
.\dram_0x40000000.elf:     file format elf32-littlearm
.\dram_0x40000000.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x40000000

Program Header:
0x70000001 off    0x00020338 vaddr 0x40018338 paddr 0x40018338 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00008000 vaddr 0x40000000 paddr 0x40000000 align 2**15
         filesz 0x00018f14 memsz 0x00019c98 flags rwx
private flags = 5000202: [Version5 EABI] [soft-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000fb70  40000000  40000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       000087c8  4000fb70  4000fb70  00017b70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .ARM.exidx    00000008  40018338  40018338  00020338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000bd4  40018340  40018340  00020340  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000d80  40018f18  40018f18  00020f14  2**3
                  ALLOC
  5 .debug_info   000065d8  00000000  00000000  00020f14  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001923  00000000  00000000  000274ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_loc    0000676d  00000000  00000000  00028e0f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 00000240  00000000  00000000  0002f580  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001d50  00000000  00000000  0002f7c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001346  00000000  00000000  00031510  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .comment      00000030  00000000  00000000  00032856  2**0
                  CONTENTS, READONLY
 12 .ARM.attributes 0000003d  00000000  00000000  00032886  2**0
                  CONTENTS, READONLY
 13 .debug_frame  00001810  00000000  00000000  000328c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000011e0  00000000  00000000  000340d4  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
40000000 l    d  .text	00000000 .text
4000fb70 l    d  .rodata	00000000 .rodata
40018338 l    d  .ARM.exidx	00000000 .ARM.exidx
40018340 l    d  .data	00000000 .data
40018f18 l    d  .bss	00000000 .bss
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 crt0.o
10060000 l       *ABS*	00000000 WTCON
110002e0 l       *ABS*	00000000 GPM4CON
110002e4 l       *ABS*	00000000 GPM4DAT
1048000c l       *ABS*	00000000 ICCIAR_CPU0
40000000 l       *ABS*	00000000 DRAM_START
44000000 l       *ABS*	00000000 STACK_BASE
00800000 l       *ABS*	00000000 STACK_SIZE
43800000 l       *ABS*	00000000 STACK_LIMIT
437ffff8 l       *ABS*	00000000 HEAP_END_ADDRESS
00000400 l       *ABS*	00000000 ABORT_STACK_SIZE
00000400 l       *ABS*	00000000 UNDEF_STACK_SIZE
00000400 l       *ABS*	00000000 FIQ_STACK_SIZE
00004000 l       *ABS*	00000000 SVC_STACK_SIZE
00008000 l       *ABS*	00000000 IRQ_STACK_SIZE
44000000 l       *ABS*	00000000 IRQ_STACK_BASE
43ff8000 l       *ABS*	00000000 SVC_STACK_BASE
43ff4000 l       *ABS*	00000000 FIQ_STACK_BASE
43ff3c00 l       *ABS*	00000000 UNDEF_STACK_BASE
43ff3800 l       *ABS*	00000000 ABORT_STACK_BASE
43ff3400 l       *ABS*	00000000 SYS_STACK_BASE
00000010 l       *ABS*	00000000 USER_MODE
00000011 l       *ABS*	00000000 FIQ_MODE
00000012 l       *ABS*	00000000 IRQ_MODE
00000013 l       *ABS*	00000000 SVC_MODE
00000017 l       *ABS*	00000000 ABORT_MODE
0000001b l       *ABS*	00000000 UNDEF_MODE
0000001f l       *ABS*	00000000 SYS_MODE
00000080 l       *ABS*	00000000 IRQ_BIT
00000040 l       *ABS*	00000000 FIQ_BIT
40000110 l       .text	00000000 ResetHandler
40000048 l       .text	00000000 HandlerUndef
400000e4 l       .text	00000000 HandlerSVC
400000a4 l       .text	00000000 HandlerPabort
40000064 l       .text	00000000 HandlerDabort
40000020 l       .text	00000000 HandlerIRQ
00000000 l    df *ABS*	00000000 Exception.c
40018f18 l       .bss	00000000 .LANCHOR0
40018f44 l     O .bss	00000004 value.7061
00000000 l    df *ABS*	00000000 cp15.c
400009ec l     F .text	00000848 CoTTSet_L1L2
00000000 l    df *ABS*	00000000 gic.c
40018578 l       .data	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 graphics.c
40003088 l     F .text	000007c4 Lcd_Printf.constprop.0
40013b60 l       .rodata	00000000 .LANCHOR1
40018f48 l       .bss	00000000 .LANCHOR3
4000fb70 l       .rodata	00000000 .LANCHOR0
40017b50 l       .rodata	00000000 .LANCHOR2
40018628 l       .data	00000000 .LANCHOR4
40014080 l     O .rodata	00000015 _first
40014098 l     O .rodata	0000001e _middle
400140b8 l     O .rodata	0000001e _last
40016de0 l     O .rodata	00000016 cho
40016df8 l     O .rodata	00000016 cho2
40016e10 l     O .rodata	00000016 jong
00000000 l    df *ABS*	00000000 irq_queue.c
00000000 l    df *ABS*	00000000 key.c
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 page.c
40019030 l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 pcb_allocator.c
40019c38 l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 process.c
40019c44 l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 runtime.c
40019c4c l       .bss	00000000 .LANCHOR0
40019c4c l     O .bss	00000004 heap
00000000 l    df *ABS*	00000000 sdhc.c
40019c50 l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 asm_function.o
10060000 l       *ABS*	00000000 WTCON
110002e0 l       *ABS*	00000000 GPM4CON
110002e4 l       *ABS*	00000000 GPM4DAT
1048000c l       *ABS*	00000000 ICCIAR_CPU0
40000000 l       *ABS*	00000000 DRAM_START
44000000 l       *ABS*	00000000 STACK_BASE
00800000 l       *ABS*	00000000 STACK_SIZE
43800000 l       *ABS*	00000000 STACK_LIMIT
437ffff8 l       *ABS*	00000000 HEAP_END_ADDRESS
00000400 l       *ABS*	00000000 ABORT_STACK_SIZE
00000400 l       *ABS*	00000000 UNDEF_STACK_SIZE
00000400 l       *ABS*	00000000 FIQ_STACK_SIZE
00004000 l       *ABS*	00000000 SVC_STACK_SIZE
00008000 l       *ABS*	00000000 IRQ_STACK_SIZE
44000000 l       *ABS*	00000000 IRQ_STACK_BASE
43ff8000 l       *ABS*	00000000 SVC_STACK_BASE
43ff4000 l       *ABS*	00000000 FIQ_STACK_BASE
43ff3c00 l       *ABS*	00000000 UNDEF_STACK_BASE
43ff3800 l       *ABS*	00000000 ABORT_STACK_BASE
43ff3400 l       *ABS*	00000000 SYS_STACK_BASE
00000010 l       *ABS*	00000000 USER_MODE
00000011 l       *ABS*	00000000 FIQ_MODE
00000012 l       *ABS*	00000000 IRQ_MODE
00000013 l       *ABS*	00000000 SVC_MODE
00000017 l       *ABS*	00000000 ABORT_MODE
0000001b l       *ABS*	00000000 UNDEF_MODE
0000001f l       *ABS*	00000000 SYS_MODE
00000080 l       *ABS*	00000000 IRQ_BIT
00000040 l       *ABS*	00000000 FIQ_BIT
00000000 l    df *ABS*	00000000 cp15a.o
000000c0 l       *ABS*	00000000 NOINT
400070e8 l       .text	00000000 Finished
4000707c l       .text	00000000 Loop1
400070dc l       .text	00000000 Skip
400070bc l       .text	00000000 Loop2
400070c0 l       .text	00000000 Loop3
00000000 l    df *ABS*	00000000 atoi.c
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 strtol.c
00000000 l    df *ABS*	00000000 vsprintf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 impure.c
40018a70 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 vfprintf.c
40017f30 l     O .rodata	00000010 blanks.6744
40017f40 l     O .rodata	00000010 zeroes.6745
00000000 l    df *ABS*	00000000 dtoa.c
4000a078 l     F .text	000001e0 quorem
00000000 l    df *ABS*	00000000 locale.c
40018e98 l     O .data	00000020 lc_ctype_charset
40018ebc l     O .data	00000020 lc_message_charset
40018edc l     O .data	00000038 lconv
00000000 l    df *ABS*	00000000 memchr-stub.c
00000000 l    df *ABS*	00000000 mprec.c
40017f50 l     O .rodata	0000000c p05.5289
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 vfprintf.c
40018078 l     O .rodata	00000010 blanks.6688
40018088 l     O .rodata	00000010 zeroes.6689
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 _udivsi3.o
4000e5b8 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _clzsi2.o
00000000 l    df *ABS*	00000000 
40003ecc g     F .text	00000028 Lcd_Select_Draw_Frame_Buffer
4000c71c g     F .text	00000058 _mprec_log10
40004c70 g     F .text	0000004c Lcd_Draw_STACK
40006f18 g       .text	00000000 CoInvalidateMainTlbVA
4000c7e4 g     F .text	0000007c __any_on
40018028 g     O .rodata	00000028 __mprec_tinytens
4000f084 g     F .text	00000018 .hidden __aeabi_dcmple
40008038 g     F .text	0000002c cleanup_glue
4000f1a8 g     F .text	00000040 .hidden __gnu_uldivmod_helper
40004d68 g     F .text	00000014 Key_Poll_Init
40002ff4 g     F .text	00000048 GIC_Clear_Pending_Clear
40019010 g     O .bss	00000004 rear_uart_app1
4000ef98 g     F .text	00000088 .hidden __cmpdf2
40000444 g     F .text	000000b8 Uart1_ISR
40018f4c g     O .bss	000000a0 ArrWinInfo
40006f34 g       .text	00000000 CoSetICacheLockdownBase
4000ef98 g     F .text	00000088 .hidden __eqdf2
4000f1e8 g     F .text	000004d0 .hidden __divdi3
4000ea8c g     F .text	00000060 .hidden __floatdidf
400001f8 g     F .text	00000018 Send_Uart_Request
40006dc8 g       .text	00000000 CoSetAsyncBusMode
40007ca4 g     F .text	00000028 vsprintf
400067c0 g     F .text	000000f8 Uart1_GetString
40002e34 g     F .text	00000018 GIC_Set_Priority_Mask
40003e40 g     F .text	0000008c Lcd_Draw_Image
4000b950 g     F .text	00000070 _setlocale_r
40016e28 g     O .rodata	00001000 eng8x16
400079b4 g     F .text	00000004 __malloc_unlock
400005a0 g     F .text	000000a4 Key4_ISR
40006cac g       .text	00000000 CoReadCTR
40000318 g     F .text	00000034 Long_Long_Add
40000694 g     F .text	00000054 Get_Key3_Response
40006c44 g       .text	00000000 CoDisableL2PrefetchHint
400015f4 g     F .text	00000030 L2C_CleanAndInvalidate_All
40006c54 g       .text	00000000 CoEnableICache
4000de24 g     F .text	00000134 memmove
4000bb34 g     F .text	0000008c _Balloc
40005c04 g     F .text	000000bc SDHC_ACMD41
400185d8 g     O .data	00000010 ICDIPR0
4000ef88 g     F .text	00000098 .hidden __gtdf2
400053d8 g     F .text	0000002c allocate_pcb
40005404 g     F .text	00000078 add_pcb
40019024 g     O .bss	00000004 front_key3_app0
40006efc g       .text	00000000 CoInvalidateDTlbVA
40006c14 g       .text	00000000 CoGetUserReadPA
40003058 g     F .text	00000018 GIC_Write_EOI
40006eb4 g       .text	00000000 CoPrefetchICacheLineVA
40019038 g     O .bss	00000c00 PA_page_info_list
40001720 g     F .text	0000003c set_second_table_address_App0
400009dc g     F .text	00000008 Is_Name_Input_Done
40006ed4 g       .text	00000000 CoInvalidateITlb
40006c8c g       .text	00000000 CoEnableDCache
40006f5c g       .text	00000000 CoSetL2CacheAuxCrtlReg
40019c94 g     O .bss	00000004 errno
40018340 g     O .data	00000054 SVC_Handler_Vector
4001901c g     O .bss	00000004 front_key4_app0
4000f03c g     F .text	00000018 .hidden __aeabi_cdcmple
4000303c g     F .text	0000001c GIC_Read_INTACK
40001a60 g     F .text	000000a8 CoStopMmuAndL1L2Cache
40004f28 g     F .text	00000184 Main
40006da8 g       .text	00000000 CoDisableMmu
40006cfc g       .text	00000000 CoDisableFiq
4000384c g     F .text	00000004 udelay_f
40018f48 g     O .bss	00000004 pLcdFb
400063cc g     F .text	000000b8 Timer0_Int_Delay
40006b28 g       .text	00000000 TLB_Type
40005b3c g     F .text	00000068 SDHC_CMD8
40003070 g     F .text	00000018 GIC_Generate_SGI
40006b70 g       .text	00000000 Get_Context_And_Switch
40005634 g     F .text	00000010 Get_Heap_Base
400078c0 g     F .text	000000f0 memcpy
40005628 g     F .text	0000000c Get_Stack_Limit
4000f020 g     F .text	00000034 .hidden __aeabi_cdrcmple
40004ec0 g     F .text	0000001c LED_Display
40006d68 g       .text	00000000 CoDisableUnalignedAccess
40003c78 g     F .text	00000088 Lcd_Clr_Screen
400016d8 g     F .text	00000048 SetTransTable_app1
4000816c g     F .text	00001f0c _svfprintf_r
4000ea10 g     F .text	00000028 .hidden __floatsidf
4000ef90 g     F .text	00000090 .hidden __ltdf2
40018398 g     O .data	000001e0 ISR_Vector
4000f128 g     F .text	00000000 .hidden __aeabi_uldivmod
4000c860 g     F .text	0000006c __fpclassifyd
40006e24 g       .text	00000000 CoSelTTBReg0
4000c694 g     F .text	00000088 __ratio
40018608 g     O .data	00000010 ICCIAR
40018340 g       .data	00000000 __RW_BASE__
40007154 g     F .text	00000020 malloc
4000e5b8 g     F .text	000000f4 .hidden __udivsi3
40006f2c g       .text	00000000 CoSetDCacheLockdownBase
40002ee4 g     F .text	00000084 GIC_Set_Interrupt_Priority
400008ac g     F .text	00000028 Page_Fault_Handler_PABT
40006ad4 g       .text	00000000 Get_User_SP
40017f60 g     O .rodata	000000c8 __mprec_tens
40001584 g     F .text	0000001c L2C_Clean_PA
400040ac g     F .text	000003c8 Lcd_Han_Putch
4000b9c0 g     F .text	0000000c __locale_charset
40019014 g     O .bss	00000004 front_uart_app1
40006e78 g       .text	00000000 CoInvalidateDCacheIndex
400185b8 g     O .data	00000010 ICDICER0
40019c54 g     O .bss	00000004 __malloc_top_pad
40000644 g     F .text	00000050 Get_Uart_Response
40018eb8 g     O .data	00000004 __mb_cur_max
4000e9ec g     F .text	00000024 .hidden __aeabi_ui2d
4000b9f0 g     F .text	0000000c _localeconv_r
40003c2c g     F .text	00000028 Lcd_Get_Pixel
400045e8 g     F .text	0000021c Lcd_Puts
4000be90 g     F .text	00000024 __i2b
40006cec g       .text	00000000 CoEnableFiq
40006f74 g       .text	00000000 CoSetL2CacheLines
4000e6d0 g     F .text	00000000 .hidden __aeabi_drsub
400054a4 g     F .text	0000001c get_next_pcb_adr
4001902c g     O .bss	00000004 front_uart_app0
400079b8 g     F .text	00000044 _sbrk_r
40004e9c g     F .text	00000024 LED_Init
400008d4 g     F .text	0000007c Timer0_ISR
40005adc g     F .text	00000060 SDHC_CMD0
40003f28 g     F .text	0000001c absf
40003f68 g     F .text	00000144 Lcd_Draw_BMP_File_24bpp
40006f6c g       .text	00000000 CoSetITlbLockdown
40004dc4 g     F .text	00000030 Key_ISR_Init
40006c70 g       .text	00000000 CoDisableICache
4000f06c g     F .text	00000018 .hidden __aeabi_dcmplt
40001694 g     F .text	00000044 SetTransTable
40006b38 g       .text	00000000 Save_Context
40003c54 g     F .text	00000024 Lcd_Get_Pixel_Address
40019c80 g     O .bss	00000004 __malloc_max_sbrked_mem
40006d0c g       .text	00000000 CoSetIF
40006e08 g       .text	00000000 CoEnableNeon
4000ea38 g     F .text	00000040 .hidden __extendsfdf2
40006ef0 g       .text	00000000 CoInvalidateDTlb
4000ed7c g     F .text	0000020c .hidden __aeabi_ddiv
40000264 g     F .text	0000001c Clear_Key3_Request
40018f3c g     O .bss	00000004 sd_tr_flag
4000e6dc g     F .text	00000310 .hidden __adddf3
40006ec8 g       .text	00000000 CoCleanAndInvalidateDCacheIndex
40018f14 g       .data	00000000 __RW_LIMIT__
400050ac g     F .text	0000032c demand_paging
40006618 g     F .text	00000098 Uart1_Printf
4000c4b4 g     F .text	000000d4 __b2d
4000eaec g     F .text	00000290 .hidden __aeabi_dmul
40019020 g     O .bss	00000004 rear_key3_app0
40017f2c g     O .rodata	00000004 _global_impure_ptr
4000e04c g     F .text	0000056c _realloc_r
40006348 g     F .text	00000084 Timer0_Delay
40006d88 g       .text	00000000 CoDisableAlignFault
400009e4 g     F .text	00000008 Get_Name
40006af8 g       .text	00000000 PABT_Falut_Status
4000f6b8 g     F .text	00000470 .hidden __udivdi3
40018050 g     O .rodata	00000028 __mprec_bigtens
4000bcb8 g     F .text	000000e8 __s2b
4000e9ec g     F .text	00000024 .hidden __floatunsidf
400055d4 g     F .text	0000004c _sbrk
400140d8 g     O .rodata	00002d01 han16x16
4000c2ac g     F .text	00000060 __mcmp
400066d8 g     F .text	0000001c Uart1_Get_Pressed
4000073c g     F .text	00000038 Undef_Handler
40003bfc g     F .text	00000030 Lcd_Put_Pixel
40007c2c g     F .text	00000028 strtol
40001624 g     F .text	0000001c L2C_CleanAndInvalidate_PA
400070fc g       .text	00000000 CoSetProcessId
400015a0 g     F .text	00000020 L2C_Clean_SetWay
40004804 g     F .text	00000080 Lcd_Draw_Bar
40005730 g     F .text	00000310 SDHC_Card_Init
40002e08 g     F .text	00000018 GIC_Distributor_Enable
40006be4 g       .text	00000000 exynos_smc
40004df4 g     F .text	000000a8 Key_ISR_Enable
4000133c g     F .text	00000088 L2C_Clean_VA
40007064 g       .text	00000000 CoInvalidateDCacheForV7
40008064 g     F .text	00000108 _reclaim_reent
4000bda0 g     F .text	0000005c __hi0bits
400014d4 g     F .text	00000030 L2C_Invalidate_All
4000f0cc g     F .text	0000005c .hidden __fixdfsi
40003850 g     F .text	00000068 LCD_Clock_Init
40004d7c g     F .text	00000014 Key_Get_Key_Pressed
40005d94 g     F .text	00000088 SDHC_CMD7
40006de8 g       .text	00000000 CoDisableBranchPrediction
400185a8 g     O .data	00000010 ICDISERn
40006c9c g       .text	00000000 CoDisableDCache
4000e6dc g     F .text	00000310 .hidden __aeabi_dadd
4000ef90 g     F .text	00000090 .hidden __ledf2
40018f38 g     O .bss	00000004 sd_wr_buffer_flag
40006cb4 g       .text	00000000 CoReadCLIDR
40006fd4 g       .text	00000000 CoCopyFromL2Cache
40006ba8 g       .text	00000000 Get_ASID
4000c09c g     F .text	00000104 __pow5mult
4000ea78 g     F .text	00000074 .hidden __aeabi_ul2d
40019c90 g     O .bss	00000004 __nlocale_changed
40001234 g     F .text	00000080 CoGetPAfromVA
40006e5c g       .text	00000000 CoInvalidateDCache
40000000 g       .text	00000000 __start
40001640 g     F .text	00000020 L2C_CleanAndInvalidate_SetWay
40006d48 g       .text	00000000 CoDisableVectoredInt
4000713c g     F .text	00000018 _atoi_r
40018628 g     O .data	00000028 ArrFbSel
400054c0 g     F .text	00000030 pcb_malloc
40005620 g     F .text	00000008 Get_Stack_Base
4000704c g       .text	00000000 CoGetPAreg
400185c8 g     O .data	00000010 ICDICERn
4000f0b4 g     F .text	00000018 .hidden __aeabi_dcmpgt
4000fb28 g     F .text	00000048 .hidden __clzsi2
40019c50 g     O .bss	00000002 sd_rca
4000ba20 g     F .text	00000114 memchr
40007dcc g     F .text	0000026c _free_r
40006d38 g       .text	00000000 CoEnableVectoredInt
400014a8 g     F .text	0000002c L2C_Disable
4000175c g     F .text	0000003c set_second_table_address_App1
4000b9cc g     F .text	00000010 __locale_mb_cur_max
40002f68 g     F .text	0000008c GIC_Set_Processor_Target
4000f09c g     F .text	00000018 .hidden __aeabi_dcmpge
40006b08 g       .text	00000000 DABT_Falut_Status
40007040 g       .text	00000000 CoGetCacheSizeID
40019c8c g     O .bss	00000004 __mlocale_changed
4000e6d8 g     F .text	00000314 .hidden __aeabi_dsub
40018a5c g     O .data	00000004 __malloc_sbrk_base
400066f4 g     F .text	000000cc Uart1_ISR_Enable
40006af0 g       .text	00000000 Get_User_Stack_Limit
400018fc g     F .text	00000164 init_second_table_descriptor_App1
4000ea78 g     F .text	00000074 .hidden __floatundidf
40000210 g     F .text	0000001c Send_Key3_Request
4000c1a0 g     F .text	0000010c __lshift
4000cafc g     F .text	000001ac __ssprint_r
40005edc g     F .text	000000e0 SDHC_ISR_Enable
40004a38 g     F .text	00000238 Lcd_Printf
40018fec g     O .bss	00000004 Selected_win
4000beb4 g     F .text	000001e8 __multiply
40005cc0 g     F .text	00000068 SDHC_CMD2
40000884 g     F .text	00000028 Page_Fault_Handler_DABT
40018618 g     O .data	00000010 ICCEOIR
40019c58 g     O .bss	00000028 __malloc_current_mallinfo
4000c588 g     F .text	0000010c __d2b
400006e8 g     F .text	00000054 Get_Key4_Response
40019004 g     O .bss	00000004 front_key4_app1
40002e4c g     F .text	0000004c GIC_Interrupt_Enable
40018f18 g     O .bss	00000018 irq_request_table
40006bb8 g       .text	00000000 Set_ASID
40004d90 g     F .text	00000018 Key_Wait_Key_Released
40004edc g     F .text	0000004c App_Read
4000ea10 g     F .text	00000028 .hidden __aeabi_i2d
40006db8 g       .text	00000000 CoSetFastBusMode
4000fb70 g       .rodata	00000000 __RO_BASE__
40001660 g     F .text	00000034 L2C_CleanAndInvalidate_Way
40006ee0 g       .text	00000000 CoInvalidateITlbVA
4001900c g     O .bss	00000004 front_key3_app1
4000e6cc  w    F .text	00000004 .hidden __aeabi_ldiv0
40006b20 g       .text	00000000 Main_ID
4000ed7c g     F .text	0000020c .hidden __divdf3
400054f0 g     F .text	0000008c pcb_init
4000c774 g     F .text	00000070 __copybits
40018654 g     O .data	00000408 __malloc_av_
400004fc g     F .text	000000a4 Key3_ISR
4000eaec g     F .text	00000290 .hidden __muldf3
40003a80 g     F .text	0000017c Lcd_Win_Init
400079b0 g     F .text	00000004 __malloc_lock
40006ae8 g       .text	00000000 Get_User_Stack_Base
4000fb78 g     O .rodata	00004508 HanTable
40005fbc g     F .text	0000008c SDHC_BusPower_Control
40006e94 g       .text	00000000 CoCleanDCacheVA
4000dd88 g     F .text	0000009c _calloc_r
40006ab8 g       .text	00000000 Run_App
400024c4 g     F .text	000000f8 CoStartMmuAndL1L2Cache
40004884 g     F .text	000001b4 Lcd_Draw_Line
4000df58 g     F .text	000000f4 memset
400185e8 g     O .data	00000010 ICDIPTR0
4000547c g     F .text	00000014 get_current_pcb_adr
40001798 g     F .text	00000164 init_second_table_descriptor_App0
40019c84 g     O .bss	00000004 __malloc_max_total_mem
4000557c g     F .text	0000002c pcb_add_to_list
40006ea0 g       .text	00000000 CoCleanDCacheIndex
400070f4 g       .text	00000000 CoSetExceptonVectoerBase
400015c0 g     F .text	00000034 L2C_Clean_Way
40019c94 g       .bss	00000000 __ZI_LIMIT__
4000e5b8 g     F .text	00000000 .hidden __aeabi_uidiv
40000844 g     F .text	00000040 SVC_Handler
40006f04 g       .text	00000000 CoInvalidateDTlbASID
40004474 g     F .text	00000174 Lcd_Eng_Putch
40007a5c g     F .text	000001d0 _strtol_r
4000a258 g     F .text	000016f4 _dtoa_r
40007194 g     F .text	0000072c _malloc_r
400012b4 g     F .text	00000088 L2C_Invalidate_VA
40019030 g     O .bss	00000004 swap_flag
4000ea8c g     F .text	00000060 .hidden __aeabi_l2d
400065ac g     F .text	0000006c Uart1_Send_String
40006558 g     F .text	00000054 Uart1_Send_Byte
40007058 g       .text	00000000 CoGetNormalMemRemapReg
40006e38 g       .text	00000000 CoSetDomain
40006c34 g       .text	00000000 CoEnableL2PrefetchHint
40007104 g       .text	00000000 CoSetMpll
40006c04 g       .text	00000000 CoGetOSWritePA
40007020 g       .text	00000000 CoStopPLE
40007ccc g     F .text	00000100 _malloc_trim_r
40019028 g     O .bss	00000004 rear_uart_app0
40006f20 g       .text	00000000 CoInvalidateMainTlbASID
400002c8 g     F .text	0000002c Print_Hello
4000c8cc g     F .text	00000000 strcmp
40019c44 g     O .bss	00000004 pcb_app0_addr
40018598 g     O .data	00000010 ICDISER0
40006eac g       .text	00000000 CoDataSyncBarrier
40000248 g     F .text	0000001c Clear_Uart_Request
40006e4c g       .text	00000000 CoInvalidateICache
40018338 g       .rodata	00000000 __RO_LIMIT__
40003d88 g     F .text	00000014 Lcd_Get_Info_BMP
40018f40 g     O .bss	00000004 sd_command_complete_flag
400013c4 g     F .text	00000088 L2C_CleanAndInvalidate_VA
400068b8 g     F .text	000001fc Uart1_GetIntNum
4000ef98 g     F .text	00000088 .hidden __nedf2
40001504 g     F .text	0000001c L2C_Invalidate_PA
40001b08 g     F .text	000008dc CoStartMmuAndDCache
40006e6c g       .text	00000000 CoInvalidateDCacheVA
40005644 g     F .text	0000000c Get_Heap_Limit
40006e40 g       .text	00000000 CoWaitForInterrupt
40006b30 g       .text	00000000 Get_CPSR
40019c88 g     O .bss	00000004 _PathLocale
40006e30 g       .text	00000000 CoSetASID
40007c54 g     F .text	00000050 _vsprintf_r
4000b9fc g     F .text	00000018 setlocale
40018a68 g     O .data	00000004 _impure_ptr
4000b9e8 g     F .text	00000008 __locale_cjk_lang
40006b10 g       .text	00000000 DABT_Falut_Address
40019018 g     O .bss	00000004 rear_key4_app0
40006d98 g       .text	00000000 CoEnableMmu
40006b00 g       .text	00000000 PABT_Falut_Address
40006114 g     F .text	00000110 SD_Read_Sector
4000cca8 g     F .text	000010e0 _svfiprintf_r
400055a8 g     F .text	0000002c pcb_free
40019c3c g     O .bss	00000004 ptr_PCB_Current
400025bc g     F .text	0000084c CoTTSet_L1L2_app1
40006cc4 g       .text	00000000 CoReadCSSELR
4000c450 g     F .text	00000064 __ulp
40006e18 g       .text	00000000 CoSetTTBase
400038b8 g     F .text	000001c8 Lcd_Init
40001554 g     F .text	00000030 L2C_Clean_All
40005ac4 g     F .text	00000018 SDHC_Clock_Stop
40005490 g     F .text	00000014 set_current_pcb_adr
40005650 g     F .text	00000038 Delay
40006b18 g       .text	00000000 Get_SP
40001520 g     F .text	00000034 L2C_Invalidate_Way
4000144c g     F .text	0000005c L2C_Enable
40004cbc g     F .text	0000005c enqueue
40006bf4 g       .text	00000000 CoGetOSReadPA
40006d58 g       .text	00000000 CoEnableUnalignedAccess
40005a80 g     F .text	00000044 SDHC_Clock_Supply
40018f18 g       .bss	00000000 __ZI_BASE__
4000ba14 g     F .text	0000000c localeconv
40005688 g     F .text	000000a8 SDHC_Init
40006d20 g       .text	00000000 CoWrIF
4000e6ac g     F .text	00000020 .hidden __aeabi_uidivmod
4000f054 g     F .text	00000018 .hidden __aeabi_dcmpeq
40006c24 g       .text	00000000 CoGetUserWritePA
40018ff8 g     O .bss	00000008 Display_frame
40004d18 g     F .text	00000050 dequeue
40004da8 g     F .text	0000001c Key_Wait_Key_Pressed
40003ef4 g     F .text	00000034 Lcd_Select_Display_Frame_Buffer
40006488 g     F .text	000000d0 Uart1_Init
40018588 g     O .data	00000010 ICCPMR
4000034c g     F .text	000000f8 SDHC_ISR
40000774 g     F .text	00000070 Dabort_Handler
40003f44 g     F .text	00000024 Lcd_Brightness_Control
40006dd8 g       .text	00000000 CoEnableBranchPrediction
40006ebc g       .text	00000000 CoCleanAndInvalidateDCacheVA
40018f30 g     O .bss	00000004 sd_insert_flag
40018a60 g     O .data	00000004 __malloc_trim_threshold
4000b9dc g     F .text	0000000c __locale_msgcharset
400007e4 g     F .text	00000060 Pabort_Handler
4000c30c g     F .text	00000144 __mdiff
4000f0cc g     F .text	0000005c .hidden __aeabi_d2iz
40006cbc g       .text	00000000 CoReadCCSIDR
40019c38 g     O .bss	00000004 ptr_PCB_Creator
40018650 g     O .data	00000004 __ctype_ptr__
400002f4 g     F .text	00000024 Sqr
400185f8 g     O .data	00000010 ICDICPR0
40006e84 g       .text	00000000 CoInvalidateBothCaches
40007124 g     F .text	00000018 atoi
40017e28 g     O .rodata	00000101 _ctype_
4000e6cc  w    F .text	00000004 .hidden __aeabi_idiv0
40006bd0 g       .text	00000000 call_isb
40006ee8 g       .text	00000000 CoInvalidateITlbASID
40000950 g     F .text	0000008c Timer0_ISR_context_switch
40005ba4 g     F .text	00000060 SDHC_CMD55
40019c48 g     O .bss	00000004 pcb_app1_addr
40006d78 g       .text	00000000 CoEnableAlignFault
40003d00 g     F .text	00000088 Lcd_Draw_Back_Color
400079fc g     F .text	00000060 strlen
40006f80 g       .text	00000000 CoCopyToL2Cache
40006df8 g       .text	00000000 CoEnableVfp
4000f03c g     F .text	00000018 .hidden __aeabi_cdcmpeq
4000ef88 g     F .text	00000098 .hidden __gedf2
40006f3c g       .text	00000000 CoLockL2Cache
400066b0 g     F .text	00000028 Uart1_Get_Char
40000280 g     F .text	0000001c Clear_Key4_Request
4000f164 g     F .text	00000044 .hidden __gnu_ldivmod_helper
400023e4 g     F .text	000000e0 CoInitMmuAndL1L2Cache
40006d28 g       .text	00000000 CoClrIF
4000ea38 g     F .text	00000040 .hidden __aeabi_f2d
40006048 g     F .text	000000cc SDHC_Change_Dat_Width_4bit
40019008 g     O .bss	00000004 rear_key3_app1
40006224 g     F .text	00000124 SD_Write_Sector
40019000 g     O .bss	00000004 rear_key4_app1
4000e6d8 g     F .text	00000314 .hidden __subdf3
40018f34 g     O .bss	00000004 sd_rd_buffer_flag
40019c40 g     O .bss	00000004 ptr_PCB_Head
40006cdc g       .text	00000000 CoDisableIrq
40006f64 g       .text	00000000 CoSetDTlbLockdown
40003d9c g     F .text	000000a4 Lcd_Draw_BMP
4000bdfc g     F .text	00000094 __lo0bits
40002e20 g     F .text	00000014 GIC_CPU_Interface_Enable
40005a40 g     F .text	00000040 SDHC_Port_Init
40002e98 g     F .text	0000004c GIC_Interrupt_Disable
40006f4c g       .text	00000000 CoUnLockL2Cache
4000029c g     F .text	0000002c Invalid_ISR
4000022c g     F .text	0000001c Send_Key4_Request
40006ccc g       .text	00000000 CoEnableIrq
4000702c g       .text	00000000 CoNonSecureAccCtrl
40018578 g     O .data	00000010 ICCICR
40018ff0 g     O .bss	00000004 Selected_frame
40005e1c g     F .text	000000c0 SDHC_ACMD6_4bit
40007174 g     F .text	00000020 free
4000bbdc g     F .text	000000dc __multadd
4000bbc0 g     F .text	0000001c _Bfree
40005d28 g     F .text	0000006c SDHC_CMD3
40019034 g     O .bss	00000004 page_counter
40006f0c g       .text	00000000 CoInvalidateMainTlb



Disassembly of section .text:

40000000 <__start>:

@--------------------------------------------------
@ Exception Vector Configuration
@--------------------------------------------------

	b		ResetHandler
40000000:	ea000042 	b	40000110 <ResetHandler>
	b		HandlerUndef		@ HandlerUndef
40000004:	ea00000f 	b	40000048 <HandlerUndef>
	b		HandlerSVC			@ handler for SVC
40000008:	ea000035 	b	400000e4 <HandlerSVC>
	b		HandlerPabort 		@ HandlerPabort
4000000c:	ea000024 	b	400000a4 <HandlerPabort>
	b		HandlerDabort		@ HandlerDabort
40000010:	ea000013 	b	40000064 <HandlerDabort>
	b		.					@ reserved
40000014:	eafffffe 	b	40000014 <__start+0x14>
	b		HandlerIRQ			@ HandlerIRQ
40000018:	ea000000 	b	40000020 <HandlerIRQ>
	b		.					@ HandlerFIQ
4000001c:	eafffffe 	b	4000001c <__start+0x1c>

40000020 <HandlerIRQ>:
@--------------------------------------------------

	.extern ISR_Vector

HandlerIRQ:
	sub		sp,sp,#4
40000020:	e24dd004 	sub	sp, sp, #4
	push	{r0, lr}
40000024:	e92d4001 	push	{r0, lr}
	ldr		lr, =ICCIAR_CPU0
40000028:	e59fe18c 	ldr	lr, [pc, #396]	; 400001bc <ResetHandler+0xac>
	ldr		r0, [lr]
4000002c:	e59e0000 	ldr	r0, [lr]
	ldr		lr, =0x3FF
40000030:	e59fe188 	ldr	lr, [pc, #392]	; 400001c0 <ResetHandler+0xb0>
	and		r0, r0, lr
40000034:	e000000e 	and	r0, r0, lr
	ldr		lr, =ISR_Vector
40000038:	e59fe184 	ldr	lr, [pc, #388]	; 400001c4 <ResetHandler+0xb4>
	ldr		r0, [lr, r0, lsl #2]
4000003c:	e79e0100 	ldr	r0, [lr, r0, lsl #2]
	str		r0, [sp, #8]
40000040:	e58d0008 	str	r0, [sp, #8]
	pop		{r0, lr, pc}
40000044:	e8bdc001 	pop	{r0, lr, pc}

40000048 <HandlerUndef>:
	.extern		Dabort_Handler
	.extern		Pabort_Handler
	.extern		SVC_Handler

HandlerUndef:
	stmfd	sp!,{r0-r3, r12, lr}
40000048:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #4
4000004c:	e24e0004 	sub	r0, lr, #4
	mrs		r1, spsr
40000050:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
40000054:	e201101f 	and	r1, r1, #31
	bl		Undef_Handler
40000058:	eb0001b7 	bl	4000073c <Undef_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
4000005c:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4
40000060:	e25ef004 	subs	pc, lr, #4

40000064 <HandlerDabort>:

@ ������ ���Ͽ� ������ �߻��� ���� �ּҷ� �����ϵ��� ���� @

HandlerDabort:
	stmfd	sp!,{r0-r3, r12, lr}
40000064:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}

	mrc 	p15, 0, r0, c5, c0, 0  @r0에 dfsr 저장하기
40000068:	ee150f10 	mrc	15, 0, r0, cr5, cr0, {0}
	ldr		r1, =0x140f
4000006c:	e59f1154 	ldr	r1, [pc, #340]	; 400001c8 <ResetHandler+0xb8>
	and		r0, r0, r1
40000070:	e0000001 	and	r0, r0, r1
	cmp		r0, #0xf  @permission fault, page인지 확인
40000074:	e350000f 	cmp	r0, #15
	beq		1f
40000078:	0a000005 	beq	40000094 <HandlerDabort+0x30>

	sub 	r0, lr, #8
4000007c:	e24e0008 	sub	r0, lr, #8
	mrs		r1, spsr
40000080:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
40000084:	e201101f 	and	r1, r1, #31
	bl		Dabort_Handler
40000088:	eb0001b9 	bl	40000774 <Dabort_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
4000008c:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	@subs	pc, lr, #8
	subs	pc, lr, #4
40000090:	e25ef004 	subs	pc, lr, #4

1:
	mrc		p15, 0, r0, c6, c0, 0 @인자로 permission fault page 주소 전달
40000094:	ee160f10 	mrc	15, 0, r0, cr6, cr0, {0}
	blx		Page_Fault_Handler_DABT
40000098:	eb0001f9 	bl	40000884 <Page_Fault_Handler_DABT>
	ldmfd	sp!, {r0-r3, r12, lr}
4000009c:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #8	@발생한 주소로 다시 복귀
400000a0:	e25ef008 	subs	pc, lr, #8

400000a4 <HandlerPabort>:

HandlerPabort:
	stmfd	sp!,{r0-r3, r12, lr}
400000a4:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}

	mrc		p15, 0, r0, c5, c0, 1  @r0에 ifsr 저장하기
400000a8:	ee150f30 	mrc	15, 0, r0, cr5, cr0, {1}
	ldr		r1, =0x140f
400000ac:	e59f1114 	ldr	r1, [pc, #276]	; 400001c8 <ResetHandler+0xb8>
	and		r0, r0, r1
400000b0:	e0000001 	and	r0, r0, r1
	cmp		r0, #0xf  @permission fault, page인지 확인
400000b4:	e350000f 	cmp	r0, #15
	beq		2f
400000b8:	0a000005 	beq	400000d4 <HandlerPabort+0x30>

	sub 	r0, lr, #4
400000bc:	e24e0004 	sub	r0, lr, #4
	mrs		r1, spsr
400000c0:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
400000c4:	e201101f 	and	r1, r1, #31
	bl		Pabort_Handler
400000c8:	eb0001c5 	bl	400007e4 <Pabort_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
400000cc:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4
400000d0:	e25ef004 	subs	pc, lr, #4

2:
	mrc		p15, 0, r0, c6, c0, 2 @인자로 permission fault page 주소 전달
400000d4:	ee160f50 	mrc	15, 0, r0, cr6, cr0, {2}
	blx		Page_Fault_Handler_PABT
400000d8:	eb0001f3 	bl	400008ac <Page_Fault_Handler_PABT>
	ldmfd	sp!, {r0-r3, r12, lr}
400000dc:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4	@발생한 주소로 다시 복귀
400000e0:	e25ef004 	subs	pc, lr, #4

400000e4 <HandlerSVC>:

    .extern SVC_Handler_Vector
HandlerSVC:
	push	{r4-r6, lr}
400000e4:	e92d4070 	push	{r4, r5, r6, lr}
	ldr		r4, [lr, #-4]
400000e8:	e51e4004 	ldr	r4, [lr, #-4]
	ldr		r5, =SVC_Handler_Vector
400000ec:	e59f50d8 	ldr	r5, [pc, #216]	; 400001cc <ResetHandler+0xbc>
	bic		r4, r4, #0xFF << 24 @get svc 호출 번호
400000f0:	e3c444ff 	bic	r4, r4, #-16777216	; 0xff000000
	cps		#0x1f
400000f4:	f102001f 	cps	#31
	mov		r6, lr	@user sys mode의 lr 백업
400000f8:	e1a0600e 	mov	r6, lr
	ldr		r5, [r5, r4, lsl #2] @SVC_Handler_vector안에 함수 실행
400000fc:	e7955104 	ldr	r5, [r5, r4, lsl #2]
	blx 	r5
40000100:	e12fff35 	blx	r5
	mov		lr, r6 @user sys mode의 lr 복원
40000104:	e1a0e006 	mov	lr, r6
	cps		#0x13
40000108:	f1020013 	cps	#19
	ldmfd	sp!, {r4-r6, pc}^
4000010c:	e8fd8070 	ldm	sp!, {r4, r5, r6, pc}^

40000110 <ResetHandler>:

@--------------------------------------------------
@ Watchdog Disable
@--------------------------------------------------

	ldr		r0, =WTCON
40000110:	e59f00b8 	ldr	r0, [pc, #184]	; 400001d0 <ResetHandler+0xc0>
	ldr		r1, =0x0
40000114:	e3a01000 	mov	r1, #0
	str		r1, [r0]
40000118:	e5801000 	str	r1, [r0]
@ Coprocessor Config
@--------------------------------------------------

	@ NEON & VFP Enable

	LDR     r0,=0x05555555
4000011c:	e59f00b0 	ldr	r0, [pc, #176]	; 400001d4 <ResetHandler+0xc4>
	MCR     p15,0,r0,c1,c0,2
40000120:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
	LDR     R0,=(1<<30)
40000124:	e3a00101 	mov	r0, #1073741824	; 0x40000000
	VMSR    FPEXC,r0
40000128:	eee80a10 	vmsr	fpexc, r0

	@ L1-I, L1-D Cache, Branch Predictor OFF
	mov		r1, #0
4000012c:	e3a01000 	mov	r1, #0
	MCR     p15,0,r1,c1,c0,0
40000130:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}

	@ L2 Cache OFF
	mov		r1, #0
40000134:	e3a01000 	mov	r1, #0
	MCR 	p15,0,R1,C1,C0,1
40000138:	ee011f30 	mcr	15, 0, r1, cr1, cr0, {1}

	@ I-Cache(12), Flow Prediction(11)

	LDR     r1,=(1<<12)|(1<<11) 	@ [4] I-Cache ON, Flow Prediction ON
4000013c:	e3a01b06 	mov	r1, #6144	; 0x1800
	MCR     p15,0,r1,c1,c0,0
40000140:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}
@ GPIO(LED OUTPUT) ON
@--------------------------------------------------
	
	@ LED Port Control

	ldr		r0, =GPM4CON
40000144:	e59f008c 	ldr	r0, [pc, #140]	; 400001d8 <ResetHandler+0xc8>
	ldr		r1, [r0]
40000148:	e5901000 	ldr	r1, [r0]
	bic		r1, r1, #0xff<<16
4000014c:	e3c118ff 	bic	r1, r1, #16711680	; 0xff0000
	orr		r1, r1, #0x11<<16
40000150:	e3811811 	orr	r1, r1, #1114112	; 0x110000
	str		r1, [r0]
40000154:	e5801000 	str	r1, [r0]

	@ Turn LED on (XO)

	ldr		r0, =GPM4DAT
40000158:	e59f007c 	ldr	r0, [pc, #124]	; 400001dc <ResetHandler+0xcc>
	ldr		r1, [r0]
4000015c:	e5901000 	ldr	r1, [r0]
	bic		r1, r1, #0x3<<4
40000160:	e3c11030 	bic	r1, r1, #48	; 0x30
	orr		r1, r1, #0x1<<4
40000164:	e3811010 	orr	r1, r1, #16
	str		r1, [r0]
40000168:	e5801000 	str	r1, [r0]
	@ RAM loading

	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__ZI_BASE__
4000016c:	e59f006c 	ldr	r0, [pc, #108]	; 400001e0 <ResetHandler+0xd0>
	ldr		r1, =__ZI_LIMIT__
40000170:	e59f106c 	ldr	r1, [pc, #108]	; 400001e4 <ResetHandler+0xd4>
	mov		r2, #0x0
40000174:	e3a02000 	mov	r2, #0
1:
	cmp		r0, r1
40000178:	e1500001 	cmp	r0, r1
	strlo	r2, [r0], #4
4000017c:	34802004 	strcc	r2, [r0], #4
	blo		1b
40000180:	3afffffc 	bcc	40000178 <ResetHandler+0x68>

	@ Stack mounting

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|IRQ_MODE)
40000184:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
	ldr		sp, =IRQ_STACK_BASE
40000188:	e3a0d311 	mov	sp, #1140850688	; 0x44000000

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|FIQ_MODE)
4000018c:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
	ldr		sp, =FIQ_STACK_BASE
40000190:	e59fd050 	ldr	sp, [pc, #80]	; 400001e8 <ResetHandler+0xd8>

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|UNDEF_MODE)
40000194:	e321f0db 	msr	CPSR_c, #219	; 0xdb
	ldr		sp, =UNDEF_STACK_BASE
40000198:	e59fd04c 	ldr	sp, [pc, #76]	; 400001ec <ResetHandler+0xdc>

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|ABORT_MODE)
4000019c:	e321f0d7 	msr	CPSR_c, #215	; 0xd7
	ldr		sp, =ABORT_STACK_BASE
400001a0:	e59fd048 	ldr	sp, [pc, #72]	; 400001f0 <ResetHandler+0xe0>

	msr		cpsr_c, #(SVC_MODE)
400001a4:	e321f013 	msr	CPSR_c, #19
	ldr		sp, =SVC_STACK_BASE
400001a8:	e59fd044 	ldr	sp, [pc, #68]	; 400001f4 <ResetHandler+0xe4>

	@ Set Exception Vector Address

	ldr		r0, =DRAM_START
400001ac:	e3a00101 	mov	r0, #1073741824	; 0x40000000
	mcr     p15,0,r0,c12,c0,0
400001b0:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}

	@ Call Main

	bl		Main
400001b4:	eb00135b 	bl	40004f28 <Main>

	@ HALT

	b		.
400001b8:	eafffffe 	b	400001b8 <ResetHandler+0xa8>
	.extern ISR_Vector

HandlerIRQ:
	sub		sp,sp,#4
	push	{r0, lr}
	ldr		lr, =ICCIAR_CPU0
400001bc:	1048000c 	subne	r0, r8, ip
	ldr		r0, [lr]
	ldr		lr, =0x3FF
400001c0:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	and		r0, r0, lr
	ldr		lr, =ISR_Vector
400001c4:	40018398 	mulmi	r1, r8, r3

HandlerDabort:
	stmfd	sp!,{r0-r3, r12, lr}

	mrc 	p15, 0, r0, c5, c0, 0  @r0에 dfsr 저장하기
	ldr		r1, =0x140f
400001c8:	0000140f 	andeq	r1, r0, pc, lsl #8

    .extern SVC_Handler_Vector
HandlerSVC:
	push	{r4-r6, lr}
	ldr		r4, [lr, #-4]
	ldr		r5, =SVC_Handler_Vector
400001cc:	40018340 	andmi	r8, r1, r0, asr #6

@--------------------------------------------------
@ Watchdog Disable
@--------------------------------------------------

	ldr		r0, =WTCON
400001d0:	10060000 	andne	r0, r6, r0
@ Coprocessor Config
@--------------------------------------------------

	@ NEON & VFP Enable

	LDR     r0,=0x05555555
400001d4:	05555555 	ldrbeq	r5, [r5, #-1365]	; 0xfffffaab
@ GPIO(LED OUTPUT) ON
@--------------------------------------------------
	
	@ LED Port Control

	ldr		r0, =GPM4CON
400001d8:	110002e0 	smlattne	r0, r0, r2, r0
	orr		r1, r1, #0x11<<16
	str		r1, [r0]

	@ Turn LED on (XO)

	ldr		r0, =GPM4DAT
400001dc:	110002e4 	smlattne	r0, r4, r2, r0
	@ RAM loading

	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__ZI_BASE__
400001e0:	40018f18 	andmi	r8, r1, r8, lsl pc
	ldr		r1, =__ZI_LIMIT__
400001e4:	40019c94 	mulmi	r1, r4, ip

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|IRQ_MODE)
	ldr		sp, =IRQ_STACK_BASE

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|FIQ_MODE)
	ldr		sp, =FIQ_STACK_BASE
400001e8:	43ff4000 	mvnsmi	r4, #0

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|UNDEF_MODE)
	ldr		sp, =UNDEF_STACK_BASE
400001ec:	43ff3c00 	mvnsmi	r3, #0, 24

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|ABORT_MODE)
	ldr		sp, =ABORT_STACK_BASE
400001f0:	43ff3800 	mvnsmi	r3, #0, 16

	msr		cpsr_c, #(SVC_MODE)
	ldr		sp, =SVC_STACK_BASE
400001f4:	43ff8000 	mvnsmi	r8, #0

400001f8 <Send_Uart_Request>:
	return 0x0;
}

void Send_Uart_Request(int app_num)
{
	irq_request_table[app_num][0] = 1;
400001f8:	e0800080 	add	r0, r0, r0, lsl #1
400001fc:	e3083f18 	movw	r3, #36632	; 0x8f18
40000200:	e3443001 	movt	r3, #16385	; 0x4001
40000204:	e3a02001 	mov	r2, #1
40000208:	e7832100 	str	r2, [r3, r0, lsl #2]
4000020c:	e12fff1e 	bx	lr

40000210 <Send_Key3_Request>:
}

void Send_Key3_Request(int app_num)
{
	irq_request_table[app_num][1] = 1;
40000210:	e0800080 	add	r0, r0, r0, lsl #1
40000214:	e3083f18 	movw	r3, #36632	; 0x8f18
40000218:	e3443001 	movt	r3, #16385	; 0x4001
4000021c:	e0833100 	add	r3, r3, r0, lsl #2
40000220:	e3a02001 	mov	r2, #1
40000224:	e5832004 	str	r2, [r3, #4]
40000228:	e12fff1e 	bx	lr

4000022c <Send_Key4_Request>:
}

void Send_Key4_Request(int app_num)
{
	irq_request_table[app_num][2] = 1;
4000022c:	e0800080 	add	r0, r0, r0, lsl #1
40000230:	e3083f18 	movw	r3, #36632	; 0x8f18
40000234:	e3443001 	movt	r3, #16385	; 0x4001
40000238:	e0833100 	add	r3, r3, r0, lsl #2
4000023c:	e3a02001 	mov	r2, #1
40000240:	e5832008 	str	r2, [r3, #8]
40000244:	e12fff1e 	bx	lr

40000248 <Clear_Uart_Request>:
}

void Clear_Uart_Request(int app_num)
{
	irq_request_table[app_num][0] = 0;
40000248:	e0800080 	add	r0, r0, r0, lsl #1
4000024c:	e3083f18 	movw	r3, #36632	; 0x8f18
40000250:	e3443001 	movt	r3, #16385	; 0x4001
40000254:	e1a00100 	lsl	r0, r0, #2
40000258:	e3a02000 	mov	r2, #0
4000025c:	e7832000 	str	r2, [r3, r0]
40000260:	e12fff1e 	bx	lr

40000264 <Clear_Key3_Request>:
}

void Clear_Key3_Request(int app_num)
{
	irq_request_table[app_num][1] = 0;
40000264:	e0800080 	add	r0, r0, r0, lsl #1
40000268:	e3083f18 	movw	r3, #36632	; 0x8f18
4000026c:	e3443001 	movt	r3, #16385	; 0x4001
40000270:	e0833100 	add	r3, r3, r0, lsl #2
40000274:	e3a02000 	mov	r2, #0
40000278:	e5832004 	str	r2, [r3, #4]
4000027c:	e12fff1e 	bx	lr

40000280 <Clear_Key4_Request>:
}

void Clear_Key4_Request(int app_num)
{
	irq_request_table[app_num][2] = 0;
40000280:	e0800080 	add	r0, r0, r0, lsl #1
40000284:	e3083f18 	movw	r3, #36632	; 0x8f18
40000288:	e3443001 	movt	r3, #16385	; 0x4001
4000028c:	e0833100 	add	r3, r3, r0, lsl #2
40000290:	e3a02000 	mov	r2, #0
40000294:	e5832008 	str	r2, [r3, #8]
40000298:	e12fff1e 	bx	lr

4000029c <Invalid_ISR>:
		Invalid_ISR,		// 118
		Invalid_ISR,		// 119
};

void Invalid_ISR(void)
{
4000029c:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400002a0:	e1a0c00d 	mov	ip, sp
400002a4:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	Uart1_Printf("Invalid_ISR\n");
400002a8:	e3080098 	movw	r0, #32920	; 0x8098
		Invalid_ISR,		// 118
		Invalid_ISR,		// 119
};

void Invalid_ISR(void)
{
400002ac:	e24cb004 	sub	fp, ip, #4
	Uart1_Printf("Invalid_ISR\n");
400002b0:	e3440001 	movt	r0, #16385	; 0x4001
400002b4:	eb0018d7 	bl	40006618 <Uart1_Printf>
}
400002b8:	e24bd01c 	sub	sp, fp, #28
400002bc:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
400002c0:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
400002c4:	e25ef004 	subs	pc, lr, #4

400002c8 <Print_Hello>:
}

/*** SVC System Call Test를 위한 함수  ***/

void Print_Hello(void)
{
400002c8:	e1a0c00d 	mov	ip, sp
	Uart_Printf("SVC0 Service...\n");
400002cc:	e30800a8 	movw	r0, #32936	; 0x80a8
}

/*** SVC System Call Test를 위한 함수  ***/

void Print_Hello(void)
{
400002d0:	e92dd800 	push	{fp, ip, lr, pc}
	Uart_Printf("SVC0 Service...\n");
400002d4:	e3440001 	movt	r0, #16385	; 0x4001
}

/*** SVC System Call Test를 위한 함수  ***/

void Print_Hello(void)
{
400002d8:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("SVC0 Service...\n");
400002dc:	eb0018cd 	bl	40006618 <Uart1_Printf>
	Uart_Printf("Hello\n");
400002e0:	e30800bc 	movw	r0, #32956	; 0x80bc
400002e4:	e3440001 	movt	r0, #16385	; 0x4001
}
400002e8:	e24bd00c 	sub	sp, fp, #12
400002ec:	e89d6800 	ldm	sp, {fp, sp, lr}
/*** SVC System Call Test를 위한 함수  ***/

void Print_Hello(void)
{
	Uart_Printf("SVC0 Service...\n");
	Uart_Printf("Hello\n");
400002f0:	ea0018c8 	b	40006618 <Uart1_Printf>

400002f4 <Sqr>:
}

int Sqr(int a)
{
400002f4:	e1a0c00d 	mov	ip, sp
400002f8:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
400002fc:	e1a04000 	mov	r4, r0
	Uart_Printf("SVC1 Service...\n");
40000300:	e30800c4 	movw	r0, #32964	; 0x80c4
	Uart_Printf("SVC0 Service...\n");
	Uart_Printf("Hello\n");
}

int Sqr(int a)
{
40000304:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("SVC1 Service...\n");
40000308:	e3440001 	movt	r0, #16385	; 0x4001
4000030c:	eb0018c1 	bl	40006618 <Uart1_Printf>
	return a * a;
}
40000310:	e0000494 	mul	r0, r4, r4
40000314:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

40000318 <Long_Long_Add>:

long long Long_Long_Add(long long a, long long b)
{
40000318:	e1a0c00d 	mov	ip, sp
4000031c:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
40000320:	e1a06000 	mov	r6, r0
	Uart_Printf("SVC2 Service...\n");
40000324:	e30800d8 	movw	r0, #32984	; 0x80d8
	Uart_Printf("SVC1 Service...\n");
	return a * a;
}

long long Long_Long_Add(long long a, long long b)
{
40000328:	e1a04002 	mov	r4, r2
4000032c:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("SVC2 Service...\n");
40000330:	e3440001 	movt	r0, #16385	; 0x4001
	Uart_Printf("SVC1 Service...\n");
	return a * a;
}

long long Long_Long_Add(long long a, long long b)
{
40000334:	e1a07001 	mov	r7, r1
40000338:	e1a05003 	mov	r5, r3
	Uart_Printf("SVC2 Service...\n");
4000033c:	eb0018b5 	bl	40006618 <Uart1_Printf>
	return a + b;
}
40000340:	e0960004 	adds	r0, r6, r4
40000344:	e0a71005 	adc	r1, r7, r5
40000348:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}

4000034c <SDHC_ISR>:
volatile unsigned int sd_rd_buffer_flag = 0;
volatile unsigned int sd_wr_buffer_flag = 0;
volatile unsigned int sd_tr_flag = 0;

void SDHC_ISR(void)
{
4000034c:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000350:	e1a0c00d 	mov	ip, sp
40000354:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
40000358:	e24cb004 	sub	fp, ip, #4
4000035c:	e24dd008 	sub	sp, sp, #8
	volatile unsigned int tmp;

	tmp = rNORINTSTS2;
40000360:	e3a03000 	mov	r3, #0
40000364:	e3413253 	movt	r3, #4691	; 0x1253
40000368:	e5932030 	ldr	r2, [r3, #48]	; 0x30
4000036c:	e50b2020 	str	r2, [fp, #-32]	; 0xffffffe0
	rNORINTSTS2 = tmp;
40000370:	e51b2020 	ldr	r2, [fp, #-32]	; 0xffffffe0
40000374:	e5832030 	str	r2, [r3, #48]	; 0x30

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
40000378:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
4000037c:	e3130040 	tst	r3, #64	; 0x40
40000380:	1a000002 	bne	40000390 <SDHC_ISR+0x44>
40000384:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
40000388:	e3130080 	tst	r3, #128	; 0x80
4000038c:	0a00000a 	beq	400003bc <SDHC_ISR+0x70>
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
40000390:	e3a03000 	mov	r3, #0
40000394:	e3413253 	movt	r3, #4691	; 0x1253
40000398:	e5933024 	ldr	r3, [r3, #36]	; 0x24
4000039c:	e2133801 	ands	r3, r3, #65536	; 0x10000
400003a0:	13083f18 	movwne	r3, #36632	; 0x8f18
		else sd_insert_flag = 0;
400003a4:	03082f18 	movweq	r2, #36632	; 0x8f18
	tmp = rNORINTSTS2;
	rNORINTSTS2 = tmp;

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
400003a8:	13a02001 	movne	r2, #1
400003ac:	13443001 	movtne	r3, #16385	; 0x4001
		else sd_insert_flag = 0;
400003b0:	03442001 	movteq	r2, #16385	; 0x4001
	tmp = rNORINTSTS2;
	rNORINTSTS2 = tmp;

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
400003b4:	15832018 	strne	r2, [r3, #24]
		else sd_insert_flag = 0;
400003b8:	05823018 	streq	r3, [r2, #24]
	}


	if(tmp & (1 << 5)) sd_rd_buffer_flag = 1;
400003bc:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
	if(tmp & (1 << 4)) sd_wr_buffer_flag = 1;
	if(tmp & (1 << 1)) sd_tr_flag = 1;
	if(tmp & 1) sd_command_complete_flag = 1;

	GIC_Clear_Pending_Clear(0,107);
400003c0:	e3a00000 	mov	r0, #0
400003c4:	e3a0106b 	mov	r1, #107	; 0x6b
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
		else sd_insert_flag = 0;
	}


	if(tmp & (1 << 5)) sd_rd_buffer_flag = 1;
400003c8:	e3130020 	tst	r3, #32
400003cc:	13083f18 	movwne	r3, #36632	; 0x8f18
400003d0:	13a02001 	movne	r2, #1
400003d4:	13443001 	movtne	r3, #16385	; 0x4001
400003d8:	1583201c 	strne	r2, [r3, #28]
	if(tmp & (1 << 4)) sd_wr_buffer_flag = 1;
400003dc:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
400003e0:	e3130010 	tst	r3, #16
400003e4:	13083f18 	movwne	r3, #36632	; 0x8f18
400003e8:	13a02001 	movne	r2, #1
400003ec:	13443001 	movtne	r3, #16385	; 0x4001
400003f0:	15832020 	strne	r2, [r3, #32]
	if(tmp & (1 << 1)) sd_tr_flag = 1;
400003f4:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
400003f8:	e3130002 	tst	r3, #2
400003fc:	13083f18 	movwne	r3, #36632	; 0x8f18
40000400:	13a02001 	movne	r2, #1
40000404:	13443001 	movtne	r3, #16385	; 0x4001
40000408:	15832024 	strne	r2, [r3, #36]	; 0x24
	if(tmp & 1) sd_command_complete_flag = 1;
4000040c:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
40000410:	e3130001 	tst	r3, #1
40000414:	13083f18 	movwne	r3, #36632	; 0x8f18
40000418:	13a02001 	movne	r2, #1
4000041c:	13443001 	movtne	r3, #16385	; 0x4001
40000420:	15832028 	strne	r2, [r3, #40]	; 0x28

	GIC_Clear_Pending_Clear(0,107);
40000424:	eb000af2 	bl	40002ff4 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 107);
40000428:	e3a00000 	mov	r0, #0
4000042c:	e3a0106b 	mov	r1, #107	; 0x6b
40000430:	eb000b08 	bl	40003058 <GIC_Write_EOI>
}
40000434:	e24bd01c 	sub	sp, fp, #28
40000438:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
4000043c:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000440:	e25ef004 	subs	pc, lr, #4

40000444 <Uart1_ISR>:

void Uart1_ISR(void)
{
40000444:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000448:	e1a0c00d 	mov	ip, sp
4000044c:	e92dd83f 	push	{r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}
	rUINTSP1 = 0xf;
40000450:	e3a04000 	mov	r4, #0
40000454:	e3a0300f 	mov	r3, #15
40000458:	e3414381 	movt	r4, #4993	; 0x1381
	GIC_Clear_Pending_Clear(0,107);
	GIC_Write_EOI(0, 107);
}

void Uart1_ISR(void)
{
4000045c:	e24cb004 	sub	fp, ip, #4
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;

	GIC_Clear_Pending_Clear(0,85);
40000460:	e3a00000 	mov	r0, #0
	GIC_Write_EOI(0, 107);
}

void Uart1_ISR(void)
{
	rUINTSP1 = 0xf;
40000464:	e5843034 	str	r3, [r4, #52]	; 0x34
	rUINTP1 = 0xf;

	GIC_Clear_Pending_Clear(0,85);
40000468:	e3a01055 	mov	r1, #85	; 0x55
}

void Uart1_ISR(void)
{
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
4000046c:	e5843030 	str	r3, [r4, #48]	; 0x30

	GIC_Clear_Pending_Clear(0,85);
	GIC_Write_EOI(0, 85);

	Uart1_Printf("%c \n", rURXH1);
	if (irq_request_table[0][0])
40000470:	e3085f18 	movw	r5, #36632	; 0x8f18
void Uart1_ISR(void)
{
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;

	GIC_Clear_Pending_Clear(0,85);
40000474:	eb000ade 	bl	40002ff4 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 85);
40000478:	e3a00000 	mov	r0, #0
4000047c:	e3a01055 	mov	r1, #85	; 0x55
40000480:	eb000af4 	bl	40003058 <GIC_Write_EOI>

	Uart1_Printf("%c \n", rURXH1);
40000484:	e30800ec 	movw	r0, #33004	; 0x80ec
40000488:	e5941024 	ldr	r1, [r4, #36]	; 0x24
4000048c:	e3440001 	movt	r0, #16385	; 0x4001
	if (irq_request_table[0][0])
40000490:	e3445001 	movt	r5, #16385	; 0x4001
	rUINTP1 = 0xf;

	GIC_Clear_Pending_Clear(0,85);
	GIC_Write_EOI(0, 85);

	Uart1_Printf("%c \n", rURXH1);
40000494:	eb00185f 	bl	40006618 <Uart1_Printf>
	if (irq_request_table[0][0])
40000498:	e5953000 	ldr	r3, [r5]
4000049c:	e3530000 	cmp	r3, #0
400004a0:	1a00000e 	bne	400004e0 <Uart1_ISR+0x9c>
	{
		enqueue(&front_uart_app0, &rear_uart_app0, rURXH1);
	}
	if (irq_request_table[1][0])
400004a4:	e595300c 	ldr	r3, [r5, #12]
400004a8:	e3530000 	cmp	r3, #0
400004ac:	0a000007 	beq	400004d0 <Uart1_ISR+0x8c>
	{
		enqueue(&front_uart_app1, &rear_uart_app1, rURXH1);
400004b0:	e3a03000 	mov	r3, #0
400004b4:	e3090014 	movw	r0, #36884	; 0x9014
400004b8:	e3413381 	movt	r3, #4993	; 0x1381
400004bc:	e3091010 	movw	r1, #36880	; 0x9010
400004c0:	e5932024 	ldr	r2, [r3, #36]	; 0x24
400004c4:	e3440001 	movt	r0, #16385	; 0x4001
400004c8:	e3441001 	movt	r1, #16385	; 0x4001
400004cc:	eb0011fa 	bl	40004cbc <enqueue>
	}

}
400004d0:	e24bd024 	sub	sp, fp, #36	; 0x24
400004d4:	e89d683f 	ldm	sp, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
400004d8:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
400004dc:	e25ef004 	subs	pc, lr, #4
	GIC_Write_EOI(0, 85);

	Uart1_Printf("%c \n", rURXH1);
	if (irq_request_table[0][0])
	{
		enqueue(&front_uart_app0, &rear_uart_app0, rURXH1);
400004e0:	e309002c 	movw	r0, #36908	; 0x902c
400004e4:	e3091028 	movw	r1, #36904	; 0x9028
400004e8:	e5942024 	ldr	r2, [r4, #36]	; 0x24
400004ec:	e3440001 	movt	r0, #16385	; 0x4001
400004f0:	e3441001 	movt	r1, #16385	; 0x4001
400004f4:	eb0011f0 	bl	40004cbc <enqueue>
400004f8:	eaffffe9 	b	400004a4 <Uart1_ISR+0x60>

400004fc <Key3_ISR>:
	}

}

void Key3_ISR(void)
{
400004fc:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000500:	e1a0c00d 	mov	ip, sp
40000504:	e92dd83f 	push	{r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}
	rEXT_INT40_PEND = 0x1<<3;
40000508:	e3a03411 	mov	r3, #285212672	; 0x11000000
4000050c:	e3a02008 	mov	r2, #8

	Uart1_Printf("Key3 Pressed\n");
40000510:	e30800f4 	movw	r0, #33012	; 0x80f4
	}

}

void Key3_ISR(void)
{
40000514:	e24cb004 	sub	fp, ip, #4
	rEXT_INT40_PEND = 0x1<<3;

	Uart1_Printf("Key3 Pressed\n");
40000518:	e3440001 	movt	r0, #16385	; 0x4001

}

void Key3_ISR(void)
{
	rEXT_INT40_PEND = 0x1<<3;
4000051c:	e5832f40 	str	r2, [r3, #3904]	; 0xf40

	Uart1_Printf("Key3 Pressed\n");

	GIC_Clear_Pending_Clear(0,51);
	GIC_Write_EOI(0, 51);
	if (irq_request_table[0][1])
40000520:	e3084f18 	movw	r4, #36632	; 0x8f18

void Key3_ISR(void)
{
	rEXT_INT40_PEND = 0x1<<3;

	Uart1_Printf("Key3 Pressed\n");
40000524:	eb00183b 	bl	40006618 <Uart1_Printf>

	GIC_Clear_Pending_Clear(0,51);
40000528:	e3a00000 	mov	r0, #0
4000052c:	e3a01033 	mov	r1, #51	; 0x33
40000530:	eb000aaf 	bl	40002ff4 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 51);
	if (irq_request_table[0][1])
40000534:	e3444001 	movt	r4, #16385	; 0x4001
	rEXT_INT40_PEND = 0x1<<3;

	Uart1_Printf("Key3 Pressed\n");

	GIC_Clear_Pending_Clear(0,51);
	GIC_Write_EOI(0, 51);
40000538:	e3a00000 	mov	r0, #0
4000053c:	e3a01033 	mov	r1, #51	; 0x33
40000540:	eb000ac4 	bl	40003058 <GIC_Write_EOI>
	if (irq_request_table[0][1])
40000544:	e5943004 	ldr	r3, [r4, #4]
40000548:	e3530000 	cmp	r3, #0
4000054c:	1a00000c 	bne	40000584 <Key3_ISR+0x88>
	{
		enqueue(&front_key3_app0, &rear_key3_app0, 1);
	}
	if (irq_request_table[1][1])
40000550:	e5943010 	ldr	r3, [r4, #16]
40000554:	e3530000 	cmp	r3, #0
40000558:	0a000005 	beq	40000574 <Key3_ISR+0x78>
	{
		enqueue(&front_key3_app1, &rear_key3_app1, 1);
4000055c:	e309000c 	movw	r0, #36876	; 0x900c
40000560:	e3091008 	movw	r1, #36872	; 0x9008
40000564:	e3440001 	movt	r0, #16385	; 0x4001
40000568:	e3441001 	movt	r1, #16385	; 0x4001
4000056c:	e3a02001 	mov	r2, #1
40000570:	eb0011d1 	bl	40004cbc <enqueue>
	}
}
40000574:	e24bd024 	sub	sp, fp, #36	; 0x24
40000578:	e89d683f 	ldm	sp, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
4000057c:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000580:	e25ef004 	subs	pc, lr, #4

	GIC_Clear_Pending_Clear(0,51);
	GIC_Write_EOI(0, 51);
	if (irq_request_table[0][1])
	{
		enqueue(&front_key3_app0, &rear_key3_app0, 1);
40000584:	e3090024 	movw	r0, #36900	; 0x9024
40000588:	e3091020 	movw	r1, #36896	; 0x9020
4000058c:	e3440001 	movt	r0, #16385	; 0x4001
40000590:	e3441001 	movt	r1, #16385	; 0x4001
40000594:	e3a02001 	mov	r2, #1
40000598:	eb0011c7 	bl	40004cbc <enqueue>
4000059c:	eaffffeb 	b	40000550 <Key3_ISR+0x54>

400005a0 <Key4_ISR>:
		enqueue(&front_key3_app1, &rear_key3_app1, 1);
	}
}

void Key4_ISR(void)
{
400005a0:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400005a4:	e1a0c00d 	mov	ip, sp
400005a8:	e92dd83f 	push	{r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}
	rEXT_INT40_PEND = 0x1<<4;
400005ac:	e3a03411 	mov	r3, #285212672	; 0x11000000
400005b0:	e3a02010 	mov	r2, #16

	Uart1_Printf("Key4 Pressed\n");
400005b4:	e3080104 	movw	r0, #33028	; 0x8104
		enqueue(&front_key3_app1, &rear_key3_app1, 1);
	}
}

void Key4_ISR(void)
{
400005b8:	e24cb004 	sub	fp, ip, #4
	rEXT_INT40_PEND = 0x1<<4;

	Uart1_Printf("Key4 Pressed\n");
400005bc:	e3440001 	movt	r0, #16385	; 0x4001
	}
}

void Key4_ISR(void)
{
	rEXT_INT40_PEND = 0x1<<4;
400005c0:	e5832f40 	str	r2, [r3, #3904]	; 0xf40

	Uart1_Printf("Key4 Pressed\n");

	GIC_Clear_Pending_Clear(0,52);
	GIC_Write_EOI(0, 52);
	if (irq_request_table[0][2])
400005c4:	e3084f18 	movw	r4, #36632	; 0x8f18

void Key4_ISR(void)
{
	rEXT_INT40_PEND = 0x1<<4;

	Uart1_Printf("Key4 Pressed\n");
400005c8:	eb001812 	bl	40006618 <Uart1_Printf>

	GIC_Clear_Pending_Clear(0,52);
400005cc:	e3a00000 	mov	r0, #0
400005d0:	e3a01034 	mov	r1, #52	; 0x34
400005d4:	eb000a86 	bl	40002ff4 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 52);
	if (irq_request_table[0][2])
400005d8:	e3444001 	movt	r4, #16385	; 0x4001
	rEXT_INT40_PEND = 0x1<<4;

	Uart1_Printf("Key4 Pressed\n");

	GIC_Clear_Pending_Clear(0,52);
	GIC_Write_EOI(0, 52);
400005dc:	e3a00000 	mov	r0, #0
400005e0:	e3a01034 	mov	r1, #52	; 0x34
400005e4:	eb000a9b 	bl	40003058 <GIC_Write_EOI>
	if (irq_request_table[0][2])
400005e8:	e5943008 	ldr	r3, [r4, #8]
400005ec:	e3530000 	cmp	r3, #0
400005f0:	1a00000c 	bne	40000628 <Key4_ISR+0x88>
	{
		enqueue(&front_key4_app0, &rear_key4_app0, 1);
	}
	if (irq_request_table[1][2])
400005f4:	e5943014 	ldr	r3, [r4, #20]
400005f8:	e3530000 	cmp	r3, #0
400005fc:	0a000005 	beq	40000618 <Key4_ISR+0x78>
	{
		enqueue(&front_key4_app1, &rear_key4_app1, 1);
40000600:	e3090004 	movw	r0, #36868	; 0x9004
40000604:	e3091000 	movw	r1, #36864	; 0x9000
40000608:	e3440001 	movt	r0, #16385	; 0x4001
4000060c:	e3441001 	movt	r1, #16385	; 0x4001
40000610:	e3a02001 	mov	r2, #1
40000614:	eb0011a8 	bl	40004cbc <enqueue>
	}
}
40000618:	e24bd024 	sub	sp, fp, #36	; 0x24
4000061c:	e89d683f 	ldm	sp, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
40000620:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000624:	e25ef004 	subs	pc, lr, #4

	GIC_Clear_Pending_Clear(0,52);
	GIC_Write_EOI(0, 52);
	if (irq_request_table[0][2])
	{
		enqueue(&front_key4_app0, &rear_key4_app0, 1);
40000628:	e309001c 	movw	r0, #36892	; 0x901c
4000062c:	e3091018 	movw	r1, #36888	; 0x9018
40000630:	e3440001 	movt	r0, #16385	; 0x4001
40000634:	e3441001 	movt	r1, #16385	; 0x4001
40000638:	e3a02001 	mov	r2, #1
4000063c:	eb00119e 	bl	40004cbc <enqueue>
40000640:	eaffffeb 	b	400005f4 <Key4_ISR+0x54>

40000644 <Get_Uart_Response>:
	irq_request_table[app_num][2] = 0;
}

int Get_Uart_Response(int app_num)
{
	if (irq_request_table[app_num][0])
40000644:	e3083f18 	movw	r3, #36632	; 0x8f18
40000648:	e0802080 	add	r2, r0, r0, lsl #1
4000064c:	e3443001 	movt	r3, #16385	; 0x4001
40000650:	e7933102 	ldr	r3, [r3, r2, lsl #2]
40000654:	e3530000 	cmp	r3, #0
40000658:	0a00000b 	beq	4000068c <Get_Uart_Response+0x48>
	{
		if (app_num == 0)
4000065c:	e3500000 	cmp	r0, #0
40000660:	0a000004 	beq	40000678 <Get_Uart_Response+0x34>
			return dequeue(&front_uart_app0, &rear_uart_app0);
		else
		{
			return dequeue(&front_uart_app1, &rear_uart_app1);
40000664:	e3090014 	movw	r0, #36884	; 0x9014
40000668:	e3091010 	movw	r1, #36880	; 0x9010
4000066c:	e3440001 	movt	r0, #16385	; 0x4001
40000670:	e3441001 	movt	r1, #16385	; 0x4001
40000674:	ea0011a7 	b	40004d18 <dequeue>
int Get_Uart_Response(int app_num)
{
	if (irq_request_table[app_num][0])
	{
		if (app_num == 0)
			return dequeue(&front_uart_app0, &rear_uart_app0);
40000678:	e309002c 	movw	r0, #36908	; 0x902c
4000067c:	e3091028 	movw	r1, #36904	; 0x9028
40000680:	e3440001 	movt	r0, #16385	; 0x4001
40000684:	e3441001 	movt	r1, #16385	; 0x4001
40000688:	ea0011a2 	b	40004d18 <dequeue>
		{
			return dequeue(&front_uart_app1, &rear_uart_app1);
		}
	}
	return 0;
}
4000068c:	e1a00003 	mov	r0, r3
40000690:	e12fff1e 	bx	lr

40000694 <Get_Key3_Response>:

int Get_Key3_Response(int app_num)
{
	if (irq_request_table[app_num][1])
40000694:	e3083f18 	movw	r3, #36632	; 0x8f18
40000698:	e0802080 	add	r2, r0, r0, lsl #1
4000069c:	e3443001 	movt	r3, #16385	; 0x4001
400006a0:	e0833102 	add	r3, r3, r2, lsl #2
400006a4:	e5933004 	ldr	r3, [r3, #4]
400006a8:	e3530000 	cmp	r3, #0
400006ac:	0a00000b 	beq	400006e0 <Get_Key3_Response+0x4c>
	{
		if (app_num == 0)
400006b0:	e3500000 	cmp	r0, #0
400006b4:	0a000004 	beq	400006cc <Get_Key3_Response+0x38>
			return dequeue(&front_key3_app0, &rear_key3_app0);
		else
			return dequeue(&front_key3_app1, &rear_key3_app1);
400006b8:	e309000c 	movw	r0, #36876	; 0x900c
400006bc:	e3091008 	movw	r1, #36872	; 0x9008
400006c0:	e3440001 	movt	r0, #16385	; 0x4001
400006c4:	e3441001 	movt	r1, #16385	; 0x4001
400006c8:	ea001192 	b	40004d18 <dequeue>
int Get_Key3_Response(int app_num)
{
	if (irq_request_table[app_num][1])
	{
		if (app_num == 0)
			return dequeue(&front_key3_app0, &rear_key3_app0);
400006cc:	e3090024 	movw	r0, #36900	; 0x9024
400006d0:	e3091020 	movw	r1, #36896	; 0x9020
400006d4:	e3440001 	movt	r0, #16385	; 0x4001
400006d8:	e3441001 	movt	r1, #16385	; 0x4001
400006dc:	ea00118d 	b	40004d18 <dequeue>
		else
			return dequeue(&front_key3_app1, &rear_key3_app1);
	}
	return 0;
}
400006e0:	e1a00003 	mov	r0, r3
400006e4:	e12fff1e 	bx	lr

400006e8 <Get_Key4_Response>:

int Get_Key4_Response(int app_num)
{
	if (irq_request_table[app_num][2])
400006e8:	e3083f18 	movw	r3, #36632	; 0x8f18
400006ec:	e0802080 	add	r2, r0, r0, lsl #1
400006f0:	e3443001 	movt	r3, #16385	; 0x4001
400006f4:	e0833102 	add	r3, r3, r2, lsl #2
400006f8:	e5933008 	ldr	r3, [r3, #8]
400006fc:	e3530000 	cmp	r3, #0
40000700:	0a00000b 	beq	40000734 <Get_Key4_Response+0x4c>
	{
		if (app_num == 0)
40000704:	e3500000 	cmp	r0, #0
40000708:	0a000004 	beq	40000720 <Get_Key4_Response+0x38>
			return dequeue(&front_key4_app0, &rear_key4_app0);
		else
			return dequeue(&front_key4_app1, &rear_key4_app1);
4000070c:	e3090004 	movw	r0, #36868	; 0x9004
40000710:	e3091000 	movw	r1, #36864	; 0x9000
40000714:	e3440001 	movt	r0, #16385	; 0x4001
40000718:	e3441001 	movt	r1, #16385	; 0x4001
4000071c:	ea00117d 	b	40004d18 <dequeue>
int Get_Key4_Response(int app_num)
{
	if (irq_request_table[app_num][2])
	{
		if (app_num == 0)
			return dequeue(&front_key4_app0, &rear_key4_app0);
40000720:	e309001c 	movw	r0, #36892	; 0x901c
40000724:	e3091018 	movw	r1, #36888	; 0x9018
40000728:	e3440001 	movt	r0, #16385	; 0x4001
4000072c:	e3441001 	movt	r1, #16385	; 0x4001
40000730:	ea001178 	b	40004d18 <dequeue>
		else
			return dequeue(&front_key4_app1, &rear_key4_app1);
	}
	return 0;
}
40000734:	e1a00003 	mov	r0, r3
40000738:	e12fff1e 	bx	lr

4000073c <Undef_Handler>:
/* 시연을 위한 코드 */

int irq_request_table[2][3] = {{0,0,0},{0,0,0}};

void Undef_Handler(unsigned int addr, unsigned int mode)
{
4000073c:	e1a0c00d 	mov	ip, sp
40000740:	e1a02001 	mov	r2, r1
40000744:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000748:	e1a04000 	mov	r4, r0
	Uart_Printf("UND-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
4000074c:	e3080114 	movw	r0, #33044	; 0x8114
40000750:	e1a01004 	mov	r1, r4
40000754:	e3440001 	movt	r0, #16385	; 0x4001
/* 시연을 위한 코드 */

int irq_request_table[2][3] = {{0,0,0},{0,0,0}};

void Undef_Handler(unsigned int addr, unsigned int mode)
{
40000758:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("UND-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
4000075c:	eb0017ad 	bl	40006618 <Uart1_Printf>
	Uart_Printf("Undefined Code Value[0x%X]\n", *(unsigned int *)addr);
40000760:	e3080138 	movw	r0, #33080	; 0x8138
40000764:	e5941000 	ldr	r1, [r4]
40000768:	e3440001 	movt	r0, #16385	; 0x4001
4000076c:	eb0017a9 	bl	40006618 <Uart1_Printf>
40000770:	eafffffe 	b	40000770 <Undef_Handler+0x34>

40000774 <Dabort_Handler>:
	for(;;);
}

void Dabort_Handler(unsigned int addr, unsigned int mode)
{
40000774:	e1a0c00d 	mov	ip, sp
40000778:	e1a03000 	mov	r3, r0
4000077c:	e92dd800 	push	{fp, ip, lr, pc}
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000780:	e3080154 	movw	r0, #33108	; 0x8154
	Uart_Printf("Undefined Code Value[0x%X]\n", *(unsigned int *)addr);
	for(;;);
}

void Dabort_Handler(unsigned int addr, unsigned int mode)
{
40000784:	e24cb004 	sub	fp, ip, #4
40000788:	e24dd008 	sub	sp, sp, #8
4000078c:	e1a02001 	mov	r2, r1
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000790:	e3440001 	movt	r0, #16385	; 0x4001
40000794:	e1a01003 	mov	r1, r3
40000798:	eb00179e 	bl	40006618 <Uart1_Printf>
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
4000079c:	eb0018db 	bl	40006b10 <DABT_Falut_Address>
400007a0:	e1a01000 	mov	r1, r0
400007a4:	e3080178 	movw	r0, #33144	; 0x8178
400007a8:	e3440001 	movt	r0, #16385	; 0x4001
400007ac:	eb001799 	bl	40006618 <Uart1_Printf>
	sd = DABT_Falut_Status();
400007b0:	eb0018d4 	bl	40006b08 <DABT_Falut_Status>
400007b4:	e1a03000 	mov	r3, r0
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nDomain[0x%X]\nRead(0)/Write(1)[%d]\nAXI-Decode(0)/Slave(1)[%d]\n", r, d, w, sd);
400007b8:	e3080194 	movw	r0, #33172	; 0x8194
	sd = DABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
400007bc:	e7e02653 	ubfx	r2, r3, #12, #1
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
	sd = DABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
400007c0:	e203100f 	and	r1, r3, #15
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
400007c4:	e7e0c553 	ubfx	ip, r3, #10, #1
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nDomain[0x%X]\nRead(0)/Write(1)[%d]\nAXI-Decode(0)/Slave(1)[%d]\n", r, d, w, sd);
400007c8:	e58d2000 	str	r2, [sp]
400007cc:	e081120c 	add	r1, r1, ip, lsl #4
400007d0:	e7e32253 	ubfx	r2, r3, #4, #4
400007d4:	e3440001 	movt	r0, #16385	; 0x4001
400007d8:	e7e035d3 	ubfx	r3, r3, #11, #1
400007dc:	eb00178d 	bl	40006618 <Uart1_Printf>
400007e0:	eafffffe 	b	400007e0 <Dabort_Handler+0x6c>

400007e4 <Pabort_Handler>:
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
400007e4:	e1a03000 	mov	r3, r0
400007e8:	e1a0c00d 	mov	ip, sp
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400007ec:	e30801e0 	movw	r0, #33248	; 0x81e0
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
400007f0:	e1a02001 	mov	r2, r1
400007f4:	e92dd800 	push	{fp, ip, lr, pc}
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400007f8:	e1a01003 	mov	r1, r3
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
400007fc:	e24cb004 	sub	fp, ip, #4
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000800:	e3440001 	movt	r0, #16385	; 0x4001
40000804:	eb001783 	bl	40006618 <Uart1_Printf>
	Uart_Printf("PABT-Fault Address[0x%X]\n", PABT_Falut_Address());
40000808:	eb0018bc 	bl	40006b00 <PABT_Falut_Address>
4000080c:	e1a01000 	mov	r1, r0
40000810:	e3080204 	movw	r0, #33284	; 0x8204
40000814:	e3440001 	movt	r0, #16385	; 0x4001
40000818:	eb00177e 	bl	40006618 <Uart1_Printf>
	sd = PABT_Falut_Status();
4000081c:	eb0018b5 	bl	40006af8 <PABT_Falut_Status>
40000820:	e1a02000 	mov	r2, r0
	r = Macro_Extract_Area(sd, 0xf, 0);
	s = Macro_Extract_Area(sd, 0x1, 10);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
40000824:	e3080220 	movw	r0, #33312	; 0x8220
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("PABT-Fault Address[0x%X]\n", PABT_Falut_Address());
	sd = PABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
40000828:	e202300f 	and	r3, r2, #15
	s = Macro_Extract_Area(sd, 0x1, 10);
4000082c:	e7e01552 	ubfx	r1, r2, #10, #1
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
40000830:	e0831201 	add	r1, r3, r1, lsl #4
40000834:	e7e02652 	ubfx	r2, r2, #12, #1
40000838:	e3440001 	movt	r0, #16385	; 0x4001
4000083c:	eb001775 	bl	40006618 <Uart1_Printf>
40000840:	eafffffe 	b	40000840 <Pabort_Handler+0x5c>

40000844 <SVC_Handler>:
	for(;;);
}

void SVC_Handler(unsigned int addr, unsigned int mode)
{
40000844:	e1a0c00d 	mov	ip, sp
40000848:	e1a02001 	mov	r2, r1
4000084c:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000850:	e1a04000 	mov	r4, r0
	Uart_Printf("SVC-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000854:	e308024c 	movw	r0, #33356	; 0x824c
40000858:	e1a01004 	mov	r1, r4
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
	for(;;);
}

void SVC_Handler(unsigned int addr, unsigned int mode)
{
4000085c:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("SVC-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000860:	e3440001 	movt	r0, #16385	; 0x4001
40000864:	eb00176b 	bl	40006618 <Uart1_Printf>
	Uart_Printf("SVC-ID[%u]\n", Macro_Extract_Area(*(unsigned int *)addr, 0xffffff, 0));
40000868:	e5941000 	ldr	r1, [r4]
4000086c:	e3080270 	movw	r0, #33392	; 0x8270
40000870:	e3440001 	movt	r0, #16385	; 0x4001
40000874:	e3c114ff 	bic	r1, r1, #-16777216	; 0xff000000
}
40000878:	e24bd014 	sub	sp, fp, #20
4000087c:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
}

void SVC_Handler(unsigned int addr, unsigned int mode)
{
	Uart_Printf("SVC-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("SVC-ID[%u]\n", Macro_Extract_Area(*(unsigned int *)addr, 0xffffff, 0));
40000880:	ea001764 	b	40006618 <Uart1_Printf>

40000884 <Page_Fault_Handler_DABT>:
}

void Page_Fault_Handler_DABT(unsigned int addr)
{
40000884:	e1a0c00d 	mov	ip, sp
40000888:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
4000088c:	e1a04000 	mov	r4, r0
40000890:	e24cb004 	sub	fp, ip, #4
	//Uart_Printf("page fault exception [DABT] @[0x%X]\n", addr);
	CoInvalidateMainTlb();
40000894:	eb00199c 	bl	40006f0c <CoInvalidateMainTlb>
	call_isb();
40000898:	eb0018cc 	bl	40006bd0 <call_isb>
	demand_paging(addr);
4000089c:	e1a00004 	mov	r0, r4
}
400008a0:	e24bd014 	sub	sp, fp, #20
400008a4:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
void Page_Fault_Handler_DABT(unsigned int addr)
{
	//Uart_Printf("page fault exception [DABT] @[0x%X]\n", addr);
	CoInvalidateMainTlb();
	call_isb();
	demand_paging(addr);
400008a8:	ea0011ff 	b	400050ac <demand_paging>

400008ac <Page_Fault_Handler_PABT>:
}

void Page_Fault_Handler_PABT(unsigned int addr)
{
400008ac:	e1a0c00d 	mov	ip, sp
400008b0:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
400008b4:	e1a04000 	mov	r4, r0
400008b8:	e24cb004 	sub	fp, ip, #4
	//Uart_Printf("page fault exception [PABT] @[0x%X]\n", addr);
	CoInvalidateMainTlb();
400008bc:	eb001992 	bl	40006f0c <CoInvalidateMainTlb>
	call_isb();
400008c0:	eb0018c2 	bl	40006bd0 <call_isb>
	demand_paging(addr);
400008c4:	e1a00004 	mov	r0, r4
}
400008c8:	e24bd014 	sub	sp, fp, #20
400008cc:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
void Page_Fault_Handler_PABT(unsigned int addr)
{
	//Uart_Printf("page fault exception [PABT] @[0x%X]\n", addr);
	CoInvalidateMainTlb();
	call_isb();
	demand_paging(addr);
400008d0:	ea0011f5 	b	400050ac <demand_paging>

400008d4 <Timer0_ISR>:
		enqueue(&front_key4_app1, &rear_key4_app1, 1);
	}
}

void Timer0_ISR(void)
{
400008d4:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400008d8:	e1a0c00d 	mov	ip, sp
400008dc:	e92dd83f 	push	{r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
400008e0:	e3a03000 	mov	r3, #0
	GIC_Clear_Pending_Clear(0,69);
400008e4:	e1a00003 	mov	r0, r3

void Timer0_ISR(void)
{
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
400008e8:	e341339d 	movt	r3, #5021	; 0x139d
		enqueue(&front_key4_app1, &rear_key4_app1, 1);
	}
}

void Timer0_ISR(void)
{
400008ec:	e24cb004 	sub	fp, ip, #4
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
	GIC_Clear_Pending_Clear(0,69);
400008f0:	e3a01045 	mov	r1, #69	; 0x45

void Timer0_ISR(void)
{
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
400008f4:	e5932044 	ldr	r2, [r3, #68]	; 0x44
	GIC_Clear_Pending_Clear(0,69);
	GIC_Write_EOI(0, 69);

	LED_Display(value);
400008f8:	e3084f18 	movw	r4, #36632	; 0x8f18
400008fc:	e3444001 	movt	r4, #16385	; 0x4001

void Timer0_ISR(void)
{
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
40000900:	e3822021 	orr	r2, r2, #33	; 0x21
40000904:	e5832044 	str	r2, [r3, #68]	; 0x44
	GIC_Clear_Pending_Clear(0,69);
40000908:	eb0009b9 	bl	40002ff4 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 69);
4000090c:	e3a01045 	mov	r1, #69	; 0x45
40000910:	e3a00000 	mov	r0, #0
40000914:	eb0009cf 	bl	40003058 <GIC_Write_EOI>

	LED_Display(value);
40000918:	e594002c 	ldr	r0, [r4, #44]	; 0x2c
4000091c:	eb001167 	bl	40004ec0 <LED_Display>
	value = (value + 1) % 4;
40000920:	e594202c 	ldr	r2, [r4, #44]	; 0x2c
40000924:	e2822001 	add	r2, r2, #1
40000928:	e1a03fc2 	asr	r3, r2, #31
4000092c:	e1a03f23 	lsr	r3, r3, #30
40000930:	e0822003 	add	r2, r2, r3
40000934:	e2022003 	and	r2, r2, #3
40000938:	e0633002 	rsb	r3, r3, r2
4000093c:	e584302c 	str	r3, [r4, #44]	; 0x2c
}
40000940:	e24bd024 	sub	sp, fp, #36	; 0x24
40000944:	e89d683f 	ldm	sp, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
40000948:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
4000094c:	e25ef004 	subs	pc, lr, #4

40000950 <Timer0_ISR_context_switch>:

void Timer0_ISR_context_switch(void)
{
40000950:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000954:	e1a0c00d 	mov	ip, sp
40000958:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	Uart1_Printf("PCB_register0 is %x\n",cur_pcb_addr->registers[0]);
	Uart1_Printf("PCB_register1 is %x\n",cur_pcb_addr->registers[1]);
	Uart1_Printf("PCB_register14 is %x\n",cur_pcb_addr->registers[14]);
	 */

	rTINT_CSTAT |= ((1<<5)|1);
4000095c:	e3a03000 	mov	r3, #0
	GIC_Clear_Pending_Clear(0,69);
40000960:	e1a00003 	mov	r0, r3
	Uart1_Printf("PCB_register0 is %x\n",cur_pcb_addr->registers[0]);
	Uart1_Printf("PCB_register1 is %x\n",cur_pcb_addr->registers[1]);
	Uart1_Printf("PCB_register14 is %x\n",cur_pcb_addr->registers[14]);
	 */

	rTINT_CSTAT |= ((1<<5)|1);
40000964:	e341339d 	movt	r3, #5021	; 0x139d
	LED_Display(value);
	value = (value + 1) % 4;
}

void Timer0_ISR_context_switch(void)
{
40000968:	e24cb004 	sub	fp, ip, #4
	Uart1_Printf("PCB_register1 is %x\n",cur_pcb_addr->registers[1]);
	Uart1_Printf("PCB_register14 is %x\n",cur_pcb_addr->registers[14]);
	 */

	rTINT_CSTAT |= ((1<<5)|1);
	GIC_Clear_Pending_Clear(0,69);
4000096c:	e3a01045 	mov	r1, #69	; 0x45
	Uart1_Printf("PCB_register0 is %x\n",cur_pcb_addr->registers[0]);
	Uart1_Printf("PCB_register1 is %x\n",cur_pcb_addr->registers[1]);
	Uart1_Printf("PCB_register14 is %x\n",cur_pcb_addr->registers[14]);
	 */

	rTINT_CSTAT |= ((1<<5)|1);
40000970:	e5932044 	ldr	r2, [r3, #68]	; 0x44
40000974:	e3822021 	orr	r2, r2, #33	; 0x21
40000978:	e5832044 	str	r2, [r3, #68]	; 0x44
	GIC_Clear_Pending_Clear(0,69);
4000097c:	eb00099c 	bl	40002ff4 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 69);
40000980:	e3a01045 	mov	r1, #69	; 0x45
40000984:	e3a00000 	mov	r0, #0
40000988:	eb0009b2 	bl	40003058 <GIC_Write_EOI>
	LED_Display(value);
	value = (value + 1) % 4;
	 */

	/* 다음 앱의 PCB 주소 전환 */
	get_next_pcb_adr();
4000098c:	eb0012c4 	bl	400054a4 <get_next_pcb_adr>

	/* Cache를 위한 ASID 설정*/
	unsigned int asid = Get_ASID();
40000990:	eb001884 	bl	40006ba8 <Get_ASID>
	Set_ASID(asid == 1 ? 0 : 1);
40000994:	e2500001 	subs	r0, r0, #1
40000998:	13a00001 	movne	r0, #1
4000099c:	eb001885 	bl	40006bb8 <Set_ASID>


	/* TTBR 값을 재설정 app0 --> 0x44000000 app1 --> 0x44080000 */
	// CoSetTTBase((Get_ASID() == 1 ? 0x44080000 : 0x44000000) |(1<<6)|(1<<3)|(0<<1)|(0<<0)); //WBWA
	//CoSetTTBase((Get_ASID() == 1 ? 0x44080000 : 0x44000000) |(0<<6)|(2<<3)|(0<<1)|(1<<0)); //WT
	CoSetTTBase((Get_ASID() == 1 ? 0x44080000 : 0x44000000) |(0<<6)|(1<<3)|(0<<1)|(1<<0)); //WT_WBWA
400009a0:	eb001880 	bl	40006ba8 <Get_ASID>
400009a4:	e3a02009 	mov	r2, #9
400009a8:	e3500001 	cmp	r0, #1
400009ac:	e1a03002 	mov	r3, r2
400009b0:	e3442400 	movt	r2, #17408	; 0x4400
400009b4:	e3443408 	movt	r3, #17416	; 0x4408
400009b8:	11a00002 	movne	r0, r2
400009bc:	01a00003 	moveq	r0, r3
400009c0:	eb001914 	bl	40006e18 <CoSetTTBase>
	CoInvalidateMainTlb();
400009c4:	eb001950 	bl	40006f0c <CoInvalidateMainTlb>
	// context 복원 그리고 분기
	Get_Context_And_Switch();
400009c8:	eb001868 	bl	40006b70 <Get_Context_And_Switch>
}
400009cc:	e24bd01c 	sub	sp, fp, #28
400009d0:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
400009d4:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
400009d8:	e25ef004 	subs	pc, lr, #4

400009dc <Is_Name_Input_Done>:

/*** 시연 영상을 위한 함수   ***/
int	Is_Name_Input_Done(void)
{
	return 1;
}
400009dc:	e3a00001 	mov	r0, #1
400009e0:	e12fff1e 	bx	lr

400009e4 <Get_Name>:

char *Get_Name(void)
{
	return 0x0;
}
400009e4:	e3a00000 	mov	r0, #0
400009e8:	e12fff1e 	bx	lr

400009ec <CoTTSet_L1L2>:
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

static void CoTTSet_L1L2(void)
{
400009ec:	e1a0c00d 	mov	ip, sp
400009f0:	e3a02020 	mov	r2, #32
400009f4:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
400009f8:	e24cb004 	sub	fp, ip, #4
400009fc:	e24dd014 	sub	sp, sp, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000a00:	e3a03000 	mov	r3, #0
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

static void CoTTSet_L1L2(void)
{
40000a04:	e3442400 	movt	r2, #17408	; 0x4400
40000a08:	e2838001 	add	r8, r3, #1
40000a0c:	e2830002 	add	r0, r3, #2
40000a10:	e2837003 	add	r7, r3, #3
40000a14:	e2836004 	add	r6, r3, #4
40000a18:	e2835005 	add	r5, r3, #5
40000a1c:	e2834006 	add	r4, r3, #6
40000a20:	e283c007 	add	ip, r3, #7
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000a24:	e1a0ea03 	lsl	lr, r3, #20
40000a28:	e1a08a08 	lsl	r8, r8, #20
40000a2c:	e1a00a00 	lsl	r0, r0, #20
40000a30:	e1a07a07 	lsl	r7, r7, #20
40000a34:	e1a06a06 	lsl	r6, r6, #20
40000a38:	e1a05a05 	lsl	r5, r5, #20
40000a3c:	e1a04a04 	lsl	r4, r4, #20
40000a40:	e1a0ca0c 	lsl	ip, ip, #20
40000a44:	e2833008 	add	r3, r3, #8
40000a48:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000a4c:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000a50:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000a54:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40000a58:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000a5c:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000a60:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000a64:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000a68:	e35300c8 	cmp	r3, #200	; 0xc8
40000a6c:	e3800002 	orr	r0, r0, #2
40000a70:	e1a01002 	mov	r1, r2
40000a74:	e3888002 	orr	r8, r8, #2
40000a78:	e3877002 	orr	r7, r7, #2
40000a7c:	e3866002 	orr	r6, r6, #2
40000a80:	e3855002 	orr	r5, r5, #2
40000a84:	e3844002 	orr	r4, r4, #2
40000a88:	e38cc002 	orr	ip, ip, #2
40000a8c:	e38ee002 	orr	lr, lr, #2
40000a90:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40000a94:	f5d2f044 	pld	[r2, #68]	; 0x44
40000a98:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40000a9c:	e26300ce 	rsb	r0, r3, #206	; 0xce
40000aa0:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40000aa4:	e2822020 	add	r2, r2, #32
40000aa8:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40000aac:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40000ab0:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40000ab4:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40000ab8:	e501c004 	str	ip, [r1, #-4]
40000abc:	1affffd1 	bne	40000a08 <CoTTSet_L1L2+0x1c>
40000ac0:	e0810100 	add	r0, r1, r0, lsl #2
40000ac4:	e1a02a03 	lsl	r2, r3, #20
40000ac8:	e2833001 	add	r3, r3, #1
40000acc:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40000ad0:	e3822002 	orr	r2, r2, #2
40000ad4:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000ad8:	e1510000 	cmp	r1, r0
40000adc:	1afffff8 	bne	40000ac4 <CoTTSet_L1L2+0xd8>
40000ae0:	e3a02fd6 	mov	r2, #856	; 0x358
40000ae4:	e3a03000 	mov	r3, #0
40000ae8:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000aec:	e1a00a03 	lsl	r0, r3, #20
40000af0:	e2833008 	add	r3, r3, #8
40000af4:	e3530070 	cmp	r3, #112	; 0x70
40000af8:	e1a08000 	mov	r8, r0
40000afc:	e1a07000 	mov	r7, r0
40000b00:	e1a06000 	mov	r6, r0
40000b04:	e1a05000 	mov	r5, r0
40000b08:	e1a04000 	mov	r4, r0
40000b0c:	e1a0e000 	mov	lr, r0
40000b10:	e1a0c000 	mov	ip, r0
40000b14:	e28886cf 	add	r8, r8, #217055232	; 0xcf00000
40000b18:	e28006ce 	add	r0, r0, #216006656	; 0xce00000
40000b1c:	e287740d 	add	r7, r7, #218103808	; 0xd000000
40000b20:	e28666d1 	add	r6, r6, #219152384	; 0xd100000
40000b24:	e28556d2 	add	r5, r5, #220200960	; 0xd200000
40000b28:	e28446d3 	add	r4, r4, #221249536	; 0xd300000
40000b2c:	e28ee535 	add	lr, lr, #222298112	; 0xd400000
40000b30:	e28cc6d5 	add	ip, ip, #223346688	; 0xd500000
40000b34:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40000b38:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40000b3c:	e3877b03 	orr	r7, r7, #3072	; 0xc00
40000b40:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40000b44:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40000b48:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40000b4c:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
40000b50:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40000b54:	e3800002 	orr	r0, r0, #2
40000b58:	e1a01002 	mov	r1, r2
40000b5c:	e3888002 	orr	r8, r8, #2
40000b60:	e3877002 	orr	r7, r7, #2
40000b64:	e3866002 	orr	r6, r6, #2
40000b68:	e3855002 	orr	r5, r5, #2
40000b6c:	e3844002 	orr	r4, r4, #2
40000b70:	e38ee002 	orr	lr, lr, #2
40000b74:	e38cc002 	orr	ip, ip, #2
40000b78:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40000b7c:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40000b80:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40000b84:	e2630072 	rsb	r0, r3, #114	; 0x72
40000b88:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40000b8c:	e2822020 	add	r2, r2, #32
40000b90:	e5026034 	str	r6, [r2, #-52]	; 0xffffffcc
40000b94:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40000b98:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40000b9c:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40000ba0:	e501c004 	str	ip, [r1, #-4]
40000ba4:	1affffd0 	bne	40000aec <CoTTSet_L1L2+0x100>
40000ba8:	e2800070 	add	r0, r0, #112	; 0x70
40000bac:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000bb0:	e2833001 	add	r3, r3, #1
40000bb4:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000bb8:	e28226ce 	add	r2, r2, #216006656	; 0xce00000
40000bbc:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40000bc0:	e3822002 	orr	r2, r2, #2
40000bc4:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000bc8:	1afffff7 	bne	40000bac <CoTTSet_L1L2+0x1c0>
40000bcc:	e3a02e52 	mov	r2, #1312	; 0x520
40000bd0:	e3a03000 	mov	r3, #0
40000bd4:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000bd8:	e1a04a03 	lsl	r4, r3, #20
40000bdc:	e2830001 	add	r0, r3, #1
40000be0:	e2838002 	add	r8, r3, #2
40000be4:	e1a00a00 	lsl	r0, r0, #20
40000be8:	e2837003 	add	r7, r3, #3
40000bec:	e1a08a08 	lsl	r8, r8, #20
40000bf0:	e2836005 	add	r6, r3, #5
40000bf4:	e1a07a07 	lsl	r7, r7, #20
40000bf8:	e2835006 	add	r5, r3, #6
40000bfc:	e1a06a06 	lsl	r6, r6, #20
40000c00:	e283c007 	add	ip, r3, #7
40000c04:	e1a05a05 	lsl	r5, r5, #20
40000c08:	e1a0ca0c 	lsl	ip, ip, #20
40000c0c:	e1a0e004 	mov	lr, r4
40000c10:	e2833008 	add	r3, r3, #8
40000c14:	e2800305 	add	r0, r0, #335544320	; 0x14000000
40000c18:	e2888305 	add	r8, r8, #335544320	; 0x14000000
40000c1c:	e2877305 	add	r7, r7, #335544320	; 0x14000000
40000c20:	e2866305 	add	r6, r6, #335544320	; 0x14000000
40000c24:	e2855305 	add	r5, r5, #335544320	; 0x14000000
40000c28:	e28cc305 	add	ip, ip, #335544320	; 0x14000000
40000c2c:	e2844305 	add	r4, r4, #335544320	; 0x14000000
40000c30:	e28ee551 	add	lr, lr, #339738624	; 0x14400000
40000c34:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000c38:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000c3c:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000c40:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40000c44:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000c48:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000c4c:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000c50:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000c54:	e3530fae 	cmp	r3, #696	; 0x2b8
40000c58:	e3800002 	orr	r0, r0, #2
40000c5c:	e1a01002 	mov	r1, r2
40000c60:	e3888002 	orr	r8, r8, #2
40000c64:	e3877002 	orr	r7, r7, #2
40000c68:	e3866002 	orr	r6, r6, #2
40000c6c:	e3855002 	orr	r5, r5, #2
40000c70:	e38cc002 	orr	ip, ip, #2
40000c74:	e3844002 	orr	r4, r4, #2
40000c78:	e38ee002 	orr	lr, lr, #2
40000c7c:	e502001c 	str	r0, [r2, #-28]	; 0xffffffe4
40000c80:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40000c84:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
40000c88:	e2630d0b 	rsb	r0, r3, #704	; 0x2c0
40000c8c:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40000c90:	e2822020 	add	r2, r2, #32
40000c94:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
40000c98:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
40000c9c:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
40000ca0:	e502e030 	str	lr, [r2, #-48]	; 0xffffffd0
40000ca4:	e501c004 	str	ip, [r1, #-4]
40000ca8:	1affffca 	bne	40000bd8 <CoTTSet_L1L2+0x1ec>
40000cac:	e2800fae 	add	r0, r0, #696	; 0x2b8
40000cb0:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000cb4:	e2833001 	add	r3, r3, #1
40000cb8:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000cbc:	e2822305 	add	r2, r2, #335544320	; 0x14000000
40000cc0:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40000cc4:	e3822002 	orr	r2, r2, #2
40000cc8:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000ccc:	1afffff7 	bne	40000cb0 <CoTTSet_L1L2+0x2c4>
40000cd0:	e3a03a01 	mov	r3, #4096	; 0x1000
40000cd4:	e3a00c11 	mov	r0, #4352	; 0x1100
40000cd8:	e3443400 	movt	r3, #17408	; 0x4400
40000cdc:	e3440400 	movt	r0, #17408	; 0x4400
40000ce0:	e3a02000 	mov	r2, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000ce4:	e1a01a02 	lsl	r1, r2, #20
40000ce8:	e2822001 	add	r2, r2, #1
40000cec:	e2811101 	add	r1, r1, #1073741824	; 0x40000000
40000cf0:	e3811b97 	orr	r1, r1, #154624	; 0x25c00
40000cf4:	e381100a 	orr	r1, r1, #10
40000cf8:	e4831004 	str	r1, [r3], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000cfc:	e1530000 	cmp	r3, r0
40000d00:	1afffff7 	bne	40000ce4 <CoTTSet_L1L2+0x2f8>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000d04:	e3a03a01 	mov	r3, #4096	; 0x1000
40000d08:	e3052c0a 	movw	r2, #23562	; 0x5c0a
40000d0c:	e3443400 	movt	r3, #17408	; 0x4400
40000d10:	e3442402 	movt	r2, #17410	; 0x4402
40000d14:	e3011124 	movw	r1, #4388	; 0x1124
40000d18:	e5832100 	str	r2, [r3, #256]	; 0x100
40000d1c:	e3441400 	movt	r1, #17408	; 0x4400
40000d20:	e3a03000 	mov	r3, #0
40000d24:	e1a08a03 	lsl	r8, r3, #20
40000d28:	e2833008 	add	r3, r3, #8
40000d2c:	e3530068 	cmp	r3, #104	; 0x68
40000d30:	e2888311 	add	r8, r8, #1140850688	; 0x44000000
40000d34:	e1a07001 	mov	r7, r1
40000d38:	e1a06008 	mov	r6, r8
40000d3c:	e1a05008 	mov	r5, r8
40000d40:	e1a04008 	mov	r4, r8
40000d44:	e1a0e008 	mov	lr, r8
40000d48:	e1a0c008 	mov	ip, r8
40000d4c:	e1a00008 	mov	r0, r8
40000d50:	e1a02008 	mov	r2, r8
40000d54:	e2866602 	add	r6, r6, #2097152	; 0x200000
40000d58:	e2888601 	add	r8, r8, #1048576	; 0x100000
40000d5c:	e2855603 	add	r5, r5, #3145728	; 0x300000
40000d60:	e2844501 	add	r4, r4, #4194304	; 0x400000
40000d64:	e28ee605 	add	lr, lr, #5242880	; 0x500000
40000d68:	e28cc606 	add	ip, ip, #6291456	; 0x600000
40000d6c:	e2800607 	add	r0, r0, #7340032	; 0x700000
40000d70:	e2822502 	add	r2, r2, #8388608	; 0x800000
40000d74:	e3888b97 	orr	r8, r8, #154624	; 0x25c00
40000d78:	e3866b97 	orr	r6, r6, #154624	; 0x25c00
40000d7c:	e3855b97 	orr	r5, r5, #154624	; 0x25c00
40000d80:	e3844b97 	orr	r4, r4, #154624	; 0x25c00
40000d84:	e38eeb97 	orr	lr, lr, #154624	; 0x25c00
40000d88:	e38ccb97 	orr	ip, ip, #154624	; 0x25c00
40000d8c:	e3800b97 	orr	r0, r0, #154624	; 0x25c00
40000d90:	e3822b97 	orr	r2, r2, #154624	; 0x25c00
40000d94:	e388800a 	orr	r8, r8, #10
40000d98:	e386600a 	orr	r6, r6, #10
40000d9c:	e385500a 	orr	r5, r5, #10
40000da0:	e384400a 	orr	r4, r4, #10
40000da4:	e38ee00a 	orr	lr, lr, #10
40000da8:	e38cc00a 	orr	ip, ip, #10
40000dac:	e380000a 	orr	r0, r0, #10
40000db0:	e382200a 	orr	r2, r2, #10
40000db4:	e5018020 	str	r8, [r1, #-32]	; 0xffffffe0
40000db8:	f5d1f03c 	pld	[r1, #60]	; 0x3c
40000dbc:	e501601c 	str	r6, [r1, #-28]	; 0xffffffe4
40000dc0:	e5015018 	str	r5, [r1, #-24]	; 0xffffffe8
40000dc4:	e263806f 	rsb	r8, r3, #111	; 0x6f
40000dc8:	e5014014 	str	r4, [r1, #-20]	; 0xffffffec
40000dcc:	e2811020 	add	r1, r1, #32
40000dd0:	e501e030 	str	lr, [r1, #-48]	; 0xffffffd0
40000dd4:	e501c02c 	str	ip, [r1, #-44]	; 0xffffffd4
40000dd8:	e5010028 	str	r0, [r1, #-40]	; 0xffffffd8
40000ddc:	e5072004 	str	r2, [r7, #-4]
40000de0:	1affffcf 	bne	40000d24 <CoTTSet_L1L2+0x338>
40000de4:	e0870108 	add	r0, r7, r8, lsl #2
40000de8:	e1a02007 	mov	r2, r7
40000dec:	e1a01a03 	lsl	r1, r3, #20
40000df0:	e2833001 	add	r3, r3, #1
40000df4:	e2811311 	add	r1, r1, #1140850688	; 0x44000000
40000df8:	e2811601 	add	r1, r1, #1048576	; 0x100000
40000dfc:	e3811b97 	orr	r1, r1, #154624	; 0x25c00
40000e00:	e381100a 	orr	r1, r1, #10
40000e04:	e4821004 	str	r1, [r2], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000e08:	e1520000 	cmp	r2, r0
40000e0c:	1afffff6 	bne	40000dec <CoTTSet_L1L2+0x400>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000e10:	e3a03d4e 	mov	r3, #4992	; 0x1380
40000e14:	e300ac0a 	movw	sl, #3082	; 0xc0a
40000e18:	e3443400 	movt	r3, #17408	; 0x4400
40000e1c:	e3a02a01 	mov	r2, #4096	; 0x1000
40000e20:	e3442400 	movt	r2, #17408	; 0x4400
40000e24:	e50b3038 	str	r3, [fp, #-56]	; 0xffffffc8
40000e28:	e1a0900a 	mov	r9, sl
40000e2c:	e1a0800a 	mov	r8, sl
40000e30:	e1a0700a 	mov	r7, sl
40000e34:	e1a0600a 	mov	r6, sl
40000e38:	e1a0500a 	mov	r5, sl
40000e3c:	e1a0400a 	mov	r4, sl
40000e40:	e1a0e00a 	mov	lr, sl
40000e44:	e1a0c00a 	mov	ip, sl
40000e48:	e1a0000a 	mov	r0, sl
40000e4c:	e1a0100a 	mov	r1, sl
40000e50:	e1a0300a 	mov	r3, sl
40000e54:	e344ab02 	movt	sl, #19202	; 0x4b02
40000e58:	e582a2c0 	str	sl, [r2, #704]	; 0x2c0
40000e5c:	e3445b52 	movt	r5, #19282	; 0x4b52
40000e60:	e3443bb2 	movt	r3, #19378	; 0x4bb2
40000e64:	e300ac0a 	movw	sl, #3082	; 0xc0a
40000e68:	e58252d4 	str	r5, [r2, #724]	; 0x2d4
40000e6c:	e3449b12 	movt	r9, #19218	; 0x4b12
40000e70:	e58232ec 	str	r3, [r2, #748]	; 0x2ec
40000e74:	e3447b32 	movt	r7, #19250	; 0x4b32
40000e78:	e3444b62 	movt	r4, #19298	; 0x4b62
40000e7c:	e344eb72 	movt	lr, #19314	; 0x4b72
40000e80:	e3440b92 	movt	r0, #19346	; 0x4b92
40000e84:	e344abc2 	movt	sl, #19394	; 0x4bc2
40000e88:	e3005c0a 	movw	r5, #3082	; 0xc0a
40000e8c:	e3003c0a 	movw	r3, #3082	; 0xc0a
40000e90:	e58292c4 	str	r9, [r2, #708]	; 0x2c4
40000e94:	e3448b22 	movt	r8, #19234	; 0x4b22
40000e98:	e58272cc 	str	r7, [r2, #716]	; 0x2cc
40000e9c:	e3446b42 	movt	r6, #19266	; 0x4b42
40000ea0:	e58242d8 	str	r4, [r2, #728]	; 0x2d8
40000ea4:	e344cb82 	movt	ip, #19330	; 0x4b82
40000ea8:	e582e2dc 	str	lr, [r2, #732]	; 0x2dc
40000eac:	e3441ba2 	movt	r1, #19362	; 0x4ba2
40000eb0:	e58202e4 	str	r0, [r2, #740]	; 0x2e4
40000eb4:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000eb8:	e582a2f0 	str	sl, [r2, #752]	; 0x2f0
40000ebc:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000ec0:	e1a04005 	mov	r4, r5
40000ec4:	e300ec0a 	movw	lr, #3082	; 0xc0a
40000ec8:	e3000c0a 	movw	r0, #3082	; 0xc0a
40000ecc:	e1a0a003 	mov	sl, r3
40000ed0:	e3443c72 	movt	r3, #19570	; 0x4c72
40000ed4:	e58282c8 	str	r8, [r2, #712]	; 0x2c8
40000ed8:	e58262d0 	str	r6, [r2, #720]	; 0x2d0
40000edc:	e1a08009 	mov	r8, r9
40000ee0:	e582c2e0 	str	ip, [r2, #736]	; 0x2e0
40000ee4:	e1a06007 	mov	r6, r7
40000ee8:	e58212e8 	str	r1, [r2, #744]	; 0x2e8
40000eec:	e3444c22 	movt	r4, #19490	; 0x4c22
40000ef0:	e50b3030 	str	r3, [fp, #-48]	; 0xffffffd0
40000ef4:	e1a0c00e 	mov	ip, lr
40000ef8:	e1a01000 	mov	r1, r0
40000efc:	e3003c0a 	movw	r3, #3082	; 0xc0a
40000f00:	e5824308 	str	r4, [r2, #776]	; 0x308
40000f04:	e3449bd2 	movt	r9, #19410	; 0x4bd2
40000f08:	e3448be2 	movt	r8, #19426	; 0x4be2
40000f0c:	e3447bf2 	movt	r7, #19442	; 0x4bf2
40000f10:	e3446c02 	movt	r6, #19458	; 0x4c02
40000f14:	e3445c12 	movt	r5, #19474	; 0x4c12
40000f18:	e344ec32 	movt	lr, #19506	; 0x4c32
40000f1c:	e344cc42 	movt	ip, #19522	; 0x4c42
40000f20:	e3440c52 	movt	r0, #19538	; 0x4c52
40000f24:	e3441c62 	movt	r1, #19554	; 0x4c62
40000f28:	e1a04003 	mov	r4, r3
40000f2c:	e3443cd2 	movt	r3, #19666	; 0x4cd2
40000f30:	e58292f4 	str	r9, [r2, #756]	; 0x2f4
40000f34:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000f38:	e58282f8 	str	r8, [r2, #760]	; 0x2f8
40000f3c:	e1a08009 	mov	r8, r9
40000f40:	e58272fc 	str	r7, [r2, #764]	; 0x2fc
40000f44:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000f48:	e5826300 	str	r6, [r2, #768]	; 0x300
40000f4c:	e1a06007 	mov	r6, r7
40000f50:	e5825304 	str	r5, [r2, #772]	; 0x304
40000f54:	e344ac82 	movt	sl, #19586	; 0x4c82
40000f58:	e50b3034 	str	r3, [fp, #-52]	; 0xffffffcc
40000f5c:	e3449c92 	movt	r9, #19602	; 0x4c92
40000f60:	e582e30c 	str	lr, [r2, #780]	; 0x30c
40000f64:	e3448ca2 	movt	r8, #19618	; 0x4ca2
40000f68:	e582c310 	str	ip, [r2, #784]	; 0x310
40000f6c:	e3447cb2 	movt	r7, #19634	; 0x4cb2
40000f70:	e5820314 	str	r0, [r2, #788]	; 0x314
40000f74:	e3446cc2 	movt	r6, #19650	; 0x4cc2
40000f78:	e5821318 	str	r1, [r2, #792]	; 0x318
40000f7c:	e300ec0a 	movw	lr, #3082	; 0xc0a
40000f80:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0
40000f84:	e3000c0a 	movw	r0, #3082	; 0xc0a
40000f88:	e582a320 	str	sl, [r2, #800]	; 0x320
40000f8c:	e3005c0a 	movw	r5, #3082	; 0xc0a
40000f90:	e5829324 	str	r9, [r2, #804]	; 0x324
40000f94:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000f98:	e5828328 	str	r8, [r2, #808]	; 0x328
40000f9c:	e1a0c00e 	mov	ip, lr
40000fa0:	e582732c 	str	r7, [r2, #812]	; 0x32c
40000fa4:	e1a01000 	mov	r1, r0
40000fa8:	e5826330 	str	r6, [r2, #816]	; 0x330
40000fac:	e1a0a005 	mov	sl, r5
40000fb0:	e582331c 	str	r3, [r2, #796]	; 0x31c
40000fb4:	e1a08009 	mov	r8, r9
40000fb8:	e51b3034 	ldr	r3, [fp, #-52]	; 0xffffffcc
40000fbc:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000fc0:	e3444ce2 	movt	r4, #19682	; 0x4ce2
40000fc4:	e344ecf2 	movt	lr, #19698	; 0x4cf2
40000fc8:	e344cd02 	movt	ip, #19714	; 0x4d02
40000fcc:	e3440d12 	movt	r0, #19730	; 0x4d12
40000fd0:	e3441d22 	movt	r1, #19746	; 0x4d22
40000fd4:	e3445d32 	movt	r5, #19762	; 0x4d32
40000fd8:	e344ad42 	movt	sl, #19778	; 0x4d42
40000fdc:	e3449d52 	movt	r9, #19794	; 0x4d52
40000fe0:	e3448d62 	movt	r8, #19810	; 0x4d62
40000fe4:	e3447d72 	movt	r7, #19826	; 0x4d72
40000fe8:	e5823334 	str	r3, [r2, #820]	; 0x334
40000fec:	e3a06000 	mov	r6, #0
40000ff0:	e5824338 	str	r4, [r2, #824]	; 0x338
40000ff4:	e582e33c 	str	lr, [r2, #828]	; 0x33c
40000ff8:	e582c340 	str	ip, [r2, #832]	; 0x340
40000ffc:	e5820344 	str	r0, [r2, #836]	; 0x344
40001000:	e5821348 	str	r1, [r2, #840]	; 0x348
40001004:	e582534c 	str	r5, [r2, #844]	; 0x34c
40001008:	e582a350 	str	sl, [r2, #848]	; 0x350
4000100c:	e5829354 	str	r9, [r2, #852]	; 0x354
40001010:	e5828358 	str	r8, [r2, #856]	; 0x358
40001014:	e582735c 	str	r7, [r2, #860]	; 0x35c
40001018:	e51b3038 	ldr	r3, [fp, #-56]	; 0xffffffc8
4000101c:	e1a01a06 	lsl	r1, r6, #20
40001020:	e2866008 	add	r6, r6, #8
40001024:	e3560e32 	cmp	r6, #800	; 0x320
40001028:	e281144d 	add	r1, r1, #1291845632	; 0x4d000000
4000102c:	e1a02003 	mov	r2, r3
40001030:	e1a08001 	mov	r8, r1
40001034:	e1a07001 	mov	r7, r1
40001038:	e1a05001 	mov	r5, r1
4000103c:	e1a04001 	mov	r4, r1
40001040:	e1a0e001 	mov	lr, r1
40001044:	e1a0c001 	mov	ip, r1
40001048:	e1a00001 	mov	r0, r1
4000104c:	e2888609 	add	r8, r8, #9437184	; 0x900000
40001050:	e2811502 	add	r1, r1, #8388608	; 0x800000
40001054:	e287760a 	add	r7, r7, #10485760	; 0xa00000
40001058:	e285560b 	add	r5, r5, #11534336	; 0xb00000
4000105c:	e2844503 	add	r4, r4, #12582912	; 0xc00000
40001060:	e28ee60d 	add	lr, lr, #13631488	; 0xd00000
40001064:	e28cc60e 	add	ip, ip, #14680064	; 0xe00000
40001068:	e280060f 	add	r0, r0, #15728640	; 0xf00000
4000106c:	e3811ec2 	orr	r1, r1, #3104	; 0xc20
40001070:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001074:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001078:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
4000107c:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001080:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001084:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001088:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
4000108c:	e3811002 	orr	r1, r1, #2
40001090:	e3888002 	orr	r8, r8, #2
40001094:	e3877002 	orr	r7, r7, #2
40001098:	e3855002 	orr	r5, r5, #2
4000109c:	e3844002 	orr	r4, r4, #2
400010a0:	e38ee002 	orr	lr, lr, #2
400010a4:	e38cc002 	orr	ip, ip, #2
400010a8:	e3800002 	orr	r0, r0, #2
400010ac:	e5031020 	str	r1, [r3, #-32]	; 0xffffffe0
400010b0:	f5d3f03c 	pld	[r3, #60]	; 0x3c
400010b4:	e503801c 	str	r8, [r3, #-28]	; 0xffffffe4
400010b8:	e5037018 	str	r7, [r3, #-24]	; 0xffffffe8
400010bc:	e2661fca 	rsb	r1, r6, #808	; 0x328
400010c0:	e5035014 	str	r5, [r3, #-20]	; 0xffffffec
400010c4:	e2833020 	add	r3, r3, #32
400010c8:	e5034030 	str	r4, [r3, #-48]	; 0xffffffd0
400010cc:	e503e02c 	str	lr, [r3, #-44]	; 0xffffffd4
400010d0:	e503c028 	str	ip, [r3, #-40]	; 0xffffffd8
400010d4:	e5020004 	str	r0, [r2, #-4]
400010d8:	1affffcf 	bne	4000101c <CoTTSet_L1L2+0x630>
400010dc:	e0821101 	add	r1, r2, r1, lsl #2
400010e0:	e1a03a06 	lsl	r3, r6, #20
400010e4:	e2866001 	add	r6, r6, #1
400010e8:	e283344d 	add	r3, r3, #1291845632	; 0x4d000000
400010ec:	e2833502 	add	r3, r3, #8388608	; 0x800000
400010f0:	e3833ec2 	orr	r3, r3, #3104	; 0xc20
400010f4:	e3833002 	orr	r3, r3, #2
400010f8:	e4823004 	str	r3, [r2], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400010fc:	e1520001 	cmp	r2, r1
40001100:	1afffff6 	bne	400010e0 <CoTTSet_L1L2+0x6f4>
40001104:	e3022020 	movw	r2, #8224	; 0x2020
40001108:	e3a03000 	mov	r3, #0
4000110c:	e3442400 	movt	r2, #17408	; 0x4400
40001110:	e30097f8 	movw	r9, #2040	; 0x7f8
40001114:	e2838001 	add	r8, r3, #1
40001118:	e2830002 	add	r0, r3, #2
4000111c:	e2837003 	add	r7, r3, #3
40001120:	e2836004 	add	r6, r3, #4
40001124:	e2835005 	add	r5, r3, #5
40001128:	e2834006 	add	r4, r3, #6
4000112c:	e283c007 	add	ip, r3, #7
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001130:	e1a0ea03 	lsl	lr, r3, #20
40001134:	e1a08a08 	lsl	r8, r8, #20
40001138:	e1a00a00 	lsl	r0, r0, #20
4000113c:	e1a07a07 	lsl	r7, r7, #20
40001140:	e1a06a06 	lsl	r6, r6, #20
40001144:	e1a05a05 	lsl	r5, r5, #20
40001148:	e1a04a04 	lsl	r4, r4, #20
4000114c:	e1a0ca0c 	lsl	ip, ip, #20
40001150:	e2833008 	add	r3, r3, #8
40001154:	e2888102 	add	r8, r8, #-2147483648	; 0x80000000
40001158:	e2800102 	add	r0, r0, #-2147483648	; 0x80000000
4000115c:	e2877102 	add	r7, r7, #-2147483648	; 0x80000000
40001160:	e2866102 	add	r6, r6, #-2147483648	; 0x80000000
40001164:	e2855102 	add	r5, r5, #-2147483648	; 0x80000000
40001168:	e2844102 	add	r4, r4, #-2147483648	; 0x80000000
4000116c:	e28cc102 	add	ip, ip, #-2147483648	; 0x80000000
40001170:	e28ee102 	add	lr, lr, #-2147483648	; 0x80000000
40001174:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001178:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
4000117c:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001180:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40001184:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001188:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
4000118c:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001190:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001194:	e1530009 	cmp	r3, r9
40001198:	e3800002 	orr	r0, r0, #2
4000119c:	e1a01002 	mov	r1, r2
400011a0:	e3888002 	orr	r8, r8, #2
400011a4:	e3877002 	orr	r7, r7, #2
400011a8:	e3866002 	orr	r6, r6, #2
400011ac:	e3855002 	orr	r5, r5, #2
400011b0:	e3844002 	orr	r4, r4, #2
400011b4:	e38cc002 	orr	ip, ip, #2
400011b8:	e38ee002 	orr	lr, lr, #2
400011bc:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
400011c0:	f5d2f03c 	pld	[r2, #60]	; 0x3c
400011c4:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
400011c8:	e2630b02 	rsb	r0, r3, #2048	; 0x800
400011cc:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
400011d0:	e2822020 	add	r2, r2, #32
400011d4:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
400011d8:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
400011dc:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
400011e0:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
400011e4:	e501c004 	str	ip, [r1, #-4]
400011e8:	1affffc9 	bne	40001114 <CoTTSet_L1L2+0x728>
400011ec:	e2800e7f 	add	r0, r0, #2032	; 0x7f0
400011f0:	e2800008 	add	r0, r0, #8
400011f4:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400011f8:	e2833001 	add	r3, r3, #1
400011fc:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001200:	e2822102 	add	r2, r2, #-2147483648	; 0x80000000
40001204:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40001208:	e3822002 	orr	r2, r2, #2
4000120c:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001210:	1afffff7 	bne	400011f4 <CoTTSet_L1L2+0x808>
	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	//CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0)); // WBWA
	//CoSetTTBase(MMU_PAGE_TABLE_BASE|(0<<6)|(2<<3)|(0<<1)|(1<<0)); //WT
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(0<<6)|(1<<3)|(0<<1)|(1<<0)); //WT_WBWA
40001214:	e3a00009 	mov	r0, #9
40001218:	e3440400 	movt	r0, #17408	; 0x4400
4000121c:	eb0016fd 	bl	40006e18 <CoSetTTBase>
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40001220:	e3050551 	movw	r0, #21841	; 0x5551
40001224:	e3450555 	movt	r0, #21845	; 0x5555
}
40001228:	e24bd028 	sub	sp, fp, #40	; 0x28
4000122c:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	//CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0)); // WBWA
	//CoSetTTBase(MMU_PAGE_TABLE_BASE|(0<<6)|(2<<3)|(0<<1)|(1<<0)); //WT
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(0<<6)|(1<<3)|(0<<1)|(1<<0)); //WT_WBWA
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40001230:	ea001700 	b	40006e38 <CoSetDomain>

40001234 <CoGetPAfromVA>:
#include "option.h"

/* PA conversion */

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
40001234:	e1a0c00d 	mov	ip, sp
40001238:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
4000123c:	e24cb004 	sub	fp, ip, #4
40001240:	e1a04000 	mov	r4, r0
	unsigned int r = 0;

	switch(mode)
40001244:	e3510003 	cmp	r1, #3
40001248:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
4000124c:	ea000016 	b	400012ac <CoGetPAfromVA+0x78>
40001250:	4000129c 	mulmi	r0, ip, r2
40001254:	400012a4 	andmi	r1, r0, r4, lsr #5
40001258:	4000127c 	andmi	r1, r0, ip, ror r2
4000125c:	40001260 	andmi	r1, r0, r0, ror #4
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40001260:	eb00166f 	bl	40006c24 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
40001264:	e3100001 	tst	r0, #1
40001268:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
4000126c:	03c0000f 	biceq	r0, r0, #15
40001270:	0a000006 	beq	40001290 <CoGetPAfromVA+0x5c>
40001274:	e3a00000 	mov	r0, #0
	return (r & ~0xfff)|(va & 0xfff);
}
40001278:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
4000127c:	eb001664 	bl	40006c14 <CoGetUserReadPA>
		case USER_WRITE: r = CoGetUserWritePA(va); break;
	}

	if(r & 0x1) return 0;
40001280:	e3100001 	tst	r0, #1
40001284:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40001288:	03c0000f 	biceq	r0, r0, #15
4000128c:	1afffff8 	bne	40001274 <CoGetPAfromVA+0x40>
	return (r & ~0xfff)|(va & 0xfff);
40001290:	e7eb4054 	ubfx	r4, r4, #0, #12
40001294:	e1800004 	orr	r0, r0, r4
40001298:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
4000129c:	eb001654 	bl	40006bf4 <CoGetOSReadPA>
400012a0:	eaffffef 	b	40001264 <CoGetPAfromVA+0x30>
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
400012a4:	eb001656 	bl	40006c04 <CoGetOSWritePA>
400012a8:	eaffffed 	b	40001264 <CoGetPAfromVA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
400012ac:	e3a00000 	mov	r0, #0
400012b0:	eafffff6 	b	40001290 <CoGetPAfromVA+0x5c>

400012b4 <L2C_Invalidate_VA>:
	if(r & 0x1) return 0;
	return (r & ~0xfff)|(va & 0xfff);
}

void L2C_Invalidate_VA(unsigned int va, int mode)
{
400012b4:	e1a0c00d 	mov	ip, sp
400012b8:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
400012bc:	e24cb004 	sub	fp, ip, #4
400012c0:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
400012c4:	e3510003 	cmp	r1, #3
400012c8:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
400012cc:	ea000018 	b	40001334 <L2C_Invalidate_VA+0x80>
400012d0:	4000132c 	andmi	r1, r0, ip, lsr #6
400012d4:	40001324 	andmi	r1, r0, r4, lsr #6
400012d8:	4000131c 	andmi	r1, r0, ip, lsl r3
400012dc:	400012e0 	andmi	r1, r0, r0, ror #5
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
400012e0:	eb00164f 	bl	40006c24 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
400012e4:	e3100001 	tst	r0, #1
400012e8:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
400012ec:	03c0000f 	biceq	r0, r0, #15
400012f0:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
400012f4:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_Invalidate_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
400012f8:	e1904004 	orrs	r4, r0, r4
400012fc:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40001300:	e3a03a02 	mov	r3, #8192	; 0x2000
40001304:	e3c4401f 	bic	r4, r4, #31
40001308:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000130c:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40001310:	e5834770 	str	r4, [r3, #1904]	; 0x770
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001314:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001318:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
4000131c:	eb00163c 	bl	40006c14 <CoGetUserReadPA>
40001320:	eaffffef 	b	400012e4 <L2C_Invalidate_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40001324:	eb001636 	bl	40006c04 <CoGetOSWritePA>
40001328:	eaffffed 	b	400012e4 <L2C_Invalidate_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
4000132c:	eb001630 	bl	40006bf4 <CoGetOSReadPA>
40001330:	eaffffeb 	b	400012e4 <L2C_Invalidate_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40001334:	e3a00000 	mov	r0, #0
40001338:	eaffffed 	b	400012f4 <L2C_Invalidate_VA+0x40>

4000133c <L2C_Clean_VA>:
	if(r == 0) return;
	L2C_Invalidate_PA(r);
}

void L2C_Clean_VA(unsigned int va, int mode)
{
4000133c:	e1a0c00d 	mov	ip, sp
40001340:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40001344:	e24cb004 	sub	fp, ip, #4
40001348:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
4000134c:	e3510003 	cmp	r1, #3
40001350:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40001354:	ea000018 	b	400013bc <L2C_Clean_VA+0x80>
40001358:	400013b4 			; <UNDEFINED> instruction: 0x400013b4
4000135c:	400013ac 	andmi	r1, r0, ip, lsr #7
40001360:	400013a4 	andmi	r1, r0, r4, lsr #7
40001364:	40001368 	andmi	r1, r0, r8, ror #6
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40001368:	eb00162d 	bl	40006c24 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
4000136c:	e3100001 	tst	r0, #1
40001370:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40001374:	03c0000f 	biceq	r0, r0, #15
40001378:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
4000137c:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_Clean_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
40001380:	e1904004 	orrs	r4, r0, r4
40001384:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
40001388:	e3a03a02 	mov	r3, #8192	; 0x2000
4000138c:	e3c4401f 	bic	r4, r4, #31
40001390:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001394:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
40001398:	e58347b0 	str	r4, [r3, #1968]	; 0x7b0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000139c:	e5832730 	str	r2, [r3, #1840]	; 0x730
400013a0:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
400013a4:	eb00161a 	bl	40006c14 <CoGetUserReadPA>
400013a8:	eaffffef 	b	4000136c <L2C_Clean_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
400013ac:	eb001614 	bl	40006c04 <CoGetOSWritePA>
400013b0:	eaffffed 	b	4000136c <L2C_Clean_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
400013b4:	eb00160e 	bl	40006bf4 <CoGetOSReadPA>
400013b8:	eaffffeb 	b	4000136c <L2C_Clean_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
400013bc:	e3a00000 	mov	r0, #0
400013c0:	eaffffed 	b	4000137c <L2C_Clean_VA+0x40>

400013c4 <L2C_CleanAndInvalidate_VA>:
	if(r == 0) return;
	L2C_Clean_PA(r);
}

void L2C_CleanAndInvalidate_VA(unsigned int va, int mode)
{
400013c4:	e1a0c00d 	mov	ip, sp
400013c8:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
400013cc:	e24cb004 	sub	fp, ip, #4
400013d0:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
400013d4:	e3510003 	cmp	r1, #3
400013d8:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
400013dc:	ea000018 	b	40001444 <L2C_CleanAndInvalidate_VA+0x80>
400013e0:	4000143c 	andmi	r1, r0, ip, lsr r4
400013e4:	40001434 	andmi	r1, r0, r4, lsr r4
400013e8:	4000142c 	andmi	r1, r0, ip, lsr #8
400013ec:	400013f0 	strdmi	r1, [r0], -r0
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
400013f0:	eb00160b 	bl	40006c24 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
400013f4:	e3100001 	tst	r0, #1
400013f8:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
400013fc:	03c0000f 	biceq	r0, r0, #15
40001400:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
40001404:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_CleanAndInvalidate_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
40001408:	e1904004 	orrs	r4, r0, r4
4000140c:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40001410:	e3a03a02 	mov	r3, #8192	; 0x2000
40001414:	e3c4401f 	bic	r4, r4, #31
40001418:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000141c:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40001420:	e58347f0 	str	r4, [r3, #2032]	; 0x7f0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001424:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001428:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
4000142c:	eb0015f8 	bl	40006c14 <CoGetUserReadPA>
40001430:	eaffffef 	b	400013f4 <L2C_CleanAndInvalidate_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40001434:	eb0015f2 	bl	40006c04 <CoGetOSWritePA>
40001438:	eaffffed 	b	400013f4 <L2C_CleanAndInvalidate_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
4000143c:	eb0015ec 	bl	40006bf4 <CoGetOSReadPA>
40001440:	eaffffeb 	b	400013f4 <L2C_CleanAndInvalidate_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40001444:	e3a00000 	mov	r0, #0
40001448:	eaffffed 	b	40001404 <L2C_CleanAndInvalidate_VA+0x40>

4000144c <L2C_Enable>:
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
4000144c:	e1a0c00d 	mov	ip, sp
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001450:	e3a03007 	mov	r3, #7
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
40001454:	e92dd800 	push	{fp, ip, lr, pc}
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001458:	e3e00015 	mvn	r0, #21
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
4000145c:	e24cb004 	sub	fp, ip, #4
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001460:	e3443100 	movt	r3, #16640	; 0x4100
40001464:	e3a01e11 	mov	r1, #272	; 0x110
40001468:	e3a02e12 	mov	r2, #288	; 0x120
4000146c:	eb0015dc 	bl	40006be4 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
40001470:	e3a01000 	mov	r1, #0
40001474:	e3a02001 	mov	r2, #1
40001478:	e1a03001 	mov	r3, r1
4000147c:	e3472e47 	movt	r2, #32327	; 0x7e47
40001480:	e3e00016 	mvn	r0, #22
40001484:	eb0015d6 	bl	40006be4 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
40001488:	e3a02000 	mov	r2, #0
4000148c:	e3e00014 	mvn	r0, #20
40001490:	e1a03002 	mov	r3, r2
40001494:	e3a01001 	mov	r1, #1
40001498:	eb0015d1 	bl	40006be4 <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
}
4000149c:	e24bd00c 	sub	sp, fp, #12
400014a0:	e89d6800 	ldm	sp, {fp, sp, lr}
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
400014a4:	ea0015e2 	b	40006c34 <CoEnableL2PrefetchHint>

400014a8 <L2C_Disable>:
}

void L2C_Disable(void)
{
400014a8:	e1a0c00d 	mov	ip, sp
400014ac:	e92dd800 	push	{fp, ip, lr, pc}
400014b0:	e24cb004 	sub	fp, ip, #4
	CoDisableL2PrefetchHint();
400014b4:	eb0015e2 	bl	40006c44 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
400014b8:	e3a01000 	mov	r1, #0
400014bc:	e3e00014 	mvn	r0, #20
400014c0:	e1a02001 	mov	r2, r1
400014c4:	e1a03001 	mov	r3, r1
#else
	L2x0_Reg_Write(L2X0_CTRL, 0);
#endif
}
400014c8:	e24bd00c 	sub	sp, fp, #12
400014cc:	e89d6800 	ldm	sp, {fp, sp, lr}
void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
400014d0:	ea0015c3 	b	40006be4 <exynos_smc>

400014d4 <L2C_Invalidate_All>:
#endif
}

void L2C_Invalidate_All(void)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 0xFFFF);
400014d4:	e3a03a02 	mov	r3, #8192	; 0x2000
400014d8:	e30f2fff 	movw	r2, #65535	; 0xffff
400014dc:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
400014e0:	e1a01003 	mov	r1, r3
#endif
}

void L2C_Invalidate_All(void)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 0xFFFF);
400014e4:	e583277c 	str	r2, [r3, #1916]	; 0x77c
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
400014e8:	e591277c 	ldr	r2, [r1, #1916]	; 0x77c
400014ec:	e3a03a02 	mov	r3, #8192	; 0x2000
400014f0:	e3413050 	movt	r3, #4176	; 0x1050
400014f4:	e3520000 	cmp	r2, #0
400014f8:	1afffffa 	bne	400014e8 <L2C_Invalidate_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400014fc:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001500:	e12fff1e 	bx	lr

40001504 <L2C_Invalidate_PA>:
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40001504:	e3a03a02 	mov	r3, #8192	; 0x2000
40001508:	e3c0001f 	bic	r0, r0, #31
4000150c:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001510:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40001514:	e5830770 	str	r0, [r3, #1904]	; 0x770
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001518:	e5832730 	str	r2, [r3, #1840]	; 0x730
4000151c:	e12fff1e 	bx	lr

40001520 <L2C_Invalidate_Way>:
}

void L2C_Invalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 1<<way);
40001520:	e3a03a02 	mov	r3, #8192	; 0x2000
40001524:	e3a02001 	mov	r2, #1
40001528:	e3413050 	movt	r3, #4176	; 0x1050
4000152c:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001530:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 1<<way);
40001534:	e583077c 	str	r0, [r3, #1916]	; 0x77c
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001538:	e591277c 	ldr	r2, [r1, #1916]	; 0x77c
4000153c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001540:	e3413050 	movt	r3, #4176	; 0x1050
40001544:	e3520000 	cmp	r2, #0
40001548:	1afffffa 	bne	40001538 <L2C_Invalidate_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000154c:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001550:	e12fff1e 	bx	lr

40001554 <L2C_Clean_All>:
}

void L2C_Clean_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 0xFFFF);
40001554:	e3a03a02 	mov	r3, #8192	; 0x2000
40001558:	e30f2fff 	movw	r2, #65535	; 0xffff
4000155c:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
40001560:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 0xFFFF);
40001564:	e58327bc 	str	r2, [r3, #1980]	; 0x7bc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
40001568:	e59127bc 	ldr	r2, [r1, #1980]	; 0x7bc
4000156c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001570:	e3413050 	movt	r3, #4176	; 0x1050
40001574:	e3520000 	cmp	r2, #0
40001578:	1afffffa 	bne	40001568 <L2C_Clean_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000157c:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001580:	e12fff1e 	bx	lr

40001584 <L2C_Clean_PA>:
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
40001584:	e3a03a02 	mov	r3, #8192	; 0x2000
40001588:	e3c0001f 	bic	r0, r0, #31
4000158c:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001590:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
40001594:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001598:	e5832730 	str	r2, [r3, #1840]	; 0x730
4000159c:	e12fff1e 	bx	lr

400015a0 <L2C_Clean_SetWay>:
}

void L2C_Clean_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_IDX, (way<<28)|(set<<5));
400015a0:	e1a00280 	lsl	r0, r0, #5
400015a4:	e3a03a02 	mov	r3, #8192	; 0x2000
400015a8:	e3413050 	movt	r3, #4176	; 0x1050
400015ac:	e1801e01 	orr	r1, r0, r1, lsl #28
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400015b0:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_IDX, (way<<28)|(set<<5));
400015b4:	e58317b8 	str	r1, [r3, #1976]	; 0x7b8
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400015b8:	e5832730 	str	r2, [r3, #1840]	; 0x730
400015bc:	e12fff1e 	bx	lr

400015c0 <L2C_Clean_Way>:
}

void L2C_Clean_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 1<<way);
400015c0:	e3a03a02 	mov	r3, #8192	; 0x2000
400015c4:	e3a02001 	mov	r2, #1
400015c8:	e3413050 	movt	r3, #4176	; 0x1050
400015cc:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
400015d0:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 1<<way);
400015d4:	e58307bc 	str	r0, [r3, #1980]	; 0x7bc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
400015d8:	e59127bc 	ldr	r2, [r1, #1980]	; 0x7bc
400015dc:	e3a03a02 	mov	r3, #8192	; 0x2000
400015e0:	e3413050 	movt	r3, #4176	; 0x1050
400015e4:	e3520000 	cmp	r2, #0
400015e8:	1afffffa 	bne	400015d8 <L2C_Clean_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400015ec:	e5832730 	str	r2, [r3, #1840]	; 0x730
400015f0:	e12fff1e 	bx	lr

400015f4 <L2C_CleanAndInvalidate_All>:
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
400015f4:	e3a03a02 	mov	r3, #8192	; 0x2000
400015f8:	e30f2fff 	movw	r2, #65535	; 0xffff
400015fc:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001600:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001604:	e58327fc 	str	r2, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001608:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
4000160c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001610:	e3413050 	movt	r3, #4176	; 0x1050
40001614:	e3520000 	cmp	r2, #0
40001618:	1afffffa 	bne	40001608 <L2C_CleanAndInvalidate_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000161c:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001620:	e12fff1e 	bx	lr

40001624 <L2C_CleanAndInvalidate_PA>:
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40001624:	e3a03a02 	mov	r3, #8192	; 0x2000
40001628:	e3c0001f 	bic	r0, r0, #31
4000162c:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001630:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40001634:	e58307f0 	str	r0, [r3, #2032]	; 0x7f0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001638:	e5832730 	str	r2, [r3, #1840]	; 0x730
4000163c:	e12fff1e 	bx	lr

40001640 <L2C_CleanAndInvalidate_SetWay>:
}

void L2C_CleanAndInvalidate_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_IDX, (way<<28)|(set<<5));
40001640:	e1a00280 	lsl	r0, r0, #5
40001644:	e3a03a02 	mov	r3, #8192	; 0x2000
40001648:	e3413050 	movt	r3, #4176	; 0x1050
4000164c:	e1801e01 	orr	r1, r0, r1, lsl #28
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001650:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_IDX, (way<<28)|(set<<5));
40001654:	e58317f8 	str	r1, [r3, #2040]	; 0x7f8
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001658:	e5832730 	str	r2, [r3, #1840]	; 0x730
4000165c:	e12fff1e 	bx	lr

40001660 <L2C_CleanAndInvalidate_Way>:
}

void L2C_CleanAndInvalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 1<<way);
40001660:	e3a03a02 	mov	r3, #8192	; 0x2000
40001664:	e3a02001 	mov	r2, #1
40001668:	e3413050 	movt	r3, #4176	; 0x1050
4000166c:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001670:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 1<<way);
40001674:	e58307fc 	str	r0, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001678:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
4000167c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001680:	e3413050 	movt	r3, #4176	; 0x1050
40001684:	e3520000 	cmp	r2, #0
40001688:	1afffffa 	bne	40001678 <L2C_CleanAndInvalidate_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000168c:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001690:	e12fff1e 	bx	lr

40001694 <SetTransTable>:
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
40001694:	e1a00a20 	lsr	r0, r0, #20
{
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
40001698:	e1a02a22 	lsr	r2, r2, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
4000169c:	e0601a21 	rsb	r1, r0, r1, lsr #20
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
400016a0:	e1a00100 	lsl	r0, r0, #2
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void SetTransTable(unsigned int uVaStart, unsigned int uVaEnd, unsigned int uPaStart, unsigned int attr)
{
400016a4:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
400016a8:	e7ebc051 	ubfx	ip, r1, #0, #12
{
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
400016ac:	e1a04a02 	lsl	r4, r2, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
400016b0:	e2801311 	add	r1, r0, #1140850688	; 0x44000000
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400016b4:	e3a02000 	mov	r2, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400016b8:	e0840a02 	add	r0, r4, r2, lsl #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400016bc:	e2822001 	add	r2, r2, #1
400016c0:	e15c0002 	cmp	ip, r2
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400016c4:	e1800003 	orr	r0, r0, r3
400016c8:	e4810004 	str	r0, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400016cc:	2afffff9 	bcs	400016b8 <SetTransTable+0x24>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
	}
}
400016d0:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
400016d4:	e12fff1e 	bx	lr

400016d8 <SetTransTable_app1>:
	unsigned int nNumOfSec;

	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
400016d8:	e1a00a20 	lsr	r0, r0, #20
		*pTT++ = attr|(uPaStart+(i<<20));
	}
}

void SetTransTable_app1(unsigned int uVaStart, unsigned int uVaEnd, unsigned int uPaStart, unsigned int attr)
{
400016dc:	e92d0030 	push	{r4, r5}
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;

	uPaStart &= ~0xfffff;
400016e0:	e1a02a22 	lsr	r2, r2, #20
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
400016e4:	e1a05100 	lsl	r5, r0, #2
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
400016e8:	e0601a21 	rsb	r1, r0, r1, lsr #20
{
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;

	uPaStart &= ~0xfffff;
400016ec:	e1a04a02 	lsl	r4, r2, #20
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
400016f0:	e2850311 	add	r0, r5, #1140850688	; 0x44000000
400016f4:	e2800702 	add	r0, r0, #524288	; 0x80000
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
400016f8:	e7ebc051 	ubfx	ip, r1, #0, #12
	for(i=0; i<=nNumOfSec; i++)
400016fc:	e3a02000 	mov	r2, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001700:	e0841a02 	add	r1, r4, r2, lsl #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001704:	e2822001 	add	r2, r2, #1
40001708:	e15c0002 	cmp	ip, r2
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000170c:	e1811003 	orr	r1, r1, r3
40001710:	e4801004 	str	r1, [r0], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001714:	2afffff9 	bcs	40001700 <SetTransTable_app1+0x28>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
	}
}
40001718:	e8bd0030 	pop	{r4, r5}
4000171c:	e12fff1e 	bx	lr

40001720 <set_second_table_address_App0>:
void set_second_table_address_App0(void)
{
	unsigned int* pTT;

	pTT = (unsigned int *) 0x44001104; // 시작 주소
	*pTT++ = 0x44040000 | 0x1; //0x44001104
40001720:	e3a03a01 	mov	r3, #4096	; 0x1000
40001724:	e3a0c001 	mov	ip, #1
	*pTT++ = 0x44040400 | 0x1;//0x440011080
40001728:	e3000401 	movw	r0, #1025	; 0x401
	*pTT++ = 0x44040800| 0x1;//0x4400110c
4000172c:	e3001801 	movw	r1, #2049	; 0x801
	*pTT = 0x44040c00 | 0x1; //0x44001110
40001730:	e3002c01 	movw	r2, #3073	; 0xc01
void set_second_table_address_App0(void)
{
	unsigned int* pTT;

	pTT = (unsigned int *) 0x44001104; // 시작 주소
	*pTT++ = 0x44040000 | 0x1; //0x44001104
40001734:	e3443400 	movt	r3, #17408	; 0x4400
40001738:	e344c404 	movt	ip, #17412	; 0x4404
	*pTT++ = 0x44040400 | 0x1;//0x440011080
4000173c:	e3440404 	movt	r0, #17412	; 0x4404
	*pTT++ = 0x44040800| 0x1;//0x4400110c
40001740:	e3441404 	movt	r1, #17412	; 0x4404
	*pTT = 0x44040c00 | 0x1; //0x44001110
40001744:	e3442404 	movt	r2, #17412	; 0x4404
void set_second_table_address_App0(void)
{
	unsigned int* pTT;

	pTT = (unsigned int *) 0x44001104; // 시작 주소
	*pTT++ = 0x44040000 | 0x1; //0x44001104
40001748:	e583c104 	str	ip, [r3, #260]	; 0x104
	*pTT++ = 0x44040400 | 0x1;//0x440011080
4000174c:	e5830108 	str	r0, [r3, #264]	; 0x108
	*pTT++ = 0x44040800| 0x1;//0x4400110c
40001750:	e583110c 	str	r1, [r3, #268]	; 0x10c
	*pTT = 0x44040c00 | 0x1; //0x44001110
40001754:	e5832110 	str	r2, [r3, #272]	; 0x110
40001758:	e12fff1e 	bx	lr

4000175c <set_second_table_address_App1>:
void set_second_table_address_App1(void)
{
	unsigned int* pTT;

	pTT = (unsigned int *) 0x44081104; // 시작 주소
	*pTT++ = 0x440c0000 | 0x1; //0x44081104
4000175c:	e3a03a01 	mov	r3, #4096	; 0x1000
40001760:	e3a0c001 	mov	ip, #1
	*pTT++ = 0x440c0400 | 0x1;//0x44081108
40001764:	e3000401 	movw	r0, #1025	; 0x401
	*pTT++ = 0x440c0800| 0x1;//0x4408110c
40001768:	e3001801 	movw	r1, #2049	; 0x801
	*pTT = 0x440c0c00 | 0x1; //0x44081110
4000176c:	e3002c01 	movw	r2, #3073	; 0xc01
void set_second_table_address_App1(void)
{
	unsigned int* pTT;

	pTT = (unsigned int *) 0x44081104; // 시작 주소
	*pTT++ = 0x440c0000 | 0x1; //0x44081104
40001770:	e3443408 	movt	r3, #17416	; 0x4408
40001774:	e344c40c 	movt	ip, #17420	; 0x440c
	*pTT++ = 0x440c0400 | 0x1;//0x44081108
40001778:	e344040c 	movt	r0, #17420	; 0x440c
	*pTT++ = 0x440c0800| 0x1;//0x4408110c
4000177c:	e344140c 	movt	r1, #17420	; 0x440c
	*pTT = 0x440c0c00 | 0x1; //0x44081110
40001780:	e344240c 	movt	r2, #17420	; 0x440c
void set_second_table_address_App1(void)
{
	unsigned int* pTT;

	pTT = (unsigned int *) 0x44081104; // 시작 주소
	*pTT++ = 0x440c0000 | 0x1; //0x44081104
40001784:	e583c104 	str	ip, [r3, #260]	; 0x104
	*pTT++ = 0x440c0400 | 0x1;//0x44081108
40001788:	e5830108 	str	r0, [r3, #264]	; 0x108
	*pTT++ = 0x440c0800| 0x1;//0x4408110c
4000178c:	e583110c 	str	r1, [r3, #268]	; 0x10c
	*pTT = 0x440c0c00 | 0x1; //0x44081110
40001790:	e5832110 	str	r2, [r3, #272]	; 0x110
40001794:	e12fff1e 	bx	lr

40001798 <init_second_table_descriptor_App0>:
}

void init_second_table_descriptor_App0(void)
{
40001798:	e3a02020 	mov	r2, #32
4000179c:	e3a00c01 	mov	r0, #256	; 0x100
400017a0:	e3442404 	movt	r2, #17412	; 0x4404
	int i;
	pTT = (unsigned int *) SND_PAGE_TABLE_BASE_APP0; //section1
	for (i=0; i<256; i++)
	{
		//*pTT++ = 0x2 | WT; //WT 설정
		*pTT++ = 0x2 |(WT_WBWA_PAGE); //WT_WBWA 설정
400017a4:	e300114a 	movw	r1, #330	; 0x14a
400017a8:	e2400008 	sub	r0, r0, #8
400017ac:	f5d2f080 	pld	[r2, #128]	; 0x80
400017b0:	e3500008 	cmp	r0, #8
400017b4:	e5021020 	str	r1, [r2, #-32]	; 0xffffffe0
400017b8:	e502101c 	str	r1, [r2, #-28]	; 0xffffffe4
400017bc:	e1a03002 	mov	r3, r2
400017c0:	e5021018 	str	r1, [r2, #-24]	; 0xffffffe8
400017c4:	e2822020 	add	r2, r2, #32
400017c8:	e5021034 	str	r1, [r2, #-52]	; 0xffffffcc
400017cc:	e5021030 	str	r1, [r2, #-48]	; 0xffffffd0
400017d0:	e502102c 	str	r1, [r2, #-44]	; 0xffffffd4
400017d4:	e5021028 	str	r1, [r2, #-40]	; 0xffffffd8
400017d8:	e5021024 	str	r1, [r2, #-36]	; 0xffffffdc
400017dc:	1afffff1 	bne	400017a8 <init_second_table_descriptor_App0+0x10>
400017e0:	e300114a 	movw	r1, #330	; 0x14a
400017e4:	e4831004 	str	r1, [r3], #4
void init_second_table_descriptor_App0(void)
{
	unsigned int* pTT;
	int i;
	pTT = (unsigned int *) SND_PAGE_TABLE_BASE_APP0; //section1
	for (i=0; i<256; i++)
400017e8:	e1530002 	cmp	r3, r2
400017ec:	1afffffc 	bne	400017e4 <init_second_table_descriptor_App0+0x4c>
400017f0:	e3a02e42 	mov	r2, #1056	; 0x420
400017f4:	e3a00c01 	mov	r0, #256	; 0x100
400017f8:	e3442404 	movt	r2, #17412	; 0x4404

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP0 + 0x400) ; //section2
	for (i=0; i<256; i++)
	{
		//*pTT++ = 0x2 | WT;
		*pTT++ = 0x2 |(WT_WBWA_PAGE); //WT_WBWA 설정
400017fc:	e300114a 	movw	r1, #330	; 0x14a
40001800:	e2400008 	sub	r0, r0, #8
40001804:	f5d2f080 	pld	[r2, #128]	; 0x80
40001808:	e3500008 	cmp	r0, #8
4000180c:	e5021020 	str	r1, [r2, #-32]	; 0xffffffe0
40001810:	e502101c 	str	r1, [r2, #-28]	; 0xffffffe4
40001814:	e1a03002 	mov	r3, r2
40001818:	e5021018 	str	r1, [r2, #-24]	; 0xffffffe8
4000181c:	e2822020 	add	r2, r2, #32
40001820:	e5021034 	str	r1, [r2, #-52]	; 0xffffffcc
40001824:	e5021030 	str	r1, [r2, #-48]	; 0xffffffd0
40001828:	e502102c 	str	r1, [r2, #-44]	; 0xffffffd4
4000182c:	e5021028 	str	r1, [r2, #-40]	; 0xffffffd8
40001830:	e5021024 	str	r1, [r2, #-36]	; 0xffffffdc
40001834:	1afffff1 	bne	40001800 <init_second_table_descriptor_App0+0x68>
40001838:	e300114a 	movw	r1, #330	; 0x14a
4000183c:	e4831004 	str	r1, [r3], #4
		//*pTT++ = 0x2 | WT; //WT 설정
		*pTT++ = 0x2 |(WT_WBWA_PAGE); //WT_WBWA 설정
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP0 + 0x400) ; //section2
	for (i=0; i<256; i++)
40001840:	e1530002 	cmp	r3, r2
40001844:	1afffffc 	bne	4000183c <init_second_table_descriptor_App0+0xa4>
40001848:	e3a02e82 	mov	r2, #2080	; 0x820
4000184c:	e3a00c01 	mov	r0, #256	; 0x100
40001850:	e3442404 	movt	r2, #17412	; 0x4404

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP0 + 0x800); //section3
	for (i=0; i<256; i++)
	{
		//*pTT++ = 0x2 | WT;
		*pTT++ = 0x2 |(WT_WBWA_PAGE); //WT_WBWA 설정
40001854:	e300114a 	movw	r1, #330	; 0x14a
40001858:	e2400008 	sub	r0, r0, #8
4000185c:	f5d2f080 	pld	[r2, #128]	; 0x80
40001860:	e3500008 	cmp	r0, #8
40001864:	e5021020 	str	r1, [r2, #-32]	; 0xffffffe0
40001868:	e502101c 	str	r1, [r2, #-28]	; 0xffffffe4
4000186c:	e1a03002 	mov	r3, r2
40001870:	e5021018 	str	r1, [r2, #-24]	; 0xffffffe8
40001874:	e2822020 	add	r2, r2, #32
40001878:	e5021034 	str	r1, [r2, #-52]	; 0xffffffcc
4000187c:	e5021030 	str	r1, [r2, #-48]	; 0xffffffd0
40001880:	e502102c 	str	r1, [r2, #-44]	; 0xffffffd4
40001884:	e5021028 	str	r1, [r2, #-40]	; 0xffffffd8
40001888:	e5021024 	str	r1, [r2, #-36]	; 0xffffffdc
4000188c:	1afffff1 	bne	40001858 <init_second_table_descriptor_App0+0xc0>
40001890:	e300114a 	movw	r1, #330	; 0x14a
40001894:	e4831004 	str	r1, [r3], #4
		//*pTT++ = 0x2 | WT;
		*pTT++ = 0x2 |(WT_WBWA_PAGE); //WT_WBWA 설정
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP0 + 0x800); //section3
	for (i=0; i<256; i++)
40001898:	e1530002 	cmp	r3, r2
4000189c:	1afffffc 	bne	40001894 <init_second_table_descriptor_App0+0xfc>
400018a0:	e3a02ec2 	mov	r2, #3104	; 0xc20
400018a4:	e3a00c01 	mov	r0, #256	; 0x100
400018a8:	e3442404 	movt	r2, #17412	; 0x4404

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP0 + 0xc00); //section4
	for (i=0; i<256; i++)
	{
		//*pTT++ = 0x2 | WT;
		*pTT++ = 0x2 |(WT_WBWA_PAGE); //WT_WBWA 설정
400018ac:	e300114a 	movw	r1, #330	; 0x14a
400018b0:	e2400008 	sub	r0, r0, #8
400018b4:	f5d2f080 	pld	[r2, #128]	; 0x80
400018b8:	e3500008 	cmp	r0, #8
400018bc:	e5021020 	str	r1, [r2, #-32]	; 0xffffffe0
400018c0:	e502101c 	str	r1, [r2, #-28]	; 0xffffffe4
400018c4:	e1a03002 	mov	r3, r2
400018c8:	e5021018 	str	r1, [r2, #-24]	; 0xffffffe8
400018cc:	e2822020 	add	r2, r2, #32
400018d0:	e5021034 	str	r1, [r2, #-52]	; 0xffffffcc
400018d4:	e5021030 	str	r1, [r2, #-48]	; 0xffffffd0
400018d8:	e502102c 	str	r1, [r2, #-44]	; 0xffffffd4
400018dc:	e5021028 	str	r1, [r2, #-40]	; 0xffffffd8
400018e0:	e5021024 	str	r1, [r2, #-36]	; 0xffffffdc
400018e4:	1afffff1 	bne	400018b0 <init_second_table_descriptor_App0+0x118>
400018e8:	e300114a 	movw	r1, #330	; 0x14a
400018ec:	e4831004 	str	r1, [r3], #4
		//*pTT++ = 0x2 | WT;
		*pTT++ = 0x2 |(WT_WBWA_PAGE); //WT_WBWA 설정
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP0 + 0xc00); //section4
	for (i=0; i<256; i++)
400018f0:	e1530002 	cmp	r3, r2
400018f4:	1afffffc 	bne	400018ec <init_second_table_descriptor_App0+0x154>
	{
		//*pTT++ = 0x2 | WT;
		*pTT++ = 0x2 |(WT_WBWA_PAGE); //WT_WBWA 설정
	}
}
400018f8:	e12fff1e 	bx	lr

400018fc <init_second_table_descriptor_App1>:


void init_second_table_descriptor_App1(void)
{
400018fc:	e3a02020 	mov	r2, #32
40001900:	e3a00c01 	mov	r0, #256	; 0x100
40001904:	e344240c 	movt	r2, #17420	; 0x440c
	int i;
	pTT = (unsigned int *) SND_PAGE_TABLE_BASE_APP1; //section1
	for (i=0; i<256; i++)
	{
		//*pTT++ = 0x2 | WT;
		*pTT++ = 0x2 |(WT_WBWA_PAGE); //WT_WBWA 설정
40001908:	e300114a 	movw	r1, #330	; 0x14a
4000190c:	e2400008 	sub	r0, r0, #8
40001910:	f5d2f080 	pld	[r2, #128]	; 0x80
40001914:	e3500008 	cmp	r0, #8
40001918:	e5021020 	str	r1, [r2, #-32]	; 0xffffffe0
4000191c:	e502101c 	str	r1, [r2, #-28]	; 0xffffffe4
40001920:	e1a03002 	mov	r3, r2
40001924:	e5021018 	str	r1, [r2, #-24]	; 0xffffffe8
40001928:	e2822020 	add	r2, r2, #32
4000192c:	e5021034 	str	r1, [r2, #-52]	; 0xffffffcc
40001930:	e5021030 	str	r1, [r2, #-48]	; 0xffffffd0
40001934:	e502102c 	str	r1, [r2, #-44]	; 0xffffffd4
40001938:	e5021028 	str	r1, [r2, #-40]	; 0xffffffd8
4000193c:	e5021024 	str	r1, [r2, #-36]	; 0xffffffdc
40001940:	1afffff1 	bne	4000190c <init_second_table_descriptor_App1+0x10>
40001944:	e300114a 	movw	r1, #330	; 0x14a
40001948:	e4831004 	str	r1, [r3], #4
void init_second_table_descriptor_App1(void)
{
	unsigned int* pTT;
	int i;
	pTT = (unsigned int *) SND_PAGE_TABLE_BASE_APP1; //section1
	for (i=0; i<256; i++)
4000194c:	e1530002 	cmp	r3, r2
40001950:	1afffffc 	bne	40001948 <init_second_table_descriptor_App1+0x4c>
40001954:	e3a02e42 	mov	r2, #1056	; 0x420
40001958:	e3a00c01 	mov	r0, #256	; 0x100
4000195c:	e344240c 	movt	r2, #17420	; 0x440c

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP1 + 0x400); //section2
	for (i=0; i<256; i++)
	{
		//*pTT++ = 0x2 | WT;
		*pTT++ = 0x2 |(WT_WBWA_PAGE); //WT_WBWA 설정
40001960:	e300114a 	movw	r1, #330	; 0x14a
40001964:	e2400008 	sub	r0, r0, #8
40001968:	f5d2f080 	pld	[r2, #128]	; 0x80
4000196c:	e3500008 	cmp	r0, #8
40001970:	e5021020 	str	r1, [r2, #-32]	; 0xffffffe0
40001974:	e502101c 	str	r1, [r2, #-28]	; 0xffffffe4
40001978:	e1a03002 	mov	r3, r2
4000197c:	e5021018 	str	r1, [r2, #-24]	; 0xffffffe8
40001980:	e2822020 	add	r2, r2, #32
40001984:	e5021034 	str	r1, [r2, #-52]	; 0xffffffcc
40001988:	e5021030 	str	r1, [r2, #-48]	; 0xffffffd0
4000198c:	e502102c 	str	r1, [r2, #-44]	; 0xffffffd4
40001990:	e5021028 	str	r1, [r2, #-40]	; 0xffffffd8
40001994:	e5021024 	str	r1, [r2, #-36]	; 0xffffffdc
40001998:	1afffff1 	bne	40001964 <init_second_table_descriptor_App1+0x68>
4000199c:	e300114a 	movw	r1, #330	; 0x14a
400019a0:	e4831004 	str	r1, [r3], #4
		//*pTT++ = 0x2 | WT;
		*pTT++ = 0x2 |(WT_WBWA_PAGE); //WT_WBWA 설정
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP1 + 0x400); //section2
	for (i=0; i<256; i++)
400019a4:	e1530002 	cmp	r3, r2
400019a8:	1afffffc 	bne	400019a0 <init_second_table_descriptor_App1+0xa4>
400019ac:	e3a02e82 	mov	r2, #2080	; 0x820
400019b0:	e3a00c01 	mov	r0, #256	; 0x100
400019b4:	e344240c 	movt	r2, #17420	; 0x440c

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP1 + 0x800); //section3
	for (i=0; i<256; i++)
	{
		//*pTT++ = 0x2 | WT;
		*pTT++ = 0x2 |(WT_WBWA_PAGE); //WT_WBWA 설정
400019b8:	e300114a 	movw	r1, #330	; 0x14a
400019bc:	e2400008 	sub	r0, r0, #8
400019c0:	f5d2f080 	pld	[r2, #128]	; 0x80
400019c4:	e3500008 	cmp	r0, #8
400019c8:	e5021020 	str	r1, [r2, #-32]	; 0xffffffe0
400019cc:	e502101c 	str	r1, [r2, #-28]	; 0xffffffe4
400019d0:	e1a03002 	mov	r3, r2
400019d4:	e5021018 	str	r1, [r2, #-24]	; 0xffffffe8
400019d8:	e2822020 	add	r2, r2, #32
400019dc:	e5021034 	str	r1, [r2, #-52]	; 0xffffffcc
400019e0:	e5021030 	str	r1, [r2, #-48]	; 0xffffffd0
400019e4:	e502102c 	str	r1, [r2, #-44]	; 0xffffffd4
400019e8:	e5021028 	str	r1, [r2, #-40]	; 0xffffffd8
400019ec:	e5021024 	str	r1, [r2, #-36]	; 0xffffffdc
400019f0:	1afffff1 	bne	400019bc <init_second_table_descriptor_App1+0xc0>
400019f4:	e300114a 	movw	r1, #330	; 0x14a
400019f8:	e4831004 	str	r1, [r3], #4
		//*pTT++ = 0x2 | WT;
		*pTT++ = 0x2 |(WT_WBWA_PAGE); //WT_WBWA 설정
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP1 + 0x800); //section3
	for (i=0; i<256; i++)
400019fc:	e1530002 	cmp	r3, r2
40001a00:	1afffffc 	bne	400019f8 <init_second_table_descriptor_App1+0xfc>
40001a04:	e3a02ec2 	mov	r2, #3104	; 0xc20
40001a08:	e3a00c01 	mov	r0, #256	; 0x100
40001a0c:	e344240c 	movt	r2, #17420	; 0x440c

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP1 + 0xc00); //section4
	for (i=0; i<256; i++)
	{
		//*pTT++ = 0x2 | WT;
		*pTT++ = 0x2 |(WT_WBWA_PAGE); //WT_WBWA 설정
40001a10:	e300114a 	movw	r1, #330	; 0x14a
40001a14:	e2400008 	sub	r0, r0, #8
40001a18:	f5d2f080 	pld	[r2, #128]	; 0x80
40001a1c:	e3500008 	cmp	r0, #8
40001a20:	e5021020 	str	r1, [r2, #-32]	; 0xffffffe0
40001a24:	e502101c 	str	r1, [r2, #-28]	; 0xffffffe4
40001a28:	e1a03002 	mov	r3, r2
40001a2c:	e5021018 	str	r1, [r2, #-24]	; 0xffffffe8
40001a30:	e2822020 	add	r2, r2, #32
40001a34:	e5021034 	str	r1, [r2, #-52]	; 0xffffffcc
40001a38:	e5021030 	str	r1, [r2, #-48]	; 0xffffffd0
40001a3c:	e502102c 	str	r1, [r2, #-44]	; 0xffffffd4
40001a40:	e5021028 	str	r1, [r2, #-40]	; 0xffffffd8
40001a44:	e5021024 	str	r1, [r2, #-36]	; 0xffffffdc
40001a48:	1afffff1 	bne	40001a14 <init_second_table_descriptor_App1+0x118>
40001a4c:	e300114a 	movw	r1, #330	; 0x14a
40001a50:	e4831004 	str	r1, [r3], #4
		//*pTT++ = 0x2 | WT;
		*pTT++ = 0x2 |(WT_WBWA_PAGE); //WT_WBWA 설정
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP1 + 0xc00); //section4
	for (i=0; i<256; i++)
40001a54:	e1530002 	cmp	r3, r2
40001a58:	1afffffc 	bne	40001a50 <init_second_table_descriptor_App1+0x154>
	{
		//*pTT++ = 0x2 | WT;
		*pTT++ = 0x2 |(WT_WBWA_PAGE); //WT_WBWA 설정
	}
}
40001a5c:	e12fff1e 	bx	lr

40001a60 <CoStopMmuAndL1L2Cache>:

static void CoTTSet_L1(void);
static void CoTTSet_L1L2(void);

void CoStopMmuAndL1L2Cache(void)
{
40001a60:	e1a0c00d 	mov	ip, sp
40001a64:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40001a68:	e24cb004 	sub	fp, ip, #4
	int i, j;

	CoDisableICache();
40001a6c:	eb00147f 	bl	40006c70 <CoDisableICache>
	CoDisableDCache();

	for(i=0;i<4;i++)
40001a70:	e3a06000 	mov	r6, #0
void CoStopMmuAndL1L2Cache(void)
{
	int i, j;

	CoDisableICache();
	CoDisableDCache();
40001a74:	eb001488 	bl	40006c9c <CoDisableDCache>
40001a78:	e1a05f06 	lsl	r5, r6, #30

static void CoTTSet_L1(void);
static void CoTTSet_L1L2(void);

void CoStopMmuAndL1L2Cache(void)
{
40001a7c:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001a80:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001a84:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001a88:	eb00150e 	bl	40006ec8 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001a8c:	e3540c01 	cmp	r4, #256	; 0x100
40001a90:	1afffffa 	bne	40001a80 <CoStopMmuAndL1L2Cache+0x20>
	int i, j;

	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001a94:	e2866001 	add	r6, r6, #1
40001a98:	e3560004 	cmp	r6, #4
40001a9c:	1afffff5 	bne	40001a78 <CoStopMmuAndL1L2Cache+0x18>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40001aa0:	eb0014e9 	bl	40006e4c <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40001aa4:	eb001466 	bl	40006c44 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001aa8:	e3a01000 	mov	r1, #0
40001aac:	e3e00014 	mvn	r0, #20
40001ab0:	e1a02001 	mov	r2, r1
40001ab4:	e1a03001 	mov	r3, r1
40001ab8:	eb001449 	bl	40006be4 <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001abc:	e3a03a02 	mov	r3, #8192	; 0x2000
40001ac0:	e30f2fff 	movw	r2, #65535	; 0xffff
40001ac4:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001ac8:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001acc:	e58327fc 	str	r2, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001ad0:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
40001ad4:	e3a03a02 	mov	r3, #8192	; 0x2000
40001ad8:	e3413050 	movt	r3, #4176	; 0x1050
40001adc:	e3520000 	cmp	r2, #0
40001ae0:	1afffffa 	bne	40001ad0 <CoStopMmuAndL1L2Cache+0x70>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001ae4:	e5832730 	str	r2, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
40001ae8:	eb0014ae 	bl	40006da8 <CoDisableMmu>
	CoInvalidateMainTlb();
40001aec:	eb001506 	bl	40006f0c <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40001af0:	eb0014bc 	bl	40006de8 <CoDisableBranchPrediction>

	CoEnableMmu();
40001af4:	eb0014a7 	bl	40006d98 <CoEnableMmu>
	CoEnableICache();
40001af8:	eb001455 	bl	40006c54 <CoEnableICache>
	CoEnableBranchPrediction();
}
40001afc:	e24bd01c 	sub	sp, fp, #28
40001b00:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();

	CoEnableMmu();
	CoEnableICache();
	CoEnableBranchPrediction();
40001b04:	ea0014b3 	b	40006dd8 <CoEnableBranchPrediction>

40001b08 <CoStartMmuAndDCache>:
}

void CoStartMmuAndDCache(void)
{
40001b08:	e1a0c00d 	mov	ip, sp
40001b0c:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40001b10:	e24cb004 	sub	fp, ip, #4
40001b14:	e24dd014 	sub	sp, sp, #20
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001b18:	e3a06000 	mov	r6, #0

void CoStartMmuAndDCache(void)
{
	int i, j;
	
	CoDisableICache();
40001b1c:	eb001453 	bl	40006c70 <CoDisableICache>
	CoDisableDCache();
40001b20:	eb00145d 	bl	40006c9c <CoDisableDCache>
40001b24:	e1a05f06 	lsl	r5, r6, #30
	CoEnableICache();
	CoEnableBranchPrediction();
}

void CoStartMmuAndDCache(void)
{
40001b28:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001b2c:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001b30:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001b34:	eb0014e3 	bl	40006ec8 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001b38:	e3540c01 	cmp	r4, #256	; 0x100
40001b3c:	1afffffa 	bne	40001b2c <CoStartMmuAndDCache+0x24>
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001b40:	e2866001 	add	r6, r6, #1
40001b44:	e3560004 	cmp	r6, #4
40001b48:	1afffff5 	bne	40001b24 <CoStartMmuAndDCache+0x1c>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40001b4c:	eb0014be 	bl	40006e4c <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40001b50:	eb00143b 	bl	40006c44 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001b54:	e3a01000 	mov	r1, #0
40001b58:	e3e00014 	mvn	r0, #20
40001b5c:	e1a02001 	mov	r2, r1
40001b60:	e1a03001 	mov	r3, r1
40001b64:	eb00141e 	bl	40006be4 <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001b68:	e3a03a02 	mov	r3, #8192	; 0x2000
40001b6c:	e30f1fff 	movw	r1, #65535	; 0xffff
40001b70:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001b74:	e1a02003 	mov	r2, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001b78:	e58317fc 	str	r1, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001b7c:	e59247fc 	ldr	r4, [r2, #2044]	; 0x7fc
40001b80:	e3a03a02 	mov	r3, #8192	; 0x2000
40001b84:	e3413050 	movt	r3, #4176	; 0x1050
40001b88:	e3540000 	cmp	r4, #0
40001b8c:	1afffffa 	bne	40001b7c <CoStartMmuAndDCache+0x74>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001b90:	e5834730 	str	r4, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
40001b94:	eb001483 	bl	40006da8 <CoDisableMmu>
	CoInvalidateMainTlb();
40001b98:	eb0014db 	bl	40006f0c <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40001b9c:	eb001491 	bl	40006de8 <CoDisableBranchPrediction>
40001ba0:	e3a02020 	mov	r2, #32
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001ba4:	e1a03004 	mov	r3, r4
	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();
40001ba8:	e3442400 	movt	r2, #17408	; 0x4400
40001bac:	e2838001 	add	r8, r3, #1
40001bb0:	e2830002 	add	r0, r3, #2
40001bb4:	e2837003 	add	r7, r3, #3
40001bb8:	e2836004 	add	r6, r3, #4
40001bbc:	e2835005 	add	r5, r3, #5
40001bc0:	e2834006 	add	r4, r3, #6
40001bc4:	e283c007 	add	ip, r3, #7
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001bc8:	e1a0ea03 	lsl	lr, r3, #20
40001bcc:	e1a08a08 	lsl	r8, r8, #20
40001bd0:	e1a00a00 	lsl	r0, r0, #20
40001bd4:	e1a07a07 	lsl	r7, r7, #20
40001bd8:	e1a06a06 	lsl	r6, r6, #20
40001bdc:	e1a05a05 	lsl	r5, r5, #20
40001be0:	e1a04a04 	lsl	r4, r4, #20
40001be4:	e1a0ca0c 	lsl	ip, ip, #20
40001be8:	e2833008 	add	r3, r3, #8
40001bec:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001bf0:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001bf4:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001bf8:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40001bfc:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001c00:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001c04:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001c08:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001c0c:	e35300c8 	cmp	r3, #200	; 0xc8
40001c10:	e3800002 	orr	r0, r0, #2
40001c14:	e1a01002 	mov	r1, r2
40001c18:	e3888002 	orr	r8, r8, #2
40001c1c:	e3877002 	orr	r7, r7, #2
40001c20:	e3866002 	orr	r6, r6, #2
40001c24:	e3855002 	orr	r5, r5, #2
40001c28:	e3844002 	orr	r4, r4, #2
40001c2c:	e38cc002 	orr	ip, ip, #2
40001c30:	e38ee002 	orr	lr, lr, #2
40001c34:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40001c38:	f5d2f044 	pld	[r2, #68]	; 0x44
40001c3c:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001c40:	e26300ce 	rsb	r0, r3, #206	; 0xce
40001c44:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40001c48:	e2822020 	add	r2, r2, #32
40001c4c:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40001c50:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40001c54:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40001c58:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40001c5c:	e501c004 	str	ip, [r1, #-4]
40001c60:	1affffd1 	bne	40001bac <CoStartMmuAndDCache+0xa4>
40001c64:	e28000c8 	add	r0, r0, #200	; 0xc8
40001c68:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001c6c:	e2833001 	add	r3, r3, #1
40001c70:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001c74:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40001c78:	e3822002 	orr	r2, r2, #2
40001c7c:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001c80:	1afffff8 	bne	40001c68 <CoStartMmuAndDCache+0x160>
40001c84:	e3a02fd6 	mov	r2, #856	; 0x358
40001c88:	e3a03000 	mov	r3, #0
40001c8c:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001c90:	e1a00a03 	lsl	r0, r3, #20
40001c94:	e2833008 	add	r3, r3, #8
40001c98:	e3530070 	cmp	r3, #112	; 0x70
40001c9c:	e1a08000 	mov	r8, r0
40001ca0:	e1a07000 	mov	r7, r0
40001ca4:	e1a06000 	mov	r6, r0
40001ca8:	e1a05000 	mov	r5, r0
40001cac:	e1a04000 	mov	r4, r0
40001cb0:	e1a0e000 	mov	lr, r0
40001cb4:	e1a0c000 	mov	ip, r0
40001cb8:	e28886cf 	add	r8, r8, #217055232	; 0xcf00000
40001cbc:	e28006ce 	add	r0, r0, #216006656	; 0xce00000
40001cc0:	e287740d 	add	r7, r7, #218103808	; 0xd000000
40001cc4:	e28666d1 	add	r6, r6, #219152384	; 0xd100000
40001cc8:	e28556d2 	add	r5, r5, #220200960	; 0xd200000
40001ccc:	e28446d3 	add	r4, r4, #221249536	; 0xd300000
40001cd0:	e28ee535 	add	lr, lr, #222298112	; 0xd400000
40001cd4:	e28cc6d5 	add	ip, ip, #223346688	; 0xd500000
40001cd8:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40001cdc:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40001ce0:	e3877b03 	orr	r7, r7, #3072	; 0xc00
40001ce4:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40001ce8:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40001cec:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40001cf0:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
40001cf4:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40001cf8:	e3800002 	orr	r0, r0, #2
40001cfc:	e1a01002 	mov	r1, r2
40001d00:	e3888002 	orr	r8, r8, #2
40001d04:	e3877002 	orr	r7, r7, #2
40001d08:	e3866002 	orr	r6, r6, #2
40001d0c:	e3855002 	orr	r5, r5, #2
40001d10:	e3844002 	orr	r4, r4, #2
40001d14:	e38ee002 	orr	lr, lr, #2
40001d18:	e38cc002 	orr	ip, ip, #2
40001d1c:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40001d20:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001d24:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001d28:	e2630072 	rsb	r0, r3, #114	; 0x72
40001d2c:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40001d30:	e2822020 	add	r2, r2, #32
40001d34:	e5026034 	str	r6, [r2, #-52]	; 0xffffffcc
40001d38:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40001d3c:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40001d40:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40001d44:	e501c004 	str	ip, [r1, #-4]
40001d48:	1affffd0 	bne	40001c90 <CoStartMmuAndDCache+0x188>
40001d4c:	e2800070 	add	r0, r0, #112	; 0x70
40001d50:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001d54:	e2833001 	add	r3, r3, #1
40001d58:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001d5c:	e28226ce 	add	r2, r2, #216006656	; 0xce00000
40001d60:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40001d64:	e3822002 	orr	r2, r2, #2
40001d68:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001d6c:	1afffff7 	bne	40001d50 <CoStartMmuAndDCache+0x248>
40001d70:	e3a02e52 	mov	r2, #1312	; 0x520
40001d74:	e3a03000 	mov	r3, #0
40001d78:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001d7c:	e1a04a03 	lsl	r4, r3, #20
40001d80:	e2830001 	add	r0, r3, #1
40001d84:	e2838002 	add	r8, r3, #2
40001d88:	e1a00a00 	lsl	r0, r0, #20
40001d8c:	e2837003 	add	r7, r3, #3
40001d90:	e1a08a08 	lsl	r8, r8, #20
40001d94:	e2836005 	add	r6, r3, #5
40001d98:	e1a07a07 	lsl	r7, r7, #20
40001d9c:	e2835006 	add	r5, r3, #6
40001da0:	e1a06a06 	lsl	r6, r6, #20
40001da4:	e283c007 	add	ip, r3, #7
40001da8:	e1a05a05 	lsl	r5, r5, #20
40001dac:	e1a0ca0c 	lsl	ip, ip, #20
40001db0:	e1a0e004 	mov	lr, r4
40001db4:	e2833008 	add	r3, r3, #8
40001db8:	e2800305 	add	r0, r0, #335544320	; 0x14000000
40001dbc:	e2888305 	add	r8, r8, #335544320	; 0x14000000
40001dc0:	e2877305 	add	r7, r7, #335544320	; 0x14000000
40001dc4:	e2866305 	add	r6, r6, #335544320	; 0x14000000
40001dc8:	e2855305 	add	r5, r5, #335544320	; 0x14000000
40001dcc:	e28cc305 	add	ip, ip, #335544320	; 0x14000000
40001dd0:	e2844305 	add	r4, r4, #335544320	; 0x14000000
40001dd4:	e28ee551 	add	lr, lr, #339738624	; 0x14400000
40001dd8:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001ddc:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001de0:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001de4:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40001de8:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001dec:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001df0:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001df4:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001df8:	e3530fae 	cmp	r3, #696	; 0x2b8
40001dfc:	e3800002 	orr	r0, r0, #2
40001e00:	e1a01002 	mov	r1, r2
40001e04:	e3888002 	orr	r8, r8, #2
40001e08:	e3877002 	orr	r7, r7, #2
40001e0c:	e3866002 	orr	r6, r6, #2
40001e10:	e3855002 	orr	r5, r5, #2
40001e14:	e38cc002 	orr	ip, ip, #2
40001e18:	e3844002 	orr	r4, r4, #2
40001e1c:	e38ee002 	orr	lr, lr, #2
40001e20:	e502001c 	str	r0, [r2, #-28]	; 0xffffffe4
40001e24:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001e28:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
40001e2c:	e2630d0b 	rsb	r0, r3, #704	; 0x2c0
40001e30:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40001e34:	e2822020 	add	r2, r2, #32
40001e38:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
40001e3c:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
40001e40:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
40001e44:	e502e030 	str	lr, [r2, #-48]	; 0xffffffd0
40001e48:	e501c004 	str	ip, [r1, #-4]
40001e4c:	1affffca 	bne	40001d7c <CoStartMmuAndDCache+0x274>
40001e50:	e2800fae 	add	r0, r0, #696	; 0x2b8
40001e54:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001e58:	e2833001 	add	r3, r3, #1
40001e5c:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001e60:	e2822305 	add	r2, r2, #335544320	; 0x14000000
40001e64:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40001e68:	e3822002 	orr	r2, r2, #2
40001e6c:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001e70:	1afffff7 	bne	40001e54 <CoStartMmuAndDCache+0x34c>
40001e74:	e3a03a01 	mov	r3, #4096	; 0x1000
40001e78:	e3a00c11 	mov	r0, #4352	; 0x1100
40001e7c:	e3443400 	movt	r3, #17408	; 0x4400
40001e80:	e3440400 	movt	r0, #17408	; 0x4400
40001e84:	e3a02000 	mov	r2, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001e88:	e1a01a02 	lsl	r1, r2, #20
40001e8c:	e2822001 	add	r2, r2, #1
40001e90:	e2811101 	add	r1, r1, #1073741824	; 0x40000000
40001e94:	e3811b87 	orr	r1, r1, #138240	; 0x21c00
40001e98:	e381100e 	orr	r1, r1, #14
40001e9c:	e4831004 	str	r1, [r3], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001ea0:	e1530000 	cmp	r3, r0
40001ea4:	1afffff7 	bne	40001e88 <CoStartMmuAndDCache+0x380>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001ea8:	e3a03a01 	mov	r3, #4096	; 0x1000
40001eac:	e3011c0e 	movw	r1, #7182	; 0x1c0e
40001eb0:	e3443400 	movt	r3, #17408	; 0x4400
40001eb4:	e3441402 	movt	r1, #17410	; 0x4402
40001eb8:	e3012124 	movw	r2, #4388	; 0x1124
40001ebc:	e5831100 	str	r1, [r3, #256]	; 0x100
40001ec0:	e3442400 	movt	r2, #17408	; 0x4400
40001ec4:	e3a03000 	mov	r3, #0
40001ec8:	e1a00a03 	lsl	r0, r3, #20
40001ecc:	e2833008 	add	r3, r3, #8
40001ed0:	e3530068 	cmp	r3, #104	; 0x68
40001ed4:	e2800311 	add	r0, r0, #1140850688	; 0x44000000
40001ed8:	e1a01002 	mov	r1, r2
40001edc:	e1a08000 	mov	r8, r0
40001ee0:	e1a07000 	mov	r7, r0
40001ee4:	e1a06000 	mov	r6, r0
40001ee8:	e1a05000 	mov	r5, r0
40001eec:	e1a04000 	mov	r4, r0
40001ef0:	e1a0e000 	mov	lr, r0
40001ef4:	e1a0c000 	mov	ip, r0
40001ef8:	e2888602 	add	r8, r8, #2097152	; 0x200000
40001efc:	e2800601 	add	r0, r0, #1048576	; 0x100000
40001f00:	e2877603 	add	r7, r7, #3145728	; 0x300000
40001f04:	e2866501 	add	r6, r6, #4194304	; 0x400000
40001f08:	e2855605 	add	r5, r5, #5242880	; 0x500000
40001f0c:	e2844606 	add	r4, r4, #6291456	; 0x600000
40001f10:	e28ee607 	add	lr, lr, #7340032	; 0x700000
40001f14:	e28cc502 	add	ip, ip, #8388608	; 0x800000
40001f18:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40001f1c:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40001f20:	e3877b03 	orr	r7, r7, #3072	; 0xc00
40001f24:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40001f28:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40001f2c:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40001f30:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
40001f34:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40001f38:	e3800002 	orr	r0, r0, #2
40001f3c:	e3888002 	orr	r8, r8, #2
40001f40:	e3877002 	orr	r7, r7, #2
40001f44:	e3866002 	orr	r6, r6, #2
40001f48:	e3855002 	orr	r5, r5, #2
40001f4c:	e3844002 	orr	r4, r4, #2
40001f50:	e38ee002 	orr	lr, lr, #2
40001f54:	e38cc002 	orr	ip, ip, #2
40001f58:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40001f5c:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001f60:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001f64:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40001f68:	e263006f 	rsb	r0, r3, #111	; 0x6f
40001f6c:	e5026014 	str	r6, [r2, #-20]	; 0xffffffec
40001f70:	e2822020 	add	r2, r2, #32
40001f74:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40001f78:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40001f7c:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40001f80:	e501c004 	str	ip, [r1, #-4]
40001f84:	1affffcf 	bne	40001ec8 <CoStartMmuAndDCache+0x3c0>
40001f88:	e0810100 	add	r0, r1, r0, lsl #2
40001f8c:	e1a02a03 	lsl	r2, r3, #20
40001f90:	e2833001 	add	r3, r3, #1
40001f94:	e2822311 	add	r2, r2, #1140850688	; 0x44000000
40001f98:	e2822601 	add	r2, r2, #1048576	; 0x100000
40001f9c:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40001fa0:	e3822002 	orr	r2, r2, #2
40001fa4:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001fa8:	e1510000 	cmp	r1, r0
40001fac:	1afffff6 	bne	40001f8c <CoStartMmuAndDCache+0x484>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001fb0:	e3a03d4e 	mov	r3, #4992	; 0x1380
40001fb4:	e300ac0a 	movw	sl, #3082	; 0xc0a
40001fb8:	e3443400 	movt	r3, #17408	; 0x4400
40001fbc:	e3a02a01 	mov	r2, #4096	; 0x1000
40001fc0:	e3442400 	movt	r2, #17408	; 0x4400
40001fc4:	e50b3038 	str	r3, [fp, #-56]	; 0xffffffc8
40001fc8:	e1a0900a 	mov	r9, sl
40001fcc:	e1a0800a 	mov	r8, sl
40001fd0:	e1a0700a 	mov	r7, sl
40001fd4:	e1a0600a 	mov	r6, sl
40001fd8:	e1a0500a 	mov	r5, sl
40001fdc:	e1a0400a 	mov	r4, sl
40001fe0:	e1a0e00a 	mov	lr, sl
40001fe4:	e1a0c00a 	mov	ip, sl
40001fe8:	e1a0000a 	mov	r0, sl
40001fec:	e1a0100a 	mov	r1, sl
40001ff0:	e1a0300a 	mov	r3, sl
40001ff4:	e344ab02 	movt	sl, #19202	; 0x4b02
40001ff8:	e582a2c0 	str	sl, [r2, #704]	; 0x2c0
40001ffc:	e3445b52 	movt	r5, #19282	; 0x4b52
40002000:	e3443bb2 	movt	r3, #19378	; 0x4bb2
40002004:	e300ac0a 	movw	sl, #3082	; 0xc0a
40002008:	e58252d4 	str	r5, [r2, #724]	; 0x2d4
4000200c:	e3444b62 	movt	r4, #19298	; 0x4b62
40002010:	e58232ec 	str	r3, [r2, #748]	; 0x2ec
40002014:	e344abc2 	movt	sl, #19394	; 0x4bc2
40002018:	e3005c0a 	movw	r5, #3082	; 0xc0a
4000201c:	e3003c0a 	movw	r3, #3082	; 0xc0a
40002020:	e58242d8 	str	r4, [r2, #728]	; 0x2d8
40002024:	e3449b12 	movt	r9, #19218	; 0x4b12
40002028:	e582a2f0 	str	sl, [r2, #752]	; 0x2f0
4000202c:	e3448b22 	movt	r8, #19234	; 0x4b22
40002030:	e3447b32 	movt	r7, #19250	; 0x4b32
40002034:	e3446b42 	movt	r6, #19266	; 0x4b42
40002038:	e344eb72 	movt	lr, #19314	; 0x4b72
4000203c:	e344cb82 	movt	ip, #19330	; 0x4b82
40002040:	e3440b92 	movt	r0, #19346	; 0x4b92
40002044:	e3441ba2 	movt	r1, #19362	; 0x4ba2
40002048:	e1a04005 	mov	r4, r5
4000204c:	e1a0a003 	mov	sl, r3
40002050:	e3445c12 	movt	r5, #19474	; 0x4c12
40002054:	e3443c72 	movt	r3, #19570	; 0x4c72
40002058:	e58292c4 	str	r9, [r2, #708]	; 0x2c4
4000205c:	e3009c0a 	movw	r9, #3082	; 0xc0a
40002060:	e58282c8 	str	r8, [r2, #712]	; 0x2c8
40002064:	e1a08009 	mov	r8, r9
40002068:	e58272cc 	str	r7, [r2, #716]	; 0x2cc
4000206c:	e3007c0a 	movw	r7, #3082	; 0xc0a
40002070:	e58262d0 	str	r6, [r2, #720]	; 0x2d0
40002074:	e1a06007 	mov	r6, r7
40002078:	e582e2dc 	str	lr, [r2, #732]	; 0x2dc
4000207c:	e300ec0a 	movw	lr, #3082	; 0xc0a
40002080:	e582c2e0 	str	ip, [r2, #736]	; 0x2e0
40002084:	e1a0c00e 	mov	ip, lr
40002088:	e58202e4 	str	r0, [r2, #740]	; 0x2e4
4000208c:	e3000c0a 	movw	r0, #3082	; 0xc0a
40002090:	e58212e8 	str	r1, [r2, #744]	; 0x2e8
40002094:	e1a01000 	mov	r1, r0
40002098:	e50b3030 	str	r3, [fp, #-48]	; 0xffffffd0
4000209c:	e3449bd2 	movt	r9, #19410	; 0x4bd2
400020a0:	e5825304 	str	r5, [r2, #772]	; 0x304
400020a4:	e3005c0a 	movw	r5, #3082	; 0xc0a
400020a8:	e1a03005 	mov	r3, r5
400020ac:	e3448be2 	movt	r8, #19426	; 0x4be2
400020b0:	e3447bf2 	movt	r7, #19442	; 0x4bf2
400020b4:	e3446c02 	movt	r6, #19458	; 0x4c02
400020b8:	e3444c22 	movt	r4, #19490	; 0x4c22
400020bc:	e344ec32 	movt	lr, #19506	; 0x4c32
400020c0:	e344cc42 	movt	ip, #19522	; 0x4c42
400020c4:	e3440c52 	movt	r0, #19538	; 0x4c52
400020c8:	e3441c62 	movt	r1, #19554	; 0x4c62
400020cc:	e3443ce2 	movt	r3, #19682	; 0x4ce2
400020d0:	e58292f4 	str	r9, [r2, #756]	; 0x2f4
400020d4:	e3009c0a 	movw	r9, #3082	; 0xc0a
400020d8:	e58282f8 	str	r8, [r2, #760]	; 0x2f8
400020dc:	e1a08009 	mov	r8, r9
400020e0:	e58272fc 	str	r7, [r2, #764]	; 0x2fc
400020e4:	e3007c0a 	movw	r7, #3082	; 0xc0a
400020e8:	e5826300 	str	r6, [r2, #768]	; 0x300
400020ec:	e1a06007 	mov	r6, r7
400020f0:	e5824308 	str	r4, [r2, #776]	; 0x308
400020f4:	e344ac82 	movt	sl, #19586	; 0x4c82
400020f8:	e50b3034 	str	r3, [fp, #-52]	; 0xffffffcc
400020fc:	e3449c92 	movt	r9, #19602	; 0x4c92
40002100:	e582e30c 	str	lr, [r2, #780]	; 0x30c
40002104:	e3448ca2 	movt	r8, #19618	; 0x4ca2
40002108:	e582c310 	str	ip, [r2, #784]	; 0x310
4000210c:	e3447cb2 	movt	r7, #19634	; 0x4cb2
40002110:	e5820314 	str	r0, [r2, #788]	; 0x314
40002114:	e3446cc2 	movt	r6, #19650	; 0x4cc2
40002118:	e5821318 	str	r1, [r2, #792]	; 0x318
4000211c:	e3445cd2 	movt	r5, #19666	; 0x4cd2
40002120:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0
40002124:	e300ec0a 	movw	lr, #3082	; 0xc0a
40002128:	e3000c0a 	movw	r0, #3082	; 0xc0a
4000212c:	e3004c0a 	movw	r4, #3082	; 0xc0a
40002130:	e582a320 	str	sl, [r2, #800]	; 0x320
40002134:	e1a0c00e 	mov	ip, lr
40002138:	e582331c 	str	r3, [r2, #796]	; 0x31c
4000213c:	e1a01000 	mov	r1, r0
40002140:	e5829324 	str	r9, [r2, #804]	; 0x324
40002144:	e3009c0a 	movw	r9, #3082	; 0xc0a
40002148:	e5828328 	str	r8, [r2, #808]	; 0x328
4000214c:	e1a0a004 	mov	sl, r4
40002150:	e582732c 	str	r7, [r2, #812]	; 0x32c
40002154:	e1a08009 	mov	r8, r9
40002158:	e5826330 	str	r6, [r2, #816]	; 0x330
4000215c:	e3007c0a 	movw	r7, #3082	; 0xc0a
40002160:	e5825334 	str	r5, [r2, #820]	; 0x334
40002164:	e344ecf2 	movt	lr, #19698	; 0x4cf2
40002168:	e51b3034 	ldr	r3, [fp, #-52]	; 0xffffffcc
4000216c:	e344cd02 	movt	ip, #19714	; 0x4d02
40002170:	e3440d12 	movt	r0, #19730	; 0x4d12
40002174:	e3441d22 	movt	r1, #19746	; 0x4d22
40002178:	e3444d32 	movt	r4, #19762	; 0x4d32
4000217c:	e344ad42 	movt	sl, #19778	; 0x4d42
40002180:	e3449d52 	movt	r9, #19794	; 0x4d52
40002184:	e3448d62 	movt	r8, #19810	; 0x4d62
40002188:	e3447d72 	movt	r7, #19826	; 0x4d72
4000218c:	e5823338 	str	r3, [r2, #824]	; 0x338
40002190:	e582e33c 	str	lr, [r2, #828]	; 0x33c
40002194:	e3a06000 	mov	r6, #0
40002198:	e582c340 	str	ip, [r2, #832]	; 0x340
4000219c:	e5820344 	str	r0, [r2, #836]	; 0x344
400021a0:	e5821348 	str	r1, [r2, #840]	; 0x348
400021a4:	e582434c 	str	r4, [r2, #844]	; 0x34c
400021a8:	e582a350 	str	sl, [r2, #848]	; 0x350
400021ac:	e5829354 	str	r9, [r2, #852]	; 0x354
400021b0:	e5828358 	str	r8, [r2, #856]	; 0x358
400021b4:	e582735c 	str	r7, [r2, #860]	; 0x35c
400021b8:	e51b3038 	ldr	r3, [fp, #-56]	; 0xffffffc8
400021bc:	e1a01a06 	lsl	r1, r6, #20
400021c0:	e2866008 	add	r6, r6, #8
400021c4:	e3560e32 	cmp	r6, #800	; 0x320
400021c8:	e281144d 	add	r1, r1, #1291845632	; 0x4d000000
400021cc:	e1a02003 	mov	r2, r3
400021d0:	e1a08001 	mov	r8, r1
400021d4:	e1a07001 	mov	r7, r1
400021d8:	e1a05001 	mov	r5, r1
400021dc:	e1a04001 	mov	r4, r1
400021e0:	e1a0e001 	mov	lr, r1
400021e4:	e1a0c001 	mov	ip, r1
400021e8:	e1a00001 	mov	r0, r1
400021ec:	e2888609 	add	r8, r8, #9437184	; 0x900000
400021f0:	e2811502 	add	r1, r1, #8388608	; 0x800000
400021f4:	e287760a 	add	r7, r7, #10485760	; 0xa00000
400021f8:	e285560b 	add	r5, r5, #11534336	; 0xb00000
400021fc:	e2844503 	add	r4, r4, #12582912	; 0xc00000
40002200:	e28ee60d 	add	lr, lr, #13631488	; 0xd00000
40002204:	e28cc60e 	add	ip, ip, #14680064	; 0xe00000
40002208:	e280060f 	add	r0, r0, #15728640	; 0xf00000
4000220c:	e3811ec2 	orr	r1, r1, #3104	; 0xc20
40002210:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40002214:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40002218:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
4000221c:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40002220:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40002224:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40002228:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
4000222c:	e3811002 	orr	r1, r1, #2
40002230:	e3888002 	orr	r8, r8, #2
40002234:	e3877002 	orr	r7, r7, #2
40002238:	e3855002 	orr	r5, r5, #2
4000223c:	e3844002 	orr	r4, r4, #2
40002240:	e38ee002 	orr	lr, lr, #2
40002244:	e38cc002 	orr	ip, ip, #2
40002248:	e3800002 	orr	r0, r0, #2
4000224c:	e5031020 	str	r1, [r3, #-32]	; 0xffffffe0
40002250:	f5d3f03c 	pld	[r3, #60]	; 0x3c
40002254:	e503801c 	str	r8, [r3, #-28]	; 0xffffffe4
40002258:	e5037018 	str	r7, [r3, #-24]	; 0xffffffe8
4000225c:	e2661fca 	rsb	r1, r6, #808	; 0x328
40002260:	e5035014 	str	r5, [r3, #-20]	; 0xffffffec
40002264:	e2833020 	add	r3, r3, #32
40002268:	e5034030 	str	r4, [r3, #-48]	; 0xffffffd0
4000226c:	e503e02c 	str	lr, [r3, #-44]	; 0xffffffd4
40002270:	e503c028 	str	ip, [r3, #-40]	; 0xffffffd8
40002274:	e5020004 	str	r0, [r2, #-4]
40002278:	1affffcf 	bne	400021bc <CoStartMmuAndDCache+0x6b4>
4000227c:	e0821101 	add	r1, r2, r1, lsl #2
40002280:	e1a03a06 	lsl	r3, r6, #20
40002284:	e2866001 	add	r6, r6, #1
40002288:	e283344d 	add	r3, r3, #1291845632	; 0x4d000000
4000228c:	e2833502 	add	r3, r3, #8388608	; 0x800000
40002290:	e3833ec2 	orr	r3, r3, #3104	; 0xc20
40002294:	e3833002 	orr	r3, r3, #2
40002298:	e4823004 	str	r3, [r2], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
4000229c:	e1520001 	cmp	r2, r1
400022a0:	1afffff6 	bne	40002280 <CoStartMmuAndDCache+0x778>
400022a4:	e3022020 	movw	r2, #8224	; 0x2020
400022a8:	e3a03000 	mov	r3, #0
400022ac:	e3442400 	movt	r2, #17408	; 0x4400
400022b0:	e30097f8 	movw	r9, #2040	; 0x7f8
400022b4:	e2838001 	add	r8, r3, #1
400022b8:	e2830002 	add	r0, r3, #2
400022bc:	e2837003 	add	r7, r3, #3
400022c0:	e2836004 	add	r6, r3, #4
400022c4:	e2835005 	add	r5, r3, #5
400022c8:	e2834006 	add	r4, r3, #6
400022cc:	e283c007 	add	ip, r3, #7
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400022d0:	e1a0ea03 	lsl	lr, r3, #20
400022d4:	e1a08a08 	lsl	r8, r8, #20
400022d8:	e1a00a00 	lsl	r0, r0, #20
400022dc:	e1a07a07 	lsl	r7, r7, #20
400022e0:	e1a06a06 	lsl	r6, r6, #20
400022e4:	e1a05a05 	lsl	r5, r5, #20
400022e8:	e1a04a04 	lsl	r4, r4, #20
400022ec:	e1a0ca0c 	lsl	ip, ip, #20
400022f0:	e2833008 	add	r3, r3, #8
400022f4:	e2888102 	add	r8, r8, #-2147483648	; 0x80000000
400022f8:	e2800102 	add	r0, r0, #-2147483648	; 0x80000000
400022fc:	e2877102 	add	r7, r7, #-2147483648	; 0x80000000
40002300:	e2866102 	add	r6, r6, #-2147483648	; 0x80000000
40002304:	e2855102 	add	r5, r5, #-2147483648	; 0x80000000
40002308:	e2844102 	add	r4, r4, #-2147483648	; 0x80000000
4000230c:	e28cc102 	add	ip, ip, #-2147483648	; 0x80000000
40002310:	e28ee102 	add	lr, lr, #-2147483648	; 0x80000000
40002314:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40002318:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
4000231c:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40002320:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40002324:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40002328:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
4000232c:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40002330:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40002334:	e1530009 	cmp	r3, r9
40002338:	e3800002 	orr	r0, r0, #2
4000233c:	e1a01002 	mov	r1, r2
40002340:	e3888002 	orr	r8, r8, #2
40002344:	e3877002 	orr	r7, r7, #2
40002348:	e3866002 	orr	r6, r6, #2
4000234c:	e3855002 	orr	r5, r5, #2
40002350:	e3844002 	orr	r4, r4, #2
40002354:	e38cc002 	orr	ip, ip, #2
40002358:	e38ee002 	orr	lr, lr, #2
4000235c:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40002360:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40002364:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40002368:	e2630b02 	rsb	r0, r3, #2048	; 0x800
4000236c:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40002370:	e2822020 	add	r2, r2, #32
40002374:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40002378:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
4000237c:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40002380:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40002384:	e501c004 	str	ip, [r1, #-4]
40002388:	1affffc9 	bne	400022b4 <CoStartMmuAndDCache+0x7ac>
4000238c:	e2800e7f 	add	r0, r0, #2032	; 0x7f0
40002390:	e2800008 	add	r0, r0, #8
40002394:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40002398:	e2833001 	add	r3, r3, #1
4000239c:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400023a0:	e2822102 	add	r2, r2, #-2147483648	; 0x80000000
400023a4:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
400023a8:	e3822002 	orr	r2, r2, #2
400023ac:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400023b0:	1afffff7 	bne	40002394 <CoStartMmuAndDCache+0x88c>
	SetTransTable(LCD_FB41_START_ADDR, LCD_FB_END_ADDR-1,     LCD_FB41_START_ADDR, RW_WT);

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
400023b4:	e3a00048 	mov	r0, #72	; 0x48
400023b8:	e3440400 	movt	r0, #17408	; 0x4400
400023bc:	eb001295 	bl	40006e18 <CoSetTTBase>
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
400023c0:	e3050551 	movw	r0, #21841	; 0x5551
400023c4:	e3450555 	movt	r0, #21845	; 0x5555
400023c8:	eb00129a 	bl	40006e38 <CoSetDomain>
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();

	CoTTSet_L1();

	CoEnableMmu();
400023cc:	eb001271 	bl	40006d98 <CoEnableMmu>
	CoEnableICache();
400023d0:	eb00121f 	bl	40006c54 <CoEnableICache>
	CoEnableDCache();
400023d4:	eb00122c 	bl	40006c8c <CoEnableDCache>
	CoEnableBranchPrediction();
}
400023d8:	e24bd028 	sub	sp, fp, #40	; 0x28
400023dc:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
	CoTTSet_L1();

	CoEnableMmu();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
400023e0:	ea00127c 	b	40006dd8 <CoEnableBranchPrediction>

400023e4 <CoInitMmuAndL1L2Cache>:
}

void CoInitMmuAndL1L2Cache(void)
{
400023e4:	e1a0c00d 	mov	ip, sp
400023e8:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
400023ec:	e24cb004 	sub	fp, ip, #4
	int i, j;

	CoDisableICache();
400023f0:	eb00121e 	bl	40006c70 <CoDisableICache>
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
400023f4:	e3a06000 	mov	r6, #0
void CoInitMmuAndL1L2Cache(void)
{
	int i, j;

	CoDisableICache();
	CoDisableDCache();
400023f8:	eb001227 	bl	40006c9c <CoDisableDCache>
	CoDisableMmu();
400023fc:	eb001269 	bl	40006da8 <CoDisableMmu>
40002400:	e1a05f06 	lsl	r5, r6, #30
	CoEnableDCache();
	CoEnableBranchPrediction();
}

void CoInitMmuAndL1L2Cache(void)
{
40002404:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40002408:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
4000240c:	e2844001 	add	r4, r4, #1
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40002410:	eb001298 	bl	40006e78 <CoInvalidateDCacheIndex>
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40002414:	e3540c01 	cmp	r4, #256	; 0x100
40002418:	1afffffa 	bne	40002408 <CoInitMmuAndL1L2Cache+0x24>

	CoDisableICache();
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
4000241c:	e2866001 	add	r6, r6, #1
40002420:	e3560004 	cmp	r6, #4
40002424:	1afffff5 	bne	40002400 <CoInitMmuAndL1L2Cache+0x1c>
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40002428:	eb001287 	bl	40006e4c <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
4000242c:	eb001204 	bl	40006c44 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40002430:	e3a01000 	mov	r1, #0
40002434:	e3e00014 	mvn	r0, #20
40002438:	e1a02001 	mov	r2, r1
4000243c:	e1a03001 	mov	r3, r1
40002440:	eb0011e7 	bl	40006be4 <exynos_smc>

	CoInvalidateICache();
	L2C_Disable();

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0INVALL, 0, 0, 0);
40002444:	e3a01000 	mov	r1, #0
40002448:	e3e00017 	mvn	r0, #23
4000244c:	e1a02001 	mov	r2, r1
40002450:	e1a03001 	mov	r3, r1
40002454:	eb0011e2 	bl	40006be4 <exynos_smc>
#else
	L2C_Invalidate_All();
#endif

	CoInvalidateMainTlb();
40002458:	eb0012ab 	bl	40006f0c <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
4000245c:	eb001261 	bl	40006de8 <CoDisableBranchPrediction>

	CoTTSet_L1L2();
40002460:	ebfff961 	bl	400009ec <CoTTSet_L1L2>

	CoEnableMmu();
40002464:	eb00124b 	bl	40006d98 <CoEnableMmu>
}

void L2C_Enable(void)
{
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40002468:	e3a03007 	mov	r3, #7
4000246c:	e3e00015 	mvn	r0, #21
40002470:	e3443100 	movt	r3, #16640	; 0x4100
40002474:	e3a01e11 	mov	r1, #272	; 0x110
40002478:	e3a02e12 	mov	r2, #288	; 0x120
4000247c:	eb0011d8 	bl	40006be4 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
40002480:	e3a01000 	mov	r1, #0
40002484:	e3a02001 	mov	r2, #1
40002488:	e1a03001 	mov	r3, r1
4000248c:	e3472e47 	movt	r2, #32327	; 0x7e47
40002490:	e3e00016 	mvn	r0, #22
40002494:	eb0011d2 	bl	40006be4 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
40002498:	e3a02000 	mov	r2, #0
4000249c:	e3e00014 	mvn	r0, #20
400024a0:	e1a03002 	mov	r3, r2
400024a4:	e3a01001 	mov	r1, #1
400024a8:	eb0011cd 	bl	40006be4 <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
400024ac:	eb0011e0 	bl	40006c34 <CoEnableL2PrefetchHint>

	CoTTSet_L1L2();

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
400024b0:	eb0011e7 	bl	40006c54 <CoEnableICache>
	CoEnableDCache();
400024b4:	eb0011f4 	bl	40006c8c <CoEnableDCache>
	CoEnableBranchPrediction();
}
400024b8:	e24bd01c 	sub	sp, fp, #28
400024bc:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
400024c0:	ea001244 	b	40006dd8 <CoEnableBranchPrediction>

400024c4 <CoStartMmuAndL1L2Cache>:
}

void CoStartMmuAndL1L2Cache(void)
{
400024c4:	e1a0c00d 	mov	ip, sp
400024c8:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
400024cc:	e24cb004 	sub	fp, ip, #4
	int i, j;
	
	CoDisableICache();
400024d0:	eb0011e6 	bl	40006c70 <CoDisableICache>
	CoDisableDCache();

	for(i=0;i<4;i++)
400024d4:	e3a06000 	mov	r6, #0
void CoStartMmuAndL1L2Cache(void)
{
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();
400024d8:	eb0011ef 	bl	40006c9c <CoDisableDCache>
400024dc:	e1a05f06 	lsl	r5, r6, #30
	CoEnableDCache();
	CoEnableBranchPrediction();
}

void CoStartMmuAndL1L2Cache(void)
{
400024e0:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
400024e4:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
400024e8:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
400024ec:	eb001275 	bl	40006ec8 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
400024f0:	e3540c01 	cmp	r4, #256	; 0x100
400024f4:	1afffffa 	bne	400024e4 <CoStartMmuAndL1L2Cache+0x20>
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
400024f8:	e2866001 	add	r6, r6, #1
400024fc:	e3560004 	cmp	r6, #4
40002500:	1afffff5 	bne	400024dc <CoStartMmuAndL1L2Cache+0x18>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40002504:	eb001250 	bl	40006e4c <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40002508:	eb0011cd 	bl	40006c44 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
4000250c:	e3a01000 	mov	r1, #0
40002510:	e3e00014 	mvn	r0, #20
40002514:	e1a02001 	mov	r2, r1
40002518:	e1a03001 	mov	r3, r1
4000251c:	eb0011b0 	bl	40006be4 <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40002520:	e3a03a02 	mov	r3, #8192	; 0x2000
40002524:	e30f1fff 	movw	r1, #65535	; 0xffff
40002528:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
4000252c:	e1a02003 	mov	r2, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40002530:	e58317fc 	str	r1, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40002534:	e59247fc 	ldr	r4, [r2, #2044]	; 0x7fc
40002538:	e3a03a02 	mov	r3, #8192	; 0x2000
4000253c:	e3413050 	movt	r3, #4176	; 0x1050
40002540:	e3540000 	cmp	r4, #0
40002544:	1afffffa 	bne	40002534 <CoStartMmuAndL1L2Cache+0x70>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40002548:	e5834730 	str	r4, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
4000254c:	eb001215 	bl	40006da8 <CoDisableMmu>
	CoInvalidateMainTlb();
40002550:	eb00126d 	bl	40006f0c <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40002554:	eb001223 	bl	40006de8 <CoDisableBranchPrediction>

	CoTTSet_L1L2();
40002558:	ebfff923 	bl	400009ec <CoTTSet_L1L2>

	CoEnableMmu();
4000255c:	eb00120d 	bl	40006d98 <CoEnableMmu>
}

void L2C_Enable(void)
{
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40002560:	e3a03007 	mov	r3, #7
40002564:	e3e00015 	mvn	r0, #21
40002568:	e3443100 	movt	r3, #16640	; 0x4100
4000256c:	e3a01e11 	mov	r1, #272	; 0x110
40002570:	e3a02e12 	mov	r2, #288	; 0x120
40002574:	eb00119a 	bl	40006be4 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
40002578:	e3a02001 	mov	r2, #1
4000257c:	e1a01004 	mov	r1, r4
40002580:	e1a03004 	mov	r3, r4
40002584:	e3e00016 	mvn	r0, #22
40002588:	e3472e47 	movt	r2, #32327	; 0x7e47
4000258c:	eb001194 	bl	40006be4 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
40002590:	e1a02004 	mov	r2, r4
40002594:	e3e00014 	mvn	r0, #20
40002598:	e1a03004 	mov	r3, r4
4000259c:	e3a01001 	mov	r1, #1
400025a0:	eb00118f 	bl	40006be4 <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
400025a4:	eb0011a2 	bl	40006c34 <CoEnableL2PrefetchHint>

	CoTTSet_L1L2();

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
400025a8:	eb0011a9 	bl	40006c54 <CoEnableICache>
	CoEnableDCache();
400025ac:	eb0011b6 	bl	40006c8c <CoEnableDCache>
	CoEnableBranchPrediction();
}
400025b0:	e24bd01c 	sub	sp, fp, #28
400025b4:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
400025b8:	ea001206 	b	40006dd8 <CoEnableBranchPrediction>

400025bc <CoTTSet_L1L2_app1>:
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(0<<6)|(1<<3)|(0<<1)|(1<<0)); //WT_WBWA
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

void CoTTSet_L1L2_app1(void)
{
400025bc:	e3a02020 	mov	r2, #32
400025c0:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400025c4:	e3a03000 	mov	r3, #0
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(0<<6)|(1<<3)|(0<<1)|(1<<0)); //WT_WBWA
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

void CoTTSet_L1L2_app1(void)
{
400025c8:	e24dd024 	sub	sp, sp, #36	; 0x24
400025cc:	e3442408 	movt	r2, #17416	; 0x4408
400025d0:	e2839001 	add	r9, r3, #1
400025d4:	e2830002 	add	r0, r3, #2
400025d8:	e2838003 	add	r8, r3, #3
400025dc:	e2837004 	add	r7, r3, #4
400025e0:	e2836005 	add	r6, r3, #5
400025e4:	e2835006 	add	r5, r3, #6
400025e8:	e283c007 	add	ip, r3, #7

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400025ec:	e1a04a03 	lsl	r4, r3, #20
400025f0:	e1a09a09 	lsl	r9, r9, #20
400025f4:	e1a00a00 	lsl	r0, r0, #20
400025f8:	e1a08a08 	lsl	r8, r8, #20
400025fc:	e1a07a07 	lsl	r7, r7, #20
40002600:	e1a06a06 	lsl	r6, r6, #20
40002604:	e1a05a05 	lsl	r5, r5, #20
40002608:	e1a0ca0c 	lsl	ip, ip, #20
4000260c:	e2833008 	add	r3, r3, #8
40002610:	e3899ec2 	orr	r9, r9, #3104	; 0xc20
40002614:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40002618:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
4000261c:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40002620:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40002624:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40002628:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
4000262c:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40002630:	e35300c8 	cmp	r3, #200	; 0xc8
40002634:	e3800002 	orr	r0, r0, #2
40002638:	e1a01002 	mov	r1, r2
4000263c:	e3899002 	orr	r9, r9, #2
40002640:	e3888002 	orr	r8, r8, #2
40002644:	e3877002 	orr	r7, r7, #2
40002648:	e3866002 	orr	r6, r6, #2
4000264c:	e3855002 	orr	r5, r5, #2
40002650:	e38cc002 	orr	ip, ip, #2
40002654:	e3844002 	orr	r4, r4, #2
40002658:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
4000265c:	f5d2f044 	pld	[r2, #68]	; 0x44
40002660:	e502901c 	str	r9, [r2, #-28]	; 0xffffffe4
40002664:	e26300ce 	rsb	r0, r3, #206	; 0xce
40002668:	e5028014 	str	r8, [r2, #-20]	; 0xffffffec
4000266c:	e2822020 	add	r2, r2, #32
40002670:	e5027030 	str	r7, [r2, #-48]	; 0xffffffd0
40002674:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
40002678:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
4000267c:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
40002680:	e501c004 	str	ip, [r1, #-4]
40002684:	1affffd1 	bne	400025d0 <CoTTSet_L1L2_app1+0x14>
40002688:	e0810100 	add	r0, r1, r0, lsl #2
4000268c:	e1a02a03 	lsl	r2, r3, #20
40002690:	e2833001 	add	r3, r3, #1
40002694:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40002698:	e3822002 	orr	r2, r2, #2
4000269c:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400026a0:	e1510000 	cmp	r1, r0
400026a4:	1afffff8 	bne	4000268c <CoTTSet_L1L2_app1+0xd0>
400026a8:	e3a02fd6 	mov	r2, #856	; 0x358
400026ac:	e3a03000 	mov	r3, #0
400026b0:	e3442408 	movt	r2, #17416	; 0x4408
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400026b4:	e1a00a03 	lsl	r0, r3, #20
400026b8:	e2833008 	add	r3, r3, #8
400026bc:	e3530070 	cmp	r3, #112	; 0x70
400026c0:	e1a09000 	mov	r9, r0
400026c4:	e1a08000 	mov	r8, r0
400026c8:	e1a07000 	mov	r7, r0
400026cc:	e1a06000 	mov	r6, r0
400026d0:	e1a05000 	mov	r5, r0
400026d4:	e1a04000 	mov	r4, r0
400026d8:	e1a0c000 	mov	ip, r0
400026dc:	e28996cf 	add	r9, r9, #217055232	; 0xcf00000
400026e0:	e28006ce 	add	r0, r0, #216006656	; 0xce00000
400026e4:	e288840d 	add	r8, r8, #218103808	; 0xd000000
400026e8:	e28776d1 	add	r7, r7, #219152384	; 0xd100000
400026ec:	e28666d2 	add	r6, r6, #220200960	; 0xd200000
400026f0:	e28556d3 	add	r5, r5, #221249536	; 0xd300000
400026f4:	e2844535 	add	r4, r4, #222298112	; 0xd400000
400026f8:	e28cc6d5 	add	ip, ip, #223346688	; 0xd500000
400026fc:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40002700:	e3899b03 	orr	r9, r9, #3072	; 0xc00
40002704:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40002708:	e3877b03 	orr	r7, r7, #3072	; 0xc00
4000270c:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40002710:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40002714:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40002718:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
4000271c:	e3800002 	orr	r0, r0, #2
40002720:	e1a01002 	mov	r1, r2
40002724:	e3899002 	orr	r9, r9, #2
40002728:	e3888002 	orr	r8, r8, #2
4000272c:	e3877002 	orr	r7, r7, #2
40002730:	e3866002 	orr	r6, r6, #2
40002734:	e3855002 	orr	r5, r5, #2
40002738:	e3844002 	orr	r4, r4, #2
4000273c:	e38cc002 	orr	ip, ip, #2
40002740:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40002744:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40002748:	e502901c 	str	r9, [r2, #-28]	; 0xffffffe4
4000274c:	e2630072 	rsb	r0, r3, #114	; 0x72
40002750:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
40002754:	e2822020 	add	r2, r2, #32
40002758:	e5027034 	str	r7, [r2, #-52]	; 0xffffffcc
4000275c:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40002760:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40002764:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40002768:	e501c004 	str	ip, [r1, #-4]
4000276c:	1affffd0 	bne	400026b4 <CoTTSet_L1L2_app1+0xf8>
40002770:	e2800070 	add	r0, r0, #112	; 0x70
40002774:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40002778:	e2833001 	add	r3, r3, #1
4000277c:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40002780:	e28226ce 	add	r2, r2, #216006656	; 0xce00000
40002784:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40002788:	e3822002 	orr	r2, r2, #2
4000278c:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40002790:	1afffff7 	bne	40002774 <CoTTSet_L1L2_app1+0x1b8>
40002794:	e3a02e52 	mov	r2, #1312	; 0x520
40002798:	e3a03000 	mov	r3, #0
4000279c:	e3442408 	movt	r2, #17416	; 0x4408
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400027a0:	e1a05a03 	lsl	r5, r3, #20
400027a4:	e2830001 	add	r0, r3, #1
400027a8:	e2839002 	add	r9, r3, #2
400027ac:	e1a00a00 	lsl	r0, r0, #20
400027b0:	e2838003 	add	r8, r3, #3
400027b4:	e1a09a09 	lsl	r9, r9, #20
400027b8:	e2837005 	add	r7, r3, #5
400027bc:	e1a08a08 	lsl	r8, r8, #20
400027c0:	e2836006 	add	r6, r3, #6
400027c4:	e1a07a07 	lsl	r7, r7, #20
400027c8:	e283c007 	add	ip, r3, #7
400027cc:	e1a06a06 	lsl	r6, r6, #20
400027d0:	e1a0ca0c 	lsl	ip, ip, #20
400027d4:	e1a04005 	mov	r4, r5
400027d8:	e2833008 	add	r3, r3, #8
400027dc:	e2800305 	add	r0, r0, #335544320	; 0x14000000
400027e0:	e2899305 	add	r9, r9, #335544320	; 0x14000000
400027e4:	e2888305 	add	r8, r8, #335544320	; 0x14000000
400027e8:	e2877305 	add	r7, r7, #335544320	; 0x14000000
400027ec:	e2866305 	add	r6, r6, #335544320	; 0x14000000
400027f0:	e28cc305 	add	ip, ip, #335544320	; 0x14000000
400027f4:	e2855305 	add	r5, r5, #335544320	; 0x14000000
400027f8:	e2844551 	add	r4, r4, #339738624	; 0x14400000
400027fc:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40002800:	e3899ec2 	orr	r9, r9, #3104	; 0xc20
40002804:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40002808:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
4000280c:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40002810:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40002814:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40002818:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
4000281c:	e3530fae 	cmp	r3, #696	; 0x2b8
40002820:	e3800002 	orr	r0, r0, #2
40002824:	e1a01002 	mov	r1, r2
40002828:	e3899002 	orr	r9, r9, #2
4000282c:	e3888002 	orr	r8, r8, #2
40002830:	e3877002 	orr	r7, r7, #2
40002834:	e3866002 	orr	r6, r6, #2
40002838:	e38cc002 	orr	ip, ip, #2
4000283c:	e3855002 	orr	r5, r5, #2
40002840:	e3844002 	orr	r4, r4, #2
40002844:	e502001c 	str	r0, [r2, #-28]	; 0xffffffe4
40002848:	f5d2f03c 	pld	[r2, #60]	; 0x3c
4000284c:	e5029018 	str	r9, [r2, #-24]	; 0xffffffe8
40002850:	e2630d0b 	rsb	r0, r3, #704	; 0x2c0
40002854:	e5028014 	str	r8, [r2, #-20]	; 0xffffffec
40002858:	e2822020 	add	r2, r2, #32
4000285c:	e502702c 	str	r7, [r2, #-44]	; 0xffffffd4
40002860:	e5026028 	str	r6, [r2, #-40]	; 0xffffffd8
40002864:	e5025040 	str	r5, [r2, #-64]	; 0xffffffc0
40002868:	e5024030 	str	r4, [r2, #-48]	; 0xffffffd0
4000286c:	e501c004 	str	ip, [r1, #-4]
40002870:	1affffca 	bne	400027a0 <CoTTSet_L1L2_app1+0x1e4>
40002874:	e2800fae 	add	r0, r0, #696	; 0x2b8
40002878:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
4000287c:	e2833001 	add	r3, r3, #1
40002880:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40002884:	e2822305 	add	r2, r2, #335544320	; 0x14000000
40002888:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
4000288c:	e3822002 	orr	r2, r2, #2
40002890:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40002894:	1afffff7 	bne	40002878 <CoTTSet_L1L2_app1+0x2bc>
40002898:	e3a03a01 	mov	r3, #4096	; 0x1000
4000289c:	e3a00c11 	mov	r0, #4352	; 0x1100
400028a0:	e3443408 	movt	r3, #17416	; 0x4408
400028a4:	e3440408 	movt	r0, #17416	; 0x4408
400028a8:	e3a02000 	mov	r2, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400028ac:	e1a01a02 	lsl	r1, r2, #20
400028b0:	e2822001 	add	r2, r2, #1
400028b4:	e2811101 	add	r1, r1, #1073741824	; 0x40000000
400028b8:	e3811b97 	orr	r1, r1, #154624	; 0x25c00
400028bc:	e381100a 	orr	r1, r1, #10
400028c0:	e4831004 	str	r1, [r3], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400028c4:	e1530000 	cmp	r3, r0
400028c8:	1afffff7 	bne	400028ac <CoTTSet_L1L2_app1+0x2f0>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400028cc:	e3a03a01 	mov	r3, #4096	; 0x1000
400028d0:	e3052c0a 	movw	r2, #23562	; 0x5c0a
400028d4:	e3443408 	movt	r3, #17416	; 0x4408
400028d8:	e3442402 	movt	r2, #17410	; 0x4402
400028dc:	e3011124 	movw	r1, #4388	; 0x1124
400028e0:	e5832100 	str	r2, [r3, #256]	; 0x100
400028e4:	e3441408 	movt	r1, #17416	; 0x4408
400028e8:	e3a03000 	mov	r3, #0
400028ec:	e1a09a03 	lsl	r9, r3, #20
400028f0:	e2833008 	add	r3, r3, #8
400028f4:	e3530068 	cmp	r3, #104	; 0x68
400028f8:	e2899311 	add	r9, r9, #1140850688	; 0x44000000
400028fc:	e1a08001 	mov	r8, r1
40002900:	e1a07009 	mov	r7, r9
40002904:	e1a06009 	mov	r6, r9
40002908:	e1a05009 	mov	r5, r9
4000290c:	e1a04009 	mov	r4, r9
40002910:	e1a0c009 	mov	ip, r9
40002914:	e1a00009 	mov	r0, r9
40002918:	e1a02009 	mov	r2, r9
4000291c:	e2877602 	add	r7, r7, #2097152	; 0x200000
40002920:	e2899601 	add	r9, r9, #1048576	; 0x100000
40002924:	e2866603 	add	r6, r6, #3145728	; 0x300000
40002928:	e2855501 	add	r5, r5, #4194304	; 0x400000
4000292c:	e2844605 	add	r4, r4, #5242880	; 0x500000
40002930:	e28cc606 	add	ip, ip, #6291456	; 0x600000
40002934:	e2800607 	add	r0, r0, #7340032	; 0x700000
40002938:	e2822502 	add	r2, r2, #8388608	; 0x800000
4000293c:	e3899b97 	orr	r9, r9, #154624	; 0x25c00
40002940:	e3877b97 	orr	r7, r7, #154624	; 0x25c00
40002944:	e3866b97 	orr	r6, r6, #154624	; 0x25c00
40002948:	e3855b97 	orr	r5, r5, #154624	; 0x25c00
4000294c:	e3844b97 	orr	r4, r4, #154624	; 0x25c00
40002950:	e38ccb97 	orr	ip, ip, #154624	; 0x25c00
40002954:	e3800b97 	orr	r0, r0, #154624	; 0x25c00
40002958:	e3822b97 	orr	r2, r2, #154624	; 0x25c00
4000295c:	e389900a 	orr	r9, r9, #10
40002960:	e387700a 	orr	r7, r7, #10
40002964:	e386600a 	orr	r6, r6, #10
40002968:	e385500a 	orr	r5, r5, #10
4000296c:	e384400a 	orr	r4, r4, #10
40002970:	e38cc00a 	orr	ip, ip, #10
40002974:	e380000a 	orr	r0, r0, #10
40002978:	e382200a 	orr	r2, r2, #10
4000297c:	e5019020 	str	r9, [r1, #-32]	; 0xffffffe0
40002980:	f5d1f03c 	pld	[r1, #60]	; 0x3c
40002984:	e501701c 	str	r7, [r1, #-28]	; 0xffffffe4
40002988:	e5016018 	str	r6, [r1, #-24]	; 0xffffffe8
4000298c:	e263906f 	rsb	r9, r3, #111	; 0x6f
40002990:	e5015014 	str	r5, [r1, #-20]	; 0xffffffec
40002994:	e2811020 	add	r1, r1, #32
40002998:	e5014030 	str	r4, [r1, #-48]	; 0xffffffd0
4000299c:	e501c02c 	str	ip, [r1, #-44]	; 0xffffffd4
400029a0:	e5010028 	str	r0, [r1, #-40]	; 0xffffffd8
400029a4:	e5082004 	str	r2, [r8, #-4]
400029a8:	1affffcf 	bne	400028ec <CoTTSet_L1L2_app1+0x330>
400029ac:	e0880109 	add	r0, r8, r9, lsl #2
400029b0:	e1a02008 	mov	r2, r8
400029b4:	e1a01a03 	lsl	r1, r3, #20
400029b8:	e2833001 	add	r3, r3, #1
400029bc:	e2811311 	add	r1, r1, #1140850688	; 0x44000000
400029c0:	e2811601 	add	r1, r1, #1048576	; 0x100000
400029c4:	e3811b97 	orr	r1, r1, #154624	; 0x25c00
400029c8:	e381100a 	orr	r1, r1, #10
400029cc:	e4821004 	str	r1, [r2], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400029d0:	e1520000 	cmp	r2, r0
400029d4:	1afffff6 	bne	400029b4 <CoTTSet_L1L2_app1+0x3f8>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400029d8:	e3004c0a 	movw	r4, #3082	; 0xc0a
400029dc:	e3a02d4e 	mov	r2, #4992	; 0x1380
400029e0:	e1a05004 	mov	r5, r4
400029e4:	e3442408 	movt	r2, #17416	; 0x4408
400029e8:	e3a01a01 	mov	r1, #4096	; 0x1000
400029ec:	e58d2004 	str	r2, [sp, #4]
400029f0:	e3441408 	movt	r1, #17416	; 0x4408
400029f4:	e1a02004 	mov	r2, r4
400029f8:	e3445b92 	movt	r5, #19346	; 0x4b92
400029fc:	e1a0a004 	mov	sl, r4
40002a00:	e58152e4 	str	r5, [r1, #740]	; 0x2e4
40002a04:	e1a0c004 	mov	ip, r4
40002a08:	e1a09004 	mov	r9, r4
40002a0c:	e1a00004 	mov	r0, r4
40002a10:	e1a08004 	mov	r8, r4
40002a14:	e1a03004 	mov	r3, r4
40002a18:	e1a07004 	mov	r7, r4
40002a1c:	e1a06004 	mov	r6, r4
40002a20:	e3442ba2 	movt	r2, #19362	; 0x4ba2
40002a24:	e3444b02 	movt	r4, #19202	; 0x4b02
40002a28:	e3005c0a 	movw	r5, #3082	; 0xc0a
40002a2c:	e58142c0 	str	r4, [r1, #704]	; 0x2c0
40002a30:	e58122e8 	str	r2, [r1, #744]	; 0x2e8
40002a34:	e3004c0a 	movw	r4, #3082	; 0xc0a
40002a38:	e1a02005 	mov	r2, r5
40002a3c:	e344ab12 	movt	sl, #19218	; 0x4b12
40002a40:	e344cb22 	movt	ip, #19234	; 0x4b22
40002a44:	e3449b32 	movt	r9, #19250	; 0x4b32
40002a48:	e3440b42 	movt	r0, #19266	; 0x4b42
40002a4c:	e3448b52 	movt	r8, #19282	; 0x4b52
40002a50:	e3443b62 	movt	r3, #19298	; 0x4b62
40002a54:	e3447b72 	movt	r7, #19314	; 0x4b72
40002a58:	e3446b82 	movt	r6, #19330	; 0x4b82
40002a5c:	e3444bb2 	movt	r4, #19378	; 0x4bb2
40002a60:	e3442c52 	movt	r2, #19538	; 0x4c52
40002a64:	e581a2c4 	str	sl, [r1, #708]	; 0x2c4
40002a68:	e581c2c8 	str	ip, [r1, #712]	; 0x2c8
40002a6c:	e300ac0a 	movw	sl, #3082	; 0xc0a
40002a70:	e58192cc 	str	r9, [r1, #716]	; 0x2cc
40002a74:	e1a0c00a 	mov	ip, sl
40002a78:	e58102d0 	str	r0, [r1, #720]	; 0x2d0
40002a7c:	e344abc2 	movt	sl, #19394	; 0x4bc2
40002a80:	e58182d4 	str	r8, [r1, #724]	; 0x2d4
40002a84:	e344cbd2 	movt	ip, #19410	; 0x4bd2
40002a88:	e58132d8 	str	r3, [r1, #728]	; 0x2d8
40002a8c:	e3009c0a 	movw	r9, #3082	; 0xc0a
40002a90:	e58172dc 	str	r7, [r1, #732]	; 0x2dc
40002a94:	e1a00009 	mov	r0, r9
40002a98:	e58162e0 	str	r6, [r1, #736]	; 0x2e0
40002a9c:	e3449be2 	movt	r9, #19426	; 0x4be2
40002aa0:	e58d2008 	str	r2, [sp, #8]
40002aa4:	e3440bf2 	movt	r0, #19442	; 0x4bf2
40002aa8:	e58142ec 	str	r4, [r1, #748]	; 0x2ec
40002aac:	e3004c0a 	movw	r4, #3082	; 0xc0a
40002ab0:	e1a02004 	mov	r2, r4
40002ab4:	e581a2f0 	str	sl, [r1, #752]	; 0x2f0
40002ab8:	e3442c72 	movt	r2, #19570	; 0x4c72
40002abc:	e3008c0a 	movw	r8, #3082	; 0xc0a
40002ac0:	e58d200c 	str	r2, [sp, #12]
40002ac4:	e1a03008 	mov	r3, r8
40002ac8:	e581c2f4 	str	ip, [r1, #756]	; 0x2f4
40002acc:	e300cc0a 	movw	ip, #3082	; 0xc0a
40002ad0:	e1a0200c 	mov	r2, ip
40002ad4:	e58192f8 	str	r9, [r1, #760]	; 0x2f8
40002ad8:	e3442c92 	movt	r2, #19602	; 0x4c92
40002adc:	e3448c02 	movt	r8, #19458	; 0x4c02
40002ae0:	e58d2010 	str	r2, [sp, #16]
40002ae4:	e3443c12 	movt	r3, #19474	; 0x4c12
40002ae8:	e58102fc 	str	r0, [r1, #764]	; 0x2fc
40002aec:	e3000c0a 	movw	r0, #3082	; 0xc0a
40002af0:	e1a02000 	mov	r2, r0
40002af4:	e5818300 	str	r8, [r1, #768]	; 0x300
40002af8:	e3442cb2 	movt	r2, #19634	; 0x4cb2
40002afc:	e3007c0a 	movw	r7, #3082	; 0xc0a
40002b00:	e58d2014 	str	r2, [sp, #20]
40002b04:	e1a06007 	mov	r6, r7
40002b08:	e5813304 	str	r3, [r1, #772]	; 0x304
40002b0c:	e3003c0a 	movw	r3, #3082	; 0xc0a
40002b10:	e1a02003 	mov	r2, r3
40002b14:	e3447c22 	movt	r7, #19490	; 0x4c22
40002b18:	e3442cd2 	movt	r2, #19666	; 0x4cd2
40002b1c:	e5817308 	str	r7, [r1, #776]	; 0x308
40002b20:	e3446c32 	movt	r6, #19506	; 0x4c32
40002b24:	e58d2018 	str	r2, [sp, #24]
40002b28:	e3445c42 	movt	r5, #19522	; 0x4c42
40002b2c:	e3002c0a 	movw	r2, #3082	; 0xc0a
40002b30:	e581630c 	str	r6, [r1, #780]	; 0x30c
40002b34:	e1a0a002 	mov	sl, r2
40002b38:	e5815310 	str	r5, [r1, #784]	; 0x310
40002b3c:	e3442ce2 	movt	r2, #19682	; 0x4ce2
40002b40:	e58d201c 	str	r2, [sp, #28]
40002b44:	e3444c62 	movt	r4, #19554	; 0x4c62
40002b48:	e59d2008 	ldr	r2, [sp, #8]
40002b4c:	e344cc82 	movt	ip, #19586	; 0x4c82
40002b50:	e5814318 	str	r4, [r1, #792]	; 0x318
40002b54:	e3440ca2 	movt	r0, #19618	; 0x4ca2
40002b58:	e3443cc2 	movt	r3, #19650	; 0x4cc2
40002b5c:	e3009c0a 	movw	r9, #3082	; 0xc0a
40002b60:	e5812314 	str	r2, [r1, #788]	; 0x314
40002b64:	e3007c0a 	movw	r7, #3082	; 0xc0a
40002b68:	e59d200c 	ldr	r2, [sp, #12]
40002b6c:	e3005c0a 	movw	r5, #3082	; 0xc0a
40002b70:	e1a08009 	mov	r8, r9
40002b74:	e1a06007 	mov	r6, r7
40002b78:	e1a04005 	mov	r4, r5
40002b7c:	e344acf2 	movt	sl, #19698	; 0x4cf2
40002b80:	e581231c 	str	r2, [r1, #796]	; 0x31c
40002b84:	e3449d02 	movt	r9, #19714	; 0x4d02
40002b88:	e581c320 	str	ip, [r1, #800]	; 0x320
40002b8c:	e300cc0a 	movw	ip, #3082	; 0xc0a
40002b90:	e59d2010 	ldr	r2, [sp, #16]
40002b94:	e3448d12 	movt	r8, #19730	; 0x4d12
40002b98:	e5810328 	str	r0, [r1, #808]	; 0x328
40002b9c:	e1a0000c 	mov	r0, ip
40002ba0:	e3447d22 	movt	r7, #19746	; 0x4d22
40002ba4:	e3446d32 	movt	r6, #19762	; 0x4d32
40002ba8:	e5812324 	str	r2, [r1, #804]	; 0x324
40002bac:	e3445d42 	movt	r5, #19778	; 0x4d42
40002bb0:	e59d2014 	ldr	r2, [sp, #20]
40002bb4:	e3444d52 	movt	r4, #19794	; 0x4d52
40002bb8:	e5813330 	str	r3, [r1, #816]	; 0x330
40002bbc:	e344cd62 	movt	ip, #19810	; 0x4d62
40002bc0:	e3440d72 	movt	r0, #19826	; 0x4d72
40002bc4:	e581232c 	str	r2, [r1, #812]	; 0x32c
40002bc8:	e59d3018 	ldr	r3, [sp, #24]
40002bcc:	e5813334 	str	r3, [r1, #820]	; 0x334
40002bd0:	e3a03000 	mov	r3, #0
40002bd4:	e59d201c 	ldr	r2, [sp, #28]
40002bd8:	e581a33c 	str	sl, [r1, #828]	; 0x33c
40002bdc:	e5819340 	str	r9, [r1, #832]	; 0x340
40002be0:	e5812338 	str	r2, [r1, #824]	; 0x338
40002be4:	e5818344 	str	r8, [r1, #836]	; 0x344
40002be8:	e5817348 	str	r7, [r1, #840]	; 0x348
40002bec:	e581634c 	str	r6, [r1, #844]	; 0x34c
40002bf0:	e5815350 	str	r5, [r1, #848]	; 0x350
40002bf4:	e5814354 	str	r4, [r1, #852]	; 0x354
40002bf8:	e581c358 	str	ip, [r1, #856]	; 0x358
40002bfc:	e581035c 	str	r0, [r1, #860]	; 0x35c
40002c00:	e59d2004 	ldr	r2, [sp, #4]
40002c04:	e1a00a03 	lsl	r0, r3, #20
40002c08:	e2833008 	add	r3, r3, #8
40002c0c:	e3530e32 	cmp	r3, #800	; 0x320
40002c10:	e280044d 	add	r0, r0, #1291845632	; 0x4d000000
40002c14:	e1a01002 	mov	r1, r2
40002c18:	e1a09000 	mov	r9, r0
40002c1c:	e1a08000 	mov	r8, r0
40002c20:	e1a07000 	mov	r7, r0
40002c24:	e1a06000 	mov	r6, r0
40002c28:	e1a05000 	mov	r5, r0
40002c2c:	e1a04000 	mov	r4, r0
40002c30:	e1a0c000 	mov	ip, r0
40002c34:	e2899609 	add	r9, r9, #9437184	; 0x900000
40002c38:	e2800502 	add	r0, r0, #8388608	; 0x800000
40002c3c:	e288860a 	add	r8, r8, #10485760	; 0xa00000
40002c40:	e287760b 	add	r7, r7, #11534336	; 0xb00000
40002c44:	e2866503 	add	r6, r6, #12582912	; 0xc00000
40002c48:	e285560d 	add	r5, r5, #13631488	; 0xd00000
40002c4c:	e284460e 	add	r4, r4, #14680064	; 0xe00000
40002c50:	e28cc60f 	add	ip, ip, #15728640	; 0xf00000
40002c54:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40002c58:	e3899ec2 	orr	r9, r9, #3104	; 0xc20
40002c5c:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40002c60:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40002c64:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40002c68:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40002c6c:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40002c70:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40002c74:	e3800002 	orr	r0, r0, #2
40002c78:	e3899002 	orr	r9, r9, #2
40002c7c:	e3888002 	orr	r8, r8, #2
40002c80:	e3877002 	orr	r7, r7, #2
40002c84:	e3866002 	orr	r6, r6, #2
40002c88:	e3855002 	orr	r5, r5, #2
40002c8c:	e3844002 	orr	r4, r4, #2
40002c90:	e38cc002 	orr	ip, ip, #2
40002c94:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40002c98:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40002c9c:	e502901c 	str	r9, [r2, #-28]	; 0xffffffe4
40002ca0:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
40002ca4:	e2630fca 	rsb	r0, r3, #808	; 0x328
40002ca8:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40002cac:	e2822020 	add	r2, r2, #32
40002cb0:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40002cb4:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40002cb8:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40002cbc:	e501c004 	str	ip, [r1, #-4]
40002cc0:	1affffcf 	bne	40002c04 <CoTTSet_L1L2_app1+0x648>
40002cc4:	e0810100 	add	r0, r1, r0, lsl #2
40002cc8:	e1a02a03 	lsl	r2, r3, #20
40002ccc:	e2833001 	add	r3, r3, #1
40002cd0:	e282244d 	add	r2, r2, #1291845632	; 0x4d000000
40002cd4:	e2822502 	add	r2, r2, #8388608	; 0x800000
40002cd8:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40002cdc:	e3822002 	orr	r2, r2, #2
40002ce0:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40002ce4:	e1510000 	cmp	r1, r0
40002ce8:	1afffff6 	bne	40002cc8 <CoTTSet_L1L2_app1+0x70c>
40002cec:	e3022020 	movw	r2, #8224	; 0x2020
40002cf0:	e3a03000 	mov	r3, #0
40002cf4:	e3442408 	movt	r2, #17416	; 0x4408
40002cf8:	e300a7f8 	movw	sl, #2040	; 0x7f8
40002cfc:	e2839001 	add	r9, r3, #1
40002d00:	e2830002 	add	r0, r3, #2
40002d04:	e2838003 	add	r8, r3, #3
40002d08:	e2837004 	add	r7, r3, #4
40002d0c:	e2836005 	add	r6, r3, #5
40002d10:	e2835006 	add	r5, r3, #6
40002d14:	e283c007 	add	ip, r3, #7
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40002d18:	e1a04a03 	lsl	r4, r3, #20
40002d1c:	e1a09a09 	lsl	r9, r9, #20
40002d20:	e1a00a00 	lsl	r0, r0, #20
40002d24:	e1a08a08 	lsl	r8, r8, #20
40002d28:	e1a07a07 	lsl	r7, r7, #20
40002d2c:	e1a06a06 	lsl	r6, r6, #20
40002d30:	e1a05a05 	lsl	r5, r5, #20
40002d34:	e1a0ca0c 	lsl	ip, ip, #20
40002d38:	e2833008 	add	r3, r3, #8
40002d3c:	e2899102 	add	r9, r9, #-2147483648	; 0x80000000
40002d40:	e2800102 	add	r0, r0, #-2147483648	; 0x80000000
40002d44:	e2888102 	add	r8, r8, #-2147483648	; 0x80000000
40002d48:	e2877102 	add	r7, r7, #-2147483648	; 0x80000000
40002d4c:	e2866102 	add	r6, r6, #-2147483648	; 0x80000000
40002d50:	e2855102 	add	r5, r5, #-2147483648	; 0x80000000
40002d54:	e28cc102 	add	ip, ip, #-2147483648	; 0x80000000
40002d58:	e2844102 	add	r4, r4, #-2147483648	; 0x80000000
40002d5c:	e3899ec2 	orr	r9, r9, #3104	; 0xc20
40002d60:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40002d64:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40002d68:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40002d6c:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40002d70:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40002d74:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40002d78:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40002d7c:	e153000a 	cmp	r3, sl
40002d80:	e3800002 	orr	r0, r0, #2
40002d84:	e1a01002 	mov	r1, r2
40002d88:	e3899002 	orr	r9, r9, #2
40002d8c:	e3888002 	orr	r8, r8, #2
40002d90:	e3877002 	orr	r7, r7, #2
40002d94:	e3866002 	orr	r6, r6, #2
40002d98:	e3855002 	orr	r5, r5, #2
40002d9c:	e38cc002 	orr	ip, ip, #2
40002da0:	e3844002 	orr	r4, r4, #2
40002da4:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40002da8:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40002dac:	e502901c 	str	r9, [r2, #-28]	; 0xffffffe4
40002db0:	e2630b02 	rsb	r0, r3, #2048	; 0x800
40002db4:	e5028014 	str	r8, [r2, #-20]	; 0xffffffec
40002db8:	e2822020 	add	r2, r2, #32
40002dbc:	e5027030 	str	r7, [r2, #-48]	; 0xffffffd0
40002dc0:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
40002dc4:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
40002dc8:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
40002dcc:	e501c004 	str	ip, [r1, #-4]
40002dd0:	1affffc9 	bne	40002cfc <CoTTSet_L1L2_app1+0x740>
40002dd4:	e2800e7f 	add	r0, r0, #2032	; 0x7f0
40002dd8:	e2800008 	add	r0, r0, #8
40002ddc:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40002de0:	e2833001 	add	r3, r3, #1
40002de4:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40002de8:	e2822102 	add	r2, r2, #-2147483648	; 0x80000000
40002dec:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40002df0:	e3822002 	orr	r2, r2, #2
40002df4:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40002df8:	1afffff7 	bne	40002ddc <CoTTSet_L1L2_app1+0x820>
	SetTransTable_app1(LCD_FB40_START_ADDR, LCD_FB41_START_ADDR-1, LCD_FB40_START_ADDR, RW_WT);
	SetTransTable_app1(LCD_FB41_START_ADDR, LCD_FB_END_ADDR-1,     LCD_FB41_START_ADDR, RW_WT);

	SetTransTable_app1(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable_app1(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);
}
40002dfc:	e28dd024 	add	sp, sp, #36	; 0x24
40002e00:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40002e04:	e12fff1e 	bx	lr

40002e08 <GIC_Distributor_Enable>:
volatile unsigned long *ICCEOIR[4] = {&rICCEOIR_CPU0,&rICCEOIR_CPU1,&rICCEOIR_CPU2,&rICCEOIR_CPU3};
volatile unsigned long *ICCIAR[4] = {&rICCIAR_CPU0,&rICCIAR_CPU1,&rICCIAR_CPU2,&rICCIAR_CPU3};

void GIC_Distributor_Enable(int en)
{
	rICDDCR = (en)? 1 : 0;
40002e08:	e3a03000 	mov	r3, #0
40002e0c:	e0500003 	subs	r0, r0, r3
40002e10:	e3413049 	movt	r3, #4169	; 0x1049
40002e14:	13a00001 	movne	r0, #1
40002e18:	e5830000 	str	r0, [r3]
40002e1c:	e12fff1e 	bx	lr

40002e20 <GIC_CPU_Interface_Enable>:
}

void GIC_CPU_Interface_Enable(int cpuid, int value)
{
	*ICCICR[cpuid] = value;
40002e20:	e3083578 	movw	r3, #34168	; 0x8578
40002e24:	e3443001 	movt	r3, #16385	; 0x4001
40002e28:	e7933100 	ldr	r3, [r3, r0, lsl #2]
40002e2c:	e5831000 	str	r1, [r3]
40002e30:	e12fff1e 	bx	lr

40002e34 <GIC_Set_Priority_Mask>:
}

void GIC_Set_Priority_Mask(int cpuid, int prio)
{
	*ICCPMR[cpuid] = prio;
40002e34:	e3083578 	movw	r3, #34168	; 0x8578
40002e38:	e3443001 	movt	r3, #16385	; 0x4001
40002e3c:	e0830100 	add	r0, r3, r0, lsl #2
40002e40:	e5903010 	ldr	r3, [r0, #16]
40002e44:	e5831000 	str	r1, [r3]
40002e48:	e12fff1e 	bx	lr

40002e4c <GIC_Interrupt_Enable>:
}

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
40002e4c:	e351001f 	cmp	r1, #31
	{
		*ICDISER0[cpuid] = (1<<intid);
40002e50:	e3083578 	movw	r3, #34168	; 0x8578
	*ICCPMR[cpuid] = prio;
}

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
40002e54:	da000008 	ble	40002e7c <GIC_Interrupt_Enable+0x30>
	{
		*ICDISER0[cpuid] = (1<<intid);
	}
	else
	{
		*ICDISERn[intid>>5] = 1<<(intid%32);
40002e58:	e1a022c1 	asr	r2, r1, #5
40002e5c:	e3443001 	movt	r3, #16385	; 0x4001
40002e60:	e201101f 	and	r1, r1, #31
40002e64:	e0833102 	add	r3, r3, r2, lsl #2
40002e68:	e3a02001 	mov	r2, #1
40002e6c:	e1a01112 	lsl	r1, r2, r1
40002e70:	e5933030 	ldr	r3, [r3, #48]	; 0x30
40002e74:	e5831000 	str	r1, [r3]
40002e78:	e12fff1e 	bx	lr

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
	{
		*ICDISER0[cpuid] = (1<<intid);
40002e7c:	e3443001 	movt	r3, #16385	; 0x4001
40002e80:	e3a02001 	mov	r2, #1
40002e84:	e0833100 	add	r3, r3, r0, lsl #2
40002e88:	e1a01112 	lsl	r1, r2, r1
40002e8c:	e5933020 	ldr	r3, [r3, #32]
40002e90:	e5831000 	str	r1, [r3]
40002e94:	e12fff1e 	bx	lr

40002e98 <GIC_Interrupt_Disable>:
	}
}

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
40002e98:	e351001f 	cmp	r1, #31
	{
		*ICDICER0[cpuid] = (1<<intid);
40002e9c:	e3083578 	movw	r3, #34168	; 0x8578
	}
}

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
40002ea0:	da000008 	ble	40002ec8 <GIC_Interrupt_Disable+0x30>
	{
		*ICDICER0[cpuid] = (1<<intid);
	}
	else
	{
		*ICDICERn[intid>>5] = 1<<(intid%32);
40002ea4:	e1a022c1 	asr	r2, r1, #5
40002ea8:	e3443001 	movt	r3, #16385	; 0x4001
40002eac:	e201101f 	and	r1, r1, #31
40002eb0:	e0833102 	add	r3, r3, r2, lsl #2
40002eb4:	e3a02001 	mov	r2, #1
40002eb8:	e1a01112 	lsl	r1, r2, r1
40002ebc:	e5933050 	ldr	r3, [r3, #80]	; 0x50
40002ec0:	e5831000 	str	r1, [r3]
40002ec4:	e12fff1e 	bx	lr

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
	{
		*ICDICER0[cpuid] = (1<<intid);
40002ec8:	e3443001 	movt	r3, #16385	; 0x4001
40002ecc:	e3a02001 	mov	r2, #1
40002ed0:	e0833100 	add	r3, r3, r0, lsl #2
40002ed4:	e1a01112 	lsl	r1, r2, r1
40002ed8:	e5933040 	ldr	r3, [r3, #64]	; 0x40
40002edc:	e5831000 	str	r1, [r3]
40002ee0:	e12fff1e 	bx	lr

40002ee4 <GIC_Set_Interrupt_Priority>:
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
40002ee4:	e351001f 	cmp	r1, #31
		*ICDICERn[intid>>5] = 1<<(intid%32);
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
40002ee8:	e92d0030 	push	{r4, r5}
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
40002eec:	e3083578 	movw	r3, #34168	; 0x8578
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
40002ef0:	da00000b 	ble	40002f24 <GIC_Set_Interrupt_Priority+0x40>
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
	else
	{
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
40002ef4:	e3443001 	movt	r3, #16385	; 0x4001
40002ef8:	e1a00141 	asr	r0, r1, #2
40002efc:	e5933060 	ldr	r3, [r3, #96]	; 0x60
40002f00:	e2011003 	and	r1, r1, #3
40002f04:	e1a01181 	lsl	r1, r1, #3
40002f08:	e3a040ff 	mov	r4, #255	; 0xff
40002f0c:	e793c100 	ldr	ip, [r3, r0, lsl #2]
40002f10:	e1ccc114 	bic	ip, ip, r4, lsl r1
40002f14:	e18c2112 	orr	r2, ip, r2, lsl r1
40002f18:	e7832100 	str	r2, [r3, r0, lsl #2]
	}
}
40002f1c:	e8bd0030 	pop	{r4, r5}
40002f20:	e12fff1e 	bx	lr

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
40002f24:	e3443001 	movt	r3, #16385	; 0x4001
40002f28:	e1a04fc1 	asr	r4, r1, #31
40002f2c:	e0833100 	add	r3, r3, r0, lsl #2
40002f30:	e1a0c141 	asr	ip, r1, #2
40002f34:	e1a04f24 	lsr	r4, r4, #30
40002f38:	e5933060 	ldr	r3, [r3, #96]	; 0x60
40002f3c:	e3a050ff 	mov	r5, #255	; 0xff
40002f40:	e0811004 	add	r1, r1, r4
40002f44:	e2011003 	and	r1, r1, #3
40002f48:	e793010c 	ldr	r0, [r3, ip, lsl #2]
40002f4c:	e0641001 	rsb	r1, r4, r1
40002f50:	e1a01181 	lsl	r1, r1, #3
40002f54:	e1c00115 	bic	r0, r0, r5, lsl r1
40002f58:	e1802112 	orr	r2, r0, r2, lsl r1
40002f5c:	e783210c 	str	r2, [r3, ip, lsl #2]
	}
	else
	{
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
}
40002f60:	e8bd0030 	pop	{r4, r5}
40002f64:	e12fff1e 	bx	lr

40002f68 <GIC_Set_Processor_Target>:

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
40002f68:	e351001f 	cmp	r1, #31
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
}

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
40002f6c:	e92d0030 	push	{r4, r5}
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
40002f70:	e3083578 	movw	r3, #34168	; 0x8578
	}
}

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
40002f74:	da00000c 	ble	40002fac <GIC_Set_Processor_Target+0x44>
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
	}
	else
	{
		Macro_Write_Block(*(ICDIPTR0[0]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
40002f78:	e3443001 	movt	r3, #16385	; 0x4001
40002f7c:	e1a00141 	asr	r0, r1, #2
40002f80:	e5933070 	ldr	r3, [r3, #112]	; 0x70
40002f84:	e2011003 	and	r1, r1, #3
40002f88:	e1a01181 	lsl	r1, r1, #3
40002f8c:	e3a040ff 	mov	r4, #255	; 0xff
40002f90:	e202200f 	and	r2, r2, #15
40002f94:	e793c100 	ldr	ip, [r3, r0, lsl #2]
40002f98:	e1ccc114 	bic	ip, ip, r4, lsl r1
40002f9c:	e18c1112 	orr	r1, ip, r2, lsl r1
40002fa0:	e7831100 	str	r1, [r3, r0, lsl #2]
	}
}
40002fa4:	e8bd0030 	pop	{r4, r5}
40002fa8:	e12fff1e 	bx	lr

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
40002fac:	e3443001 	movt	r3, #16385	; 0x4001
40002fb0:	e1a04fc1 	asr	r4, r1, #31
40002fb4:	e0833100 	add	r3, r3, r0, lsl #2
40002fb8:	e1a0c141 	asr	ip, r1, #2
40002fbc:	e1a04f24 	lsr	r4, r4, #30
40002fc0:	e5933070 	ldr	r3, [r3, #112]	; 0x70
40002fc4:	e3a050ff 	mov	r5, #255	; 0xff
40002fc8:	e0811004 	add	r1, r1, r4
40002fcc:	e202200f 	and	r2, r2, #15
40002fd0:	e2011003 	and	r1, r1, #3
40002fd4:	e793010c 	ldr	r0, [r3, ip, lsl #2]
40002fd8:	e0641001 	rsb	r1, r4, r1
40002fdc:	e1a01181 	lsl	r1, r1, #3
40002fe0:	e1c00115 	bic	r0, r0, r5, lsl r1
40002fe4:	e1801112 	orr	r1, r0, r2, lsl r1
40002fe8:	e783110c 	str	r1, [r3, ip, lsl #2]
	}
	else
	{
		Macro_Write_Block(*(ICDIPTR0[0]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
	}
}
40002fec:	e8bd0030 	pop	{r4, r5}
40002ff0:	e12fff1e 	bx	lr

40002ff4 <GIC_Clear_Pending_Clear>:

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
40002ff4:	e351001f 	cmp	r1, #31
	{
		*ICDICPR0[cpuid] = 1<<(intid);
40002ff8:	e3083578 	movw	r3, #34168	; 0x8578
	}
}

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
40002ffc:	da000007 	ble	40003020 <GIC_Clear_Pending_Clear+0x2c>
	{
		*ICDICPR0[cpuid] = 1<<(intid);
	}
	else
	{
		*(ICDICPR0[0]+(intid>>5)) = 1<<(intid%32);
40003000:	e3443001 	movt	r3, #16385	; 0x4001
40003004:	e201201f 	and	r2, r1, #31
40003008:	e3a00001 	mov	r0, #1
4000300c:	e5933080 	ldr	r3, [r3, #128]	; 0x80
40003010:	e1a012c1 	asr	r1, r1, #5
40003014:	e1a02210 	lsl	r2, r0, r2
40003018:	e7832101 	str	r2, [r3, r1, lsl #2]
4000301c:	e12fff1e 	bx	lr

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
	{
		*ICDICPR0[cpuid] = 1<<(intid);
40003020:	e3443001 	movt	r3, #16385	; 0x4001
40003024:	e3a02001 	mov	r2, #1
40003028:	e0833100 	add	r3, r3, r0, lsl #2
4000302c:	e1a01112 	lsl	r1, r2, r1
40003030:	e5933080 	ldr	r3, [r3, #128]	; 0x80
40003034:	e5831000 	str	r1, [r3]
40003038:	e12fff1e 	bx	lr

4000303c <GIC_Read_INTACK>:
	}
}

unsigned int GIC_Read_INTACK(int cpuid)
{
	return *ICCIAR[cpuid] & 0x1fff;
4000303c:	e3083578 	movw	r3, #34168	; 0x8578
40003040:	e3443001 	movt	r3, #16385	; 0x4001
40003044:	e0830100 	add	r0, r3, r0, lsl #2
40003048:	e5903090 	ldr	r3, [r0, #144]	; 0x90
4000304c:	e5930000 	ldr	r0, [r3]
}
40003050:	e7ec0050 	ubfx	r0, r0, #0, #13
40003054:	e12fff1e 	bx	lr

40003058 <GIC_Write_EOI>:

void GIC_Write_EOI(int cpuid, int cpu_int_id)
{
	*ICCEOIR[cpuid] = cpu_int_id;
40003058:	e3083578 	movw	r3, #34168	; 0x8578
4000305c:	e3443001 	movt	r3, #16385	; 0x4001
40003060:	e0830100 	add	r0, r3, r0, lsl #2
40003064:	e59030a0 	ldr	r3, [r0, #160]	; 0xa0
40003068:	e5831000 	str	r1, [r3]
4000306c:	e12fff1e 	bx	lr

40003070 <GIC_Generate_SGI>:
}

void GIC_Generate_SGI(int taregtfilter, int cpubit, int intid)
{
	rICDSGIR = (taregtfilter<<24)|(cpubit<<16)|(0<<15)|(intid<<0);
40003070:	e1822801 	orr	r2, r2, r1, lsl #16
40003074:	e3a03000 	mov	r3, #0
40003078:	e3413049 	movt	r3, #4169	; 0x1049
4000307c:	e1820c00 	orr	r0, r2, r0, lsl #24
40003080:	e5830f00 	str	r0, [r3, #3840]	; 0xf00
40003084:	e12fff1e 	bx	lr

40003088 <Lcd_Printf.constprop.0>:
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
40003088:	e1a0c00d 	mov	ip, sp
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
4000308c:	e308127c 	movw	r1, #33404	; 0x827c
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
40003090:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40003094:	e24cb004 	sub	fp, ip, #4
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40003098:	e28b3010 	add	r3, fp, #16
	vsprintf(string,fmt,ap);
4000309c:	e24b4f4b 	sub	r4, fp, #300	; 0x12c
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
400030a0:	e24ddf63 	sub	sp, sp, #396	; 0x18c

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
400030a4:	e3035b60 	movw	r5, #15200	; 0x3b60
400030a8:	e3445001 	movt	r5, #16385	; 0x4001
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
400030ac:	e1a00004 	mov	r0, r4
400030b0:	e3441001 	movt	r1, #16385	; 0x4001
400030b4:	e1a02003 	mov	r2, r3
400030b8:	e50b4160 	str	r4, [fp, #-352]	; 0xfffffea0
400030bc:	e2858e57 	add	r8, r5, #1392	; 0x570
void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
400030c0:	e50b3158 	str	r3, [fp, #-344]	; 0xfffffea8
	vsprintf(string,fmt,ap);
400030c4:	eb0012f6 	bl	40007ca4 <vsprintf>

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
400030c8:	e50b5180 	str	r5, [fp, #-384]	; 0xfffffe80
400030cc:	e3085f48 	movw	r5, #36680	; 0x8f48
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400030d0:	e30f7b70 	movw	r7, #64368	; 0xfb70
400030d4:	e3445001 	movt	r5, #16385	; 0x4001
400030d8:	e3447000 	movt	r7, #16384	; 0x4000
400030dc:	e307cb50 	movw	ip, #31568	; 0x7b50
400030e0:	e24b4f55 	sub	r4, fp, #340	; 0x154
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
400030e4:	e24b1f4b 	sub	r1, fp, #300	; 0x12c
400030e8:	e1a0a005 	mov	sl, r5
400030ec:	e2888008 	add	r8, r8, #8
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400030f0:	e50b7184 	str	r7, [fp, #-388]	; 0xfffffe7c
400030f4:	e2844007 	add	r4, r4, #7
400030f8:	e344c001 	movt	ip, #16385	; 0x4001
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
400030fc:	e3a07000 	mov	r7, #0
40003100:	e50b8190 	str	r8, [fp, #-400]	; 0xfffffe70
40003104:	e50b4178 	str	r4, [fp, #-376]	; 0xfffffe88
40003108:	e50bc18c 	str	ip, [fp, #-396]	; 0xfffffe74
4000310c:	e50b7170 	str	r7, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40003110:	e5d15000 	ldrb	r5, [r1]
40003114:	e3550000 	cmp	r5, #0
40003118:	0a00011b 	beq	4000358c <Lcd_Printf.constprop.0+0x504>
     {
        data=*str++;
        if(data>=128)
4000311c:	e355007f 	cmp	r5, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40003120:	e2818001 	add	r8, r1, #1
40003124:	e50b8168 	str	r8, [fp, #-360]	; 0xfffffe98
        if(data>=128)
40003128:	9a000119 	bls	40003594 <Lcd_Printf.constprop.0+0x50c>
        {
             data*=256;
             data|=*str++;
4000312c:	e5d12001 	ldrb	r2, [r1, #1]
40003130:	e2811002 	add	r1, r1, #2
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003134:	e51bc184 	ldr	ip, [fp, #-388]	; 0xfffffe7c
40003138:	e24b3f55 	sub	r3, fp, #340	; 0x154
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
4000313c:	e50b119c 	str	r1, [fp, #-412]	; 0xfffffe64

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);

	first  = *(HanTable+offset*2);
40003140:	e51b4184 	ldr	r4, [fp, #-388]	; 0xfffffe7c
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003144:	e59c0000 	ldr	r0, [ip]
40003148:	e59c1004 	ldr	r1, [ip, #4]
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
4000314c:	e242cdee 	sub	ip, r2, #15232	; 0x3b80
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
40003150:	e1822405 	orr	r2, r2, r5, lsl #8
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40003154:	e24cc03f 	sub	ip, ip, #63	; 0x3f
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40003158:	e51b5180 	ldr	r5, [fp, #-384]	; 0xfffffe80
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
4000315c:	e1a02442 	asr	r2, r2, #8
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003160:	e8a30003 	stmia	r3!, {r0, r1}
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40003164:	e3a0005e 	mov	r0, #94	; 0x5e
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
40003168:	e51b718c 	ldr	r7, [fp, #-396]	; 0xfffffe74
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
4000316c:	e022c290 	mla	r2, r0, r2, ip

	first  = *(HanTable+offset*2);
40003170:	e0842082 	add	r2, r4, r2, lsl #1
40003174:	e5d21008 	ldrb	r1, [r2, #8]
	middle = *(HanTable+offset*2+1);
40003178:	e5d23009 	ldrb	r3, [r2, #9]
	data   = (int)((first<<8)+middle);
4000317c:	e0833401 	add	r3, r3, r1, lsl #8

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40003180:	e203201f 	and	r2, r3, #31

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003184:	e7e41553 	ubfx	r1, r3, #10, #5
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40003188:	e0852002 	add	r2, r5, r2
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
4000318c:	e7e432d3 	ubfx	r3, r3, #5, #5
	last   = _last[(data)&31];
40003190:	e5d26558 	ldrb	r6, [r2, #1368]	; 0x558
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
40003194:	e0852003 	add	r2, r5, r3
40003198:	e5d22538 	ldrb	r2, [r2, #1336]	; 0x538

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
4000319c:	e0851001 	add	r1, r5, r1
400031a0:	e5d13520 	ldrb	r3, [r1, #1312]	; 0x520
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
400031a4:	e3560000 	cmp	r6, #0
	{
		offset=(unsigned)(cho[middle]*640);
400031a8:	e0871002 	add	r1, r7, r2

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
400031ac:	1a000175 	bne	40003788 <Lcd_Printf.constprop.0+0x700>
	{
		offset=(unsigned)(cho[middle]*640);
400031b0:	e5511d70 	ldrb	r1, [r1, #-3440]	; 0xfffff290
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
400031b4:	e3530001 	cmp	r3, #1
400031b8:	13530018 	cmpne	r3, #24
400031bc:	e51b7180 	ldr	r7, [fp, #-384]	; 0xfffffe80
400031c0:	13a00d5b 	movne	r0, #5824	; 0x16c0
400031c4:	03a00b05 	moveq	r0, #5120	; 0x1400
		else offset=5120+704;
		offset+=middle*32;
		OR(han16x16+offset,temp);
400031c8:	e51b8190 	ldr	r8, [fp, #-400]	; 0xfffffe70
400031cc:	e0802282 	add	r2, r0, r2, lsl #5
400031d0:	e24b5f53 	sub	r5, fp, #332	; 0x14c
400031d4:	e0811101 	add	r1, r1, r1, lsl #2
400031d8:	e1a0c005 	mov	ip, r5
400031dc:	e0882002 	add	r2, r8, r2
400031e0:	e0874381 	add	r4, r7, r1, lsl #7
400031e4:	f4626a0d 	vld1.8	{d22-d23}, [r2]!
400031e8:	e0844283 	add	r4, r4, r3, lsl #5
400031ec:	f4624a0f 	vld1.8	{d20-d21}, [r2]
400031f0:	e5b40578 	ldr	r0, [r4, #1400]!	; 0x578
400031f4:	e5941004 	ldr	r1, [r4, #4]
400031f8:	e5942008 	ldr	r2, [r4, #8]
400031fc:	e594300c 	ldr	r3, [r4, #12]
40003200:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40003204:	e5940010 	ldr	r0, [r4, #16]
40003208:	e5941014 	ldr	r1, [r4, #20]
4000320c:	e5942018 	ldr	r2, [r4, #24]
40003210:	e594301c 	ldr	r3, [r4, #28]
40003214:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40003218:	ed5b2b53 	vldr	d18, [fp, #-332]	; 0xfffffeb4
4000321c:	ed5b3b51 	vldr	d19, [fp, #-324]	; 0xfffffebc
40003220:	ed5b0b4f 	vldr	d16, [fp, #-316]	; 0xfffffec4
40003224:	ed5b1b4d 	vldr	d17, [fp, #-308]	; 0xfffffecc
40003228:	f26221f6 	vorr	q9, q9, q11
4000322c:	ed4b2b53 	vstr	d18, [fp, #-332]	; 0xfffffeb4
40003230:	ed4b3b51 	vstr	d19, [fp, #-324]	; 0xfffffebc
40003234:	f26001f4 	vorr	q8, q8, q10
40003238:	ed4b0b4f 	vstr	d16, [fp, #-316]	; 0xfffffec4
4000323c:	ed4b1b4d 	vstr	d17, [fp, #-308]	; 0xfffffecc
40003240:	e50b5188 	str	r5, [fp, #-392]	; 0xfffffe78
		offset=(unsigned)(cho2[middle]*640);
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
40003244:	e3a01002 	mov	r1, #2
40003248:	e51b8170 	ldr	r8, [fp, #-368]	; 0xfffffe90
4000324c:	e3a07001 	mov	r7, #1
40003250:	e51bc170 	ldr	ip, [fp, #-368]	; 0xfffffe90
40003254:	e3a09000 	mov	r9, #0
40003258:	e51b0170 	ldr	r0, [fp, #-368]	; 0xfffffe90
4000325c:	e51b4170 	ldr	r4, [fp, #-368]	; 0xfffffe90
40003260:	e2888018 	add	r8, r8, #24
40003264:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
40003268:	e28cc019 	add	ip, ip, #25
4000326c:	e280001a 	add	r0, r0, #26
40003270:	e50b81a0 	str	r8, [fp, #-416]	; 0xfffffe60
40003274:	e0844007 	add	r4, r4, r7
40003278:	e50bc1a4 	str	ip, [fp, #-420]	; 0xfffffe5c
4000327c:	e0855001 	add	r5, r5, r1
40003280:	e50b01a8 	str	r0, [fp, #-424]	; 0xfffffe58
40003284:	e50b4194 	str	r4, [fp, #-404]	; 0xfffffe6c
40003288:	e50b5198 	str	r5, [fp, #-408]	; 0xfffffe68
4000328c:	e51b0188 	ldr	r0, [fp, #-392]	; 0xfffffe78
40003290:	e24b2f55 	sub	r2, fp, #340	; 0x154
40003294:	e51b3188 	ldr	r3, [fp, #-392]	; 0xfffffe78
40003298:	e2422001 	sub	r2, r2, #1
4000329c:	e51b61a0 	ldr	r6, [fp, #-416]	; 0xfffffe60
400032a0:	e5d00000 	ldrb	r0, [r0]
400032a4:	e51b41a4 	ldr	r4, [fp, #-420]	; 0xfffffe5c
400032a8:	e51bc1a8 	ldr	ip, [fp, #-424]	; 0xfffffe58
400032ac:	e50b0174 	str	r0, [fp, #-372]	; 0xfffffe8c
400032b0:	e51b0194 	ldr	r0, [fp, #-404]	; 0xfffffe6c
400032b4:	e5d33001 	ldrb	r3, [r3, #1]
400032b8:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
400032bc:	e51b8198 	ldr	r8, [fp, #-408]	; 0xfffffe68
400032c0:	e50b216c 	str	r2, [fp, #-364]	; 0xfffffe94
400032c4:	e50b317c 	str	r3, [fp, #-380]	; 0xfffffe84
400032c8:	e50b8164 	str	r8, [fp, #-356]	; 0xfffffe9c
400032cc:	e50b51b0 	str	r5, [fp, #-432]	; 0xfffffe50
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400032d0:	e59a80a4 	ldr	r8, [sl, #164]	; 0xa4

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
400032d4:	e51b516c 	ldr	r5, [fp, #-364]	; 0xfffffe94
400032d8:	e51b2174 	ldr	r2, [fp, #-372]	; 0xfffffe8c
400032dc:	e5f53001 	ldrb	r3, [r5, #1]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400032e0:	e08a8288 	add	r8, sl, r8, lsl #5

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
400032e4:	e50b516c 	str	r5, [fp, #-364]	; 0xfffffe94
400032e8:	e1120003 	tst	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400032ec:	e5985014 	ldr	r5, [r8, #20]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
400032f0:	03a02000 	moveq	r2, #0
400032f4:	13e02000 	mvnne	r2, #0
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
400032f8:	e51b817c 	ldr	r8, [fp, #-380]	; 0xfffffe84

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
400032fc:	e6ff2072 	uxth	r2, r2
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40003300:	e1180003 	tst	r8, r3
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003304:	e51b816c 	ldr	r8, [fp, #-364]	; 0xfffffe94
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40003308:	03a03000 	moveq	r3, #0
4000330c:	13e03000 	mvnne	r3, #0
40003310:	e50b31ac 	str	r3, [fp, #-428]	; 0xfffffe54
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003314:	e51b3178 	ldr	r3, [fp, #-376]	; 0xfffffe88
40003318:	e1580003 	cmp	r8, r3
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
4000331c:	e51b81ac 	ldr	r8, [fp, #-428]	; 0xfffffe54
40003320:	e6ff3078 	uxth	r3, r8
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003324:	e51b81b0 	ldr	r8, [fp, #-432]	; 0xfffffe50
40003328:	e0258995 	mla	r5, r5, r9, r8
4000332c:	e59a8000 	ldr	r8, [sl]
40003330:	e1a05085 	lsl	r5, r5, #1
40003334:	e18820b5 	strh	r2, [r8, r5]
40003338:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
4000333c:	e08a8285 	add	r8, sl, r5, lsl #5
40003340:	e59a5000 	ldr	r5, [sl]
40003344:	e5988014 	ldr	r8, [r8, #20]
40003348:	e0280998 	mla	r8, r8, r9, r0
4000334c:	e1a08088 	lsl	r8, r8, #1
40003350:	e18520b8 	strh	r2, [r5, r8]
40003354:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40003358:	e08a8285 	add	r8, sl, r5, lsl #5
4000335c:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
40003360:	e5988014 	ldr	r8, [r8, #20]
40003364:	e0285998 	mla	r8, r8, r9, r5
40003368:	e59a5000 	ldr	r5, [sl]
4000336c:	e1a08088 	lsl	r8, r8, #1
40003370:	e18520b8 	strh	r2, [r5, r8]
40003374:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40003378:	e08a8285 	add	r8, sl, r5, lsl #5
4000337c:	e51b51b0 	ldr	r5, [fp, #-432]	; 0xfffffe50
40003380:	e5988014 	ldr	r8, [r8, #20]
40003384:	e0285798 	mla	r8, r8, r7, r5
40003388:	e59a5000 	ldr	r5, [sl]
4000338c:	e1a08088 	lsl	r8, r8, #1
40003390:	e18520b8 	strh	r2, [r5, r8]
40003394:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40003398:	e08a8285 	add	r8, sl, r5, lsl #5
4000339c:	e59a5000 	ldr	r5, [sl]
400033a0:	e5988014 	ldr	r8, [r8, #20]
400033a4:	e0280798 	mla	r8, r8, r7, r0
400033a8:	e1a08088 	lsl	r8, r8, #1
400033ac:	e18520b8 	strh	r2, [r5, r8]
400033b0:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
400033b4:	e08a8285 	add	r8, sl, r5, lsl #5
400033b8:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
400033bc:	e5988014 	ldr	r8, [r8, #20]
400033c0:	e0285798 	mla	r8, r8, r7, r5
400033c4:	e59a5000 	ldr	r5, [sl]
400033c8:	e1a08088 	lsl	r8, r8, #1
400033cc:	e18520b8 	strh	r2, [r5, r8]
400033d0:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
400033d4:	e08a8285 	add	r8, sl, r5, lsl #5
400033d8:	e51b51b0 	ldr	r5, [fp, #-432]	; 0xfffffe50
400033dc:	e5988014 	ldr	r8, [r8, #20]
400033e0:	e0285198 	mla	r8, r8, r1, r5
400033e4:	e2855003 	add	r5, r5, #3
400033e8:	e50b51b0 	str	r5, [fp, #-432]	; 0xfffffe50
400033ec:	e59a5000 	ldr	r5, [sl]
400033f0:	e1a08088 	lsl	r8, r8, #1
400033f4:	e18520b8 	strh	r2, [r5, r8]
400033f8:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
400033fc:	e08a8285 	add	r8, sl, r5, lsl #5
40003400:	e59a5000 	ldr	r5, [sl]
40003404:	e5988014 	ldr	r8, [r8, #20]
40003408:	e0280198 	mla	r8, r8, r1, r0
4000340c:	e2800003 	add	r0, r0, #3
40003410:	e1a08088 	lsl	r8, r8, #1
40003414:	e18520b8 	strh	r2, [r5, r8]
40003418:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
4000341c:	e08a8285 	add	r8, sl, r5, lsl #5
40003420:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
40003424:	e5988014 	ldr	r8, [r8, #20]
40003428:	e0285198 	mla	r8, r8, r1, r5
4000342c:	e2855003 	add	r5, r5, #3
40003430:	e50b5164 	str	r5, [fp, #-356]	; 0xfffffe9c
40003434:	e59a5000 	ldr	r5, [sl]
40003438:	e1a08088 	lsl	r8, r8, #1
4000343c:	e18520b8 	strh	r2, [r5, r8]
40003440:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40003444:	e59a8000 	ldr	r8, [sl]
40003448:	e08a2282 	add	r2, sl, r2, lsl #5
4000344c:	e5922014 	ldr	r2, [r2, #20]
40003450:	e0226992 	mla	r2, r2, r9, r6
40003454:	e1a02082 	lsl	r2, r2, #1
40003458:	e18830b2 	strh	r3, [r8, r2]
4000345c:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40003460:	e59a8000 	ldr	r8, [sl]
40003464:	e08a2282 	add	r2, sl, r2, lsl #5
40003468:	e5922014 	ldr	r2, [r2, #20]
4000346c:	e0224992 	mla	r2, r2, r9, r4
40003470:	e1a02082 	lsl	r2, r2, #1
40003474:	e18830b2 	strh	r3, [r8, r2]
40003478:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
4000347c:	e59a8000 	ldr	r8, [sl]
40003480:	e08a2282 	add	r2, sl, r2, lsl #5
40003484:	e5922014 	ldr	r2, [r2, #20]
40003488:	e022c992 	mla	r2, r2, r9, ip
4000348c:	e1a02082 	lsl	r2, r2, #1
40003490:	e18830b2 	strh	r3, [r8, r2]
40003494:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40003498:	e59a8000 	ldr	r8, [sl]
4000349c:	e08a2282 	add	r2, sl, r2, lsl #5
400034a0:	e5922014 	ldr	r2, [r2, #20]
400034a4:	e0226792 	mla	r2, r2, r7, r6
400034a8:	e1a02082 	lsl	r2, r2, #1
400034ac:	e18830b2 	strh	r3, [r8, r2]
400034b0:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400034b4:	e59a8000 	ldr	r8, [sl]
400034b8:	e08a2282 	add	r2, sl, r2, lsl #5
400034bc:	e5922014 	ldr	r2, [r2, #20]
400034c0:	e0224792 	mla	r2, r2, r7, r4
400034c4:	e1a02082 	lsl	r2, r2, #1
400034c8:	e18830b2 	strh	r3, [r8, r2]
400034cc:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400034d0:	e59a8000 	ldr	r8, [sl]
400034d4:	e08a2282 	add	r2, sl, r2, lsl #5
400034d8:	e5922014 	ldr	r2, [r2, #20]
400034dc:	e022c792 	mla	r2, r2, r7, ip
400034e0:	e1a02082 	lsl	r2, r2, #1
400034e4:	e18830b2 	strh	r3, [r8, r2]
400034e8:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400034ec:	e59a8000 	ldr	r8, [sl]
400034f0:	e08a2282 	add	r2, sl, r2, lsl #5
400034f4:	e5922014 	ldr	r2, [r2, #20]
400034f8:	e0226192 	mla	r2, r2, r1, r6
400034fc:	e2866003 	add	r6, r6, #3
40003500:	e1a02082 	lsl	r2, r2, #1
40003504:	e18830b2 	strh	r3, [r8, r2]
40003508:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
4000350c:	e59a8000 	ldr	r8, [sl]
40003510:	e08a2282 	add	r2, sl, r2, lsl #5
40003514:	e5922014 	ldr	r2, [r2, #20]
40003518:	e0224192 	mla	r2, r2, r1, r4
4000351c:	e2844003 	add	r4, r4, #3
40003520:	e1a02082 	lsl	r2, r2, #1
40003524:	e18830b2 	strh	r3, [r8, r2]
40003528:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
4000352c:	e59a8000 	ldr	r8, [sl]
40003530:	e08a2282 	add	r2, sl, r2, lsl #5
40003534:	e5922014 	ldr	r2, [r2, #20]
40003538:	e022c192 	mla	r2, r2, r1, ip
4000353c:	e28cc003 	add	ip, ip, #3
40003540:	e1a02082 	lsl	r2, r2, #1
40003544:	e18830b2 	strh	r3, [r8, r2]
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003548:	1affff60 	bne	400032d0 <Lcd_Printf.constprop.0+0x248>
4000354c:	e51b8188 	ldr	r8, [fp, #-392]	; 0xfffffe78
40003550:	e2899003 	add	r9, r9, #3
		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
40003554:	e51bc160 	ldr	ip, [fp, #-352]	; 0xfffffea0
40003558:	e2877003 	add	r7, r7, #3
4000355c:	e2811003 	add	r1, r1, #3
40003560:	e2888002 	add	r8, r8, #2
40003564:	e158000c 	cmp	r8, ip
40003568:	e50b8188 	str	r8, [fp, #-392]	; 0xfffffe78
4000356c:	1affff46 	bne	4000328c <Lcd_Printf.constprop.0+0x204>
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40003570:	e51b119c 	ldr	r1, [fp, #-412]	; 0xfffffe64
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40003574:	e51bc170 	ldr	ip, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40003578:	e5d15000 	ldrb	r5, [r1]
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
4000357c:	e28cc030 	add	ip, ip, #48	; 0x30
40003580:	e50bc170 	str	ip, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40003584:	e3550000 	cmp	r5, #0
40003588:	1afffee3 	bne	4000311c <Lcd_Printf.constprop.0+0x94>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}
4000358c:	e24bd028 	sub	sp, fp, #40	; 0x28
40003590:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003594:	e51b4184 	ldr	r4, [fp, #-388]	; 0xfffffe7c
40003598:	e24b3f55 	sub	r3, fp, #340	; 0x154
4000359c:	e51b718c 	ldr	r7, [fp, #-396]	; 0xfffffe74
400035a0:	e3a0c001 	mov	ip, #1
400035a4:	e5940000 	ldr	r0, [r4]
400035a8:	e5941004 	ldr	r1, [r4, #4]
400035ac:	e24b4f53 	sub	r4, fp, #332	; 0x14c
400035b0:	e0875205 	add	r5, r7, r5, lsl #4
400035b4:	e284900f 	add	r9, r4, #15
400035b8:	e2448001 	sub	r8, r4, #1
400035bc:	e51b7170 	ldr	r7, [fp, #-368]	; 0xfffffe90
400035c0:	e8a30003 	stmia	r3!, {r0, r1}
400035c4:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
400035c8:	e50b9174 	str	r9, [fp, #-372]	; 0xfffffe8c
400035cc:	e2877002 	add	r7, r7, #2
400035d0:	e51b9178 	ldr	r9, [fp, #-376]	; 0xfffffe88
400035d4:	e5951004 	ldr	r1, [r5, #4]
400035d8:	e5952008 	ldr	r2, [r5, #8]
400035dc:	e595300c 	ldr	r3, [r5, #12]
400035e0:	e50b816c 	str	r8, [fp, #-364]	; 0xfffffe94
400035e4:	e50b7198 	str	r7, [fp, #-408]	; 0xfffffe68
400035e8:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
400035ec:	e5950010 	ldr	r0, [r5, #16]
400035f0:	e5951014 	ldr	r1, [r5, #20]
400035f4:	e5952018 	ldr	r2, [r5, #24]
400035f8:	e595301c 	ldr	r3, [r5, #28]
400035fc:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
40003600:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
40003604:	e085500c 	add	r5, r5, ip
40003608:	e50b5194 	str	r5, [fp, #-404]	; 0xfffffe6c
4000360c:	e51b716c 	ldr	r7, [fp, #-364]	; 0xfffffe94
40003610:	e24b0f55 	sub	r0, fp, #340	; 0x154
40003614:	e2406001 	sub	r6, r0, #1
40003618:	e51b1194 	ldr	r1, [fp, #-404]	; 0xfffffe6c
4000361c:	e51b0170 	ldr	r0, [fp, #-368]	; 0xfffffe90
40003620:	e24c5001 	sub	r5, ip, #1
40003624:	e51b2198 	ldr	r2, [fp, #-408]	; 0xfffffe68
40003628:	e28c4001 	add	r4, ip, #1
4000362c:	e5f78001 	ldrb	r8, [r7, #1]!
40003630:	e50b716c 	str	r7, [fp, #-364]	; 0xfffffe94
40003634:	e50b8164 	str	r8, [fp, #-356]	; 0xfffffe9c
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003638:	e59a80a4 	ldr	r8, [sl, #164]	; 0xa4

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
4000363c:	e5f63001 	ldrb	r3, [r6, #1]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003640:	e08a7288 	add	r7, sl, r8, lsl #5

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40003644:	e51b8164 	ldr	r8, [fp, #-356]	; 0xfffffe9c
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003648:	e5977014 	ldr	r7, [r7, #20]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
4000364c:	e1180003 	tst	r8, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003650:	e59a8000 	ldr	r8, [sl]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40003654:	03a03000 	moveq	r3, #0
40003658:	13e03000 	mvnne	r3, #0
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
4000365c:	e1560009 	cmp	r6, r9
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40003660:	e6ff3073 	uxth	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003664:	e0270597 	mla	r7, r7, r5, r0
40003668:	e1a07087 	lsl	r7, r7, #1
4000366c:	e18830b7 	strh	r3, [r8, r7]
40003670:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40003674:	e59a8000 	ldr	r8, [sl]
40003678:	e08a7287 	add	r7, sl, r7, lsl #5
4000367c:	e5977014 	ldr	r7, [r7, #20]
40003680:	e0271597 	mla	r7, r7, r5, r1
40003684:	e1a07087 	lsl	r7, r7, #1
40003688:	e18830b7 	strh	r3, [r8, r7]
4000368c:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40003690:	e59a8000 	ldr	r8, [sl]
40003694:	e08a7287 	add	r7, sl, r7, lsl #5
40003698:	e5977014 	ldr	r7, [r7, #20]
4000369c:	e0272597 	mla	r7, r7, r5, r2
400036a0:	e1a07087 	lsl	r7, r7, #1
400036a4:	e18830b7 	strh	r3, [r8, r7]
400036a8:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
400036ac:	e59a8000 	ldr	r8, [sl]
400036b0:	e08a7287 	add	r7, sl, r7, lsl #5
400036b4:	e5977014 	ldr	r7, [r7, #20]
400036b8:	e0270c97 	mla	r7, r7, ip, r0
400036bc:	e1a07087 	lsl	r7, r7, #1
400036c0:	e18830b7 	strh	r3, [r8, r7]
400036c4:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
400036c8:	e59a8000 	ldr	r8, [sl]
400036cc:	e08a7287 	add	r7, sl, r7, lsl #5
400036d0:	e5977014 	ldr	r7, [r7, #20]
400036d4:	e0271c97 	mla	r7, r7, ip, r1
400036d8:	e1a07087 	lsl	r7, r7, #1
400036dc:	e18830b7 	strh	r3, [r8, r7]
400036e0:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
400036e4:	e59a8000 	ldr	r8, [sl]
400036e8:	e08a7287 	add	r7, sl, r7, lsl #5
400036ec:	e5977014 	ldr	r7, [r7, #20]
400036f0:	e0272c97 	mla	r7, r7, ip, r2
400036f4:	e1a07087 	lsl	r7, r7, #1
400036f8:	e18830b7 	strh	r3, [r8, r7]
400036fc:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40003700:	e59a8000 	ldr	r8, [sl]
40003704:	e08a7287 	add	r7, sl, r7, lsl #5
40003708:	e5977014 	ldr	r7, [r7, #20]
4000370c:	e0270497 	mla	r7, r7, r4, r0
40003710:	e2800003 	add	r0, r0, #3
40003714:	e1a07087 	lsl	r7, r7, #1
40003718:	e18830b7 	strh	r3, [r8, r7]
4000371c:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40003720:	e59a8000 	ldr	r8, [sl]
40003724:	e08a7287 	add	r7, sl, r7, lsl #5
40003728:	e5977014 	ldr	r7, [r7, #20]
4000372c:	e0271497 	mla	r7, r7, r4, r1
40003730:	e2811003 	add	r1, r1, #3
40003734:	e1a07087 	lsl	r7, r7, #1
40003738:	e18830b7 	strh	r3, [r8, r7]
4000373c:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40003740:	e59a8000 	ldr	r8, [sl]
40003744:	e08a7287 	add	r7, sl, r7, lsl #5
40003748:	e5977014 	ldr	r7, [r7, #20]
4000374c:	e0272497 	mla	r7, r7, r4, r2
40003750:	e2822003 	add	r2, r2, #3
40003754:	e1a07087 	lsl	r7, r7, #1
40003758:	e18830b7 	strh	r3, [r8, r7]
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
4000375c:	1affffb5 	bne	40003638 <Lcd_Printf.constprop.0+0x5b0>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
40003760:	e51b416c 	ldr	r4, [fp, #-364]	; 0xfffffe94
40003764:	e28cc003 	add	ip, ip, #3
40003768:	e51b5174 	ldr	r5, [fp, #-372]	; 0xfffffe8c
4000376c:	e1540005 	cmp	r4, r5
40003770:	1affffa5 	bne	4000360c <Lcd_Printf.constprop.0+0x584>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40003774:	e51b4170 	ldr	r4, [fp, #-368]	; 0xfffffe90
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40003778:	e51b1168 	ldr	r1, [fp, #-360]	; 0xfffffe98
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
4000377c:	e2844018 	add	r4, r4, #24
40003780:	e50b4170 	str	r4, [fp, #-368]	; 0xfffffe90
40003784:	eafffe61 	b	40003110 <Lcd_Printf.constprop.0+0x88>
	{
		offset=(unsigned)(cho2[middle]*640);
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
40003788:	e3530001 	cmp	r3, #1
4000378c:	13530018 	cmpne	r3, #24
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
40003790:	e5510d58 	ldrb	r0, [r1, #-3416]	; 0xfffff2a8
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
40003794:	13a04d71 	movne	r4, #7232	; 0x1c40
40003798:	03a04d66 	moveq	r4, #6528	; 0x1980
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);

		offset=(unsigned)(5120+2816+jong[middle]*896);
4000379c:	e5511d40 	ldrb	r1, [r1, #-3392]	; 0xfffff2c0
400037a0:	e0842282 	add	r2, r4, r2, lsl #5
400037a4:	e51b4180 	ldr	r4, [fp, #-384]	; 0xfffffe80
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
400037a8:	e51b8190 	ldr	r8, [fp, #-400]	; 0xfffffe70
400037ac:	e1a06286 	lsl	r6, r6, #5
400037b0:	e0800100 	add	r0, r0, r0, lsl #2
400037b4:	e24b5f53 	sub	r5, fp, #332	; 0x14c
400037b8:	e0611181 	rsb	r1, r1, r1, lsl #3
400037bc:	e1a0c005 	mov	ip, r5
400037c0:	e0840380 	add	r0, r4, r0, lsl #7
400037c4:	e0882002 	add	r2, r8, r2
400037c8:	e0861381 	add	r1, r6, r1, lsl #7
400037cc:	e0804283 	add	r4, r0, r3, lsl #5
400037d0:	f462aa0d 	vld1.8	{d26-d27}, [r2]!
400037d4:	e0887001 	add	r7, r8, r1
400037d8:	e5b40578 	ldr	r0, [r4, #1400]!	; 0x578

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
400037dc:	e2876c1f 	add	r6, r7, #7936	; 0x1f00
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
400037e0:	f4628a0f 	vld1.8	{d24-d25}, [r2]

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
400037e4:	e1a07006 	mov	r7, r6
400037e8:	e2866010 	add	r6, r6, #16
400037ec:	e5941004 	ldr	r1, [r4, #4]
400037f0:	e5942008 	ldr	r2, [r4, #8]
400037f4:	e594300c 	ldr	r3, [r4, #12]
400037f8:	f4676a0f 	vld1.8	{d22-d23}, [r7]
400037fc:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40003800:	e5940010 	ldr	r0, [r4, #16]
40003804:	e5941014 	ldr	r1, [r4, #20]
40003808:	e5942018 	ldr	r2, [r4, #24]
4000380c:	e594301c 	ldr	r3, [r4, #28]
40003810:	f4664a0f 	vld1.8	{d20-d21}, [r6]
40003814:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003818:	ed5b2b53 	vldr	d18, [fp, #-332]	; 0xfffffeb4
4000381c:	ed5b3b51 	vldr	d19, [fp, #-324]	; 0xfffffebc
40003820:	ed5b0b4f 	vldr	d16, [fp, #-316]	; 0xfffffec4
40003824:	ed5b1b4d 	vldr	d17, [fp, #-308]	; 0xfffffecc
40003828:	f26221fa 	vorr	q9, q9, q13
4000382c:	f26001f8 	vorr	q8, q8, q12

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40003830:	f26221f6 	vorr	q9, q9, q11
40003834:	ed4b2b53 	vstr	d18, [fp, #-332]	; 0xfffffeb4
40003838:	ed4b3b51 	vstr	d19, [fp, #-324]	; 0xfffffebc
4000383c:	f26001f4 	vorr	q8, q8, q10
40003840:	ed4b0b4f 	vstr	d16, [fp, #-316]	; 0xfffffec4
40003844:	ed4b1b4d 	vstr	d17, [fp, #-308]	; 0xfffffecc
40003848:	eafffe7c 	b	40003240 <Lcd_Printf.constprop.0+0x1b8>

4000384c <udelay_f>:
#define blendeqn(x)			(*(volatile unsigned int*)(0x11C00244+(((x)-1)*0x4)))
#define vidwnalpha0(x)		(*(volatile unsigned int*)(0x11C0021C+(((x)*0x8))))
#define vidwnalpha1(x)		(*(volatile unsigned int*)(0x11C00220+(((x)*0x8))))

void udelay_f(unsigned long usec)
{
4000384c:	e12fff1e 	bx	lr

40003850 <LCD_Clock_Init>:

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
40003850:	e3a03903 	mov	r3, #49152	; 0xc000
40003854:	e3413003 	movt	r3, #4099	; 0x1003
40003858:	e5932934 	ldr	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
4000385c:	e1a01003 	mov	r1, r3

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
40003860:	e3c22001 	bic	r2, r2, #1
40003864:	e5832934 	str	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
40003868:	e5932234 	ldr	r2, [r3, #564]	; 0x234
4000386c:	e3c2200f 	bic	r2, r2, #15
40003870:	e3822006 	orr	r2, r2, #6
40003874:	e5832234 	str	r2, [r3, #564]	; 0x234
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
40003878:	e5932334 	ldr	r2, [r3, #820]	; 0x334
4000387c:	e3822001 	orr	r2, r2, #1
40003880:	e5832334 	str	r2, [r3, #820]	; 0x334
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);
40003884:	e5932534 	ldr	r2, [r3, #1332]	; 0x534
40003888:	e3c2200f 	bic	r2, r2, #15
4000388c:	e3822004 	orr	r2, r2, #4
40003890:	e5832534 	str	r2, [r3, #1332]	; 0x534

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
40003894:	e5912634 	ldr	r2, [r1, #1588]	; 0x634
40003898:	e3a03903 	mov	r3, #49152	; 0xc000
4000389c:	e3413003 	movt	r3, #4099	; 0x1003
400038a0:	e3120001 	tst	r2, #1
400038a4:	1afffffa 	bne	40003894 <LCD_Clock_Init+0x44>
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
400038a8:	e5932934 	ldr	r2, [r3, #2356]	; 0x934
400038ac:	e3822001 	orr	r2, r2, #1
400038b0:	e5832934 	str	r2, [r3, #2356]	; 0x934
400038b4:	e12fff1e 	bx	lr

400038b8 <Lcd_Init>:

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
400038b8:	e3a03903 	mov	r3, #49152	; 0xc000
	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
}

void Lcd_Init(void)
{
400038bc:	e92d03f0 	push	{r4, r5, r6, r7, r8, r9}

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
400038c0:	e3413003 	movt	r3, #4099	; 0x1003

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
400038c4:	e1a01003 	mov	r1, r3

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
400038c8:	e5932934 	ldr	r2, [r3, #2356]	; 0x934
400038cc:	e3c22001 	bic	r2, r2, #1
400038d0:	e5832934 	str	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
400038d4:	e5932234 	ldr	r2, [r3, #564]	; 0x234
400038d8:	e3c2200f 	bic	r2, r2, #15
400038dc:	e3822006 	orr	r2, r2, #6
400038e0:	e5832234 	str	r2, [r3, #564]	; 0x234
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
400038e4:	e5932334 	ldr	r2, [r3, #820]	; 0x334
400038e8:	e3822001 	orr	r2, r2, #1
400038ec:	e5832334 	str	r2, [r3, #820]	; 0x334
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);
400038f0:	e5932534 	ldr	r2, [r3, #1332]	; 0x534
400038f4:	e3c2200f 	bic	r2, r2, #15
400038f8:	e3822004 	orr	r2, r2, #4
400038fc:	e5832534 	str	r2, [r3, #1332]	; 0x534

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
40003900:	e5913634 	ldr	r3, [r1, #1588]	; 0x634
40003904:	e3a02903 	mov	r2, #49152	; 0xc000
40003908:	e3412003 	movt	r2, #4099	; 0x1003
4000390c:	e2133001 	ands	r3, r3, #1
40003910:	1afffffa 	bne	40003900 <Lcd_Init+0x48>
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
40003914:	e5920934 	ldr	r0, [r2, #2356]	; 0x934

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
40003918:	e302c222 	movw	ip, #8738	; 0x2222
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
4000391c:	e1a0500c 	mov	r5, ip
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
40003920:	e1a0400c 	mov	r4, ip

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
40003924:	e3a01545 	mov	r1, #289406976	; 0x11400000
40003928:	e7dfc81c 	bfi	ip, ip, #16, #16
	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
4000392c:	e3800001 	orr	r0, r0, #1
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
40003930:	e7df5815 	bfi	r5, r5, #16, #16
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
40003934:	e7df4814 	bfi	r4, r4, #16, #16
	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
40003938:	e5820934 	str	r0, [r2, #2356]	; 0x934

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
4000393c:	e5912180 	ldr	r2, [r1, #384]	; 0x180
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF1CON+2),0xffff,0x0,0);
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF2CON+2),0xffff,0x0,0);
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF3CON+2),0xff,0x0,0);

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
40003940:	e3a00411 	mov	r0, #285212672	; 0x11000000

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
40003944:	e581c180 	str	ip, [r1, #384]	; 0x180

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
40003948:	e3a0c000 	mov	ip, #0
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
4000394c:	e59121a0 	ldr	r2, [r1, #416]	; 0x1a0

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
40003950:	e341c001 	movt	ip, #4097	; 0x1001
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
40003954:	e58151a0 	str	r5, [r1, #416]	; 0x1a0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
40003958:	e3a080d0 	mov	r8, #208	; 0xd0
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
4000395c:	e59121c0 	ldr	r2, [r1, #448]	; 0x1c0
	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
40003960:	e3007302 	movw	r7, #770	; 0x302
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
40003964:	e58141c0 	str	r4, [r1, #448]	; 0x1c0
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
40003968:	e3016d1d 	movw	r6, #7453	; 0x1d1d
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF3CON,0xffff,0x2222,0);
4000396c:	e59141e0 	ldr	r4, [r1, #480]	; 0x1e0
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
40003970:	e30b5bff 	movw	r5, #48127	; 0xbbff
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
40003974:	e3a02547 	mov	r2, #297795584	; 0x11c00000
40003978:	e3408002 	movt	r8, #2
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
4000397c:	e3a09d0b 	mov	r9, #704	; 0x2c0
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
40003980:	e3407002 	movt	r7, #2
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
40003984:	e340601d 	movt	r6, #29
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
40003988:	e3405012 	movt	r5, #18
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF3CON,0xffff,0x2222,0);
4000398c:	e1a04824 	lsr	r4, r4, #16
40003990:	e1a04804 	lsl	r4, r4, #16
40003994:	e3844c22 	orr	r4, r4, #8704	; 0x2200
40003998:	e3844022 	orr	r4, r4, #34	; 0x22
4000399c:	e58141e0 	str	r4, [r1, #480]	; 0x1e0

	Macro_Write_Block(*(volatile unsigned long *)(&rGPF0CON+2),0xffff,0x0,0);
400039a0:	e5914188 	ldr	r4, [r1, #392]	; 0x188
400039a4:	e1a04824 	lsr	r4, r4, #16
400039a8:	e1a04804 	lsl	r4, r4, #16
400039ac:	e5814188 	str	r4, [r1, #392]	; 0x188
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF1CON+2),0xffff,0x0,0);
400039b0:	e59141a8 	ldr	r4, [r1, #424]	; 0x1a8
400039b4:	e1a04824 	lsr	r4, r4, #16
400039b8:	e1a04804 	lsl	r4, r4, #16
400039bc:	e58141a8 	str	r4, [r1, #424]	; 0x1a8
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF2CON+2),0xffff,0x0,0);
400039c0:	e59141c8 	ldr	r4, [r1, #456]	; 0x1c8
400039c4:	e1a04824 	lsr	r4, r4, #16
400039c8:	e1a04804 	lsl	r4, r4, #16
400039cc:	e58141c8 	str	r4, [r1, #456]	; 0x1c8
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF3CON+2),0xff,0x0,0);
400039d0:	e59141e8 	ldr	r4, [r1, #488]	; 0x1e8
400039d4:	e3c440ff 	bic	r4, r4, #255	; 0xff
400039d8:	e58141e8 	str	r4, [r1, #488]	; 0x1e8

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
400039dc:	e5904c00 	ldr	r4, [r0, #3072]	; 0xc00
400039e0:	e3c4420f 	bic	r4, r4, #-268435456	; 0xf0000000
400039e4:	e3844201 	orr	r4, r4, #268435456	; 0x10000000
400039e8:	e5804c00 	str	r4, [r0, #3072]	; 0xc00
	Macro_Set_Bit(rGPX0DAT,7);
400039ec:	e5904c04 	ldr	r4, [r0, #3076]	; 0xc04
400039f0:	e3844080 	orr	r4, r4, #128	; 0x80
400039f4:	e5804c04 	str	r4, [r0, #3076]	; 0xc04

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);
400039f8:	e59140a0 	ldr	r4, [r1, #160]	; 0xa0
400039fc:	e3c4400f 	bic	r4, r4, #15
40003a00:	e3844002 	orr	r4, r4, #2
40003a04:	e58140a0 	str	r4, [r1, #160]	; 0xa0

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
40003a08:	e59c4210 	ldr	r4, [ip, #528]	; 0x210
40003a0c:	e3844002 	orr	r4, r4, #2
40003a10:	e58c4210 	str	r4, [ip, #528]	; 0x210

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
40003a14:	e5828000 	str	r8, [r2]
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
40003a18:	e5829004 	str	r9, [r2, #4]
	rVIDCON2 = 0;
40003a1c:	e5823008 	str	r3, [r2, #8]
	rVIDCON3 = 0;
40003a20:	e582300c 	str	r3, [r2, #12]

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
40003a24:	e5827010 	str	r7, [r2, #16]
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
40003a28:	e5826014 	str	r6, [r2, #20]
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
40003a2c:	e5825018 	str	r5, [r2, #24]
	rVIDTCON3 = (0<<31);
40003a30:	e582301c 	str	r3, [r2, #28]

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
40003a34:	e5903c00 	ldr	r3, [r0, #3072]	; 0xc00
40003a38:	e3c3320f 	bic	r3, r3, #-268435456	; 0xf0000000
40003a3c:	e3833201 	orr	r3, r3, #268435456	; 0x10000000
40003a40:	e5803c00 	str	r3, [r0, #3072]	; 0xc00
	Macro_Set_Bit(rGPX0DAT,7);
40003a44:	e5903c04 	ldr	r3, [r0, #3076]	; 0xc04
40003a48:	e3833080 	orr	r3, r3, #128	; 0x80
40003a4c:	e5803c04 	str	r3, [r0, #3076]	; 0xc04

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);
40003a50:	e59130a0 	ldr	r3, [r1, #160]	; 0xa0
40003a54:	e3c3300f 	bic	r3, r3, #15
40003a58:	e3833002 	orr	r3, r3, #2
40003a5c:	e58130a0 	str	r3, [r1, #160]	; 0xa0

	Macro_Write_Block(rVIDCON0,0x3,0x3,0); //Display ON
40003a60:	e5923000 	ldr	r3, [r2]
40003a64:	e3833003 	orr	r3, r3, #3
40003a68:	e5823000 	str	r3, [r2]
	Macro_Write_Block(rSHADOWCON,0x1f,0x1f,0);
40003a6c:	e5923034 	ldr	r3, [r2, #52]	; 0x34
40003a70:	e383301f 	orr	r3, r3, #31
40003a74:	e5823034 	str	r3, [r2, #52]	; 0x34
}
40003a78:	e8bd03f0 	pop	{r4, r5, r6, r7, r8, r9}
40003a7c:	e12fff1e 	bx	lr

40003a80 <Lcd_Win_Init>:

void Lcd_Win_Init(int id,int en)
{
40003a80:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40003a84:	e3082f48 	movw	r2, #36680	; 0x8f48
40003a88:	e1a04280 	lsl	r4, r0, #5
40003a8c:	e3442001 	movt	r2, #16385	; 0x4001
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40003a90:	e2807747 	add	r7, r0, #18612224	; 0x11c0000
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40003a94:	e0823004 	add	r3, r2, r4
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40003a98:	e2877004 	add	r7, r7, #4
40003a9c:	e593a004 	ldr	sl, [r3, #4]
40003aa0:	e1a07207 	lsl	r7, r7, #4
40003aa4:	e5935008 	ldr	r5, [r3, #8]
	Macro_Write_Block(rVIDCON0,0x3,0x3,0); //Display ON
	Macro_Write_Block(rSHADOWCON,0x1f,0x1f,0);
}

void Lcd_Win_Init(int id,int en)
{
40003aa8:	e24dd00c 	sub	sp, sp, #12
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40003aac:	e5936014 	ldr	r6, [r3, #20]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
40003ab0:	e2478040 	sub	r8, r7, #64	; 0x40
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40003ab4:	e5939018 	ldr	r9, [r3, #24]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40003ab8:	e7eaa05a 	ubfx	sl, sl, #0, #11
40003abc:	e7ea5055 	ubfx	r5, r5, #0, #11
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40003ac0:	e593c01c 	ldr	ip, [r3, #28]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40003ac4:	e185a58a 	orr	sl, r5, sl, lsl #11
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40003ac8:	e593500c 	ldr	r5, [r3, #12]
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);

	if(id == 0)
40003acc:	e3500000 	cmp	r0, #0
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40003ad0:	e0090699 	mul	r9, r9, r6
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40003ad4:	e587a000 	str	sl, [r7]
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40003ad8:	e0656006 	rsb	r6, r5, r6
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
40003adc:	e593a00c 	ldr	sl, [r3, #12]
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40003ae0:	e006069c 	mul	r6, ip, r6
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40003ae4:	e009099c 	mul	r9, ip, r9
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40003ae8:	e58d6004 	str	r6, [sp, #4]
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;
40003aec:	e00c059c 	mul	ip, ip, r5

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
40003af0:	e5936004 	ldr	r6, [r3, #4]
40003af4:	e086700a 	add	r7, r6, sl
40003af8:	e5936010 	ldr	r6, [r3, #16]
40003afc:	e2477001 	sub	r7, r7, #1
40003b00:	e58d7000 	str	r7, [sp]
40003b04:	e5937008 	ldr	r7, [r3, #8]
40003b08:	e59d5000 	ldr	r5, [sp]
40003b0c:	e087a006 	add	sl, r7, r6
40003b10:	e24aa001 	sub	sl, sl, #1
40003b14:	e7ea7055 	ubfx	r7, r5, #0, #11
40003b18:	e7eaa05a 	ubfx	sl, sl, #0, #11
40003b1c:	e18a7587 	orr	r7, sl, r7, lsl #11
40003b20:	e5887044 	str	r7, [r8, #68]	; 0x44

	if(id == 0)
40003b24:	1a000026 	bne	40003bc4 <Lcd_Win_Init+0x144>
	{
		winosdnc(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey)/2;
40003b28:	e5923010 	ldr	r3, [r2, #16]
40003b2c:	e592500c 	ldr	r5, [r2, #12]
40003b30:	e0030395 	mul	r3, r5, r3
40003b34:	e1a030a3 	lsr	r3, r3, #1
40003b38:	e5883048 	str	r3, [r8, #72]	; 0x48
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40003b3c:	e59d5004 	ldr	r5, [sp, #4]
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40003b40:	e1a08080 	lsl	r8, r0, #1
40003b44:	e3083628 	movw	r3, #34344	; 0x8628
40003b48:	e3443001 	movt	r3, #16385	; 0x4001
40003b4c:	e280778e 	add	r7, r0, #37224448	; 0x2380000
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40003b50:	e7ec6055 	ubfx	r6, r5, #0, #13
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40003b54:	e2877014 	add	r7, r7, #20
40003b58:	e7935108 	ldr	r5, [r3, r8, lsl #2]
40003b5c:	e1a07187 	lsl	r7, r7, #3
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40003b60:	e280a647 	add	sl, r0, #74448896	; 0x4700000
40003b64:	e7ecc05c 	ubfx	ip, ip, #0, #13
40003b68:	e28aa040 	add	sl, sl, #64	; 0x40
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40003b6c:	e5875000 	str	r5, [r7]
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40003b70:	e18c6686 	orr	r6, ip, r6, lsl #13
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
40003b74:	e7935108 	ldr	r5, [r3, r8, lsl #2]
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);

	if(id == 0 || id == 1)
40003b78:	e3500001 	cmp	r0, #1
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40003b7c:	e1a0010a 	lsl	r0, sl, #2
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
40003b80:	e089c005 	add	ip, r9, r5
40003b84:	e587c030 	str	ip, [r7, #48]	; 0x30
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40003b88:	e5806000 	str	r6, [r0]

	if(id == 0 || id == 1)
40003b8c:	9a000013 	bls	40003be0 <Lcd_Win_Init+0x160>
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
	}

	winconn(id) = (0<<22)|(1<<16)|(2<<9)|(ArrWinInfo[id].bpp_mode<<2);
40003b90:	e0822004 	add	r2, r2, r4

	if(en) Macro_Set_Bit(winconn(id),0);
40003b94:	e3510000 	cmp	r1, #0
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
	}

	winconn(id) = (0<<22)|(1<<16)|(2<<9)|(ArrWinInfo[id].bpp_mode<<2);
40003b98:	e5923020 	ldr	r3, [r2, #32]
40003b9c:	e1a03103 	lsl	r3, r3, #2
40003ba0:	e3833b41 	orr	r3, r3, #66560	; 0x10400
40003ba4:	e50030e0 	str	r3, [r0, #-224]	; 0xffffff20

	if(en) Macro_Set_Bit(winconn(id),0);
40003ba8:	e51030e0 	ldr	r3, [r0, #-224]	; 0xffffff20
40003bac:	13833001 	orrne	r3, r3, #1
	else Macro_Clear_Bit(winconn(id),0);
40003bb0:	03c33001 	biceq	r3, r3, #1
40003bb4:	e50030e0 	str	r3, [r0, #-224]	; 0xffffff20
}
40003bb8:	e28dd00c 	add	sp, sp, #12
40003bbc:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40003bc0:	e12fff1e 	bx	lr

	if(id == 0)
	{
		winosdnc(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey)/2;
	}
	else if((id == 1)||(id == 2))
40003bc4:	e2405001 	sub	r5, r0, #1
40003bc8:	e3550001 	cmp	r5, #1
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
40003bcc:	95935010 	ldrls	r5, [r3, #16]
40003bd0:	9593300c 	ldrls	r3, [r3, #12]
40003bd4:	90030593 	mulls	r3, r3, r5
40003bd8:	9588304c 	strls	r3, [r8, #76]	; 0x4c
40003bdc:	eaffffd6 	b	40003b3c <Lcd_Win_Init+0xbc>
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);

	if(id == 0 || id == 1)
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
40003be0:	e288c001 	add	ip, r8, #1
40003be4:	e793c10c 	ldr	ip, [r3, ip, lsl #2]
40003be8:	e587c004 	str	ip, [r7, #4]
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
40003bec:	e7933108 	ldr	r3, [r3, r8, lsl #2]
40003bf0:	e0899003 	add	r9, r9, r3
40003bf4:	e5879034 	str	r9, [r7, #52]	; 0x34
40003bf8:	eaffffe4 	b	40003b90 <Lcd_Win_Init+0x110>

40003bfc <Lcd_Put_Pixel>:
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003bfc:	e3083f48 	movw	r3, #36680	; 0x8f48
	if(en) Macro_Set_Bit(winconn(id),0);
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
40003c00:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003c04:	e3443001 	movt	r3, #16385	; 0x4001
40003c08:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
40003c0c:	e593c000 	ldr	ip, [r3]
40003c10:	e0833284 	add	r3, r3, r4, lsl #5
40003c14:	e5933014 	ldr	r3, [r3, #20]
40003c18:	e0210193 	mla	r1, r3, r1, r0
40003c1c:	e1a03081 	lsl	r3, r1, #1
40003c20:	e18c20b3 	strh	r2, [ip, r3]
}
40003c24:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40003c28:	e12fff1e 	bx	lr

40003c2c <Lcd_Get_Pixel>:

unsigned int Lcd_Get_Pixel(int x,int y)
{
	return *(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
40003c2c:	e3083f48 	movw	r3, #36680	; 0x8f48
40003c30:	e3443001 	movt	r3, #16385	; 0x4001
40003c34:	e593c0a4 	ldr	ip, [r3, #164]	; 0xa4
40003c38:	e5932000 	ldr	r2, [r3]
40003c3c:	e083328c 	add	r3, r3, ip, lsl #5
40003c40:	e5933014 	ldr	r3, [r3, #20]
40003c44:	e0210193 	mla	r1, r3, r1, r0
40003c48:	e1a03081 	lsl	r3, r1, #1
40003c4c:	e19200b3 	ldrh	r0, [r2, r3]
}
40003c50:	e12fff1e 	bx	lr

40003c54 <Lcd_Get_Pixel_Address>:

void * Lcd_Get_Pixel_Address(int x,int y)
{
	return (void *)(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
40003c54:	e3083f48 	movw	r3, #36680	; 0x8f48
40003c58:	e3443001 	movt	r3, #16385	; 0x4001
40003c5c:	e593c0a4 	ldr	ip, [r3, #164]	; 0xa4
40003c60:	e5932000 	ldr	r2, [r3]
40003c64:	e083328c 	add	r3, r3, ip, lsl #5
40003c68:	e5933014 	ldr	r3, [r3, #20]
40003c6c:	e0200193 	mla	r0, r3, r1, r0
}
40003c70:	e0820080 	add	r0, r2, r0, lsl #1
40003c74:	e12fff1e 	bx	lr

40003c78 <Lcd_Clr_Screen>:

void Lcd_Clr_Screen(void)
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
40003c78:	e3081f48 	movw	r1, #36680	; 0x8f48
{
	return (void *)(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
}

void Lcd_Clr_Screen(void)
{
40003c7c:	e92d0070 	push	{r4, r5, r6}
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
40003c80:	e3441001 	movt	r1, #16385	; 0x4001
40003c84:	e59120a4 	ldr	r2, [r1, #164]	; 0xa4
40003c88:	e0812282 	add	r2, r1, r2, lsl #5
40003c8c:	e5923018 	ldr	r3, [r2, #24]
40003c90:	e3530000 	cmp	r3, #0
40003c94:	0a000017 	beq	40003cf8 <Lcd_Clr_Screen+0x80>
40003c98:	e5922014 	ldr	r2, [r2, #20]
40003c9c:	e3a04000 	mov	r4, #0
40003ca0:	e1a06004 	mov	r6, r4
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
40003ca4:	e1a05004 	mov	r5, r4
40003ca8:	e3520000 	cmp	r2, #0
40003cac:	0a00000d 	beq	40003ce8 <Lcd_Clr_Screen+0x70>
40003cb0:	e3a00000 	mov	r0, #0
40003cb4:	e1a03000 	mov	r3, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003cb8:	e0220294 	mla	r2, r4, r2, r0
40003cbc:	e591c000 	ldr	ip, [r1]
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
40003cc0:	e2833001 	add	r3, r3, #1
40003cc4:	e1a00003 	mov	r0, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003cc8:	e1a02082 	lsl	r2, r2, #1
40003ccc:	e18c50b2 	strh	r5, [ip, r2]
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
40003cd0:	e591c0a4 	ldr	ip, [r1, #164]	; 0xa4
40003cd4:	e081c28c 	add	ip, r1, ip, lsl #5
40003cd8:	e59c2014 	ldr	r2, [ip, #20]
40003cdc:	e1530002 	cmp	r3, r2
40003ce0:	3afffff4 	bcc	40003cb8 <Lcd_Clr_Screen+0x40>
40003ce4:	e59c3018 	ldr	r3, [ip, #24]

void Lcd_Clr_Screen(void)
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
40003ce8:	e2866001 	add	r6, r6, #1
40003cec:	e1560003 	cmp	r6, r3
40003cf0:	e1a04006 	mov	r4, r6
40003cf4:	3affffeb 	bcc	40003ca8 <Lcd_Clr_Screen+0x30>
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
		{
			Lcd_Put_Pixel(x, y, 0x00);
		}
	}
}
40003cf8:	e8bd0070 	pop	{r4, r5, r6}
40003cfc:	e12fff1e 	bx	lr

40003d00 <Lcd_Draw_Back_Color>:

void Lcd_Draw_Back_Color(int color)
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40003d00:	e3081f48 	movw	r1, #36680	; 0x8f48
		}
	}
}

void Lcd_Draw_Back_Color(int color)
{
40003d04:	e92d0070 	push	{r4, r5, r6}
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40003d08:	e3441001 	movt	r1, #16385	; 0x4001
40003d0c:	e59120a4 	ldr	r2, [r1, #164]	; 0xa4
40003d10:	e0812282 	add	r2, r1, r2, lsl #5
40003d14:	e5923018 	ldr	r3, [r2, #24]
40003d18:	e3530000 	cmp	r3, #0
40003d1c:	0a000017 	beq	40003d80 <Lcd_Draw_Back_Color+0x80>
40003d20:	e5922014 	ldr	r2, [r2, #20]
40003d24:	e3a04000 	mov	r4, #0
40003d28:	e6ff5070 	uxth	r5, r0
40003d2c:	e1a06004 	mov	r6, r4
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40003d30:	e3520000 	cmp	r2, #0
40003d34:	0a00000d 	beq	40003d70 <Lcd_Draw_Back_Color+0x70>
40003d38:	e3a00000 	mov	r0, #0
40003d3c:	e1a03000 	mov	r3, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003d40:	e0220294 	mla	r2, r4, r2, r0
40003d44:	e591c000 	ldr	ip, [r1]
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40003d48:	e2833001 	add	r3, r3, #1
40003d4c:	e1a00003 	mov	r0, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003d50:	e1a02082 	lsl	r2, r2, #1
40003d54:	e18c50b2 	strh	r5, [ip, r2]
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40003d58:	e591c0a4 	ldr	ip, [r1, #164]	; 0xa4
40003d5c:	e081c28c 	add	ip, r1, ip, lsl #5
40003d60:	e59c2014 	ldr	r2, [ip, #20]
40003d64:	e1530002 	cmp	r3, r2
40003d68:	3afffff4 	bcc	40003d40 <Lcd_Draw_Back_Color+0x40>
40003d6c:	e59c3018 	ldr	r3, [ip, #24]

void Lcd_Draw_Back_Color(int color)
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40003d70:	e2866001 	add	r6, r6, #1
40003d74:	e1560003 	cmp	r6, r3
40003d78:	e1a04006 	mov	r4, r6
40003d7c:	3affffeb 	bcc	40003d30 <Lcd_Draw_Back_Color+0x30>
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
         {
             	Lcd_Put_Pixel(x,y,color);
         }
     }
}
40003d80:	e8bd0070 	pop	{r4, r5, r6}
40003d84:	e12fff1e 	bx	lr

40003d88 <Lcd_Get_Info_BMP>:

void Lcd_Get_Info_BMP(int * x, int  * y, const unsigned short int *fp)
{
	*x =(int)fp[0];
40003d88:	e1d230b0 	ldrh	r3, [r2]
40003d8c:	e5803000 	str	r3, [r0]
	*y =(int)fp[1];
40003d90:	e1d230b2 	ldrh	r3, [r2, #2]
40003d94:	e5813000 	str	r3, [r1]
40003d98:	e12fff1e 	bx	lr

40003d9c <Lcd_Draw_BMP>:
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
40003d9c:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40003da0:	e24dd014 	sub	sp, sp, #20
	register int width = fp[0], height = fp[1];
40003da4:	e1d2a0b2 	ldrh	sl, [r2, #2]
	*x =(int)fp[0];
	*y =(int)fp[1];
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
40003da8:	e58d100c 	str	r1, [sp, #12]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40003dac:	e35a0000 	cmp	sl, #0
	*y =(int)fp[1];
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
	register int width = fp[0], height = fp[1];
40003db0:	e1d270b0 	ldrh	r7, [r2]
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40003db4:	0a00001e 	beq	40003e34 <Lcd_Draw_BMP+0x98>
40003db8:	e308cf48 	movw	ip, #36680	; 0x8f48
40003dbc:	e1a03087 	lsl	r3, r7, #1
40003dc0:	e344c001 	movt	ip, #16385	; 0x4001
40003dc4:	e3a09000 	mov	r9, #0
40003dc8:	e58d3008 	str	r3, [sp, #8]
	{
		for(xx=0;xx<width;xx++)
40003dcc:	e3570000 	cmp	r7, #0
40003dd0:	0a000012 	beq	40003e20 <Lcd_Draw_BMP+0x84>
40003dd4:	e59d400c 	ldr	r4, [sp, #12]
40003dd8:	e1a01002 	mov	r1, r2
40003ddc:	e3a03000 	mov	r3, #0
40003de0:	e58d2004 	str	r2, [sp, #4]
40003de4:	e0898004 	add	r8, r9, r4
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003de8:	e59c20a4 	ldr	r2, [ip, #164]	; 0xa4
40003dec:	e0835000 	add	r5, r3, r0

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
		{
			 Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx+2]);
40003df0:	e1d140b4 	ldrh	r4, [r1, #4]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40003df4:	e2833001 	add	r3, r3, #1
40003df8:	e1570003 	cmp	r7, r3
40003dfc:	e2811002 	add	r1, r1, #2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003e00:	e08c6282 	add	r6, ip, r2, lsl #5
40003e04:	e5966014 	ldr	r6, [r6, #20]
40003e08:	e0255896 	mla	r5, r6, r8, r5
40003e0c:	e59c6000 	ldr	r6, [ip]
40003e10:	e1a05085 	lsl	r5, r5, #1
40003e14:	e18640b5 	strh	r4, [r6, r5]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40003e18:	cafffff2 	bgt	40003de8 <Lcd_Draw_BMP+0x4c>
40003e1c:	e59d2004 	ldr	r2, [sp, #4]
void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40003e20:	e2899001 	add	r9, r9, #1
40003e24:	e59d3008 	ldr	r3, [sp, #8]
40003e28:	e15a0009 	cmp	sl, r9
40003e2c:	e0822003 	add	r2, r2, r3
40003e30:	caffffe5 	bgt	40003dcc <Lcd_Draw_BMP+0x30>
		for(xx=0;xx<width;xx++)
		{
			 Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx+2]);
		}
	}
}
40003e34:	e28dd014 	add	sp, sp, #20
40003e38:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40003e3c:	e12fff1e 	bx	lr

40003e40 <Lcd_Draw_Image>:

void Lcd_Draw_Image(int x, int y, const unsigned short int *fp, int width, int height)
{
40003e40:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40003e44:	e24dd00c 	sub	sp, sp, #12
40003e48:	e59da028 	ldr	sl, [sp, #40]	; 0x28
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40003e4c:	e35a0000 	cmp	sl, #0
40003e50:	da00001a 	ble	40003ec0 <Lcd_Draw_Image+0x80>
40003e54:	e308cf48 	movw	ip, #36680	; 0x8f48
40003e58:	e1a09083 	lsl	r9, r3, #1
40003e5c:	e08aa001 	add	sl, sl, r1
40003e60:	e2428002 	sub	r8, r2, #2
40003e64:	e344c001 	movt	ip, #16385	; 0x4001
40003e68:	e0837000 	add	r7, r3, r0
	{
		for(xx=0;xx<width;xx++)
40003e6c:	e3530000 	cmp	r3, #0
40003e70:	da00000e 	ble	40003eb0 <Lcd_Draw_Image+0x70>
40003e74:	e1a02000 	mov	r2, r0
40003e78:	e1a04008 	mov	r4, r8
40003e7c:	e58d3004 	str	r3, [sp, #4]
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003e80:	e59c30a4 	ldr	r3, [ip, #164]	; 0xa4

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
		{
			Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx]);
40003e84:	e1f460b2 	ldrh	r6, [r4, #2]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003e88:	e08c5283 	add	r5, ip, r3, lsl #5
40003e8c:	e59c3000 	ldr	r3, [ip]
40003e90:	e5955014 	ldr	r5, [r5, #20]
40003e94:	e0252195 	mla	r5, r5, r1, r2
40003e98:	e2822001 	add	r2, r2, #1
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40003e9c:	e1520007 	cmp	r2, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003ea0:	e1a05085 	lsl	r5, r5, #1
40003ea4:	e18360b5 	strh	r6, [r3, r5]
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40003ea8:	1afffff4 	bne	40003e80 <Lcd_Draw_Image+0x40>
40003eac:	e59d3004 	ldr	r3, [sp, #4]
40003eb0:	e2811001 	add	r1, r1, #1
40003eb4:	e0888009 	add	r8, r8, r9

void Lcd_Draw_Image(int x, int y, const unsigned short int *fp, int width, int height)
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40003eb8:	e151000a 	cmp	r1, sl
40003ebc:	1affffea 	bne	40003e6c <Lcd_Draw_Image+0x2c>
		for(xx=0;xx<width;xx++)
		{
			Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx]);
		}
	}
}
40003ec0:	e28dd00c 	add	sp, sp, #12
40003ec4:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40003ec8:	e12fff1e 	bx	lr

40003ecc <Lcd_Select_Draw_Frame_Buffer>:

void Lcd_Select_Draw_Frame_Buffer(int win_id,int buf_num)
{
	pLcdFb = (volatile unsigned short *)ArrFbSel[win_id*2+buf_num];
40003ecc:	e0812080 	add	r2, r1, r0, lsl #1
40003ed0:	e3083628 	movw	r3, #34344	; 0x8628
40003ed4:	e3443001 	movt	r3, #16385	; 0x4001
40003ed8:	e7932102 	ldr	r2, [r3, r2, lsl #2]
40003edc:	e3083f48 	movw	r3, #36680	; 0x8f48
40003ee0:	e3443001 	movt	r3, #16385	; 0x4001

	Selected_win = win_id;
40003ee4:	e58300a4 	str	r0, [r3, #164]	; 0xa4
	}
}

void Lcd_Select_Draw_Frame_Buffer(int win_id,int buf_num)
{
	pLcdFb = (volatile unsigned short *)ArrFbSel[win_id*2+buf_num];
40003ee8:	e5832000 	str	r2, [r3]

	Selected_win = win_id;
	Selected_frame = buf_num;
40003eec:	e58310a8 	str	r1, [r3, #168]	; 0xa8
40003ef0:	e12fff1e 	bx	lr

40003ef4 <Lcd_Select_Display_Frame_Buffer>:

void Lcd_Select_Display_Frame_Buffer(int win_id,int buf_num)
{
	if(buf_num == 0)
	{
		Macro_Clear_Bit(winconn(win_id),20);
40003ef4:	e2803647 	add	r3, r0, #74448896	; 0x4700000
	Selected_frame = buf_num;
}

void Lcd_Select_Display_Frame_Buffer(int win_id,int buf_num)
{
	if(buf_num == 0)
40003ef8:	e3510000 	cmp	r1, #0
	{
		Macro_Clear_Bit(winconn(win_id),20);
40003efc:	e2833008 	add	r3, r3, #8
40003f00:	e1a03103 	lsl	r3, r3, #2
40003f04:	e5932000 	ldr	r2, [r3]
40003f08:	03c22601 	biceq	r2, r2, #1048576	; 0x100000
	}
	else
	{
		Macro_Set_Bit(winconn(win_id),20);
40003f0c:	13822601 	orrne	r2, r2, #1048576	; 0x100000
40003f10:	e5832000 	str	r2, [r3]
	}

   	Display_frame[win_id] = buf_num;
40003f14:	e3083f48 	movw	r3, #36680	; 0x8f48
40003f18:	e3443001 	movt	r3, #16385	; 0x4001
40003f1c:	e0833100 	add	r3, r3, r0, lsl #2
40003f20:	e58310b0 	str	r1, [r3, #176]	; 0xb0
40003f24:	e12fff1e 	bx	lr

40003f28 <absf>:
}

__inline double absf(double data)
{
40003f28:	ec410b30 	vmov	d16, r0, r1
	return (0 <= data ? data : -data);
40003f2c:	eef50bc0 	vcmpe.f64	d16, #0.0
40003f30:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003f34:	bef11b60 	vneglt.f64	d17, d16
40003f38:	bc510b31 	vmovlt	r0, r1, d17
40003f3c:	ac510b30 	vmovge	r0, r1, d16
}
40003f40:	e12fff1e 	bx	lr

40003f44 <Lcd_Brightness_Control>:

void Lcd_Brightness_Control(int level)
{
	Macro_Write_Block(rGPD0CON,0xf,0x1,0);
40003f44:	e3a03545 	mov	r3, #289406976	; 0x11400000
40003f48:	e59320a0 	ldr	r2, [r3, #160]	; 0xa0
40003f4c:	e3c2200f 	bic	r2, r2, #15
40003f50:	e3822001 	orr	r2, r2, #1
40003f54:	e58320a0 	str	r2, [r3, #160]	; 0xa0
	Macro_Set_Bit(rGPD0DAT, 0);
40003f58:	e59320a4 	ldr	r2, [r3, #164]	; 0xa4
40003f5c:	e3822001 	orr	r2, r2, #1
40003f60:	e58320a4 	str	r2, [r3, #164]	; 0xa4
40003f64:	e12fff1e 	bx	lr

40003f68 <Lcd_Draw_BMP_File_24bpp>:
	Macro_Write_Block(rTCON,0x1f,0x9,0);
	*/
}

void Lcd_Draw_BMP_File_24bpp(int x, int y, void *fp)
{
40003f68:	e1a0c00d 	mov	ip, sp
40003f6c:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40003f70:	e24cb004 	sub	fp, ip, #4
40003f74:	e24dd01c 	sub	sp, sp, #28
40003f78:	e1a08000 	mov	r8, r0
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003f7c:	e308028c 	movw	r0, #33420	; 0x828c

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003f80:	e5d29013 	ldrb	r9, [r2, #19]
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003f84:	e3440001 	movt	r0, #16385	; 0x4001

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003f88:	e5d27012 	ldrb	r7, [r2, #18]
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003f8c:	e5d2600b 	ldrb	r6, [r2, #11]
40003f90:	e5d2500a 	ldrb	r5, [r2, #10]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003f94:	e5d24014 	ldrb	r4, [r2, #20]

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003f98:	e5d2a017 	ldrb	sl, [r2, #23]

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003f9c:	e0877409 	add	r7, r7, r9, lsl #8

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003fa0:	e5d29016 	ldrb	r9, [r2, #22]
	Macro_Write_Block(rTCON,0x1f,0x9,0);
	*/
}

void Lcd_Draw_BMP_File_24bpp(int x, int y, void *fp)
{
40003fa4:	e50b1038 	str	r1, [fp, #-56]	; 0xffffffc8
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003fa8:	e0855406 	add	r5, r5, r6, lsl #8
40003fac:	e5d2100c 	ldrb	r1, [r2, #12]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003fb0:	e0877804 	add	r7, r7, r4, lsl #16
40003fb4:	e5d26015 	ldrb	r6, [r2, #21]

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003fb8:	e5d2e018 	ldrb	lr, [r2, #24]
40003fbc:	e089940a 	add	r9, r9, sl, lsl #8
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003fc0:	e5d2c00d 	ldrb	ip, [r2, #13]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003fc4:	e5d23019 	ldrb	r3, [r2, #25]
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003fc8:	e0855801 	add	r5, r5, r1, lsl #16

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003fcc:	e0877c06 	add	r7, r7, r6, lsl #24
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003fd0:	e1a01002 	mov	r1, r2

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003fd4:	e089e80e 	add	lr, r9, lr, lsl #16
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003fd8:	e085cc0c 	add	ip, r5, ip, lsl #24
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
40003fdc:	e0874087 	add	r4, r7, r7, lsl #1

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003fe0:	e08eac03 	add	sl, lr, r3, lsl #24
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003fe4:	e08c9002 	add	r9, ip, r2
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
40003fe8:	e50b4034 	str	r4, [fp, #-52]	; 0xffffffcc
40003fec:	e264c000 	rsb	ip, r4, #0

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003ff0:	e58da000 	str	sl, [sp]
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
40003ff4:	e20cc003 	and	ip, ip, #3

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003ff8:	e1a02009 	mov	r2, r9
40003ffc:	e1a03007 	mov	r3, r7
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
40004000:	e50bc030 	str	ip, [fp, #-48]	; 0xffffffd0

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40004004:	eb000983 	bl	40006618 <Uart1_Printf>

	for(yy=(h-1);yy>=0;yy--)
40004008:	e25aa001 	subs	sl, sl, #1
4000400c:	4a000024 	bmi	400040a4 <Lcd_Draw_BMP_File_24bpp+0x13c>
40004010:	e3084f48 	movw	r4, #36680	; 0x8f48
40004014:	e3444001 	movt	r4, #16385	; 0x4001
	{
		for(xx=0;xx<w;xx++)
40004018:	e3570000 	cmp	r7, #0
4000401c:	0a00001c 	beq	40004094 <Lcd_Draw_BMP_File_24bpp+0x12c>
40004020:	e51b0038 	ldr	r0, [fp, #-56]	; 0xffffffc8
40004024:	e1a03009 	mov	r3, r9
40004028:	e3a02000 	mov	r2, #0
4000402c:	e50b903c 	str	r9, [fp, #-60]	; 0xffffffc4
40004030:	e08a6000 	add	r6, sl, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004034:	e59450a4 	ldr	r5, [r4, #164]	; 0xa4
40004038:	e082c008 	add	ip, r2, r8

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
4000403c:	e5d31001 	ldrb	r1, [r3, #1]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
40004040:	e2822001 	add	r2, r2, #1
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40004044:	e5d30000 	ldrb	r0, [r3]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
40004048:	e1520007 	cmp	r2, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000404c:	e5949000 	ldr	r9, [r4]
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
40004050:	e2833003 	add	r3, r3, #3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004054:	e0845285 	add	r5, r4, r5, lsl #5

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40004058:	e20110fc 	and	r1, r1, #252	; 0xfc
4000405c:	e1a01181 	lsl	r1, r1, #3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004060:	e5955014 	ldr	r5, [r5, #20]

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40004064:	e08111a0 	add	r1, r1, r0, lsr #3
40004068:	e5530001 	ldrb	r0, [r3, #-1]
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000406c:	e02cc695 	mla	ip, r5, r6, ip

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40004070:	e20000f8 	and	r0, r0, #248	; 0xf8
40004074:	e0811400 	add	r1, r1, r0, lsl #8
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004078:	e1a0c08c 	lsl	ip, ip, #1
	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
4000407c:	e6ff1071 	uxth	r1, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004080:	e18910bc 	strh	r1, [r9, ip]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
40004084:	1affffea 	bne	40004034 <Lcd_Draw_BMP_File_24bpp+0xcc>
40004088:	e51b903c 	ldr	r9, [fp, #-60]	; 0xffffffc4
4000408c:	e51b0034 	ldr	r0, [fp, #-52]	; 0xffffffcc
40004090:	e0899000 	add	r9, r9, r0
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
40004094:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
40004098:	e25aa001 	subs	sl, sl, #1
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
4000409c:	e0899003 	add	r9, r9, r3

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
400040a0:	5affffdc 	bpl	40004018 <Lcd_Draw_BMP_File_24bpp+0xb0>
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
	}
}
400040a4:	e24bd028 	sub	sp, fp, #40	; 0x28
400040a8:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}

400040ac <Lcd_Han_Putch>:

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
400040ac:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
400040b0:	e24dd05c 	sub	sp, sp, #92	; 0x5c
400040b4:	e59dc078 	ldr	ip, [sp, #120]	; 0x78
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
400040b8:	e3a0805e 	mov	r8, #94	; 0x5e
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400040bc:	e30f4b70 	movw	r4, #64368	; 0xfb70

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
400040c0:	e1a09001 	mov	r9, r1
400040c4:	e58d2014 	str	r2, [sp, #20]
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400040c8:	e3444000 	movt	r4, #16384	; 0x4000
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
400040cc:	e7e7645c 	ubfx	r6, ip, #8, #8
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400040d0:	e5941004 	ldr	r1, [r4, #4]
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
400040d4:	e6efc07c 	uxtb	ip, ip

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
400040d8:	e58d002c 	str	r0, [sp, #44]	; 0x2c
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400040dc:	e5940000 	ldr	r0, [r4]

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
400040e0:	e3037b60 	movw	r7, #15200	; 0x3b60
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
400040e4:	e24ccdee 	sub	ip, ip, #15232	; 0x3b80

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
400040e8:	e58d3018 	str	r3, [sp, #24]
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
400040ec:	e24cc03f 	sub	ip, ip, #63	; 0x3f

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
400040f0:	e3447001 	movt	r7, #16385	; 0x4001
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
400040f4:	e022c698 	mla	r2, r8, r6, ip

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
400040f8:	e59dc07c 	ldr	ip, [sp, #124]	; 0x7c
400040fc:	e59d6080 	ldr	r6, [sp, #128]	; 0x80
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40004100:	e28d5030 	add	r5, sp, #48	; 0x30
40004104:	e8a50003 	stmia	r5!, {r0, r1}

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);

	first  = *(HanTable+offset*2);
40004108:	e0844082 	add	r4, r4, r2, lsl #1
4000410c:	e5d42008 	ldrb	r2, [r4, #8]
	middle = *(HanTable+offset*2+1);
40004110:	e5d43009 	ldrb	r3, [r4, #9]
	data   = (int)((first<<8)+middle);
40004114:	e0833402 	add	r3, r3, r2, lsl #8

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40004118:	e203201f 	and	r2, r3, #31

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
4000411c:	e7e41553 	ubfx	r1, r3, #10, #5
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40004120:	e0872002 	add	r2, r7, r2
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
40004124:	e7e432d3 	ubfx	r3, r3, #5, #5
	last   = _last[(data)&31];
40004128:	e5d28558 	ldrb	r8, [r2, #1368]	; 0x558

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
4000412c:	e0871001 	add	r1, r7, r1
	middle = _middle[(data>>5)&31];
40004130:	e0872003 	add	r2, r7, r3

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40004134:	e5d13520 	ldrb	r3, [r1, #1312]	; 0x520
	middle = _middle[(data>>5)&31];
40004138:	e5d21538 	ldrb	r1, [r2, #1336]	; 0x538
	last   = _last[(data)&31];

	if(last==0)
4000413c:	e3580000 	cmp	r8, #0
40004140:	1a000097 	bne	400043a4 <Lcd_Han_Putch+0x2f8>
	{
		offset=(unsigned)(cho[middle]*640);
40004144:	e3072b50 	movw	r2, #31568	; 0x7b50
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
40004148:	e3530001 	cmp	r3, #1
4000414c:	13530018 	cmpne	r3, #24
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
40004150:	e3442001 	movt	r2, #16385	; 0x4001
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
40004154:	13a04d5b 	movne	r4, #5824	; 0x16c0
40004158:	03a04b05 	moveq	r4, #5120	; 0x1400
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
4000415c:	e0820001 	add	r0, r2, r1
40004160:	e0841281 	add	r1, r4, r1, lsl #5
40004164:	e5500d70 	ldrb	r0, [r0, #-3440]	; 0xfffff290
40004168:	e2872e57 	add	r2, r7, #1392	; 0x570
4000416c:	e2822008 	add	r2, r2, #8
40004170:	e28da038 	add	sl, sp, #56	; 0x38
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
		else offset=5120+704;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40004174:	e0822001 	add	r2, r2, r1
40004178:	e1a0400a 	mov	r4, sl
4000417c:	e0800100 	add	r0, r0, r0, lsl #2
40004180:	f4626a0d 	vld1.8	{d22-d23}, [r2]!
40004184:	e0875380 	add	r5, r7, r0, lsl #7
40004188:	f4624a0f 	vld1.8	{d20-d21}, [r2]
4000418c:	e0855283 	add	r5, r5, r3, lsl #5
40004190:	e5b50578 	ldr	r0, [r5, #1400]!	; 0x578
40004194:	e5951004 	ldr	r1, [r5, #4]
40004198:	e5952008 	ldr	r2, [r5, #8]
4000419c:	e595300c 	ldr	r3, [r5, #12]
400041a0:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
400041a4:	eddd2b0e 	vldr	d18, [sp, #56]	; 0x38
400041a8:	eddd3b10 	vldr	d19, [sp, #64]	; 0x40
400041ac:	e5950010 	ldr	r0, [r5, #16]
400041b0:	e5951014 	ldr	r1, [r5, #20]
400041b4:	e5952018 	ldr	r2, [r5, #24]
400041b8:	e595301c 	ldr	r3, [r5, #28]
400041bc:	f26221f6 	vorr	q9, q9, q11
400041c0:	edcd2b0e 	vstr	d18, [sp, #56]	; 0x38
400041c4:	edcd3b10 	vstr	d19, [sp, #64]	; 0x40
400041c8:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
400041cc:	eddd0b12 	vldr	d16, [sp, #72]	; 0x48
400041d0:	eddd1b14 	vldr	d17, [sp, #80]	; 0x50
400041d4:	f26001f4 	vorr	q8, q8, q10
400041d8:	edcd0b12 	vstr	d16, [sp, #72]	; 0x48
400041dc:	edcd1b14 	vstr	d17, [sp, #80]	; 0x50
400041e0:	e28d4037 	add	r4, sp, #55	; 0x37
400041e4:	e3083f48 	movw	r3, #36680	; 0x8f48
400041e8:	e1a0218c 	lsl	r2, ip, #3
400041ec:	e58d4000 	str	r4, [sp]
400041f0:	e3443001 	movt	r3, #16385	; 0x4001
400041f4:	e58da028 	str	sl, [sp, #40]	; 0x28
400041f8:	e1a0400a 	mov	r4, sl
400041fc:	e28d1058 	add	r1, sp, #88	; 0x58
40004200:	e58d9010 	str	r9, [sp, #16]
40004204:	e58d1004 	str	r1, [sp, #4]
40004208:	e58d201c 	str	r2, [sp, #28]
4000420c:	e59d2028 	ldr	r2, [sp, #40]	; 0x28
40004210:	e28d102f 	add	r1, sp, #47	; 0x2f
40004214:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
40004218:	e5d44000 	ldrb	r4, [r4]
4000421c:	e5d22001 	ldrb	r2, [r2, #1]
40004220:	e58d100c 	str	r1, [sp, #12]
40004224:	e58d4020 	str	r4, [sp, #32]
40004228:	e58d2024 	str	r2, [sp, #36]	; 0x24

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
4000422c:	e5f1a001 	ldrb	sl, [r1, #1]!
40004230:	e59d2020 	ldr	r2, [sp, #32]
40004234:	e59d8018 	ldr	r8, [sp, #24]
40004238:	e59d4014 	ldr	r4, [sp, #20]
4000423c:	e11a0002 	tst	sl, r2
40004240:	e58d100c 	str	r1, [sp, #12]
40004244:	11a08004 	movne	r8, r4
			for(cy=0; cy<zy; cy++)
40004248:	e3560000 	cmp	r6, #0
4000424c:	da00001d 	ble	400042c8 <Lcd_Han_Putch+0x21c>
40004250:	e58da008 	str	sl, [sp, #8]
40004254:	e3a07000 	mov	r7, #0
40004258:	e59da010 	ldr	sl, [sp, #16]
4000425c:	e6ff8078 	uxth	r8, r8
40004260:	e1a09007 	mov	r9, r7
			{
				for(cx=0; cx<zx; cx++)
40004264:	e35c0000 	cmp	ip, #0
40004268:	da00000f 	ble	400042ac <Lcd_Han_Putch+0x200>
4000426c:	e3a01000 	mov	r1, #0
40004270:	e087700a 	add	r7, r7, sl
40004274:	e1a02001 	mov	r2, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004278:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
4000427c:	e0810005 	add	r0, r1, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40004280:	e2822001 	add	r2, r2, #1
40004284:	e6ef2072 	uxtb	r2, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004288:	e0834284 	add	r4, r3, r4, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
4000428c:	e152000c 	cmp	r2, ip
40004290:	e1a01002 	mov	r1, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004294:	e5944014 	ldr	r4, [r4, #20]
40004298:	e0200794 	mla	r0, r4, r7, r0
4000429c:	e5934000 	ldr	r4, [r3]
400042a0:	e1a00080 	lsl	r0, r0, #1
400042a4:	e18480b0 	strh	r8, [r4, r0]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400042a8:	bafffff2 	blt	40004278 <Lcd_Han_Putch+0x1cc>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
400042ac:	e2899001 	add	r9, r9, #1
400042b0:	e6ef9079 	uxtb	r9, r9
400042b4:	e1590006 	cmp	r9, r6
400042b8:	e1a07009 	mov	r7, r9
400042bc:	baffffe8 	blt	40004264 <Lcd_Han_Putch+0x1b8>
400042c0:	e59da008 	ldr	sl, [sp, #8]
400042c4:	e59d4014 	ldr	r4, [sp, #20]
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
400042c8:	e59d1024 	ldr	r1, [sp, #36]	; 0x24
400042cc:	e59d9018 	ldr	r9, [sp, #24]
400042d0:	e11a0001 	tst	sl, r1
400042d4:	11a09004 	movne	r9, r4
			for(cy=0; cy<zy; cy++)
400042d8:	e3560000 	cmp	r6, #0
400042dc:	da00001f 	ble	40004360 <Lcd_Han_Putch+0x2b4>
400042e0:	e59d101c 	ldr	r1, [sp, #28]
400042e4:	e3a07000 	mov	r7, #0
400042e8:	e1a0a007 	mov	sl, r7
400042ec:	e58d5008 	str	r5, [sp, #8]
400042f0:	e6ff9079 	uxth	r9, r9
400042f4:	e0858001 	add	r8, r5, r1
400042f8:	e1a05007 	mov	r5, r7
400042fc:	e59d7010 	ldr	r7, [sp, #16]
			{
				for(cx=0; cx<zx; cx++)
40004300:	e35c0000 	cmp	ip, #0
40004304:	da00000f 	ble	40004348 <Lcd_Han_Putch+0x29c>
40004308:	e3a01000 	mov	r1, #0
4000430c:	e0855007 	add	r5, r5, r7
40004310:	e1a02001 	mov	r2, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004314:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*(xs+8)+cx, y+zy*ys+cy, newColor);
40004318:	e0810008 	add	r0, r1, r8
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
4000431c:	e2822001 	add	r2, r2, #1
40004320:	e6ef2072 	uxtb	r2, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004324:	e0834284 	add	r4, r3, r4, lsl #5
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40004328:	e15c0002 	cmp	ip, r2
4000432c:	e1a01002 	mov	r1, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004330:	e5944014 	ldr	r4, [r4, #20]
40004334:	e0200594 	mla	r0, r4, r5, r0
40004338:	e5934000 	ldr	r4, [r3]
4000433c:	e1a00080 	lsl	r0, r0, #1
40004340:	e18490b0 	strh	r9, [r4, r0]
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40004344:	cafffff2 	bgt	40004314 <Lcd_Han_Putch+0x268>
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40004348:	e28aa001 	add	sl, sl, #1
4000434c:	e6efa07a 	uxtb	sl, sl
40004350:	e156000a 	cmp	r6, sl
40004354:	e1a0500a 	mov	r5, sl
40004358:	caffffe8 	bgt	40004300 <Lcd_Han_Putch+0x254>
4000435c:	e59d5008 	ldr	r5, [sp, #8]
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40004360:	e59d100c 	ldr	r1, [sp, #12]
40004364:	e085500c 	add	r5, r5, ip
40004368:	e59d2000 	ldr	r2, [sp]
4000436c:	e1510002 	cmp	r1, r2
40004370:	1affffad 	bne	4000422c <Lcd_Han_Putch+0x180>
40004374:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
40004378:	e59d2004 	ldr	r2, [sp, #4]
4000437c:	e59d1010 	ldr	r1, [sp, #16]
40004380:	e2844002 	add	r4, r4, #2
40004384:	e1540002 	cmp	r4, r2
40004388:	e58d4028 	str	r4, [sp, #40]	; 0x28
4000438c:	e0811006 	add	r1, r1, r6
40004390:	e58d1010 	str	r1, [sp, #16]
40004394:	1affff9c 	bne	4000420c <Lcd_Han_Putch+0x160>
					Lcd_Put_Pixel(x+zx*(xs+8)+cx, y+zy*ys+cy, newColor);
				}
			}
		}
	}
}
40004398:	e28dd05c 	add	sp, sp, #92	; 0x5c
4000439c:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
400043a0:	e12fff1e 	bx	lr
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
400043a4:	e3070b50 	movw	r0, #31568	; 0x7b50
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
400043a8:	e3530001 	cmp	r3, #1
400043ac:	13530018 	cmpne	r3, #24
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
400043b0:	e3440001 	movt	r0, #16385	; 0x4001
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
400043b4:	13a04d71 	movne	r4, #7232	; 0x1c40
400043b8:	03a04d66 	moveq	r4, #6528	; 0x1980
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
400043bc:	e0800001 	add	r0, r0, r1
400043c0:	e1a08288 	lsl	r8, r8, #5
400043c4:	e5505d58 	ldrb	r5, [r0, #-3416]	; 0xfffff2a8
400043c8:	e2872e57 	add	r2, r7, #1392	; 0x570
		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);

		offset=(unsigned)(5120+2816+jong[middle]*896);
400043cc:	e5500d40 	ldrb	r0, [r0, #-3392]	; 0xfffff2c0
400043d0:	e0841281 	add	r1, r4, r1, lsl #5
400043d4:	e2822008 	add	r2, r2, #8
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
400043d8:	e0821001 	add	r1, r2, r1
400043dc:	e28da038 	add	sl, sp, #56	; 0x38
400043e0:	e0855105 	add	r5, r5, r5, lsl #2
400043e4:	e1a0400a 	mov	r4, sl
400043e8:	e0600180 	rsb	r0, r0, r0, lsl #3
400043ec:	f461aa0d 	vld1.8	{d26-d27}, [r1]!
400043f0:	e0875385 	add	r5, r7, r5, lsl #7
400043f4:	e0880380 	add	r0, r8, r0, lsl #7
400043f8:	f4618a0f 	vld1.8	{d24-d25}, [r1]
400043fc:	e0855283 	add	r5, r5, r3, lsl #5
40004400:	e0822000 	add	r2, r2, r0
40004404:	e5b50578 	ldr	r0, [r5, #1400]!	; 0x578

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40004408:	e2827c1f 	add	r7, r2, #7936	; 0x1f00
4000440c:	e2828c1f 	add	r8, r2, #7936	; 0x1f00
40004410:	e2877010 	add	r7, r7, #16
40004414:	e5951004 	ldr	r1, [r5, #4]
40004418:	e5952008 	ldr	r2, [r5, #8]
4000441c:	e595300c 	ldr	r3, [r5, #12]
40004420:	f4674a0f 	vld1.8	{d20-d21}, [r7]
40004424:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40004428:	eddd2b0e 	vldr	d18, [sp, #56]	; 0x38
4000442c:	eddd3b10 	vldr	d19, [sp, #64]	; 0x40
40004430:	e5950010 	ldr	r0, [r5, #16]
40004434:	e5951014 	ldr	r1, [r5, #20]
40004438:	e5952018 	ldr	r2, [r5, #24]
4000443c:	e595301c 	ldr	r3, [r5, #28]
40004440:	f26221fa 	vorr	q9, q9, q13

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40004444:	f4686a0f 	vld1.8	{d22-d23}, [r8]
40004448:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
4000444c:	eddd0b12 	vldr	d16, [sp, #72]	; 0x48
40004450:	eddd1b14 	vldr	d17, [sp, #80]	; 0x50
40004454:	f26001f8 	vorr	q8, q8, q12

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40004458:	f26221f6 	vorr	q9, q9, q11
4000445c:	edcd2b0e 	vstr	d18, [sp, #56]	; 0x38
40004460:	edcd3b10 	vstr	d19, [sp, #64]	; 0x40
40004464:	f26001f4 	vorr	q8, q8, q10
40004468:	edcd0b12 	vstr	d16, [sp, #72]	; 0x48
4000446c:	edcd1b14 	vstr	d17, [sp, #80]	; 0x50
40004470:	eaffff5a 	b	400041e0 <Lcd_Han_Putch+0x134>

40004474 <Lcd_Eng_Putch>:
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40004474:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40004478:	e24dd04c 	sub	sp, sp, #76	; 0x4c
4000447c:	e59d6068 	ldr	r6, [sp, #104]	; 0x68
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40004480:	e30f4b70 	movw	r4, #64368	; 0xfb70
40004484:	e3444000 	movt	r4, #16384	; 0x4000
40004488:	e3075b50 	movw	r5, #31568	; 0x7b50
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
4000448c:	e1a0c001 	mov	ip, r1
40004490:	e3445001 	movt	r5, #16385	; 0x4001
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40004494:	e5941004 	ldr	r1, [r4, #4]
40004498:	e28d7027 	add	r7, sp, #39	; 0x27
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
4000449c:	e58d001c 	str	r0, [sp, #28]
400044a0:	e0856206 	add	r6, r5, r6, lsl #4
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400044a4:	e5940000 	ldr	r0, [r4]
400044a8:	e28d5020 	add	r5, sp, #32
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
400044ac:	e58d2010 	str	r2, [sp, #16]
400044b0:	e1a0900c 	mov	r9, ip
400044b4:	e58d3014 	str	r3, [sp, #20]
400044b8:	e308cf48 	movw	ip, #36680	; 0x8f48
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400044bc:	e8a50003 	stmia	r5!, {r0, r1}
400044c0:	e28d5028 	add	r5, sp, #40	; 0x28
400044c4:	e5360d28 	ldr	r0, [r6, #-3368]!	; 0xfffff2d8
400044c8:	e344c001 	movt	ip, #16385	; 0x4001
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
400044cc:	e59d406c 	ldr	r4, [sp, #108]	; 0x6c
400044d0:	e59da070 	ldr	sl, [sp, #112]	; 0x70
400044d4:	e5961004 	ldr	r1, [r6, #4]
400044d8:	e5962008 	ldr	r2, [r6, #8]
400044dc:	e596300c 	ldr	r3, [r6, #12]
400044e0:	e58d7000 	str	r7, [sp]
400044e4:	e58d7018 	str	r7, [sp, #24]
400044e8:	e8a5000f 	stmia	r5!, {r0, r1, r2, r3}
400044ec:	e5960010 	ldr	r0, [r6, #16]
400044f0:	e5961014 	ldr	r1, [r6, #20]
400044f4:	e5962018 	ldr	r2, [r6, #24]
400044f8:	e596301c 	ldr	r3, [r6, #28]
400044fc:	e28d6037 	add	r6, sp, #55	; 0x37
40004500:	e58d6004 	str	r6, [sp, #4]
40004504:	e1a06007 	mov	r6, r7
40004508:	e8a5000f 	stmia	r5!, {r0, r1, r2, r3}
4000450c:	e28d701f 	add	r7, sp, #31
40004510:	e5f60001 	ldrb	r0, [r6, #1]!
40004514:	e58d7008 	str	r7, [sp, #8]
40004518:	e58d6018 	str	r6, [sp, #24]
4000451c:	e59d601c 	ldr	r6, [sp, #28]
40004520:	e58d000c 	str	r0, [sp, #12]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40004524:	e59d7008 	ldr	r7, [sp, #8]
40004528:	e59d000c 	ldr	r0, [sp, #12]
4000452c:	e59d2010 	ldr	r2, [sp, #16]
40004530:	e5f73001 	ldrb	r3, [r7, #1]!
40004534:	e58d7008 	str	r7, [sp, #8]
40004538:	e1100003 	tst	r0, r3
4000453c:	e59d7014 	ldr	r7, [sp, #20]
40004540:	11a07002 	movne	r7, r2
			for(cy=0; cy<zy; cy++)
40004544:	e35a0000 	cmp	sl, #0
40004548:	da000019 	ble	400045b4 <Lcd_Eng_Putch+0x140>
4000454c:	e3a05000 	mov	r5, #0
40004550:	e6ff7077 	uxth	r7, r7
40004554:	e1a08005 	mov	r8, r5
			{
				for(cx=0; cx<zx; cx++)
40004558:	e3540000 	cmp	r4, #0
4000455c:	da00000f 	ble	400045a0 <Lcd_Eng_Putch+0x12c>
40004560:	e3a02000 	mov	r2, #0
40004564:	e0855009 	add	r5, r5, r9
40004568:	e1a03002 	mov	r3, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000456c:	e59c00a4 	ldr	r0, [ip, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40004570:	e0821006 	add	r1, r2, r6
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40004574:	e2833001 	add	r3, r3, #1
40004578:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000457c:	e08c0280 	add	r0, ip, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40004580:	e1530004 	cmp	r3, r4
40004584:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004588:	e5900014 	ldr	r0, [r0, #20]
4000458c:	e0211590 	mla	r1, r0, r5, r1
40004590:	e59c0000 	ldr	r0, [ip]
40004594:	e1a01081 	lsl	r1, r1, #1
40004598:	e18070b1 	strh	r7, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
4000459c:	bafffff2 	blt	4000456c <Lcd_Eng_Putch+0xf8>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
400045a0:	e2888001 	add	r8, r8, #1
400045a4:	e6ef8078 	uxtb	r8, r8
400045a8:	e158000a 	cmp	r8, sl
400045ac:	e1a05008 	mov	r5, r8
400045b0:	baffffe8 	blt	40004558 <Lcd_Eng_Putch+0xe4>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
400045b4:	e59d2008 	ldr	r2, [sp, #8]
400045b8:	e0866004 	add	r6, r6, r4
400045bc:	e59d7000 	ldr	r7, [sp]
400045c0:	e1520007 	cmp	r2, r7
400045c4:	1affffd6 	bne	40004524 <Lcd_Eng_Putch+0xb0>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
400045c8:	e59d6018 	ldr	r6, [sp, #24]
400045cc:	e089900a 	add	r9, r9, sl
400045d0:	e59d7004 	ldr	r7, [sp, #4]
400045d4:	e1560007 	cmp	r6, r7
400045d8:	1affffcb 	bne	4000450c <Lcd_Eng_Putch+0x98>
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}
		}
	}
}
400045dc:	e28dd04c 	add	sp, sp, #76	; 0x4c
400045e0:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
400045e4:	e12fff1e 	bx	lr

400045e8 <Lcd_Puts>:

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
400045e8:	e1a0c00d 	mov	ip, sp
400045ec:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
400045f0:	e24cb004 	sub	fp, ip, #4
400045f4:	e24dd074 	sub	sp, sp, #116	; 0x74
400045f8:	e3084f48 	movw	r4, #36680	; 0x8f48
400045fc:	e3444001 	movt	r4, #16385	; 0x4001
40004600:	e59ba008 	ldr	sl, [fp, #8]
40004604:	e59b600c 	ldr	r6, [fp, #12]
40004608:	e50b0070 	str	r0, [fp, #-112]	; 0xffffff90
4000460c:	e50b1080 	str	r1, [fp, #-128]	; 0xffffff80
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40004610:	e1a0520a 	lsl	r5, sl, #4
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40004614:	e1a0c18a 	lsl	ip, sl, #3
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40004618:	e50b2064 	str	r2, [fp, #-100]	; 0xffffff9c
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
4000461c:	e50b5088 	str	r5, [fp, #-136]	; 0xffffff78
40004620:	e1a09006 	mov	r9, r6
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40004624:	e50bc08c 	str	ip, [fp, #-140]	; 0xffffff74
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40004628:	e30fcb70 	movw	ip, #64368	; 0xfb70
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
4000462c:	e59b5004 	ldr	r5, [fp, #4]
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40004630:	e344c000 	movt	ip, #16384	; 0x4000
40004634:	e50bc074 	str	ip, [fp, #-116]	; 0xffffff8c
40004638:	e307cb50 	movw	ip, #31568	; 0x7b50
4000463c:	e344c001 	movt	ip, #16385	; 0x4001
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40004640:	e50b3068 	str	r3, [fp, #-104]	; 0xffffff98
40004644:	e50bc07c 	str	ip, [fp, #-124]	; 0xffffff84
     unsigned data;

     while(*str)
40004648:	e5d53000 	ldrb	r3, [r5]
4000464c:	e3530000 	cmp	r3, #0
40004650:	0a000015 	beq	400046ac <Lcd_Puts+0xc4>
     {
        data=*str++;
        if(data>=128)
40004654:	e353007f 	cmp	r3, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40004658:	e285c001 	add	ip, r5, #1
4000465c:	e50bc084 	str	ip, [fp, #-132]	; 0xffffff7c
        if(data>=128)
40004660:	9a000013 	bls	400046b4 <Lcd_Puts+0xcc>
        {
             data*=256;
             data|=*str++;
40004664:	e5d5c001 	ldrb	ip, [r5, #1]
40004668:	e2856002 	add	r6, r5, #2
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
4000466c:	e51b0070 	ldr	r0, [fp, #-112]	; 0xffffff90
             x+=zx*16;
40004670:	e51be088 	ldr	lr, [fp, #-136]	; 0xffffff78
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40004674:	e58da004 	str	sl, [sp, #4]
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40004678:	e18cc403 	orr	ip, ip, r3, lsl #8
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
4000467c:	e58d9008 	str	r9, [sp, #8]
             x+=zx*16;
40004680:	e080500e 	add	r5, r0, lr
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40004684:	e51b3068 	ldr	r3, [fp, #-104]	; 0xffffff98
             x+=zx*16;
40004688:	e50b5070 	str	r5, [fp, #-112]	; 0xffffff90
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
4000468c:	e1a05006 	mov	r5, r6
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40004690:	e51b1080 	ldr	r1, [fp, #-128]	; 0xffffff80
40004694:	e51b2064 	ldr	r2, [fp, #-100]	; 0xffffff9c
40004698:	e58dc000 	str	ip, [sp]
4000469c:	ebfffe82 	bl	400040ac <Lcd_Han_Putch>

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
400046a0:	e5d53000 	ldrb	r3, [r5]
400046a4:	e3530000 	cmp	r3, #0
400046a8:	1affffe9 	bne	40004654 <Lcd_Puts+0x6c>
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
        }
     }
}
400046ac:	e24bd028 	sub	sp, fp, #40	; 0x28
400046b0:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
400046b4:	e51bc07c 	ldr	ip, [fp, #-124]	; 0xffffff84
400046b8:	e24b204d 	sub	r2, fp, #77	; 0x4d
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400046bc:	e51b5074 	ldr	r5, [fp, #-116]	; 0xffffff8c
400046c0:	e50b2078 	str	r2, [fp, #-120]	; 0xffffff88
400046c4:	e50b205c 	str	r2, [fp, #-92]	; 0xffffffa4
400046c8:	e5950000 	ldr	r0, [r5]
400046cc:	e08c5203 	add	r5, ip, r3, lsl #4
400046d0:	e51bc074 	ldr	ip, [fp, #-116]	; 0xffffff8c
400046d4:	e24b3054 	sub	r3, fp, #84	; 0x54
400046d8:	e51b8080 	ldr	r8, [fp, #-128]	; 0xffffff80
400046dc:	e59c1004 	ldr	r1, [ip, #4]
400046e0:	e24bc04c 	sub	ip, fp, #76	; 0x4c
400046e4:	e8a30003 	stmia	r3!, {r0, r1}
400046e8:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
400046ec:	e5951004 	ldr	r1, [r5, #4]
400046f0:	e5952008 	ldr	r2, [r5, #8]
400046f4:	e595300c 	ldr	r3, [r5, #12]
400046f8:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
400046fc:	e5950010 	ldr	r0, [r5, #16]
40004700:	e5951014 	ldr	r1, [r5, #20]
40004704:	e5952018 	ldr	r2, [r5, #24]
40004708:	e595301c 	ldr	r3, [r5, #28]
4000470c:	e24b503d 	sub	r5, fp, #61	; 0x3d
40004710:	e50b5058 	str	r5, [fp, #-88]	; 0xffffffa8
40004714:	e51b5078 	ldr	r5, [fp, #-120]	; 0xffffff88
40004718:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
4000471c:	e24bc055 	sub	ip, fp, #85	; 0x55
40004720:	e5f50001 	ldrb	r0, [r5, #1]!
40004724:	e50bc060 	str	ip, [fp, #-96]	; 0xffffffa0
40004728:	e50b5078 	str	r5, [fp, #-120]	; 0xffffff88
4000472c:	e51b5070 	ldr	r5, [fp, #-112]	; 0xffffff90
40004730:	e50b006c 	str	r0, [fp, #-108]	; 0xffffff94

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40004734:	e51bc060 	ldr	ip, [fp, #-96]	; 0xffffffa0
40004738:	e51b006c 	ldr	r0, [fp, #-108]	; 0xffffff94
4000473c:	e51b6068 	ldr	r6, [fp, #-104]	; 0xffffff98
40004740:	e5fc3001 	ldrb	r3, [ip, #1]!
40004744:	e50bc060 	str	ip, [fp, #-96]	; 0xffffffa0
40004748:	e1100003 	tst	r0, r3
4000474c:	e51bc064 	ldr	ip, [fp, #-100]	; 0xffffff9c
40004750:	11a0600c 	movne	r6, ip
			for(cy=0; cy<zy; cy++)
40004754:	e3590000 	cmp	r9, #0
40004758:	da000019 	ble	400047c4 <Lcd_Puts+0x1dc>
4000475c:	e3a07000 	mov	r7, #0
40004760:	e6ff6076 	uxth	r6, r6
40004764:	e1a0c007 	mov	ip, r7
			{
				for(cx=0; cx<zx; cx++)
40004768:	e35a0000 	cmp	sl, #0
4000476c:	da00000f 	ble	400047b0 <Lcd_Puts+0x1c8>
40004770:	e3a03000 	mov	r3, #0
40004774:	e08cc008 	add	ip, ip, r8
40004778:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000477c:	e59400a4 	ldr	r0, [r4, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40004780:	e0821005 	add	r1, r2, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40004784:	e2833001 	add	r3, r3, #1
40004788:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000478c:	e0840280 	add	r0, r4, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40004790:	e15a0003 	cmp	sl, r3
40004794:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004798:	e5900014 	ldr	r0, [r0, #20]
4000479c:	e0211c90 	mla	r1, r0, ip, r1
400047a0:	e5940000 	ldr	r0, [r4]
400047a4:	e1a01081 	lsl	r1, r1, #1
400047a8:	e18060b1 	strh	r6, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400047ac:	cafffff2 	bgt	4000477c <Lcd_Puts+0x194>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
400047b0:	e2877001 	add	r7, r7, #1
400047b4:	e6ef7077 	uxtb	r7, r7
400047b8:	e1590007 	cmp	r9, r7
400047bc:	e1a0c007 	mov	ip, r7
400047c0:	caffffe8 	bgt	40004768 <Lcd_Puts+0x180>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
400047c4:	e51b2060 	ldr	r2, [fp, #-96]	; 0xffffffa0
400047c8:	e085500a 	add	r5, r5, sl
400047cc:	e51bc05c 	ldr	ip, [fp, #-92]	; 0xffffffa4
400047d0:	e152000c 	cmp	r2, ip
400047d4:	1affffd6 	bne	40004734 <Lcd_Puts+0x14c>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
400047d8:	e51b5078 	ldr	r5, [fp, #-120]	; 0xffffff88
400047dc:	e0888009 	add	r8, r8, r9
400047e0:	e51bc058 	ldr	ip, [fp, #-88]	; 0xffffffa8
400047e4:	e155000c 	cmp	r5, ip
400047e8:	1affffcb 	bne	4000471c <Lcd_Puts+0x134>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
400047ec:	e51b5070 	ldr	r5, [fp, #-112]	; 0xffffff90
400047f0:	e51bc08c 	ldr	ip, [fp, #-140]	; 0xffffff74
400047f4:	e085500c 	add	r5, r5, ip
400047f8:	e50b5070 	str	r5, [fp, #-112]	; 0xffffff90
{
     unsigned data;

     while(*str)
     {
        data=*str++;
400047fc:	e51b5084 	ldr	r5, [fp, #-132]	; 0xffffff7c
40004800:	eaffff90 	b	40004648 <Lcd_Puts+0x60>

40004804 <Lcd_Draw_Bar>:
void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
     int i, j;
     int xx1, yy1, xx2, yy2;

     if(x1<x2)
40004804:	e1500002 	cmp	r0, r2
        }
     }
}

void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
40004808:	e92d01f0 	push	{r4, r5, r6, r7, r8}
4000480c:	a1a0c000 	movge	ip, r0
40004810:	a1a00002 	movge	r0, r2
40004814:	a1a0200c 	movge	r2, ip
     {
     	xx1=x2;
     	xx2=x1;
     }

     if(y1<y2)
40004818:	e1510003 	cmp	r1, r3
        }
     }
}

void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
4000481c:	e59d8014 	ldr	r8, [sp, #20]
     {
     	xx1=x2;
     	xx2=x1;
     }

     if(y1<y2)
40004820:	a1a0c001 	movge	ip, r1
40004824:	a1a01003 	movge	r1, r3
40004828:	a1a0300c 	movge	r3, ip
4000482c:	e3084f48 	movw	r4, #36680	; 0x8f48
40004830:	e6ff8078 	uxth	r8, r8
40004834:	e3444001 	movt	r4, #16385	; 0x4001
40004838:	e2827001 	add	r7, r2, #1
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
4000483c:	e1500002 	cmp	r0, r2
40004840:	ca00000a 	bgt	40004870 <Lcd_Draw_Bar+0x6c>
40004844:	e1a0c000 	mov	ip, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004848:	e59450a4 	ldr	r5, [r4, #164]	; 0xa4
4000484c:	e5946000 	ldr	r6, [r4]
40004850:	e0845285 	add	r5, r4, r5, lsl #5
40004854:	e5955014 	ldr	r5, [r5, #20]
40004858:	e025c195 	mla	r5, r5, r1, ip
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
4000485c:	e28cc001 	add	ip, ip, #1
40004860:	e15c0007 	cmp	ip, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004864:	e1a05085 	lsl	r5, r5, #1
40004868:	e18680b5 	strh	r8, [r6, r5]
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
4000486c:	1afffff5 	bne	40004848 <Lcd_Draw_Bar+0x44>
     {
     	yy1=y2;
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
40004870:	e2811001 	add	r1, r1, #1
40004874:	e1510003 	cmp	r1, r3
40004878:	daffffef 	ble	4000483c <Lcd_Draw_Bar+0x38>
         for(j=xx1;j<=xx2;j++)
         {
             Lcd_Put_Pixel(j,i,color);
         }
     }
}
4000487c:	e8bd01f0 	pop	{r4, r5, r6, r7, r8}
40004880:	e12fff1e 	bx	lr

40004884 <Lcd_Draw_Line>:

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
40004884:	e061c003 	rsb	ip, r1, r3
         }
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
40004888:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
4000488c:	ee07ca90 	vmov	s15, ip
40004890:	e060c002 	rsb	ip, r0, r2
40004894:	eef84be7 	vcvt.f64.s32	d20, s15
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
40004898:	ee071a90 	vmov	s15, r1
4000489c:	eef80be7 	vcvt.f64.s32	d16, s15
	double dy=y2-y1, dx=x2-x1;
400048a0:	ee07ca90 	vmov	s15, ip
400048a4:	eef85be7 	vcvt.f64.s32	d21, s15
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
400048a8:	eef54bc0 	vcmpe.f64	d20, #0.0
400048ac:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400048b0:	bef12b64 	vneglt.f64	d18, d20
400048b4:	eef55bc0 	vcmpe.f64	d21, #0.0
400048b8:	aef02b64 	vmovge.f64	d18, d20
400048bc:	eef1fa10 	vmrs	APSR_nzcv, fpscr
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
400048c0:	ee070a90 	vmov	s15, r0
400048c4:	eef81be7 	vcvt.f64.s32	d17, s15
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
400048c8:	ba000004 	blt	400048e0 <Lcd_Draw_Line+0x5c>
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
400048cc:	eef45be2 	vcmpe.f64	d21, d18
400048d0:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400048d4:	da000005 	ble	400048f0 <Lcd_Draw_Line+0x6c>
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
400048d8:	eef06b65 	vmov.f64	d22, d21
400048dc:	ea000032 	b	400049ac <Lcd_Draw_Line+0x128>
400048e0:	eef13b65 	vneg.f64	d19, d21
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
400048e4:	eef42be3 	vcmpe.f64	d18, d19
400048e8:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400048ec:	4a00002a 	bmi	4000499c <Lcd_Draw_Line+0x118>
		Lcd_Put_Pixel((int)x, (int)y, color);
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
400048f0:	eef54bc0 	vcmpe.f64	d20, #0.0
400048f4:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400048f8:	cef73b00 	vmovgt.f64	d19, #112	; 0x70
400048fc:	da00004a 	ble	40004a2c <Lcd_Draw_Line+0x1a8>
		ex = dx / absf(dy);

		while(y!=y2)
40004900:	ee073a90 	vmov	s15, r3
40004904:	e3083f48 	movw	r3, #36680	; 0x8f48
40004908:	eef82be7 	vcvt.f64.s32	d18, s15
4000490c:	e3443001 	movt	r3, #16385	; 0x4001
40004910:	e59d2004 	ldr	r2, [sp, #4]
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);
40004914:	eec54ba4 	vdiv.f64	d20, d21, d20

		while(y!=y2)
40004918:	eef40b62 	vcmp.f64	d16, d18
4000491c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40004920:	e6ff4072 	uxth	r4, r2
40004924:	0a00000f 	beq	40004968 <Lcd_Draw_Line+0xe4>
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004928:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000492c:	e59300a4 	ldr	r0, [r3, #164]	; 0xa4
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
40004930:	ee700ba3 	vadd.f64	d16, d16, d19
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004934:	e5931000 	ldr	r1, [r3]
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004938:	ee17ca90 	vmov	ip, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000493c:	e0830280 	add	r0, r3, r0, lsl #5
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004940:	eefd7be1 	vcvt.s32.f64	s15, d17
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
40004944:	eef40b62 	vcmp.f64	d16, d18
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004948:	e5900014 	ldr	r0, [r0, #20]
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
4000494c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004950:	ee172a90 	vmov	r2, s15
			y += ey;
			x += ex;
40004954:	ee711ba4 	vadd.f64	d17, d17, d20
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004958:	e0222c90 	mla	r2, r0, ip, r2
4000495c:	e1a02082 	lsl	r2, r2, #1
40004960:	e18140b2 	strh	r4, [r1, r2]
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
40004964:	1affffef 	bne	40004928 <Lcd_Draw_Line+0xa4>
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004968:	e59310a4 	ldr	r1, [r3, #164]	; 0xa4
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
4000496c:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004970:	e5932000 	ldr	r2, [r3]
40004974:	e0831281 	add	r1, r3, r1, lsl #5
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
40004978:	ee17ca90 	vmov	ip, s15
4000497c:	eefd7be1 	vcvt.s32.f64	s15, d17
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004980:	e5911014 	ldr	r1, [r1, #20]
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
40004984:	ee170a90 	vmov	r0, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004988:	e0230c91 	mla	r3, r1, ip, r0
4000498c:	e1a03083 	lsl	r3, r3, #1
40004990:	e18240b3 	strh	r4, [r2, r3]
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}
40004994:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40004998:	e12fff1e 	bx	lr
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
4000499c:	eef55bc0 	vcmpe.f64	d21, #0.0
400049a0:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400049a4:	bef06b63 	vmovlt.f64	d22, d19
400049a8:	aef06b65 	vmovge.f64	d22, d21
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
400049ac:	ee072a90 	vmov	s15, r2
400049b0:	e3083f48 	movw	r3, #36680	; 0x8f48
400049b4:	eef82be7 	vcvt.f64.s32	d18, s15
400049b8:	e3443001 	movt	r3, #16385	; 0x4001
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;
400049bc:	eef55bc0 	vcmpe.f64	d21, #0.0
400049c0:	eeff3b00 	vmov.f64	d19, #240	; 0xf0
400049c4:	e59d2004 	ldr	r2, [sp, #4]
400049c8:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400049cc:	eef75b00 	vmov.f64	d21, #112	; 0x70

		while(x!=x2)
400049d0:	eef41b62 	vcmp.f64	d17, d18
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;
400049d4:	cef03b65 	vmovgt.f64	d19, d21
400049d8:	e6ff4072 	uxth	r4, r2

		while(x!=x2)
400049dc:	eef1fa10 	vmrs	APSR_nzcv, fpscr
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
400049e0:	eec44ba6 	vdiv.f64	d20, d20, d22
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
400049e4:	0affffdf 	beq	40004968 <Lcd_Draw_Line+0xe4>
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
400049e8:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400049ec:	e59300a4 	ldr	r0, [r3, #164]	; 0xa4
400049f0:	e5931000 	ldr	r1, [r3]
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
400049f4:	ee700ba4 	vadd.f64	d16, d16, d20
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
400049f8:	ee17ca90 	vmov	ip, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400049fc:	e0830280 	add	r0, r3, r0, lsl #5
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004a00:	eefd7be1 	vcvt.s32.f64	s15, d17
			y += ey;
			x += ex;
40004a04:	ee711ba3 	vadd.f64	d17, d17, d19
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004a08:	e5900014 	ldr	r0, [r0, #20]
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004a0c:	ee172a90 	vmov	r2, s15
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40004a10:	eef41b62 	vcmp.f64	d17, d18
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004a14:	e0222c90 	mla	r2, r0, ip, r2
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40004a18:	eef1fa10 	vmrs	APSR_nzcv, fpscr
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004a1c:	e1a02082 	lsl	r2, r2, #1
40004a20:	e18140b2 	strh	r4, [r1, r2]
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40004a24:	1affffef 	bne	400049e8 <Lcd_Draw_Line+0x164>
40004a28:	eaffffce 	b	40004968 <Lcd_Draw_Line+0xe4>
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
40004a2c:	bef14b64 	vneglt.f64	d20, d20
		Lcd_Put_Pixel((int)x, (int)y, color);
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
40004a30:	eeff3b00 	vmov.f64	d19, #240	; 0xf0
40004a34:	eaffffb1 	b	40004900 <Lcd_Draw_Line+0x7c>

40004a38 <Lcd_Printf>:
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40004a38:	e1a0c00d 	mov	ip, sp
40004a3c:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40004a40:	e24cb004 	sub	fp, ip, #4
40004a44:	e24ddf5f 	sub	sp, sp, #380	; 0x17c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40004a48:	e28bc010 	add	ip, fp, #16
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40004a4c:	e3076b50 	movw	r6, #31568	; 0x7b50
40004a50:	e59ba004 	ldr	sl, [fp, #4]
40004a54:	e3084f48 	movw	r4, #36680	; 0x8f48
40004a58:	e50b2164 	str	r2, [fp, #-356]	; 0xfffffe9c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40004a5c:	e1a0200c 	mov	r2, ip
void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40004a60:	e50bc158 	str	ip, [fp, #-344]	; 0xfffffea8
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40004a64:	e30fcb70 	movw	ip, #64368	; 0xfb70
40004a68:	e344c000 	movt	ip, #16384	; 0x4000
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40004a6c:	e50b0174 	str	r0, [fp, #-372]	; 0xfffffe8c
40004a70:	e50b1184 	str	r1, [fp, #-388]	; 0xfffffe7c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40004a74:	e24b0f4b 	sub	r0, fp, #300	; 0x12c
40004a78:	e59b100c 	ldr	r1, [fp, #12]
40004a7c:	e3444001 	movt	r4, #16385	; 0x4001
40004a80:	e50b6180 	str	r6, [fp, #-384]	; 0xfffffe80
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40004a84:	e1a0620a 	lsl	r6, sl, #4
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40004a88:	e50bc178 	str	ip, [fp, #-376]	; 0xfffffe88
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40004a8c:	e50b3168 	str	r3, [fp, #-360]	; 0xfffffe98
40004a90:	e59b9008 	ldr	r9, [fp, #8]
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40004a94:	eb000c82 	bl	40007ca4 <vsprintf>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40004a98:	e1a0c18a 	lsl	ip, sl, #3
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40004a9c:	e50b618c 	str	r6, [fp, #-396]	; 0xfffffe74
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40004aa0:	e24b6f4b 	sub	r6, fp, #300	; 0x12c
40004aa4:	e50bc190 	str	ip, [fp, #-400]	; 0xfffffe70
40004aa8:	e51bc180 	ldr	ip, [fp, #-384]	; 0xfffffe80
40004aac:	e344c001 	movt	ip, #16385	; 0x4001
40004ab0:	e50bc180 	str	ip, [fp, #-384]	; 0xfffffe80

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40004ab4:	e5d65000 	ldrb	r5, [r6]
40004ab8:	e3550000 	cmp	r5, #0
40004abc:	0a000014 	beq	40004b14 <Lcd_Printf+0xdc>
     {
        data=*str++;
        if(data>=128)
40004ac0:	e355007f 	cmp	r5, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40004ac4:	e286c001 	add	ip, r6, #1
40004ac8:	e50bc188 	str	ip, [fp, #-392]	; 0xfffffe78
        if(data>=128)
40004acc:	9a000012 	bls	40004b1c <Lcd_Printf+0xe4>
        {
             data*=256;
             data|=*str++;
40004ad0:	e5d63001 	ldrb	r3, [r6, #1]
40004ad4:	e2866002 	add	r6, r6, #2
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40004ad8:	e51b0174 	ldr	r0, [fp, #-372]	; 0xfffffe8c
             x+=zx*16;
40004adc:	e51be18c 	ldr	lr, [fp, #-396]	; 0xfffffe74
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40004ae0:	e58da004 	str	sl, [sp, #4]
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40004ae4:	e1835405 	orr	r5, r3, r5, lsl #8
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40004ae8:	e58d9008 	str	r9, [sp, #8]
             x+=zx*16;
40004aec:	e080c00e 	add	ip, r0, lr
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40004af0:	e51b1184 	ldr	r1, [fp, #-388]	; 0xfffffe7c
40004af4:	e58d5000 	str	r5, [sp]
40004af8:	e51b2164 	ldr	r2, [fp, #-356]	; 0xfffffe9c
40004afc:	e51b3168 	ldr	r3, [fp, #-360]	; 0xfffffe98
             x+=zx*16;
40004b00:	e50bc174 	str	ip, [fp, #-372]	; 0xfffffe8c
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40004b04:	ebfffd68 	bl	400040ac <Lcd_Han_Putch>

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40004b08:	e5d65000 	ldrb	r5, [r6]
40004b0c:	e3550000 	cmp	r5, #0
40004b10:	1affffea 	bne	40004ac0 <Lcd_Printf+0x88>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}
40004b14:	e24bd028 	sub	sp, fp, #40	; 0x28
40004b18:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40004b1c:	e51b6178 	ldr	r6, [fp, #-376]	; 0xfffffe88
40004b20:	e24b3f55 	sub	r3, fp, #340	; 0x154
40004b24:	e51bc180 	ldr	ip, [fp, #-384]	; 0xfffffe80
40004b28:	e51b8184 	ldr	r8, [fp, #-388]	; 0xfffffe7c
40004b2c:	e5960000 	ldr	r0, [r6]
40004b30:	e5961004 	ldr	r1, [r6, #4]
40004b34:	e24b6f55 	sub	r6, fp, #340	; 0x154
40004b38:	e08c5205 	add	r5, ip, r5, lsl #4
40004b3c:	e24bcf53 	sub	ip, fp, #332	; 0x14c
40004b40:	e2866007 	add	r6, r6, #7
40004b44:	e8a30003 	stmia	r3!, {r0, r1}
40004b48:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
40004b4c:	e50b6170 	str	r6, [fp, #-368]	; 0xfffffe90
40004b50:	e50b617c 	str	r6, [fp, #-380]	; 0xfffffe84
40004b54:	e2866010 	add	r6, r6, #16
40004b58:	e5951004 	ldr	r1, [r5, #4]
40004b5c:	e5952008 	ldr	r2, [r5, #8]
40004b60:	e595300c 	ldr	r3, [r5, #12]
40004b64:	e50b6194 	str	r6, [fp, #-404]	; 0xfffffe6c
40004b68:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40004b6c:	e5950010 	ldr	r0, [r5, #16]
40004b70:	e5951014 	ldr	r1, [r5, #20]
40004b74:	e5952018 	ldr	r2, [r5, #24]
40004b78:	e595301c 	ldr	r3, [r5, #28]
40004b7c:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40004b80:	e51b617c 	ldr	r6, [fp, #-380]	; 0xfffffe84
40004b84:	e51b5174 	ldr	r5, [fp, #-372]	; 0xfffffe8c
40004b88:	e5f6c001 	ldrb	ip, [r6, #1]!
40004b8c:	e50bc16c 	str	ip, [fp, #-364]	; 0xfffffe94
40004b90:	e24bcf55 	sub	ip, fp, #340	; 0x154
40004b94:	e24cc001 	sub	ip, ip, #1
40004b98:	e50b617c 	str	r6, [fp, #-380]	; 0xfffffe84
40004b9c:	e50bc160 	str	ip, [fp, #-352]	; 0xfffffea0

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40004ba0:	e51bc160 	ldr	ip, [fp, #-352]	; 0xfffffea0
40004ba4:	e51b016c 	ldr	r0, [fp, #-364]	; 0xfffffe94
40004ba8:	e51b6168 	ldr	r6, [fp, #-360]	; 0xfffffe98
40004bac:	e5fc3001 	ldrb	r3, [ip, #1]!
40004bb0:	e50bc160 	str	ip, [fp, #-352]	; 0xfffffea0
40004bb4:	e1100003 	tst	r0, r3
40004bb8:	e51bc164 	ldr	ip, [fp, #-356]	; 0xfffffe9c
40004bbc:	11a0600c 	movne	r6, ip
			for(cy=0; cy<zy; cy++)
40004bc0:	e3590000 	cmp	r9, #0
40004bc4:	da000019 	ble	40004c30 <Lcd_Printf+0x1f8>
40004bc8:	e3a07000 	mov	r7, #0
40004bcc:	e6ff6076 	uxth	r6, r6
40004bd0:	e1a0c007 	mov	ip, r7
			{
				for(cx=0; cx<zx; cx++)
40004bd4:	e35a0000 	cmp	sl, #0
40004bd8:	da00000f 	ble	40004c1c <Lcd_Printf+0x1e4>
40004bdc:	e3a03000 	mov	r3, #0
40004be0:	e08cc008 	add	ip, ip, r8
40004be4:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004be8:	e59400a4 	ldr	r0, [r4, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40004bec:	e0821005 	add	r1, r2, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40004bf0:	e2833001 	add	r3, r3, #1
40004bf4:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004bf8:	e0840280 	add	r0, r4, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40004bfc:	e15a0003 	cmp	sl, r3
40004c00:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004c04:	e5900014 	ldr	r0, [r0, #20]
40004c08:	e0211c90 	mla	r1, r0, ip, r1
40004c0c:	e5940000 	ldr	r0, [r4]
40004c10:	e1a01081 	lsl	r1, r1, #1
40004c14:	e18060b1 	strh	r6, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40004c18:	cafffff2 	bgt	40004be8 <Lcd_Printf+0x1b0>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40004c1c:	e2877001 	add	r7, r7, #1
40004c20:	e6ef7077 	uxtb	r7, r7
40004c24:	e1590007 	cmp	r9, r7
40004c28:	e1a0c007 	mov	ip, r7
40004c2c:	caffffe8 	bgt	40004bd4 <Lcd_Printf+0x19c>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40004c30:	e51b2160 	ldr	r2, [fp, #-352]	; 0xfffffea0
40004c34:	e085500a 	add	r5, r5, sl
40004c38:	e51b6170 	ldr	r6, [fp, #-368]	; 0xfffffe90
40004c3c:	e1520006 	cmp	r2, r6
40004c40:	1affffd6 	bne	40004ba0 <Lcd_Printf+0x168>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
40004c44:	e51bc17c 	ldr	ip, [fp, #-380]	; 0xfffffe84
40004c48:	e0888009 	add	r8, r8, r9
40004c4c:	e51b6194 	ldr	r6, [fp, #-404]	; 0xfffffe6c
40004c50:	e15c0006 	cmp	ip, r6
40004c54:	1affffc9 	bne	40004b80 <Lcd_Printf+0x148>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40004c58:	e51b6174 	ldr	r6, [fp, #-372]	; 0xfffffe8c
40004c5c:	e51bc190 	ldr	ip, [fp, #-400]	; 0xfffffe70
40004c60:	e086600c 	add	r6, r6, ip
40004c64:	e50b6174 	str	r6, [fp, #-372]	; 0xfffffe8c
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40004c68:	e51b6188 	ldr	r6, [fp, #-392]	; 0xfffffe78
40004c6c:	eaffff90 	b	40004ab4 <Lcd_Printf+0x7c>

40004c70 <Lcd_Draw_STACK>:
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
40004c70:	e1a0c00d 	mov	ip, sp
	//stack test,  sp,  stack guard, ݱ guard , errorȲ(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
40004c74:	e308327c 	movw	r3, #33404	; 0x827c
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
40004c78:	e92dd800 	push	{fp, ip, lr, pc}
	//stack test,  sp,  stack guard, ݱ guard , errorȲ(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
40004c7c:	e3a00000 	mov	r0, #0
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
40004c80:	e24dd010 	sub	sp, sp, #16
40004c84:	e24cb004 	sub	fp, ip, #4
	//stack test,  sp,  stack guard, ݱ guard , errorȲ(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
40004c88:	e3a02003 	mov	r2, #3
40004c8c:	e3a0c001 	mov	ip, #1
40004c90:	e3443001 	movt	r3, #16385	; 0x4001
40004c94:	e1a01000 	mov	r1, r0
40004c98:	e58d3008 	str	r3, [sp, #8]
40004c9c:	e58d2000 	str	r2, [sp]
40004ca0:	e1a03000 	mov	r3, r0
40004ca4:	e58d2004 	str	r2, [sp, #4]
40004ca8:	e30f2fff 	movw	r2, #65535	; 0xffff
40004cac:	e58dc00c 	str	ip, [sp, #12]
40004cb0:	ebfff8f4 	bl	40003088 <Lcd_Printf.constprop.0>
}
40004cb4:	e24bd00c 	sub	sp, fp, #12
40004cb8:	e89da800 	ldm	sp, {fp, sp, pc}

40004cbc <enqueue>:
struct IRQ_Node* front_key4_app1 = NULL;
struct IRQ_Node* rear_key4_app1 = NULL;


void enqueue(struct IRQ_Node** front, struct IRQ_Node** rear, int data)
{
40004cbc:	e1a0c00d 	mov	ip, sp
40004cc0:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40004cc4:	e1a05000 	mov	r5, r0
40004cc8:	e24cb004 	sub	fp, ip, #4
	struct IRQ_Node* new_node = (struct IRQ_Node*) malloc(sizeof(struct IRQ_Node));
40004ccc:	e3a00008 	mov	r0, #8
struct IRQ_Node* front_key4_app1 = NULL;
struct IRQ_Node* rear_key4_app1 = NULL;


void enqueue(struct IRQ_Node** front, struct IRQ_Node** rear, int data)
{
40004cd0:	e1a06002 	mov	r6, r2
40004cd4:	e1a04001 	mov	r4, r1
	struct IRQ_Node* new_node = (struct IRQ_Node*) malloc(sizeof(struct IRQ_Node));
40004cd8:	eb00091d 	bl	40007154 <malloc>
	new_node->data = data;
	new_node->next = NULL;
40004cdc:	e3a02000 	mov	r2, #0


void enqueue(struct IRQ_Node** front, struct IRQ_Node** rear, int data)
{
	struct IRQ_Node* new_node = (struct IRQ_Node*) malloc(sizeof(struct IRQ_Node));
	new_node->data = data;
40004ce0:	e5806000 	str	r6, [r0]
	new_node->next = NULL;
40004ce4:	e5802004 	str	r2, [r0, #4]
    if (*front == NULL && *rear == NULL)
40004ce8:	e5952000 	ldr	r2, [r5]
40004cec:	e3520000 	cmp	r2, #0
40004cf0:	e5942000 	ldr	r2, [r4]
40004cf4:	0a000002 	beq	40004d04 <enqueue+0x48>
    	*front = new_node;
    	*rear = new_node;

        return;
    }
    (*rear)->next = new_node;
40004cf8:	e5820004 	str	r0, [r2, #4]
    *rear = new_node;
40004cfc:	e5840000 	str	r0, [r4]
40004d00:	e89da878 	ldm	sp, {r3, r4, r5, r6, fp, sp, pc}
void enqueue(struct IRQ_Node** front, struct IRQ_Node** rear, int data)
{
	struct IRQ_Node* new_node = (struct IRQ_Node*) malloc(sizeof(struct IRQ_Node));
	new_node->data = data;
	new_node->next = NULL;
    if (*front == NULL && *rear == NULL)
40004d04:	e3520000 	cmp	r2, #0
    {
    	*front = new_node;
40004d08:	05850000 	streq	r0, [r5]
    	*rear = new_node;
40004d0c:	05840000 	streq	r0, [r4]
void enqueue(struct IRQ_Node** front, struct IRQ_Node** rear, int data)
{
	struct IRQ_Node* new_node = (struct IRQ_Node*) malloc(sizeof(struct IRQ_Node));
	new_node->data = data;
	new_node->next = NULL;
    if (*front == NULL && *rear == NULL)
40004d10:	1afffff8 	bne	40004cf8 <enqueue+0x3c>
40004d14:	e89da878 	ldm	sp, {r3, r4, r5, r6, fp, sp, pc}

40004d18 <dequeue>:
    (*rear)->next = new_node;
    *rear = new_node;
}

int dequeue(struct IRQ_Node** front, struct IRQ_Node** rear)
{
40004d18:	e1a0c00d 	mov	ip, sp
40004d1c:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40004d20:	e24cb004 	sub	fp, ip, #4
    if (*front == NULL)
40004d24:	e5903000 	ldr	r3, [r0]
40004d28:	e3530000 	cmp	r3, #0
40004d2c:	0a00000b 	beq	40004d60 <dequeue+0x48>
        //Uart_Printf("Queue is empty\n");
        return 0;
    }
    struct IRQ_Node* temp = *front;
    int element = temp->data;
    if (*front == *rear)
40004d30:	e5912000 	ldr	r2, [r1]
    {
        //Uart_Printf("Queue is empty\n");
        return 0;
    }
    struct IRQ_Node* temp = *front;
    int element = temp->data;
40004d34:	e5934000 	ldr	r4, [r3]
    if (*front == *rear)
40004d38:	e1530002 	cmp	r3, r2
        *front = NULL;
        *rear = NULL;
    }
    else
    {
    	*front = (*front)->next;
40004d3c:	15932004 	ldrne	r2, [r3, #4]
    }
    struct IRQ_Node* temp = *front;
    int element = temp->data;
    if (*front == *rear)
    {
        *front = NULL;
40004d40:	03a02000 	moveq	r2, #0
40004d44:	05802000 	streq	r2, [r0]
        *rear = NULL;
40004d48:	05812000 	streq	r2, [r1]
    }
    else
    {
    	*front = (*front)->next;
40004d4c:	15802000 	strne	r2, [r0]
    }
    free(temp);
40004d50:	e1a00003 	mov	r0, r3
40004d54:	eb000906 	bl	40007174 <free>
    return element;
40004d58:	e1a00004 	mov	r0, r4
40004d5c:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}
int dequeue(struct IRQ_Node** front, struct IRQ_Node** rear)
{
    if (*front == NULL)
    {
        //Uart_Printf("Queue is empty\n");
        return 0;
40004d60:	e1a00003 	mov	r0, r3
    {
    	*front = (*front)->next;
    }
    free(temp);
    return element;
}
40004d64:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

40004d68 <Key_Poll_Init>:
#define rEXT_INT40_MASK		(*(volatile unsigned long *)0x11000F00)
#define rEXT_INT40_PEND		(*(volatile unsigned long *)0x11000F40)

void Key_Poll_Init(void)
{
	Macro_Write_Block(rGPX0CON,0xff,0x00,12);
40004d68:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004d6c:	e5932c00 	ldr	r2, [r3, #3072]	; 0xc00
40004d70:	e3c22aff 	bic	r2, r2, #1044480	; 0xff000
40004d74:	e5832c00 	str	r2, [r3, #3072]	; 0xc00
40004d78:	e12fff1e 	bx	lr

40004d7c <Key_Get_Key_Pressed>:
}

int Key_Get_Key_Pressed(void)
{
	return Macro_Extract_Area(~rGPX0DAT, 0x3, 3);
40004d7c:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004d80:	e5930c04 	ldr	r0, [r3, #3076]	; 0xc04
40004d84:	e1e00000 	mvn	r0, r0
}
40004d88:	e7e101d0 	ubfx	r0, r0, #3, #2
40004d8c:	e12fff1e 	bx	lr

40004d90 <Key_Wait_Key_Released>:

void Key_Wait_Key_Released(void)
{
	while(Macro_Extract_Area(~rGPX0DAT, 0x3, 3) != 0);
40004d90:	e3a02411 	mov	r2, #285212672	; 0x11000000
40004d94:	e5923c04 	ldr	r3, [r2, #3076]	; 0xc04
40004d98:	e1e03003 	mvn	r3, r3
40004d9c:	e3130018 	tst	r3, #24
40004da0:	1afffffb 	bne	40004d94 <Key_Wait_Key_Released+0x4>
}
40004da4:	e12fff1e 	bx	lr

40004da8 <Key_Wait_Key_Pressed>:

int Key_Wait_Key_Pressed(void)
{
	int x;

	while((x = Macro_Extract_Area(~rGPX0DAT, 0x3, 3)) == 0);
40004da8:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004dac:	e5930c04 	ldr	r0, [r3, #3076]	; 0xc04
40004db0:	e1e00000 	mvn	r0, r0
40004db4:	e7e101d0 	ubfx	r0, r0, #3, #2
40004db8:	e3500000 	cmp	r0, #0
40004dbc:	0afffffa 	beq	40004dac <Key_Wait_Key_Pressed+0x4>
	return x;
}
40004dc0:	e12fff1e 	bx	lr

40004dc4 <Key_ISR_Init>:

void Key_ISR_Init(void)
{
	Macro_Write_Block(rGPX0CON,0xff,0xff,12);
40004dc4:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004dc8:	e5932c00 	ldr	r2, [r3, #3072]	; 0xc00
40004dcc:	e3822aff 	orr	r2, r2, #1044480	; 0xff000
40004dd0:	e5832c00 	str	r2, [r3, #3072]	; 0xc00
	Macro_Write_Block(rGPX0PUD,0xf,0x0,6);
40004dd4:	e5932c08 	ldr	r2, [r3, #3080]	; 0xc08
40004dd8:	e3c22d0f 	bic	r2, r2, #960	; 0x3c0
40004ddc:	e5832c08 	str	r2, [r3, #3080]	; 0xc08

	Macro_Write_Block(rEXT_INT40CON,0xff,0x22,12);
40004de0:	e5932e00 	ldr	r2, [r3, #3584]	; 0xe00
40004de4:	e3c22aff 	bic	r2, r2, #1044480	; 0xff000
40004de8:	e3822a22 	orr	r2, r2, #139264	; 0x22000
40004dec:	e5832e00 	str	r2, [r3, #3584]	; 0xe00
40004df0:	e12fff1e 	bx	lr

40004df4 <Key_ISR_Enable>:
}

void Key_ISR_Enable(int en)
{
40004df4:	e1a0c00d 	mov	ip, sp
40004df8:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	if(en)
40004dfc:	e2504000 	subs	r4, r0, #0

	Macro_Write_Block(rEXT_INT40CON,0xff,0x22,12);
}

void Key_ISR_Enable(int en)
{
40004e00:	e24cb004 	sub	fp, ip, #4
	if(en)
40004e04:	1a000006 	bne	40004e24 <Key_ISR_Enable+0x30>
		GIC_Interrupt_Enable(0,52);
		GIC_Set_Processor_Target(0,52,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,51);
40004e08:	e3a01033 	mov	r1, #51	; 0x33
40004e0c:	ebfff821 	bl	40002e98 <GIC_Interrupt_Disable>
		GIC_Interrupt_Disable(0,52);
40004e10:	e1a00004 	mov	r0, r4
40004e14:	e3a01034 	mov	r1, #52	; 0x34
	}
}
40004e18:	e24bd014 	sub	sp, fp, #20
40004e1c:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
		GIC_Set_Processor_Target(0,52,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,51);
		GIC_Interrupt_Disable(0,52);
40004e20:	eafff81c 	b	40002e98 <GIC_Interrupt_Disable>

void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
40004e24:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004e28:	e3a02018 	mov	r2, #24
40004e2c:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);

		GIC_Set_Interrupt_Priority(0,51,0);
40004e30:	e3a00000 	mov	r0, #0
void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);
40004e34:	e593cf00 	ldr	ip, [r3, #3840]	; 0xf00

		GIC_Set_Interrupt_Priority(0,51,0);
40004e38:	e1a02000 	mov	r2, r0
40004e3c:	e3a01033 	mov	r1, #51	; 0x33
void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);
40004e40:	e3ccc018 	bic	ip, ip, #24
40004e44:	e583cf00 	str	ip, [r3, #3840]	; 0xf00

		GIC_Set_Interrupt_Priority(0,51,0);
40004e48:	ebfff825 	bl	40002ee4 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,51);
40004e4c:	e3a00000 	mov	r0, #0
40004e50:	e3a01033 	mov	r1, #51	; 0x33
40004e54:	ebfff7fc 	bl	40002e4c <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,51,1);
40004e58:	e3a00000 	mov	r0, #0
40004e5c:	e3a01033 	mov	r1, #51	; 0x33
40004e60:	e3a02001 	mov	r2, #1
40004e64:	ebfff83f 	bl	40002f68 <GIC_Set_Processor_Target>

		GIC_Set_Interrupt_Priority(0,52,0);
40004e68:	e3a00000 	mov	r0, #0
40004e6c:	e3a01034 	mov	r1, #52	; 0x34
40004e70:	e1a02000 	mov	r2, r0
40004e74:	ebfff81a 	bl	40002ee4 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,52);
40004e78:	e3a00000 	mov	r0, #0
40004e7c:	e3a01034 	mov	r1, #52	; 0x34
40004e80:	ebfff7f1 	bl	40002e4c <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,52,1);
40004e84:	e3a00000 	mov	r0, #0
40004e88:	e3a01034 	mov	r1, #52	; 0x34
40004e8c:	e3a02001 	mov	r2, #1
	else
	{
		GIC_Interrupt_Disable(0,51);
		GIC_Interrupt_Disable(0,52);
	}
}
40004e90:	e24bd014 	sub	sp, fp, #20
40004e94:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
		GIC_Interrupt_Enable(0,51);
		GIC_Set_Processor_Target(0,51,1);

		GIC_Set_Interrupt_Priority(0,52,0);
		GIC_Interrupt_Enable(0,52);
		GIC_Set_Processor_Target(0,52,1);
40004e98:	eafff832 	b	40002f68 <GIC_Set_Processor_Target>

40004e9c <LED_Init>:
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Write_Block(rGPM4CON, 0xff, 0x11, 16);
40004e9c:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004ea0:	e59322e0 	ldr	r2, [r3, #736]	; 0x2e0
40004ea4:	e3c228ff 	bic	r2, r2, #16711680	; 0xff0000
40004ea8:	e3822811 	orr	r2, r2, #1114112	; 0x110000
40004eac:	e58322e0 	str	r2, [r3, #736]	; 0x2e0
	LED_Display(0);
}

void LED_Display(int led)
{
	Macro_Write_Block(rGPM4DAT, 0x3, (led) & 0x3, 4);
40004eb0:	e59322e4 	ldr	r2, [r3, #740]	; 0x2e4
40004eb4:	e3c22030 	bic	r2, r2, #48	; 0x30
40004eb8:	e58322e4 	str	r2, [r3, #740]	; 0x2e4
40004ebc:	e12fff1e 	bx	lr

40004ec0 <LED_Display>:
40004ec0:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004ec4:	e2000003 	and	r0, r0, #3
40004ec8:	e59322e4 	ldr	r2, [r3, #740]	; 0x2e4
40004ecc:	e3c22030 	bic	r2, r2, #48	; 0x30
40004ed0:	e1820200 	orr	r0, r2, r0, lsl #4
40004ed4:	e58302e4 	str	r0, [r3, #740]	; 0x2e4
40004ed8:	e12fff1e 	bx	lr

40004edc <App_Read>:

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004edc:	e2811f7f 	add	r1, r1, #508	; 0x1fc

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40004ee0:	e1a0c00d 	mov	ip, sp
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004ee4:	e2811003 	add	r1, r1, #3

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40004ee8:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004eec:	e08064a1 	add	r6, r0, r1, lsr #9

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40004ef0:	e24cb004 	sub	fp, ip, #4
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004ef4:	e1a04000 	mov	r4, r0
40004ef8:	e1500006 	cmp	r0, r6

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40004efc:	e1a05002 	mov	r5, r2
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004f00:	289da878 	ldmcs	sp, {r3, r4, r5, r6, fp, sp, pc}
	{
		SD_Read_Sector(i, 1,(void *)addr);
40004f04:	e3a01001 	mov	r1, #1
40004f08:	e1a00004 	mov	r0, r4
40004f0c:	e1a02005 	mov	r2, r5

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004f10:	e0844001 	add	r4, r4, r1
	{
		SD_Read_Sector(i, 1,(void *)addr);
40004f14:	eb00047e 	bl	40006114 <SD_Read_Sector>

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004f18:	e1560004 	cmp	r6, r4
	{
		SD_Read_Sector(i, 1,(void *)addr);
		addr += SECTOR_SIZE;
40004f1c:	e2855c02 	add	r5, r5, #512	; 0x200

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004f20:	8afffff7 	bhi	40004f04 <App_Read+0x28>
40004f24:	e89da878 	ldm	sp, {r3, r4, r5, r6, fp, sp, pc}

40004f28 <Main>:
		addr += SECTOR_SIZE;
	}
}

void Main(void)
{
40004f28:	e1a0c00d 	mov	ip, sp
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
	ArrWinInfo[0].posx = (1024 - ArrWinInfo[0].p_sizex) / 2;
40004f2c:	e3a04000 	mov	r4, #0
		addr += SECTOR_SIZE;
	}
}

void Main(void)
{
40004f30:	e92dd800 	push	{fp, ip, lr, pc}
40004f34:	e24cb004 	sub	fp, ip, #4
	CoInitMmuAndL1L2Cache();
40004f38:	ebfff529 	bl	400023e4 <CoInitMmuAndL1L2Cache>
	Uart_Init(115200);
40004f3c:	e3a00cc2 	mov	r0, #49664	; 0xc200
40004f40:	e3400001 	movt	r0, #1
40004f44:	eb00054f 	bl	40006488 <Uart1_Init>
	LED_Init();
40004f48:	ebffffd3 	bl	40004e9c <LED_Init>
	//Key_Poll_Init();
	Key_ISR_Init();
40004f4c:	ebffff9c 	bl	40004dc4 <Key_ISR_Init>
	Key_ISR_Enable(1);
40004f50:	e3a00001 	mov	r0, #1
40004f54:	ebffffa6 	bl	40004df4 <Key_ISR_Enable>

	Uart1_ISR_Enable(1,0,0); // irq exception handler로 분기 --> exception handler에서 Uart1_ISR로 분기
40004f58:	e1a01004 	mov	r1, r4
40004f5c:	e1a02004 	mov	r2, r4
40004f60:	e3a00001 	mov	r0, #1
40004f64:	eb0005e2 	bl	400066f4 <Uart1_ISR_Enable>
	Uart_Printf("\nOS Template\n");
40004f68:	e30802ac 	movw	r0, #33452	; 0x82ac
40004f6c:	e3440001 	movt	r0, #16385	; 0x4001
40004f70:	eb0005a8 	bl	40006618 <Uart1_Printf>

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
40004f74:	e3083f4c 	movw	r3, #36684	; 0x8f4c
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
40004f78:	e3a02f96 	mov	r2, #600	; 0x258
	Key_ISR_Enable(1);

	Uart1_ISR_Enable(1,0,0); // irq exception handler로 분기 --> exception handler에서 Uart1_ISR로 분기
	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
40004f7c:	e3443001 	movt	r3, #16385	; 0x4001
40004f80:	e3a0c005 	mov	ip, #5
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
40004f84:	e3a01b01 	mov	r1, #1024	; 0x400

	Uart1_ISR_Enable(1,0,0); // irq exception handler로 분기 --> exception handler에서 Uart1_ISR로 분기
	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
	ArrWinInfo[0].bytes_per_pixel = 2;
40004f88:	e3a00002 	mov	r0, #2
40004f8c:	e5830018 	str	r0, [r3, #24]
	ArrWinInfo[0].p_sizex = 1024;
40004f90:	e5831008 	str	r1, [r3, #8]
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
40004f94:	e5831010 	str	r1, [r3, #16]
	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
40004f98:	e583200c 	str	r2, [r3, #12]
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
40004f9c:	e5832014 	str	r2, [r3, #20]
	Key_ISR_Enable(1);

	Uart1_ISR_Enable(1,0,0); // irq exception handler로 분기 --> exception handler에서 Uart1_ISR로 분기
	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
40004fa0:	e583c01c 	str	ip, [r3, #28]
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
	ArrWinInfo[0].posx = (1024 - ArrWinInfo[0].p_sizex) / 2;
40004fa4:	e5834000 	str	r4, [r3]
	ArrWinInfo[0].posy = (600 - ArrWinInfo[0].p_sizey) / 2;
40004fa8:	e5834004 	str	r4, [r3, #4]

	Lcd_Init();
40004fac:	ebfffa41 	bl	400038b8 <Lcd_Init>
	Lcd_Win_Init(0, 1);
40004fb0:	e3a01001 	mov	r1, #1
40004fb4:	e1a00004 	mov	r0, r4
40004fb8:	ebfffab0 	bl	40003a80 <Lcd_Win_Init>
	Lcd_Brightness_Control(8);
40004fbc:	e3a00008 	mov	r0, #8
40004fc0:	ebfffbdf 	bl	40003f44 <Lcd_Brightness_Control>

	Lcd_Select_Display_Frame_Buffer(0, 0);
40004fc4:	e1a00004 	mov	r0, r4
40004fc8:	e1a01004 	mov	r1, r4
40004fcc:	ebfffbc8 	bl	40003ef4 <Lcd_Select_Display_Frame_Buffer>
	Lcd_Select_Draw_Frame_Buffer(0, 0);
40004fd0:	e1a01004 	mov	r1, r4
40004fd4:	e1a00004 	mov	r0, r4
40004fd8:	ebfffbbb 	bl	40003ecc <Lcd_Select_Draw_Frame_Buffer>
	Lcd_Draw_Back_Color(GREEN);
40004fdc:	e3a00e7e 	mov	r0, #2016	; 0x7e0
40004fe0:	ebfffb46 	bl	40003d00 <Lcd_Draw_Back_Color>

	GIC_CPU_Interface_Enable(0,1);
40004fe4:	e1a00004 	mov	r0, r4
40004fe8:	e3a01001 	mov	r1, #1
40004fec:	ebfff78b 	bl	40002e20 <GIC_CPU_Interface_Enable>
	GIC_Set_Priority_Mask(0,0xFF);
40004ff0:	e3a010ff 	mov	r1, #255	; 0xff
40004ff4:	e1a00004 	mov	r0, r4
40004ff8:	ebfff78d 	bl	40002e34 <GIC_Set_Priority_Mask>
	GIC_Distributor_Enable(1);
40004ffc:	e3a00001 	mov	r0, #1
40005000:	ebfff780 	bl	40002e08 <GIC_Distributor_Enable>
		App_Read(SECTOR_APP1, SIZE_APP0, RAM_APP1);
	}
#endif

	// 각 App별 PCB 할당, 초기화, 그리고 linked list에 넣어주기
	pcb_malloc();
40005004:	eb00012d 	bl	400054c0 <pcb_malloc>
	pcb_init(RAM_APP0, STACK_BASE_APP0, STACK_BASE_APP1);
40005008:	e1a00004 	mov	r0, r4
4000500c:	e1a01004 	mov	r1, r4
40005010:	e1a02004 	mov	r2, r4
40005014:	e3440410 	movt	r0, #17424	; 0x4410
40005018:	e34414a0 	movt	r1, #17568	; 0x44a0
4000501c:	e34424b0 	movt	r2, #17584	; 0x44b0
40005020:	eb000132 	bl	400054f0 <pcb_init>
	pcb_add_to_list();
40005024:	eb000154 	bl	4000557c <pcb_add_to_list>

	for(;;)
	{
		SetTransTable(STACK_LIMIT_APP0, STACK_BASE_APP1-1, STACK_LIMIT_APP0, RW_WBWA);
40005028:	e3a00000 	mov	r0, #0
4000502c:	e30f1fff 	movw	r1, #65535	; 0xffff
40005030:	e3440490 	movt	r0, #17552	; 0x4490
40005034:	e3013c0e 	movw	r3, #7182	; 0x1c0e
40005038:	e1a02000 	mov	r2, r0
4000503c:	e34414af 	movt	r1, #17583	; 0x44af
40005040:	e3403002 	movt	r3, #2
40005044:	ebfff192 	bl	40001694 <SetTransTable>
		set_second_table_address_App0();
40005048:	ebfff1b4 	bl	40001720 <set_second_table_address_App0>
		init_second_table_descriptor_App0();
4000504c:	ebfff1d1 	bl	40001798 <init_second_table_descriptor_App0>

		CoTTSet_L1L2_app1(); // app1의 VA 영역 초기화
40005050:	ebfff559 	bl	400025bc <CoTTSet_L1L2_app1>
		SetTransTable_app1(STACK_LIMIT_APP1, STACK_BASE_APP1-1, STACK_LIMIT_APP1, RW_WBWA);
40005054:	e3a00000 	mov	r0, #0
40005058:	e30f1fff 	movw	r1, #65535	; 0xffff
4000505c:	e34404a0 	movt	r0, #17568	; 0x44a0
40005060:	e3013c0e 	movw	r3, #7182	; 0x1c0e
40005064:	e1a02000 	mov	r2, r0
40005068:	e3403002 	movt	r3, #2
4000506c:	e34414af 	movt	r1, #17583	; 0x44af
40005070:	ebfff198 	bl	400016d8 <SetTransTable_app1>
		set_second_table_address_App1();
40005074:	ebfff1b8 	bl	4000175c <set_second_table_address_App1>
		init_second_table_descriptor_App1();
40005078:	ebfff21f 	bl	400018fc <init_second_table_descriptor_App1>
		CoInvalidateMainTlb();
4000507c:	eb0007a2 	bl	40006f0c <CoInvalidateMainTlb>

		Timer0_Int_Delay(1, 100); // IRQ Interrupt 실행
40005080:	e3a01064 	mov	r1, #100	; 0x64
40005084:	e3a00001 	mov	r0, #1
40005088:	eb0004cf 	bl	400063cc <Timer0_Int_Delay>
		Set_ASID(0); // App0의 asid 0으로 설정
4000508c:	e3a00000 	mov	r0, #0
40005090:	eb0006c8 	bl	40006bb8 <Set_ASID>
		Run_App(RAM_APP0, STACK_BASE_APP0); // App0부터 실행 시작
40005094:	e3a00000 	mov	r0, #0
40005098:	e1a01000 	mov	r1, r0
4000509c:	e3440410 	movt	r0, #17424	; 0x4410
400050a0:	e34414a0 	movt	r1, #17568	; 0x44a0
400050a4:	eb000683 	bl	40006ab8 <Run_App>
400050a8:	eaffffde 	b	40005028 <Main+0x100>

400050ac <demand_paging>:
struct PA_page_info PA_page_info_list[MAX_PA_PAGE]; //main.c 에서 동적 할당해줄 예정
unsigned int page_counter = 0;
unsigned int swap_flag = 0;

void demand_paging (unsigned int fault_addr)
{
400050ac:	e1a0c00d 	mov	ip, sp
400050b0:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
400050b4:	e24cb004 	sub	fp, ip, #4
400050b8:	e24dd00c 	sub	sp, sp, #12
	unsigned int swapout_virtual_address;
	unsigned int swapout_physical_address;
	unsigned int swapout_section_id;

	/* 메모리 공간이 꽉차서 swap out을 진행해야할 경우 */
	if (swap_flag)
400050bc:	e3094030 	movw	r4, #36912	; 0x9030
400050c0:	e3444001 	movt	r4, #16385	; 0x4001
struct PA_page_info PA_page_info_list[MAX_PA_PAGE]; //main.c 에서 동적 할당해줄 예정
unsigned int page_counter = 0;
unsigned int swap_flag = 0;

void demand_paging (unsigned int fault_addr)
{
400050c4:	e1a07000 	mov	r7, r0
	//Uart_Printf("Demand Paging %d\n", page_counter);
	unsigned int cur_asid = Get_ASID();
	unsigned int section_id = fault_addr >> 20;
400050c8:	e1a06a20 	lsr	r6, r0, #20
unsigned int swap_flag = 0;

void demand_paging (unsigned int fault_addr)
{
	//Uart_Printf("Demand Paging %d\n", page_counter);
	unsigned int cur_asid = Get_ASID();
400050cc:	eb0006b5 	bl	40006ba8 <Get_ASID>
	unsigned int swapout_virtual_address;
	unsigned int swapout_physical_address;
	unsigned int swapout_section_id;

	/* 메모리 공간이 꽉차서 swap out을 진행해야할 경우 */
	if (swap_flag)
400050d0:	e5945000 	ldr	r5, [r4]
unsigned int swap_flag = 0;

void demand_paging (unsigned int fault_addr)
{
	//Uart_Printf("Demand Paging %d\n", page_counter);
	unsigned int cur_asid = Get_ASID();
400050d4:	e1a08000 	mov	r8, r0
	unsigned int swapout_virtual_address;
	unsigned int swapout_physical_address;
	unsigned int swapout_section_id;

	/* 메모리 공간이 꽉차서 swap out을 진행해야할 경우 */
	if (swap_flag)
400050d8:	e3550000 	cmp	r5, #0
400050dc:	0a00004e 	beq	4000521c <demand_paging+0x170>
	{
		//Uart_Printf("Swapping\n");
		page_counter %= MAX_PA_PAGE;
400050e0:	e5d43004 	ldrb	r3, [r4, #4]
		swapout_asid = PA_page_info_list[page_counter].asid;
		swapout_virtual_address = PA_page_info_list[page_counter].virtual_address;
		swapout_physical_address = (0x44b00000 + (page_counter*0x1000));
		swapout_physical_address >>= 12;
400050e4:	e2835911 	add	r5, r3, #278528	; 0x44000

	/* 메모리 공간이 꽉차서 swap out을 진행해야할 경우 */
	if (swap_flag)
	{
		//Uart_Printf("Swapping\n");
		page_counter %= MAX_PA_PAGE;
400050e8:	e5843004 	str	r3, [r4, #4]
		swapout_asid = PA_page_info_list[page_counter].asid;
400050ec:	e0833083 	add	r3, r3, r3, lsl #1
		swapout_virtual_address = PA_page_info_list[page_counter].virtual_address;
		swapout_physical_address = (0x44b00000 + (page_counter*0x1000));
		swapout_physical_address >>= 12;
400050f0:	e2855c0b 	add	r5, r5, #2816	; 0xb00
		swapout_physical_address <<= 12;
400050f4:	e1a05605 	lsl	r5, r5, #12
	/* 메모리 공간이 꽉차서 swap out을 진행해야할 경우 */
	if (swap_flag)
	{
		//Uart_Printf("Swapping\n");
		page_counter %= MAX_PA_PAGE;
		swapout_asid = PA_page_info_list[page_counter].asid;
400050f8:	e0843103 	add	r3, r4, r3, lsl #2
		swapout_virtual_address = PA_page_info_list[page_counter].virtual_address;
		swapout_physical_address = (0x44b00000 + (page_counter*0x1000));
		swapout_physical_address >>= 12;
		swapout_physical_address <<= 12;
400050fc:	e50b5030 	str	r5, [fp, #-48]	; 0xffffffd0
	/* 메모리 공간이 꽉차서 swap out을 진행해야할 경우 */
	if (swap_flag)
	{
		//Uart_Printf("Swapping\n");
		page_counter %= MAX_PA_PAGE;
		swapout_asid = PA_page_info_list[page_counter].asid;
40005100:	e593a00c 	ldr	sl, [r3, #12]
		swapout_virtual_address = PA_page_info_list[page_counter].virtual_address;
40005104:	e5939010 	ldr	r9, [r3, #16]
		swapout_physical_address = (0x44b00000 + (page_counter*0x1000));
		swapout_physical_address >>= 12;
		swapout_physical_address <<= 12;
		swapout_section_id = swapout_virtual_address >> 20;

		if (swapout_asid == 0) // app0
40005108:	e35a0000 	cmp	sl, #0
		swapout_asid = PA_page_info_list[page_counter].asid;
		swapout_virtual_address = PA_page_info_list[page_counter].virtual_address;
		swapout_physical_address = (0x44b00000 + (page_counter*0x1000));
		swapout_physical_address >>= 12;
		swapout_physical_address <<= 12;
		swapout_section_id = swapout_virtual_address >> 20;
4000510c:	e1a05a29 	lsr	r5, r9, #20

		if (swapout_asid == 0) // app0
40005110:	0a000085 	beq	4000532c <demand_paging+0x280>
			*fst_TT_entry = swapout_virtual_address >> 20 << 20;;
		}
		else
		{
			fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + swapout_section_id;
			*fst_TT_entry = (swapout_virtual_address + 0x400000) >> 20 << 20;
40005114:	e2892501 	add	r2, r9, #4194304	; 0x400000
//		*fst_TT_entry |= WT; // CB bit 1,0 (WT)
//		mask = ~(7u << 12);
//		*fst_TT_entry &= mask; //TEX 000 설정

		/* cache 정책 설정: WT_WBWA */
		*fst_TT_entry |= WT_WBWA;
40005118:	e3a01000 	mov	r1, #0
			fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + swapout_section_id;
			*fst_TT_entry = (swapout_virtual_address + 0x400000) >> 20 << 20;
		}
		*fst_TT_entry |= 3<<10 | 2; // 접근 허용하기 위한 AP bit 수정, 하위 2bit 1,0으로 수정
		mask = ~(1u << 15);
		*fst_TT_entry &= mask; // 접근 허용하기 위한 AP bit 수정, 상위 AP bit 0으로 수정
4000511c:	e1a02a22 	lsr	r2, r2, #20
			fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + swapout_section_id;
			*fst_TT_entry = swapout_virtual_address >> 20 << 20;;
		}
		else
		{
			fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + swapout_section_id;
40005120:	e1a03105 	lsl	r3, r5, #2
			*fst_TT_entry = (swapout_virtual_address + 0x400000) >> 20 << 20;
		}
		*fst_TT_entry |= 3<<10 | 2; // 접근 허용하기 위한 AP bit 수정, 하위 2bit 1,0으로 수정
		mask = ~(1u << 15);
		*fst_TT_entry &= mask; // 접근 허용하기 위한 AP bit 수정, 상위 AP bit 0으로 수정
40005124:	e1a02a02 	lsl	r2, r2, #20
//		*fst_TT_entry |= WT; // CB bit 1,0 (WT)
//		mask = ~(7u << 12);
//		*fst_TT_entry &= mask; //TEX 000 설정

		/* cache 정책 설정: WT_WBWA */
		*fst_TT_entry |= WT_WBWA;
40005128:	e3441408 	movt	r1, #17416	; 0x4408
4000512c:	e3822b17 	orr	r2, r2, #23552	; 0x5c00
40005130:	e382200a 	orr	r2, r2, #10
40005134:	e7812105 	str	r2, [r1, r5, lsl #2]

		CoInvalidateMainTlb();
40005138:	e50b3034 	str	r3, [fp, #-52]	; 0xffffffcc
4000513c:	eb000772 	bl	40006f0c <CoInvalidateMainTlb>
		call_isb();
40005140:	eb0006a2 	bl	40006bd0 <call_isb>

		/* swap_out 하는 페이지의 asid에 따라 ttbr 설정 */
		// CoSetTTBase((swapout_asid == 1 ? 0x44080000 : 0x44000000) |(1<<6)|(1<<3)|(0<<1)|(0<<0)); //WBWA
		//CoSetTTBase((swapout_asid == 1 ? 0x44080000 : 0x44000000) |(0<<6)|(2<<3)|(0<<1)|(1<<0)); // WT
		CoSetTTBase((swapout_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(1<<3)|(0<<1)|(1<<0)); // WT_WBWA
40005144:	e51b3034 	ldr	r3, [fp, #-52]	; 0xffffffcc
40005148:	e35a0001 	cmp	sl, #1
4000514c:	e3a00009 	mov	r0, #9
40005150:	13440400 	movtne	r0, #17408	; 0x4400
40005154:	03440408 	movteq	r0, #17416	; 0x4408
40005158:	e2833311 	add	r3, r3, #1140850688	; 0x44000000
4000515c:	e50b3034 	str	r3, [fp, #-52]	; 0xffffffcc
40005160:	eb00072c 	bl	40006e18 <CoSetTTBase>

		memcpy((void *)(swapout_virtual_address >> 12 << 12), (void *)(swapout_physical_address), 0x1000); // swap file로 swap out
40005164:	e3c90eff 	bic	r0, r9, #4080	; 0xff0
40005168:	e3a02a01 	mov	r2, #4096	; 0x1000
4000516c:	e51b1030 	ldr	r1, [fp, #-48]	; 0xffffffd0
40005170:	e3c0000f 	bic	r0, r0, #15
40005174:	eb0009d1 	bl	400078c0 <memcpy>
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + swapout_section_id;
		CoInvalidateICache();
40005178:	eb000733 	bl	40006e4c <CoInvalidateICache>
		/* 각 section 별 2차 table의 주소로 매핑하기 위한 offset 설정 */
		if (swapout_section_id == 0x441)
4000517c:	e3002441 	movw	r2, #1089	; 0x441
40005180:	e51b3034 	ldr	r3, [fp, #-52]	; 0xffffffcc
40005184:	e1550002 	cmp	r5, r2
40005188:	0a000088 	beq	400053b0 <demand_paging+0x304>
		{
			snd_table_offset = 0x0;
		}
		else if (swapout_section_id == 0x442)
4000518c:	e2822001 	add	r2, r2, #1
40005190:	e1550002 	cmp	r5, r2
40005194:	0a00007b 	beq	40005388 <demand_paging+0x2dc>
		{
			snd_table_offset = 0x400;
		}
		else if (swapout_section_id == 0x443)
40005198:	e2822001 	add	r2, r2, #1
4000519c:	e1550002 	cmp	r5, r2
400051a0:	0a00006e 	beq	40005360 <demand_paging+0x2b4>
		{
			snd_table_offset = 0x800;
		}
		else if (swapout_section_id == 0x444)
400051a4:	e2822001 	add	r2, r2, #1
400051a8:	e1550002 	cmp	r5, r2
400051ac:	0a000003 	beq	400051c0 <demand_paging+0x114>
		{
			snd_table_offset = 0xc00;
		}
		else
		{
			Uart_Printf("Section ID error \n");
400051b0:	e30802bc 	movw	r0, #33468	; 0x82bc
400051b4:	e3440001 	movt	r0, #16385	; 0x4001
400051b8:	eb000516 	bl	40006618 <Uart1_Printf>
400051bc:	eafffffe 	b	400051bc <demand_paging+0x110>
400051c0:	e3001c01 	movw	r1, #3073	; 0xc01
400051c4:	e3a0cb03 	mov	ip, #3072	; 0xc00
400051c8:	e1a0e001 	mov	lr, r1
400051cc:	e1a0200c 	mov	r2, ip
400051d0:	e3441404 	movt	r1, #17412	; 0x4404
400051d4:	e344e40c 	movt	lr, #17420	; 0x440c
400051d8:	e344c40c 	movt	ip, #17420	; 0x440c
400051dc:	e3442404 	movt	r2, #17412	; 0x4404
		{
			snd_table_offset = 0x800;
		}
		else if (swapout_section_id == 0x444)
		{
			snd_table_offset = 0xc00;
400051e0:	e3a05b03 	mov	r5, #3072	; 0xc00
			Uart_Printf("Section ID error \n");
			for(;;);
		}

		/* 2차 T/T Entry 주소 구하기 */
		if (swapout_asid == 0) //swap out 해야할 페이지가 app0의 페이지일 경우
400051e4:	e35a0000 	cmp	sl, #0
		/* cache 정책 설정: WT_WBWA */
		*snd_TT_entry|= WT_WBWA_PAGE;

		//CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(1<<6)|(1<<3)|(0<<1)|(0<<0)); //WBWA
		//CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(2<<3)|(0<<1)|(1<<0)); //WT
		CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(1<<3)|(0<<1)|(1<<0)); // WT_WBWA
400051e8:	e3a0a009 	mov	sl, #9
			Uart_Printf("Section ID error \n");
			for(;;);
		}

		/* 2차 T/T Entry 주소 구하기 */
		if (swapout_asid == 0) //swap out 해야할 페이지가 app0의 페이지일 경우
400051ec:	11a0200c 	movne	r2, ip
		/* cache 정책 설정: WT_WBWA */
		*snd_TT_entry|= WT_WBWA_PAGE;

		//CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(1<<6)|(1<<3)|(0<<1)|(0<<0)); //WBWA
		//CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(2<<3)|(0<<1)|(1<<0)); //WT
		CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(1<<3)|(0<<1)|(1<<0)); // WT_WBWA
400051f0:	e1a0000a 	mov	r0, sl
			Uart_Printf("Section ID error \n");
			for(;;);
		}

		/* 2차 T/T Entry 주소 구하기 */
		if (swapout_asid == 0) //swap out 해야할 페이지가 app0의 페이지일 경우
400051f4:	11a0100e 	movne	r1, lr

		/* mmu 번역 정보 업데이트: VA가 2차 page table로 번역되도록 수정 */
		*fst_TT_entry = snd_page_table_base;
		*fst_TT_entry |= 0x1;

		snd_page_table_index = (swapout_virtual_address % 0x100000)/0x1000;
400051f8:	e7e79659 	ubfx	r9, r9, #12, #8
//		*snd_TT_entry |= WT; // WT 설정
//		mask = ~(7u << 6);
//		*snd_TT_entry &= mask; //tex bit 000

		/* cache 정책 설정: WT_WBWA */
		*snd_TT_entry|= WT_WBWA_PAGE;
400051fc:	e300c14a 	movw	ip, #330	; 0x14a

		//CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(1<<6)|(1<<3)|(0<<1)|(0<<0)); //WBWA
		//CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(2<<3)|(0<<1)|(1<<0)); //WT
		CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(1<<3)|(0<<1)|(1<<0)); // WT_WBWA
40005200:	e344a400 	movt	sl, #17408	; 0x4400
40005204:	e3580001 	cmp	r8, #1
40005208:	e3440408 	movt	r0, #17416	; 0x4408
			snd_page_table_base = SND_PAGE_TABLE_BASE_APP1 + snd_table_offset;
		}

		/* mmu 번역 정보 업데이트: VA가 2차 page table로 번역되도록 수정 */
		*fst_TT_entry = snd_page_table_base;
		*fst_TT_entry |= 0x1;
4000520c:	e5831000 	str	r1, [r3]
		/* cache 정책 설정: WT_WBWA */
		*snd_TT_entry|= WT_WBWA_PAGE;

		//CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(1<<6)|(1<<3)|(0<<1)|(0<<0)); //WBWA
		//CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(2<<3)|(0<<1)|(1<<0)); //WT
		CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(1<<3)|(0<<1)|(1<<0)); // WT_WBWA
40005210:	11a0000a 	movne	r0, sl
//		*snd_TT_entry |= WT; // WT 설정
//		mask = ~(7u << 6);
//		*snd_TT_entry &= mask; //tex bit 000

		/* cache 정책 설정: WT_WBWA */
		*snd_TT_entry|= WT_WBWA_PAGE;
40005214:	e782c109 	str	ip, [r2, r9, lsl #2]

		//CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(1<<6)|(1<<3)|(0<<1)|(0<<0)); //WBWA
		//CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(2<<3)|(0<<1)|(1<<0)); //WT
		CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(1<<3)|(0<<1)|(1<<0)); // WT_WBWA
40005218:	eb0006fe 	bl	40006e18 <CoSetTTBase>
	}

	/* 메인 메모리 (0x44b00000) 적재를 위한 구조체 업데이트  */
	PA_page_info_list[page_counter].is_allocated = 1;
4000521c:	e5943004 	ldr	r3, [r4, #4]
	PA_page_info_list[page_counter].asid = cur_asid;
	PA_page_info_list[page_counter].virtual_address = fault_addr;

	if (cur_asid == 0) //app0
40005220:	e3580000 	cmp	r8, #0
		//CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(2<<3)|(0<<1)|(1<<0)); //WT
		CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(1<<3)|(0<<1)|(1<<0)); // WT_WBWA
	}

	/* 메인 메모리 (0x44b00000) 적재를 위한 구조체 업데이트  */
	PA_page_info_list[page_counter].is_allocated = 1;
40005224:	e3a02001 	mov	r2, #1
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + section_id;
		*fst_TT_entry = fault_addr >> 20 << 20;
	}
	else // app1
	{
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + section_id;
40005228:	11a09106 	lslne	r9, r6, #2
	PA_page_info_list[page_counter].asid = cur_asid;
	PA_page_info_list[page_counter].virtual_address = fault_addr;

	if (cur_asid == 0) //app0
	{
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + section_id;
4000522c:	01a09106 	lsleq	r9, r6, #2
		*fst_TT_entry = fault_addr >> 20 << 20;
	}
	else // app1
	{
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + section_id;
40005230:	12899311 	addne	r9, r9, #1140850688	; 0x44000000
		//CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(2<<3)|(0<<1)|(1<<0)); //WT
		CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(1<<3)|(0<<1)|(1<<0)); // WT_WBWA
	}

	/* 메인 메모리 (0x44b00000) 적재를 위한 구조체 업데이트  */
	PA_page_info_list[page_counter].is_allocated = 1;
40005234:	e0833083 	add	r3, r3, r3, lsl #1
	PA_page_info_list[page_counter].asid = cur_asid;
	PA_page_info_list[page_counter].virtual_address = fault_addr;

	if (cur_asid == 0) //app0
	{
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + section_id;
40005238:	02899311 	addeq	r9, r9, #1140850688	; 0x44000000
		*fst_TT_entry = fault_addr >> 20 << 20;
	}
	else // app1
	{
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + section_id;
4000523c:	12899702 	addne	r9, r9, #524288	; 0x80000
		//CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(2<<3)|(0<<1)|(1<<0)); //WT
		CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(1<<3)|(0<<1)|(1<<0)); // WT_WBWA
	}

	/* 메인 메모리 (0x44b00000) 적재를 위한 구조체 업데이트  */
	PA_page_info_list[page_counter].is_allocated = 1;
40005240:	e0843103 	add	r3, r4, r3, lsl #2
40005244:	e5832008 	str	r2, [r3, #8]
	PA_page_info_list[page_counter].asid = cur_asid;
40005248:	e583800c 	str	r8, [r3, #12]
	PA_page_info_list[page_counter].virtual_address = fault_addr;
4000524c:	e5837010 	str	r7, [r3, #16]
		*fst_TT_entry = fault_addr >> 20 << 20;
	}
	else // app1
	{
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + section_id;
		*fst_TT_entry = (fault_addr + 0x400000) >> 20 << 20;
40005250:	12873501 	addne	r3, r7, #4194304	; 0x400000
40005254:	11a03a23 	lsrne	r3, r3, #20
	PA_page_info_list[page_counter].virtual_address = fault_addr;

	if (cur_asid == 0) //app0
	{
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + section_id;
		*fst_TT_entry = fault_addr >> 20 << 20;
40005258:	01a03a06 	lsleq	r3, r6, #20
	}
	else // app1
	{
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + section_id;
		*fst_TT_entry = (fault_addr + 0x400000) >> 20 << 20;
4000525c:	11a03a03 	lslne	r3, r3, #20
40005260:	e5893000 	str	r3, [r9]
//	*fst_TT_entry |= WT; // WT 설정
//	mask = ~(7u << 12);
//	*fst_TT_entry &= mask; //TEX 000 설정

	/* cache 정책 설정: WT_WBWA */
	*fst_TT_entry |= WT_WBWA;
40005264:	e3833b17 	orr	r3, r3, #23552	; 0x5c00
40005268:	e383300a 	orr	r3, r3, #10
4000526c:	e5893000 	str	r3, [r9]

	/* 적재할 빈 물리 메모리 공간 찾기 */
	physical_address = (0x44b00000 + (page_counter*0x1000));
40005270:	e594a004 	ldr	sl, [r4, #4]
	physical_address >>= 12;
	physical_address <<= 12;

	CoInvalidateMainTlb();
40005274:	eb000724 	bl	40006f0c <CoInvalidateMainTlb>
	call_isb();
40005278:	eb000654 	bl	40006bd0 <call_isb>

	/* cache 정책 설정: WT_WBWA */
	*fst_TT_entry |= WT_WBWA;

	/* 적재할 빈 물리 메모리 공간 찾기 */
	physical_address = (0x44b00000 + (page_counter*0x1000));
4000527c:	e28aa911 	add	sl, sl, #278528	; 0x44000

	CoInvalidateMainTlb();
	call_isb();

	/* swap file에 있는 페이지를 실행할 수 있도록 메모리에 적재 */
	memcpy((void *)physical_address, (void *)(fault_addr >> 12 << 12), 0x1000); //swap file에서 물리 메모리로 적재
40005280:	e3c71eff 	bic	r1, r7, #4080	; 0xff0

	/* cache 정책 설정: WT_WBWA */
	*fst_TT_entry |= WT_WBWA;

	/* 적재할 빈 물리 메모리 공간 찾기 */
	physical_address = (0x44b00000 + (page_counter*0x1000));
40005284:	e28aac0b 	add	sl, sl, #2816	; 0xb00

	CoInvalidateMainTlb();
	call_isb();

	/* swap file에 있는 페이지를 실행할 수 있도록 메모리에 적재 */
	memcpy((void *)physical_address, (void *)(fault_addr >> 12 << 12), 0x1000); //swap file에서 물리 메모리로 적재
40005288:	e3a02a01 	mov	r2, #4096	; 0x1000
	*fst_TT_entry |= WT_WBWA;

	/* 적재할 빈 물리 메모리 공간 찾기 */
	physical_address = (0x44b00000 + (page_counter*0x1000));
	physical_address >>= 12;
	physical_address <<= 12;
4000528c:	e1a0a60a 	lsl	sl, sl, #12

	CoInvalidateMainTlb();
	call_isb();

	/* swap file에 있는 페이지를 실행할 수 있도록 메모리에 적재 */
	memcpy((void *)physical_address, (void *)(fault_addr >> 12 << 12), 0x1000); //swap file에서 물리 메모리로 적재
40005290:	e3c1100f 	bic	r1, r1, #15
40005294:	e1a0000a 	mov	r0, sl
40005298:	eb000988 	bl	400078c0 <memcpy>

	/* 각 section 별 2차 table의 주소로 매핑하기 위한 offset 설정 */
	if (section_id == 0x441)
4000529c:	e3003441 	movw	r3, #1089	; 0x441
400052a0:	e1560003 	cmp	r6, r3
	{
		snd_table_offset = 0x0;
400052a4:	03a05000 	moveq	r5, #0

	/* swap file에 있는 페이지를 실행할 수 있도록 메모리에 적재 */
	memcpy((void *)physical_address, (void *)(fault_addr >> 12 << 12), 0x1000); //swap file에서 물리 메모리로 적재

	/* 각 section 별 2차 table의 주소로 매핑하기 위한 offset 설정 */
	if (section_id == 0x441)
400052a8:	0a00000a 	beq	400052d8 <demand_paging+0x22c>
	{
		snd_table_offset = 0x0;
	}
	else if (section_id == 0x442)
400052ac:	e2833001 	add	r3, r3, #1
400052b0:	e1560003 	cmp	r6, r3
	{
		snd_table_offset = 0x400;
400052b4:	03a05b01 	moveq	r5, #1024	; 0x400
	/* 각 section 별 2차 table의 주소로 매핑하기 위한 offset 설정 */
	if (section_id == 0x441)
	{
		snd_table_offset = 0x0;
	}
	else if (section_id == 0x442)
400052b8:	0a000006 	beq	400052d8 <demand_paging+0x22c>
	{
		snd_table_offset = 0x400;
	}
	else if (section_id == 0x443)
400052bc:	e2833001 	add	r3, r3, #1
400052c0:	e1560003 	cmp	r6, r3
	{
		snd_table_offset = 0x800;
400052c4:	03a05b02 	moveq	r5, #2048	; 0x800
	}
	else if (section_id == 0x442)
	{
		snd_table_offset = 0x400;
	}
	else if (section_id == 0x443)
400052c8:	0a000002 	beq	400052d8 <demand_paging+0x22c>
	{
		snd_table_offset = 0x800;
	}
	else if (section_id == 0x444)
400052cc:	e2833001 	add	r3, r3, #1
	{
		snd_table_offset = 0xc00;
400052d0:	e1560003 	cmp	r6, r3
400052d4:	03a05b03 	moveq	r5, #3072	; 0xc00
	}

	/* 2차 T/T Entry 주소 구하기 */
	if (cur_asid == 0) //app0
	{
		snd_page_table_base = SND_PAGE_TABLE_BASE_APP0 + snd_table_offset;
400052d8:	e2853311 	add	r3, r5, #1140850688	; 0x44000000
	{
		snd_table_offset = 0xc00;
	}

	/* 2차 T/T Entry 주소 구하기 */
	if (cur_asid == 0) //app0
400052dc:	e3580000 	cmp	r8, #0
	{
		snd_page_table_base = SND_PAGE_TABLE_BASE_APP0 + snd_table_offset;
400052e0:	02833701 	addeq	r3, r3, #262144	; 0x40000
	}
	else
	{
		snd_page_table_base = SND_PAGE_TABLE_BASE_APP1 + snd_table_offset;
400052e4:	12833703 	addne	r3, r3, #786432	; 0xc0000
//	*snd_TT_entry |= WT; // WT 설정
//	mask = ~(7u << 6);
//	*snd_TT_entry &= mask; // Tex bit 000

	/* cache 정책 설정: WT_WBWA */
	*snd_TT_entry |= WT_WBWA_PAGE;
400052e8:	e38aaf5e 	orr	sl, sl, #376	; 0x178
		snd_page_table_base = SND_PAGE_TABLE_BASE_APP1 + snd_table_offset;
	}

	/* mmu 번역 정보 업데이트: VA가 2차 page table로 번역되도록 수정  */
	*fst_TT_entry = snd_page_table_base;
	*fst_TT_entry |= 0x1;
400052ec:	e3832001 	orr	r2, r3, #1

	/* 2차 page table access permission bit와 매핑할 주소 수정 */
	snd_page_table_index = (fault_addr >> 12) % 0x100;
400052f0:	e7e77657 	ubfx	r7, r7, #12, #8
//	*snd_TT_entry |= WT; // WT 설정
//	mask = ~(7u << 6);
//	*snd_TT_entry &= mask; // Tex bit 000

	/* cache 정책 설정: WT_WBWA */
	*snd_TT_entry |= WT_WBWA_PAGE;
400052f4:	e38aa002 	orr	sl, sl, #2
		snd_page_table_base = SND_PAGE_TABLE_BASE_APP1 + snd_table_offset;
	}

	/* mmu 번역 정보 업데이트: VA가 2차 page table로 번역되도록 수정  */
	*fst_TT_entry = snd_page_table_base;
	*fst_TT_entry |= 0x1;
400052f8:	e5892000 	str	r2, [r9]
//	*snd_TT_entry |= WT; // WT 설정
//	mask = ~(7u << 6);
//	*snd_TT_entry &= mask; // Tex bit 000

	/* cache 정책 설정: WT_WBWA */
	*snd_TT_entry |= WT_WBWA_PAGE;
400052fc:	e783a107 	str	sl, [r3, r7, lsl #2]

	call_isb();
40005300:	eb000632 	bl	40006bd0 <call_isb>
	page_counter++;
40005304:	e5942004 	ldr	r2, [r4, #4]
40005308:	e3093030 	movw	r3, #36912	; 0x9030
4000530c:	e3443001 	movt	r3, #16385	; 0x4001
40005310:	e2822001 	add	r2, r2, #1
	if (page_counter >= MAX_PA_PAGE)
40005314:	e35200ff 	cmp	r2, #255	; 0xff

	/* cache 정책 설정: WT_WBWA */
	*snd_TT_entry |= WT_WBWA_PAGE;

	call_isb();
	page_counter++;
40005318:	e5842004 	str	r2, [r4, #4]
	if (page_counter >= MAX_PA_PAGE)
	{
		swap_flag = 1; // 다음 page fault 부터는 swap을 해야한다는 신호
4000531c:	83a02001 	movhi	r2, #1
40005320:	85832000 	strhi	r2, [r3]
	}
}
40005324:	e24bd028 	sub	sp, fp, #40	; 0x28
40005328:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
			fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + swapout_section_id;
			*fst_TT_entry = (swapout_virtual_address + 0x400000) >> 20 << 20;
		}
		*fst_TT_entry |= 3<<10 | 2; // 접근 허용하기 위한 AP bit 수정, 하위 2bit 1,0으로 수정
		mask = ~(1u << 15);
		*fst_TT_entry &= mask; // 접근 허용하기 위한 AP bit 수정, 상위 AP bit 0으로 수정
4000532c:	e1a02a05 	lsl	r2, r5, #20
		swapout_physical_address <<= 12;
		swapout_section_id = swapout_virtual_address >> 20;

		if (swapout_asid == 0) // app0
		{
			fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + swapout_section_id;
40005330:	e1a01105 	lsl	r1, r5, #2
//		*fst_TT_entry |= WT; // CB bit 1,0 (WT)
//		mask = ~(7u << 12);
//		*fst_TT_entry &= mask; //TEX 000 설정

		/* cache 정책 설정: WT_WBWA */
		*fst_TT_entry |= WT_WBWA;
40005334:	e3822b17 	orr	r2, r2, #23552	; 0x5c00
		swapout_physical_address <<= 12;
		swapout_section_id = swapout_virtual_address >> 20;

		if (swapout_asid == 0) // app0
		{
			fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + swapout_section_id;
40005338:	e2811311 	add	r1, r1, #1140850688	; 0x44000000
//		*fst_TT_entry |= WT; // CB bit 1,0 (WT)
//		mask = ~(7u << 12);
//		*fst_TT_entry &= mask; //TEX 000 설정

		/* cache 정책 설정: WT_WBWA */
		*fst_TT_entry |= WT_WBWA;
4000533c:	e382200a 	orr	r2, r2, #10
40005340:	e5812000 	str	r2, [r1]

		CoInvalidateMainTlb();
40005344:	e50b1034 	str	r1, [fp, #-52]	; 0xffffffcc
40005348:	eb0006ef 	bl	40006f0c <CoInvalidateMainTlb>
		call_isb();
4000534c:	eb00061f 	bl	40006bd0 <call_isb>

		/* swap_out 하는 페이지의 asid에 따라 ttbr 설정 */
		// CoSetTTBase((swapout_asid == 1 ? 0x44080000 : 0x44000000) |(1<<6)|(1<<3)|(0<<1)|(0<<0)); //WBWA
		//CoSetTTBase((swapout_asid == 1 ? 0x44080000 : 0x44000000) |(0<<6)|(2<<3)|(0<<1)|(1<<0)); // WT
		CoSetTTBase((swapout_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(1<<3)|(0<<1)|(1<<0)); // WT_WBWA
40005350:	e3a00009 	mov	r0, #9
40005354:	e51b3034 	ldr	r3, [fp, #-52]	; 0xffffffcc
40005358:	e3440400 	movt	r0, #17408	; 0x4400
4000535c:	eaffff7e 	b	4000515c <demand_paging+0xb0>
40005360:	e3001801 	movw	r1, #2049	; 0x801
40005364:	e3a0cb02 	mov	ip, #2048	; 0x800
40005368:	e1a0e001 	mov	lr, r1
4000536c:	e1a0200c 	mov	r2, ip
40005370:	e3441404 	movt	r1, #17412	; 0x4404
40005374:	e344e40c 	movt	lr, #17420	; 0x440c
40005378:	e344c40c 	movt	ip, #17420	; 0x440c
4000537c:	e3442404 	movt	r2, #17412	; 0x4404
		{
			snd_table_offset = 0x400;
		}
		else if (swapout_section_id == 0x443)
		{
			snd_table_offset = 0x800;
40005380:	e3a05b02 	mov	r5, #2048	; 0x800
40005384:	eaffff96 	b	400051e4 <demand_paging+0x138>
40005388:	e3001401 	movw	r1, #1025	; 0x401
4000538c:	e3a0cb01 	mov	ip, #1024	; 0x400
40005390:	e1a0e001 	mov	lr, r1
40005394:	e1a0200c 	mov	r2, ip
40005398:	e3441404 	movt	r1, #17412	; 0x4404
4000539c:	e344e40c 	movt	lr, #17420	; 0x440c
400053a0:	e344c40c 	movt	ip, #17420	; 0x440c
400053a4:	e3442404 	movt	r2, #17412	; 0x4404
		{
			snd_table_offset = 0x0;
		}
		else if (swapout_section_id == 0x442)
		{
			snd_table_offset = 0x400;
400053a8:	e3a05b01 	mov	r5, #1024	; 0x400
400053ac:	eaffff8c 	b	400051e4 <demand_paging+0x138>
400053b0:	e3a01001 	mov	r1, #1
400053b4:	e3a0c000 	mov	ip, #0
400053b8:	e1a0e001 	mov	lr, r1
400053bc:	e1a0200c 	mov	r2, ip
400053c0:	e3441404 	movt	r1, #17412	; 0x4404
400053c4:	e344e40c 	movt	lr, #17420	; 0x440c
400053c8:	e344c40c 	movt	ip, #17420	; 0x440c
400053cc:	e3442404 	movt	r2, #17412	; 0x4404
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + swapout_section_id;
		CoInvalidateICache();
		/* 각 section 별 2차 table의 주소로 매핑하기 위한 offset 설정 */
		if (swapout_section_id == 0x441)
		{
			snd_table_offset = 0x0;
400053d0:	e3a05000 	mov	r5, #0
400053d4:	eaffff82 	b	400051e4 <demand_paging+0x138>

400053d8 <allocate_pcb>:

PCB_NODE * ptr_PCB_Creator;
PCB_NODE * ptr_PCB_Current;
PCB_NODE * ptr_PCB_Head;

PCB_NODE * allocate_pcb(PCB_ADR pcb_addr) {
400053d8:	e1a0c00d 	mov	ip, sp
400053dc:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
400053e0:	e1a04000 	mov	r4, r0
400053e4:	e24cb004 	sub	fp, ip, #4
	PCB_NODE * node = (PCB_NODE*)malloc(sizeof(PCB_NODE));
400053e8:	e3a0000c 	mov	r0, #12
400053ec:	eb000758 	bl	40007154 <malloc>
		// error
	}

	node->pcb_addr = pcb_addr;

	node->before = NULL;
400053f0:	e3a02000 	mov	r2, #0
	PCB_NODE * node = (PCB_NODE*)malloc(sizeof(PCB_NODE));
	if (node == NULL) {
		// error
	}

	node->pcb_addr = pcb_addr;
400053f4:	e5804000 	str	r4, [r0]

	node->before = NULL;
400053f8:	e5802004 	str	r2, [r0, #4]
	node->after = NULL;
400053fc:	e5802008 	str	r2, [r0, #8]

	return node;
}
40005400:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

40005404 <add_pcb>:

void add_pcb(PCB_ADR pcb_addr) {
40005404:	e1a0c00d 	mov	ip, sp
40005408:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
4000540c:	e1a04000 	mov	r4, r0
40005410:	e24cb004 	sub	fp, ip, #4
PCB_NODE * ptr_PCB_Creator;
PCB_NODE * ptr_PCB_Current;
PCB_NODE * ptr_PCB_Head;

PCB_NODE * allocate_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = (PCB_NODE*)malloc(sizeof(PCB_NODE));
40005414:	e3a0000c 	mov	r0, #12
40005418:	eb00074d 	bl	40007154 <malloc>
}

void add_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = allocate_pcb(pcb_addr);

	if (ptr_PCB_Creator == NULL) {
4000541c:	e3091c38 	movw	r1, #39992	; 0x9c38
	PCB_NODE * node = (PCB_NODE*)malloc(sizeof(PCB_NODE));
	if (node == NULL) {
		// error
	}

	node->pcb_addr = pcb_addr;
40005420:	e5804000 	str	r4, [r0]
}

void add_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = allocate_pcb(pcb_addr);

	if (ptr_PCB_Creator == NULL) {
40005424:	e3441001 	movt	r1, #16385	; 0x4001
PCB_NODE * ptr_PCB_Creator;
PCB_NODE * ptr_PCB_Current;
PCB_NODE * ptr_PCB_Head;

PCB_NODE * allocate_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = (PCB_NODE*)malloc(sizeof(PCB_NODE));
40005428:	e1a03000 	mov	r3, r0
}

void add_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = allocate_pcb(pcb_addr);

	if (ptr_PCB_Creator == NULL) {
4000542c:	e5912000 	ldr	r2, [r1]
		// error
	}

	node->pcb_addr = pcb_addr;

	node->before = NULL;
40005430:	e3a00000 	mov	r0, #0
40005434:	e5830004 	str	r0, [r3, #4]
	node->after = NULL;
40005438:	e5830008 	str	r0, [r3, #8]
}

void add_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = allocate_pcb(pcb_addr);

	if (ptr_PCB_Creator == NULL) {
4000543c:	e1520000 	cmp	r2, r0
40005440:	0a000007 	beq	40005464 <add_pcb+0x60>

		node->after = ptr_PCB_Creator;
		node->before = ptr_PCB_Creator;
	}
	else {
		node->before = ptr_PCB_Creator;
40005444:	e5832004 	str	r2, [r3, #4]
		node->after = ptr_PCB_Creator->after;
40005448:	e5920008 	ldr	r0, [r2, #8]
		ptr_PCB_Creator->after->before = node;
		ptr_PCB_Creator->after = node;
		ptr_PCB_Creator = node;
4000544c:	e5813000 	str	r3, [r1]
		node->after = ptr_PCB_Creator;
		node->before = ptr_PCB_Creator;
	}
	else {
		node->before = ptr_PCB_Creator;
		node->after = ptr_PCB_Creator->after;
40005450:	e5830008 	str	r0, [r3, #8]
		ptr_PCB_Creator->after->before = node;
40005454:	e5921008 	ldr	r1, [r2, #8]
40005458:	e5813004 	str	r3, [r1, #4]
		ptr_PCB_Creator->after = node;
4000545c:	e5823008 	str	r3, [r2, #8]
40005460:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

void add_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = allocate_pcb(pcb_addr);

	if (ptr_PCB_Creator == NULL) {
		ptr_PCB_Creator = node;
40005464:	e5813000 	str	r3, [r1]
		ptr_PCB_Current = node;
40005468:	e5813004 	str	r3, [r1, #4]
		ptr_PCB_Head = node;
4000546c:	e5813008 	str	r3, [r1, #8]

		node->after = ptr_PCB_Creator;
40005470:	e5833008 	str	r3, [r3, #8]
		node->before = ptr_PCB_Creator;
40005474:	e5833004 	str	r3, [r3, #4]
40005478:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

4000547c <get_current_pcb_adr>:
		ptr_PCB_Creator = node;
	}
}

PCB_ADR get_current_pcb_adr() {
	return ptr_PCB_Current->pcb_addr;
4000547c:	e3093c38 	movw	r3, #39992	; 0x9c38
40005480:	e3443001 	movt	r3, #16385	; 0x4001
40005484:	e5933004 	ldr	r3, [r3, #4]
}
40005488:	e5930000 	ldr	r0, [r3]
4000548c:	e12fff1e 	bx	lr

40005490 <set_current_pcb_adr>:

void set_current_pcb_adr(PCB_ADR pcb_addr) {
	ptr_PCB_Current->pcb_addr = pcb_addr;
40005490:	e3093c38 	movw	r3, #39992	; 0x9c38
40005494:	e3443001 	movt	r3, #16385	; 0x4001
40005498:	e5933004 	ldr	r3, [r3, #4]
4000549c:	e5830000 	str	r0, [r3]
400054a0:	e12fff1e 	bx	lr

400054a4 <get_next_pcb_adr>:
}

PCB_ADR get_next_pcb_adr() {
	ptr_PCB_Current = ptr_PCB_Current->after;
400054a4:	e3093c38 	movw	r3, #39992	; 0x9c38
400054a8:	e3443001 	movt	r3, #16385	; 0x4001
400054ac:	e5932004 	ldr	r2, [r3, #4]
400054b0:	e5922008 	ldr	r2, [r2, #8]
400054b4:	e5832004 	str	r2, [r3, #4]
	return ptr_PCB_Current->pcb_addr;
}
400054b8:	e5920000 	ldr	r0, [r2]
400054bc:	e12fff1e 	bx	lr

400054c0 <pcb_malloc>:

struct PCB *pcb_app0_addr;
struct PCB *pcb_app1_addr;

/* app 마다 pcb 동적 할당 */
void pcb_malloc(void) {
400054c0:	e1a0c00d 	mov	ip, sp
	pcb_app0_addr = (struct PCB *) malloc(sizeof(struct PCB));
400054c4:	e3a0004c 	mov	r0, #76	; 0x4c

struct PCB *pcb_app0_addr;
struct PCB *pcb_app1_addr;

/* app 마다 pcb 동적 할당 */
void pcb_malloc(void) {
400054c8:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	pcb_app0_addr = (struct PCB *) malloc(sizeof(struct PCB));
400054cc:	e3094c44 	movw	r4, #40004	; 0x9c44

struct PCB *pcb_app0_addr;
struct PCB *pcb_app1_addr;

/* app 마다 pcb 동적 할당 */
void pcb_malloc(void) {
400054d0:	e24cb004 	sub	fp, ip, #4
	pcb_app0_addr = (struct PCB *) malloc(sizeof(struct PCB));
400054d4:	e3444001 	movt	r4, #16385	; 0x4001
400054d8:	eb00071d 	bl	40007154 <malloc>
400054dc:	e5840000 	str	r0, [r4]
	pcb_app1_addr = (struct PCB *) malloc(sizeof(struct PCB));
400054e0:	e3a0004c 	mov	r0, #76	; 0x4c
400054e4:	eb00071a 	bl	40007154 <malloc>
400054e8:	e5840004 	str	r0, [r4, #4]
400054ec:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

400054f0 <pcb_init>:
}

/* 각 app의 PCB 초기화  */
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
400054f0:	e1a0c00d 	mov	ip, sp
400054f4:	e92dd9f8 	push	{r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
400054f8:	e3094c44 	movw	r4, #40004	; 0x9c44
400054fc:	e3444001 	movt	r4, #16385	; 0x4001
	pcb_app0_addr = (struct PCB *) malloc(sizeof(struct PCB));
	pcb_app1_addr = (struct PCB *) malloc(sizeof(struct PCB));
}

/* 각 app의 PCB 초기화  */
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
40005500:	e1a05000 	mov	r5, r0
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
40005504:	e3a03000 	mov	r3, #0
	pcb_app0_addr = (struct PCB *) malloc(sizeof(struct PCB));
	pcb_app1_addr = (struct PCB *) malloc(sizeof(struct PCB));
}

/* 각 app의 PCB 초기화  */
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
40005508:	e1a07002 	mov	r7, r2
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
4000550c:	e5940000 	ldr	r0, [r4]
	pcb_app0_addr = (struct PCB *) malloc(sizeof(struct PCB));
	pcb_app1_addr = (struct PCB *) malloc(sizeof(struct PCB));
}

/* 각 app의 PCB 초기화  */
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
40005510:	e24cb004 	sub	fp, ip, #4
40005514:	e1a06001 	mov	r6, r1
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
40005518:	e5803000 	str	r3, [r0]
	pcb_app0_addr->ASID = 0x0;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
4000551c:	e8940104 	ldm	r4, {r2, r8}

/* 각 app의 PCB 초기화  */
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
	pcb_app0_addr->ASID = 0x0;
40005520:	e5823004 	str	r3, [r2, #4]
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
40005524:	eb000581 	bl	40006b30 <Get_CPSR>
	pcb_app0_addr->CPSR |= 0x1F; //sys mode로 강제 변환
40005528:	e5943000 	ldr	r3, [r4]
	pcb_app0_addr->registers[13] = STACK_BASE_APP0;
	pcb_app0_addr->PC = RAM_APP0; //VA 영역

	// app1의 PCB 초기화
	pcb_app1_addr->PID = 0x1;
4000552c:	e3a0c001 	mov	ip, #1
/* 각 app의 PCB 초기화  */
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
	pcb_app0_addr->ASID = 0x0;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
40005530:	e588000c 	str	r0, [r8, #12]
	pcb_app0_addr->CPSR |= 0x1F; //sys mode로 강제 변환
	pcb_app0_addr->registers[13] = STACK_BASE_APP0;
	pcb_app0_addr->PC = RAM_APP0; //VA 영역

	// app1의 PCB 초기화
	pcb_app1_addr->PID = 0x1;
40005534:	e5942004 	ldr	r2, [r4, #4]
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
	pcb_app0_addr->ASID = 0x0;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
	pcb_app0_addr->CPSR |= 0x1F; //sys mode로 강제 변환
40005538:	e593100c 	ldr	r1, [r3, #12]
	pcb_app0_addr->registers[13] = STACK_BASE_APP0;
4000553c:	e5836044 	str	r6, [r3, #68]	; 0x44
	pcb_app0_addr->PC = RAM_APP0; //VA 영역
40005540:	e5835008 	str	r5, [r3, #8]
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
	pcb_app0_addr->ASID = 0x0;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
	pcb_app0_addr->CPSR |= 0x1F; //sys mode로 강제 변환
40005544:	e381101f 	orr	r1, r1, #31
40005548:	e583100c 	str	r1, [r3, #12]
	pcb_app0_addr->registers[13] = STACK_BASE_APP0;
	pcb_app0_addr->PC = RAM_APP0; //VA 영역

	// app1의 PCB 초기화
	pcb_app1_addr->PID = 0x1;
4000554c:	e582c000 	str	ip, [r2]
	pcb_app0_addr->ASID = 0x1;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
40005550:	e8940048 	ldm	r4, {r3, r6}
	pcb_app0_addr->registers[13] = STACK_BASE_APP0;
	pcb_app0_addr->PC = RAM_APP0; //VA 영역

	// app1의 PCB 초기화
	pcb_app1_addr->PID = 0x1;
	pcb_app0_addr->ASID = 0x1;
40005554:	e583c004 	str	ip, [r3, #4]
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
40005558:	eb000574 	bl	40006b30 <Get_CPSR>
	pcb_app1_addr->CPSR |= 0x1F; //sys mode로 강제 변환
4000555c:	e5943004 	ldr	r3, [r4, #4]
	pcb_app0_addr->PC = RAM_APP0; //VA 영역

	// app1의 PCB 초기화
	pcb_app1_addr->PID = 0x1;
	pcb_app0_addr->ASID = 0x1;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
40005560:	e586000c 	str	r0, [r6, #12]
	pcb_app1_addr->CPSR |= 0x1F; //sys mode로 강제 변환
40005564:	e593200c 	ldr	r2, [r3, #12]
	pcb_app1_addr->registers[13] = STACK_BASE_APP1;
40005568:	e5837044 	str	r7, [r3, #68]	; 0x44
	pcb_app1_addr->PC = RAM_APP0; //VA 영역
4000556c:	e5835008 	str	r5, [r3, #8]

	// app1의 PCB 초기화
	pcb_app1_addr->PID = 0x1;
	pcb_app0_addr->ASID = 0x1;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
	pcb_app1_addr->CPSR |= 0x1F; //sys mode로 강제 변환
40005570:	e382201f 	orr	r2, r2, #31
40005574:	e583200c 	str	r2, [r3, #12]
40005578:	e89da9f8 	ldm	sp, {r3, r4, r5, r6, r7, r8, fp, sp, pc}

4000557c <pcb_add_to_list>:
	pcb_app1_addr->registers[13] = STACK_BASE_APP1;
	pcb_app1_addr->PC = RAM_APP0; //VA 영역
}

/* pcb linked list 구조체안에 생성된 pcb의 주소값 넣어주기 */
void pcb_add_to_list(void) {
4000557c:	e1a0c00d 	mov	ip, sp
40005580:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	add_pcb((PCB_ADR) pcb_app0_addr);
40005584:	e3094c44 	movw	r4, #40004	; 0x9c44
40005588:	e3444001 	movt	r4, #16385	; 0x4001
	pcb_app1_addr->registers[13] = STACK_BASE_APP1;
	pcb_app1_addr->PC = RAM_APP0; //VA 영역
}

/* pcb linked list 구조체안에 생성된 pcb의 주소값 넣어주기 */
void pcb_add_to_list(void) {
4000558c:	e24cb004 	sub	fp, ip, #4
	add_pcb((PCB_ADR) pcb_app0_addr);
40005590:	e5940000 	ldr	r0, [r4]
40005594:	ebffff9a 	bl	40005404 <add_pcb>
	add_pcb((PCB_ADR) pcb_app1_addr);
40005598:	e5940004 	ldr	r0, [r4, #4]
}
4000559c:	e24bd014 	sub	sp, fp, #20
400055a0:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
}

/* pcb linked list 구조체안에 생성된 pcb의 주소값 넣어주기 */
void pcb_add_to_list(void) {
	add_pcb((PCB_ADR) pcb_app0_addr);
	add_pcb((PCB_ADR) pcb_app1_addr);
400055a4:	eaffff96 	b	40005404 <add_pcb>

400055a8 <pcb_free>:
}

/* pcb 공간 free */
void pcb_free(void) {
400055a8:	e1a0c00d 	mov	ip, sp
400055ac:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	free(pcb_app0_addr);
400055b0:	e3094c44 	movw	r4, #40004	; 0x9c44
400055b4:	e3444001 	movt	r4, #16385	; 0x4001
	add_pcb((PCB_ADR) pcb_app0_addr);
	add_pcb((PCB_ADR) pcb_app1_addr);
}

/* pcb 공간 free */
void pcb_free(void) {
400055b8:	e24cb004 	sub	fp, ip, #4
	free(pcb_app0_addr);
400055bc:	e5940000 	ldr	r0, [r4]
400055c0:	eb0006eb 	bl	40007174 <free>
	free(pcb_app1_addr);
400055c4:	e5940004 	ldr	r0, [r4, #4]
}
400055c8:	e24bd014 	sub	sp, fp, #20
400055cc:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
}

/* pcb 공간 free */
void pcb_free(void) {
	free(pcb_app0_addr);
	free(pcb_app1_addr);
400055d0:	ea0006e7 	b	40007174 <free>

400055d4 <_sbrk>:
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
400055d4:	e3093c4c 	movw	r3, #40012	; 0x9c4c

extern unsigned char __ZI_LIMIT__;
static caddr_t heap =  NULL;

caddr_t _sbrk(int inc)
{
400055d8:	e1a01000 	mov	r1, r0
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
400055dc:	e3443001 	movt	r3, #16385	; 0x4001

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
400055e0:	e2811007 	add	r1, r1, #7
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
400055e4:	e5932000 	ldr	r2, [r3]
400055e8:	e3520000 	cmp	r2, #0
400055ec:	059f0028 	ldreq	r0, [pc, #40]	; 4000561c <_sbrk+0x48>
400055f0:	11a00002 	movne	r0, r2

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
400055f4:	e30f2ff7 	movw	r2, #65527	; 0xfff7
400055f8:	e344237f 	movt	r2, #17279	; 0x437f
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
400055fc:	03c00007 	biceq	r0, r0, #7

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
40005600:	e0801001 	add	r1, r0, r1
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40005604:	05830000 	streq	r0, [r3]

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
40005608:	e3c11007 	bic	r1, r1, #7

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
4000560c:	e1510002 	cmp	r1, r2

	heap = nextHeap;
40005610:	95831000 	strls	r1, [r3]
	if(heap == NULL) heap = __HEAP_BASE__;

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
40005614:	83a00000 	movhi	r0, #0

	heap = nextHeap;
	return prevHeap;
}
40005618:	e12fff1e 	bx	lr
4000561c:	40019c9b 	mulmi	r1, fp, ip

40005620 <Get_Stack_Base>:

unsigned int Get_Stack_Base(void)
{
	return (unsigned int)STACK_BASE;
}
40005620:	e3a00311 	mov	r0, #1140850688	; 0x44000000
40005624:	e12fff1e 	bx	lr

40005628 <Get_Stack_Limit>:

unsigned int Get_Stack_Limit(void)
{
	return (unsigned int)__STACK_LIMIT__;
}
40005628:	e3a00000 	mov	r0, #0
4000562c:	e3440380 	movt	r0, #17280	; 0x4380
40005630:	e12fff1e 	bx	lr

40005634 <Get_Heap_Base>:

unsigned int Get_Heap_Base(void)
{
	return (unsigned int)__HEAP_BASE__;
40005634:	e59f0004 	ldr	r0, [pc, #4]	; 40005640 <Get_Heap_Base+0xc>
}
40005638:	e3c00007 	bic	r0, r0, #7
4000563c:	e12fff1e 	bx	lr
40005640:	40019c9b 	mulmi	r1, fp, ip

40005644 <Get_Heap_Limit>:

unsigned int Get_Heap_Limit(void)
{
	return (unsigned int)__HEAP_LIMIT__;
}
40005644:	e30f0ff8 	movw	r0, #65528	; 0xfff8
40005648:	e344037f 	movt	r0, #17279	; 0x437f
4000564c:	e12fff1e 	bx	lr

40005650 <Delay>:

void Delay(unsigned int v)
{
40005650:	e24dd008 	sub	sp, sp, #8
	volatile int i;

	for(i = 0; i < v; i++);
40005654:	e3a03000 	mov	r3, #0
40005658:	e58d3004 	str	r3, [sp, #4]
4000565c:	e59d3004 	ldr	r3, [sp, #4]
40005660:	e1500003 	cmp	r0, r3
40005664:	9a000005 	bls	40005680 <Delay+0x30>
40005668:	e59d3004 	ldr	r3, [sp, #4]
4000566c:	e2833001 	add	r3, r3, #1
40005670:	e58d3004 	str	r3, [sp, #4]
40005674:	e59d3004 	ldr	r3, [sp, #4]
40005678:	e1530000 	cmp	r3, r0
4000567c:	3afffff9 	bcc	40005668 <Delay+0x18>
}
40005680:	e28dd008 	add	sp, sp, #8
40005684:	e12fff1e 	bx	lr

40005688 <SDHC_Init>:
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40005688:	e3a02411 	mov	r2, #285212672	; 0x11000000
/*	SCLK_MPLL_USER_T / MMC2_RATIO / MMC2_PRE_RATIO = max 50Mhz			 */
/* 	Set value 800Mhz / (7+1) / (1+1) = 50Mhz							 */
/*************************************************************************/

void SDHC_Init(void)
{
4000568c:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40005690:	e5924080 	ldr	r4, [r2, #128]	; 0x80
40005694:	e3020222 	movw	r0, #8738	; 0x2222
40005698:	e3400222 	movt	r0, #546	; 0x222
/*************************************************************************/

void SDHC_Init(void)
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
4000569c:	e3a03903 	mov	r3, #49152	; 0xc000
400056a0:	e3413003 	movt	r3, #4099	; 0x1003
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
400056a4:	e3a01000 	mov	r1, #0
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
400056a8:	e204420f 	and	r4, r4, #-268435456	; 0xf0000000
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
400056ac:	e3411253 	movt	r1, #4691	; 0x1253
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
400056b0:	e1840000 	orr	r0, r4, r0
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
400056b4:	e308cf30 	movw	ip, #36656	; 0x8f30
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
400056b8:	e5820080 	str	r0, [r2, #128]	; 0x80
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
400056bc:	e344c001 	movt	ip, #16385	; 0x4001
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
	Macro_Write_Block(rGPK2DRV, 0x3FFF, 0x3FFF, 0);
400056c0:	e592008c 	ldr	r0, [r2, #140]	; 0x8c
400056c4:	e1e00720 	mvn	r0, r0, lsr #14
400056c8:	e1e00700 	mvn	r0, r0, lsl #14
400056cc:	e582008c 	str	r0, [r2, #140]	; 0x8c
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
400056d0:	e5920088 	ldr	r0, [r2, #136]	; 0x88
400056d4:	e3c00dff 	bic	r0, r0, #16320	; 0x3fc0
400056d8:	e3c0003f 	bic	r0, r0, #63	; 0x3f
400056dc:	e5820088 	str	r0, [r2, #136]	; 0x88
/*************************************************************************/

void SDHC_Init(void)
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
400056e0:	e5932548 	ldr	r2, [r3, #1352]	; 0x548
400056e4:	e3c2200f 	bic	r2, r2, #15
400056e8:	e3822007 	orr	r2, r2, #7
400056ec:	e5832548 	str	r2, [r3, #1352]	; 0x548
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
400056f0:	e5932548 	ldr	r2, [r3, #1352]	; 0x548
400056f4:	e3c22cff 	bic	r2, r2, #65280	; 0xff00
400056f8:	e3822c01 	orr	r2, r2, #256	; 0x100
400056fc:	e5832548 	str	r2, [r3, #1352]	; 0x548
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
40005700:	e5932940 	ldr	r2, [r3, #2368]	; 0x940
40005704:	e3822080 	orr	r2, r2, #128	; 0x80
40005708:	e5832940 	str	r2, [r3, #2368]	; 0x940
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
4000570c:	e1d133b6 	ldrh	r3, [r1, #54]	; 0x36
40005710:	e1e03523 	mvn	r3, r3, lsr #10
40005714:	e1e03503 	mvn	r3, r3, lsl #10
40005718:	e1c133b6 	strh	r3, [r1, #54]	; 0x36
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
4000571c:	e5913024 	ldr	r3, [r1, #36]	; 0x24
}
40005720:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
40005724:	e7e03853 	ubfx	r3, r3, #16, #1
40005728:	e58c3000 	str	r3, [ip]
}
4000572c:	e12fff1e 	bx	lr

40005730 <SDHC_Card_Init>:
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
40005730:	e3a03000 	mov	r3, #0
40005734:	e3a0200e 	mov	r2, #14
40005738:	e3413253 	movt	r3, #4691	; 0x1253
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
}

void SDHC_Card_Init(void)
{
4000573c:	e92d03f0 	push	{r4, r5, r6, r7, r8, r9}
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
40005740:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
40005744:	e1a01003 	mov	r1, r3
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
40005748:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
4000574c:	e3822001 	orr	r2, r2, #1
40005750:	e583202c 	str	r2, [r3, #44]	; 0x2c
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
40005754:	e591202c 	ldr	r2, [r1, #44]	; 0x2c
40005758:	e3a03000 	mov	r3, #0
4000575c:	e3413253 	movt	r3, #4691	; 0x1253
40005760:	e3120002 	tst	r2, #2
40005764:	0afffffa 	beq	40005754 <SDHC_Card_Init+0x24>
	Macro_Set_Bit(rCLKCON2, 2);
40005768:	e593c02c 	ldr	ip, [r3, #44]	; 0x2c

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
4000576c:	e1a00003 	mov	r0, r3

void SDHC_Card_Init(void)
{
	SDHC_Clock_Supply();
	Macro_Set_Bit(rPWRCON2, 0);
	rBLKSIZE2 = SDHC_BLK_SIZE;
40005770:	e3a01c02 	mov	r1, #512	; 0x200

	rTIMEOUTCON2 = 0xE;
40005774:	e3a0200e 	mov	r2, #14
void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
	Macro_Set_Bit(rCLKCON2, 2);
40005778:	e38cc004 	orr	ip, ip, #4
4000577c:	e583c02c 	str	ip, [r3, #44]	; 0x2c
}

void SDHC_Card_Init(void)
{
	SDHC_Clock_Supply();
	Macro_Set_Bit(rPWRCON2, 0);
40005780:	e5d3c029 	ldrb	ip, [r3, #41]	; 0x29
40005784:	e38cc001 	orr	ip, ip, #1
40005788:	e5c3c029 	strb	ip, [r3, #41]	; 0x29
	rBLKSIZE2 = SDHC_BLK_SIZE;
4000578c:	e5831004 	str	r1, [r3, #4]

	rTIMEOUTCON2 = 0xE;
40005790:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005794:	e5903024 	ldr	r3, [r0, #36]	; 0x24
40005798:	e3a02000 	mov	r2, #0
4000579c:	e3412253 	movt	r2, #4691	; 0x1253
400057a0:	e2131001 	ands	r1, r3, #1
400057a4:	1afffffa 	bne	40005794 <SDHC_Card_Init+0x64>
400057a8:	e3083f40 	movw	r3, #36672	; 0x8f40
	rARGUMENT2 = 0x0;
400057ac:	e5821008 	str	r1, [r2, #8]
400057b0:	e3443001 	movt	r3, #16385	; 0x4001
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
400057b4:	e1c210be 	strh	r1, [r2, #14]
	while (!sd_command_complete_flag);
400057b8:	e5932000 	ldr	r2, [r3]
400057bc:	e308cf40 	movw	ip, #36672	; 0x8f40
400057c0:	e344c001 	movt	ip, #16385	; 0x4001
400057c4:	e3520000 	cmp	r2, #0
400057c8:	0afffffa 	beq	400057b8 <SDHC_Card_Init+0x88>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
400057cc:	e3a01000 	mov	r1, #0
400057d0:	e3095c50 	movw	r5, #40016	; 0x9c50

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400057d4:	e1a04001 	mov	r4, r1
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
400057d8:	e3411253 	movt	r1, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400057dc:	e58c4000 	str	r4, [ip]
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
400057e0:	e3a06902 	mov	r6, #32768	; 0x8000
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
400057e4:	e1d193b2 	ldrh	r9, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400057e8:	e1a02001 	mov	r2, r1
400057ec:	e1a00001 	mov	r0, r1
400057f0:	e3445001 	movt	r5, #16385	; 0x4001
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
400057f4:	e34060ff 	movt	r6, #255	; 0xff
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400057f8:	e3038702 	movw	r8, #14082	; 0x3702
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400057fc:	e3027902 	movw	r7, #10498	; 0x2902
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40005800:	e6ff9079 	uxth	r9, r9
40005804:	e1c193b2 	strh	r9, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005808:	e5921024 	ldr	r1, [r2, #36]	; 0x24
4000580c:	e3110001 	tst	r1, #1
40005810:	1afffffc 	bne	40005808 <SDHC_Card_Init+0xd8>
	rARGUMENT2 = sd_rca << 16;
40005814:	e1d510b0 	ldrh	r1, [r5]
40005818:	e1a01801 	lsl	r1, r1, #16
4000581c:	e5801008 	str	r1, [r0, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005820:	e1c080be 	strh	r8, [r0, #14]
	while (!sd_command_complete_flag);
40005824:	e5931000 	ldr	r1, [r3]
40005828:	e3510000 	cmp	r1, #0
4000582c:	0afffffc 	beq	40005824 <SDHC_Card_Init+0xf4>
	sd_command_complete_flag = 0;
40005830:	e58c4000 	str	r4, [ip]
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005834:	e5921024 	ldr	r1, [r2, #36]	; 0x24
40005838:	e3110001 	tst	r1, #1
4000583c:	1afffffc 	bne	40005834 <SDHC_Card_Init+0x104>
	rARGUMENT2 = 0xff8000;
40005840:	e5806008 	str	r6, [r0, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005844:	e1c070be 	strh	r7, [r0, #14]
	while (!sd_command_complete_flag);
40005848:	e5931000 	ldr	r1, [r3]
4000584c:	e3510000 	cmp	r1, #0
40005850:	0afffffc 	beq	40005848 <SDHC_Card_Init+0x118>
	sd_command_complete_flag = 0;
40005854:	e58c4000 	str	r4, [ip]

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
40005858:	e5921010 	ldr	r1, [r2, #16]
	rBLKSIZE2 = SDHC_BLK_SIZE;

	rTIMEOUTCON2 = 0xE;
	SDHC_CMD0();

	while (!SDHC_ACMD41());
4000585c:	e3510000 	cmp	r1, #0
40005860:	aaffffe8 	bge	40005808 <SDHC_Card_Init+0xd8>

void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005864:	e3a00000 	mov	r0, #0
40005868:	e3410253 	movt	r0, #4691	; 0x1253
4000586c:	e5902024 	ldr	r2, [r0, #36]	; 0x24
40005870:	e3a01000 	mov	r1, #0
40005874:	e3411253 	movt	r1, #4691	; 0x1253
40005878:	e2122001 	ands	r2, r2, #1
4000587c:	1afffffa 	bne	4000586c <SDHC_Card_Init+0x13c>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
40005880:	e3000209 	movw	r0, #521	; 0x209
void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40005884:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x0;
40005888:	e5812008 	str	r2, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
4000588c:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40005890:	e5931000 	ldr	r1, [r3]
40005894:	e3082f40 	movw	r2, #36672	; 0x8f40
40005898:	e3442001 	movt	r2, #16385	; 0x4001
4000589c:	e3510000 	cmp	r1, #0
400058a0:	0afffffa 	beq	40005890 <SDHC_Card_Init+0x160>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400058a4:	e3a01000 	mov	r1, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400058a8:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400058ac:	e3411253 	movt	r1, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400058b0:	e5820000 	str	r0, [r2]

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400058b4:	e1a00001 	mov	r0, r1
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400058b8:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
400058bc:	e6ff2072 	uxth	r2, r2
400058c0:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400058c4:	e5902024 	ldr	r2, [r0, #36]	; 0x24
400058c8:	e3a01000 	mov	r1, #0
400058cc:	e3411253 	movt	r1, #4691	; 0x1253
400058d0:	e2122001 	ands	r2, r2, #1
400058d4:	1afffffa 	bne	400058c4 <SDHC_Card_Init+0x194>

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400058d8:	e300031a 	movw	r0, #794	; 0x31a
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	sd_command_complete_flag = 0;
400058dc:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x0;
400058e0:	e5812008 	str	r2, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400058e4:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
400058e8:	e5931000 	ldr	r1, [r3]
400058ec:	e3082f40 	movw	r2, #36672	; 0x8f40
400058f0:	e3442001 	movt	r2, #16385	; 0x4001
400058f4:	e3510000 	cmp	r1, #0
400058f8:	0afffffa 	beq	400058e8 <SDHC_Card_Init+0x1b8>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400058fc:	e3a01000 	mov	r1, #0

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005900:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005904:	e3411253 	movt	r1, #4691	; 0x1253

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005908:	e5820000 	str	r0, [r2]

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
4000590c:	e1a00001 	mov	r0, r1
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005910:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
40005914:	e6ff2072 	uxth	r2, r2
40005918:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

	return rRSPREG0_2;
4000591c:	e5912010 	ldr	r2, [r1, #16]
	rTIMEOUTCON2 = 0xE;
	SDHC_CMD0();

	while (!SDHC_ACMD41());
	SDHC_CMD2();
	sd_rca = Macro_Extract_Area(SDHC_CMD3(),0xFFFF,16);
40005920:	e1a02822 	lsr	r2, r2, #16
40005924:	e1c520b0 	strh	r2, [r5]

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
40005928:	e5902024 	ldr	r2, [r0, #36]	; 0x24
4000592c:	e3a01000 	mov	r1, #0
40005930:	e3411253 	movt	r1, #4691	; 0x1253
40005934:	e2122003 	ands	r2, r2, #3
40005938:	1afffffa 	bne	40005928 <SDHC_Card_Init+0x1f8>
	sd_command_complete_flag = 0;
4000593c:	e5832000 	str	r2, [r3]

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
40005940:	e300271b 	movw	r2, #1819	; 0x71b
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40005944:	e1d500b0 	ldrh	r0, [r5]
40005948:	e1a00800 	lsl	r0, r0, #16
4000594c:	e5810008 	str	r0, [r1, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
40005950:	e1c120be 	strh	r2, [r1, #14]
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
40005954:	e5931000 	ldr	r1, [r3]
40005958:	e3082f40 	movw	r2, #36672	; 0x8f40
4000595c:	e3442001 	movt	r2, #16385	; 0x4001
40005960:	e3510000 	cmp	r1, #0
40005964:	0afffffa 	beq	40005954 <SDHC_Card_Init+0x224>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005968:	e3a01000 	mov	r1, #0
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000596c:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005970:	e3411253 	movt	r1, #4691	; 0x1253
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005974:	e5820000 	str	r0, [r2]

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005978:	e1a00001 	mov	r0, r1
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000597c:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
40005980:	e6ff2072 	uxth	r2, r2
40005984:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005988:	e5901024 	ldr	r1, [r0, #36]	; 0x24
4000598c:	e3a02000 	mov	r2, #0
40005990:	e3412253 	movt	r2, #4691	; 0x1253
40005994:	e3110001 	tst	r1, #1
40005998:	1afffffa 	bne	40005988 <SDHC_Card_Init+0x258>
	rARGUMENT2 = sd_rca << 16;
4000599c:	e1d500b0 	ldrh	r0, [r5]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400059a0:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
400059a4:	e1a00800 	lsl	r0, r0, #16
400059a8:	e5820008 	str	r0, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400059ac:	e1c210be 	strh	r1, [r2, #14]
	while (!sd_command_complete_flag);
400059b0:	e5931000 	ldr	r1, [r3]
400059b4:	e3082f40 	movw	r2, #36672	; 0x8f40
400059b8:	e3442001 	movt	r2, #16385	; 0x4001
400059bc:	e3510000 	cmp	r1, #0
400059c0:	0afffffa 	beq	400059b0 <SDHC_Card_Init+0x280>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400059c4:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400059c8:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400059cc:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400059d0:	e5821000 	str	r1, [r2]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400059d4:	e5902024 	ldr	r2, [r0, #36]	; 0x24
400059d8:	e3a01000 	mov	r1, #0
400059dc:	e3411253 	movt	r1, #4691	; 0x1253
400059e0:	e2122001 	ands	r2, r2, #1
400059e4:	1afffffa 	bne	400059d4 <SDHC_Card_Init+0x2a4>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
400059e8:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400059ec:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
400059f0:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x2;
400059f4:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400059f8:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
400059fc:	e5931000 	ldr	r1, [r3]
40005a00:	e3082f40 	movw	r2, #36672	; 0x8f40
40005a04:	e3442001 	movt	r2, #16385	; 0x4001
40005a08:	e3510000 	cmp	r1, #0
40005a0c:	0afffffa 	beq	400059fc <SDHC_Card_Init+0x2cc>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005a10:	e3a03000 	mov	r3, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005a14:	e1a01003 	mov	r1, r3

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005a18:	e3413253 	movt	r3, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005a1c:	e5821000 	str	r1, [r2]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005a20:	e1d323b2 	ldrh	r2, [r3, #50]	; 0x32
40005a24:	e6ff2072 	uxth	r2, r2
40005a28:	e1c323b2 	strh	r2, [r3, #50]	; 0x32
}

void SDHC_Change_Dat_Width_4bit(void)
{
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
40005a2c:	e5d32028 	ldrb	r2, [r3, #40]	; 0x28
40005a30:	e3822002 	orr	r2, r2, #2
40005a34:	e5c32028 	strb	r2, [r3, #40]	; 0x28
	SDHC_CMD2();
	sd_rca = Macro_Extract_Area(SDHC_CMD3(),0xFFFF,16);
	SDHC_CMD7(1);

	SDHC_Change_Dat_Width_4bit();
}
40005a38:	e8bd03f0 	pop	{r4, r5, r6, r7, r8, r9}
40005a3c:	e12fff1e 	bx	lr

40005a40 <SDHC_Port_Init>:

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40005a40:	e3a03411 	mov	r3, #285212672	; 0x11000000
40005a44:	e3022222 	movw	r2, #8738	; 0x2222
40005a48:	e5931080 	ldr	r1, [r3, #128]	; 0x80
40005a4c:	e3402222 	movt	r2, #546	; 0x222
40005a50:	e201120f 	and	r1, r1, #-268435456	; 0xf0000000
40005a54:	e1812002 	orr	r2, r1, r2
40005a58:	e5832080 	str	r2, [r3, #128]	; 0x80
	Macro_Write_Block(rGPK2DRV, 0x3FFF, 0x3FFF, 0);
40005a5c:	e593208c 	ldr	r2, [r3, #140]	; 0x8c
40005a60:	e1e02722 	mvn	r2, r2, lsr #14
40005a64:	e1e02702 	mvn	r2, r2, lsl #14
40005a68:	e583208c 	str	r2, [r3, #140]	; 0x8c
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
40005a6c:	e5932088 	ldr	r2, [r3, #136]	; 0x88
40005a70:	e3c22dff 	bic	r2, r2, #16320	; 0x3fc0
40005a74:	e3c2203f 	bic	r2, r2, #63	; 0x3f
40005a78:	e5832088 	str	r2, [r3, #136]	; 0x88
40005a7c:	e12fff1e 	bx	lr

40005a80 <SDHC_Clock_Supply>:
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
40005a80:	e3a03000 	mov	r3, #0
40005a84:	e3a0200e 	mov	r2, #14
40005a88:	e3413253 	movt	r3, #4691	; 0x1253
40005a8c:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
40005a90:	e1a01003 	mov	r1, r3
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
40005a94:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40005a98:	e3822001 	orr	r2, r2, #1
40005a9c:	e583202c 	str	r2, [r3, #44]	; 0x2c
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
40005aa0:	e591202c 	ldr	r2, [r1, #44]	; 0x2c
40005aa4:	e3a03000 	mov	r3, #0
40005aa8:	e3413253 	movt	r3, #4691	; 0x1253
40005aac:	e3120002 	tst	r2, #2
40005ab0:	0afffffa 	beq	40005aa0 <SDHC_Clock_Supply+0x20>
	Macro_Set_Bit(rCLKCON2, 2);
40005ab4:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40005ab8:	e3822004 	orr	r2, r2, #4
40005abc:	e583202c 	str	r2, [r3, #44]	; 0x2c
40005ac0:	e12fff1e 	bx	lr

40005ac4 <SDHC_Clock_Stop>:
}

void SDHC_Clock_Stop(void)
{
	Macro_Clear_Bit(rCLKCON2, 0);
40005ac4:	e3a03000 	mov	r3, #0
40005ac8:	e3413253 	movt	r3, #4691	; 0x1253
40005acc:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40005ad0:	e3c22001 	bic	r2, r2, #1
40005ad4:	e583202c 	str	r2, [r3, #44]	; 0x2c
40005ad8:	e12fff1e 	bx	lr

40005adc <SDHC_CMD0>:

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005adc:	e3a01000 	mov	r1, #0
40005ae0:	e3411253 	movt	r1, #4691	; 0x1253
40005ae4:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40005ae8:	e3a02000 	mov	r2, #0
40005aec:	e3412253 	movt	r2, #4691	; 0x1253
40005af0:	e2133001 	ands	r3, r3, #1
40005af4:	1afffffa 	bne	40005ae4 <SDHC_CMD0+0x8>
40005af8:	e3081f40 	movw	r1, #36672	; 0x8f40
	rARGUMENT2 = 0x0;
40005afc:	e5823008 	str	r3, [r2, #8]
40005b00:	e3441001 	movt	r1, #16385	; 0x4001
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40005b04:	e1c230be 	strh	r3, [r2, #14]
	while (!sd_command_complete_flag);
40005b08:	e5912000 	ldr	r2, [r1]
40005b0c:	e3083f40 	movw	r3, #36672	; 0x8f40
40005b10:	e3443001 	movt	r3, #16385	; 0x4001
40005b14:	e3520000 	cmp	r2, #0
40005b18:	0afffffa 	beq	40005b08 <SDHC_CMD0+0x2c>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40005b1c:	e3a02000 	mov	r2, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005b20:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40005b24:	e3412253 	movt	r2, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005b28:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40005b2c:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005b30:	e6ff3073 	uxth	r3, r3
40005b34:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40005b38:	e12fff1e 	bx	lr

40005b3c <SDHC_CMD8>:

unsigned int SDHC_CMD8(void)
{
	int cmd = 8;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005b3c:	e3a01000 	mov	r1, #0
40005b40:	e3411253 	movt	r1, #4691	; 0x1253
40005b44:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40005b48:	e3a02000 	mov	r2, #0
40005b4c:	e3412253 	movt	r2, #4691	; 0x1253
40005b50:	e2133001 	ands	r3, r3, #1
40005b54:	1afffffa 	bne	40005b44 <SDHC_CMD8+0x8>
40005b58:	e3081f40 	movw	r1, #36672	; 0x8f40

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40005b5c:	e3a00b02 	mov	r0, #2048	; 0x800
40005b60:	e3441001 	movt	r1, #16385	; 0x4001
{
	int cmd = 8;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
40005b64:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40005b68:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
40005b6c:	e5912000 	ldr	r2, [r1]
40005b70:	e3083f40 	movw	r3, #36672	; 0x8f40
40005b74:	e3443001 	movt	r3, #16385	; 0x4001
40005b78:	e3520000 	cmp	r2, #0
40005b7c:	0afffffa 	beq	40005b6c <SDHC_CMD8+0x30>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005b80:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005b84:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005b88:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005b8c:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005b90:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005b94:	e6ff3073 	uxth	r3, r3
40005b98:	e1c233b2 	strh	r3, [r2, #50]	; 0x32

	return rRSPREG0_2;
40005b9c:	e5920010 	ldr	r0, [r2, #16]
}
40005ba0:	e12fff1e 	bx	lr

40005ba4 <SDHC_CMD55>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005ba4:	e3a01000 	mov	r1, #0
40005ba8:	e3411253 	movt	r1, #4691	; 0x1253
40005bac:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40005bb0:	e3a03000 	mov	r3, #0
40005bb4:	e3413253 	movt	r3, #4691	; 0x1253
40005bb8:	e3120001 	tst	r2, #1
40005bbc:	1afffffa 	bne	40005bac <SDHC_CMD55+0x8>
	rARGUMENT2 = sd_rca << 16;
40005bc0:	e3092c50 	movw	r2, #40016	; 0x9c50
40005bc4:	e3081f40 	movw	r1, #36672	; 0x8f40
40005bc8:	e3442001 	movt	r2, #16385	; 0x4001
40005bcc:	e3441001 	movt	r1, #16385	; 0x4001
40005bd0:	e1d200b0 	ldrh	r0, [r2]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005bd4:	e3032702 	movw	r2, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40005bd8:	e1a00800 	lsl	r0, r0, #16
40005bdc:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005be0:	e1c320be 	strh	r2, [r3, #14]
	while (!sd_command_complete_flag);
40005be4:	e5912000 	ldr	r2, [r1]
40005be8:	e3083f40 	movw	r3, #36672	; 0x8f40
40005bec:	e3443001 	movt	r3, #16385	; 0x4001
40005bf0:	e3520000 	cmp	r2, #0
40005bf4:	0afffffa 	beq	40005be4 <SDHC_CMD55+0x40>
	sd_command_complete_flag = 0;
40005bf8:	e3a02000 	mov	r2, #0
40005bfc:	e5832000 	str	r2, [r3]
40005c00:	e12fff1e 	bx	lr

40005c04 <SDHC_ACMD41>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005c04:	e3a01000 	mov	r1, #0
40005c08:	e3411253 	movt	r1, #4691	; 0x1253
40005c0c:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40005c10:	e3a03000 	mov	r3, #0
40005c14:	e3413253 	movt	r3, #4691	; 0x1253
40005c18:	e3120001 	tst	r2, #1
40005c1c:	1afffffa 	bne	40005c0c <SDHC_ACMD41+0x8>
	rARGUMENT2 = sd_rca << 16;
40005c20:	e3091c50 	movw	r1, #40016	; 0x9c50
40005c24:	e3082f40 	movw	r2, #36672	; 0x8f40
40005c28:	e3441001 	movt	r1, #16385	; 0x4001
40005c2c:	e3442001 	movt	r2, #16385	; 0x4001
40005c30:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005c34:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40005c38:	e1a00800 	lsl	r0, r0, #16
40005c3c:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005c40:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
40005c44:	e5921000 	ldr	r1, [r2]
40005c48:	e3083f40 	movw	r3, #36672	; 0x8f40
40005c4c:	e3443001 	movt	r3, #16385	; 0x4001
40005c50:	e3510000 	cmp	r1, #0
40005c54:	0afffffa 	beq	40005c44 <SDHC_ACMD41+0x40>
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005c58:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005c5c:	e1a01000 	mov	r1, r0
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005c60:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005c64:	e5831000 	str	r1, [r3]
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005c68:	e5901024 	ldr	r1, [r0, #36]	; 0x24
40005c6c:	e3a03000 	mov	r3, #0
40005c70:	e3413253 	movt	r3, #4691	; 0x1253
40005c74:	e3110001 	tst	r1, #1
40005c78:	1afffffa 	bne	40005c68 <SDHC_ACMD41+0x64>
	rARGUMENT2 = 0xff8000;
40005c7c:	e3a01902 	mov	r1, #32768	; 0x8000
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005c80:	e3020902 	movw	r0, #10498	; 0x2902
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
40005c84:	e34010ff 	movt	r1, #255	; 0xff
40005c88:	e5831008 	str	r1, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005c8c:	e1c300be 	strh	r0, [r3, #14]
	while (!sd_command_complete_flag);
40005c90:	e5921000 	ldr	r1, [r2]
40005c94:	e3083f40 	movw	r3, #36672	; 0x8f40
40005c98:	e3443001 	movt	r3, #16385	; 0x4001
40005c9c:	e3510000 	cmp	r1, #0
40005ca0:	0afffffa 	beq	40005c90 <SDHC_ACMD41+0x8c>
	sd_command_complete_flag = 0;

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
40005ca4:	e3a02000 	mov	r2, #0
	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005ca8:	e1a01002 	mov	r1, r2

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
40005cac:	e3412253 	movt	r2, #4691	; 0x1253
	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005cb0:	e5831000 	str	r1, [r3]

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
40005cb4:	e5920010 	ldr	r0, [r2, #16]
}
40005cb8:	e1a00fa0 	lsr	r0, r0, #31
40005cbc:	e12fff1e 	bx	lr

40005cc0 <SDHC_CMD2>:

void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005cc0:	e3a01000 	mov	r1, #0
40005cc4:	e3411253 	movt	r1, #4691	; 0x1253
40005cc8:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40005ccc:	e3a02000 	mov	r2, #0
40005cd0:	e3412253 	movt	r2, #4691	; 0x1253
40005cd4:	e2133001 	ands	r3, r3, #1
40005cd8:	1afffffa 	bne	40005cc8 <SDHC_CMD2+0x8>
	sd_command_complete_flag = 0;
40005cdc:	e3081f40 	movw	r1, #36672	; 0x8f40
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
40005ce0:	e3000209 	movw	r0, #521	; 0x209
void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40005ce4:	e3441001 	movt	r1, #16385	; 0x4001
40005ce8:	e5813000 	str	r3, [r1]
	rARGUMENT2 = 0x0;
40005cec:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
40005cf0:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
40005cf4:	e5912000 	ldr	r2, [r1]
40005cf8:	e3083f40 	movw	r3, #36672	; 0x8f40
40005cfc:	e3443001 	movt	r3, #16385	; 0x4001
40005d00:	e3520000 	cmp	r2, #0
40005d04:	0afffffa 	beq	40005cf4 <SDHC_CMD2+0x34>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005d08:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005d0c:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005d10:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005d14:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005d18:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005d1c:	e6ff3073 	uxth	r3, r3
40005d20:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40005d24:	e12fff1e 	bx	lr

40005d28 <SDHC_CMD3>:

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005d28:	e3a01000 	mov	r1, #0
40005d2c:	e3411253 	movt	r1, #4691	; 0x1253
40005d30:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40005d34:	e3a02000 	mov	r2, #0
40005d38:	e3412253 	movt	r2, #4691	; 0x1253
40005d3c:	e2133001 	ands	r3, r3, #1
40005d40:	1afffffa 	bne	40005d30 <SDHC_CMD3+0x8>

	sd_command_complete_flag = 0;
40005d44:	e3081f40 	movw	r1, #36672	; 0x8f40
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005d48:	e300031a 	movw	r0, #794	; 0x31a
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	sd_command_complete_flag = 0;
40005d4c:	e3441001 	movt	r1, #16385	; 0x4001
40005d50:	e5813000 	str	r3, [r1]
	rARGUMENT2 = 0x0;
40005d54:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005d58:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
40005d5c:	e5912000 	ldr	r2, [r1]
40005d60:	e3083f40 	movw	r3, #36672	; 0x8f40
40005d64:	e3443001 	movt	r3, #16385	; 0x4001
40005d68:	e3520000 	cmp	r2, #0
40005d6c:	0afffffa 	beq	40005d5c <SDHC_CMD3+0x34>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005d70:	e3a02000 	mov	r2, #0

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005d74:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005d78:	e3412253 	movt	r2, #4691	; 0x1253

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005d7c:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005d80:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005d84:	e6ff3073 	uxth	r3, r3
40005d88:	e1c233b2 	strh	r3, [r2, #50]	; 0x32

	return rRSPREG0_2;
40005d8c:	e5920010 	ldr	r0, [r2, #16]
}
40005d90:	e12fff1e 	bx	lr

40005d94 <SDHC_CMD7>:

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
40005d94:	e3a01000 	mov	r1, #0
40005d98:	e3411253 	movt	r1, #4691	; 0x1253
40005d9c:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40005da0:	e3a02000 	mov	r2, #0
40005da4:	e3412253 	movt	r2, #4691	; 0x1253
40005da8:	e2133003 	ands	r3, r3, #3
40005dac:	1afffffa 	bne	40005d9c <SDHC_CMD7+0x8>
	sd_command_complete_flag = 0;
40005db0:	e3081f40 	movw	r1, #36672	; 0x8f40

	if (en)
40005db4:	e3500000 	cmp	r0, #0
void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;
40005db8:	e3441001 	movt	r1, #16385	; 0x4001

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
40005dbc:	1300071b 	movwne	r0, #1819	; 0x71b
void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;
40005dc0:	e5813000 	str	r3, [r1]

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40005dc4:	13093c50 	movwne	r3, #40016	; 0x9c50
40005dc8:	13443001 	movtne	r3, #16385	; 0x4001
	}

	else
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40005dcc:	03a03c07 	moveq	r3, #1792	; 0x700
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40005dd0:	11d330b0 	ldrhne	r3, [r3]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
	}

	else
	{
		rARGUMENT2 = 0;
40005dd4:	05820008 	streq	r0, [r2, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40005dd8:	01c230be 	strheq	r3, [r2, #14]
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40005ddc:	11a03803 	lslne	r3, r3, #16
40005de0:	15823008 	strne	r3, [r2, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
40005de4:	11c200be 	strhne	r0, [r2, #14]
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
40005de8:	e5912000 	ldr	r2, [r1]
40005dec:	e3083f40 	movw	r3, #36672	; 0x8f40
40005df0:	e3443001 	movt	r3, #16385	; 0x4001
40005df4:	e3520000 	cmp	r2, #0
40005df8:	0afffffa 	beq	40005de8 <SDHC_CMD7+0x54>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005dfc:	e3a02000 	mov	r2, #0
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005e00:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005e04:	e3412253 	movt	r2, #4691	; 0x1253
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005e08:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005e0c:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005e10:	e6ff3073 	uxth	r3, r3
40005e14:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40005e18:	e12fff1e 	bx	lr

40005e1c <SDHC_ACMD6_4bit>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005e1c:	e3a01000 	mov	r1, #0
40005e20:	e3411253 	movt	r1, #4691	; 0x1253
40005e24:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40005e28:	e3a03000 	mov	r3, #0
40005e2c:	e3413253 	movt	r3, #4691	; 0x1253
40005e30:	e3120001 	tst	r2, #1
40005e34:	1afffffa 	bne	40005e24 <SDHC_ACMD6_4bit+0x8>
	rARGUMENT2 = sd_rca << 16;
40005e38:	e3091c50 	movw	r1, #40016	; 0x9c50
40005e3c:	e3082f40 	movw	r2, #36672	; 0x8f40
40005e40:	e3441001 	movt	r1, #16385	; 0x4001
40005e44:	e3442001 	movt	r2, #16385	; 0x4001
40005e48:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005e4c:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40005e50:	e1a00800 	lsl	r0, r0, #16
40005e54:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005e58:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
40005e5c:	e5921000 	ldr	r1, [r2]
40005e60:	e3083f40 	movw	r3, #36672	; 0x8f40
40005e64:	e3443001 	movt	r3, #16385	; 0x4001
40005e68:	e3510000 	cmp	r1, #0
40005e6c:	0afffffa 	beq	40005e5c <SDHC_ACMD6_4bit+0x40>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005e70:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005e74:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005e78:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005e7c:	e5831000 	str	r1, [r3]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005e80:	e5903024 	ldr	r3, [r0, #36]	; 0x24
40005e84:	e3a01000 	mov	r1, #0
40005e88:	e3411253 	movt	r1, #4691	; 0x1253
40005e8c:	e2133001 	ands	r3, r3, #1
40005e90:	1afffffa 	bne	40005e80 <SDHC_ACMD6_4bit+0x64>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
40005e94:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005e98:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40005e9c:	e5823000 	str	r3, [r2]
	rARGUMENT2 = 0x2;
40005ea0:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005ea4:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40005ea8:	e5921000 	ldr	r1, [r2]
40005eac:	e3083f40 	movw	r3, #36672	; 0x8f40
40005eb0:	e3443001 	movt	r3, #16385	; 0x4001
40005eb4:	e3510000 	cmp	r1, #0
40005eb8:	0afffffa 	beq	40005ea8 <SDHC_ACMD6_4bit+0x8c>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005ebc:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005ec0:	e1a01002 	mov	r1, r2

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005ec4:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005ec8:	e5831000 	str	r1, [r3]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005ecc:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005ed0:	e6ff3073 	uxth	r3, r3
40005ed4:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40005ed8:	e12fff1e 	bx	lr

40005edc <SDHC_ISR_Enable>:
}

void SDHC_ISR_Enable(int en)
{
	if (en)
40005edc:	e3500000 	cmp	r0, #0

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
}

void SDHC_ISR_Enable(int en)
{
40005ee0:	e1a0c00d 	mov	ip, sp
40005ee4:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40005ee8:	e24cb004 	sub	fp, ip, #4
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
40005eec:	e3a03000 	mov	r3, #0
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
}

void SDHC_ISR_Enable(int en)
{
	if (en)
40005ef0:	1a000014 	bne	40005f48 <SDHC_ISR_Enable+0x6c>
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
	}
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
40005ef4:	e3413253 	movt	r3, #4691	; 0x1253
40005ef8:	e30f5ffc 	movw	r5, #65532	; 0xfffc
40005efc:	e1d363b4 	ldrh	r6, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
40005f00:	e1a04005 	mov	r4, r5
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
40005f04:	e30fcf0f 	movw	ip, #65295	; 0xff0f
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
40005f08:	e3a0106b 	mov	r1, #107	; 0x6b
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
40005f0c:	e1a0200c 	mov	r2, ip
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
	}
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
40005f10:	e0065005 	and	r5, r6, r5
40005f14:	e1c353b4 	strh	r5, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
40005f18:	e1d353b8 	ldrh	r5, [r3, #56]	; 0x38
40005f1c:	e0054004 	and	r4, r5, r4
40005f20:	e1c343b8 	strh	r4, [r3, #56]	; 0x38
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
40005f24:	e1d343b4 	ldrh	r4, [r3, #52]	; 0x34
40005f28:	e004c00c 	and	ip, r4, ip
40005f2c:	e1c3c3b4 	strh	ip, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
40005f30:	e1d3c3b8 	ldrh	ip, [r3, #56]	; 0x38
40005f34:	e00c2002 	and	r2, ip, r2
40005f38:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		GIC_Interrupt_Disable(0,107);
	}
}
40005f3c:	e24bd01c 	sub	sp, fp, #28
40005f40:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
40005f44:	eafff3d3 	b	40002e98 <GIC_Interrupt_Disable>
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
40005f48:	e1a00003 	mov	r0, r3

void SDHC_ISR_Enable(int en)
{
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
40005f4c:	e3413253 	movt	r3, #4691	; 0x1253
40005f50:	e1d323b4 	ldrh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
40005f54:	e3a0106b 	mov	r1, #107	; 0x6b

void SDHC_ISR_Enable(int en)
{
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
40005f58:	e3822003 	orr	r2, r2, #3
40005f5c:	e1c323b4 	strh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
40005f60:	e1d323b8 	ldrh	r2, [r3, #56]	; 0x38
40005f64:	e3822003 	orr	r2, r2, #3
40005f68:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
40005f6c:	e1d323b4 	ldrh	r2, [r3, #52]	; 0x34
40005f70:	e38220f0 	orr	r2, r2, #240	; 0xf0
40005f74:	e1c323b4 	strh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
40005f78:	e1d323b8 	ldrh	r2, [r3, #56]	; 0x38
40005f7c:	e38220f0 	orr	r2, r2, #240	; 0xf0
40005f80:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		GIC_Clear_Pending_Clear(0,107);
40005f84:	ebfff41a 	bl	40002ff4 <GIC_Clear_Pending_Clear>
		GIC_Set_Interrupt_Priority(0, 107, 0);
40005f88:	e3a00000 	mov	r0, #0
40005f8c:	e3a0106b 	mov	r1, #107	; 0x6b
40005f90:	e1a02000 	mov	r2, r0
40005f94:	ebfff3d2 	bl	40002ee4 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0, 107);
40005f98:	e3a00000 	mov	r0, #0
40005f9c:	e3a0106b 	mov	r1, #107	; 0x6b
40005fa0:	ebfff3a9 	bl	40002e4c <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0, 107, 1);
40005fa4:	e3a00000 	mov	r0, #0
40005fa8:	e3a0106b 	mov	r1, #107	; 0x6b
40005fac:	e3a02001 	mov	r2, #1
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
	}
}
40005fb0:	e24bd01c 	sub	sp, fp, #28
40005fb4:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
		GIC_Set_Interrupt_Priority(0, 107, 0);
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
40005fb8:	eafff3ea 	b	40002f68 <GIC_Set_Processor_Target>

40005fbc <SDHC_BusPower_Control>:

void SDHC_BusPower_Control(void)
{
	unsigned int tmp_capa;

	tmp_capa = rCAPAREG2;
40005fbc:	e3a03000 	mov	r3, #0
40005fc0:	e3413253 	movt	r3, #4691	; 0x1253
40005fc4:	e5932040 	ldr	r2, [r3, #64]	; 0x40

	switch(Macro_Extract_Area(tmp_capa,0x7,24))
40005fc8:	e7e22c52 	ubfx	r2, r2, #24, #3
40005fcc:	e2422001 	sub	r2, r2, #1
40005fd0:	e3520006 	cmp	r2, #6
40005fd4:	8a000007 	bhi	40005ff8 <SDHC_BusPower_Control+0x3c>
40005fd8:	e3a01001 	mov	r1, #1
40005fdc:	e1a02211 	lsl	r2, r1, r2
40005fe0:	e3120055 	tst	r2, #85	; 0x55
40005fe4:	1a000009 	bne	40006010 <SDHC_BusPower_Control+0x54>
40005fe8:	e3120022 	tst	r2, #34	; 0x22
40005fec:	1a000010 	bne	40006034 <SDHC_BusPower_Control+0x78>
40005ff0:	e3120008 	tst	r2, #8
40005ff4:	1a000009 	bne	40006020 <SDHC_BusPower_Control+0x64>
		case 4:
			Macro_Write_Block(rPWRCON2,0x7,0x5,1);
			break;
	}

	Macro_Set_Bit(rPWRCON2, 0);
40005ff8:	e3a03000 	mov	r3, #0
40005ffc:	e3413253 	movt	r3, #4691	; 0x1253
40006000:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40006004:	e3822001 	orr	r2, r2, #1
40006008:	e5c32029 	strb	r2, [r3, #41]	; 0x29
4000600c:	e12fff1e 	bx	lr
	{
		case 1:
		case 3:
		case 5:
		case 7:
			Macro_Write_Block(rPWRCON2,0x7,0x7,1);
40006010:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40006014:	e382200e 	orr	r2, r2, #14
40006018:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
4000601c:	eafffff5 	b	40005ff8 <SDHC_BusPower_Control+0x3c>
		case 2:
		case 6:
			Macro_Write_Block(rPWRCON2,0x7,0x6,1);
			break;
		case 4:
			Macro_Write_Block(rPWRCON2,0x7,0x5,1);
40006020:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40006024:	e20220f1 	and	r2, r2, #241	; 0xf1
40006028:	e382200a 	orr	r2, r2, #10
4000602c:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40006030:	eafffff0 	b	40005ff8 <SDHC_BusPower_Control+0x3c>
		case 7:
			Macro_Write_Block(rPWRCON2,0x7,0x7,1);
			break;
		case 2:
		case 6:
			Macro_Write_Block(rPWRCON2,0x7,0x6,1);
40006034:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40006038:	e20220f1 	and	r2, r2, #241	; 0xf1
4000603c:	e382200c 	orr	r2, r2, #12
40006040:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40006044:	eaffffeb 	b	40005ff8 <SDHC_BusPower_Control+0x3c>

40006048 <SDHC_Change_Dat_Width_4bit>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40006048:	e3a01000 	mov	r1, #0
4000604c:	e3411253 	movt	r1, #4691	; 0x1253
40006050:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40006054:	e3a03000 	mov	r3, #0
40006058:	e3413253 	movt	r3, #4691	; 0x1253
4000605c:	e3120001 	tst	r2, #1
40006060:	1afffffa 	bne	40006050 <SDHC_Change_Dat_Width_4bit+0x8>
	rARGUMENT2 = sd_rca << 16;
40006064:	e3091c50 	movw	r1, #40016	; 0x9c50
40006068:	e3082f40 	movw	r2, #36672	; 0x8f40
4000606c:	e3441001 	movt	r1, #16385	; 0x4001
40006070:	e3442001 	movt	r2, #16385	; 0x4001
40006074:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40006078:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
4000607c:	e1a00800 	lsl	r0, r0, #16
40006080:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40006084:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
40006088:	e5921000 	ldr	r1, [r2]
4000608c:	e3083f40 	movw	r3, #36672	; 0x8f40
40006090:	e3443001 	movt	r3, #16385	; 0x4001
40006094:	e3510000 	cmp	r1, #0
40006098:	0afffffa 	beq	40006088 <SDHC_Change_Dat_Width_4bit+0x40>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
4000609c:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400060a0:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400060a4:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400060a8:	e5831000 	str	r1, [r3]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400060ac:	e5903024 	ldr	r3, [r0, #36]	; 0x24
400060b0:	e3a01000 	mov	r1, #0
400060b4:	e3411253 	movt	r1, #4691	; 0x1253
400060b8:	e2133001 	ands	r3, r3, #1
400060bc:	1afffffa 	bne	400060ac <SDHC_Change_Dat_Width_4bit+0x64>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
400060c0:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400060c4:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
400060c8:	e5823000 	str	r3, [r2]
	rARGUMENT2 = 0x2;
400060cc:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400060d0:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
400060d4:	e5921000 	ldr	r1, [r2]
400060d8:	e3083f40 	movw	r3, #36672	; 0x8f40
400060dc:	e3443001 	movt	r3, #16385	; 0x4001
400060e0:	e3510000 	cmp	r1, #0
400060e4:	0afffffa 	beq	400060d4 <SDHC_Change_Dat_Width_4bit+0x8c>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400060e8:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400060ec:	e1a01002 	mov	r1, r2

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400060f0:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400060f4:	e5831000 	str	r1, [r3]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400060f8:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
400060fc:	e6ff3073 	uxth	r3, r3
40006100:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
}

void SDHC_Change_Dat_Width_4bit(void)
{
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
40006104:	e5d23028 	ldrb	r3, [r2, #40]	; 0x28
40006108:	e3833002 	orr	r3, r3, #2
4000610c:	e5c23028 	strb	r3, [r2, #40]	; 0x28
40006110:	e12fff1e 	bx	lr

40006114 <SD_Read_Sector>:
{
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40006114:	e3a0c000 	mov	ip, #0
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
}

void SD_Read_Sector(int sec, int n, void *buf)
{
40006118:	e92d0070 	push	{r4, r5, r6}
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
4000611c:	e341c253 	movt	ip, #4691	; 0x1253
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
}

void SD_Read_Sector(int sec, int n, void *buf)
{
40006120:	e1a03002 	mov	r3, r2
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40006124:	e1a0400c 	mov	r4, ip
{
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40006128:	e6ff2071 	uxth	r2, r1
4000612c:	e1cc20b6 	strh	r2, [ip, #6]
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40006130:	e594c024 	ldr	ip, [r4, #36]	; 0x24
40006134:	e3a02000 	mov	r2, #0
40006138:	e3412253 	movt	r2, #4691	; 0x1253
4000613c:	e21cc002 	ands	ip, ip, #2
40006140:	1afffffa 	bne	40006130 <SD_Read_Sector+0x1c>
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40006144:	e1a00480 	lsl	r0, r0, #9
	sd_command_complete_flag = 0;
40006148:	e3084f40 	movw	r4, #36672	; 0x8f40

	if (n == 1)
4000614c:	e3510001 	cmp	r1, #1

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;
40006150:	e3444001 	movt	r4, #16385	; 0x4001
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40006154:	e5820008 	str	r0, [r2, #8]
	sd_command_complete_flag = 0;
40006158:	e584c000 	str	ip, [r4]

	if (n == 1)
	{
		rTRNMOD2 = (0 << 5) | (1 << 4);
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
4000615c:	0301013a 	movweq	r0, #4410	; 0x113a
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;

	if (n == 1)
	{
		rTRNMOD2 = (0 << 5) | (1 << 4);
40006160:	03a0c010 	moveq	ip, #16
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	else
	{
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
40006164:	13a0c036 	movne	ip, #54	; 0x36
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40006168:	1301023a 	movwne	r0, #4666	; 0x123a
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	else
	{
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
4000616c:	e1c2c0bc 	strh	ip, [r2, #12]
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40006170:	e1c200be 	strh	r0, [r2, #14]
	}

	while (!sd_command_complete_flag);
40006174:	e5942000 	ldr	r2, [r4]
40006178:	e3080f40 	movw	r0, #36672	; 0x8f40
4000617c:	e3440001 	movt	r0, #16385	; 0x4001
40006180:	e3520000 	cmp	r2, #0
40006184:	0afffffa 	beq	40006174 <SD_Read_Sector+0x60>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40006188:	e3a02000 	mov	r2, #0

	while (n--)
4000618c:	e2511001 	subs	r1, r1, #1
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40006190:	e1a06002 	mov	r6, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40006194:	e3412253 	movt	r2, #4691	; 0x1253
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40006198:	e5806000 	str	r6, [r0]
4000619c:	e3085f34 	movw	r5, #36660	; 0x8f34
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400061a0:	e1d2c3b2 	ldrh	ip, [r2, #50]	; 0x32

	while (n--)
	{
		while (!sd_rd_buffer_flag);
		sd_rd_buffer_flag = 0;
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));
400061a4:	e1a00002 	mov	r0, r2
400061a8:	e3445001 	movt	r5, #16385	; 0x4001
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400061ac:	e6ffc07c 	uxth	ip, ip
400061b0:	e1c2c3b2 	strh	ip, [r2, #50]	; 0x32

	while (n--)
400061b4:	3a00000f 	bcc	400061f8 <SD_Read_Sector+0xe4>
	{
		while (!sd_rd_buffer_flag);
400061b8:	e5954000 	ldr	r4, [r5]
400061bc:	e308cf34 	movw	ip, #36660	; 0x8f34
400061c0:	e344c001 	movt	ip, #16385	; 0x4001
400061c4:	e3540000 	cmp	r4, #0
400061c8:	0afffffa 	beq	400061b8 <SD_Read_Sector+0xa4>
		sd_rd_buffer_flag = 0;
400061cc:	e58c6000 	str	r6, [ip]
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));
400061d0:	e590c024 	ldr	ip, [r0, #36]	; 0x24
400061d4:	e31c0b02 	tst	ip, #2048	; 0x800
400061d8:	0afffffc 	beq	400061d0 <SD_Read_Sector+0xbc>
400061dc:	e283cc02 	add	ip, r3, #512	; 0x200

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
		{
			*buf_read++ = rBDATA2;
400061e0:	e5902020 	ldr	r2, [r0, #32]
400061e4:	e4832004 	str	r2, [r3], #4
	{
		while (!sd_rd_buffer_flag);
		sd_rd_buffer_flag = 0;
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
400061e8:	e153000c 	cmp	r3, ip
400061ec:	1afffffb 	bne	400061e0 <SD_Read_Sector+0xcc>

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;

	while (n--)
400061f0:	e2511001 	subs	r1, r1, #1
400061f4:	2affffef 	bcs	400061b8 <SD_Read_Sector+0xa4>
400061f8:	e3081f3c 	movw	r1, #36668	; 0x8f3c
400061fc:	e3441001 	movt	r1, #16385	; 0x4001
		{
			*buf_read++ = rBDATA2;
		}
	}

	while (!sd_tr_flag);
40006200:	e5912000 	ldr	r2, [r1]
40006204:	e3083f3c 	movw	r3, #36668	; 0x8f3c
40006208:	e3443001 	movt	r3, #16385	; 0x4001
4000620c:	e3520000 	cmp	r2, #0
40006210:	0afffffa 	beq	40006200 <SD_Read_Sector+0xec>
	sd_tr_flag = 0;
40006214:	e3a02000 	mov	r2, #0
40006218:	e5832000 	str	r2, [r3]
}
4000621c:	e8bd0070 	pop	{r4, r5, r6}
40006220:	e12fff1e 	bx	lr

40006224 <SD_Write_Sector>:
{
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40006224:	e3a0c000 	mov	ip, #0
	while (!sd_tr_flag);
	sd_tr_flag = 0;
}

void SD_Write_Sector(int sec, int n, void *buf)
{
40006228:	e92d0070 	push	{r4, r5, r6}
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
4000622c:	e341c253 	movt	ip, #4691	; 0x1253
	while (!sd_tr_flag);
	sd_tr_flag = 0;
}

void SD_Write_Sector(int sec, int n, void *buf)
{
40006230:	e1a03002 	mov	r3, r2
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40006234:	e1a0400c 	mov	r4, ip
{
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40006238:	e6ff2071 	uxth	r2, r1
4000623c:	e1cc20b6 	strh	r2, [ip, #6]
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40006240:	e594c024 	ldr	ip, [r4, #36]	; 0x24
40006244:	e3a02000 	mov	r2, #0
40006248:	e3412253 	movt	r2, #4691	; 0x1253
4000624c:	e21cc002 	ands	ip, ip, #2
40006250:	1afffffa 	bne	40006240 <SD_Write_Sector+0x1c>
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40006254:	e1a00480 	lsl	r0, r0, #9
	sd_command_complete_flag = 0;
40006258:	e3084f40 	movw	r4, #36672	; 0x8f40

	if (n == 0)
4000625c:	e3510000 	cmp	r1, #0

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;
40006260:	e3444001 	movt	r4, #16385	; 0x4001
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40006264:	e5820008 	str	r0, [r2, #8]
	sd_command_complete_flag = 0;
40006268:	e584c000 	str	ip, [r4]

	if (n == 0)
	{
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
4000626c:	0301083a 	movweq	r0, #6202	; 0x183a
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;

	if (n == 0)
	{
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
40006270:	03a0c006 	moveq	ip, #6
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}
	else
	{
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
40006274:	13a0c026 	movne	ip, #38	; 0x26
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40006278:	1301093a 	movwne	r0, #6458	; 0x193a
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}
	else
	{
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
4000627c:	e1c2c0bc 	strh	ip, [r2, #12]
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40006280:	e1c200be 	strh	r0, [r2, #14]
	}

	while (!sd_command_complete_flag);
40006284:	e5942000 	ldr	r2, [r4]
40006288:	e3080f40 	movw	r0, #36672	; 0x8f40
4000628c:	e3440001 	movt	r0, #16385	; 0x4001
40006290:	e3520000 	cmp	r2, #0
40006294:	0afffffa 	beq	40006284 <SD_Write_Sector+0x60>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40006298:	e3a02000 	mov	r2, #0

	while (n--)
4000629c:	e2511001 	subs	r1, r1, #1
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400062a0:	e1a06002 	mov	r6, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400062a4:	e3412253 	movt	r2, #4691	; 0x1253
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400062a8:	e5806000 	str	r6, [r0]
400062ac:	e3085f38 	movw	r5, #36664	; 0x8f38
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400062b0:	e1d2c3b2 	ldrh	ip, [r2, #50]	; 0x32

	while (n--)
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));
400062b4:	e1a00002 	mov	r0, r2
400062b8:	e3445001 	movt	r5, #16385	; 0x4001
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400062bc:	e6ffc07c 	uxth	ip, ip
400062c0:	e1c2c3b2 	strh	ip, [r2, #50]	; 0x32

	while (n--)
400062c4:	3a00000f 	bcc	40006308 <SD_Write_Sector+0xe4>
	{
		while(!sd_wr_buffer_flag);
400062c8:	e5954000 	ldr	r4, [r5]
400062cc:	e308cf38 	movw	ip, #36664	; 0x8f38
400062d0:	e344c001 	movt	ip, #16385	; 0x4001
400062d4:	e3540000 	cmp	r4, #0
400062d8:	0afffffa 	beq	400062c8 <SD_Write_Sector+0xa4>
		sd_wr_buffer_flag = 0;
400062dc:	e58c6000 	str	r6, [ip]
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));
400062e0:	e590c024 	ldr	ip, [r0, #36]	; 0x24
400062e4:	e31c0b01 	tst	ip, #1024	; 0x400
400062e8:	0afffffc 	beq	400062e0 <SD_Write_Sector+0xbc>
400062ec:	e283cc02 	add	ip, r3, #512	; 0x200

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
		{
			rBDATA2 = *buf_wr++;
400062f0:	e4932004 	ldr	r2, [r3], #4
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
400062f4:	e153000c 	cmp	r3, ip
		{
			rBDATA2 = *buf_wr++;
400062f8:	e5802020 	str	r2, [r0, #32]
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
400062fc:	1afffffb 	bne	400062f0 <SD_Write_Sector+0xcc>

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;

	while (n--)
40006300:	e2511001 	subs	r1, r1, #1
40006304:	2affffef 	bcs	400062c8 <SD_Write_Sector+0xa4>
40006308:	e3081f3c 	movw	r1, #36668	; 0x8f3c
4000630c:	e3441001 	movt	r1, #16385	; 0x4001
		{
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
40006310:	e5912000 	ldr	r2, [r1]
40006314:	e3083f3c 	movw	r3, #36668	; 0x8f3c
40006318:	e3443001 	movt	r3, #16385	; 0x4001
4000631c:	e3520000 	cmp	r2, #0
40006320:	0afffffa 	beq	40006310 <SD_Write_Sector+0xec>
	sd_tr_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40006324:	e3a02000 	mov	r2, #0
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
	sd_tr_flag = 0;
40006328:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000632c:	e3412253 	movt	r2, #4691	; 0x1253
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
	sd_tr_flag = 0;
40006330:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40006334:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40006338:	e6ff3073 	uxth	r3, r3
4000633c:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
}
40006340:	e8bd0070 	pop	{r4, r5, r6}
40006344:	e12fff1e 	bx	lr

40006348 <Timer0_Delay>:
#include "device_driver.h"

void Timer0_Delay(int mtime) //delay ִ Լ
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40006348:	e3a03000 	mov	r3, #0
	Macro_Write_Block(rTCFG1,0xf,4,0);

	rTCNTB0 = mtime*1000/TIMER_TICK;
4000634c:	e3a02032 	mov	r2, #50	; 0x32
#include "device_driver.h"

void Timer0_Delay(int mtime) //delay ִ Լ
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40006350:	e341339d 	movt	r3, #5021	; 0x139d
	Macro_Write_Block(rTCFG1,0xf,4,0);

	rTCNTB0 = mtime*1000/TIMER_TICK;
40006354:	e0020092 	mul	r2, r2, r0
#include "device_driver.h"

void Timer0_Delay(int mtime) //delay ִ Լ
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40006358:	e5930000 	ldr	r0, [r3]
	rTCNTB0 = mtime*1000/TIMER_TICK;

	Macro_Write_Block(rTCON,0x1f,0x2,0);
	Macro_Write_Block(rTCON,0x1f,0x1,0);

	while(Macro_Check_Bit_Clear(rTINT_CSTAT,5));
4000635c:	e1a01003 	mov	r1, r3
#include "device_driver.h"

void Timer0_Delay(int mtime) //delay ִ Լ
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40006360:	e3c000ff 	bic	r0, r0, #255	; 0xff
40006364:	e380007c 	orr	r0, r0, #124	; 0x7c
40006368:	e5830000 	str	r0, [r3]
	Macro_Write_Block(rTCFG1,0xf,4,0);
4000636c:	e5930004 	ldr	r0, [r3, #4]
40006370:	e3c0000f 	bic	r0, r0, #15
40006374:	e3800004 	orr	r0, r0, #4
40006378:	e5830004 	str	r0, [r3, #4]

	rTCNTB0 = mtime*1000/TIMER_TICK;
4000637c:	e583200c 	str	r2, [r3, #12]

	Macro_Write_Block(rTCON,0x1f,0x2,0);
40006380:	e5932008 	ldr	r2, [r3, #8]
40006384:	e3c2201f 	bic	r2, r2, #31
40006388:	e3822002 	orr	r2, r2, #2
4000638c:	e5832008 	str	r2, [r3, #8]
	Macro_Write_Block(rTCON,0x1f,0x1,0);
40006390:	e5932008 	ldr	r2, [r3, #8]
40006394:	e3c2201f 	bic	r2, r2, #31
40006398:	e3822001 	orr	r2, r2, #1
4000639c:	e5832008 	str	r2, [r3, #8]

	while(Macro_Check_Bit_Clear(rTINT_CSTAT,5));
400063a0:	e5912044 	ldr	r2, [r1, #68]	; 0x44
400063a4:	e3a03000 	mov	r3, #0
400063a8:	e341339d 	movt	r3, #5021	; 0x139d
400063ac:	e3120020 	tst	r2, #32
400063b0:	0afffffa 	beq	400063a0 <Timer0_Delay+0x58>
	rTINT_CSTAT = 1<<5;
400063b4:	e3a02020 	mov	r2, #32
400063b8:	e5832044 	str	r2, [r3, #68]	; 0x44
	Macro_Write_Block(rTCON,0x1f,0x0,0);
400063bc:	e5932008 	ldr	r2, [r3, #8]
400063c0:	e3c2201f 	bic	r2, r2, #31
400063c4:	e5832008 	str	r2, [r3, #8]
400063c8:	e12fff1e 	bx	lr

400063cc <Timer0_Int_Delay>:
}

void Timer0_Int_Delay(int en, int mtime) //delay ִ Լ, mtime ֱ ִ , ֱ IRQ expection HandlerIRQ  crtt0.s
{
	if(en)
400063cc:	e3500000 	cmp	r0, #0
	rTINT_CSTAT = 1<<5;
	Macro_Write_Block(rTCON,0x1f,0x0,0);
}

void Timer0_Int_Delay(int en, int mtime) //delay ִ Լ, mtime ֱ ִ , ֱ IRQ expection HandlerIRQ  crtt0.s
{
400063d0:	e1a0c00d 	mov	ip, sp
400063d4:	e92dd800 	push	{fp, ip, lr, pc}
400063d8:	e24cb004 	sub	fp, ip, #4
	if(en)
400063dc:	1a000003 	bne	400063f0 <Timer0_Int_Delay+0x24>
		GIC_Set_Processor_Target(0,69,1);
	}

	else
	{
		GIC_Interrupt_Disable(0,69);
400063e0:	e3a01045 	mov	r1, #69	; 0x45
	}
}
400063e4:	e24bd00c 	sub	sp, fp, #12
400063e8:	e89d6800 	ldm	sp, {fp, sp, lr}
		GIC_Set_Processor_Target(0,69,1);
	}

	else
	{
		GIC_Interrupt_Disable(0,69);
400063ec:	eafff2a9 	b	40002e98 <GIC_Interrupt_Disable>

void Timer0_Int_Delay(int en, int mtime) //delay ִ Լ, mtime ֱ ִ , ֱ IRQ expection HandlerIRQ  crtt0.s
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
400063f0:	e3a03000 	mov	r3, #0
		Macro_Write_Block(rTCFG1,0xf,4,0);

		rTCNTB0 = mtime * 50;
400063f4:	e3a0c032 	mov	ip, #50	; 0x32

void Timer0_Int_Delay(int en, int mtime) //delay ִ Լ, mtime ֱ ִ , ֱ IRQ expection HandlerIRQ  crtt0.s
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
400063f8:	e341339d 	movt	r3, #5021	; 0x139d
		Macro_Write_Block(rTCFG1,0xf,4,0);

		rTCNTB0 = mtime * 50;
400063fc:	e00c019c 	mul	ip, ip, r1

void Timer0_Int_Delay(int en, int mtime) //delay ִ Լ, mtime ֱ ִ , ֱ IRQ expection HandlerIRQ  crtt0.s
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40006400:	e593e000 	ldr	lr, [r3]
		Macro_Set_Bit(rTINT_CSTAT,0);

		Macro_Write_Block(rTCON,0x1f,0xa,0);
		Macro_Write_Block(rTCON,0x1f,0x9,0);

		GIC_Set_Interrupt_Priority(0,69,0);
40006404:	e3a00000 	mov	r0, #0
40006408:	e1a02000 	mov	r2, r0
4000640c:	e3a01045 	mov	r1, #69	; 0x45

void Timer0_Int_Delay(int en, int mtime) //delay ִ Լ, mtime ֱ ִ , ֱ IRQ expection HandlerIRQ  crtt0.s
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40006410:	e3cee0ff 	bic	lr, lr, #255	; 0xff
40006414:	e38ee07c 	orr	lr, lr, #124	; 0x7c
40006418:	e583e000 	str	lr, [r3]
		Macro_Write_Block(rTCFG1,0xf,4,0);
4000641c:	e593e004 	ldr	lr, [r3, #4]
40006420:	e3cee00f 	bic	lr, lr, #15
40006424:	e38ee004 	orr	lr, lr, #4
40006428:	e583e004 	str	lr, [r3, #4]

		rTCNTB0 = mtime * 50;
4000642c:	e583c00c 	str	ip, [r3, #12]

		Macro_Set_Bit(rTINT_CSTAT,0);
40006430:	e593c044 	ldr	ip, [r3, #68]	; 0x44
40006434:	e38cc001 	orr	ip, ip, #1
40006438:	e583c044 	str	ip, [r3, #68]	; 0x44

		Macro_Write_Block(rTCON,0x1f,0xa,0);
4000643c:	e593c008 	ldr	ip, [r3, #8]
40006440:	e3ccc01f 	bic	ip, ip, #31
40006444:	e38cc00a 	orr	ip, ip, #10
40006448:	e583c008 	str	ip, [r3, #8]
		Macro_Write_Block(rTCON,0x1f,0x9,0);
4000644c:	e593c008 	ldr	ip, [r3, #8]
40006450:	e3ccc01f 	bic	ip, ip, #31
40006454:	e38cc009 	orr	ip, ip, #9
40006458:	e583c008 	str	ip, [r3, #8]

		GIC_Set_Interrupt_Priority(0,69,0);
4000645c:	ebfff2a0 	bl	40002ee4 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,69);
40006460:	e3a00000 	mov	r0, #0
40006464:	e3a01045 	mov	r1, #69	; 0x45
40006468:	ebfff277 	bl	40002e4c <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,69,1);
4000646c:	e3a00000 	mov	r0, #0
40006470:	e3a01045 	mov	r1, #69	; 0x45
40006474:	e3a02001 	mov	r2, #1

	else
	{
		GIC_Interrupt_Disable(0,69);
	}
}
40006478:	e24bd00c 	sub	sp, fp, #12
4000647c:	e89d6800 	ldm	sp, {fp, sp, lr}
		Macro_Write_Block(rTCON,0x1f,0xa,0);
		Macro_Write_Block(rTCON,0x1f,0x9,0);

		GIC_Set_Interrupt_Priority(0,69,0);
		GIC_Interrupt_Enable(0,69);
		GIC_Set_Processor_Target(0,69,1);
40006480:	eafff2b8 	b	40002f68 <GIC_Set_Processor_Target>
40006484:	00000000 	andeq	r0, r0, r0

40006488 <Uart1_Init>:
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40006488:	e1a00200 	lsl	r0, r0, #4
4000648c:	eddf3b2f 	vldr	d19, [pc, #188]	; 40006550 <Uart1_Init+0xc8>
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40006490:	e3a02903 	mov	r2, #49152	; 0xc000
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40006494:	eef71b00 	vmov.f64	d17, #112	; 0x70
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40006498:	e3412003 	movt	r2, #4099	; 0x1003
#include "device_driver.h"

void Uart1_Init(int baud)
{
4000649c:	e92d0030 	push	{r4, r5}
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
400064a0:	ee060a90 	vmov	s13, r0

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);
400064a4:	e3a0c545 	mov	ip, #289406976	; 0x11400000

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
400064a8:	e3a03000 	mov	r3, #0
#include "device_driver.h"

void Uart1_Init(int baud)
{
400064ac:	e24dd008 	sub	sp, sp, #8
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
400064b0:	eef82be6 	vcvt.f64.s32	d18, s13
400064b4:	e3413381 	movt	r3, #4993	; 0x1381
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
400064b8:	e5925250 	ldr	r5, [r2, #592]	; 0x250
	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
	rUFCON1	= 0x0;
400064bc:	e3a01000 	mov	r1, #0
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);
400064c0:	eef30b00 	vmov.f64	d16, #48	; 0x30

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
400064c4:	e3a04003 	mov	r4, #3
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
400064c8:	e3000205 	movw	r0, #517	; 0x205
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
400064cc:	ee837ba2 	vdiv.f64	d7, d19, d18
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
400064d0:	e3c55401 	bic	r5, r5, #16777216	; 0x1000000
400064d4:	e5825250 	str	r5, [r2, #592]	; 0x250
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
400064d8:	e5925250 	ldr	r5, [r2, #592]	; 0x250
400064dc:	e3c550f0 	bic	r5, r5, #240	; 0xf0
400064e0:	e3855060 	orr	r5, r5, #96	; 0x60
400064e4:	e5825250 	str	r5, [r2, #592]	; 0x250
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);
400064e8:	e5925550 	ldr	r5, [r2, #1360]	; 0x550
400064ec:	e3c550f0 	bic	r5, r5, #240	; 0xf0
400064f0:	e3855070 	orr	r5, r5, #112	; 0x70
400064f4:	e5825550 	str	r5, [r2, #1360]	; 0x550

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);
400064f8:	e59c2000 	ldr	r2, [ip]
400064fc:	e3c228ff 	bic	r2, r2, #16711680	; 0xff0000
40006500:	e3822822 	orr	r2, r2, #2228224	; 0x220000
40006504:	e58c2000 	str	r2, [ip]

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40006508:	ee377b61 	vsub.f64	d7, d7, d17
4000650c:	eefc6bc7 	vcvt.u32.f64	s13, d7
40006510:	edcd6a01 	vstr	s13, [sp, #4]
40006514:	edc36a0a 	vstr	s13, [r3, #40]	; 0x28
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);
40006518:	e59d2004 	ldr	r2, [sp, #4]
4000651c:	ee062a90 	vmov	s13, r2
40006520:	eef81b66 	vcvt.f64.u32	d17, s13
40006524:	ee377b61 	vsub.f64	d7, d7, d17
40006528:	ee277b20 	vmul.f64	d7, d7, d16
4000652c:	eebc7bc7 	vcvt.u32.f64	s14, d7
40006530:	ed837a0b 	vstr	s14, [r3, #44]	; 0x2c

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
40006534:	e5834000 	str	r4, [r3]
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
40006538:	e5830004 	str	r0, [r3, #4]
	rUFCON1	= 0x0;
4000653c:	e5831008 	str	r1, [r3, #8]
	rUMCON1	= 0;
40006540:	e583100c 	str	r1, [r3, #12]
}
40006544:	e28dd008 	add	sp, sp, #8
40006548:	e8bd0030 	pop	{r4, r5}
4000654c:	e12fff1e 	bx	lr
40006550:	00000000 	andeq	r0, r0, r0
40006554:	4197d784 	orrsmi	sp, r7, r4, lsl #15

40006558 <Uart1_Send_Byte>:

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40006558:	e350000a 	cmp	r0, #10
4000655c:	0a000008 	beq	40006584 <Uart1_Send_Byte+0x2c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006560:	e3a01000 	mov	r1, #0
40006564:	e3411381 	movt	r1, #4993	; 0x1381
40006568:	e5912010 	ldr	r2, [r1, #16]
4000656c:	e3a03000 	mov	r3, #0
40006570:	e3413381 	movt	r3, #4993	; 0x1381
40006574:	e3120002 	tst	r2, #2
40006578:	0afffffa 	beq	40006568 <Uart1_Send_Byte+0x10>
	rUTXH1 = data;
4000657c:	e5830020 	str	r0, [r3, #32]
40006580:	e12fff1e 	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006584:	e3a01000 	mov	r1, #0
40006588:	e3411381 	movt	r1, #4993	; 0x1381
4000658c:	e5912010 	ldr	r2, [r1, #16]
40006590:	e3a03000 	mov	r3, #0
40006594:	e3413381 	movt	r3, #4993	; 0x1381
40006598:	e3120002 	tst	r2, #2
4000659c:	0afffffa 	beq	4000658c <Uart1_Send_Byte+0x34>
	 	rUTXH1 = '\r';
400065a0:	e3a0200d 	mov	r2, #13
400065a4:	e5832020 	str	r2, [r3, #32]
400065a8:	eaffffec 	b	40006560 <Uart1_Send_Byte+0x8>

400065ac <Uart1_Send_String>:
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
400065ac:	e5d0c000 	ldrb	ip, [r0]
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
400065b0:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	while(*pt) Uart1_Send_Byte(*pt++);
400065b4:	e35c0000 	cmp	ip, #0
400065b8:	0a00000d 	beq	400065f4 <Uart1_Send_String+0x48>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400065bc:	e3a01000 	mov	r1, #0
	 	rUTXH1 = '\r';
400065c0:	e3a0400d 	mov	r4, #13

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400065c4:	e3411381 	movt	r1, #4993	; 0x1381
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
400065c8:	e35c000a 	cmp	ip, #10
400065cc:	0a00000a 	beq	400065fc <Uart1_Send_String+0x50>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400065d0:	e5912010 	ldr	r2, [r1, #16]
400065d4:	e3a03000 	mov	r3, #0
400065d8:	e3413381 	movt	r3, #4993	; 0x1381
400065dc:	e3120002 	tst	r2, #2
400065e0:	0afffffa 	beq	400065d0 <Uart1_Send_String+0x24>
	rUTXH1 = data;
400065e4:	e583c020 	str	ip, [r3, #32]
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
400065e8:	e5f0c001 	ldrb	ip, [r0, #1]!
400065ec:	e35c0000 	cmp	ip, #0
400065f0:	1afffff4 	bne	400065c8 <Uart1_Send_String+0x1c>
}
400065f4:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
400065f8:	e12fff1e 	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400065fc:	e5912010 	ldr	r2, [r1, #16]
40006600:	e3a03000 	mov	r3, #0
40006604:	e3413381 	movt	r3, #4993	; 0x1381
40006608:	e3120002 	tst	r2, #2
4000660c:	0afffffa 	beq	400065fc <Uart1_Send_String+0x50>
	 	rUTXH1 = '\r';
40006610:	e5834020 	str	r4, [r3, #32]
40006614:	eaffffed 	b	400065d0 <Uart1_Send_String+0x24>

40006618 <Uart1_Printf>:
{
	while(*pt) Uart1_Send_Byte(*pt++);
}

void Uart1_Printf(const char *fmt,...)
{
40006618:	e1a0c00d 	mov	ip, sp
4000661c:	e92d000f 	push	{r0, r1, r2, r3}
40006620:	e92dd810 	push	{r4, fp, ip, lr, pc}
40006624:	e24cb014 	sub	fp, ip, #20
40006628:	e24ddf43 	sub	sp, sp, #268	; 0x10c
	va_list ap;
    char string[256];

    va_start(ap,fmt);
4000662c:	e28b3008 	add	r3, fp, #8
    vsprintf(string,fmt,ap);
40006630:	e1a02003 	mov	r2, r3
40006634:	e24b0f45 	sub	r0, fp, #276	; 0x114
40006638:	e59b1004 	ldr	r1, [fp, #4]
void Uart1_Printf(const char *fmt,...)
{
	va_list ap;
    char string[256];

    va_start(ap,fmt);
4000663c:	e50b3118 	str	r3, [fp, #-280]	; 0xfffffee8
    vsprintf(string,fmt,ap);
40006640:	eb000597 	bl	40007ca4 <vsprintf>
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
40006644:	e55b0114 	ldrb	r0, [fp, #-276]	; 0xfffffeec
40006648:	e3500000 	cmp	r0, #0
4000664c:	0a00000e 	beq	4000668c <Uart1_Printf+0x74>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006650:	e3a01000 	mov	r1, #0
40006654:	e24bcf45 	sub	ip, fp, #276	; 0x114
40006658:	e3411381 	movt	r1, #4993	; 0x1381
	 	rUTXH1 = '\r';
4000665c:	e3a0400d 	mov	r4, #13
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40006660:	e350000a 	cmp	r0, #10
40006664:	0a00000a 	beq	40006694 <Uart1_Printf+0x7c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006668:	e5912010 	ldr	r2, [r1, #16]
4000666c:	e3a03000 	mov	r3, #0
40006670:	e3413381 	movt	r3, #4993	; 0x1381
40006674:	e3120002 	tst	r2, #2
40006678:	0afffffa 	beq	40006668 <Uart1_Printf+0x50>
	rUTXH1 = data;
4000667c:	e5830020 	str	r0, [r3, #32]
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
40006680:	e5fc0001 	ldrb	r0, [ip, #1]!
40006684:	e3500000 	cmp	r0, #0
40006688:	1afffff4 	bne	40006660 <Uart1_Printf+0x48>

    va_start(ap,fmt);
    vsprintf(string,fmt,ap);
    Uart1_Send_String(string);
    va_end(ap);
}
4000668c:	e24bd010 	sub	sp, fp, #16
40006690:	e89da810 	ldm	sp, {r4, fp, sp, pc}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006694:	e5912010 	ldr	r2, [r1, #16]
40006698:	e3a03000 	mov	r3, #0
4000669c:	e3413381 	movt	r3, #4993	; 0x1381
400066a0:	e3120002 	tst	r2, #2
400066a4:	0afffffa 	beq	40006694 <Uart1_Printf+0x7c>
	 	rUTXH1 = '\r';
400066a8:	e5834020 	str	r4, [r3, #32]
400066ac:	eaffffed 	b	40006668 <Uart1_Printf+0x50>

400066b0 <Uart1_Get_Char>:
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
400066b0:	e3a01000 	mov	r1, #0
400066b4:	e3411381 	movt	r1, #4993	; 0x1381
400066b8:	e5912010 	ldr	r2, [r1, #16]
400066bc:	e3a03000 	mov	r3, #0
400066c0:	e3413381 	movt	r3, #4993	; 0x1381
400066c4:	e3120001 	tst	r2, #1
400066c8:	0afffffa 	beq	400066b8 <Uart1_Get_Char+0x8>
	return rURXH1;
400066cc:	e5930024 	ldr	r0, [r3, #36]	; 0x24
}
400066d0:	e6ef0070 	uxtb	r0, r0
400066d4:	e12fff1e 	bx	lr

400066d8 <Uart1_Get_Pressed>:

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
400066d8:	e3a03000 	mov	r3, #0
400066dc:	e3413381 	movt	r3, #4993	; 0x1381
400066e0:	e5930010 	ldr	r0, [r3, #16]
400066e4:	e2100001 	ands	r0, r0, #1
	return rURXH1;
400066e8:	15930024 	ldrne	r0, [r3, #36]	; 0x24
400066ec:	16ef0070 	uxtbne	r0, r0
}
400066f0:	e12fff1e 	bx	lr

400066f4 <Uart1_ISR_Enable>:

void Uart1_ISR_Enable(int rx,int tx, int err)
{
400066f4:	e1a0c00d 	mov	ip, sp
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
400066f8:	e3a0300f 	mov	r3, #15
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
400066fc:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
40006700:	e3a04000 	mov	r4, #0
40006704:	e3414381 	movt	r4, #4993	; 0x1381
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40006708:	e24cb004 	sub	fp, ip, #4
4000670c:	e1a06000 	mov	r6, r0
40006710:	e1a05001 	mov	r5, r1
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
40006714:	e594c038 	ldr	ip, [r4, #56]	; 0x38
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
40006718:	e3a00000 	mov	r0, #0
4000671c:	e3a01055 	mov	r1, #85	; 0x55
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40006720:	e1a07002 	mov	r7, r2
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
40006724:	e18cc003 	orr	ip, ip, r3
40006728:	e584c038 	str	ip, [r4, #56]	; 0x38
	rUINTSP1 = 0xf;
4000672c:	e5843034 	str	r3, [r4, #52]	; 0x34
	rUINTP1 = 0xf;
40006730:	e5843030 	str	r3, [r4, #48]	; 0x30
	GIC_Clear_Pending_Clear(0,85);
40006734:	ebfff22e 	bl	40002ff4 <GIC_Clear_Pending_Clear>
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
40006738:	e5942038 	ldr	r2, [r4, #56]	; 0x38
4000673c:	e3550000 	cmp	r5, #0
40006740:	13a03008 	movne	r3, #8
40006744:	03a0300c 	moveq	r3, #12
40006748:	e3570000 	cmp	r7, #0

	if(rx||tx||err)
4000674c:	e1870006 	orr	r0, r7, r6
{
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
40006750:	e3c2200f 	bic	r2, r2, #15
40006754:	03a07002 	moveq	r7, #2
40006758:	13a07000 	movne	r7, #0
4000675c:	e3560000 	cmp	r6, #0
40006760:	11a06002 	movne	r6, r2
40006764:	03826001 	orreq	r6, r2, #1
40006768:	e1866003 	orr	r6, r6, r3

	if(rx||tx||err)
4000676c:	e1900005 	orrs	r0, r0, r5
{
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
40006770:	e1867007 	orr	r7, r6, r7
40006774:	e5847038 	str	r7, [r4, #56]	; 0x38

	if(rx||tx||err)
40006778:	1a000003 	bne	4000678c <Uart1_ISR_Enable+0x98>
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
4000677c:	e3a01055 	mov	r1, #85	; 0x55
	}
}
40006780:	e24bd01c 	sub	sp, fp, #28
40006784:	e89d68f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, lr}
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
40006788:	eafff1c2 	b	40002e98 <GIC_Interrupt_Disable>
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);

	if(rx||tx||err)
	{
		GIC_Set_Interrupt_Priority(0,85,0);
4000678c:	e3a00000 	mov	r0, #0
40006790:	e3a01055 	mov	r1, #85	; 0x55
40006794:	e1a02000 	mov	r2, r0
40006798:	ebfff1d1 	bl	40002ee4 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,85);
4000679c:	e3a00000 	mov	r0, #0
400067a0:	e3a01055 	mov	r1, #85	; 0x55
400067a4:	ebfff1a8 	bl	40002e4c <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,85,1);
400067a8:	e3a00000 	mov	r0, #0
400067ac:	e3a01055 	mov	r1, #85	; 0x55
400067b0:	e3a02001 	mov	r2, #1
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
	}
}
400067b4:	e24bd01c 	sub	sp, fp, #28
400067b8:	e89d68f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, lr}

	if(rx||tx||err)
	{
		GIC_Set_Interrupt_Priority(0,85,0);
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
400067bc:	eafff1e9 	b	40002f68 <GIC_Set_Processor_Target>

400067c0 <Uart1_GetString>:
		GIC_Interrupt_Disable(0,85);
	}
}

void Uart1_GetString(char *string)
{
400067c0:	e1a0c00d 	mov	ip, sp
400067c4:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
400067c8:	e3a04000 	mov	r4, #0
		GIC_Interrupt_Disable(0,85);
	}
}

void Uart1_GetString(char *string)
{
400067cc:	e24cb004 	sub	fp, ip, #4
400067d0:	e1a06000 	mov	r6, r0
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
400067d4:	e1a05000 	mov	r5, r0
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
400067d8:	e3414381 	movt	r4, #4993	; 0x1381
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
400067dc:	e3a0700d 	mov	r7, #13
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
400067e0:	e5942010 	ldr	r2, [r4, #16]
400067e4:	e3a03000 	mov	r3, #0
400067e8:	e3413381 	movt	r3, #4993	; 0x1381
400067ec:	e3120001 	tst	r2, #1
400067f0:	0afffffa 	beq	400067e0 <Uart1_GetString+0x20>
	return rURXH1;
400067f4:	e5931024 	ldr	r1, [r3, #36]	; 0x24
400067f8:	e6ef1071 	uxtb	r1, r1

void Uart1_GetString(char *string)
{
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
400067fc:	e351000d 	cmp	r1, #13
40006800:	0a00001a 	beq	40006870 <Uart1_GetString+0xb0>
    {
        if(c=='\b')
40006804:	e3510008 	cmp	r1, #8
40006808:	0a000011 	beq	40006854 <Uart1_GetString+0x94>
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
4000680c:	e351000a 	cmp	r1, #10
                string--;
            }
        }
        else
        {
            *string++ = c;
40006810:	e5c51000 	strb	r1, [r5]
40006814:	e2855001 	add	r5, r5, #1
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40006818:	0a000006 	beq	40006838 <Uart1_GetString+0x78>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
4000681c:	e5942010 	ldr	r2, [r4, #16]
40006820:	e3a03000 	mov	r3, #0
40006824:	e3413381 	movt	r3, #4993	; 0x1381
40006828:	e3120002 	tst	r2, #2
4000682c:	0afffffa 	beq	4000681c <Uart1_GetString+0x5c>
	rUTXH1 = data;
40006830:	e5831020 	str	r1, [r3, #32]
40006834:	eaffffe9 	b	400067e0 <Uart1_GetString+0x20>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006838:	e5942010 	ldr	r2, [r4, #16]
4000683c:	e3a03000 	mov	r3, #0
40006840:	e3413381 	movt	r3, #4993	; 0x1381
40006844:	e3120002 	tst	r2, #2
40006848:	0afffffa 	beq	40006838 <Uart1_GetString+0x78>
	 	rUTXH1 = '\r';
4000684c:	e5837020 	str	r7, [r3, #32]
40006850:	eafffff1 	b	4000681c <Uart1_GetString+0x5c>
    char c;
    while((c = Uart1_Get_Char())!='\r')
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
40006854:	e1560005 	cmp	r6, r5
40006858:	aaffffe0 	bge	400067e0 <Uart1_GetString+0x20>
            {
                Uart_Printf("\b \b");
4000685c:	e30802d0 	movw	r0, #33488	; 0x82d0
                string--;
40006860:	e2455001 	sub	r5, r5, #1
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
            {
                Uart_Printf("\b \b");
40006864:	e3440001 	movt	r0, #16385	; 0x4001
40006868:	ebffff6a 	bl	40006618 <Uart1_Printf>
4000686c:	eaffffdb 	b	400067e0 <Uart1_GetString+0x20>
        {
            *string++ = c;
            Uart1_Send_Byte(c);
        }
    }
    *string='\0';
40006870:	e3a02000 	mov	r2, #0
40006874:	e5c52000 	strb	r2, [r5]

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006878:	e5931010 	ldr	r1, [r3, #16]
4000687c:	e3a02000 	mov	r2, #0
40006880:	e3412381 	movt	r2, #4993	; 0x1381
40006884:	e3110002 	tst	r1, #2
40006888:	0afffffa 	beq	40006878 <Uart1_GetString+0xb8>
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
4000688c:	e1a01002 	mov	r1, r2
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40006890:	e3a0300d 	mov	r3, #13
40006894:	e5823020 	str	r3, [r2, #32]
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006898:	e5912010 	ldr	r2, [r1, #16]
4000689c:	e3a03000 	mov	r3, #0
400068a0:	e3413381 	movt	r3, #4993	; 0x1381
400068a4:	e3120002 	tst	r2, #2
400068a8:	0afffffa 	beq	40006898 <Uart1_GetString+0xd8>
	rUTXH1 = data;
400068ac:	e3a0200a 	mov	r2, #10
400068b0:	e5832020 	str	r2, [r3, #32]
400068b4:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}

400068b8 <Uart1_GetIntNum>:
    *string='\0';
    Uart1_Send_Byte('\n');
}

int Uart1_GetIntNum(void)
{
400068b8:	e1a0c00d 	mov	ip, sp
400068bc:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
400068c0:	e24cb004 	sub	fp, ip, #4
400068c4:	e24dd020 	sub	sp, sp, #32
                string--;
            }
        }
        else
        {
            *string++ = c;
400068c8:	e24b603c 	sub	r6, fp, #60	; 0x3c
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
400068cc:	e3a04000 	mov	r4, #0
                string--;
            }
        }
        else
        {
            *string++ = c;
400068d0:	e1a05006 	mov	r5, r6
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
400068d4:	e3414381 	movt	r4, #4993	; 0x1381
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
400068d8:	e3a0700d 	mov	r7, #13
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
400068dc:	e5942010 	ldr	r2, [r4, #16]
400068e0:	e3a03000 	mov	r3, #0
400068e4:	e3413381 	movt	r3, #4993	; 0x1381
400068e8:	e3120001 	tst	r2, #1
400068ec:	0afffffa 	beq	400068dc <Uart1_GetIntNum+0x24>
	return rURXH1;
400068f0:	e5931024 	ldr	r1, [r3, #36]	; 0x24
400068f4:	e6ef1071 	uxtb	r1, r1

void Uart1_GetString(char *string)
{
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
400068f8:	e351000d 	cmp	r1, #13
400068fc:	0a00001a 	beq	4000696c <Uart1_GetIntNum+0xb4>
    {
        if(c=='\b')
40006900:	e3510008 	cmp	r1, #8
40006904:	0a000011 	beq	40006950 <Uart1_GetIntNum+0x98>
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40006908:	e351000a 	cmp	r1, #10
                string--;
            }
        }
        else
        {
            *string++ = c;
4000690c:	e5c51000 	strb	r1, [r5]
40006910:	e2855001 	add	r5, r5, #1
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40006914:	0a000006 	beq	40006934 <Uart1_GetIntNum+0x7c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006918:	e5942010 	ldr	r2, [r4, #16]
4000691c:	e3a03000 	mov	r3, #0
40006920:	e3413381 	movt	r3, #4993	; 0x1381
40006924:	e3120002 	tst	r2, #2
40006928:	0afffffa 	beq	40006918 <Uart1_GetIntNum+0x60>
	rUTXH1 = data;
4000692c:	e5831020 	str	r1, [r3, #32]
40006930:	eaffffe9 	b	400068dc <Uart1_GetIntNum+0x24>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006934:	e5942010 	ldr	r2, [r4, #16]
40006938:	e3a03000 	mov	r3, #0
4000693c:	e3413381 	movt	r3, #4993	; 0x1381
40006940:	e3120002 	tst	r2, #2
40006944:	0afffffa 	beq	40006934 <Uart1_GetIntNum+0x7c>
	 	rUTXH1 = '\r';
40006948:	e5837020 	str	r7, [r3, #32]
4000694c:	eafffff1 	b	40006918 <Uart1_GetIntNum+0x60>
    char c;
    while((c = Uart1_Get_Char())!='\r')
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
40006950:	e1550006 	cmp	r5, r6
40006954:	daffffe0 	ble	400068dc <Uart1_GetIntNum+0x24>
            {
                Uart_Printf("\b \b");
40006958:	e30802d0 	movw	r0, #33488	; 0x82d0
                string--;
4000695c:	e2455001 	sub	r5, r5, #1
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
            {
                Uart_Printf("\b \b");
40006960:	e3440001 	movt	r0, #16385	; 0x4001
40006964:	ebffff2b 	bl	40006618 <Uart1_Printf>
40006968:	eaffffdb 	b	400068dc <Uart1_GetIntNum+0x24>
        {
            *string++ = c;
            Uart1_Send_Byte(c);
        }
    }
    *string='\0';
4000696c:	e3a02000 	mov	r2, #0
40006970:	e5c52000 	strb	r2, [r5]

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006974:	e5931010 	ldr	r1, [r3, #16]
40006978:	e3a02000 	mov	r2, #0
4000697c:	e3412381 	movt	r2, #4993	; 0x1381
40006980:	e3110002 	tst	r1, #2
40006984:	0afffffa 	beq	40006974 <Uart1_GetIntNum+0xbc>
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006988:	e1a01002 	mov	r1, r2
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
4000698c:	e3a0300d 	mov	r3, #13
40006990:	e5823020 	str	r3, [r2, #32]
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006994:	e5912010 	ldr	r2, [r1, #16]
40006998:	e3a03000 	mov	r3, #0
4000699c:	e3413381 	movt	r3, #4993	; 0x1381
400069a0:	e3120002 	tst	r2, #2
400069a4:	0afffffa 	beq	40006994 <Uart1_GetIntNum+0xdc>
	rUTXH1 = data;
400069a8:	e3a0200a 	mov	r2, #10
400069ac:	e5832020 	str	r2, [r3, #32]
    int lastIndex;
    int i;

    Uart1_GetString(string);

    if(string[0]=='-')
400069b0:	e55b303c 	ldrb	r3, [fp, #-60]	; 0xffffffc4
400069b4:	e353002d 	cmp	r3, #45	; 0x2d
    {
        minus = 1;
        string++;
400069b8:	024b601c 	subeq	r6, fp, #28

    Uart1_GetString(string);

    if(string[0]=='-')
    {
        minus = 1;
400069bc:	03a04001 	moveq	r4, #1
        string++;
400069c0:	0576301f 	ldrbeq	r3, [r6, #-31]!	; 0xffffffe1
int Uart1_GetIntNum(void)
{
    char str[30];
    char *string = str;
    int base     = 10;
    int minus    = 0;
400069c4:	13a04000 	movne	r4, #0
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
400069c8:	e3530030 	cmp	r3, #48	; 0x30
400069cc:	0a00002f 	beq	40006a90 <Uart1_GetIntNum+0x1d8>

int Uart1_GetIntNum(void)
{
    char str[30];
    char *string = str;
    int base     = 10;
400069d0:	e3a0700a 	mov	r7, #10
    {
        base    = 16;
        string += 2;
    }

    lastIndex = strlen(string) - 1;
400069d4:	e1a00006 	mov	r0, r6
400069d8:	eb000407 	bl	400079fc <strlen>
400069dc:	e2400001 	sub	r0, r0, #1

    if(lastIndex<0)
400069e0:	e3500000 	cmp	r0, #0
    {
        base    = 16;
        string += 2;
    }

    lastIndex = strlen(string) - 1;
400069e4:	e1a05000 	mov	r5, r0

    if(lastIndex<0)
400069e8:	ba00002f 	blt	40006aac <Uart1_GetIntNum+0x1f4>
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
400069ec:	e7d63000 	ldrb	r3, [r6, r0]
400069f0:	e20330df 	and	r3, r3, #223	; 0xdf
400069f4:	e3530048 	cmp	r3, #72	; 0x48
400069f8:	1a00001c 	bne	40006a70 <Uart1_GetIntNum+0x1b8>
    {
        base = 16;
        string[lastIndex] = 0;
        lastIndex--;
400069fc:	e2405001 	sub	r5, r0, #1
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
    {
        base = 16;
        string[lastIndex] = 0;
40006a00:	e3a0c000 	mov	ip, #0
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
40006a04:	e3750001 	cmn	r5, #1
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
    {
        base = 16;
        string[lastIndex] = 0;
40006a08:	e7c6c000 	strb	ip, [r6, r0]
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
40006a0c:	0a000012 	beq	40006a5c <Uart1_GetIntNum+0x1a4>
40006a10:	e3082650 	movw	r2, #34384	; 0x8650
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
    {
        base    = 16;
40006a14:	e3a03000 	mov	r3, #0
40006a18:	e3442001 	movt	r2, #16385	; 0x4001
40006a1c:	e1a0c003 	mov	ip, r3
40006a20:	e5927000 	ldr	r7, [r2]
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
40006a24:	e7d62003 	ldrb	r2, [r6, r3]
40006a28:	e0871002 	add	r1, r7, r2
40006a2c:	e5d11001 	ldrb	r1, [r1, #1]
                    result = (result<<4) + string[i] - 'A' + 10;
                else
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
40006a30:	e082020c 	add	r0, r2, ip, lsl #4
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
40006a34:	e2111003 	ands	r1, r1, #3
                    result = (result<<4) + string[i] - 'A' + 10;
                else
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
40006a38:	0240c030 	subeq	ip, r0, #48	; 0x30
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
40006a3c:	0a000003 	beq	40006a50 <Uart1_GetIntNum+0x198>
            {
                if(isupper((int)string[i]))
40006a40:	e3510001 	cmp	r1, #1
                    result = (result<<4) + string[i] - 'A' + 10;
40006a44:	01a0c000 	moveq	ip, r0
                else
                    result = (result<<4) + string[i] - 'a' + 10;
40006a48:	1240c057 	subne	ip, r0, #87	; 0x57
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
            {
                if(isupper((int)string[i]))
                    result = (result<<4) + string[i] - 'A' + 10;
40006a4c:	024cc037 	subeq	ip, ip, #55	; 0x37
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
40006a50:	e2833001 	add	r3, r3, #1
40006a54:	e1550003 	cmp	r5, r3
40006a58:	aafffff1 	bge	40006a24 <Uart1_GetIntNum+0x16c>
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
        }
        result = minus ? (-1*result):result;
40006a5c:	e3540000 	cmp	r4, #0
40006a60:	126c0000 	rsbne	r0, ip, #0
40006a64:	01a0000c 	moveq	r0, ip
    }
    return result;
}
40006a68:	e24bd01c 	sub	sp, fp, #28
40006a6c:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}
        base = 16;
        string[lastIndex] = 0;
        lastIndex--;
    }

    if(base==10)
40006a70:	e357000a 	cmp	r7, #10
40006a74:	1affffe5 	bne	40006a10 <Uart1_GetIntNum+0x158>
    {
        result = atoi(string);
40006a78:	e1a00006 	mov	r0, r6
40006a7c:	eb0001a8 	bl	40007124 <atoi>
        result = minus ? (-1*result):result;
40006a80:	e3540000 	cmp	r4, #0
40006a84:	12600000 	rsbne	r0, r0, #0
                result = (result<<4) + string[i] - '0';
        }
        result = minus ? (-1*result):result;
    }
    return result;
}
40006a88:	e24bd01c 	sub	sp, fp, #28
40006a8c:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
40006a90:	e5d63001 	ldrb	r3, [r6, #1]
40006a94:	e20330df 	and	r3, r3, #223	; 0xdf
40006a98:	e3530058 	cmp	r3, #88	; 0x58
    {
        base    = 16;
        string += 2;
40006a9c:	02866002 	addeq	r6, r6, #2
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
    {
        base    = 16;
40006aa0:	03a07010 	moveq	r7, #16
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
40006aa4:	0affffca 	beq	400069d4 <Uart1_GetIntNum+0x11c>
40006aa8:	eaffffc8 	b	400069d0 <Uart1_GetIntNum+0x118>
    }

    lastIndex = strlen(string) - 1;

    if(lastIndex<0)
        return -1;
40006aac:	e3e00000 	mvn	r0, #0
40006ab0:	eaffffec 	b	40006a68 <Uart1_GetIntNum+0x1b0>
40006ab4:	e320f000 	nop	{0}

40006ab8 <Run_App>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Run_App
Run_App:

	push	{r4, lr}
40006ab8:	e92d4010 	push	{r4, lr}
	mrs		r4, cpsr
40006abc:	e10f4000 	mrs	r4, CPSR
	cps		#0x1f
40006ac0:	f102001f 	cps	#31
	mov 	sp, r1
40006ac4:	e1a0d001 	mov	sp, r1
	blx		r0
40006ac8:	e12fff30 	blx	r0
	msr		cpsr_cxsf, r4
40006acc:	e12ff004 	msr	CPSR_fsxc, r4
	pop		{r4, pc}
40006ad0:	e8bd8010 	pop	{r4, pc}

40006ad4 <Get_User_SP>:

	.global Get_User_SP
Get_User_SP:

	mrs		r1, cpsr
40006ad4:	e10f1000 	mrs	r1, CPSR
	cps		#0x1f
40006ad8:	f102001f 	cps	#31
	mov 	r0, sp
40006adc:	e1a0000d 	mov	r0, sp
	msr		cpsr_cxsf, r1
40006ae0:	e12ff001 	msr	CPSR_fsxc, r1
	bx 		lr
40006ae4:	e12fff1e 	bx	lr

40006ae8 <Get_User_Stack_Base>:

	.global Get_User_Stack_Base
Get_User_Stack_Base:

	ldr		r0, =SYS_STACK_BASE
40006ae8:	e59f00e8 	ldr	r0, [pc, #232]	; 40006bd8 <call_isb+0x8>
	bx 		lr
40006aec:	e12fff1e 	bx	lr

40006af0 <Get_User_Stack_Limit>:

	.global Get_User_Stack_Limit
Get_User_Stack_Limit:

	ldr		r0, =STACK_LIMIT
40006af0:	e59f00e4 	ldr	r0, [pc, #228]	; 40006bdc <call_isb+0xc>
	bx 		lr
40006af4:	e12fff1e 	bx	lr

40006af8 <PABT_Falut_Status>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  PABT_Falut_Status
PABT_Falut_Status:

	mrc		p15, 0, r0, c5, c0, 1
40006af8:	ee150f30 	mrc	15, 0, r0, cr5, cr0, {1}
	bx 		lr
40006afc:	e12fff1e 	bx	lr

40006b00 <PABT_Falut_Address>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  PABT_Falut_Address
PABT_Falut_Address:

	mrc		p15, 0, r0, c6, c0, 2
40006b00:	ee160f50 	mrc	15, 0, r0, cr6, cr0, {2}
	bx 		lr
40006b04:	e12fff1e 	bx	lr

40006b08 <DABT_Falut_Status>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  DABT_Falut_Status
DABT_Falut_Status:

	mrc		p15, 0, r0, c5, c0, 0
40006b08:	ee150f10 	mrc	15, 0, r0, cr5, cr0, {0}
	bx 		lr
40006b0c:	e12fff1e 	bx	lr

40006b10 <DABT_Falut_Address>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  DABT_Falut_Address
DABT_Falut_Address:

	mrc		p15, 0, r0, c6, c0, 0
40006b10:	ee160f10 	mrc	15, 0, r0, cr6, cr0, {0}
	bx 		lr
40006b14:	e12fff1e 	bx	lr

40006b18 <Get_SP>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Get_SP
Get_SP:

	mov 	r0, sp
40006b18:	e1a0000d 	mov	r0, sp
	bx 		lr
40006b1c:	e12fff1e 	bx	lr

40006b20 <Main_ID>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Main_ID
Main_ID:

	mrc 	p15, 0, r0, c0, c0, 0
40006b20:	ee100f10 	mrc	15, 0, r0, cr0, cr0, {0}
	bx 		lr
40006b24:	e12fff1e 	bx	lr

40006b28 <TLB_Type>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global TLB_Type
TLB_Type:

	mrc 	p15, 0, r0, c0, c0, 3
40006b28:	ee100f70 	mrc	15, 0, r0, cr0, cr0, {3}
	bx 		lr
40006b2c:	e12fff1e 	bx	lr

40006b30 <Get_CPSR>:
@ unsigned int Get_CPSR(void);
@ CPSR 값을 리턴
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
	.global Get_CPSR
Get_CPSR:
	mrs		r0, cpsr
40006b30:	e10f0000 	mrs	r0, CPSR
	bx 		lr
40006b34:	e12fff1e 	bx	lr

40006b38 <Save_Context>:
	.extern Timer0_ISR_context_switch
	.global Save_Context
Save_Context:

	@IRQ mode의  백업
	push	{r0, r14}
40006b38:	e92d4001 	push	{r0, lr}

	@현재까지 실행되던 app의 pcb 주소 가지고 오기, r13 : pcb의 시작 주소
	ldr		r14, =ptr_PCB_Current
40006b3c:	e59fe09c 	ldr	lr, [pc, #156]	; 40006be0 <call_isb+0x10>
	ldr		r14, [r14]
40006b40:	e59ee000 	ldr	lr, [lr]
	ldr 	r14, [r14, #0]
40006b44:	e59ee000 	ldr	lr, [lr]

	@r0-r14까지 백업하기
	add		r14, r14, #16
40006b48:	e28ee010 	add	lr, lr, #16
	stmia	r14, {r0-r14}^ @user/sys 모드의 register 복원, stmeqia를 안했다
40006b4c:	e8ce7fff 	stmia	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
	sub		r14, r14, #16
40006b50:	e24ee010 	sub	lr, lr, #16

	mov		r1, r14 //pcb node의 주소를 r1으로 변경, 이제 r1을 마음것 사용해도 됨
40006b54:	e1a0100e 	mov	r1, lr

	@IRQ mode의  복원
	pop		{r0, r14} //이제 r14는 복귀할 주소 가르킴
40006b58:	e8bd4001 	pop	{r0, lr}

	@현재까지 실행되던 app에서 다음 실행할 명령어의 주소를 pc에 저장
	sub		r0, r14, #4
40006b5c:	e24e0004 	sub	r0, lr, #4
	str		r0, [r1, #8]
40006b60:	e5810008 	str	r0, [r1, #8]

	@현재까지 실행되던 app의 cpsr 상태 저장하기
	mrs		r0, spsr
40006b64:	e14f0000 	mrs	r0, SPSR
	str		r0, [r1, #12]
40006b68:	e581000c 	str	r0, [r1, #12]


	b		Timer0_ISR_context_switch
40006b6c:	eaffe777 	b	40000950 <Timer0_ISR_context_switch>

40006b70 <Get_Context_And_Switch>:
	.extern ptr_PCB_Current
	.global Get_Context_And_Switch
Get_Context_And_Switch:

	@현재까지 실행되던 app의 pcb 주소 가지고 오기
	ldr		r14, =ptr_PCB_Current
40006b70:	e59fe068 	ldr	lr, [pc, #104]	; 40006be0 <call_isb+0x10>
	ldr		r14, [r14]
40006b74:	e59ee000 	ldr	lr, [lr]
	ldr 	r14, [r14, #0]
40006b78:	e59ee000 	ldr	lr, [lr]

	@r0-r14까지 복원
	add		r14, r14, #16
40006b7c:	e28ee010 	add	lr, lr, #16
	ldmia	r14, {r0-r14}^ //user,sys 모든 register 저장
40006b80:	e8de7fff 	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
	sub		r14, r14, #16
40006b84:	e24ee010 	sub	lr, lr, #16

	@r0를 사용하기 전에 미리 백업
	push	{r0-r1}
40006b88:	e92d0003 	push	{r0, r1}

	@spsr 복원
	add		r0, r14, #12
40006b8c:	e28e000c 	add	r0, lr, #12
	ldr		r0, [r0]
40006b90:	e5900000 	ldr	r0, [r0]
	msr		spsr, r0
40006b94:	e169f000 	msr	SPSR_fc, r0

	@r0를 복원
	pop		{r0-r1}
40006b98:	e8bd0003 	pop	{r0, r1}

	@ 다음 실행할 명령를 pc로 전달
	add 	r14, r14, #8
40006b9c:	e28ee008 	add	lr, lr, #8
	ldr		r14,[r14]
40006ba0:	e59ee000 	ldr	lr, [lr]
	movs	pc, r14
40006ba4:	e1b0f00e 	movs	pc, lr

40006ba8 <Get_ASID>:
@ unsigned int Get_ASID(void);
@ 현재 process의 ASID 반환
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
	.global Get_ASID
Get_ASID:
	mrc		p15, 0, r0, c13, c0, 1
40006ba8:	ee1d0f30 	mrc	15, 0, r0, cr13, cr0, {1}
	and		r0, r0, #0xff
40006bac:	e20000ff 	and	r0, r0, #255	; 0xff
	isb
40006bb0:	f57ff06f 	isb	sy
	bx		lr
40006bb4:	e12fff1e 	bx	lr

40006bb8 <Set_ASID>:
@ void Set_ASID(unsigned int);
@ 현재 process의 ASID set
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
	.global Set_ASID
Set_ASID:
	mrc		p15, 0, r1, c13, c0, 1
40006bb8:	ee1d1f30 	mrc	15, 0, r1, cr13, cr0, {1}
	bic		r1, r1, #0xff
40006bbc:	e3c110ff 	bic	r1, r1, #255	; 0xff
	orr		r1, r1, r0
40006bc0:	e1811000 	orr	r1, r1, r0
	mcr		p15, 0, r1, c13, c0, 1
40006bc4:	ee0d1f30 	mcr	15, 0, r1, cr13, cr0, {1}
	isb
40006bc8:	f57ff06f 	isb	sy
	bx		lr
40006bcc:	e12fff1e 	bx	lr

40006bd0 <call_isb>:

	.global call_isb
call_isb:
	isb
40006bd0:	f57ff06f 	isb	sy
	bx		lr
40006bd4:	e12fff1e 	bx	lr
	bx 		lr

	.global Get_User_Stack_Base
Get_User_Stack_Base:

	ldr		r0, =SYS_STACK_BASE
40006bd8:	43ff3400 	mvnsmi	r3, #0, 8
	bx 		lr

	.global Get_User_Stack_Limit
Get_User_Stack_Limit:

	ldr		r0, =STACK_LIMIT
40006bdc:	43800000 	orrmi	r0, r0, #0

	@IRQ mode의  백업
	push	{r0, r14}

	@현재까지 실행되던 app의 pcb 주소 가지고 오기, r13 : pcb의 시작 주소
	ldr		r14, =ptr_PCB_Current
40006be0:	40019c3c 	andmi	r9, r1, ip, lsr ip

40006be4 <exynos_smc>:
	.text

@ Froggy @
				.global  exynos_smc
exynos_smc:
		        dsb
40006be4:	f57ff04f 	dsb	sy
		        smc     #0
40006be8:	e1600070 	smc	0
		        isb
40006bec:	f57ff06f 	isb	sy
		        bx		lr
40006bf0:	e12fff1e 	bx	lr

40006bf4 <CoGetOSReadPA>:

			.global  CoGetOSReadPA
CoGetOSReadPA:
                MCR     p15,0,r0,c7,c8,0
40006bf4:	ee070f18 	mcr	15, 0, r0, cr7, cr8, {0}
                ISB
40006bf8:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
40006bfc:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
40006c00:	e12fff1e 	bx	lr

40006c04 <CoGetOSWritePA>:

				.global  CoGetOSWritePA
CoGetOSWritePA:
                MCR     p15,0,r0,c7,c8,1
40006c04:	ee070f38 	mcr	15, 0, r0, cr7, cr8, {1}
                ISB
40006c08:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
40006c0c:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
40006c10:	e12fff1e 	bx	lr

40006c14 <CoGetUserReadPA>:

				.global  CoGetUserReadPA
CoGetUserReadPA:
                MCR     p15,0,r0,c7,c8,2
40006c14:	ee070f58 	mcr	15, 0, r0, cr7, cr8, {2}
                ISB
40006c18:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
40006c1c:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
40006c20:	e12fff1e 	bx	lr

40006c24 <CoGetUserWritePA>:

				.global  CoGetUserWritePA
CoGetUserWritePA:
                MCR     p15,0,r0,c7,c8,3
40006c24:	ee070f78 	mcr	15, 0, r0, cr7, cr8, {3}
                ISB
40006c28:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
40006c2c:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
40006c30:	e12fff1e 	bx	lr

40006c34 <CoEnableL2PrefetchHint>:

				.global  CoEnableL2PrefetchHint
CoEnableL2PrefetchHint:
                MRC     p15,0,r0,c1,c0,1
40006c34:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                ORR     r0,r0,#(1<<1)
40006c38:	e3800002 	orr	r0, r0, #2
                MCR     p15,0,r0,c1,c0,1
40006c3c:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
40006c40:	e12fff1e 	bx	lr

40006c44 <CoDisableL2PrefetchHint>:

				.global  CoDisableL2PrefetchHint
CoDisableL2PrefetchHint:
                MRC     p15,0,r0,c1,c0,1
40006c44:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                BIC     r0,r0,#(1<<1)
40006c48:	e3c00002 	bic	r0, r0, #2
                MCR     p15,0,r0,c1,c0,1
40006c4c:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
40006c50:	e12fff1e 	bx	lr

40006c54 <CoEnableICache>:

                .global  CoEnableICache
CoEnableICache:
                MRC     p15,0,r0,c1,c0,0
40006c54:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<12)
40006c58:	e3800a01 	orr	r0, r0, #4096	; 0x1000
                MCR     p15,0,r0,c1,c0,0
40006c5c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                MRC     p15,0,r0,c1,c0,1
40006c60:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                ORR     r0,r0,#(1<<2)
40006c64:	e3800004 	orr	r0, r0, #4
                MCR     p15,0,r0,c1,c0,1
40006c68:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
40006c6c:	e12fff1e 	bx	lr

40006c70 <CoDisableICache>:

                .global  CoDisableICache
CoDisableICache:
                MRC     p15,0,r0,c1,c0,0
40006c70:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<12)
40006c74:	e3c00a01 	bic	r0, r0, #4096	; 0x1000
                MCR     p15,0,r0,c1,c0,0
40006c78:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                MRC     p15,0,r0,c1,c0,1
40006c7c:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                BIC     r0,r0,#(1<<2)
40006c80:	e3c00004 	bic	r0, r0, #4
                MCR     p15,0,r0,c1,c0,1
40006c84:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
40006c88:	e12fff1e 	bx	lr

40006c8c <CoEnableDCache>:

                .global  CoEnableDCache
CoEnableDCache:
                MRC     p15,0,r0,c1,c0,0
40006c8c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<2)
40006c90:	e3800004 	orr	r0, r0, #4
                MCR     p15,0,r0,c1,c0,0
40006c94:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006c98:	e12fff1e 	bx	lr

40006c9c <CoDisableDCache>:

                .global  CoDisableDCache
CoDisableDCache:
                MRC     p15,0,r0,c1,c0,0
40006c9c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<2)
40006ca0:	e3c00004 	bic	r0, r0, #4
                MCR     p15,0,r0,c1,c0,0
40006ca4:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006ca8:	e12fff1e 	bx	lr

40006cac <CoReadCTR>:

                .global  CoReadCTR
CoReadCTR:
                MRC     p15,0,r0,c0,c0,1
40006cac:	ee100f30 	mrc	15, 0, r0, cr0, cr0, {1}
                BX     lr
40006cb0:	e12fff1e 	bx	lr

40006cb4 <CoReadCLIDR>:

                .global  CoReadCLIDR
CoReadCLIDR:
                MRC     p15,1,r0,c0,c0,1
40006cb4:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
                BX     lr
40006cb8:	e12fff1e 	bx	lr

40006cbc <CoReadCCSIDR>:

                .global  CoReadCCSIDR
CoReadCCSIDR:
                MRC     p15,1,r0,c0,c0,0
40006cbc:	ee300f10 	mrc	15, 1, r0, cr0, cr0, {0}
                BX     lr
40006cc0:	e12fff1e 	bx	lr

40006cc4 <CoReadCSSELR>:

                .global  CoReadCSSELR
CoReadCSSELR:
                MRC     p15,2,r0,c0,c0,0
40006cc4:	ee500f10 	mrc	15, 2, r0, cr0, cr0, {0}
                BX     lr
40006cc8:	e12fff1e 	bx	lr

40006ccc <CoEnableIrq>:

@ Froggy End @

                .global  CoEnableIrq
CoEnableIrq:
                MRS     r0,cpsr
40006ccc:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#0x80
40006cd0:	e3c00080 	bic	r0, r0, #128	; 0x80
                MSR     cpsr_cxsf,r0
40006cd4:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40006cd8:	e12fff1e 	bx	lr

40006cdc <CoDisableIrq>:

                .global  CoDisableIrq
CoDisableIrq:
                MRS     r0,cpsr
40006cdc:	e10f0000 	mrs	r0, CPSR
                ORR     r0,r0,#0x80
40006ce0:	e3800080 	orr	r0, r0, #128	; 0x80
                MSR     cpsr_cxsf,r0
40006ce4:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40006ce8:	e12fff1e 	bx	lr

40006cec <CoEnableFiq>:

                .global  CoEnableFiq
CoEnableFiq:
                MRS     r0,cpsr
40006cec:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#0x40
40006cf0:	e3c00040 	bic	r0, r0, #64	; 0x40
                MSR     cpsr_cxsf,r0
40006cf4:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40006cf8:	e12fff1e 	bx	lr

40006cfc <CoDisableFiq>:

                .global  CoDisableFiq
CoDisableFiq:
                MRS     r0,cpsr
40006cfc:	e10f0000 	mrs	r0, CPSR
                ORR     r0,r0,#0x40
40006d00:	e3800040 	orr	r0, r0, #64	; 0x40
                MSR     cpsr_cxsf,r0
40006d04:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40006d08:	e12fff1e 	bx	lr

40006d0c <CoSetIF>:
          		.equ     NOINT, 	0xc0

                .global  CoSetIF
                @/* The return value is current CPSR. */
CoSetIF:
                MRS     r0,cpsr
40006d0c:	e10f0000 	mrs	r0, CPSR
                MOV     r1,r0
40006d10:	e1a01000 	mov	r1, r0
                ORR     r1,r1,#NOINT
40006d14:	e38110c0 	orr	r1, r1, #192	; 0xc0
                MSR     cpsr_cxsf,r1
40006d18:	e12ff001 	msr	CPSR_fsxc, r1
                BX     lr
40006d1c:	e12fff1e 	bx	lr

40006d20 <CoWrIF>:

                .global  CoWrIF
                @/* r0 = uCpsrValue */
CoWrIF:
                MSR     cpsr_cxsf,r0
40006d20:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40006d24:	e12fff1e 	bx	lr

40006d28 <CoClrIF>:

                .global  CoClrIF
CoClrIF:
                MRS     r0,cpsr
40006d28:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#NOINT
40006d2c:	e3c000c0 	bic	r0, r0, #192	; 0xc0
                MSR     cpsr_cxsf,r0
40006d30:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40006d34:	e12fff1e 	bx	lr

40006d38 <CoEnableVectoredInt>:

                .global  CoEnableVectoredInt
CoEnableVectoredInt:
                MRC     p15,0,r0,c1,c0,0
40006d38:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<24)
40006d3c:	e3800401 	orr	r0, r0, #16777216	; 0x1000000
                MCR     p15,0,r0,c1,c0,0
40006d40:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006d44:	e12fff1e 	bx	lr

40006d48 <CoDisableVectoredInt>:

                .global  CoDisableVectoredInt
CoDisableVectoredInt:
                MRC     p15,0,r0,c1,c0,0
40006d48:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<24)
40006d4c:	e3c00401 	bic	r0, r0, #16777216	; 0x1000000
                MCR     p15,0,r0,c1,c0,0
40006d50:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006d54:	e12fff1e 	bx	lr

40006d58 <CoEnableUnalignedAccess>:

                .global  CoEnableUnalignedAccess
CoEnableUnalignedAccess:
                MRC     p15,0,r0,c1,c0,0
40006d58:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<22)
40006d5c:	e3800501 	orr	r0, r0, #4194304	; 0x400000
                MCR     p15,0,r0,c1,c0,0
40006d60:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006d64:	e12fff1e 	bx	lr

40006d68 <CoDisableUnalignedAccess>:

                .global  CoDisableUnalignedAccess
CoDisableUnalignedAccess:
                MRC     p15,0,r0,c1,c0,0
40006d68:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<22)
40006d6c:	e3c00501 	bic	r0, r0, #4194304	; 0x400000
                MCR     p15,0,r0,c1,c0,0
40006d70:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006d74:	e12fff1e 	bx	lr

40006d78 <CoEnableAlignFault>:

                .global  CoEnableAlignFault
CoEnableAlignFault:
                MRC     p15,0,r0,c1,c0,0
40006d78:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<1)
40006d7c:	e3800002 	orr	r0, r0, #2
                MCR     p15,0,r0,c1,c0,0
40006d80:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006d84:	e12fff1e 	bx	lr

40006d88 <CoDisableAlignFault>:

                .global  CoDisableAlignFault
CoDisableAlignFault:
                MRC     p15,0,r0,c1,c0,0
40006d88:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<1)
40006d8c:	e3c00002 	bic	r0, r0, #2
                MCR     p15,0,r0,c1,c0,0
40006d90:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006d94:	e12fff1e 	bx	lr

40006d98 <CoEnableMmu>:

                .global  CoEnableMmu
CoEnableMmu:
                MRC     p15,0,r0,c1,c0,0
40006d98:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<0)
40006d9c:	e3800001 	orr	r0, r0, #1
                MCR     p15,0,r0,c1,c0,0
40006da0:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006da4:	e12fff1e 	bx	lr

40006da8 <CoDisableMmu>:

                .global  CoDisableMmu
CoDisableMmu:
                MRC     p15,0,r0,c1,c0,0
40006da8:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<0)
40006dac:	e3c00001 	bic	r0, r0, #1
                MCR     p15,0,r0,c1,c0,0
40006db0:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006db4:	e12fff1e 	bx	lr

40006db8 <CoSetFastBusMode>:

                .global  CoSetFastBusMode
CoSetFastBusMode:
                MRC     p15,0,r0,c1,c0,0
40006db8:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<30)|(1<<31)
40006dbc:	e3c00103 	bic	r0, r0, #-1073741824	; 0xc0000000
                MCR     p15,0,r0,c1,c0,0
40006dc0:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006dc4:	e12fff1e 	bx	lr

40006dc8 <CoSetAsyncBusMode>:

                .global  CoSetAsyncBusMode
CoSetAsyncBusMode:
                MRC     p15,0,r0,c1,c0,0
40006dc8:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<30)|(1<<31)
40006dcc:	e3800103 	orr	r0, r0, #-1073741824	; 0xc0000000
                MCR     p15,0,r0,c1,c0,0
40006dd0:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006dd4:	e12fff1e 	bx	lr

40006dd8 <CoEnableBranchPrediction>:

                .global  CoEnableBranchPrediction
CoEnableBranchPrediction:
                MRC     p15,0,r0,c1,c0,0
40006dd8:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<11)
40006ddc:	e3800b02 	orr	r0, r0, #2048	; 0x800
                MCR     p15,0,r0,c1,c0,0
40006de0:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006de4:	e12fff1e 	bx	lr

40006de8 <CoDisableBranchPrediction>:

                .global  CoDisableBranchPrediction
CoDisableBranchPrediction:
                MRC     p15,0,r0,c1,c0,0
40006de8:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<11)
40006dec:	e3c00b02 	bic	r0, r0, #2048	; 0x800
                MCR     p15,0,r0,c1,c0,0
40006df0:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006df4:	e12fff1e 	bx	lr

40006df8 <CoEnableVfp>:

                .global  CoEnableVfp
CoEnableVfp:
                MRC     p15,0,r0,c1,c0,2
40006df8:	ee110f50 	mrc	15, 0, r0, cr1, cr0, {2}
                ORR     r0,r0,#(3<<20)
40006dfc:	e3800603 	orr	r0, r0, #3145728	; 0x300000
                MCR     p15,0,r0,c1,c0,2
40006e00:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
                BX     lr
40006e04:	e12fff1e 	bx	lr

40006e08 <CoEnableNeon>:

                .global  CoEnableNeon
CoEnableNeon:
                MRC     p15,0,r0,c1,c0,2
40006e08:	ee110f50 	mrc	15, 0, r0, cr1, cr0, {2}
                ORR     r0,r0,#(3<<22)
40006e0c:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
                MCR     p15,0,r0,c1,c0,2
40006e10:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
                BX     lr
40006e14:	e12fff1e 	bx	lr

40006e18 <CoSetTTBase>:

                .global  CoSetTTBase
CoSetTTBase:
                @/* r0 = base */
                MCR     p15,0,r0,c2,c0,0
40006e18:	ee020f10 	mcr	15, 0, r0, cr2, cr0, {0}
                isb
40006e1c:	f57ff06f 	isb	sy
                BX     lr
40006e20:	e12fff1e 	bx	lr

40006e24 <CoSelTTBReg0>:

                .global  CoSelTTBReg0
CoSelTTBReg0:
                @/* r0 = base */
                MOV     r0,#0
40006e24:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c2,c0,2
40006e28:	ee020f50 	mcr	15, 0, r0, cr2, cr0, {2}
                BX     lr
40006e2c:	e12fff1e 	bx	lr

40006e30 <CoSetASID>:

                .global  CoSetASID
CoSetASID:
                @/* r0 = base */
                MCR     p15,0,r0,c13,c0,1
40006e30:	ee0d0f30 	mcr	15, 0, r0, cr13, cr0, {1}
                BX     lr
40006e34:	e12fff1e 	bx	lr

40006e38 <CoSetDomain>:

                .global  CoSetDomain
CoSetDomain:
                @/* r0 = domain */
                MCR     p15,0,r0,c3,c0,0
40006e38:	ee030f10 	mcr	15, 0, r0, cr3, cr0, {0}
                BX     lr
40006e3c:	e12fff1e 	bx	lr

40006e40 <CoWaitForInterrupt>:

                .global  CoWaitForInterrupt
CoWaitForInterrupt:
                MOV     r0,#0
40006e40:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c0,4
40006e44:	ee070f90 	mcr	15, 0, r0, cr7, cr0, {4}
                BX     lr
40006e48:	e12fff1e 	bx	lr

40006e4c <CoInvalidateICache>:

                .global  CoInvalidateICache
CoInvalidateICache:
                MOV     r0,#0
40006e4c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c5,0
40006e50:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
                DSB
40006e54:	f57ff04f 	dsb	sy
                BX     lr
40006e58:	e12fff1e 	bx	lr

40006e5c <CoInvalidateDCache>:

                .global  CoInvalidateDCache
CoInvalidateDCache:
                MOV     r0,#0
40006e5c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c6,0
40006e60:	ee070f16 	mcr	15, 0, r0, cr7, cr6, {0}
                DSB
40006e64:	f57ff04f 	dsb	sy
                BX     lr
40006e68:	e12fff1e 	bx	lr

40006e6c <CoInvalidateDCacheVA>:

                .global  CoInvalidateDCacheVA
CoInvalidateDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c6,1
40006e6c:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
                DSB
40006e70:	f57ff04f 	dsb	sy
                BX     lr
40006e74:	e12fff1e 	bx	lr

40006e78 <CoInvalidateDCacheIndex>:

                .global  CoInvalidateDCacheIndex
CoInvalidateDCacheIndex:
                @/* r0 = index */
                MCR     p15,0,r0,c7,c6,2
40006e78:	ee070f56 	mcr	15, 0, r0, cr7, cr6, {2}
                DSB
40006e7c:	f57ff04f 	dsb	sy
                BX     lr
40006e80:	e12fff1e 	bx	lr

40006e84 <CoInvalidateBothCaches>:

                .global  CoInvalidateBothCaches
CoInvalidateBothCaches:
                MOV     r0,#0
40006e84:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c7,0
40006e88:	ee070f17 	mcr	15, 0, r0, cr7, cr7, {0}
                DSB
40006e8c:	f57ff04f 	dsb	sy
                BX     lr
40006e90:	e12fff1e 	bx	lr

40006e94 <CoCleanDCacheVA>:

                .global  CoCleanDCacheVA
CoCleanDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c10,1
40006e94:	ee070f3a 	mcr	15, 0, r0, cr7, cr10, {1}
                DSB
40006e98:	f57ff04f 	dsb	sy
                BX     lr
40006e9c:	e12fff1e 	bx	lr

40006ea0 <CoCleanDCacheIndex>:

                .global  CoCleanDCacheIndex
CoCleanDCacheIndex:
                @/* r0 = index */
                MCR     p15,0,r0,c7,c10,2
40006ea0:	ee070f5a 	mcr	15, 0, r0, cr7, cr10, {2}
                DSB
40006ea4:	f57ff04f 	dsb	sy
                BX     lr
40006ea8:	e12fff1e 	bx	lr

40006eac <CoDataSyncBarrier>:

                .global  CoDataSyncBarrier
CoDataSyncBarrier:
                MCR     p15,0,r0,c7,c10,4
40006eac:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
                BX     lr
40006eb0:	e12fff1e 	bx	lr

40006eb4 <CoPrefetchICacheLineVA>:
                
                .global  CoPrefetchICacheLineVA
CoPrefetchICacheLineVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c13,1
40006eb4:	ee070f3d 	mcr	15, 0, r0, cr7, cr13, {1}
                BX     lr
40006eb8:	e12fff1e 	bx	lr

40006ebc <CoCleanAndInvalidateDCacheVA>:

                .global  CoCleanAndInvalidateDCacheVA
CoCleanAndInvalidateDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c14,1
40006ebc:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
                DSB
40006ec0:	f57ff04f 	dsb	sy
                BX     lr
40006ec4:	e12fff1e 	bx	lr

40006ec8 <CoCleanAndInvalidateDCacheIndex>:

                .global  CoCleanAndInvalidateDCacheIndex
                @/* r0 = index */
CoCleanAndInvalidateDCacheIndex:
                MCR     p15,0,r0,c7,c14,2
40006ec8:	ee070f5e 	mcr	15, 0, r0, cr7, cr14, {2}
                DSB
40006ecc:	f57ff04f 	dsb	sy
                BX     lr
40006ed0:	e12fff1e 	bx	lr

40006ed4 <CoInvalidateITlb>:

                .global  CoInvalidateITlb
CoInvalidateITlb:
                MOV     r0,#0
40006ed4:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c5,0
40006ed8:	ee080f15 	mcr	15, 0, r0, cr8, cr5, {0}
                BX     lr
40006edc:	e12fff1e 	bx	lr

40006ee0 <CoInvalidateITlbVA>:

                .global  CoInvalidateITlbVA
CoInvalidateITlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c5,1
40006ee0:	ee080f35 	mcr	15, 0, r0, cr8, cr5, {1}
                BX     lr
40006ee4:	e12fff1e 	bx	lr

40006ee8 <CoInvalidateITlbASID>:

                .global  CoInvalidateITlbASID /* Froggy */
CoInvalidateITlbASID:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c5,2
40006ee8:	ee080f55 	mcr	15, 0, r0, cr8, cr5, {2}
                BX     lr
40006eec:	e12fff1e 	bx	lr

40006ef0 <CoInvalidateDTlb>:

                .global  CoInvalidateDTlb
CoInvalidateDTlb:
                MOV     r0,#0
40006ef0:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c6,0
40006ef4:	ee080f16 	mcr	15, 0, r0, cr8, cr6, {0}
                BX     lr
40006ef8:	e12fff1e 	bx	lr

40006efc <CoInvalidateDTlbVA>:

                .global  CoInvalidateDTlbVA
CoInvalidateDTlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c6,1
40006efc:	ee080f36 	mcr	15, 0, r0, cr8, cr6, {1}
                BX     lr
40006f00:	e12fff1e 	bx	lr

40006f04 <CoInvalidateDTlbASID>:

                .global  CoInvalidateDTlbASID @/* Froggy */
CoInvalidateDTlbASID:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c6,2
40006f04:	ee080f56 	mcr	15, 0, r0, cr8, cr6, {2}
                BX     lr
40006f08:	e12fff1e 	bx	lr

40006f0c <CoInvalidateMainTlb>:

                .global  CoInvalidateMainTlb @/* Froggy */
CoInvalidateMainTlb:
                MOV     r0,#0
40006f0c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c7,0
40006f10:	ee080f17 	mcr	15, 0, r0, cr8, cr7, {0}
                BX     lr
40006f14:	e12fff1e 	bx	lr

40006f18 <CoInvalidateMainTlbVA>:

                .global  CoInvalidateMainTlbVA @/* Froggy */
CoInvalidateMainTlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c7,1
40006f18:	ee080f37 	mcr	15, 0, r0, cr8, cr7, {1}
                BX     lr
40006f1c:	e12fff1e 	bx	lr

40006f20 <CoInvalidateMainTlbASID>:

                .global  CoInvalidateMainTlbASID @/* Froggy */
CoInvalidateMainTlbASID:
                MOV     r0,#0
40006f20:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c7,2
40006f24:	ee080f57 	mcr	15, 0, r0, cr8, cr7, {2}
                BX     lr
40006f28:	e12fff1e 	bx	lr

40006f2c <CoSetDCacheLockdownBase>:

                .global  CoSetDCacheLockdownBase
CoSetDCacheLockdownBase:
                @/* r0 = base */
                MCR     p15,0,r0,c9,c0,0
40006f2c:	ee090f10 	mcr	15, 0, r0, cr9, cr0, {0}
                BX     lr
40006f30:	e12fff1e 	bx	lr

40006f34 <CoSetICacheLockdownBase>:

                .global  CoSetICacheLockdownBase
CoSetICacheLockdownBase:
                @/* r0 = base */
                MCR     p15,0,r0,c9,c0,1
40006f34:	ee090f30 	mcr	15, 0, r0, cr9, cr0, {1}
                BX     lr
40006f38:	e12fff1e 	bx	lr

40006f3c <CoLockL2Cache>:

                .global  CoLockL2Cache
CoLockL2Cache:
                @/* r0=uWayNum */
                MRC     p15,1,r1,c9,c0,0
40006f3c:	ee391f10 	mrc	15, 1, r1, cr9, cr0, {0}
                BIC     r1,r1,r0
40006f40:	e1c11000 	bic	r1, r1, r0
                MCR     p15,1,r1,c9,c0,0
40006f44:	ee291f10 	mcr	15, 1, r1, cr9, cr0, {0}
                BX     lr
40006f48:	e12fff1e 	bx	lr

40006f4c <CoUnLockL2Cache>:

                .global  CoUnLockL2Cache
CoUnLockL2Cache:
                @/* r0=uWayNum */
                MRC     p15,1,r1,c9,c0,0
40006f4c:	ee391f10 	mrc	15, 1, r1, cr9, cr0, {0}
                BIC     r1,r1,r0
40006f50:	e1c11000 	bic	r1, r1, r0
                MCR     p15,1,r1,c9,c0,0
40006f54:	ee291f10 	mcr	15, 1, r1, cr9, cr0, {0}
                BX     lr
40006f58:	e12fff1e 	bx	lr

40006f5c <CoSetL2CacheAuxCrtlReg>:

                .global  CoSetL2CacheAuxCrtlReg
CoSetL2CacheAuxCrtlReg:
                @/* r0 = uRegValue */
                MCR     p15,1,r0,c9,c0,2
40006f5c:	ee290f50 	mcr	15, 1, r0, cr9, cr0, {2}
                BX     lr
40006f60:	e12fff1e 	bx	lr

40006f64 <CoSetDTlbLockdown>:

                .global  CoSetDTlbLockdown
CoSetDTlbLockdown:
                @/* r0 = uBaseVictim */
                MCR     p15,0,r0,c10,c0,0
40006f64:	ee0a0f10 	mcr	15, 0, r0, cr10, cr0, {0}
                BX     lr
40006f68:	e12fff1e 	bx	lr

40006f6c <CoSetITlbLockdown>:

                .global  CoSetITlbLockdown
CoSetITlbLockdown:
                @/* r0 = uBaseVictim */
                MCR     p15,0,r0,c10,c0,1
40006f6c:	ee0a0f30 	mcr	15, 0, r0, cr10, cr0, {1}
                BX     lr
40006f70:	e12fff1e 	bx	lr

40006f74 <CoSetL2CacheLines>:

                .global  CoSetL2CacheLines
CoSetL2CacheLines:
                @/* r0=uNumOfLines */
                @ 1 line = 64 bytes
                LSL     r0,r0,#6
40006f74:	e1a00300 	lsl	r0, r0, #6
                MCR     p15,0,r0,c11,c7,0
40006f78:	ee0b0f17 	mcr	15, 0, r0, cr11, cr7, {0}
                BX     lr
40006f7c:	e12fff1e 	bx	lr

40006f80 <CoCopyToL2Cache>:
@@regardless of the state of the Memory Region Remap Registers

                .global  CoCopyToL2Cache
CoCopyToL2Cache:
                @/* r0=uStAddr, r1=uWayNum, r2=uNumOfLines */
                MOV     r3,#0
40006f80:	e3a03000 	mov	r3, #0
                MCR     p15,0,r3,c11,c2,0   @/* Set Channel 0 or 1 */ @ Write PLE Channel Number Register
40006f84:	ee0b3f12 	mcr	15, 0, r3, cr11, cr2, {0}
                ORR     r1,r1,#(0<<30|1<<29|1<<28) @ bit[30] - 0: to L2, 1: from L2 (0<<29)
40006f88:	e3811203 	orr	r1, r1, #805306368	; 0x30000000
                MCR     p15,0,r1,c11,c4,0   @/* Set PLE ConReg */ @ Write PLE Control Register
40006f8c:	ee0b1f14 	mcr	15, 0, r1, cr11, cr4, {0}
                BIC     r0,r0,#0x1f			@ why not 5bit(64bit aligned) clear? (BIC - Bitwise bit Clear)
40006f90:	e3c0001f 	bic	r0, r0, #31
                MCR     p15,0,r0,c11,c5,0   @/* Set PLE Start Addr */ @ Write PLE Internal Start Address Register
40006f94:	ee0b0f15 	mcr	15, 0, r0, cr11, cr5, {0}
                LSL     r2,r2,#6			@ /* bit[N-1:6], N: log2(cache size in KB unit)+7 */
40006f98:	e1a02302 	lsl	r2, r2, #6
                MCR     p15,0,r2,c11,c7,0   @/* Set NumOfLines (1line = 64bytes) */ @ Write PLE Internal End Address Register
40006f9c:	ee0b2f17 	mcr	15, 0, r2, cr11, cr7, {0}
                MOV     r0,#0				@ /* Context ID is 0 */
40006fa0:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c15,0  @/* Set Context ID */ @ Write PLE Context ID Register
40006fa4:	ee0b0f1f 	mcr	15, 0, r0, cr11, cr15, {0}
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40006fa8:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,1   @/* Start PLE */ @ start command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
40006fac:	ee0b0f33 	mcr	15, 0, r0, cr11, cr3, {1}
1:              MRC     p15,0,r0,c11,c8,0   @/* Get status */ @ Read PLE Channel Status Register
40006fb0:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x3				@ 0x3 means complete or error state.
40006fb4:	e3500003 	cmp	r0, #3
                BNE     1b
40006fb8:	1afffffc 	bne	40006fb0 <CoCopyToL2Cache+0x30>

				MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40006fbc:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,2   @/* Clear PLE */ @ Channel status transitions from error or complete to idle and the interrupt or error flag is cleared to 0
40006fc0:	ee0b0f53 	mcr	15, 0, r0, cr11, cr3, {2}
2:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
40006fc4:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x0				@ 0x0 means idle or reset state
40006fc8:	e3500000 	cmp	r0, #0
                BNE     2b
40006fcc:	1afffffc 	bne	40006fc4 <CoCopyToL2Cache+0x44>

                BX     lr
40006fd0:	e12fff1e 	bx	lr

40006fd4 <CoCopyFromL2Cache>:
                .ltorg

                .global  CoCopyFromL2Cache
CoCopyFromL2Cache:
                @/* r0=uStAddr, r1=uWayNum, r2=uNumOfLines */
                MOV     r3,#0
40006fd4:	e3a03000 	mov	r3, #0
                MCR     p15,0,r3,c11,c2,0   @/* Set Channel 0 or 1 */ @ Write PLE Channel Number Register
40006fd8:	ee0b3f12 	mcr	15, 0, r3, cr11, cr2, {0}
                ORR     r1,r1,#(1<<30|1<<29|1<<28)	@ bit[30] - 0: to L2, 1: from L2 (0<<29)
40006fdc:	e3811207 	orr	r1, r1, #1879048192	; 0x70000000
                MCR     p15,0,r1,c11,c4,0   @/* Set PLE ConReg */
40006fe0:	ee0b1f14 	mcr	15, 0, r1, cr11, cr4, {0}
                BIC     r0,r0,#0x1f
40006fe4:	e3c0001f 	bic	r0, r0, #31
                MCR     p15,0,r0,c11,c5,0   @/* Set PLE START Addr */
40006fe8:	ee0b0f15 	mcr	15, 0, r0, cr11, cr5, {0}
                LSL     r2,r2,#6
40006fec:	e1a02302 	lsl	r2, r2, #6
                MCR     p15,0,r2,c11,c7,0   @/* Set NumOfLines (1line = 64bytes) */
40006ff0:	ee0b2f17 	mcr	15, 0, r2, cr11, cr7, {0}
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40006ff4:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,1   @/* Start PLE */ @ start command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
40006ff8:	ee0b0f33 	mcr	15, 0, r0, cr11, cr3, {1}
1:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
40006ffc:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x3				@ 0x3 means complete or error state.
40007000:	e3500003 	cmp	r0, #3
                BNE     1b
40007004:	1afffffc 	bne	40006ffc <CoCopyFromL2Cache+0x28>

                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40007008:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,2   @/* Clear PLE */ @ Channel status transitions from error or complete to idle and the interrupt or error flag is cleared to 0
4000700c:	ee0b0f53 	mcr	15, 0, r0, cr11, cr3, {2}
2:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
40007010:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x0				@ 0x0 means idle or reset state
40007014:	e3500000 	cmp	r0, #0
                BNE     2b
40007018:	1afffffc 	bne	40007010 <CoCopyFromL2Cache+0x3c>

                BX     lr               @/* Return */
4000701c:	e12fff1e 	bx	lr

40007020 <CoStopPLE>:
                .ltorg

                .global  CoStopPLE
CoStopPLE:
                @/* PLE Channel Number is always 0 */
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40007020:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,0   @/* Stop PLE */ @ Stop command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
40007024:	ee0b0f13 	mcr	15, 0, r0, cr11, cr3, {0}

                BX     lr               @/* Return */
40007028:	e12fff1e 	bx	lr

4000702c <CoNonSecureAccCtrl>:
                .ltorg

                .global  CoNonSecureAccCtrl
CoNonSecureAccCtrl:
                @/*  */
                MOV     r0,#(0x73<<12)		@ set PLE, TL, CL, CP[n] to secure and non-secure accessible
4000702c:	e3a00a73 	mov	r0, #471040	; 0x73000
                ORR		r0,r0,#(0xf<<8)
40007030:	e3800c0f 	orr	r0, r0, #3840	; 0xf00
                ORR		r0,r0,#(0xff)
40007034:	e38000ff 	orr	r0, r0, #255	; 0xff
                MCR     p15,0,r0,c1,c1,2    @ Write Nonsecure Access Control Register data
40007038:	ee010f51 	mcr	15, 0, r0, cr1, cr1, {2}

                BX     lr               @/* Return */
4000703c:	e12fff1e 	bx	lr

40007040 <CoGetCacheSizeID>:
                .ltorg

                .global  CoGetCacheSizeID
CoGetCacheSizeID:
                @/* r0=current cache size ID */
                MOV     r0,#0
40007040:	e3a00000 	mov	r0, #0
                MRC     p14,0,r0,c0,c0,0    @/* Reads current Cache Size ID register */
40007044:	ee100e10 	mrc	14, 0, r0, cr0, cr0, {0}

                BX     lr               @/* Return */
40007048:	e12fff1e 	bx	lr

4000704c <CoGetPAreg>:
                .ltorg

                .global  CoGetPAreg
CoGetPAreg:
                @/* r0=PA reg value */
                MOV     r0,#0
4000704c:	e3a00000 	mov	r0, #0
                MRC     p15,0,r0,c7,c4,0    @/* Read PA Register */
40007050:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}

                BX     lr               @/* Return */
40007054:	e12fff1e 	bx	lr

40007058 <CoGetNormalMemRemapReg>:
                .ltorg

                .global  CoGetNormalMemRemapReg
CoGetNormalMemRemapReg:
                @/* r0=Normal Memory Remap reg value */
                MOV     r0,#0
40007058:	e3a00000 	mov	r0, #0
                MRC     p15,0,r0,c10,c2,1   @/* Read Normal Memory Remap Register */
4000705c:	ee1a0f32 	mrc	15, 0, r0, cr10, cr2, {1}

                BX     lr               @/* Return */
40007060:	e12fff1e 	bx	lr

40007064 <CoInvalidateDCacheForV7>:
                .ltorg

                .global  CoInvalidateDCacheForV7
CoInvalidateDCacheForV7:
                PUSH    {r4-r10,lr}
40007064:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
                MRC     p15,1,r0,c0,c0,1    @/* Read CLIDR */
40007068:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
                ANDS    r3,r0,#0x7000000
4000706c:	e2103407 	ands	r3, r0, #117440512	; 0x7000000
                MOV     r3,r3,LSR #23       @/* Total cache levels << 1 */
40007070:	e1a03ba3 	lsr	r3, r3, #23
                BEQ     Finished
40007074:	0a00001b 	beq	400070e8 <Finished>

                MOV     r10,#0              @/* R10 holds current cache level << 1 */
40007078:	e3a0a000 	mov	sl, #0

4000707c <Loop1>:
Loop1:          ADD     r2,r10,r10,LSR #1   @/* R2 holds cache "Set" position */
4000707c:	e08a20aa 	add	r2, sl, sl, lsr #1
                MOV     r1,r0,LSR r2        @/* Bottom 3 bits are the Cache-type for this level */
40007080:	e1a01230 	lsr	r1, r0, r2
                AND     r1,R1,#7            @/* Get those 3 bits alone */
40007084:	e2011007 	and	r1, r1, #7
                CMP     r1,#2
40007088:	e3510002 	cmp	r1, #2
                BLT     Skip                @/* No cache or only instruction cache at this level */
4000708c:	ba000012 	blt	400070dc <Skip>

                MCR     p15,2,r10,c0,c0,0   @/* Write the Cache Size selection register */
40007090:	ee40af10 	mcr	15, 2, sl, cr0, cr0, {0}
                MOV     r1,#0
40007094:	e3a01000 	mov	r1, #0
                MCR     p15,0,r1,c7,c5,4    @/* PrefetchFlush to sync the change to the CacheSizeID reg */
40007098:	ee071f95 	mcr	15, 0, r1, cr7, cr5, {4}
                MRC     p15,1,r1,c0,c0,0    @/* Reads current Cache Size ID register */
4000709c:	ee301f10 	mrc	15, 1, r1, cr0, cr0, {0}
                AND     r2,r1,#0x7           @/* Extract the line length field */
400070a0:	e2012007 	and	r2, r1, #7
                ADD     r2,r2,#4            @/* Add 4 for the line length offset (log2 16 bytes) */
400070a4:	e2822004 	add	r2, r2, #4
                LDR     r4,=0x3FF
400070a8:	e59f403c 	ldr	r4, [pc, #60]	; 400070ec <Finished+0x4>
                ANDS    r4,r4,r1,LSR #3     @/* R4 is the max number on the way size (right aligned) */
400070ac:	e01441a1 	ands	r4, r4, r1, lsr #3
                CLZ     r5,r4               @/* R5 is the bit position of the way size increment */
400070b0:	e16f5f14 	clz	r5, r4
                LDR     r7,=0x00007FFF
400070b4:	e59f7034 	ldr	r7, [pc, #52]	; 400070f0 <Finished+0x8>
                ANDS    r7,r7,r1,LSR #13    @/* R7 is the max number of the index size (right aligned) */
400070b8:	e01776a1 	ands	r7, r7, r1, lsr #13

400070bc <Loop2>:

Loop2:          MOV     r9,r4               @/* R9 working copy of the max way size (right aligned) */
400070bc:	e1a09004 	mov	r9, r4

400070c0 <Loop3>:
Loop3:          ORR     r11,r10,r9,LSL r5   @/* Factor in the Way number and cache number into R11 */
400070c0:	e18ab519 	orr	fp, sl, r9, lsl r5
                ORR     r11,r11,r7,LSL r2   @/* Factor in the Set number */
400070c4:	e18bb217 	orr	fp, fp, r7, lsl r2
                MCR     p15,0,r11,c7,c14,2  @/* Clean and Invalidate by set/way */
400070c8:	ee07bf5e 	mcr	15, 0, fp, cr7, cr14, {2}
                SUBS    r9,r9,#1            @/* Decrement the Way number */
400070cc:	e2599001 	subs	r9, r9, #1
                BGE     Loop3
400070d0:	aafffffa 	bge	400070c0 <Loop3>
                SUBS    r7,r7,#1            @/* Decrement the Set number */
400070d4:	e2577001 	subs	r7, r7, #1
                BGE     Loop2
400070d8:	aafffff7 	bge	400070bc <Loop2>

400070dc <Skip>:
Skip:           ADD     r10,r10,#2          @/* increment the cache number */
400070dc:	e28aa002 	add	sl, sl, #2
                CMP     r3,r10
400070e0:	e153000a 	cmp	r3, sl
                BGT     Loop1
400070e4:	caffffe4 	bgt	4000707c <Loop1>

400070e8 <Finished>:
Finished:
                POP     {r4-r10,pc}
400070e8:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
                MOV     r1,#0
                MCR     p15,0,r1,c7,c5,4    @/* PrefetchFlush to sync the change to the CacheSizeID reg */
                MRC     p15,1,r1,c0,c0,0    @/* Reads current Cache Size ID register */
                AND     r2,r1,#0x7           @/* Extract the line length field */
                ADD     r2,r2,#4            @/* Add 4 for the line length offset (log2 16 bytes) */
                LDR     r4,=0x3FF
400070ec:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
                ANDS    r4,r4,r1,LSR #3     @/* R4 is the max number on the way size (right aligned) */
                CLZ     r5,r4               @/* R5 is the bit position of the way size increment */
                LDR     r7,=0x00007FFF
400070f0:	00007fff 	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>

400070f4 <CoSetExceptonVectoerBase>:
                .ltorg

                .global  CoSetExceptonVectoerBase
CoSetExceptonVectoerBase:
                @/* r0=uBaseAddr */
                MCR     p15,0,r0,c12,c0,0
400070f4:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}
                BX     lr
400070f8:	e12fff1e 	bx	lr

400070fc <CoSetProcessId>:

                .global  CoSetProcessId
CoSetProcessId:
                @/* r0 =u32 pid */
                MCR     p15,0,r0,c13,c0,0
400070fc:	ee0d0f10 	mcr	15, 0, r0, cr13, cr0, {0}
                BX     lr
40007100:	e12fff1e 	bx	lr

40007104 <CoSetMpll>:

                .global  CoSetMpll
CoSetMpll:
                @/* r0 = param */
                MOV     r2,r0
40007104:	e1a02000 	mov	r2, r0
                LDR     r0,=0x0000C000
40007108:	e3a00903 	mov	r0, #49152	; 0xc000
                ORR     r0,r0,r2
4000710c:	e1800002 	orr	r0, r0, r2
                MCR     p15,0,r0,c15,c12,0
40007110:	ee0f0f1c 	mcr	15, 0, r0, cr15, cr12, {0}
0:
                MRC     p15,0,r1,c15,c12,0
40007114:	ee1f1f1c 	mrc	15, 0, r1, cr15, cr12, {0}
                TST     r1,#0x00800000
40007118:	e3110502 	tst	r1, #8388608	; 0x800000
                BEQ     0b
4000711c:	0afffffc 	beq	40007114 <CoSetMpll+0x10>
                BX     lr
40007120:	e12fff1e 	bx	lr

40007124 <atoi>:
40007124:	e92d4008 	push	{r3, lr}
40007128:	e3a01000 	mov	r1, #0
4000712c:	e3a0200a 	mov	r2, #10
40007130:	eb0002bd 	bl	40007c2c <strtol>
40007134:	e8bd4008 	pop	{r3, lr}
40007138:	e12fff1e 	bx	lr

4000713c <_atoi_r>:
4000713c:	e92d4008 	push	{r3, lr}
40007140:	e3a02000 	mov	r2, #0
40007144:	e3a0300a 	mov	r3, #10
40007148:	eb000243 	bl	40007a5c <_strtol_r>
4000714c:	e8bd4008 	pop	{r3, lr}
40007150:	e12fff1e 	bx	lr

40007154 <malloc>:
40007154:	e92d4008 	push	{r3, lr}
40007158:	e59f3010 	ldr	r3, [pc, #16]	; 40007170 <malloc+0x1c>
4000715c:	e1a01000 	mov	r1, r0
40007160:	e5930000 	ldr	r0, [r3]
40007164:	eb00000a 	bl	40007194 <_malloc_r>
40007168:	e8bd4008 	pop	{r3, lr}
4000716c:	e12fff1e 	bx	lr
40007170:	40018a68 	andmi	r8, r1, r8, ror #20

40007174 <free>:
40007174:	e92d4008 	push	{r3, lr}
40007178:	e59f3010 	ldr	r3, [pc, #16]	; 40007190 <free+0x1c>
4000717c:	e1a01000 	mov	r1, r0
40007180:	e5930000 	ldr	r0, [r3]
40007184:	eb000310 	bl	40007dcc <_free_r>
40007188:	e8bd4008 	pop	{r3, lr}
4000718c:	e12fff1e 	bx	lr
40007190:	40018a68 	andmi	r8, r1, r8, ror #20

40007194 <_malloc_r>:
40007194:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007198:	e281500b 	add	r5, r1, #11
4000719c:	e3550016 	cmp	r5, #22
400071a0:	83c55007 	bichi	r5, r5, #7
400071a4:	81a03fa5 	lsrhi	r3, r5, #31
400071a8:	93a03000 	movls	r3, #0
400071ac:	93a05010 	movls	r5, #16
400071b0:	e1550001 	cmp	r5, r1
400071b4:	21a01003 	movcs	r1, r3
400071b8:	33831001 	orrcc	r1, r3, #1
400071bc:	e3510000 	cmp	r1, #0
400071c0:	13a0300c 	movne	r3, #12
400071c4:	e24dd00c 	sub	sp, sp, #12
400071c8:	e1a06000 	mov	r6, r0
400071cc:	15803000 	strne	r3, [r0]
400071d0:	13a04000 	movne	r4, #0
400071d4:	1a000015 	bne	40007230 <_malloc_r+0x9c>
400071d8:	eb0001f4 	bl	400079b0 <__malloc_lock>
400071dc:	e3550f7e 	cmp	r5, #504	; 0x1f8
400071e0:	2a000016 	bcs	40007240 <_malloc_r+0xac>
400071e4:	e59f76c8 	ldr	r7, [pc, #1736]	; 400078b4 <_malloc_r+0x720>
400071e8:	e1a0e1a5 	lsr	lr, r5, #3
400071ec:	e087318e 	add	r3, r7, lr, lsl #3
400071f0:	e593400c 	ldr	r4, [r3, #12]
400071f4:	e1540003 	cmp	r4, r3
400071f8:	0a000145 	beq	40007714 <_malloc_r+0x580>
400071fc:	e5943004 	ldr	r3, [r4, #4]
40007200:	e3c33003 	bic	r3, r3, #3
40007204:	e0843003 	add	r3, r4, r3
40007208:	e593c004 	ldr	ip, [r3, #4]
4000720c:	e2841008 	add	r1, r4, #8
40007210:	e8910006 	ldm	r1, {r1, r2}
40007214:	e38cc001 	orr	ip, ip, #1
40007218:	e581200c 	str	r2, [r1, #12]
4000721c:	e1a00006 	mov	r0, r6
40007220:	e5821008 	str	r1, [r2, #8]
40007224:	e583c004 	str	ip, [r3, #4]
40007228:	eb0001e1 	bl	400079b4 <__malloc_unlock>
4000722c:	e2844008 	add	r4, r4, #8
40007230:	e1a00004 	mov	r0, r4
40007234:	e28dd00c 	add	sp, sp, #12
40007238:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000723c:	e12fff1e 	bx	lr
40007240:	e1b0e4a5 	lsrs	lr, r5, #9
40007244:	03a0107e 	moveq	r1, #126	; 0x7e
40007248:	03a0e03f 	moveq	lr, #63	; 0x3f
4000724c:	1a000061 	bne	400073d8 <_malloc_r+0x244>
40007250:	e59f765c 	ldr	r7, [pc, #1628]	; 400078b4 <_malloc_r+0x720>
40007254:	e0871101 	add	r1, r7, r1, lsl #2
40007258:	e591400c 	ldr	r4, [r1, #12]
4000725c:	e1510004 	cmp	r1, r4
40007260:	1a000005 	bne	4000727c <_malloc_r+0xe8>
40007264:	ea00000a 	b	40007294 <_malloc_r+0x100>
40007268:	e3530000 	cmp	r3, #0
4000726c:	aa0000de 	bge	400075ec <_malloc_r+0x458>
40007270:	e594400c 	ldr	r4, [r4, #12]
40007274:	e1510004 	cmp	r1, r4
40007278:	0a000005 	beq	40007294 <_malloc_r+0x100>
4000727c:	e5942004 	ldr	r2, [r4, #4]
40007280:	e3c22003 	bic	r2, r2, #3
40007284:	e0653002 	rsb	r3, r5, r2
40007288:	e353000f 	cmp	r3, #15
4000728c:	dafffff5 	ble	40007268 <_malloc_r+0xd4>
40007290:	e24ee001 	sub	lr, lr, #1
40007294:	e28ee001 	add	lr, lr, #1
40007298:	e59f3614 	ldr	r3, [pc, #1556]	; 400078b4 <_malloc_r+0x720>
4000729c:	e5974010 	ldr	r4, [r7, #16]
400072a0:	e2838008 	add	r8, r3, #8
400072a4:	e1540008 	cmp	r4, r8
400072a8:	05931004 	ldreq	r1, [r3, #4]
400072ac:	0a000016 	beq	4000730c <_malloc_r+0x178>
400072b0:	e5942004 	ldr	r2, [r4, #4]
400072b4:	e3c22003 	bic	r2, r2, #3
400072b8:	e0651002 	rsb	r1, r5, r2
400072bc:	e351000f 	cmp	r1, #15
400072c0:	ca000101 	bgt	400076cc <_malloc_r+0x538>
400072c4:	e3510000 	cmp	r1, #0
400072c8:	e5838014 	str	r8, [r3, #20]
400072cc:	e5838010 	str	r8, [r3, #16]
400072d0:	aa000046 	bge	400073f0 <_malloc_r+0x25c>
400072d4:	e3520c02 	cmp	r2, #512	; 0x200
400072d8:	2a0000dc 	bcs	40007650 <_malloc_r+0x4bc>
400072dc:	e5930004 	ldr	r0, [r3, #4]
400072e0:	e1a021a2 	lsr	r2, r2, #3
400072e4:	e1a01142 	asr	r1, r2, #2
400072e8:	e3a0c001 	mov	ip, #1
400072ec:	e180111c 	orr	r1, r0, ip, lsl r1
400072f0:	e0832182 	add	r2, r3, r2, lsl #3
400072f4:	e5920008 	ldr	r0, [r2, #8]
400072f8:	e5831004 	str	r1, [r3, #4]
400072fc:	e5840008 	str	r0, [r4, #8]
40007300:	e584200c 	str	r2, [r4, #12]
40007304:	e5824008 	str	r4, [r2, #8]
40007308:	e580400c 	str	r4, [r0, #12]
4000730c:	e1a0314e 	asr	r3, lr, #2
40007310:	e3a00001 	mov	r0, #1
40007314:	e1a00310 	lsl	r0, r0, r3
40007318:	e1500001 	cmp	r0, r1
4000731c:	8a00003e 	bhi	4000741c <_malloc_r+0x288>
40007320:	e1110000 	tst	r1, r0
40007324:	1a000008 	bne	4000734c <_malloc_r+0x1b8>
40007328:	e1a00080 	lsl	r0, r0, #1
4000732c:	e3cee003 	bic	lr, lr, #3
40007330:	e1110000 	tst	r1, r0
40007334:	e28ee004 	add	lr, lr, #4
40007338:	1a000003 	bne	4000734c <_malloc_r+0x1b8>
4000733c:	e1a00080 	lsl	r0, r0, #1
40007340:	e1110000 	tst	r1, r0
40007344:	e28ee004 	add	lr, lr, #4
40007348:	0afffffb 	beq	4000733c <_malloc_r+0x1a8>
4000734c:	e087418e 	add	r4, r7, lr, lsl #3
40007350:	e1a0c004 	mov	ip, r4
40007354:	e1a0900e 	mov	r9, lr
40007358:	e59c300c 	ldr	r3, [ip, #12]
4000735c:	e15c0003 	cmp	ip, r3
40007360:	1a000005 	bne	4000737c <_malloc_r+0x1e8>
40007364:	ea0000e5 	b	40007700 <_malloc_r+0x56c>
40007368:	e3520000 	cmp	r2, #0
4000736c:	aa0000ee 	bge	4000772c <_malloc_r+0x598>
40007370:	e593300c 	ldr	r3, [r3, #12]
40007374:	e15c0003 	cmp	ip, r3
40007378:	0a0000e0 	beq	40007700 <_malloc_r+0x56c>
4000737c:	e5931004 	ldr	r1, [r3, #4]
40007380:	e3c11003 	bic	r1, r1, #3
40007384:	e0652001 	rsb	r2, r5, r1
40007388:	e352000f 	cmp	r2, #15
4000738c:	dafffff5 	ble	40007368 <_malloc_r+0x1d4>
40007390:	e1a04003 	mov	r4, r3
40007394:	e5b4c008 	ldr	ip, [r4, #8]!
40007398:	e593100c 	ldr	r1, [r3, #12]
4000739c:	e3859001 	orr	r9, r5, #1
400073a0:	e382e001 	orr	lr, r2, #1
400073a4:	e0835005 	add	r5, r3, r5
400073a8:	e5839004 	str	r9, [r3, #4]
400073ac:	e1a00006 	mov	r0, r6
400073b0:	e58c100c 	str	r1, [ip, #12]
400073b4:	e581c008 	str	ip, [r1, #8]
400073b8:	e5875014 	str	r5, [r7, #20]
400073bc:	e5875010 	str	r5, [r7, #16]
400073c0:	e585800c 	str	r8, [r5, #12]
400073c4:	e5858008 	str	r8, [r5, #8]
400073c8:	e585e004 	str	lr, [r5, #4]
400073cc:	e7852002 	str	r2, [r5, r2]
400073d0:	eb000177 	bl	400079b4 <__malloc_unlock>
400073d4:	eaffff95 	b	40007230 <_malloc_r+0x9c>
400073d8:	e35e0004 	cmp	lr, #4
400073dc:	8a000091 	bhi	40007628 <_malloc_r+0x494>
400073e0:	e1a0e325 	lsr	lr, r5, #6
400073e4:	e28ee038 	add	lr, lr, #56	; 0x38
400073e8:	e1a0108e 	lsl	r1, lr, #1
400073ec:	eaffff97 	b	40007250 <_malloc_r+0xbc>
400073f0:	e0842002 	add	r2, r4, r2
400073f4:	e5923004 	ldr	r3, [r2, #4]
400073f8:	e3833001 	orr	r3, r3, #1
400073fc:	e1a00006 	mov	r0, r6
40007400:	e5823004 	str	r3, [r2, #4]
40007404:	eb00016a 	bl	400079b4 <__malloc_unlock>
40007408:	e2844008 	add	r4, r4, #8
4000740c:	e1a00004 	mov	r0, r4
40007410:	e28dd00c 	add	sp, sp, #12
40007414:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007418:	e12fff1e 	bx	lr
4000741c:	e5974008 	ldr	r4, [r7, #8]
40007420:	e5949004 	ldr	r9, [r4, #4]
40007424:	e3c99003 	bic	r9, r9, #3
40007428:	e1550009 	cmp	r5, r9
4000742c:	8a000002 	bhi	4000743c <_malloc_r+0x2a8>
40007430:	e0653009 	rsb	r3, r5, r9
40007434:	e353000f 	cmp	r3, #15
40007438:	ca00005e 	bgt	400075b8 <_malloc_r+0x424>
4000743c:	e59fa474 	ldr	sl, [pc, #1140]	; 400078b8 <_malloc_r+0x724>
40007440:	e5973408 	ldr	r3, [r7, #1032]	; 0x408
40007444:	e59ab000 	ldr	fp, [sl]
40007448:	e3730001 	cmn	r3, #1
4000744c:	e085b00b 	add	fp, r5, fp
40007450:	128bba01 	addne	fp, fp, #4096	; 0x1000
40007454:	128bb00f 	addne	fp, fp, #15
40007458:	13cbbeff 	bicne	fp, fp, #4080	; 0xff0
4000745c:	028bb010 	addeq	fp, fp, #16
40007460:	13cbb00f 	bicne	fp, fp, #15
40007464:	e0842009 	add	r2, r4, r9
40007468:	e1a00006 	mov	r0, r6
4000746c:	e1a0100b 	mov	r1, fp
40007470:	e58d2004 	str	r2, [sp, #4]
40007474:	eb00014f 	bl	400079b8 <_sbrk_r>
40007478:	e3700001 	cmn	r0, #1
4000747c:	e1a08000 	mov	r8, r0
40007480:	e59d2004 	ldr	r2, [sp, #4]
40007484:	0a0000ba 	beq	40007774 <_malloc_r+0x5e0>
40007488:	e1520000 	cmp	r2, r0
4000748c:	8a0000b6 	bhi	4000776c <_malloc_r+0x5d8>
40007490:	e59a3004 	ldr	r3, [sl, #4]
40007494:	e1520008 	cmp	r2, r8
40007498:	e08b3003 	add	r3, fp, r3
4000749c:	e58a3004 	str	r3, [sl, #4]
400074a0:	0a0000e8 	beq	40007848 <_malloc_r+0x6b4>
400074a4:	e5971408 	ldr	r1, [r7, #1032]	; 0x408
400074a8:	e3710001 	cmn	r1, #1
400074ac:	10622008 	rsbne	r2, r2, r8
400074b0:	e59f13fc 	ldr	r1, [pc, #1020]	; 400078b4 <_malloc_r+0x720>
400074b4:	10833002 	addne	r3, r3, r2
400074b8:	05818408 	streq	r8, [r1, #1032]	; 0x408
400074bc:	158a3004 	strne	r3, [sl, #4]
400074c0:	e2183007 	ands	r3, r8, #7
400074c4:	12632008 	rsbne	r2, r3, #8
400074c8:	10888002 	addne	r8, r8, r2
400074cc:	12633a01 	rsbne	r3, r3, #4096	; 0x1000
400074d0:	12832008 	addne	r2, r3, #8
400074d4:	e088300b 	add	r3, r8, fp
400074d8:	03a02a01 	moveq	r2, #4096	; 0x1000
400074dc:	e1a03a03 	lsl	r3, r3, #20
400074e0:	e042ba23 	sub	fp, r2, r3, lsr #20
400074e4:	e1a0100b 	mov	r1, fp
400074e8:	e1a00006 	mov	r0, r6
400074ec:	eb000131 	bl	400079b8 <_sbrk_r>
400074f0:	e3700001 	cmn	r0, #1
400074f4:	10682000 	rsbne	r2, r8, r0
400074f8:	e59a3004 	ldr	r3, [sl, #4]
400074fc:	108b2002 	addne	r2, fp, r2
40007500:	03a0b000 	moveq	fp, #0
40007504:	13822001 	orrne	r2, r2, #1
40007508:	03a02001 	moveq	r2, #1
4000750c:	e08b3003 	add	r3, fp, r3
40007510:	e1540007 	cmp	r4, r7
40007514:	e5878008 	str	r8, [r7, #8]
40007518:	e58a3004 	str	r3, [sl, #4]
4000751c:	e5882004 	str	r2, [r8, #4]
40007520:	e59fb390 	ldr	fp, [pc, #912]	; 400078b8 <_malloc_r+0x724>
40007524:	0a00000d 	beq	40007560 <_malloc_r+0x3cc>
40007528:	e359000f 	cmp	r9, #15
4000752c:	9a0000b1 	bls	400077f8 <_malloc_r+0x664>
40007530:	e5940004 	ldr	r0, [r4, #4]
40007534:	e249200c 	sub	r2, r9, #12
40007538:	e3c22007 	bic	r2, r2, #7
4000753c:	e2000001 	and	r0, r0, #1
40007540:	e1820000 	orr	r0, r2, r0
40007544:	e3a01005 	mov	r1, #5
40007548:	e352000f 	cmp	r2, #15
4000754c:	e0842002 	add	r2, r4, r2
40007550:	e5840004 	str	r0, [r4, #4]
40007554:	e5821004 	str	r1, [r2, #4]
40007558:	e5821008 	str	r1, [r2, #8]
4000755c:	8a0000c0 	bhi	40007864 <_malloc_r+0x6d0>
40007560:	e59a202c 	ldr	r2, [sl, #44]	; 0x2c
40007564:	e1530002 	cmp	r3, r2
40007568:	e59f2348 	ldr	r2, [pc, #840]	; 400078b8 <_malloc_r+0x724>
4000756c:	8582302c 	strhi	r3, [r2, #44]	; 0x2c
40007570:	e59a2030 	ldr	r2, [sl, #48]	; 0x30
40007574:	e5974008 	ldr	r4, [r7, #8]
40007578:	e1530002 	cmp	r3, r2
4000757c:	95943004 	ldrls	r3, [r4, #4]
40007580:	e59f2330 	ldr	r2, [pc, #816]	; 400078b8 <_malloc_r+0x724>
40007584:	85941004 	ldrhi	r1, [r4, #4]
40007588:	85823030 	strhi	r3, [r2, #48]	; 0x30
4000758c:	93c33003 	bicls	r3, r3, #3
40007590:	83c13003 	bichi	r3, r1, #3
40007594:	e1550003 	cmp	r5, r3
40007598:	e0653003 	rsb	r3, r5, r3
4000759c:	8a000001 	bhi	400075a8 <_malloc_r+0x414>
400075a0:	e353000f 	cmp	r3, #15
400075a4:	ca000003 	bgt	400075b8 <_malloc_r+0x424>
400075a8:	e1a00006 	mov	r0, r6
400075ac:	eb000100 	bl	400079b4 <__malloc_unlock>
400075b0:	e3a04000 	mov	r4, #0
400075b4:	eaffff1d 	b	40007230 <_malloc_r+0x9c>
400075b8:	e3852001 	orr	r2, r5, #1
400075bc:	e3833001 	orr	r3, r3, #1
400075c0:	e0845005 	add	r5, r4, r5
400075c4:	e5842004 	str	r2, [r4, #4]
400075c8:	e1a00006 	mov	r0, r6
400075cc:	e5875008 	str	r5, [r7, #8]
400075d0:	e5853004 	str	r3, [r5, #4]
400075d4:	eb0000f6 	bl	400079b4 <__malloc_unlock>
400075d8:	e2844008 	add	r4, r4, #8
400075dc:	e1a00004 	mov	r0, r4
400075e0:	e28dd00c 	add	sp, sp, #12
400075e4:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
400075e8:	e12fff1e 	bx	lr
400075ec:	e0842002 	add	r2, r4, r2
400075f0:	e592c004 	ldr	ip, [r2, #4]
400075f4:	e2841008 	add	r1, r4, #8
400075f8:	e891000a 	ldm	r1, {r1, r3}
400075fc:	e38cc001 	orr	ip, ip, #1
40007600:	e581300c 	str	r3, [r1, #12]
40007604:	e1a00006 	mov	r0, r6
40007608:	e5831008 	str	r1, [r3, #8]
4000760c:	e582c004 	str	ip, [r2, #4]
40007610:	eb0000e7 	bl	400079b4 <__malloc_unlock>
40007614:	e2844008 	add	r4, r4, #8
40007618:	e1a00004 	mov	r0, r4
4000761c:	e28dd00c 	add	sp, sp, #12
40007620:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007624:	e12fff1e 	bx	lr
40007628:	e35e0014 	cmp	lr, #20
4000762c:	928ee05b 	addls	lr, lr, #91	; 0x5b
40007630:	91a0108e 	lslls	r1, lr, #1
40007634:	9affff05 	bls	40007250 <_malloc_r+0xbc>
40007638:	e35e0054 	cmp	lr, #84	; 0x54
4000763c:	8a000067 	bhi	400077e0 <_malloc_r+0x64c>
40007640:	e1a0e625 	lsr	lr, r5, #12
40007644:	e28ee06e 	add	lr, lr, #110	; 0x6e
40007648:	e1a0108e 	lsl	r1, lr, #1
4000764c:	eafffeff 	b	40007250 <_malloc_r+0xbc>
40007650:	e1a034a2 	lsr	r3, r2, #9
40007654:	e3530004 	cmp	r3, #4
40007658:	9a00003f 	bls	4000775c <_malloc_r+0x5c8>
4000765c:	e3530014 	cmp	r3, #20
40007660:	9283105b 	addls	r1, r3, #91	; 0x5b
40007664:	91a00081 	lslls	r0, r1, #1
40007668:	9a000004 	bls	40007680 <_malloc_r+0x4ec>
4000766c:	e3530054 	cmp	r3, #84	; 0x54
40007670:	8a000080 	bhi	40007878 <_malloc_r+0x6e4>
40007674:	e1a01622 	lsr	r1, r2, #12
40007678:	e281106e 	add	r1, r1, #110	; 0x6e
4000767c:	e1a00081 	lsl	r0, r1, #1
40007680:	e0870100 	add	r0, r7, r0, lsl #2
40007684:	e5903008 	ldr	r3, [r0, #8]
40007688:	e1530000 	cmp	r3, r0
4000768c:	e59fc220 	ldr	ip, [pc, #544]	; 400078b4 <_malloc_r+0x720>
40007690:	0a00005d 	beq	4000780c <_malloc_r+0x678>
40007694:	e5931004 	ldr	r1, [r3, #4]
40007698:	e3c11003 	bic	r1, r1, #3
4000769c:	e1520001 	cmp	r2, r1
400076a0:	2a000002 	bcs	400076b0 <_malloc_r+0x51c>
400076a4:	e5933008 	ldr	r3, [r3, #8]
400076a8:	e1500003 	cmp	r0, r3
400076ac:	1afffff8 	bne	40007694 <_malloc_r+0x500>
400076b0:	e593200c 	ldr	r2, [r3, #12]
400076b4:	e5971004 	ldr	r1, [r7, #4]
400076b8:	e584200c 	str	r2, [r4, #12]
400076bc:	e5843008 	str	r3, [r4, #8]
400076c0:	e5824008 	str	r4, [r2, #8]
400076c4:	e583400c 	str	r4, [r3, #12]
400076c8:	eaffff0f 	b	4000730c <_malloc_r+0x178>
400076cc:	e385c001 	orr	ip, r5, #1
400076d0:	e3812001 	orr	r2, r1, #1
400076d4:	e0845005 	add	r5, r4, r5
400076d8:	e584c004 	str	ip, [r4, #4]
400076dc:	e1a00006 	mov	r0, r6
400076e0:	e5835014 	str	r5, [r3, #20]
400076e4:	e5835010 	str	r5, [r3, #16]
400076e8:	e585800c 	str	r8, [r5, #12]
400076ec:	e9850104 	stmib	r5, {r2, r8}
400076f0:	e7851001 	str	r1, [r5, r1]
400076f4:	e2844008 	add	r4, r4, #8
400076f8:	eb0000ad 	bl	400079b4 <__malloc_unlock>
400076fc:	eafffecb 	b	40007230 <_malloc_r+0x9c>
40007700:	e2899001 	add	r9, r9, #1
40007704:	e3190003 	tst	r9, #3
40007708:	e28cc008 	add	ip, ip, #8
4000770c:	1affff11 	bne	40007358 <_malloc_r+0x1c4>
40007710:	ea00001f 	b	40007794 <_malloc_r+0x600>
40007714:	e2843008 	add	r3, r4, #8
40007718:	e5944014 	ldr	r4, [r4, #20]
4000771c:	e1530004 	cmp	r3, r4
40007720:	028ee002 	addeq	lr, lr, #2
40007724:	0afffedb 	beq	40007298 <_malloc_r+0x104>
40007728:	eafffeb3 	b	400071fc <_malloc_r+0x68>
4000772c:	e0831001 	add	r1, r3, r1
40007730:	e591c004 	ldr	ip, [r1, #4]
40007734:	e1a04003 	mov	r4, r3
40007738:	e5b42008 	ldr	r2, [r4, #8]!
4000773c:	e593300c 	ldr	r3, [r3, #12]
40007740:	e38cc001 	orr	ip, ip, #1
40007744:	e581c004 	str	ip, [r1, #4]
40007748:	e1a00006 	mov	r0, r6
4000774c:	e582300c 	str	r3, [r2, #12]
40007750:	e5832008 	str	r2, [r3, #8]
40007754:	eb000096 	bl	400079b4 <__malloc_unlock>
40007758:	eafffeb4 	b	40007230 <_malloc_r+0x9c>
4000775c:	e1a01322 	lsr	r1, r2, #6
40007760:	e2811038 	add	r1, r1, #56	; 0x38
40007764:	e1a00081 	lsl	r0, r1, #1
40007768:	eaffffc4 	b	40007680 <_malloc_r+0x4ec>
4000776c:	e1540007 	cmp	r4, r7
40007770:	0affff46 	beq	40007490 <_malloc_r+0x2fc>
40007774:	e5974008 	ldr	r4, [r7, #8]
40007778:	e5943004 	ldr	r3, [r4, #4]
4000777c:	e3c33003 	bic	r3, r3, #3
40007780:	eaffff83 	b	40007594 <_malloc_r+0x400>
40007784:	e5944000 	ldr	r4, [r4]
40007788:	e1540003 	cmp	r4, r3
4000778c:	e24ee001 	sub	lr, lr, #1
40007790:	1a000045 	bne	400078ac <_malloc_r+0x718>
40007794:	e31e0003 	tst	lr, #3
40007798:	e2443008 	sub	r3, r4, #8
4000779c:	1afffff8 	bne	40007784 <_malloc_r+0x5f0>
400077a0:	e5973004 	ldr	r3, [r7, #4]
400077a4:	e1c33000 	bic	r3, r3, r0
400077a8:	e5873004 	str	r3, [r7, #4]
400077ac:	e1a00080 	lsl	r0, r0, #1
400077b0:	e1500003 	cmp	r0, r3
400077b4:	8affff18 	bhi	4000741c <_malloc_r+0x288>
400077b8:	e3500000 	cmp	r0, #0
400077bc:	0affff16 	beq	4000741c <_malloc_r+0x288>
400077c0:	e1130000 	tst	r3, r0
400077c4:	e1a0e009 	mov	lr, r9
400077c8:	1afffedf 	bne	4000734c <_malloc_r+0x1b8>
400077cc:	e1a00080 	lsl	r0, r0, #1
400077d0:	e1130000 	tst	r3, r0
400077d4:	e28ee004 	add	lr, lr, #4
400077d8:	0afffffb 	beq	400077cc <_malloc_r+0x638>
400077dc:	eafffeda 	b	4000734c <_malloc_r+0x1b8>
400077e0:	e35e0f55 	cmp	lr, #340	; 0x154
400077e4:	8a00000f 	bhi	40007828 <_malloc_r+0x694>
400077e8:	e1a0e7a5 	lsr	lr, r5, #15
400077ec:	e28ee077 	add	lr, lr, #119	; 0x77
400077f0:	e1a0108e 	lsl	r1, lr, #1
400077f4:	eafffe95 	b	40007250 <_malloc_r+0xbc>
400077f8:	e3a03001 	mov	r3, #1
400077fc:	e5883004 	str	r3, [r8, #4]
40007800:	e1a04008 	mov	r4, r8
40007804:	e3a03000 	mov	r3, #0
40007808:	eaffff61 	b	40007594 <_malloc_r+0x400>
4000780c:	e59c2004 	ldr	r2, [ip, #4]
40007810:	e1a01141 	asr	r1, r1, #2
40007814:	e3a00001 	mov	r0, #1
40007818:	e1821110 	orr	r1, r2, r0, lsl r1
4000781c:	e1a02003 	mov	r2, r3
40007820:	e58c1004 	str	r1, [ip, #4]
40007824:	eaffffa3 	b	400076b8 <_malloc_r+0x524>
40007828:	e59f308c 	ldr	r3, [pc, #140]	; 400078bc <_malloc_r+0x728>
4000782c:	e15e0003 	cmp	lr, r3
40007830:	91a0e925 	lsrls	lr, r5, #18
40007834:	928ee07c 	addls	lr, lr, #124	; 0x7c
40007838:	91a0108e 	lslls	r1, lr, #1
4000783c:	83a010fc 	movhi	r1, #252	; 0xfc
40007840:	83a0e07e 	movhi	lr, #126	; 0x7e
40007844:	eafffe81 	b	40007250 <_malloc_r+0xbc>
40007848:	e1b01a02 	lsls	r1, r2, #20
4000784c:	1affff14 	bne	400074a4 <_malloc_r+0x310>
40007850:	e08b1009 	add	r1, fp, r9
40007854:	e5972008 	ldr	r2, [r7, #8]
40007858:	e3811001 	orr	r1, r1, #1
4000785c:	e5821004 	str	r1, [r2, #4]
40007860:	eaffff3e 	b	40007560 <_malloc_r+0x3cc>
40007864:	e2841008 	add	r1, r4, #8
40007868:	e1a00006 	mov	r0, r6
4000786c:	eb000156 	bl	40007dcc <_free_r>
40007870:	e59b3004 	ldr	r3, [fp, #4]
40007874:	eaffff39 	b	40007560 <_malloc_r+0x3cc>
40007878:	e3530f55 	cmp	r3, #340	; 0x154
4000787c:	91a017a2 	lsrls	r1, r2, #15
40007880:	92811077 	addls	r1, r1, #119	; 0x77
40007884:	91a00081 	lslls	r0, r1, #1
40007888:	9affff7c 	bls	40007680 <_malloc_r+0x4ec>
4000788c:	e59f1028 	ldr	r1, [pc, #40]	; 400078bc <_malloc_r+0x728>
40007890:	e1530001 	cmp	r3, r1
40007894:	91a01922 	lsrls	r1, r2, #18
40007898:	9281107c 	addls	r1, r1, #124	; 0x7c
4000789c:	91a00081 	lslls	r0, r1, #1
400078a0:	83a000fc 	movhi	r0, #252	; 0xfc
400078a4:	83a0107e 	movhi	r1, #126	; 0x7e
400078a8:	eaffff74 	b	40007680 <_malloc_r+0x4ec>
400078ac:	e5973004 	ldr	r3, [r7, #4]
400078b0:	eaffffbd 	b	400077ac <_malloc_r+0x618>
400078b4:	40018654 	andmi	r8, r1, r4, asr r6
400078b8:	40019c54 	andmi	r9, r1, r4, asr ip
400078bc:	00000554 	andeq	r0, r0, r4, asr r5

400078c0 <memcpy>:
400078c0:	e352000f 	cmp	r2, #15
400078c4:	e92d00f0 	push	{r4, r5, r6, r7}
400078c8:	9a00002a 	bls	40007978 <memcpy+0xb8>
400078cc:	e1803001 	orr	r3, r0, r1
400078d0:	e3130003 	tst	r3, #3
400078d4:	1a000031 	bne	400079a0 <memcpy+0xe0>
400078d8:	e2426010 	sub	r6, r2, #16
400078dc:	e1a06226 	lsr	r6, r6, #4
400078e0:	e0805206 	add	r5, r0, r6, lsl #4
400078e4:	e2855010 	add	r5, r5, #16
400078e8:	e1a0c001 	mov	ip, r1
400078ec:	e1a03000 	mov	r3, r0
400078f0:	e59c4000 	ldr	r4, [ip]
400078f4:	e5834000 	str	r4, [r3]
400078f8:	e59c4004 	ldr	r4, [ip, #4]
400078fc:	e5834004 	str	r4, [r3, #4]
40007900:	e59c4008 	ldr	r4, [ip, #8]
40007904:	e5834008 	str	r4, [r3, #8]
40007908:	e59c400c 	ldr	r4, [ip, #12]
4000790c:	e2833010 	add	r3, r3, #16
40007910:	e5034004 	str	r4, [r3, #-4]
40007914:	e1530005 	cmp	r3, r5
40007918:	e28cc010 	add	ip, ip, #16
4000791c:	1afffff3 	bne	400078f0 <memcpy+0x30>
40007920:	e2863001 	add	r3, r6, #1
40007924:	e202700f 	and	r7, r2, #15
40007928:	e1a03203 	lsl	r3, r3, #4
4000792c:	e3570003 	cmp	r7, #3
40007930:	e0811003 	add	r1, r1, r3
40007934:	e0803003 	add	r3, r0, r3
40007938:	9a00001a 	bls	400079a8 <memcpy+0xe8>
4000793c:	e1a05001 	mov	r5, r1
40007940:	e1a04003 	mov	r4, r3
40007944:	e1a0c007 	mov	ip, r7
40007948:	e24cc004 	sub	ip, ip, #4
4000794c:	e4956004 	ldr	r6, [r5], #4
40007950:	e35c0003 	cmp	ip, #3
40007954:	e4846004 	str	r6, [r4], #4
40007958:	8afffffa 	bhi	40007948 <memcpy+0x88>
4000795c:	e247c004 	sub	ip, r7, #4
40007960:	e3ccc003 	bic	ip, ip, #3
40007964:	e28cc004 	add	ip, ip, #4
40007968:	e083300c 	add	r3, r3, ip
4000796c:	e081100c 	add	r1, r1, ip
40007970:	e2022003 	and	r2, r2, #3
40007974:	ea000000 	b	4000797c <memcpy+0xbc>
40007978:	e1a03000 	mov	r3, r0
4000797c:	e3520000 	cmp	r2, #0
40007980:	0a000004 	beq	40007998 <memcpy+0xd8>
40007984:	e0812002 	add	r2, r1, r2
40007988:	e4d1c001 	ldrb	ip, [r1], #1
4000798c:	e1510002 	cmp	r1, r2
40007990:	e4c3c001 	strb	ip, [r3], #1
40007994:	1afffffb 	bne	40007988 <memcpy+0xc8>
40007998:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000799c:	e12fff1e 	bx	lr
400079a0:	e1a03000 	mov	r3, r0
400079a4:	eafffff6 	b	40007984 <memcpy+0xc4>
400079a8:	e1a02007 	mov	r2, r7
400079ac:	eafffff2 	b	4000797c <memcpy+0xbc>

400079b0 <__malloc_lock>:
400079b0:	e12fff1e 	bx	lr

400079b4 <__malloc_unlock>:
400079b4:	e12fff1e 	bx	lr

400079b8 <_sbrk_r>:
400079b8:	e92d4038 	push	{r3, r4, r5, lr}
400079bc:	e59f4034 	ldr	r4, [pc, #52]	; 400079f8 <_sbrk_r+0x40>
400079c0:	e3a03000 	mov	r3, #0
400079c4:	e1a05000 	mov	r5, r0
400079c8:	e1a00001 	mov	r0, r1
400079cc:	e5843000 	str	r3, [r4]
400079d0:	ebfff6ff 	bl	400055d4 <_sbrk>
400079d4:	e3700001 	cmn	r0, #1
400079d8:	0a000001 	beq	400079e4 <_sbrk_r+0x2c>
400079dc:	e8bd4038 	pop	{r3, r4, r5, lr}
400079e0:	e12fff1e 	bx	lr
400079e4:	e5943000 	ldr	r3, [r4]
400079e8:	e3530000 	cmp	r3, #0
400079ec:	15853000 	strne	r3, [r5]
400079f0:	e8bd4038 	pop	{r3, r4, r5, lr}
400079f4:	e12fff1e 	bx	lr
400079f8:	40019c94 	mulmi	r1, r4, ip

400079fc <strlen>:
400079fc:	e3c01003 	bic	r1, r0, #3
40007a00:	e2100003 	ands	r0, r0, #3
40007a04:	e2600000 	rsb	r0, r0, #0
40007a08:	e4913004 	ldr	r3, [r1], #4
40007a0c:	e280c004 	add	ip, r0, #4
40007a10:	e1a0c18c 	lsl	ip, ip, #3
40007a14:	e3e02000 	mvn	r2, #0
40007a18:	11833c32 	orrne	r3, r3, r2, lsr ip
40007a1c:	e3a0c001 	mov	ip, #1
40007a20:	e18cc40c 	orr	ip, ip, ip, lsl #8
40007a24:	e18cc80c 	orr	ip, ip, ip, lsl #16
40007a28:	e043200c 	sub	r2, r3, ip
40007a2c:	e1c22003 	bic	r2, r2, r3
40007a30:	e012238c 	ands	r2, r2, ip, lsl #7
40007a34:	04913004 	ldreq	r3, [r1], #4
40007a38:	02800004 	addeq	r0, r0, #4
40007a3c:	0afffff9 	beq	40007a28 <strlen+0x2c>
40007a40:	e31300ff 	tst	r3, #255	; 0xff
40007a44:	12800001 	addne	r0, r0, #1
40007a48:	13130cff 	tstne	r3, #65280	; 0xff00
40007a4c:	12800001 	addne	r0, r0, #1
40007a50:	131308ff 	tstne	r3, #16711680	; 0xff0000
40007a54:	12800001 	addne	r0, r0, #1
40007a58:	e12fff1e 	bx	lr

40007a5c <_strtol_r>:
40007a5c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007a60:	e59fc1c0 	ldr	ip, [pc, #448]	; 40007c28 <_strtol_r+0x1cc>
40007a64:	e24dd014 	sub	sp, sp, #20
40007a68:	e1a0b001 	mov	fp, r1
40007a6c:	e59c7000 	ldr	r7, [ip]
40007a70:	e58d000c 	str	r0, [sp, #12]
40007a74:	e1a08003 	mov	r8, r3
40007a78:	ea000000 	b	40007a80 <_strtol_r+0x24>
40007a7c:	e1a01004 	mov	r1, r4
40007a80:	e1a04001 	mov	r4, r1
40007a84:	e4d45001 	ldrb	r5, [r4], #1
40007a88:	e0873005 	add	r3, r7, r5
40007a8c:	e5d33001 	ldrb	r3, [r3, #1]
40007a90:	e2133008 	ands	r3, r3, #8
40007a94:	1afffff8 	bne	40007a7c <_strtol_r+0x20>
40007a98:	e355002d 	cmp	r5, #45	; 0x2d
40007a9c:	0a000051 	beq	40007be8 <_strtol_r+0x18c>
40007aa0:	e355002b 	cmp	r5, #43	; 0x2b
40007aa4:	05d15001 	ldrbeq	r5, [r1, #1]
40007aa8:	02814002 	addeq	r4, r1, #2
40007aac:	e3d81010 	bics	r1, r8, #16
40007ab0:	1a000007 	bne	40007ad4 <_strtol_r+0x78>
40007ab4:	e2781001 	rsbs	r1, r8, #1
40007ab8:	33a01000 	movcc	r1, #0
40007abc:	e3550030 	cmp	r5, #48	; 0x30
40007ac0:	0a00004c 	beq	40007bf8 <_strtol_r+0x19c>
40007ac4:	e3510000 	cmp	r1, #0
40007ac8:	13a0800a 	movne	r8, #10
40007acc:	11a0a008 	movne	sl, r8
40007ad0:	1a000000 	bne	40007ad8 <_strtol_r+0x7c>
40007ad4:	e1a0a008 	mov	sl, r8
40007ad8:	e3530000 	cmp	r3, #0
40007adc:	03e06102 	mvneq	r6, #-2147483648	; 0x80000000
40007ae0:	13a06102 	movne	r6, #-2147483648	; 0x80000000
40007ae4:	e1a00006 	mov	r0, r6
40007ae8:	e1a0100a 	mov	r1, sl
40007aec:	e98d000c 	stmib	sp, {r2, r3}
40007af0:	eb001aed 	bl	4000e6ac <__aeabi_uidivmod>
40007af4:	e1a00006 	mov	r0, r6
40007af8:	e1a09001 	mov	r9, r1
40007afc:	e3a06000 	mov	r6, #0
40007b00:	e1a0100a 	mov	r1, sl
40007b04:	eb001aab 	bl	4000e5b8 <__aeabi_uidiv>
40007b08:	e1a01006 	mov	r1, r6
40007b0c:	e99d000c 	ldmib	sp, {r2, r3}
40007b10:	ea000009 	b	40007b3c <_strtol_r+0xe0>
40007b14:	e1550009 	cmp	r5, r9
40007b18:	d3a0c000 	movle	ip, #0
40007b1c:	c3a0c001 	movgt	ip, #1
40007b20:	e1510000 	cmp	r1, r0
40007b24:	13a0c000 	movne	ip, #0
40007b28:	e35c0000 	cmp	ip, #0
40007b2c:	1a000014 	bne	40007b84 <_strtol_r+0x128>
40007b30:	e021519a 	mla	r1, sl, r1, r5
40007b34:	e3a06001 	mov	r6, #1
40007b38:	e4d45001 	ldrb	r5, [r4], #1
40007b3c:	e087c005 	add	ip, r7, r5
40007b40:	e5dcc001 	ldrb	ip, [ip, #1]
40007b44:	e31c0004 	tst	ip, #4
40007b48:	12455030 	subne	r5, r5, #48	; 0x30
40007b4c:	1a000005 	bne	40007b68 <_strtol_r+0x10c>
40007b50:	e21cc003 	ands	ip, ip, #3
40007b54:	0a00000c 	beq	40007b8c <_strtol_r+0x130>
40007b58:	e35c0001 	cmp	ip, #1
40007b5c:	13a0c057 	movne	ip, #87	; 0x57
40007b60:	03a0c037 	moveq	ip, #55	; 0x37
40007b64:	e06c5005 	rsb	r5, ip, r5
40007b68:	e1580005 	cmp	r8, r5
40007b6c:	da000006 	ble	40007b8c <_strtol_r+0x130>
40007b70:	e1510000 	cmp	r1, r0
40007b74:	93a0c000 	movls	ip, #0
40007b78:	83a0c001 	movhi	ip, #1
40007b7c:	e19c6fa6 	orrs	r6, ip, r6, lsr #31
40007b80:	0affffe3 	beq	40007b14 <_strtol_r+0xb8>
40007b84:	e3e06000 	mvn	r6, #0
40007b88:	eaffffea 	b	40007b38 <_strtol_r+0xdc>
40007b8c:	e3760001 	cmn	r6, #1
40007b90:	0a00000a 	beq	40007bc0 <_strtol_r+0x164>
40007b94:	e3530000 	cmp	r3, #0
40007b98:	12611000 	rsbne	r1, r1, #0
40007b9c:	e3520000 	cmp	r2, #0
40007ba0:	e1a00001 	mov	r0, r1
40007ba4:	0a000002 	beq	40007bb4 <_strtol_r+0x158>
40007ba8:	e3560000 	cmp	r6, #0
40007bac:	1a00000b 	bne	40007be0 <_strtol_r+0x184>
40007bb0:	e582b000 	str	fp, [r2]
40007bb4:	e28dd014 	add	sp, sp, #20
40007bb8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007bbc:	e12fff1e 	bx	lr
40007bc0:	e3530000 	cmp	r3, #0
40007bc4:	e59d100c 	ldr	r1, [sp, #12]
40007bc8:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
40007bcc:	13a00102 	movne	r0, #-2147483648	; 0x80000000
40007bd0:	e3a03022 	mov	r3, #34	; 0x22
40007bd4:	e3520000 	cmp	r2, #0
40007bd8:	e5813000 	str	r3, [r1]
40007bdc:	0afffff4 	beq	40007bb4 <_strtol_r+0x158>
40007be0:	e244b001 	sub	fp, r4, #1
40007be4:	eafffff1 	b	40007bb0 <_strtol_r+0x154>
40007be8:	e2814002 	add	r4, r1, #2
40007bec:	e5d15001 	ldrb	r5, [r1, #1]
40007bf0:	e3a03001 	mov	r3, #1
40007bf4:	eaffffac 	b	40007aac <_strtol_r+0x50>
40007bf8:	e5d40000 	ldrb	r0, [r4]
40007bfc:	e20000df 	and	r0, r0, #223	; 0xdf
40007c00:	e3500058 	cmp	r0, #88	; 0x58
40007c04:	0a000002 	beq	40007c14 <_strtol_r+0x1b8>
40007c08:	e3510000 	cmp	r1, #0
40007c0c:	13a08008 	movne	r8, #8
40007c10:	eaffffaf 	b	40007ad4 <_strtol_r+0x78>
40007c14:	e3a08010 	mov	r8, #16
40007c18:	e5d45001 	ldrb	r5, [r4, #1]
40007c1c:	e1a0a008 	mov	sl, r8
40007c20:	e2844002 	add	r4, r4, #2
40007c24:	eaffffab 	b	40007ad8 <_strtol_r+0x7c>
40007c28:	40018650 	andmi	r8, r1, r0, asr r6

40007c2c <strtol>:
40007c2c:	e59fc01c 	ldr	ip, [pc, #28]	; 40007c50 <strtol+0x24>
40007c30:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
40007c34:	e1a04001 	mov	r4, r1
40007c38:	e1a03002 	mov	r3, r2
40007c3c:	e1a01000 	mov	r1, r0
40007c40:	e1a02004 	mov	r2, r4
40007c44:	e59c0000 	ldr	r0, [ip]
40007c48:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40007c4c:	eaffff82 	b	40007a5c <_strtol_r>
40007c50:	40018a68 	andmi	r8, r1, r8, ror #20

40007c54 <_vsprintf_r>:
40007c54:	e92d4030 	push	{r4, r5, lr}
40007c58:	e24dd06c 	sub	sp, sp, #108	; 0x6c
40007c5c:	e1a0e001 	mov	lr, r1
40007c60:	e3e0c102 	mvn	ip, #-2147483648	; 0x80000000
40007c64:	e3a05f82 	mov	r5, #520	; 0x208
40007c68:	e3e04000 	mvn	r4, #0
40007c6c:	e1a0100d 	mov	r1, sp
40007c70:	e58de000 	str	lr, [sp]
40007c74:	e58de010 	str	lr, [sp, #16]
40007c78:	e1cd50bc 	strh	r5, [sp, #12]
40007c7c:	e58dc008 	str	ip, [sp, #8]
40007c80:	e58dc014 	str	ip, [sp, #20]
40007c84:	e1cd40be 	strh	r4, [sp, #14]
40007c88:	eb000137 	bl	4000816c <_svfprintf_r>
40007c8c:	e59d3000 	ldr	r3, [sp]
40007c90:	e3a02000 	mov	r2, #0
40007c94:	e5c32000 	strb	r2, [r3]
40007c98:	e28dd06c 	add	sp, sp, #108	; 0x6c
40007c9c:	e8bd4030 	pop	{r4, r5, lr}
40007ca0:	e12fff1e 	bx	lr

40007ca4 <vsprintf>:
40007ca4:	e59fc01c 	ldr	ip, [pc, #28]	; 40007cc8 <vsprintf+0x24>
40007ca8:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
40007cac:	e1a04001 	mov	r4, r1
40007cb0:	e1a03002 	mov	r3, r2
40007cb4:	e1a01000 	mov	r1, r0
40007cb8:	e1a02004 	mov	r2, r4
40007cbc:	e59c0000 	ldr	r0, [ip]
40007cc0:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40007cc4:	eaffffe2 	b	40007c54 <_vsprintf_r>
40007cc8:	40018a68 	andmi	r8, r1, r8, ror #20

40007ccc <_malloc_trim_r>:
40007ccc:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
40007cd0:	e59f50e8 	ldr	r5, [pc, #232]	; 40007dc0 <_malloc_trim_r+0xf4>
40007cd4:	e1a07001 	mov	r7, r1
40007cd8:	e1a04000 	mov	r4, r0
40007cdc:	ebffff33 	bl	400079b0 <__malloc_lock>
40007ce0:	e5953008 	ldr	r3, [r5, #8]
40007ce4:	e5936004 	ldr	r6, [r3, #4]
40007ce8:	e3c66003 	bic	r6, r6, #3
40007cec:	e0677006 	rsb	r7, r7, r6
40007cf0:	e2877efe 	add	r7, r7, #4064	; 0xfe0
40007cf4:	e287700f 	add	r7, r7, #15
40007cf8:	e1a07627 	lsr	r7, r7, #12
40007cfc:	e2477001 	sub	r7, r7, #1
40007d00:	e1a07607 	lsl	r7, r7, #12
40007d04:	e3570a01 	cmp	r7, #4096	; 0x1000
40007d08:	ba000006 	blt	40007d28 <_malloc_trim_r+0x5c>
40007d0c:	e1a00004 	mov	r0, r4
40007d10:	e3a01000 	mov	r1, #0
40007d14:	ebffff27 	bl	400079b8 <_sbrk_r>
40007d18:	e5953008 	ldr	r3, [r5, #8]
40007d1c:	e0833006 	add	r3, r3, r6
40007d20:	e1500003 	cmp	r0, r3
40007d24:	0a000004 	beq	40007d3c <_malloc_trim_r+0x70>
40007d28:	e1a00004 	mov	r0, r4
40007d2c:	ebffff20 	bl	400079b4 <__malloc_unlock>
40007d30:	e3a00000 	mov	r0, #0
40007d34:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
40007d38:	e12fff1e 	bx	lr
40007d3c:	e1a00004 	mov	r0, r4
40007d40:	e2671000 	rsb	r1, r7, #0
40007d44:	ebffff1b 	bl	400079b8 <_sbrk_r>
40007d48:	e3700001 	cmn	r0, #1
40007d4c:	0a00000c 	beq	40007d84 <_malloc_trim_r+0xb8>
40007d50:	e59f306c 	ldr	r3, [pc, #108]	; 40007dc4 <_malloc_trim_r+0xf8>
40007d54:	e5951008 	ldr	r1, [r5, #8]
40007d58:	e5932000 	ldr	r2, [r3]
40007d5c:	e0676006 	rsb	r6, r7, r6
40007d60:	e3866001 	orr	r6, r6, #1
40007d64:	e1a00004 	mov	r0, r4
40007d68:	e0677002 	rsb	r7, r7, r2
40007d6c:	e5816004 	str	r6, [r1, #4]
40007d70:	e5837000 	str	r7, [r3]
40007d74:	ebffff0e 	bl	400079b4 <__malloc_unlock>
40007d78:	e3a00001 	mov	r0, #1
40007d7c:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
40007d80:	e12fff1e 	bx	lr
40007d84:	e1a00004 	mov	r0, r4
40007d88:	e3a01000 	mov	r1, #0
40007d8c:	ebffff09 	bl	400079b8 <_sbrk_r>
40007d90:	e5953008 	ldr	r3, [r5, #8]
40007d94:	e0632000 	rsb	r2, r3, r0
40007d98:	e352000f 	cmp	r2, #15
40007d9c:	daffffe1 	ble	40007d28 <_malloc_trim_r+0x5c>
40007da0:	e59f1020 	ldr	r1, [pc, #32]	; 40007dc8 <_malloc_trim_r+0xfc>
40007da4:	e591c000 	ldr	ip, [r1]
40007da8:	e59f1014 	ldr	r1, [pc, #20]	; 40007dc4 <_malloc_trim_r+0xf8>
40007dac:	e3822001 	orr	r2, r2, #1
40007db0:	e06c0000 	rsb	r0, ip, r0
40007db4:	e5832004 	str	r2, [r3, #4]
40007db8:	e5810000 	str	r0, [r1]
40007dbc:	eaffffd9 	b	40007d28 <_malloc_trim_r+0x5c>
40007dc0:	40018654 	andmi	r8, r1, r4, asr r6
40007dc4:	40019c58 	andmi	r9, r1, r8, asr ip
40007dc8:	40018a5c 	andmi	r8, r1, ip, asr sl

40007dcc <_free_r>:
40007dcc:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
40007dd0:	e2514000 	subs	r4, r1, #0
40007dd4:	e1a06000 	mov	r6, r0
40007dd8:	0a000046 	beq	40007ef8 <_free_r+0x12c>
40007ddc:	ebfffef3 	bl	400079b0 <__malloc_lock>
40007de0:	e514e004 	ldr	lr, [r4, #-4]
40007de4:	e59f1238 	ldr	r1, [pc, #568]	; 40008024 <_free_r+0x258>
40007de8:	e3ce3001 	bic	r3, lr, #1
40007dec:	e244c008 	sub	ip, r4, #8
40007df0:	e08c2003 	add	r2, ip, r3
40007df4:	e5910008 	ldr	r0, [r1, #8]
40007df8:	e5925004 	ldr	r5, [r2, #4]
40007dfc:	e1500002 	cmp	r0, r2
40007e00:	e3c55003 	bic	r5, r5, #3
40007e04:	0a00004a 	beq	40007f34 <_free_r+0x168>
40007e08:	e21ee001 	ands	lr, lr, #1
40007e0c:	e5825004 	str	r5, [r2, #4]
40007e10:	13a0e000 	movne	lr, #0
40007e14:	1a000009 	bne	40007e40 <_free_r+0x74>
40007e18:	e5144008 	ldr	r4, [r4, #-8]
40007e1c:	e064c00c 	rsb	ip, r4, ip
40007e20:	e59c0008 	ldr	r0, [ip, #8]
40007e24:	e2817008 	add	r7, r1, #8
40007e28:	e1500007 	cmp	r0, r7
40007e2c:	e0833004 	add	r3, r3, r4
40007e30:	159c400c 	ldrne	r4, [ip, #12]
40007e34:	1580400c 	strne	r4, [r0, #12]
40007e38:	15840008 	strne	r0, [r4, #8]
40007e3c:	03a0e001 	moveq	lr, #1
40007e40:	e0820005 	add	r0, r2, r5
40007e44:	e5900004 	ldr	r0, [r0, #4]
40007e48:	e3100001 	tst	r0, #1
40007e4c:	1a000009 	bne	40007e78 <_free_r+0xac>
40007e50:	e35e0000 	cmp	lr, #0
40007e54:	e5920008 	ldr	r0, [r2, #8]
40007e58:	e0833005 	add	r3, r3, r5
40007e5c:	1a000002 	bne	40007e6c <_free_r+0xa0>
40007e60:	e59f41c0 	ldr	r4, [pc, #448]	; 40008028 <_free_r+0x25c>
40007e64:	e1500004 	cmp	r0, r4
40007e68:	0a000047 	beq	40007f8c <_free_r+0x1c0>
40007e6c:	e592200c 	ldr	r2, [r2, #12]
40007e70:	e580200c 	str	r2, [r0, #12]
40007e74:	e5820008 	str	r0, [r2, #8]
40007e78:	e3832001 	orr	r2, r3, #1
40007e7c:	e35e0000 	cmp	lr, #0
40007e80:	e58c2004 	str	r2, [ip, #4]
40007e84:	e78c3003 	str	r3, [ip, r3]
40007e88:	1a000018 	bne	40007ef0 <_free_r+0x124>
40007e8c:	e3530c02 	cmp	r3, #512	; 0x200
40007e90:	3a00001a 	bcc	40007f00 <_free_r+0x134>
40007e94:	e1a024a3 	lsr	r2, r3, #9
40007e98:	e3520004 	cmp	r2, #4
40007e9c:	8a000042 	bhi	40007fac <_free_r+0x1e0>
40007ea0:	e1a0e323 	lsr	lr, r3, #6
40007ea4:	e28ee038 	add	lr, lr, #56	; 0x38
40007ea8:	e1a0008e 	lsl	r0, lr, #1
40007eac:	e0810100 	add	r0, r1, r0, lsl #2
40007eb0:	e5902008 	ldr	r2, [r0, #8]
40007eb4:	e1520000 	cmp	r2, r0
40007eb8:	e59f1164 	ldr	r1, [pc, #356]	; 40008024 <_free_r+0x258>
40007ebc:	0a000044 	beq	40007fd4 <_free_r+0x208>
40007ec0:	e5921004 	ldr	r1, [r2, #4]
40007ec4:	e3c11003 	bic	r1, r1, #3
40007ec8:	e1530001 	cmp	r3, r1
40007ecc:	2a000002 	bcs	40007edc <_free_r+0x110>
40007ed0:	e5922008 	ldr	r2, [r2, #8]
40007ed4:	e1500002 	cmp	r0, r2
40007ed8:	1afffff8 	bne	40007ec0 <_free_r+0xf4>
40007edc:	e592300c 	ldr	r3, [r2, #12]
40007ee0:	e58c300c 	str	r3, [ip, #12]
40007ee4:	e58c2008 	str	r2, [ip, #8]
40007ee8:	e583c008 	str	ip, [r3, #8]
40007eec:	e582c00c 	str	ip, [r2, #12]
40007ef0:	e1a00006 	mov	r0, r6
40007ef4:	ebfffeae 	bl	400079b4 <__malloc_unlock>
40007ef8:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
40007efc:	e12fff1e 	bx	lr
40007f00:	e5912004 	ldr	r2, [r1, #4]
40007f04:	e1a031a3 	lsr	r3, r3, #3
40007f08:	e1a00143 	asr	r0, r3, #2
40007f0c:	e3a0e001 	mov	lr, #1
40007f10:	e182001e 	orr	r0, r2, lr, lsl r0
40007f14:	e0813183 	add	r3, r1, r3, lsl #3
40007f18:	e5932008 	ldr	r2, [r3, #8]
40007f1c:	e5810004 	str	r0, [r1, #4]
40007f20:	e58c2008 	str	r2, [ip, #8]
40007f24:	e58c300c 	str	r3, [ip, #12]
40007f28:	e583c008 	str	ip, [r3, #8]
40007f2c:	e582c00c 	str	ip, [r2, #12]
40007f30:	eaffffee 	b	40007ef0 <_free_r+0x124>
40007f34:	e31e0001 	tst	lr, #1
40007f38:	e0853003 	add	r3, r5, r3
40007f3c:	1a000006 	bne	40007f5c <_free_r+0x190>
40007f40:	e5142008 	ldr	r2, [r4, #-8]
40007f44:	e062c00c 	rsb	ip, r2, ip
40007f48:	e59c000c 	ldr	r0, [ip, #12]
40007f4c:	e59ce008 	ldr	lr, [ip, #8]
40007f50:	e58e000c 	str	r0, [lr, #12]
40007f54:	e580e008 	str	lr, [r0, #8]
40007f58:	e0833002 	add	r3, r3, r2
40007f5c:	e59f20c8 	ldr	r2, [pc, #200]	; 4000802c <_free_r+0x260>
40007f60:	e5920000 	ldr	r0, [r2]
40007f64:	e3832001 	orr	r2, r3, #1
40007f68:	e1530000 	cmp	r3, r0
40007f6c:	e58c2004 	str	r2, [ip, #4]
40007f70:	e581c008 	str	ip, [r1, #8]
40007f74:	3affffdd 	bcc	40007ef0 <_free_r+0x124>
40007f78:	e59f30b0 	ldr	r3, [pc, #176]	; 40008030 <_free_r+0x264>
40007f7c:	e1a00006 	mov	r0, r6
40007f80:	e5931000 	ldr	r1, [r3]
40007f84:	ebffff50 	bl	40007ccc <_malloc_trim_r>
40007f88:	eaffffd8 	b	40007ef0 <_free_r+0x124>
40007f8c:	e3832001 	orr	r2, r3, #1
40007f90:	e581c014 	str	ip, [r1, #20]
40007f94:	e581c010 	str	ip, [r1, #16]
40007f98:	e58c000c 	str	r0, [ip, #12]
40007f9c:	e58c0008 	str	r0, [ip, #8]
40007fa0:	e58c2004 	str	r2, [ip, #4]
40007fa4:	e78c3003 	str	r3, [ip, r3]
40007fa8:	eaffffd0 	b	40007ef0 <_free_r+0x124>
40007fac:	e3520014 	cmp	r2, #20
40007fb0:	9282e05b 	addls	lr, r2, #91	; 0x5b
40007fb4:	91a0008e 	lslls	r0, lr, #1
40007fb8:	9affffbb 	bls	40007eac <_free_r+0xe0>
40007fbc:	e3520054 	cmp	r2, #84	; 0x54
40007fc0:	8a00000a 	bhi	40007ff0 <_free_r+0x224>
40007fc4:	e1a0e623 	lsr	lr, r3, #12
40007fc8:	e28ee06e 	add	lr, lr, #110	; 0x6e
40007fcc:	e1a0008e 	lsl	r0, lr, #1
40007fd0:	eaffffb5 	b	40007eac <_free_r+0xe0>
40007fd4:	e5913004 	ldr	r3, [r1, #4]
40007fd8:	e1a0e14e 	asr	lr, lr, #2
40007fdc:	e3a00001 	mov	r0, #1
40007fe0:	e1830e10 	orr	r0, r3, r0, lsl lr
40007fe4:	e1a03002 	mov	r3, r2
40007fe8:	e5810004 	str	r0, [r1, #4]
40007fec:	eaffffbb 	b	40007ee0 <_free_r+0x114>
40007ff0:	e3520f55 	cmp	r2, #340	; 0x154
40007ff4:	91a0e7a3 	lsrls	lr, r3, #15
40007ff8:	928ee077 	addls	lr, lr, #119	; 0x77
40007ffc:	91a0008e 	lslls	r0, lr, #1
40008000:	9affffa9 	bls	40007eac <_free_r+0xe0>
40008004:	e59f0028 	ldr	r0, [pc, #40]	; 40008034 <_free_r+0x268>
40008008:	e1520000 	cmp	r2, r0
4000800c:	91a0e923 	lsrls	lr, r3, #18
40008010:	928ee07c 	addls	lr, lr, #124	; 0x7c
40008014:	91a0008e 	lslls	r0, lr, #1
40008018:	83a000fc 	movhi	r0, #252	; 0xfc
4000801c:	83a0e07e 	movhi	lr, #126	; 0x7e
40008020:	eaffffa1 	b	40007eac <_free_r+0xe0>
40008024:	40018654 	andmi	r8, r1, r4, asr r6
40008028:	4001865c 	andmi	r8, r1, ip, asr r6
4000802c:	40018a60 	andmi	r8, r1, r0, ror #20
40008030:	40019c54 	andmi	r9, r1, r4, asr ip
40008034:	00000554 	andeq	r0, r0, r4, asr r5

40008038 <cleanup_glue>:
40008038:	e92d4038 	push	{r3, r4, r5, lr}
4000803c:	e1a04001 	mov	r4, r1
40008040:	e5911000 	ldr	r1, [r1]
40008044:	e3510000 	cmp	r1, #0
40008048:	e1a05000 	mov	r5, r0
4000804c:	1bfffff9 	blne	40008038 <cleanup_glue>
40008050:	e1a00005 	mov	r0, r5
40008054:	e1a01004 	mov	r1, r4
40008058:	ebffff5b 	bl	40007dcc <_free_r>
4000805c:	e8bd4038 	pop	{r3, r4, r5, lr}
40008060:	e12fff1e 	bx	lr

40008064 <_reclaim_reent>:
40008064:	e59f30fc 	ldr	r3, [pc, #252]	; 40008168 <_reclaim_reent+0x104>
40008068:	e5933000 	ldr	r3, [r3]
4000806c:	e1500003 	cmp	r0, r3
40008070:	e92d4070 	push	{r4, r5, r6, lr}
40008074:	e1a05000 	mov	r5, r0
40008078:	0a00002e 	beq	40008138 <_reclaim_reent+0xd4>
4000807c:	e590204c 	ldr	r2, [r0, #76]	; 0x4c
40008080:	e3520000 	cmp	r2, #0
40008084:	0a000013 	beq	400080d8 <_reclaim_reent+0x74>
40008088:	e3a03000 	mov	r3, #0
4000808c:	e1a06003 	mov	r6, r3
40008090:	e7921103 	ldr	r1, [r2, r3, lsl #2]
40008094:	e3510000 	cmp	r1, #0
40008098:	1a000001 	bne	400080a4 <_reclaim_reent+0x40>
4000809c:	ea000006 	b	400080bc <_reclaim_reent+0x58>
400080a0:	e1a01004 	mov	r1, r4
400080a4:	e5914000 	ldr	r4, [r1]
400080a8:	e1a00005 	mov	r0, r5
400080ac:	ebffff46 	bl	40007dcc <_free_r>
400080b0:	e3540000 	cmp	r4, #0
400080b4:	1afffff9 	bne	400080a0 <_reclaim_reent+0x3c>
400080b8:	e595204c 	ldr	r2, [r5, #76]	; 0x4c
400080bc:	e2866001 	add	r6, r6, #1
400080c0:	e3560020 	cmp	r6, #32
400080c4:	e1a03006 	mov	r3, r6
400080c8:	1afffff0 	bne	40008090 <_reclaim_reent+0x2c>
400080cc:	e1a01002 	mov	r1, r2
400080d0:	e1a00005 	mov	r0, r5
400080d4:	ebffff3c 	bl	40007dcc <_free_r>
400080d8:	e5951040 	ldr	r1, [r5, #64]	; 0x40
400080dc:	e3510000 	cmp	r1, #0
400080e0:	11a00005 	movne	r0, r5
400080e4:	1bffff38 	blne	40007dcc <_free_r>
400080e8:	e5951148 	ldr	r1, [r5, #328]	; 0x148
400080ec:	e3510000 	cmp	r1, #0
400080f0:	0a000009 	beq	4000811c <_reclaim_reent+0xb8>
400080f4:	e2856f53 	add	r6, r5, #332	; 0x14c
400080f8:	e1510006 	cmp	r1, r6
400080fc:	1a000001 	bne	40008108 <_reclaim_reent+0xa4>
40008100:	ea000005 	b	4000811c <_reclaim_reent+0xb8>
40008104:	e1a01004 	mov	r1, r4
40008108:	e5914000 	ldr	r4, [r1]
4000810c:	e1a00005 	mov	r0, r5
40008110:	ebffff2d 	bl	40007dcc <_free_r>
40008114:	e1560004 	cmp	r6, r4
40008118:	1afffff9 	bne	40008104 <_reclaim_reent+0xa0>
4000811c:	e5951054 	ldr	r1, [r5, #84]	; 0x54
40008120:	e3510000 	cmp	r1, #0
40008124:	11a00005 	movne	r0, r5
40008128:	1bffff27 	blne	40007dcc <_free_r>
4000812c:	e5953038 	ldr	r3, [r5, #56]	; 0x38
40008130:	e3530000 	cmp	r3, #0
40008134:	1a000001 	bne	40008140 <_reclaim_reent+0xdc>
40008138:	e8bd4070 	pop	{r4, r5, r6, lr}
4000813c:	e12fff1e 	bx	lr
40008140:	e1a00005 	mov	r0, r5
40008144:	e595c03c 	ldr	ip, [r5, #60]	; 0x3c
40008148:	e1a0e00f 	mov	lr, pc
4000814c:	e12fff1c 	bx	ip
40008150:	e59512e0 	ldr	r1, [r5, #736]	; 0x2e0
40008154:	e3510000 	cmp	r1, #0
40008158:	0afffff6 	beq	40008138 <_reclaim_reent+0xd4>
4000815c:	e1a00005 	mov	r0, r5
40008160:	e8bd4070 	pop	{r4, r5, r6, lr}
40008164:	eaffffb3 	b	40008038 <cleanup_glue>
40008168:	40018a68 	andmi	r8, r1, r8, ror #20

4000816c <_svfprintf_r>:
4000816c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40008170:	e24ddf43 	sub	sp, sp, #268	; 0x10c
40008174:	e58d3048 	str	r3, [sp, #72]	; 0x48
40008178:	e58d1030 	str	r1, [sp, #48]	; 0x30
4000817c:	e58d2024 	str	r2, [sp, #36]	; 0x24
40008180:	e58d0038 	str	r0, [sp, #56]	; 0x38
40008184:	eb000e19 	bl	4000b9f0 <_localeconv_r>
40008188:	e5900000 	ldr	r0, [r0]
4000818c:	e58d0054 	str	r0, [sp, #84]	; 0x54
40008190:	ebfffe19 	bl	400079fc <strlen>
40008194:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
40008198:	e1d430bc 	ldrh	r3, [r4, #12]
4000819c:	e3130080 	tst	r3, #128	; 0x80
400081a0:	e58d0060 	str	r0, [sp, #96]	; 0x60
400081a4:	0a000002 	beq	400081b4 <_svfprintf_r+0x48>
400081a8:	e5943010 	ldr	r3, [r4, #16]
400081ac:	e3530000 	cmp	r3, #0
400081b0:	0a000651 	beq	40009afc <_svfprintf_r+0x1990>
400081b4:	e3a03000 	mov	r3, #0
400081b8:	e28d40c8 	add	r4, sp, #200	; 0xc8
400081bc:	e59fcf94 	ldr	ip, [pc, #3988]	; 40009158 <_svfprintf_r+0xfec>
400081c0:	e58d401c 	str	r4, [sp, #28]
400081c4:	e58d309c 	str	r3, [sp, #156]	; 0x9c
400081c8:	e58d3098 	str	r3, [sp, #152]	; 0x98
400081cc:	e58d303c 	str	r3, [sp, #60]	; 0x3c
400081d0:	e58d4094 	str	r4, [sp, #148]	; 0x94
400081d4:	e58d3058 	str	r3, [sp, #88]	; 0x58
400081d8:	e58d305c 	str	r3, [sp, #92]	; 0x5c
400081dc:	e58d3068 	str	r3, [sp, #104]	; 0x68
400081e0:	e58d3064 	str	r3, [sp, #100]	; 0x64
400081e4:	e58d3040 	str	r3, [sp, #64]	; 0x40
400081e8:	e1a07004 	mov	r7, r4
400081ec:	e28c9010 	add	r9, ip, #16
400081f0:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
400081f4:	e5d43000 	ldrb	r3, [r4]
400081f8:	e3530025 	cmp	r3, #37	; 0x25
400081fc:	13530000 	cmpne	r3, #0
40008200:	0a0000a2 	beq	40008490 <_svfprintf_r+0x324>
40008204:	e2843001 	add	r3, r4, #1
40008208:	e1a04003 	mov	r4, r3
4000820c:	e5d33000 	ldrb	r3, [r3]
40008210:	e3530025 	cmp	r3, #37	; 0x25
40008214:	13530000 	cmpne	r3, #0
40008218:	e2843001 	add	r3, r4, #1
4000821c:	1afffff9 	bne	40008208 <_svfprintf_r+0x9c>
40008220:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40008224:	e054500c 	subs	r5, r4, ip
40008228:	0a00000d 	beq	40008264 <_svfprintf_r+0xf8>
4000822c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008230:	e59d209c 	ldr	r2, [sp, #156]	; 0x9c
40008234:	e2833001 	add	r3, r3, #1
40008238:	e3530007 	cmp	r3, #7
4000823c:	e0822005 	add	r2, r2, r5
40008240:	e587c000 	str	ip, [r7]
40008244:	e5875004 	str	r5, [r7, #4]
40008248:	e58d3098 	str	r3, [sp, #152]	; 0x98
4000824c:	e58d209c 	str	r2, [sp, #156]	; 0x9c
40008250:	d2877008 	addle	r7, r7, #8
40008254:	ca000077 	bgt	40008438 <_svfprintf_r+0x2cc>
40008258:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
4000825c:	e08cc005 	add	ip, ip, r5
40008260:	e58dc040 	str	ip, [sp, #64]	; 0x40
40008264:	e5d43000 	ldrb	r3, [r4]
40008268:	e3530000 	cmp	r3, #0
4000826c:	0a000079 	beq	40008458 <_svfprintf_r+0x2ec>
40008270:	e2845001 	add	r5, r4, #1
40008274:	e3e0c000 	mvn	ip, #0
40008278:	e3a03000 	mov	r3, #0
4000827c:	e58d5024 	str	r5, [sp, #36]	; 0x24
40008280:	e5d48001 	ldrb	r8, [r4, #1]
40008284:	e58dc028 	str	ip, [sp, #40]	; 0x28
40008288:	e1a02003 	mov	r2, r3
4000828c:	e5cd3077 	strb	r3, [sp, #119]	; 0x77
40008290:	e58d3044 	str	r3, [sp, #68]	; 0x44
40008294:	e58d3020 	str	r3, [sp, #32]
40008298:	e1a03005 	mov	r3, r5
4000829c:	e2833001 	add	r3, r3, #1
400082a0:	e2481020 	sub	r1, r8, #32
400082a4:	e3510058 	cmp	r1, #88	; 0x58
400082a8:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
400082ac:	ea000262 	b	40008c3c <_svfprintf_r+0xad0>
400082b0:	40008adc 	ldrdmi	r8, [r0], -ip
400082b4:	40008c3c 	andmi	r8, r0, ip, lsr ip
400082b8:	40008c3c 	andmi	r8, r0, ip, lsr ip
400082bc:	40008aec 	andmi	r8, r0, ip, ror #21
400082c0:	40008c3c 	andmi	r8, r0, ip, lsr ip
400082c4:	40008c3c 	andmi	r8, r0, ip, lsr ip
400082c8:	40008c3c 	andmi	r8, r0, ip, lsr ip
400082cc:	40008c3c 	andmi	r8, r0, ip, lsr ip
400082d0:	40008c3c 	andmi	r8, r0, ip, lsr ip
400082d4:	40008c3c 	andmi	r8, r0, ip, lsr ip
400082d8:	40008b00 	andmi	r8, r0, r0, lsl #22
400082dc:	40008a04 	andmi	r8, r0, r4, lsl #20
400082e0:	40008c3c 	andmi	r8, r0, ip, lsr ip
400082e4:	40008424 	andmi	r8, r0, r4, lsr #8
400082e8:	40008720 	andmi	r8, r0, r0, lsr #14
400082ec:	40008c3c 	andmi	r8, r0, ip, lsr ip
400082f0:	40008bf8 	strdmi	r8, [r0], -r8	; <UNPREDICTABLE>
400082f4:	40008c0c 	andmi	r8, r0, ip, lsl #24
400082f8:	40008c0c 	andmi	r8, r0, ip, lsl #24
400082fc:	40008c0c 	andmi	r8, r0, ip, lsl #24
40008300:	40008c0c 	andmi	r8, r0, ip, lsl #24
40008304:	40008c0c 	andmi	r8, r0, ip, lsl #24
40008308:	40008c0c 	andmi	r8, r0, ip, lsl #24
4000830c:	40008c0c 	andmi	r8, r0, ip, lsl #24
40008310:	40008c0c 	andmi	r8, r0, ip, lsl #24
40008314:	40008c0c 	andmi	r8, r0, ip, lsl #24
40008318:	40008c3c 	andmi	r8, r0, ip, lsr ip
4000831c:	40008c3c 	andmi	r8, r0, ip, lsr ip
40008320:	40008c3c 	andmi	r8, r0, ip, lsr ip
40008324:	40008c3c 	andmi	r8, r0, ip, lsr ip
40008328:	40008c3c 	andmi	r8, r0, ip, lsr ip
4000832c:	40008c3c 	andmi	r8, r0, ip, lsr ip
40008330:	40008c3c 	andmi	r8, r0, ip, lsr ip
40008334:	40008c3c 	andmi	r8, r0, ip, lsr ip
40008338:	40008c3c 	andmi	r8, r0, ip, lsr ip
4000833c:	40008c3c 	andmi	r8, r0, ip, lsr ip
40008340:	400087c4 	andmi	r8, r0, r4, asr #15
40008344:	4000881c 	andmi	r8, r0, ip, lsl r8
40008348:	40008c3c 	andmi	r8, r0, ip, lsr ip
4000834c:	4000881c 	andmi	r8, r0, ip, lsl r8
40008350:	40008c3c 	andmi	r8, r0, ip, lsr ip
40008354:	40008c3c 	andmi	r8, r0, ip, lsr ip
40008358:	40008c3c 	andmi	r8, r0, ip, lsr ip
4000835c:	40008c3c 	andmi	r8, r0, ip, lsr ip
40008360:	400088c4 	andmi	r8, r0, r4, asr #17
40008364:	40008c3c 	andmi	r8, r0, ip, lsr ip
40008368:	40008c3c 	andmi	r8, r0, ip, lsr ip
4000836c:	400088d8 	ldrdmi	r8, [r0], -r8	; <UNPREDICTABLE>
40008370:	40008c3c 	andmi	r8, r0, ip, lsr ip
40008374:	40008c3c 	andmi	r8, r0, ip, lsr ip
40008378:	40008c3c 	andmi	r8, r0, ip, lsr ip
4000837c:	40008c3c 	andmi	r8, r0, ip, lsr ip
40008380:	40008c3c 	andmi	r8, r0, ip, lsr ip
40008384:	40008774 	andmi	r8, r0, r4, ror r7
40008388:	40008c3c 	andmi	r8, r0, ip, lsr ip
4000838c:	40008c3c 	andmi	r8, r0, ip, lsr ip
40008390:	40008b6c 	andmi	r8, r0, ip, ror #22
40008394:	40008c3c 	andmi	r8, r0, ip, lsr ip
40008398:	40008c3c 	andmi	r8, r0, ip, lsr ip
4000839c:	40008c3c 	andmi	r8, r0, ip, lsr ip
400083a0:	40008c3c 	andmi	r8, r0, ip, lsr ip
400083a4:	40008c3c 	andmi	r8, r0, ip, lsr ip
400083a8:	40008c3c 	andmi	r8, r0, ip, lsr ip
400083ac:	40008c3c 	andmi	r8, r0, ip, lsr ip
400083b0:	40008c3c 	andmi	r8, r0, ip, lsr ip
400083b4:	40008c3c 	andmi	r8, r0, ip, lsr ip
400083b8:	40008c3c 	andmi	r8, r0, ip, lsr ip
400083bc:	40008b28 	andmi	r8, r0, r8, lsr #22
400083c0:	40008bb8 			; <UNDEFINED> instruction: 0x40008bb8
400083c4:	4000881c 	andmi	r8, r0, ip, lsl r8
400083c8:	4000881c 	andmi	r8, r0, ip, lsl r8
400083cc:	4000881c 	andmi	r8, r0, ip, lsl r8
400083d0:	40008ac8 	andmi	r8, r0, r8, asr #21
400083d4:	40008bb8 			; <UNDEFINED> instruction: 0x40008bb8
400083d8:	40008c3c 	andmi	r8, r0, ip, lsr ip
400083dc:	40008c3c 	andmi	r8, r0, ip, lsr ip
400083e0:	40008a10 	andmi	r8, r0, r0, lsl sl
400083e4:	40008c3c 	andmi	r8, r0, ip, lsr ip
400083e8:	40008a40 	andmi	r8, r0, r0, asr #20
400083ec:	400086f0 	strdmi	r8, [r0], -r0
400083f0:	40008a80 	andmi	r8, r0, r0, lsl #21
400083f4:	40008918 	andmi	r8, r0, r8, lsl r9
400083f8:	40008c3c 	andmi	r8, r0, ip, lsr ip
400083fc:	4000892c 	andmi	r8, r0, ip, lsr #18
40008400:	40008c3c 	andmi	r8, r0, ip, lsr ip
40008404:	40008498 	mulmi	r0, r8, r4
40008408:	40008c3c 	andmi	r8, r0, ip, lsr ip
4000840c:	40008c3c 	andmi	r8, r0, ip, lsr ip
40008410:	400089a0 	andmi	r8, r0, r0, lsr #19
40008414:	e59d5044 	ldr	r5, [sp, #68]	; 0x44
40008418:	e2655000 	rsb	r5, r5, #0
4000841c:	e58d5044 	str	r5, [sp, #68]	; 0x44
40008420:	e58d1048 	str	r1, [sp, #72]	; 0x48
40008424:	e59dc020 	ldr	ip, [sp, #32]
40008428:	e38cc004 	orr	ip, ip, #4
4000842c:	e58dc020 	str	ip, [sp, #32]
40008430:	e5d38000 	ldrb	r8, [r3]
40008434:	eaffff98 	b	4000829c <_svfprintf_r+0x130>
40008438:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
4000843c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008440:	e28d2094 	add	r2, sp, #148	; 0x94
40008444:	eb0011ac 	bl	4000cafc <__ssprint_r>
40008448:	e3500000 	cmp	r0, #0
4000844c:	1a000007 	bne	40008470 <_svfprintf_r+0x304>
40008450:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008454:	eaffff7f 	b	40008258 <_svfprintf_r+0xec>
40008458:	e59d309c 	ldr	r3, [sp, #156]	; 0x9c
4000845c:	e3530000 	cmp	r3, #0
40008460:	159d0038 	ldrne	r0, [sp, #56]	; 0x38
40008464:	159d1030 	ldrne	r1, [sp, #48]	; 0x30
40008468:	128d2094 	addne	r2, sp, #148	; 0x94
4000846c:	1b0011a2 	blne	4000cafc <__ssprint_r>
40008470:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
40008474:	e1d430bc 	ldrh	r3, [r4, #12]
40008478:	e59d0040 	ldr	r0, [sp, #64]	; 0x40
4000847c:	e3130040 	tst	r3, #64	; 0x40
40008480:	13e00000 	mvnne	r0, #0
40008484:	e28ddf43 	add	sp, sp, #268	; 0x10c
40008488:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000848c:	e12fff1e 	bx	lr
40008490:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
40008494:	eaffff72 	b	40008264 <_svfprintf_r+0xf8>
40008498:	e59d5020 	ldr	r5, [sp, #32]
4000849c:	e3150020 	tst	r5, #32
400084a0:	e58d3024 	str	r3, [sp, #36]	; 0x24
400084a4:	0a0000b9 	beq	40008790 <_svfprintf_r+0x624>
400084a8:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
400084ac:	e28c3007 	add	r3, ip, #7
400084b0:	e3c33007 	bic	r3, r3, #7
400084b4:	e2834008 	add	r4, r3, #8
400084b8:	e58d4048 	str	r4, [sp, #72]	; 0x48
400084bc:	e8930030 	ldm	r3, {r4, r5}
400084c0:	e3a03001 	mov	r3, #1
400084c4:	e3a0a000 	mov	sl, #0
400084c8:	e5cda077 	strb	sl, [sp, #119]	; 0x77
400084cc:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400084d0:	e35c0000 	cmp	ip, #0
400084d4:	a59dc020 	ldrge	ip, [sp, #32]
400084d8:	a3ccc080 	bicge	ip, ip, #128	; 0x80
400084dc:	a58dc020 	strge	ip, [sp, #32]
400084e0:	e1940005 	orrs	r0, r4, r5
400084e4:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400084e8:	03a02000 	moveq	r2, #0
400084ec:	13a02001 	movne	r2, #1
400084f0:	e35c0000 	cmp	ip, #0
400084f4:	13822001 	orrne	r2, r2, #1
400084f8:	e3520000 	cmp	r2, #0
400084fc:	0a0002cb 	beq	40009030 <_svfprintf_r+0xec4>
40008500:	e3530001 	cmp	r3, #1
40008504:	0a0003b1 	beq	400093d0 <_svfprintf_r+0x1264>
40008508:	e3530002 	cmp	r3, #2
4000850c:	e28d20c7 	add	r2, sp, #199	; 0xc7
40008510:	1a00005b 	bne	40008684 <_svfprintf_r+0x518>
40008514:	e59dc068 	ldr	ip, [sp, #104]	; 0x68
40008518:	e1a03224 	lsr	r3, r4, #4
4000851c:	e204000f 	and	r0, r4, #15
40008520:	e1833e05 	orr	r3, r3, r5, lsl #28
40008524:	e1a01225 	lsr	r1, r5, #4
40008528:	e1a04003 	mov	r4, r3
4000852c:	e1a05001 	mov	r5, r1
40008530:	e7dc3000 	ldrb	r3, [ip, r0]
40008534:	e1940005 	orrs	r0, r4, r5
40008538:	e1a06002 	mov	r6, r2
4000853c:	e5c23000 	strb	r3, [r2]
40008540:	e2422001 	sub	r2, r2, #1
40008544:	1afffff3 	bne	40008518 <_svfprintf_r+0x3ac>
40008548:	e59d301c 	ldr	r3, [sp, #28]
4000854c:	e0663003 	rsb	r3, r6, r3
40008550:	e58d3034 	str	r3, [sp, #52]	; 0x34
40008554:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
40008558:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000855c:	e3a05000 	mov	r5, #0
40008560:	e15c0004 	cmp	ip, r4
40008564:	b1a0c004 	movlt	ip, r4
40008568:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
4000856c:	e58d5050 	str	r5, [sp, #80]	; 0x50
40008570:	e35a0000 	cmp	sl, #0
40008574:	0a000002 	beq	40008584 <_svfprintf_r+0x418>
40008578:	e59d402c 	ldr	r4, [sp, #44]	; 0x2c
4000857c:	e2844001 	add	r4, r4, #1
40008580:	e58d402c 	str	r4, [sp, #44]	; 0x2c
40008584:	e59d5020 	ldr	r5, [sp, #32]
40008588:	e215b002 	ands	fp, r5, #2
4000858c:	159dc02c 	ldrne	ip, [sp, #44]	; 0x2c
40008590:	e59d3020 	ldr	r3, [sp, #32]
40008594:	128cc002 	addne	ip, ip, #2
40008598:	158dc02c 	strne	ip, [sp, #44]	; 0x2c
4000859c:	e2133084 	ands	r3, r3, #132	; 0x84
400085a0:	e58d304c 	str	r3, [sp, #76]	; 0x4c
400085a4:	1a0001ae 	bne	40008c64 <_svfprintf_r+0xaf8>
400085a8:	e59d4044 	ldr	r4, [sp, #68]	; 0x44
400085ac:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
400085b0:	e06c5004 	rsb	r5, ip, r4
400085b4:	e3550000 	cmp	r5, #0
400085b8:	da0001a9 	ble	40008c64 <_svfprintf_r+0xaf8>
400085bc:	e3550010 	cmp	r5, #16
400085c0:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
400085c4:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
400085c8:	e59fab88 	ldr	sl, [pc, #2952]	; 40009158 <_svfprintf_r+0xfec>
400085cc:	da000021 	ble	40008658 <_svfprintf_r+0x4ec>
400085d0:	e58d606c 	str	r6, [sp, #108]	; 0x6c
400085d4:	e1a00007 	mov	r0, r7
400085d8:	e3a04010 	mov	r4, #16
400085dc:	e1a07005 	mov	r7, r5
400085e0:	e59d6030 	ldr	r6, [sp, #48]	; 0x30
400085e4:	e59d5038 	ldr	r5, [sp, #56]	; 0x38
400085e8:	ea000002 	b	400085f8 <_svfprintf_r+0x48c>
400085ec:	e2477010 	sub	r7, r7, #16
400085f0:	e3570010 	cmp	r7, #16
400085f4:	da000014 	ble	4000864c <_svfprintf_r+0x4e0>
400085f8:	e2822001 	add	r2, r2, #1
400085fc:	e59f3b54 	ldr	r3, [pc, #2900]	; 40009158 <_svfprintf_r+0xfec>
40008600:	e3520007 	cmp	r2, #7
40008604:	e2811010 	add	r1, r1, #16
40008608:	e8800018 	stm	r0, {r3, r4}
4000860c:	e58d2098 	str	r2, [sp, #152]	; 0x98
40008610:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40008614:	d2800008 	addle	r0, r0, #8
40008618:	dafffff3 	ble	400085ec <_svfprintf_r+0x480>
4000861c:	e1a00005 	mov	r0, r5
40008620:	e1a01006 	mov	r1, r6
40008624:	e28d2094 	add	r2, sp, #148	; 0x94
40008628:	eb001133 	bl	4000cafc <__ssprint_r>
4000862c:	e3500000 	cmp	r0, #0
40008630:	1affff8e 	bne	40008470 <_svfprintf_r+0x304>
40008634:	e2477010 	sub	r7, r7, #16
40008638:	e3570010 	cmp	r7, #16
4000863c:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40008640:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40008644:	e28d00c8 	add	r0, sp, #200	; 0xc8
40008648:	caffffea 	bgt	400085f8 <_svfprintf_r+0x48c>
4000864c:	e59d606c 	ldr	r6, [sp, #108]	; 0x6c
40008650:	e1a05007 	mov	r5, r7
40008654:	e1a07000 	mov	r7, r0
40008658:	e2822001 	add	r2, r2, #1
4000865c:	e0854001 	add	r4, r5, r1
40008660:	e3520007 	cmp	r2, #7
40008664:	e58d2098 	str	r2, [sp, #152]	; 0x98
40008668:	e58d409c 	str	r4, [sp, #156]	; 0x9c
4000866c:	e587a000 	str	sl, [r7]
40008670:	e5875004 	str	r5, [r7, #4]
40008674:	ca00035f 	bgt	400093f8 <_svfprintf_r+0x128c>
40008678:	e2877008 	add	r7, r7, #8
4000867c:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40008680:	ea000178 	b	40008c68 <_svfprintf_r+0xafc>
40008684:	e1a031a4 	lsr	r3, r4, #3
40008688:	e1833e85 	orr	r3, r3, r5, lsl #29
4000868c:	e1a001a5 	lsr	r0, r5, #3
40008690:	e2041007 	and	r1, r4, #7
40008694:	e1a05000 	mov	r5, r0
40008698:	e1a04003 	mov	r4, r3
4000869c:	e1940005 	orrs	r0, r4, r5
400086a0:	e2813030 	add	r3, r1, #48	; 0x30
400086a4:	e1a06002 	mov	r6, r2
400086a8:	e5c23000 	strb	r3, [r2]
400086ac:	e2422001 	sub	r2, r2, #1
400086b0:	1afffff3 	bne	40008684 <_svfprintf_r+0x518>
400086b4:	e59d4020 	ldr	r4, [sp, #32]
400086b8:	e3140001 	tst	r4, #1
400086bc:	e1a01006 	mov	r1, r6
400086c0:	0a000348 	beq	400093e8 <_svfprintf_r+0x127c>
400086c4:	e3530030 	cmp	r3, #48	; 0x30
400086c8:	059dc01c 	ldreq	ip, [sp, #28]
400086cc:	159d401c 	ldrne	r4, [sp, #28]
400086d0:	11a06002 	movne	r6, r2
400086d4:	0066c00c 	rsbeq	ip, r6, ip
400086d8:	13a03030 	movne	r3, #48	; 0x30
400086dc:	10664004 	rsbne	r4, r6, r4
400086e0:	058dc034 	streq	ip, [sp, #52]	; 0x34
400086e4:	158d4034 	strne	r4, [sp, #52]	; 0x34
400086e8:	15413001 	strbne	r3, [r1, #-1]
400086ec:	eaffff98 	b	40008554 <_svfprintf_r+0x3e8>
400086f0:	e59dc020 	ldr	ip, [sp, #32]
400086f4:	e58d3024 	str	r3, [sp, #36]	; 0x24
400086f8:	e21c3020 	ands	r3, ip, #32
400086fc:	0a00007c 	beq	400088f4 <_svfprintf_r+0x788>
40008700:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40008704:	e2843007 	add	r3, r4, #7
40008708:	e3c33007 	bic	r3, r3, #7
4000870c:	e2835008 	add	r5, r3, #8
40008710:	e58d5048 	str	r5, [sp, #72]	; 0x48
40008714:	e8930030 	ldm	r3, {r4, r5}
40008718:	e3a03000 	mov	r3, #0
4000871c:	eaffff68 	b	400084c4 <_svfprintf_r+0x358>
40008720:	e5d38000 	ldrb	r8, [r3]
40008724:	e358002a 	cmp	r8, #42	; 0x2a
40008728:	e2830001 	add	r0, r3, #1
4000872c:	0a00063c 	beq	4000a024 <_svfprintf_r+0x1eb8>
40008730:	e2481030 	sub	r1, r8, #48	; 0x30
40008734:	e3510009 	cmp	r1, #9
40008738:	83a04000 	movhi	r4, #0
4000873c:	81a03000 	movhi	r3, r0
40008740:	858d4028 	strhi	r4, [sp, #40]	; 0x28
40008744:	8afffed5 	bhi	400082a0 <_svfprintf_r+0x134>
40008748:	e3a03000 	mov	r3, #0
4000874c:	e4d08001 	ldrb	r8, [r0], #1
40008750:	e0833103 	add	r3, r3, r3, lsl #2
40008754:	e0813083 	add	r3, r1, r3, lsl #1
40008758:	e2481030 	sub	r1, r8, #48	; 0x30
4000875c:	e3510009 	cmp	r1, #9
40008760:	9afffff9 	bls	4000874c <_svfprintf_r+0x5e0>
40008764:	e1833fc3 	orr	r3, r3, r3, asr #31
40008768:	e58d3028 	str	r3, [sp, #40]	; 0x28
4000876c:	e1a03000 	mov	r3, r0
40008770:	eafffeca 	b	400082a0 <_svfprintf_r+0x134>
40008774:	e59d4020 	ldr	r4, [sp, #32]
40008778:	e3844010 	orr	r4, r4, #16
4000877c:	e58d4020 	str	r4, [sp, #32]
40008780:	e59d5020 	ldr	r5, [sp, #32]
40008784:	e3150020 	tst	r5, #32
40008788:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000878c:	1affff45 	bne	400084a8 <_svfprintf_r+0x33c>
40008790:	e59d5020 	ldr	r5, [sp, #32]
40008794:	e3150010 	tst	r5, #16
40008798:	1a00035d 	bne	40009514 <_svfprintf_r+0x13a8>
4000879c:	e59d4020 	ldr	r4, [sp, #32]
400087a0:	e3140040 	tst	r4, #64	; 0x40
400087a4:	0a00035a 	beq	40009514 <_svfprintf_r+0x13a8>
400087a8:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
400087ac:	e1d540b0 	ldrh	r4, [r5]
400087b0:	e2855004 	add	r5, r5, #4
400087b4:	e58d5048 	str	r5, [sp, #72]	; 0x48
400087b8:	e3a03001 	mov	r3, #1
400087bc:	e3a05000 	mov	r5, #0
400087c0:	eaffff3f 	b	400084c4 <_svfprintf_r+0x358>
400087c4:	e59d5020 	ldr	r5, [sp, #32]
400087c8:	e3855010 	orr	r5, r5, #16
400087cc:	e58d5020 	str	r5, [sp, #32]
400087d0:	e59dc020 	ldr	ip, [sp, #32]
400087d4:	e31c0020 	tst	ip, #32
400087d8:	e58d3024 	str	r3, [sp, #36]	; 0x24
400087dc:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
400087e0:	0a0000f9 	beq	40008bcc <_svfprintf_r+0xa60>
400087e4:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
400087e8:	e2841007 	add	r1, r4, #7
400087ec:	e3c11007 	bic	r1, r1, #7
400087f0:	e891000c 	ldm	r1, {r2, r3}
400087f4:	e2811008 	add	r1, r1, #8
400087f8:	e58d1048 	str	r1, [sp, #72]	; 0x48
400087fc:	e1a04002 	mov	r4, r2
40008800:	e1a05003 	mov	r5, r3
40008804:	e3520000 	cmp	r2, #0
40008808:	e2d30000 	sbcs	r0, r3, #0
4000880c:	ba0003e4 	blt	400097a4 <_svfprintf_r+0x1638>
40008810:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40008814:	e3a03001 	mov	r3, #1
40008818:	eaffff2b 	b	400084cc <_svfprintf_r+0x360>
4000881c:	e59d4020 	ldr	r4, [sp, #32]
40008820:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40008824:	e58d3024 	str	r3, [sp, #36]	; 0x24
40008828:	e3140008 	tst	r4, #8
4000882c:	e2853007 	add	r3, r5, #7
40008830:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40008834:	e3c33007 	bic	r3, r3, #7
40008838:	0a0003f0 	beq	40009800 <_svfprintf_r+0x1694>
4000883c:	e283c008 	add	ip, r3, #8
40008840:	e5934000 	ldr	r4, [r3]
40008844:	e5933004 	ldr	r3, [r3, #4]
40008848:	e58dc048 	str	ip, [sp, #72]	; 0x48
4000884c:	e58d4058 	str	r4, [sp, #88]	; 0x58
40008850:	e58d305c 	str	r3, [sp, #92]	; 0x5c
40008854:	e28d0058 	add	r0, sp, #88	; 0x58
40008858:	e8900003 	ldm	r0, {r0, r1}
4000885c:	eb000fff 	bl	4000c860 <__fpclassifyd>
40008860:	e3500001 	cmp	r0, #1
40008864:	e28d0058 	add	r0, sp, #88	; 0x58
40008868:	e8900003 	ldm	r0, {r0, r1}
4000886c:	1a0003d2 	bne	400097bc <_svfprintf_r+0x1650>
40008870:	e3a03000 	mov	r3, #0
40008874:	e3a02000 	mov	r2, #0
40008878:	eb0019fb 	bl	4000f06c <__aeabi_dcmplt>
4000887c:	e59d4020 	ldr	r4, [sp, #32]
40008880:	e3500000 	cmp	r0, #0
40008884:	13a0a02d 	movne	sl, #45	; 0x2d
40008888:	e59f38cc 	ldr	r3, [pc, #2252]	; 4000915c <_svfprintf_r+0xff0>
4000888c:	e3a05003 	mov	r5, #3
40008890:	e3a0c000 	mov	ip, #0
40008894:	05dda077 	ldrbeq	sl, [sp, #119]	; 0x77
40008898:	15cda077 	strbne	sl, [sp, #119]	; 0x77
4000889c:	e3c44080 	bic	r4, r4, #128	; 0x80
400088a0:	e3580047 	cmp	r8, #71	; 0x47
400088a4:	e59f68b4 	ldr	r6, [pc, #2228]	; 40009160 <_svfprintf_r+0xff4>
400088a8:	e58d502c 	str	r5, [sp, #44]	; 0x2c
400088ac:	e58dc028 	str	ip, [sp, #40]	; 0x28
400088b0:	e58d4020 	str	r4, [sp, #32]
400088b4:	d1a06003 	movle	r6, r3
400088b8:	e58d5034 	str	r5, [sp, #52]	; 0x34
400088bc:	e58dc050 	str	ip, [sp, #80]	; 0x50
400088c0:	eaffff2a 	b	40008570 <_svfprintf_r+0x404>
400088c4:	e59d4020 	ldr	r4, [sp, #32]
400088c8:	e3844008 	orr	r4, r4, #8
400088cc:	e58d4020 	str	r4, [sp, #32]
400088d0:	e5d38000 	ldrb	r8, [r3]
400088d4:	eafffe70 	b	4000829c <_svfprintf_r+0x130>
400088d8:	e59d5020 	ldr	r5, [sp, #32]
400088dc:	e3855010 	orr	r5, r5, #16
400088e0:	e58d5020 	str	r5, [sp, #32]
400088e4:	e59dc020 	ldr	ip, [sp, #32]
400088e8:	e58d3024 	str	r3, [sp, #36]	; 0x24
400088ec:	e21c3020 	ands	r3, ip, #32
400088f0:	1affff82 	bne	40008700 <_svfprintf_r+0x594>
400088f4:	e59dc020 	ldr	ip, [sp, #32]
400088f8:	e21c2010 	ands	r2, ip, #16
400088fc:	0a0003d0 	beq	40009844 <_svfprintf_r+0x16d8>
40008900:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40008904:	e5954000 	ldr	r4, [r5]
40008908:	e2855004 	add	r5, r5, #4
4000890c:	e58d5048 	str	r5, [sp, #72]	; 0x48
40008910:	e3a05000 	mov	r5, #0
40008914:	eafffeea 	b	400084c4 <_svfprintf_r+0x358>
40008918:	e59d5020 	ldr	r5, [sp, #32]
4000891c:	e3855020 	orr	r5, r5, #32
40008920:	e58d5020 	str	r5, [sp, #32]
40008924:	e5d38000 	ldrb	r8, [r3]
40008928:	eafffe5b 	b	4000829c <_svfprintf_r+0x130>
4000892c:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40008930:	e5946000 	ldr	r6, [r4]
40008934:	e3a05000 	mov	r5, #0
40008938:	e1560005 	cmp	r6, r5
4000893c:	e58d3024 	str	r3, [sp, #36]	; 0x24
40008940:	e2844004 	add	r4, r4, #4
40008944:	e5cd5077 	strb	r5, [sp, #119]	; 0x77
40008948:	0a000505 	beq	40009d64 <_svfprintf_r+0x1bf8>
4000894c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008950:	e35c0000 	cmp	ip, #0
40008954:	e1a00006 	mov	r0, r6
40008958:	ba0004e2 	blt	40009ce8 <_svfprintf_r+0x1b7c>
4000895c:	e1a01005 	mov	r1, r5
40008960:	e1a0200c 	mov	r2, ip
40008964:	eb000c2d 	bl	4000ba20 <memchr>
40008968:	e3500000 	cmp	r0, #0
4000896c:	0a00051b 	beq	40009de0 <_svfprintf_r+0x1c74>
40008970:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008974:	e0660000 	rsb	r0, r6, r0
40008978:	e15c0000 	cmp	ip, r0
4000897c:	a1a0c000 	movge	ip, r0
40008980:	e58d4048 	str	r4, [sp, #72]	; 0x48
40008984:	e1cc4fcc 	bic	r4, ip, ip, asr #31
40008988:	e58dc034 	str	ip, [sp, #52]	; 0x34
4000898c:	e58d5028 	str	r5, [sp, #40]	; 0x28
40008990:	e58d402c 	str	r4, [sp, #44]	; 0x2c
40008994:	e58d5050 	str	r5, [sp, #80]	; 0x50
40008998:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
4000899c:	eafffef3 	b	40008570 <_svfprintf_r+0x404>
400089a0:	e59d5020 	ldr	r5, [sp, #32]
400089a4:	e59f47b8 	ldr	r4, [pc, #1976]	; 40009164 <_svfprintf_r+0xff8>
400089a8:	e3150020 	tst	r5, #32
400089ac:	e58d3024 	str	r3, [sp, #36]	; 0x24
400089b0:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
400089b4:	e58d4068 	str	r4, [sp, #104]	; 0x68
400089b8:	0a000072 	beq	40008b88 <_svfprintf_r+0xa1c>
400089bc:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
400089c0:	e28c3007 	add	r3, ip, #7
400089c4:	e3c33007 	bic	r3, r3, #7
400089c8:	e2834008 	add	r4, r3, #8
400089cc:	e58d4048 	str	r4, [sp, #72]	; 0x48
400089d0:	e8930030 	ldm	r3, {r4, r5}
400089d4:	e59dc020 	ldr	ip, [sp, #32]
400089d8:	e31c0001 	tst	ip, #1
400089dc:	0a00023f 	beq	400092e0 <_svfprintf_r+0x1174>
400089e0:	e1940005 	orrs	r0, r4, r5
400089e4:	0a00023d 	beq	400092e0 <_svfprintf_r+0x1174>
400089e8:	e3a03030 	mov	r3, #48	; 0x30
400089ec:	e38cc002 	orr	ip, ip, #2
400089f0:	e5cd3078 	strb	r3, [sp, #120]	; 0x78
400089f4:	e5cd8079 	strb	r8, [sp, #121]	; 0x79
400089f8:	e58dc020 	str	ip, [sp, #32]
400089fc:	e3a03002 	mov	r3, #2
40008a00:	eafffeaf 	b	400084c4 <_svfprintf_r+0x358>
40008a04:	e5d38000 	ldrb	r8, [r3]
40008a08:	e3a0202b 	mov	r2, #43	; 0x2b
40008a0c:	eafffe22 	b	4000829c <_svfprintf_r+0x130>
40008a10:	e5d38000 	ldrb	r8, [r3]
40008a14:	e358006c 	cmp	r8, #108	; 0x6c
40008a18:	059dc020 	ldreq	ip, [sp, #32]
40008a1c:	159d4020 	ldrne	r4, [sp, #32]
40008a20:	e1a01003 	mov	r1, r3
40008a24:	038cc020 	orreq	ip, ip, #32
40008a28:	13844010 	orrne	r4, r4, #16
40008a2c:	02833001 	addeq	r3, r3, #1
40008a30:	058dc020 	streq	ip, [sp, #32]
40008a34:	05d18001 	ldrbeq	r8, [r1, #1]
40008a38:	158d4020 	strne	r4, [sp, #32]
40008a3c:	eafffe16 	b	4000829c <_svfprintf_r+0x130>
40008a40:	e59dc020 	ldr	ip, [sp, #32]
40008a44:	e31c0020 	tst	ip, #32
40008a48:	e58d3024 	str	r3, [sp, #36]	; 0x24
40008a4c:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40008a50:	0a000371 	beq	4000981c <_svfprintf_r+0x16b0>
40008a54:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40008a58:	e5941000 	ldr	r1, [r4]
40008a5c:	e59d4040 	ldr	r4, [sp, #64]	; 0x40
40008a60:	e1a05fc4 	asr	r5, r4, #31
40008a64:	e1a03005 	mov	r3, r5
40008a68:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40008a6c:	e1a02004 	mov	r2, r4
40008a70:	e2855004 	add	r5, r5, #4
40008a74:	e58d5048 	str	r5, [sp, #72]	; 0x48
40008a78:	e881000c 	stm	r1, {r2, r3}
40008a7c:	eafffddb 	b	400081f0 <_svfprintf_r+0x84>
40008a80:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40008a84:	e59d5020 	ldr	r5, [sp, #32]
40008a88:	e28cc004 	add	ip, ip, #4
40008a8c:	e58d3024 	str	r3, [sp, #36]	; 0x24
40008a90:	e59d3048 	ldr	r3, [sp, #72]	; 0x48
40008a94:	e58dc048 	str	ip, [sp, #72]	; 0x48
40008a98:	e59fc6c4 	ldr	ip, [pc, #1732]	; 40009164 <_svfprintf_r+0xff8>
40008a9c:	e3855002 	orr	r5, r5, #2
40008aa0:	e5934000 	ldr	r4, [r3]
40008aa4:	e3a08078 	mov	r8, #120	; 0x78
40008aa8:	e3a03030 	mov	r3, #48	; 0x30
40008aac:	e58d5020 	str	r5, [sp, #32]
40008ab0:	e5cd3078 	strb	r3, [sp, #120]	; 0x78
40008ab4:	e3a05000 	mov	r5, #0
40008ab8:	e5cd8079 	strb	r8, [sp, #121]	; 0x79
40008abc:	e58dc068 	str	ip, [sp, #104]	; 0x68
40008ac0:	e3a03002 	mov	r3, #2
40008ac4:	eafffe7e 	b	400084c4 <_svfprintf_r+0x358>
40008ac8:	e59d5020 	ldr	r5, [sp, #32]
40008acc:	e3855040 	orr	r5, r5, #64	; 0x40
40008ad0:	e58d5020 	str	r5, [sp, #32]
40008ad4:	e5d38000 	ldrb	r8, [r3]
40008ad8:	eafffdef 	b	4000829c <_svfprintf_r+0x130>
40008adc:	e3520000 	cmp	r2, #0
40008ae0:	e5d38000 	ldrb	r8, [r3]
40008ae4:	03a02020 	moveq	r2, #32
40008ae8:	eafffdeb 	b	4000829c <_svfprintf_r+0x130>
40008aec:	e59d5020 	ldr	r5, [sp, #32]
40008af0:	e3855001 	orr	r5, r5, #1
40008af4:	e58d5020 	str	r5, [sp, #32]
40008af8:	e5d38000 	ldrb	r8, [r3]
40008afc:	eafffde6 	b	4000829c <_svfprintf_r+0x130>
40008b00:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40008b04:	e59cc000 	ldr	ip, [ip]
40008b08:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40008b0c:	e35c0000 	cmp	ip, #0
40008b10:	e58dc044 	str	ip, [sp, #68]	; 0x44
40008b14:	e2841004 	add	r1, r4, #4
40008b18:	bafffe3d 	blt	40008414 <_svfprintf_r+0x2a8>
40008b1c:	e58d1048 	str	r1, [sp, #72]	; 0x48
40008b20:	e5d38000 	ldrb	r8, [r3]
40008b24:	eafffddc 	b	4000829c <_svfprintf_r+0x130>
40008b28:	e58d3024 	str	r3, [sp, #36]	; 0x24
40008b2c:	e59d3048 	ldr	r3, [sp, #72]	; 0x48
40008b30:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40008b34:	e5932000 	ldr	r2, [r3]
40008b38:	e3a0c001 	mov	ip, #1
40008b3c:	e2844004 	add	r4, r4, #4
40008b40:	e3a03000 	mov	r3, #0
40008b44:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40008b48:	e5cd20a0 	strb	r2, [sp, #160]	; 0xa0
40008b4c:	e58d4048 	str	r4, [sp, #72]	; 0x48
40008b50:	e1a0a003 	mov	sl, r3
40008b54:	e5cd3077 	strb	r3, [sp, #119]	; 0x77
40008b58:	e58da028 	str	sl, [sp, #40]	; 0x28
40008b5c:	e58da050 	str	sl, [sp, #80]	; 0x50
40008b60:	e58dc034 	str	ip, [sp, #52]	; 0x34
40008b64:	e28d60a0 	add	r6, sp, #160	; 0xa0
40008b68:	eafffe85 	b	40008584 <_svfprintf_r+0x418>
40008b6c:	e59d5020 	ldr	r5, [sp, #32]
40008b70:	e59f45f0 	ldr	r4, [pc, #1520]	; 40009168 <_svfprintf_r+0xffc>
40008b74:	e3150020 	tst	r5, #32
40008b78:	e58d3024 	str	r3, [sp, #36]	; 0x24
40008b7c:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40008b80:	e58d4068 	str	r4, [sp, #104]	; 0x68
40008b84:	1affff8c 	bne	400089bc <_svfprintf_r+0x850>
40008b88:	e59d5020 	ldr	r5, [sp, #32]
40008b8c:	e3150010 	tst	r5, #16
40008b90:	1a000266 	bne	40009530 <_svfprintf_r+0x13c4>
40008b94:	e59d4020 	ldr	r4, [sp, #32]
40008b98:	e3140040 	tst	r4, #64	; 0x40
40008b9c:	0a000263 	beq	40009530 <_svfprintf_r+0x13c4>
40008ba0:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40008ba4:	e1d540b0 	ldrh	r4, [r5]
40008ba8:	e2855004 	add	r5, r5, #4
40008bac:	e58d5048 	str	r5, [sp, #72]	; 0x48
40008bb0:	e3a05000 	mov	r5, #0
40008bb4:	eaffff86 	b	400089d4 <_svfprintf_r+0x868>
40008bb8:	e59dc020 	ldr	ip, [sp, #32]
40008bbc:	e31c0020 	tst	ip, #32
40008bc0:	e58d3024 	str	r3, [sp, #36]	; 0x24
40008bc4:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40008bc8:	1affff05 	bne	400087e4 <_svfprintf_r+0x678>
40008bcc:	e59d5020 	ldr	r5, [sp, #32]
40008bd0:	e3150010 	tst	r5, #16
40008bd4:	0a000327 	beq	40009878 <_svfprintf_r+0x170c>
40008bd8:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40008bdc:	e59c4000 	ldr	r4, [ip]
40008be0:	e28cc004 	add	ip, ip, #4
40008be4:	e1a05fc4 	asr	r5, r4, #31
40008be8:	e58dc048 	str	ip, [sp, #72]	; 0x48
40008bec:	e1a02004 	mov	r2, r4
40008bf0:	e1a03005 	mov	r3, r5
40008bf4:	eaffff02 	b	40008804 <_svfprintf_r+0x698>
40008bf8:	e59d5020 	ldr	r5, [sp, #32]
40008bfc:	e3855080 	orr	r5, r5, #128	; 0x80
40008c00:	e58d5020 	str	r5, [sp, #32]
40008c04:	e5d38000 	ldrb	r8, [r3]
40008c08:	eafffda3 	b	4000829c <_svfprintf_r+0x130>
40008c0c:	e3a0c000 	mov	ip, #0
40008c10:	e58dc044 	str	ip, [sp, #68]	; 0x44
40008c14:	e2481030 	sub	r1, r8, #48	; 0x30
40008c18:	e1a0000c 	mov	r0, ip
40008c1c:	e4d38001 	ldrb	r8, [r3], #1
40008c20:	e0800100 	add	r0, r0, r0, lsl #2
40008c24:	e0810080 	add	r0, r1, r0, lsl #1
40008c28:	e2481030 	sub	r1, r8, #48	; 0x30
40008c2c:	e3510009 	cmp	r1, #9
40008c30:	9afffff9 	bls	40008c1c <_svfprintf_r+0xab0>
40008c34:	e58d0044 	str	r0, [sp, #68]	; 0x44
40008c38:	eafffd98 	b	400082a0 <_svfprintf_r+0x134>
40008c3c:	e3580000 	cmp	r8, #0
40008c40:	e58d3024 	str	r3, [sp, #36]	; 0x24
40008c44:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40008c48:	0afffe02 	beq	40008458 <_svfprintf_r+0x2ec>
40008c4c:	e3a03000 	mov	r3, #0
40008c50:	e3a0c001 	mov	ip, #1
40008c54:	e1a0a003 	mov	sl, r3
40008c58:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40008c5c:	e5cd80a0 	strb	r8, [sp, #160]	; 0xa0
40008c60:	eaffffbb 	b	40008b54 <_svfprintf_r+0x9e8>
40008c64:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008c68:	e35a0000 	cmp	sl, #0
40008c6c:	0a00000a 	beq	40008c9c <_svfprintf_r+0xb30>
40008c70:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008c74:	e2833001 	add	r3, r3, #1
40008c78:	e3530007 	cmp	r3, #7
40008c7c:	e2844001 	add	r4, r4, #1
40008c80:	e28d2077 	add	r2, sp, #119	; 0x77
40008c84:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008c88:	e3a03001 	mov	r3, #1
40008c8c:	e887000c 	stm	r7, {r2, r3}
40008c90:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008c94:	d2877008 	addle	r7, r7, #8
40008c98:	ca00017e 	bgt	40009298 <_svfprintf_r+0x112c>
40008c9c:	e35b0000 	cmp	fp, #0
40008ca0:	0a00000a 	beq	40008cd0 <_svfprintf_r+0xb64>
40008ca4:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008ca8:	e2833001 	add	r3, r3, #1
40008cac:	e3530007 	cmp	r3, #7
40008cb0:	e2844002 	add	r4, r4, #2
40008cb4:	e28d2078 	add	r2, sp, #120	; 0x78
40008cb8:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008cbc:	e3a03002 	mov	r3, #2
40008cc0:	e887000c 	stm	r7, {r2, r3}
40008cc4:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008cc8:	d2877008 	addle	r7, r7, #8
40008ccc:	ca00017a 	bgt	400092bc <_svfprintf_r+0x1150>
40008cd0:	e59d504c 	ldr	r5, [sp, #76]	; 0x4c
40008cd4:	e3550080 	cmp	r5, #128	; 0x80
40008cd8:	0a0000e3 	beq	4000906c <_svfprintf_r+0xf00>
40008cdc:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008ce0:	e59d3034 	ldr	r3, [sp, #52]	; 0x34
40008ce4:	e063a00c 	rsb	sl, r3, ip
40008ce8:	e35a0000 	cmp	sl, #0
40008cec:	da000034 	ble	40008dc4 <_svfprintf_r+0xc58>
40008cf0:	e35a0010 	cmp	sl, #16
40008cf4:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008cf8:	e59f5478 	ldr	r5, [pc, #1144]	; 40009178 <_svfprintf_r+0x100c>
40008cfc:	da000020 	ble	40008d84 <_svfprintf_r+0xc18>
40008d00:	e1a02007 	mov	r2, r7
40008d04:	e1a01004 	mov	r1, r4
40008d08:	e1a07005 	mov	r7, r5
40008d0c:	e3a0b010 	mov	fp, #16
40008d10:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
40008d14:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40008d18:	ea000002 	b	40008d28 <_svfprintf_r+0xbbc>
40008d1c:	e24aa010 	sub	sl, sl, #16
40008d20:	e35a0010 	cmp	sl, #16
40008d24:	da000013 	ble	40008d78 <_svfprintf_r+0xc0c>
40008d28:	e2833001 	add	r3, r3, #1
40008d2c:	e3530007 	cmp	r3, #7
40008d30:	e2811010 	add	r1, r1, #16
40008d34:	e8820a00 	stm	r2, {r9, fp}
40008d38:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008d3c:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40008d40:	d2822008 	addle	r2, r2, #8
40008d44:	dafffff4 	ble	40008d1c <_svfprintf_r+0xbb0>
40008d48:	e1a00004 	mov	r0, r4
40008d4c:	e1a01005 	mov	r1, r5
40008d50:	e28d2094 	add	r2, sp, #148	; 0x94
40008d54:	eb000f68 	bl	4000cafc <__ssprint_r>
40008d58:	e3500000 	cmp	r0, #0
40008d5c:	1afffdc3 	bne	40008470 <_svfprintf_r+0x304>
40008d60:	e24aa010 	sub	sl, sl, #16
40008d64:	e35a0010 	cmp	sl, #16
40008d68:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40008d6c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008d70:	e28d20c8 	add	r2, sp, #200	; 0xc8
40008d74:	caffffeb 	bgt	40008d28 <_svfprintf_r+0xbbc>
40008d78:	e1a05007 	mov	r5, r7
40008d7c:	e1a04001 	mov	r4, r1
40008d80:	e1a07002 	mov	r7, r2
40008d84:	e2833001 	add	r3, r3, #1
40008d88:	e3530007 	cmp	r3, #7
40008d8c:	e084400a 	add	r4, r4, sl
40008d90:	e8870420 	stm	r7, {r5, sl}
40008d94:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008d98:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008d9c:	d2877008 	addle	r7, r7, #8
40008da0:	da000007 	ble	40008dc4 <_svfprintf_r+0xc58>
40008da4:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008da8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008dac:	e28d2094 	add	r2, sp, #148	; 0x94
40008db0:	eb000f51 	bl	4000cafc <__ssprint_r>
40008db4:	e3500000 	cmp	r0, #0
40008db8:	1afffdac 	bne	40008470 <_svfprintf_r+0x304>
40008dbc:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008dc0:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008dc4:	e59d5020 	ldr	r5, [sp, #32]
40008dc8:	e3150c01 	tst	r5, #256	; 0x100
40008dcc:	1a00004d 	bne	40008f08 <_svfprintf_r+0xd9c>
40008dd0:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008dd4:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
40008dd8:	e2833001 	add	r3, r3, #1
40008ddc:	e084400c 	add	r4, r4, ip
40008de0:	e3530007 	cmp	r3, #7
40008de4:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008de8:	e8871040 	stm	r7, {r6, ip}
40008dec:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008df0:	ca000118 	bgt	40009258 <_svfprintf_r+0x10ec>
40008df4:	e2877008 	add	r7, r7, #8
40008df8:	e59dc020 	ldr	ip, [sp, #32]
40008dfc:	e31c0004 	tst	ip, #4
40008e00:	0a000033 	beq	40008ed4 <_svfprintf_r+0xd68>
40008e04:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40008e08:	e59d002c 	ldr	r0, [sp, #44]	; 0x2c
40008e0c:	e060500c 	rsb	r5, r0, ip
40008e10:	e3550000 	cmp	r5, #0
40008e14:	da00002e 	ble	40008ed4 <_svfprintf_r+0xd68>
40008e18:	e3550010 	cmp	r5, #16
40008e1c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008e20:	e59fa330 	ldr	sl, [pc, #816]	; 40009158 <_svfprintf_r+0xfec>
40008e24:	da00001b 	ble	40008e98 <_svfprintf_r+0xd2c>
40008e28:	e3a06010 	mov	r6, #16
40008e2c:	e59d8038 	ldr	r8, [sp, #56]	; 0x38
40008e30:	e59db030 	ldr	fp, [sp, #48]	; 0x30
40008e34:	ea000002 	b	40008e44 <_svfprintf_r+0xcd8>
40008e38:	e2455010 	sub	r5, r5, #16
40008e3c:	e3550010 	cmp	r5, #16
40008e40:	da000014 	ble	40008e98 <_svfprintf_r+0xd2c>
40008e44:	e2833001 	add	r3, r3, #1
40008e48:	e59f1308 	ldr	r1, [pc, #776]	; 40009158 <_svfprintf_r+0xfec>
40008e4c:	e3530007 	cmp	r3, #7
40008e50:	e2844010 	add	r4, r4, #16
40008e54:	e8870042 	stm	r7, {r1, r6}
40008e58:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008e5c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008e60:	d2877008 	addle	r7, r7, #8
40008e64:	dafffff3 	ble	40008e38 <_svfprintf_r+0xccc>
40008e68:	e1a00008 	mov	r0, r8
40008e6c:	e1a0100b 	mov	r1, fp
40008e70:	e28d2094 	add	r2, sp, #148	; 0x94
40008e74:	eb000f20 	bl	4000cafc <__ssprint_r>
40008e78:	e3500000 	cmp	r0, #0
40008e7c:	1afffd7b 	bne	40008470 <_svfprintf_r+0x304>
40008e80:	e2455010 	sub	r5, r5, #16
40008e84:	e28d3098 	add	r3, sp, #152	; 0x98
40008e88:	e3550010 	cmp	r5, #16
40008e8c:	e8930018 	ldm	r3, {r3, r4}
40008e90:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008e94:	caffffea 	bgt	40008e44 <_svfprintf_r+0xcd8>
40008e98:	e2833001 	add	r3, r3, #1
40008e9c:	e0844005 	add	r4, r4, r5
40008ea0:	e3530007 	cmp	r3, #7
40008ea4:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008ea8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008eac:	e587a000 	str	sl, [r7]
40008eb0:	e5875004 	str	r5, [r7, #4]
40008eb4:	da000006 	ble	40008ed4 <_svfprintf_r+0xd68>
40008eb8:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008ebc:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008ec0:	e28d2094 	add	r2, sp, #148	; 0x94
40008ec4:	eb000f0c 	bl	4000cafc <__ssprint_r>
40008ec8:	e3500000 	cmp	r0, #0
40008ecc:	1afffd67 	bne	40008470 <_svfprintf_r+0x304>
40008ed0:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008ed4:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
40008ed8:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40008edc:	e59d0044 	ldr	r0, [sp, #68]	; 0x44
40008ee0:	e15c0000 	cmp	ip, r0
40008ee4:	a085500c 	addge	r5, r5, ip
40008ee8:	b0855000 	addlt	r5, r5, r0
40008eec:	e3540000 	cmp	r4, #0
40008ef0:	e58d5040 	str	r5, [sp, #64]	; 0x40
40008ef4:	1a0000e0 	bne	4000927c <_svfprintf_r+0x1110>
40008ef8:	e3a03000 	mov	r3, #0
40008efc:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008f00:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008f04:	eafffcb9 	b	400081f0 <_svfprintf_r+0x84>
40008f08:	e3580065 	cmp	r8, #101	; 0x65
40008f0c:	da00009c 	ble	40009184 <_svfprintf_r+0x1018>
40008f10:	e28d0058 	add	r0, sp, #88	; 0x58
40008f14:	e8900003 	ldm	r0, {r0, r1}
40008f18:	e3a02000 	mov	r2, #0
40008f1c:	e3a03000 	mov	r3, #0
40008f20:	eb00184b 	bl	4000f054 <__aeabi_dcmpeq>
40008f24:	e3500000 	cmp	r0, #0
40008f28:	0a0000ee 	beq	400092e8 <_svfprintf_r+0x117c>
40008f2c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008f30:	e59f023c 	ldr	r0, [pc, #572]	; 40009174 <_svfprintf_r+0x1008>
40008f34:	e2833001 	add	r3, r3, #1
40008f38:	e2844001 	add	r4, r4, #1
40008f3c:	e3530007 	cmp	r3, #7
40008f40:	e3a02001 	mov	r2, #1
40008f44:	e5870000 	str	r0, [r7]
40008f48:	e5872004 	str	r2, [r7, #4]
40008f4c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008f50:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008f54:	d2877008 	addle	r7, r7, #8
40008f58:	ca000252 	bgt	400098a8 <_svfprintf_r+0x173c>
40008f5c:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40008f60:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40008f64:	e1530005 	cmp	r3, r5
40008f68:	ba000002 	blt	40008f78 <_svfprintf_r+0xe0c>
40008f6c:	e59dc020 	ldr	ip, [sp, #32]
40008f70:	e31c0001 	tst	ip, #1
40008f74:	0affff9f 	beq	40008df8 <_svfprintf_r+0xc8c>
40008f78:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008f7c:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
40008f80:	e2833001 	add	r3, r3, #1
40008f84:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
40008f88:	e0844005 	add	r4, r4, r5
40008f8c:	e3530007 	cmp	r3, #7
40008f90:	e587c000 	str	ip, [r7]
40008f94:	e5875004 	str	r5, [r7, #4]
40008f98:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008f9c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008fa0:	d2877008 	addle	r7, r7, #8
40008fa4:	ca000289 	bgt	400099d0 <_svfprintf_r+0x1864>
40008fa8:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40008fac:	e2456001 	sub	r6, r5, #1
40008fb0:	e3560000 	cmp	r6, #0
40008fb4:	daffff8f 	ble	40008df8 <_svfprintf_r+0xc8c>
40008fb8:	e3560010 	cmp	r6, #16
40008fbc:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008fc0:	e59f51b0 	ldr	r5, [pc, #432]	; 40009178 <_svfprintf_r+0x100c>
40008fc4:	da00014a 	ble	400094f4 <_svfprintf_r+0x1388>
40008fc8:	e3a08010 	mov	r8, #16
40008fcc:	e59da038 	ldr	sl, [sp, #56]	; 0x38
40008fd0:	e59db030 	ldr	fp, [sp, #48]	; 0x30
40008fd4:	ea000002 	b	40008fe4 <_svfprintf_r+0xe78>
40008fd8:	e2466010 	sub	r6, r6, #16
40008fdc:	e3560010 	cmp	r6, #16
40008fe0:	da000143 	ble	400094f4 <_svfprintf_r+0x1388>
40008fe4:	e2833001 	add	r3, r3, #1
40008fe8:	e3530007 	cmp	r3, #7
40008fec:	e2844010 	add	r4, r4, #16
40008ff0:	e5879000 	str	r9, [r7]
40008ff4:	e5878004 	str	r8, [r7, #4]
40008ff8:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008ffc:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40009000:	d2877008 	addle	r7, r7, #8
40009004:	dafffff3 	ble	40008fd8 <_svfprintf_r+0xe6c>
40009008:	e1a0000a 	mov	r0, sl
4000900c:	e1a0100b 	mov	r1, fp
40009010:	e28d2094 	add	r2, sp, #148	; 0x94
40009014:	eb000eb8 	bl	4000cafc <__ssprint_r>
40009018:	e3500000 	cmp	r0, #0
4000901c:	1afffd13 	bne	40008470 <_svfprintf_r+0x304>
40009020:	e28d3098 	add	r3, sp, #152	; 0x98
40009024:	e8930018 	ldm	r3, {r3, r4}
40009028:	e28d70c8 	add	r7, sp, #200	; 0xc8
4000902c:	eaffffe9 	b	40008fd8 <_svfprintf_r+0xe6c>
40009030:	e3530000 	cmp	r3, #0
40009034:	158d2034 	strne	r2, [sp, #52]	; 0x34
40009038:	128d60c8 	addne	r6, sp, #200	; 0xc8
4000903c:	1afffd44 	bne	40008554 <_svfprintf_r+0x3e8>
40009040:	e59d4020 	ldr	r4, [sp, #32]
40009044:	e3140001 	tst	r4, #1
40009048:	128d6f42 	addne	r6, sp, #264	; 0x108
4000904c:	13a03030 	movne	r3, #48	; 0x30
40009050:	159d501c 	ldrne	r5, [sp, #28]
40009054:	15663041 	strbne	r3, [r6, #-65]!	; 0xffffffbf
40009058:	10665005 	rsbne	r5, r6, r5
4000905c:	158d5034 	strne	r5, [sp, #52]	; 0x34
40009060:	058d3034 	streq	r3, [sp, #52]	; 0x34
40009064:	028d60c8 	addeq	r6, sp, #200	; 0xc8
40009068:	eafffd39 	b	40008554 <_svfprintf_r+0x3e8>
4000906c:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40009070:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
40009074:	e065a00c 	rsb	sl, r5, ip
40009078:	e35a0000 	cmp	sl, #0
4000907c:	daffff16 	ble	40008cdc <_svfprintf_r+0xb70>
40009080:	e35a0010 	cmp	sl, #16
40009084:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40009088:	e59f50e8 	ldr	r5, [pc, #232]	; 40009178 <_svfprintf_r+0x100c>
4000908c:	da000020 	ble	40009114 <_svfprintf_r+0xfa8>
40009090:	e1a02007 	mov	r2, r7
40009094:	e1a01004 	mov	r1, r4
40009098:	e1a07005 	mov	r7, r5
4000909c:	e3a0b010 	mov	fp, #16
400090a0:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
400090a4:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
400090a8:	ea000002 	b	400090b8 <_svfprintf_r+0xf4c>
400090ac:	e24aa010 	sub	sl, sl, #16
400090b0:	e35a0010 	cmp	sl, #16
400090b4:	da000013 	ble	40009108 <_svfprintf_r+0xf9c>
400090b8:	e2833001 	add	r3, r3, #1
400090bc:	e3530007 	cmp	r3, #7
400090c0:	e2811010 	add	r1, r1, #16
400090c4:	e8820a00 	stm	r2, {r9, fp}
400090c8:	e58d3098 	str	r3, [sp, #152]	; 0x98
400090cc:	e58d109c 	str	r1, [sp, #156]	; 0x9c
400090d0:	d2822008 	addle	r2, r2, #8
400090d4:	dafffff4 	ble	400090ac <_svfprintf_r+0xf40>
400090d8:	e1a00004 	mov	r0, r4
400090dc:	e1a01005 	mov	r1, r5
400090e0:	e28d2094 	add	r2, sp, #148	; 0x94
400090e4:	eb000e84 	bl	4000cafc <__ssprint_r>
400090e8:	e3500000 	cmp	r0, #0
400090ec:	1afffcdf 	bne	40008470 <_svfprintf_r+0x304>
400090f0:	e24aa010 	sub	sl, sl, #16
400090f4:	e35a0010 	cmp	sl, #16
400090f8:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
400090fc:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40009100:	e28d20c8 	add	r2, sp, #200	; 0xc8
40009104:	caffffeb 	bgt	400090b8 <_svfprintf_r+0xf4c>
40009108:	e1a05007 	mov	r5, r7
4000910c:	e1a04001 	mov	r4, r1
40009110:	e1a07002 	mov	r7, r2
40009114:	e2833001 	add	r3, r3, #1
40009118:	e3530007 	cmp	r3, #7
4000911c:	e084400a 	add	r4, r4, sl
40009120:	e8870420 	stm	r7, {r5, sl}
40009124:	e58d3098 	str	r3, [sp, #152]	; 0x98
40009128:	e58d409c 	str	r4, [sp, #156]	; 0x9c
4000912c:	d2877008 	addle	r7, r7, #8
40009130:	dafffee9 	ble	40008cdc <_svfprintf_r+0xb70>
40009134:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009138:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000913c:	e28d2094 	add	r2, sp, #148	; 0x94
40009140:	eb000e6d 	bl	4000cafc <__ssprint_r>
40009144:	e3500000 	cmp	r0, #0
40009148:	1afffcc8 	bne	40008470 <_svfprintf_r+0x304>
4000914c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40009150:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009154:	eafffee0 	b	40008cdc <_svfprintf_r+0xb70>
40009158:	40017f30 	andmi	r7, r1, r0, lsr pc
4000915c:	400182d8 	ldrdmi	r8, [r1], -r8	; <UNPREDICTABLE>
40009160:	400182dc 	ldrdmi	r8, [r1], -ip
40009164:	400182fc 	strdmi	r8, [r1], -ip
40009168:	400182e8 	andmi	r8, r1, r8, ror #5
4000916c:	400182e0 	andmi	r8, r1, r0, ror #5
40009170:	400182e4 	andmi	r8, r1, r4, ror #5
40009174:	40018318 	andmi	r8, r1, r8, lsl r3
40009178:	40017f40 	andmi	r7, r1, r0, asr #30
4000917c:	40018310 	andmi	r8, r1, r0, lsl r3
40009180:	66666667 	strbtvs	r6, [r6], -r7, ror #12
40009184:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40009188:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
4000918c:	e3550001 	cmp	r5, #1
40009190:	e2888001 	add	r8, r8, #1
40009194:	e2844001 	add	r4, r4, #1
40009198:	da00014e 	ble	400096d8 <_svfprintf_r+0x156c>
4000919c:	e3580007 	cmp	r8, #7
400091a0:	e3a03001 	mov	r3, #1
400091a4:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400091a8:	e5876000 	str	r6, [r7]
400091ac:	e58d8098 	str	r8, [sp, #152]	; 0x98
400091b0:	e5873004 	str	r3, [r7, #4]
400091b4:	d2877008 	addle	r7, r7, #8
400091b8:	ca000151 	bgt	40009704 <_svfprintf_r+0x1598>
400091bc:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
400091c0:	e2888001 	add	r8, r8, #1
400091c4:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
400091c8:	e3580007 	cmp	r8, #7
400091cc:	e0844005 	add	r4, r4, r5
400091d0:	e587c000 	str	ip, [r7]
400091d4:	e5875004 	str	r5, [r7, #4]
400091d8:	e58d8098 	str	r8, [sp, #152]	; 0x98
400091dc:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400091e0:	d2877008 	addle	r7, r7, #8
400091e4:	ca000150 	bgt	4000972c <_svfprintf_r+0x15c0>
400091e8:	e28d0058 	add	r0, sp, #88	; 0x58
400091ec:	e8900003 	ldm	r0, {r0, r1}
400091f0:	e3a02000 	mov	r2, #0
400091f4:	e3a03000 	mov	r3, #0
400091f8:	eb001795 	bl	4000f054 <__aeabi_dcmpeq>
400091fc:	e3500000 	cmp	r0, #0
40009200:	1a000086 	bne	40009420 <_svfprintf_r+0x12b4>
40009204:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40009208:	e2888001 	add	r8, r8, #1
4000920c:	e2453001 	sub	r3, r5, #1
40009210:	e2866001 	add	r6, r6, #1
40009214:	e0844003 	add	r4, r4, r3
40009218:	e3580007 	cmp	r8, #7
4000921c:	e58d8098 	str	r8, [sp, #152]	; 0x98
40009220:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40009224:	e5876000 	str	r6, [r7]
40009228:	e5873004 	str	r3, [r7, #4]
4000922c:	ca0000a6 	bgt	400094cc <_svfprintf_r+0x1360>
40009230:	e2877008 	add	r7, r7, #8
40009234:	e59d5064 	ldr	r5, [sp, #100]	; 0x64
40009238:	e2888001 	add	r8, r8, #1
4000923c:	e0854004 	add	r4, r5, r4
40009240:	e28d3084 	add	r3, sp, #132	; 0x84
40009244:	e3580007 	cmp	r8, #7
40009248:	e58d8098 	str	r8, [sp, #152]	; 0x98
4000924c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40009250:	e8870028 	stm	r7, {r3, r5}
40009254:	dafffee6 	ble	40008df4 <_svfprintf_r+0xc88>
40009258:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
4000925c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009260:	e28d2094 	add	r2, sp, #148	; 0x94
40009264:	eb000e24 	bl	4000cafc <__ssprint_r>
40009268:	e3500000 	cmp	r0, #0
4000926c:	1afffc7f 	bne	40008470 <_svfprintf_r+0x304>
40009270:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40009274:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009278:	eafffede 	b	40008df8 <_svfprintf_r+0xc8c>
4000927c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009280:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009284:	e28d2094 	add	r2, sp, #148	; 0x94
40009288:	eb000e1b 	bl	4000cafc <__ssprint_r>
4000928c:	e3500000 	cmp	r0, #0
40009290:	0affff18 	beq	40008ef8 <_svfprintf_r+0xd8c>
40009294:	eafffc75 	b	40008470 <_svfprintf_r+0x304>
40009298:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
4000929c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400092a0:	e28d2094 	add	r2, sp, #148	; 0x94
400092a4:	eb000e14 	bl	4000cafc <__ssprint_r>
400092a8:	e3500000 	cmp	r0, #0
400092ac:	1afffc6f 	bne	40008470 <_svfprintf_r+0x304>
400092b0:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400092b4:	e28d70c8 	add	r7, sp, #200	; 0xc8
400092b8:	eafffe77 	b	40008c9c <_svfprintf_r+0xb30>
400092bc:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400092c0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400092c4:	e28d2094 	add	r2, sp, #148	; 0x94
400092c8:	eb000e0b 	bl	4000cafc <__ssprint_r>
400092cc:	e3500000 	cmp	r0, #0
400092d0:	1afffc66 	bne	40008470 <_svfprintf_r+0x304>
400092d4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400092d8:	e28d70c8 	add	r7, sp, #200	; 0xc8
400092dc:	eafffe7b 	b	40008cd0 <_svfprintf_r+0xb64>
400092e0:	e3a03002 	mov	r3, #2
400092e4:	eafffc76 	b	400084c4 <_svfprintf_r+0x358>
400092e8:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
400092ec:	e3530000 	cmp	r3, #0
400092f0:	da000175 	ble	400098cc <_svfprintf_r+0x1760>
400092f4:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
400092f8:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
400092fc:	e155000c 	cmp	r5, ip
40009300:	a1a0500c 	movge	r5, ip
40009304:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40009308:	e3550000 	cmp	r5, #0
4000930c:	e086b00c 	add	fp, r6, ip
40009310:	da000009 	ble	4000933c <_svfprintf_r+0x11d0>
40009314:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40009318:	e2833001 	add	r3, r3, #1
4000931c:	e0844005 	add	r4, r4, r5
40009320:	e3530007 	cmp	r3, #7
40009324:	e5876000 	str	r6, [r7]
40009328:	e5875004 	str	r5, [r7, #4]
4000932c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40009330:	e58d3098 	str	r3, [sp, #152]	; 0x98
40009334:	d2877008 	addle	r7, r7, #8
40009338:	ca000274 	bgt	40009d10 <_svfprintf_r+0x1ba4>
4000933c:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
40009340:	e1c55fc5 	bic	r5, r5, r5, asr #31
40009344:	e065800c 	rsb	r8, r5, ip
40009348:	e3580000 	cmp	r8, #0
4000934c:	da000090 	ble	40009594 <_svfprintf_r+0x1428>
40009350:	e3580010 	cmp	r8, #16
40009354:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40009358:	e51f51e8 	ldr	r5, [pc, #-488]	; 40009178 <_svfprintf_r+0x100c>
4000935c:	da00007c 	ble	40009554 <_svfprintf_r+0x13e8>
40009360:	e1a02007 	mov	r2, r7
40009364:	e1a01004 	mov	r1, r4
40009368:	e1a07005 	mov	r7, r5
4000936c:	e3a0a010 	mov	sl, #16
40009370:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
40009374:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40009378:	ea000002 	b	40009388 <_svfprintf_r+0x121c>
4000937c:	e2488010 	sub	r8, r8, #16
40009380:	e3580010 	cmp	r8, #16
40009384:	da00006f 	ble	40009548 <_svfprintf_r+0x13dc>
40009388:	e2833001 	add	r3, r3, #1
4000938c:	e3530007 	cmp	r3, #7
40009390:	e2811010 	add	r1, r1, #16
40009394:	e8820600 	stm	r2, {r9, sl}
40009398:	e58d3098 	str	r3, [sp, #152]	; 0x98
4000939c:	e58d109c 	str	r1, [sp, #156]	; 0x9c
400093a0:	d2822008 	addle	r2, r2, #8
400093a4:	dafffff4 	ble	4000937c <_svfprintf_r+0x1210>
400093a8:	e1a00004 	mov	r0, r4
400093ac:	e1a01005 	mov	r1, r5
400093b0:	e28d2094 	add	r2, sp, #148	; 0x94
400093b4:	eb000dd0 	bl	4000cafc <__ssprint_r>
400093b8:	e3500000 	cmp	r0, #0
400093bc:	1afffc2b 	bne	40008470 <_svfprintf_r+0x304>
400093c0:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
400093c4:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400093c8:	e28d20c8 	add	r2, sp, #200	; 0xc8
400093cc:	eaffffea 	b	4000937c <_svfprintf_r+0x1210>
400093d0:	e3550000 	cmp	r5, #0
400093d4:	03540009 	cmpeq	r4, #9
400093d8:	8a0000dd 	bhi	40009754 <_svfprintf_r+0x15e8>
400093dc:	e2844030 	add	r4, r4, #48	; 0x30
400093e0:	e28d6f42 	add	r6, sp, #264	; 0x108
400093e4:	e5664041 	strb	r4, [r6, #-65]!	; 0xffffffbf
400093e8:	e59d501c 	ldr	r5, [sp, #28]
400093ec:	e0665005 	rsb	r5, r6, r5
400093f0:	e58d5034 	str	r5, [sp, #52]	; 0x34
400093f4:	eafffc56 	b	40008554 <_svfprintf_r+0x3e8>
400093f8:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400093fc:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009400:	e28d2094 	add	r2, sp, #148	; 0x94
40009404:	eb000dbc 	bl	4000cafc <__ssprint_r>
40009408:	e3500000 	cmp	r0, #0
4000940c:	1afffc17 	bne	40008470 <_svfprintf_r+0x304>
40009410:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40009414:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40009418:	e28d70c8 	add	r7, sp, #200	; 0xc8
4000941c:	eafffe11 	b	40008c68 <_svfprintf_r+0xafc>
40009420:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40009424:	e24c6001 	sub	r6, ip, #1
40009428:	e3560000 	cmp	r6, #0
4000942c:	daffff80 	ble	40009234 <_svfprintf_r+0x10c8>
40009430:	e3560010 	cmp	r6, #16
40009434:	e51f52c4 	ldr	r5, [pc, #-708]	; 40009178 <_svfprintf_r+0x100c>
40009438:	da00001c 	ble	400094b0 <_svfprintf_r+0x1344>
4000943c:	e58d5028 	str	r5, [sp, #40]	; 0x28
40009440:	e3a0a010 	mov	sl, #16
40009444:	e59db038 	ldr	fp, [sp, #56]	; 0x38
40009448:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
4000944c:	ea000002 	b	4000945c <_svfprintf_r+0x12f0>
40009450:	e2466010 	sub	r6, r6, #16
40009454:	e3560010 	cmp	r6, #16
40009458:	da000013 	ble	400094ac <_svfprintf_r+0x1340>
4000945c:	e2888001 	add	r8, r8, #1
40009460:	e3580007 	cmp	r8, #7
40009464:	e2844010 	add	r4, r4, #16
40009468:	e8870600 	stm	r7, {r9, sl}
4000946c:	e58d8098 	str	r8, [sp, #152]	; 0x98
40009470:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40009474:	d2877008 	addle	r7, r7, #8
40009478:	dafffff4 	ble	40009450 <_svfprintf_r+0x12e4>
4000947c:	e1a0000b 	mov	r0, fp
40009480:	e1a01005 	mov	r1, r5
40009484:	e28d2094 	add	r2, sp, #148	; 0x94
40009488:	eb000d9b 	bl	4000cafc <__ssprint_r>
4000948c:	e3500000 	cmp	r0, #0
40009490:	1afffbf6 	bne	40008470 <_svfprintf_r+0x304>
40009494:	e2466010 	sub	r6, r6, #16
40009498:	e3560010 	cmp	r6, #16
4000949c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400094a0:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
400094a4:	e28d70c8 	add	r7, sp, #200	; 0xc8
400094a8:	caffffeb 	bgt	4000945c <_svfprintf_r+0x12f0>
400094ac:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
400094b0:	e2888001 	add	r8, r8, #1
400094b4:	e0844006 	add	r4, r4, r6
400094b8:	e3580007 	cmp	r8, #7
400094bc:	e58d8098 	str	r8, [sp, #152]	; 0x98
400094c0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400094c4:	e8870060 	stm	r7, {r5, r6}
400094c8:	daffff58 	ble	40009230 <_svfprintf_r+0x10c4>
400094cc:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400094d0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400094d4:	e28d2094 	add	r2, sp, #148	; 0x94
400094d8:	eb000d87 	bl	4000cafc <__ssprint_r>
400094dc:	e3500000 	cmp	r0, #0
400094e0:	1afffbe2 	bne	40008470 <_svfprintf_r+0x304>
400094e4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400094e8:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
400094ec:	e28d70c8 	add	r7, sp, #200	; 0xc8
400094f0:	eaffff4f 	b	40009234 <_svfprintf_r+0x10c8>
400094f4:	e2833001 	add	r3, r3, #1
400094f8:	e0844006 	add	r4, r4, r6
400094fc:	e3530007 	cmp	r3, #7
40009500:	e58d3098 	str	r3, [sp, #152]	; 0x98
40009504:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40009508:	e8870060 	stm	r7, {r5, r6}
4000950c:	dafffe38 	ble	40008df4 <_svfprintf_r+0xc88>
40009510:	eaffff50 	b	40009258 <_svfprintf_r+0x10ec>
40009514:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40009518:	e59c4000 	ldr	r4, [ip]
4000951c:	e28cc004 	add	ip, ip, #4
40009520:	e3a03001 	mov	r3, #1
40009524:	e58dc048 	str	ip, [sp, #72]	; 0x48
40009528:	e3a05000 	mov	r5, #0
4000952c:	eafffbe4 	b	400084c4 <_svfprintf_r+0x358>
40009530:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40009534:	e59c4000 	ldr	r4, [ip]
40009538:	e28cc004 	add	ip, ip, #4
4000953c:	e58dc048 	str	ip, [sp, #72]	; 0x48
40009540:	e3a05000 	mov	r5, #0
40009544:	eafffd22 	b	400089d4 <_svfprintf_r+0x868>
40009548:	e1a05007 	mov	r5, r7
4000954c:	e1a04001 	mov	r4, r1
40009550:	e1a07002 	mov	r7, r2
40009554:	e2833001 	add	r3, r3, #1
40009558:	e3530007 	cmp	r3, #7
4000955c:	e0844008 	add	r4, r4, r8
40009560:	e8870120 	stm	r7, {r5, r8}
40009564:	e58d3098 	str	r3, [sp, #152]	; 0x98
40009568:	e58d409c 	str	r4, [sp, #156]	; 0x9c
4000956c:	d2877008 	addle	r7, r7, #8
40009570:	da000007 	ble	40009594 <_svfprintf_r+0x1428>
40009574:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009578:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000957c:	e28d2094 	add	r2, sp, #148	; 0x94
40009580:	eb000d5d 	bl	4000cafc <__ssprint_r>
40009584:	e3500000 	cmp	r0, #0
40009588:	1afffbb8 	bne	40008470 <_svfprintf_r+0x304>
4000958c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40009590:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009594:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40009598:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
4000959c:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
400095a0:	e1530005 	cmp	r3, r5
400095a4:	e086600c 	add	r6, r6, ip
400095a8:	ba000035 	blt	40009684 <_svfprintf_r+0x1518>
400095ac:	e59d5020 	ldr	r5, [sp, #32]
400095b0:	e3150001 	tst	r5, #1
400095b4:	1a000032 	bne	40009684 <_svfprintf_r+0x1518>
400095b8:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
400095bc:	e066500b 	rsb	r5, r6, fp
400095c0:	e063300c 	rsb	r3, r3, ip
400095c4:	e1550003 	cmp	r5, r3
400095c8:	a1a05003 	movge	r5, r3
400095cc:	e3550000 	cmp	r5, #0
400095d0:	da000009 	ble	400095fc <_svfprintf_r+0x1490>
400095d4:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
400095d8:	e2822001 	add	r2, r2, #1
400095dc:	e0844005 	add	r4, r4, r5
400095e0:	e3520007 	cmp	r2, #7
400095e4:	e5876000 	str	r6, [r7]
400095e8:	e5875004 	str	r5, [r7, #4]
400095ec:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400095f0:	e58d2098 	str	r2, [sp, #152]	; 0x98
400095f4:	d2877008 	addle	r7, r7, #8
400095f8:	ca0001cd 	bgt	40009d34 <_svfprintf_r+0x1bc8>
400095fc:	e1c55fc5 	bic	r5, r5, r5, asr #31
40009600:	e0656003 	rsb	r6, r5, r3
40009604:	e3560000 	cmp	r6, #0
40009608:	dafffdfa 	ble	40008df8 <_svfprintf_r+0xc8c>
4000960c:	e3560010 	cmp	r6, #16
40009610:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40009614:	e51f54a4 	ldr	r5, [pc, #-1188]	; 40009178 <_svfprintf_r+0x100c>
40009618:	daffffb5 	ble	400094f4 <_svfprintf_r+0x1388>
4000961c:	e3a08010 	mov	r8, #16
40009620:	e59da038 	ldr	sl, [sp, #56]	; 0x38
40009624:	e59db030 	ldr	fp, [sp, #48]	; 0x30
40009628:	ea000002 	b	40009638 <_svfprintf_r+0x14cc>
4000962c:	e2466010 	sub	r6, r6, #16
40009630:	e3560010 	cmp	r6, #16
40009634:	daffffae 	ble	400094f4 <_svfprintf_r+0x1388>
40009638:	e2833001 	add	r3, r3, #1
4000963c:	e3530007 	cmp	r3, #7
40009640:	e2844010 	add	r4, r4, #16
40009644:	e5879000 	str	r9, [r7]
40009648:	e5878004 	str	r8, [r7, #4]
4000964c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40009650:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40009654:	d2877008 	addle	r7, r7, #8
40009658:	dafffff3 	ble	4000962c <_svfprintf_r+0x14c0>
4000965c:	e1a0000a 	mov	r0, sl
40009660:	e1a0100b 	mov	r1, fp
40009664:	e28d2094 	add	r2, sp, #148	; 0x94
40009668:	eb000d23 	bl	4000cafc <__ssprint_r>
4000966c:	e3500000 	cmp	r0, #0
40009670:	1afffb7e 	bne	40008470 <_svfprintf_r+0x304>
40009674:	e28d3098 	add	r3, sp, #152	; 0x98
40009678:	e8930018 	ldm	r3, {r3, r4}
4000967c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009680:	eaffffe9 	b	4000962c <_svfprintf_r+0x14c0>
40009684:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40009688:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
4000968c:	e2822001 	add	r2, r2, #1
40009690:	e59d5054 	ldr	r5, [sp, #84]	; 0x54
40009694:	e084400c 	add	r4, r4, ip
40009698:	e3520007 	cmp	r2, #7
4000969c:	e8871020 	stm	r7, {r5, ip}
400096a0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400096a4:	e58d2098 	str	r2, [sp, #152]	; 0x98
400096a8:	d2877008 	addle	r7, r7, #8
400096ac:	daffffc1 	ble	400095b8 <_svfprintf_r+0x144c>
400096b0:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400096b4:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400096b8:	e28d2094 	add	r2, sp, #148	; 0x94
400096bc:	eb000d0e 	bl	4000cafc <__ssprint_r>
400096c0:	e3500000 	cmp	r0, #0
400096c4:	1afffb69 	bne	40008470 <_svfprintf_r+0x304>
400096c8:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
400096cc:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400096d0:	e28d70c8 	add	r7, sp, #200	; 0xc8
400096d4:	eaffffb7 	b	400095b8 <_svfprintf_r+0x144c>
400096d8:	e59dc020 	ldr	ip, [sp, #32]
400096dc:	e31c0001 	tst	ip, #1
400096e0:	1afffead 	bne	4000919c <_svfprintf_r+0x1030>
400096e4:	e3a03001 	mov	r3, #1
400096e8:	e3580007 	cmp	r8, #7
400096ec:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400096f0:	e58d8098 	str	r8, [sp, #152]	; 0x98
400096f4:	e5876000 	str	r6, [r7]
400096f8:	e5873004 	str	r3, [r7, #4]
400096fc:	dafffecb 	ble	40009230 <_svfprintf_r+0x10c4>
40009700:	eaffff71 	b	400094cc <_svfprintf_r+0x1360>
40009704:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009708:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000970c:	e28d2094 	add	r2, sp, #148	; 0x94
40009710:	eb000cf9 	bl	4000cafc <__ssprint_r>
40009714:	e3500000 	cmp	r0, #0
40009718:	1afffb54 	bne	40008470 <_svfprintf_r+0x304>
4000971c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40009720:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40009724:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009728:	eafffea3 	b	400091bc <_svfprintf_r+0x1050>
4000972c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009730:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009734:	e28d2094 	add	r2, sp, #148	; 0x94
40009738:	eb000cef 	bl	4000cafc <__ssprint_r>
4000973c:	e3500000 	cmp	r0, #0
40009740:	1afffb4a 	bne	40008470 <_svfprintf_r+0x304>
40009744:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40009748:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
4000974c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009750:	eafffea4 	b	400091e8 <_svfprintf_r+0x107c>
40009754:	e28db0c7 	add	fp, sp, #199	; 0xc7
40009758:	e1a00004 	mov	r0, r4
4000975c:	e1a01005 	mov	r1, r5
40009760:	e3a0200a 	mov	r2, #10
40009764:	e3a03000 	mov	r3, #0
40009768:	eb00166e 	bl	4000f128 <__aeabi_uldivmod>
4000976c:	e2822030 	add	r2, r2, #48	; 0x30
40009770:	e5cb2000 	strb	r2, [fp]
40009774:	e1a00004 	mov	r0, r4
40009778:	e1a01005 	mov	r1, r5
4000977c:	e3a0200a 	mov	r2, #10
40009780:	e3a03000 	mov	r3, #0
40009784:	eb001667 	bl	4000f128 <__aeabi_uldivmod>
40009788:	e1a04000 	mov	r4, r0
4000978c:	e1a05001 	mov	r5, r1
40009790:	e194c005 	orrs	ip, r4, r5
40009794:	e1a0600b 	mov	r6, fp
40009798:	e24bb001 	sub	fp, fp, #1
4000979c:	1affffed 	bne	40009758 <_svfprintf_r+0x15ec>
400097a0:	eafffb68 	b	40008548 <_svfprintf_r+0x3dc>
400097a4:	e3a0a02d 	mov	sl, #45	; 0x2d
400097a8:	e2744000 	rsbs	r4, r4, #0
400097ac:	e2e55000 	rsc	r5, r5, #0
400097b0:	e5cda077 	strb	sl, [sp, #119]	; 0x77
400097b4:	e3a03001 	mov	r3, #1
400097b8:	eafffb43 	b	400084cc <_svfprintf_r+0x360>
400097bc:	eb000c27 	bl	4000c860 <__fpclassifyd>
400097c0:	e3500000 	cmp	r0, #0
400097c4:	1a00008a 	bne	400099f4 <_svfprintf_r+0x1888>
400097c8:	e59dc020 	ldr	ip, [sp, #32]
400097cc:	e51f3668 	ldr	r3, [pc, #-1640]	; 4000916c <_svfprintf_r+0x1000>
400097d0:	e3a05003 	mov	r5, #3
400097d4:	e3ccc080 	bic	ip, ip, #128	; 0x80
400097d8:	e3580047 	cmp	r8, #71	; 0x47
400097dc:	e51f6674 	ldr	r6, [pc, #-1652]	; 40009170 <_svfprintf_r+0x1004>
400097e0:	e58d0028 	str	r0, [sp, #40]	; 0x28
400097e4:	e58d502c 	str	r5, [sp, #44]	; 0x2c
400097e8:	e58dc020 	str	ip, [sp, #32]
400097ec:	e58d0050 	str	r0, [sp, #80]	; 0x50
400097f0:	d1a06003 	movle	r6, r3
400097f4:	e58d5034 	str	r5, [sp, #52]	; 0x34
400097f8:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
400097fc:	eafffb5b 	b	40008570 <_svfprintf_r+0x404>
40009800:	e593c000 	ldr	ip, [r3]
40009804:	e5934004 	ldr	r4, [r3, #4]
40009808:	e2833008 	add	r3, r3, #8
4000980c:	e58dc058 	str	ip, [sp, #88]	; 0x58
40009810:	e58d405c 	str	r4, [sp, #92]	; 0x5c
40009814:	e58d3048 	str	r3, [sp, #72]	; 0x48
40009818:	eafffc0d 	b	40008854 <_svfprintf_r+0x6e8>
4000981c:	e59dc020 	ldr	ip, [sp, #32]
40009820:	e31c0010 	tst	ip, #16
40009824:	0a0000aa 	beq	40009ad4 <_svfprintf_r+0x1968>
40009828:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
4000982c:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
40009830:	e5943000 	ldr	r3, [r4]
40009834:	e2844004 	add	r4, r4, #4
40009838:	e58d4048 	str	r4, [sp, #72]	; 0x48
4000983c:	e5835000 	str	r5, [r3]
40009840:	eafffa6a 	b	400081f0 <_svfprintf_r+0x84>
40009844:	e59dc020 	ldr	ip, [sp, #32]
40009848:	e21c3040 	ands	r3, ip, #64	; 0x40
4000984c:	159d5048 	ldrne	r5, [sp, #72]	; 0x48
40009850:	059dc048 	ldreq	ip, [sp, #72]	; 0x48
40009854:	11d540b0 	ldrhne	r4, [r5]
40009858:	059c4000 	ldreq	r4, [ip]
4000985c:	12855004 	addne	r5, r5, #4
40009860:	028cc004 	addeq	ip, ip, #4
40009864:	158d5048 	strne	r5, [sp, #72]	; 0x48
40009868:	11a03002 	movne	r3, r2
4000986c:	058dc048 	streq	ip, [sp, #72]	; 0x48
40009870:	e3a05000 	mov	r5, #0
40009874:	eafffb12 	b	400084c4 <_svfprintf_r+0x358>
40009878:	e59d4020 	ldr	r4, [sp, #32]
4000987c:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40009880:	e3140040 	tst	r4, #64	; 0x40
40009884:	11d540f0 	ldrshne	r4, [r5]
40009888:	05954000 	ldreq	r4, [r5]
4000988c:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40009890:	e1a05fc4 	asr	r5, r4, #31
40009894:	e28cc004 	add	ip, ip, #4
40009898:	e58dc048 	str	ip, [sp, #72]	; 0x48
4000989c:	e1a02004 	mov	r2, r4
400098a0:	e1a03005 	mov	r3, r5
400098a4:	eafffbd6 	b	40008804 <_svfprintf_r+0x698>
400098a8:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400098ac:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400098b0:	e28d2094 	add	r2, sp, #148	; 0x94
400098b4:	eb000c90 	bl	4000cafc <__ssprint_r>
400098b8:	e3500000 	cmp	r0, #0
400098bc:	1afffaeb 	bne	40008470 <_svfprintf_r+0x304>
400098c0:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400098c4:	e28d70c8 	add	r7, sp, #200	; 0xc8
400098c8:	eafffda3 	b	40008f5c <_svfprintf_r+0xdf0>
400098cc:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
400098d0:	e51fc764 	ldr	ip, [pc, #-1892]	; 40009174 <_svfprintf_r+0x1008>
400098d4:	e2822001 	add	r2, r2, #1
400098d8:	e2844001 	add	r4, r4, #1
400098dc:	e3a01001 	mov	r1, #1
400098e0:	e3520007 	cmp	r2, #7
400098e4:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400098e8:	e587c000 	str	ip, [r7]
400098ec:	e58d2098 	str	r2, [sp, #152]	; 0x98
400098f0:	e5871004 	str	r1, [r7, #4]
400098f4:	ca0000d5 	bgt	40009c50 <_svfprintf_r+0x1ae4>
400098f8:	e2877008 	add	r7, r7, #8
400098fc:	e1a08003 	mov	r8, r3
40009900:	e3580000 	cmp	r8, #0
40009904:	1a000005 	bne	40009920 <_svfprintf_r+0x17b4>
40009908:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
4000990c:	e3550000 	cmp	r5, #0
40009910:	1a000002 	bne	40009920 <_svfprintf_r+0x17b4>
40009914:	e59dc020 	ldr	ip, [sp, #32]
40009918:	e31c0001 	tst	ip, #1
4000991c:	0afffd35 	beq	40008df8 <_svfprintf_r+0xc8c>
40009920:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40009924:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
40009928:	e2833001 	add	r3, r3, #1
4000992c:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
40009930:	e0844005 	add	r4, r4, r5
40009934:	e3530007 	cmp	r3, #7
40009938:	e587c000 	str	ip, [r7]
4000993c:	e5875004 	str	r5, [r7, #4]
40009940:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40009944:	e58d3098 	str	r3, [sp, #152]	; 0x98
40009948:	d2877008 	addle	r7, r7, #8
4000994c:	ca00014c 	bgt	40009e84 <_svfprintf_r+0x1d18>
40009950:	e2688000 	rsb	r8, r8, #0
40009954:	e3580000 	cmp	r8, #0
40009958:	da0000d8 	ble	40009cc0 <_svfprintf_r+0x1b54>
4000995c:	e3580010 	cmp	r8, #16
40009960:	e51f57f0 	ldr	r5, [pc, #-2032]	; 40009178 <_svfprintf_r+0x100c>
40009964:	da0000c4 	ble	40009c7c <_svfprintf_r+0x1b10>
40009968:	e1a02004 	mov	r2, r4
4000996c:	e3a0a010 	mov	sl, #16
40009970:	e59db038 	ldr	fp, [sp, #56]	; 0x38
40009974:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
40009978:	ea000002 	b	40009988 <_svfprintf_r+0x181c>
4000997c:	e2488010 	sub	r8, r8, #16
40009980:	e3580010 	cmp	r8, #16
40009984:	da0000bb 	ble	40009c78 <_svfprintf_r+0x1b0c>
40009988:	e2833001 	add	r3, r3, #1
4000998c:	e3530007 	cmp	r3, #7
40009990:	e2822010 	add	r2, r2, #16
40009994:	e8870600 	stm	r7, {r9, sl}
40009998:	e58d3098 	str	r3, [sp, #152]	; 0x98
4000999c:	e58d209c 	str	r2, [sp, #156]	; 0x9c
400099a0:	d2877008 	addle	r7, r7, #8
400099a4:	dafffff4 	ble	4000997c <_svfprintf_r+0x1810>
400099a8:	e1a0000b 	mov	r0, fp
400099ac:	e1a01004 	mov	r1, r4
400099b0:	e28d2094 	add	r2, sp, #148	; 0x94
400099b4:	eb000c50 	bl	4000cafc <__ssprint_r>
400099b8:	e3500000 	cmp	r0, #0
400099bc:	1afffaab 	bne	40008470 <_svfprintf_r+0x304>
400099c0:	e59d209c 	ldr	r2, [sp, #156]	; 0x9c
400099c4:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400099c8:	e28d70c8 	add	r7, sp, #200	; 0xc8
400099cc:	eaffffea 	b	4000997c <_svfprintf_r+0x1810>
400099d0:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400099d4:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400099d8:	e28d2094 	add	r2, sp, #148	; 0x94
400099dc:	eb000c46 	bl	4000cafc <__ssprint_r>
400099e0:	e3500000 	cmp	r0, #0
400099e4:	1afffaa1 	bne	40008470 <_svfprintf_r+0x304>
400099e8:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400099ec:	e28d70c8 	add	r7, sp, #200	; 0xc8
400099f0:	eafffd6c 	b	40008fa8 <_svfprintf_r+0xe3c>
400099f4:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
400099f8:	e3740001 	cmn	r4, #1
400099fc:	03a0c006 	moveq	ip, #6
40009a00:	e3c85020 	bic	r5, r8, #32
40009a04:	058dc028 	streq	ip, [sp, #40]	; 0x28
40009a08:	0a000005 	beq	40009a24 <_svfprintf_r+0x18b8>
40009a0c:	e3550047 	cmp	r5, #71	; 0x47
40009a10:	1a000003 	bne	40009a24 <_svfprintf_r+0x18b8>
40009a14:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40009a18:	e3540000 	cmp	r4, #0
40009a1c:	03a04001 	moveq	r4, #1
40009a20:	e58d4028 	str	r4, [sp, #40]	; 0x28
40009a24:	e59d305c 	ldr	r3, [sp, #92]	; 0x5c
40009a28:	e59d4020 	ldr	r4, [sp, #32]
40009a2c:	e3530000 	cmp	r3, #0
40009a30:	e3844c01 	orr	r4, r4, #256	; 0x100
40009a34:	b283a102 	addlt	sl, r3, #-2147483648	; 0x80000000
40009a38:	b3a0b02d 	movlt	fp, #45	; 0x2d
40009a3c:	a59da05c 	ldrge	sl, [sp, #92]	; 0x5c
40009a40:	a3a0b000 	movge	fp, #0
40009a44:	e2553046 	subs	r3, r5, #70	; 0x46
40009a48:	e58d404c 	str	r4, [sp, #76]	; 0x4c
40009a4c:	e2734000 	rsbs	r4, r3, #0
40009a50:	e0b44003 	adcs	r4, r4, r3
40009a54:	e3540000 	cmp	r4, #0
40009a58:	0a000032 	beq	40009b28 <_svfprintf_r+0x19bc>
40009a5c:	e3a01003 	mov	r1, #3
40009a60:	e28d007c 	add	r0, sp, #124	; 0x7c
40009a64:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009a68:	e58d1000 	str	r1, [sp]
40009a6c:	e58d0008 	str	r0, [sp, #8]
40009a70:	e28d1080 	add	r1, sp, #128	; 0x80
40009a74:	e28d008c 	add	r0, sp, #140	; 0x8c
40009a78:	e58d0010 	str	r0, [sp, #16]
40009a7c:	e59d2058 	ldr	r2, [sp, #88]	; 0x58
40009a80:	e1a0300a 	mov	r3, sl
40009a84:	e58dc004 	str	ip, [sp, #4]
40009a88:	e58d100c 	str	r1, [sp, #12]
40009a8c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009a90:	eb0001f0 	bl	4000a258 <_dtoa_r>
40009a94:	e3550047 	cmp	r5, #71	; 0x47
40009a98:	e1a06000 	mov	r6, r0
40009a9c:	1a000002 	bne	40009aac <_svfprintf_r+0x1940>
40009aa0:	e59dc020 	ldr	ip, [sp, #32]
40009aa4:	e31c0001 	tst	ip, #1
40009aa8:	0a0000b9 	beq	40009d94 <_svfprintf_r+0x1c28>
40009aac:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009ab0:	e3540000 	cmp	r4, #0
40009ab4:	e086400c 	add	r4, r6, ip
40009ab8:	0a00002c 	beq	40009b70 <_svfprintf_r+0x1a04>
40009abc:	e5d63000 	ldrb	r3, [r6]
40009ac0:	e3530030 	cmp	r3, #48	; 0x30
40009ac4:	0a000138 	beq	40009fac <_svfprintf_r+0x1e40>
40009ac8:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40009acc:	e0844003 	add	r4, r4, r3
40009ad0:	ea000026 	b	40009b70 <_svfprintf_r+0x1a04>
40009ad4:	e59dc020 	ldr	ip, [sp, #32]
40009ad8:	e31c0040 	tst	ip, #64	; 0x40
40009adc:	0a000054 	beq	40009c34 <_svfprintf_r+0x1ac8>
40009ae0:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40009ae4:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
40009ae8:	e5943000 	ldr	r3, [r4]
40009aec:	e2844004 	add	r4, r4, #4
40009af0:	e58d4048 	str	r4, [sp, #72]	; 0x48
40009af4:	e1c350b0 	strh	r5, [r3]
40009af8:	eafff9bc 	b	400081f0 <_svfprintf_r+0x84>
40009afc:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009b00:	e3a01040 	mov	r1, #64	; 0x40
40009b04:	ebfff5a2 	bl	40007194 <_malloc_r>
40009b08:	e3500000 	cmp	r0, #0
40009b0c:	e5840000 	str	r0, [r4]
40009b10:	e5840010 	str	r0, [r4, #16]
40009b14:	0a00014e 	beq	4000a054 <_svfprintf_r+0x1ee8>
40009b18:	e59dc030 	ldr	ip, [sp, #48]	; 0x30
40009b1c:	e3a03040 	mov	r3, #64	; 0x40
40009b20:	e58c3014 	str	r3, [ip, #20]
40009b24:	eafff9a2 	b	400081b4 <_svfprintf_r+0x48>
40009b28:	e3550045 	cmp	r5, #69	; 0x45
40009b2c:	1a0000e9 	bne	40009ed8 <_svfprintf_r+0x1d6c>
40009b30:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009b34:	e3a00002 	mov	r0, #2
40009b38:	e28c4001 	add	r4, ip, #1
40009b3c:	e28d107c 	add	r1, sp, #124	; 0x7c
40009b40:	e88d0011 	stm	sp, {r0, r4}
40009b44:	e58d1008 	str	r1, [sp, #8]
40009b48:	e28d0080 	add	r0, sp, #128	; 0x80
40009b4c:	e28d108c 	add	r1, sp, #140	; 0x8c
40009b50:	e58d000c 	str	r0, [sp, #12]
40009b54:	e59d2058 	ldr	r2, [sp, #88]	; 0x58
40009b58:	e1a0300a 	mov	r3, sl
40009b5c:	e58d1010 	str	r1, [sp, #16]
40009b60:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009b64:	eb0001bb 	bl	4000a258 <_dtoa_r>
40009b68:	e1a06000 	mov	r6, r0
40009b6c:	e0804004 	add	r4, r0, r4
40009b70:	e3a03000 	mov	r3, #0
40009b74:	e59d0058 	ldr	r0, [sp, #88]	; 0x58
40009b78:	e1a0100a 	mov	r1, sl
40009b7c:	e3a02000 	mov	r2, #0
40009b80:	eb001533 	bl	4000f054 <__aeabi_dcmpeq>
40009b84:	e3500000 	cmp	r0, #0
40009b88:	11a03004 	movne	r3, r4
40009b8c:	1a000009 	bne	40009bb8 <_svfprintf_r+0x1a4c>
40009b90:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
40009b94:	e1540003 	cmp	r4, r3
40009b98:	9a000006 	bls	40009bb8 <_svfprintf_r+0x1a4c>
40009b9c:	e3a01030 	mov	r1, #48	; 0x30
40009ba0:	e2832001 	add	r2, r3, #1
40009ba4:	e58d208c 	str	r2, [sp, #140]	; 0x8c
40009ba8:	e5c31000 	strb	r1, [r3]
40009bac:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
40009bb0:	e1540003 	cmp	r4, r3
40009bb4:	8afffff9 	bhi	40009ba0 <_svfprintf_r+0x1a34>
40009bb8:	e0663003 	rsb	r3, r6, r3
40009bbc:	e3550047 	cmp	r5, #71	; 0x47
40009bc0:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40009bc4:	0a000075 	beq	40009da0 <_svfprintf_r+0x1c34>
40009bc8:	e3580065 	cmp	r8, #101	; 0x65
40009bcc:	da000127 	ble	4000a070 <_svfprintf_r+0x1f04>
40009bd0:	e3580066 	cmp	r8, #102	; 0x66
40009bd4:	0a0000c1 	beq	40009ee0 <_svfprintf_r+0x1d74>
40009bd8:	e59d507c 	ldr	r5, [sp, #124]	; 0x7c
40009bdc:	e58d5050 	str	r5, [sp, #80]	; 0x50
40009be0:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
40009be4:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40009be8:	e1540005 	cmp	r4, r5
40009bec:	ba0000af 	blt	40009eb0 <_svfprintf_r+0x1d44>
40009bf0:	e59dc020 	ldr	ip, [sp, #32]
40009bf4:	e31c0001 	tst	ip, #1
40009bf8:	159d3050 	ldrne	r3, [sp, #80]	; 0x50
40009bfc:	058d4034 	streq	r4, [sp, #52]	; 0x34
40009c00:	12833001 	addne	r3, r3, #1
40009c04:	158d3034 	strne	r3, [sp, #52]	; 0x34
40009c08:	01c43fc4 	biceq	r3, r4, r4, asr #31
40009c0c:	11c33fc3 	bicne	r3, r3, r3, asr #31
40009c10:	e3a08067 	mov	r8, #103	; 0x67
40009c14:	e35b0000 	cmp	fp, #0
40009c18:	1a000068 	bne	40009dc0 <_svfprintf_r+0x1c54>
40009c1c:	e59dc04c 	ldr	ip, [sp, #76]	; 0x4c
40009c20:	e58d302c 	str	r3, [sp, #44]	; 0x2c
40009c24:	e58dc020 	str	ip, [sp, #32]
40009c28:	e58db028 	str	fp, [sp, #40]	; 0x28
40009c2c:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40009c30:	eafffa4e 	b	40008570 <_svfprintf_r+0x404>
40009c34:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40009c38:	e59d4040 	ldr	r4, [sp, #64]	; 0x40
40009c3c:	e59c3000 	ldr	r3, [ip]
40009c40:	e28cc004 	add	ip, ip, #4
40009c44:	e58dc048 	str	ip, [sp, #72]	; 0x48
40009c48:	e5834000 	str	r4, [r3]
40009c4c:	eafff967 	b	400081f0 <_svfprintf_r+0x84>
40009c50:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009c54:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009c58:	e28d2094 	add	r2, sp, #148	; 0x94
40009c5c:	eb000ba6 	bl	4000cafc <__ssprint_r>
40009c60:	e3500000 	cmp	r0, #0
40009c64:	1afffa01 	bne	40008470 <_svfprintf_r+0x304>
40009c68:	e59d807c 	ldr	r8, [sp, #124]	; 0x7c
40009c6c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40009c70:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009c74:	eaffff21 	b	40009900 <_svfprintf_r+0x1794>
40009c78:	e1a04002 	mov	r4, r2
40009c7c:	e2833001 	add	r3, r3, #1
40009c80:	e3530007 	cmp	r3, #7
40009c84:	e0844008 	add	r4, r4, r8
40009c88:	e8870120 	stm	r7, {r5, r8}
40009c8c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40009c90:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40009c94:	d2877008 	addle	r7, r7, #8
40009c98:	da000008 	ble	40009cc0 <_svfprintf_r+0x1b54>
40009c9c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009ca0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009ca4:	e28d2094 	add	r2, sp, #148	; 0x94
40009ca8:	eb000b93 	bl	4000cafc <__ssprint_r>
40009cac:	e3500000 	cmp	r0, #0
40009cb0:	1afff9ee 	bne	40008470 <_svfprintf_r+0x304>
40009cb4:	e28d3098 	add	r3, sp, #152	; 0x98
40009cb8:	e8930018 	ldm	r3, {r3, r4}
40009cbc:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009cc0:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40009cc4:	e2833001 	add	r3, r3, #1
40009cc8:	e0854004 	add	r4, r5, r4
40009ccc:	e3530007 	cmp	r3, #7
40009cd0:	e58d3098 	str	r3, [sp, #152]	; 0x98
40009cd4:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40009cd8:	e5876000 	str	r6, [r7]
40009cdc:	e5875004 	str	r5, [r7, #4]
40009ce0:	dafffc43 	ble	40008df4 <_svfprintf_r+0xc88>
40009ce4:	eafffd5b 	b	40009258 <_svfprintf_r+0x10ec>
40009ce8:	e58d5028 	str	r5, [sp, #40]	; 0x28
40009cec:	ebfff742 	bl	400079fc <strlen>
40009cf0:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009cf4:	e1c05fc0 	bic	r5, r0, r0, asr #31
40009cf8:	e58d0034 	str	r0, [sp, #52]	; 0x34
40009cfc:	e58d4048 	str	r4, [sp, #72]	; 0x48
40009d00:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40009d04:	e58dc050 	str	ip, [sp, #80]	; 0x50
40009d08:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40009d0c:	eafffa17 	b	40008570 <_svfprintf_r+0x404>
40009d10:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009d14:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009d18:	e28d2094 	add	r2, sp, #148	; 0x94
40009d1c:	eb000b76 	bl	4000cafc <__ssprint_r>
40009d20:	e3500000 	cmp	r0, #0
40009d24:	1afff9d1 	bne	40008470 <_svfprintf_r+0x304>
40009d28:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40009d2c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009d30:	eafffd81 	b	4000933c <_svfprintf_r+0x11d0>
40009d34:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009d38:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009d3c:	e28d2094 	add	r2, sp, #148	; 0x94
40009d40:	eb000b6d 	bl	4000cafc <__ssprint_r>
40009d44:	e3500000 	cmp	r0, #0
40009d48:	1afff9c8 	bne	40008470 <_svfprintf_r+0x304>
40009d4c:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40009d50:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40009d54:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40009d58:	e063300c 	rsb	r3, r3, ip
40009d5c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009d60:	eafffe25 	b	400095fc <_svfprintf_r+0x1490>
40009d64:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40009d68:	e3550006 	cmp	r5, #6
40009d6c:	23a05006 	movcs	r5, #6
40009d70:	e1c5cfc5 	bic	ip, r5, r5, asr #31
40009d74:	e1a0a006 	mov	sl, r6
40009d78:	e58d6028 	str	r6, [sp, #40]	; 0x28
40009d7c:	e58d6050 	str	r6, [sp, #80]	; 0x50
40009d80:	e58d5034 	str	r5, [sp, #52]	; 0x34
40009d84:	e58d4048 	str	r4, [sp, #72]	; 0x48
40009d88:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40009d8c:	e51f6c18 	ldr	r6, [pc, #-3096]	; 4000917c <_svfprintf_r+0x1010>
40009d90:	eafff9f6 	b	40008570 <_svfprintf_r+0x404>
40009d94:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
40009d98:	e0603003 	rsb	r3, r0, r3
40009d9c:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40009da0:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40009da4:	e3730003 	cmn	r3, #3
40009da8:	ba000016 	blt	40009e08 <_svfprintf_r+0x1c9c>
40009dac:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40009db0:	e1540003 	cmp	r4, r3
40009db4:	ba000013 	blt	40009e08 <_svfprintf_r+0x1c9c>
40009db8:	e58d3050 	str	r3, [sp, #80]	; 0x50
40009dbc:	eaffff87 	b	40009be0 <_svfprintf_r+0x1a74>
40009dc0:	e59d404c 	ldr	r4, [sp, #76]	; 0x4c
40009dc4:	e3a0a02d 	mov	sl, #45	; 0x2d
40009dc8:	e3a05000 	mov	r5, #0
40009dcc:	e58d302c 	str	r3, [sp, #44]	; 0x2c
40009dd0:	e58d4020 	str	r4, [sp, #32]
40009dd4:	e5cda077 	strb	sl, [sp, #119]	; 0x77
40009dd8:	e58d5028 	str	r5, [sp, #40]	; 0x28
40009ddc:	eafff9e5 	b	40008578 <_svfprintf_r+0x40c>
40009de0:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40009de4:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009de8:	e1c55fc5 	bic	r5, r5, r5, asr #31
40009dec:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40009df0:	e58dc034 	str	ip, [sp, #52]	; 0x34
40009df4:	e58d0028 	str	r0, [sp, #40]	; 0x28
40009df8:	e58d4048 	str	r4, [sp, #72]	; 0x48
40009dfc:	e58d0050 	str	r0, [sp, #80]	; 0x50
40009e00:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40009e04:	eafff9d9 	b	40008570 <_svfprintf_r+0x404>
40009e08:	e2488002 	sub	r8, r8, #2
40009e0c:	e2431001 	sub	r1, r3, #1
40009e10:	e3510000 	cmp	r1, #0
40009e14:	e58d107c 	str	r1, [sp, #124]	; 0x7c
40009e18:	b2611000 	rsblt	r1, r1, #0
40009e1c:	b3a0302d 	movlt	r3, #45	; 0x2d
40009e20:	a3a0302b 	movge	r3, #43	; 0x2b
40009e24:	e3510009 	cmp	r1, #9
40009e28:	e5cd8084 	strb	r8, [sp, #132]	; 0x84
40009e2c:	e5cd3085 	strb	r3, [sp, #133]	; 0x85
40009e30:	ca000037 	bgt	40009f14 <_svfprintf_r+0x1da8>
40009e34:	e2811030 	add	r1, r1, #48	; 0x30
40009e38:	e3a03030 	mov	r3, #48	; 0x30
40009e3c:	e5cd1087 	strb	r1, [sp, #135]	; 0x87
40009e40:	e5cd3086 	strb	r3, [sp, #134]	; 0x86
40009e44:	e28d3088 	add	r3, sp, #136	; 0x88
40009e48:	e59d403c 	ldr	r4, [sp, #60]	; 0x3c
40009e4c:	e28d2084 	add	r2, sp, #132	; 0x84
40009e50:	e0622003 	rsb	r2, r2, r3
40009e54:	e0845002 	add	r5, r4, r2
40009e58:	e3540001 	cmp	r4, #1
40009e5c:	e58d2064 	str	r2, [sp, #100]	; 0x64
40009e60:	e58d5034 	str	r5, [sp, #52]	; 0x34
40009e64:	da00005b 	ble	40009fd8 <_svfprintf_r+0x1e6c>
40009e68:	e59d3034 	ldr	r3, [sp, #52]	; 0x34
40009e6c:	e3a04000 	mov	r4, #0
40009e70:	e2833001 	add	r3, r3, #1
40009e74:	e58d3034 	str	r3, [sp, #52]	; 0x34
40009e78:	e58d4050 	str	r4, [sp, #80]	; 0x50
40009e7c:	e1c33fc3 	bic	r3, r3, r3, asr #31
40009e80:	eaffff63 	b	40009c14 <_svfprintf_r+0x1aa8>
40009e84:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009e88:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009e8c:	e28d2094 	add	r2, sp, #148	; 0x94
40009e90:	eb000b19 	bl	4000cafc <__ssprint_r>
40009e94:	e3500000 	cmp	r0, #0
40009e98:	1afff974 	bne	40008470 <_svfprintf_r+0x304>
40009e9c:	e28d3098 	add	r3, sp, #152	; 0x98
40009ea0:	e59d807c 	ldr	r8, [sp, #124]	; 0x7c
40009ea4:	e8930018 	ldm	r3, {r3, r4}
40009ea8:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009eac:	eafffea7 	b	40009950 <_svfprintf_r+0x17e4>
40009eb0:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
40009eb4:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40009eb8:	e3540000 	cmp	r4, #0
40009ebc:	d2643002 	rsble	r3, r4, #2
40009ec0:	c3a03001 	movgt	r3, #1
40009ec4:	e0833005 	add	r3, r3, r5
40009ec8:	e58d3034 	str	r3, [sp, #52]	; 0x34
40009ecc:	e3a08067 	mov	r8, #103	; 0x67
40009ed0:	e1c33fc3 	bic	r3, r3, r3, asr #31
40009ed4:	eaffff4e 	b	40009c14 <_svfprintf_r+0x1aa8>
40009ed8:	e3a01002 	mov	r1, #2
40009edc:	eafffedf 	b	40009a60 <_svfprintf_r+0x18f4>
40009ee0:	e59dc07c 	ldr	ip, [sp, #124]	; 0x7c
40009ee4:	e35c0000 	cmp	ip, #0
40009ee8:	e58dc050 	str	ip, [sp, #80]	; 0x50
40009eec:	da00003f 	ble	40009ff0 <_svfprintf_r+0x1e84>
40009ef0:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40009ef4:	e3540000 	cmp	r4, #0
40009ef8:	1a000024 	bne	40009f90 <_svfprintf_r+0x1e24>
40009efc:	e59d5020 	ldr	r5, [sp, #32]
40009f00:	e3150001 	tst	r5, #1
40009f04:	1a000021 	bne	40009f90 <_svfprintf_r+0x1e24>
40009f08:	e1cc3fcc 	bic	r3, ip, ip, asr #31
40009f0c:	e58dc034 	str	ip, [sp, #52]	; 0x34
40009f10:	eaffff3f 	b	40009c14 <_svfprintf_r+0x1aa8>
40009f14:	e28d2092 	add	r2, sp, #146	; 0x92
40009f18:	e51f0da0 	ldr	r0, [pc, #-3488]	; 40009180 <_svfprintf_r+0x1014>
40009f1c:	e0c05091 	smull	r5, r0, r1, r0
40009f20:	e1a03fc1 	asr	r3, r1, #31
40009f24:	e0633140 	rsb	r3, r3, r0, asr #2
40009f28:	e0830103 	add	r0, r3, r3, lsl #2
40009f2c:	e0410080 	sub	r0, r1, r0, lsl #1
40009f30:	e1a01003 	mov	r1, r3
40009f34:	e3510009 	cmp	r1, #9
40009f38:	e1a03002 	mov	r3, r2
40009f3c:	e2802030 	add	r2, r0, #48	; 0x30
40009f40:	e5c32000 	strb	r2, [r3]
40009f44:	e2432001 	sub	r2, r3, #1
40009f48:	cafffff2 	bgt	40009f18 <_svfprintf_r+0x1dac>
40009f4c:	e2811030 	add	r1, r1, #48	; 0x30
40009f50:	e28dc093 	add	ip, sp, #147	; 0x93
40009f54:	e20110ff 	and	r1, r1, #255	; 0xff
40009f58:	e15c0002 	cmp	ip, r2
40009f5c:	e5431001 	strb	r1, [r3, #-1]
40009f60:	9a000040 	bls	4000a068 <_svfprintf_r+0x1efc>
40009f64:	e28d0085 	add	r0, sp, #133	; 0x85
40009f68:	e1a02003 	mov	r2, r3
40009f6c:	ea000000 	b	40009f74 <_svfprintf_r+0x1e08>
40009f70:	e4d21001 	ldrb	r1, [r2], #1
40009f74:	e152000c 	cmp	r2, ip
40009f78:	e5e01001 	strb	r1, [r0, #1]!
40009f7c:	1afffffb 	bne	40009f70 <_svfprintf_r+0x1e04>
40009f80:	e28dcf42 	add	ip, sp, #264	; 0x108
40009f84:	e063308c 	rsb	r3, r3, ip, lsl #1
40009f88:	e24330f6 	sub	r3, r3, #246	; 0xf6
40009f8c:	eaffffad 	b	40009e48 <_svfprintf_r+0x1cdc>
40009f90:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009f94:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
40009f98:	e28c3001 	add	r3, ip, #1
40009f9c:	e0843003 	add	r3, r4, r3
40009fa0:	e58d3034 	str	r3, [sp, #52]	; 0x34
40009fa4:	e1c33fc3 	bic	r3, r3, r3, asr #31
40009fa8:	eaffff19 	b	40009c14 <_svfprintf_r+0x1aa8>
40009fac:	e59d0058 	ldr	r0, [sp, #88]	; 0x58
40009fb0:	e1a0100a 	mov	r1, sl
40009fb4:	e3a02000 	mov	r2, #0
40009fb8:	e3a03000 	mov	r3, #0
40009fbc:	eb001424 	bl	4000f054 <__aeabi_dcmpeq>
40009fc0:	e3500000 	cmp	r0, #0
40009fc4:	1afffebf 	bne	40009ac8 <_svfprintf_r+0x195c>
40009fc8:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009fcc:	e26c3001 	rsb	r3, ip, #1
40009fd0:	e58d307c 	str	r3, [sp, #124]	; 0x7c
40009fd4:	eafffebc 	b	40009acc <_svfprintf_r+0x1960>
40009fd8:	e59dc020 	ldr	ip, [sp, #32]
40009fdc:	e21c3001 	ands	r3, ip, #1
40009fe0:	1affffa0 	bne	40009e68 <_svfprintf_r+0x1cfc>
40009fe4:	e58d3050 	str	r3, [sp, #80]	; 0x50
40009fe8:	e1c53fc5 	bic	r3, r5, r5, asr #31
40009fec:	eaffff08 	b	40009c14 <_svfprintf_r+0x1aa8>
40009ff0:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40009ff4:	e3550000 	cmp	r5, #0
40009ff8:	1a000004 	bne	4000a010 <_svfprintf_r+0x1ea4>
40009ffc:	e59dc020 	ldr	ip, [sp, #32]
4000a000:	e31c0001 	tst	ip, #1
4000a004:	03a03001 	moveq	r3, #1
4000a008:	058d3034 	streq	r3, [sp, #52]	; 0x34
4000a00c:	0affff00 	beq	40009c14 <_svfprintf_r+0x1aa8>
4000a010:	e59d3028 	ldr	r3, [sp, #40]	; 0x28
4000a014:	e2833002 	add	r3, r3, #2
4000a018:	e58d3034 	str	r3, [sp, #52]	; 0x34
4000a01c:	e1c33fc3 	bic	r3, r3, r3, asr #31
4000a020:	eafffefb 	b	40009c14 <_svfprintf_r+0x1aa8>
4000a024:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
4000a028:	e5955000 	ldr	r5, [r5]
4000a02c:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
4000a030:	e3550000 	cmp	r5, #0
4000a034:	e28c1004 	add	r1, ip, #4
4000a038:	b3e04000 	mvnlt	r4, #0
4000a03c:	e58d5028 	str	r5, [sp, #40]	; 0x28
4000a040:	e5d38001 	ldrb	r8, [r3, #1]
4000a044:	e58d1048 	str	r1, [sp, #72]	; 0x48
4000a048:	e1a03000 	mov	r3, r0
4000a04c:	b58d4028 	strlt	r4, [sp, #40]	; 0x28
4000a050:	eafff891 	b	4000829c <_svfprintf_r+0x130>
4000a054:	e59d5038 	ldr	r5, [sp, #56]	; 0x38
4000a058:	e3a0300c 	mov	r3, #12
4000a05c:	e5853000 	str	r3, [r5]
4000a060:	e3e00000 	mvn	r0, #0
4000a064:	eafff906 	b	40008484 <_svfprintf_r+0x318>
4000a068:	e28d3086 	add	r3, sp, #134	; 0x86
4000a06c:	eaffff75 	b	40009e48 <_svfprintf_r+0x1cdc>
4000a070:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
4000a074:	eaffff64 	b	40009e0c <_svfprintf_r+0x1ca0>

4000a078 <quorem>:
4000a078:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a07c:	e5903010 	ldr	r3, [r0, #16]
4000a080:	e5915010 	ldr	r5, [r1, #16]
4000a084:	e1550003 	cmp	r5, r3
4000a088:	e1a09000 	mov	r9, r0
4000a08c:	e24dd00c 	sub	sp, sp, #12
4000a090:	e1a0a001 	mov	sl, r1
4000a094:	c3a00000 	movgt	r0, #0
4000a098:	ca00006b 	bgt	4000a24c <quorem+0x1d4>
4000a09c:	e2455001 	sub	r5, r5, #1
4000a0a0:	e2814014 	add	r4, r1, #20
4000a0a4:	e7941105 	ldr	r1, [r4, r5, lsl #2]
4000a0a8:	e2898014 	add	r8, r9, #20
4000a0ac:	e2811001 	add	r1, r1, #1
4000a0b0:	e7980105 	ldr	r0, [r8, r5, lsl #2]
4000a0b4:	eb00113f 	bl	4000e5b8 <__aeabi_uidiv>
4000a0b8:	e1a02105 	lsl	r2, r5, #2
4000a0bc:	e0883002 	add	r3, r8, r2
4000a0c0:	e2507000 	subs	r7, r0, #0
4000a0c4:	e58d2000 	str	r2, [sp]
4000a0c8:	e0846002 	add	r6, r4, r2
4000a0cc:	e58d3004 	str	r3, [sp, #4]
4000a0d0:	0a000030 	beq	4000a198 <quorem+0x120>
4000a0d4:	e3a0c000 	mov	ip, #0
4000a0d8:	e1a0000c 	mov	r0, ip
4000a0dc:	e1a02004 	mov	r2, r4
4000a0e0:	e1a03008 	mov	r3, r8
4000a0e4:	e492e004 	ldr	lr, [r2], #4
4000a0e8:	e1a0b80e 	lsl	fp, lr, #16
4000a0ec:	e1a0182e 	lsr	r1, lr, #16
4000a0f0:	e1a0b82b 	lsr	fp, fp, #16
4000a0f4:	e02bcb97 	mla	fp, r7, fp, ip
4000a0f8:	e0010197 	mul	r1, r7, r1
4000a0fc:	e593e000 	ldr	lr, [r3]
4000a100:	e081182b 	add	r1, r1, fp, lsr #16
4000a104:	e1a0b80b 	lsl	fp, fp, #16
4000a108:	e040082b 	sub	r0, r0, fp, lsr #16
4000a10c:	e1a0c80e 	lsl	ip, lr, #16
4000a110:	e1a0b801 	lsl	fp, r1, #16
4000a114:	e080c82c 	add	ip, r0, ip, lsr #16
4000a118:	e1a0082b 	lsr	r0, fp, #16
4000a11c:	e060082e 	rsb	r0, r0, lr, lsr #16
4000a120:	e1a0b80c 	lsl	fp, ip, #16
4000a124:	e080084c 	add	r0, r0, ip, asr #16
4000a128:	e1a0c82b 	lsr	ip, fp, #16
4000a12c:	e18cc800 	orr	ip, ip, r0, lsl #16
4000a130:	e1560002 	cmp	r6, r2
4000a134:	e483c004 	str	ip, [r3], #4
4000a138:	e1a00840 	asr	r0, r0, #16
4000a13c:	e1a0c821 	lsr	ip, r1, #16
4000a140:	2affffe7 	bcs	4000a0e4 <quorem+0x6c>
4000a144:	e59d2000 	ldr	r2, [sp]
4000a148:	e7983002 	ldr	r3, [r8, r2]
4000a14c:	e3530000 	cmp	r3, #0
4000a150:	1a000010 	bne	4000a198 <quorem+0x120>
4000a154:	e59d2004 	ldr	r2, [sp, #4]
4000a158:	e2423004 	sub	r3, r2, #4
4000a15c:	e1580003 	cmp	r8, r3
4000a160:	2a00000b 	bcs	4000a194 <quorem+0x11c>
4000a164:	e5123004 	ldr	r3, [r2, #-4]
4000a168:	e3530000 	cmp	r3, #0
4000a16c:	1a000008 	bne	4000a194 <quorem+0x11c>
4000a170:	e2423008 	sub	r3, r2, #8
4000a174:	ea000003 	b	4000a188 <quorem+0x110>
4000a178:	e5932000 	ldr	r2, [r3]
4000a17c:	e3520000 	cmp	r2, #0
4000a180:	e2433004 	sub	r3, r3, #4
4000a184:	1a000002 	bne	4000a194 <quorem+0x11c>
4000a188:	e1580003 	cmp	r8, r3
4000a18c:	e2455001 	sub	r5, r5, #1
4000a190:	3afffff8 	bcc	4000a178 <quorem+0x100>
4000a194:	e5895010 	str	r5, [r9, #16]
4000a198:	e1a0100a 	mov	r1, sl
4000a19c:	e1a00009 	mov	r0, r9
4000a1a0:	eb000841 	bl	4000c2ac <__mcmp>
4000a1a4:	e3500000 	cmp	r0, #0
4000a1a8:	ba000026 	blt	4000a248 <quorem+0x1d0>
4000a1ac:	e2877001 	add	r7, r7, #1
4000a1b0:	e1a03008 	mov	r3, r8
4000a1b4:	e3a02000 	mov	r2, #0
4000a1b8:	e494c004 	ldr	ip, [r4], #4
4000a1bc:	e5930000 	ldr	r0, [r3]
4000a1c0:	e1a0180c 	lsl	r1, ip, #16
4000a1c4:	e0422821 	sub	r2, r2, r1, lsr #16
4000a1c8:	e1a01800 	lsl	r1, r0, #16
4000a1cc:	e0821821 	add	r1, r2, r1, lsr #16
4000a1d0:	e1a0c82c 	lsr	ip, ip, #16
4000a1d4:	e06c2820 	rsb	r2, ip, r0, lsr #16
4000a1d8:	e1a0a801 	lsl	sl, r1, #16
4000a1dc:	e0822841 	add	r2, r2, r1, asr #16
4000a1e0:	e1a0182a 	lsr	r1, sl, #16
4000a1e4:	e1811802 	orr	r1, r1, r2, lsl #16
4000a1e8:	e1560004 	cmp	r6, r4
4000a1ec:	e4831004 	str	r1, [r3], #4
4000a1f0:	e1a02842 	asr	r2, r2, #16
4000a1f4:	2affffef 	bcs	4000a1b8 <quorem+0x140>
4000a1f8:	e7983105 	ldr	r3, [r8, r5, lsl #2]
4000a1fc:	e3530000 	cmp	r3, #0
4000a200:	e0883105 	add	r3, r8, r5, lsl #2
4000a204:	1a00000f 	bne	4000a248 <quorem+0x1d0>
4000a208:	e2432004 	sub	r2, r3, #4
4000a20c:	e1580002 	cmp	r8, r2
4000a210:	2a00000b 	bcs	4000a244 <quorem+0x1cc>
4000a214:	e5132004 	ldr	r2, [r3, #-4]
4000a218:	e3520000 	cmp	r2, #0
4000a21c:	1a000008 	bne	4000a244 <quorem+0x1cc>
4000a220:	e2433008 	sub	r3, r3, #8
4000a224:	ea000003 	b	4000a238 <quorem+0x1c0>
4000a228:	e5932000 	ldr	r2, [r3]
4000a22c:	e3520000 	cmp	r2, #0
4000a230:	e2433004 	sub	r3, r3, #4
4000a234:	1a000002 	bne	4000a244 <quorem+0x1cc>
4000a238:	e1580003 	cmp	r8, r3
4000a23c:	e2455001 	sub	r5, r5, #1
4000a240:	3afffff8 	bcc	4000a228 <quorem+0x1b0>
4000a244:	e5895010 	str	r5, [r9, #16]
4000a248:	e1a00007 	mov	r0, r7
4000a24c:	e28dd00c 	add	sp, sp, #12
4000a250:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a254:	e12fff1e 	bx	lr

4000a258 <_dtoa_r>:
4000a258:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a25c:	e5901040 	ldr	r1, [r0, #64]	; 0x40
4000a260:	e24dd074 	sub	sp, sp, #116	; 0x74
4000a264:	e3510000 	cmp	r1, #0
4000a268:	e1a04000 	mov	r4, r0
4000a26c:	e1a0a002 	mov	sl, r2
4000a270:	e1a0b003 	mov	fp, r3
4000a274:	e59d50a4 	ldr	r5, [sp, #164]	; 0xa4
4000a278:	0a000007 	beq	4000a29c <_dtoa_r+0x44>
4000a27c:	e5903044 	ldr	r3, [r0, #68]	; 0x44
4000a280:	e3a02001 	mov	r2, #1
4000a284:	e1a02312 	lsl	r2, r2, r3
4000a288:	e5813004 	str	r3, [r1, #4]
4000a28c:	e5812008 	str	r2, [r1, #8]
4000a290:	eb00064a 	bl	4000bbc0 <_Bfree>
4000a294:	e3a03000 	mov	r3, #0
4000a298:	e5843040 	str	r3, [r4, #64]	; 0x40
4000a29c:	e35b0000 	cmp	fp, #0
4000a2a0:	b3a03001 	movlt	r3, #1
4000a2a4:	a3a03000 	movge	r3, #0
4000a2a8:	b5853000 	strlt	r3, [r5]
4000a2ac:	a5853000 	strge	r3, [r5]
4000a2b0:	e59f3508 	ldr	r3, [pc, #1288]	; 4000a7c0 <_dtoa_r+0x568>
4000a2b4:	b3cb9102 	biclt	r9, fp, #-2147483648	; 0x80000000
4000a2b8:	a1a0900b 	movge	r9, fp
4000a2bc:	e1a02003 	mov	r2, r3
4000a2c0:	e0093003 	and	r3, r9, r3
4000a2c4:	b1a0b009 	movlt	fp, r9
4000a2c8:	e1530002 	cmp	r3, r2
4000a2cc:	0a000013 	beq	4000a320 <_dtoa_r+0xc8>
4000a2d0:	e1a0000a 	mov	r0, sl
4000a2d4:	e1a0100b 	mov	r1, fp
4000a2d8:	e3a02000 	mov	r2, #0
4000a2dc:	e3a03000 	mov	r3, #0
4000a2e0:	eb00135b 	bl	4000f054 <__aeabi_dcmpeq>
4000a2e4:	e2508000 	subs	r8, r0, #0
4000a2e8:	0a00001e 	beq	4000a368 <_dtoa_r+0x110>
4000a2ec:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
4000a2f0:	e35c0000 	cmp	ip, #0
4000a2f4:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
4000a2f8:	e3a03001 	mov	r3, #1
4000a2fc:	e58c3000 	str	r3, [ip]
4000a300:	0a00009c 	beq	4000a578 <_dtoa_r+0x320>
4000a304:	e59f04b8 	ldr	r0, [pc, #1208]	; 4000a7c4 <_dtoa_r+0x56c>
4000a308:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
4000a30c:	e58c0000 	str	r0, [ip]
4000a310:	e2400001 	sub	r0, r0, #1
4000a314:	e28dd074 	add	sp, sp, #116	; 0x74
4000a318:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a31c:	e12fff1e 	bx	lr
4000a320:	e59f34a0 	ldr	r3, [pc, #1184]	; 4000a7c8 <_dtoa_r+0x570>
4000a324:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
4000a328:	e35a0000 	cmp	sl, #0
4000a32c:	e58c3000 	str	r3, [ip]
4000a330:	0a00007e 	beq	4000a530 <_dtoa_r+0x2d8>
4000a334:	e59f0490 	ldr	r0, [pc, #1168]	; 4000a7cc <_dtoa_r+0x574>
4000a338:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
4000a33c:	e35c0000 	cmp	ip, #0
4000a340:	0afffff3 	beq	4000a314 <_dtoa_r+0xbc>
4000a344:	e5d03003 	ldrb	r3, [r0, #3]
4000a348:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
4000a34c:	e3530000 	cmp	r3, #0
4000a350:	12803008 	addne	r3, r0, #8
4000a354:	02803003 	addeq	r3, r0, #3
4000a358:	e58c3000 	str	r3, [ip]
4000a35c:	e28dd074 	add	sp, sp, #116	; 0x74
4000a360:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a364:	e12fff1e 	bx	lr
4000a368:	e28d206c 	add	r2, sp, #108	; 0x6c
4000a36c:	e28d3068 	add	r3, sp, #104	; 0x68
4000a370:	e88d000c 	stm	sp, {r2, r3}
4000a374:	e1a00004 	mov	r0, r4
4000a378:	e1a0200a 	mov	r2, sl
4000a37c:	e1a0300b 	mov	r3, fp
4000a380:	eb000880 	bl	4000c588 <__d2b>
4000a384:	e1b05a29 	lsrs	r5, r9, #20
4000a388:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000a38c:	1a00006f 	bne	4000a550 <_dtoa_r+0x2f8>
4000a390:	e59d8068 	ldr	r8, [sp, #104]	; 0x68
4000a394:	e59d506c 	ldr	r5, [sp, #108]	; 0x6c
4000a398:	e3e03e41 	mvn	r3, #1040	; 0x410
4000a39c:	e0885005 	add	r5, r8, r5
4000a3a0:	e1550003 	cmp	r5, r3
4000a3a4:	a2850e41 	addge	r0, r5, #1040	; 0x410
4000a3a8:	a2800002 	addge	r0, r0, #2
4000a3ac:	a1a0003a 	lsrge	r0, sl, r0
4000a3b0:	b59f0418 	ldrlt	r0, [pc, #1048]	; 4000a7d0 <_dtoa_r+0x578>
4000a3b4:	a283301f 	addge	r3, r3, #31
4000a3b8:	a0653003 	rsbge	r3, r5, r3
4000a3bc:	b0650000 	rsblt	r0, r5, r0
4000a3c0:	a1800319 	orrge	r0, r0, r9, lsl r3
4000a3c4:	b1a0001a 	lsllt	r0, sl, r0
4000a3c8:	eb001187 	bl	4000e9ec <__aeabi_ui2d>
4000a3cc:	e3a0c001 	mov	ip, #1
4000a3d0:	e58dc05c 	str	ip, [sp, #92]	; 0x5c
4000a3d4:	e2455001 	sub	r5, r5, #1
4000a3d8:	e241161f 	sub	r1, r1, #32505856	; 0x1f00000
4000a3dc:	e3a02000 	mov	r2, #0
4000a3e0:	e59f33ec 	ldr	r3, [pc, #1004]	; 4000a7d4 <_dtoa_r+0x57c>
4000a3e4:	eb0010bb 	bl	4000e6d8 <__aeabi_dsub>
4000a3e8:	e28f3fee 	add	r3, pc, #952	; 0x3b8
4000a3ec:	e893000c 	ldm	r3, {r2, r3}
4000a3f0:	eb0011bd 	bl	4000eaec <__aeabi_dmul>
4000a3f4:	e28f3fed 	add	r3, pc, #948	; 0x3b4
4000a3f8:	e893000c 	ldm	r3, {r2, r3}
4000a3fc:	eb0010b6 	bl	4000e6dc <__adddf3>
4000a400:	e1a06000 	mov	r6, r0
4000a404:	e1a00005 	mov	r0, r5
4000a408:	e1a07001 	mov	r7, r1
4000a40c:	eb00117f 	bl	4000ea10 <__aeabi_i2d>
4000a410:	e28f3e3a 	add	r3, pc, #928	; 0x3a0
4000a414:	e893000c 	ldm	r3, {r2, r3}
4000a418:	eb0011b3 	bl	4000eaec <__aeabi_dmul>
4000a41c:	e1a02000 	mov	r2, r0
4000a420:	e1a03001 	mov	r3, r1
4000a424:	e1a00006 	mov	r0, r6
4000a428:	e1a01007 	mov	r1, r7
4000a42c:	eb0010aa 	bl	4000e6dc <__adddf3>
4000a430:	e1a06000 	mov	r6, r0
4000a434:	e1a07001 	mov	r7, r1
4000a438:	eb001323 	bl	4000f0cc <__aeabi_d2iz>
4000a43c:	e1a01007 	mov	r1, r7
4000a440:	e58d0018 	str	r0, [sp, #24]
4000a444:	e3a02000 	mov	r2, #0
4000a448:	e1a00006 	mov	r0, r6
4000a44c:	e3a03000 	mov	r3, #0
4000a450:	eb001305 	bl	4000f06c <__aeabi_dcmplt>
4000a454:	e3500000 	cmp	r0, #0
4000a458:	1a00019a 	bne	4000aac8 <_dtoa_r+0x870>
4000a45c:	e59dc018 	ldr	ip, [sp, #24]
4000a460:	e35c0016 	cmp	ip, #22
4000a464:	83a0c001 	movhi	ip, #1
4000a468:	858dc044 	strhi	ip, [sp, #68]	; 0x44
4000a46c:	8a00000c 	bhi	4000a4a4 <_dtoa_r+0x24c>
4000a470:	e59f3370 	ldr	r3, [pc, #880]	; 4000a7e8 <_dtoa_r+0x590>
4000a474:	e083318c 	add	r3, r3, ip, lsl #3
4000a478:	e8930003 	ldm	r3, {r0, r1}
4000a47c:	e1a0200a 	mov	r2, sl
4000a480:	e1a0300b 	mov	r3, fp
4000a484:	eb00130a 	bl	4000f0b4 <__aeabi_dcmpgt>
4000a488:	e3500000 	cmp	r0, #0
4000a48c:	159dc018 	ldrne	ip, [sp, #24]
4000a490:	124cc001 	subne	ip, ip, #1
4000a494:	158dc018 	strne	ip, [sp, #24]
4000a498:	13a0c000 	movne	ip, #0
4000a49c:	158dc044 	strne	ip, [sp, #68]	; 0x44
4000a4a0:	058d0044 	streq	r0, [sp, #68]	; 0x44
4000a4a4:	e0655008 	rsb	r5, r5, r8
4000a4a8:	e2555001 	subs	r5, r5, #1
4000a4ac:	4265c000 	rsbmi	ip, r5, #0
4000a4b0:	458dc02c 	strmi	ip, [sp, #44]	; 0x2c
4000a4b4:	53a0c000 	movpl	ip, #0
4000a4b8:	43a0c000 	movmi	ip, #0
4000a4bc:	558dc02c 	strpl	ip, [sp, #44]	; 0x2c
4000a4c0:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000a4c4:	458dc024 	strmi	ip, [sp, #36]	; 0x24
4000a4c8:	e59dc018 	ldr	ip, [sp, #24]
4000a4cc:	e35c0000 	cmp	ip, #0
4000a4d0:	ba000186 	blt	4000aaf0 <_dtoa_r+0x898>
4000a4d4:	e59d1024 	ldr	r1, [sp, #36]	; 0x24
4000a4d8:	e58dc040 	str	ip, [sp, #64]	; 0x40
4000a4dc:	e081100c 	add	r1, r1, ip
4000a4e0:	e3a0c000 	mov	ip, #0
4000a4e4:	e58d1024 	str	r1, [sp, #36]	; 0x24
4000a4e8:	e58dc034 	str	ip, [sp, #52]	; 0x34
4000a4ec:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
4000a4f0:	e35c0009 	cmp	ip, #9
4000a4f4:	8a000021 	bhi	4000a580 <_dtoa_r+0x328>
4000a4f8:	e35c0005 	cmp	ip, #5
4000a4fc:	c24cc004 	subgt	ip, ip, #4
4000a500:	c58dc098 	strgt	ip, [sp, #152]	; 0x98
4000a504:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
4000a508:	e24c3002 	sub	r3, ip, #2
4000a50c:	c3a05000 	movgt	r5, #0
4000a510:	d3a05001 	movle	r5, #1
4000a514:	e3530003 	cmp	r3, #3
4000a518:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
4000a51c:	ea000019 	b	4000a588 <_dtoa_r+0x330>
4000a520:	4000ab98 	mulmi	r0, r8, fp
4000a524:	4000aef0 	strdmi	sl, [r0], -r0
4000a528:	4000af2c 	andmi	sl, r0, ip, lsr #30
4000a52c:	4000b584 	andmi	fp, r0, r4, lsl #11
4000a530:	e3c904ff 	bic	r0, r9, #-16777216	; 0xff000000
4000a534:	e3c0060f 	bic	r0, r0, #15728640	; 0xf00000
4000a538:	e59f2298 	ldr	r2, [pc, #664]	; 4000a7d8 <_dtoa_r+0x580>
4000a53c:	e59f3288 	ldr	r3, [pc, #648]	; 4000a7cc <_dtoa_r+0x574>
4000a540:	e3500000 	cmp	r0, #0
4000a544:	01a00002 	moveq	r0, r2
4000a548:	11a00003 	movne	r0, r3
4000a54c:	eaffff79 	b	4000a338 <_dtoa_r+0xe0>
4000a550:	e3cb34ff 	bic	r3, fp, #-16777216	; 0xff000000
4000a554:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
4000a558:	e2455fff 	sub	r5, r5, #1020	; 0x3fc
4000a55c:	e38335ff 	orr	r3, r3, #1069547520	; 0x3fc00000
4000a560:	e58d805c 	str	r8, [sp, #92]	; 0x5c
4000a564:	e1a0000a 	mov	r0, sl
4000a568:	e2455003 	sub	r5, r5, #3
4000a56c:	e3831603 	orr	r1, r3, #3145728	; 0x300000
4000a570:	e59d8068 	ldr	r8, [sp, #104]	; 0x68
4000a574:	eaffff98 	b	4000a3dc <_dtoa_r+0x184>
4000a578:	e59f025c 	ldr	r0, [pc, #604]	; 4000a7dc <_dtoa_r+0x584>
4000a57c:	eaffff64 	b	4000a314 <_dtoa_r+0xbc>
4000a580:	e3a0c000 	mov	ip, #0
4000a584:	e58dc098 	str	ip, [sp, #152]	; 0x98
4000a588:	e3a05000 	mov	r5, #0
4000a58c:	e5845044 	str	r5, [r4, #68]	; 0x44
4000a590:	e1a01005 	mov	r1, r5
4000a594:	e1a00004 	mov	r0, r4
4000a598:	eb000565 	bl	4000bb34 <_Balloc>
4000a59c:	e3e0c000 	mvn	ip, #0
4000a5a0:	e58dc03c 	str	ip, [sp, #60]	; 0x3c
4000a5a4:	e58dc028 	str	ip, [sp, #40]	; 0x28
4000a5a8:	e3a0c001 	mov	ip, #1
4000a5ac:	e58d0020 	str	r0, [sp, #32]
4000a5b0:	e58d509c 	str	r5, [sp, #156]	; 0x9c
4000a5b4:	e5840040 	str	r0, [r4, #64]	; 0x40
4000a5b8:	e58dc038 	str	ip, [sp, #56]	; 0x38
4000a5bc:	e59d306c 	ldr	r3, [sp, #108]	; 0x6c
4000a5c0:	e3530000 	cmp	r3, #0
4000a5c4:	ba00009b 	blt	4000a838 <_dtoa_r+0x5e0>
4000a5c8:	e59dc018 	ldr	ip, [sp, #24]
4000a5cc:	e35c000e 	cmp	ip, #14
4000a5d0:	ca000098 	bgt	4000a838 <_dtoa_r+0x5e0>
4000a5d4:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
4000a5d8:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000a5dc:	e1a02fa1 	lsr	r2, r1, #31
4000a5e0:	e35c0000 	cmp	ip, #0
4000a5e4:	c3a02000 	movgt	r2, #0
4000a5e8:	d2022001 	andle	r2, r2, #1
4000a5ec:	e59f31f4 	ldr	r3, [pc, #500]	; 4000a7e8 <_dtoa_r+0x590>
4000a5f0:	e59dc018 	ldr	ip, [sp, #24]
4000a5f4:	e083318c 	add	r3, r3, ip, lsl #3
4000a5f8:	e3520000 	cmp	r2, #0
4000a5fc:	e8930006 	ldm	r3, {r1, r2}
4000a600:	e58d1010 	str	r1, [sp, #16]
4000a604:	e58d2014 	str	r2, [sp, #20]
4000a608:	1a000341 	bne	4000b314 <_dtoa_r+0x10bc>
4000a60c:	e28d3010 	add	r3, sp, #16
4000a610:	e893000c 	ldm	r3, {r2, r3}
4000a614:	e1a0000a 	mov	r0, sl
4000a618:	e1a0100b 	mov	r1, fp
4000a61c:	eb0011d6 	bl	4000ed7c <__aeabi_ddiv>
4000a620:	eb0012a9 	bl	4000f0cc <__aeabi_d2iz>
4000a624:	e1a08000 	mov	r8, r0
4000a628:	eb0010f8 	bl	4000ea10 <__aeabi_i2d>
4000a62c:	e28d3010 	add	r3, sp, #16
4000a630:	e893000c 	ldm	r3, {r2, r3}
4000a634:	eb00112c 	bl	4000eaec <__aeabi_dmul>
4000a638:	e1a03001 	mov	r3, r1
4000a63c:	e1a02000 	mov	r2, r0
4000a640:	e1a0100b 	mov	r1, fp
4000a644:	e1a0000a 	mov	r0, sl
4000a648:	eb001022 	bl	4000e6d8 <__aeabi_dsub>
4000a64c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000a650:	e35c0001 	cmp	ip, #1
4000a654:	e59dc020 	ldr	ip, [sp, #32]
4000a658:	e28cc001 	add	ip, ip, #1
4000a65c:	e58dc058 	str	ip, [sp, #88]	; 0x58
4000a660:	e59dc020 	ldr	ip, [sp, #32]
4000a664:	e2883030 	add	r3, r8, #48	; 0x30
4000a668:	e1a06000 	mov	r6, r0
4000a66c:	e1a07001 	mov	r7, r1
4000a670:	e5cc3000 	strb	r3, [ip]
4000a674:	e59d5058 	ldr	r5, [sp, #88]	; 0x58
4000a678:	0a000035 	beq	4000a754 <_dtoa_r+0x4fc>
4000a67c:	e3a02000 	mov	r2, #0
4000a680:	e59f3168 	ldr	r3, [pc, #360]	; 4000a7f0 <_dtoa_r+0x598>
4000a684:	eb001118 	bl	4000eaec <__aeabi_dmul>
4000a688:	e3a02000 	mov	r2, #0
4000a68c:	e3a03000 	mov	r3, #0
4000a690:	e1a06000 	mov	r6, r0
4000a694:	e1a07001 	mov	r7, r1
4000a698:	eb00126d 	bl	4000f054 <__aeabi_dcmpeq>
4000a69c:	e3500000 	cmp	r0, #0
4000a6a0:	1a00049a 	bne	4000b910 <_dtoa_r+0x16b8>
4000a6a4:	e59dc020 	ldr	ip, [sp, #32]
4000a6a8:	e59d1028 	ldr	r1, [sp, #40]	; 0x28
4000a6ac:	e58d401c 	str	r4, [sp, #28]
4000a6b0:	e08c9001 	add	r9, ip, r1
4000a6b4:	e28ca002 	add	sl, ip, #2
4000a6b8:	e28d5010 	add	r5, sp, #16
4000a6bc:	e8950030 	ldm	r5, {r4, r5}
4000a6c0:	ea000008 	b	4000a6e8 <_dtoa_r+0x490>
4000a6c4:	eb001108 	bl	4000eaec <__aeabi_dmul>
4000a6c8:	e3a02000 	mov	r2, #0
4000a6cc:	e3a03000 	mov	r3, #0
4000a6d0:	e1a06000 	mov	r6, r0
4000a6d4:	e1a07001 	mov	r7, r1
4000a6d8:	eb00125d 	bl	4000f054 <__aeabi_dcmpeq>
4000a6dc:	e3500000 	cmp	r0, #0
4000a6e0:	e28aa001 	add	sl, sl, #1
4000a6e4:	1a000410 	bne	4000b72c <_dtoa_r+0x14d4>
4000a6e8:	e1a02004 	mov	r2, r4
4000a6ec:	e1a03005 	mov	r3, r5
4000a6f0:	e1a00006 	mov	r0, r6
4000a6f4:	e1a01007 	mov	r1, r7
4000a6f8:	eb00119f 	bl	4000ed7c <__aeabi_ddiv>
4000a6fc:	eb001272 	bl	4000f0cc <__aeabi_d2iz>
4000a700:	e1a08000 	mov	r8, r0
4000a704:	eb0010c1 	bl	4000ea10 <__aeabi_i2d>
4000a708:	e1a02004 	mov	r2, r4
4000a70c:	e1a03005 	mov	r3, r5
4000a710:	eb0010f5 	bl	4000eaec <__aeabi_dmul>
4000a714:	e1a02000 	mov	r2, r0
4000a718:	e1a03001 	mov	r3, r1
4000a71c:	e1a00006 	mov	r0, r6
4000a720:	e1a01007 	mov	r1, r7
4000a724:	eb000feb 	bl	4000e6d8 <__aeabi_dsub>
4000a728:	e288c030 	add	ip, r8, #48	; 0x30
4000a72c:	e15a0009 	cmp	sl, r9
4000a730:	e1a06000 	mov	r6, r0
4000a734:	e1a07001 	mov	r7, r1
4000a738:	e3a02000 	mov	r2, #0
4000a73c:	e59f30ac 	ldr	r3, [pc, #172]	; 4000a7f0 <_dtoa_r+0x598>
4000a740:	e54ac001 	strb	ip, [sl, #-1]
4000a744:	e1a0b00a 	mov	fp, sl
4000a748:	1affffdd 	bne	4000a6c4 <_dtoa_r+0x46c>
4000a74c:	e59d401c 	ldr	r4, [sp, #28]
4000a750:	e1a0500a 	mov	r5, sl
4000a754:	e1a02006 	mov	r2, r6
4000a758:	e1a03007 	mov	r3, r7
4000a75c:	e1a00006 	mov	r0, r6
4000a760:	e1a01007 	mov	r1, r7
4000a764:	eb000fdc 	bl	4000e6dc <__adddf3>
4000a768:	e1a06000 	mov	r6, r0
4000a76c:	e1a07001 	mov	r7, r1
4000a770:	e1a02006 	mov	r2, r6
4000a774:	e28d1010 	add	r1, sp, #16
4000a778:	e8910003 	ldm	r1, {r0, r1}
4000a77c:	e1a03007 	mov	r3, r7
4000a780:	eb001239 	bl	4000f06c <__aeabi_dcmplt>
4000a784:	e3500000 	cmp	r0, #0
4000a788:	0a000429 	beq	4000b834 <_dtoa_r+0x15dc>
4000a78c:	e59dc018 	ldr	ip, [sp, #24]
4000a790:	e58dc060 	str	ip, [sp, #96]	; 0x60
4000a794:	e59d9020 	ldr	r9, [sp, #32]
4000a798:	e5558001 	ldrb	r8, [r5, #-1]
4000a79c:	e59d1058 	ldr	r1, [sp, #88]	; 0x58
4000a7a0:	ea000019 	b	4000a80c <_dtoa_r+0x5b4>
4000a7a4:	e1a00000 	nop			; (mov r0, r0)
4000a7a8:	636f4361 	cmnvs	pc, #-2080374783	; 0x84000001
4000a7ac:	3fd287a7 	svccc	0x00d287a7
4000a7b0:	8b60c8b3 	blhi	4183ca84 <__ZI_LIMIT__+0x1822df0>
4000a7b4:	3fc68a28 	svccc	0x00c68a28
4000a7b8:	509f79fb 			; <UNDEFINED> instruction: 0x509f79fb
4000a7bc:	3fd34413 	svccc	0x00d34413
4000a7c0:	7ff00000 	svcvc	0x00f00000	; IMB
4000a7c4:	40018319 	andmi	r8, r1, r9, lsl r3
4000a7c8:	0000270f 	andeq	r2, r0, pc, lsl #14
4000a7cc:	40018328 	andmi	r8, r1, r8, lsr #6
4000a7d0:	fffffbee 			; <UNDEFINED> instruction: 0xfffffbee
4000a7d4:	3ff80000 	svccc	0x00f80000
4000a7d8:	4001831c 	andmi	r8, r1, ip, lsl r3
4000a7dc:	40018318 	andmi	r8, r1, r8, lsl r3
4000a7e0:	3ff00000 	svccc	0x00f00000	; IMB
4000a7e4:	40018050 	andmi	r8, r1, r0, asr r0
4000a7e8:	40017f60 	andmi	r7, r1, r0, ror #30
4000a7ec:	40140000 	andsmi	r0, r4, r0
4000a7f0:	40240000 	eormi	r0, r4, r0
4000a7f4:	401c0000 	andsmi	r0, ip, r0
4000a7f8:	3fe00000 	svccc	0x00e00000
4000a7fc:	e1550001 	cmp	r5, r1
4000a800:	0a000392 	beq	4000b650 <_dtoa_r+0x13f8>
4000a804:	e5558002 	ldrb	r8, [r5, #-2]
4000a808:	e1a05003 	mov	r5, r3
4000a80c:	e3580039 	cmp	r8, #57	; 0x39
4000a810:	e1a02005 	mov	r2, r5
4000a814:	e2453001 	sub	r3, r5, #1
4000a818:	0afffff7 	beq	4000a7fc <_dtoa_r+0x5a4>
4000a81c:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
4000a820:	e2882001 	add	r2, r8, #1
4000a824:	e58d5020 	str	r5, [sp, #32]
4000a828:	e58dc018 	str	ip, [sp, #24]
4000a82c:	e20220ff 	and	r2, r2, #255	; 0xff
4000a830:	e5c32000 	strb	r2, [r3]
4000a834:	ea00008e 	b	4000aa74 <_dtoa_r+0x81c>
4000a838:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
4000a83c:	e35c0000 	cmp	ip, #0
4000a840:	1a0000b3 	bne	4000ab14 <_dtoa_r+0x8bc>
4000a844:	e59d6034 	ldr	r6, [sp, #52]	; 0x34
4000a848:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
4000a84c:	e59d8038 	ldr	r8, [sp, #56]	; 0x38
4000a850:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000a854:	e35c0000 	cmp	ip, #0
4000a858:	c3550000 	cmpgt	r5, #0
4000a85c:	da000009 	ble	4000a888 <_dtoa_r+0x630>
4000a860:	e1a0300c 	mov	r3, ip
4000a864:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000a868:	e1530005 	cmp	r3, r5
4000a86c:	a1a03005 	movge	r3, r5
4000a870:	e063c00c 	rsb	ip, r3, ip
4000a874:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
4000a878:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000a87c:	e063c00c 	rsb	ip, r3, ip
4000a880:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000a884:	e0635005 	rsb	r5, r3, r5
4000a888:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
4000a88c:	e35c0000 	cmp	ip, #0
4000a890:	da000015 	ble	4000a8ec <_dtoa_r+0x694>
4000a894:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
4000a898:	e35c0000 	cmp	ip, #0
4000a89c:	0a000347 	beq	4000b5c0 <_dtoa_r+0x1368>
4000a8a0:	e3560000 	cmp	r6, #0
4000a8a4:	da00000d 	ble	4000a8e0 <_dtoa_r+0x688>
4000a8a8:	e1a01008 	mov	r1, r8
4000a8ac:	e1a02006 	mov	r2, r6
4000a8b0:	e1a00004 	mov	r0, r4
4000a8b4:	eb0005f8 	bl	4000c09c <__pow5mult>
4000a8b8:	e1a08000 	mov	r8, r0
4000a8bc:	e1a01008 	mov	r1, r8
4000a8c0:	e59d2030 	ldr	r2, [sp, #48]	; 0x30
4000a8c4:	e1a00004 	mov	r0, r4
4000a8c8:	eb000579 	bl	4000beb4 <__multiply>
4000a8cc:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000a8d0:	e1a07000 	mov	r7, r0
4000a8d4:	e1a00004 	mov	r0, r4
4000a8d8:	eb0004b8 	bl	4000bbc0 <_Bfree>
4000a8dc:	e58d7030 	str	r7, [sp, #48]	; 0x30
4000a8e0:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
4000a8e4:	e05c2006 	subs	r2, ip, r6
4000a8e8:	1a000378 	bne	4000b6d0 <_dtoa_r+0x1478>
4000a8ec:	e1a00004 	mov	r0, r4
4000a8f0:	e3a01001 	mov	r1, #1
4000a8f4:	eb000565 	bl	4000be90 <__i2b>
4000a8f8:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
4000a8fc:	e35c0000 	cmp	ip, #0
4000a900:	e1a06000 	mov	r6, r0
4000a904:	da000004 	ble	4000a91c <_dtoa_r+0x6c4>
4000a908:	e1a01000 	mov	r1, r0
4000a90c:	e1a0200c 	mov	r2, ip
4000a910:	e1a00004 	mov	r0, r4
4000a914:	eb0005e0 	bl	4000c09c <__pow5mult>
4000a918:	e1a06000 	mov	r6, r0
4000a91c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
4000a920:	e35c0001 	cmp	ip, #1
4000a924:	da00028a 	ble	4000b354 <_dtoa_r+0x10fc>
4000a928:	e3a07000 	mov	r7, #0
4000a92c:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
4000a930:	e35c0000 	cmp	ip, #0
4000a934:	03a00001 	moveq	r0, #1
4000a938:	1a000251 	bne	4000b284 <_dtoa_r+0x102c>
4000a93c:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000a940:	e080300c 	add	r3, r0, ip
4000a944:	e213301f 	ands	r3, r3, #31
4000a948:	0a0001a0 	beq	4000afd0 <_dtoa_r+0xd78>
4000a94c:	e2632020 	rsb	r2, r3, #32
4000a950:	e3520004 	cmp	r2, #4
4000a954:	da0003f9 	ble	4000b940 <_dtoa_r+0x16e8>
4000a958:	e263301c 	rsb	r3, r3, #28
4000a95c:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000a960:	e08cc003 	add	ip, ip, r3
4000a964:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
4000a968:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000a96c:	e08cc003 	add	ip, ip, r3
4000a970:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000a974:	e0855003 	add	r5, r5, r3
4000a978:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000a97c:	e35c0000 	cmp	ip, #0
4000a980:	da000004 	ble	4000a998 <_dtoa_r+0x740>
4000a984:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000a988:	e1a0200c 	mov	r2, ip
4000a98c:	e1a00004 	mov	r0, r4
4000a990:	eb000602 	bl	4000c1a0 <__lshift>
4000a994:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000a998:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000a99c:	e35c0000 	cmp	ip, #0
4000a9a0:	da000004 	ble	4000a9b8 <_dtoa_r+0x760>
4000a9a4:	e1a01006 	mov	r1, r6
4000a9a8:	e1a0200c 	mov	r2, ip
4000a9ac:	e1a00004 	mov	r0, r4
4000a9b0:	eb0005fa 	bl	4000c1a0 <__lshift>
4000a9b4:	e1a06000 	mov	r6, r0
4000a9b8:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
4000a9bc:	e35c0000 	cmp	ip, #0
4000a9c0:	1a000235 	bne	4000b29c <_dtoa_r+0x1044>
4000a9c4:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
4000a9c8:	e59d1028 	ldr	r1, [sp, #40]	; 0x28
4000a9cc:	e35c0002 	cmp	ip, #2
4000a9d0:	d3a03000 	movle	r3, #0
4000a9d4:	c3a03001 	movgt	r3, #1
4000a9d8:	e3510000 	cmp	r1, #0
4000a9dc:	c3a03000 	movgt	r3, #0
4000a9e0:	e3530000 	cmp	r3, #0
4000a9e4:	0a00017b 	beq	4000afd8 <_dtoa_r+0xd80>
4000a9e8:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000a9ec:	e35c0000 	cmp	ip, #0
4000a9f0:	1a000170 	bne	4000afb8 <_dtoa_r+0xd60>
4000a9f4:	e1a01006 	mov	r1, r6
4000a9f8:	e1a0300c 	mov	r3, ip
4000a9fc:	e3a02005 	mov	r2, #5
4000aa00:	e1a00004 	mov	r0, r4
4000aa04:	eb000474 	bl	4000bbdc <__multadd>
4000aa08:	e1a06000 	mov	r6, r0
4000aa0c:	e1a01006 	mov	r1, r6
4000aa10:	e59d0030 	ldr	r0, [sp, #48]	; 0x30
4000aa14:	eb000624 	bl	4000c2ac <__mcmp>
4000aa18:	e3500000 	cmp	r0, #0
4000aa1c:	da000165 	ble	4000afb8 <_dtoa_r+0xd60>
4000aa20:	e59dc018 	ldr	ip, [sp, #24]
4000aa24:	e28cc001 	add	ip, ip, #1
4000aa28:	e58dc018 	str	ip, [sp, #24]
4000aa2c:	e59dc020 	ldr	ip, [sp, #32]
4000aa30:	e3a03031 	mov	r3, #49	; 0x31
4000aa34:	e5cc3000 	strb	r3, [ip]
4000aa38:	e1a0900c 	mov	r9, ip
4000aa3c:	e28cc001 	add	ip, ip, #1
4000aa40:	e58dc020 	str	ip, [sp, #32]
4000aa44:	e3a05000 	mov	r5, #0
4000aa48:	e1a01006 	mov	r1, r6
4000aa4c:	e1a00004 	mov	r0, r4
4000aa50:	eb00045a 	bl	4000bbc0 <_Bfree>
4000aa54:	e3580000 	cmp	r8, #0
4000aa58:	0a000005 	beq	4000aa74 <_dtoa_r+0x81c>
4000aa5c:	e1550008 	cmp	r5, r8
4000aa60:	13550000 	cmpne	r5, #0
4000aa64:	1a000198 	bne	4000b0cc <_dtoa_r+0xe74>
4000aa68:	e1a01008 	mov	r1, r8
4000aa6c:	e1a00004 	mov	r0, r4
4000aa70:	eb000452 	bl	4000bbc0 <_Bfree>
4000aa74:	e1a00004 	mov	r0, r4
4000aa78:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000aa7c:	eb00044f 	bl	4000bbc0 <_Bfree>
4000aa80:	e59dc018 	ldr	ip, [sp, #24]
4000aa84:	e28c3001 	add	r3, ip, #1
4000aa88:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
4000aa8c:	e35c0000 	cmp	ip, #0
4000aa90:	e59dc020 	ldr	ip, [sp, #32]
4000aa94:	e3a02000 	mov	r2, #0
4000aa98:	e5cc2000 	strb	r2, [ip]
4000aa9c:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
4000aaa0:	01a00009 	moveq	r0, r9
4000aaa4:	e58c3000 	str	r3, [ip]
4000aaa8:	0afffe19 	beq	4000a314 <_dtoa_r+0xbc>
4000aaac:	e59dc020 	ldr	ip, [sp, #32]
4000aab0:	e59d10a8 	ldr	r1, [sp, #168]	; 0xa8
4000aab4:	e1a00009 	mov	r0, r9
4000aab8:	e581c000 	str	ip, [r1]
4000aabc:	e28dd074 	add	sp, sp, #116	; 0x74
4000aac0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000aac4:	e12fff1e 	bx	lr
4000aac8:	e59d0018 	ldr	r0, [sp, #24]
4000aacc:	eb000fcf 	bl	4000ea10 <__aeabi_i2d>
4000aad0:	e1a02006 	mov	r2, r6
4000aad4:	e1a03007 	mov	r3, r7
4000aad8:	eb00115d 	bl	4000f054 <__aeabi_dcmpeq>
4000aadc:	e3500000 	cmp	r0, #0
4000aae0:	059dc018 	ldreq	ip, [sp, #24]
4000aae4:	024cc001 	subeq	ip, ip, #1
4000aae8:	058dc018 	streq	ip, [sp, #24]
4000aaec:	eafffe5a 	b	4000a45c <_dtoa_r+0x204>
4000aaf0:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000aaf4:	e59d1018 	ldr	r1, [sp, #24]
4000aaf8:	e061c00c 	rsb	ip, r1, ip
4000aafc:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
4000ab00:	e261c000 	rsb	ip, r1, #0
4000ab04:	e58dc034 	str	ip, [sp, #52]	; 0x34
4000ab08:	e3a0c000 	mov	ip, #0
4000ab0c:	e58dc040 	str	ip, [sp, #64]	; 0x40
4000ab10:	eafffe75 	b	4000a4ec <_dtoa_r+0x294>
4000ab14:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
4000ab18:	e35c0001 	cmp	ip, #1
4000ab1c:	da0002f8 	ble	4000b704 <_dtoa_r+0x14ac>
4000ab20:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000ab24:	e24c6001 	sub	r6, ip, #1
4000ab28:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
4000ab2c:	e15c0006 	cmp	ip, r6
4000ab30:	b59dc034 	ldrlt	ip, [sp, #52]	; 0x34
4000ab34:	b06c3006 	rsblt	r3, ip, r6
4000ab38:	b59dc040 	ldrlt	ip, [sp, #64]	; 0x40
4000ab3c:	b08cc003 	addlt	ip, ip, r3
4000ab40:	a066600c 	rsbge	r6, r6, ip
4000ab44:	b58dc040 	strlt	ip, [sp, #64]	; 0x40
4000ab48:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000ab4c:	b58d6034 	strlt	r6, [sp, #52]	; 0x34
4000ab50:	b3a06000 	movlt	r6, #0
4000ab54:	e35c0000 	cmp	ip, #0
4000ab58:	b59d102c 	ldrlt	r1, [sp, #44]	; 0x2c
4000ab5c:	a28d3028 	addge	r3, sp, #40	; 0x28
4000ab60:	a8930028 	ldmge	r3, {r3, r5}
4000ab64:	b06c5001 	rsblt	r5, ip, r1
4000ab68:	b3a03000 	movlt	r3, #0
4000ab6c:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000ab70:	e08cc003 	add	ip, ip, r3
4000ab74:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
4000ab78:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000ab7c:	e1a00004 	mov	r0, r4
4000ab80:	e08cc003 	add	ip, ip, r3
4000ab84:	e3a01001 	mov	r1, #1
4000ab88:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000ab8c:	eb0004bf 	bl	4000be90 <__i2b>
4000ab90:	e1a08000 	mov	r8, r0
4000ab94:	eaffff2d 	b	4000a850 <_dtoa_r+0x5f8>
4000ab98:	e3a0c000 	mov	ip, #0
4000ab9c:	e58dc038 	str	ip, [sp, #56]	; 0x38
4000aba0:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
4000aba4:	e3510000 	cmp	r1, #0
4000aba8:	da000278 	ble	4000b590 <_dtoa_r+0x1338>
4000abac:	e58d103c 	str	r1, [sp, #60]	; 0x3c
4000abb0:	e58d1028 	str	r1, [sp, #40]	; 0x28
4000abb4:	e351000e 	cmp	r1, #14
4000abb8:	83a05000 	movhi	r5, #0
4000abbc:	92055001 	andls	r5, r5, #1
4000abc0:	e1a0c001 	mov	ip, r1
4000abc4:	e3a01000 	mov	r1, #0
4000abc8:	e35c0017 	cmp	ip, #23
4000abcc:	e5841044 	str	r1, [r4, #68]	; 0x44
4000abd0:	9a000008 	bls	4000abf8 <_dtoa_r+0x9a0>
4000abd4:	e3a02001 	mov	r2, #1
4000abd8:	e3a03004 	mov	r3, #4
4000abdc:	e1a03083 	lsl	r3, r3, #1
4000abe0:	e2830014 	add	r0, r3, #20
4000abe4:	e150000c 	cmp	r0, ip
4000abe8:	e1a01002 	mov	r1, r2
4000abec:	e2822001 	add	r2, r2, #1
4000abf0:	9afffff9 	bls	4000abdc <_dtoa_r+0x984>
4000abf4:	e5841044 	str	r1, [r4, #68]	; 0x44
4000abf8:	e1a00004 	mov	r0, r4
4000abfc:	eb0003cc 	bl	4000bb34 <_Balloc>
4000ac00:	e3550000 	cmp	r5, #0
4000ac04:	e58d0020 	str	r0, [sp, #32]
4000ac08:	e5840040 	str	r0, [r4, #64]	; 0x40
4000ac0c:	0afffe6a 	beq	4000a5bc <_dtoa_r+0x364>
4000ac10:	e59dc018 	ldr	ip, [sp, #24]
4000ac14:	e35c0000 	cmp	ip, #0
4000ac18:	e58da050 	str	sl, [sp, #80]	; 0x50
4000ac1c:	e58db054 	str	fp, [sp, #84]	; 0x54
4000ac20:	da000131 	ble	4000b0ec <_dtoa_r+0xe94>
4000ac24:	e51f2444 	ldr	r2, [pc, #-1092]	; 4000a7e8 <_dtoa_r+0x590>
4000ac28:	e20c300f 	and	r3, ip, #15
4000ac2c:	e1a0524c 	asr	r5, ip, #4
4000ac30:	e0823183 	add	r3, r2, r3, lsl #3
4000ac34:	e3150010 	tst	r5, #16
4000ac38:	e89300c0 	ldm	r3, {r6, r7}
4000ac3c:	0a00011e 	beq	4000b0bc <_dtoa_r+0xe64>
4000ac40:	e51f3464 	ldr	r3, [pc, #-1124]	; 4000a7e4 <_dtoa_r+0x58c>
4000ac44:	e1a0000a 	mov	r0, sl
4000ac48:	e1a0100b 	mov	r1, fp
4000ac4c:	e2833020 	add	r3, r3, #32
4000ac50:	e893000c 	ldm	r3, {r2, r3}
4000ac54:	eb001048 	bl	4000ed7c <__aeabi_ddiv>
4000ac58:	e205500f 	and	r5, r5, #15
4000ac5c:	e1a0a000 	mov	sl, r0
4000ac60:	e1a0b001 	mov	fp, r1
4000ac64:	e3a08003 	mov	r8, #3
4000ac68:	e3550000 	cmp	r5, #0
4000ac6c:	0a00000b 	beq	4000aca0 <_dtoa_r+0xa48>
4000ac70:	e51f9494 	ldr	r9, [pc, #-1172]	; 4000a7e4 <_dtoa_r+0x58c>
4000ac74:	e1a00006 	mov	r0, r6
4000ac78:	e1a01007 	mov	r1, r7
4000ac7c:	e3150001 	tst	r5, #1
4000ac80:	1899000c 	ldmne	r9, {r2, r3}
4000ac84:	12888001 	addne	r8, r8, #1
4000ac88:	1b000f97 	blne	4000eaec <__aeabi_dmul>
4000ac8c:	e1b050c5 	asrs	r5, r5, #1
4000ac90:	e2899008 	add	r9, r9, #8
4000ac94:	1afffff8 	bne	4000ac7c <_dtoa_r+0xa24>
4000ac98:	e1a06000 	mov	r6, r0
4000ac9c:	e1a07001 	mov	r7, r1
4000aca0:	e1a02006 	mov	r2, r6
4000aca4:	e1a03007 	mov	r3, r7
4000aca8:	e1a0000a 	mov	r0, sl
4000acac:	e1a0100b 	mov	r1, fp
4000acb0:	eb001031 	bl	4000ed7c <__aeabi_ddiv>
4000acb4:	e1a06000 	mov	r6, r0
4000acb8:	e1a07001 	mov	r7, r1
4000acbc:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
4000acc0:	e35c0000 	cmp	ip, #0
4000acc4:	0a000006 	beq	4000ace4 <_dtoa_r+0xa8c>
4000acc8:	e1a00006 	mov	r0, r6
4000accc:	e1a01007 	mov	r1, r7
4000acd0:	e3a02000 	mov	r2, #0
4000acd4:	e51f34fc 	ldr	r3, [pc, #-1276]	; 4000a7e0 <_dtoa_r+0x588>
4000acd8:	eb0010e3 	bl	4000f06c <__aeabi_dcmplt>
4000acdc:	e3500000 	cmp	r0, #0
4000ace0:	1a00023c 	bne	4000b5d8 <_dtoa_r+0x1380>
4000ace4:	e1a00008 	mov	r0, r8
4000ace8:	eb000f48 	bl	4000ea10 <__aeabi_i2d>
4000acec:	e1a02006 	mov	r2, r6
4000acf0:	e1a03007 	mov	r3, r7
4000acf4:	eb000f7c 	bl	4000eaec <__aeabi_dmul>
4000acf8:	e3a02000 	mov	r2, #0
4000acfc:	e51f3510 	ldr	r3, [pc, #-1296]	; 4000a7f4 <_dtoa_r+0x59c>
4000ad00:	eb000e75 	bl	4000e6dc <__adddf3>
4000ad04:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000ad08:	e35c0000 	cmp	ip, #0
4000ad0c:	e1a08000 	mov	r8, r0
4000ad10:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
4000ad14:	0a000093 	beq	4000af68 <_dtoa_r+0xd10>
4000ad18:	e59dc018 	ldr	ip, [sp, #24]
4000ad1c:	e58dc060 	str	ip, [sp, #96]	; 0x60
4000ad20:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000ad24:	e59d1038 	ldr	r1, [sp, #56]	; 0x38
4000ad28:	e3510000 	cmp	r1, #0
4000ad2c:	0a00010c 	beq	4000b164 <_dtoa_r+0xf0c>
4000ad30:	e51f3550 	ldr	r3, [pc, #-1360]	; 4000a7e8 <_dtoa_r+0x590>
4000ad34:	e083318c 	add	r3, r3, ip, lsl #3
4000ad38:	e913000c 	ldmdb	r3, {r2, r3}
4000ad3c:	e3a00000 	mov	r0, #0
4000ad40:	e51f1550 	ldr	r1, [pc, #-1360]	; 4000a7f8 <_dtoa_r+0x5a0>
4000ad44:	e58dc00c 	str	ip, [sp, #12]
4000ad48:	eb00100b 	bl	4000ed7c <__aeabi_ddiv>
4000ad4c:	e1a02008 	mov	r2, r8
4000ad50:	e1a03009 	mov	r3, r9
4000ad54:	eb000e5f 	bl	4000e6d8 <__aeabi_dsub>
4000ad58:	e1a0a000 	mov	sl, r0
4000ad5c:	e1a0b001 	mov	fp, r1
4000ad60:	e1a00006 	mov	r0, r6
4000ad64:	e1a01007 	mov	r1, r7
4000ad68:	eb0010d7 	bl	4000f0cc <__aeabi_d2iz>
4000ad6c:	e1a05000 	mov	r5, r0
4000ad70:	eb000f26 	bl	4000ea10 <__aeabi_i2d>
4000ad74:	e1a02000 	mov	r2, r0
4000ad78:	e1a03001 	mov	r3, r1
4000ad7c:	e1a00006 	mov	r0, r6
4000ad80:	e1a01007 	mov	r1, r7
4000ad84:	eb000e53 	bl	4000e6d8 <__aeabi_dsub>
4000ad88:	e2855030 	add	r5, r5, #48	; 0x30
4000ad8c:	e59d2020 	ldr	r2, [sp, #32]
4000ad90:	e1a06000 	mov	r6, r0
4000ad94:	e1a07001 	mov	r7, r1
4000ad98:	e20580ff 	and	r8, r5, #255	; 0xff
4000ad9c:	e5c28000 	strb	r8, [r2]
4000ada0:	e1a03007 	mov	r3, r7
4000ada4:	e1a0000a 	mov	r0, sl
4000ada8:	e1a0100b 	mov	r1, fp
4000adac:	e1a02006 	mov	r2, r6
4000adb0:	eb0010bf 	bl	4000f0b4 <__aeabi_dcmpgt>
4000adb4:	e59d3020 	ldr	r3, [sp, #32]
4000adb8:	e3500000 	cmp	r0, #0
4000adbc:	e2833001 	add	r3, r3, #1
4000adc0:	e58d3058 	str	r3, [sp, #88]	; 0x58
4000adc4:	e1a05003 	mov	r5, r3
4000adc8:	1a0002d6 	bne	4000b928 <_dtoa_r+0x16d0>
4000adcc:	e1a02006 	mov	r2, r6
4000add0:	e1a03007 	mov	r3, r7
4000add4:	e3a00000 	mov	r0, #0
4000add8:	e51f1600 	ldr	r1, [pc, #-1536]	; 4000a7e0 <_dtoa_r+0x588>
4000addc:	eb000e3d 	bl	4000e6d8 <__aeabi_dsub>
4000ade0:	e1a02000 	mov	r2, r0
4000ade4:	e1a03001 	mov	r3, r1
4000ade8:	e1a0000a 	mov	r0, sl
4000adec:	e1a0100b 	mov	r1, fp
4000adf0:	eb0010af 	bl	4000f0b4 <__aeabi_dcmpgt>
4000adf4:	e3500000 	cmp	r0, #0
4000adf8:	e59dc00c 	ldr	ip, [sp, #12]
4000adfc:	1a000251 	bne	4000b748 <_dtoa_r+0x14f0>
4000ae00:	e35c0001 	cmp	ip, #1
4000ae04:	da0000b5 	ble	4000b0e0 <_dtoa_r+0xe88>
4000ae08:	e59d1020 	ldr	r1, [sp, #32]
4000ae0c:	e081900c 	add	r9, r1, ip
4000ae10:	e58d9048 	str	r9, [sp, #72]	; 0x48
4000ae14:	e58d4064 	str	r4, [sp, #100]	; 0x64
4000ae18:	e1a09005 	mov	r9, r5
4000ae1c:	ea000008 	b	4000ae44 <_dtoa_r+0xbec>
4000ae20:	eb000e2c 	bl	4000e6d8 <__aeabi_dsub>
4000ae24:	e1a0200a 	mov	r2, sl
4000ae28:	e1a0300b 	mov	r3, fp
4000ae2c:	eb00108e 	bl	4000f06c <__aeabi_dcmplt>
4000ae30:	e3500000 	cmp	r0, #0
4000ae34:	1a000241 	bne	4000b740 <_dtoa_r+0x14e8>
4000ae38:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
4000ae3c:	e159000c 	cmp	r9, ip
4000ae40:	0a0000a5 	beq	4000b0dc <_dtoa_r+0xe84>
4000ae44:	e1a0000a 	mov	r0, sl
4000ae48:	e1a0100b 	mov	r1, fp
4000ae4c:	e3a02000 	mov	r2, #0
4000ae50:	e51f3668 	ldr	r3, [pc, #-1640]	; 4000a7f0 <_dtoa_r+0x598>
4000ae54:	eb000f24 	bl	4000eaec <__aeabi_dmul>
4000ae58:	e3a02000 	mov	r2, #0
4000ae5c:	e51f3674 	ldr	r3, [pc, #-1652]	; 4000a7f0 <_dtoa_r+0x598>
4000ae60:	e1a0a000 	mov	sl, r0
4000ae64:	e1a0b001 	mov	fp, r1
4000ae68:	e1a00006 	mov	r0, r6
4000ae6c:	e1a01007 	mov	r1, r7
4000ae70:	eb000f1d 	bl	4000eaec <__aeabi_dmul>
4000ae74:	e1a05001 	mov	r5, r1
4000ae78:	e1a04000 	mov	r4, r0
4000ae7c:	eb001092 	bl	4000f0cc <__aeabi_d2iz>
4000ae80:	e1a08000 	mov	r8, r0
4000ae84:	eb000ee1 	bl	4000ea10 <__aeabi_i2d>
4000ae88:	e1a02000 	mov	r2, r0
4000ae8c:	e1a03001 	mov	r3, r1
4000ae90:	e1a00004 	mov	r0, r4
4000ae94:	e1a01005 	mov	r1, r5
4000ae98:	eb000e0e 	bl	4000e6d8 <__aeabi_dsub>
4000ae9c:	e2888030 	add	r8, r8, #48	; 0x30
4000aea0:	e20880ff 	and	r8, r8, #255	; 0xff
4000aea4:	e1a0200a 	mov	r2, sl
4000aea8:	e1a0300b 	mov	r3, fp
4000aeac:	e4c98001 	strb	r8, [r9], #1
4000aeb0:	e1a07001 	mov	r7, r1
4000aeb4:	e1a06000 	mov	r6, r0
4000aeb8:	eb00106b 	bl	4000f06c <__aeabi_dcmplt>
4000aebc:	e3500000 	cmp	r0, #0
4000aec0:	e1a02006 	mov	r2, r6
4000aec4:	e1a03007 	mov	r3, r7
4000aec8:	e3a00000 	mov	r0, #0
4000aecc:	e51f16f4 	ldr	r1, [pc, #-1780]	; 4000a7e0 <_dtoa_r+0x588>
4000aed0:	0affffd2 	beq	4000ae20 <_dtoa_r+0xbc8>
4000aed4:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
4000aed8:	e1a05009 	mov	r5, r9
4000aedc:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
4000aee0:	e59d9020 	ldr	r9, [sp, #32]
4000aee4:	e58dc018 	str	ip, [sp, #24]
4000aee8:	e58d5020 	str	r5, [sp, #32]
4000aeec:	eafffee0 	b	4000aa74 <_dtoa_r+0x81c>
4000aef0:	e3a0c000 	mov	ip, #0
4000aef4:	e58dc038 	str	ip, [sp, #56]	; 0x38
4000aef8:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
4000aefc:	e59dc018 	ldr	ip, [sp, #24]
4000af00:	e081c00c 	add	ip, r1, ip
4000af04:	e58dc03c 	str	ip, [sp, #60]	; 0x3c
4000af08:	e28cc001 	add	ip, ip, #1
4000af0c:	e35c0000 	cmp	ip, #0
4000af10:	e58dc028 	str	ip, [sp, #40]	; 0x28
4000af14:	da0001a5 	ble	4000b5b0 <_dtoa_r+0x1358>
4000af18:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000af1c:	e35c000e 	cmp	ip, #14
4000af20:	83a05000 	movhi	r5, #0
4000af24:	92055001 	andls	r5, r5, #1
4000af28:	eaffff25 	b	4000abc4 <_dtoa_r+0x96c>
4000af2c:	e3a0c001 	mov	ip, #1
4000af30:	e58dc038 	str	ip, [sp, #56]	; 0x38
4000af34:	eaffff19 	b	4000aba0 <_dtoa_r+0x948>
4000af38:	e1a00008 	mov	r0, r8
4000af3c:	eb000eb3 	bl	4000ea10 <__aeabi_i2d>
4000af40:	e1a02000 	mov	r2, r0
4000af44:	e1a03001 	mov	r3, r1
4000af48:	e1a00006 	mov	r0, r6
4000af4c:	e1a01007 	mov	r1, r7
4000af50:	eb000ee5 	bl	4000eaec <__aeabi_dmul>
4000af54:	e3a02000 	mov	r2, #0
4000af58:	e51f376c 	ldr	r3, [pc, #-1900]	; 4000a7f4 <_dtoa_r+0x59c>
4000af5c:	eb000dde 	bl	4000e6dc <__adddf3>
4000af60:	e1a08000 	mov	r8, r0
4000af64:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
4000af68:	e1a00006 	mov	r0, r6
4000af6c:	e3a02000 	mov	r2, #0
4000af70:	e51f378c 	ldr	r3, [pc, #-1932]	; 4000a7ec <_dtoa_r+0x594>
4000af74:	e1a01007 	mov	r1, r7
4000af78:	eb000dd6 	bl	4000e6d8 <__aeabi_dsub>
4000af7c:	e1a02008 	mov	r2, r8
4000af80:	e1a03009 	mov	r3, r9
4000af84:	e1a0a000 	mov	sl, r0
4000af88:	e1a0b001 	mov	fp, r1
4000af8c:	eb001048 	bl	4000f0b4 <__aeabi_dcmpgt>
4000af90:	e2506000 	subs	r6, r0, #0
4000af94:	1a00006f 	bne	4000b158 <_dtoa_r+0xf00>
4000af98:	e1a02008 	mov	r2, r8
4000af9c:	e2893102 	add	r3, r9, #-2147483648	; 0x80000000
4000afa0:	e1a0000a 	mov	r0, sl
4000afa4:	e1a0100b 	mov	r1, fp
4000afa8:	eb00102f 	bl	4000f06c <__aeabi_dcmplt>
4000afac:	e3500000 	cmp	r0, #0
4000afb0:	0a00004a 	beq	4000b0e0 <_dtoa_r+0xe88>
4000afb4:	e1a08006 	mov	r8, r6
4000afb8:	e59dc09c 	ldr	ip, [sp, #156]	; 0x9c
4000afbc:	e1e0c00c 	mvn	ip, ip
4000afc0:	e58dc018 	str	ip, [sp, #24]
4000afc4:	e59d9020 	ldr	r9, [sp, #32]
4000afc8:	e3a05000 	mov	r5, #0
4000afcc:	eafffe9d 	b	4000aa48 <_dtoa_r+0x7f0>
4000afd0:	e3a0301c 	mov	r3, #28
4000afd4:	eafffe60 	b	4000a95c <_dtoa_r+0x704>
4000afd8:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
4000afdc:	e35c0000 	cmp	ip, #0
4000afe0:	1a0000ff 	bne	4000b3e4 <_dtoa_r+0x118c>
4000afe4:	e3a05000 	mov	r5, #0
4000afe8:	e59da028 	ldr	sl, [sp, #40]	; 0x28
4000afec:	e59d9030 	ldr	r9, [sp, #48]	; 0x30
4000aff0:	e59db020 	ldr	fp, [sp, #32]
4000aff4:	ea000005 	b	4000b010 <_dtoa_r+0xdb8>
4000aff8:	e1a01009 	mov	r1, r9
4000affc:	e1a00004 	mov	r0, r4
4000b000:	e3a0200a 	mov	r2, #10
4000b004:	e3a03000 	mov	r3, #0
4000b008:	eb0002f3 	bl	4000bbdc <__multadd>
4000b00c:	e1a09000 	mov	r9, r0
4000b010:	e1a00009 	mov	r0, r9
4000b014:	e1a01006 	mov	r1, r6
4000b018:	ebfffc16 	bl	4000a078 <quorem>
4000b01c:	e2800030 	add	r0, r0, #48	; 0x30
4000b020:	e7cb0005 	strb	r0, [fp, r5]
4000b024:	e2855001 	add	r5, r5, #1
4000b028:	e155000a 	cmp	r5, sl
4000b02c:	bafffff1 	blt	4000aff8 <_dtoa_r+0xda0>
4000b030:	e59db020 	ldr	fp, [sp, #32]
4000b034:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000b038:	e58d9030 	str	r9, [sp, #48]	; 0x30
4000b03c:	e1a07000 	mov	r7, r0
4000b040:	e35c0001 	cmp	ip, #1
4000b044:	a08bb00c 	addge	fp, fp, ip
4000b048:	b28bb001 	addlt	fp, fp, #1
4000b04c:	e3a05000 	mov	r5, #0
4000b050:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000b054:	e3a02001 	mov	r2, #1
4000b058:	e1a00004 	mov	r0, r4
4000b05c:	eb00044f 	bl	4000c1a0 <__lshift>
4000b060:	e1a01006 	mov	r1, r6
4000b064:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000b068:	eb00048f 	bl	4000c2ac <__mcmp>
4000b06c:	e3500000 	cmp	r0, #0
4000b070:	da0001d2 	ble	4000b7c0 <_dtoa_r+0x1568>
4000b074:	e59dc020 	ldr	ip, [sp, #32]
4000b078:	e28cc001 	add	ip, ip, #1
4000b07c:	e55b3001 	ldrb	r3, [fp, #-1]
4000b080:	e58dc058 	str	ip, [sp, #88]	; 0x58
4000b084:	e59d1058 	ldr	r1, [sp, #88]	; 0x58
4000b088:	ea000003 	b	4000b09c <_dtoa_r+0xe44>
4000b08c:	e15b0001 	cmp	fp, r1
4000b090:	0a000193 	beq	4000b6e4 <_dtoa_r+0x148c>
4000b094:	e55b3002 	ldrb	r3, [fp, #-2]
4000b098:	e1a0b002 	mov	fp, r2
4000b09c:	e3530039 	cmp	r3, #57	; 0x39
4000b0a0:	e24b2001 	sub	r2, fp, #1
4000b0a4:	0afffff8 	beq	4000b08c <_dtoa_r+0xe34>
4000b0a8:	e2833001 	add	r3, r3, #1
4000b0ac:	e59d9020 	ldr	r9, [sp, #32]
4000b0b0:	e5c23000 	strb	r3, [r2]
4000b0b4:	e58db020 	str	fp, [sp, #32]
4000b0b8:	eafffe62 	b	4000aa48 <_dtoa_r+0x7f0>
4000b0bc:	e28db050 	add	fp, sp, #80	; 0x50
4000b0c0:	e89b0c00 	ldm	fp, {sl, fp}
4000b0c4:	e3a08002 	mov	r8, #2
4000b0c8:	eafffee6 	b	4000ac68 <_dtoa_r+0xa10>
4000b0cc:	e1a01005 	mov	r1, r5
4000b0d0:	e1a00004 	mov	r0, r4
4000b0d4:	eb0002b9 	bl	4000bbc0 <_Bfree>
4000b0d8:	eafffe62 	b	4000aa68 <_dtoa_r+0x810>
4000b0dc:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
4000b0e0:	e28db050 	add	fp, sp, #80	; 0x50
4000b0e4:	e89b0c00 	ldm	fp, {sl, fp}
4000b0e8:	eafffd33 	b	4000a5bc <_dtoa_r+0x364>
4000b0ec:	e59dc018 	ldr	ip, [sp, #24]
4000b0f0:	e26c5000 	rsb	r5, ip, #0
4000b0f4:	e3550000 	cmp	r5, #0
4000b0f8:	0a00015c 	beq	4000b670 <_dtoa_r+0x1418>
4000b0fc:	e51f391c 	ldr	r3, [pc, #-2332]	; 4000a7e8 <_dtoa_r+0x590>
4000b100:	e205200f 	and	r2, r5, #15
4000b104:	e0833182 	add	r3, r3, r2, lsl #3
4000b108:	e893000c 	ldm	r3, {r2, r3}
4000b10c:	e28d1050 	add	r1, sp, #80	; 0x50
4000b110:	e8910003 	ldm	r1, {r0, r1}
4000b114:	eb000e74 	bl	4000eaec <__aeabi_dmul>
4000b118:	e1b05245 	asrs	r5, r5, #4
4000b11c:	e1a06000 	mov	r6, r0
4000b120:	e1a07001 	mov	r7, r1
4000b124:	0a0001fd 	beq	4000b920 <_dtoa_r+0x16c8>
4000b128:	e51f994c 	ldr	r9, [pc, #-2380]	; 4000a7e4 <_dtoa_r+0x58c>
4000b12c:	e3a08002 	mov	r8, #2
4000b130:	e3150001 	tst	r5, #1
4000b134:	1899000c 	ldmne	r9, {r2, r3}
4000b138:	12888001 	addne	r8, r8, #1
4000b13c:	1b000e6a 	blne	4000eaec <__aeabi_dmul>
4000b140:	e1b050c5 	asrs	r5, r5, #1
4000b144:	e2899008 	add	r9, r9, #8
4000b148:	1afffff8 	bne	4000b130 <_dtoa_r+0xed8>
4000b14c:	e1a06000 	mov	r6, r0
4000b150:	e1a07001 	mov	r7, r1
4000b154:	eafffed8 	b	4000acbc <_dtoa_r+0xa64>
4000b158:	e3a06000 	mov	r6, #0
4000b15c:	e1a08006 	mov	r8, r6
4000b160:	eafffe2e 	b	4000aa20 <_dtoa_r+0x7c8>
4000b164:	e51f1984 	ldr	r1, [pc, #-2436]	; 4000a7e8 <_dtoa_r+0x590>
4000b168:	e24ca001 	sub	sl, ip, #1
4000b16c:	e081118a 	add	r1, r1, sl, lsl #3
4000b170:	e1a02008 	mov	r2, r8
4000b174:	e1a03009 	mov	r3, r9
4000b178:	e8910003 	ldm	r1, {r0, r1}
4000b17c:	e58dc00c 	str	ip, [sp, #12]
4000b180:	eb000e59 	bl	4000eaec <__aeabi_dmul>
4000b184:	e58d0048 	str	r0, [sp, #72]	; 0x48
4000b188:	e58d104c 	str	r1, [sp, #76]	; 0x4c
4000b18c:	e1a01007 	mov	r1, r7
4000b190:	e1a00006 	mov	r0, r6
4000b194:	eb000fcc 	bl	4000f0cc <__aeabi_d2iz>
4000b198:	e1a05000 	mov	r5, r0
4000b19c:	eb000e1b 	bl	4000ea10 <__aeabi_i2d>
4000b1a0:	e1a02000 	mov	r2, r0
4000b1a4:	e1a03001 	mov	r3, r1
4000b1a8:	e1a00006 	mov	r0, r6
4000b1ac:	e1a01007 	mov	r1, r7
4000b1b0:	eb000d48 	bl	4000e6d8 <__aeabi_dsub>
4000b1b4:	e59dc00c 	ldr	ip, [sp, #12]
4000b1b8:	e1a07001 	mov	r7, r1
4000b1bc:	e59d1020 	ldr	r1, [sp, #32]
4000b1c0:	e59d2020 	ldr	r2, [sp, #32]
4000b1c4:	e2855030 	add	r5, r5, #48	; 0x30
4000b1c8:	e2811001 	add	r1, r1, #1
4000b1cc:	e35c0001 	cmp	ip, #1
4000b1d0:	e5c25000 	strb	r5, [r2]
4000b1d4:	e1a06000 	mov	r6, r0
4000b1d8:	e58d1058 	str	r1, [sp, #88]	; 0x58
4000b1dc:	e1a05001 	mov	r5, r1
4000b1e0:	0a00001a 	beq	4000b250 <_dtoa_r+0xff8>
4000b1e4:	e59d3020 	ldr	r3, [sp, #32]
4000b1e8:	e2439001 	sub	r9, r3, #1
4000b1ec:	e089900c 	add	r9, r9, ip
4000b1f0:	e1a05003 	mov	r5, r3
4000b1f4:	e1a00006 	mov	r0, r6
4000b1f8:	e1a01007 	mov	r1, r7
4000b1fc:	e3a02000 	mov	r2, #0
4000b200:	e51f3a18 	ldr	r3, [pc, #-2584]	; 4000a7f0 <_dtoa_r+0x598>
4000b204:	eb000e38 	bl	4000eaec <__aeabi_dmul>
4000b208:	e1a07001 	mov	r7, r1
4000b20c:	e1a06000 	mov	r6, r0
4000b210:	eb000fad 	bl	4000f0cc <__aeabi_d2iz>
4000b214:	e1a08000 	mov	r8, r0
4000b218:	eb000dfc 	bl	4000ea10 <__aeabi_i2d>
4000b21c:	e2888030 	add	r8, r8, #48	; 0x30
4000b220:	e1a02000 	mov	r2, r0
4000b224:	e1a03001 	mov	r3, r1
4000b228:	e1a00006 	mov	r0, r6
4000b22c:	e1a01007 	mov	r1, r7
4000b230:	eb000d28 	bl	4000e6d8 <__aeabi_dsub>
4000b234:	e5e58001 	strb	r8, [r5, #1]!
4000b238:	e1550009 	cmp	r5, r9
4000b23c:	1affffee 	bne	4000b1fc <_dtoa_r+0xfa4>
4000b240:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
4000b244:	e1a06000 	mov	r6, r0
4000b248:	e1a07001 	mov	r7, r1
4000b24c:	e08c500a 	add	r5, ip, sl
4000b250:	e3a02000 	mov	r2, #0
4000b254:	e51f3a64 	ldr	r3, [pc, #-2660]	; 4000a7f8 <_dtoa_r+0x5a0>
4000b258:	e28d1048 	add	r1, sp, #72	; 0x48
4000b25c:	e8910003 	ldm	r1, {r0, r1}
4000b260:	eb000d1d 	bl	4000e6dc <__adddf3>
4000b264:	e1a02006 	mov	r2, r6
4000b268:	e1a03007 	mov	r3, r7
4000b26c:	eb000f7e 	bl	4000f06c <__aeabi_dcmplt>
4000b270:	e3500000 	cmp	r0, #0
4000b274:	0a000101 	beq	4000b680 <_dtoa_r+0x1428>
4000b278:	e59d9020 	ldr	r9, [sp, #32]
4000b27c:	e5558001 	ldrb	r8, [r5, #-1]
4000b280:	eafffd45 	b	4000a79c <_dtoa_r+0x544>
4000b284:	e5963010 	ldr	r3, [r6, #16]
4000b288:	e0863103 	add	r3, r6, r3, lsl #2
4000b28c:	e5930010 	ldr	r0, [r3, #16]
4000b290:	eb0002c2 	bl	4000bda0 <__hi0bits>
4000b294:	e2600020 	rsb	r0, r0, #32
4000b298:	eafffda7 	b	4000a93c <_dtoa_r+0x6e4>
4000b29c:	e59d0030 	ldr	r0, [sp, #48]	; 0x30
4000b2a0:	e1a01006 	mov	r1, r6
4000b2a4:	eb000400 	bl	4000c2ac <__mcmp>
4000b2a8:	e3500000 	cmp	r0, #0
4000b2ac:	aafffdc4 	bge	4000a9c4 <_dtoa_r+0x76c>
4000b2b0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000b2b4:	e1a00004 	mov	r0, r4
4000b2b8:	e3a0200a 	mov	r2, #10
4000b2bc:	e3a03000 	mov	r3, #0
4000b2c0:	eb000245 	bl	4000bbdc <__multadd>
4000b2c4:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
4000b2c8:	e35c0000 	cmp	ip, #0
4000b2cc:	e59dc018 	ldr	ip, [sp, #24]
4000b2d0:	e24cc001 	sub	ip, ip, #1
4000b2d4:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000b2d8:	e58dc018 	str	ip, [sp, #24]
4000b2dc:	1a000030 	bne	4000b3a4 <_dtoa_r+0x114c>
4000b2e0:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000b2e4:	e59d1098 	ldr	r1, [sp, #152]	; 0x98
4000b2e8:	e35c0000 	cmp	ip, #0
4000b2ec:	c3a03000 	movgt	r3, #0
4000b2f0:	d3a03001 	movle	r3, #1
4000b2f4:	e3510002 	cmp	r1, #2
4000b2f8:	d3a03000 	movle	r3, #0
4000b2fc:	e3530000 	cmp	r3, #0
4000b300:	058dc028 	streq	ip, [sp, #40]	; 0x28
4000b304:	0affff36 	beq	4000afe4 <_dtoa_r+0xd8c>
4000b308:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000b30c:	e58dc028 	str	ip, [sp, #40]	; 0x28
4000b310:	eafffdb4 	b	4000a9e8 <_dtoa_r+0x790>
4000b314:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000b318:	e35c0000 	cmp	ip, #0
4000b31c:	1a000132 	bne	4000b7ec <_dtoa_r+0x1594>
4000b320:	e3a02000 	mov	r2, #0
4000b324:	e51f3b40 	ldr	r3, [pc, #-2880]	; 4000a7ec <_dtoa_r+0x594>
4000b328:	e28d1010 	add	r1, sp, #16
4000b32c:	e8910003 	ldm	r1, {r0, r1}
4000b330:	eb000ded 	bl	4000eaec <__aeabi_dmul>
4000b334:	e1a0200a 	mov	r2, sl
4000b338:	e1a0300b 	mov	r3, fp
4000b33c:	eb000f56 	bl	4000f09c <__aeabi_dcmpge>
4000b340:	e59d6028 	ldr	r6, [sp, #40]	; 0x28
4000b344:	e3500000 	cmp	r0, #0
4000b348:	e1a08006 	mov	r8, r6
4000b34c:	1affff19 	bne	4000afb8 <_dtoa_r+0xd60>
4000b350:	eafffdb2 	b	4000aa20 <_dtoa_r+0x7c8>
4000b354:	e35a0000 	cmp	sl, #0
4000b358:	1afffd72 	bne	4000a928 <_dtoa_r+0x6d0>
4000b35c:	e3cb34ff 	bic	r3, fp, #-16777216	; 0xff000000
4000b360:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
4000b364:	e3530000 	cmp	r3, #0
4000b368:	11a0700a 	movne	r7, sl
4000b36c:	1afffd6e 	bne	4000a92c <_dtoa_r+0x6d4>
4000b370:	e3cb7102 	bic	r7, fp, #-2147483648	; 0x80000000
4000b374:	e1a07a27 	lsr	r7, r7, #20
4000b378:	e1a07a07 	lsl	r7, r7, #20
4000b37c:	e3570000 	cmp	r7, #0
4000b380:	0afffd69 	beq	4000a92c <_dtoa_r+0x6d4>
4000b384:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000b388:	e28cc001 	add	ip, ip, #1
4000b38c:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
4000b390:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000b394:	e28cc001 	add	ip, ip, #1
4000b398:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000b39c:	e3a07001 	mov	r7, #1
4000b3a0:	eafffd61 	b	4000a92c <_dtoa_r+0x6d4>
4000b3a4:	e3a03000 	mov	r3, #0
4000b3a8:	e1a01008 	mov	r1, r8
4000b3ac:	e1a00004 	mov	r0, r4
4000b3b0:	e3a0200a 	mov	r2, #10
4000b3b4:	eb000208 	bl	4000bbdc <__multadd>
4000b3b8:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000b3bc:	e59d1098 	ldr	r1, [sp, #152]	; 0x98
4000b3c0:	e35c0000 	cmp	ip, #0
4000b3c4:	c3a03000 	movgt	r3, #0
4000b3c8:	d3a03001 	movle	r3, #1
4000b3cc:	e3510002 	cmp	r1, #2
4000b3d0:	d3a03000 	movle	r3, #0
4000b3d4:	e3530000 	cmp	r3, #0
4000b3d8:	e1a08000 	mov	r8, r0
4000b3dc:	058dc028 	streq	ip, [sp, #40]	; 0x28
4000b3e0:	1affffc8 	bne	4000b308 <_dtoa_r+0x10b0>
4000b3e4:	e3550000 	cmp	r5, #0
4000b3e8:	da000004 	ble	4000b400 <_dtoa_r+0x11a8>
4000b3ec:	e1a01008 	mov	r1, r8
4000b3f0:	e1a02005 	mov	r2, r5
4000b3f4:	e1a00004 	mov	r0, r4
4000b3f8:	eb000368 	bl	4000c1a0 <__lshift>
4000b3fc:	e1a08000 	mov	r8, r0
4000b400:	e3570000 	cmp	r7, #0
4000b404:	01a0c008 	moveq	ip, r8
4000b408:	1a0000f9 	bne	4000b7f4 <_dtoa_r+0x159c>
4000b40c:	e59d1020 	ldr	r1, [sp, #32]
4000b410:	e59d3028 	ldr	r3, [sp, #40]	; 0x28
4000b414:	e59d2020 	ldr	r2, [sp, #32]
4000b418:	e2811001 	add	r1, r1, #1
4000b41c:	e58d1058 	str	r1, [sp, #88]	; 0x58
4000b420:	e0822003 	add	r2, r2, r3
4000b424:	e20a1001 	and	r1, sl, #1
4000b428:	e1a07006 	mov	r7, r6
4000b42c:	e58d202c 	str	r2, [sp, #44]	; 0x2c
4000b430:	e58d1028 	str	r1, [sp, #40]	; 0x28
4000b434:	e59d5058 	ldr	r5, [sp, #88]	; 0x58
4000b438:	e1a0900c 	mov	r9, ip
4000b43c:	e59d6030 	ldr	r6, [sp, #48]	; 0x30
4000b440:	ea000008 	b	4000b468 <_dtoa_r+0x1210>
4000b444:	eb0001e4 	bl	4000bbdc <__multadd>
4000b448:	e1a01009 	mov	r1, r9
4000b44c:	e1a08000 	mov	r8, r0
4000b450:	e3a0200a 	mov	r2, #10
4000b454:	e1a00004 	mov	r0, r4
4000b458:	e3a03000 	mov	r3, #0
4000b45c:	eb0001de 	bl	4000bbdc <__multadd>
4000b460:	e1a09000 	mov	r9, r0
4000b464:	e2855001 	add	r5, r5, #1
4000b468:	e1a01007 	mov	r1, r7
4000b46c:	e1a00006 	mov	r0, r6
4000b470:	ebfffb00 	bl	4000a078 <quorem>
4000b474:	e1a01008 	mov	r1, r8
4000b478:	e1a0a000 	mov	sl, r0
4000b47c:	e1a00006 	mov	r0, r6
4000b480:	eb000389 	bl	4000c2ac <__mcmp>
4000b484:	e1a02009 	mov	r2, r9
4000b488:	e1a0b000 	mov	fp, r0
4000b48c:	e1a01007 	mov	r1, r7
4000b490:	e1a00004 	mov	r0, r4
4000b494:	eb00039c 	bl	4000c30c <__mdiff>
4000b498:	e590200c 	ldr	r2, [r0, #12]
4000b49c:	e245c001 	sub	ip, r5, #1
4000b4a0:	e3520000 	cmp	r2, #0
4000b4a4:	e28a2030 	add	r2, sl, #48	; 0x30
4000b4a8:	e1a03000 	mov	r3, r0
4000b4ac:	e58d201c 	str	r2, [sp, #28]
4000b4b0:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000b4b4:	1a000030 	bne	4000b57c <_dtoa_r+0x1324>
4000b4b8:	e1a01003 	mov	r1, r3
4000b4bc:	e1a00006 	mov	r0, r6
4000b4c0:	e58d300c 	str	r3, [sp, #12]
4000b4c4:	eb000378 	bl	4000c2ac <__mcmp>
4000b4c8:	e59d300c 	ldr	r3, [sp, #12]
4000b4cc:	e1a02000 	mov	r2, r0
4000b4d0:	e1a01003 	mov	r1, r3
4000b4d4:	e1a00004 	mov	r0, r4
4000b4d8:	e58d200c 	str	r2, [sp, #12]
4000b4dc:	eb0001b7 	bl	4000bbc0 <_Bfree>
4000b4e0:	e59d200c 	ldr	r2, [sp, #12]
4000b4e4:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
4000b4e8:	e192c00c 	orrs	ip, r2, ip
4000b4ec:	1a000002 	bne	4000b4fc <_dtoa_r+0x12a4>
4000b4f0:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000b4f4:	e35c0000 	cmp	ip, #0
4000b4f8:	0a0000f7 	beq	4000b8dc <_dtoa_r+0x1684>
4000b4fc:	e35b0000 	cmp	fp, #0
4000b500:	ba000092 	blt	4000b750 <_dtoa_r+0x14f8>
4000b504:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
4000b508:	e19bc00c 	orrs	ip, fp, ip
4000b50c:	1a000002 	bne	4000b51c <_dtoa_r+0x12c4>
4000b510:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000b514:	e35c0000 	cmp	ip, #0
4000b518:	0a00008c 	beq	4000b750 <_dtoa_r+0x14f8>
4000b51c:	e3520000 	cmp	r2, #0
4000b520:	ca0000d1 	bgt	4000b86c <_dtoa_r+0x1614>
4000b524:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000b528:	e59d201c 	ldr	r2, [sp, #28]
4000b52c:	e155000c 	cmp	r5, ip
4000b530:	e5452001 	strb	r2, [r5, #-1]
4000b534:	e1a0b005 	mov	fp, r5
4000b538:	0a0000da 	beq	4000b8a8 <_dtoa_r+0x1650>
4000b53c:	e1a01006 	mov	r1, r6
4000b540:	e3a0200a 	mov	r2, #10
4000b544:	e3a03000 	mov	r3, #0
4000b548:	e1a00004 	mov	r0, r4
4000b54c:	eb0001a2 	bl	4000bbdc <__multadd>
4000b550:	e1580009 	cmp	r8, r9
4000b554:	e1a06000 	mov	r6, r0
4000b558:	e1a01008 	mov	r1, r8
4000b55c:	e1a00004 	mov	r0, r4
4000b560:	e3a0200a 	mov	r2, #10
4000b564:	e3a03000 	mov	r3, #0
4000b568:	1affffb5 	bne	4000b444 <_dtoa_r+0x11ec>
4000b56c:	eb00019a 	bl	4000bbdc <__multadd>
4000b570:	e1a08000 	mov	r8, r0
4000b574:	e1a09000 	mov	r9, r0
4000b578:	eaffffb9 	b	4000b464 <_dtoa_r+0x120c>
4000b57c:	e3a02001 	mov	r2, #1
4000b580:	eaffffd2 	b	4000b4d0 <_dtoa_r+0x1278>
4000b584:	e3a0c001 	mov	ip, #1
4000b588:	e58dc038 	str	ip, [sp, #56]	; 0x38
4000b58c:	eafffe59 	b	4000aef8 <_dtoa_r+0xca0>
4000b590:	e3a03001 	mov	r3, #1
4000b594:	e58d309c 	str	r3, [sp, #156]	; 0x9c
4000b598:	e58d303c 	str	r3, [sp, #60]	; 0x3c
4000b59c:	e58d3028 	str	r3, [sp, #40]	; 0x28
4000b5a0:	e3a01000 	mov	r1, #0
4000b5a4:	e0035005 	and	r5, r3, r5
4000b5a8:	e5841044 	str	r1, [r4, #68]	; 0x44
4000b5ac:	eafffd91 	b	4000abf8 <_dtoa_r+0x9a0>
4000b5b0:	e35c000e 	cmp	ip, #14
4000b5b4:	83a03000 	movhi	r3, #0
4000b5b8:	93a03001 	movls	r3, #1
4000b5bc:	eafffff7 	b	4000b5a0 <_dtoa_r+0x1348>
4000b5c0:	e28d1030 	add	r1, sp, #48	; 0x30
4000b5c4:	e8910006 	ldm	r1, {r1, r2}
4000b5c8:	e1a00004 	mov	r0, r4
4000b5cc:	eb0002b2 	bl	4000c09c <__pow5mult>
4000b5d0:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000b5d4:	eafffcc4 	b	4000a8ec <_dtoa_r+0x694>
4000b5d8:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000b5dc:	e35c0000 	cmp	ip, #0
4000b5e0:	0afffe54 	beq	4000af38 <_dtoa_r+0xce0>
4000b5e4:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000b5e8:	e35c0000 	cmp	ip, #0
4000b5ec:	dafffebb 	ble	4000b0e0 <_dtoa_r+0xe88>
4000b5f0:	e3a02000 	mov	r2, #0
4000b5f4:	e51f3e0c 	ldr	r3, [pc, #-3596]	; 4000a7f0 <_dtoa_r+0x598>
4000b5f8:	e1a00006 	mov	r0, r6
4000b5fc:	e1a01007 	mov	r1, r7
4000b600:	eb000d39 	bl	4000eaec <__aeabi_dmul>
4000b604:	e1a06000 	mov	r6, r0
4000b608:	e2880001 	add	r0, r8, #1
4000b60c:	e1a07001 	mov	r7, r1
4000b610:	eb000cfe 	bl	4000ea10 <__aeabi_i2d>
4000b614:	e1a02000 	mov	r2, r0
4000b618:	e1a03001 	mov	r3, r1
4000b61c:	e1a00006 	mov	r0, r6
4000b620:	e1a01007 	mov	r1, r7
4000b624:	eb000d30 	bl	4000eaec <__aeabi_dmul>
4000b628:	e3a02000 	mov	r2, #0
4000b62c:	e51f3e40 	ldr	r3, [pc, #-3648]	; 4000a7f4 <_dtoa_r+0x59c>
4000b630:	eb000c29 	bl	4000e6dc <__adddf3>
4000b634:	e59dc018 	ldr	ip, [sp, #24]
4000b638:	e24cc001 	sub	ip, ip, #1
4000b63c:	e58dc060 	str	ip, [sp, #96]	; 0x60
4000b640:	e1a08000 	mov	r8, r0
4000b644:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
4000b648:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000b64c:	eafffdb4 	b	4000ad24 <_dtoa_r+0xacc>
4000b650:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
4000b654:	e58d2020 	str	r2, [sp, #32]
4000b658:	e28cc001 	add	ip, ip, #1
4000b65c:	e3a02030 	mov	r2, #48	; 0x30
4000b660:	e5c32000 	strb	r2, [r3]
4000b664:	e58dc018 	str	ip, [sp, #24]
4000b668:	e3a02031 	mov	r2, #49	; 0x31
4000b66c:	eafffc6f 	b	4000a830 <_dtoa_r+0x5d8>
4000b670:	e28d7050 	add	r7, sp, #80	; 0x50
4000b674:	e89700c0 	ldm	r7, {r6, r7}
4000b678:	e3a08002 	mov	r8, #2
4000b67c:	eafffd8e 	b	4000acbc <_dtoa_r+0xa64>
4000b680:	e28d3048 	add	r3, sp, #72	; 0x48
4000b684:	e893000c 	ldm	r3, {r2, r3}
4000b688:	e3a00000 	mov	r0, #0
4000b68c:	e51f1e9c 	ldr	r1, [pc, #-3740]	; 4000a7f8 <_dtoa_r+0x5a0>
4000b690:	eb000c10 	bl	4000e6d8 <__aeabi_dsub>
4000b694:	e1a02006 	mov	r2, r6
4000b698:	e1a03007 	mov	r3, r7
4000b69c:	eb000e84 	bl	4000f0b4 <__aeabi_dcmpgt>
4000b6a0:	e3500000 	cmp	r0, #0
4000b6a4:	0afffe8d 	beq	4000b0e0 <_dtoa_r+0xe88>
4000b6a8:	e5552001 	ldrb	r2, [r5, #-1]
4000b6ac:	e3520030 	cmp	r2, #48	; 0x30
4000b6b0:	e1a03005 	mov	r3, r5
4000b6b4:	e2455001 	sub	r5, r5, #1
4000b6b8:	0afffffa 	beq	4000b6a8 <_dtoa_r+0x1450>
4000b6bc:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
4000b6c0:	e59d9020 	ldr	r9, [sp, #32]
4000b6c4:	e58dc018 	str	ip, [sp, #24]
4000b6c8:	e58d3020 	str	r3, [sp, #32]
4000b6cc:	eafffce8 	b	4000aa74 <_dtoa_r+0x81c>
4000b6d0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000b6d4:	e1a00004 	mov	r0, r4
4000b6d8:	eb00026f 	bl	4000c09c <__pow5mult>
4000b6dc:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000b6e0:	eafffc81 	b	4000a8ec <_dtoa_r+0x694>
4000b6e4:	e59dc018 	ldr	ip, [sp, #24]
4000b6e8:	e3a03031 	mov	r3, #49	; 0x31
4000b6ec:	e28cc001 	add	ip, ip, #1
4000b6f0:	e59d9020 	ldr	r9, [sp, #32]
4000b6f4:	e58dc018 	str	ip, [sp, #24]
4000b6f8:	e58db020 	str	fp, [sp, #32]
4000b6fc:	e5c23000 	strb	r3, [r2]
4000b700:	eafffcd0 	b	4000aa48 <_dtoa_r+0x7f0>
4000b704:	e59dc05c 	ldr	ip, [sp, #92]	; 0x5c
4000b708:	e35c0000 	cmp	ip, #0
4000b70c:	059d3068 	ldreq	r3, [sp, #104]	; 0x68
4000b710:	12833e43 	addne	r3, r3, #1072	; 0x430
4000b714:	12833003 	addne	r3, r3, #3
4000b718:	159d6034 	ldrne	r6, [sp, #52]	; 0x34
4000b71c:	059d6034 	ldreq	r6, [sp, #52]	; 0x34
4000b720:	02633036 	rsbeq	r3, r3, #54	; 0x36
4000b724:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
4000b728:	eafffd0f 	b	4000ab6c <_dtoa_r+0x914>
4000b72c:	e59d401c 	ldr	r4, [sp, #28]
4000b730:	e1a0500b 	mov	r5, fp
4000b734:	e59d9020 	ldr	r9, [sp, #32]
4000b738:	e58d5020 	str	r5, [sp, #32]
4000b73c:	eafffccc 	b	4000aa74 <_dtoa_r+0x81c>
4000b740:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
4000b744:	e1a05009 	mov	r5, r9
4000b748:	e59d9020 	ldr	r9, [sp, #32]
4000b74c:	eafffc12 	b	4000a79c <_dtoa_r+0x544>
4000b750:	e3520000 	cmp	r2, #0
4000b754:	e58d6030 	str	r6, [sp, #48]	; 0x30
4000b758:	e1a0c009 	mov	ip, r9
4000b75c:	e1a06007 	mov	r6, r7
4000b760:	e59d701c 	ldr	r7, [sp, #28]
4000b764:	da00000d 	ble	4000b7a0 <_dtoa_r+0x1548>
4000b768:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000b76c:	e3a02001 	mov	r2, #1
4000b770:	e1a00004 	mov	r0, r4
4000b774:	e58d900c 	str	r9, [sp, #12]
4000b778:	eb000288 	bl	4000c1a0 <__lshift>
4000b77c:	e1a01006 	mov	r1, r6
4000b780:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000b784:	eb0002c8 	bl	4000c2ac <__mcmp>
4000b788:	e3500000 	cmp	r0, #0
4000b78c:	e59dc00c 	ldr	ip, [sp, #12]
4000b790:	da00005a 	ble	4000b900 <_dtoa_r+0x16a8>
4000b794:	e3570039 	cmp	r7, #57	; 0x39
4000b798:	0a000048 	beq	4000b8c0 <_dtoa_r+0x1668>
4000b79c:	e28a7031 	add	r7, sl, #49	; 0x31
4000b7a0:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000b7a4:	e2831001 	add	r1, r3, #1
4000b7a8:	e59d9020 	ldr	r9, [sp, #32]
4000b7ac:	e1a05008 	mov	r5, r8
4000b7b0:	e5c37000 	strb	r7, [r3]
4000b7b4:	e1a0800c 	mov	r8, ip
4000b7b8:	e58d1020 	str	r1, [sp, #32]
4000b7bc:	eafffca1 	b	4000aa48 <_dtoa_r+0x7f0>
4000b7c0:	1a000001 	bne	4000b7cc <_dtoa_r+0x1574>
4000b7c4:	e3170001 	tst	r7, #1
4000b7c8:	1afffe29 	bne	4000b074 <_dtoa_r+0xe1c>
4000b7cc:	e55b2001 	ldrb	r2, [fp, #-1]
4000b7d0:	e3520030 	cmp	r2, #48	; 0x30
4000b7d4:	e1a0300b 	mov	r3, fp
4000b7d8:	e24bb001 	sub	fp, fp, #1
4000b7dc:	0afffffa 	beq	4000b7cc <_dtoa_r+0x1574>
4000b7e0:	e59d9020 	ldr	r9, [sp, #32]
4000b7e4:	e58d3020 	str	r3, [sp, #32]
4000b7e8:	eafffc96 	b	4000aa48 <_dtoa_r+0x7f0>
4000b7ec:	e3a06000 	mov	r6, #0
4000b7f0:	eafffdef 	b	4000afb4 <_dtoa_r+0xd5c>
4000b7f4:	e5981004 	ldr	r1, [r8, #4]
4000b7f8:	e1a00004 	mov	r0, r4
4000b7fc:	eb0000cc 	bl	4000bb34 <_Balloc>
4000b800:	e5982010 	ldr	r2, [r8, #16]
4000b804:	e2822002 	add	r2, r2, #2
4000b808:	e1a05000 	mov	r5, r0
4000b80c:	e1a02102 	lsl	r2, r2, #2
4000b810:	e288100c 	add	r1, r8, #12
4000b814:	e280000c 	add	r0, r0, #12
4000b818:	ebfff028 	bl	400078c0 <memcpy>
4000b81c:	e1a00004 	mov	r0, r4
4000b820:	e1a01005 	mov	r1, r5
4000b824:	e3a02001 	mov	r2, #1
4000b828:	eb00025c 	bl	4000c1a0 <__lshift>
4000b82c:	e1a0c000 	mov	ip, r0
4000b830:	eafffef5 	b	4000b40c <_dtoa_r+0x11b4>
4000b834:	e28d1010 	add	r1, sp, #16
4000b838:	e8910003 	ldm	r1, {r0, r1}
4000b83c:	e1a02006 	mov	r2, r6
4000b840:	e1a03007 	mov	r3, r7
4000b844:	eb000e02 	bl	4000f054 <__aeabi_dcmpeq>
4000b848:	e3500000 	cmp	r0, #0
4000b84c:	0affffb8 	beq	4000b734 <_dtoa_r+0x14dc>
4000b850:	e3180001 	tst	r8, #1
4000b854:	e59d9020 	ldr	r9, [sp, #32]
4000b858:	0affffb6 	beq	4000b738 <_dtoa_r+0x14e0>
4000b85c:	e59dc018 	ldr	ip, [sp, #24]
4000b860:	e58dc060 	str	ip, [sp, #96]	; 0x60
4000b864:	e5558001 	ldrb	r8, [r5, #-1]
4000b868:	eafffbcb 	b	4000a79c <_dtoa_r+0x544>
4000b86c:	e58d6030 	str	r6, [sp, #48]	; 0x30
4000b870:	e1a06007 	mov	r6, r7
4000b874:	e59d701c 	ldr	r7, [sp, #28]
4000b878:	e3570039 	cmp	r7, #57	; 0x39
4000b87c:	e1a0c009 	mov	ip, r9
4000b880:	0a00000e 	beq	4000b8c0 <_dtoa_r+0x1668>
4000b884:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000b888:	e2877001 	add	r7, r7, #1
4000b88c:	e2831001 	add	r1, r3, #1
4000b890:	e59d9020 	ldr	r9, [sp, #32]
4000b894:	e1a05008 	mov	r5, r8
4000b898:	e5c37000 	strb	r7, [r3]
4000b89c:	e58d1020 	str	r1, [sp, #32]
4000b8a0:	e1a0800c 	mov	r8, ip
4000b8a4:	eafffc67 	b	4000aa48 <_dtoa_r+0x7f0>
4000b8a8:	e58d6030 	str	r6, [sp, #48]	; 0x30
4000b8ac:	e1a05008 	mov	r5, r8
4000b8b0:	e1a06007 	mov	r6, r7
4000b8b4:	e1a08009 	mov	r8, r9
4000b8b8:	e59d701c 	ldr	r7, [sp, #28]
4000b8bc:	eafffde3 	b	4000b050 <_dtoa_r+0xdf8>
4000b8c0:	e59d2024 	ldr	r2, [sp, #36]	; 0x24
4000b8c4:	e3a03039 	mov	r3, #57	; 0x39
4000b8c8:	e1a05008 	mov	r5, r8
4000b8cc:	e5c23000 	strb	r3, [r2]
4000b8d0:	e1a0800c 	mov	r8, ip
4000b8d4:	e282b001 	add	fp, r2, #1
4000b8d8:	eafffde9 	b	4000b084 <_dtoa_r+0xe2c>
4000b8dc:	e58d6030 	str	r6, [sp, #48]	; 0x30
4000b8e0:	e1a06007 	mov	r6, r7
4000b8e4:	e59d701c 	ldr	r7, [sp, #28]
4000b8e8:	e3570039 	cmp	r7, #57	; 0x39
4000b8ec:	e1a0c009 	mov	ip, r9
4000b8f0:	0afffff2 	beq	4000b8c0 <_dtoa_r+0x1668>
4000b8f4:	e35b0000 	cmp	fp, #0
4000b8f8:	caffffa7 	bgt	4000b79c <_dtoa_r+0x1544>
4000b8fc:	eaffffa7 	b	4000b7a0 <_dtoa_r+0x1548>
4000b900:	1affffa6 	bne	4000b7a0 <_dtoa_r+0x1548>
4000b904:	e3170001 	tst	r7, #1
4000b908:	0affffa4 	beq	4000b7a0 <_dtoa_r+0x1548>
4000b90c:	eaffffa0 	b	4000b794 <_dtoa_r+0x153c>
4000b910:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
4000b914:	e59d9020 	ldr	r9, [sp, #32]
4000b918:	e58dc020 	str	ip, [sp, #32]
4000b91c:	eafffc54 	b	4000aa74 <_dtoa_r+0x81c>
4000b920:	e3a08002 	mov	r8, #2
4000b924:	eafffce4 	b	4000acbc <_dtoa_r+0xa64>
4000b928:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
4000b92c:	e58dc018 	str	ip, [sp, #24]
4000b930:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
4000b934:	e59d9020 	ldr	r9, [sp, #32]
4000b938:	e58dc020 	str	ip, [sp, #32]
4000b93c:	eafffc4c 	b	4000aa74 <_dtoa_r+0x81c>
4000b940:	1263303c 	rsbne	r3, r3, #60	; 0x3c
4000b944:	0afffc0b 	beq	4000a978 <_dtoa_r+0x720>
4000b948:	eafffc03 	b	4000a95c <_dtoa_r+0x704>
4000b94c:	e1a00000 	nop			; (mov r0, r0)

4000b950 <_setlocale_r>:
4000b950:	e92d4010 	push	{r4, lr}
4000b954:	e2524000 	subs	r4, r2, #0
4000b958:	0a000004 	beq	4000b970 <_setlocale_r+0x20>
4000b95c:	e1a00004 	mov	r0, r4
4000b960:	e59f104c 	ldr	r1, [pc, #76]	; 4000b9b4 <_setlocale_r+0x64>
4000b964:	eb0003d8 	bl	4000c8cc <strcmp>
4000b968:	e3500000 	cmp	r0, #0
4000b96c:	1a000002 	bne	4000b97c <_setlocale_r+0x2c>
4000b970:	e59f0040 	ldr	r0, [pc, #64]	; 4000b9b8 <_setlocale_r+0x68>
4000b974:	e8bd4010 	pop	{r4, lr}
4000b978:	e12fff1e 	bx	lr
4000b97c:	e1a00004 	mov	r0, r4
4000b980:	e59f1030 	ldr	r1, [pc, #48]	; 4000b9b8 <_setlocale_r+0x68>
4000b984:	eb0003d0 	bl	4000c8cc <strcmp>
4000b988:	e3500000 	cmp	r0, #0
4000b98c:	0afffff7 	beq	4000b970 <_setlocale_r+0x20>
4000b990:	e1a00004 	mov	r0, r4
4000b994:	e59f1020 	ldr	r1, [pc, #32]	; 4000b9bc <_setlocale_r+0x6c>
4000b998:	eb0003cb 	bl	4000c8cc <strcmp>
4000b99c:	e59f3014 	ldr	r3, [pc, #20]	; 4000b9b8 <_setlocale_r+0x68>
4000b9a0:	e3500000 	cmp	r0, #0
4000b9a4:	01a00003 	moveq	r0, r3
4000b9a8:	13a00000 	movne	r0, #0
4000b9ac:	e8bd4010 	pop	{r4, lr}
4000b9b0:	e12fff1e 	bx	lr
4000b9b4:	4001832c 	andmi	r8, r1, ip, lsr #6
4000b9b8:	400182d4 	ldrdmi	r8, [r1], -r4
4000b9bc:	400180f0 	strdmi	r8, [r1], -r0

4000b9c0 <__locale_charset>:
4000b9c0:	e59f0000 	ldr	r0, [pc]	; 4000b9c8 <__locale_charset+0x8>
4000b9c4:	e12fff1e 	bx	lr
4000b9c8:	40018e98 	mulmi	r1, r8, lr

4000b9cc <__locale_mb_cur_max>:
4000b9cc:	e59f3004 	ldr	r3, [pc, #4]	; 4000b9d8 <__locale_mb_cur_max+0xc>
4000b9d0:	e5930020 	ldr	r0, [r3, #32]
4000b9d4:	e12fff1e 	bx	lr
4000b9d8:	40018e98 	mulmi	r1, r8, lr

4000b9dc <__locale_msgcharset>:
4000b9dc:	e59f0000 	ldr	r0, [pc]	; 4000b9e4 <__locale_msgcharset+0x8>
4000b9e0:	e12fff1e 	bx	lr
4000b9e4:	40018ebc 			; <UNDEFINED> instruction: 0x40018ebc

4000b9e8 <__locale_cjk_lang>:
4000b9e8:	e3a00000 	mov	r0, #0
4000b9ec:	e12fff1e 	bx	lr

4000b9f0 <_localeconv_r>:
4000b9f0:	e59f0000 	ldr	r0, [pc]	; 4000b9f8 <_localeconv_r+0x8>
4000b9f4:	e12fff1e 	bx	lr
4000b9f8:	40018edc 	ldrdmi	r8, [r1], -ip

4000b9fc <setlocale>:
4000b9fc:	e59f300c 	ldr	r3, [pc, #12]	; 4000ba10 <setlocale+0x14>
4000ba00:	e1a02001 	mov	r2, r1
4000ba04:	e1a01000 	mov	r1, r0
4000ba08:	e5930000 	ldr	r0, [r3]
4000ba0c:	eaffffcf 	b	4000b950 <_setlocale_r>
4000ba10:	40018a68 	andmi	r8, r1, r8, ror #20

4000ba14 <localeconv>:
4000ba14:	e59f0000 	ldr	r0, [pc]	; 4000ba1c <localeconv+0x8>
4000ba18:	e12fff1e 	bx	lr
4000ba1c:	40018edc 	ldrdmi	r8, [r1], -ip

4000ba20 <memchr>:
4000ba20:	e3100003 	tst	r0, #3
4000ba24:	e92d0070 	push	{r4, r5, r6}
4000ba28:	e20110ff 	and	r1, r1, #255	; 0xff
4000ba2c:	0a00003a 	beq	4000bb1c <memchr+0xfc>
4000ba30:	e3520000 	cmp	r2, #0
4000ba34:	e242c001 	sub	ip, r2, #1
4000ba38:	0a000021 	beq	4000bac4 <memchr+0xa4>
4000ba3c:	e5d03000 	ldrb	r3, [r0]
4000ba40:	e1530001 	cmp	r3, r1
4000ba44:	0a00001f 	beq	4000bac8 <memchr+0xa8>
4000ba48:	e2803001 	add	r3, r0, #1
4000ba4c:	ea000006 	b	4000ba6c <memchr+0x4c>
4000ba50:	e35c0000 	cmp	ip, #0
4000ba54:	0a00001a 	beq	4000bac4 <memchr+0xa4>
4000ba58:	e5d02000 	ldrb	r2, [r0]
4000ba5c:	e1520001 	cmp	r2, r1
4000ba60:	e2833001 	add	r3, r3, #1
4000ba64:	e24cc001 	sub	ip, ip, #1
4000ba68:	0a000016 	beq	4000bac8 <memchr+0xa8>
4000ba6c:	e3130003 	tst	r3, #3
4000ba70:	e1a00003 	mov	r0, r3
4000ba74:	1afffff5 	bne	4000ba50 <memchr+0x30>
4000ba78:	e35c0003 	cmp	ip, #3
4000ba7c:	8a000013 	bhi	4000bad0 <memchr+0xb0>
4000ba80:	e35c0000 	cmp	ip, #0
4000ba84:	e24c4001 	sub	r4, ip, #1
4000ba88:	0a000025 	beq	4000bb24 <memchr+0x104>
4000ba8c:	e5d03000 	ldrb	r3, [r0]
4000ba90:	e1530001 	cmp	r3, r1
4000ba94:	0a00000b 	beq	4000bac8 <memchr+0xa8>
4000ba98:	e2802001 	add	r2, r0, #1
4000ba9c:	e3a03000 	mov	r3, #0
4000baa0:	ea000004 	b	4000bab8 <memchr+0x98>
4000baa4:	e5d0c000 	ldrb	ip, [r0]
4000baa8:	e15c0001 	cmp	ip, r1
4000baac:	e2822001 	add	r2, r2, #1
4000bab0:	e2833001 	add	r3, r3, #1
4000bab4:	0a000003 	beq	4000bac8 <memchr+0xa8>
4000bab8:	e1530004 	cmp	r3, r4
4000babc:	e1a00002 	mov	r0, r2
4000bac0:	1afffff7 	bne	4000baa4 <memchr+0x84>
4000bac4:	e3a00000 	mov	r0, #0
4000bac8:	e8bd0070 	pop	{r4, r5, r6}
4000bacc:	e12fff1e 	bx	lr
4000bad0:	e1816401 	orr	r6, r1, r1, lsl #8
4000bad4:	e1a03000 	mov	r3, r0
4000bad8:	e1866806 	orr	r6, r6, r6, lsl #16
4000badc:	e5935000 	ldr	r5, [r3]
4000bae0:	e59f4044 	ldr	r4, [pc, #68]	; 4000bb2c <memchr+0x10c>
4000bae4:	e0265005 	eor	r5, r6, r5
4000bae8:	e0854004 	add	r4, r5, r4
4000baec:	e59f203c 	ldr	r2, [pc, #60]	; 4000bb30 <memchr+0x110>
4000baf0:	e1c44005 	bic	r4, r4, r5
4000baf4:	e0042002 	and	r2, r4, r2
4000baf8:	e3520000 	cmp	r2, #0
4000bafc:	e1a00003 	mov	r0, r3
4000bb00:	e2833004 	add	r3, r3, #4
4000bb04:	1affffdd 	bne	4000ba80 <memchr+0x60>
4000bb08:	e24cc004 	sub	ip, ip, #4
4000bb0c:	e35c0003 	cmp	ip, #3
4000bb10:	e1a00003 	mov	r0, r3
4000bb14:	8afffff0 	bhi	4000badc <memchr+0xbc>
4000bb18:	eaffffd8 	b	4000ba80 <memchr+0x60>
4000bb1c:	e1a0c002 	mov	ip, r2
4000bb20:	eaffffd4 	b	4000ba78 <memchr+0x58>
4000bb24:	e1a0000c 	mov	r0, ip
4000bb28:	eaffffe6 	b	4000bac8 <memchr+0xa8>
4000bb2c:	fefefeff 	mrc2	14, 7, pc, cr14, cr15, {7}
4000bb30:	80808080 	addhi	r8, r0, r0, lsl #1

4000bb34 <_Balloc>:
4000bb34:	e590204c 	ldr	r2, [r0, #76]	; 0x4c
4000bb38:	e3520000 	cmp	r2, #0
4000bb3c:	e92d4070 	push	{r4, r5, r6, lr}
4000bb40:	e1a05000 	mov	r5, r0
4000bb44:	e1a04001 	mov	r4, r1
4000bb48:	0a000009 	beq	4000bb74 <_Balloc+0x40>
4000bb4c:	e7920104 	ldr	r0, [r2, r4, lsl #2]
4000bb50:	e3500000 	cmp	r0, #0
4000bb54:	0a00000f 	beq	4000bb98 <_Balloc+0x64>
4000bb58:	e5901000 	ldr	r1, [r0]
4000bb5c:	e7821104 	str	r1, [r2, r4, lsl #2]
4000bb60:	e3a02000 	mov	r2, #0
4000bb64:	e5802010 	str	r2, [r0, #16]
4000bb68:	e580200c 	str	r2, [r0, #12]
4000bb6c:	e8bd4070 	pop	{r4, r5, r6, lr}
4000bb70:	e12fff1e 	bx	lr
4000bb74:	e3a02021 	mov	r2, #33	; 0x21
4000bb78:	e3a01004 	mov	r1, #4
4000bb7c:	eb000881 	bl	4000dd88 <_calloc_r>
4000bb80:	e3500000 	cmp	r0, #0
4000bb84:	e585004c 	str	r0, [r5, #76]	; 0x4c
4000bb88:	11a02000 	movne	r2, r0
4000bb8c:	1affffee 	bne	4000bb4c <_Balloc+0x18>
4000bb90:	e3a00000 	mov	r0, #0
4000bb94:	eafffff4 	b	4000bb6c <_Balloc+0x38>
4000bb98:	e3a01001 	mov	r1, #1
4000bb9c:	e1a06411 	lsl	r6, r1, r4
4000bba0:	e2862005 	add	r2, r6, #5
4000bba4:	e1a00005 	mov	r0, r5
4000bba8:	e1a02102 	lsl	r2, r2, #2
4000bbac:	eb000875 	bl	4000dd88 <_calloc_r>
4000bbb0:	e3500000 	cmp	r0, #0
4000bbb4:	0afffff5 	beq	4000bb90 <_Balloc+0x5c>
4000bbb8:	e9800050 	stmib	r0, {r4, r6}
4000bbbc:	eaffffe7 	b	4000bb60 <_Balloc+0x2c>

4000bbc0 <_Bfree>:
4000bbc0:	e3510000 	cmp	r1, #0
4000bbc4:	1590304c 	ldrne	r3, [r0, #76]	; 0x4c
4000bbc8:	15912004 	ldrne	r2, [r1, #4]
4000bbcc:	17930102 	ldrne	r0, [r3, r2, lsl #2]
4000bbd0:	15810000 	strne	r0, [r1]
4000bbd4:	17831102 	strne	r1, [r3, r2, lsl #2]
4000bbd8:	e12fff1e 	bx	lr

4000bbdc <__multadd>:
4000bbdc:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
4000bbe0:	e5917010 	ldr	r7, [r1, #16]
4000bbe4:	e24dd00c 	sub	sp, sp, #12
4000bbe8:	e1a08001 	mov	r8, r1
4000bbec:	e1a09000 	mov	r9, r0
4000bbf0:	e2814014 	add	r4, r1, #20
4000bbf4:	e3a0c000 	mov	ip, #0
4000bbf8:	e5946000 	ldr	r6, [r4]
4000bbfc:	e1a05806 	lsl	r5, r6, #16
4000bc00:	e1a05825 	lsr	r5, r5, #16
4000bc04:	e0253592 	mla	r5, r2, r5, r3
4000bc08:	e1a03826 	lsr	r3, r6, #16
4000bc0c:	e0030392 	mul	r3, r2, r3
4000bc10:	e1a01805 	lsl	r1, r5, #16
4000bc14:	e0833825 	add	r3, r3, r5, lsr #16
4000bc18:	e28cc001 	add	ip, ip, #1
4000bc1c:	e1a01821 	lsr	r1, r1, #16
4000bc20:	e0811803 	add	r1, r1, r3, lsl #16
4000bc24:	e157000c 	cmp	r7, ip
4000bc28:	e4841004 	str	r1, [r4], #4
4000bc2c:	e1a03823 	lsr	r3, r3, #16
4000bc30:	cafffff0 	bgt	4000bbf8 <__multadd+0x1c>
4000bc34:	e3530000 	cmp	r3, #0
4000bc38:	0a000006 	beq	4000bc58 <__multadd+0x7c>
4000bc3c:	e5982008 	ldr	r2, [r8, #8]
4000bc40:	e1570002 	cmp	r7, r2
4000bc44:	aa000007 	bge	4000bc68 <__multadd+0x8c>
4000bc48:	e0882107 	add	r2, r8, r7, lsl #2
4000bc4c:	e2877001 	add	r7, r7, #1
4000bc50:	e5823014 	str	r3, [r2, #20]
4000bc54:	e5887010 	str	r7, [r8, #16]
4000bc58:	e1a00008 	mov	r0, r8
4000bc5c:	e28dd00c 	add	sp, sp, #12
4000bc60:	e8bd43f0 	pop	{r4, r5, r6, r7, r8, r9, lr}
4000bc64:	e12fff1e 	bx	lr
4000bc68:	e5981004 	ldr	r1, [r8, #4]
4000bc6c:	e1a00009 	mov	r0, r9
4000bc70:	e2811001 	add	r1, r1, #1
4000bc74:	e58d3004 	str	r3, [sp, #4]
4000bc78:	ebffffad 	bl	4000bb34 <_Balloc>
4000bc7c:	e5982010 	ldr	r2, [r8, #16]
4000bc80:	e2822002 	add	r2, r2, #2
4000bc84:	e288100c 	add	r1, r8, #12
4000bc88:	e1a04000 	mov	r4, r0
4000bc8c:	e1a02102 	lsl	r2, r2, #2
4000bc90:	e280000c 	add	r0, r0, #12
4000bc94:	ebffef09 	bl	400078c0 <memcpy>
4000bc98:	e599204c 	ldr	r2, [r9, #76]	; 0x4c
4000bc9c:	e5981004 	ldr	r1, [r8, #4]
4000bca0:	e7920101 	ldr	r0, [r2, r1, lsl #2]
4000bca4:	e59d3004 	ldr	r3, [sp, #4]
4000bca8:	e5880000 	str	r0, [r8]
4000bcac:	e7828101 	str	r8, [r2, r1, lsl #2]
4000bcb0:	e1a08004 	mov	r8, r4
4000bcb4:	eaffffe3 	b	4000bc48 <__multadd+0x6c>

4000bcb8 <__s2b>:
4000bcb8:	e92d43f8 	push	{r3, r4, r5, r6, r7, r8, r9, lr}
4000bcbc:	e1a08003 	mov	r8, r3
4000bcc0:	e59f30d4 	ldr	r3, [pc, #212]	; 4000bd9c <__s2b+0xe4>
4000bcc4:	e288c008 	add	ip, r8, #8
4000bcc8:	e0c3e39c 	smull	lr, r3, ip, r3
4000bccc:	e1a0cfcc 	asr	ip, ip, #31
4000bcd0:	e06c30c3 	rsb	r3, ip, r3, asr #1
4000bcd4:	e3530001 	cmp	r3, #1
4000bcd8:	e1a05000 	mov	r5, r0
4000bcdc:	e1a04001 	mov	r4, r1
4000bce0:	e1a07002 	mov	r7, r2
4000bce4:	e59d6020 	ldr	r6, [sp, #32]
4000bce8:	da000029 	ble	4000bd94 <__s2b+0xdc>
4000bcec:	e3a0c001 	mov	ip, #1
4000bcf0:	e3a01000 	mov	r1, #0
4000bcf4:	e1a0c08c 	lsl	ip, ip, #1
4000bcf8:	e153000c 	cmp	r3, ip
4000bcfc:	e2811001 	add	r1, r1, #1
4000bd00:	cafffffb 	bgt	4000bcf4 <__s2b+0x3c>
4000bd04:	e1a00005 	mov	r0, r5
4000bd08:	ebffff89 	bl	4000bb34 <_Balloc>
4000bd0c:	e3570009 	cmp	r7, #9
4000bd10:	e3a03001 	mov	r3, #1
4000bd14:	e5806014 	str	r6, [r0, #20]
4000bd18:	e5803010 	str	r3, [r0, #16]
4000bd1c:	d284400a 	addle	r4, r4, #10
4000bd20:	d3a07009 	movle	r7, #9
4000bd24:	da00000c 	ble	4000bd5c <__s2b+0xa4>
4000bd28:	e2849009 	add	r9, r4, #9
4000bd2c:	e1a06009 	mov	r6, r9
4000bd30:	e0844007 	add	r4, r4, r7
4000bd34:	e4d63001 	ldrb	r3, [r6], #1
4000bd38:	e1a01000 	mov	r1, r0
4000bd3c:	e2433030 	sub	r3, r3, #48	; 0x30
4000bd40:	e1a00005 	mov	r0, r5
4000bd44:	e3a0200a 	mov	r2, #10
4000bd48:	ebffffa3 	bl	4000bbdc <__multadd>
4000bd4c:	e1560004 	cmp	r6, r4
4000bd50:	1afffff7 	bne	4000bd34 <__s2b+0x7c>
4000bd54:	e0894007 	add	r4, r9, r7
4000bd58:	e2444008 	sub	r4, r4, #8
4000bd5c:	e1580007 	cmp	r8, r7
4000bd60:	da000009 	ble	4000bd8c <__s2b+0xd4>
4000bd64:	e0677008 	rsb	r7, r7, r8
4000bd68:	e0847007 	add	r7, r4, r7
4000bd6c:	e4d43001 	ldrb	r3, [r4], #1
4000bd70:	e1a01000 	mov	r1, r0
4000bd74:	e2433030 	sub	r3, r3, #48	; 0x30
4000bd78:	e1a00005 	mov	r0, r5
4000bd7c:	e3a0200a 	mov	r2, #10
4000bd80:	ebffff95 	bl	4000bbdc <__multadd>
4000bd84:	e1540007 	cmp	r4, r7
4000bd88:	1afffff7 	bne	4000bd6c <__s2b+0xb4>
4000bd8c:	e8bd43f8 	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
4000bd90:	e12fff1e 	bx	lr
4000bd94:	e3a01000 	mov	r1, #0
4000bd98:	eaffffd9 	b	4000bd04 <__s2b+0x4c>
4000bd9c:	38e38e39 	stmiacc	r3!, {r0, r3, r4, r5, r9, sl, fp, pc}^

4000bda0 <__hi0bits>:
4000bda0:	e1b03820 	lsrs	r3, r0, #16
4000bda4:	01a00800 	lsleq	r0, r0, #16
4000bda8:	03a03010 	moveq	r3, #16
4000bdac:	13a03000 	movne	r3, #0
4000bdb0:	e31004ff 	tst	r0, #-16777216	; 0xff000000
4000bdb4:	01a00400 	lsleq	r0, r0, #8
4000bdb8:	02833008 	addeq	r3, r3, #8
4000bdbc:	e310020f 	tst	r0, #-268435456	; 0xf0000000
4000bdc0:	01a00200 	lsleq	r0, r0, #4
4000bdc4:	02833004 	addeq	r3, r3, #4
4000bdc8:	e3100103 	tst	r0, #-1073741824	; 0xc0000000
4000bdcc:	01a00100 	lsleq	r0, r0, #2
4000bdd0:	02833002 	addeq	r3, r3, #2
4000bdd4:	e3500000 	cmp	r0, #0
4000bdd8:	ba000005 	blt	4000bdf4 <__hi0bits+0x54>
4000bddc:	e3100101 	tst	r0, #1073741824	; 0x40000000
4000bde0:	1a000001 	bne	4000bdec <__hi0bits+0x4c>
4000bde4:	e3a00020 	mov	r0, #32
4000bde8:	e12fff1e 	bx	lr
4000bdec:	e2830001 	add	r0, r3, #1
4000bdf0:	e12fff1e 	bx	lr
4000bdf4:	e1a00003 	mov	r0, r3
4000bdf8:	e12fff1e 	bx	lr

4000bdfc <__lo0bits>:
4000bdfc:	e5903000 	ldr	r3, [r0]
4000be00:	e2132007 	ands	r2, r3, #7
4000be04:	0a000009 	beq	4000be30 <__lo0bits+0x34>
4000be08:	e3130001 	tst	r3, #1
4000be0c:	1a00001d 	bne	4000be88 <__lo0bits+0x8c>
4000be10:	e3130002 	tst	r3, #2
4000be14:	11a030a3 	lsrne	r3, r3, #1
4000be18:	01a03123 	lsreq	r3, r3, #2
4000be1c:	15803000 	strne	r3, [r0]
4000be20:	05803000 	streq	r3, [r0]
4000be24:	13a00001 	movne	r0, #1
4000be28:	03a00002 	moveq	r0, #2
4000be2c:	e12fff1e 	bx	lr
4000be30:	e1b01803 	lsls	r1, r3, #16
4000be34:	01a03823 	lsreq	r3, r3, #16
4000be38:	03a02010 	moveq	r2, #16
4000be3c:	e31300ff 	tst	r3, #255	; 0xff
4000be40:	01a03423 	lsreq	r3, r3, #8
4000be44:	02822008 	addeq	r2, r2, #8
4000be48:	e313000f 	tst	r3, #15
4000be4c:	01a03223 	lsreq	r3, r3, #4
4000be50:	02822004 	addeq	r2, r2, #4
4000be54:	e3130003 	tst	r3, #3
4000be58:	01a03123 	lsreq	r3, r3, #2
4000be5c:	02822002 	addeq	r2, r2, #2
4000be60:	e3130001 	tst	r3, #1
4000be64:	1a000004 	bne	4000be7c <__lo0bits+0x80>
4000be68:	e1b030a3 	lsrs	r3, r3, #1
4000be6c:	1a000001 	bne	4000be78 <__lo0bits+0x7c>
4000be70:	e3a00020 	mov	r0, #32
4000be74:	e12fff1e 	bx	lr
4000be78:	e2822001 	add	r2, r2, #1
4000be7c:	e5803000 	str	r3, [r0]
4000be80:	e1a00002 	mov	r0, r2
4000be84:	e12fff1e 	bx	lr
4000be88:	e3a00000 	mov	r0, #0
4000be8c:	e12fff1e 	bx	lr

4000be90 <__i2b>:
4000be90:	e92d4010 	push	{r4, lr}
4000be94:	e1a04001 	mov	r4, r1
4000be98:	e3a01001 	mov	r1, #1
4000be9c:	ebffff24 	bl	4000bb34 <_Balloc>
4000bea0:	e3a02001 	mov	r2, #1
4000bea4:	e5804014 	str	r4, [r0, #20]
4000bea8:	e5802010 	str	r2, [r0, #16]
4000beac:	e8bd4010 	pop	{r4, lr}
4000beb0:	e12fff1e 	bx	lr

4000beb4 <__multiply>:
4000beb4:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000beb8:	e5919010 	ldr	r9, [r1, #16]
4000bebc:	e592a010 	ldr	sl, [r2, #16]
4000bec0:	e159000a 	cmp	r9, sl
4000bec4:	e24dd014 	sub	sp, sp, #20
4000bec8:	e1a08001 	mov	r8, r1
4000becc:	e1a06002 	mov	r6, r2
4000bed0:	aa000004 	bge	4000bee8 <__multiply+0x34>
4000bed4:	e1a02009 	mov	r2, r9
4000bed8:	e1a08006 	mov	r8, r6
4000bedc:	e1a0900a 	mov	r9, sl
4000bee0:	e1a06001 	mov	r6, r1
4000bee4:	e1a0a002 	mov	sl, r2
4000bee8:	e5983008 	ldr	r3, [r8, #8]
4000beec:	e089500a 	add	r5, r9, sl
4000bef0:	e5981004 	ldr	r1, [r8, #4]
4000bef4:	e1550003 	cmp	r5, r3
4000bef8:	c2811001 	addgt	r1, r1, #1
4000befc:	ebffff0c 	bl	4000bb34 <_Balloc>
4000bf00:	e2804014 	add	r4, r0, #20
4000bf04:	e0847105 	add	r7, r4, r5, lsl #2
4000bf08:	e1540007 	cmp	r4, r7
4000bf0c:	e58d0004 	str	r0, [sp, #4]
4000bf10:	31a03004 	movcc	r3, r4
4000bf14:	33a00000 	movcc	r0, #0
4000bf18:	2a000002 	bcs	4000bf28 <__multiply+0x74>
4000bf1c:	e4830004 	str	r0, [r3], #4
4000bf20:	e1570003 	cmp	r7, r3
4000bf24:	8afffffc 	bhi	4000bf1c <__multiply+0x68>
4000bf28:	e2866014 	add	r6, r6, #20
4000bf2c:	e086a10a 	add	sl, r6, sl, lsl #2
4000bf30:	e156000a 	cmp	r6, sl
4000bf34:	e2888014 	add	r8, r8, #20
4000bf38:	358d7008 	strcc	r7, [sp, #8]
4000bf3c:	358d500c 	strcc	r5, [sp, #12]
4000bf40:	e088c109 	add	ip, r8, r9, lsl #2
4000bf44:	31a0700a 	movcc	r7, sl
4000bf48:	31a05008 	movcc	r5, r8
4000bf4c:	2a000040 	bcs	4000c054 <__multiply+0x1a0>
4000bf50:	e4968004 	ldr	r8, [r6], #4
4000bf54:	e1a09808 	lsl	r9, r8, #16
4000bf58:	e1b09829 	lsrs	r9, r9, #16
4000bf5c:	0a00001b 	beq	4000bfd0 <__multiply+0x11c>
4000bf60:	e3a08000 	mov	r8, #0
4000bf64:	e1a02005 	mov	r2, r5
4000bf68:	e1a03004 	mov	r3, r4
4000bf6c:	e1a0a008 	mov	sl, r8
4000bf70:	ea000000 	b	4000bf78 <__multiply+0xc4>
4000bf74:	e1a03001 	mov	r3, r1
4000bf78:	e4920004 	ldr	r0, [r2], #4
4000bf7c:	e5931000 	ldr	r1, [r3]
4000bf80:	e1a0b800 	lsl	fp, r0, #16
4000bf84:	e1a08801 	lsl	r8, r1, #16
4000bf88:	e1a0b82b 	lsr	fp, fp, #16
4000bf8c:	e1a08828 	lsr	r8, r8, #16
4000bf90:	e0288b99 	mla	r8, r9, fp, r8
4000bf94:	e1a00820 	lsr	r0, r0, #16
4000bf98:	e1a01821 	lsr	r1, r1, #16
4000bf9c:	e0211099 	mla	r1, r9, r0, r1
4000bfa0:	e088800a 	add	r8, r8, sl
4000bfa4:	e1a00808 	lsl	r0, r8, #16
4000bfa8:	e1a00820 	lsr	r0, r0, #16
4000bfac:	e0818828 	add	r8, r1, r8, lsr #16
4000bfb0:	e1800808 	orr	r0, r0, r8, lsl #16
4000bfb4:	e1a01003 	mov	r1, r3
4000bfb8:	e15c0002 	cmp	ip, r2
4000bfbc:	e1a0a828 	lsr	sl, r8, #16
4000bfc0:	e4810004 	str	r0, [r1], #4
4000bfc4:	8affffea 	bhi	4000bf74 <__multiply+0xc0>
4000bfc8:	e583a004 	str	sl, [r3, #4]
4000bfcc:	e5168004 	ldr	r8, [r6, #-4]
4000bfd0:	e1b08828 	lsrs	r8, r8, #16
4000bfd4:	0a000019 	beq	4000c040 <__multiply+0x18c>
4000bfd8:	e5949000 	ldr	r9, [r4]
4000bfdc:	e3a0a000 	mov	sl, #0
4000bfe0:	e1a02004 	mov	r2, r4
4000bfe4:	e1a00009 	mov	r0, r9
4000bfe8:	e1a03005 	mov	r3, r5
4000bfec:	e1a0100a 	mov	r1, sl
4000bff0:	e1d3a0b0 	ldrh	sl, [r3]
4000bff4:	e1a00820 	lsr	r0, r0, #16
4000bff8:	e02a0a98 	mla	sl, r8, sl, r0
4000bffc:	e1a09809 	lsl	r9, r9, #16
4000c000:	e08aa001 	add	sl, sl, r1
4000c004:	e1a09829 	lsr	r9, r9, #16
4000c008:	e189980a 	orr	r9, r9, sl, lsl #16
4000c00c:	e5829000 	str	r9, [r2]
4000c010:	e1a0b002 	mov	fp, r2
4000c014:	e5b20004 	ldr	r0, [r2, #4]!
4000c018:	e4939004 	ldr	r9, [r3], #4
4000c01c:	e1a01800 	lsl	r1, r0, #16
4000c020:	e1a01821 	lsr	r1, r1, #16
4000c024:	e1a09829 	lsr	r9, r9, #16
4000c028:	e0291998 	mla	r9, r8, r9, r1
4000c02c:	e15c0003 	cmp	ip, r3
4000c030:	e089982a 	add	r9, r9, sl, lsr #16
4000c034:	e1a01829 	lsr	r1, r9, #16
4000c038:	8affffec 	bhi	4000bff0 <__multiply+0x13c>
4000c03c:	e58b9004 	str	r9, [fp, #4]
4000c040:	e1570006 	cmp	r7, r6
4000c044:	e2844004 	add	r4, r4, #4
4000c048:	8affffc0 	bhi	4000bf50 <__multiply+0x9c>
4000c04c:	e59d7008 	ldr	r7, [sp, #8]
4000c050:	e59d500c 	ldr	r5, [sp, #12]
4000c054:	e3550000 	cmp	r5, #0
4000c058:	da000009 	ble	4000c084 <__multiply+0x1d0>
4000c05c:	e5173004 	ldr	r3, [r7, #-4]
4000c060:	e3530000 	cmp	r3, #0
4000c064:	e2477004 	sub	r7, r7, #4
4000c068:	0a000003 	beq	4000c07c <__multiply+0x1c8>
4000c06c:	ea000004 	b	4000c084 <__multiply+0x1d0>
4000c070:	e5373004 	ldr	r3, [r7, #-4]!
4000c074:	e3530000 	cmp	r3, #0
4000c078:	1a000001 	bne	4000c084 <__multiply+0x1d0>
4000c07c:	e2555001 	subs	r5, r5, #1
4000c080:	1afffffa 	bne	4000c070 <__multiply+0x1bc>
4000c084:	e59d3004 	ldr	r3, [sp, #4]
4000c088:	e1a00003 	mov	r0, r3
4000c08c:	e5835010 	str	r5, [r3, #16]
4000c090:	e28dd014 	add	sp, sp, #20
4000c094:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000c098:	e12fff1e 	bx	lr

4000c09c <__pow5mult>:
4000c09c:	e2123003 	ands	r3, r2, #3
4000c0a0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
4000c0a4:	e1a04002 	mov	r4, r2
4000c0a8:	e1a07000 	mov	r7, r0
4000c0ac:	e1a06001 	mov	r6, r1
4000c0b0:	1a000025 	bne	4000c14c <__pow5mult+0xb0>
4000c0b4:	e1b04144 	asrs	r4, r4, #2
4000c0b8:	0a000019 	beq	4000c124 <__pow5mult+0x88>
4000c0bc:	e5975048 	ldr	r5, [r7, #72]	; 0x48
4000c0c0:	e3550000 	cmp	r5, #0
4000c0c4:	0a000027 	beq	4000c168 <__pow5mult+0xcc>
4000c0c8:	e3a08000 	mov	r8, #0
4000c0cc:	ea000005 	b	4000c0e8 <__pow5mult+0x4c>
4000c0d0:	e1b040c4 	asrs	r4, r4, #1
4000c0d4:	0a000012 	beq	4000c124 <__pow5mult+0x88>
4000c0d8:	e5950000 	ldr	r0, [r5]
4000c0dc:	e3500000 	cmp	r0, #0
4000c0e0:	0a000012 	beq	4000c130 <__pow5mult+0x94>
4000c0e4:	e1a05000 	mov	r5, r0
4000c0e8:	e3140001 	tst	r4, #1
4000c0ec:	0afffff7 	beq	4000c0d0 <__pow5mult+0x34>
4000c0f0:	e1a01006 	mov	r1, r6
4000c0f4:	e1a02005 	mov	r2, r5
4000c0f8:	e1a00007 	mov	r0, r7
4000c0fc:	ebffff6c 	bl	4000beb4 <__multiply>
4000c100:	e3560000 	cmp	r6, #0
4000c104:	15962004 	ldrne	r2, [r6, #4]
4000c108:	1597304c 	ldrne	r3, [r7, #76]	; 0x4c
4000c10c:	17931102 	ldrne	r1, [r3, r2, lsl #2]
4000c110:	15861000 	strne	r1, [r6]
4000c114:	17836102 	strne	r6, [r3, r2, lsl #2]
4000c118:	e1b040c4 	asrs	r4, r4, #1
4000c11c:	e1a06000 	mov	r6, r0
4000c120:	1affffec 	bne	4000c0d8 <__pow5mult+0x3c>
4000c124:	e1a00006 	mov	r0, r6
4000c128:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000c12c:	e12fff1e 	bx	lr
4000c130:	e1a00007 	mov	r0, r7
4000c134:	e1a01005 	mov	r1, r5
4000c138:	e1a02005 	mov	r2, r5
4000c13c:	ebffff5c 	bl	4000beb4 <__multiply>
4000c140:	e5850000 	str	r0, [r5]
4000c144:	e5808000 	str	r8, [r0]
4000c148:	eaffffe5 	b	4000c0e4 <__pow5mult+0x48>
4000c14c:	e59f2044 	ldr	r2, [pc, #68]	; 4000c198 <__pow5mult+0xfc>
4000c150:	e2433001 	sub	r3, r3, #1
4000c154:	e7922103 	ldr	r2, [r2, r3, lsl #2]
4000c158:	e3a03000 	mov	r3, #0
4000c15c:	ebfffe9e 	bl	4000bbdc <__multadd>
4000c160:	e1a06000 	mov	r6, r0
4000c164:	eaffffd2 	b	4000c0b4 <__pow5mult+0x18>
4000c168:	e3a01001 	mov	r1, #1
4000c16c:	e1a00007 	mov	r0, r7
4000c170:	ebfffe6f 	bl	4000bb34 <_Balloc>
4000c174:	e59f1020 	ldr	r1, [pc, #32]	; 4000c19c <__pow5mult+0x100>
4000c178:	e3a02001 	mov	r2, #1
4000c17c:	e3a03000 	mov	r3, #0
4000c180:	e5801014 	str	r1, [r0, #20]
4000c184:	e5802010 	str	r2, [r0, #16]
4000c188:	e1a05000 	mov	r5, r0
4000c18c:	e5870048 	str	r0, [r7, #72]	; 0x48
4000c190:	e5803000 	str	r3, [r0]
4000c194:	eaffffcb 	b	4000c0c8 <__pow5mult+0x2c>
4000c198:	40017f50 	andmi	r7, r1, r0, asr pc
4000c19c:	00000271 	andeq	r0, r0, r1, ror r2

4000c1a0 <__lshift>:
4000c1a0:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000c1a4:	e5918010 	ldr	r8, [r1, #16]
4000c1a8:	e1a092c2 	asr	r9, r2, #5
4000c1ac:	e5913008 	ldr	r3, [r1, #8]
4000c1b0:	e0898008 	add	r8, r9, r8
4000c1b4:	e2885001 	add	r5, r8, #1
4000c1b8:	e1550003 	cmp	r5, r3
4000c1bc:	e1a06001 	mov	r6, r1
4000c1c0:	e1a0a002 	mov	sl, r2
4000c1c4:	e1a07000 	mov	r7, r0
4000c1c8:	e5911004 	ldr	r1, [r1, #4]
4000c1cc:	da000003 	ble	4000c1e0 <__lshift+0x40>
4000c1d0:	e1a03083 	lsl	r3, r3, #1
4000c1d4:	e1550003 	cmp	r5, r3
4000c1d8:	e2811001 	add	r1, r1, #1
4000c1dc:	cafffffb 	bgt	4000c1d0 <__lshift+0x30>
4000c1e0:	e1a00007 	mov	r0, r7
4000c1e4:	ebfffe52 	bl	4000bb34 <_Balloc>
4000c1e8:	e3590000 	cmp	r9, #0
4000c1ec:	e280c014 	add	ip, r0, #20
4000c1f0:	da000007 	ble	4000c214 <__lshift+0x74>
4000c1f4:	e3a03000 	mov	r3, #0
4000c1f8:	e1a02003 	mov	r2, r3
4000c1fc:	e1a0400c 	mov	r4, ip
4000c200:	e2833001 	add	r3, r3, #1
4000c204:	e1530009 	cmp	r3, r9
4000c208:	e4842004 	str	r2, [r4], #4
4000c20c:	1afffffb 	bne	4000c200 <__lshift+0x60>
4000c210:	e08cc103 	add	ip, ip, r3, lsl #2
4000c214:	e5961010 	ldr	r1, [r6, #16]
4000c218:	e2863014 	add	r3, r6, #20
4000c21c:	e21aa01f 	ands	sl, sl, #31
4000c220:	e0831101 	add	r1, r3, r1, lsl #2
4000c224:	0a000017 	beq	4000c288 <__lshift+0xe8>
4000c228:	e26a9020 	rsb	r9, sl, #32
4000c22c:	e3a02000 	mov	r2, #0
4000c230:	ea000000 	b	4000c238 <__lshift+0x98>
4000c234:	e1a0c004 	mov	ip, r4
4000c238:	e5934000 	ldr	r4, [r3]
4000c23c:	e1822a14 	orr	r2, r2, r4, lsl sl
4000c240:	e1a0400c 	mov	r4, ip
4000c244:	e4842004 	str	r2, [r4], #4
4000c248:	e4932004 	ldr	r2, [r3], #4
4000c24c:	e1530001 	cmp	r3, r1
4000c250:	e1a02932 	lsr	r2, r2, r9
4000c254:	3afffff6 	bcc	4000c234 <__lshift+0x94>
4000c258:	e3520000 	cmp	r2, #0
4000c25c:	e58c2004 	str	r2, [ip, #4]
4000c260:	12885002 	addne	r5, r8, #2
4000c264:	e597304c 	ldr	r3, [r7, #76]	; 0x4c
4000c268:	e5962004 	ldr	r2, [r6, #4]
4000c26c:	e7931102 	ldr	r1, [r3, r2, lsl #2]
4000c270:	e2455001 	sub	r5, r5, #1
4000c274:	e5805010 	str	r5, [r0, #16]
4000c278:	e5861000 	str	r1, [r6]
4000c27c:	e7836102 	str	r6, [r3, r2, lsl #2]
4000c280:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000c284:	e12fff1e 	bx	lr
4000c288:	e4932004 	ldr	r2, [r3], #4
4000c28c:	e1510003 	cmp	r1, r3
4000c290:	e48c2004 	str	r2, [ip], #4
4000c294:	9afffff2 	bls	4000c264 <__lshift+0xc4>
4000c298:	e4932004 	ldr	r2, [r3], #4
4000c29c:	e1510003 	cmp	r1, r3
4000c2a0:	e48c2004 	str	r2, [ip], #4
4000c2a4:	8afffff7 	bhi	4000c288 <__lshift+0xe8>
4000c2a8:	eaffffed 	b	4000c264 <__lshift+0xc4>

4000c2ac <__mcmp>:
4000c2ac:	e5902010 	ldr	r2, [r0, #16]
4000c2b0:	e5913010 	ldr	r3, [r1, #16]
4000c2b4:	e0522003 	subs	r2, r2, r3
4000c2b8:	1a00000f 	bne	4000c2fc <__mcmp+0x50>
4000c2bc:	e1a03103 	lsl	r3, r3, #2
4000c2c0:	e2800014 	add	r0, r0, #20
4000c2c4:	e2811014 	add	r1, r1, #20
4000c2c8:	e0811003 	add	r1, r1, r3
4000c2cc:	e0803003 	add	r3, r0, r3
4000c2d0:	ea000001 	b	4000c2dc <__mcmp+0x30>
4000c2d4:	e1500003 	cmp	r0, r3
4000c2d8:	2a000009 	bcs	4000c304 <__mcmp+0x58>
4000c2dc:	e5332004 	ldr	r2, [r3, #-4]!
4000c2e0:	e531c004 	ldr	ip, [r1, #-4]!
4000c2e4:	e152000c 	cmp	r2, ip
4000c2e8:	0afffff9 	beq	4000c2d4 <__mcmp+0x28>
4000c2ec:	e15c0002 	cmp	ip, r2
4000c2f0:	93a00001 	movls	r0, #1
4000c2f4:	83e00000 	mvnhi	r0, #0
4000c2f8:	e12fff1e 	bx	lr
4000c2fc:	e1a00002 	mov	r0, r2
4000c300:	e12fff1e 	bx	lr
4000c304:	e3a00000 	mov	r0, #0
4000c308:	e12fff1e 	bx	lr

4000c30c <__mdiff>:
4000c30c:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000c310:	e1a05001 	mov	r5, r1
4000c314:	e1a06000 	mov	r6, r0
4000c318:	e1a01002 	mov	r1, r2
4000c31c:	e1a00005 	mov	r0, r5
4000c320:	e1a04002 	mov	r4, r2
4000c324:	ebffffe0 	bl	4000c2ac <__mcmp>
4000c328:	e2507000 	subs	r7, r0, #0
4000c32c:	0a00003f 	beq	4000c430 <__mdiff+0x124>
4000c330:	b1a03005 	movlt	r3, r5
4000c334:	b1a05004 	movlt	r5, r4
4000c338:	e1a00006 	mov	r0, r6
4000c33c:	e5951004 	ldr	r1, [r5, #4]
4000c340:	b1a04003 	movlt	r4, r3
4000c344:	a3a08000 	movge	r8, #0
4000c348:	b3a08001 	movlt	r8, #1
4000c34c:	ebfffdf8 	bl	4000bb34 <_Balloc>
4000c350:	e5949010 	ldr	r9, [r4, #16]
4000c354:	e5957010 	ldr	r7, [r5, #16]
4000c358:	e285c014 	add	ip, r5, #20
4000c35c:	e2844014 	add	r4, r4, #20
4000c360:	e580800c 	str	r8, [r0, #12]
4000c364:	e2803014 	add	r3, r0, #20
4000c368:	e08c8107 	add	r8, ip, r7, lsl #2
4000c36c:	e0849109 	add	r9, r4, r9, lsl #2
4000c370:	e3a02000 	mov	r2, #0
4000c374:	e49c5004 	ldr	r5, [ip], #4
4000c378:	e4946004 	ldr	r6, [r4], #4
4000c37c:	e1a01805 	lsl	r1, r5, #16
4000c380:	e0822821 	add	r2, r2, r1, lsr #16
4000c384:	e1a0a806 	lsl	sl, r6, #16
4000c388:	e042182a 	sub	r1, r2, sl, lsr #16
4000c38c:	e1a02826 	lsr	r2, r6, #16
4000c390:	e0622825 	rsb	r2, r2, r5, lsr #16
4000c394:	e1a05801 	lsl	r5, r1, #16
4000c398:	e0822841 	add	r2, r2, r1, asr #16
4000c39c:	e1a05825 	lsr	r5, r5, #16
4000c3a0:	e1855802 	orr	r5, r5, r2, lsl #16
4000c3a4:	e1590004 	cmp	r9, r4
4000c3a8:	e4835004 	str	r5, [r3], #4
4000c3ac:	e1a02842 	asr	r2, r2, #16
4000c3b0:	e1a0100c 	mov	r1, ip
4000c3b4:	8affffee 	bhi	4000c374 <__mdiff+0x68>
4000c3b8:	e158000c 	cmp	r8, ip
4000c3bc:	e1a06003 	mov	r6, r3
4000c3c0:	9a000010 	bls	4000c408 <__mdiff+0xfc>
4000c3c4:	e4914004 	ldr	r4, [r1], #4
4000c3c8:	e1a05804 	lsl	r5, r4, #16
4000c3cc:	e0822825 	add	r2, r2, r5, lsr #16
4000c3d0:	e1a05802 	lsl	r5, r2, #16
4000c3d4:	e1a04824 	lsr	r4, r4, #16
4000c3d8:	e0842842 	add	r2, r4, r2, asr #16
4000c3dc:	e1a05825 	lsr	r5, r5, #16
4000c3e0:	e1855802 	orr	r5, r5, r2, lsl #16
4000c3e4:	e1580001 	cmp	r8, r1
4000c3e8:	e4835004 	str	r5, [r3], #4
4000c3ec:	e1a02842 	asr	r2, r2, #16
4000c3f0:	8afffff3 	bhi	4000c3c4 <__mdiff+0xb8>
4000c3f4:	e1e0300c 	mvn	r3, ip
4000c3f8:	e0833008 	add	r3, r3, r8
4000c3fc:	e3c33003 	bic	r3, r3, #3
4000c400:	e2833004 	add	r3, r3, #4
4000c404:	e0863003 	add	r3, r6, r3
4000c408:	e3550000 	cmp	r5, #0
4000c40c:	e2433004 	sub	r3, r3, #4
4000c410:	1a000003 	bne	4000c424 <__mdiff+0x118>
4000c414:	e5332004 	ldr	r2, [r3, #-4]!
4000c418:	e3520000 	cmp	r2, #0
4000c41c:	e2477001 	sub	r7, r7, #1
4000c420:	0afffffb 	beq	4000c414 <__mdiff+0x108>
4000c424:	e5807010 	str	r7, [r0, #16]
4000c428:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000c42c:	e12fff1e 	bx	lr
4000c430:	e1a00006 	mov	r0, r6
4000c434:	e1a01007 	mov	r1, r7
4000c438:	ebfffdbd 	bl	4000bb34 <_Balloc>
4000c43c:	e3a03001 	mov	r3, #1
4000c440:	e5807014 	str	r7, [r0, #20]
4000c444:	e5803010 	str	r3, [r0, #16]
4000c448:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000c44c:	e12fff1e 	bx	lr

4000c450 <__ulp>:
4000c450:	e59f3058 	ldr	r3, [pc, #88]	; 4000c4b0 <__ulp+0x60>
4000c454:	e0013003 	and	r3, r1, r3
4000c458:	e243350d 	sub	r3, r3, #54525952	; 0x3400000
4000c45c:	e3530000 	cmp	r3, #0
4000c460:	da000002 	ble	4000c470 <__ulp+0x20>
4000c464:	e1a01003 	mov	r1, r3
4000c468:	e3a00000 	mov	r0, #0
4000c46c:	e12fff1e 	bx	lr
4000c470:	e2633000 	rsb	r3, r3, #0
4000c474:	e1a03a43 	asr	r3, r3, #20
4000c478:	e3530013 	cmp	r3, #19
4000c47c:	da000007 	ble	4000c4a0 <__ulp+0x50>
4000c480:	e3530032 	cmp	r3, #50	; 0x32
4000c484:	d2633033 	rsble	r3, r3, #51	; 0x33
4000c488:	d3a02001 	movle	r2, #1
4000c48c:	d1a03312 	lslle	r3, r2, r3
4000c490:	c3a03001 	movgt	r3, #1
4000c494:	e3a01000 	mov	r1, #0
4000c498:	e1a00003 	mov	r0, r3
4000c49c:	e12fff1e 	bx	lr
4000c4a0:	e3a02702 	mov	r2, #524288	; 0x80000
4000c4a4:	e1a01352 	asr	r1, r2, r3
4000c4a8:	e3a00000 	mov	r0, #0
4000c4ac:	e12fff1e 	bx	lr
4000c4b0:	7ff00000 	svcvc	0x00f00000	; IMB

4000c4b4 <__b2d>:
4000c4b4:	e590c010 	ldr	ip, [r0, #16]
4000c4b8:	e2802014 	add	r2, r0, #20
4000c4bc:	e082c10c 	add	ip, r2, ip, lsl #2
4000c4c0:	e92d4038 	push	{r3, r4, r5, lr}
4000c4c4:	e51c4004 	ldr	r4, [ip, #-4]
4000c4c8:	e1a00004 	mov	r0, r4
4000c4cc:	ebfffe33 	bl	4000bda0 <__hi0bits>
4000c4d0:	e2603020 	rsb	r3, r0, #32
4000c4d4:	e350000a 	cmp	r0, #10
4000c4d8:	e5813000 	str	r3, [r1]
4000c4dc:	e24c1004 	sub	r1, ip, #4
4000c4e0:	ca00000d 	bgt	4000c51c <__b2d+0x68>
4000c4e4:	e260500b 	rsb	r5, r0, #11
4000c4e8:	e1a03534 	lsr	r3, r4, r5
4000c4ec:	e1520001 	cmp	r2, r1
4000c4f0:	e38315ff 	orr	r1, r3, #1069547520	; 0x3fc00000
4000c4f4:	e3813603 	orr	r3, r1, #3145728	; 0x300000
4000c4f8:	351c1008 	ldrcc	r1, [ip, #-8]
4000c4fc:	31a05531 	lsrcc	r5, r1, r5
4000c500:	23a05000 	movcs	r5, #0
4000c504:	e2800015 	add	r0, r0, #21
4000c508:	e1852014 	orr	r2, r5, r4, lsl r0
4000c50c:	e1a01003 	mov	r1, r3
4000c510:	e1a00002 	mov	r0, r2
4000c514:	e8bd4038 	pop	{r3, r4, r5, lr}
4000c518:	e12fff1e 	bx	lr
4000c51c:	e1520001 	cmp	r2, r1
4000c520:	324c1008 	subcc	r1, ip, #8
4000c524:	23a0c000 	movcs	ip, #0
4000c528:	351cc008 	ldrcc	ip, [ip, #-8]
4000c52c:	e250500b 	subs	r5, r0, #11
4000c530:	0a00000d 	beq	4000c56c <__b2d+0xb8>
4000c534:	e1a04514 	lsl	r4, r4, r5
4000c538:	e1510002 	cmp	r1, r2
4000c53c:	85111004 	ldrhi	r1, [r1, #-4]
4000c540:	e38445ff 	orr	r4, r4, #1069547520	; 0x3fc00000
4000c544:	e260002b 	rsb	r0, r0, #43	; 0x2b
4000c548:	e3844603 	orr	r4, r4, #3145728	; 0x300000
4000c54c:	e184303c 	orr	r3, r4, ip, lsr r0
4000c550:	81a00031 	lsrhi	r0, r1, r0
4000c554:	93a00000 	movls	r0, #0
4000c558:	e180251c 	orr	r2, r0, ip, lsl r5
4000c55c:	e1a01003 	mov	r1, r3
4000c560:	e1a00002 	mov	r0, r2
4000c564:	e8bd4038 	pop	{r3, r4, r5, lr}
4000c568:	e12fff1e 	bx	lr
4000c56c:	e38445ff 	orr	r4, r4, #1069547520	; 0x3fc00000
4000c570:	e3843603 	orr	r3, r4, #3145728	; 0x300000
4000c574:	e1a0200c 	mov	r2, ip
4000c578:	e1a01003 	mov	r1, r3
4000c57c:	e1a00002 	mov	r0, r2
4000c580:	e8bd4038 	pop	{r3, r4, r5, lr}
4000c584:	e12fff1e 	bx	lr

4000c588 <__d2b>:
4000c588:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
4000c58c:	e3a01001 	mov	r1, #1
4000c590:	e24dd008 	sub	sp, sp, #8
4000c594:	e1a05003 	mov	r5, r3
4000c598:	e1a04002 	mov	r4, r2
4000c59c:	e59d7020 	ldr	r7, [sp, #32]
4000c5a0:	e59d6024 	ldr	r6, [sp, #36]	; 0x24
4000c5a4:	ebfffd62 	bl	4000bb34 <_Balloc>
4000c5a8:	e3c53102 	bic	r3, r5, #-2147483648	; 0x80000000
4000c5ac:	e1b08a23 	lsrs	r8, r3, #20
4000c5b0:	e3c534ff 	bic	r3, r5, #-16777216	; 0xff000000
4000c5b4:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
4000c5b8:	13833601 	orrne	r3, r3, #1048576	; 0x100000
4000c5bc:	e3540000 	cmp	r4, #0
4000c5c0:	e1a0c000 	mov	ip, r0
4000c5c4:	e58d3004 	str	r3, [sp, #4]
4000c5c8:	0a00001e 	beq	4000c648 <__d2b+0xc0>
4000c5cc:	e28d0008 	add	r0, sp, #8
4000c5d0:	e5204008 	str	r4, [r0, #-8]!
4000c5d4:	e1a0000d 	mov	r0, sp
4000c5d8:	ebfffe07 	bl	4000bdfc <__lo0bits>
4000c5dc:	e89d000c 	ldm	sp, {r2, r3}
4000c5e0:	e3500000 	cmp	r0, #0
4000c5e4:	12601020 	rsbne	r1, r0, #32
4000c5e8:	11822113 	orrne	r2, r2, r3, lsl r1
4000c5ec:	11a03033 	lsrne	r3, r3, r0
4000c5f0:	158c2014 	strne	r2, [ip, #20]
4000c5f4:	058c2014 	streq	r2, [ip, #20]
4000c5f8:	158d3004 	strne	r3, [sp, #4]
4000c5fc:	e3530000 	cmp	r3, #0
4000c600:	03a02001 	moveq	r2, #1
4000c604:	13a02002 	movne	r2, #2
4000c608:	e3580000 	cmp	r8, #0
4000c60c:	e58c3018 	str	r3, [ip, #24]
4000c610:	e58c2010 	str	r2, [ip, #16]
4000c614:	1a000014 	bne	4000c66c <__d2b+0xe4>
4000c618:	e2400e43 	sub	r0, r0, #1072	; 0x430
4000c61c:	e08c3102 	add	r3, ip, r2, lsl #2
4000c620:	e2400002 	sub	r0, r0, #2
4000c624:	e5870000 	str	r0, [r7]
4000c628:	e5930010 	ldr	r0, [r3, #16]
4000c62c:	ebfffddb 	bl	4000bda0 <__hi0bits>
4000c630:	e0600282 	rsb	r0, r0, r2, lsl #5
4000c634:	e5860000 	str	r0, [r6]
4000c638:	e1a0000c 	mov	r0, ip
4000c63c:	e28dd008 	add	sp, sp, #8
4000c640:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000c644:	e12fff1e 	bx	lr
4000c648:	e28d0004 	add	r0, sp, #4
4000c64c:	ebfffdea 	bl	4000bdfc <__lo0bits>
4000c650:	e59d3004 	ldr	r3, [sp, #4]
4000c654:	e3a02001 	mov	r2, #1
4000c658:	e3580000 	cmp	r8, #0
4000c65c:	e58c3014 	str	r3, [ip, #20]
4000c660:	e58c2010 	str	r2, [ip, #16]
4000c664:	e2800020 	add	r0, r0, #32
4000c668:	0affffea 	beq	4000c618 <__d2b+0x90>
4000c66c:	e2488e43 	sub	r8, r8, #1072	; 0x430
4000c670:	e2488003 	sub	r8, r8, #3
4000c674:	e0888000 	add	r8, r8, r0
4000c678:	e2600035 	rsb	r0, r0, #53	; 0x35
4000c67c:	e5878000 	str	r8, [r7]
4000c680:	e5860000 	str	r0, [r6]
4000c684:	e1a0000c 	mov	r0, ip
4000c688:	e28dd008 	add	sp, sp, #8
4000c68c:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000c690:	e12fff1e 	bx	lr

4000c694 <__ratio>:
4000c694:	e92d40f0 	push	{r4, r5, r6, r7, lr}
4000c698:	e24dd00c 	sub	sp, sp, #12
4000c69c:	e1a06001 	mov	r6, r1
4000c6a0:	e1a0100d 	mov	r1, sp
4000c6a4:	e1a07000 	mov	r7, r0
4000c6a8:	ebffff81 	bl	4000c4b4 <__b2d>
4000c6ac:	e1a05001 	mov	r5, r1
4000c6b0:	e1a04000 	mov	r4, r0
4000c6b4:	e28d1004 	add	r1, sp, #4
4000c6b8:	e1a00006 	mov	r0, r6
4000c6bc:	ebffff7c 	bl	4000c4b4 <__b2d>
4000c6c0:	e597e010 	ldr	lr, [r7, #16]
4000c6c4:	e1a03001 	mov	r3, r1
4000c6c8:	e1a02000 	mov	r2, r0
4000c6cc:	e596c010 	ldr	ip, [r6, #16]
4000c6d0:	e89d0003 	ldm	sp, {r0, r1}
4000c6d4:	e06cc00e 	rsb	ip, ip, lr
4000c6d8:	e0611000 	rsb	r1, r1, r0
4000c6dc:	e081c28c 	add	ip, r1, ip, lsl #5
4000c6e0:	e35c0000 	cmp	ip, #0
4000c6e4:	e1a01005 	mov	r1, r5
4000c6e8:	c0851a0c 	addgt	r1, r5, ip, lsl #20
4000c6ec:	e1a07003 	mov	r7, r3
4000c6f0:	c1a04004 	movgt	r4, r4
4000c6f4:	c1a05001 	movgt	r5, r1
4000c6f8:	d0437a0c 	suble	r7, r3, ip, lsl #20
4000c6fc:	d1a02002 	movle	r2, r2
4000c700:	d1a03007 	movle	r3, r7
4000c704:	e1a00004 	mov	r0, r4
4000c708:	e1a01005 	mov	r1, r5
4000c70c:	eb00099a 	bl	4000ed7c <__aeabi_ddiv>
4000c710:	e28dd00c 	add	sp, sp, #12
4000c714:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
4000c718:	e12fff1e 	bx	lr

4000c71c <_mprec_log10>:
4000c71c:	e3500017 	cmp	r0, #23
4000c720:	e92d4010 	push	{r4, lr}
4000c724:	e1a04000 	mov	r4, r0
4000c728:	da000008 	ble	4000c750 <_mprec_log10+0x34>
4000c72c:	e59f1034 	ldr	r1, [pc, #52]	; 4000c768 <_mprec_log10+0x4c>
4000c730:	e3a00000 	mov	r0, #0
4000c734:	e3a02000 	mov	r2, #0
4000c738:	e59f302c 	ldr	r3, [pc, #44]	; 4000c76c <_mprec_log10+0x50>
4000c73c:	eb0008ea 	bl	4000eaec <__aeabi_dmul>
4000c740:	e2544001 	subs	r4, r4, #1
4000c744:	1afffffa 	bne	4000c734 <_mprec_log10+0x18>
4000c748:	e8bd4010 	pop	{r4, lr}
4000c74c:	e12fff1e 	bx	lr
4000c750:	e59f3018 	ldr	r3, [pc, #24]	; 4000c770 <_mprec_log10+0x54>
4000c754:	e0834180 	add	r4, r3, r0, lsl #3
4000c758:	e2841010 	add	r1, r4, #16
4000c75c:	e8910003 	ldm	r1, {r0, r1}
4000c760:	e8bd4010 	pop	{r4, lr}
4000c764:	e12fff1e 	bx	lr
4000c768:	3ff00000 	svccc	0x00f00000	; IMB
4000c76c:	40240000 	eormi	r0, r4, r0
4000c770:	40017f50 	andmi	r7, r1, r0, asr pc

4000c774 <__copybits>:
4000c774:	e92d0030 	push	{r4, r5}
4000c778:	e5924010 	ldr	r4, [r2, #16]
4000c77c:	e2823014 	add	r3, r2, #20
4000c780:	e2411001 	sub	r1, r1, #1
4000c784:	e1a052c1 	asr	r5, r1, #5
4000c788:	e0834104 	add	r4, r3, r4, lsl #2
4000c78c:	e2855001 	add	r5, r5, #1
4000c790:	e1530004 	cmp	r3, r4
4000c794:	e0805105 	add	r5, r0, r5, lsl #2
4000c798:	2a000009 	bcs	4000c7c4 <__copybits+0x50>
4000c79c:	e1a01000 	mov	r1, r0
4000c7a0:	e493c004 	ldr	ip, [r3], #4
4000c7a4:	e1540003 	cmp	r4, r3
4000c7a8:	e481c004 	str	ip, [r1], #4
4000c7ac:	8afffffb 	bhi	4000c7a0 <__copybits+0x2c>
4000c7b0:	e0623004 	rsb	r3, r2, r4
4000c7b4:	e2433015 	sub	r3, r3, #21
4000c7b8:	e3c33003 	bic	r3, r3, #3
4000c7bc:	e2833004 	add	r3, r3, #4
4000c7c0:	e0800003 	add	r0, r0, r3
4000c7c4:	e1550000 	cmp	r5, r0
4000c7c8:	9a000003 	bls	4000c7dc <__copybits+0x68>
4000c7cc:	e3a03000 	mov	r3, #0
4000c7d0:	e4803004 	str	r3, [r0], #4
4000c7d4:	e1550000 	cmp	r5, r0
4000c7d8:	8afffffc 	bhi	4000c7d0 <__copybits+0x5c>
4000c7dc:	e8bd0030 	pop	{r4, r5}
4000c7e0:	e12fff1e 	bx	lr

4000c7e4 <__any_on>:
4000c7e4:	e5903010 	ldr	r3, [r0, #16]
4000c7e8:	e1a022c1 	asr	r2, r1, #5
4000c7ec:	e1530002 	cmp	r3, r2
4000c7f0:	e2800014 	add	r0, r0, #20
4000c7f4:	b0803103 	addlt	r3, r0, r3, lsl #2
4000c7f8:	ba00000a 	blt	4000c828 <__any_on+0x44>
4000c7fc:	da000008 	ble	4000c824 <__any_on+0x40>
4000c800:	e211101f 	ands	r1, r1, #31
4000c804:	0a000006 	beq	4000c824 <__any_on+0x40>
4000c808:	e7903102 	ldr	r3, [r0, r2, lsl #2]
4000c80c:	e1a0c133 	lsr	ip, r3, r1
4000c810:	e153011c 	cmp	r3, ip, lsl r1
4000c814:	e0803102 	add	r3, r0, r2, lsl #2
4000c818:	0a000002 	beq	4000c828 <__any_on+0x44>
4000c81c:	e3a00001 	mov	r0, #1
4000c820:	e12fff1e 	bx	lr
4000c824:	e0803102 	add	r3, r0, r2, lsl #2
4000c828:	e1500003 	cmp	r0, r3
4000c82c:	2a000009 	bcs	4000c858 <__any_on+0x74>
4000c830:	e5132004 	ldr	r2, [r3, #-4]
4000c834:	e3520000 	cmp	r2, #0
4000c838:	e2433004 	sub	r3, r3, #4
4000c83c:	0a000003 	beq	4000c850 <__any_on+0x6c>
4000c840:	eafffff5 	b	4000c81c <__any_on+0x38>
4000c844:	e5332004 	ldr	r2, [r3, #-4]!
4000c848:	e3520000 	cmp	r2, #0
4000c84c:	1afffff2 	bne	4000c81c <__any_on+0x38>
4000c850:	e1500003 	cmp	r0, r3
4000c854:	3afffffa 	bcc	4000c844 <__any_on+0x60>
4000c858:	e3a00000 	mov	r0, #0
4000c85c:	e12fff1e 	bx	lr

4000c860 <__fpclassifyd>:
4000c860:	e1903001 	orrs	r3, r0, r1
4000c864:	1a000001 	bne	4000c870 <__fpclassifyd+0x10>
4000c868:	e3a00002 	mov	r0, #2
4000c86c:	e12fff1e 	bx	lr
4000c870:	e2703001 	rsbs	r3, r0, #1
4000c874:	33a03000 	movcc	r3, #0
4000c878:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
4000c87c:	03500000 	cmpeq	r0, #0
4000c880:	0afffff8 	beq	4000c868 <__fpclassifyd+0x8>
4000c884:	e3c12102 	bic	r2, r1, #-2147483648	; 0x80000000
4000c888:	e59f1034 	ldr	r1, [pc, #52]	; 4000c8c4 <__fpclassifyd+0x64>
4000c88c:	e2420601 	sub	r0, r2, #1048576	; 0x100000
4000c890:	e1500001 	cmp	r0, r1
4000c894:	8a000001 	bhi	4000c8a0 <__fpclassifyd+0x40>
4000c898:	e3a00004 	mov	r0, #4
4000c89c:	e12fff1e 	bx	lr
4000c8a0:	e3520601 	cmp	r2, #1048576	; 0x100000
4000c8a4:	2a000001 	bcs	4000c8b0 <__fpclassifyd+0x50>
4000c8a8:	e3a00003 	mov	r0, #3
4000c8ac:	e12fff1e 	bx	lr
4000c8b0:	e59f0010 	ldr	r0, [pc, #16]	; 4000c8c8 <__fpclassifyd+0x68>
4000c8b4:	e1520000 	cmp	r2, r0
4000c8b8:	13a00000 	movne	r0, #0
4000c8bc:	02030001 	andeq	r0, r3, #1
4000c8c0:	e12fff1e 	bx	lr
4000c8c4:	7fdfffff 	svcvc	0x00dfffff
4000c8c8:	7ff00000 	svcvc	0x00f00000	; IMB

4000c8cc <strcmp>:
4000c8cc:	e0202001 	eor	r2, r0, r1
4000c8d0:	e3120003 	tst	r2, #3
4000c8d4:	1a000021 	bne	4000c960 <strcmp+0x94>
4000c8d8:	e2102003 	ands	r2, r0, #3
4000c8dc:	e3c00003 	bic	r0, r0, #3
4000c8e0:	e3c11003 	bic	r1, r1, #3
4000c8e4:	e490c004 	ldr	ip, [r0], #4
4000c8e8:	04913004 	ldreq	r3, [r1], #4
4000c8ec:	0a000006 	beq	4000c90c <strcmp+0x40>
4000c8f0:	e2222003 	eor	r2, r2, #3
4000c8f4:	e1a02182 	lsl	r2, r2, #3
4000c8f8:	e3e034ff 	mvn	r3, #-16777216	; 0xff000000
4000c8fc:	e1a02233 	lsr	r2, r3, r2
4000c900:	e4913004 	ldr	r3, [r1], #4
4000c904:	e18cc002 	orr	ip, ip, r2
4000c908:	e1833002 	orr	r3, r3, r2
4000c90c:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
4000c910:	e3a04001 	mov	r4, #1
4000c914:	e1844404 	orr	r4, r4, r4, lsl #8
4000c918:	e1844804 	orr	r4, r4, r4, lsl #16
4000c91c:	e04c2004 	sub	r2, ip, r4
4000c920:	e15c0003 	cmp	ip, r3
4000c924:	01c2200c 	biceq	r2, r2, ip
4000c928:	01120384 	tsteq	r2, r4, lsl #7
4000c92c:	0490c004 	ldreq	ip, [r0], #4
4000c930:	04913004 	ldreq	r3, [r1], #4
4000c934:	0afffff8 	beq	4000c91c <strcmp+0x50>
4000c938:	e1a00c0c 	lsl	r0, ip, #24
4000c93c:	e1a0c42c 	lsr	ip, ip, #8
4000c940:	e3500001 	cmp	r0, #1
4000c944:	21500c03 	cmpcs	r0, r3, lsl #24
4000c948:	01a03423 	lsreq	r3, r3, #8
4000c94c:	0afffff9 	beq	4000c938 <strcmp+0x6c>
4000c950:	e20330ff 	and	r3, r3, #255	; 0xff
4000c954:	e0630c20 	rsb	r0, r3, r0, lsr #24
4000c958:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000c95c:	e12fff1e 	bx	lr
4000c960:	e3100003 	tst	r0, #3
4000c964:	0a000006 	beq	4000c984 <strcmp+0xb8>
4000c968:	e4d02001 	ldrb	r2, [r0], #1
4000c96c:	e4d13001 	ldrb	r3, [r1], #1
4000c970:	e3520001 	cmp	r2, #1
4000c974:	21520003 	cmpcs	r2, r3
4000c978:	0afffff8 	beq	4000c960 <strcmp+0x94>
4000c97c:	e0420003 	sub	r0, r2, r3
4000c980:	e12fff1e 	bx	lr
4000c984:	e52d5004 	push	{r5}		; (str r5, [sp, #-4]!)
4000c988:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
4000c98c:	e3a02001 	mov	r2, #1
4000c990:	e1822402 	orr	r2, r2, r2, lsl #8
4000c994:	e1822802 	orr	r2, r2, r2, lsl #16
4000c998:	e201c003 	and	ip, r1, #3
4000c99c:	e3c11003 	bic	r1, r1, #3
4000c9a0:	e4904004 	ldr	r4, [r0], #4
4000c9a4:	e4915004 	ldr	r5, [r1], #4
4000c9a8:	e35c0002 	cmp	ip, #2
4000c9ac:	0a000017 	beq	4000ca10 <strcmp+0x144>
4000c9b0:	8a00002d 	bhi	4000ca6c <strcmp+0x1a0>
4000c9b4:	e3c4c4ff 	bic	ip, r4, #-16777216	; 0xff000000
4000c9b8:	e15c0425 	cmp	ip, r5, lsr #8
4000c9bc:	e0443002 	sub	r3, r4, r2
4000c9c0:	e1c33004 	bic	r3, r3, r4
4000c9c4:	1a000007 	bne	4000c9e8 <strcmp+0x11c>
4000c9c8:	e0133382 	ands	r3, r3, r2, lsl #7
4000c9cc:	04915004 	ldreq	r5, [r1], #4
4000c9d0:	1a000006 	bne	4000c9f0 <strcmp+0x124>
4000c9d4:	e02cc004 	eor	ip, ip, r4
4000c9d8:	e15c0c05 	cmp	ip, r5, lsl #24
4000c9dc:	1a000008 	bne	4000ca04 <strcmp+0x138>
4000c9e0:	e4904004 	ldr	r4, [r0], #4
4000c9e4:	eafffff2 	b	4000c9b4 <strcmp+0xe8>
4000c9e8:	e1a05425 	lsr	r5, r5, #8
4000c9ec:	ea000037 	b	4000cad0 <strcmp+0x204>
4000c9f0:	e3d334ff 	bics	r3, r3, #-16777216	; 0xff000000
4000c9f4:	1a000031 	bne	4000cac0 <strcmp+0x1f4>
4000c9f8:	e5d15000 	ldrb	r5, [r1]
4000c9fc:	e1a0cc24 	lsr	ip, r4, #24
4000ca00:	ea000032 	b	4000cad0 <strcmp+0x204>
4000ca04:	e1a0cc24 	lsr	ip, r4, #24
4000ca08:	e20550ff 	and	r5, r5, #255	; 0xff
4000ca0c:	ea00002f 	b	4000cad0 <strcmp+0x204>
4000ca10:	e1a0c804 	lsl	ip, r4, #16
4000ca14:	e0443002 	sub	r3, r4, r2
4000ca18:	e1a0c82c 	lsr	ip, ip, #16
4000ca1c:	e1c33004 	bic	r3, r3, r4
4000ca20:	e15c0825 	cmp	ip, r5, lsr #16
4000ca24:	1a00000e 	bne	4000ca64 <strcmp+0x198>
4000ca28:	e0133382 	ands	r3, r3, r2, lsl #7
4000ca2c:	04915004 	ldreq	r5, [r1], #4
4000ca30:	1a000004 	bne	4000ca48 <strcmp+0x17c>
4000ca34:	e02cc004 	eor	ip, ip, r4
4000ca38:	e15c0805 	cmp	ip, r5, lsl #16
4000ca3c:	1a000006 	bne	4000ca5c <strcmp+0x190>
4000ca40:	e4904004 	ldr	r4, [r0], #4
4000ca44:	eafffff1 	b	4000ca10 <strcmp+0x144>
4000ca48:	e1b03803 	lsls	r3, r3, #16
4000ca4c:	1a00001b 	bne	4000cac0 <strcmp+0x1f4>
4000ca50:	e1d150b0 	ldrh	r5, [r1]
4000ca54:	e1a0c824 	lsr	ip, r4, #16
4000ca58:	ea00001c 	b	4000cad0 <strcmp+0x204>
4000ca5c:	e1a05805 	lsl	r5, r5, #16
4000ca60:	e1a0c824 	lsr	ip, r4, #16
4000ca64:	e1a05825 	lsr	r5, r5, #16
4000ca68:	ea000018 	b	4000cad0 <strcmp+0x204>
4000ca6c:	e204c0ff 	and	ip, r4, #255	; 0xff
4000ca70:	e15c0c25 	cmp	ip, r5, lsr #24
4000ca74:	e0443002 	sub	r3, r4, r2
4000ca78:	e1c33004 	bic	r3, r3, r4
4000ca7c:	1a000007 	bne	4000caa0 <strcmp+0x1d4>
4000ca80:	e0133382 	ands	r3, r3, r2, lsl #7
4000ca84:	04915004 	ldreq	r5, [r1], #4
4000ca88:	1a000006 	bne	4000caa8 <strcmp+0x1dc>
4000ca8c:	e02cc004 	eor	ip, ip, r4
4000ca90:	e15c0405 	cmp	ip, r5, lsl #8
4000ca94:	1a000006 	bne	4000cab4 <strcmp+0x1e8>
4000ca98:	e4904004 	ldr	r4, [r0], #4
4000ca9c:	eafffff2 	b	4000ca6c <strcmp+0x1a0>
4000caa0:	e1a05c25 	lsr	r5, r5, #24
4000caa4:	ea000009 	b	4000cad0 <strcmp+0x204>
4000caa8:	e31400ff 	tst	r4, #255	; 0xff
4000caac:	0a000003 	beq	4000cac0 <strcmp+0x1f4>
4000cab0:	e4915004 	ldr	r5, [r1], #4
4000cab4:	e1a0c424 	lsr	ip, r4, #8
4000cab8:	e3c554ff 	bic	r5, r5, #-16777216	; 0xff000000
4000cabc:	ea000003 	b	4000cad0 <strcmp+0x204>
4000cac0:	e3a00000 	mov	r0, #0
4000cac4:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000cac8:	e49d5004 	pop	{r5}		; (ldr r5, [sp], #4)
4000cacc:	e12fff1e 	bx	lr
4000cad0:	e20c20ff 	and	r2, ip, #255	; 0xff
4000cad4:	e20500ff 	and	r0, r5, #255	; 0xff
4000cad8:	e3500001 	cmp	r0, #1
4000cadc:	21500002 	cmpcs	r0, r2
4000cae0:	01a0c42c 	lsreq	ip, ip, #8
4000cae4:	01a05425 	lsreq	r5, r5, #8
4000cae8:	0afffff8 	beq	4000cad0 <strcmp+0x204>
4000caec:	e0420000 	sub	r0, r2, r0
4000caf0:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000caf4:	e49d5004 	pop	{r5}		; (ldr r5, [sp], #4)
4000caf8:	e12fff1e 	bx	lr

4000cafc <__ssprint_r>:
4000cafc:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000cb00:	e5924008 	ldr	r4, [r2, #8]
4000cb04:	e3540000 	cmp	r4, #0
4000cb08:	e24dd00c 	sub	sp, sp, #12
4000cb0c:	e1a0a002 	mov	sl, r2
4000cb10:	e1a08000 	mov	r8, r0
4000cb14:	e1a05001 	mov	r5, r1
4000cb18:	e5926000 	ldr	r6, [r2]
4000cb1c:	0a00005c 	beq	4000cc94 <__ssprint_r+0x198>
4000cb20:	e3a0b000 	mov	fp, #0
4000cb24:	e1a0400b 	mov	r4, fp
4000cb28:	e3540000 	cmp	r4, #0
4000cb2c:	e5910000 	ldr	r0, [r1]
4000cb30:	e5913008 	ldr	r3, [r1, #8]
4000cb34:	0a000037 	beq	4000cc18 <__ssprint_r+0x11c>
4000cb38:	e1540003 	cmp	r4, r3
4000cb3c:	e1a07003 	mov	r7, r3
4000cb40:	3a00003c 	bcc	4000cc38 <__ssprint_r+0x13c>
4000cb44:	e1d530bc 	ldrh	r3, [r5, #12]
4000cb48:	e3130d12 	tst	r3, #1152	; 0x480
4000cb4c:	01a09007 	moveq	r9, r7
4000cb50:	0a000022 	beq	4000cbe0 <__ssprint_r+0xe4>
4000cb54:	e2851010 	add	r1, r5, #16
4000cb58:	e8910082 	ldm	r1, {r1, r7}
4000cb5c:	e0877087 	add	r7, r7, r7, lsl #1
4000cb60:	e0877fa7 	add	r7, r7, r7, lsr #31
4000cb64:	e0619000 	rsb	r9, r1, r0
4000cb68:	e2842001 	add	r2, r4, #1
4000cb6c:	e1a070c7 	asr	r7, r7, #1
4000cb70:	e0822009 	add	r2, r2, r9
4000cb74:	e1570002 	cmp	r7, r2
4000cb78:	31a07002 	movcc	r7, r2
4000cb7c:	21a02007 	movcs	r2, r7
4000cb80:	e3130b01 	tst	r3, #1024	; 0x400
4000cb84:	0a00002e 	beq	4000cc44 <__ssprint_r+0x148>
4000cb88:	e1a01002 	mov	r1, r2
4000cb8c:	e1a00008 	mov	r0, r8
4000cb90:	ebffe97f 	bl	40007194 <_malloc_r>
4000cb94:	e2503000 	subs	r3, r0, #0
4000cb98:	0a000030 	beq	4000cc60 <__ssprint_r+0x164>
4000cb9c:	e5951010 	ldr	r1, [r5, #16]
4000cba0:	e1a02009 	mov	r2, r9
4000cba4:	e58d3004 	str	r3, [sp, #4]
4000cba8:	ebffeb44 	bl	400078c0 <memcpy>
4000cbac:	e1d520bc 	ldrh	r2, [r5, #12]
4000cbb0:	e3c22d12 	bic	r2, r2, #1152	; 0x480
4000cbb4:	e3822080 	orr	r2, r2, #128	; 0x80
4000cbb8:	e1c520bc 	strh	r2, [r5, #12]
4000cbbc:	e59d3004 	ldr	r3, [sp, #4]
4000cbc0:	e0830009 	add	r0, r3, r9
4000cbc4:	e5853010 	str	r3, [r5, #16]
4000cbc8:	e0699007 	rsb	r9, r9, r7
4000cbcc:	e5850000 	str	r0, [r5]
4000cbd0:	e5859008 	str	r9, [r5, #8]
4000cbd4:	e5857014 	str	r7, [r5, #20]
4000cbd8:	e1a09004 	mov	r9, r4
4000cbdc:	e1a07004 	mov	r7, r4
4000cbe0:	e1a02009 	mov	r2, r9
4000cbe4:	e1a0100b 	mov	r1, fp
4000cbe8:	eb00048d 	bl	4000de24 <memmove>
4000cbec:	e59a2008 	ldr	r2, [sl, #8]
4000cbf0:	e5953008 	ldr	r3, [r5, #8]
4000cbf4:	e5950000 	ldr	r0, [r5]
4000cbf8:	e0644002 	rsb	r4, r4, r2
4000cbfc:	e0673003 	rsb	r3, r7, r3
4000cc00:	e0800009 	add	r0, r0, r9
4000cc04:	e3540000 	cmp	r4, #0
4000cc08:	e5853008 	str	r3, [r5, #8]
4000cc0c:	e5850000 	str	r0, [r5]
4000cc10:	e58a4008 	str	r4, [sl, #8]
4000cc14:	0a00001e 	beq	4000cc94 <__ssprint_r+0x198>
4000cc18:	e5964004 	ldr	r4, [r6, #4]
4000cc1c:	e3540000 	cmp	r4, #0
4000cc20:	e596b000 	ldr	fp, [r6]
4000cc24:	e2866008 	add	r6, r6, #8
4000cc28:	0afffffa 	beq	4000cc18 <__ssprint_r+0x11c>
4000cc2c:	e1540003 	cmp	r4, r3
4000cc30:	e1a07003 	mov	r7, r3
4000cc34:	2affffc2 	bcs	4000cb44 <__ssprint_r+0x48>
4000cc38:	e1a07004 	mov	r7, r4
4000cc3c:	e1a09004 	mov	r9, r4
4000cc40:	eaffffe6 	b	4000cbe0 <__ssprint_r+0xe4>
4000cc44:	e1a00008 	mov	r0, r8
4000cc48:	eb0004ff 	bl	4000e04c <_realloc_r>
4000cc4c:	e2503000 	subs	r3, r0, #0
4000cc50:	1affffda 	bne	4000cbc0 <__ssprint_r+0xc4>
4000cc54:	e1a00008 	mov	r0, r8
4000cc58:	e5951010 	ldr	r1, [r5, #16]
4000cc5c:	ebffec5a 	bl	40007dcc <_free_r>
4000cc60:	e1d520bc 	ldrh	r2, [r5, #12]
4000cc64:	e3a0300c 	mov	r3, #12
4000cc68:	e3e04000 	mvn	r4, #0
4000cc6c:	e5883000 	str	r3, [r8]
4000cc70:	e3822040 	orr	r2, r2, #64	; 0x40
4000cc74:	e3a03000 	mov	r3, #0
4000cc78:	e1a00004 	mov	r0, r4
4000cc7c:	e1c520bc 	strh	r2, [r5, #12]
4000cc80:	e58a3008 	str	r3, [sl, #8]
4000cc84:	e58a3004 	str	r3, [sl, #4]
4000cc88:	e28dd00c 	add	sp, sp, #12
4000cc8c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000cc90:	e12fff1e 	bx	lr
4000cc94:	e1a00004 	mov	r0, r4
4000cc98:	e58a4004 	str	r4, [sl, #4]
4000cc9c:	e28dd00c 	add	sp, sp, #12
4000cca0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000cca4:	e12fff1e 	bx	lr

4000cca8 <_svfiprintf_r>:
4000cca8:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000ccac:	e24dd0c4 	sub	sp, sp, #196	; 0xc4
4000ccb0:	e58d1018 	str	r1, [sp, #24]
4000ccb4:	e1d110bc 	ldrh	r1, [r1, #12]
4000ccb8:	e3110080 	tst	r1, #128	; 0x80
4000ccbc:	e1a07002 	mov	r7, r2
4000ccc0:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000ccc4:	e58d0028 	str	r0, [sp, #40]	; 0x28
4000ccc8:	0a000003 	beq	4000ccdc <_svfiprintf_r+0x34>
4000cccc:	e59d4018 	ldr	r4, [sp, #24]
4000ccd0:	e5943010 	ldr	r3, [r4, #16]
4000ccd4:	e3530000 	cmp	r3, #0
4000ccd8:	0a0003fb 	beq	4000dccc <_svfiprintf_r+0x1024>
4000ccdc:	e28d4080 	add	r4, sp, #128	; 0x80
4000cce0:	e28d507f 	add	r5, sp, #127	; 0x7f
4000cce4:	e3a03000 	mov	r3, #0
4000cce8:	e1a0c004 	mov	ip, r4
4000ccec:	e58d4004 	str	r4, [sp, #4]
4000ccf0:	e59fafc0 	ldr	sl, [pc, #4032]	; 4000dcb8 <_svfiprintf_r+0x1010>
4000ccf4:	e58d404c 	str	r4, [sp, #76]	; 0x4c
4000ccf8:	e0654004 	rsb	r4, r5, r4
4000ccfc:	e58d3054 	str	r3, [sp, #84]	; 0x54
4000cd00:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000cd04:	e58d3034 	str	r3, [sp, #52]	; 0x34
4000cd08:	e58d5000 	str	r5, [sp]
4000cd0c:	e58d3020 	str	r3, [sp, #32]
4000cd10:	e58d403c 	str	r4, [sp, #60]	; 0x3c
4000cd14:	e28a8010 	add	r8, sl, #16
4000cd18:	e1a0600c 	mov	r6, ip
4000cd1c:	e5d73000 	ldrb	r3, [r7]
4000cd20:	e3530000 	cmp	r3, #0
4000cd24:	13530025 	cmpne	r3, #37	; 0x25
4000cd28:	0a0002f7 	beq	4000d90c <_svfiprintf_r+0xc64>
4000cd2c:	e2873001 	add	r3, r7, #1
4000cd30:	e1a04003 	mov	r4, r3
4000cd34:	e5d33000 	ldrb	r3, [r3]
4000cd38:	e3530025 	cmp	r3, #37	; 0x25
4000cd3c:	13530000 	cmpne	r3, #0
4000cd40:	e2843001 	add	r3, r4, #1
4000cd44:	1afffff9 	bne	4000cd30 <_svfiprintf_r+0x88>
4000cd48:	e0545007 	subs	r5, r4, r7
4000cd4c:	0a00000d 	beq	4000cd88 <_svfiprintf_r+0xe0>
4000cd50:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000cd54:	e59d2054 	ldr	r2, [sp, #84]	; 0x54
4000cd58:	e2833001 	add	r3, r3, #1
4000cd5c:	e3530007 	cmp	r3, #7
4000cd60:	e0822005 	add	r2, r2, r5
4000cd64:	e5867000 	str	r7, [r6]
4000cd68:	e5865004 	str	r5, [r6, #4]
4000cd6c:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000cd70:	e58d2054 	str	r2, [sp, #84]	; 0x54
4000cd74:	d2866008 	addle	r6, r6, #8
4000cd78:	ca000350 	bgt	4000dac0 <_svfiprintf_r+0xe18>
4000cd7c:	e59dc020 	ldr	ip, [sp, #32]
4000cd80:	e08cc005 	add	ip, ip, r5
4000cd84:	e58dc020 	str	ip, [sp, #32]
4000cd88:	e5d43000 	ldrb	r3, [r4]
4000cd8c:	e3530000 	cmp	r3, #0
4000cd90:	0a0002ec 	beq	4000d948 <_svfiprintf_r+0xca0>
4000cd94:	e3a03000 	mov	r3, #0
4000cd98:	e1a01003 	mov	r1, r3
4000cd9c:	e5cd3047 	strb	r3, [sp, #71]	; 0x47
4000cda0:	e58d3014 	str	r3, [sp, #20]
4000cda4:	e58d3008 	str	r3, [sp, #8]
4000cda8:	e2847001 	add	r7, r4, #1
4000cdac:	e5d43001 	ldrb	r3, [r4, #1]
4000cdb0:	e3e04000 	mvn	r4, #0
4000cdb4:	e58d400c 	str	r4, [sp, #12]
4000cdb8:	e1a00001 	mov	r0, r1
4000cdbc:	e2877001 	add	r7, r7, #1
4000cdc0:	e2432020 	sub	r2, r3, #32
4000cdc4:	e3520058 	cmp	r2, #88	; 0x58
4000cdc8:	979ff102 	ldrls	pc, [pc, r2, lsl #2]
4000cdcc:	ea00021b 	b	4000d640 <_svfiprintf_r+0x998>
4000cdd0:	4000d2b4 			; <UNDEFINED> instruction: 0x4000d2b4
4000cdd4:	4000d640 	andmi	sp, r0, r0, asr #12
4000cdd8:	4000d640 	andmi	sp, r0, r0, asr #12
4000cddc:	4000d2c4 	andmi	sp, r0, r4, asr #5
4000cde0:	4000d640 	andmi	sp, r0, r0, asr #12
4000cde4:	4000d640 	andmi	sp, r0, r0, asr #12
4000cde8:	4000d640 	andmi	sp, r0, r0, asr #12
4000cdec:	4000d640 	andmi	sp, r0, r0, asr #12
4000cdf0:	4000d640 	andmi	sp, r0, r0, asr #12
4000cdf4:	4000d640 	andmi	sp, r0, r0, asr #12
4000cdf8:	4000cf34 	andmi	ip, r0, r4, lsr pc
4000cdfc:	4000d244 	andmi	sp, r0, r4, asr #4
4000ce00:	4000d640 	andmi	sp, r0, r0, asr #12
4000ce04:	4000cf50 	andmi	ip, r0, r0, asr pc
4000ce08:	4000d5e4 	andmi	sp, r0, r4, ror #11
4000ce0c:	4000d640 	andmi	sp, r0, r0, asr #12
4000ce10:	4000d5d0 	ldrdmi	sp, [r0], -r0
4000ce14:	4000d448 	andmi	sp, r0, r8, asr #8
4000ce18:	4000d448 	andmi	sp, r0, r8, asr #8
4000ce1c:	4000d448 	andmi	sp, r0, r8, asr #8
4000ce20:	4000d448 	andmi	sp, r0, r8, asr #8
4000ce24:	4000d448 	andmi	sp, r0, r8, asr #8
4000ce28:	4000d448 	andmi	sp, r0, r8, asr #8
4000ce2c:	4000d448 	andmi	sp, r0, r8, asr #8
4000ce30:	4000d448 	andmi	sp, r0, r8, asr #8
4000ce34:	4000d448 	andmi	sp, r0, r8, asr #8
4000ce38:	4000d640 	andmi	sp, r0, r0, asr #12
4000ce3c:	4000d640 	andmi	sp, r0, r0, asr #12
4000ce40:	4000d640 	andmi	sp, r0, r0, asr #12
4000ce44:	4000d640 	andmi	sp, r0, r0, asr #12
4000ce48:	4000d640 	andmi	sp, r0, r0, asr #12
4000ce4c:	4000d640 	andmi	sp, r0, r0, asr #12
4000ce50:	4000d640 	andmi	sp, r0, r0, asr #12
4000ce54:	4000d640 	andmi	sp, r0, r0, asr #12
4000ce58:	4000d640 	andmi	sp, r0, r0, asr #12
4000ce5c:	4000d640 	andmi	sp, r0, r0, asr #12
4000ce60:	4000d3f0 	strdmi	sp, [r0], -r0
4000ce64:	4000d640 	andmi	sp, r0, r0, asr #12
4000ce68:	4000d640 	andmi	sp, r0, r0, asr #12
4000ce6c:	4000d640 	andmi	sp, r0, r0, asr #12
4000ce70:	4000d640 	andmi	sp, r0, r0, asr #12
4000ce74:	4000d640 	andmi	sp, r0, r0, asr #12
4000ce78:	4000d640 	andmi	sp, r0, r0, asr #12
4000ce7c:	4000d640 	andmi	sp, r0, r0, asr #12
4000ce80:	4000d640 	andmi	sp, r0, r0, asr #12
4000ce84:	4000d640 	andmi	sp, r0, r0, asr #12
4000ce88:	4000d640 	andmi	sp, r0, r0, asr #12
4000ce8c:	4000d3b0 			; <UNDEFINED> instruction: 0x4000d3b0
4000ce90:	4000d640 	andmi	sp, r0, r0, asr #12
4000ce94:	4000d640 	andmi	sp, r0, r0, asr #12
4000ce98:	4000d640 	andmi	sp, r0, r0, asr #12
4000ce9c:	4000d640 	andmi	sp, r0, r0, asr #12
4000cea0:	4000d640 	andmi	sp, r0, r0, asr #12
4000cea4:	4000d360 	andmi	sp, r0, r0, ror #6
4000cea8:	4000d640 	andmi	sp, r0, r0, asr #12
4000ceac:	4000d640 	andmi	sp, r0, r0, asr #12
4000ceb0:	4000d314 	andmi	sp, r0, r4, lsl r3
4000ceb4:	4000d640 	andmi	sp, r0, r0, asr #12
4000ceb8:	4000d640 	andmi	sp, r0, r0, asr #12
4000cebc:	4000d640 	andmi	sp, r0, r0, asr #12
4000cec0:	4000d640 	andmi	sp, r0, r0, asr #12
4000cec4:	4000d640 	andmi	sp, r0, r0, asr #12
4000cec8:	4000d640 	andmi	sp, r0, r0, asr #12
4000cecc:	4000d640 	andmi	sp, r0, r0, asr #12
4000ced0:	4000d640 	andmi	sp, r0, r0, asr #12
4000ced4:	4000d640 	andmi	sp, r0, r0, asr #12
4000ced8:	4000d640 	andmi	sp, r0, r0, asr #12
4000cedc:	4000d2d8 	ldrdmi	sp, [r0], -r8
4000cee0:	4000d4e8 	andmi	sp, r0, r8, ror #9
4000cee4:	4000d640 	andmi	sp, r0, r0, asr #12
4000cee8:	4000d640 	andmi	sp, r0, r0, asr #12
4000ceec:	4000d640 	andmi	sp, r0, r0, asr #12
4000cef0:	4000d4d4 	ldrdmi	sp, [r0], -r4
4000cef4:	4000d4e8 	andmi	sp, r0, r8, ror #9
4000cef8:	4000d640 	andmi	sp, r0, r0, asr #12
4000cefc:	4000d640 	andmi	sp, r0, r0, asr #12
4000cf00:	4000d4a4 	andmi	sp, r0, r4, lsr #9
4000cf04:	4000d640 	andmi	sp, r0, r0, asr #12
4000cf08:	4000d46c 	andmi	sp, r0, ip, ror #8
4000cf0c:	4000d1cc 	andmi	sp, r0, ip, asr #3
4000cf10:	4000d1fc 	strdmi	sp, [r0], -ip
4000cf14:	4000d5bc 			; <UNDEFINED> instruction: 0x4000d5bc
4000cf18:	4000d640 	andmi	sp, r0, r0, asr #12
4000cf1c:	4000d558 	andmi	sp, r0, r8, asr r5
4000cf20:	4000d640 	andmi	sp, r0, r0, asr #12
4000cf24:	4000cf64 	andmi	ip, r0, r4, ror #30
4000cf28:	4000d640 	andmi	sp, r0, r0, asr #12
4000cf2c:	4000d640 	andmi	sp, r0, r0, asr #12
4000cf30:	4000d250 	andmi	sp, r0, r0, asr r2
4000cf34:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000cf38:	e5940000 	ldr	r0, [r4]
4000cf3c:	e3500000 	cmp	r0, #0
4000cf40:	e2843004 	add	r3, r4, #4
4000cf44:	aa000313 	bge	4000db98 <_svfiprintf_r+0xef0>
4000cf48:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000cf4c:	e2600000 	rsb	r0, r0, #0
4000cf50:	e59d5008 	ldr	r5, [sp, #8]
4000cf54:	e3855004 	orr	r5, r5, #4
4000cf58:	e58d5008 	str	r5, [sp, #8]
4000cf5c:	e5d73000 	ldrb	r3, [r7]
4000cf60:	eaffff95 	b	4000cdbc <_svfiprintf_r+0x114>
4000cf64:	e59d5008 	ldr	r5, [sp, #8]
4000cf68:	e3150020 	tst	r5, #32
4000cf6c:	e58d0014 	str	r0, [sp, #20]
4000cf70:	0a000101 	beq	4000d37c <_svfiprintf_r+0x6d4>
4000cf74:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000cf78:	e28c3007 	add	r3, ip, #7
4000cf7c:	e3c33007 	bic	r3, r3, #7
4000cf80:	e2834008 	add	r4, r3, #8
4000cf84:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000cf88:	e8930030 	ldm	r3, {r4, r5}
4000cf8c:	e3a03001 	mov	r3, #1
4000cf90:	e3a0b000 	mov	fp, #0
4000cf94:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000cf98:	e59dc00c 	ldr	ip, [sp, #12]
4000cf9c:	e35c0000 	cmp	ip, #0
4000cfa0:	a59dc008 	ldrge	ip, [sp, #8]
4000cfa4:	a3ccc080 	bicge	ip, ip, #128	; 0x80
4000cfa8:	a58dc008 	strge	ip, [sp, #8]
4000cfac:	e1940005 	orrs	r0, r4, r5
4000cfb0:	e59dc00c 	ldr	ip, [sp, #12]
4000cfb4:	03a02000 	moveq	r2, #0
4000cfb8:	13a02001 	movne	r2, #1
4000cfbc:	e35c0000 	cmp	ip, #0
4000cfc0:	13822001 	orrne	r2, r2, #1
4000cfc4:	e3520000 	cmp	r2, #0
4000cfc8:	0a000251 	beq	4000d914 <_svfiprintf_r+0xc6c>
4000cfcc:	e3530001 	cmp	r3, #1
4000cfd0:	0a0002d6 	beq	4000db30 <_svfiprintf_r+0xe88>
4000cfd4:	e3530002 	cmp	r3, #2
4000cfd8:	e28d207f 	add	r2, sp, #127	; 0x7f
4000cfdc:	1a000061 	bne	4000d168 <_svfiprintf_r+0x4c0>
4000cfe0:	e59d0034 	ldr	r0, [sp, #52]	; 0x34
4000cfe4:	e1a03224 	lsr	r3, r4, #4
4000cfe8:	e204c00f 	and	ip, r4, #15
4000cfec:	e1833e05 	orr	r3, r3, r5, lsl #28
4000cff0:	e1a01225 	lsr	r1, r5, #4
4000cff4:	e1a04003 	mov	r4, r3
4000cff8:	e1a05001 	mov	r5, r1
4000cffc:	e7d0300c 	ldrb	r3, [r0, ip]
4000d000:	e194c005 	orrs	ip, r4, r5
4000d004:	e1a09002 	mov	r9, r2
4000d008:	e5c23000 	strb	r3, [r2]
4000d00c:	e2422001 	sub	r2, r2, #1
4000d010:	1afffff3 	bne	4000cfe4 <_svfiprintf_r+0x33c>
4000d014:	e59d5004 	ldr	r5, [sp, #4]
4000d018:	e0694005 	rsb	r4, r9, r5
4000d01c:	e59d500c 	ldr	r5, [sp, #12]
4000d020:	e1550004 	cmp	r5, r4
4000d024:	b1a05004 	movlt	r5, r4
4000d028:	e35b0000 	cmp	fp, #0
4000d02c:	e58d5010 	str	r5, [sp, #16]
4000d030:	12855001 	addne	r5, r5, #1
4000d034:	158d5010 	strne	r5, [sp, #16]
4000d038:	e59dc008 	ldr	ip, [sp, #8]
4000d03c:	e21cc002 	ands	ip, ip, #2
4000d040:	159d3010 	ldrne	r3, [sp, #16]
4000d044:	e59d5008 	ldr	r5, [sp, #8]
4000d048:	12833002 	addne	r3, r3, #2
4000d04c:	158d3010 	strne	r3, [sp, #16]
4000d050:	e2155084 	ands	r5, r5, #132	; 0x84
4000d054:	e58dc01c 	str	ip, [sp, #28]
4000d058:	e58d502c 	str	r5, [sp, #44]	; 0x2c
4000d05c:	1a000182 	bne	4000d66c <_svfiprintf_r+0x9c4>
4000d060:	e28d3010 	add	r3, sp, #16
4000d064:	e8931008 	ldm	r3, {r3, ip}
4000d068:	e063500c 	rsb	r5, r3, ip
4000d06c:	e3550000 	cmp	r5, #0
4000d070:	da00017d 	ble	4000d66c <_svfiprintf_r+0x9c4>
4000d074:	e3550010 	cmp	r5, #16
4000d078:	d59fcc38 	ldrle	ip, [pc, #3128]	; 4000dcb8 <_svfiprintf_r+0x1010>
4000d07c:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d080:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000d084:	d58dc030 	strle	ip, [sp, #48]	; 0x30
4000d088:	da000022 	ble	4000d118 <_svfiprintf_r+0x470>
4000d08c:	e59f3c24 	ldr	r3, [pc, #3108]	; 4000dcb8 <_svfiprintf_r+0x1010>
4000d090:	e58d4038 	str	r4, [sp, #56]	; 0x38
4000d094:	e1a00006 	mov	r0, r6
4000d098:	e58d3030 	str	r3, [sp, #48]	; 0x30
4000d09c:	e1a06005 	mov	r6, r5
4000d0a0:	e3a0b010 	mov	fp, #16
4000d0a4:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000d0a8:	e59d5018 	ldr	r5, [sp, #24]
4000d0ac:	ea000002 	b	4000d0bc <_svfiprintf_r+0x414>
4000d0b0:	e2466010 	sub	r6, r6, #16
4000d0b4:	e3560010 	cmp	r6, #16
4000d0b8:	da000013 	ble	4000d10c <_svfiprintf_r+0x464>
4000d0bc:	e2822001 	add	r2, r2, #1
4000d0c0:	e3520007 	cmp	r2, #7
4000d0c4:	e2811010 	add	r1, r1, #16
4000d0c8:	e8800c00 	stm	r0, {sl, fp}
4000d0cc:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000d0d0:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d0d4:	d2800008 	addle	r0, r0, #8
4000d0d8:	dafffff4 	ble	4000d0b0 <_svfiprintf_r+0x408>
4000d0dc:	e1a00004 	mov	r0, r4
4000d0e0:	e1a01005 	mov	r1, r5
4000d0e4:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d0e8:	ebfffe83 	bl	4000cafc <__ssprint_r>
4000d0ec:	e3500000 	cmp	r0, #0
4000d0f0:	1a00021a 	bne	4000d960 <_svfiprintf_r+0xcb8>
4000d0f4:	e2466010 	sub	r6, r6, #16
4000d0f8:	e3560010 	cmp	r6, #16
4000d0fc:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d100:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000d104:	e28d0080 	add	r0, sp, #128	; 0x80
4000d108:	caffffeb 	bgt	4000d0bc <_svfiprintf_r+0x414>
4000d10c:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
4000d110:	e1a05006 	mov	r5, r6
4000d114:	e1a06000 	mov	r6, r0
4000d118:	e2822001 	add	r2, r2, #1
4000d11c:	e59dc030 	ldr	ip, [sp, #48]	; 0x30
4000d120:	e3520007 	cmp	r2, #7
4000d124:	e0851001 	add	r1, r5, r1
4000d128:	e586c000 	str	ip, [r6]
4000d12c:	e5865004 	str	r5, [r6, #4]
4000d130:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000d134:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d138:	d2866008 	addle	r6, r6, #8
4000d13c:	da00014c 	ble	4000d674 <_svfiprintf_r+0x9cc>
4000d140:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000d144:	e59d1018 	ldr	r1, [sp, #24]
4000d148:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d14c:	ebfffe6a 	bl	4000cafc <__ssprint_r>
4000d150:	e3500000 	cmp	r0, #0
4000d154:	1a000201 	bne	4000d960 <_svfiprintf_r+0xcb8>
4000d158:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d15c:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000d160:	e28d6080 	add	r6, sp, #128	; 0x80
4000d164:	ea000142 	b	4000d674 <_svfiprintf_r+0x9cc>
4000d168:	e1a031a4 	lsr	r3, r4, #3
4000d16c:	e1833e85 	orr	r3, r3, r5, lsl #29
4000d170:	e1a001a5 	lsr	r0, r5, #3
4000d174:	e2041007 	and	r1, r4, #7
4000d178:	e1a05000 	mov	r5, r0
4000d17c:	e1a04003 	mov	r4, r3
4000d180:	e1940005 	orrs	r0, r4, r5
4000d184:	e2813030 	add	r3, r1, #48	; 0x30
4000d188:	e1a09002 	mov	r9, r2
4000d18c:	e5c23000 	strb	r3, [r2]
4000d190:	e2422001 	sub	r2, r2, #1
4000d194:	1afffff3 	bne	4000d168 <_svfiprintf_r+0x4c0>
4000d198:	e59d4008 	ldr	r4, [sp, #8]
4000d19c:	e3140001 	tst	r4, #1
4000d1a0:	e1a01009 	mov	r1, r9
4000d1a4:	0affff9a 	beq	4000d014 <_svfiprintf_r+0x36c>
4000d1a8:	e3530030 	cmp	r3, #48	; 0x30
4000d1ac:	059dc004 	ldreq	ip, [sp, #4]
4000d1b0:	159d5004 	ldrne	r5, [sp, #4]
4000d1b4:	11a09002 	movne	r9, r2
4000d1b8:	13a03030 	movne	r3, #48	; 0x30
4000d1bc:	0069400c 	rsbeq	r4, r9, ip
4000d1c0:	10694005 	rsbne	r4, r9, r5
4000d1c4:	15413001 	strbne	r3, [r1, #-1]
4000d1c8:	eaffff93 	b	4000d01c <_svfiprintf_r+0x374>
4000d1cc:	e59dc008 	ldr	ip, [sp, #8]
4000d1d0:	e21c3020 	ands	r3, ip, #32
4000d1d4:	e58d0014 	str	r0, [sp, #20]
4000d1d8:	0a00007b 	beq	4000d3cc <_svfiprintf_r+0x724>
4000d1dc:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000d1e0:	e2843007 	add	r3, r4, #7
4000d1e4:	e3c33007 	bic	r3, r3, #7
4000d1e8:	e2835008 	add	r5, r3, #8
4000d1ec:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000d1f0:	e8930030 	ldm	r3, {r4, r5}
4000d1f4:	e3a03000 	mov	r3, #0
4000d1f8:	eaffff64 	b	4000cf90 <_svfiprintf_r+0x2e8>
4000d1fc:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000d200:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000d204:	e59d5008 	ldr	r5, [sp, #8]
4000d208:	e28cc004 	add	ip, ip, #4
4000d20c:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000d210:	e59fcaa4 	ldr	ip, [pc, #2724]	; 4000dcbc <_svfiprintf_r+0x1014>
4000d214:	e3855002 	orr	r5, r5, #2
4000d218:	e5934000 	ldr	r4, [r3]
4000d21c:	e3a02030 	mov	r2, #48	; 0x30
4000d220:	e3a03078 	mov	r3, #120	; 0x78
4000d224:	e58d5008 	str	r5, [sp, #8]
4000d228:	e5cd3049 	strb	r3, [sp, #73]	; 0x49
4000d22c:	e58d0014 	str	r0, [sp, #20]
4000d230:	e3a05000 	mov	r5, #0
4000d234:	e5cd2048 	strb	r2, [sp, #72]	; 0x48
4000d238:	e58dc034 	str	ip, [sp, #52]	; 0x34
4000d23c:	e3a03002 	mov	r3, #2
4000d240:	eaffff52 	b	4000cf90 <_svfiprintf_r+0x2e8>
4000d244:	e5d73000 	ldrb	r3, [r7]
4000d248:	e3a0102b 	mov	r1, #43	; 0x2b
4000d24c:	eafffeda 	b	4000cdbc <_svfiprintf_r+0x114>
4000d250:	e59d5008 	ldr	r5, [sp, #8]
4000d254:	e59f4a60 	ldr	r4, [pc, #2656]	; 4000dcbc <_svfiprintf_r+0x1014>
4000d258:	e3150020 	tst	r5, #32
4000d25c:	e58d0014 	str	r0, [sp, #20]
4000d260:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000d264:	e58d4034 	str	r4, [sp, #52]	; 0x34
4000d268:	0a000030 	beq	4000d330 <_svfiprintf_r+0x688>
4000d26c:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000d270:	e28c2007 	add	r2, ip, #7
4000d274:	e3c22007 	bic	r2, r2, #7
4000d278:	e2824008 	add	r4, r2, #8
4000d27c:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000d280:	e8920030 	ldm	r2, {r4, r5}
4000d284:	e59dc008 	ldr	ip, [sp, #8]
4000d288:	e31c0001 	tst	ip, #1
4000d28c:	0a0000e9 	beq	4000d638 <_svfiprintf_r+0x990>
4000d290:	e1940005 	orrs	r0, r4, r5
4000d294:	0a0000e7 	beq	4000d638 <_svfiprintf_r+0x990>
4000d298:	e3a02030 	mov	r2, #48	; 0x30
4000d29c:	e38cc002 	orr	ip, ip, #2
4000d2a0:	e5cd3049 	strb	r3, [sp, #73]	; 0x49
4000d2a4:	e58dc008 	str	ip, [sp, #8]
4000d2a8:	e5cd2048 	strb	r2, [sp, #72]	; 0x48
4000d2ac:	e3a03002 	mov	r3, #2
4000d2b0:	eaffff36 	b	4000cf90 <_svfiprintf_r+0x2e8>
4000d2b4:	e3510000 	cmp	r1, #0
4000d2b8:	e5d73000 	ldrb	r3, [r7]
4000d2bc:	03a01020 	moveq	r1, #32
4000d2c0:	eafffebd 	b	4000cdbc <_svfiprintf_r+0x114>
4000d2c4:	e59dc008 	ldr	ip, [sp, #8]
4000d2c8:	e38cc001 	orr	ip, ip, #1
4000d2cc:	e58dc008 	str	ip, [sp, #8]
4000d2d0:	e5d73000 	ldrb	r3, [r7]
4000d2d4:	eafffeb8 	b	4000cdbc <_svfiprintf_r+0x114>
4000d2d8:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000d2dc:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d2e0:	e5932000 	ldr	r2, [r3]
4000d2e4:	e3a04001 	mov	r4, #1
4000d2e8:	e3a03000 	mov	r3, #0
4000d2ec:	e2855004 	add	r5, r5, #4
4000d2f0:	e58d0014 	str	r0, [sp, #20]
4000d2f4:	e58d4010 	str	r4, [sp, #16]
4000d2f8:	e5cd2058 	strb	r2, [sp, #88]	; 0x58
4000d2fc:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000d300:	e5cd3047 	strb	r3, [sp, #71]	; 0x47
4000d304:	e28d9058 	add	r9, sp, #88	; 0x58
4000d308:	e3a05000 	mov	r5, #0
4000d30c:	e58d500c 	str	r5, [sp, #12]
4000d310:	eaffff48 	b	4000d038 <_svfiprintf_r+0x390>
4000d314:	e59f59a4 	ldr	r5, [pc, #2468]	; 4000dcc0 <_svfiprintf_r+0x1018>
4000d318:	e58d5034 	str	r5, [sp, #52]	; 0x34
4000d31c:	e59d5008 	ldr	r5, [sp, #8]
4000d320:	e3150020 	tst	r5, #32
4000d324:	e58d0014 	str	r0, [sp, #20]
4000d328:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000d32c:	1affffce 	bne	4000d26c <_svfiprintf_r+0x5c4>
4000d330:	e59d5008 	ldr	r5, [sp, #8]
4000d334:	e3150010 	tst	r5, #16
4000d338:	1a00022d 	bne	4000dbf4 <_svfiprintf_r+0xf4c>
4000d33c:	e59d4008 	ldr	r4, [sp, #8]
4000d340:	e3140040 	tst	r4, #64	; 0x40
4000d344:	0a00022a 	beq	4000dbf4 <_svfiprintf_r+0xf4c>
4000d348:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d34c:	e1d540b0 	ldrh	r4, [r5]
4000d350:	e2855004 	add	r5, r5, #4
4000d354:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000d358:	e3a05000 	mov	r5, #0
4000d35c:	eaffffc8 	b	4000d284 <_svfiprintf_r+0x5dc>
4000d360:	e59d4008 	ldr	r4, [sp, #8]
4000d364:	e3844010 	orr	r4, r4, #16
4000d368:	e58d4008 	str	r4, [sp, #8]
4000d36c:	e59d5008 	ldr	r5, [sp, #8]
4000d370:	e3150020 	tst	r5, #32
4000d374:	e58d0014 	str	r0, [sp, #20]
4000d378:	1afffefd 	bne	4000cf74 <_svfiprintf_r+0x2cc>
4000d37c:	e59d5008 	ldr	r5, [sp, #8]
4000d380:	e3150010 	tst	r5, #16
4000d384:	1a000213 	bne	4000dbd8 <_svfiprintf_r+0xf30>
4000d388:	e59d4008 	ldr	r4, [sp, #8]
4000d38c:	e3140040 	tst	r4, #64	; 0x40
4000d390:	0a000210 	beq	4000dbd8 <_svfiprintf_r+0xf30>
4000d394:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d398:	e1d540b0 	ldrh	r4, [r5]
4000d39c:	e2855004 	add	r5, r5, #4
4000d3a0:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000d3a4:	e3a03001 	mov	r3, #1
4000d3a8:	e3a05000 	mov	r5, #0
4000d3ac:	eafffef7 	b	4000cf90 <_svfiprintf_r+0x2e8>
4000d3b0:	e59d5008 	ldr	r5, [sp, #8]
4000d3b4:	e3855010 	orr	r5, r5, #16
4000d3b8:	e58d5008 	str	r5, [sp, #8]
4000d3bc:	e59dc008 	ldr	ip, [sp, #8]
4000d3c0:	e21c3020 	ands	r3, ip, #32
4000d3c4:	e58d0014 	str	r0, [sp, #20]
4000d3c8:	1affff83 	bne	4000d1dc <_svfiprintf_r+0x534>
4000d3cc:	e59dc008 	ldr	ip, [sp, #8]
4000d3d0:	e21c2010 	ands	r2, ip, #16
4000d3d4:	0a00020c 	beq	4000dc0c <_svfiprintf_r+0xf64>
4000d3d8:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d3dc:	e5954000 	ldr	r4, [r5]
4000d3e0:	e2855004 	add	r5, r5, #4
4000d3e4:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000d3e8:	e3a05000 	mov	r5, #0
4000d3ec:	eafffee7 	b	4000cf90 <_svfiprintf_r+0x2e8>
4000d3f0:	e59dc008 	ldr	ip, [sp, #8]
4000d3f4:	e38cc010 	orr	ip, ip, #16
4000d3f8:	e58dc008 	str	ip, [sp, #8]
4000d3fc:	e59d4008 	ldr	r4, [sp, #8]
4000d400:	e3140020 	tst	r4, #32
4000d404:	e58d0014 	str	r0, [sp, #20]
4000d408:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000d40c:	0a00003a 	beq	4000d4fc <_svfiprintf_r+0x854>
4000d410:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d414:	e2851007 	add	r1, r5, #7
4000d418:	e3c11007 	bic	r1, r1, #7
4000d41c:	e891000c 	ldm	r1, {r2, r3}
4000d420:	e2811008 	add	r1, r1, #8
4000d424:	e3520000 	cmp	r2, #0
4000d428:	e2d30000 	sbcs	r0, r3, #0
4000d42c:	e58d1024 	str	r1, [sp, #36]	; 0x24
4000d430:	e1a04002 	mov	r4, r2
4000d434:	e1a05003 	mov	r5, r3
4000d438:	ba000040 	blt	4000d540 <_svfiprintf_r+0x898>
4000d43c:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000d440:	e3a03001 	mov	r3, #1
4000d444:	eafffed3 	b	4000cf98 <_svfiprintf_r+0x2f0>
4000d448:	e2432030 	sub	r2, r3, #48	; 0x30
4000d44c:	e3a00000 	mov	r0, #0
4000d450:	e4d73001 	ldrb	r3, [r7], #1
4000d454:	e0800100 	add	r0, r0, r0, lsl #2
4000d458:	e0820080 	add	r0, r2, r0, lsl #1
4000d45c:	e2432030 	sub	r2, r3, #48	; 0x30
4000d460:	e3520009 	cmp	r2, #9
4000d464:	9afffff9 	bls	4000d450 <_svfiprintf_r+0x7a8>
4000d468:	eafffe54 	b	4000cdc0 <_svfiprintf_r+0x118>
4000d46c:	e59d4008 	ldr	r4, [sp, #8]
4000d470:	e3140020 	tst	r4, #32
4000d474:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000d478:	1a0001f3 	bne	4000dc4c <_svfiprintf_r+0xfa4>
4000d47c:	e59dc008 	ldr	ip, [sp, #8]
4000d480:	e31c0010 	tst	ip, #16
4000d484:	0a000201 	beq	4000dc90 <_svfiprintf_r+0xfe8>
4000d488:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000d48c:	e59d5020 	ldr	r5, [sp, #32]
4000d490:	e5943000 	ldr	r3, [r4]
4000d494:	e2844004 	add	r4, r4, #4
4000d498:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000d49c:	e5835000 	str	r5, [r3]
4000d4a0:	eafffe1d 	b	4000cd1c <_svfiprintf_r+0x74>
4000d4a4:	e5d73000 	ldrb	r3, [r7]
4000d4a8:	e353006c 	cmp	r3, #108	; 0x6c
4000d4ac:	059d4008 	ldreq	r4, [sp, #8]
4000d4b0:	159d5008 	ldrne	r5, [sp, #8]
4000d4b4:	e1a02007 	mov	r2, r7
4000d4b8:	03844020 	orreq	r4, r4, #32
4000d4bc:	13855010 	orrne	r5, r5, #16
4000d4c0:	02877001 	addeq	r7, r7, #1
4000d4c4:	058d4008 	streq	r4, [sp, #8]
4000d4c8:	05d23001 	ldrbeq	r3, [r2, #1]
4000d4cc:	158d5008 	strne	r5, [sp, #8]
4000d4d0:	eafffe39 	b	4000cdbc <_svfiprintf_r+0x114>
4000d4d4:	e59dc008 	ldr	ip, [sp, #8]
4000d4d8:	e38cc040 	orr	ip, ip, #64	; 0x40
4000d4dc:	e58dc008 	str	ip, [sp, #8]
4000d4e0:	e5d73000 	ldrb	r3, [r7]
4000d4e4:	eafffe34 	b	4000cdbc <_svfiprintf_r+0x114>
4000d4e8:	e59d4008 	ldr	r4, [sp, #8]
4000d4ec:	e3140020 	tst	r4, #32
4000d4f0:	e58d0014 	str	r0, [sp, #20]
4000d4f4:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000d4f8:	1affffc4 	bne	4000d410 <_svfiprintf_r+0x768>
4000d4fc:	e59dc008 	ldr	ip, [sp, #8]
4000d500:	e31c0010 	tst	ip, #16
4000d504:	1a0001cd 	bne	4000dc40 <_svfiprintf_r+0xf98>
4000d508:	e59d4008 	ldr	r4, [sp, #8]
4000d50c:	e3140040 	tst	r4, #64	; 0x40
4000d510:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d514:	0a0001ca 	beq	4000dc44 <_svfiprintf_r+0xf9c>
4000d518:	e1d540f0 	ldrsh	r4, [r5]
4000d51c:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000d520:	e1a05fc4 	asr	r5, r4, #31
4000d524:	e1a02004 	mov	r2, r4
4000d528:	e1a03005 	mov	r3, r5
4000d52c:	e28cc004 	add	ip, ip, #4
4000d530:	e3520000 	cmp	r2, #0
4000d534:	e2d30000 	sbcs	r0, r3, #0
4000d538:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000d53c:	aaffffbe 	bge	4000d43c <_svfiprintf_r+0x794>
4000d540:	e3a0b02d 	mov	fp, #45	; 0x2d
4000d544:	e2744000 	rsbs	r4, r4, #0
4000d548:	e2e55000 	rsc	r5, r5, #0
4000d54c:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000d550:	e3a03001 	mov	r3, #1
4000d554:	eafffe8f 	b	4000cf98 <_svfiprintf_r+0x2f0>
4000d558:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000d55c:	e5949000 	ldr	r9, [r4]
4000d560:	e3a0b000 	mov	fp, #0
4000d564:	e159000b 	cmp	r9, fp
4000d568:	e58d0014 	str	r0, [sp, #20]
4000d56c:	e2845004 	add	r5, r4, #4
4000d570:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000d574:	0a0001e5 	beq	4000dd10 <_svfiprintf_r+0x1068>
4000d578:	e59dc00c 	ldr	ip, [sp, #12]
4000d57c:	e35c0000 	cmp	ip, #0
4000d580:	e1a00009 	mov	r0, r9
4000d584:	ba0001bb 	blt	4000dc78 <_svfiprintf_r+0xfd0>
4000d588:	e1a0100b 	mov	r1, fp
4000d58c:	e1a0200c 	mov	r2, ip
4000d590:	ebfff922 	bl	4000ba20 <memchr>
4000d594:	e3500000 	cmp	r0, #0
4000d598:	0a0001e4 	beq	4000dd30 <_svfiprintf_r+0x1088>
4000d59c:	e59d400c 	ldr	r4, [sp, #12]
4000d5a0:	e0690000 	rsb	r0, r9, r0
4000d5a4:	e58db00c 	str	fp, [sp, #12]
4000d5a8:	e1540000 	cmp	r4, r0
4000d5ac:	a1a04000 	movge	r4, r0
4000d5b0:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000d5b4:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000d5b8:	eafffe97 	b	4000d01c <_svfiprintf_r+0x374>
4000d5bc:	e59dc008 	ldr	ip, [sp, #8]
4000d5c0:	e38cc020 	orr	ip, ip, #32
4000d5c4:	e58dc008 	str	ip, [sp, #8]
4000d5c8:	e5d73000 	ldrb	r3, [r7]
4000d5cc:	eafffdfa 	b	4000cdbc <_svfiprintf_r+0x114>
4000d5d0:	e59d5008 	ldr	r5, [sp, #8]
4000d5d4:	e3855080 	orr	r5, r5, #128	; 0x80
4000d5d8:	e58d5008 	str	r5, [sp, #8]
4000d5dc:	e5d73000 	ldrb	r3, [r7]
4000d5e0:	eafffdf5 	b	4000cdbc <_svfiprintf_r+0x114>
4000d5e4:	e5d73000 	ldrb	r3, [r7]
4000d5e8:	e353002a 	cmp	r3, #42	; 0x2a
4000d5ec:	e2874001 	add	r4, r7, #1
4000d5f0:	0a0001d3 	beq	4000dd44 <_svfiprintf_r+0x109c>
4000d5f4:	e2432030 	sub	r2, r3, #48	; 0x30
4000d5f8:	e3520009 	cmp	r2, #9
4000d5fc:	83a0c000 	movhi	ip, #0
4000d600:	81a07004 	movhi	r7, r4
4000d604:	858dc00c 	strhi	ip, [sp, #12]
4000d608:	8afffdec 	bhi	4000cdc0 <_svfiprintf_r+0x118>
4000d60c:	e3a0c000 	mov	ip, #0
4000d610:	e4d43001 	ldrb	r3, [r4], #1
4000d614:	e08cc10c 	add	ip, ip, ip, lsl #2
4000d618:	e082c08c 	add	ip, r2, ip, lsl #1
4000d61c:	e2432030 	sub	r2, r3, #48	; 0x30
4000d620:	e3520009 	cmp	r2, #9
4000d624:	9afffff9 	bls	4000d610 <_svfiprintf_r+0x968>
4000d628:	e18ccfcc 	orr	ip, ip, ip, asr #31
4000d62c:	e58dc00c 	str	ip, [sp, #12]
4000d630:	e1a07004 	mov	r7, r4
4000d634:	eafffde1 	b	4000cdc0 <_svfiprintf_r+0x118>
4000d638:	e3a03002 	mov	r3, #2
4000d63c:	eafffe53 	b	4000cf90 <_svfiprintf_r+0x2e8>
4000d640:	e3530000 	cmp	r3, #0
4000d644:	e58d0014 	str	r0, [sp, #20]
4000d648:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000d64c:	0a0000bd 	beq	4000d948 <_svfiprintf_r+0xca0>
4000d650:	e3a02000 	mov	r2, #0
4000d654:	e3a04001 	mov	r4, #1
4000d658:	e58d4010 	str	r4, [sp, #16]
4000d65c:	e5cd3058 	strb	r3, [sp, #88]	; 0x58
4000d660:	e5cd2047 	strb	r2, [sp, #71]	; 0x47
4000d664:	e28d9058 	add	r9, sp, #88	; 0x58
4000d668:	eaffff26 	b	4000d308 <_svfiprintf_r+0x660>
4000d66c:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d670:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000d674:	e5dd3047 	ldrb	r3, [sp, #71]	; 0x47
4000d678:	e3530000 	cmp	r3, #0
4000d67c:	0a000009 	beq	4000d6a8 <_svfiprintf_r+0xa00>
4000d680:	e2822001 	add	r2, r2, #1
4000d684:	e3520007 	cmp	r2, #7
4000d688:	e2811001 	add	r1, r1, #1
4000d68c:	e28d0047 	add	r0, sp, #71	; 0x47
4000d690:	e3a03001 	mov	r3, #1
4000d694:	e8860009 	stm	r6, {r0, r3}
4000d698:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000d69c:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d6a0:	d2866008 	addle	r6, r6, #8
4000d6a4:	ca00010d 	bgt	4000dae0 <_svfiprintf_r+0xe38>
4000d6a8:	e59d301c 	ldr	r3, [sp, #28]
4000d6ac:	e3530000 	cmp	r3, #0
4000d6b0:	0a000009 	beq	4000d6dc <_svfiprintf_r+0xa34>
4000d6b4:	e2822001 	add	r2, r2, #1
4000d6b8:	e3520007 	cmp	r2, #7
4000d6bc:	e2811002 	add	r1, r1, #2
4000d6c0:	e28d0048 	add	r0, sp, #72	; 0x48
4000d6c4:	e3a03002 	mov	r3, #2
4000d6c8:	e8860009 	stm	r6, {r0, r3}
4000d6cc:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000d6d0:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d6d4:	d2866008 	addle	r6, r6, #8
4000d6d8:	ca00010a 	bgt	4000db08 <_svfiprintf_r+0xe60>
4000d6dc:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
4000d6e0:	e3550080 	cmp	r5, #128	; 0x80
4000d6e4:	0a0000a5 	beq	4000d980 <_svfiprintf_r+0xcd8>
4000d6e8:	e59dc00c 	ldr	ip, [sp, #12]
4000d6ec:	e064500c 	rsb	r5, r4, ip
4000d6f0:	e3550000 	cmp	r5, #0
4000d6f4:	da000038 	ble	4000d7dc <_svfiprintf_r+0xb34>
4000d6f8:	e3550010 	cmp	r5, #16
4000d6fc:	d59f35c0 	ldrle	r3, [pc, #1472]	; 4000dcc4 <_svfiprintf_r+0x101c>
4000d700:	d58d301c 	strle	r3, [sp, #28]
4000d704:	da000022 	ble	4000d794 <_svfiprintf_r+0xaec>
4000d708:	e59fc5b4 	ldr	ip, [pc, #1460]	; 4000dcc4 <_svfiprintf_r+0x101c>
4000d70c:	e58d400c 	str	r4, [sp, #12]
4000d710:	e1a00006 	mov	r0, r6
4000d714:	e58dc01c 	str	ip, [sp, #28]
4000d718:	e1a06005 	mov	r6, r5
4000d71c:	e3a0b010 	mov	fp, #16
4000d720:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000d724:	e59d5018 	ldr	r5, [sp, #24]
4000d728:	ea000002 	b	4000d738 <_svfiprintf_r+0xa90>
4000d72c:	e2466010 	sub	r6, r6, #16
4000d730:	e3560010 	cmp	r6, #16
4000d734:	da000013 	ble	4000d788 <_svfiprintf_r+0xae0>
4000d738:	e2822001 	add	r2, r2, #1
4000d73c:	e3520007 	cmp	r2, #7
4000d740:	e2811010 	add	r1, r1, #16
4000d744:	e8800900 	stm	r0, {r8, fp}
4000d748:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000d74c:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d750:	d2800008 	addle	r0, r0, #8
4000d754:	dafffff4 	ble	4000d72c <_svfiprintf_r+0xa84>
4000d758:	e1a00004 	mov	r0, r4
4000d75c:	e1a01005 	mov	r1, r5
4000d760:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d764:	ebfffce4 	bl	4000cafc <__ssprint_r>
4000d768:	e3500000 	cmp	r0, #0
4000d76c:	1a00007b 	bne	4000d960 <_svfiprintf_r+0xcb8>
4000d770:	e2466010 	sub	r6, r6, #16
4000d774:	e3560010 	cmp	r6, #16
4000d778:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d77c:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000d780:	e28d0080 	add	r0, sp, #128	; 0x80
4000d784:	caffffeb 	bgt	4000d738 <_svfiprintf_r+0xa90>
4000d788:	e59d400c 	ldr	r4, [sp, #12]
4000d78c:	e1a05006 	mov	r5, r6
4000d790:	e1a06000 	mov	r6, r0
4000d794:	e2822001 	add	r2, r2, #1
4000d798:	e59d301c 	ldr	r3, [sp, #28]
4000d79c:	e3520007 	cmp	r2, #7
4000d7a0:	e0811005 	add	r1, r1, r5
4000d7a4:	e8860028 	stm	r6, {r3, r5}
4000d7a8:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000d7ac:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d7b0:	d2866008 	addle	r6, r6, #8
4000d7b4:	da000008 	ble	4000d7dc <_svfiprintf_r+0xb34>
4000d7b8:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000d7bc:	e59d1018 	ldr	r1, [sp, #24]
4000d7c0:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d7c4:	ebfffccc 	bl	4000cafc <__ssprint_r>
4000d7c8:	e3500000 	cmp	r0, #0
4000d7cc:	1a000063 	bne	4000d960 <_svfiprintf_r+0xcb8>
4000d7d0:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d7d4:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000d7d8:	e28d6080 	add	r6, sp, #128	; 0x80
4000d7dc:	e2822001 	add	r2, r2, #1
4000d7e0:	e3520007 	cmp	r2, #7
4000d7e4:	e0811004 	add	r1, r1, r4
4000d7e8:	e5869000 	str	r9, [r6]
4000d7ec:	e5864004 	str	r4, [r6, #4]
4000d7f0:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000d7f4:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d7f8:	d2866008 	addle	r6, r6, #8
4000d7fc:	ca00009f 	bgt	4000da80 <_svfiprintf_r+0xdd8>
4000d800:	e59d4008 	ldr	r4, [sp, #8]
4000d804:	e3140004 	tst	r4, #4
4000d808:	0a00002f 	beq	4000d8cc <_svfiprintf_r+0xc24>
4000d80c:	e59d5014 	ldr	r5, [sp, #20]
4000d810:	e59dc010 	ldr	ip, [sp, #16]
4000d814:	e06c4005 	rsb	r4, ip, r5
4000d818:	e3540000 	cmp	r4, #0
4000d81c:	da00002a 	ble	4000d8cc <_svfiprintf_r+0xc24>
4000d820:	e3540010 	cmp	r4, #16
4000d824:	d59f548c 	ldrle	r5, [pc, #1164]	; 4000dcb8 <_svfiprintf_r+0x1010>
4000d828:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000d82c:	d58d5030 	strle	r5, [sp, #48]	; 0x30
4000d830:	da00001d 	ble	4000d8ac <_svfiprintf_r+0xc04>
4000d834:	e59fc47c 	ldr	ip, [pc, #1148]	; 4000dcb8 <_svfiprintf_r+0x1010>
4000d838:	e3a05010 	mov	r5, #16
4000d83c:	e58dc030 	str	ip, [sp, #48]	; 0x30
4000d840:	e59d9028 	ldr	r9, [sp, #40]	; 0x28
4000d844:	e59db018 	ldr	fp, [sp, #24]
4000d848:	ea000002 	b	4000d858 <_svfiprintf_r+0xbb0>
4000d84c:	e2444010 	sub	r4, r4, #16
4000d850:	e3540010 	cmp	r4, #16
4000d854:	da000014 	ble	4000d8ac <_svfiprintf_r+0xc04>
4000d858:	e2833001 	add	r3, r3, #1
4000d85c:	e3530007 	cmp	r3, #7
4000d860:	e2811010 	add	r1, r1, #16
4000d864:	e586a000 	str	sl, [r6]
4000d868:	e5865004 	str	r5, [r6, #4]
4000d86c:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000d870:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d874:	d2866008 	addle	r6, r6, #8
4000d878:	dafffff3 	ble	4000d84c <_svfiprintf_r+0xba4>
4000d87c:	e1a00009 	mov	r0, r9
4000d880:	e1a0100b 	mov	r1, fp
4000d884:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d888:	ebfffc9b 	bl	4000cafc <__ssprint_r>
4000d88c:	e3500000 	cmp	r0, #0
4000d890:	1a000032 	bne	4000d960 <_svfiprintf_r+0xcb8>
4000d894:	e2444010 	sub	r4, r4, #16
4000d898:	e3540010 	cmp	r4, #16
4000d89c:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d8a0:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000d8a4:	e28d6080 	add	r6, sp, #128	; 0x80
4000d8a8:	caffffea 	bgt	4000d858 <_svfiprintf_r+0xbb0>
4000d8ac:	e2833001 	add	r3, r3, #1
4000d8b0:	e3530007 	cmp	r3, #7
4000d8b4:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000d8b8:	e59d3030 	ldr	r3, [sp, #48]	; 0x30
4000d8bc:	e0811004 	add	r1, r1, r4
4000d8c0:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d8c4:	e8860018 	stm	r6, {r3, r4}
4000d8c8:	ca0000b5 	bgt	4000dba4 <_svfiprintf_r+0xefc>
4000d8cc:	e28d5010 	add	r5, sp, #16
4000d8d0:	e59d4020 	ldr	r4, [sp, #32]
4000d8d4:	e8951020 	ldm	r5, {r5, ip}
4000d8d8:	e155000c 	cmp	r5, ip
4000d8dc:	a0844005 	addge	r4, r4, r5
4000d8e0:	b084400c 	addlt	r4, r4, ip
4000d8e4:	e3510000 	cmp	r1, #0
4000d8e8:	e58d4020 	str	r4, [sp, #32]
4000d8ec:	1a00006c 	bne	4000daa4 <_svfiprintf_r+0xdfc>
4000d8f0:	e3a03000 	mov	r3, #0
4000d8f4:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000d8f8:	e5d73000 	ldrb	r3, [r7]
4000d8fc:	e3530000 	cmp	r3, #0
4000d900:	13530025 	cmpne	r3, #37	; 0x25
4000d904:	e28d6080 	add	r6, sp, #128	; 0x80
4000d908:	1afffd07 	bne	4000cd2c <_svfiprintf_r+0x84>
4000d90c:	e1a04007 	mov	r4, r7
4000d910:	eafffd1c 	b	4000cd88 <_svfiprintf_r+0xe0>
4000d914:	e3530000 	cmp	r3, #0
4000d918:	11a04002 	movne	r4, r2
4000d91c:	128d9080 	addne	r9, sp, #128	; 0x80
4000d920:	1afffdbd 	bne	4000d01c <_svfiprintf_r+0x374>
4000d924:	e59dc008 	ldr	ip, [sp, #8]
4000d928:	e31c0001 	tst	ip, #1
4000d92c:	13a03030 	movne	r3, #48	; 0x30
4000d930:	15cd307f 	strbne	r3, [sp, #127]	; 0x7f
4000d934:	159d403c 	ldrne	r4, [sp, #60]	; 0x3c
4000d938:	128d907f 	addne	r9, sp, #127	; 0x7f
4000d93c:	01a04003 	moveq	r4, r3
4000d940:	028d9080 	addeq	r9, sp, #128	; 0x80
4000d944:	eafffdb4 	b	4000d01c <_svfiprintf_r+0x374>
4000d948:	e59d3054 	ldr	r3, [sp, #84]	; 0x54
4000d94c:	e3530000 	cmp	r3, #0
4000d950:	159d0028 	ldrne	r0, [sp, #40]	; 0x28
4000d954:	159d1018 	ldrne	r1, [sp, #24]
4000d958:	128d204c 	addne	r2, sp, #76	; 0x4c
4000d95c:	1bfffc66 	blne	4000cafc <__ssprint_r>
4000d960:	e59d4018 	ldr	r4, [sp, #24]
4000d964:	e1d430bc 	ldrh	r3, [r4, #12]
4000d968:	e59d0020 	ldr	r0, [sp, #32]
4000d96c:	e3130040 	tst	r3, #64	; 0x40
4000d970:	13e00000 	mvnne	r0, #0
4000d974:	e28dd0c4 	add	sp, sp, #196	; 0xc4
4000d978:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000d97c:	e12fff1e 	bx	lr
4000d980:	e28d3010 	add	r3, sp, #16
4000d984:	e8931008 	ldm	r3, {r3, ip}
4000d988:	e063500c 	rsb	r5, r3, ip
4000d98c:	e3550000 	cmp	r5, #0
4000d990:	daffff54 	ble	4000d6e8 <_svfiprintf_r+0xa40>
4000d994:	e3550010 	cmp	r5, #16
4000d998:	d59fc324 	ldrle	ip, [pc, #804]	; 4000dcc4 <_svfiprintf_r+0x101c>
4000d99c:	d58dc01c 	strle	ip, [sp, #28]
4000d9a0:	da000022 	ble	4000da30 <_svfiprintf_r+0xd88>
4000d9a4:	e59f3318 	ldr	r3, [pc, #792]	; 4000dcc4 <_svfiprintf_r+0x101c>
4000d9a8:	e58d402c 	str	r4, [sp, #44]	; 0x2c
4000d9ac:	e1a00006 	mov	r0, r6
4000d9b0:	e58d301c 	str	r3, [sp, #28]
4000d9b4:	e1a06005 	mov	r6, r5
4000d9b8:	e3a0b010 	mov	fp, #16
4000d9bc:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000d9c0:	e59d5018 	ldr	r5, [sp, #24]
4000d9c4:	ea000002 	b	4000d9d4 <_svfiprintf_r+0xd2c>
4000d9c8:	e2466010 	sub	r6, r6, #16
4000d9cc:	e3560010 	cmp	r6, #16
4000d9d0:	da000013 	ble	4000da24 <_svfiprintf_r+0xd7c>
4000d9d4:	e2822001 	add	r2, r2, #1
4000d9d8:	e3520007 	cmp	r2, #7
4000d9dc:	e2811010 	add	r1, r1, #16
4000d9e0:	e8800900 	stm	r0, {r8, fp}
4000d9e4:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000d9e8:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d9ec:	d2800008 	addle	r0, r0, #8
4000d9f0:	dafffff4 	ble	4000d9c8 <_svfiprintf_r+0xd20>
4000d9f4:	e1a00004 	mov	r0, r4
4000d9f8:	e1a01005 	mov	r1, r5
4000d9fc:	e28d204c 	add	r2, sp, #76	; 0x4c
4000da00:	ebfffc3d 	bl	4000cafc <__ssprint_r>
4000da04:	e3500000 	cmp	r0, #0
4000da08:	1affffd4 	bne	4000d960 <_svfiprintf_r+0xcb8>
4000da0c:	e2466010 	sub	r6, r6, #16
4000da10:	e3560010 	cmp	r6, #16
4000da14:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000da18:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000da1c:	e28d0080 	add	r0, sp, #128	; 0x80
4000da20:	caffffeb 	bgt	4000d9d4 <_svfiprintf_r+0xd2c>
4000da24:	e59d402c 	ldr	r4, [sp, #44]	; 0x2c
4000da28:	e1a05006 	mov	r5, r6
4000da2c:	e1a06000 	mov	r6, r0
4000da30:	e2822001 	add	r2, r2, #1
4000da34:	e59dc01c 	ldr	ip, [sp, #28]
4000da38:	e3520007 	cmp	r2, #7
4000da3c:	e0811005 	add	r1, r1, r5
4000da40:	e586c000 	str	ip, [r6]
4000da44:	e5865004 	str	r5, [r6, #4]
4000da48:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000da4c:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000da50:	d2866008 	addle	r6, r6, #8
4000da54:	daffff23 	ble	4000d6e8 <_svfiprintf_r+0xa40>
4000da58:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000da5c:	e59d1018 	ldr	r1, [sp, #24]
4000da60:	e28d204c 	add	r2, sp, #76	; 0x4c
4000da64:	ebfffc24 	bl	4000cafc <__ssprint_r>
4000da68:	e3500000 	cmp	r0, #0
4000da6c:	1affffbb 	bne	4000d960 <_svfiprintf_r+0xcb8>
4000da70:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000da74:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000da78:	e28d6080 	add	r6, sp, #128	; 0x80
4000da7c:	eaffff19 	b	4000d6e8 <_svfiprintf_r+0xa40>
4000da80:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000da84:	e59d1018 	ldr	r1, [sp, #24]
4000da88:	e28d204c 	add	r2, sp, #76	; 0x4c
4000da8c:	ebfffc1a 	bl	4000cafc <__ssprint_r>
4000da90:	e3500000 	cmp	r0, #0
4000da94:	1affffb1 	bne	4000d960 <_svfiprintf_r+0xcb8>
4000da98:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000da9c:	e28d6080 	add	r6, sp, #128	; 0x80
4000daa0:	eaffff56 	b	4000d800 <_svfiprintf_r+0xb58>
4000daa4:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000daa8:	e59d1018 	ldr	r1, [sp, #24]
4000daac:	e28d204c 	add	r2, sp, #76	; 0x4c
4000dab0:	ebfffc11 	bl	4000cafc <__ssprint_r>
4000dab4:	e3500000 	cmp	r0, #0
4000dab8:	0affff8c 	beq	4000d8f0 <_svfiprintf_r+0xc48>
4000dabc:	eaffffa7 	b	4000d960 <_svfiprintf_r+0xcb8>
4000dac0:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000dac4:	e59d1018 	ldr	r1, [sp, #24]
4000dac8:	e28d204c 	add	r2, sp, #76	; 0x4c
4000dacc:	ebfffc0a 	bl	4000cafc <__ssprint_r>
4000dad0:	e3500000 	cmp	r0, #0
4000dad4:	1affffa1 	bne	4000d960 <_svfiprintf_r+0xcb8>
4000dad8:	e28d6080 	add	r6, sp, #128	; 0x80
4000dadc:	eafffca6 	b	4000cd7c <_svfiprintf_r+0xd4>
4000dae0:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000dae4:	e59d1018 	ldr	r1, [sp, #24]
4000dae8:	e28d204c 	add	r2, sp, #76	; 0x4c
4000daec:	ebfffc02 	bl	4000cafc <__ssprint_r>
4000daf0:	e3500000 	cmp	r0, #0
4000daf4:	1affff99 	bne	4000d960 <_svfiprintf_r+0xcb8>
4000daf8:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000dafc:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000db00:	e28d6080 	add	r6, sp, #128	; 0x80
4000db04:	eafffee7 	b	4000d6a8 <_svfiprintf_r+0xa00>
4000db08:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000db0c:	e59d1018 	ldr	r1, [sp, #24]
4000db10:	e28d204c 	add	r2, sp, #76	; 0x4c
4000db14:	ebfffbf8 	bl	4000cafc <__ssprint_r>
4000db18:	e3500000 	cmp	r0, #0
4000db1c:	1affff8f 	bne	4000d960 <_svfiprintf_r+0xcb8>
4000db20:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000db24:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000db28:	e28d6080 	add	r6, sp, #128	; 0x80
4000db2c:	eafffeea 	b	4000d6dc <_svfiprintf_r+0xa34>
4000db30:	e3550000 	cmp	r5, #0
4000db34:	03540009 	cmpeq	r4, #9
4000db38:	9a000021 	bls	4000dbc4 <_svfiprintf_r+0xf1c>
4000db3c:	e28dc07f 	add	ip, sp, #127	; 0x7f
4000db40:	e58d6010 	str	r6, [sp, #16]
4000db44:	e1a0600c 	mov	r6, ip
4000db48:	e1a00004 	mov	r0, r4
4000db4c:	e1a01005 	mov	r1, r5
4000db50:	e3a0200a 	mov	r2, #10
4000db54:	e3a03000 	mov	r3, #0
4000db58:	eb000572 	bl	4000f128 <__aeabi_uldivmod>
4000db5c:	e2822030 	add	r2, r2, #48	; 0x30
4000db60:	e5c62000 	strb	r2, [r6]
4000db64:	e1a00004 	mov	r0, r4
4000db68:	e1a01005 	mov	r1, r5
4000db6c:	e3a0200a 	mov	r2, #10
4000db70:	e3a03000 	mov	r3, #0
4000db74:	eb00056b 	bl	4000f128 <__aeabi_uldivmod>
4000db78:	e1a04000 	mov	r4, r0
4000db7c:	e1a05001 	mov	r5, r1
4000db80:	e194c005 	orrs	ip, r4, r5
4000db84:	e1a09006 	mov	r9, r6
4000db88:	e2466001 	sub	r6, r6, #1
4000db8c:	1affffed 	bne	4000db48 <_svfiprintf_r+0xea0>
4000db90:	e59d6010 	ldr	r6, [sp, #16]
4000db94:	eafffd1e 	b	4000d014 <_svfiprintf_r+0x36c>
4000db98:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000db9c:	e5d73000 	ldrb	r3, [r7]
4000dba0:	eafffc85 	b	4000cdbc <_svfiprintf_r+0x114>
4000dba4:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000dba8:	e59d1018 	ldr	r1, [sp, #24]
4000dbac:	e28d204c 	add	r2, sp, #76	; 0x4c
4000dbb0:	ebfffbd1 	bl	4000cafc <__ssprint_r>
4000dbb4:	e3500000 	cmp	r0, #0
4000dbb8:	1affff68 	bne	4000d960 <_svfiprintf_r+0xcb8>
4000dbbc:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000dbc0:	eaffff41 	b	4000d8cc <_svfiprintf_r+0xc24>
4000dbc4:	e2844030 	add	r4, r4, #48	; 0x30
4000dbc8:	e5cd407f 	strb	r4, [sp, #127]	; 0x7f
4000dbcc:	e28d907f 	add	r9, sp, #127	; 0x7f
4000dbd0:	e59d403c 	ldr	r4, [sp, #60]	; 0x3c
4000dbd4:	eafffd10 	b	4000d01c <_svfiprintf_r+0x374>
4000dbd8:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000dbdc:	e59c4000 	ldr	r4, [ip]
4000dbe0:	e28cc004 	add	ip, ip, #4
4000dbe4:	e3a03001 	mov	r3, #1
4000dbe8:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000dbec:	e3a05000 	mov	r5, #0
4000dbf0:	eafffce6 	b	4000cf90 <_svfiprintf_r+0x2e8>
4000dbf4:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000dbf8:	e59c4000 	ldr	r4, [ip]
4000dbfc:	e28cc004 	add	ip, ip, #4
4000dc00:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000dc04:	e3a05000 	mov	r5, #0
4000dc08:	eafffd9d 	b	4000d284 <_svfiprintf_r+0x5dc>
4000dc0c:	e59dc008 	ldr	ip, [sp, #8]
4000dc10:	e21c3040 	ands	r3, ip, #64	; 0x40
4000dc14:	159d5024 	ldrne	r5, [sp, #36]	; 0x24
4000dc18:	059dc024 	ldreq	ip, [sp, #36]	; 0x24
4000dc1c:	11d540b0 	ldrhne	r4, [r5]
4000dc20:	059c4000 	ldreq	r4, [ip]
4000dc24:	12855004 	addne	r5, r5, #4
4000dc28:	028cc004 	addeq	ip, ip, #4
4000dc2c:	158d5024 	strne	r5, [sp, #36]	; 0x24
4000dc30:	11a03002 	movne	r3, r2
4000dc34:	058dc024 	streq	ip, [sp, #36]	; 0x24
4000dc38:	e3a05000 	mov	r5, #0
4000dc3c:	eafffcd3 	b	4000cf90 <_svfiprintf_r+0x2e8>
4000dc40:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000dc44:	e5954000 	ldr	r4, [r5]
4000dc48:	eafffe33 	b	4000d51c <_svfiprintf_r+0x874>
4000dc4c:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000dc50:	e59d4020 	ldr	r4, [sp, #32]
4000dc54:	e5951000 	ldr	r1, [r5]
4000dc58:	e1a05fc4 	asr	r5, r4, #31
4000dc5c:	e1a03005 	mov	r3, r5
4000dc60:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000dc64:	e1a02004 	mov	r2, r4
4000dc68:	e2855004 	add	r5, r5, #4
4000dc6c:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000dc70:	e881000c 	stm	r1, {r2, r3}
4000dc74:	eafffc28 	b	4000cd1c <_svfiprintf_r+0x74>
4000dc78:	e58db00c 	str	fp, [sp, #12]
4000dc7c:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000dc80:	ebffe75d 	bl	400079fc <strlen>
4000dc84:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000dc88:	e1a04000 	mov	r4, r0
4000dc8c:	eafffce2 	b	4000d01c <_svfiprintf_r+0x374>
4000dc90:	e59dc008 	ldr	ip, [sp, #8]
4000dc94:	e31c0040 	tst	ip, #64	; 0x40
4000dc98:	0a000015 	beq	4000dcf4 <_svfiprintf_r+0x104c>
4000dc9c:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000dca0:	e59d5020 	ldr	r5, [sp, #32]
4000dca4:	e5943000 	ldr	r3, [r4]
4000dca8:	e2844004 	add	r4, r4, #4
4000dcac:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000dcb0:	e1c350b0 	strh	r5, [r3]
4000dcb4:	eafffc18 	b	4000cd1c <_svfiprintf_r+0x74>
4000dcb8:	40018078 	andmi	r8, r1, r8, ror r0
4000dcbc:	400182fc 	strdmi	r8, [r1], -ip
4000dcc0:	400182e8 	andmi	r8, r1, r8, ror #5
4000dcc4:	40018088 	andmi	r8, r1, r8, lsl #1
4000dcc8:	40018310 	andmi	r8, r1, r0, lsl r3
4000dccc:	e3a01040 	mov	r1, #64	; 0x40
4000dcd0:	ebffe52f 	bl	40007194 <_malloc_r>
4000dcd4:	e3500000 	cmp	r0, #0
4000dcd8:	e5840000 	str	r0, [r4]
4000dcdc:	e5840010 	str	r0, [r4, #16]
4000dce0:	0a000023 	beq	4000dd74 <_svfiprintf_r+0x10cc>
4000dce4:	e59dc018 	ldr	ip, [sp, #24]
4000dce8:	e3a03040 	mov	r3, #64	; 0x40
4000dcec:	e58c3014 	str	r3, [ip, #20]
4000dcf0:	eafffbf9 	b	4000ccdc <_svfiprintf_r+0x34>
4000dcf4:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000dcf8:	e59d4020 	ldr	r4, [sp, #32]
4000dcfc:	e59c3000 	ldr	r3, [ip]
4000dd00:	e28cc004 	add	ip, ip, #4
4000dd04:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000dd08:	e5834000 	str	r4, [r3]
4000dd0c:	eafffc02 	b	4000cd1c <_svfiprintf_r+0x74>
4000dd10:	e59d400c 	ldr	r4, [sp, #12]
4000dd14:	e3540006 	cmp	r4, #6
4000dd18:	23a04006 	movcs	r4, #6
4000dd1c:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000dd20:	e1c45fc4 	bic	r5, r4, r4, asr #31
4000dd24:	e58d5010 	str	r5, [sp, #16]
4000dd28:	e51f9068 	ldr	r9, [pc, #-104]	; 4000dcc8 <_svfiprintf_r+0x1020>
4000dd2c:	eafffd75 	b	4000d308 <_svfiprintf_r+0x660>
4000dd30:	e59d400c 	ldr	r4, [sp, #12]
4000dd34:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000dd38:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000dd3c:	e58d000c 	str	r0, [sp, #12]
4000dd40:	eafffcb5 	b	4000d01c <_svfiprintf_r+0x374>
4000dd44:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000dd48:	e5955000 	ldr	r5, [r5]
4000dd4c:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000dd50:	e3550000 	cmp	r5, #0
4000dd54:	e5d73001 	ldrb	r3, [r7, #1]
4000dd58:	e28c2004 	add	r2, ip, #4
4000dd5c:	e1a07004 	mov	r7, r4
4000dd60:	b3e04000 	mvnlt	r4, #0
4000dd64:	e58d500c 	str	r5, [sp, #12]
4000dd68:	e58d2024 	str	r2, [sp, #36]	; 0x24
4000dd6c:	b58d400c 	strlt	r4, [sp, #12]
4000dd70:	eafffc11 	b	4000cdbc <_svfiprintf_r+0x114>
4000dd74:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
4000dd78:	e3a0300c 	mov	r3, #12
4000dd7c:	e5853000 	str	r3, [r5]
4000dd80:	e3e00000 	mvn	r0, #0
4000dd84:	eafffefa 	b	4000d974 <_svfiprintf_r+0xccc>

4000dd88 <_calloc_r>:
4000dd88:	e92d4010 	push	{r4, lr}
4000dd8c:	e0010192 	mul	r1, r2, r1
4000dd90:	ebffe4ff 	bl	40007194 <_malloc_r>
4000dd94:	e2504000 	subs	r4, r0, #0
4000dd98:	0a00000b 	beq	4000ddcc <_calloc_r+0x44>
4000dd9c:	e5142004 	ldr	r2, [r4, #-4]
4000dda0:	e3c22003 	bic	r2, r2, #3
4000dda4:	e2422004 	sub	r2, r2, #4
4000dda8:	e3520024 	cmp	r2, #36	; 0x24
4000ddac:	8a000017 	bhi	4000de10 <_calloc_r+0x88>
4000ddb0:	e3520013 	cmp	r2, #19
4000ddb4:	91a03004 	movls	r3, r4
4000ddb8:	8a000006 	bhi	4000ddd8 <_calloc_r+0x50>
4000ddbc:	e3a02000 	mov	r2, #0
4000ddc0:	e5832000 	str	r2, [r3]
4000ddc4:	e5832004 	str	r2, [r3, #4]
4000ddc8:	e5832008 	str	r2, [r3, #8]
4000ddcc:	e1a00004 	mov	r0, r4
4000ddd0:	e8bd4010 	pop	{r4, lr}
4000ddd4:	e12fff1e 	bx	lr
4000ddd8:	e3a03000 	mov	r3, #0
4000dddc:	e352001b 	cmp	r2, #27
4000dde0:	e5843000 	str	r3, [r4]
4000dde4:	e5843004 	str	r3, [r4, #4]
4000dde8:	92843008 	addls	r3, r4, #8
4000ddec:	9afffff2 	bls	4000ddbc <_calloc_r+0x34>
4000ddf0:	e3520024 	cmp	r2, #36	; 0x24
4000ddf4:	e5843008 	str	r3, [r4, #8]
4000ddf8:	e584300c 	str	r3, [r4, #12]
4000ddfc:	05843010 	streq	r3, [r4, #16]
4000de00:	05843014 	streq	r3, [r4, #20]
4000de04:	12843010 	addne	r3, r4, #16
4000de08:	02843018 	addeq	r3, r4, #24
4000de0c:	eaffffea 	b	4000ddbc <_calloc_r+0x34>
4000de10:	e3a01000 	mov	r1, #0
4000de14:	eb00004f 	bl	4000df58 <memset>
4000de18:	e1a00004 	mov	r0, r4
4000de1c:	e8bd4010 	pop	{r4, lr}
4000de20:	e12fff1e 	bx	lr

4000de24 <memmove>:
4000de24:	e1500001 	cmp	r0, r1
4000de28:	e92d00f0 	push	{r4, r5, r6, r7}
4000de2c:	9a00000e 	bls	4000de6c <memmove+0x48>
4000de30:	e081c002 	add	ip, r1, r2
4000de34:	e150000c 	cmp	r0, ip
4000de38:	2a00000b 	bcs	4000de6c <memmove+0x48>
4000de3c:	e3520000 	cmp	r2, #0
4000de40:	e0803002 	add	r3, r0, r2
4000de44:	e2422001 	sub	r2, r2, #1
4000de48:	0a000005 	beq	4000de64 <memmove+0x40>
4000de4c:	e1a0100c 	mov	r1, ip
4000de50:	e2422001 	sub	r2, r2, #1
4000de54:	e571c001 	ldrb	ip, [r1, #-1]!
4000de58:	e3720001 	cmn	r2, #1
4000de5c:	e563c001 	strb	ip, [r3, #-1]!
4000de60:	1afffffa 	bne	4000de50 <memmove+0x2c>
4000de64:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000de68:	e12fff1e 	bx	lr
4000de6c:	e352000f 	cmp	r2, #15
4000de70:	8a000009 	bhi	4000de9c <memmove+0x78>
4000de74:	e1a03000 	mov	r3, r0
4000de78:	e3520000 	cmp	r2, #0
4000de7c:	0afffff8 	beq	4000de64 <memmove+0x40>
4000de80:	e0832002 	add	r2, r3, r2
4000de84:	e4d1c001 	ldrb	ip, [r1], #1
4000de88:	e4c3c001 	strb	ip, [r3], #1
4000de8c:	e1530002 	cmp	r3, r2
4000de90:	1afffffb 	bne	4000de84 <memmove+0x60>
4000de94:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000de98:	e12fff1e 	bx	lr
4000de9c:	e1803001 	orr	r3, r0, r1
4000dea0:	e3130003 	tst	r3, #3
4000dea4:	1a000027 	bne	4000df48 <memmove+0x124>
4000dea8:	e2426010 	sub	r6, r2, #16
4000deac:	e1a06226 	lsr	r6, r6, #4
4000deb0:	e0805206 	add	r5, r0, r6, lsl #4
4000deb4:	e2855010 	add	r5, r5, #16
4000deb8:	e1a0c001 	mov	ip, r1
4000debc:	e1a03000 	mov	r3, r0
4000dec0:	e59c4000 	ldr	r4, [ip]
4000dec4:	e5834000 	str	r4, [r3]
4000dec8:	e59c4004 	ldr	r4, [ip, #4]
4000decc:	e5834004 	str	r4, [r3, #4]
4000ded0:	e59c4008 	ldr	r4, [ip, #8]
4000ded4:	e5834008 	str	r4, [r3, #8]
4000ded8:	e59c400c 	ldr	r4, [ip, #12]
4000dedc:	e2833010 	add	r3, r3, #16
4000dee0:	e5034004 	str	r4, [r3, #-4]
4000dee4:	e1530005 	cmp	r3, r5
4000dee8:	e28cc010 	add	ip, ip, #16
4000deec:	1afffff3 	bne	4000dec0 <memmove+0x9c>
4000def0:	e2863001 	add	r3, r6, #1
4000def4:	e202700f 	and	r7, r2, #15
4000def8:	e1a03203 	lsl	r3, r3, #4
4000defc:	e3570003 	cmp	r7, #3
4000df00:	e0811003 	add	r1, r1, r3
4000df04:	e0803003 	add	r3, r0, r3
4000df08:	9a000010 	bls	4000df50 <memmove+0x12c>
4000df0c:	e1a05001 	mov	r5, r1
4000df10:	e1a04003 	mov	r4, r3
4000df14:	e1a0c007 	mov	ip, r7
4000df18:	e24cc004 	sub	ip, ip, #4
4000df1c:	e4956004 	ldr	r6, [r5], #4
4000df20:	e35c0003 	cmp	ip, #3
4000df24:	e4846004 	str	r6, [r4], #4
4000df28:	8afffffa 	bhi	4000df18 <memmove+0xf4>
4000df2c:	e247c004 	sub	ip, r7, #4
4000df30:	e3ccc003 	bic	ip, ip, #3
4000df34:	e28cc004 	add	ip, ip, #4
4000df38:	e083300c 	add	r3, r3, ip
4000df3c:	e081100c 	add	r1, r1, ip
4000df40:	e2022003 	and	r2, r2, #3
4000df44:	eaffffcb 	b	4000de78 <memmove+0x54>
4000df48:	e1a03000 	mov	r3, r0
4000df4c:	eaffffcb 	b	4000de80 <memmove+0x5c>
4000df50:	e1a02007 	mov	r2, r7
4000df54:	eaffffc7 	b	4000de78 <memmove+0x54>

4000df58 <memset>:
4000df58:	e3100003 	tst	r0, #3
4000df5c:	e92d0070 	push	{r4, r5, r6}
4000df60:	0a000037 	beq	4000e044 <memset+0xec>
4000df64:	e3520000 	cmp	r2, #0
4000df68:	e2422001 	sub	r2, r2, #1
4000df6c:	0a000032 	beq	4000e03c <memset+0xe4>
4000df70:	e201c0ff 	and	ip, r1, #255	; 0xff
4000df74:	e1a03000 	mov	r3, r0
4000df78:	ea000002 	b	4000df88 <memset+0x30>
4000df7c:	e3520000 	cmp	r2, #0
4000df80:	e2422001 	sub	r2, r2, #1
4000df84:	0a00002c 	beq	4000e03c <memset+0xe4>
4000df88:	e4c3c001 	strb	ip, [r3], #1
4000df8c:	e3130003 	tst	r3, #3
4000df90:	1afffff9 	bne	4000df7c <memset+0x24>
4000df94:	e3520003 	cmp	r2, #3
4000df98:	9a000020 	bls	4000e020 <memset+0xc8>
4000df9c:	e20140ff 	and	r4, r1, #255	; 0xff
4000dfa0:	e1844404 	orr	r4, r4, r4, lsl #8
4000dfa4:	e352000f 	cmp	r2, #15
4000dfa8:	e1844804 	orr	r4, r4, r4, lsl #16
4000dfac:	9a000010 	bls	4000dff4 <memset+0x9c>
4000dfb0:	e2426010 	sub	r6, r2, #16
4000dfb4:	e1a06226 	lsr	r6, r6, #4
4000dfb8:	e2835010 	add	r5, r3, #16
4000dfbc:	e0855206 	add	r5, r5, r6, lsl #4
4000dfc0:	e1a0c003 	mov	ip, r3
4000dfc4:	e58c4000 	str	r4, [ip]
4000dfc8:	e58c4004 	str	r4, [ip, #4]
4000dfcc:	e58c4008 	str	r4, [ip, #8]
4000dfd0:	e58c400c 	str	r4, [ip, #12]
4000dfd4:	e28cc010 	add	ip, ip, #16
4000dfd8:	e15c0005 	cmp	ip, r5
4000dfdc:	1afffff8 	bne	4000dfc4 <memset+0x6c>
4000dfe0:	e202200f 	and	r2, r2, #15
4000dfe4:	e2866001 	add	r6, r6, #1
4000dfe8:	e3520003 	cmp	r2, #3
4000dfec:	e0833206 	add	r3, r3, r6, lsl #4
4000dff0:	9a00000a 	bls	4000e020 <memset+0xc8>
4000dff4:	e1a05003 	mov	r5, r3
4000dff8:	e1a0c002 	mov	ip, r2
4000dffc:	e24cc004 	sub	ip, ip, #4
4000e000:	e35c0003 	cmp	ip, #3
4000e004:	e4854004 	str	r4, [r5], #4
4000e008:	8afffffb 	bhi	4000dffc <memset+0xa4>
4000e00c:	e242c004 	sub	ip, r2, #4
4000e010:	e3ccc003 	bic	ip, ip, #3
4000e014:	e28cc004 	add	ip, ip, #4
4000e018:	e083300c 	add	r3, r3, ip
4000e01c:	e2022003 	and	r2, r2, #3
4000e020:	e3520000 	cmp	r2, #0
4000e024:	120110ff 	andne	r1, r1, #255	; 0xff
4000e028:	10832002 	addne	r2, r3, r2
4000e02c:	0a000002 	beq	4000e03c <memset+0xe4>
4000e030:	e4c31001 	strb	r1, [r3], #1
4000e034:	e1530002 	cmp	r3, r2
4000e038:	1afffffc 	bne	4000e030 <memset+0xd8>
4000e03c:	e8bd0070 	pop	{r4, r5, r6}
4000e040:	e12fff1e 	bx	lr
4000e044:	e1a03000 	mov	r3, r0
4000e048:	eaffffd1 	b	4000df94 <memset+0x3c>

4000e04c <_realloc_r>:
4000e04c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e050:	e2514000 	subs	r4, r1, #0
4000e054:	e24dd00c 	sub	sp, sp, #12
4000e058:	e1a08002 	mov	r8, r2
4000e05c:	e1a09000 	mov	r9, r0
4000e060:	0a0000d1 	beq	4000e3ac <_realloc_r+0x360>
4000e064:	ebffe651 	bl	400079b0 <__malloc_lock>
4000e068:	e288600b 	add	r6, r8, #11
4000e06c:	e3560016 	cmp	r6, #22
4000e070:	83c66007 	bichi	r6, r6, #7
4000e074:	93a02010 	movls	r2, #16
4000e078:	81a00fa6 	lsrhi	r0, r6, #31
4000e07c:	91a06002 	movls	r6, r2
4000e080:	93a00000 	movls	r0, #0
4000e084:	e5143004 	ldr	r3, [r4, #-4]
4000e088:	81a02006 	movhi	r2, r6
4000e08c:	e1560008 	cmp	r6, r8
4000e090:	33800001 	orrcc	r0, r0, #1
4000e094:	e3500000 	cmp	r0, #0
4000e098:	e3c35003 	bic	r5, r3, #3
4000e09c:	13a0300c 	movne	r3, #12
4000e0a0:	e2447008 	sub	r7, r4, #8
4000e0a4:	15893000 	strne	r3, [r9]
4000e0a8:	13a00000 	movne	r0, #0
4000e0ac:	1a000056 	bne	4000e20c <_realloc_r+0x1c0>
4000e0b0:	e1550002 	cmp	r5, r2
4000e0b4:	aa000047 	bge	4000e1d8 <_realloc_r+0x18c>
4000e0b8:	e59fa4f4 	ldr	sl, [pc, #1268]	; 4000e5b4 <_realloc_r+0x568>
4000e0bc:	e59ac008 	ldr	ip, [sl, #8]
4000e0c0:	e0871005 	add	r1, r7, r5
4000e0c4:	e15c0001 	cmp	ip, r1
4000e0c8:	0a0000bc 	beq	4000e3c0 <_realloc_r+0x374>
4000e0cc:	e591e004 	ldr	lr, [r1, #4]
4000e0d0:	e3ceb001 	bic	fp, lr, #1
4000e0d4:	e081b00b 	add	fp, r1, fp
4000e0d8:	e59bb004 	ldr	fp, [fp, #4]
4000e0dc:	e31b0001 	tst	fp, #1
4000e0e0:	11a01000 	movne	r1, r0
4000e0e4:	0a000058 	beq	4000e24c <_realloc_r+0x200>
4000e0e8:	e3130001 	tst	r3, #1
4000e0ec:	1a00008d 	bne	4000e328 <_realloc_r+0x2dc>
4000e0f0:	e514b008 	ldr	fp, [r4, #-8]
4000e0f4:	e06bb007 	rsb	fp, fp, r7
4000e0f8:	e59b3004 	ldr	r3, [fp, #4]
4000e0fc:	e3510000 	cmp	r1, #0
4000e100:	e3c33003 	bic	r3, r3, #3
4000e104:	e0833005 	add	r3, r3, r5
4000e108:	0a000059 	beq	4000e274 <_realloc_r+0x228>
4000e10c:	e151000c 	cmp	r1, ip
4000e110:	e080c003 	add	ip, r0, r3
4000e114:	0a0000de 	beq	4000e494 <_realloc_r+0x448>
4000e118:	e15c0002 	cmp	ip, r2
4000e11c:	ba000054 	blt	4000e274 <_realloc_r+0x228>
4000e120:	e2812008 	add	r2, r1, #8
4000e124:	e892000c 	ldm	r2, {r2, r3}
4000e128:	e582300c 	str	r3, [r2, #12]
4000e12c:	e5832008 	str	r2, [r3, #8]
4000e130:	e1a0700b 	mov	r7, fp
4000e134:	e59b300c 	ldr	r3, [fp, #12]
4000e138:	e5b71008 	ldr	r1, [r7, #8]!
4000e13c:	e2452004 	sub	r2, r5, #4
4000e140:	e3520024 	cmp	r2, #36	; 0x24
4000e144:	e581300c 	str	r3, [r1, #12]
4000e148:	e5831008 	str	r1, [r3, #8]
4000e14c:	8a00010a 	bhi	4000e57c <_realloc_r+0x530>
4000e150:	e3520013 	cmp	r2, #19
4000e154:	91a03007 	movls	r3, r7
4000e158:	9a000014 	bls	4000e1b0 <_realloc_r+0x164>
4000e15c:	e5943000 	ldr	r3, [r4]
4000e160:	e58b3008 	str	r3, [fp, #8]
4000e164:	e5943004 	ldr	r3, [r4, #4]
4000e168:	e352001b 	cmp	r2, #27
4000e16c:	e58b300c 	str	r3, [fp, #12]
4000e170:	92844008 	addls	r4, r4, #8
4000e174:	928b3010 	addls	r3, fp, #16
4000e178:	9a00000c 	bls	4000e1b0 <_realloc_r+0x164>
4000e17c:	e5943008 	ldr	r3, [r4, #8]
4000e180:	e58b3010 	str	r3, [fp, #16]
4000e184:	e594300c 	ldr	r3, [r4, #12]
4000e188:	e58b3014 	str	r3, [fp, #20]
4000e18c:	e3520024 	cmp	r2, #36	; 0x24
4000e190:	05943010 	ldreq	r3, [r4, #16]
4000e194:	058b3018 	streq	r3, [fp, #24]
4000e198:	05942014 	ldreq	r2, [r4, #20]
4000e19c:	058b201c 	streq	r2, [fp, #28]
4000e1a0:	12844010 	addne	r4, r4, #16
4000e1a4:	128b3018 	addne	r3, fp, #24
4000e1a8:	028b3020 	addeq	r3, fp, #32
4000e1ac:	02844018 	addeq	r4, r4, #24
4000e1b0:	e5942000 	ldr	r2, [r4]
4000e1b4:	e5832000 	str	r2, [r3]
4000e1b8:	e5942004 	ldr	r2, [r4, #4]
4000e1bc:	e5832004 	str	r2, [r3, #4]
4000e1c0:	e5942008 	ldr	r2, [r4, #8]
4000e1c4:	e5832008 	str	r2, [r3, #8]
4000e1c8:	e59b3004 	ldr	r3, [fp, #4]
4000e1cc:	e1a04007 	mov	r4, r7
4000e1d0:	e1a0500c 	mov	r5, ip
4000e1d4:	e1a0700b 	mov	r7, fp
4000e1d8:	e0662005 	rsb	r2, r6, r5
4000e1dc:	e352000f 	cmp	r2, #15
4000e1e0:	e2033001 	and	r3, r3, #1
4000e1e4:	8a00000b 	bhi	4000e218 <_realloc_r+0x1cc>
4000e1e8:	e1833005 	orr	r3, r3, r5
4000e1ec:	e5873004 	str	r3, [r7, #4]
4000e1f0:	e0875005 	add	r5, r7, r5
4000e1f4:	e5953004 	ldr	r3, [r5, #4]
4000e1f8:	e3833001 	orr	r3, r3, #1
4000e1fc:	e5853004 	str	r3, [r5, #4]
4000e200:	e1a00009 	mov	r0, r9
4000e204:	ebffe5ea 	bl	400079b4 <__malloc_unlock>
4000e208:	e1a00004 	mov	r0, r4
4000e20c:	e28dd00c 	add	sp, sp, #12
4000e210:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e214:	e12fff1e 	bx	lr
4000e218:	e0871006 	add	r1, r7, r6
4000e21c:	e1833006 	orr	r3, r3, r6
4000e220:	e3820001 	orr	r0, r2, #1
4000e224:	e5873004 	str	r3, [r7, #4]
4000e228:	e5810004 	str	r0, [r1, #4]
4000e22c:	e0812002 	add	r2, r1, r2
4000e230:	e5923004 	ldr	r3, [r2, #4]
4000e234:	e3833001 	orr	r3, r3, #1
4000e238:	e2811008 	add	r1, r1, #8
4000e23c:	e5823004 	str	r3, [r2, #4]
4000e240:	e1a00009 	mov	r0, r9
4000e244:	ebffe6e0 	bl	40007dcc <_free_r>
4000e248:	eaffffec 	b	4000e200 <_realloc_r+0x1b4>
4000e24c:	e3ce0003 	bic	r0, lr, #3
4000e250:	e080e005 	add	lr, r0, r5
4000e254:	e15e0002 	cmp	lr, r2
4000e258:	baffffa2 	blt	4000e0e8 <_realloc_r+0x9c>
4000e25c:	e2811008 	add	r1, r1, #8
4000e260:	e8910006 	ldm	r1, {r1, r2}
4000e264:	e1a0500e 	mov	r5, lr
4000e268:	e581200c 	str	r2, [r1, #12]
4000e26c:	e5821008 	str	r1, [r2, #8]
4000e270:	eaffffd8 	b	4000e1d8 <_realloc_r+0x18c>
4000e274:	e1530002 	cmp	r3, r2
4000e278:	ba00002a 	blt	4000e328 <_realloc_r+0x2dc>
4000e27c:	e1a0700b 	mov	r7, fp
4000e280:	e5b70008 	ldr	r0, [r7, #8]!
4000e284:	e59b100c 	ldr	r1, [fp, #12]
4000e288:	e2452004 	sub	r2, r5, #4
4000e28c:	e3520024 	cmp	r2, #36	; 0x24
4000e290:	e580100c 	str	r1, [r0, #12]
4000e294:	e5810008 	str	r0, [r1, #8]
4000e298:	8a000072 	bhi	4000e468 <_realloc_r+0x41c>
4000e29c:	e3520013 	cmp	r2, #19
4000e2a0:	91a02007 	movls	r2, r7
4000e2a4:	9a000014 	bls	4000e2fc <_realloc_r+0x2b0>
4000e2a8:	e5941000 	ldr	r1, [r4]
4000e2ac:	e58b1008 	str	r1, [fp, #8]
4000e2b0:	e5941004 	ldr	r1, [r4, #4]
4000e2b4:	e352001b 	cmp	r2, #27
4000e2b8:	e58b100c 	str	r1, [fp, #12]
4000e2bc:	92844008 	addls	r4, r4, #8
4000e2c0:	928b2010 	addls	r2, fp, #16
4000e2c4:	9a00000c 	bls	4000e2fc <_realloc_r+0x2b0>
4000e2c8:	e5941008 	ldr	r1, [r4, #8]
4000e2cc:	e58b1010 	str	r1, [fp, #16]
4000e2d0:	e594100c 	ldr	r1, [r4, #12]
4000e2d4:	e58b1014 	str	r1, [fp, #20]
4000e2d8:	e3520024 	cmp	r2, #36	; 0x24
4000e2dc:	05942010 	ldreq	r2, [r4, #16]
4000e2e0:	058b2018 	streq	r2, [fp, #24]
4000e2e4:	05941014 	ldreq	r1, [r4, #20]
4000e2e8:	058b101c 	streq	r1, [fp, #28]
4000e2ec:	12844010 	addne	r4, r4, #16
4000e2f0:	128b2018 	addne	r2, fp, #24
4000e2f4:	028b2020 	addeq	r2, fp, #32
4000e2f8:	02844018 	addeq	r4, r4, #24
4000e2fc:	e5941000 	ldr	r1, [r4]
4000e300:	e5821000 	str	r1, [r2]
4000e304:	e5941004 	ldr	r1, [r4, #4]
4000e308:	e5821004 	str	r1, [r2, #4]
4000e30c:	e5941008 	ldr	r1, [r4, #8]
4000e310:	e5821008 	str	r1, [r2, #8]
4000e314:	e1a04007 	mov	r4, r7
4000e318:	e1a05003 	mov	r5, r3
4000e31c:	e1a0700b 	mov	r7, fp
4000e320:	e59b3004 	ldr	r3, [fp, #4]
4000e324:	eaffffab 	b	4000e1d8 <_realloc_r+0x18c>
4000e328:	e1a01008 	mov	r1, r8
4000e32c:	e1a00009 	mov	r0, r9
4000e330:	ebffe397 	bl	40007194 <_malloc_r>
4000e334:	e2508000 	subs	r8, r0, #0
4000e338:	0a000015 	beq	4000e394 <_realloc_r+0x348>
4000e33c:	e5143004 	ldr	r3, [r4, #-4]
4000e340:	e3c32001 	bic	r2, r3, #1
4000e344:	e0872002 	add	r2, r7, r2
4000e348:	e2481008 	sub	r1, r8, #8
4000e34c:	e1510002 	cmp	r1, r2
4000e350:	0a000085 	beq	4000e56c <_realloc_r+0x520>
4000e354:	e2452004 	sub	r2, r5, #4
4000e358:	e3520024 	cmp	r2, #36	; 0x24
4000e35c:	8a000049 	bhi	4000e488 <_realloc_r+0x43c>
4000e360:	e3520013 	cmp	r2, #19
4000e364:	91a03008 	movls	r3, r8
4000e368:	91a02004 	movls	r2, r4
4000e36c:	8a000027 	bhi	4000e410 <_realloc_r+0x3c4>
4000e370:	e5921000 	ldr	r1, [r2]
4000e374:	e5831000 	str	r1, [r3]
4000e378:	e5921004 	ldr	r1, [r2, #4]
4000e37c:	e5831004 	str	r1, [r3, #4]
4000e380:	e5922008 	ldr	r2, [r2, #8]
4000e384:	e5832008 	str	r2, [r3, #8]
4000e388:	e1a01004 	mov	r1, r4
4000e38c:	e1a00009 	mov	r0, r9
4000e390:	ebffe68d 	bl	40007dcc <_free_r>
4000e394:	e1a00009 	mov	r0, r9
4000e398:	ebffe585 	bl	400079b4 <__malloc_unlock>
4000e39c:	e1a00008 	mov	r0, r8
4000e3a0:	e28dd00c 	add	sp, sp, #12
4000e3a4:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e3a8:	e12fff1e 	bx	lr
4000e3ac:	e1a01002 	mov	r1, r2
4000e3b0:	ebffe377 	bl	40007194 <_malloc_r>
4000e3b4:	e28dd00c 	add	sp, sp, #12
4000e3b8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e3bc:	e12fff1e 	bx	lr
4000e3c0:	e59c0004 	ldr	r0, [ip, #4]
4000e3c4:	e3c00003 	bic	r0, r0, #3
4000e3c8:	e0801005 	add	r1, r0, r5
4000e3cc:	e286e010 	add	lr, r6, #16
4000e3d0:	e151000e 	cmp	r1, lr
4000e3d4:	b1a0100c 	movlt	r1, ip
4000e3d8:	baffff42 	blt	4000e0e8 <_realloc_r+0x9c>
4000e3dc:	e0663001 	rsb	r3, r6, r1
4000e3e0:	e0877006 	add	r7, r7, r6
4000e3e4:	e3833001 	orr	r3, r3, #1
4000e3e8:	e58a7008 	str	r7, [sl, #8]
4000e3ec:	e5873004 	str	r3, [r7, #4]
4000e3f0:	e5143004 	ldr	r3, [r4, #-4]
4000e3f4:	e2033001 	and	r3, r3, #1
4000e3f8:	e1866003 	orr	r6, r6, r3
4000e3fc:	e1a00009 	mov	r0, r9
4000e400:	e5046004 	str	r6, [r4, #-4]
4000e404:	ebffe56a 	bl	400079b4 <__malloc_unlock>
4000e408:	e1a00004 	mov	r0, r4
4000e40c:	eaffff7e 	b	4000e20c <_realloc_r+0x1c0>
4000e410:	e5943000 	ldr	r3, [r4]
4000e414:	e5883000 	str	r3, [r8]
4000e418:	e5943004 	ldr	r3, [r4, #4]
4000e41c:	e352001b 	cmp	r2, #27
4000e420:	e5883004 	str	r3, [r8, #4]
4000e424:	92842008 	addls	r2, r4, #8
4000e428:	92883008 	addls	r3, r8, #8
4000e42c:	9affffcf 	bls	4000e370 <_realloc_r+0x324>
4000e430:	e5943008 	ldr	r3, [r4, #8]
4000e434:	e5883008 	str	r3, [r8, #8]
4000e438:	e594300c 	ldr	r3, [r4, #12]
4000e43c:	e588300c 	str	r3, [r8, #12]
4000e440:	e3520024 	cmp	r2, #36	; 0x24
4000e444:	05943010 	ldreq	r3, [r4, #16]
4000e448:	05883010 	streq	r3, [r8, #16]
4000e44c:	05942014 	ldreq	r2, [r4, #20]
4000e450:	12883010 	addne	r3, r8, #16
4000e454:	05882014 	streq	r2, [r8, #20]
4000e458:	12842010 	addne	r2, r4, #16
4000e45c:	02883018 	addeq	r3, r8, #24
4000e460:	02842018 	addeq	r2, r4, #24
4000e464:	eaffffc1 	b	4000e370 <_realloc_r+0x324>
4000e468:	e1a01004 	mov	r1, r4
4000e46c:	e1a00007 	mov	r0, r7
4000e470:	e1a05003 	mov	r5, r3
4000e474:	e1a04007 	mov	r4, r7
4000e478:	ebfffe69 	bl	4000de24 <memmove>
4000e47c:	e1a0700b 	mov	r7, fp
4000e480:	e59b3004 	ldr	r3, [fp, #4]
4000e484:	eaffff53 	b	4000e1d8 <_realloc_r+0x18c>
4000e488:	e1a01004 	mov	r1, r4
4000e48c:	ebfffe64 	bl	4000de24 <memmove>
4000e490:	eaffffbc 	b	4000e388 <_realloc_r+0x33c>
4000e494:	e2861010 	add	r1, r6, #16
4000e498:	e15c0001 	cmp	ip, r1
4000e49c:	baffff74 	blt	4000e274 <_realloc_r+0x228>
4000e4a0:	e1a0700b 	mov	r7, fp
4000e4a4:	e5b71008 	ldr	r1, [r7, #8]!
4000e4a8:	e59b300c 	ldr	r3, [fp, #12]
4000e4ac:	e2452004 	sub	r2, r5, #4
4000e4b0:	e3520024 	cmp	r2, #36	; 0x24
4000e4b4:	e581300c 	str	r3, [r1, #12]
4000e4b8:	e5831008 	str	r1, [r3, #8]
4000e4bc:	8a000036 	bhi	4000e59c <_realloc_r+0x550>
4000e4c0:	e3520013 	cmp	r2, #19
4000e4c4:	91a03007 	movls	r3, r7
4000e4c8:	9a000014 	bls	4000e520 <_realloc_r+0x4d4>
4000e4cc:	e5943000 	ldr	r3, [r4]
4000e4d0:	e58b3008 	str	r3, [fp, #8]
4000e4d4:	e5943004 	ldr	r3, [r4, #4]
4000e4d8:	e352001b 	cmp	r2, #27
4000e4dc:	e58b300c 	str	r3, [fp, #12]
4000e4e0:	92844008 	addls	r4, r4, #8
4000e4e4:	928b3010 	addls	r3, fp, #16
4000e4e8:	9a00000c 	bls	4000e520 <_realloc_r+0x4d4>
4000e4ec:	e5943008 	ldr	r3, [r4, #8]
4000e4f0:	e58b3010 	str	r3, [fp, #16]
4000e4f4:	e594300c 	ldr	r3, [r4, #12]
4000e4f8:	e58b3014 	str	r3, [fp, #20]
4000e4fc:	e3520024 	cmp	r2, #36	; 0x24
4000e500:	05943010 	ldreq	r3, [r4, #16]
4000e504:	058b3018 	streq	r3, [fp, #24]
4000e508:	05942014 	ldreq	r2, [r4, #20]
4000e50c:	058b201c 	streq	r2, [fp, #28]
4000e510:	12844010 	addne	r4, r4, #16
4000e514:	128b3018 	addne	r3, fp, #24
4000e518:	028b3020 	addeq	r3, fp, #32
4000e51c:	02844018 	addeq	r4, r4, #24
4000e520:	e5942000 	ldr	r2, [r4]
4000e524:	e5832000 	str	r2, [r3]
4000e528:	e5942004 	ldr	r2, [r4, #4]
4000e52c:	e5832004 	str	r2, [r3, #4]
4000e530:	e5942008 	ldr	r2, [r4, #8]
4000e534:	e5832008 	str	r2, [r3, #8]
4000e538:	e066200c 	rsb	r2, r6, ip
4000e53c:	e08b3006 	add	r3, fp, r6
4000e540:	e3822001 	orr	r2, r2, #1
4000e544:	e58a3008 	str	r3, [sl, #8]
4000e548:	e5832004 	str	r2, [r3, #4]
4000e54c:	e59b3004 	ldr	r3, [fp, #4]
4000e550:	e2033001 	and	r3, r3, #1
4000e554:	e1866003 	orr	r6, r6, r3
4000e558:	e1a00009 	mov	r0, r9
4000e55c:	e58b6004 	str	r6, [fp, #4]
4000e560:	ebffe513 	bl	400079b4 <__malloc_unlock>
4000e564:	e1a00007 	mov	r0, r7
4000e568:	eaffff27 	b	4000e20c <_realloc_r+0x1c0>
4000e56c:	e5182004 	ldr	r2, [r8, #-4]
4000e570:	e3c22003 	bic	r2, r2, #3
4000e574:	e0855002 	add	r5, r5, r2
4000e578:	eaffff16 	b	4000e1d8 <_realloc_r+0x18c>
4000e57c:	e1a01004 	mov	r1, r4
4000e580:	e1a00007 	mov	r0, r7
4000e584:	e1a0500c 	mov	r5, ip
4000e588:	e1a04007 	mov	r4, r7
4000e58c:	ebfffe24 	bl	4000de24 <memmove>
4000e590:	e1a0700b 	mov	r7, fp
4000e594:	e59b3004 	ldr	r3, [fp, #4]
4000e598:	eaffff0e 	b	4000e1d8 <_realloc_r+0x18c>
4000e59c:	e1a01004 	mov	r1, r4
4000e5a0:	e1a00007 	mov	r0, r7
4000e5a4:	e58dc004 	str	ip, [sp, #4]
4000e5a8:	ebfffe1d 	bl	4000de24 <memmove>
4000e5ac:	e59dc004 	ldr	ip, [sp, #4]
4000e5b0:	eaffffe0 	b	4000e538 <_realloc_r+0x4ec>
4000e5b4:	40018654 	andmi	r8, r1, r4, asr r6

4000e5b8 <__aeabi_uidiv>:
4000e5b8:	e2512001 	subs	r2, r1, #1
4000e5bc:	012fff1e 	bxeq	lr
4000e5c0:	3a000036 	bcc	4000e6a0 <__aeabi_uidiv+0xe8>
4000e5c4:	e1500001 	cmp	r0, r1
4000e5c8:	9a000022 	bls	4000e658 <__aeabi_uidiv+0xa0>
4000e5cc:	e1110002 	tst	r1, r2
4000e5d0:	0a000023 	beq	4000e664 <__aeabi_uidiv+0xac>
4000e5d4:	e311020e 	tst	r1, #-536870912	; 0xe0000000
4000e5d8:	01a01181 	lsleq	r1, r1, #3
4000e5dc:	03a03008 	moveq	r3, #8
4000e5e0:	13a03001 	movne	r3, #1
4000e5e4:	e3510201 	cmp	r1, #268435456	; 0x10000000
4000e5e8:	31510000 	cmpcc	r1, r0
4000e5ec:	31a01201 	lslcc	r1, r1, #4
4000e5f0:	31a03203 	lslcc	r3, r3, #4
4000e5f4:	3afffffa 	bcc	4000e5e4 <__aeabi_uidiv+0x2c>
4000e5f8:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
4000e5fc:	31510000 	cmpcc	r1, r0
4000e600:	31a01081 	lslcc	r1, r1, #1
4000e604:	31a03083 	lslcc	r3, r3, #1
4000e608:	3afffffa 	bcc	4000e5f8 <__aeabi_uidiv+0x40>
4000e60c:	e3a02000 	mov	r2, #0
4000e610:	e1500001 	cmp	r0, r1
4000e614:	20400001 	subcs	r0, r0, r1
4000e618:	21822003 	orrcs	r2, r2, r3
4000e61c:	e15000a1 	cmp	r0, r1, lsr #1
4000e620:	204000a1 	subcs	r0, r0, r1, lsr #1
4000e624:	218220a3 	orrcs	r2, r2, r3, lsr #1
4000e628:	e1500121 	cmp	r0, r1, lsr #2
4000e62c:	20400121 	subcs	r0, r0, r1, lsr #2
4000e630:	21822123 	orrcs	r2, r2, r3, lsr #2
4000e634:	e15001a1 	cmp	r0, r1, lsr #3
4000e638:	204001a1 	subcs	r0, r0, r1, lsr #3
4000e63c:	218221a3 	orrcs	r2, r2, r3, lsr #3
4000e640:	e3500000 	cmp	r0, #0
4000e644:	11b03223 	lsrsne	r3, r3, #4
4000e648:	11a01221 	lsrne	r1, r1, #4
4000e64c:	1affffef 	bne	4000e610 <__aeabi_uidiv+0x58>
4000e650:	e1a00002 	mov	r0, r2
4000e654:	e12fff1e 	bx	lr
4000e658:	03a00001 	moveq	r0, #1
4000e65c:	13a00000 	movne	r0, #0
4000e660:	e12fff1e 	bx	lr
4000e664:	e3510801 	cmp	r1, #65536	; 0x10000
4000e668:	21a01821 	lsrcs	r1, r1, #16
4000e66c:	23a02010 	movcs	r2, #16
4000e670:	33a02000 	movcc	r2, #0
4000e674:	e3510c01 	cmp	r1, #256	; 0x100
4000e678:	21a01421 	lsrcs	r1, r1, #8
4000e67c:	22822008 	addcs	r2, r2, #8
4000e680:	e3510010 	cmp	r1, #16
4000e684:	21a01221 	lsrcs	r1, r1, #4
4000e688:	22822004 	addcs	r2, r2, #4
4000e68c:	e3510004 	cmp	r1, #4
4000e690:	82822003 	addhi	r2, r2, #3
4000e694:	908220a1 	addls	r2, r2, r1, lsr #1
4000e698:	e1a00230 	lsr	r0, r0, r2
4000e69c:	e12fff1e 	bx	lr
4000e6a0:	e3500000 	cmp	r0, #0
4000e6a4:	13e00000 	mvnne	r0, #0
4000e6a8:	ea000007 	b	4000e6cc <__aeabi_idiv0>

4000e6ac <__aeabi_uidivmod>:
4000e6ac:	e3510000 	cmp	r1, #0
4000e6b0:	0afffffa 	beq	4000e6a0 <__aeabi_uidiv+0xe8>
4000e6b4:	e92d4003 	push	{r0, r1, lr}
4000e6b8:	ebffffbe 	bl	4000e5b8 <__aeabi_uidiv>
4000e6bc:	e8bd4006 	pop	{r1, r2, lr}
4000e6c0:	e0030092 	mul	r3, r2, r0
4000e6c4:	e0411003 	sub	r1, r1, r3
4000e6c8:	e12fff1e 	bx	lr

4000e6cc <__aeabi_idiv0>:
4000e6cc:	e12fff1e 	bx	lr

4000e6d0 <__aeabi_drsub>:
4000e6d0:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000
4000e6d4:	ea000000 	b	4000e6dc <__adddf3>

4000e6d8 <__aeabi_dsub>:
4000e6d8:	e2233102 	eor	r3, r3, #-2147483648	; 0x80000000

4000e6dc <__adddf3>:
4000e6dc:	e92d4030 	push	{r4, r5, lr}
4000e6e0:	e1a04081 	lsl	r4, r1, #1
4000e6e4:	e1a05083 	lsl	r5, r3, #1
4000e6e8:	e1340005 	teq	r4, r5
4000e6ec:	01300002 	teqeq	r0, r2
4000e6f0:	1194c000 	orrsne	ip, r4, r0
4000e6f4:	1195c002 	orrsne	ip, r5, r2
4000e6f8:	11f0cac4 	mvnsne	ip, r4, asr #21
4000e6fc:	11f0cac5 	mvnsne	ip, r5, asr #21
4000e700:	0a00008c 	beq	4000e938 <__adddf3+0x25c>
4000e704:	e1a04aa4 	lsr	r4, r4, #21
4000e708:	e0745aa5 	rsbs	r5, r4, r5, lsr #21
4000e70c:	b2655000 	rsblt	r5, r5, #0
4000e710:	da000006 	ble	4000e730 <__adddf3+0x54>
4000e714:	e0844005 	add	r4, r4, r5
4000e718:	e0202002 	eor	r2, r0, r2
4000e71c:	e0213003 	eor	r3, r1, r3
4000e720:	e0220000 	eor	r0, r2, r0
4000e724:	e0231001 	eor	r1, r3, r1
4000e728:	e0202002 	eor	r2, r0, r2
4000e72c:	e0213003 	eor	r3, r1, r3
4000e730:	e3550036 	cmp	r5, #54	; 0x36
4000e734:	88bd4030 	pophi	{r4, r5, lr}
4000e738:	812fff1e 	bxhi	lr
4000e73c:	e3110102 	tst	r1, #-2147483648	; 0x80000000
4000e740:	e1a01601 	lsl	r1, r1, #12
4000e744:	e3a0c601 	mov	ip, #1048576	; 0x100000
4000e748:	e18c1621 	orr	r1, ip, r1, lsr #12
4000e74c:	0a000001 	beq	4000e758 <__adddf3+0x7c>
4000e750:	e2700000 	rsbs	r0, r0, #0
4000e754:	e2e11000 	rsc	r1, r1, #0
4000e758:	e3130102 	tst	r3, #-2147483648	; 0x80000000
4000e75c:	e1a03603 	lsl	r3, r3, #12
4000e760:	e18c3623 	orr	r3, ip, r3, lsr #12
4000e764:	0a000001 	beq	4000e770 <__adddf3+0x94>
4000e768:	e2722000 	rsbs	r2, r2, #0
4000e76c:	e2e33000 	rsc	r3, r3, #0
4000e770:	e1340005 	teq	r4, r5
4000e774:	0a000069 	beq	4000e920 <__adddf3+0x244>
4000e778:	e2444001 	sub	r4, r4, #1
4000e77c:	e275e020 	rsbs	lr, r5, #32
4000e780:	ba000005 	blt	4000e79c <__adddf3+0xc0>
4000e784:	e1a0ce12 	lsl	ip, r2, lr
4000e788:	e0900532 	adds	r0, r0, r2, lsr r5
4000e78c:	e2a11000 	adc	r1, r1, #0
4000e790:	e0900e13 	adds	r0, r0, r3, lsl lr
4000e794:	e0b11553 	adcs	r1, r1, r3, asr r5
4000e798:	ea000006 	b	4000e7b8 <__adddf3+0xdc>
4000e79c:	e2455020 	sub	r5, r5, #32
4000e7a0:	e28ee020 	add	lr, lr, #32
4000e7a4:	e3520001 	cmp	r2, #1
4000e7a8:	e1a0ce13 	lsl	ip, r3, lr
4000e7ac:	238cc002 	orrcs	ip, ip, #2
4000e7b0:	e0900553 	adds	r0, r0, r3, asr r5
4000e7b4:	e0b11fc3 	adcs	r1, r1, r3, asr #31
4000e7b8:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000e7bc:	5a000002 	bpl	4000e7cc <__adddf3+0xf0>
4000e7c0:	e27cc000 	rsbs	ip, ip, #0
4000e7c4:	e2f00000 	rscs	r0, r0, #0
4000e7c8:	e2e11000 	rsc	r1, r1, #0
4000e7cc:	e3510601 	cmp	r1, #1048576	; 0x100000
4000e7d0:	3a00000f 	bcc	4000e814 <__adddf3+0x138>
4000e7d4:	e3510602 	cmp	r1, #2097152	; 0x200000
4000e7d8:	3a000006 	bcc	4000e7f8 <__adddf3+0x11c>
4000e7dc:	e1b010a1 	lsrs	r1, r1, #1
4000e7e0:	e1b00060 	rrxs	r0, r0
4000e7e4:	e1a0c06c 	rrx	ip, ip
4000e7e8:	e2844001 	add	r4, r4, #1
4000e7ec:	e1a02a84 	lsl	r2, r4, #21
4000e7f0:	e3720501 	cmn	r2, #4194304	; 0x400000
4000e7f4:	2a00006b 	bcs	4000e9a8 <__adddf3+0x2cc>
4000e7f8:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
4000e7fc:	01b0c0a0 	lsrseq	ip, r0, #1
4000e800:	e2b00000 	adcs	r0, r0, #0
4000e804:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000e808:	e1811005 	orr	r1, r1, r5
4000e80c:	e8bd4030 	pop	{r4, r5, lr}
4000e810:	e12fff1e 	bx	lr
4000e814:	e1b0c08c 	lsls	ip, ip, #1
4000e818:	e0b00000 	adcs	r0, r0, r0
4000e81c:	e0a11001 	adc	r1, r1, r1
4000e820:	e3110601 	tst	r1, #1048576	; 0x100000
4000e824:	e2444001 	sub	r4, r4, #1
4000e828:	1afffff2 	bne	4000e7f8 <__adddf3+0x11c>
4000e82c:	e3310000 	teq	r1, #0
4000e830:	13a03014 	movne	r3, #20
4000e834:	03a03034 	moveq	r3, #52	; 0x34
4000e838:	01a01000 	moveq	r1, r0
4000e83c:	03a00000 	moveq	r0, #0
4000e840:	e1a02001 	mov	r2, r1
4000e844:	e3520801 	cmp	r2, #65536	; 0x10000
4000e848:	21a02822 	lsrcs	r2, r2, #16
4000e84c:	22433010 	subcs	r3, r3, #16
4000e850:	e3520c01 	cmp	r2, #256	; 0x100
4000e854:	21a02422 	lsrcs	r2, r2, #8
4000e858:	22433008 	subcs	r3, r3, #8
4000e85c:	e3520010 	cmp	r2, #16
4000e860:	21a02222 	lsrcs	r2, r2, #4
4000e864:	22433004 	subcs	r3, r3, #4
4000e868:	e3520004 	cmp	r2, #4
4000e86c:	22433002 	subcs	r3, r3, #2
4000e870:	304330a2 	subcc	r3, r3, r2, lsr #1
4000e874:	e04331a2 	sub	r3, r3, r2, lsr #3
4000e878:	e2532020 	subs	r2, r3, #32
4000e87c:	aa000007 	bge	4000e8a0 <__adddf3+0x1c4>
4000e880:	e292200c 	adds	r2, r2, #12
4000e884:	da000004 	ble	4000e89c <__adddf3+0x1c0>
4000e888:	e282c014 	add	ip, r2, #20
4000e88c:	e262200c 	rsb	r2, r2, #12
4000e890:	e1a00c11 	lsl	r0, r1, ip
4000e894:	e1a01231 	lsr	r1, r1, r2
4000e898:	ea000004 	b	4000e8b0 <__adddf3+0x1d4>
4000e89c:	e2822014 	add	r2, r2, #20
4000e8a0:	d262c020 	rsble	ip, r2, #32
4000e8a4:	e1a01211 	lsl	r1, r1, r2
4000e8a8:	d1811c30 	orrle	r1, r1, r0, lsr ip
4000e8ac:	d1a00210 	lslle	r0, r0, r2
4000e8b0:	e0544003 	subs	r4, r4, r3
4000e8b4:	a0811a04 	addge	r1, r1, r4, lsl #20
4000e8b8:	a1811005 	orrge	r1, r1, r5
4000e8bc:	a8bd4030 	popge	{r4, r5, lr}
4000e8c0:	a12fff1e 	bxge	lr
4000e8c4:	e1e04004 	mvn	r4, r4
4000e8c8:	e254401f 	subs	r4, r4, #31
4000e8cc:	aa00000f 	bge	4000e910 <__adddf3+0x234>
4000e8d0:	e294400c 	adds	r4, r4, #12
4000e8d4:	ca000006 	bgt	4000e8f4 <__adddf3+0x218>
4000e8d8:	e2844014 	add	r4, r4, #20
4000e8dc:	e2642020 	rsb	r2, r4, #32
4000e8e0:	e1a00430 	lsr	r0, r0, r4
4000e8e4:	e1800211 	orr	r0, r0, r1, lsl r2
4000e8e8:	e1851431 	orr	r1, r5, r1, lsr r4
4000e8ec:	e8bd4030 	pop	{r4, r5, lr}
4000e8f0:	e12fff1e 	bx	lr
4000e8f4:	e264400c 	rsb	r4, r4, #12
4000e8f8:	e2642020 	rsb	r2, r4, #32
4000e8fc:	e1a00230 	lsr	r0, r0, r2
4000e900:	e1800411 	orr	r0, r0, r1, lsl r4
4000e904:	e1a01005 	mov	r1, r5
4000e908:	e8bd4030 	pop	{r4, r5, lr}
4000e90c:	e12fff1e 	bx	lr
4000e910:	e1a00431 	lsr	r0, r1, r4
4000e914:	e1a01005 	mov	r1, r5
4000e918:	e8bd4030 	pop	{r4, r5, lr}
4000e91c:	e12fff1e 	bx	lr
4000e920:	e3340000 	teq	r4, #0
4000e924:	e2233601 	eor	r3, r3, #1048576	; 0x100000
4000e928:	02211601 	eoreq	r1, r1, #1048576	; 0x100000
4000e92c:	02844001 	addeq	r4, r4, #1
4000e930:	12455001 	subne	r5, r5, #1
4000e934:	eaffff8f 	b	4000e778 <__adddf3+0x9c>
4000e938:	e1f0cac4 	mvns	ip, r4, asr #21
4000e93c:	11f0cac5 	mvnsne	ip, r5, asr #21
4000e940:	0a00001d 	beq	4000e9bc <__adddf3+0x2e0>
4000e944:	e1340005 	teq	r4, r5
4000e948:	01300002 	teqeq	r0, r2
4000e94c:	0a000004 	beq	4000e964 <__adddf3+0x288>
4000e950:	e194c000 	orrs	ip, r4, r0
4000e954:	01a01003 	moveq	r1, r3
4000e958:	01a00002 	moveq	r0, r2
4000e95c:	e8bd4030 	pop	{r4, r5, lr}
4000e960:	e12fff1e 	bx	lr
4000e964:	e1310003 	teq	r1, r3
4000e968:	13a01000 	movne	r1, #0
4000e96c:	13a00000 	movne	r0, #0
4000e970:	18bd4030 	popne	{r4, r5, lr}
4000e974:	112fff1e 	bxne	lr
4000e978:	e1b0caa4 	lsrs	ip, r4, #21
4000e97c:	1a000004 	bne	4000e994 <__adddf3+0x2b8>
4000e980:	e1b00080 	lsls	r0, r0, #1
4000e984:	e0b11001 	adcs	r1, r1, r1
4000e988:	23811102 	orrcs	r1, r1, #-2147483648	; 0x80000000
4000e98c:	e8bd4030 	pop	{r4, r5, lr}
4000e990:	e12fff1e 	bx	lr
4000e994:	e2944501 	adds	r4, r4, #4194304	; 0x400000
4000e998:	32811601 	addcc	r1, r1, #1048576	; 0x100000
4000e99c:	38bd4030 	popcc	{r4, r5, lr}
4000e9a0:	312fff1e 	bxcc	lr
4000e9a4:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000e9a8:	e385147f 	orr	r1, r5, #2130706432	; 0x7f000000
4000e9ac:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
4000e9b0:	e3a00000 	mov	r0, #0
4000e9b4:	e8bd4030 	pop	{r4, r5, lr}
4000e9b8:	e12fff1e 	bx	lr
4000e9bc:	e1f0cac4 	mvns	ip, r4, asr #21
4000e9c0:	11a01003 	movne	r1, r3
4000e9c4:	11a00002 	movne	r0, r2
4000e9c8:	01f0cac5 	mvnseq	ip, r5, asr #21
4000e9cc:	11a03001 	movne	r3, r1
4000e9d0:	11a02000 	movne	r2, r0
4000e9d4:	e1904601 	orrs	r4, r0, r1, lsl #12
4000e9d8:	01925603 	orrseq	r5, r2, r3, lsl #12
4000e9dc:	01310003 	teqeq	r1, r3
4000e9e0:	13811702 	orrne	r1, r1, #524288	; 0x80000
4000e9e4:	e8bd4030 	pop	{r4, r5, lr}
4000e9e8:	e12fff1e 	bx	lr

4000e9ec <__aeabi_ui2d>:
4000e9ec:	e3300000 	teq	r0, #0
4000e9f0:	03a01000 	moveq	r1, #0
4000e9f4:	012fff1e 	bxeq	lr
4000e9f8:	e92d4030 	push	{r4, r5, lr}
4000e9fc:	e3a04b01 	mov	r4, #1024	; 0x400
4000ea00:	e2844032 	add	r4, r4, #50	; 0x32
4000ea04:	e3a05000 	mov	r5, #0
4000ea08:	e3a01000 	mov	r1, #0
4000ea0c:	eaffff86 	b	4000e82c <__adddf3+0x150>

4000ea10 <__aeabi_i2d>:
4000ea10:	e3300000 	teq	r0, #0
4000ea14:	03a01000 	moveq	r1, #0
4000ea18:	012fff1e 	bxeq	lr
4000ea1c:	e92d4030 	push	{r4, r5, lr}
4000ea20:	e3a04b01 	mov	r4, #1024	; 0x400
4000ea24:	e2844032 	add	r4, r4, #50	; 0x32
4000ea28:	e2105102 	ands	r5, r0, #-2147483648	; 0x80000000
4000ea2c:	42600000 	rsbmi	r0, r0, #0
4000ea30:	e3a01000 	mov	r1, #0
4000ea34:	eaffff7c 	b	4000e82c <__adddf3+0x150>

4000ea38 <__aeabi_f2d>:
4000ea38:	e1b02080 	lsls	r2, r0, #1
4000ea3c:	e1a011c2 	asr	r1, r2, #3
4000ea40:	e1a01061 	rrx	r1, r1
4000ea44:	e1a00e02 	lsl	r0, r2, #28
4000ea48:	121234ff 	andsne	r3, r2, #-16777216	; 0xff000000
4000ea4c:	133304ff 	teqne	r3, #-16777216	; 0xff000000
4000ea50:	1221130e 	eorne	r1, r1, #939524096	; 0x38000000
4000ea54:	112fff1e 	bxne	lr
4000ea58:	e3320000 	teq	r2, #0
4000ea5c:	133304ff 	teqne	r3, #-16777216	; 0xff000000
4000ea60:	012fff1e 	bxeq	lr
4000ea64:	e92d4030 	push	{r4, r5, lr}
4000ea68:	e3a04d0e 	mov	r4, #896	; 0x380
4000ea6c:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000ea70:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
4000ea74:	eaffff6c 	b	4000e82c <__adddf3+0x150>

4000ea78 <__aeabi_ul2d>:
4000ea78:	e1902001 	orrs	r2, r0, r1
4000ea7c:	012fff1e 	bxeq	lr
4000ea80:	e92d4030 	push	{r4, r5, lr}
4000ea84:	e3a05000 	mov	r5, #0
4000ea88:	ea000006 	b	4000eaa8 <__aeabi_l2d+0x1c>

4000ea8c <__aeabi_l2d>:
4000ea8c:	e1902001 	orrs	r2, r0, r1
4000ea90:	012fff1e 	bxeq	lr
4000ea94:	e92d4030 	push	{r4, r5, lr}
4000ea98:	e2115102 	ands	r5, r1, #-2147483648	; 0x80000000
4000ea9c:	5a000001 	bpl	4000eaa8 <__aeabi_l2d+0x1c>
4000eaa0:	e2700000 	rsbs	r0, r0, #0
4000eaa4:	e2e11000 	rsc	r1, r1, #0
4000eaa8:	e3a04b01 	mov	r4, #1024	; 0x400
4000eaac:	e2844032 	add	r4, r4, #50	; 0x32
4000eab0:	e1b0cb21 	lsrs	ip, r1, #22
4000eab4:	0affff44 	beq	4000e7cc <__adddf3+0xf0>
4000eab8:	e3a02003 	mov	r2, #3
4000eabc:	e1b0c1ac 	lsrs	ip, ip, #3
4000eac0:	12822003 	addne	r2, r2, #3
4000eac4:	e1b0c1ac 	lsrs	ip, ip, #3
4000eac8:	12822003 	addne	r2, r2, #3
4000eacc:	e08221ac 	add	r2, r2, ip, lsr #3
4000ead0:	e2623020 	rsb	r3, r2, #32
4000ead4:	e1a0c310 	lsl	ip, r0, r3
4000ead8:	e1a00230 	lsr	r0, r0, r2
4000eadc:	e1800311 	orr	r0, r0, r1, lsl r3
4000eae0:	e1a01231 	lsr	r1, r1, r2
4000eae4:	e0844002 	add	r4, r4, r2
4000eae8:	eaffff37 	b	4000e7cc <__adddf3+0xf0>

4000eaec <__aeabi_dmul>:
4000eaec:	e92d4070 	push	{r4, r5, r6, lr}
4000eaf0:	e3a0c0ff 	mov	ip, #255	; 0xff
4000eaf4:	e38ccc07 	orr	ip, ip, #1792	; 0x700
4000eaf8:	e01c4a21 	ands	r4, ip, r1, lsr #20
4000eafc:	101c5a23 	andsne	r5, ip, r3, lsr #20
4000eb00:	1134000c 	teqne	r4, ip
4000eb04:	1135000c 	teqne	r5, ip
4000eb08:	0b000075 	bleq	4000ece4 <__aeabi_dmul+0x1f8>
4000eb0c:	e0844005 	add	r4, r4, r5
4000eb10:	e0216003 	eor	r6, r1, r3
4000eb14:	e1c11a8c 	bic	r1, r1, ip, lsl #21
4000eb18:	e1c33a8c 	bic	r3, r3, ip, lsl #21
4000eb1c:	e1905601 	orrs	r5, r0, r1, lsl #12
4000eb20:	11925603 	orrsne	r5, r2, r3, lsl #12
4000eb24:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000eb28:	e3833601 	orr	r3, r3, #1048576	; 0x100000
4000eb2c:	0a00001d 	beq	4000eba8 <__aeabi_dmul+0xbc>
4000eb30:	e08ec290 	umull	ip, lr, r0, r2
4000eb34:	e3a05000 	mov	r5, #0
4000eb38:	e0a5e291 	umlal	lr, r5, r1, r2
4000eb3c:	e2062102 	and	r2, r6, #-2147483648	; 0x80000000
4000eb40:	e0a5e390 	umlal	lr, r5, r0, r3
4000eb44:	e3a06000 	mov	r6, #0
4000eb48:	e0a65391 	umlal	r5, r6, r1, r3
4000eb4c:	e33c0000 	teq	ip, #0
4000eb50:	138ee001 	orrne	lr, lr, #1
4000eb54:	e24440ff 	sub	r4, r4, #255	; 0xff
4000eb58:	e3560c02 	cmp	r6, #512	; 0x200
4000eb5c:	e2c44c03 	sbc	r4, r4, #768	; 0x300
4000eb60:	2a000002 	bcs	4000eb70 <__aeabi_dmul+0x84>
4000eb64:	e1b0e08e 	lsls	lr, lr, #1
4000eb68:	e0b55005 	adcs	r5, r5, r5
4000eb6c:	e0a66006 	adc	r6, r6, r6
4000eb70:	e1821586 	orr	r1, r2, r6, lsl #11
4000eb74:	e1811aa5 	orr	r1, r1, r5, lsr #21
4000eb78:	e1a00585 	lsl	r0, r5, #11
4000eb7c:	e1800aae 	orr	r0, r0, lr, lsr #21
4000eb80:	e1a0e58e 	lsl	lr, lr, #11
4000eb84:	e254c0fd 	subs	ip, r4, #253	; 0xfd
4000eb88:	835c0c07 	cmphi	ip, #1792	; 0x700
4000eb8c:	8a000011 	bhi	4000ebd8 <__aeabi_dmul+0xec>
4000eb90:	e35e0102 	cmp	lr, #-2147483648	; 0x80000000
4000eb94:	01b0e0a0 	lsrseq	lr, r0, #1
4000eb98:	e2b00000 	adcs	r0, r0, #0
4000eb9c:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000eba0:	e8bd4070 	pop	{r4, r5, r6, lr}
4000eba4:	e12fff1e 	bx	lr
4000eba8:	e2066102 	and	r6, r6, #-2147483648	; 0x80000000
4000ebac:	e1861001 	orr	r1, r6, r1
4000ebb0:	e1800002 	orr	r0, r0, r2
4000ebb4:	e0211003 	eor	r1, r1, r3
4000ebb8:	e05440ac 	subs	r4, r4, ip, lsr #1
4000ebbc:	c074500c 	rsbsgt	r5, r4, ip
4000ebc0:	c1811a04 	orrgt	r1, r1, r4, lsl #20
4000ebc4:	c8bd4070 	popgt	{r4, r5, r6, lr}
4000ebc8:	c12fff1e 	bxgt	lr
4000ebcc:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000ebd0:	e3a0e000 	mov	lr, #0
4000ebd4:	e2544001 	subs	r4, r4, #1
4000ebd8:	ca00005d 	bgt	4000ed54 <__aeabi_dmul+0x268>
4000ebdc:	e3740036 	cmn	r4, #54	; 0x36
4000ebe0:	d3a00000 	movle	r0, #0
4000ebe4:	d2011102 	andle	r1, r1, #-2147483648	; 0x80000000
4000ebe8:	d8bd4070 	pople	{r4, r5, r6, lr}
4000ebec:	d12fff1e 	bxle	lr
4000ebf0:	e2644000 	rsb	r4, r4, #0
4000ebf4:	e2544020 	subs	r4, r4, #32
4000ebf8:	aa00001a 	bge	4000ec68 <__aeabi_dmul+0x17c>
4000ebfc:	e294400c 	adds	r4, r4, #12
4000ec00:	ca00000c 	bgt	4000ec38 <__aeabi_dmul+0x14c>
4000ec04:	e2844014 	add	r4, r4, #20
4000ec08:	e2645020 	rsb	r5, r4, #32
4000ec0c:	e1a03510 	lsl	r3, r0, r5
4000ec10:	e1a00430 	lsr	r0, r0, r4
4000ec14:	e1800511 	orr	r0, r0, r1, lsl r5
4000ec18:	e2012102 	and	r2, r1, #-2147483648	; 0x80000000
4000ec1c:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
4000ec20:	e0900fa3 	adds	r0, r0, r3, lsr #31
4000ec24:	e0a21431 	adc	r1, r2, r1, lsr r4
4000ec28:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000ec2c:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000ec30:	e8bd4070 	pop	{r4, r5, r6, lr}
4000ec34:	e12fff1e 	bx	lr
4000ec38:	e264400c 	rsb	r4, r4, #12
4000ec3c:	e2645020 	rsb	r5, r4, #32
4000ec40:	e1a03410 	lsl	r3, r0, r4
4000ec44:	e1a00530 	lsr	r0, r0, r5
4000ec48:	e1800411 	orr	r0, r0, r1, lsl r4
4000ec4c:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000ec50:	e0900fa3 	adds	r0, r0, r3, lsr #31
4000ec54:	e2a11000 	adc	r1, r1, #0
4000ec58:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000ec5c:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000ec60:	e8bd4070 	pop	{r4, r5, r6, lr}
4000ec64:	e12fff1e 	bx	lr
4000ec68:	e2645020 	rsb	r5, r4, #32
4000ec6c:	e18ee510 	orr	lr, lr, r0, lsl r5
4000ec70:	e1a03430 	lsr	r3, r0, r4
4000ec74:	e1833511 	orr	r3, r3, r1, lsl r5
4000ec78:	e1a00431 	lsr	r0, r1, r4
4000ec7c:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000ec80:	e1c00431 	bic	r0, r0, r1, lsr r4
4000ec84:	e0800fa3 	add	r0, r0, r3, lsr #31
4000ec88:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000ec8c:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000ec90:	e8bd4070 	pop	{r4, r5, r6, lr}
4000ec94:	e12fff1e 	bx	lr
4000ec98:	e3340000 	teq	r4, #0
4000ec9c:	1a000008 	bne	4000ecc4 <__aeabi_dmul+0x1d8>
4000eca0:	e2016102 	and	r6, r1, #-2147483648	; 0x80000000
4000eca4:	e1b00080 	lsls	r0, r0, #1
4000eca8:	e0a11001 	adc	r1, r1, r1
4000ecac:	e3110601 	tst	r1, #1048576	; 0x100000
4000ecb0:	02444001 	subeq	r4, r4, #1
4000ecb4:	0afffffa 	beq	4000eca4 <__aeabi_dmul+0x1b8>
4000ecb8:	e1811006 	orr	r1, r1, r6
4000ecbc:	e3350000 	teq	r5, #0
4000ecc0:	112fff1e 	bxne	lr
4000ecc4:	e2036102 	and	r6, r3, #-2147483648	; 0x80000000
4000ecc8:	e1b02082 	lsls	r2, r2, #1
4000eccc:	e0a33003 	adc	r3, r3, r3
4000ecd0:	e3130601 	tst	r3, #1048576	; 0x100000
4000ecd4:	02455001 	subeq	r5, r5, #1
4000ecd8:	0afffffa 	beq	4000ecc8 <__aeabi_dmul+0x1dc>
4000ecdc:	e1833006 	orr	r3, r3, r6
4000ece0:	e12fff1e 	bx	lr
4000ece4:	e134000c 	teq	r4, ip
4000ece8:	e00c5a23 	and	r5, ip, r3, lsr #20
4000ecec:	1135000c 	teqne	r5, ip
4000ecf0:	0a000007 	beq	4000ed14 <__aeabi_dmul+0x228>
4000ecf4:	e1906081 	orrs	r6, r0, r1, lsl #1
4000ecf8:	11926083 	orrsne	r6, r2, r3, lsl #1
4000ecfc:	1affffe5 	bne	4000ec98 <__aeabi_dmul+0x1ac>
4000ed00:	e0211003 	eor	r1, r1, r3
4000ed04:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000ed08:	e3a00000 	mov	r0, #0
4000ed0c:	e8bd4070 	pop	{r4, r5, r6, lr}
4000ed10:	e12fff1e 	bx	lr
4000ed14:	e1906081 	orrs	r6, r0, r1, lsl #1
4000ed18:	01a00002 	moveq	r0, r2
4000ed1c:	01a01003 	moveq	r1, r3
4000ed20:	11926083 	orrsne	r6, r2, r3, lsl #1
4000ed24:	0a000010 	beq	4000ed6c <__aeabi_dmul+0x280>
4000ed28:	e134000c 	teq	r4, ip
4000ed2c:	1a000001 	bne	4000ed38 <__aeabi_dmul+0x24c>
4000ed30:	e1906601 	orrs	r6, r0, r1, lsl #12
4000ed34:	1a00000c 	bne	4000ed6c <__aeabi_dmul+0x280>
4000ed38:	e135000c 	teq	r5, ip
4000ed3c:	1a000003 	bne	4000ed50 <__aeabi_dmul+0x264>
4000ed40:	e1926603 	orrs	r6, r2, r3, lsl #12
4000ed44:	11a00002 	movne	r0, r2
4000ed48:	11a01003 	movne	r1, r3
4000ed4c:	1a000006 	bne	4000ed6c <__aeabi_dmul+0x280>
4000ed50:	e0211003 	eor	r1, r1, r3
4000ed54:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000ed58:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
4000ed5c:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
4000ed60:	e3a00000 	mov	r0, #0
4000ed64:	e8bd4070 	pop	{r4, r5, r6, lr}
4000ed68:	e12fff1e 	bx	lr
4000ed6c:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
4000ed70:	e381173e 	orr	r1, r1, #16252928	; 0xf80000
4000ed74:	e8bd4070 	pop	{r4, r5, r6, lr}
4000ed78:	e12fff1e 	bx	lr

4000ed7c <__aeabi_ddiv>:
4000ed7c:	e92d4070 	push	{r4, r5, r6, lr}
4000ed80:	e3a0c0ff 	mov	ip, #255	; 0xff
4000ed84:	e38ccc07 	orr	ip, ip, #1792	; 0x700
4000ed88:	e01c4a21 	ands	r4, ip, r1, lsr #20
4000ed8c:	101c5a23 	andsne	r5, ip, r3, lsr #20
4000ed90:	1134000c 	teqne	r4, ip
4000ed94:	1135000c 	teqne	r5, ip
4000ed98:	0b00005e 	bleq	4000ef18 <__aeabi_ddiv+0x19c>
4000ed9c:	e0444005 	sub	r4, r4, r5
4000eda0:	e021e003 	eor	lr, r1, r3
4000eda4:	e1925603 	orrs	r5, r2, r3, lsl #12
4000eda8:	e1a01601 	lsl	r1, r1, #12
4000edac:	0a00004c 	beq	4000eee4 <__aeabi_ddiv+0x168>
4000edb0:	e1a03603 	lsl	r3, r3, #12
4000edb4:	e3a05201 	mov	r5, #268435456	; 0x10000000
4000edb8:	e1853223 	orr	r3, r5, r3, lsr #4
4000edbc:	e1833c22 	orr	r3, r3, r2, lsr #24
4000edc0:	e1a02402 	lsl	r2, r2, #8
4000edc4:	e1855221 	orr	r5, r5, r1, lsr #4
4000edc8:	e1855c20 	orr	r5, r5, r0, lsr #24
4000edcc:	e1a06400 	lsl	r6, r0, #8
4000edd0:	e20e1102 	and	r1, lr, #-2147483648	; 0x80000000
4000edd4:	e1550003 	cmp	r5, r3
4000edd8:	01560002 	cmpeq	r6, r2
4000eddc:	e2a440fd 	adc	r4, r4, #253	; 0xfd
4000ede0:	e2844c03 	add	r4, r4, #768	; 0x300
4000ede4:	2a000001 	bcs	4000edf0 <__aeabi_ddiv+0x74>
4000ede8:	e1b030a3 	lsrs	r3, r3, #1
4000edec:	e1a02062 	rrx	r2, r2
4000edf0:	e0566002 	subs	r6, r6, r2
4000edf4:	e0c55003 	sbc	r5, r5, r3
4000edf8:	e1b030a3 	lsrs	r3, r3, #1
4000edfc:	e1a02062 	rrx	r2, r2
4000ee00:	e3a00601 	mov	r0, #1048576	; 0x100000
4000ee04:	e3a0c702 	mov	ip, #524288	; 0x80000
4000ee08:	e056e002 	subs	lr, r6, r2
4000ee0c:	e0d5e003 	sbcs	lr, r5, r3
4000ee10:	20466002 	subcs	r6, r6, r2
4000ee14:	21a0500e 	movcs	r5, lr
4000ee18:	2180000c 	orrcs	r0, r0, ip
4000ee1c:	e1b030a3 	lsrs	r3, r3, #1
4000ee20:	e1a02062 	rrx	r2, r2
4000ee24:	e056e002 	subs	lr, r6, r2
4000ee28:	e0d5e003 	sbcs	lr, r5, r3
4000ee2c:	20466002 	subcs	r6, r6, r2
4000ee30:	21a0500e 	movcs	r5, lr
4000ee34:	218000ac 	orrcs	r0, r0, ip, lsr #1
4000ee38:	e1b030a3 	lsrs	r3, r3, #1
4000ee3c:	e1a02062 	rrx	r2, r2
4000ee40:	e056e002 	subs	lr, r6, r2
4000ee44:	e0d5e003 	sbcs	lr, r5, r3
4000ee48:	20466002 	subcs	r6, r6, r2
4000ee4c:	21a0500e 	movcs	r5, lr
4000ee50:	2180012c 	orrcs	r0, r0, ip, lsr #2
4000ee54:	e1b030a3 	lsrs	r3, r3, #1
4000ee58:	e1a02062 	rrx	r2, r2
4000ee5c:	e056e002 	subs	lr, r6, r2
4000ee60:	e0d5e003 	sbcs	lr, r5, r3
4000ee64:	20466002 	subcs	r6, r6, r2
4000ee68:	21a0500e 	movcs	r5, lr
4000ee6c:	218001ac 	orrcs	r0, r0, ip, lsr #3
4000ee70:	e195e006 	orrs	lr, r5, r6
4000ee74:	0a00000d 	beq	4000eeb0 <__aeabi_ddiv+0x134>
4000ee78:	e1a05205 	lsl	r5, r5, #4
4000ee7c:	e1855e26 	orr	r5, r5, r6, lsr #28
4000ee80:	e1a06206 	lsl	r6, r6, #4
4000ee84:	e1a03183 	lsl	r3, r3, #3
4000ee88:	e1833ea2 	orr	r3, r3, r2, lsr #29
4000ee8c:	e1a02182 	lsl	r2, r2, #3
4000ee90:	e1b0c22c 	lsrs	ip, ip, #4
4000ee94:	1affffdb 	bne	4000ee08 <__aeabi_ddiv+0x8c>
4000ee98:	e3110601 	tst	r1, #1048576	; 0x100000
4000ee9c:	1a000006 	bne	4000eebc <__aeabi_ddiv+0x140>
4000eea0:	e1811000 	orr	r1, r1, r0
4000eea4:	e3a00000 	mov	r0, #0
4000eea8:	e3a0c102 	mov	ip, #-2147483648	; 0x80000000
4000eeac:	eaffffd5 	b	4000ee08 <__aeabi_ddiv+0x8c>
4000eeb0:	e3110601 	tst	r1, #1048576	; 0x100000
4000eeb4:	01811000 	orreq	r1, r1, r0
4000eeb8:	03a00000 	moveq	r0, #0
4000eebc:	e254c0fd 	subs	ip, r4, #253	; 0xfd
4000eec0:	835c0c07 	cmphi	ip, #1792	; 0x700
4000eec4:	8affff43 	bhi	4000ebd8 <__aeabi_dmul+0xec>
4000eec8:	e055c003 	subs	ip, r5, r3
4000eecc:	0056c002 	subseq	ip, r6, r2
4000eed0:	01b0c0a0 	lsrseq	ip, r0, #1
4000eed4:	e2b00000 	adcs	r0, r0, #0
4000eed8:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000eedc:	e8bd4070 	pop	{r4, r5, r6, lr}
4000eee0:	e12fff1e 	bx	lr
4000eee4:	e20ee102 	and	lr, lr, #-2147483648	; 0x80000000
4000eee8:	e18e1621 	orr	r1, lr, r1, lsr #12
4000eeec:	e09440ac 	adds	r4, r4, ip, lsr #1
4000eef0:	c074500c 	rsbsgt	r5, r4, ip
4000eef4:	c1811a04 	orrgt	r1, r1, r4, lsl #20
4000eef8:	c8bd4070 	popgt	{r4, r5, r6, lr}
4000eefc:	c12fff1e 	bxgt	lr
4000ef00:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000ef04:	e3a0e000 	mov	lr, #0
4000ef08:	e2544001 	subs	r4, r4, #1
4000ef0c:	eaffff31 	b	4000ebd8 <__aeabi_dmul+0xec>
4000ef10:	e185e006 	orr	lr, r5, r6
4000ef14:	eaffff2f 	b	4000ebd8 <__aeabi_dmul+0xec>
4000ef18:	e00c5a23 	and	r5, ip, r3, lsr #20
4000ef1c:	e134000c 	teq	r4, ip
4000ef20:	0135000c 	teqeq	r5, ip
4000ef24:	0affff90 	beq	4000ed6c <__aeabi_dmul+0x280>
4000ef28:	e134000c 	teq	r4, ip
4000ef2c:	1a000006 	bne	4000ef4c <__aeabi_ddiv+0x1d0>
4000ef30:	e1904601 	orrs	r4, r0, r1, lsl #12
4000ef34:	1affff8c 	bne	4000ed6c <__aeabi_dmul+0x280>
4000ef38:	e135000c 	teq	r5, ip
4000ef3c:	1affff83 	bne	4000ed50 <__aeabi_dmul+0x264>
4000ef40:	e1a00002 	mov	r0, r2
4000ef44:	e1a01003 	mov	r1, r3
4000ef48:	eaffff87 	b	4000ed6c <__aeabi_dmul+0x280>
4000ef4c:	e135000c 	teq	r5, ip
4000ef50:	1a000004 	bne	4000ef68 <__aeabi_ddiv+0x1ec>
4000ef54:	e1925603 	orrs	r5, r2, r3, lsl #12
4000ef58:	0affff68 	beq	4000ed00 <__aeabi_dmul+0x214>
4000ef5c:	e1a00002 	mov	r0, r2
4000ef60:	e1a01003 	mov	r1, r3
4000ef64:	eaffff80 	b	4000ed6c <__aeabi_dmul+0x280>
4000ef68:	e1906081 	orrs	r6, r0, r1, lsl #1
4000ef6c:	11926083 	orrsne	r6, r2, r3, lsl #1
4000ef70:	1affff48 	bne	4000ec98 <__aeabi_dmul+0x1ac>
4000ef74:	e1904081 	orrs	r4, r0, r1, lsl #1
4000ef78:	1affff74 	bne	4000ed50 <__aeabi_dmul+0x264>
4000ef7c:	e1925083 	orrs	r5, r2, r3, lsl #1
4000ef80:	1affff5e 	bne	4000ed00 <__aeabi_dmul+0x214>
4000ef84:	eaffff78 	b	4000ed6c <__aeabi_dmul+0x280>

4000ef88 <__gedf2>:
4000ef88:	e3e0c000 	mvn	ip, #0
4000ef8c:	ea000002 	b	4000ef9c <__cmpdf2+0x4>

4000ef90 <__ledf2>:
4000ef90:	e3a0c001 	mov	ip, #1
4000ef94:	ea000000 	b	4000ef9c <__cmpdf2+0x4>

4000ef98 <__cmpdf2>:
4000ef98:	e3a0c001 	mov	ip, #1
4000ef9c:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
4000efa0:	e1a0c081 	lsl	ip, r1, #1
4000efa4:	e1f0cacc 	mvns	ip, ip, asr #21
4000efa8:	e1a0c083 	lsl	ip, r3, #1
4000efac:	11f0cacc 	mvnsne	ip, ip, asr #21
4000efb0:	0a00000e 	beq	4000eff0 <__cmpdf2+0x58>
4000efb4:	e28dd004 	add	sp, sp, #4
4000efb8:	e190c081 	orrs	ip, r0, r1, lsl #1
4000efbc:	0192c083 	orrseq	ip, r2, r3, lsl #1
4000efc0:	11310003 	teqne	r1, r3
4000efc4:	01300002 	teqeq	r0, r2
4000efc8:	03a00000 	moveq	r0, #0
4000efcc:	012fff1e 	bxeq	lr
4000efd0:	e3700000 	cmn	r0, #0
4000efd4:	e1310003 	teq	r1, r3
4000efd8:	51510003 	cmppl	r1, r3
4000efdc:	01500002 	cmpeq	r0, r2
4000efe0:	21a00fc3 	asrcs	r0, r3, #31
4000efe4:	31e00fc3 	mvncc	r0, r3, asr #31
4000efe8:	e3800001 	orr	r0, r0, #1
4000efec:	e12fff1e 	bx	lr
4000eff0:	e1a0c081 	lsl	ip, r1, #1
4000eff4:	e1f0cacc 	mvns	ip, ip, asr #21
4000eff8:	1a000001 	bne	4000f004 <__cmpdf2+0x6c>
4000effc:	e190c601 	orrs	ip, r0, r1, lsl #12
4000f000:	1a000004 	bne	4000f018 <__cmpdf2+0x80>
4000f004:	e1a0c083 	lsl	ip, r3, #1
4000f008:	e1f0cacc 	mvns	ip, ip, asr #21
4000f00c:	1affffe8 	bne	4000efb4 <__cmpdf2+0x1c>
4000f010:	e192c603 	orrs	ip, r2, r3, lsl #12
4000f014:	0affffe6 	beq	4000efb4 <__cmpdf2+0x1c>
4000f018:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
4000f01c:	e12fff1e 	bx	lr

4000f020 <__aeabi_cdrcmple>:
4000f020:	e1a0c000 	mov	ip, r0
4000f024:	e1a00002 	mov	r0, r2
4000f028:	e1a0200c 	mov	r2, ip
4000f02c:	e1a0c001 	mov	ip, r1
4000f030:	e1a01003 	mov	r1, r3
4000f034:	e1a0300c 	mov	r3, ip
4000f038:	eaffffff 	b	4000f03c <__aeabi_cdcmpeq>

4000f03c <__aeabi_cdcmpeq>:
4000f03c:	e92d4001 	push	{r0, lr}
4000f040:	ebffffd4 	bl	4000ef98 <__cmpdf2>
4000f044:	e3500000 	cmp	r0, #0
4000f048:	43700000 	cmnmi	r0, #0
4000f04c:	e8bd4001 	pop	{r0, lr}
4000f050:	e12fff1e 	bx	lr

4000f054 <__aeabi_dcmpeq>:
4000f054:	e52de008 	str	lr, [sp, #-8]!
4000f058:	ebfffff7 	bl	4000f03c <__aeabi_cdcmpeq>
4000f05c:	03a00001 	moveq	r0, #1
4000f060:	13a00000 	movne	r0, #0
4000f064:	e49de008 	ldr	lr, [sp], #8
4000f068:	e12fff1e 	bx	lr

4000f06c <__aeabi_dcmplt>:
4000f06c:	e52de008 	str	lr, [sp, #-8]!
4000f070:	ebfffff1 	bl	4000f03c <__aeabi_cdcmpeq>
4000f074:	33a00001 	movcc	r0, #1
4000f078:	23a00000 	movcs	r0, #0
4000f07c:	e49de008 	ldr	lr, [sp], #8
4000f080:	e12fff1e 	bx	lr

4000f084 <__aeabi_dcmple>:
4000f084:	e52de008 	str	lr, [sp, #-8]!
4000f088:	ebffffeb 	bl	4000f03c <__aeabi_cdcmpeq>
4000f08c:	93a00001 	movls	r0, #1
4000f090:	83a00000 	movhi	r0, #0
4000f094:	e49de008 	ldr	lr, [sp], #8
4000f098:	e12fff1e 	bx	lr

4000f09c <__aeabi_dcmpge>:
4000f09c:	e52de008 	str	lr, [sp, #-8]!
4000f0a0:	ebffffde 	bl	4000f020 <__aeabi_cdrcmple>
4000f0a4:	93a00001 	movls	r0, #1
4000f0a8:	83a00000 	movhi	r0, #0
4000f0ac:	e49de008 	ldr	lr, [sp], #8
4000f0b0:	e12fff1e 	bx	lr

4000f0b4 <__aeabi_dcmpgt>:
4000f0b4:	e52de008 	str	lr, [sp, #-8]!
4000f0b8:	ebffffd8 	bl	4000f020 <__aeabi_cdrcmple>
4000f0bc:	33a00001 	movcc	r0, #1
4000f0c0:	23a00000 	movcs	r0, #0
4000f0c4:	e49de008 	ldr	lr, [sp], #8
4000f0c8:	e12fff1e 	bx	lr

4000f0cc <__aeabi_d2iz>:
4000f0cc:	e1a02081 	lsl	r2, r1, #1
4000f0d0:	e2922602 	adds	r2, r2, #2097152	; 0x200000
4000f0d4:	2a00000c 	bcs	4000f10c <__aeabi_d2iz+0x40>
4000f0d8:	5a000009 	bpl	4000f104 <__aeabi_d2iz+0x38>
4000f0dc:	e3e03e3e 	mvn	r3, #992	; 0x3e0
4000f0e0:	e0532ac2 	subs	r2, r3, r2, asr #21
4000f0e4:	9a00000a 	bls	4000f114 <__aeabi_d2iz+0x48>
4000f0e8:	e1a03581 	lsl	r3, r1, #11
4000f0ec:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
4000f0f0:	e1833aa0 	orr	r3, r3, r0, lsr #21
4000f0f4:	e3110102 	tst	r1, #-2147483648	; 0x80000000
4000f0f8:	e1a00233 	lsr	r0, r3, r2
4000f0fc:	12600000 	rsbne	r0, r0, #0
4000f100:	e12fff1e 	bx	lr
4000f104:	e3a00000 	mov	r0, #0
4000f108:	e12fff1e 	bx	lr
4000f10c:	e1900601 	orrs	r0, r0, r1, lsl #12
4000f110:	1a000002 	bne	4000f120 <__aeabi_d2iz+0x54>
4000f114:	e2110102 	ands	r0, r1, #-2147483648	; 0x80000000
4000f118:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
4000f11c:	e12fff1e 	bx	lr
4000f120:	e3a00000 	mov	r0, #0
4000f124:	e12fff1e 	bx	lr

4000f128 <__aeabi_uldivmod>:
4000f128:	e3530000 	cmp	r3, #0
4000f12c:	03520000 	cmpeq	r2, #0
4000f130:	1a000004 	bne	4000f148 <__aeabi_uldivmod+0x20>
4000f134:	e3510000 	cmp	r1, #0
4000f138:	03500000 	cmpeq	r0, #0
4000f13c:	13e01000 	mvnne	r1, #0
4000f140:	13e00000 	mvnne	r0, #0
4000f144:	eafffd60 	b	4000e6cc <__aeabi_idiv0>
4000f148:	e24dd008 	sub	sp, sp, #8
4000f14c:	e92d6000 	push	{sp, lr}
4000f150:	eb000014 	bl	4000f1a8 <__gnu_uldivmod_helper>
4000f154:	e59de004 	ldr	lr, [sp, #4]
4000f158:	e28dd008 	add	sp, sp, #8
4000f15c:	e8bd000c 	pop	{r2, r3}
4000f160:	e12fff1e 	bx	lr

4000f164 <__gnu_ldivmod_helper>:
4000f164:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000f168:	e59d9020 	ldr	r9, [sp, #32]
4000f16c:	e1a08002 	mov	r8, r2
4000f170:	e1a0a003 	mov	sl, r3
4000f174:	e1a06000 	mov	r6, r0
4000f178:	e1a07001 	mov	r7, r1
4000f17c:	eb000019 	bl	4000f1e8 <__divdi3>
4000f180:	e0030198 	mul	r3, r8, r1
4000f184:	e1a02000 	mov	r2, r0
4000f188:	e0854098 	umull	r4, r5, r8, r0
4000f18c:	e022329a 	mla	r2, sl, r2, r3
4000f190:	e0825005 	add	r5, r2, r5
4000f194:	e0564004 	subs	r4, r6, r4
4000f198:	e0c75005 	sbc	r5, r7, r5
4000f19c:	e8890030 	stm	r9, {r4, r5}
4000f1a0:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000f1a4:	e12fff1e 	bx	lr

4000f1a8 <__gnu_uldivmod_helper>:
4000f1a8:	e92d43f8 	push	{r3, r4, r5, r6, r7, r8, r9, lr}
4000f1ac:	e59d9020 	ldr	r9, [sp, #32]
4000f1b0:	e1a06000 	mov	r6, r0
4000f1b4:	e1a07001 	mov	r7, r1
4000f1b8:	e1a08002 	mov	r8, r2
4000f1bc:	e1a04003 	mov	r4, r3
4000f1c0:	eb00013c 	bl	4000f6b8 <__udivdi3>
4000f1c4:	e0030490 	mul	r3, r0, r4
4000f1c8:	e0854890 	umull	r4, r5, r0, r8
4000f1cc:	e0283891 	mla	r8, r1, r8, r3
4000f1d0:	e0885005 	add	r5, r8, r5
4000f1d4:	e0564004 	subs	r4, r6, r4
4000f1d8:	e0c75005 	sbc	r5, r7, r5
4000f1dc:	e8890030 	stm	r9, {r4, r5}
4000f1e0:	e8bd43f8 	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
4000f1e4:	e12fff1e 	bx	lr

4000f1e8 <__divdi3>:
4000f1e8:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000f1ec:	e2704000 	rsbs	r4, r0, #0
4000f1f0:	e2e15000 	rsc	r5, r1, #0
4000f1f4:	e3510000 	cmp	r1, #0
4000f1f8:	e3e06000 	mvn	r6, #0
4000f1fc:	a1a04000 	movge	r4, r0
4000f200:	a1a05001 	movge	r5, r1
4000f204:	a3a06000 	movge	r6, #0
4000f208:	e3530000 	cmp	r3, #0
4000f20c:	e24dd014 	sub	sp, sp, #20
4000f210:	ba000098 	blt	4000f478 <__divdi3+0x290>
4000f214:	e3530000 	cmp	r3, #0
4000f218:	e1a0c004 	mov	ip, r4
4000f21c:	e1a0b005 	mov	fp, r5
4000f220:	e1a0a002 	mov	sl, r2
4000f224:	e1a01003 	mov	r1, r3
4000f228:	e1a08002 	mov	r8, r2
4000f22c:	e1a07004 	mov	r7, r4
4000f230:	e1a09005 	mov	r9, r5
4000f234:	1a000040 	bne	4000f33c <__divdi3+0x154>
4000f238:	e1520005 	cmp	r2, r5
4000f23c:	9a000052 	bls	4000f38c <__divdi3+0x1a4>
4000f240:	e1a00002 	mov	r0, r2
4000f244:	eb000237 	bl	4000fb28 <__clzsi2>
4000f248:	e3500000 	cmp	r0, #0
4000f24c:	12603020 	rsbne	r3, r0, #32
4000f250:	11a03334 	lsrne	r3, r4, r3
4000f254:	11a0801a 	lslne	r8, sl, r0
4000f258:	11839015 	orrne	r9, r3, r5, lsl r0
4000f25c:	11a07014 	lslne	r7, r4, r0
4000f260:	e1a04828 	lsr	r4, r8, #16
4000f264:	e1a01004 	mov	r1, r4
4000f268:	e1a00009 	mov	r0, r9
4000f26c:	ebfffcd1 	bl	4000e5b8 <__aeabi_uidiv>
4000f270:	e1a01004 	mov	r1, r4
4000f274:	e1a0b000 	mov	fp, r0
4000f278:	e1a00009 	mov	r0, r9
4000f27c:	ebfffd0a 	bl	4000e6ac <__aeabi_uidivmod>
4000f280:	e1a0a808 	lsl	sl, r8, #16
4000f284:	e1a0a82a 	lsr	sl, sl, #16
4000f288:	e0000b9a 	mul	r0, sl, fp
4000f28c:	e1a02827 	lsr	r2, r7, #16
4000f290:	e1821801 	orr	r1, r2, r1, lsl #16
4000f294:	e1500001 	cmp	r0, r1
4000f298:	9a000007 	bls	4000f2bc <__divdi3+0xd4>
4000f29c:	e0911008 	adds	r1, r1, r8
4000f2a0:	e24b3001 	sub	r3, fp, #1
4000f2a4:	2a000003 	bcs	4000f2b8 <__divdi3+0xd0>
4000f2a8:	e1500001 	cmp	r0, r1
4000f2ac:	824bb002 	subhi	fp, fp, #2
4000f2b0:	80811008 	addhi	r1, r1, r8
4000f2b4:	8a000000 	bhi	4000f2bc <__divdi3+0xd4>
4000f2b8:	e1a0b003 	mov	fp, r3
4000f2bc:	e0609001 	rsb	r9, r0, r1
4000f2c0:	e1a00009 	mov	r0, r9
4000f2c4:	e1a01004 	mov	r1, r4
4000f2c8:	ebfffcba 	bl	4000e5b8 <__aeabi_uidiv>
4000f2cc:	e1a01004 	mov	r1, r4
4000f2d0:	e1a05000 	mov	r5, r0
4000f2d4:	e1a00009 	mov	r0, r9
4000f2d8:	ebfffcf3 	bl	4000e6ac <__aeabi_uidivmod>
4000f2dc:	e00a0a95 	mul	sl, r5, sl
4000f2e0:	e1a07807 	lsl	r7, r7, #16
4000f2e4:	e1a07827 	lsr	r7, r7, #16
4000f2e8:	e1871801 	orr	r1, r7, r1, lsl #16
4000f2ec:	e15a0001 	cmp	sl, r1
4000f2f0:	9a000006 	bls	4000f310 <__divdi3+0x128>
4000f2f4:	e0918008 	adds	r8, r1, r8
4000f2f8:	e2453001 	sub	r3, r5, #1
4000f2fc:	2a000002 	bcs	4000f30c <__divdi3+0x124>
4000f300:	e15a0008 	cmp	sl, r8
4000f304:	82455002 	subhi	r5, r5, #2
4000f308:	8a000000 	bhi	4000f310 <__divdi3+0x128>
4000f30c:	e1a05003 	mov	r5, r3
4000f310:	e185380b 	orr	r3, r5, fp, lsl #16
4000f314:	e3a04000 	mov	r4, #0
4000f318:	e3560000 	cmp	r6, #0
4000f31c:	e1a00003 	mov	r0, r3
4000f320:	e1a01004 	mov	r1, r4
4000f324:	0a000001 	beq	4000f330 <__divdi3+0x148>
4000f328:	e2700000 	rsbs	r0, r0, #0
4000f32c:	e2e11000 	rsc	r1, r1, #0
4000f330:	e28dd014 	add	sp, sp, #20
4000f334:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000f338:	e12fff1e 	bx	lr
4000f33c:	e1530005 	cmp	r3, r5
4000f340:	83a04000 	movhi	r4, #0
4000f344:	81a03004 	movhi	r3, r4
4000f348:	8afffff2 	bhi	4000f318 <__divdi3+0x130>
4000f34c:	e1a00003 	mov	r0, r3
4000f350:	e58d100c 	str	r1, [sp, #12]
4000f354:	e58dc008 	str	ip, [sp, #8]
4000f358:	eb0001f2 	bl	4000fb28 <__clzsi2>
4000f35c:	e2505000 	subs	r5, r0, #0
4000f360:	e59d100c 	ldr	r1, [sp, #12]
4000f364:	e59dc008 	ldr	ip, [sp, #8]
4000f368:	1a00007f 	bne	4000f56c <__divdi3+0x384>
4000f36c:	e151000b 	cmp	r1, fp
4000f370:	215a000c 	cmpcs	sl, ip
4000f374:	83a04000 	movhi	r4, #0
4000f378:	93a04001 	movls	r4, #1
4000f37c:	93a03001 	movls	r3, #1
4000f380:	91a04005 	movls	r4, r5
4000f384:	81a03004 	movhi	r3, r4
4000f388:	eaffffe2 	b	4000f318 <__divdi3+0x130>
4000f38c:	e3520000 	cmp	r2, #0
4000f390:	1a000003 	bne	4000f3a4 <__divdi3+0x1bc>
4000f394:	e1a01002 	mov	r1, r2
4000f398:	e3a00001 	mov	r0, #1
4000f39c:	ebfffc85 	bl	4000e5b8 <__aeabi_uidiv>
4000f3a0:	e1a08000 	mov	r8, r0
4000f3a4:	e1a00008 	mov	r0, r8
4000f3a8:	eb0001de 	bl	4000fb28 <__clzsi2>
4000f3ac:	e2503000 	subs	r3, r0, #0
4000f3b0:	1a000034 	bne	4000f488 <__divdi3+0x2a0>
4000f3b4:	e1a0a808 	lsl	sl, r8, #16
4000f3b8:	e0689009 	rsb	r9, r8, r9
4000f3bc:	e1a0a82a 	lsr	sl, sl, #16
4000f3c0:	e1a05828 	lsr	r5, r8, #16
4000f3c4:	e3a04001 	mov	r4, #1
4000f3c8:	e1a01005 	mov	r1, r5
4000f3cc:	e1a00009 	mov	r0, r9
4000f3d0:	ebfffc78 	bl	4000e5b8 <__aeabi_uidiv>
4000f3d4:	e1a01005 	mov	r1, r5
4000f3d8:	e1a0b000 	mov	fp, r0
4000f3dc:	e1a00009 	mov	r0, r9
4000f3e0:	ebfffcb1 	bl	4000e6ac <__aeabi_uidivmod>
4000f3e4:	e0000b9a 	mul	r0, sl, fp
4000f3e8:	e1a02827 	lsr	r2, r7, #16
4000f3ec:	e1821801 	orr	r1, r2, r1, lsl #16
4000f3f0:	e1500001 	cmp	r0, r1
4000f3f4:	9a000006 	bls	4000f414 <__divdi3+0x22c>
4000f3f8:	e0911008 	adds	r1, r1, r8
4000f3fc:	e24b3001 	sub	r3, fp, #1
4000f400:	2a0000a4 	bcs	4000f698 <__divdi3+0x4b0>
4000f404:	e1500001 	cmp	r0, r1
4000f408:	824bb002 	subhi	fp, fp, #2
4000f40c:	80811008 	addhi	r1, r1, r8
4000f410:	9a0000a0 	bls	4000f698 <__divdi3+0x4b0>
4000f414:	e0602001 	rsb	r2, r0, r1
4000f418:	e1a00002 	mov	r0, r2
4000f41c:	e1a01005 	mov	r1, r5
4000f420:	e58d200c 	str	r2, [sp, #12]
4000f424:	ebfffc63 	bl	4000e5b8 <__aeabi_uidiv>
4000f428:	e59d200c 	ldr	r2, [sp, #12]
4000f42c:	e1a09000 	mov	r9, r0
4000f430:	e1a01005 	mov	r1, r5
4000f434:	e1a00002 	mov	r0, r2
4000f438:	ebfffc9b 	bl	4000e6ac <__aeabi_uidivmod>
4000f43c:	e00a0a99 	mul	sl, r9, sl
4000f440:	e1a07807 	lsl	r7, r7, #16
4000f444:	e1a07827 	lsr	r7, r7, #16
4000f448:	e1871801 	orr	r1, r7, r1, lsl #16
4000f44c:	e15a0001 	cmp	sl, r1
4000f450:	9a000006 	bls	4000f470 <__divdi3+0x288>
4000f454:	e0918008 	adds	r8, r1, r8
4000f458:	e2493001 	sub	r3, r9, #1
4000f45c:	2a000002 	bcs	4000f46c <__divdi3+0x284>
4000f460:	e15a0008 	cmp	sl, r8
4000f464:	82499002 	subhi	r9, r9, #2
4000f468:	8a000000 	bhi	4000f470 <__divdi3+0x288>
4000f46c:	e1a09003 	mov	r9, r3
4000f470:	e189380b 	orr	r3, r9, fp, lsl #16
4000f474:	eaffffa7 	b	4000f318 <__divdi3+0x130>
4000f478:	e1e06006 	mvn	r6, r6
4000f47c:	e2722000 	rsbs	r2, r2, #0
4000f480:	e2e33000 	rsc	r3, r3, #0
4000f484:	eaffff62 	b	4000f214 <__divdi3+0x2c>
4000f488:	e1a08318 	lsl	r8, r8, r3
4000f48c:	e263b020 	rsb	fp, r3, #32
4000f490:	e1a04b39 	lsr	r4, r9, fp
4000f494:	e1a0bb37 	lsr	fp, r7, fp
4000f498:	e1a05828 	lsr	r5, r8, #16
4000f49c:	e1a01005 	mov	r1, r5
4000f4a0:	e1a00004 	mov	r0, r4
4000f4a4:	e18bb319 	orr	fp, fp, r9, lsl r3
4000f4a8:	e1a07317 	lsl	r7, r7, r3
4000f4ac:	ebfffc41 	bl	4000e5b8 <__aeabi_uidiv>
4000f4b0:	e1a01005 	mov	r1, r5
4000f4b4:	e1a03000 	mov	r3, r0
4000f4b8:	e1a00004 	mov	r0, r4
4000f4bc:	e58d3004 	str	r3, [sp, #4]
4000f4c0:	ebfffc79 	bl	4000e6ac <__aeabi_uidivmod>
4000f4c4:	e1a0a808 	lsl	sl, r8, #16
4000f4c8:	e59d3004 	ldr	r3, [sp, #4]
4000f4cc:	e1a0a82a 	lsr	sl, sl, #16
4000f4d0:	e000039a 	mul	r0, sl, r3
4000f4d4:	e1a0282b 	lsr	r2, fp, #16
4000f4d8:	e1821801 	orr	r1, r2, r1, lsl #16
4000f4dc:	e1500001 	cmp	r0, r1
4000f4e0:	9a000006 	bls	4000f500 <__divdi3+0x318>
4000f4e4:	e0911008 	adds	r1, r1, r8
4000f4e8:	e2432001 	sub	r2, r3, #1
4000f4ec:	2a00006f 	bcs	4000f6b0 <__divdi3+0x4c8>
4000f4f0:	e1500001 	cmp	r0, r1
4000f4f4:	82433002 	subhi	r3, r3, #2
4000f4f8:	80811008 	addhi	r1, r1, r8
4000f4fc:	9a00006b 	bls	4000f6b0 <__divdi3+0x4c8>
4000f500:	e0609001 	rsb	r9, r0, r1
4000f504:	e1a00009 	mov	r0, r9
4000f508:	e1a01005 	mov	r1, r5
4000f50c:	e58d3004 	str	r3, [sp, #4]
4000f510:	ebfffc28 	bl	4000e5b8 <__aeabi_uidiv>
4000f514:	e1a01005 	mov	r1, r5
4000f518:	e1a04000 	mov	r4, r0
4000f51c:	e1a00009 	mov	r0, r9
4000f520:	ebfffc61 	bl	4000e6ac <__aeabi_uidivmod>
4000f524:	e009049a 	mul	r9, sl, r4
4000f528:	e1a0b80b 	lsl	fp, fp, #16
4000f52c:	e1a0b82b 	lsr	fp, fp, #16
4000f530:	e18b1801 	orr	r1, fp, r1, lsl #16
4000f534:	e1590001 	cmp	r9, r1
4000f538:	e59d3004 	ldr	r3, [sp, #4]
4000f53c:	9a000007 	bls	4000f560 <__divdi3+0x378>
4000f540:	e0911008 	adds	r1, r1, r8
4000f544:	e2442001 	sub	r2, r4, #1
4000f548:	2a000003 	bcs	4000f55c <__divdi3+0x374>
4000f54c:	e1590001 	cmp	r9, r1
4000f550:	82444002 	subhi	r4, r4, #2
4000f554:	80811008 	addhi	r1, r1, r8
4000f558:	8a000000 	bhi	4000f560 <__divdi3+0x378>
4000f55c:	e1a04002 	mov	r4, r2
4000f560:	e0699001 	rsb	r9, r9, r1
4000f564:	e1844803 	orr	r4, r4, r3, lsl #16
4000f568:	eaffff96 	b	4000f3c8 <__divdi3+0x1e0>
4000f56c:	e2653020 	rsb	r3, r5, #32
4000f570:	e1a0833a 	lsr	r8, sl, r3
4000f574:	e1888511 	orr	r8, r8, r1, lsl r5
4000f578:	e1a0233b 	lsr	r2, fp, r3
4000f57c:	e1a03337 	lsr	r3, r7, r3
4000f580:	e1a09828 	lsr	r9, r8, #16
4000f584:	e1a01009 	mov	r1, r9
4000f588:	e1a00002 	mov	r0, r2
4000f58c:	e183b51b 	orr	fp, r3, fp, lsl r5
4000f590:	e58d200c 	str	r2, [sp, #12]
4000f594:	ebfffc07 	bl	4000e5b8 <__aeabi_uidiv>
4000f598:	e59d200c 	ldr	r2, [sp, #12]
4000f59c:	e1a03000 	mov	r3, r0
4000f5a0:	e1a01009 	mov	r1, r9
4000f5a4:	e1a00002 	mov	r0, r2
4000f5a8:	e58d3004 	str	r3, [sp, #4]
4000f5ac:	ebfffc3e 	bl	4000e6ac <__aeabi_uidivmod>
4000f5b0:	e1a04808 	lsl	r4, r8, #16
4000f5b4:	e59d3004 	ldr	r3, [sp, #4]
4000f5b8:	e1a04824 	lsr	r4, r4, #16
4000f5bc:	e0000394 	mul	r0, r4, r3
4000f5c0:	e1a0282b 	lsr	r2, fp, #16
4000f5c4:	e1821801 	orr	r1, r2, r1, lsl #16
4000f5c8:	e1500001 	cmp	r0, r1
4000f5cc:	e1a0a51a 	lsl	sl, sl, r5
4000f5d0:	9a000006 	bls	4000f5f0 <__divdi3+0x408>
4000f5d4:	e0911008 	adds	r1, r1, r8
4000f5d8:	e2432001 	sub	r2, r3, #1
4000f5dc:	2a000031 	bcs	4000f6a8 <__divdi3+0x4c0>
4000f5e0:	e1500001 	cmp	r0, r1
4000f5e4:	82433002 	subhi	r3, r3, #2
4000f5e8:	80811008 	addhi	r1, r1, r8
4000f5ec:	9a00002d 	bls	4000f6a8 <__divdi3+0x4c0>
4000f5f0:	e060c001 	rsb	ip, r0, r1
4000f5f4:	e1a0000c 	mov	r0, ip
4000f5f8:	e1a01009 	mov	r1, r9
4000f5fc:	e98d1008 	stmib	sp, {r3, ip}
4000f600:	ebfffbec 	bl	4000e5b8 <__aeabi_uidiv>
4000f604:	e59dc008 	ldr	ip, [sp, #8]
4000f608:	e1a02000 	mov	r2, r0
4000f60c:	e1a01009 	mov	r1, r9
4000f610:	e1a0000c 	mov	r0, ip
4000f614:	e58d200c 	str	r2, [sp, #12]
4000f618:	ebfffc23 	bl	4000e6ac <__aeabi_uidivmod>
4000f61c:	e59d200c 	ldr	r2, [sp, #12]
4000f620:	e0040492 	mul	r4, r2, r4
4000f624:	e1a0b80b 	lsl	fp, fp, #16
4000f628:	e1a0c82b 	lsr	ip, fp, #16
4000f62c:	e18cc801 	orr	ip, ip, r1, lsl #16
4000f630:	e154000c 	cmp	r4, ip
4000f634:	e59d3004 	ldr	r3, [sp, #4]
4000f638:	9a000006 	bls	4000f658 <__divdi3+0x470>
4000f63c:	e09cc008 	adds	ip, ip, r8
4000f640:	e2421001 	sub	r1, r2, #1
4000f644:	2a000015 	bcs	4000f6a0 <__divdi3+0x4b8>
4000f648:	e154000c 	cmp	r4, ip
4000f64c:	82422002 	subhi	r2, r2, #2
4000f650:	808cc008 	addhi	ip, ip, r8
4000f654:	9a000011 	bls	4000f6a0 <__divdi3+0x4b8>
4000f658:	e1821803 	orr	r1, r2, r3, lsl #16
4000f65c:	e0832a91 	umull	r2, r3, r1, sl
4000f660:	e064400c 	rsb	r4, r4, ip
4000f664:	e1540003 	cmp	r4, r3
4000f668:	3a000007 	bcc	4000f68c <__divdi3+0x4a4>
4000f66c:	13a04000 	movne	r4, #0
4000f670:	03a04001 	moveq	r4, #1
4000f674:	e1520517 	cmp	r2, r7, lsl r5
4000f678:	93a04000 	movls	r4, #0
4000f67c:	82044001 	andhi	r4, r4, #1
4000f680:	e3540000 	cmp	r4, #0
4000f684:	01a03001 	moveq	r3, r1
4000f688:	0affff22 	beq	4000f318 <__divdi3+0x130>
4000f68c:	e2413001 	sub	r3, r1, #1
4000f690:	e3a04000 	mov	r4, #0
4000f694:	eaffff1f 	b	4000f318 <__divdi3+0x130>
4000f698:	e1a0b003 	mov	fp, r3
4000f69c:	eaffff5c 	b	4000f414 <__divdi3+0x22c>
4000f6a0:	e1a02001 	mov	r2, r1
4000f6a4:	eaffffeb 	b	4000f658 <__divdi3+0x470>
4000f6a8:	e1a03002 	mov	r3, r2
4000f6ac:	eaffffcf 	b	4000f5f0 <__divdi3+0x408>
4000f6b0:	e1a03002 	mov	r3, r2
4000f6b4:	eaffff91 	b	4000f500 <__divdi3+0x318>

4000f6b8 <__udivdi3>:
4000f6b8:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000f6bc:	e3530000 	cmp	r3, #0
4000f6c0:	e24dd00c 	sub	sp, sp, #12
4000f6c4:	e1a07003 	mov	r7, r3
4000f6c8:	e1a08000 	mov	r8, r0
4000f6cc:	e1a05001 	mov	r5, r1
4000f6d0:	e1a06002 	mov	r6, r2
4000f6d4:	e1a04002 	mov	r4, r2
4000f6d8:	e1a09000 	mov	r9, r0
4000f6dc:	e1a0a001 	mov	sl, r1
4000f6e0:	1a00003a 	bne	4000f7d0 <__udivdi3+0x118>
4000f6e4:	e1520001 	cmp	r2, r1
4000f6e8:	9a000048 	bls	4000f810 <__udivdi3+0x158>
4000f6ec:	e1a00002 	mov	r0, r2
4000f6f0:	eb00010c 	bl	4000fb28 <__clzsi2>
4000f6f4:	e3500000 	cmp	r0, #0
4000f6f8:	1260a020 	rsbne	sl, r0, #32
4000f6fc:	11a0aa38 	lsrne	sl, r8, sl
4000f700:	11a04016 	lslne	r4, r6, r0
4000f704:	118aa015 	orrne	sl, sl, r5, lsl r0
4000f708:	e1a05824 	lsr	r5, r4, #16
4000f70c:	11a09018 	lslne	r9, r8, r0
4000f710:	e1a01005 	mov	r1, r5
4000f714:	e1a0000a 	mov	r0, sl
4000f718:	ebfffba6 	bl	4000e5b8 <__aeabi_uidiv>
4000f71c:	e1a01005 	mov	r1, r5
4000f720:	e1a07000 	mov	r7, r0
4000f724:	e1a0000a 	mov	r0, sl
4000f728:	ebfffbdf 	bl	4000e6ac <__aeabi_uidivmod>
4000f72c:	e1a08804 	lsl	r8, r4, #16
4000f730:	e1a08828 	lsr	r8, r8, #16
4000f734:	e0000798 	mul	r0, r8, r7
4000f738:	e1a03829 	lsr	r3, r9, #16
4000f73c:	e1831801 	orr	r1, r3, r1, lsl #16
4000f740:	e1500001 	cmp	r0, r1
4000f744:	9a000007 	bls	4000f768 <__udivdi3+0xb0>
4000f748:	e0911004 	adds	r1, r1, r4
4000f74c:	e2472001 	sub	r2, r7, #1
4000f750:	2a000003 	bcs	4000f764 <__udivdi3+0xac>
4000f754:	e1500001 	cmp	r0, r1
4000f758:	82477002 	subhi	r7, r7, #2
4000f75c:	80811004 	addhi	r1, r1, r4
4000f760:	8a000000 	bhi	4000f768 <__udivdi3+0xb0>
4000f764:	e1a07002 	mov	r7, r2
4000f768:	e060a001 	rsb	sl, r0, r1
4000f76c:	e1a0000a 	mov	r0, sl
4000f770:	e1a01005 	mov	r1, r5
4000f774:	ebfffb8f 	bl	4000e5b8 <__aeabi_uidiv>
4000f778:	e1a01005 	mov	r1, r5
4000f77c:	e1a06000 	mov	r6, r0
4000f780:	e1a0000a 	mov	r0, sl
4000f784:	ebfffbc8 	bl	4000e6ac <__aeabi_uidivmod>
4000f788:	e0080896 	mul	r8, r6, r8
4000f78c:	e1a09809 	lsl	r9, r9, #16
4000f790:	e1a09829 	lsr	r9, r9, #16
4000f794:	e1891801 	orr	r1, r9, r1, lsl #16
4000f798:	e1580001 	cmp	r8, r1
4000f79c:	9a000005 	bls	4000f7b8 <__udivdi3+0x100>
4000f7a0:	e0914004 	adds	r4, r1, r4
4000f7a4:	e2463001 	sub	r3, r6, #1
4000f7a8:	2a0000cc 	bcs	4000fae0 <__udivdi3+0x428>
4000f7ac:	e1580004 	cmp	r8, r4
4000f7b0:	82466002 	subhi	r6, r6, #2
4000f7b4:	9a0000c9 	bls	4000fae0 <__udivdi3+0x428>
4000f7b8:	e1860807 	orr	r0, r6, r7, lsl #16
4000f7bc:	e3a06000 	mov	r6, #0
4000f7c0:	e1a01006 	mov	r1, r6
4000f7c4:	e28dd00c 	add	sp, sp, #12
4000f7c8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000f7cc:	e12fff1e 	bx	lr
4000f7d0:	e1530001 	cmp	r3, r1
4000f7d4:	83a06000 	movhi	r6, #0
4000f7d8:	81a00006 	movhi	r0, r6
4000f7dc:	8afffff7 	bhi	4000f7c0 <__udivdi3+0x108>
4000f7e0:	e1a00003 	mov	r0, r3
4000f7e4:	eb0000cf 	bl	4000fb28 <__clzsi2>
4000f7e8:	e2509000 	subs	r9, r0, #0
4000f7ec:	1a000042 	bne	4000f8fc <__udivdi3+0x244>
4000f7f0:	e1570005 	cmp	r7, r5
4000f7f4:	21560008 	cmpcs	r6, r8
4000f7f8:	83a06000 	movhi	r6, #0
4000f7fc:	93a06001 	movls	r6, #1
4000f800:	93a00001 	movls	r0, #1
4000f804:	91a06009 	movls	r6, r9
4000f808:	81a00006 	movhi	r0, r6
4000f80c:	eaffffeb 	b	4000f7c0 <__udivdi3+0x108>
4000f810:	e3520000 	cmp	r2, #0
4000f814:	1a000003 	bne	4000f828 <__udivdi3+0x170>
4000f818:	e1a01002 	mov	r1, r2
4000f81c:	e3a00001 	mov	r0, #1
4000f820:	ebfffb64 	bl	4000e5b8 <__aeabi_uidiv>
4000f824:	e1a04000 	mov	r4, r0
4000f828:	e1a00004 	mov	r0, r4
4000f82c:	eb0000bd 	bl	4000fb28 <__clzsi2>
4000f830:	e2503000 	subs	r3, r0, #0
4000f834:	1a000074 	bne	4000fa0c <__udivdi3+0x354>
4000f838:	e1a0a804 	lsl	sl, r4, #16
4000f83c:	e0645005 	rsb	r5, r4, r5
4000f840:	e1a0a82a 	lsr	sl, sl, #16
4000f844:	e1a07824 	lsr	r7, r4, #16
4000f848:	e3a06001 	mov	r6, #1
4000f84c:	e1a01007 	mov	r1, r7
4000f850:	e1a00005 	mov	r0, r5
4000f854:	ebfffb57 	bl	4000e5b8 <__aeabi_uidiv>
4000f858:	e1a01007 	mov	r1, r7
4000f85c:	e1a08000 	mov	r8, r0
4000f860:	e1a00005 	mov	r0, r5
4000f864:	ebfffb90 	bl	4000e6ac <__aeabi_uidivmod>
4000f868:	e000089a 	mul	r0, sl, r8
4000f86c:	e1a03829 	lsr	r3, r9, #16
4000f870:	e1831801 	orr	r1, r3, r1, lsl #16
4000f874:	e1500001 	cmp	r0, r1
4000f878:	9a000006 	bls	4000f898 <__udivdi3+0x1e0>
4000f87c:	e0911004 	adds	r1, r1, r4
4000f880:	e2482001 	sub	r2, r8, #1
4000f884:	2a000097 	bcs	4000fae8 <__udivdi3+0x430>
4000f888:	e1500001 	cmp	r0, r1
4000f88c:	82488002 	subhi	r8, r8, #2
4000f890:	80811004 	addhi	r1, r1, r4
4000f894:	9a000093 	bls	4000fae8 <__udivdi3+0x430>
4000f898:	e060b001 	rsb	fp, r0, r1
4000f89c:	e1a0000b 	mov	r0, fp
4000f8a0:	e1a01007 	mov	r1, r7
4000f8a4:	ebfffb43 	bl	4000e5b8 <__aeabi_uidiv>
4000f8a8:	e1a01007 	mov	r1, r7
4000f8ac:	e1a05000 	mov	r5, r0
4000f8b0:	e1a0000b 	mov	r0, fp
4000f8b4:	ebfffb7c 	bl	4000e6ac <__aeabi_uidivmod>
4000f8b8:	e00a0a95 	mul	sl, r5, sl
4000f8bc:	e1a09809 	lsl	r9, r9, #16
4000f8c0:	e1a09829 	lsr	r9, r9, #16
4000f8c4:	e1891801 	orr	r1, r9, r1, lsl #16
4000f8c8:	e15a0001 	cmp	sl, r1
4000f8cc:	9a000005 	bls	4000f8e8 <__udivdi3+0x230>
4000f8d0:	e0914004 	adds	r4, r1, r4
4000f8d4:	e2453001 	sub	r3, r5, #1
4000f8d8:	2a000084 	bcs	4000faf0 <__udivdi3+0x438>
4000f8dc:	e15a0004 	cmp	sl, r4
4000f8e0:	82455002 	subhi	r5, r5, #2
4000f8e4:	9a000081 	bls	4000faf0 <__udivdi3+0x438>
4000f8e8:	e1850808 	orr	r0, r5, r8, lsl #16
4000f8ec:	e1a01006 	mov	r1, r6
4000f8f0:	e28dd00c 	add	sp, sp, #12
4000f8f4:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000f8f8:	e12fff1e 	bx	lr
4000f8fc:	e2693020 	rsb	r3, r9, #32
4000f900:	e1a02336 	lsr	r2, r6, r3
4000f904:	e1827917 	orr	r7, r2, r7, lsl r9
4000f908:	e1a02335 	lsr	r2, r5, r3
4000f90c:	e1a03338 	lsr	r3, r8, r3
4000f910:	e1a04827 	lsr	r4, r7, #16
4000f914:	e1a01004 	mov	r1, r4
4000f918:	e1a00002 	mov	r0, r2
4000f91c:	e1835915 	orr	r5, r3, r5, lsl r9
4000f920:	e58d2004 	str	r2, [sp, #4]
4000f924:	ebfffb23 	bl	4000e5b8 <__aeabi_uidiv>
4000f928:	e59d2004 	ldr	r2, [sp, #4]
4000f92c:	e1a0b000 	mov	fp, r0
4000f930:	e1a01004 	mov	r1, r4
4000f934:	e1a00002 	mov	r0, r2
4000f938:	ebfffb5b 	bl	4000e6ac <__aeabi_uidivmod>
4000f93c:	e1a0a807 	lsl	sl, r7, #16
4000f940:	e1a0a82a 	lsr	sl, sl, #16
4000f944:	e0000b9a 	mul	r0, sl, fp
4000f948:	e1a03825 	lsr	r3, r5, #16
4000f94c:	e1831801 	orr	r1, r3, r1, lsl #16
4000f950:	e1500001 	cmp	r0, r1
4000f954:	e1a06916 	lsl	r6, r6, r9
4000f958:	9a000003 	bls	4000f96c <__udivdi3+0x2b4>
4000f95c:	e0911007 	adds	r1, r1, r7
4000f960:	e24b2001 	sub	r2, fp, #1
4000f964:	3a000068 	bcc	4000fb0c <__udivdi3+0x454>
4000f968:	e1a0b002 	mov	fp, r2
4000f96c:	e0603001 	rsb	r3, r0, r1
4000f970:	e1a00003 	mov	r0, r3
4000f974:	e1a01004 	mov	r1, r4
4000f978:	e58d3004 	str	r3, [sp, #4]
4000f97c:	ebfffb0d 	bl	4000e5b8 <__aeabi_uidiv>
4000f980:	e59d3004 	ldr	r3, [sp, #4]
4000f984:	e1a02000 	mov	r2, r0
4000f988:	e1a01004 	mov	r1, r4
4000f98c:	e1a00003 	mov	r0, r3
4000f990:	e58d2004 	str	r2, [sp, #4]
4000f994:	ebfffb44 	bl	4000e6ac <__aeabi_uidivmod>
4000f998:	e59d2004 	ldr	r2, [sp, #4]
4000f99c:	e00a0a92 	mul	sl, r2, sl
4000f9a0:	e1a05805 	lsl	r5, r5, #16
4000f9a4:	e1a05825 	lsr	r5, r5, #16
4000f9a8:	e1851801 	orr	r1, r5, r1, lsl #16
4000f9ac:	e15a0001 	cmp	sl, r1
4000f9b0:	9a000003 	bls	4000f9c4 <__udivdi3+0x30c>
4000f9b4:	e0911007 	adds	r1, r1, r7
4000f9b8:	e2423001 	sub	r3, r2, #1
4000f9bc:	3a00004d 	bcc	4000faf8 <__udivdi3+0x440>
4000f9c0:	e1a02003 	mov	r2, r3
4000f9c4:	e182080b 	orr	r0, r2, fp, lsl #16
4000f9c8:	e0854690 	umull	r4, r5, r0, r6
4000f9cc:	e06aa001 	rsb	sl, sl, r1
4000f9d0:	e15a0005 	cmp	sl, r5
4000f9d4:	3a000006 	bcc	4000f9f4 <__udivdi3+0x33c>
4000f9d8:	13a06000 	movne	r6, #0
4000f9dc:	03a06001 	moveq	r6, #1
4000f9e0:	e1540918 	cmp	r4, r8, lsl r9
4000f9e4:	93a06000 	movls	r6, #0
4000f9e8:	82066001 	andhi	r6, r6, #1
4000f9ec:	e3560000 	cmp	r6, #0
4000f9f0:	0affff72 	beq	4000f7c0 <__udivdi3+0x108>
4000f9f4:	e3a06000 	mov	r6, #0
4000f9f8:	e2400001 	sub	r0, r0, #1
4000f9fc:	e1a01006 	mov	r1, r6
4000fa00:	e28dd00c 	add	sp, sp, #12
4000fa04:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000fa08:	e12fff1e 	bx	lr
4000fa0c:	e1a04314 	lsl	r4, r4, r3
4000fa10:	e263b020 	rsb	fp, r3, #32
4000fa14:	e1a06b35 	lsr	r6, r5, fp
4000fa18:	e1a0bb38 	lsr	fp, r8, fp
4000fa1c:	e1a07824 	lsr	r7, r4, #16
4000fa20:	e1a01007 	mov	r1, r7
4000fa24:	e1a00006 	mov	r0, r6
4000fa28:	e1a09318 	lsl	r9, r8, r3
4000fa2c:	e18bb315 	orr	fp, fp, r5, lsl r3
4000fa30:	ebfffae0 	bl	4000e5b8 <__aeabi_uidiv>
4000fa34:	e1a01007 	mov	r1, r7
4000fa38:	e1a08000 	mov	r8, r0
4000fa3c:	e1a00006 	mov	r0, r6
4000fa40:	ebfffb19 	bl	4000e6ac <__aeabi_uidivmod>
4000fa44:	e1a0a804 	lsl	sl, r4, #16
4000fa48:	e1a0a82a 	lsr	sl, sl, #16
4000fa4c:	e000089a 	mul	r0, sl, r8
4000fa50:	e1a0382b 	lsr	r3, fp, #16
4000fa54:	e1831801 	orr	r1, r3, r1, lsl #16
4000fa58:	e1500001 	cmp	r0, r1
4000fa5c:	9a000006 	bls	4000fa7c <__udivdi3+0x3c4>
4000fa60:	e0911004 	adds	r1, r1, r4
4000fa64:	e2483001 	sub	r3, r8, #1
4000fa68:	2a00002c 	bcs	4000fb20 <__udivdi3+0x468>
4000fa6c:	e1500001 	cmp	r0, r1
4000fa70:	82488002 	subhi	r8, r8, #2
4000fa74:	80811004 	addhi	r1, r1, r4
4000fa78:	9a000028 	bls	4000fb20 <__udivdi3+0x468>
4000fa7c:	e0605001 	rsb	r5, r0, r1
4000fa80:	e1a00005 	mov	r0, r5
4000fa84:	e1a01007 	mov	r1, r7
4000fa88:	ebfffaca 	bl	4000e5b8 <__aeabi_uidiv>
4000fa8c:	e1a01007 	mov	r1, r7
4000fa90:	e1a06000 	mov	r6, r0
4000fa94:	e1a00005 	mov	r0, r5
4000fa98:	ebfffb03 	bl	4000e6ac <__aeabi_uidivmod>
4000fa9c:	e005069a 	mul	r5, sl, r6
4000faa0:	e1a0b80b 	lsl	fp, fp, #16
4000faa4:	e1a0b82b 	lsr	fp, fp, #16
4000faa8:	e18b1801 	orr	r1, fp, r1, lsl #16
4000faac:	e1550001 	cmp	r5, r1
4000fab0:	9a000007 	bls	4000fad4 <__udivdi3+0x41c>
4000fab4:	e0911004 	adds	r1, r1, r4
4000fab8:	e2463001 	sub	r3, r6, #1
4000fabc:	2a000003 	bcs	4000fad0 <__udivdi3+0x418>
4000fac0:	e1550001 	cmp	r5, r1
4000fac4:	82466002 	subhi	r6, r6, #2
4000fac8:	80811004 	addhi	r1, r1, r4
4000facc:	8a000000 	bhi	4000fad4 <__udivdi3+0x41c>
4000fad0:	e1a06003 	mov	r6, r3
4000fad4:	e0655001 	rsb	r5, r5, r1
4000fad8:	e1866808 	orr	r6, r6, r8, lsl #16
4000fadc:	eaffff5a 	b	4000f84c <__udivdi3+0x194>
4000fae0:	e1a06003 	mov	r6, r3
4000fae4:	eaffff33 	b	4000f7b8 <__udivdi3+0x100>
4000fae8:	e1a08002 	mov	r8, r2
4000faec:	eaffff69 	b	4000f898 <__udivdi3+0x1e0>
4000faf0:	e1a05003 	mov	r5, r3
4000faf4:	eaffff7b 	b	4000f8e8 <__udivdi3+0x230>
4000faf8:	e15a0001 	cmp	sl, r1
4000fafc:	82422002 	subhi	r2, r2, #2
4000fb00:	80811007 	addhi	r1, r1, r7
4000fb04:	8affffae 	bhi	4000f9c4 <__udivdi3+0x30c>
4000fb08:	eaffffac 	b	4000f9c0 <__udivdi3+0x308>
4000fb0c:	e1500001 	cmp	r0, r1
4000fb10:	824bb002 	subhi	fp, fp, #2
4000fb14:	80811007 	addhi	r1, r1, r7
4000fb18:	8affff93 	bhi	4000f96c <__udivdi3+0x2b4>
4000fb1c:	eaffff91 	b	4000f968 <__udivdi3+0x2b0>
4000fb20:	e1a08003 	mov	r8, r3
4000fb24:	eaffffd4 	b	4000fa7c <__udivdi3+0x3c4>

4000fb28 <__clzsi2>:
4000fb28:	e3a0101c 	mov	r1, #28
4000fb2c:	e3500801 	cmp	r0, #65536	; 0x10000
4000fb30:	21a00820 	lsrcs	r0, r0, #16
4000fb34:	22411010 	subcs	r1, r1, #16
4000fb38:	e3500c01 	cmp	r0, #256	; 0x100
4000fb3c:	21a00420 	lsrcs	r0, r0, #8
4000fb40:	22411008 	subcs	r1, r1, #8
4000fb44:	e3500010 	cmp	r0, #16
4000fb48:	21a00220 	lsrcs	r0, r0, #4
4000fb4c:	22411004 	subcs	r1, r1, #4
4000fb50:	e28f2008 	add	r2, pc, #8
4000fb54:	e7d20000 	ldrb	r0, [r2, r0]
4000fb58:	e0800001 	add	r0, r0, r1
4000fb5c:	e12fff1e 	bx	lr
4000fb60:	02020304 	andeq	r0, r2, #4, 6	; 0x10000000
4000fb64:	01010101 	tsteq	r1, r1, lsl #2
	...

Disassembly of section .rodata:

4000fb70 <__RO_BASE__>:
4000fb70:	10204080 	eorne	r4, r0, r0, lsl #1
4000fb74:	01020408 	tsteq	r2, r8, lsl #8

4000fb78 <HanTable>:
4000fb78:	32d931d9 	sbcscc	r3, r9, #1073741878	; 0x40000036
4000fb7c:	34d933d9 	ldrbcc	r3, [r9], #985	; 0x3d9
4000fb80:	36d935d9 			; <UNDEFINED> instruction: 0x36d935d9
4000fb84:	38d937d9 	ldmcc	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000fb88:	3ad939d9 	bcc	3f65e2f4 <GPM4DAT+0x2e65e010>
4000fb8c:	3cd93bd9 	fldmiaxcc	r9, {d19-d126}	;@ Deprecated
4000fb90:	3ed93dd9 	mrccc	13, 6, r3, cr9, cr9, {6}
4000fb94:	40d93fd9 	ldrsbmi	r3, [r9], #249	; 0xf9
4000fb98:	42d941d9 	sbcsmi	r4, r9, #1073741878	; 0x40000036
4000fb9c:	44d943d9 	ldrbmi	r4, [r9], #985	; 0x3d9
4000fba0:	46d945d9 			; <UNDEFINED> instruction: 0x46d945d9
4000fba4:	48d947d9 	ldmmi	r9, {r0, r3, r4, r6, r7, r8, r9, sl, lr}^
4000fba8:	4ad949d9 	bmi	3f662314 <GPM4DAT+0x2e662030>
4000fbac:	4cd94bd9 	fldmiaxmi	r9, {d20-d127}	;@ Deprecated
4000fbb0:	4ed94dd9 	mrcmi	13, 6, r4, cr9, cr9, {6}
4000fbb4:	50d94fd9 	ldrsbpl	r4, [r9], #249	; 0xf9
4000fbb8:	52d951d9 	sbcspl	r5, r9, #1073741878	; 0x40000036
4000fbbc:	54d953d9 	ldrbpl	r5, [r9], #985	; 0x3d9
4000fbc0:	56d955d9 			; <UNDEFINED> instruction: 0x56d955d9
4000fbc4:	58d957d9 	ldmpl	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000fbc8:	5ad959d9 	bpl	3f666334 <GPM4DAT+0x2e666050>
4000fbcc:	5cd95bd9 	fldmiaxpl	r9, {d21-d128}	;@ Deprecated
4000fbd0:	5ed95dd9 	mrcpl	13, 6, r5, cr9, cr9, {6}
4000fbd4:	60d95fd9 	ldrsbvs	r5, [r9], #249	; 0xf9
4000fbd8:	62d961d9 	sbcsvs	r6, r9, #1073741878	; 0x40000036
4000fbdc:	64d963d9 	ldrbvs	r6, [r9], #985	; 0x3d9
4000fbe0:	66d965d9 			; <UNDEFINED> instruction: 0x66d965d9
4000fbe4:	68d967d9 	ldmvs	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000fbe8:	6ad969d9 	bvs	3f66a354 <GPM4DAT+0x2e66a070>
4000fbec:	6cd96bd9 	fldmiaxvs	r9, {d22-d129}	;@ Deprecated
4000fbf0:	6ed96dd9 	mrcvs	13, 6, r6, cr9, cr9, {6}
4000fbf4:	70d96fd9 	ldrsbvc	r6, [r9], #249	; 0xf9
4000fbf8:	72d971d9 	sbcsvc	r7, r9, #1073741878	; 0x40000036
4000fbfc:	74d973d9 	ldrbvc	r7, [r9], #985	; 0x3d9
4000fc00:	76d975d9 			; <UNDEFINED> instruction: 0x76d975d9
4000fc04:	78d977d9 	ldmvc	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000fc08:	7ad979d9 	bvc	3f66e374 <GPM4DAT+0x2e66e090>
4000fc0c:	7cd97bd9 	fldmiaxvc	r9, {d23-d130}	;@ Deprecated
4000fc10:	7ed97dd9 	mrcvc	13, 6, r7, cr9, cr9, {6}
4000fc14:	92d991d9 	sbcsls	r9, r9, #1073741878	; 0x40000036
4000fc18:	94d993d9 	ldrbls	r9, [r9], #985	; 0x3d9
4000fc1c:	96d995d9 			; <UNDEFINED> instruction: 0x96d995d9
4000fc20:	98d997d9 	ldmls	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000fc24:	9ad999d9 	bls	3f676390 <GPM4DAT+0x2e6760ac>
4000fc28:	9cd99bd9 	fldmiaxls	r9, {d25-d132}	;@ Deprecated
4000fc2c:	9ed99dd9 	mrcls	13, 6, r9, cr9, cr9, {6}
4000fc30:	a0d99fd9 	ldrsbge	r9, [r9], #249	; 0xf9
4000fc34:	a2d9a1d9 	sbcsge	sl, r9, #1073741878	; 0x40000036
4000fc38:	a4d9a3d9 	ldrbge	sl, [r9], #985	; 0x3d9
4000fc3c:	a6d9a5d9 			; <UNDEFINED> instruction: 0xa6d9a5d9
4000fc40:	a8d9a7d9 	ldmge	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000fc44:	aad9a9d9 	bge	3f67a3b0 <GPM4DAT+0x2e67a0cc>
4000fc48:	acd9abd9 	fldmiaxge	r9, {d26-d133}	;@ Deprecated
4000fc4c:	aed9add9 	mrcge	13, 6, sl, cr9, cr9, {6}
4000fc50:	b0d9afd9 	ldrsblt	sl, [r9], #249	; 0xf9
4000fc54:	b2d9b1d9 	sbcslt	fp, r9, #1073741878	; 0x40000036
4000fc58:	b4d9b3d9 	ldrblt	fp, [r9], #985	; 0x3d9
4000fc5c:	b6d9b5d9 			; <UNDEFINED> instruction: 0xb6d9b5d9
4000fc60:	b8d9b7d9 	ldmlt	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000fc64:	bad9b9d9 	blt	3f67e3d0 <GPM4DAT+0x2e67e0ec>
4000fc68:	bcd9bbd9 	fldmiaxlt	r9, {d27-d134}	;@ Deprecated
4000fc6c:	bed9bdd9 	mrclt	13, 6, fp, cr9, cr9, {6}
4000fc70:	c0d9bfd9 	ldrsbgt	fp, [r9], #249	; 0xf9
4000fc74:	c2d9c1d9 	sbcsgt	ip, r9, #1073741878	; 0x40000036
4000fc78:	c4d9c3d9 	ldrbgt	ip, [r9], #985	; 0x3d9
4000fc7c:	c6d9c5d9 			; <UNDEFINED> instruction: 0xc6d9c5d9
4000fc80:	c8d9c7d9 	ldmgt	r9, {r0, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000fc84:	cad9c9d9 	bgt	3f6823f0 <GPM4DAT+0x2e68210c>
4000fc88:	ccd9cbd9 	fldmiaxgt	r9, {d28-d135}	;@ Deprecated
4000fc8c:	ced9cdd9 	mrcgt	13, 6, ip, cr9, cr9, {6}
4000fc90:	d0d9cfd9 	ldrsble	ip, [r9], #249	; 0xf9
4000fc94:	d2d9d1d9 	sbcsle	sp, r9, #1073741878	; 0x40000036
4000fc98:	d4d9d3d9 	ldrble	sp, [r9], #985	; 0x3d9
4000fc9c:	d6d9d5d9 			; <UNDEFINED> instruction: 0xd6d9d5d9
4000fca0:	d8d9d7d9 	ldmle	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000fca4:	dad9d9d9 	ble	3f686410 <GPM4DAT+0x2e68612c>
4000fca8:	dcd9dbd9 	fldmiaxle	r9, {d29-d136}	;@ Deprecated
4000fcac:	ded9ddd9 	mrcle	13, 6, sp, cr9, cr9, {6}
4000fcb0:	e0d9dfd9 	ldrsb	sp, [r9], #249	; 0xf9
4000fcb4:	e2d9e1d9 	sbcs	lr, r9, #1073741878	; 0x40000036
4000fcb8:	e4d9e3d9 	ldrb	lr, [r9], #985	; 0x3d9
4000fcbc:	e6d9e5d9 			; <UNDEFINED> instruction: 0xe6d9e5d9
4000fcc0:	e8d9e7d9 	ldm	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000fcc4:	ead9e9d9 	b	3f68a430 <GPM4DAT+0x2e68a14c>
4000fcc8:	ecd9ebd9 	fldmiax	r9, {d30-d137}	;@ Deprecated
4000fccc:	eed9edd9 	mrc	13, 6, lr, cr9, cr9, {6}
4000fcd0:	f0d9efd9 			; <UNDEFINED> instruction: 0xf0d9efd9
4000fcd4:	f2d9f1d9 	vsra.s64	<illegal reg q15.5>, <illegal reg q4.5>, #39
4000fcd8:	f4d9f3d9 	pli	[r9, #985]	; 0x3d9
4000fcdc:	f6d9f5d9 	pli	[r9, r9	; <illegal shifter operand>]
4000fce0:	f8d9f7d9 			; <UNDEFINED> instruction: 0xf8d9f7d9
4000fce4:	fad9f9d9 	blx	3f68e450 <GPM4DAT+0x2e68e16c>
4000fce8:	fcd9fbd9 	ldc2l	11, cr15, [r9], {217}	; 0xd9
4000fcec:	fed9fdd9 	mrc2	13, 6, pc, cr9, cr9, {6}
4000fcf0:	32da31da 	sbcscc	r3, sl, #-2147483594	; 0x80000036
4000fcf4:	34da33da 	ldrbcc	r3, [sl], #986	; 0x3da
4000fcf8:	36da35da 			; <UNDEFINED> instruction: 0x36da35da
4000fcfc:	38da37da 	ldmcc	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000fd00:	3ada39da 	bcc	3f69e470 <GPM4DAT+0x2e69e18c>
4000fd04:	3cda3bda 	vldmiacc	sl, {d19-<overflow reg d63>}
4000fd08:	3eda3dda 	mrccc	13, 6, r3, cr10, cr10, {6}
4000fd0c:	40da3fda 	ldrsbmi	r3, [sl], #250	; 0xfa
4000fd10:	42da41da 	sbcsmi	r4, sl, #-2147483594	; 0x80000036
4000fd14:	44da43da 	ldrbmi	r4, [sl], #986	; 0x3da
4000fd18:	46da45da 			; <UNDEFINED> instruction: 0x46da45da
4000fd1c:	48da47da 	ldmmi	sl, {r1, r3, r4, r6, r7, r8, r9, sl, lr}^
4000fd20:	4ada49da 	bmi	3f6a2490 <GPM4DAT+0x2e6a21ac>
4000fd24:	4cda4bda 	vldmiami	sl, {d20-<overflow reg d64>}
4000fd28:	4eda4dda 	mrcmi	13, 6, r4, cr10, cr10, {6}
4000fd2c:	50da4fda 	ldrsbpl	r4, [sl], #250	; 0xfa
4000fd30:	52da51da 	sbcspl	r5, sl, #-2147483594	; 0x80000036
4000fd34:	54da53da 	ldrbpl	r5, [sl], #986	; 0x3da
4000fd38:	56da55da 			; <UNDEFINED> instruction: 0x56da55da
4000fd3c:	58da57da 	ldmpl	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000fd40:	5ada59da 	bpl	3f6a64b0 <GPM4DAT+0x2e6a61cc>
4000fd44:	5cda5bda 	vldmiapl	sl, {d21-<overflow reg d65>}
4000fd48:	5eda5dda 	mrcpl	13, 6, r5, cr10, cr10, {6}
4000fd4c:	60da5fda 	ldrsbvs	r5, [sl], #250	; 0xfa
4000fd50:	62da61da 	sbcsvs	r6, sl, #-2147483594	; 0x80000036
4000fd54:	64da63da 	ldrbvs	r6, [sl], #986	; 0x3da
4000fd58:	66da65da 			; <UNDEFINED> instruction: 0x66da65da
4000fd5c:	68da67da 	ldmvs	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000fd60:	6ada69da 	bvs	3f6aa4d0 <GPM4DAT+0x2e6aa1ec>
4000fd64:	6cda6bda 	vldmiavs	sl, {d22-<overflow reg d66>}
4000fd68:	6eda6dda 	mrcvs	13, 6, r6, cr10, cr10, {6}
4000fd6c:	70da6fda 	ldrsbvc	r6, [sl], #250	; 0xfa
4000fd70:	72da71da 	sbcsvc	r7, sl, #-2147483594	; 0x80000036
4000fd74:	74da73da 	ldrbvc	r7, [sl], #986	; 0x3da
4000fd78:	76da75da 			; <UNDEFINED> instruction: 0x76da75da
4000fd7c:	78da77da 	ldmvc	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000fd80:	7ada79da 	bvc	3f6ae4f0 <GPM4DAT+0x2e6ae20c>
4000fd84:	7cda7bda 	vldmiavc	sl, {d23-<overflow reg d67>}
4000fd88:	7eda7dda 	mrcvc	13, 6, r7, cr10, cr10, {6}
4000fd8c:	92da91da 	sbcsls	r9, sl, #-2147483594	; 0x80000036
4000fd90:	94da93da 	ldrbls	r9, [sl], #986	; 0x3da
4000fd94:	96da95da 			; <UNDEFINED> instruction: 0x96da95da
4000fd98:	98da97da 	ldmls	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000fd9c:	9ada99da 	bls	3f6b650c <GPM4DAT+0x2e6b6228>
4000fda0:	9cda9bda 	vldmials	sl, {d25-<overflow reg d69>}
4000fda4:	9eda9dda 	mrcls	13, 6, r9, cr10, cr10, {6}
4000fda8:	a0da9fda 	ldrsbge	r9, [sl], #250	; 0xfa
4000fdac:	a2daa1da 	sbcsge	sl, sl, #-2147483594	; 0x80000036
4000fdb0:	a4daa3da 	ldrbge	sl, [sl], #986	; 0x3da
4000fdb4:	a6daa5da 			; <UNDEFINED> instruction: 0xa6daa5da
4000fdb8:	a8daa7da 	ldmge	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000fdbc:	aadaa9da 	bge	3f6ba52c <GPM4DAT+0x2e6ba248>
4000fdc0:	acdaabda 	vldmiage	sl, {d26-<overflow reg d70>}
4000fdc4:	aedaadda 	mrcge	13, 6, sl, cr10, cr10, {6}
4000fdc8:	b0daafda 	ldrsblt	sl, [sl], #250	; 0xfa
4000fdcc:	b2dab1da 	sbcslt	fp, sl, #-2147483594	; 0x80000036
4000fdd0:	b4dab3da 	ldrblt	fp, [sl], #986	; 0x3da
4000fdd4:	b6dab5da 			; <UNDEFINED> instruction: 0xb6dab5da
4000fdd8:	b8dab7da 	ldmlt	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000fddc:	badab9da 	blt	3f6be54c <GPM4DAT+0x2e6be268>
4000fde0:	bcdabbda 	vldmialt	sl, {d27-<overflow reg d71>}
4000fde4:	bedabdda 	mrclt	13, 6, fp, cr10, cr10, {6}
4000fde8:	c0dabfda 	ldrsbgt	fp, [sl], #250	; 0xfa
4000fdec:	c2dac1da 	sbcsgt	ip, sl, #-2147483594	; 0x80000036
4000fdf0:	c4dac3da 	ldrbgt	ip, [sl], #986	; 0x3da
4000fdf4:	c6dac5da 			; <UNDEFINED> instruction: 0xc6dac5da
4000fdf8:	c8dac7da 	ldmgt	sl, {r1, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000fdfc:	cadac9da 	bgt	3f6c256c <GPM4DAT+0x2e6c2288>
4000fe00:	ccdacbda 	vldmiagt	sl, {d28-<overflow reg d72>}
4000fe04:	cedacdda 	mrcgt	13, 6, ip, cr10, cr10, {6}
4000fe08:	d0dacfda 	ldrsble	ip, [sl], #250	; 0xfa
4000fe0c:	d2dad1da 	sbcsle	sp, sl, #-2147483594	; 0x80000036
4000fe10:	d4dad3da 	ldrble	sp, [sl], #986	; 0x3da
4000fe14:	d6dad5da 			; <UNDEFINED> instruction: 0xd6dad5da
4000fe18:	d8dad7da 	ldmle	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000fe1c:	dadad9da 	ble	3f6c658c <GPM4DAT+0x2e6c62a8>
4000fe20:	dcdadbda 	vldmiale	sl, {d29-<overflow reg d73>}
4000fe24:	dedaddda 	mrcle	13, 6, sp, cr10, cr10, {6}
4000fe28:	e0dadfda 	ldrsb	sp, [sl], #250	; 0xfa
4000fe2c:	e2dae1da 	sbcs	lr, sl, #-2147483594	; 0x80000036
4000fe30:	e4dae3da 	ldrb	lr, [sl], #986	; 0x3da
4000fe34:	e6dae5da 			; <UNDEFINED> instruction: 0xe6dae5da
4000fe38:	e8dae7da 	ldm	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000fe3c:	eadae9da 	b	3f6ca5ac <GPM4DAT+0x2e6ca2c8>
4000fe40:	ecdaebda 	vldmia	sl, {d30-<overflow reg d74>}
4000fe44:	eedaedda 	mrc	13, 6, lr, cr10, cr10, {6}
4000fe48:	f0daefda 			; <UNDEFINED> instruction: 0xf0daefda
4000fe4c:	f2daf1da 	vsra.s64	<illegal reg q15.5>, q5, #38
4000fe50:	f4daf3da 	pli	[sl, #986]	; 0x3da
4000fe54:	f6daf5da 	pli	[sl, sl	; <illegal shifter operand>]
4000fe58:	f8daf7da 			; <UNDEFINED> instruction: 0xf8daf7da
4000fe5c:	fadaf9da 	blx	3f6ce5cc <GPM4DAT+0x2e6ce2e8>
4000fe60:	fcdafbda 	ldc2l	11, cr15, [sl], {218}	; 0xda
4000fe64:	fedafdda 	mrc2	13, 6, pc, cr10, cr10, {6}
4000fe68:	32db31db 	sbcscc	r3, fp, #-1073741770	; 0xc0000036
4000fe6c:	34db33db 	ldrbcc	r3, [fp], #987	; 0x3db
4000fe70:	36db35db 			; <UNDEFINED> instruction: 0x36db35db
4000fe74:	38db37db 	ldmcc	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000fe78:	3adb39db 	bcc	3f6de5ec <GPM4DAT+0x2e6de308>
4000fe7c:	3cdb3bdb 	fldmiaxcc	fp, {d19-d127}	;@ Deprecated
4000fe80:	3edb3ddb 	mrccc	13, 6, r3, cr11, cr11, {6}
4000fe84:	40db3fdb 	ldrsbmi	r3, [fp], #251	; 0xfb
4000fe88:	42db41db 	sbcsmi	r4, fp, #-1073741770	; 0xc0000036
4000fe8c:	44db43db 	ldrbmi	r4, [fp], #987	; 0x3db
4000fe90:	46db45db 			; <UNDEFINED> instruction: 0x46db45db
4000fe94:	48db47db 	ldmmi	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, lr}^
4000fe98:	4adb49db 	bmi	3f6e260c <GPM4DAT+0x2e6e2328>
4000fe9c:	4cdb4bdb 	fldmiaxmi	fp, {d20-d128}	;@ Deprecated
4000fea0:	4edb4ddb 	mrcmi	13, 6, r4, cr11, cr11, {6}
4000fea4:	50db4fdb 	ldrsbpl	r4, [fp], #251	; 0xfb
4000fea8:	52db51db 	sbcspl	r5, fp, #-1073741770	; 0xc0000036
4000feac:	54db53db 	ldrbpl	r5, [fp], #987	; 0x3db
4000feb0:	56db55db 			; <UNDEFINED> instruction: 0x56db55db
4000feb4:	58db57db 	ldmpl	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000feb8:	5adb59db 	bpl	3f6e662c <GPM4DAT+0x2e6e6348>
4000febc:	5cdb5bdb 	fldmiaxpl	fp, {d21-d129}	;@ Deprecated
4000fec0:	5edb5ddb 	mrcpl	13, 6, r5, cr11, cr11, {6}
4000fec4:	60db5fdb 	ldrsbvs	r5, [fp], #251	; 0xfb
4000fec8:	62db61db 	sbcsvs	r6, fp, #-1073741770	; 0xc0000036
4000fecc:	64db63db 	ldrbvs	r6, [fp], #987	; 0x3db
4000fed0:	66db65db 			; <UNDEFINED> instruction: 0x66db65db
4000fed4:	68db67db 	ldmvs	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000fed8:	6adb69db 	bvs	3f6ea64c <GPM4DAT+0x2e6ea368>
4000fedc:	6cdb6bdb 	fldmiaxvs	fp, {d22-d130}	;@ Deprecated
4000fee0:	6edb6ddb 	mrcvs	13, 6, r6, cr11, cr11, {6}
4000fee4:	70db6fdb 	ldrsbvc	r6, [fp], #251	; 0xfb
4000fee8:	72db71db 	sbcsvc	r7, fp, #-1073741770	; 0xc0000036
4000feec:	74db73db 	ldrbvc	r7, [fp], #987	; 0x3db
4000fef0:	76db75db 			; <UNDEFINED> instruction: 0x76db75db
4000fef4:	78db77db 	ldmvc	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000fef8:	7adb79db 	bvc	3f6ee66c <GPM4DAT+0x2e6ee388>
4000fefc:	7cdb7bdb 	fldmiaxvc	fp, {d23-d131}	;@ Deprecated
4000ff00:	7edb7ddb 	mrcvc	13, 6, r7, cr11, cr11, {6}
4000ff04:	92db91db 	sbcsls	r9, fp, #-1073741770	; 0xc0000036
4000ff08:	94db93db 	ldrbls	r9, [fp], #987	; 0x3db
4000ff0c:	96db95db 			; <UNDEFINED> instruction: 0x96db95db
4000ff10:	98db97db 	ldmls	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000ff14:	9adb99db 	bls	3f6f6688 <GPM4DAT+0x2e6f63a4>
4000ff18:	9cdb9bdb 	fldmiaxls	fp, {d25-d133}	;@ Deprecated
4000ff1c:	9edb9ddb 	mrcls	13, 6, r9, cr11, cr11, {6}
4000ff20:	a0db9fdb 	ldrsbge	r9, [fp], #251	; 0xfb
4000ff24:	a2dba1db 	sbcsge	sl, fp, #-1073741770	; 0xc0000036
4000ff28:	a4dba3db 	ldrbge	sl, [fp], #987	; 0x3db
4000ff2c:	a6dba5db 			; <UNDEFINED> instruction: 0xa6dba5db
4000ff30:	a8dba7db 	ldmge	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000ff34:	aadba9db 	bge	3f6fa6a8 <GPM4DAT+0x2e6fa3c4>
4000ff38:	acdbabdb 	fldmiaxge	fp, {d26-d134}	;@ Deprecated
4000ff3c:	aedbaddb 	mrcge	13, 6, sl, cr11, cr11, {6}
4000ff40:	b0dbafdb 	ldrsblt	sl, [fp], #251	; 0xfb
4000ff44:	b2dbb1db 	sbcslt	fp, fp, #-1073741770	; 0xc0000036
4000ff48:	b4dbb3db 	ldrblt	fp, [fp], #987	; 0x3db
4000ff4c:	b6dbb5db 			; <UNDEFINED> instruction: 0xb6dbb5db
4000ff50:	b8dbb7db 	ldmlt	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000ff54:	badbb9db 	blt	3f6fe6c8 <GPM4DAT+0x2e6fe3e4>
4000ff58:	bcdbbbdb 	fldmiaxlt	fp, {d27-d135}	;@ Deprecated
4000ff5c:	bedbbddb 	mrclt	13, 6, fp, cr11, cr11, {6}
4000ff60:	c0dbbfdb 	ldrsbgt	fp, [fp], #251	; 0xfb
4000ff64:	c2dbc1db 	sbcsgt	ip, fp, #-1073741770	; 0xc0000036
4000ff68:	c4dbc3db 	ldrbgt	ip, [fp], #987	; 0x3db
4000ff6c:	c6dbc5db 			; <UNDEFINED> instruction: 0xc6dbc5db
4000ff70:	c8dbc7db 	ldmgt	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000ff74:	cadbc9db 	bgt	3f7026e8 <GPM4DAT+0x2e702404>
4000ff78:	ccdbcbdb 	fldmiaxgt	fp, {d28-d136}	;@ Deprecated
4000ff7c:	cedbcddb 	mrcgt	13, 6, ip, cr11, cr11, {6}
4000ff80:	d0dbcfdb 	ldrsble	ip, [fp], #251	; 0xfb
4000ff84:	d2dbd1db 	sbcsle	sp, fp, #-1073741770	; 0xc0000036
4000ff88:	d4dbd3db 	ldrble	sp, [fp], #987	; 0x3db
4000ff8c:	d6dbd5db 			; <UNDEFINED> instruction: 0xd6dbd5db
4000ff90:	d8dbd7db 	ldmle	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000ff94:	dadbd9db 	ble	3f706708 <GPM4DAT+0x2e706424>
4000ff98:	dcdbdbdb 	fldmiaxle	fp, {d29-d137}	;@ Deprecated
4000ff9c:	dedbdddb 	mrcle	13, 6, sp, cr11, cr11, {6}
4000ffa0:	e0dbdfdb 	ldrsb	sp, [fp], #251	; 0xfb
4000ffa4:	e2dbe1db 	sbcs	lr, fp, #-1073741770	; 0xc0000036
4000ffa8:	e4dbe3db 	ldrb	lr, [fp], #987	; 0x3db
4000ffac:	e6dbe5db 			; <UNDEFINED> instruction: 0xe6dbe5db
4000ffb0:	e8dbe7db 	ldm	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000ffb4:	eadbe9db 	b	3f70a728 <GPM4DAT+0x2e70a444>
4000ffb8:	ecdbebdb 	fldmiax	fp, {d30-d138}	;@ Deprecated
4000ffbc:	eedbeddb 	mrc	13, 6, lr, cr11, cr11, {6}
4000ffc0:	f0dbefdb 			; <UNDEFINED> instruction: 0xf0dbefdb
4000ffc4:	f2dbf1db 	vsra.s64	<illegal reg q15.5>, <illegal reg q5.5>, #37
4000ffc8:	f4dbf3db 	pli	[fp, #987]	; 0x3db
4000ffcc:	f6dbf5db 	pli	[fp, fp	; <illegal shifter operand>]
4000ffd0:	f8dbf7db 			; <UNDEFINED> instruction: 0xf8dbf7db
4000ffd4:	fadbf9db 	blx	3f70e748 <GPM4DAT+0x2e70e464>
4000ffd8:	fcdbfbdb 	ldc2l	11, cr15, [fp], {219}	; 0xdb
4000ffdc:	fedbfddb 	mrc2	13, 6, pc, cr11, cr11, {6}
4000ffe0:	32dc31dc 	sbcscc	r3, ip, #220, 2	; 0x37
4000ffe4:	34dc33dc 	ldrbcc	r3, [ip], #988	; 0x3dc
4000ffe8:	36dc35dc 			; <UNDEFINED> instruction: 0x36dc35dc
4000ffec:	38dc37dc 	ldmcc	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000fff0:	3adc39dc 	bcc	3f71e768 <GPM4DAT+0x2e71e484>
4000fff4:	3cdc3bdc 	vldmiacc	ip, {d19-<overflow reg d64>}
4000fff8:	3edc3ddc 	mrccc	13, 6, r3, cr12, cr12, {6}
4000fffc:	40dc3fdc 	ldrsbmi	r3, [ip], #252	; 0xfc
40010000:	42dc41dc 	sbcsmi	r4, ip, #220, 2	; 0x37
40010004:	44dc43dc 	ldrbmi	r4, [ip], #988	; 0x3dc
40010008:	46dc45dc 			; <UNDEFINED> instruction: 0x46dc45dc
4001000c:	48dc47dc 	ldmmi	ip, {r2, r3, r4, r6, r7, r8, r9, sl, lr}^
40010010:	4adc49dc 	bmi	3f722788 <GPM4DAT+0x2e7224a4>
40010014:	4cdc4bdc 	vldmiami	ip, {d20-<overflow reg d65>}
40010018:	4edc4ddc 	mrcmi	13, 6, r4, cr12, cr12, {6}
4001001c:	50dc4fdc 	ldrsbpl	r4, [ip], #252	; 0xfc
40010020:	52dc51dc 	sbcspl	r5, ip, #220, 2	; 0x37
40010024:	54dc53dc 	ldrbpl	r5, [ip], #988	; 0x3dc
40010028:	56dc55dc 			; <UNDEFINED> instruction: 0x56dc55dc
4001002c:	58dc57dc 	ldmpl	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
40010030:	5adc59dc 	bpl	3f7267a8 <GPM4DAT+0x2e7264c4>
40010034:	5cdc5bdc 	vldmiapl	ip, {d21-<overflow reg d66>}
40010038:	5edc5ddc 	mrcpl	13, 6, r5, cr12, cr12, {6}
4001003c:	60dc5fdc 	ldrsbvs	r5, [ip], #252	; 0xfc
40010040:	62dc61dc 	sbcsvs	r6, ip, #220, 2	; 0x37
40010044:	64dc63dc 	ldrbvs	r6, [ip], #988	; 0x3dc
40010048:	66dc65dc 			; <UNDEFINED> instruction: 0x66dc65dc
4001004c:	68dc67dc 	ldmvs	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
40010050:	6adc69dc 	bvs	3f72a7c8 <GPM4DAT+0x2e72a4e4>
40010054:	6cdc6bdc 	vldmiavs	ip, {d22-<overflow reg d67>}
40010058:	6edc6ddc 	mrcvs	13, 6, r6, cr12, cr12, {6}
4001005c:	70dc6fdc 	ldrsbvc	r6, [ip], #252	; 0xfc
40010060:	72dc71dc 	sbcsvc	r7, ip, #220, 2	; 0x37
40010064:	74dc73dc 	ldrbvc	r7, [ip], #988	; 0x3dc
40010068:	76dc75dc 			; <UNDEFINED> instruction: 0x76dc75dc
4001006c:	78dc77dc 	ldmvc	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
40010070:	7adc79dc 	bvc	3f72e7e8 <GPM4DAT+0x2e72e504>
40010074:	7cdc7bdc 	vldmiavc	ip, {d23-<overflow reg d68>}
40010078:	7edc7ddc 	mrcvc	13, 6, r7, cr12, cr12, {6}
4001007c:	92dc91dc 	sbcsls	r9, ip, #220, 2	; 0x37
40010080:	94dc93dc 	ldrbls	r9, [ip], #988	; 0x3dc
40010084:	96dc95dc 			; <UNDEFINED> instruction: 0x96dc95dc
40010088:	98dc97dc 	ldmls	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4001008c:	9adc99dc 	bls	3f736804 <GPM4DAT+0x2e736520>
40010090:	9cdc9bdc 	vldmials	ip, {d25-<overflow reg d70>}
40010094:	9edc9ddc 	mrcls	13, 6, r9, cr12, cr12, {6}
40010098:	a0dc9fdc 	ldrsbge	r9, [ip], #252	; 0xfc
4001009c:	a2dca1dc 	sbcsge	sl, ip, #220, 2	; 0x37
400100a0:	a4dca3dc 	ldrbge	sl, [ip], #988	; 0x3dc
400100a4:	a6dca5dc 			; <UNDEFINED> instruction: 0xa6dca5dc
400100a8:	a8dca7dc 	ldmge	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
400100ac:	aadca9dc 	bge	3f73a824 <GPM4DAT+0x2e73a540>
400100b0:	acdcabdc 	vldmiage	ip, {d26-<overflow reg d71>}
400100b4:	aedcaddc 	mrcge	13, 6, sl, cr12, cr12, {6}
400100b8:	b0dcafdc 	ldrsblt	sl, [ip], #252	; 0xfc
400100bc:	b2dcb1dc 	sbcslt	fp, ip, #220, 2	; 0x37
400100c0:	b4dcb3dc 	ldrblt	fp, [ip], #988	; 0x3dc
400100c4:	b6dcb5dc 			; <UNDEFINED> instruction: 0xb6dcb5dc
400100c8:	b8dcb7dc 	ldmlt	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
400100cc:	badcb9dc 	blt	3f73e844 <GPM4DAT+0x2e73e560>
400100d0:	bcdcbbdc 	vldmialt	ip, {d27-<overflow reg d72>}
400100d4:	bedcbddc 	mrclt	13, 6, fp, cr12, cr12, {6}
400100d8:	c0dcbfdc 	ldrsbgt	fp, [ip], #252	; 0xfc
400100dc:	c2dcc1dc 	sbcsgt	ip, ip, #220, 2	; 0x37
400100e0:	c4dcc3dc 	ldrbgt	ip, [ip], #988	; 0x3dc
400100e4:	c6dcc5dc 			; <UNDEFINED> instruction: 0xc6dcc5dc
400100e8:	c8dcc7dc 	ldmgt	ip, {r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
400100ec:	cadcc9dc 	bgt	3f742864 <GPM4DAT+0x2e742580>
400100f0:	ccdccbdc 	vldmiagt	ip, {d28-<overflow reg d73>}
400100f4:	cedccddc 	mrcgt	13, 6, ip, cr12, cr12, {6}
400100f8:	d0dccfdc 	ldrsble	ip, [ip], #252	; 0xfc
400100fc:	d2dcd1dc 	sbcsle	sp, ip, #220, 2	; 0x37
40010100:	d4dcd3dc 	ldrble	sp, [ip], #988	; 0x3dc
40010104:	d6dcd5dc 			; <UNDEFINED> instruction: 0xd6dcd5dc
40010108:	d8dcd7dc 	ldmle	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4001010c:	dadcd9dc 	ble	3f746884 <GPM4DAT+0x2e7465a0>
40010110:	dcdcdbdc 	vldmiale	ip, {d29-<overflow reg d74>}
40010114:	dedcdddc 	mrcle	13, 6, sp, cr12, cr12, {6}
40010118:	e0dcdfdc 	ldrsb	sp, [ip], #252	; 0xfc
4001011c:	e2dce1dc 	sbcs	lr, ip, #220, 2	; 0x37
40010120:	e4dce3dc 	ldrb	lr, [ip], #988	; 0x3dc
40010124:	e6dce5dc 			; <UNDEFINED> instruction: 0xe6dce5dc
40010128:	e8dce7dc 	ldm	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4001012c:	eadce9dc 	b	3f74a8a4 <GPM4DAT+0x2e74a5c0>
40010130:	ecdcebdc 	vldmia	ip, {d30-<overflow reg d75>}
40010134:	eedceddc 	mrc	13, 6, lr, cr12, cr12, {6}
40010138:	f0dcefdc 			; <UNDEFINED> instruction: 0xf0dcefdc
4001013c:	f2dcf1dc 	vsra.s64	<illegal reg q15.5>, q6, #36
40010140:	f4dcf3dc 	pli	[ip, #988]	; 0x3dc
40010144:	f6dcf5dc 	pli	[ip, ip	; <illegal shifter operand>]
40010148:	f8dcf7dc 			; <UNDEFINED> instruction: 0xf8dcf7dc
4001014c:	fadcf9dc 	blx	3f74e8c4 <GPM4DAT+0x2e74e5e0>
40010150:	fcdcfbdc 	ldc2l	11, cr15, [ip], {220}	; 0xdc
40010154:	fedcfddc 	mrc2	13, 6, pc, cr12, cr12, {6}
40010158:	32dd31dd 	sbcscc	r3, sp, #1073741879	; 0x40000037
4001015c:	34dd33dd 	ldrbcc	r3, [sp], #989	; 0x3dd
40010160:	36dd35dd 			; <UNDEFINED> instruction: 0x36dd35dd
40010164:	38dd37dd 	ldmcc	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
40010168:	3add39dd 	bcc	3f75e8e4 <GPM4DAT+0x2e75e600>
4001016c:	3cdd3bdd 	fldmiaxcc	sp, {d19-d128}	;@ Deprecated
40010170:	3edd3ddd 	mrccc	13, 6, r3, cr13, cr13, {6}
40010174:	40dd3fdd 	ldrsbmi	r3, [sp], #253	; 0xfd
40010178:	42dd41dd 	sbcsmi	r4, sp, #1073741879	; 0x40000037
4001017c:	44dd43dd 	ldrbmi	r4, [sp], #989	; 0x3dd
40010180:	46dd45dd 			; <UNDEFINED> instruction: 0x46dd45dd
40010184:	48dd47dd 	ldmmi	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, lr}^
40010188:	4add49dd 	bmi	3f762904 <GPM4DAT+0x2e762620>
4001018c:	4cdd4bdd 	fldmiaxmi	sp, {d20-d129}	;@ Deprecated
40010190:	4edd4ddd 	mrcmi	13, 6, r4, cr13, cr13, {6}
40010194:	50dd4fdd 	ldrsbpl	r4, [sp], #253	; 0xfd
40010198:	52dd51dd 	sbcspl	r5, sp, #1073741879	; 0x40000037
4001019c:	54dd53dd 	ldrbpl	r5, [sp], #989	; 0x3dd
400101a0:	56dd55dd 			; <UNDEFINED> instruction: 0x56dd55dd
400101a4:	58dd57dd 	ldmpl	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
400101a8:	5add59dd 	bpl	3f766924 <GPM4DAT+0x2e766640>
400101ac:	5cdd5bdd 	fldmiaxpl	sp, {d21-d130}	;@ Deprecated
400101b0:	5edd5ddd 	mrcpl	13, 6, r5, cr13, cr13, {6}
400101b4:	60dd5fdd 	ldrsbvs	r5, [sp], #253	; 0xfd
400101b8:	62dd61dd 	sbcsvs	r6, sp, #1073741879	; 0x40000037
400101bc:	64dd63dd 	ldrbvs	r6, [sp], #989	; 0x3dd
400101c0:	66dd65dd 			; <UNDEFINED> instruction: 0x66dd65dd
400101c4:	68dd67dd 	ldmvs	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
400101c8:	6add69dd 	bvs	3f76a944 <GPM4DAT+0x2e76a660>
400101cc:	6cdd6bdd 	fldmiaxvs	sp, {d22-d131}	;@ Deprecated
400101d0:	6edd6ddd 	mrcvs	13, 6, r6, cr13, cr13, {6}
400101d4:	70dd6fdd 	ldrsbvc	r6, [sp], #253	; 0xfd
400101d8:	72dd71dd 	sbcsvc	r7, sp, #1073741879	; 0x40000037
400101dc:	74dd73dd 	ldrbvc	r7, [sp], #989	; 0x3dd
400101e0:	76dd75dd 			; <UNDEFINED> instruction: 0x76dd75dd
400101e4:	78dd77dd 	ldmvc	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
400101e8:	7add79dd 	bvc	3f76e964 <GPM4DAT+0x2e76e680>
400101ec:	7cdd7bdd 	fldmiaxvc	sp, {d23-d132}	;@ Deprecated
400101f0:	7edd7ddd 	mrcvc	13, 6, r7, cr13, cr13, {6}
400101f4:	92dd91dd 	sbcsls	r9, sp, #1073741879	; 0x40000037
400101f8:	94dd93dd 	ldrbls	r9, [sp], #989	; 0x3dd
400101fc:	96dd95dd 			; <UNDEFINED> instruction: 0x96dd95dd
40010200:	98dd97dd 	ldmls	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
40010204:	9add99dd 	bls	3f776980 <GPM4DAT+0x2e77669c>
40010208:	9cdd9bdd 	fldmiaxls	sp, {d25-d134}	;@ Deprecated
4001020c:	9edd9ddd 	mrcls	13, 6, r9, cr13, cr13, {6}
40010210:	a0dd9fdd 	ldrsbge	r9, [sp], #253	; 0xfd
40010214:	a2dda1dd 	sbcsge	sl, sp, #1073741879	; 0x40000037
40010218:	a4dda3dd 	ldrbge	sl, [sp], #989	; 0x3dd
4001021c:	a6dda5dd 			; <UNDEFINED> instruction: 0xa6dda5dd
40010220:	a8dda7dd 	ldmge	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
40010224:	aadda9dd 	bge	3f77a9a0 <GPM4DAT+0x2e77a6bc>
40010228:	acddabdd 	fldmiaxge	sp, {d26-d135}	;@ Deprecated
4001022c:	aeddaddd 	mrcge	13, 6, sl, cr13, cr13, {6}
40010230:	b0ddafdd 	ldrsblt	sl, [sp], #253	; 0xfd
40010234:	b2ddb1dd 	sbcslt	fp, sp, #1073741879	; 0x40000037
40010238:	b4ddb3dd 	ldrblt	fp, [sp], #989	; 0x3dd
4001023c:	b6ddb5dd 			; <UNDEFINED> instruction: 0xb6ddb5dd
40010240:	b8ddb7dd 	ldmlt	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
40010244:	baddb9dd 	blt	3f77e9c0 <GPM4DAT+0x2e77e6dc>
40010248:	bcddbbdd 	fldmiaxlt	sp, {d27-d136}	;@ Deprecated
4001024c:	beddbddd 	mrclt	13, 6, fp, cr13, cr13, {6}
40010250:	c0ddbfdd 	ldrsbgt	fp, [sp], #253	; 0xfd
40010254:	c2ddc1dd 	sbcsgt	ip, sp, #1073741879	; 0x40000037
40010258:	c4ddc3dd 	ldrbgt	ip, [sp], #989	; 0x3dd
4001025c:	c6ddc5dd 			; <UNDEFINED> instruction: 0xc6ddc5dd
40010260:	c8ddc7dd 	ldmgt	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
40010264:	caddc9dd 	bgt	3f7829e0 <GPM4DAT+0x2e7826fc>
40010268:	ccddcbdd 	fldmiaxgt	sp, {d28-d137}	;@ Deprecated
4001026c:	ceddcddd 	mrcgt	13, 6, ip, cr13, cr13, {6}
40010270:	d0ddcfdd 	ldrsble	ip, [sp], #253	; 0xfd
40010274:	d2ddd1dd 	sbcsle	sp, sp, #1073741879	; 0x40000037
40010278:	d4ddd3dd 	ldrble	sp, [sp], #989	; 0x3dd
4001027c:	d6ddd5dd 			; <UNDEFINED> instruction: 0xd6ddd5dd
40010280:	d8ddd7dd 	ldmle	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
40010284:	daddd9dd 	ble	3f786a00 <GPM4DAT+0x2e78671c>
40010288:	dcdddbdd 	fldmiaxle	sp, {d29-d138}	;@ Deprecated
4001028c:	dedddddd 	mrcle	13, 6, sp, cr13, cr13, {6}
40010290:	e0dddfdd 	ldrsb	sp, [sp], #253	; 0xfd
40010294:	e2dde1dd 	sbcs	lr, sp, #1073741879	; 0x40000037
40010298:	e4dde3dd 	ldrb	lr, [sp], #989	; 0x3dd
4001029c:	e6dde5dd 			; <UNDEFINED> instruction: 0xe6dde5dd
400102a0:	e8dde7dd 	ldm	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
400102a4:	eadde9dd 	b	3f78aa20 <GPM4DAT+0x2e78a73c>
400102a8:	ecddebdd 	fldmiax	sp, {d30-d139}	;@ Deprecated
400102ac:	eeddeddd 	mrc	13, 6, lr, cr13, cr13, {6}
400102b0:	f0ddefdd 			; <UNDEFINED> instruction: 0xf0ddefdd
400102b4:	f2ddf1dd 	vsra.s64	<illegal reg q15.5>, <illegal reg q6.5>, #35
400102b8:	f4ddf3dd 	pli	[sp, #989]	; 0x3dd
400102bc:	f6ddf5dd 	pli	[sp, sp	; <illegal shifter operand>]
400102c0:	f8ddf7dd 			; <UNDEFINED> instruction: 0xf8ddf7dd
400102c4:	faddf9dd 	blx	3f78ea40 <GPM4DAT+0x2e78e75c>
400102c8:	fcddfbdd 	ldc2l	11, cr15, [sp], {221}	; 0xdd
400102cc:	feddfddd 	mrc2	13, 6, pc, cr13, cr13, {6}
400102d0:	32de31de 	sbcscc	r3, lr, #-2147483593	; 0x80000037
400102d4:	34de33de 	ldrbcc	r3, [lr], #990	; 0x3de
400102d8:	36de35de 			; <UNDEFINED> instruction: 0x36de35de
400102dc:	38de37de 	ldmcc	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
400102e0:	3ade39de 	bcc	3f79ea60 <GPM4DAT+0x2e79e77c>
400102e4:	3cde3bde 	vldmiacc	lr, {d19-<overflow reg d65>}
400102e8:	3ede3dde 	mrccc	13, 6, r3, cr14, cr14, {6}
400102ec:	40de3fde 	ldrsbmi	r3, [lr], #254	; 0xfe
400102f0:	42de41de 	sbcsmi	r4, lr, #-2147483593	; 0x80000037
400102f4:	44de43de 	ldrbmi	r4, [lr], #990	; 0x3de
400102f8:	46de45de 			; <UNDEFINED> instruction: 0x46de45de
400102fc:	48de47de 	ldmmi	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, lr}^
40010300:	4ade49de 	bmi	3f7a2a80 <GPM4DAT+0x2e7a279c>
40010304:	4cde4bde 	vldmiami	lr, {d20-<overflow reg d66>}
40010308:	4ede4dde 	mrcmi	13, 6, r4, cr14, cr14, {6}
4001030c:	50de4fde 	ldrsbpl	r4, [lr], #254	; 0xfe
40010310:	52de51de 	sbcspl	r5, lr, #-2147483593	; 0x80000037
40010314:	54de53de 	ldrbpl	r5, [lr], #990	; 0x3de
40010318:	56de55de 			; <UNDEFINED> instruction: 0x56de55de
4001031c:	58de57de 	ldmpl	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
40010320:	5ade59de 	bpl	3f7a6aa0 <GPM4DAT+0x2e7a67bc>
40010324:	5cde5bde 	vldmiapl	lr, {d21-<overflow reg d67>}
40010328:	5ede5dde 	mrcpl	13, 6, r5, cr14, cr14, {6}
4001032c:	60de5fde 	ldrsbvs	r5, [lr], #254	; 0xfe
40010330:	62de61de 	sbcsvs	r6, lr, #-2147483593	; 0x80000037
40010334:	64de63de 	ldrbvs	r6, [lr], #990	; 0x3de
40010338:	66de65de 			; <UNDEFINED> instruction: 0x66de65de
4001033c:	68de67de 	ldmvs	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
40010340:	6ade69de 	bvs	3f7aaac0 <GPM4DAT+0x2e7aa7dc>
40010344:	6cde6bde 	vldmiavs	lr, {d22-<overflow reg d68>}
40010348:	6ede6dde 	mrcvs	13, 6, r6, cr14, cr14, {6}
4001034c:	70de6fde 	ldrsbvc	r6, [lr], #254	; 0xfe
40010350:	72de71de 	sbcsvc	r7, lr, #-2147483593	; 0x80000037
40010354:	74de73de 	ldrbvc	r7, [lr], #990	; 0x3de
40010358:	76de75de 			; <UNDEFINED> instruction: 0x76de75de
4001035c:	78de77de 	ldmvc	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
40010360:	7ade79de 	bvc	3f7aeae0 <GPM4DAT+0x2e7ae7fc>
40010364:	7cde7bde 	vldmiavc	lr, {d23-<overflow reg d69>}
40010368:	7ede7dde 	mrcvc	13, 6, r7, cr14, cr14, {6}
4001036c:	92de91de 	sbcsls	r9, lr, #-2147483593	; 0x80000037
40010370:	94de93de 	ldrbls	r9, [lr], #990	; 0x3de
40010374:	96de95de 			; <UNDEFINED> instruction: 0x96de95de
40010378:	98de97de 	ldmls	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4001037c:	9ade99de 	bls	3f7b6afc <GPM4DAT+0x2e7b6818>
40010380:	9cde9bde 	vldmials	lr, {d25-<overflow reg d71>}
40010384:	9ede9dde 	mrcls	13, 6, r9, cr14, cr14, {6}
40010388:	a0de9fde 	ldrsbge	r9, [lr], #254	; 0xfe
4001038c:	a2dea1de 	sbcsge	sl, lr, #-2147483593	; 0x80000037
40010390:	a4dea3de 	ldrbge	sl, [lr], #990	; 0x3de
40010394:	a6dea5de 			; <UNDEFINED> instruction: 0xa6dea5de
40010398:	a8dea7de 	ldmge	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4001039c:	aadea9de 	bge	3f7bab1c <GPM4DAT+0x2e7ba838>
400103a0:	acdeabde 	vldmiage	lr, {d26-<overflow reg d72>}
400103a4:	aedeadde 	mrcge	13, 6, sl, cr14, cr14, {6}
400103a8:	b0deafde 	ldrsblt	sl, [lr], #254	; 0xfe
400103ac:	b2deb1de 	sbcslt	fp, lr, #-2147483593	; 0x80000037
400103b0:	b4deb3de 	ldrblt	fp, [lr], #990	; 0x3de
400103b4:	b6deb5de 			; <UNDEFINED> instruction: 0xb6deb5de
400103b8:	b8deb7de 	ldmlt	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
400103bc:	badeb9de 	blt	3f7beb3c <GPM4DAT+0x2e7be858>
400103c0:	bcdebbde 	vldmialt	lr, {d27-<overflow reg d73>}
400103c4:	bedebdde 	mrclt	13, 6, fp, cr14, cr14, {6}
400103c8:	c0debfde 	ldrsbgt	fp, [lr], #254	; 0xfe
400103cc:	c2dec1de 	sbcsgt	ip, lr, #-2147483593	; 0x80000037
400103d0:	c4dec3de 	ldrbgt	ip, [lr], #990	; 0x3de
400103d4:	c6dec5de 			; <UNDEFINED> instruction: 0xc6dec5de
400103d8:	c8dec7de 	ldmgt	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
400103dc:	cadec9de 	bgt	3f7c2b5c <GPM4DAT+0x2e7c2878>
400103e0:	ccdecbde 	vldmiagt	lr, {d28-<overflow reg d74>}
400103e4:	cedecdde 	mrcgt	13, 6, ip, cr14, cr14, {6}
400103e8:	d0decfde 	ldrsble	ip, [lr], #254	; 0xfe
400103ec:	d2ded1de 	sbcsle	sp, lr, #-2147483593	; 0x80000037
400103f0:	d4ded3de 	ldrble	sp, [lr], #990	; 0x3de
400103f4:	d6ded5de 			; <UNDEFINED> instruction: 0xd6ded5de
400103f8:	d8ded7de 	ldmle	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
400103fc:	daded9de 	ble	3f7c6b7c <GPM4DAT+0x2e7c6898>
40010400:	dcdedbde 	vldmiale	lr, {d29-<overflow reg d75>}
40010404:	dededdde 	mrcle	13, 6, sp, cr14, cr14, {6}
40010408:	e0dedfde 	ldrsb	sp, [lr], #254	; 0xfe
4001040c:	e2dee1de 	sbcs	lr, lr, #-2147483593	; 0x80000037
40010410:	e4dee3de 	ldrb	lr, [lr], #990	; 0x3de
40010414:	e6dee5de 			; <UNDEFINED> instruction: 0xe6dee5de
40010418:	e8dee7de 	ldm	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4001041c:	eadee9de 	b	3f7cab9c <GPM4DAT+0x2e7ca8b8>
40010420:	ecdeebde 	vldmia	lr, {d30-<overflow reg d76>}
40010424:	eedeedde 	mrc	13, 6, lr, cr14, cr14, {6}
40010428:	f0deefde 			; <UNDEFINED> instruction: 0xf0deefde
4001042c:	f2def1de 	vsra.s64	<illegal reg q15.5>, q7, #34
40010430:	f4def3de 	pli	[lr, #990]	; 0x3de
40010434:	f6def5de 	pli	[lr, lr	; <illegal shifter operand>]
40010438:	f8def7de 			; <UNDEFINED> instruction: 0xf8def7de
4001043c:	fadef9de 	blx	3f7cebbc <GPM4DAT+0x2e7ce8d8>
40010440:	fcdefbde 	ldc2l	11, cr15, [lr], {222}	; 0xde
40010444:	fedefdde 	mrc2	13, 6, pc, cr14, cr14, {6}
40010448:	32df31df 	sbcscc	r3, pc, #-1073741769	; 0xc0000037
4001044c:	34df33df 	ldrbcc	r3, [pc], #991	; 40010454 <HanTable+0x8dc>
40010450:	36df35df 			; <UNDEFINED> instruction: 0x36df35df
40010454:	38df37df 	ldmcc	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
40010458:	3adf39df 	bcc	3f7debdc <GPM4DAT+0x2e7de8f8>
4001045c:	3cdf3bdf 	fldmiaxcc	pc, {d19-d129}	;@ Deprecated
40010460:	3edf3ddf 	mrccc	13, 6, r3, cr15, cr15, {6}
40010464:	40df3fdf 	ldrsbmi	r3, [pc], #255	; <UNPREDICTABLE>
40010468:	42df41df 	sbcsmi	r4, pc, #-1073741769	; 0xc0000037
4001046c:	44df43df 	ldrbmi	r4, [pc], #991	; 40010474 <HanTable+0x8fc>
40010470:	46df45df 			; <UNDEFINED> instruction: 0x46df45df
40010474:	48df47df 	ldmmi	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, lr}^	; <UNPREDICTABLE>
40010478:	4adf49df 	bmi	3f7e2bfc <GPM4DAT+0x2e7e2918>
4001047c:	4cdf4bdf 	fldmiaxmi	pc, {d20-d130}	;@ Deprecated
40010480:	4edf4ddf 	mrcmi	13, 6, r4, cr15, cr15, {6}
40010484:	50df4fdf 	ldrsbpl	r4, [pc], #255	; <UNPREDICTABLE>
40010488:	52df51df 	sbcspl	r5, pc, #-1073741769	; 0xc0000037
4001048c:	54df53df 	ldrbpl	r5, [pc], #991	; 40010494 <HanTable+0x91c>
40010490:	56df55df 			; <UNDEFINED> instruction: 0x56df55df
40010494:	58df57df 	ldmpl	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^	; <UNPREDICTABLE>
40010498:	5adf59df 	bpl	3f7e6c1c <GPM4DAT+0x2e7e6938>
4001049c:	5cdf5bdf 	fldmiaxpl	pc, {d21-d131}	;@ Deprecated
400104a0:	5edf5ddf 	mrcpl	13, 6, r5, cr15, cr15, {6}
400104a4:	60df5fdf 	ldrsbvs	r5, [pc], #255	; <UNPREDICTABLE>
400104a8:	62df61df 	sbcsvs	r6, pc, #-1073741769	; 0xc0000037
400104ac:	64df63df 	ldrbvs	r6, [pc], #991	; 400104b4 <HanTable+0x93c>
400104b0:	66df65df 			; <UNDEFINED> instruction: 0x66df65df
400104b4:	68df67df 	ldmvs	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^	; <UNPREDICTABLE>
400104b8:	6adf69df 	bvs	3f7eac3c <GPM4DAT+0x2e7ea958>
400104bc:	6cdf6bdf 	fldmiaxvs	pc, {d22-d132}	;@ Deprecated
400104c0:	6edf6ddf 	mrcvs	13, 6, r6, cr15, cr15, {6}
400104c4:	70df6fdf 	ldrsbvc	r6, [pc], #255	; <UNPREDICTABLE>
400104c8:	72df71df 	sbcsvc	r7, pc, #-1073741769	; 0xc0000037
400104cc:	74df73df 	ldrbvc	r7, [pc], #991	; 400104d4 <HanTable+0x95c>
400104d0:	76df75df 			; <UNDEFINED> instruction: 0x76df75df
400104d4:	78df77df 	ldmvc	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>
400104d8:	7adf79df 	bvc	3f7eec5c <GPM4DAT+0x2e7ee978>
400104dc:	7cdf7bdf 	fldmiaxvc	pc, {d23-d133}	;@ Deprecated
400104e0:	7edf7ddf 	mrcvc	13, 6, r7, cr15, cr15, {6}
400104e4:	92df91df 	sbcsls	r9, pc, #-1073741769	; 0xc0000037
400104e8:	94df93df 	ldrbls	r9, [pc], #991	; 400104f0 <HanTable+0x978>
400104ec:	96df95df 			; <UNDEFINED> instruction: 0x96df95df
400104f0:	98df97df 	ldmls	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^	; <UNPREDICTABLE>
400104f4:	9adf99df 	bls	3f7f6c78 <GPM4DAT+0x2e7f6994>
400104f8:	9cdf9bdf 	fldmiaxls	pc, {d25-d135}	;@ Deprecated
400104fc:	9edf9ddf 	mrcls	13, 6, r9, cr15, cr15, {6}
40010500:	a0df9fdf 	ldrsbge	r9, [pc], #255	; <UNPREDICTABLE>
40010504:	a2dfa1df 	sbcsge	sl, pc, #-1073741769	; 0xc0000037
40010508:	a4dfa3df 	ldrbge	sl, [pc], #991	; 40010510 <HanTable+0x998>
4001050c:	a6dfa5df 			; <UNDEFINED> instruction: 0xa6dfa5df
40010510:	a8dfa7df 	ldmge	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^	; <UNPREDICTABLE>
40010514:	aadfa9df 	bge	3f7fac98 <GPM4DAT+0x2e7fa9b4>
40010518:	acdfabdf 	fldmiaxge	pc, {d26-d136}	;@ Deprecated
4001051c:	aedfaddf 	mrcge	13, 6, sl, cr15, cr15, {6}
40010520:	b0dfafdf 	ldrsblt	sl, [pc], #255	; <UNPREDICTABLE>
40010524:	b2dfb1df 	sbcslt	fp, pc, #-1073741769	; 0xc0000037
40010528:	b4dfb3df 	ldrblt	fp, [pc], #991	; 40010530 <HanTable+0x9b8>
4001052c:	b6dfb5df 			; <UNDEFINED> instruction: 0xb6dfb5df
40010530:	b8dfb7df 	ldmlt	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^	; <UNPREDICTABLE>
40010534:	badfb9df 	blt	3f7fecb8 <GPM4DAT+0x2e7fe9d4>
40010538:	bcdfbbdf 	fldmiaxlt	pc, {d27-d137}	;@ Deprecated
4001053c:	bedfbddf 	mrclt	13, 6, fp, cr15, cr15, {6}
40010540:	c0dfbfdf 	ldrsbgt	fp, [pc], #255	; <UNPREDICTABLE>
40010544:	c2dfc1df 	sbcsgt	ip, pc, #-1073741769	; 0xc0000037
40010548:	c4dfc3df 	ldrbgt	ip, [pc], #991	; 40010550 <HanTable+0x9d8>
4001054c:	c6dfc5df 			; <UNDEFINED> instruction: 0xc6dfc5df
40010550:	c8dfc7df 	ldmgt	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^	; <UNPREDICTABLE>
40010554:	cadfc9df 	bgt	3f802cd8 <GPM4DAT+0x2e8029f4>
40010558:	ccdfcbdf 	fldmiaxgt	pc, {d28-d138}	;@ Deprecated
4001055c:	cedfcddf 	mrcgt	13, 6, ip, cr15, cr15, {6}
40010560:	d0dfcfdf 	ldrsble	ip, [pc], #255	; <UNPREDICTABLE>
40010564:	d2dfd1df 	sbcsle	sp, pc, #-1073741769	; 0xc0000037
40010568:	d4dfd3df 	ldrble	sp, [pc], #991	; 40010570 <HanTable+0x9f8>
4001056c:	d6dfd5df 			; <UNDEFINED> instruction: 0xd6dfd5df
40010570:	d8dfd7df 	ldmle	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^	; <UNPREDICTABLE>
40010574:	dadfd9df 	ble	3f806cf8 <GPM4DAT+0x2e806a14>
40010578:	dcdfdbdf 	fldmiaxle	pc, {d29-d139}	;@ Deprecated
4001057c:	dedfdddf 	mrcle	13, 6, sp, cr15, cr15, {6}
40010580:	e0dfdfdf 	ldrsb	sp, [pc], #255	; <UNPREDICTABLE>
40010584:	e2dfe1df 	sbcs	lr, pc, #-1073741769	; 0xc0000037
40010588:	e4dfe3df 	ldrb	lr, [pc], #991	; 40010590 <HanTable+0xa18>
4001058c:	e6dfe5df 			; <UNDEFINED> instruction: 0xe6dfe5df
40010590:	e8dfe7df 	ldm	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
40010594:	eadfe9df 	b	3f80ad18 <GPM4DAT+0x2e80aa34>
40010598:	ecdfebdf 	fldmiax	pc, {d30-d140}	;@ Deprecated
4001059c:	eedfeddf 	mrc	13, 6, lr, cr15, cr15, {6}
400105a0:	f0dfefdf 			; <UNDEFINED> instruction: 0xf0dfefdf
400105a4:	f2dff1df 	vsra.s64	<illegal reg q15.5>, <illegal reg q7.5>, #33
400105a8:	f4dff3df 	pli	[pc, #991]	; 4001098f <HanTable+0xe17>
400105ac:	f6dff5df 	pli	[pc, pc	; <illegal shifter operand>]
400105b0:	f8dff7df 			; <UNDEFINED> instruction: 0xf8dff7df
400105b4:	fadff9df 	blx	3f80ed38 <GPM4DAT+0x2e80ea54>
400105b8:	fcdffbdf 	ldc2l	11, cr15, [pc], {223}	; 0xdf
400105bc:	fedffddf 	mrc2	13, 6, pc, cr15, cr15, {6}
400105c0:	32e031e0 	rsccc	r3, r0, #224, 2	; 0x38
400105c4:	34e033e0 	strbtcc	r3, [r0], #992	; 0x3e0
400105c8:	36e035e0 	strbtcc	r3, [r0], r0, ror #11
400105cc:	38e037e0 	stmiacc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp}^
400105d0:	3ae039e0 	bcc	3f81ed58 <GPM4DAT+0x2e81ea74>
400105d4:	3ce03be0 	vstmiacc	r0!, {d19-<overflow reg d66>}
400105d8:	3ee03de0 	cdpcc	13, 14, cr3, cr0, cr0, {7}
400105dc:	40e03fe0 	rscmi	r3, r0, r0, ror #31
400105e0:	42e041e0 	rscmi	r4, r0, #224, 2	; 0x38
400105e4:	44e043e0 	strbtmi	r4, [r0], #992	; 0x3e0
400105e8:	46e045e0 	strbtmi	r4, [r0], r0, ror #11
400105ec:	48e047e0 	stmiami	r0!, {r5, r6, r7, r8, r9, sl, lr}^
400105f0:	4ae049e0 	bmi	3f822d78 <GPM4DAT+0x2e822a94>
400105f4:	4ce04be0 	vstmiami	r0!, {d20-<overflow reg d67>}
400105f8:	4ee04de0 	cdpmi	13, 14, cr4, cr0, cr0, {7}
400105fc:	50e04fe0 	rscpl	r4, r0, r0, ror #31
40010600:	52e051e0 	rscpl	r5, r0, #224, 2	; 0x38
40010604:	54e053e0 	strbtpl	r5, [r0], #992	; 0x3e0
40010608:	56e055e0 	strbtpl	r5, [r0], r0, ror #11
4001060c:	58e057e0 	stmiapl	r0!, {r5, r6, r7, r8, r9, sl, ip, lr}^
40010610:	5ae059e0 	bpl	3f826d98 <GPM4DAT+0x2e826ab4>
40010614:	5ce05be0 	vstmiapl	r0!, {d21-<overflow reg d68>}
40010618:	5ee05de0 	cdppl	13, 14, cr5, cr0, cr0, {7}
4001061c:	60e05fe0 	rscvs	r5, r0, r0, ror #31
40010620:	62e061e0 	rscvs	r6, r0, #224, 2	; 0x38
40010624:	64e063e0 	strbtvs	r6, [r0], #992	; 0x3e0
40010628:	66e065e0 	strbtvs	r6, [r0], r0, ror #11
4001062c:	68e067e0 	stmiavs	r0!, {r5, r6, r7, r8, r9, sl, sp, lr}^
40010630:	6ae069e0 	bvs	3f82adb8 <GPM4DAT+0x2e82aad4>
40010634:	6ce06be0 	vstmiavs	r0!, {d22-<overflow reg d69>}
40010638:	6ee06de0 	cdpvs	13, 14, cr6, cr0, cr0, {7}
4001063c:	70e06fe0 	rscvc	r6, r0, r0, ror #31
40010640:	72e071e0 	rscvc	r7, r0, #224, 2	; 0x38
40010644:	74e073e0 	strbtvc	r7, [r0], #992	; 0x3e0
40010648:	76e075e0 	strbtvc	r7, [r0], r0, ror #11
4001064c:	78e077e0 	stmiavc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010650:	7ae079e0 	bvc	3f82edd8 <GPM4DAT+0x2e82eaf4>
40010654:	7ce07be0 	vstmiavc	r0!, {d23-<overflow reg d70>}
40010658:	7ee07de0 	cdpvc	13, 14, cr7, cr0, cr0, {7}
4001065c:	92e091e0 	rscls	r9, r0, #224, 2	; 0x38
40010660:	94e093e0 	strbtls	r9, [r0], #992	; 0x3e0
40010664:	96e095e0 	strbtls	r9, [r0], r0, ror #11
40010668:	98e097e0 	stmials	r0!, {r5, r6, r7, r8, r9, sl, ip, pc}^
4001066c:	9ae099e0 	bls	3f836df4 <GPM4DAT+0x2e836b10>
40010670:	9ce09be0 	vstmials	r0!, {d25-<overflow reg d72>}
40010674:	9ee09de0 	cdpls	13, 14, cr9, cr0, cr0, {7}
40010678:	a0e09fe0 	rscge	r9, r0, r0, ror #31
4001067c:	62886188 	addvs	r6, r8, #136, 2	; 0x22
40010680:	68886588 	stmvs	r8, {r3, r7, r8, sl, sp, lr}
40010684:	6a886988 	bvs	3e22acac <GPM4DAT+0x2d22a9c8>
40010688:	71886b88 	orrvc	r6, r8, r8, lsl #23
4001068c:	74887388 	strvc	r7, [r8], #904	; 0x388
40010690:	76887588 	strvc	r7, [r8], r8, lsl #11
40010694:	78887788 	stmvc	r8, {r3, r7, r8, r9, sl, ip, sp, lr}
40010698:	7b887988 	blvc	3e22ecc0 <GPM4DAT+0x2d22e9dc>
4001069c:	7d887c88 	stcvc	12, cr7, [r8, #544]	; 0x220
400106a0:	82888188 	addhi	r8, r8, #136, 2	; 0x22
400106a4:	89888588 	stmibhi	r8, {r3, r7, r8, sl, pc}
400106a8:	93889188 	orrls	r9, r8, #136, 2	; 0x22
400106ac:	96889588 	strls	r9, [r8], r8, lsl #11
400106b0:	a1889788 	orrge	r9, r8, r8, lsl #15
400106b4:	a588a288 	strge	sl, [r8, #648]	; 0x288
400106b8:	b588a988 	strlt	sl, [r8, #2440]	; 0x988
400106bc:	c188b788 	orrgt	fp, r8, r8, lsl #15
400106c0:	c988c588 	stmibgt	r8, {r3, r7, r8, sl, lr, pc}
400106c4:	e288e188 	add	lr, r8, #136, 2	; 0x22
400106c8:	e888e588 	stm	r8, {r3, r7, r8, sl, sp, lr, pc}
400106cc:	eb88e988 	bl	3e24acf4 <GPM4DAT+0x2d24aa10>
400106d0:	f388f188 	vaddw.u8	<illegal reg q7.5>, q12, d8
400106d4:	f688f588 			; <UNDEFINED> instruction: 0xf688f588
400106d8:	f888f788 			; <UNDEFINED> instruction: 0xf888f788
400106dc:	fc88fb88 	stc2	11, cr15, [r8], {136}	; 0x88
400106e0:	4189fd88 	orrmi	pc, r9, r8, lsl #27
400106e4:	49894589 	stmibmi	r9, {r0, r3, r7, r8, sl, lr}
400106e8:	53895189 	orrpl	r5, r9, #1073741858	; 0x40000022
400106ec:	56895589 	strpl	r5, [r9], r9, lsl #11
400106f0:	61895789 	orrvs	r5, r9, r9, lsl #15
400106f4:	63896289 	orrvs	r6, r9, #-1879048184	; 0x90000008
400106f8:	68896589 	stmvs	r9, {r0, r3, r7, r8, sl, sp, lr}
400106fc:	71896989 	orrvc	r6, r9, r9, lsl #19
40010700:	75897389 	strvc	r7, [r9, #905]	; 0x389
40010704:	77897689 	strvc	r7, [r9, r9, lsl #13]
40010708:	81897b89 	orrhi	r7, r9, r9, lsl #23
4001070c:	89898589 	stmibhi	r9, {r0, r3, r7, r8, sl, pc}
40010710:	95899389 	strls	r9, [r9, #905]	; 0x389
40010714:	a289a189 	addge	sl, r9, #1073741858	; 0x40000022
40010718:	a889a589 	stmge	r9, {r0, r3, r7, r8, sl, sp, pc}
4001071c:	ab89a989 	blge	3e27ad48 <GPM4DAT+0x2d27aa64>
40010720:	b089ad89 	addlt	sl, r9, r9, lsl #27
40010724:	b389b189 	orrlt	fp, r9, #1073741858	; 0x40000022
40010728:	b789b589 	strlt	fp, [r9, r9, lsl #11]
4001072c:	c189b889 	orrgt	fp, r9, r9, lsl #17
40010730:	c589c289 	strgt	ip, [r9, #649]	; 0x289
40010734:	cb89c989 	blgt	3e282d60 <GPM4DAT+0x2d282a7c>
40010738:	d389d189 	orrle	sp, r9, #1073741858	; 0x40000022
4001073c:	d789d589 	strle	sp, [r9, r9, lsl #11]
40010740:	e589e189 	str	lr, [r9, #393]	; 0x189
40010744:	f189e989 			; <UNDEFINED> instruction: 0xf189e989
40010748:	f789f689 			; <UNDEFINED> instruction: 0xf789f689
4001074c:	428a418a 	addmi	r4, sl, #-2147483614	; 0x80000022
40010750:	498a458a 	stmibmi	sl, {r1, r3, r7, r8, sl, lr}
40010754:	538a518a 	orrpl	r5, sl, #-2147483614	; 0x80000022
40010758:	578a558a 	strpl	r5, [sl, sl, lsl #11]
4001075c:	658a618a 	strvs	r6, [sl, #394]	; 0x18a
40010760:	738a698a 	orrvc	r6, sl, #2260992	; 0x228000
40010764:	818a758a 	orrhi	r7, sl, sl, lsl #11
40010768:	858a828a 	strhi	r8, [sl, #650]	; 0x28a
4001076c:	898a888a 	stmibhi	sl, {r1, r3, r7, fp, pc}
40010770:	8b8a8a8a 	blhi	3e2b31a0 <GPM4DAT+0x2d2b2ebc>
40010774:	918a908a 	orrls	r9, sl, sl, lsl #1
40010778:	958a938a 	strls	r9, [sl, #906]	; 0x38a
4001077c:	988a978a 	stmls	sl, {r1, r3, r7, r8, r9, sl, ip, pc}
40010780:	a28aa18a 	addge	sl, sl, #-2147483614	; 0x80000022
40010784:	a98aa58a 	stmibge	sl, {r1, r3, r7, r8, sl, sp, pc}
40010788:	b78ab68a 	strlt	fp, [sl, sl, lsl #13]
4001078c:	d58ac18a 	strle	ip, [sl, #394]	; 0x18a
40010790:	e28ae18a 	add	lr, sl, #-2147483614	; 0x80000022
40010794:	e98ae58a 	stmib	sl, {r1, r3, r7, r8, sl, sp, lr, pc}
40010798:	f38af18a 	vaddw.u8	<illegal reg q7.5>, q13, d10
4001079c:	418bf58a 	orrmi	pc, fp, sl, lsl #11
400107a0:	498b458b 	stmibmi	fp, {r0, r1, r3, r7, r8, sl, lr}
400107a4:	628b618b 	addvs	r6, fp, #-1073741790	; 0xc0000022
400107a8:	688b658b 	stmvs	fp, {r0, r1, r3, r7, r8, sl, sp, lr}
400107ac:	6a8b698b 	bvs	3e2eade0 <GPM4DAT+0x2d2eaafc>
400107b0:	738b718b 	orrvc	r7, fp, #-1073741790	; 0xc0000022
400107b4:	778b758b 	strvc	r7, [fp, fp, lsl #11]
400107b8:	a18b818b 	orrge	r8, fp, fp, lsl #3
400107bc:	a58ba28b 	strge	sl, [fp, #651]	; 0x28b
400107c0:	a98ba88b 	stmibge	fp, {r0, r1, r3, r7, fp, sp, pc}
400107c4:	b18bab8b 	orrlt	sl, fp, fp, lsl #23
400107c8:	b58bb38b 	strlt	fp, [fp, #907]	; 0x38b
400107cc:	b88bb78b 	stmlt	fp, {r0, r1, r3, r7, r8, r9, sl, ip, sp, pc}
400107d0:	618cbc8b 	orrvs	fp, ip, fp, lsl #25
400107d4:	638c628c 	orrvs	r6, ip, #140, 4	; 0xc0000008
400107d8:	698c658c 	stmibvs	ip, {r2, r3, r7, r8, sl, sp, lr}
400107dc:	718c6b8c 	orrvc	r6, ip, ip, lsl #23
400107e0:	758c738c 	strvc	r7, [ip, #908]	; 0x38c
400107e4:	778c768c 	strvc	r7, [ip, ip, lsl #13]
400107e8:	818c7b8c 	orrhi	r7, ip, ip, lsl #23
400107ec:	858c828c 	strhi	r8, [ip, #652]	; 0x28c
400107f0:	918c898c 	orrls	r8, ip, ip, lsl #19
400107f4:	958c938c 	strls	r9, [ip, #908]	; 0x38c
400107f8:	978c968c 	strls	r9, [ip, ip, lsl #13]
400107fc:	a28ca18c 	addge	sl, ip, #140, 2	; 0x23
40010800:	e18ca98c 	orr	sl, ip, ip, lsl #19
40010804:	e38ce28c 	orr	lr, ip, #140, 4	; 0xc0000008
40010808:	e98ce58c 	stmib	ip, {r2, r3, r7, r8, sl, sp, lr, pc}
4001080c:	f38cf18c 	vaddw.u8	<illegal reg q7.5>, q14, d12
40010810:	f68cf58c 			; <UNDEFINED> instruction: 0xf68cf58c
40010814:	418df78c 	orrmi	pc, sp, ip, lsl #15
40010818:	458d428d 	strmi	r4, [sp, #653]	; 0x28d
4001081c:	558d518d 	strpl	r5, [sp, #397]	; 0x18d
40010820:	618d578d 	orrvs	r5, sp, sp, lsl #15
40010824:	698d658d 	stmibvs	sp, {r0, r2, r3, r7, r8, sl, sp, lr}
40010828:	768d758d 	strvc	r7, [sp], sp, lsl #11
4001082c:	818d7b8d 	orrhi	r7, sp, sp, lsl #23
40010830:	a28da18d 	addge	sl, sp, #1073741859	; 0x40000023
40010834:	a78da58d 	strge	sl, [sp, sp, lsl #11]
40010838:	b18da98d 	orrlt	sl, sp, sp, lsl #19
4001083c:	b58db38d 	strlt	fp, [sp, #909]	; 0x38d
40010840:	b88db78d 	stmlt	sp, {r0, r2, r3, r7, r8, r9, sl, ip, sp, pc}
40010844:	c18db98d 	orrgt	fp, sp, sp, lsl #19
40010848:	c98dc28d 	stmibgt	sp, {r0, r2, r3, r7, r9, lr, pc}
4001084c:	d78dd68d 	strle	sp, [sp, sp, lsl #13]
40010850:	e28de18d 	add	lr, sp, #1073741859	; 0x40000023
40010854:	418ef78d 	orrmi	pc, lr, sp, lsl #15
40010858:	498e458e 	stmibmi	lr, {r1, r2, r3, r7, r8, sl, lr}
4001085c:	538e518e 	orrpl	r5, lr, #-2147483613	; 0x80000023
40010860:	618e578e 	orrvs	r5, lr, lr, lsl #15
40010864:	828e818e 	addhi	r8, lr, #-2147483613	; 0x80000023
40010868:	898e858e 	stmibhi	lr, {r1, r2, r3, r7, r8, sl, pc}
4001086c:	918e908e 	orrls	r9, lr, lr, lsl #1
40010870:	958e938e 	strls	r9, [lr, #910]	; 0x38e
40010874:	988e978e 	stmls	lr, {r1, r2, r3, r7, r8, r9, sl, ip, pc}
40010878:	a98ea18e 	stmibge	lr, {r1, r2, r3, r7, r8, sp, pc}
4001087c:	b78eb68e 	strlt	fp, [lr, lr, lsl #13]
40010880:	c28ec18e 	addgt	ip, lr, #-2147483613	; 0x80000023
40010884:	c98ec58e 	stmibgt	lr, {r1, r2, r3, r7, r8, sl, lr, pc}
40010888:	d38ed18e 	orrle	sp, lr, #-2147483613	; 0x80000023
4001088c:	e18ed68e 	orr	sp, lr, lr, lsl #13
40010890:	e98ee58e 	stmib	lr, {r1, r2, r3, r7, r8, sl, sp, lr, pc}
40010894:	f38ef18e 	vaddw.u8	<illegal reg q7.5>, q15, d14
40010898:	618f418f 	orrvs	r4, pc, pc, lsl #3
4001089c:	658f628f 	strvs	r6, [pc, #655]	; 40010b33 <HanTable+0xfbb>
400108a0:	698f678f 	stmibvs	pc, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr}	; <UNPREDICTABLE>
400108a4:	708f6b8f 	addvc	r6, pc, pc, lsl #23
400108a8:	738f718f 	orrvc	r7, pc, #-1073741789	; 0xc0000023
400108ac:	778f758f 	strvc	r7, [pc, pc, lsl #11]
400108b0:	a18f7b8f 	orrge	r7, pc, pc, lsl #23
400108b4:	a58fa28f 	strge	sl, [pc, #655]	; 40010b4b <HanTable+0xfd3>
400108b8:	b18fa98f 	orrlt	sl, pc, pc, lsl #19
400108bc:	b58fb38f 	strlt	fp, [pc, #911]	; 40010c53 <HanTable+0x10db>
400108c0:	6190b78f 	orrsvs	fp, r0, pc, lsl #15
400108c4:	63906290 	orrsvs	r6, r0, #144, 4
400108c8:	68906590 	ldmvs	r0, {r4, r7, r8, sl, sp, lr}
400108cc:	6a906990 	bvs	3e42af14 <GPM4DAT+0x2d42ac30>
400108d0:	71906b90 			; <UNDEFINED> instruction: 0x71906b90
400108d4:	75907390 	ldrvc	r7, [r0, #912]	; 0x390
400108d8:	77907690 			; <UNDEFINED> instruction: 0x77907690
400108dc:	79907890 	ldmibvc	r0, {r4, r7, fp, ip, sp, lr}
400108e0:	7d907b90 	vldrvc	d7, [r0, #576]	; 0x240
400108e4:	82908190 	addshi	r8, r0, #144, 2	; 0x24
400108e8:	89908590 	ldmibhi	r0, {r4, r7, r8, sl, pc}
400108ec:	93909190 	orrsls	r9, r0, #144, 2	; 0x24
400108f0:	96909590 			; <UNDEFINED> instruction: 0x96909590
400108f4:	a1909790 			; <UNDEFINED> instruction: 0xa1909790
400108f8:	a590a290 	ldrge	sl, [r0, #656]	; 0x290
400108fc:	b190a990 			; <UNDEFINED> instruction: 0xb190a990
40010900:	e190b790 			; <UNDEFINED> instruction: 0xe190b790
40010904:	e490e290 	ldr	lr, [r0], #656	; 0x290
40010908:	e990e590 	ldmib	r0, {r4, r7, r8, sl, sp, lr, pc}
4001090c:	ec90eb90 	vldmia	r0, {d14-d21}
40010910:	f390f190 	vsra.u64	d15, d0, #48
40010914:	f690f590 	pldw	[r0], r0	; <illegal shifter operand>
40010918:	fd90f790 	ldc2	7, cr15, [r0, #576]	; 0x240
4001091c:	42914191 	addsmi	r4, r1, #1073741860	; 0x40000024
40010920:	49914591 	ldmibmi	r1, {r0, r4, r7, r8, sl, lr}
40010924:	53915191 	orrspl	r5, r1, #1073741860	; 0x40000024
40010928:	56915591 			; <UNDEFINED> instruction: 0x56915591
4001092c:	61915791 			; <UNDEFINED> instruction: 0x61915791
40010930:	65916291 	ldrvs	r6, [r1, #657]	; 0x291
40010934:	71916991 			; <UNDEFINED> instruction: 0x71916991
40010938:	76917391 			; <UNDEFINED> instruction: 0x76917391
4001093c:	7a917791 	bvc	3e46e788 <GPM4DAT+0x2d46e4a4>
40010940:	85918191 	ldrhi	r8, [r1, #401]	; 0x191
40010944:	a291a191 	addsge	sl, r1, #1073741860	; 0x40000024
40010948:	a991a591 	ldmibge	r1, {r0, r4, r7, r8, sl, sp, pc}
4001094c:	b191ab91 			; <UNDEFINED> instruction: 0xb191ab91
40010950:	b591b391 	ldrlt	fp, [r1, #913]	; 0x391
40010954:	bc91b791 	ldclt	7, cr11, [r1], {145}	; 0x91
40010958:	c191bd91 			; <UNDEFINED> instruction: 0xc191bd91
4001095c:	c991c591 	ldmibgt	r1, {r0, r4, r7, r8, sl, lr, pc}
40010960:	4192d691 			; <UNDEFINED> instruction: 0x4192d691
40010964:	49924592 	ldmibmi	r2, {r1, r4, r7, r8, sl, lr}
40010968:	53925192 	orrspl	r5, r2, #-2147483612	; 0x80000024
4001096c:	61925592 			; <UNDEFINED> instruction: 0x61925592
40010970:	65926292 	ldrvs	r6, [r2, #658]	; 0x292
40010974:	73926992 	orrsvc	r6, r2, #2392064	; 0x248000
40010978:	77927592 			; <UNDEFINED> instruction: 0x77927592
4001097c:	82928192 	addshi	r8, r2, #-2147483612	; 0x80000024
40010980:	88928592 	ldmhi	r2, {r1, r4, r7, r8, sl, pc}
40010984:	91928992 			; <UNDEFINED> instruction: 0x91928992
40010988:	95929392 	ldrls	r9, [r2, #914]	; 0x392
4001098c:	a1929792 			; <UNDEFINED> instruction: 0xa1929792
40010990:	c192b692 			; <UNDEFINED> instruction: 0xc192b692
40010994:	e592e192 	ldr	lr, [r2, #402]	; 0x192
40010998:	f192e992 			; <UNDEFINED> instruction: 0xf192e992
4001099c:	4193f392 			; <UNDEFINED> instruction: 0x4193f392
400109a0:	49934293 	ldmibmi	r3, {r0, r1, r4, r7, r9, lr}
400109a4:	53935193 	orrspl	r5, r3, #-1073741788	; 0xc0000024
400109a8:	61935793 			; <UNDEFINED> instruction: 0x61935793
400109ac:	65936293 	ldrvs	r6, [r3, #659]	; 0x293
400109b0:	6a936993 	bvs	3e4eb004 <GPM4DAT+0x2d4ead20>
400109b4:	71936b93 			; <UNDEFINED> instruction: 0x71936b93
400109b8:	75937393 	ldrvc	r7, [r3, #915]	; 0x393
400109bc:	78937793 	ldmvc	r3, {r0, r1, r4, r7, r8, r9, sl, ip, sp, lr}
400109c0:	81937c93 			; <UNDEFINED> instruction: 0x81937c93
400109c4:	89938593 	ldmibhi	r3, {r0, r1, r4, r7, r8, sl, pc}
400109c8:	a293a193 	addsge	sl, r3, #-1073741788	; 0xc0000024
400109cc:	a993a593 	ldmibge	r3, {r0, r1, r4, r7, r8, sl, sp, pc}
400109d0:	b193af93 			; <UNDEFINED> instruction: 0xb193af93
400109d4:	b593b393 	ldrlt	fp, [r3, #915]	; 0x393
400109d8:	bc93b793 	ldclt	7, cr11, [r3], {147}	; 0x93
400109dc:	62946194 	addsvs	r6, r4, #148, 2	; 0x25
400109e0:	65946394 	ldrvs	r6, [r4, #916]	; 0x394
400109e4:	69946894 	ldmibvs	r4, {r2, r4, r7, fp, sp, lr}
400109e8:	6b946a94 	blvs	3e52b440 <GPM4DAT+0x2d52b15c>
400109ec:	70946c94 	umullsvc	r6, r4, r4, ip
400109f0:	73947194 	orrsvc	r7, r4, #148, 2	; 0x25
400109f4:	76947594 			; <UNDEFINED> instruction: 0x76947594
400109f8:	78947794 	ldmvc	r4, {r2, r4, r7, r8, r9, sl, ip, sp, lr}
400109fc:	7d947994 	ldcvc	9, cr7, [r4, #592]	; 0x250
40010a00:	82948194 	addshi	r8, r4, #148, 2	; 0x25
40010a04:	89948594 	ldmibhi	r4, {r2, r4, r7, r8, sl, pc}
40010a08:	93949194 	orrsls	r9, r4, #148, 2	; 0x25
40010a0c:	96949594 			; <UNDEFINED> instruction: 0x96949594
40010a10:	a1949794 			; <UNDEFINED> instruction: 0xa1949794
40010a14:	e294e194 	adds	lr, r4, #148, 2	; 0x25
40010a18:	e594e394 	ldr	lr, [r4, #916]	; 0x394
40010a1c:	e994e894 	ldmib	r4, {r2, r4, r7, fp, sp, lr, pc}
40010a20:	ec94eb94 	vldmia	r4, {d14-d23}
40010a24:	f394f194 	vsra.u64	d15, d4, #44
40010a28:	f794f594 	pldw	[r4, r4	; <illegal shifter operand>]
40010a2c:	fc94f994 	ldc2	9, cr15, [r4], {148}	; 0x94
40010a30:	42954195 	addsmi	r4, r5, #1073741861	; 0x40000025
40010a34:	49954595 	ldmibmi	r5, {r0, r2, r4, r7, r8, sl, lr}
40010a38:	53955195 	orrspl	r5, r5, #1073741861	; 0x40000025
40010a3c:	56955595 			; <UNDEFINED> instruction: 0x56955595
40010a40:	61955795 			; <UNDEFINED> instruction: 0x61955795
40010a44:	69956595 	ldmibvs	r5, {r0, r2, r4, r7, r8, sl, sp, lr}
40010a48:	77957695 			; <UNDEFINED> instruction: 0x77957695
40010a4c:	85958195 	ldrhi	r8, [r5, #405]	; 0x195
40010a50:	a295a195 	addsge	sl, r5, #1073741861	; 0x40000025
40010a54:	a895a595 	ldmge	r5, {r0, r2, r4, r7, r8, sl, sp, pc}
40010a58:	ab95a995 	blge	3e57b0b4 <GPM4DAT+0x2d57add0>
40010a5c:	b195ad95 			; <UNDEFINED> instruction: 0xb195ad95
40010a60:	b595b395 	ldrlt	fp, [r5, #917]	; 0x395
40010a64:	b995b795 	ldmiblt	r5, {r0, r2, r4, r7, r8, r9, sl, ip, sp, pc}
40010a68:	c195bb95 			; <UNDEFINED> instruction: 0xc195bb95
40010a6c:	c995c595 	ldmibgt	r5, {r0, r2, r4, r7, r8, sl, lr, pc}
40010a70:	f695e195 			; <UNDEFINED> instruction: 0xf695e195
40010a74:	45964196 	ldrmi	r4, [r6, #406]	; 0x196
40010a78:	51964996 			; <UNDEFINED> instruction: 0x51964996
40010a7c:	55965396 	ldrpl	r5, [r6, #918]	; 0x396
40010a80:	81966196 			; <UNDEFINED> instruction: 0x81966196
40010a84:	85968296 	ldrhi	r8, [r6, #662]	; 0x296
40010a88:	91968996 			; <UNDEFINED> instruction: 0x91968996
40010a8c:	95969396 	ldrls	r9, [r6, #918]	; 0x396
40010a90:	a1969796 			; <UNDEFINED> instruction: 0xa1969796
40010a94:	c196b696 			; <UNDEFINED> instruction: 0xc196b696
40010a98:	e196d796 			; <UNDEFINED> instruction: 0xe196d796
40010a9c:	e996e596 	ldmib	r6, {r1, r2, r4, r7, r8, sl, sp, lr, pc}
40010aa0:	f596f396 	pldw	[r6, #918]	; 0x396
40010aa4:	4197f796 			; <UNDEFINED> instruction: 0x4197f796
40010aa8:	49974597 	ldmibmi	r7, {r0, r1, r2, r4, r7, r8, sl, lr}
40010aac:	57975197 			; <UNDEFINED> instruction: 0x57975197
40010ab0:	62976197 	addsvs	r6, r7, #-1073741787	; 0xc0000025
40010ab4:	68976597 	ldmvs	r7, {r0, r1, r2, r4, r7, r8, sl, sp, lr}
40010ab8:	6b976997 	blvs	3e5eb11c <GPM4DAT+0x2d5eae38>
40010abc:	73977197 	orrsvc	r7, r7, #-1073741787	; 0xc0000025
40010ac0:	77977597 			; <UNDEFINED> instruction: 0x77977597
40010ac4:	a1978197 			; <UNDEFINED> instruction: 0xa1978197
40010ac8:	a597a297 	ldrge	sl, [r7, #663]	; 0x297
40010acc:	a997a897 	ldmibge	r7, {r0, r1, r2, r4, r7, fp, sp, pc}
40010ad0:	b397b197 	orrslt	fp, r7, #-1073741787	; 0xc0000025
40010ad4:	b697b597 			; <UNDEFINED> instruction: 0xb697b597
40010ad8:	b897b797 	ldmlt	r7, {r0, r1, r2, r4, r7, r8, r9, sl, ip, sp, pc}
40010adc:	62986198 	addsvs	r6, r8, #152, 2	; 0x26
40010ae0:	69986598 	ldmibvs	r8, {r3, r4, r7, r8, sl, sp, lr}
40010ae4:	73987198 	orrsvc	r7, r8, #152, 2	; 0x26
40010ae8:	76987598 			; <UNDEFINED> instruction: 0x76987598
40010aec:	7d987798 	ldcvc	7, cr7, [r8, #608]	; 0x260
40010af0:	82988198 	addshi	r8, r8, #152, 2	; 0x26
40010af4:	89988598 	ldmibhi	r8, {r3, r4, r7, r8, sl, pc}
40010af8:	93989198 	orrsls	r9, r8, #152, 2	; 0x26
40010afc:	96989598 			; <UNDEFINED> instruction: 0x96989598
40010b00:	e1989798 			; <UNDEFINED> instruction: 0xe1989798
40010b04:	e598e298 	ldr	lr, [r8, #664]	; 0x298
40010b08:	eb98e998 	bl	3e64b170 <GPM4DAT+0x2d64ae8c>
40010b0c:	f198ec98 			; <UNDEFINED> instruction: 0xf198ec98
40010b10:	f598f398 	pldw	[r8, #920]	; 0x398
40010b14:	f798f698 	pldw	[r8, r8	; <illegal shifter operand>]
40010b18:	4199fd98 			; <UNDEFINED> instruction: 0x4199fd98
40010b1c:	45994299 	ldrmi	r4, [r9, #665]	; 0x299
40010b20:	51994999 			; <UNDEFINED> instruction: 0x51994999
40010b24:	55995399 	ldrpl	r5, [r9, #921]	; 0x399
40010b28:	57995699 			; <UNDEFINED> instruction: 0x57995699
40010b2c:	76996199 			; <UNDEFINED> instruction: 0x76996199
40010b30:	a299a199 	addsge	sl, r9, #1073741862	; 0x40000026
40010b34:	a999a599 	ldmibge	r9, {r0, r3, r4, r7, r8, sl, sp, pc}
40010b38:	c199b799 			; <UNDEFINED> instruction: 0xc199b799
40010b3c:	e199c999 			; <UNDEFINED> instruction: 0xe199c999
40010b40:	459a419a 	ldrmi	r4, [sl, #410]	; 0x19a
40010b44:	829a819a 	addshi	r8, sl, #-2147483610	; 0x80000026
40010b48:	899a859a 	ldmibhi	sl, {r1, r3, r4, r7, r8, sl, pc}
40010b4c:	919a909a 			; <UNDEFINED> instruction: 0x919a909a
40010b50:	c19a979a 			; <UNDEFINED> instruction: 0xc19a979a
40010b54:	e59ae19a 	ldr	lr, [sl, #410]	; 0x19a
40010b58:	f19ae99a 			; <UNDEFINED> instruction: 0xf19ae99a
40010b5c:	f79af39a 	pldw	[sl, sl	; <illegal shifter operand>]
40010b60:	629b619b 	addsvs	r6, fp, #-1073741786	; 0xc0000026
40010b64:	689b659b 	ldmvs	fp, {r0, r1, r3, r4, r7, r8, sl, sp, lr}
40010b68:	719b699b 			; <UNDEFINED> instruction: 0x719b699b
40010b6c:	759b739b 	ldrvc	r7, [fp, #923]	; 0x39b
40010b70:	859b819b 	ldrhi	r8, [fp, #411]	; 0x19b
40010b74:	919b899b 			; <UNDEFINED> instruction: 0x919b899b
40010b78:	a19b939b 			; <UNDEFINED> instruction: 0xa19b939b
40010b7c:	a99ba59b 	ldmibge	fp, {r0, r1, r3, r4, r7, r8, sl, sp, pc}
40010b80:	b39bb19b 	orrslt	fp, fp, #-1073741786	; 0xc0000026
40010b84:	b79bb59b 			; <UNDEFINED> instruction: 0xb79bb59b
40010b88:	629c619c 	addsvs	r6, ip, #156, 2	; 0x27
40010b8c:	699c659c 	ldmibvs	ip, {r2, r3, r4, r7, r8, sl, sp, lr}
40010b90:	739c719c 	orrsvc	r7, ip, #156, 2	; 0x27
40010b94:	769c759c 			; <UNDEFINED> instruction: 0x769c759c
40010b98:	789c779c 	ldmvc	ip, {r2, r3, r4, r7, r8, r9, sl, ip, sp, lr}
40010b9c:	7d9c7c9c 	ldcvc	12, cr7, [ip, #624]	; 0x270
40010ba0:	829c819c 	addshi	r8, ip, #156, 2	; 0x27
40010ba4:	899c859c 	ldmibhi	ip, {r2, r3, r4, r7, r8, sl, pc}
40010ba8:	939c919c 	orrsls	r9, ip, #156, 2	; 0x27
40010bac:	969c959c 			; <UNDEFINED> instruction: 0x969c959c
40010bb0:	a19c979c 			; <UNDEFINED> instruction: 0xa19c979c
40010bb4:	a59ca29c 	ldrge	sl, [ip, #668]	; 0x29c
40010bb8:	b79cb59c 			; <UNDEFINED> instruction: 0xb79cb59c
40010bbc:	e29ce19c 	adds	lr, ip, #156, 2	; 0x27
40010bc0:	e99ce59c 	ldmib	ip, {r2, r3, r4, r7, r8, sl, sp, lr, pc}
40010bc4:	f39cf19c 	vsra.u64	d15, d12, #36
40010bc8:	f69cf59c 	pldw	[ip], ip	; <illegal shifter operand>
40010bcc:	fd9cf79c 	ldc2	7, cr15, [ip, #624]	; 0x270
40010bd0:	429d419d 	addsmi	r4, sp, #1073741863	; 0x40000027
40010bd4:	499d459d 	ldmibmi	sp, {r0, r2, r3, r4, r7, r8, sl, lr}
40010bd8:	539d519d 	orrspl	r5, sp, #1073741863	; 0x40000027
40010bdc:	579d559d 			; <UNDEFINED> instruction: 0x579d559d
40010be0:	629d619d 	addsvs	r6, sp, #1073741863	; 0x40000027
40010be4:	699d659d 	ldmibvs	sp, {r0, r2, r3, r4, r7, r8, sl, sp, lr}
40010be8:	739d719d 	orrsvc	r7, sp, #1073741863	; 0x40000027
40010bec:	769d759d 			; <UNDEFINED> instruction: 0x769d759d
40010bf0:	819d779d 			; <UNDEFINED> instruction: 0x819d779d
40010bf4:	939d859d 	orrsls	r8, sp, #658505728	; 0x27400000
40010bf8:	a19d959d 			; <UNDEFINED> instruction: 0xa19d959d
40010bfc:	a59da29d 	ldrge	sl, [sp, #669]	; 0x29d
40010c00:	b19da99d 			; <UNDEFINED> instruction: 0xb19da99d
40010c04:	b59db39d 	ldrlt	fp, [sp, #925]	; 0x39d
40010c08:	c19db79d 			; <UNDEFINED> instruction: 0xc19db79d
40010c0c:	d79dc59d 			; <UNDEFINED> instruction: 0xd79dc59d
40010c10:	419ef69d 			; <UNDEFINED> instruction: 0x419ef69d
40010c14:	499e459e 	ldmibmi	lr, {r1, r2, r3, r4, r7, r8, sl, lr}
40010c18:	539e519e 	orrspl	r5, lr, #-2147483609	; 0x80000027
40010c1c:	579e559e 			; <UNDEFINED> instruction: 0x579e559e
40010c20:	659e619e 	ldrvs	r6, [lr, #414]	; 0x19e
40010c24:	739e699e 	orrsvc	r6, lr, #2588672	; 0x278000
40010c28:	779e759e 			; <UNDEFINED> instruction: 0x779e759e
40010c2c:	829e819e 	addshi	r8, lr, #-2147483609	; 0x80000027
40010c30:	899e859e 	ldmibhi	lr, {r1, r2, r3, r4, r7, r8, sl, pc}
40010c34:	939e919e 	orrsls	r9, lr, #-2147483609	; 0x80000027
40010c38:	979e959e 			; <UNDEFINED> instruction: 0x979e959e
40010c3c:	b69ea19e 			; <UNDEFINED> instruction: 0xb69ea19e
40010c40:	e19ec19e 			; <UNDEFINED> instruction: 0xe19ec19e
40010c44:	e59ee29e 	ldr	lr, [lr, #670]	; 0x29e
40010c48:	f19ee99e 			; <UNDEFINED> instruction: 0xf19ee99e
40010c4c:	f79ef59e 	pldw	[lr, lr	; <illegal shifter operand>]
40010c50:	429f419f 	addsmi	r4, pc, #-1073741785	; 0xc0000027
40010c54:	499f459f 	ldmibmi	pc, {r0, r1, r2, r3, r4, r7, r8, sl, lr}	; <UNPREDICTABLE>
40010c58:	539f519f 	orrspl	r5, pc, #-1073741785	; 0xc0000027
40010c5c:	579f559f 			; <UNDEFINED> instruction: 0x579f559f
40010c60:	629f619f 	addsvs	r6, pc, #-1073741785	; 0xc0000027
40010c64:	699f659f 	ldmibvs	pc, {r0, r1, r2, r3, r4, r7, r8, sl, sp, lr}	; <UNPREDICTABLE>
40010c68:	739f719f 	orrsvc	r7, pc, #-1073741785	; 0xc0000027
40010c6c:	779f759f 			; <UNDEFINED> instruction: 0x779f759f
40010c70:	7b9f789f 	blvc	3e7eeef4 <GPM4DAT+0x2d7eec10>
40010c74:	a19f7c9f 	ldage	r7, [pc]	; <UNPREDICTABLE>
40010c78:	a59fa29f 	ldrge	sl, [pc, #671]	; 40010f1f <HanTable+0x13a7>
40010c7c:	b19fa99f 			; <UNDEFINED> instruction: 0xb19fa99f
40010c80:	b59fb39f 	ldrlt	fp, [pc, #927]	; 40011027 <HanTable+0x14af>
40010c84:	61a0b79f 	lslvs	fp, pc	; <illegal shifter operand>
40010c88:	65a062a0 	strvs	r6, [r0, #672]!	; 0x2a0
40010c8c:	68a067a0 	stmiavs	r0!, {r5, r7, r8, r9, sl, sp, lr}
40010c90:	6aa069a0 	bvs	3e82b318 <GPM4DAT+0x2d82b034>
40010c94:	71a06ba0 	lsrvc	r6, r0, #23
40010c98:	75a073a0 	strvc	r7, [r0, #928]!	; 0x3a0
40010c9c:	78a077a0 	stmiavc	r0!, {r5, r7, r8, r9, sl, ip, sp, lr}
40010ca0:	7da07ba0 	stcvc	11, cr7, [r0, #640]!	; 0x280
40010ca4:	82a081a0 	adchi	r8, r0, #160, 2	; 0x28
40010ca8:	89a085a0 	stmibhi	r0!, {r5, r7, r8, sl, pc}
40010cac:	93a091a0 	movls	r9, #160, 2	; 0x28
40010cb0:	96a095a0 	strtls	r9, [r0], r0, lsr #11
40010cb4:	98a097a0 	stmials	r0!, {r5, r7, r8, r9, sl, ip, pc}
40010cb8:	a2a0a1a0 	adcge	sl, r0, #160, 2	; 0x28
40010cbc:	b7a0a9a0 	strlt	sl, [r0, r0, lsr #19]!
40010cc0:	e2a0e1a0 	adc	lr, r0, #160, 2	; 0x28
40010cc4:	e9a0e5a0 	stmib	r0!, {r5, r7, r8, sl, sp, lr, pc}
40010cc8:	f1a0eba0 			; <UNDEFINED> instruction: 0xf1a0eba0
40010ccc:	f5a0f3a0 			; <UNDEFINED> instruction: 0xf5a0f3a0
40010cd0:	f8a0f7a0 			; <UNDEFINED> instruction: 0xf8a0f7a0
40010cd4:	41a1fda0 			; <UNDEFINED> instruction: 0x41a1fda0
40010cd8:	45a142a1 	strmi	r4, [r1, #673]!	; 0x2a1
40010cdc:	51a149a1 			; <UNDEFINED> instruction: 0x51a149a1
40010ce0:	55a153a1 	strpl	r5, [r1, #929]!	; 0x3a1
40010ce4:	57a156a1 	strpl	r5, [r1, r1, lsr #13]!
40010ce8:	62a161a1 	adcvs	r6, r1, #1073741864	; 0x40000028
40010cec:	69a165a1 	stmibvs	r1!, {r0, r5, r7, r8, sl, sp, lr}
40010cf0:	76a175a1 	strtvc	r7, [r1], r1, lsr #11
40010cf4:	79a177a1 	stmibvc	r1!, {r0, r5, r7, r8, r9, sl, ip, sp, lr}
40010cf8:	a1a181a1 			; <UNDEFINED> instruction: 0xa1a181a1
40010cfc:	a4a1a2a1 	strtge	sl, [r1], #673	; 0x2a1
40010d00:	a9a1a5a1 	stmibge	r1!, {r0, r5, r7, r8, sl, sp, pc}
40010d04:	b1a1aba1 			; <UNDEFINED> instruction: 0xb1a1aba1
40010d08:	b5a1b3a1 	strlt	fp, [r1, #929]!	; 0x3a1
40010d0c:	c1a1b7a1 			; <UNDEFINED> instruction: 0xc1a1b7a1
40010d10:	d6a1c5a1 	strtle	ip, [r1], r1, lsr #11
40010d14:	41a2d7a1 			; <UNDEFINED> instruction: 0x41a2d7a1
40010d18:	49a245a2 	stmibmi	r2!, {r1, r5, r7, r8, sl, lr}
40010d1c:	55a253a2 	strpl	r5, [r2, #930]!	; 0x3a2
40010d20:	61a257a2 			; <UNDEFINED> instruction: 0x61a257a2
40010d24:	69a265a2 	stmibvs	r2!, {r1, r5, r7, r8, sl, sp, lr}
40010d28:	75a273a2 	strvc	r7, [r2, #930]!	; 0x3a2
40010d2c:	82a281a2 	adchi	r8, r2, #-2147483608	; 0x80000028
40010d30:	85a283a2 	strhi	r8, [r2, #930]!	; 0x3a2
40010d34:	89a288a2 	stmibhi	r2!, {r1, r5, r7, fp, pc}
40010d38:	8ba28aa2 	blhi	3e8b37c8 <GPM4DAT+0x2d8b34e4>
40010d3c:	93a291a2 			; <UNDEFINED> instruction: 0x93a291a2
40010d40:	97a295a2 	strls	r9, [r2, r2, lsr #11]!
40010d44:	9da29ba2 	stcls	11, cr9, [r2, #648]!	; 0x288
40010d48:	a5a2a1a2 	strge	sl, [r2, #418]!	; 0x1a2
40010d4c:	b3a2a9a2 			; <UNDEFINED> instruction: 0xb3a2a9a2
40010d50:	c1a2b5a2 			; <UNDEFINED> instruction: 0xc1a2b5a2
40010d54:	e5a2e1a2 	str	lr, [r2, #418]!	; 0x1a2
40010d58:	41a3e9a2 			; <UNDEFINED> instruction: 0x41a3e9a2
40010d5c:	49a345a3 	stmibmi	r3!, {r0, r1, r5, r7, r8, sl, lr}
40010d60:	55a351a3 	strpl	r5, [r3, #419]!	; 0x1a3
40010d64:	65a361a3 	strvs	r6, [r3, #419]!	; 0x1a3
40010d68:	71a369a3 			; <UNDEFINED> instruction: 0x71a369a3
40010d6c:	a1a375a3 			; <UNDEFINED> instruction: 0xa1a375a3
40010d70:	a5a3a2a3 	strge	sl, [r3, #675]!	; 0x2a3
40010d74:	a9a3a8a3 	stmibge	r3!, {r0, r1, r5, r7, fp, sp, pc}
40010d78:	b1a3aba3 			; <UNDEFINED> instruction: 0xb1a3aba3
40010d7c:	b5a3b3a3 	strlt	fp, [r3, #931]!	; 0x3a3
40010d80:	b7a3b6a3 	strlt	fp, [r3, r3, lsr #13]!
40010d84:	bba3b9a3 	bllt	3e8ff418 <GPM4DAT+0x2d8ff134>
40010d88:	62a461a4 	adcvs	r6, r4, #164, 2	; 0x29
40010d8c:	64a463a4 	strtvs	r6, [r4], #932	; 0x3a4
40010d90:	68a465a4 	stmiavs	r4!, {r2, r5, r7, r8, sl, sp, lr}
40010d94:	6aa469a4 	bvs	3e92b42c <GPM4DAT+0x2d92b148>
40010d98:	6ca46ba4 	vstmiavs	r4!, {d6-d23}
40010d9c:	73a471a4 			; <UNDEFINED> instruction: 0x73a471a4
40010da0:	77a475a4 	strvc	r7, [r4, r4, lsr #11]!
40010da4:	81a47ba4 			; <UNDEFINED> instruction: 0x81a47ba4
40010da8:	85a482a4 	strhi	r8, [r4, #676]!	; 0x2a4
40010dac:	91a489a4 			; <UNDEFINED> instruction: 0x91a489a4
40010db0:	95a493a4 	strls	r9, [r4, #932]!	; 0x3a4
40010db4:	97a496a4 	strls	r9, [r4, r4, lsr #13]!
40010db8:	a1a49ba4 			; <UNDEFINED> instruction: 0xa1a49ba4
40010dbc:	a5a4a2a4 	strge	sl, [r4, #676]!	; 0x2a4
40010dc0:	e1a4b3a4 			; <UNDEFINED> instruction: 0xe1a4b3a4
40010dc4:	e5a4e2a4 	str	lr, [r4, #676]!	; 0x2a4
40010dc8:	e9a4e8a4 	stmib	r4!, {r2, r5, r7, fp, sp, lr, pc}
40010dcc:	f1a4eba4 			; <UNDEFINED> instruction: 0xf1a4eba4
40010dd0:	f5a4f3a4 			; <UNDEFINED> instruction: 0xf5a4f3a4
40010dd4:	f8a4f7a4 			; <UNDEFINED> instruction: 0xf8a4f7a4
40010dd8:	42a541a5 	adcmi	r4, r5, #1073741865	; 0x40000029
40010ddc:	48a545a5 	stmiami	r5!, {r0, r2, r5, r7, r8, sl, lr}
40010de0:	51a549a5 			; <UNDEFINED> instruction: 0x51a549a5
40010de4:	55a553a5 	strpl	r5, [r5, #933]!	; 0x3a5
40010de8:	57a556a5 	strpl	r5, [r5, r5, lsr #13]!
40010dec:	62a561a5 	adcvs	r6, r5, #1073741865	; 0x40000029
40010df0:	69a565a5 	stmibvs	r5!, {r0, r2, r5, r7, r8, sl, sp, lr}
40010df4:	75a573a5 	strvc	r7, [r5, #933]!	; 0x3a5
40010df8:	77a576a5 	strvc	r7, [r5, r5, lsr #13]!
40010dfc:	81a57ba5 			; <UNDEFINED> instruction: 0x81a57ba5
40010e00:	a1a585a5 			; <UNDEFINED> instruction: 0xa1a585a5
40010e04:	a3a5a2a5 			; <UNDEFINED> instruction: 0xa3a5a2a5
40010e08:	a9a5a5a5 	stmibge	r5!, {r0, r2, r5, r7, r8, sl, sp, pc}
40010e0c:	b3a5b1a5 			; <UNDEFINED> instruction: 0xb3a5b1a5
40010e10:	b7a5b5a5 	strlt	fp, [r5, r5, lsr #11]!
40010e14:	c5a5c1a5 	strgt	ip, [r5, #421]!	; 0x1a5
40010e18:	e1a5d6a5 			; <UNDEFINED> instruction: 0xe1a5d6a5
40010e1c:	41a6f6a5 			; <UNDEFINED> instruction: 0x41a6f6a5
40010e20:	45a642a6 	strmi	r4, [r6, #678]!	; 0x2a6
40010e24:	51a649a6 			; <UNDEFINED> instruction: 0x51a649a6
40010e28:	61a653a6 			; <UNDEFINED> instruction: 0x61a653a6
40010e2c:	81a665a6 			; <UNDEFINED> instruction: 0x81a665a6
40010e30:	85a682a6 	strhi	r8, [r6, #678]!	; 0x2a6
40010e34:	89a688a6 	stmibhi	r6!, {r1, r2, r5, r7, fp, pc}
40010e38:	8ba68aa6 	blhi	3e9b38d8 <GPM4DAT+0x2d9b35f4>
40010e3c:	93a691a6 			; <UNDEFINED> instruction: 0x93a691a6
40010e40:	97a695a6 	strls	r9, [r6, r6, lsr #11]!
40010e44:	9ca69ba6 	vstmials	r6!, {d9-d27}
40010e48:	a9a6a1a6 	stmibge	r6!, {r1, r2, r5, r7, r8, sp, pc}
40010e4c:	c1a6b6a6 			; <UNDEFINED> instruction: 0xc1a6b6a6
40010e50:	e2a6e1a6 	adc	lr, r6, #-2147483607	; 0x80000029
40010e54:	e9a6e5a6 	stmib	r6!, {r1, r2, r5, r7, r8, sl, sp, lr, pc}
40010e58:	41a7f7a6 			; <UNDEFINED> instruction: 0x41a7f7a6
40010e5c:	49a745a7 	stmibmi	r7!, {r0, r1, r2, r5, r7, r8, sl, lr}
40010e60:	55a751a7 	strpl	r5, [r7, #423]!	; 0x1a7
40010e64:	61a757a7 			; <UNDEFINED> instruction: 0x61a757a7
40010e68:	65a762a7 	strvs	r6, [r7, #679]!	; 0x2a7
40010e6c:	71a769a7 			; <UNDEFINED> instruction: 0x71a769a7
40010e70:	75a773a7 	strvc	r7, [r7, #935]!	; 0x3a7
40010e74:	a2a7a1a7 	adcge	sl, r7, #-1073741783	; 0xc0000029
40010e78:	a9a7a5a7 	stmibge	r7!, {r0, r1, r2, r5, r7, r8, sl, sp, pc}
40010e7c:	b1a7aba7 			; <UNDEFINED> instruction: 0xb1a7aba7
40010e80:	b5a7b3a7 	strlt	fp, [r7, #935]!	; 0x3a7
40010e84:	b8a7b7a7 	stmialt	r7!, {r0, r1, r2, r5, r7, r8, r9, sl, ip, sp, pc}
40010e88:	61a8b9a7 			; <UNDEFINED> instruction: 0x61a8b9a7
40010e8c:	65a862a8 	strvs	r6, [r8, #680]!	; 0x2a8
40010e90:	6ba869a8 	blvs	3ea2b538 <GPM4DAT+0x2da2b254>
40010e94:	73a871a8 			; <UNDEFINED> instruction: 0x73a871a8
40010e98:	76a875a8 	strtvc	r7, [r8], r8, lsr #11
40010e9c:	7da877a8 	stcvc	7, cr7, [r8, #672]!	; 0x2a0
40010ea0:	82a881a8 	adchi	r8, r8, #168, 2	; 0x2a
40010ea4:	89a885a8 	stmibhi	r8!, {r3, r5, r7, r8, sl, pc}
40010ea8:	93a891a8 			; <UNDEFINED> instruction: 0x93a891a8
40010eac:	96a895a8 	strtls	r9, [r8], r8, lsr #11
40010eb0:	a1a897a8 			; <UNDEFINED> instruction: 0xa1a897a8
40010eb4:	b1a8a2a8 			; <UNDEFINED> instruction: 0xb1a8a2a8
40010eb8:	e2a8e1a8 	adc	lr, r8, #168, 2	; 0x2a
40010ebc:	e8a8e5a8 	stmia	r8!, {r3, r5, r7, r8, sl, sp, lr, pc}
40010ec0:	f1a8e9a8 			; <UNDEFINED> instruction: 0xf1a8e9a8
40010ec4:	f6a8f5a8 			; <UNDEFINED> instruction: 0xf6a8f5a8
40010ec8:	41a9f7a8 			; <UNDEFINED> instruction: 0x41a9f7a8
40010ecc:	61a957a9 			; <UNDEFINED> instruction: 0x61a957a9
40010ed0:	71a962a9 			; <UNDEFINED> instruction: 0x71a962a9
40010ed4:	75a973a9 	strvc	r7, [r9, #937]!	; 0x3a9
40010ed8:	77a976a9 	strvc	r7, [r9, r9, lsr #13]!
40010edc:	a2a9a1a9 	adcge	sl, r9, #1073741866	; 0x4000002a
40010ee0:	a9a9a5a9 	stmibge	r9!, {r0, r3, r5, r7, r8, sl, sp, pc}
40010ee4:	b3a9b1a9 			; <UNDEFINED> instruction: 0xb3a9b1a9
40010ee8:	41aab7a9 			; <UNDEFINED> instruction: 0x41aab7a9
40010eec:	77aa61aa 	strvc	r6, [sl, sl, lsr #3]!
40010ef0:	82aa81aa 	adchi	r8, sl, #-2147483606	; 0x8000002a
40010ef4:	89aa85aa 	stmibhi	sl!, {r1, r3, r5, r7, r8, sl, pc}
40010ef8:	95aa91aa 	strls	r9, [sl, #426]!	; 0x1aa
40010efc:	41ab97aa 			; <UNDEFINED> instruction: 0x41ab97aa
40010f00:	61ab57ab 			; <UNDEFINED> instruction: 0x61ab57ab
40010f04:	69ab65ab 	stmibvs	fp!, {r0, r1, r3, r5, r7, r8, sl, sp, lr}
40010f08:	73ab71ab 			; <UNDEFINED> instruction: 0x73ab71ab
40010f0c:	a2aba1ab 	adcge	sl, fp, #-1073741782	; 0xc000002a
40010f10:	a9aba5ab 	stmibge	fp!, {r0, r1, r3, r5, r7, r8, sl, sp, pc}
40010f14:	b3abb1ab 			; <UNDEFINED> instruction: 0xb3abb1ab
40010f18:	b7abb5ab 	strlt	fp, [fp, fp, lsr #11]!
40010f1c:	62ac61ac 	adcvs	r6, ip, #172, 2	; 0x2b
40010f20:	65ac64ac 	strvs	r6, [ip, #1196]!	; 0x4ac
40010f24:	69ac68ac 	stmibvs	ip!, {r2, r3, r5, r7, fp, sp, lr}
40010f28:	6bac6aac 	blvs	3eb2b9e0 <GPM4DAT+0x2db2b6fc>
40010f2c:	73ac71ac 			; <UNDEFINED> instruction: 0x73ac71ac
40010f30:	76ac75ac 	strtvc	r7, [ip], ip, lsr #11
40010f34:	7bac77ac 	blvc	3eb2edec <GPM4DAT+0x2db2eb08>
40010f38:	82ac81ac 	adchi	r8, ip, #172, 2	; 0x2b
40010f3c:	89ac85ac 	stmibhi	ip!, {r2, r3, r5, r7, r8, sl, pc}
40010f40:	93ac91ac 			; <UNDEFINED> instruction: 0x93ac91ac
40010f44:	96ac95ac 	strtls	r9, [ip], ip, lsr #11
40010f48:	a1ac97ac 			; <UNDEFINED> instruction: 0xa1ac97ac
40010f4c:	a5aca2ac 	strge	sl, [ip, #684]!	; 0x2ac
40010f50:	b1aca9ac 			; <UNDEFINED> instruction: 0xb1aca9ac
40010f54:	b5acb3ac 	strlt	fp, [ip, #940]!	; 0x3ac
40010f58:	c1acb7ac 			; <UNDEFINED> instruction: 0xc1acb7ac
40010f5c:	c9acc5ac 	stmibgt	ip!, {r2, r3, r5, r7, r8, sl, lr, pc}
40010f60:	d7acd1ac 	strle	sp, [ip, ip, lsr #3]!
40010f64:	e2ace1ac 	adc	lr, ip, #172, 2	; 0x2b
40010f68:	e4ace3ac 	strt	lr, [ip], #940	; 0x3ac
40010f6c:	e8ace5ac 	stmia	ip!, {r2, r3, r5, r7, r8, sl, sp, lr, pc}
40010f70:	ebace9ac 	bl	3eb4b628 <GPM4DAT+0x2db4b344>
40010f74:	f1acecac 			; <UNDEFINED> instruction: 0xf1acecac
40010f78:	f5acf3ac 			; <UNDEFINED> instruction: 0xf5acf3ac
40010f7c:	f7acf6ac 			; <UNDEFINED> instruction: 0xf7acf6ac
40010f80:	41adfcac 			; <UNDEFINED> instruction: 0x41adfcac
40010f84:	45ad42ad 	strmi	r4, [sp, #685]!	; 0x2ad
40010f88:	51ad49ad 			; <UNDEFINED> instruction: 0x51ad49ad
40010f8c:	55ad53ad 	strpl	r5, [sp, #941]!	; 0x3ad
40010f90:	57ad56ad 	strpl	r5, [sp, sp, lsr #13]!
40010f94:	62ad61ad 	adcvs	r6, sp, #1073741867	; 0x4000002b
40010f98:	69ad65ad 	stmibvs	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, lr}
40010f9c:	73ad71ad 			; <UNDEFINED> instruction: 0x73ad71ad
40010fa0:	76ad75ad 	strtvc	r7, [sp], sp, lsr #11
40010fa4:	81ad77ad 			; <UNDEFINED> instruction: 0x81ad77ad
40010fa8:	89ad85ad 	stmibhi	sp!, {r0, r2, r3, r5, r7, r8, sl, pc}
40010fac:	a1ad97ad 			; <UNDEFINED> instruction: 0xa1ad97ad
40010fb0:	a3ada2ad 			; <UNDEFINED> instruction: 0xa3ada2ad
40010fb4:	a9ada5ad 	stmibge	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, pc}
40010fb8:	b1adabad 			; <UNDEFINED> instruction: 0xb1adabad
40010fbc:	b5adb3ad 	strlt	fp, [sp, #941]!	; 0x3ad
40010fc0:	bbadb7ad 	bllt	3eb7ee7c <GPM4DAT+0x2db7eb98>
40010fc4:	c2adc1ad 	adcgt	ip, sp, #1073741867	; 0x4000002b
40010fc8:	c9adc5ad 	stmibgt	sp!, {r0, r2, r3, r5, r7, r8, sl, lr, pc}
40010fcc:	e1add7ad 			; <UNDEFINED> instruction: 0xe1add7ad
40010fd0:	e9ade5ad 	stmib	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, lr, pc}
40010fd4:	f5adf1ad 			; <UNDEFINED> instruction: 0xf5adf1ad
40010fd8:	41aef6ad 			; <UNDEFINED> instruction: 0x41aef6ad
40010fdc:	49ae45ae 	stmibmi	lr!, {r1, r2, r3, r5, r7, r8, sl, lr}
40010fe0:	53ae51ae 			; <UNDEFINED> instruction: 0x53ae51ae
40010fe4:	61ae55ae 			; <UNDEFINED> instruction: 0x61ae55ae
40010fe8:	65ae62ae 	strvs	r6, [lr, #686]!	; 0x2ae
40010fec:	71ae69ae 			; <UNDEFINED> instruction: 0x71ae69ae
40010ff0:	75ae73ae 	strvc	r7, [lr, #942]!	; 0x3ae
40010ff4:	81ae77ae 			; <UNDEFINED> instruction: 0x81ae77ae
40010ff8:	85ae82ae 	strhi	r8, [lr, #686]!	; 0x2ae
40010ffc:	89ae88ae 	stmibhi	lr!, {r1, r2, r3, r5, r7, fp, pc}
40011000:	93ae91ae 			; <UNDEFINED> instruction: 0x93ae91ae
40011004:	97ae95ae 	strls	r9, [lr, lr, lsr #11]!
40011008:	9bae99ae 	blls	3ebb76c8 <GPM4DAT+0x2dbb73e4>
4001100c:	a1ae9cae 			; <UNDEFINED> instruction: 0xa1ae9cae
40011010:	c1aeb6ae 			; <UNDEFINED> instruction: 0xc1aeb6ae
40011014:	c5aec2ae 	strgt	ip, [lr, #686]!	; 0x2ae
40011018:	d1aec9ae 			; <UNDEFINED> instruction: 0xd1aec9ae
4001101c:	e1aed7ae 			; <UNDEFINED> instruction: 0xe1aed7ae
40011020:	e5aee2ae 	str	lr, [lr, #686]!	; 0x2ae
40011024:	f1aee9ae 			; <UNDEFINED> instruction: 0xf1aee9ae
40011028:	f5aef3ae 			; <UNDEFINED> instruction: 0xf5aef3ae
4001102c:	41aff7ae 			; <UNDEFINED> instruction: 0x41aff7ae
40011030:	49af42af 	stmibmi	pc!, {r0, r1, r2, r3, r5, r7, r9, lr}	; <UNPREDICTABLE>
40011034:	55af51af 	strpl	r5, [pc, #431]!	; 400111eb <HanTable+0x1673>
40011038:	61af57af 			; <UNDEFINED> instruction: 0x61af57af
4001103c:	65af62af 	strvs	r6, [pc, #687]!	; 400112f3 <HanTable+0x177b>
40011040:	6aaf69af 	bvs	3ebeb704 <GPM4DAT+0x2dbeb420>
40011044:	73af71af 			; <UNDEFINED> instruction: 0x73af71af
40011048:	77af75af 	strvc	r7, [pc, pc, lsr #11]!
4001104c:	a2afa1af 	adcge	sl, pc, #-1073741781	; 0xc000002b
40011050:	a8afa5af 	stmiage	pc!, {r0, r1, r2, r3, r5, r7, r8, sl, sp, pc}	; <UNPREDICTABLE>
40011054:	b0afa9af 	adclt	sl, pc, pc, lsr #19
40011058:	b3afb1af 			; <UNDEFINED> instruction: 0xb3afb1af
4001105c:	b7afb5af 	strlt	fp, [pc, pc, lsr #11]!
40011060:	61b0bcaf 	lsrsvs	fp, pc, #25
40011064:	64b062b0 	ldrtvs	r6, [r0], #688	; 0x2b0
40011068:	69b065b0 	ldmibvs	r0!, {r4, r5, r7, r8, sl, sp, lr}
4001106c:	73b071b0 	movsvc	r7, #176, 2	; 0x2c
40011070:	77b076b0 			; <UNDEFINED> instruction: 0x77b076b0
40011074:	81b07db0 	lsrshi	r7, r0	; <illegal shifter operand>
40011078:	85b082b0 	ldrhi	r8, [r0, #688]!	; 0x2b0
4001107c:	91b089b0 	lsrsls	r8, r0	; <illegal shifter operand>
40011080:	96b093b0 			; <UNDEFINED> instruction: 0x96b093b0
40011084:	b7b097b0 			; <UNDEFINED> instruction: 0xb7b097b0
40011088:	e2b0e1b0 	adcs	lr, r0, #176, 2	; 0x2c
4001108c:	e9b0e5b0 	ldmib	r0!, {r4, r5, r7, r8, sl, sp, lr, pc}
40011090:	f1b0ebb0 			; <UNDEFINED> instruction: 0xf1b0ebb0
40011094:	f6b0f3b0 			; <UNDEFINED> instruction: 0xf6b0f3b0
40011098:	41b1f7b0 			; <UNDEFINED> instruction: 0x41b1f7b0
4001109c:	49b145b1 	ldmibmi	r1!, {r0, r4, r5, r7, r8, sl, lr}
400110a0:	a1b157b1 			; <UNDEFINED> instruction: 0xa1b157b1
400110a4:	a5b1a2b1 	ldrge	sl, [r1, #689]!	; 0x2b1
400110a8:	a9b1a8b1 	ldmibge	r1!, {r0, r4, r5, r7, fp, sp, pc}
400110ac:	b1b1abb1 			; <UNDEFINED> instruction: 0xb1b1abb1
400110b0:	b7b1b3b1 			; <UNDEFINED> instruction: 0xb7b1b3b1
400110b4:	c2b1c1b1 	adcsgt	ip, r1, #1073741868	; 0x4000002c
400110b8:	d6b1c5b1 			; <UNDEFINED> instruction: 0xd6b1c5b1
400110bc:	f6b1e1b1 			; <UNDEFINED> instruction: 0xf6b1e1b1
400110c0:	45b241b2 	ldrmi	r4, [r2, #434]!	; 0x1b2
400110c4:	51b249b2 			; <UNDEFINED> instruction: 0x51b249b2
400110c8:	61b253b2 			; <UNDEFINED> instruction: 0x61b253b2
400110cc:	82b281b2 	adcshi	r8, r2, #-2147483604	; 0x8000002c
400110d0:	89b285b2 	ldmibhi	r2!, {r1, r4, r5, r7, r8, sl, pc}
400110d4:	93b291b2 			; <UNDEFINED> instruction: 0x93b291b2
400110d8:	a1b297b2 			; <UNDEFINED> instruction: 0xa1b297b2
400110dc:	c1b2b6b2 			; <UNDEFINED> instruction: 0xc1b2b6b2
400110e0:	e5b2e1b2 	ldr	lr, [r2, #434]!	; 0x1b2
400110e4:	61b357b3 			; <UNDEFINED> instruction: 0x61b357b3
400110e8:	65b362b3 	ldrvs	r6, [r3, #691]!	; 0x2b3
400110ec:	6bb369b3 	blvs	3eceb7c0 <GPM4DAT+0x2dceb4dc>
400110f0:	71b370b3 	ldrhvc	r7, [r3, r3]!
400110f4:	81b373b3 			; <UNDEFINED> instruction: 0x81b373b3
400110f8:	89b385b3 	ldmibhi	r3!, {r0, r1, r4, r5, r7, r8, sl, pc}
400110fc:	a1b391b3 			; <UNDEFINED> instruction: 0xa1b391b3
40011100:	a5b3a2b3 	ldrge	sl, [r3, #691]!	; 0x2b3
40011104:	b1b3a9b3 			; <UNDEFINED> instruction: 0xb1b3a9b3
40011108:	b5b3b3b3 	ldrlt	fp, [r3, #947]!	; 0x3b3
4001110c:	61b4b7b3 			; <UNDEFINED> instruction: 0x61b4b7b3
40011110:	65b462b4 	ldrvs	r6, [r4, #692]!	; 0x2b4
40011114:	67b466b4 			; <UNDEFINED> instruction: 0x67b466b4
40011118:	6ab469b4 	bvs	3ed2b7f0 <GPM4DAT+0x2dd2b50c>
4001111c:	70b46bb4 	ldrhtvc	r6, [r4], r4
40011120:	73b471b4 			; <UNDEFINED> instruction: 0x73b471b4
40011124:	76b475b4 			; <UNDEFINED> instruction: 0x76b475b4
40011128:	7bb477b4 	blvc	3ed2f000 <GPM4DAT+0x2dd2ed1c>
4001112c:	81b47cb4 			; <UNDEFINED> instruction: 0x81b47cb4
40011130:	85b482b4 	ldrhi	r8, [r4, #692]!	; 0x2b4
40011134:	91b489b4 			; <UNDEFINED> instruction: 0x91b489b4
40011138:	95b493b4 	ldrls	r9, [r4, #948]!	; 0x3b4
4001113c:	97b496b4 			; <UNDEFINED> instruction: 0x97b496b4
40011140:	a2b4a1b4 	adcsge	sl, r4, #180, 2	; 0x2d
40011144:	a9b4a5b4 	ldmibge	r4!, {r2, r4, r5, r7, r8, sl, sp, pc}
40011148:	b1b4acb4 			; <UNDEFINED> instruction: 0xb1b4acb4
4001114c:	b5b4b3b4 	ldrlt	fp, [r4, #948]!	; 0x3b4
40011150:	bbb4b7b4 	bllt	3ed3f028 <GPM4DAT+0x2dd3ed44>
40011154:	c1b4bdb4 			; <UNDEFINED> instruction: 0xc1b4bdb4
40011158:	c9b4c5b4 	ldmibgt	r4!, {r2, r4, r5, r7, r8, sl, lr, pc}
4001115c:	e1b4d3b4 			; <UNDEFINED> instruction: 0xe1b4d3b4
40011160:	e5b4e2b4 	ldr	lr, [r4, #692]!	; 0x2b4
40011164:	e8b4e6b4 	ldm	r4!, {r2, r4, r5, r7, r9, sl, sp, lr, pc}
40011168:	eab4e9b4 	b	3ed4b840 <GPM4DAT+0x2dd4b55c>
4001116c:	f1b4ebb4 			; <UNDEFINED> instruction: 0xf1b4ebb4
40011170:	f4b4f3b4 			; <UNDEFINED> instruction: 0xf4b4f3b4
40011174:	f6b4f5b4 			; <UNDEFINED> instruction: 0xf6b4f5b4
40011178:	f8b4f7b4 			; <UNDEFINED> instruction: 0xf8b4f7b4
4001117c:	fcb4fab4 	ldc2	10, cr15, [r4], #720	; 0x2d0
40011180:	42b541b5 	adcsmi	r4, r5, #1073741869	; 0x4000002d
40011184:	49b545b5 	ldmibmi	r5!, {r0, r2, r4, r5, r7, r8, sl, lr}
40011188:	53b551b5 			; <UNDEFINED> instruction: 0x53b551b5
4001118c:	57b555b5 			; <UNDEFINED> instruction: 0x57b555b5
40011190:	62b561b5 	adcsvs	r6, r5, #1073741869	; 0x4000002d
40011194:	65b563b5 	ldrvs	r6, [r5, #949]!	; 0x3b5
40011198:	6bb569b5 	blvs	3ed6b874 <GPM4DAT+0x2dd6b590>
4001119c:	71b56cb5 			; <UNDEFINED> instruction: 0x71b56cb5
400111a0:	74b573b5 	ldrtvc	r7, [r5], #949	; 0x3b5
400111a4:	76b575b5 			; <UNDEFINED> instruction: 0x76b575b5
400111a8:	7bb577b5 	blvc	3ed6f084 <GPM4DAT+0x2dd6eda0>
400111ac:	7db57cb5 	ldcvc	12, cr7, [r5, #724]!	; 0x2d4
400111b0:	85b581b5 	ldrhi	r8, [r5, #437]!	; 0x1b5
400111b4:	91b589b5 			; <UNDEFINED> instruction: 0x91b589b5
400111b8:	95b593b5 	ldrls	r9, [r5, #949]!	; 0x3b5
400111bc:	a1b596b5 			; <UNDEFINED> instruction: 0xa1b596b5
400111c0:	a5b5a2b5 	ldrge	sl, [r5, #693]!	; 0x2b5
400111c4:	aab5a9b5 	bge	3ed7b8a0 <GPM4DAT+0x2dd7b5bc>
400111c8:	adb5abb5 	ldcge	11, cr10, [r5, #724]!	; 0x2d4
400111cc:	b1b5b0b5 	ldrhlt	fp, [r5, r5]!
400111d0:	b5b5b3b5 	ldrlt	fp, [r5, #949]!	; 0x3b5
400111d4:	b9b5b7b5 	ldmiblt	r5!, {r0, r2, r4, r5, r7, r8, r9, sl, ip, sp, pc}
400111d8:	c2b5c1b5 	adcsgt	ip, r5, #1073741869	; 0x4000002d
400111dc:	c9b5c5b5 	ldmibgt	r5!, {r0, r2, r4, r5, r7, r8, sl, lr, pc}
400111e0:	d3b5d1b5 			; <UNDEFINED> instruction: 0xd3b5d1b5
400111e4:	d6b5d5b5 			; <UNDEFINED> instruction: 0xd6b5d5b5
400111e8:	e1b5d7b5 			; <UNDEFINED> instruction: 0xe1b5d7b5
400111ec:	e5b5e2b5 	ldr	lr, [r5, #693]!	; 0x2b5
400111f0:	f5b5f1b5 			; <UNDEFINED> instruction: 0xf5b5f1b5
400111f4:	41b6f7b5 			; <UNDEFINED> instruction: 0x41b6f7b5
400111f8:	45b642b6 	ldrmi	r4, [r6, #694]!	; 0x2b6
400111fc:	51b649b6 			; <UNDEFINED> instruction: 0x51b649b6
40011200:	55b653b6 	ldrpl	r5, [r6, #950]!	; 0x3b6
40011204:	61b657b6 			; <UNDEFINED> instruction: 0x61b657b6
40011208:	65b662b6 	ldrvs	r6, [r6, #694]!	; 0x2b6
4001120c:	71b669b6 			; <UNDEFINED> instruction: 0x71b669b6
40011210:	75b673b6 	ldrvc	r7, [r6, #950]!	; 0x3b6
40011214:	81b677b6 			; <UNDEFINED> instruction: 0x81b677b6
40011218:	85b682b6 	ldrhi	r8, [r6, #694]!	; 0x2b6
4001121c:	8ab689b6 	bhi	3edb38fc <GPM4DAT+0x2ddb3618>
40011220:	91b68bb6 			; <UNDEFINED> instruction: 0x91b68bb6
40011224:	95b693b6 	ldrls	r9, [r6, #950]!	; 0x3b6
40011228:	a1b697b6 			; <UNDEFINED> instruction: 0xa1b697b6
4001122c:	a5b6a2b6 	ldrge	sl, [r6, #694]!	; 0x2b6
40011230:	b1b6a9b6 			; <UNDEFINED> instruction: 0xb1b6a9b6
40011234:	b6b6b3b6 			; <UNDEFINED> instruction: 0xb6b6b3b6
40011238:	c1b6b7b6 			; <UNDEFINED> instruction: 0xc1b6b7b6
4001123c:	c5b6c2b6 	ldrgt	ip, [r6, #694]!	; 0x2b6
40011240:	d1b6c9b6 			; <UNDEFINED> instruction: 0xd1b6c9b6
40011244:	d7b6d3b6 			; <UNDEFINED> instruction: 0xd7b6d3b6
40011248:	e2b6e1b6 	adcs	lr, r6, #-2147483603	; 0x8000002d
4001124c:	e9b6e5b6 	ldmib	r6!, {r1, r2, r4, r5, r7, r8, sl, sp, lr, pc}
40011250:	f3b6f1b6 	vsra.u64	d15, d22, #10
40011254:	f7b6f5b6 			; <UNDEFINED> instruction: 0xf7b6f5b6
40011258:	42b741b7 	adcsmi	r4, r7, #-1073741779	; 0xc000002d
4001125c:	49b745b7 	ldmibmi	r7!, {r0, r1, r2, r4, r5, r7, r8, sl, lr}
40011260:	53b751b7 			; <UNDEFINED> instruction: 0x53b751b7
40011264:	57b755b7 			; <UNDEFINED> instruction: 0x57b755b7
40011268:	61b759b7 			; <UNDEFINED> instruction: 0x61b759b7
4001126c:	65b762b7 	ldrvs	r6, [r7, #695]!	; 0x2b7
40011270:	6fb769b7 	svcvs	0x00b769b7
40011274:	73b771b7 			; <UNDEFINED> instruction: 0x73b771b7
40011278:	77b775b7 			; <UNDEFINED> instruction: 0x77b775b7
4001127c:	79b778b7 	ldmibvc	r7!, {r0, r1, r2, r4, r5, r7, fp, ip, sp, lr}
40011280:	7bb77ab7 	blvc	3edefd64 <GPM4DAT+0x2ddefa80>
40011284:	7db77cb7 	ldcvc	12, cr7, [r7, #732]!	; 0x2dc
40011288:	85b781b7 	ldrhi	r8, [r7, #439]!	; 0x1b7
4001128c:	91b789b7 			; <UNDEFINED> instruction: 0x91b789b7
40011290:	a1b795b7 			; <UNDEFINED> instruction: 0xa1b795b7
40011294:	a5b7a2b7 	ldrge	sl, [r7, #695]!	; 0x2b7
40011298:	aab7a9b7 	bge	3edfb97c <GPM4DAT+0x2ddfb698>
4001129c:	b0b7abb7 	ldrhtlt	sl, [r7], r7
400112a0:	b3b7b1b7 			; <UNDEFINED> instruction: 0xb3b7b1b7
400112a4:	b6b7b5b7 			; <UNDEFINED> instruction: 0xb6b7b5b7
400112a8:	b8b7b7b7 	ldmlt	r7!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, ip, sp, pc}
400112ac:	61b8bcb7 			; <UNDEFINED> instruction: 0x61b8bcb7
400112b0:	65b862b8 	ldrvs	r6, [r8, #696]!	; 0x2b8
400112b4:	68b867b8 	ldmvs	r8!, {r3, r4, r5, r7, r8, r9, sl, sp, lr}
400112b8:	6bb869b8 	blvs	3ee2b9a0 <GPM4DAT+0x2de2b6bc>
400112bc:	73b871b8 			; <UNDEFINED> instruction: 0x73b871b8
400112c0:	76b875b8 			; <UNDEFINED> instruction: 0x76b875b8
400112c4:	78b877b8 	ldmvc	r8!, {r3, r4, r5, r7, r8, r9, sl, ip, sp, lr}
400112c8:	82b881b8 	adcshi	r8, r8, #184, 2	; 0x2e
400112cc:	89b885b8 	ldmibhi	r8!, {r3, r4, r5, r7, r8, sl, pc}
400112d0:	93b891b8 			; <UNDEFINED> instruction: 0x93b891b8
400112d4:	96b895b8 			; <UNDEFINED> instruction: 0x96b895b8
400112d8:	a1b897b8 			; <UNDEFINED> instruction: 0xa1b897b8
400112dc:	a5b8a2b8 	ldrge	sl, [r8, #696]!	; 0x2b8
400112e0:	a9b8a7b8 	ldmibge	r8!, {r3, r4, r5, r7, r8, r9, sl, sp, pc}
400112e4:	b7b8b1b8 			; <UNDEFINED> instruction: 0xb7b8b1b8
400112e8:	c5b8c1b8 	ldrgt	ip, [r8, #440]!	; 0x1b8
400112ec:	e1b8c9b8 			; <UNDEFINED> instruction: 0xe1b8c9b8
400112f0:	e5b8e2b8 	ldr	lr, [r8, #696]!	; 0x2b8
400112f4:	ebb8e9b8 	bl	3ee4b9dc <GPM4DAT+0x2de4b6f8>
400112f8:	f3b8f1b8 	vsra.u64	d15, d24, #8
400112fc:	f7b8f5b8 			; <UNDEFINED> instruction: 0xf7b8f5b8
40011300:	41b9f8b8 			; <UNDEFINED> instruction: 0x41b9f8b8
40011304:	45b942b9 	ldrmi	r4, [r9, #697]!	; 0x2b9
40011308:	51b949b9 			; <UNDEFINED> instruction: 0x51b949b9
4001130c:	55b953b9 	ldrpl	r5, [r9, #953]!	; 0x3b9
40011310:	61b957b9 			; <UNDEFINED> instruction: 0x61b957b9
40011314:	69b965b9 	ldmibvs	r9!, {r0, r3, r4, r5, r7, r8, sl, sp, lr}
40011318:	73b971b9 			; <UNDEFINED> instruction: 0x73b971b9
4001131c:	77b976b9 			; <UNDEFINED> instruction: 0x77b976b9
40011320:	a1b981b9 			; <UNDEFINED> instruction: 0xa1b981b9
40011324:	a5b9a2b9 	ldrge	sl, [r9, #697]!	; 0x2b9
40011328:	abb9a9b9 	blge	3ee7ba14 <GPM4DAT+0x2de7b730>
4001132c:	b3b9b1b9 			; <UNDEFINED> instruction: 0xb3b9b1b9
40011330:	b7b9b5b9 			; <UNDEFINED> instruction: 0xb7b9b5b9
40011334:	b9b9b8b9 	ldmiblt	r9!, {r0, r3, r4, r5, r7, fp, ip, sp, pc}
40011338:	c1b9bdb9 			; <UNDEFINED> instruction: 0xc1b9bdb9
4001133c:	c9b9c2b9 	ldmibgt	r9!, {r0, r3, r4, r5, r7, r9, lr, pc}
40011340:	d5b9d3b9 	ldrle	sp, [r9, #953]!	; 0x3b9
40011344:	e1b9d7b9 			; <UNDEFINED> instruction: 0xe1b9d7b9
40011348:	f7b9f6b9 			; <UNDEFINED> instruction: 0xf7b9f6b9
4001134c:	45ba41ba 	ldrmi	r4, [sl, #442]!	; 0x1ba
40011350:	51ba49ba 			; <UNDEFINED> instruction: 0x51ba49ba
40011354:	55ba53ba 	ldrpl	r5, [sl, #954]!	; 0x3ba
40011358:	61ba57ba 			; <UNDEFINED> instruction: 0x61ba57ba
4001135c:	65ba62ba 	ldrvs	r6, [sl, #698]!	; 0x2ba
40011360:	81ba77ba 			; <UNDEFINED> instruction: 0x81ba77ba
40011364:	85ba82ba 	ldrhi	r8, [sl, #698]!	; 0x2ba
40011368:	8aba89ba 	bhi	3eeb3a58 <GPM4DAT+0x2deb3774>
4001136c:	91ba8bba 			; <UNDEFINED> instruction: 0x91ba8bba
40011370:	95ba93ba 	ldrls	r9, [sl, #954]!	; 0x3ba
40011374:	a1ba97ba 			; <UNDEFINED> instruction: 0xa1ba97ba
40011378:	c1bab6ba 			; <UNDEFINED> instruction: 0xc1bab6ba
4001137c:	e2bae1ba 	adcs	lr, sl, #-2147483602	; 0x8000002e
40011380:	e9bae5ba 	ldmib	sl!, {r1, r3, r4, r5, r7, r8, sl, sp, lr, pc}
40011384:	f3baf1ba 	vsra.u64	d15, d26, #6
40011388:	41bbf5ba 			; <UNDEFINED> instruction: 0x41bbf5ba
4001138c:	49bb45bb 	ldmibmi	fp!, {r0, r1, r3, r4, r5, r7, r8, sl, lr}
40011390:	61bb51bb 			; <UNDEFINED> instruction: 0x61bb51bb
40011394:	65bb62bb 	ldrvs	r6, [fp, #699]!	; 0x2bb
40011398:	71bb69bb 			; <UNDEFINED> instruction: 0x71bb69bb
4001139c:	75bb73bb 	ldrvc	r7, [fp, #955]!	; 0x3bb
400113a0:	a1bb77bb 			; <UNDEFINED> instruction: 0xa1bb77bb
400113a4:	a5bba2bb 	ldrge	sl, [fp, #699]!	; 0x2bb
400113a8:	a9bba8bb 	ldmibge	fp!, {r0, r1, r3, r4, r5, r7, fp, sp, pc}
400113ac:	b1bbabbb 			; <UNDEFINED> instruction: 0xb1bbabbb
400113b0:	b5bbb3bb 	ldrlt	fp, [fp, #955]!	; 0x3bb
400113b4:	b8bbb7bb 	ldmlt	fp!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, ip, sp, pc}
400113b8:	bcbbbbbb 	fldmiaxlt	fp!, {d11-d103}	;@ Deprecated
400113bc:	62bc61bc 	adcsvs	r6, ip, #188, 2	; 0x2f
400113c0:	67bc65bc 			; <UNDEFINED> instruction: 0x67bc65bc
400113c4:	6cbc69bc 	ldcvs	9, cr6, [ip], #752	; 0x2f0
400113c8:	73bc71bc 			; <UNDEFINED> instruction: 0x73bc71bc
400113cc:	76bc75bc 			; <UNDEFINED> instruction: 0x76bc75bc
400113d0:	81bc77bc 			; <UNDEFINED> instruction: 0x81bc77bc
400113d4:	85bc82bc 	ldrhi	r8, [ip, #700]!	; 0x2bc
400113d8:	91bc89bc 			; <UNDEFINED> instruction: 0x91bc89bc
400113dc:	95bc93bc 	ldrls	r9, [ip, #956]!	; 0x3bc
400113e0:	97bc96bc 			; <UNDEFINED> instruction: 0x97bc96bc
400113e4:	a5bca1bc 	ldrge	sl, [ip, #444]!	; 0x1bc
400113e8:	e1bcb7bc 			; <UNDEFINED> instruction: 0xe1bcb7bc
400113ec:	e5bce2bc 	ldr	lr, [ip, #700]!	; 0x2bc
400113f0:	f1bce9bc 			; <UNDEFINED> instruction: 0xf1bce9bc
400113f4:	f5bcf3bc 			; <UNDEFINED> instruction: 0xf5bcf3bc
400113f8:	f7bcf6bc 			; <UNDEFINED> instruction: 0xf7bcf6bc
400113fc:	57bd41bd 			; <UNDEFINED> instruction: 0x57bd41bd
40011400:	76bd61bd 			; <UNDEFINED> instruction: 0x76bd61bd
40011404:	a2bda1bd 	adcsge	sl, sp, #1073741871	; 0x4000002f
40011408:	a9bda5bd 	ldmibge	sp!, {r0, r2, r3, r4, r5, r7, r8, sl, sp, pc}
4001140c:	b3bdb1bd 			; <UNDEFINED> instruction: 0xb3bdb1bd
40011410:	b7bdb5bd 			; <UNDEFINED> instruction: 0xb7bdb5bd
40011414:	c1bdb9bd 			; <UNDEFINED> instruction: 0xc1bdb9bd
40011418:	c9bdc2bd 	ldmibgt	sp!, {r0, r2, r3, r4, r5, r7, r9, lr, pc}
4001141c:	e1bdd6bd 			; <UNDEFINED> instruction: 0xe1bdd6bd
40011420:	41bef6bd 			; <UNDEFINED> instruction: 0x41bef6bd
40011424:	49be45be 	ldmibmi	lr!, {r1, r2, r3, r4, r5, r7, r8, sl, lr}
40011428:	53be51be 			; <UNDEFINED> instruction: 0x53be51be
4001142c:	81be77be 			; <UNDEFINED> instruction: 0x81be77be
40011430:	85be82be 	ldrhi	r8, [lr, #702]!	; 0x2be
40011434:	91be89be 			; <UNDEFINED> instruction: 0x91be89be
40011438:	97be93be 			; <UNDEFINED> instruction: 0x97be93be
4001143c:	b6bea1be 			; <UNDEFINED> instruction: 0xb6bea1be
40011440:	e1beb7be 			; <UNDEFINED> instruction: 0xe1beb7be
40011444:	61bf41bf 			; <UNDEFINED> instruction: 0x61bf41bf
40011448:	75bf71bf 	ldrvc	r7, [pc, #447]!	; 4001160f <HanTable+0x1a97>
4001144c:	a1bf77bf 			; <UNDEFINED> instruction: 0xa1bf77bf
40011450:	a5bfa2bf 	ldrge	sl, [pc, #703]!	; 40011717 <HanTable+0x1b9f>
40011454:	b1bfa9bf 			; <UNDEFINED> instruction: 0xb1bfa9bf
40011458:	b7bfb3bf 			; <UNDEFINED> instruction: 0xb7bfb3bf
4001145c:	bdbfb8bf 	ldclt	8, cr11, [pc, #764]!	; 40011760 <HanTable+0x1be8>
40011460:	62c061c0 	sbcvs	r6, r0, #192, 2	; 0x30
40011464:	67c065c0 	strbvs	r6, [r0, r0, asr #11]
40011468:	71c069c0 	bicvc	r6, r0, r0, asr #19
4001146c:	75c073c0 	strbvc	r7, [r0, #960]	; 0x3c0
40011470:	77c076c0 	strbvc	r7, [r0, r0, asr #13]
40011474:	81c078c0 	bichi	r7, r0, r0, asr #17
40011478:	85c082c0 	strbhi	r8, [r0, #704]	; 0x2c0
4001147c:	91c089c0 	bicls	r8, r0, r0, asr #19
40011480:	95c093c0 	strbls	r9, [r0, #960]	; 0x3c0
40011484:	97c096c0 	strbls	r9, [r0, r0, asr #13]
40011488:	a5c0a1c0 	strbge	sl, [r0, #448]	; 0x1c0
4001148c:	a9c0a7c0 	stmibge	r0, {r6, r7, r8, r9, sl, sp, pc}^
40011490:	b7c0b1c0 	strblt	fp, [r0, r0, asr #3]
40011494:	e2c0e1c0 	sbc	lr, r0, #192, 2	; 0x30
40011498:	e9c0e5c0 	stmib	r0, {r6, r7, r8, sl, sp, lr, pc}^
4001149c:	f3c0f1c0 	vmla.f<illegal width 8>	<illegal reg q15.5>, q8, d0[0]
400114a0:	f6c0f5c0 			; <UNDEFINED> instruction: 0xf6c0f5c0
400114a4:	41c1f7c0 	bicmi	pc, r1, r0, asr #15
400114a8:	45c142c1 	strbmi	r4, [r1, #705]	; 0x2c1
400114ac:	51c149c1 	bicpl	r4, r1, r1, asr #19
400114b0:	55c153c1 	strbpl	r5, [r1, #961]	; 0x3c1
400114b4:	61c157c1 	bicvs	r5, r1, r1, asr #15
400114b8:	76c165c1 	strbvc	r6, [r1], r1, asr #11
400114bc:	85c181c1 	strbhi	r8, [r1, #449]	; 0x1c1
400114c0:	a1c197c1 	bicge	r9, r1, r1, asr #15
400114c4:	a5c1a2c1 	strbge	sl, [r1, #705]	; 0x2c1
400114c8:	b1c1a9c1 	biclt	sl, r1, r1, asr #19
400114cc:	b5c1b3c1 	strblt	fp, [r1, #961]	; 0x3c1
400114d0:	c1c1b7c1 	bicgt	fp, r1, r1, asr #15
400114d4:	c9c1c5c1 	stmibgt	r1, {r0, r6, r7, r8, sl, lr, pc}^
400114d8:	41c2d7c1 	bicmi	sp, r2, r1, asr #15
400114dc:	49c245c2 	stmibmi	r2, {r1, r6, r7, r8, sl, lr}^
400114e0:	53c251c2 	bicpl	r5, r2, #-2147483600	; 0x80000030
400114e4:	57c255c2 	strbpl	r5, [r2, r2, asr #11]
400114e8:	71c261c2 	bicvc	r6, r2, r2, asr #3
400114ec:	82c281c2 	sbchi	r8, r2, #-2147483600	; 0x80000030
400114f0:	89c285c2 	stmibhi	r2, {r1, r6, r7, r8, sl, pc}^
400114f4:	93c291c2 	bicls	r9, r2, #-2147483600	; 0x80000030
400114f8:	97c295c2 	strbls	r9, [r2, r2, asr #11]
400114fc:	b6c2a1c2 	strblt	sl, [r2], r2, asr #3
40011500:	c5c2c1c2 	strbgt	ip, [r2, #450]	; 0x1c2
40011504:	e5c2e1c2 	strb	lr, [r2, #450]	; 0x1c2
40011508:	f1c2e9c2 			; <UNDEFINED> instruction: 0xf1c2e9c2
4001150c:	f5c2f3c2 			; <UNDEFINED> instruction: 0xf5c2f3c2
40011510:	41c3f7c2 	bicmi	pc, r3, r2, asr #15
40011514:	49c345c3 	stmibmi	r3, {r0, r1, r6, r7, r8, sl, lr}^
40011518:	57c351c3 	strbpl	r5, [r3, r3, asr #3]
4001151c:	62c361c3 	sbcvs	r6, r3, #-1073741776	; 0xc0000030
40011520:	69c365c3 	stmibvs	r3, {r0, r1, r6, r7, r8, sl, sp, lr}^
40011524:	73c371c3 	bicvc	r7, r3, #-1073741776	; 0xc0000030
40011528:	77c375c3 	strbvc	r7, [r3, r3, asr #11]
4001152c:	a2c3a1c3 	sbcge	sl, r3, #-1073741776	; 0xc0000030
40011530:	a8c3a5c3 	stmiage	r3, {r0, r1, r6, r7, r8, sl, sp, pc}^
40011534:	aac3a9c3 	bge	3f0fbc48 <GPM4DAT+0x2e0fb964>
40011538:	b3c3b1c3 	biclt	fp, r3, #-1073741776	; 0xc0000030
4001153c:	b7c3b5c3 	strblt	fp, [r3, r3, asr #11]
40011540:	62c461c4 	sbcvs	r6, r4, #196, 2	; 0x31
40011544:	69c465c4 	stmibvs	r4, {r2, r6, r7, r8, sl, sp, lr}^
40011548:	73c471c4 	bicvc	r7, r4, #196, 2	; 0x31
4001154c:	77c475c4 	strbvc	r7, [r4, r4, asr #11]
40011550:	82c481c4 	sbchi	r8, r4, #196, 2	; 0x31
40011554:	89c485c4 	stmibhi	r4, {r2, r6, r7, r8, sl, pc}^
40011558:	93c491c4 	bicls	r9, r4, #196, 2	; 0x31
4001155c:	96c495c4 	strbls	r9, [r4], r4, asr #11
40011560:	a1c497c4 	bicge	r9, r4, r4, asr #15
40011564:	b7c4a2c4 	strblt	sl, [r4, r4, asr #5]
40011568:	e2c4e1c4 	sbc	lr, r4, #196, 2	; 0x31
4001156c:	e8c4e5c4 	stmia	r4, {r2, r6, r7, r8, sl, sp, lr, pc}^
40011570:	f1c4e9c4 			; <UNDEFINED> instruction: 0xf1c4e9c4
40011574:	f5c4f3c4 			; <UNDEFINED> instruction: 0xf5c4f3c4
40011578:	f7c4f6c4 			; <UNDEFINED> instruction: 0xf7c4f6c4
4001157c:	42c541c5 	sbcmi	r4, r5, #1073741873	; 0x40000031
40011580:	49c545c5 	stmibmi	r5, {r0, r2, r6, r7, r8, sl, lr}^
40011584:	53c551c5 	bicpl	r5, r5, #1073741873	; 0x40000031
40011588:	57c555c5 	strbpl	r5, [r5, r5, asr #11]
4001158c:	65c561c5 	strbvs	r6, [r5, #453]	; 0x1c5
40011590:	71c569c5 	bicvc	r6, r5, r5, asr #19
40011594:	75c573c5 	strbvc	r7, [r5, #965]	; 0x3c5
40011598:	77c576c5 	strbvc	r7, [r5, r5, asr #13]
4001159c:	a1c581c5 	bicge	r8, r5, r5, asr #3
400115a0:	a5c5a2c5 	strbge	sl, [r5, #709]	; 0x2c5
400115a4:	b1c5a9c5 	biclt	sl, r5, r5, asr #19
400115a8:	b5c5b3c5 	strblt	fp, [r5, #965]	; 0x3c5
400115ac:	c1c5b7c5 	bicgt	fp, r5, r5, asr #15
400115b0:	c5c5c2c5 	strbgt	ip, [r5, #709]	; 0x2c5
400115b4:	d1c5c9c5 	bicle	ip, r5, r5, asr #19
400115b8:	e1c5d7c5 	bic	sp, r5, r5, asr #15
400115bc:	41c6f7c5 	bicmi	pc, r6, r5, asr #15
400115c0:	61c649c6 	bicvs	r4, r6, r6, asr #19
400115c4:	82c681c6 	sbchi	r8, r6, #-2147483599	; 0x80000031
400115c8:	89c685c6 	stmibhi	r6, {r1, r2, r6, r7, r8, sl, pc}^
400115cc:	93c691c6 	bicls	r9, r6, #-2147483599	; 0x80000031
400115d0:	97c695c6 	strbls	r9, [r6, r6, asr #11]
400115d4:	a5c6a1c6 	strbge	sl, [r6, #454]	; 0x1c6
400115d8:	b7c6a9c6 	strblt	sl, [r6, r6, asr #19]
400115dc:	d7c6c1c6 	strble	ip, [r6, r6, asr #3]
400115e0:	e2c6e1c6 	sbc	lr, r6, #-2147483599	; 0x80000031
400115e4:	e9c6e5c6 	stmib	r6, {r1, r2, r6, r7, r8, sl, sp, lr, pc}^
400115e8:	f3c6f1c6 	vmla.f<illegal width 8>	<illegal reg q15.5>, q11, d2[1]
400115ec:	f7c6f5c6 			; <UNDEFINED> instruction: 0xf7c6f5c6
400115f0:	45c741c7 	strbmi	r4, [r7, #455]	; 0x1c7
400115f4:	51c749c7 	bicpl	r4, r7, r7, asr #19
400115f8:	62c761c7 	sbcvs	r6, r7, #-1073741775	; 0xc0000031
400115fc:	69c765c7 	stmibvs	r7, {r0, r1, r2, r6, r7, r8, sl, sp, lr}^
40011600:	73c771c7 	bicvc	r7, r7, #-1073741775	; 0xc0000031
40011604:	a1c777c7 	bicge	r7, r7, r7, asr #15
40011608:	a5c7a2c7 	strbge	sl, [r7, #711]	; 0x2c7
4001160c:	b1c7a9c7 	biclt	sl, r7, r7, asr #19
40011610:	b5c7b3c7 	strblt	fp, [r7, #967]	; 0x3c7
40011614:	61c8b7c7 	bicvs	fp, r8, r7, asr #15
40011618:	65c862c8 	strbvs	r6, [r8, #712]	; 0x2c8
4001161c:	6ac869c8 	bvs	3f22bd44 <GPM4DAT+0x2e22ba60>
40011620:	73c871c8 	bicvc	r7, r8, #200, 2	; 0x32
40011624:	76c875c8 	strbvc	r7, [r8], r8, asr #11
40011628:	81c877c8 	bichi	r7, r8, r8, asr #15
4001162c:	85c882c8 	strbhi	r8, [r8, #712]	; 0x2c8
40011630:	91c889c8 	bicls	r8, r8, r8, asr #19
40011634:	95c893c8 	strbls	r9, [r8, #968]	; 0x3c8
40011638:	97c896c8 	strbls	r9, [r8, r8, asr #13]
4001163c:	b7c8a1c8 	strblt	sl, [r8, r8, asr #3]
40011640:	e2c8e1c8 	sbc	lr, r8, #200, 2	; 0x32
40011644:	e9c8e5c8 	stmib	r8, {r3, r6, r7, r8, sl, sp, lr, pc}^
40011648:	f1c8ebc8 			; <UNDEFINED> instruction: 0xf1c8ebc8
4001164c:	f5c8f3c8 			; <UNDEFINED> instruction: 0xf5c8f3c8
40011650:	f7c8f6c8 			; <UNDEFINED> instruction: 0xf7c8f6c8
40011654:	42c941c9 	sbcmi	r4, r9, #1073741874	; 0x40000032
40011658:	49c945c9 	stmibmi	r9, {r0, r3, r6, r7, r8, sl, lr}^
4001165c:	53c951c9 	bicpl	r5, r9, #1073741874	; 0x40000032
40011660:	57c955c9 	strbpl	r5, [r9, r9, asr #11]
40011664:	65c961c9 	strbvs	r6, [r9, #457]	; 0x1c9
40011668:	81c976c9 	bichi	r7, r9, r9, asr #13
4001166c:	a1c985c9 	bicge	r8, r9, r9, asr #11
40011670:	a5c9a2c9 	strbge	sl, [r9, #713]	; 0x2c9
40011674:	b1c9a9c9 	biclt	sl, r9, r9, asr #19
40011678:	b5c9b3c9 	strblt	fp, [r9, #969]	; 0x3c9
4001167c:	bcc9b7c9 	stcllt	7, cr11, [r9], {201}	; 0xc9
40011680:	c5c9c1c9 	strbgt	ip, [r9, #457]	; 0x1c9
40011684:	41cae1c9 	bicmi	lr, sl, r9, asr #3
40011688:	55ca45ca 	strbpl	r4, [sl, #1482]	; 0x5ca
4001168c:	61ca57ca 	bicvs	r5, sl, sl, asr #15
40011690:	82ca81ca 	sbchi	r8, sl, #-2147483598	; 0x80000032
40011694:	89ca85ca 	stmibhi	sl, {r1, r3, r6, r7, r8, sl, pc}^
40011698:	93ca91ca 	bicls	r9, sl, #-2147483598	; 0x80000032
4001169c:	97ca95ca 	strbls	r9, [sl, sl, asr #11]
400116a0:	b6caa1ca 	strblt	sl, [sl], sl, asr #3
400116a4:	e1cac1ca 	bic	ip, sl, sl, asr #3
400116a8:	e5cae2ca 	strb	lr, [sl, #714]	; 0x2ca
400116ac:	f1cae9ca 			; <UNDEFINED> instruction: 0xf1cae9ca
400116b0:	f7caf3ca 			; <UNDEFINED> instruction: 0xf7caf3ca
400116b4:	45cb41cb 	strbmi	r4, [fp, #459]	; 0x1cb
400116b8:	51cb49cb 	bicpl	r4, fp, fp, asr #19
400116bc:	61cb57cb 	bicvs	r5, fp, fp, asr #15
400116c0:	65cb62cb 	strbvs	r6, [fp, #715]	; 0x2cb
400116c4:	69cb68cb 	stmibvs	fp, {r0, r1, r3, r6, r7, fp, sp, lr}^
400116c8:	71cb6bcb 	bicvc	r6, fp, fp, asr #23
400116cc:	75cb73cb 	strbvc	r7, [fp, #971]	; 0x3cb
400116d0:	85cb81cb 	strbhi	r8, [fp, #459]	; 0x1cb
400116d4:	91cb89cb 	bicls	r8, fp, fp, asr #19
400116d8:	a1cb93cb 	bicge	r9, fp, fp, asr #7
400116dc:	a5cba2cb 	strbge	sl, [fp, #715]	; 0x2cb
400116e0:	b1cba9cb 	biclt	sl, fp, fp, asr #19
400116e4:	b5cbb3cb 	strblt	fp, [fp, #971]	; 0x3cb
400116e8:	61ccb7cb 	bicvs	fp, ip, fp, asr #15
400116ec:	63cc62cc 	bicvs	r6, ip, #204, 4	; 0xc000000c
400116f0:	69cc65cc 	stmibvs	ip, {r2, r3, r6, r7, r8, sl, sp, lr}^
400116f4:	71cc6bcc 	bicvc	r6, ip, ip, asr #23
400116f8:	75cc73cc 	strbvc	r7, [ip, #972]	; 0x3cc
400116fc:	77cc76cc 	strbvc	r7, [ip, ip, asr #13]
40011700:	81cc7bcc 	bichi	r7, ip, ip, asr #23
40011704:	85cc82cc 	strbhi	r8, [ip, #716]	; 0x2cc
40011708:	91cc89cc 	bicls	r8, ip, ip, asr #19
4001170c:	95cc93cc 	strbls	r9, [ip, #972]	; 0x3cc
40011710:	97cc96cc 	strbls	r9, [ip, ip, asr #13]
40011714:	a2cca1cc 	sbcge	sl, ip, #204, 2	; 0x33
40011718:	e2cce1cc 	sbc	lr, ip, #204, 2	; 0x33
4001171c:	e9cce5cc 	stmib	ip, {r2, r3, r6, r7, r8, sl, sp, lr, pc}^
40011720:	f3ccf1cc 	vmla.f<illegal width 8>	<illegal reg q15.5>, q14, d0[3]
40011724:	f6ccf5cc 			; <UNDEFINED> instruction: 0xf6ccf5cc
40011728:	41cdf7cc 	bicmi	pc, sp, ip, asr #15
4001172c:	45cd42cd 	strbmi	r4, [sp, #717]	; 0x2cd
40011730:	51cd49cd 	bicpl	r4, sp, sp, asr #19
40011734:	55cd53cd 	strbpl	r5, [sp, #973]	; 0x3cd
40011738:	61cd57cd 	bicvs	r5, sp, sp, asr #15
4001173c:	69cd65cd 	stmibvs	sp, {r0, r2, r3, r6, r7, r8, sl, sp, lr}^
40011740:	73cd71cd 	bicvc	r7, sp, #1073741875	; 0x40000033
40011744:	77cd76cd 	strbvc	r7, [sp, sp, asr #13]
40011748:	89cd81cd 	stmibhi	sp, {r0, r2, r3, r6, r7, r8, pc}^
4001174c:	95cd93cd 	strbls	r9, [sp, #973]	; 0x3cd
40011750:	a2cda1cd 	sbcge	sl, sp, #1073741875	; 0x40000033
40011754:	a9cda5cd 	stmibge	sp, {r0, r2, r3, r6, r7, r8, sl, sp, pc}^
40011758:	b3cdb1cd 	biclt	fp, sp, #1073741875	; 0x40000033
4001175c:	b7cdb5cd 	strblt	fp, [sp, sp, asr #11]
40011760:	d7cdc1cd 	strble	ip, [sp, sp, asr #3]
40011764:	45ce41ce 	strbmi	r4, [lr, #462]	; 0x1ce
40011768:	65ce61ce 	strbvs	r6, [lr, #462]	; 0x1ce
4001176c:	73ce69ce 	bicvc	r6, lr, #3375104	; 0x338000
40011770:	81ce75ce 	bichi	r7, lr, lr, asr #11
40011774:	85ce82ce 	strbhi	r8, [lr, #718]	; 0x2ce
40011778:	89ce88ce 	stmibhi	lr, {r1, r2, r3, r6, r7, fp, pc}^
4001177c:	91ce8bce 	bicls	r8, lr, lr, asr #23
40011780:	95ce93ce 	strbls	r9, [lr, #974]	; 0x3ce
40011784:	a1ce97ce 	bicge	r9, lr, lr, asr #15
40011788:	e1ceb7ce 	bic	fp, lr, lr, asr #15
4001178c:	e9cee5ce 	stmib	lr, {r1, r2, r3, r6, r7, r8, sl, sp, lr, pc}^
40011790:	f5cef1ce 			; <UNDEFINED> instruction: 0xf5cef1ce
40011794:	45cf41cf 	strbmi	r4, [pc, #463]	; 4001196b <HanTable+0x1df3>
40011798:	51cf49cf 	bicpl	r4, pc, pc, asr #19
4001179c:	57cf55cf 	strbpl	r5, [pc, pc, asr #11]
400117a0:	65cf61cf 	strbvs	r6, [pc, #463]	; 40011977 <HanTable+0x1dff>
400117a4:	71cf69cf 	bicvc	r6, pc, pc, asr #19
400117a8:	75cf73cf 	strbvc	r7, [pc, #975]	; 40011b7f <HanTable+0x2007>
400117ac:	a2cfa1cf 	sbcge	sl, pc, #-1073741773	; 0xc0000033
400117b0:	a9cfa5cf 	stmibge	pc, {r0, r1, r2, r3, r6, r7, r8, sl, sp, pc}^	; <UNPREDICTABLE>
400117b4:	b3cfb1cf 	biclt	fp, pc, #-1073741773	; 0xc0000033
400117b8:	b7cfb5cf 	strblt	fp, [pc, pc, asr #11]
400117bc:	62d061d0 	sbcsvs	r6, r0, #208, 2	; 0x34
400117c0:	69d065d0 	ldmibvs	r0, {r4, r6, r7, r8, sl, sp, lr}^
400117c4:	71d06ed0 	ldrsbvc	r6, [r0, #224]	; 0xe0
400117c8:	75d073d0 	ldrbvc	r7, [r0, #976]	; 0x3d0
400117cc:	81d077d0 	ldrsbhi	r7, [r0, #112]	; 0x70
400117d0:	85d082d0 	ldrbhi	r8, [r0, #720]	; 0x2d0
400117d4:	91d089d0 	ldrsbls	r8, [r0, #144]	; 0x90
400117d8:	95d093d0 	ldrbls	r9, [r0, #976]	; 0x3d0
400117dc:	97d096d0 			; <UNDEFINED> instruction: 0x97d096d0
400117e0:	b7d0a1d0 			; <UNDEFINED> instruction: 0xb7d0a1d0
400117e4:	e2d0e1d0 	sbcs	lr, r0, #208, 2	; 0x34
400117e8:	e9d0e5d0 	ldmib	r0, {r4, r6, r7, r8, sl, sp, lr, pc}^
400117ec:	f1d0ebd0 			; <UNDEFINED> instruction: 0xf1d0ebd0
400117f0:	f5d0f3d0 	pld	[r0, #976]	; 0x3d0
400117f4:	41d1f7d0 	ldrsbmi	pc, [r1, #112]	; 0x70	; <UNPREDICTABLE>
400117f8:	45d142d1 	ldrbmi	r4, [r1, #721]	; 0x2d1
400117fc:	51d149d1 	ldrsbpl	r4, [r1, #145]	; 0x91
40011800:	55d153d1 	ldrbpl	r5, [r1, #977]	; 0x3d1
40011804:	61d157d1 	ldrsbvs	r5, [r1, #113]	; 0x71
40011808:	65d162d1 	ldrbvs	r6, [r1, #721]	; 0x2d1
4001180c:	71d169d1 	ldrsbvc	r6, [r1, #145]	; 0x91
40011810:	75d173d1 	ldrbvc	r7, [r1, #977]	; 0x3d1
40011814:	77d176d1 			; <UNDEFINED> instruction: 0x77d176d1
40011818:	85d181d1 	ldrbhi	r8, [r1, #465]	; 0x1d1
4001181c:	93d189d1 	bicsls	r8, r1, #3424256	; 0x344000
40011820:	a2d1a1d1 	sbcsge	sl, r1, #1073741876	; 0x40000034
40011824:	a9d1a5d1 	ldmibge	r1, {r0, r4, r6, r7, r8, sl, sp, pc}^
40011828:	b1d1aed1 	ldrsblt	sl, [r1, #225]	; 0xe1
4001182c:	b5d1b3d1 	ldrblt	fp, [r1, #977]	; 0x3d1
40011830:	bbd1b7d1 	bllt	3f47f77c <GPM4DAT+0x2e47f498>
40011834:	c2d1c1d1 	sbcsgt	ip, r1, #1073741876	; 0x40000034
40011838:	c9d1c5d1 	ldmibgt	r1, {r0, r4, r6, r7, r8, sl, lr, pc}^
4001183c:	d7d1d5d1 			; <UNDEFINED> instruction: 0xd7d1d5d1
40011840:	e2d1e1d1 	sbcs	lr, r1, #1073741876	; 0x40000034
40011844:	f5d1e5d1 			; <UNDEFINED> instruction: 0xf5d1e5d1
40011848:	41d2f7d1 	ldrsbmi	pc, [r2, #113]	; 0x71	; <UNPREDICTABLE>
4001184c:	45d242d2 	ldrbmi	r4, [r2, #722]	; 0x2d2
40011850:	53d249d2 	bicspl	r4, r2, #3440640	; 0x348000
40011854:	57d255d2 			; <UNDEFINED> instruction: 0x57d255d2
40011858:	65d261d2 	ldrbvs	r6, [r2, #466]	; 0x1d2
4001185c:	73d269d2 	bicsvc	r6, r2, #3440640	; 0x348000
40011860:	81d275d2 	ldrsbhi	r7, [r2, #82]	; 0x52
40011864:	85d282d2 	ldrbhi	r8, [r2, #722]	; 0x2d2
40011868:	8ed289d2 	mrchi	9, 6, r8, cr2, cr2, {6}
4001186c:	95d291d2 	ldrbls	r9, [r2, #466]	; 0x1d2
40011870:	a1d297d2 	ldrsbge	r9, [r2, #114]	; 0x72
40011874:	a9d2a5d2 	ldmibge	r2, {r1, r4, r6, r7, r8, sl, sp, pc}^
40011878:	b7d2b1d2 			; <UNDEFINED> instruction: 0xb7d2b1d2
4001187c:	c2d2c1d2 	sbcsgt	ip, r2, #-2147483596	; 0x80000034
40011880:	c9d2c5d2 	ldmibgt	r2, {r1, r4, r6, r7, r8, sl, lr, pc}^
40011884:	e1d2d7d2 	ldrsb	sp, [r2, #114]	; 0x72
40011888:	e5d2e2d2 	ldrb	lr, [r2, #722]	; 0x2d2
4001188c:	f1d2e9d2 			; <UNDEFINED> instruction: 0xf1d2e9d2
40011890:	f5d2f3d2 	pld	[r2, #978]	; 0x3d2
40011894:	41d3f7d2 	ldrsbmi	pc, [r3, #114]	; 0x72	; <UNPREDICTABLE>
40011898:	45d342d3 	ldrbmi	r4, [r3, #723]	; 0x2d3
4001189c:	51d349d3 	ldrsbpl	r4, [r3, #147]	; 0x93
400118a0:	57d355d3 			; <UNDEFINED> instruction: 0x57d355d3
400118a4:	62d361d3 	sbcsvs	r6, r3, #-1073741772	; 0xc0000034
400118a8:	67d365d3 			; <UNDEFINED> instruction: 0x67d365d3
400118ac:	69d368d3 	ldmibvs	r3, {r0, r1, r4, r6, r7, fp, sp, lr}^
400118b0:	71d36ad3 	ldrsbvc	r6, [r3, #163]	; 0xa3
400118b4:	75d373d3 	ldrbvc	r7, [r3, #979]	; 0x3d3
400118b8:	7bd377d3 	blvc	3f4ef80c <GPM4DAT+0x2e4ef528>
400118bc:	85d381d3 	ldrbhi	r8, [r3, #467]	; 0x1d3
400118c0:	91d389d3 	ldrsbls	r8, [r3, #147]	; 0x93
400118c4:	97d393d3 			; <UNDEFINED> instruction: 0x97d393d3
400118c8:	a2d3a1d3 	sbcsge	sl, r3, #-1073741772	; 0xc0000034
400118cc:	a9d3a5d3 	ldmibge	r3, {r0, r1, r4, r6, r7, r8, sl, sp, pc}^
400118d0:	b3d3b1d3 	bicslt	fp, r3, #-1073741772	; 0xc0000034
400118d4:	b7d3b5d3 			; <UNDEFINED> instruction: 0xb7d3b5d3
400118d8:	39f0398a 	ldmibcc	r0!, {r1, r3, r7, r8, fp, ip, sp}^
400118dc:	3aac3a5a 	bcc	3eb2024c <GPM4DAT+0x2db1ff68>
400118e0:	3b243ae0 	blcc	40920468 <__ZI_LIMIT__+0x9067d4>
400118e4:	3ba63b64 	blcc	3e9a067c <GPM4DAT+0x2d9a0398>
400118e8:	3c2a3bd0 	stccc	11, cr3, [sl], #-832	; 0xfffffcc0
400118ec:	3cac3c70 	stccc	12, cr3, [ip], #448	; 0x1c0
400118f0:	3d3e3cea 	ldccc	12, cr3, [lr, #-936]!	; 0xfffffc58
400118f4:	3db43d82 	ldccc	13, cr3, [r4, #520]!	; 0x208
400118f8:	3e283dea 	cdpcc	13, 2, cr3, cr8, cr10, {7}
400118fc:	3e6e3e4e 	cdpcc	14, 6, cr3, cr14, cr14, {2}
40011900:	3ede3e96 	mrccc	14, 6, r3, cr14, cr6, {4}
40011904:	3f5e3f20 	svccc	0x005e3f20
40011908:	3fe43f94 	svccc	0x00e43f94
4001190c:	40684024 	rsbmi	r4, r8, r4, lsr #32
40011910:	40e64096 	smlalmi	r4, r6, r6, r0
40011914:	4168412c 	cmnmi	r8, ip, lsr #2
40011918:	41d84198 			; <UNDEFINED> instruction: 0x41d84198
4001191c:	420c41f8 	andmi	r4, ip, #248, 2	; 0x3e
40011920:	4290422a 	addsmi	r4, r0, #-1610612734	; 0xa0000002
40011924:	433c42e8 	teqmi	ip, #232, 4	; 0x8000000e
40011928:	43a84370 			; <UNDEFINED> instruction: 0x43a84370
4001192c:	43f243ce 	mvnsmi	r4, #939524099	; 0x38000003
40011930:	448e441c 	strmi	r4, [lr], #1052	; 0x41c
40011934:	45664504 	strbmi	r4, [r6, #-1284]!	; 0xfffffafc
40011938:	461045bc 			; <UNDEFINED> instruction: 0x461045bc
4001193c:	4698465a 			; <UNDEFINED> instruction: 0x4698465a
40011940:	470a46ca 	strmi	r4, [sl, -sl, asr #13]
40011944:	47524730 	smmlarmi	r2, r0, r7, r4
40011948:	47b4476e 	ldrmi	r4, [r4, lr, ror #14]!
4001194c:	482047e8 	stmdami	r0!, {r3, r5, r6, r7, r8, r9, sl, lr}
40011950:	488a484e 	stmmi	sl, {r1, r2, r3, r6, fp, lr}
40011954:	48fe48cc 	ldmmi	lr!, {r2, r3, r6, r7, fp, lr}^
40011958:	49624924 	stmdbmi	r2!, {r2, r5, r8, fp, lr}^
4001195c:	49c24994 	stmibmi	r2, {r2, r4, r7, r8, fp, lr}^
40011960:	4a3849f8 	bmi	40e24148 <__ZI_LIMIT__+0xe0a4b4>
40011964:	4aa24a72 	bmi	3e8a4334 <GPM4DAT+0x2d8a4050>
40011968:	4b044aca 	blmi	40124498 <__ZI_LIMIT__+0x10a804>
4001196c:	4ba44b58 	blmi	3e9246d4 <GPM4DAT+0x2d9243f0>
40011970:	4cea4be6 	vstmiami	sl!, {d20-<overflow reg d70>}
40011974:	4cf94cef 	ldclmi	12, cr4, [r9], #956	; 0x3bc
40011978:	4d0a4d02 	stcmi	13, cr4, [sl, #-8]
4001197c:	4d1d4d14 	ldcmi	13, cr4, [sp, #-80]	; 0xffffffb0
40011980:	4d334d28 	ldcmi	13, cr4, [r3, #-160]!	; 0xffffff60
40011984:	4d544d4b 	ldclmi	13, cr4, [r4, #-300]	; 0xfffffed4
40011988:	4d6c4d5e 	stclmi	13, cr4, [ip, #-376]!	; 0xfffffe88
4001198c:	4d874d78 	stcmi	13, cr4, [r7, #480]	; 0x1e0
40011990:	4d9e4d93 	ldcmi	13, cr4, [lr, #588]	; 0x24c
40011994:	32e031e0 	rsccc	r3, r0, #224, 2	; 0x38
40011998:	34e033e0 	strbtcc	r3, [r0], #992	; 0x3e0
4001199c:	36e035e0 	strbtcc	r3, [r0], r0, ror #11
400119a0:	38e037e0 	stmiacc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp}^
400119a4:	3ae039e0 	bcc	3f82012c <GPM4DAT+0x2e81fe48>
400119a8:	3ce03be0 	vstmiacc	r0!, {d19-<overflow reg d66>}
400119ac:	3ee03de0 	cdpcc	13, 14, cr3, cr0, cr0, {7}
400119b0:	40e03fe0 	rscmi	r3, r0, r0, ror #31
400119b4:	42e041e0 	rscmi	r4, r0, #224, 2	; 0x38
400119b8:	44e043e0 	strbtmi	r4, [r0], #992	; 0x3e0
400119bc:	46e045e0 	strbtmi	r4, [r0], r0, ror #11
400119c0:	48e047e0 	stmiami	r0!, {r5, r6, r7, r8, r9, sl, lr}^
400119c4:	4ae049e0 	bmi	3f82414c <GPM4DAT+0x2e823e68>
400119c8:	4ce04be0 	vstmiami	r0!, {d20-<overflow reg d67>}
400119cc:	4ee04de0 	cdpmi	13, 14, cr4, cr0, cr0, {7}
400119d0:	50e04fe0 	rscpl	r4, r0, r0, ror #31
400119d4:	52e051e0 	rscpl	r5, r0, #224, 2	; 0x38
400119d8:	54e053e0 	strbtpl	r5, [r0], #992	; 0x3e0
400119dc:	56e055e0 	strbtpl	r5, [r0], r0, ror #11
400119e0:	58e057e0 	stmiapl	r0!, {r5, r6, r7, r8, r9, sl, ip, lr}^
400119e4:	5ae059e0 	bpl	3f82816c <GPM4DAT+0x2e827e88>
400119e8:	5ce05be0 	vstmiapl	r0!, {d21-<overflow reg d68>}
400119ec:	5ee05de0 	cdppl	13, 14, cr5, cr0, cr0, {7}
400119f0:	60e05fe0 	rscvs	r5, r0, r0, ror #31
400119f4:	62e061e0 	rscvs	r6, r0, #224, 2	; 0x38
400119f8:	64e063e0 	strbtvs	r6, [r0], #992	; 0x3e0
400119fc:	66e065e0 	strbtvs	r6, [r0], r0, ror #11
40011a00:	68e067e0 	stmiavs	r0!, {r5, r6, r7, r8, r9, sl, sp, lr}^
40011a04:	6ae069e0 	bvs	3f82c18c <GPM4DAT+0x2e82bea8>
40011a08:	6ce06be0 	vstmiavs	r0!, {d22-<overflow reg d69>}
40011a0c:	6ee06de0 	cdpvs	13, 14, cr6, cr0, cr0, {7}
40011a10:	70e06fe0 	rscvc	r6, r0, r0, ror #31
40011a14:	72e071e0 	rscvc	r7, r0, #224, 2	; 0x38
40011a18:	74e073e0 	strbtvc	r7, [r0], #992	; 0x3e0
40011a1c:	76e075e0 	strbtvc	r7, [r0], r0, ror #11
40011a20:	78e077e0 	stmiavc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011a24:	7ae079e0 	bvc	3f8301ac <GPM4DAT+0x2e82fec8>
40011a28:	7ce07be0 	vstmiavc	r0!, {d23-<overflow reg d70>}
40011a2c:	7ee07de0 	cdpvc	13, 14, cr7, cr0, cr0, {7}
40011a30:	92e091e0 	rscls	r9, r0, #224, 2	; 0x38
40011a34:	94e093e0 	strbtls	r9, [r0], #992	; 0x3e0
40011a38:	96e095e0 	strbtls	r9, [r0], r0, ror #11
40011a3c:	98e097e0 	stmials	r0!, {r5, r6, r7, r8, r9, sl, ip, pc}^
40011a40:	9ae099e0 	bls	3f8381c8 <GPM4DAT+0x2e837ee4>
40011a44:	9ce09be0 	vstmials	r0!, {d25-<overflow reg d72>}
40011a48:	9ee09de0 	cdpls	13, 14, cr9, cr0, cr0, {7}
40011a4c:	a0e09fe0 	rscge	r9, r0, r0, ror #31
40011a50:	a2e0a1e0 	rscge	sl, r0, #224, 2	; 0x38
40011a54:	a4e0a3e0 	strbtge	sl, [r0], #992	; 0x3e0
40011a58:	a6e0a5e0 	strbtge	sl, [r0], r0, ror #11
40011a5c:	a8e0a7e0 	stmiage	r0!, {r5, r6, r7, r8, r9, sl, sp, pc}^
40011a60:	aae0a9e0 	bge	3f83c1e8 <GPM4DAT+0x2e83bf04>
40011a64:	ace0abe0 	vstmiage	r0!, {d26-<overflow reg d73>}
40011a68:	aee0ade0 	cdpge	13, 14, cr10, cr0, cr0, {7}
40011a6c:	b0e0afe0 	rsclt	sl, r0, r0, ror #31
40011a70:	b2e0b1e0 	rsclt	fp, r0, #224, 2	; 0x38
40011a74:	b4e0b3e0 	strbtlt	fp, [r0], #992	; 0x3e0
40011a78:	b6e0b5e0 	strbtlt	fp, [r0], r0, ror #11
40011a7c:	b8e0b7e0 	stmialt	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011a80:	bae0b9e0 	blt	3f840208 <GPM4DAT+0x2e83ff24>
40011a84:	bce0bbe0 	vstmialt	r0!, {d27-<overflow reg d74>}
40011a88:	bee0bde0 	cdplt	13, 14, cr11, cr0, cr0, {7}
40011a8c:	c0e0bfe0 	rscgt	fp, r0, r0, ror #31
40011a90:	c2e0c1e0 	rscgt	ip, r0, #224, 2	; 0x38
40011a94:	c4e0c3e0 	strbtgt	ip, [r0], #992	; 0x3e0
40011a98:	c6e0c5e0 	strbtgt	ip, [r0], r0, ror #11
40011a9c:	c8e0c7e0 	stmiagt	r0!, {r5, r6, r7, r8, r9, sl, lr, pc}^
40011aa0:	cae0c9e0 	bgt	3f844228 <GPM4DAT+0x2e843f44>
40011aa4:	cce0cbe0 	vstmiagt	r0!, {d28-<overflow reg d75>}
40011aa8:	cee0cde0 	cdpgt	13, 14, cr12, cr0, cr0, {7}
40011aac:	d0e0cfe0 	rscle	ip, r0, r0, ror #31
40011ab0:	d2e0d1e0 	rscle	sp, r0, #224, 2	; 0x38
40011ab4:	d4e0d3e0 	strbtle	sp, [r0], #992	; 0x3e0
40011ab8:	d6e0d5e0 	strbtle	sp, [r0], r0, ror #11
40011abc:	d8e0d7e0 	stmiale	r0!, {r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011ac0:	dae0d9e0 	ble	3f848248 <GPM4DAT+0x2e847f64>
40011ac4:	dce0dbe0 	vstmiale	r0!, {d29-<overflow reg d76>}
40011ac8:	dee0dde0 	cdple	13, 14, cr13, cr0, cr0, {7}
40011acc:	e0e0dfe0 	rsc	sp, r0, r0, ror #31
40011ad0:	e2e0e1e0 	rsc	lr, r0, #224, 2	; 0x38
40011ad4:	e4e0e3e0 	strbt	lr, [r0], #992	; 0x3e0
40011ad8:	e6e0e5e0 	strbt	lr, [r0], r0, ror #11
40011adc:	e8e0e7e0 	stmia	r0!, {r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011ae0:	eae0e9e0 	b	3f84c268 <GPM4DAT+0x2e84bf84>
40011ae4:	ece0ebe0 	vstmia	r0!, {d30-<overflow reg d77>}
40011ae8:	eee0ede0 	cdp	13, 14, cr14, cr0, cr0, {7}
40011aec:	f0e0efe0 			; <UNDEFINED> instruction: 0xf0e0efe0
40011af0:	f2e0f1e0 	vmla.f32	d31, d16, d0[1]
40011af4:	f4e0f3e0 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r0], r0
40011af8:	f6e0f5e0 			; <UNDEFINED> instruction: 0xf6e0f5e0
40011afc:	f8e0f7e0 			; <UNDEFINED> instruction: 0xf8e0f7e0
40011b00:	fae0f9e0 	blx	3f850288 <GPM4DAT+0x2e84ffa4>
40011b04:	fce0fbe0 	stc2l	11, cr15, [r0], #896	; 0x380
40011b08:	fee0fde0 	cdp2	13, 14, cr15, cr0, cr0, {7}
40011b0c:	32e131e1 	rsccc	r3, r1, #1073741880	; 0x40000038
40011b10:	34e133e1 	strbtcc	r3, [r1], #993	; 0x3e1
40011b14:	36e135e1 	strbtcc	r3, [r1], r1, ror #11
40011b18:	38e137e1 	stmiacc	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp}^
40011b1c:	3ae139e1 	bcc	3f8602a8 <GPM4DAT+0x2e85ffc4>
40011b20:	3ce13be1 	fstmiaxcc	r1!, {d19-d130}	;@ Deprecated
40011b24:	3ee13de1 	cdpcc	13, 14, cr3, cr1, cr1, {7}
40011b28:	40e13fe1 	rscmi	r3, r1, r1, ror #31
40011b2c:	42e141e1 	rscmi	r4, r1, #1073741880	; 0x40000038
40011b30:	44e143e1 	strbtmi	r4, [r1], #993	; 0x3e1
40011b34:	46e145e1 	strbtmi	r4, [r1], r1, ror #11
40011b38:	48e147e1 	stmiami	r1!, {r0, r5, r6, r7, r8, r9, sl, lr}^
40011b3c:	4ae149e1 	bmi	3f8642c8 <GPM4DAT+0x2e863fe4>
40011b40:	4ce14be1 	fstmiaxmi	r1!, {d20-d131}	;@ Deprecated
40011b44:	4ee14de1 	cdpmi	13, 14, cr4, cr1, cr1, {7}
40011b48:	50e14fe1 	rscpl	r4, r1, r1, ror #31
40011b4c:	52e151e1 	rscpl	r5, r1, #1073741880	; 0x40000038
40011b50:	54e153e1 	strbtpl	r5, [r1], #993	; 0x3e1
40011b54:	56e155e1 	strbtpl	r5, [r1], r1, ror #11
40011b58:	58e157e1 	stmiapl	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, lr}^
40011b5c:	5ae159e1 	bpl	3f8682e8 <GPM4DAT+0x2e868004>
40011b60:	5ce15be1 	fstmiaxpl	r1!, {d21-d132}	;@ Deprecated
40011b64:	5ee15de1 	cdppl	13, 14, cr5, cr1, cr1, {7}
40011b68:	60e15fe1 	rscvs	r5, r1, r1, ror #31
40011b6c:	62e161e1 	rscvs	r6, r1, #1073741880	; 0x40000038
40011b70:	64e163e1 	strbtvs	r6, [r1], #993	; 0x3e1
40011b74:	66e165e1 	strbtvs	r6, [r1], r1, ror #11
40011b78:	68e167e1 	stmiavs	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, lr}^
40011b7c:	6ae169e1 	bvs	3f86c308 <GPM4DAT+0x2e86c024>
40011b80:	6ce16be1 	fstmiaxvs	r1!, {d22-d133}	;@ Deprecated
40011b84:	6ee16de1 	cdpvs	13, 14, cr6, cr1, cr1, {7}
40011b88:	70e16fe1 	rscvc	r6, r1, r1, ror #31
40011b8c:	72e171e1 	rscvc	r7, r1, #1073741880	; 0x40000038
40011b90:	74e173e1 	strbtvc	r7, [r1], #993	; 0x3e1
40011b94:	76e175e1 	strbtvc	r7, [r1], r1, ror #11
40011b98:	78e177e1 	stmiavc	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011b9c:	7ae179e1 	bvc	3f870328 <GPM4DAT+0x2e870044>
40011ba0:	7ce17be1 	fstmiaxvc	r1!, {d23-d134}	;@ Deprecated
40011ba4:	7ee17de1 	cdpvc	13, 14, cr7, cr1, cr1, {7}
40011ba8:	92e191e1 	rscls	r9, r1, #1073741880	; 0x40000038
40011bac:	94e193e1 	strbtls	r9, [r1], #993	; 0x3e1
40011bb0:	96e195e1 	strbtls	r9, [r1], r1, ror #11
40011bb4:	98e197e1 	stmials	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, pc}^
40011bb8:	9ae199e1 	bls	3f878344 <GPM4DAT+0x2e878060>
40011bbc:	9ce19be1 	fstmiaxls	r1!, {d25-d136}	;@ Deprecated
40011bc0:	9ee19de1 	cdpls	13, 14, cr9, cr1, cr1, {7}
40011bc4:	a0e19fe1 	rscge	r9, r1, r1, ror #31
40011bc8:	a2e1a1e1 	rscge	sl, r1, #1073741880	; 0x40000038
40011bcc:	a4e1a3e1 	strbtge	sl, [r1], #993	; 0x3e1
40011bd0:	a6e1a5e1 	strbtge	sl, [r1], r1, ror #11
40011bd4:	a8e1a7e1 	stmiage	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, pc}^
40011bd8:	aae1a9e1 	bge	3f87c364 <GPM4DAT+0x2e87c080>
40011bdc:	ace1abe1 	fstmiaxge	r1!, {d26-d137}	;@ Deprecated
40011be0:	aee1ade1 	cdpge	13, 14, cr10, cr1, cr1, {7}
40011be4:	b0e1afe1 	rsclt	sl, r1, r1, ror #31
40011be8:	b2e1b1e1 	rsclt	fp, r1, #1073741880	; 0x40000038
40011bec:	b4e1b3e1 	strbtlt	fp, [r1], #993	; 0x3e1
40011bf0:	b6e1b5e1 	strbtlt	fp, [r1], r1, ror #11
40011bf4:	b8e1b7e1 	stmialt	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011bf8:	bae1b9e1 	blt	3f880384 <GPM4DAT+0x2e8800a0>
40011bfc:	bce1bbe1 	fstmiaxlt	r1!, {d27-d138}	;@ Deprecated
40011c00:	bee1bde1 	cdplt	13, 14, cr11, cr1, cr1, {7}
40011c04:	c0e1bfe1 	rscgt	fp, r1, r1, ror #31
40011c08:	c2e1c1e1 	rscgt	ip, r1, #1073741880	; 0x40000038
40011c0c:	c4e1c3e1 	strbtgt	ip, [r1], #993	; 0x3e1
40011c10:	c6e1c5e1 	strbtgt	ip, [r1], r1, ror #11
40011c14:	c8e1c7e1 	stmiagt	r1!, {r0, r5, r6, r7, r8, r9, sl, lr, pc}^
40011c18:	cae1c9e1 	bgt	3f8843a4 <GPM4DAT+0x2e8840c0>
40011c1c:	cce1cbe1 	fstmiaxgt	r1!, {d28-d139}	;@ Deprecated
40011c20:	cee1cde1 	cdpgt	13, 14, cr12, cr1, cr1, {7}
40011c24:	d0e1cfe1 	rscle	ip, r1, r1, ror #31
40011c28:	d2e1d1e1 	rscle	sp, r1, #1073741880	; 0x40000038
40011c2c:	d4e1d3e1 	strbtle	sp, [r1], #993	; 0x3e1
40011c30:	d6e1d5e1 	strbtle	sp, [r1], r1, ror #11
40011c34:	d8e1d7e1 	stmiale	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011c38:	dae1d9e1 	ble	3f8883c4 <GPM4DAT+0x2e8880e0>
40011c3c:	dce1dbe1 	fstmiaxle	r1!, {d29-d140}	;@ Deprecated
40011c40:	dee1dde1 	cdple	13, 14, cr13, cr1, cr1, {7}
40011c44:	e0e1dfe1 	rsc	sp, r1, r1, ror #31
40011c48:	e2e1e1e1 	rsc	lr, r1, #1073741880	; 0x40000038
40011c4c:	e4e1e3e1 	strbt	lr, [r1], #993	; 0x3e1
40011c50:	e6e1e5e1 	strbt	lr, [r1], r1, ror #11
40011c54:	e8e1e7e1 	stmia	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011c58:	eae1e9e1 	b	3f88c3e4 <GPM4DAT+0x2e88c100>
40011c5c:	ece1ebe1 	fstmiax	r1!, {d30-d141}	;@ Deprecated
40011c60:	eee1ede1 	cdp	13, 14, cr14, cr1, cr1, {7}
40011c64:	f0e1efe1 			; <UNDEFINED> instruction: 0xf0e1efe1
40011c68:	f2e1f1e1 	vmla.f32	d31, d17, d1[1]
40011c6c:	f4e1f3e1 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r1], r1
40011c70:	f6e1f5e1 			; <UNDEFINED> instruction: 0xf6e1f5e1
40011c74:	f8e1f7e1 			; <UNDEFINED> instruction: 0xf8e1f7e1
40011c78:	fae1f9e1 	blx	3f890404 <GPM4DAT+0x2e890120>
40011c7c:	fce1fbe1 	stc2l	11, cr15, [r1], #900	; 0x384
40011c80:	fee1fde1 	cdp2	13, 14, cr15, cr1, cr1, {7}
40011c84:	32e231e2 	rsccc	r3, r2, #-2147483592	; 0x80000038
40011c88:	34e233e2 	strbtcc	r3, [r2], #994	; 0x3e2
40011c8c:	36e235e2 	strbtcc	r3, [r2], r2, ror #11
40011c90:	38e237e2 	stmiacc	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp}^
40011c94:	3ae239e2 	bcc	3f8a0424 <GPM4DAT+0x2e8a0140>
40011c98:	3ce23be2 	vstmiacc	r2!, {d19-<overflow reg d67>}
40011c9c:	3ee23de2 	cdpcc	13, 14, cr3, cr2, cr2, {7}
40011ca0:	40e23fe2 	rscmi	r3, r2, r2, ror #31
40011ca4:	42e241e2 	rscmi	r4, r2, #-2147483592	; 0x80000038
40011ca8:	44e243e2 	strbtmi	r4, [r2], #994	; 0x3e2
40011cac:	46e245e2 	strbtmi	r4, [r2], r2, ror #11
40011cb0:	48e247e2 	stmiami	r2!, {r1, r5, r6, r7, r8, r9, sl, lr}^
40011cb4:	4ae249e2 	bmi	3f8a4444 <GPM4DAT+0x2e8a4160>
40011cb8:	4ce24be2 	vstmiami	r2!, {d20-<overflow reg d68>}
40011cbc:	4ee24de2 	cdpmi	13, 14, cr4, cr2, cr2, {7}
40011cc0:	50e24fe2 	rscpl	r4, r2, r2, ror #31
40011cc4:	52e251e2 	rscpl	r5, r2, #-2147483592	; 0x80000038
40011cc8:	54e253e2 	strbtpl	r5, [r2], #994	; 0x3e2
40011ccc:	56e255e2 	strbtpl	r5, [r2], r2, ror #11
40011cd0:	58e257e2 	stmiapl	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, lr}^
40011cd4:	5ae259e2 	bpl	3f8a8464 <GPM4DAT+0x2e8a8180>
40011cd8:	5ce25be2 	vstmiapl	r2!, {d21-<overflow reg d69>}
40011cdc:	5ee25de2 	cdppl	13, 14, cr5, cr2, cr2, {7}
40011ce0:	60e25fe2 	rscvs	r5, r2, r2, ror #31
40011ce4:	62e261e2 	rscvs	r6, r2, #-2147483592	; 0x80000038
40011ce8:	64e263e2 	strbtvs	r6, [r2], #994	; 0x3e2
40011cec:	66e265e2 	strbtvs	r6, [r2], r2, ror #11
40011cf0:	68e267e2 	stmiavs	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, lr}^
40011cf4:	6ae269e2 	bvs	3f8ac484 <GPM4DAT+0x2e8ac1a0>
40011cf8:	6ce26be2 	vstmiavs	r2!, {d22-<overflow reg d70>}
40011cfc:	6ee26de2 	cdpvs	13, 14, cr6, cr2, cr2, {7}
40011d00:	70e26fe2 	rscvc	r6, r2, r2, ror #31
40011d04:	72e271e2 	rscvc	r7, r2, #-2147483592	; 0x80000038
40011d08:	74e273e2 	strbtvc	r7, [r2], #994	; 0x3e2
40011d0c:	76e275e2 	strbtvc	r7, [r2], r2, ror #11
40011d10:	78e277e2 	stmiavc	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011d14:	7ae279e2 	bvc	3f8b04a4 <GPM4DAT+0x2e8b01c0>
40011d18:	7ce27be2 	vstmiavc	r2!, {d23-<overflow reg d71>}
40011d1c:	7ee27de2 	cdpvc	13, 14, cr7, cr2, cr2, {7}
40011d20:	92e291e2 	rscls	r9, r2, #-2147483592	; 0x80000038
40011d24:	94e293e2 	strbtls	r9, [r2], #994	; 0x3e2
40011d28:	96e295e2 	strbtls	r9, [r2], r2, ror #11
40011d2c:	98e297e2 	stmials	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, pc}^
40011d30:	9ae299e2 	bls	3f8b84c0 <GPM4DAT+0x2e8b81dc>
40011d34:	9ce29be2 	vstmials	r2!, {d25-<overflow reg d73>}
40011d38:	9ee29de2 	cdpls	13, 14, cr9, cr2, cr2, {7}
40011d3c:	a0e29fe2 	rscge	r9, r2, r2, ror #31
40011d40:	a2e2a1e2 	rscge	sl, r2, #-2147483592	; 0x80000038
40011d44:	a4e2a3e2 	strbtge	sl, [r2], #994	; 0x3e2
40011d48:	a6e2a5e2 	strbtge	sl, [r2], r2, ror #11
40011d4c:	a8e2a7e2 	stmiage	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, pc}^
40011d50:	aae2a9e2 	bge	3f8bc4e0 <GPM4DAT+0x2e8bc1fc>
40011d54:	ace2abe2 	vstmiage	r2!, {d26-<overflow reg d74>}
40011d58:	aee2ade2 	cdpge	13, 14, cr10, cr2, cr2, {7}
40011d5c:	b0e2afe2 	rsclt	sl, r2, r2, ror #31
40011d60:	b2e2b1e2 	rsclt	fp, r2, #-2147483592	; 0x80000038
40011d64:	b4e2b3e2 	strbtlt	fp, [r2], #994	; 0x3e2
40011d68:	b6e2b5e2 	strbtlt	fp, [r2], r2, ror #11
40011d6c:	b8e2b7e2 	stmialt	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011d70:	bae2b9e2 	blt	3f8c0500 <GPM4DAT+0x2e8c021c>
40011d74:	bce2bbe2 	vstmialt	r2!, {d27-<overflow reg d75>}
40011d78:	bee2bde2 	cdplt	13, 14, cr11, cr2, cr2, {7}
40011d7c:	c0e2bfe2 	rscgt	fp, r2, r2, ror #31
40011d80:	c2e2c1e2 	rscgt	ip, r2, #-2147483592	; 0x80000038
40011d84:	c4e2c3e2 	strbtgt	ip, [r2], #994	; 0x3e2
40011d88:	c6e2c5e2 	strbtgt	ip, [r2], r2, ror #11
40011d8c:	c8e2c7e2 	stmiagt	r2!, {r1, r5, r6, r7, r8, r9, sl, lr, pc}^
40011d90:	cae2c9e2 	bgt	3f8c4520 <GPM4DAT+0x2e8c423c>
40011d94:	cce2cbe2 	vstmiagt	r2!, {d28-<overflow reg d76>}
40011d98:	cee2cde2 	cdpgt	13, 14, cr12, cr2, cr2, {7}
40011d9c:	d0e2cfe2 	rscle	ip, r2, r2, ror #31
40011da0:	d2e2d1e2 	rscle	sp, r2, #-2147483592	; 0x80000038
40011da4:	d4e2d3e2 	strbtle	sp, [r2], #994	; 0x3e2
40011da8:	d6e2d5e2 	strbtle	sp, [r2], r2, ror #11
40011dac:	d8e2d7e2 	stmiale	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011db0:	dae2d9e2 	ble	3f8c8540 <GPM4DAT+0x2e8c825c>
40011db4:	dce2dbe2 	vstmiale	r2!, {d29-<overflow reg d77>}
40011db8:	dee2dde2 	cdple	13, 14, cr13, cr2, cr2, {7}
40011dbc:	e0e2dfe2 	rsc	sp, r2, r2, ror #31
40011dc0:	e2e2e1e2 	rsc	lr, r2, #-2147483592	; 0x80000038
40011dc4:	e4e2e3e2 	strbt	lr, [r2], #994	; 0x3e2
40011dc8:	e6e2e5e2 	strbt	lr, [r2], r2, ror #11
40011dcc:	e8e2e7e2 	stmia	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011dd0:	eae2e9e2 	b	3f8cc560 <GPM4DAT+0x2e8cc27c>
40011dd4:	ece2ebe2 	vstmia	r2!, {d30-<overflow reg d78>}
40011dd8:	eee2ede2 	cdp	13, 14, cr14, cr2, cr2, {7}
40011ddc:	f0e2efe2 			; <UNDEFINED> instruction: 0xf0e2efe2
40011de0:	f2e2f1e2 	vmla.f32	d31, d18, d2[1]
40011de4:	f4e2f3e2 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r2], r2
40011de8:	f6e2f5e2 			; <UNDEFINED> instruction: 0xf6e2f5e2
40011dec:	f8e2f7e2 			; <UNDEFINED> instruction: 0xf8e2f7e2
40011df0:	fae2f9e2 	blx	3f8d0580 <GPM4DAT+0x2e8d029c>
40011df4:	fce2fbe2 	stc2l	11, cr15, [r2], #904	; 0x388
40011df8:	fee2fde2 	cdp2	13, 14, cr15, cr2, cr2, {7}
40011dfc:	32e331e3 	rsccc	r3, r3, #-1073741768	; 0xc0000038
40011e00:	34e333e3 	strbtcc	r3, [r3], #995	; 0x3e3
40011e04:	36e335e3 	strbtcc	r3, [r3], r3, ror #11
40011e08:	38e337e3 	stmiacc	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp}^
40011e0c:	3ae339e3 	bcc	3f8e05a0 <GPM4DAT+0x2e8e02bc>
40011e10:	3ce33be3 	fstmiaxcc	r3!, {d19-d131}	;@ Deprecated
40011e14:	3ee33de3 	cdpcc	13, 14, cr3, cr3, cr3, {7}
40011e18:	40e33fe3 	rscmi	r3, r3, r3, ror #31
40011e1c:	42e341e3 	rscmi	r4, r3, #-1073741768	; 0xc0000038
40011e20:	44e343e3 	strbtmi	r4, [r3], #995	; 0x3e3
40011e24:	46e345e3 	strbtmi	r4, [r3], r3, ror #11
40011e28:	48e347e3 	stmiami	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, lr}^
40011e2c:	4ae349e3 	bmi	3f8e45c0 <GPM4DAT+0x2e8e42dc>
40011e30:	4ce34be3 	fstmiaxmi	r3!, {d20-d132}	;@ Deprecated
40011e34:	4ee34de3 	cdpmi	13, 14, cr4, cr3, cr3, {7}
40011e38:	50e34fe3 	rscpl	r4, r3, r3, ror #31
40011e3c:	52e351e3 	rscpl	r5, r3, #-1073741768	; 0xc0000038
40011e40:	54e353e3 	strbtpl	r5, [r3], #995	; 0x3e3
40011e44:	56e355e3 	strbtpl	r5, [r3], r3, ror #11
40011e48:	58e357e3 	stmiapl	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, lr}^
40011e4c:	5ae359e3 	bpl	3f8e85e0 <GPM4DAT+0x2e8e82fc>
40011e50:	5ce35be3 	fstmiaxpl	r3!, {d21-d133}	;@ Deprecated
40011e54:	5ee35de3 	cdppl	13, 14, cr5, cr3, cr3, {7}
40011e58:	60e35fe3 	rscvs	r5, r3, r3, ror #31
40011e5c:	62e361e3 	rscvs	r6, r3, #-1073741768	; 0xc0000038
40011e60:	64e363e3 	strbtvs	r6, [r3], #995	; 0x3e3
40011e64:	66e365e3 	strbtvs	r6, [r3], r3, ror #11
40011e68:	68e367e3 	stmiavs	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr}^
40011e6c:	6ae369e3 	bvs	3f8ec600 <GPM4DAT+0x2e8ec31c>
40011e70:	6ce36be3 	fstmiaxvs	r3!, {d22-d134}	;@ Deprecated
40011e74:	6ee36de3 	cdpvs	13, 14, cr6, cr3, cr3, {7}
40011e78:	70e36fe3 	rscvc	r6, r3, r3, ror #31
40011e7c:	72e371e3 	rscvc	r7, r3, #-1073741768	; 0xc0000038
40011e80:	74e373e3 	strbtvc	r7, [r3], #995	; 0x3e3
40011e84:	76e375e3 	strbtvc	r7, [r3], r3, ror #11
40011e88:	78e377e3 	stmiavc	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011e8c:	7ae379e3 	bvc	3f8f0620 <GPM4DAT+0x2e8f033c>
40011e90:	7ce37be3 	fstmiaxvc	r3!, {d23-d135}	;@ Deprecated
40011e94:	7ee37de3 	cdpvc	13, 14, cr7, cr3, cr3, {7}
40011e98:	92e391e3 	rscls	r9, r3, #-1073741768	; 0xc0000038
40011e9c:	94e393e3 	strbtls	r9, [r3], #995	; 0x3e3
40011ea0:	96e395e3 	strbtls	r9, [r3], r3, ror #11
40011ea4:	98e397e3 	stmials	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, pc}^
40011ea8:	9ae399e3 	bls	3f8f863c <GPM4DAT+0x2e8f8358>
40011eac:	9ce39be3 	fstmiaxls	r3!, {d25-d137}	;@ Deprecated
40011eb0:	9ee39de3 	cdpls	13, 14, cr9, cr3, cr3, {7}
40011eb4:	a0e39fe3 	rscge	r9, r3, r3, ror #31
40011eb8:	a2e3a1e3 	rscge	sl, r3, #-1073741768	; 0xc0000038
40011ebc:	a4e3a3e3 	strbtge	sl, [r3], #995	; 0x3e3
40011ec0:	a6e3a5e3 	strbtge	sl, [r3], r3, ror #11
40011ec4:	a8e3a7e3 	stmiage	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, pc}^
40011ec8:	aae3a9e3 	bge	3f8fc65c <GPM4DAT+0x2e8fc378>
40011ecc:	ace3abe3 	fstmiaxge	r3!, {d26-d138}	;@ Deprecated
40011ed0:	aee3ade3 	cdpge	13, 14, cr10, cr3, cr3, {7}
40011ed4:	b0e3afe3 	rsclt	sl, r3, r3, ror #31
40011ed8:	b2e3b1e3 	rsclt	fp, r3, #-1073741768	; 0xc0000038
40011edc:	b4e3b3e3 	strbtlt	fp, [r3], #995	; 0x3e3
40011ee0:	b6e3b5e3 	strbtlt	fp, [r3], r3, ror #11
40011ee4:	b8e3b7e3 	stmialt	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011ee8:	bae3b9e3 	blt	3f90067c <GPM4DAT+0x2e900398>
40011eec:	bce3bbe3 	fstmiaxlt	r3!, {d27-d139}	;@ Deprecated
40011ef0:	bee3bde3 	cdplt	13, 14, cr11, cr3, cr3, {7}
40011ef4:	c0e3bfe3 	rscgt	fp, r3, r3, ror #31
40011ef8:	c2e3c1e3 	rscgt	ip, r3, #-1073741768	; 0xc0000038
40011efc:	c4e3c3e3 	strbtgt	ip, [r3], #995	; 0x3e3
40011f00:	c6e3c5e3 	strbtgt	ip, [r3], r3, ror #11
40011f04:	c8e3c7e3 	stmiagt	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, lr, pc}^
40011f08:	cae3c9e3 	bgt	3f90469c <GPM4DAT+0x2e9043b8>
40011f0c:	cce3cbe3 	fstmiaxgt	r3!, {d28-d140}	;@ Deprecated
40011f10:	cee3cde3 	cdpgt	13, 14, cr12, cr3, cr3, {7}
40011f14:	d0e3cfe3 	rscle	ip, r3, r3, ror #31
40011f18:	d2e3d1e3 	rscle	sp, r3, #-1073741768	; 0xc0000038
40011f1c:	d4e3d3e3 	strbtle	sp, [r3], #995	; 0x3e3
40011f20:	d6e3d5e3 	strbtle	sp, [r3], r3, ror #11
40011f24:	d8e3d7e3 	stmiale	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011f28:	dae3d9e3 	ble	3f9086bc <GPM4DAT+0x2e9083d8>
40011f2c:	dce3dbe3 	fstmiaxle	r3!, {d29-d141}	;@ Deprecated
40011f30:	dee3dde3 	cdple	13, 14, cr13, cr3, cr3, {7}
40011f34:	e0e3dfe3 	rsc	sp, r3, r3, ror #31
40011f38:	e2e3e1e3 	rsc	lr, r3, #-1073741768	; 0xc0000038
40011f3c:	e4e3e3e3 	strbt	lr, [r3], #995	; 0x3e3
40011f40:	e6e3e5e3 	strbt	lr, [r3], r3, ror #11
40011f44:	e8e3e7e3 	stmia	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011f48:	eae3e9e3 	b	3f90c6dc <GPM4DAT+0x2e90c3f8>
40011f4c:	ece3ebe3 	fstmiax	r3!, {d30-d142}	;@ Deprecated
40011f50:	eee3ede3 	cdp	13, 14, cr14, cr3, cr3, {7}
40011f54:	f0e3efe3 			; <UNDEFINED> instruction: 0xf0e3efe3
40011f58:	f2e3f1e3 	vmla.f32	d31, d19, d3[1]
40011f5c:	f4e3f3e3 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r3], r3
40011f60:	f6e3f5e3 			; <UNDEFINED> instruction: 0xf6e3f5e3
40011f64:	f8e3f7e3 			; <UNDEFINED> instruction: 0xf8e3f7e3
40011f68:	fae3f9e3 	blx	3f9106fc <GPM4DAT+0x2e910418>
40011f6c:	fce3fbe3 	stc2l	11, cr15, [r3], #908	; 0x38c
40011f70:	fee3fde3 	cdp2	13, 14, cr15, cr3, cr3, {7}
40011f74:	32e431e4 	rsccc	r3, r4, #228, 2	; 0x39
40011f78:	34e433e4 	strbtcc	r3, [r4], #996	; 0x3e4
40011f7c:	36e435e4 	strbtcc	r3, [r4], r4, ror #11
40011f80:	38e437e4 	stmiacc	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40011f84:	3ae439e4 	bcc	3f92071c <GPM4DAT+0x2e920438>
40011f88:	3ce43be4 	vstmiacc	r4!, {d19-<overflow reg d68>}
40011f8c:	3ee43de4 	cdpcc	13, 14, cr3, cr4, cr4, {7}
40011f90:	40e43fe4 	rscmi	r3, r4, r4, ror #31
40011f94:	42e441e4 	rscmi	r4, r4, #228, 2	; 0x39
40011f98:	44e443e4 	strbtmi	r4, [r4], #996	; 0x3e4
40011f9c:	46e445e4 	strbtmi	r4, [r4], r4, ror #11
40011fa0:	48e447e4 	stmiami	r4!, {r2, r5, r6, r7, r8, r9, sl, lr}^
40011fa4:	4ae449e4 	bmi	3f92473c <GPM4DAT+0x2e924458>
40011fa8:	4ce44be4 	vstmiami	r4!, {d20-<overflow reg d69>}
40011fac:	4ee44de4 	cdpmi	13, 14, cr4, cr4, cr4, {7}
40011fb0:	50e44fe4 	rscpl	r4, r4, r4, ror #31
40011fb4:	52e451e4 	rscpl	r5, r4, #228, 2	; 0x39
40011fb8:	54e453e4 	strbtpl	r5, [r4], #996	; 0x3e4
40011fbc:	56e455e4 	strbtpl	r5, [r4], r4, ror #11
40011fc0:	58e457e4 	stmiapl	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40011fc4:	5ae459e4 	bpl	3f92875c <GPM4DAT+0x2e928478>
40011fc8:	5ce45be4 	vstmiapl	r4!, {d21-<overflow reg d70>}
40011fcc:	5ee45de4 	cdppl	13, 14, cr5, cr4, cr4, {7}
40011fd0:	60e45fe4 	rscvs	r5, r4, r4, ror #31
40011fd4:	62e461e4 	rscvs	r6, r4, #228, 2	; 0x39
40011fd8:	64e463e4 	strbtvs	r6, [r4], #996	; 0x3e4
40011fdc:	66e465e4 	strbtvs	r6, [r4], r4, ror #11
40011fe0:	68e467e4 	stmiavs	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, lr}^
40011fe4:	6ae469e4 	bvs	3f92c77c <GPM4DAT+0x2e92c498>
40011fe8:	6ce46be4 	vstmiavs	r4!, {d22-<overflow reg d71>}
40011fec:	6ee46de4 	cdpvs	13, 14, cr6, cr4, cr4, {7}
40011ff0:	70e46fe4 	rscvc	r6, r4, r4, ror #31
40011ff4:	72e471e4 	rscvc	r7, r4, #228, 2	; 0x39
40011ff8:	74e473e4 	strbtvc	r7, [r4], #996	; 0x3e4
40011ffc:	76e475e4 	strbtvc	r7, [r4], r4, ror #11
40012000:	78e477e4 	stmiavc	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012004:	7ae479e4 	bvc	3f93079c <GPM4DAT+0x2e9304b8>
40012008:	7ce47be4 	vstmiavc	r4!, {d23-<overflow reg d72>}
4001200c:	7ee47de4 	cdpvc	13, 14, cr7, cr4, cr4, {7}
40012010:	92e491e4 	rscls	r9, r4, #228, 2	; 0x39
40012014:	94e493e4 	strbtls	r9, [r4], #996	; 0x3e4
40012018:	96e495e4 	strbtls	r9, [r4], r4, ror #11
4001201c:	98e497e4 	stmials	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40012020:	9ae499e4 	bls	3f9387b8 <GPM4DAT+0x2e9384d4>
40012024:	9ce49be4 	vstmials	r4!, {d25-<overflow reg d74>}
40012028:	9ee49de4 	cdpls	13, 14, cr9, cr4, cr4, {7}
4001202c:	a0e49fe4 	rscge	r9, r4, r4, ror #31
40012030:	a2e4a1e4 	rscge	sl, r4, #228, 2	; 0x39
40012034:	a4e4a3e4 	strbtge	sl, [r4], #996	; 0x3e4
40012038:	a6e4a5e4 	strbtge	sl, [r4], r4, ror #11
4001203c:	a8e4a7e4 	stmiage	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40012040:	aae4a9e4 	bge	3f93c7d8 <GPM4DAT+0x2e93c4f4>
40012044:	ace4abe4 	vstmiage	r4!, {d26-<overflow reg d75>}
40012048:	aee4ade4 	cdpge	13, 14, cr10, cr4, cr4, {7}
4001204c:	b0e4afe4 	rsclt	sl, r4, r4, ror #31
40012050:	b2e4b1e4 	rsclt	fp, r4, #228, 2	; 0x39
40012054:	b4e4b3e4 	strbtlt	fp, [r4], #996	; 0x3e4
40012058:	b6e4b5e4 	strbtlt	fp, [r4], r4, ror #11
4001205c:	b8e4b7e4 	stmialt	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012060:	bae4b9e4 	blt	3f9407f8 <GPM4DAT+0x2e940514>
40012064:	bce4bbe4 	vstmialt	r4!, {d27-<overflow reg d76>}
40012068:	bee4bde4 	cdplt	13, 14, cr11, cr4, cr4, {7}
4001206c:	c0e4bfe4 	rscgt	fp, r4, r4, ror #31
40012070:	c2e4c1e4 	rscgt	ip, r4, #228, 2	; 0x39
40012074:	c4e4c3e4 	strbtgt	ip, [r4], #996	; 0x3e4
40012078:	c6e4c5e4 	strbtgt	ip, [r4], r4, ror #11
4001207c:	c8e4c7e4 	stmiagt	r4!, {r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40012080:	cae4c9e4 	bgt	3f944818 <GPM4DAT+0x2e944534>
40012084:	cce4cbe4 	vstmiagt	r4!, {d28-<overflow reg d77>}
40012088:	cee4cde4 	cdpgt	13, 14, cr12, cr4, cr4, {7}
4001208c:	d0e4cfe4 	rscle	ip, r4, r4, ror #31
40012090:	d2e4d1e4 	rscle	sp, r4, #228, 2	; 0x39
40012094:	d4e4d3e4 	strbtle	sp, [r4], #996	; 0x3e4
40012098:	d6e4d5e4 	strbtle	sp, [r4], r4, ror #11
4001209c:	d8e4d7e4 	stmiale	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400120a0:	dae4d9e4 	ble	3f948838 <GPM4DAT+0x2e948554>
400120a4:	dce4dbe4 	vstmiale	r4!, {d29-<overflow reg d78>}
400120a8:	dee4dde4 	cdple	13, 14, cr13, cr4, cr4, {7}
400120ac:	e0e4dfe4 	rsc	sp, r4, r4, ror #31
400120b0:	e2e4e1e4 	rsc	lr, r4, #228, 2	; 0x39
400120b4:	e4e4e3e4 	strbt	lr, [r4], #996	; 0x3e4
400120b8:	e6e4e5e4 	strbt	lr, [r4], r4, ror #11
400120bc:	e8e4e7e4 	stmia	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400120c0:	eae4e9e4 	b	3f94c858 <GPM4DAT+0x2e94c574>
400120c4:	ece4ebe4 	vstmia	r4!, {d30-<overflow reg d79>}
400120c8:	eee4ede4 	cdp	13, 14, cr14, cr4, cr4, {7}
400120cc:	f0e4efe4 			; <UNDEFINED> instruction: 0xf0e4efe4
400120d0:	f2e4f1e4 	vmla.f32	d31, d20, d4[1]
400120d4:	f4e4f3e4 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r4], r4
400120d8:	f6e4f5e4 			; <UNDEFINED> instruction: 0xf6e4f5e4
400120dc:	f8e4f7e4 			; <UNDEFINED> instruction: 0xf8e4f7e4
400120e0:	fae4f9e4 	blx	3f950878 <GPM4DAT+0x2e950594>
400120e4:	fce4fbe4 	stc2l	11, cr15, [r4], #912	; 0x390
400120e8:	fee4fde4 	cdp2	13, 14, cr15, cr4, cr4, {7}
400120ec:	32e531e5 	rsccc	r3, r5, #1073741881	; 0x40000039
400120f0:	34e533e5 	strbtcc	r3, [r5], #997	; 0x3e5
400120f4:	36e535e5 	strbtcc	r3, [r5], r5, ror #11
400120f8:	38e537e5 	stmiacc	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
400120fc:	3ae539e5 	bcc	3f960898 <GPM4DAT+0x2e9605b4>
40012100:	3ce53be5 	fstmiaxcc	r5!, {d19-d132}	;@ Deprecated
40012104:	3ee53de5 	cdpcc	13, 14, cr3, cr5, cr5, {7}
40012108:	40e53fe5 	rscmi	r3, r5, r5, ror #31
4001210c:	42e541e5 	rscmi	r4, r5, #1073741881	; 0x40000039
40012110:	44e543e5 	strbtmi	r4, [r5], #997	; 0x3e5
40012114:	46e545e5 	strbtmi	r4, [r5], r5, ror #11
40012118:	48e547e5 	stmiami	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, lr}^
4001211c:	4ae549e5 	bmi	3f9648b8 <GPM4DAT+0x2e9645d4>
40012120:	4ce54be5 	fstmiaxmi	r5!, {d20-d133}	;@ Deprecated
40012124:	4ee54de5 	cdpmi	13, 14, cr4, cr5, cr5, {7}
40012128:	50e54fe5 	rscpl	r4, r5, r5, ror #31
4001212c:	52e551e5 	rscpl	r5, r5, #1073741881	; 0x40000039
40012130:	54e553e5 	strbtpl	r5, [r5], #997	; 0x3e5
40012134:	56e555e5 	strbtpl	r5, [r5], r5, ror #11
40012138:	58e557e5 	stmiapl	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
4001213c:	5ae559e5 	bpl	3f9688d8 <GPM4DAT+0x2e9685f4>
40012140:	5ce55be5 	fstmiaxpl	r5!, {d21-d134}	;@ Deprecated
40012144:	5ee55de5 	cdppl	13, 14, cr5, cr5, cr5, {7}
40012148:	60e55fe5 	rscvs	r5, r5, r5, ror #31
4001214c:	62e561e5 	rscvs	r6, r5, #1073741881	; 0x40000039
40012150:	64e563e5 	strbtvs	r6, [r5], #997	; 0x3e5
40012154:	66e565e5 	strbtvs	r6, [r5], r5, ror #11
40012158:	68e567e5 	stmiavs	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
4001215c:	6ae569e5 	bvs	3f96c8f8 <GPM4DAT+0x2e96c614>
40012160:	6ce56be5 	fstmiaxvs	r5!, {d22-d135}	;@ Deprecated
40012164:	6ee56de5 	cdpvs	13, 14, cr6, cr5, cr5, {7}
40012168:	70e56fe5 	rscvc	r6, r5, r5, ror #31
4001216c:	72e571e5 	rscvc	r7, r5, #1073741881	; 0x40000039
40012170:	74e573e5 	strbtvc	r7, [r5], #997	; 0x3e5
40012174:	76e575e5 	strbtvc	r7, [r5], r5, ror #11
40012178:	78e577e5 	stmiavc	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001217c:	7ae579e5 	bvc	3f970918 <GPM4DAT+0x2e970634>
40012180:	7ce57be5 	fstmiaxvc	r5!, {d23-d136}	;@ Deprecated
40012184:	7ee57de5 	cdpvc	13, 14, cr7, cr5, cr5, {7}
40012188:	92e591e5 	rscls	r9, r5, #1073741881	; 0x40000039
4001218c:	94e593e5 	strbtls	r9, [r5], #997	; 0x3e5
40012190:	96e595e5 	strbtls	r9, [r5], r5, ror #11
40012194:	98e597e5 	stmials	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40012198:	9ae599e5 	bls	3f978934 <GPM4DAT+0x2e978650>
4001219c:	9ce59be5 	fstmiaxls	r5!, {d25-d138}	;@ Deprecated
400121a0:	9ee59de5 	cdpls	13, 14, cr9, cr5, cr5, {7}
400121a4:	a0e59fe5 	rscge	r9, r5, r5, ror #31
400121a8:	a2e5a1e5 	rscge	sl, r5, #1073741881	; 0x40000039
400121ac:	a4e5a3e5 	strbtge	sl, [r5], #997	; 0x3e5
400121b0:	a6e5a5e5 	strbtge	sl, [r5], r5, ror #11
400121b4:	a8e5a7e5 	stmiage	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
400121b8:	aae5a9e5 	bge	3f97c954 <GPM4DAT+0x2e97c670>
400121bc:	ace5abe5 	fstmiaxge	r5!, {d26-d139}	;@ Deprecated
400121c0:	aee5ade5 	cdpge	13, 14, cr10, cr5, cr5, {7}
400121c4:	b0e5afe5 	rsclt	sl, r5, r5, ror #31
400121c8:	b2e5b1e5 	rsclt	fp, r5, #1073741881	; 0x40000039
400121cc:	b4e5b3e5 	strbtlt	fp, [r5], #997	; 0x3e5
400121d0:	b6e5b5e5 	strbtlt	fp, [r5], r5, ror #11
400121d4:	b8e5b7e5 	stmialt	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400121d8:	bae5b9e5 	blt	3f980974 <GPM4DAT+0x2e980690>
400121dc:	bce5bbe5 	fstmiaxlt	r5!, {d27-d140}	;@ Deprecated
400121e0:	bee5bde5 	cdplt	13, 14, cr11, cr5, cr5, {7}
400121e4:	c0e5bfe5 	rscgt	fp, r5, r5, ror #31
400121e8:	c2e5c1e5 	rscgt	ip, r5, #1073741881	; 0x40000039
400121ec:	c4e5c3e5 	strbtgt	ip, [r5], #997	; 0x3e5
400121f0:	c6e5c5e5 	strbtgt	ip, [r5], r5, ror #11
400121f4:	c8e5c7e5 	stmiagt	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
400121f8:	cae5c9e5 	bgt	3f984994 <GPM4DAT+0x2e9846b0>
400121fc:	cce5cbe5 	fstmiaxgt	r5!, {d28-d141}	;@ Deprecated
40012200:	cee5cde5 	cdpgt	13, 14, cr12, cr5, cr5, {7}
40012204:	d0e5cfe5 	rscle	ip, r5, r5, ror #31
40012208:	d2e5d1e5 	rscle	sp, r5, #1073741881	; 0x40000039
4001220c:	d4e5d3e5 	strbtle	sp, [r5], #997	; 0x3e5
40012210:	d6e5d5e5 	strbtle	sp, [r5], r5, ror #11
40012214:	d8e5d7e5 	stmiale	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012218:	dae5d9e5 	ble	3f9889b4 <GPM4DAT+0x2e9886d0>
4001221c:	dce5dbe5 	fstmiaxle	r5!, {d29-d142}	;@ Deprecated
40012220:	dee5dde5 	cdple	13, 14, cr13, cr5, cr5, {7}
40012224:	e0e5dfe5 	rsc	sp, r5, r5, ror #31
40012228:	e2e5e1e5 	rsc	lr, r5, #1073741881	; 0x40000039
4001222c:	e4e5e3e5 	strbt	lr, [r5], #997	; 0x3e5
40012230:	e6e5e5e5 	strbt	lr, [r5], r5, ror #11
40012234:	e8e5e7e5 	stmia	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012238:	eae5e9e5 	b	3f98c9d4 <GPM4DAT+0x2e98c6f0>
4001223c:	ece5ebe5 	fstmiax	r5!, {d30-d143}	;@ Deprecated
40012240:	eee5ede5 	cdp	13, 14, cr14, cr5, cr5, {7}
40012244:	f0e5efe5 			; <UNDEFINED> instruction: 0xf0e5efe5
40012248:	f2e5f1e5 	vmla.f32	d31, d21, d5[1]
4001224c:	f4e5f3e5 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r5], r5
40012250:	f6e5f5e5 			; <UNDEFINED> instruction: 0xf6e5f5e5
40012254:	f8e5f7e5 			; <UNDEFINED> instruction: 0xf8e5f7e5
40012258:	fae5f9e5 	blx	3f9909f4 <GPM4DAT+0x2e990710>
4001225c:	fce5fbe5 	stc2l	11, cr15, [r5], #916	; 0x394
40012260:	fee5fde5 	cdp2	13, 14, cr15, cr5, cr5, {7}
40012264:	32e631e6 	rsccc	r3, r6, #-2147483591	; 0x80000039
40012268:	34e633e6 	strbtcc	r3, [r6], #998	; 0x3e6
4001226c:	36e635e6 	strbtcc	r3, [r6], r6, ror #11
40012270:	38e637e6 	stmiacc	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40012274:	3ae639e6 	bcc	3f9a0a14 <GPM4DAT+0x2e9a0730>
40012278:	3ce63be6 	vstmiacc	r6!, {d19-<overflow reg d69>}
4001227c:	3ee63de6 	cdpcc	13, 14, cr3, cr6, cr6, {7}
40012280:	40e63fe6 	rscmi	r3, r6, r6, ror #31
40012284:	42e641e6 	rscmi	r4, r6, #-2147483591	; 0x80000039
40012288:	44e643e6 	strbtmi	r4, [r6], #998	; 0x3e6
4001228c:	46e645e6 	strbtmi	r4, [r6], r6, ror #11
40012290:	48e647e6 	stmiami	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, lr}^
40012294:	4ae649e6 	bmi	3f9a4a34 <GPM4DAT+0x2e9a4750>
40012298:	4ce64be6 	vstmiami	r6!, {d20-<overflow reg d70>}
4001229c:	4ee64de6 	cdpmi	13, 14, cr4, cr6, cr6, {7}
400122a0:	50e64fe6 	rscpl	r4, r6, r6, ror #31
400122a4:	52e651e6 	rscpl	r5, r6, #-2147483591	; 0x80000039
400122a8:	54e653e6 	strbtpl	r5, [r6], #998	; 0x3e6
400122ac:	56e655e6 	strbtpl	r5, [r6], r6, ror #11
400122b0:	58e657e6 	stmiapl	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
400122b4:	5ae659e6 	bpl	3f9a8a54 <GPM4DAT+0x2e9a8770>
400122b8:	5ce65be6 	vstmiapl	r6!, {d21-<overflow reg d71>}
400122bc:	5ee65de6 	cdppl	13, 14, cr5, cr6, cr6, {7}
400122c0:	60e65fe6 	rscvs	r5, r6, r6, ror #31
400122c4:	62e661e6 	rscvs	r6, r6, #-2147483591	; 0x80000039
400122c8:	64e663e6 	strbtvs	r6, [r6], #998	; 0x3e6
400122cc:	66e665e6 	strbtvs	r6, [r6], r6, ror #11
400122d0:	68e667e6 	stmiavs	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
400122d4:	6ae669e6 	bvs	3f9aca74 <GPM4DAT+0x2e9ac790>
400122d8:	6ce66be6 	vstmiavs	r6!, {d22-<overflow reg d72>}
400122dc:	6ee66de6 	cdpvs	13, 14, cr6, cr6, cr6, {7}
400122e0:	70e66fe6 	rscvc	r6, r6, r6, ror #31
400122e4:	72e671e6 	rscvc	r7, r6, #-2147483591	; 0x80000039
400122e8:	74e673e6 	strbtvc	r7, [r6], #998	; 0x3e6
400122ec:	76e675e6 	strbtvc	r7, [r6], r6, ror #11
400122f0:	78e677e6 	stmiavc	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400122f4:	7ae679e6 	bvc	3f9b0a94 <GPM4DAT+0x2e9b07b0>
400122f8:	7ce67be6 	vstmiavc	r6!, {d23-<overflow reg d73>}
400122fc:	7ee67de6 	cdpvc	13, 14, cr7, cr6, cr6, {7}
40012300:	92e691e6 	rscls	r9, r6, #-2147483591	; 0x80000039
40012304:	94e693e6 	strbtls	r9, [r6], #998	; 0x3e6
40012308:	96e695e6 	strbtls	r9, [r6], r6, ror #11
4001230c:	98e697e6 	stmials	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40012310:	9ae699e6 	bls	3f9b8ab0 <GPM4DAT+0x2e9b87cc>
40012314:	9ce69be6 	vstmials	r6!, {d25-<overflow reg d75>}
40012318:	9ee69de6 	cdpls	13, 14, cr9, cr6, cr6, {7}
4001231c:	a0e69fe6 	rscge	r9, r6, r6, ror #31
40012320:	a2e6a1e6 	rscge	sl, r6, #-2147483591	; 0x80000039
40012324:	a4e6a3e6 	strbtge	sl, [r6], #998	; 0x3e6
40012328:	a6e6a5e6 	strbtge	sl, [r6], r6, ror #11
4001232c:	a8e6a7e6 	stmiage	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40012330:	aae6a9e6 	bge	3f9bcad0 <GPM4DAT+0x2e9bc7ec>
40012334:	ace6abe6 	vstmiage	r6!, {d26-<overflow reg d76>}
40012338:	aee6ade6 	cdpge	13, 14, cr10, cr6, cr6, {7}
4001233c:	b0e6afe6 	rsclt	sl, r6, r6, ror #31
40012340:	b2e6b1e6 	rsclt	fp, r6, #-2147483591	; 0x80000039
40012344:	b4e6b3e6 	strbtlt	fp, [r6], #998	; 0x3e6
40012348:	b6e6b5e6 	strbtlt	fp, [r6], r6, ror #11
4001234c:	b8e6b7e6 	stmialt	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012350:	bae6b9e6 	blt	3f9c0af0 <GPM4DAT+0x2e9c080c>
40012354:	bce6bbe6 	vstmialt	r6!, {d27-<overflow reg d77>}
40012358:	bee6bde6 	cdplt	13, 14, cr11, cr6, cr6, {7}
4001235c:	c0e6bfe6 	rscgt	fp, r6, r6, ror #31
40012360:	c2e6c1e6 	rscgt	ip, r6, #-2147483591	; 0x80000039
40012364:	c4e6c3e6 	strbtgt	ip, [r6], #998	; 0x3e6
40012368:	c6e6c5e6 	strbtgt	ip, [r6], r6, ror #11
4001236c:	c8e6c7e6 	stmiagt	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40012370:	cae6c9e6 	bgt	3f9c4b10 <GPM4DAT+0x2e9c482c>
40012374:	cce6cbe6 	vstmiagt	r6!, {d28-<overflow reg d78>}
40012378:	cee6cde6 	cdpgt	13, 14, cr12, cr6, cr6, {7}
4001237c:	d0e6cfe6 	rscle	ip, r6, r6, ror #31
40012380:	d2e6d1e6 	rscle	sp, r6, #-2147483591	; 0x80000039
40012384:	d4e6d3e6 	strbtle	sp, [r6], #998	; 0x3e6
40012388:	d6e6d5e6 	strbtle	sp, [r6], r6, ror #11
4001238c:	d8e6d7e6 	stmiale	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012390:	dae6d9e6 	ble	3f9c8b30 <GPM4DAT+0x2e9c884c>
40012394:	dce6dbe6 	vstmiale	r6!, {d29-<overflow reg d79>}
40012398:	dee6dde6 	cdple	13, 14, cr13, cr6, cr6, {7}
4001239c:	e0e6dfe6 	rsc	sp, r6, r6, ror #31
400123a0:	e2e6e1e6 	rsc	lr, r6, #-2147483591	; 0x80000039
400123a4:	e4e6e3e6 	strbt	lr, [r6], #998	; 0x3e6
400123a8:	e6e6e5e6 	strbt	lr, [r6], r6, ror #11
400123ac:	e8e6e7e6 	stmia	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400123b0:	eae6e9e6 	b	3f9ccb50 <GPM4DAT+0x2e9cc86c>
400123b4:	ece6ebe6 	vstmia	r6!, {d30-<overflow reg d80>}
400123b8:	eee6ede6 	cdp	13, 14, cr14, cr6, cr6, {7}
400123bc:	f0e6efe6 			; <UNDEFINED> instruction: 0xf0e6efe6
400123c0:	f2e6f1e6 	vmla.f32	d31, d22, d6[1]
400123c4:	f4e6f3e6 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r6], r6
400123c8:	f6e6f5e6 			; <UNDEFINED> instruction: 0xf6e6f5e6
400123cc:	f8e6f7e6 			; <UNDEFINED> instruction: 0xf8e6f7e6
400123d0:	fae6f9e6 	blx	3f9d0b70 <GPM4DAT+0x2e9d088c>
400123d4:	fce6fbe6 	stc2l	11, cr15, [r6], #920	; 0x398
400123d8:	fee6fde6 	cdp2	13, 14, cr15, cr6, cr6, {7}
400123dc:	32e731e7 	rsccc	r3, r7, #-1073741767	; 0xc0000039
400123e0:	34e733e7 	strbtcc	r3, [r7], #999	; 0x3e7
400123e4:	36e735e7 	strbtcc	r3, [r7], r7, ror #11
400123e8:	38e737e7 	stmiacc	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
400123ec:	3ae739e7 	bcc	3f9e0b90 <GPM4DAT+0x2e9e08ac>
400123f0:	3ce73be7 	fstmiaxcc	r7!, {d19-d133}	;@ Deprecated
400123f4:	3ee73de7 	cdpcc	13, 14, cr3, cr7, cr7, {7}
400123f8:	40e73fe7 	rscmi	r3, r7, r7, ror #31
400123fc:	42e741e7 	rscmi	r4, r7, #-1073741767	; 0xc0000039
40012400:	44e743e7 	strbtmi	r4, [r7], #999	; 0x3e7
40012404:	46e745e7 	strbtmi	r4, [r7], r7, ror #11
40012408:	48e747e7 	stmiami	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, lr}^
4001240c:	4ae749e7 	bmi	3f9e4bb0 <GPM4DAT+0x2e9e48cc>
40012410:	4ce74be7 	fstmiaxmi	r7!, {d20-d134}	;@ Deprecated
40012414:	4ee74de7 	cdpmi	13, 14, cr4, cr7, cr7, {7}
40012418:	50e74fe7 	rscpl	r4, r7, r7, ror #31
4001241c:	52e751e7 	rscpl	r5, r7, #-1073741767	; 0xc0000039
40012420:	54e753e7 	strbtpl	r5, [r7], #999	; 0x3e7
40012424:	56e755e7 	strbtpl	r5, [r7], r7, ror #11
40012428:	58e757e7 	stmiapl	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
4001242c:	5ae759e7 	bpl	3f9e8bd0 <GPM4DAT+0x2e9e88ec>
40012430:	5ce75be7 	fstmiaxpl	r7!, {d21-d135}	;@ Deprecated
40012434:	5ee75de7 	cdppl	13, 14, cr5, cr7, cr7, {7}
40012438:	60e75fe7 	rscvs	r5, r7, r7, ror #31
4001243c:	62e761e7 	rscvs	r6, r7, #-1073741767	; 0xc0000039
40012440:	64e763e7 	strbtvs	r6, [r7], #999	; 0x3e7
40012444:	66e765e7 	strbtvs	r6, [r7], r7, ror #11
40012448:	68e767e7 	stmiavs	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
4001244c:	6ae769e7 	bvs	3f9ecbf0 <GPM4DAT+0x2e9ec90c>
40012450:	6ce76be7 	fstmiaxvs	r7!, {d22-d136}	;@ Deprecated
40012454:	6ee76de7 	cdpvs	13, 14, cr6, cr7, cr7, {7}
40012458:	70e76fe7 	rscvc	r6, r7, r7, ror #31
4001245c:	72e771e7 	rscvc	r7, r7, #-1073741767	; 0xc0000039
40012460:	74e773e7 	strbtvc	r7, [r7], #999	; 0x3e7
40012464:	76e775e7 	strbtvc	r7, [r7], r7, ror #11
40012468:	78e777e7 	stmiavc	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001246c:	7ae779e7 	bvc	3f9f0c10 <GPM4DAT+0x2e9f092c>
40012470:	7ce77be7 	fstmiaxvc	r7!, {d23-d137}	;@ Deprecated
40012474:	7ee77de7 	cdpvc	13, 14, cr7, cr7, cr7, {7}
40012478:	92e791e7 	rscls	r9, r7, #-1073741767	; 0xc0000039
4001247c:	94e793e7 	strbtls	r9, [r7], #999	; 0x3e7
40012480:	96e795e7 	strbtls	r9, [r7], r7, ror #11
40012484:	98e797e7 	stmials	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40012488:	9ae799e7 	bls	3f9f8c2c <GPM4DAT+0x2e9f8948>
4001248c:	9ce79be7 	fstmiaxls	r7!, {d25-d139}	;@ Deprecated
40012490:	9ee79de7 	cdpls	13, 14, cr9, cr7, cr7, {7}
40012494:	a0e79fe7 	rscge	r9, r7, r7, ror #31
40012498:	a2e7a1e7 	rscge	sl, r7, #-1073741767	; 0xc0000039
4001249c:	a4e7a3e7 	strbtge	sl, [r7], #999	; 0x3e7
400124a0:	a6e7a5e7 	strbtge	sl, [r7], r7, ror #11
400124a4:	a8e7a7e7 	stmiage	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
400124a8:	aae7a9e7 	bge	3f9fcc4c <GPM4DAT+0x2e9fc968>
400124ac:	ace7abe7 	fstmiaxge	r7!, {d26-d140}	;@ Deprecated
400124b0:	aee7ade7 	cdpge	13, 14, cr10, cr7, cr7, {7}
400124b4:	b0e7afe7 	rsclt	sl, r7, r7, ror #31
400124b8:	b2e7b1e7 	rsclt	fp, r7, #-1073741767	; 0xc0000039
400124bc:	b4e7b3e7 	strbtlt	fp, [r7], #999	; 0x3e7
400124c0:	b6e7b5e7 	strbtlt	fp, [r7], r7, ror #11
400124c4:	b8e7b7e7 	stmialt	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400124c8:	bae7b9e7 	blt	3fa00c6c <GPM4DAT+0x2ea00988>
400124cc:	bce7bbe7 	fstmiaxlt	r7!, {d27-d141}	;@ Deprecated
400124d0:	bee7bde7 	cdplt	13, 14, cr11, cr7, cr7, {7}
400124d4:	c0e7bfe7 	rscgt	fp, r7, r7, ror #31
400124d8:	c2e7c1e7 	rscgt	ip, r7, #-1073741767	; 0xc0000039
400124dc:	c4e7c3e7 	strbtgt	ip, [r7], #999	; 0x3e7
400124e0:	c6e7c5e7 	strbtgt	ip, [r7], r7, ror #11
400124e4:	c8e7c7e7 	stmiagt	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
400124e8:	cae7c9e7 	bgt	3fa04c8c <GPM4DAT+0x2ea049a8>
400124ec:	cce7cbe7 	fstmiaxgt	r7!, {d28-d142}	;@ Deprecated
400124f0:	cee7cde7 	cdpgt	13, 14, cr12, cr7, cr7, {7}
400124f4:	d0e7cfe7 	rscle	ip, r7, r7, ror #31
400124f8:	d2e7d1e7 	rscle	sp, r7, #-1073741767	; 0xc0000039
400124fc:	d4e7d3e7 	strbtle	sp, [r7], #999	; 0x3e7
40012500:	d6e7d5e7 	strbtle	sp, [r7], r7, ror #11
40012504:	d8e7d7e7 	stmiale	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012508:	dae7d9e7 	ble	3fa08cac <GPM4DAT+0x2ea089c8>
4001250c:	dce7dbe7 	fstmiaxle	r7!, {d29-d143}	;@ Deprecated
40012510:	dee7dde7 	cdple	13, 14, cr13, cr7, cr7, {7}
40012514:	e0e7dfe7 	rsc	sp, r7, r7, ror #31
40012518:	e2e7e1e7 	rsc	lr, r7, #-1073741767	; 0xc0000039
4001251c:	e4e7e3e7 	strbt	lr, [r7], #999	; 0x3e7
40012520:	e6e7e5e7 	strbt	lr, [r7], r7, ror #11
40012524:	e8e7e7e7 	stmia	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012528:	eae7e9e7 	b	3fa0cccc <GPM4DAT+0x2ea0c9e8>
4001252c:	ece7ebe7 	fstmiax	r7!, {d30-d144}	;@ Deprecated
40012530:	eee7ede7 	cdp	13, 14, cr14, cr7, cr7, {7}
40012534:	f0e7efe7 			; <UNDEFINED> instruction: 0xf0e7efe7
40012538:	f2e7f1e7 	vmla.f32	d31, d23, d7[1]
4001253c:	f4e7f3e7 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r7], r7
40012540:	f6e7f5e7 			; <UNDEFINED> instruction: 0xf6e7f5e7
40012544:	f8e7f7e7 			; <UNDEFINED> instruction: 0xf8e7f7e7
40012548:	fae7f9e7 	blx	3fa10cec <GPM4DAT+0x2ea10a08>
4001254c:	fce7fbe7 	stc2l	11, cr15, [r7], #924	; 0x39c
40012550:	fee7fde7 	cdp2	13, 14, cr15, cr7, cr7, {7}
40012554:	32e831e8 	rsccc	r3, r8, #232, 2	; 0x3a
40012558:	34e833e8 	strbtcc	r3, [r8], #1000	; 0x3e8
4001255c:	36e835e8 	strbtcc	r3, [r8], r8, ror #11
40012560:	38e837e8 	stmiacc	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40012564:	3ae839e8 	bcc	3fa20d0c <GPM4DAT+0x2ea20a28>
40012568:	3ce83be8 	vstmiacc	r8!, {d19-<overflow reg d70>}
4001256c:	3ee83de8 	cdpcc	13, 14, cr3, cr8, cr8, {7}
40012570:	40e83fe8 	rscmi	r3, r8, r8, ror #31
40012574:	42e841e8 	rscmi	r4, r8, #232, 2	; 0x3a
40012578:	44e843e8 	strbtmi	r4, [r8], #1000	; 0x3e8
4001257c:	46e845e8 	strbtmi	r4, [r8], r8, ror #11
40012580:	48e847e8 	stmiami	r8!, {r3, r5, r6, r7, r8, r9, sl, lr}^
40012584:	4ae849e8 	bmi	3fa24d2c <GPM4DAT+0x2ea24a48>
40012588:	4ce84be8 	vstmiami	r8!, {d20-<overflow reg d71>}
4001258c:	4ee84de8 	cdpmi	13, 14, cr4, cr8, cr8, {7}
40012590:	50e84fe8 	rscpl	r4, r8, r8, ror #31
40012594:	52e851e8 	rscpl	r5, r8, #232, 2	; 0x3a
40012598:	54e853e8 	strbtpl	r5, [r8], #1000	; 0x3e8
4001259c:	56e855e8 	strbtpl	r5, [r8], r8, ror #11
400125a0:	58e857e8 	stmiapl	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, lr}^
400125a4:	5ae859e8 	bpl	3fa28d4c <GPM4DAT+0x2ea28a68>
400125a8:	5ce85be8 	vstmiapl	r8!, {d21-<overflow reg d72>}
400125ac:	5ee85de8 	cdppl	13, 14, cr5, cr8, cr8, {7}
400125b0:	60e85fe8 	rscvs	r5, r8, r8, ror #31
400125b4:	62e861e8 	rscvs	r6, r8, #232, 2	; 0x3a
400125b8:	64e863e8 	strbtvs	r6, [r8], #1000	; 0x3e8
400125bc:	66e865e8 	strbtvs	r6, [r8], r8, ror #11
400125c0:	68e867e8 	stmiavs	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, lr}^
400125c4:	6ae869e8 	bvs	3fa2cd6c <GPM4DAT+0x2ea2ca88>
400125c8:	6ce86be8 	vstmiavs	r8!, {d22-<overflow reg d73>}
400125cc:	6ee86de8 	cdpvs	13, 14, cr6, cr8, cr8, {7}
400125d0:	70e86fe8 	rscvc	r6, r8, r8, ror #31
400125d4:	72e871e8 	rscvc	r7, r8, #232, 2	; 0x3a
400125d8:	74e873e8 	strbtvc	r7, [r8], #1000	; 0x3e8
400125dc:	76e875e8 	strbtvc	r7, [r8], r8, ror #11
400125e0:	78e877e8 	stmiavc	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400125e4:	7ae879e8 	bvc	3fa30d8c <GPM4DAT+0x2ea30aa8>
400125e8:	7ce87be8 	vstmiavc	r8!, {d23-<overflow reg d74>}
400125ec:	7ee87de8 	cdpvc	13, 14, cr7, cr8, cr8, {7}
400125f0:	92e891e8 	rscls	r9, r8, #232, 2	; 0x3a
400125f4:	94e893e8 	strbtls	r9, [r8], #1000	; 0x3e8
400125f8:	96e895e8 	strbtls	r9, [r8], r8, ror #11
400125fc:	98e897e8 	stmials	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40012600:	9ae899e8 	bls	3fa38da8 <GPM4DAT+0x2ea38ac4>
40012604:	9ce89be8 	vstmials	r8!, {d25-<overflow reg d76>}
40012608:	9ee89de8 	cdpls	13, 14, cr9, cr8, cr8, {7}
4001260c:	a0e89fe8 	rscge	r9, r8, r8, ror #31
40012610:	a2e8a1e8 	rscge	sl, r8, #232, 2	; 0x3a
40012614:	a4e8a3e8 	strbtge	sl, [r8], #1000	; 0x3e8
40012618:	a6e8a5e8 	strbtge	sl, [r8], r8, ror #11
4001261c:	a8e8a7e8 	stmiage	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40012620:	aae8a9e8 	bge	3fa3cdc8 <GPM4DAT+0x2ea3cae4>
40012624:	ace8abe8 	vstmiage	r8!, {d26-<overflow reg d77>}
40012628:	aee8ade8 	cdpge	13, 14, cr10, cr8, cr8, {7}
4001262c:	b0e8afe8 	rsclt	sl, r8, r8, ror #31
40012630:	b2e8b1e8 	rsclt	fp, r8, #232, 2	; 0x3a
40012634:	b4e8b3e8 	strbtlt	fp, [r8], #1000	; 0x3e8
40012638:	b6e8b5e8 	strbtlt	fp, [r8], r8, ror #11
4001263c:	b8e8b7e8 	stmialt	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012640:	bae8b9e8 	blt	3fa40de8 <GPM4DAT+0x2ea40b04>
40012644:	bce8bbe8 	vstmialt	r8!, {d27-<overflow reg d78>}
40012648:	bee8bde8 	cdplt	13, 14, cr11, cr8, cr8, {7}
4001264c:	c0e8bfe8 	rscgt	fp, r8, r8, ror #31
40012650:	c2e8c1e8 	rscgt	ip, r8, #232, 2	; 0x3a
40012654:	c4e8c3e8 	strbtgt	ip, [r8], #1000	; 0x3e8
40012658:	c6e8c5e8 	strbtgt	ip, [r8], r8, ror #11
4001265c:	c8e8c7e8 	stmiagt	r8!, {r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40012660:	cae8c9e8 	bgt	3fa44e08 <GPM4DAT+0x2ea44b24>
40012664:	cce8cbe8 	vstmiagt	r8!, {d28-<overflow reg d79>}
40012668:	cee8cde8 	cdpgt	13, 14, cr12, cr8, cr8, {7}
4001266c:	d0e8cfe8 	rscle	ip, r8, r8, ror #31
40012670:	d2e8d1e8 	rscle	sp, r8, #232, 2	; 0x3a
40012674:	d4e8d3e8 	strbtle	sp, [r8], #1000	; 0x3e8
40012678:	d6e8d5e8 	strbtle	sp, [r8], r8, ror #11
4001267c:	d8e8d7e8 	stmiale	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012680:	dae8d9e8 	ble	3fa48e28 <GPM4DAT+0x2ea48b44>
40012684:	dce8dbe8 	vstmiale	r8!, {d29-<overflow reg d80>}
40012688:	dee8dde8 	cdple	13, 14, cr13, cr8, cr8, {7}
4001268c:	e0e8dfe8 	rsc	sp, r8, r8, ror #31
40012690:	e2e8e1e8 	rsc	lr, r8, #232, 2	; 0x3a
40012694:	e4e8e3e8 	strbt	lr, [r8], #1000	; 0x3e8
40012698:	e6e8e5e8 	strbt	lr, [r8], r8, ror #11
4001269c:	e8e8e7e8 	stmia	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400126a0:	eae8e9e8 	b	3fa4ce48 <GPM4DAT+0x2ea4cb64>
400126a4:	ece8ebe8 	vstmia	r8!, {d30-<overflow reg d81>}
400126a8:	eee8ede8 	cdp	13, 14, cr14, cr8, cr8, {7}
400126ac:	f0e8efe8 			; <UNDEFINED> instruction: 0xf0e8efe8
400126b0:	f2e8f1e8 	vmla.f32	d31, d24, d8[1]
400126b4:	f4e8f3e8 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r8], r8
400126b8:	f6e8f5e8 			; <UNDEFINED> instruction: 0xf6e8f5e8
400126bc:	f8e8f7e8 			; <UNDEFINED> instruction: 0xf8e8f7e8
400126c0:	fae8f9e8 	blx	3fa50e68 <GPM4DAT+0x2ea50b84>
400126c4:	fce8fbe8 	stc2l	11, cr15, [r8], #928	; 0x3a0
400126c8:	fee8fde8 	cdp2	13, 14, cr15, cr8, cr8, {7}
400126cc:	32e931e9 	rsccc	r3, r9, #1073741882	; 0x4000003a
400126d0:	34e933e9 	strbtcc	r3, [r9], #1001	; 0x3e9
400126d4:	36e935e9 	strbtcc	r3, [r9], r9, ror #11
400126d8:	38e937e9 	stmiacc	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
400126dc:	3ae939e9 	bcc	3fa60e88 <GPM4DAT+0x2ea60ba4>
400126e0:	3ce93be9 	fstmiaxcc	r9!, {d19-d134}	;@ Deprecated
400126e4:	3ee93de9 	cdpcc	13, 14, cr3, cr9, cr9, {7}
400126e8:	40e93fe9 	rscmi	r3, r9, r9, ror #31
400126ec:	42e941e9 	rscmi	r4, r9, #1073741882	; 0x4000003a
400126f0:	44e943e9 	strbtmi	r4, [r9], #1001	; 0x3e9
400126f4:	46e945e9 	strbtmi	r4, [r9], r9, ror #11
400126f8:	48e947e9 	stmiami	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, lr}^
400126fc:	4ae949e9 	bmi	3fa64ea8 <GPM4DAT+0x2ea64bc4>
40012700:	4ce94be9 	fstmiaxmi	r9!, {d20-d135}	;@ Deprecated
40012704:	4ee94de9 	cdpmi	13, 14, cr4, cr9, cr9, {7}
40012708:	50e94fe9 	rscpl	r4, r9, r9, ror #31
4001270c:	52e951e9 	rscpl	r5, r9, #1073741882	; 0x4000003a
40012710:	54e953e9 	strbtpl	r5, [r9], #1001	; 0x3e9
40012714:	56e955e9 	strbtpl	r5, [r9], r9, ror #11
40012718:	58e957e9 	stmiapl	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
4001271c:	5ae959e9 	bpl	3fa68ec8 <GPM4DAT+0x2ea68be4>
40012720:	5ce95be9 	fstmiaxpl	r9!, {d21-d136}	;@ Deprecated
40012724:	5ee95de9 	cdppl	13, 14, cr5, cr9, cr9, {7}
40012728:	60e95fe9 	rscvs	r5, r9, r9, ror #31
4001272c:	62e961e9 	rscvs	r6, r9, #1073741882	; 0x4000003a
40012730:	64e963e9 	strbtvs	r6, [r9], #1001	; 0x3e9
40012734:	66e965e9 	strbtvs	r6, [r9], r9, ror #11
40012738:	68e967e9 	stmiavs	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
4001273c:	6ae969e9 	bvs	3fa6cee8 <GPM4DAT+0x2ea6cc04>
40012740:	6ce96be9 	fstmiaxvs	r9!, {d22-d137}	;@ Deprecated
40012744:	6ee96de9 	cdpvs	13, 14, cr6, cr9, cr9, {7}
40012748:	70e96fe9 	rscvc	r6, r9, r9, ror #31
4001274c:	72e971e9 	rscvc	r7, r9, #1073741882	; 0x4000003a
40012750:	74e973e9 	strbtvc	r7, [r9], #1001	; 0x3e9
40012754:	76e975e9 	strbtvc	r7, [r9], r9, ror #11
40012758:	78e977e9 	stmiavc	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001275c:	7ae979e9 	bvc	3fa70f08 <GPM4DAT+0x2ea70c24>
40012760:	7ce97be9 	fstmiaxvc	r9!, {d23-d138}	;@ Deprecated
40012764:	7ee97de9 	cdpvc	13, 14, cr7, cr9, cr9, {7}
40012768:	92e991e9 	rscls	r9, r9, #1073741882	; 0x4000003a
4001276c:	94e993e9 	strbtls	r9, [r9], #1001	; 0x3e9
40012770:	96e995e9 	strbtls	r9, [r9], r9, ror #11
40012774:	98e997e9 	stmials	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40012778:	9ae999e9 	bls	3fa78f24 <GPM4DAT+0x2ea78c40>
4001277c:	9ce99be9 	fstmiaxls	r9!, {d25-d140}	;@ Deprecated
40012780:	9ee99de9 	cdpls	13, 14, cr9, cr9, cr9, {7}
40012784:	a0e99fe9 	rscge	r9, r9, r9, ror #31
40012788:	a2e9a1e9 	rscge	sl, r9, #1073741882	; 0x4000003a
4001278c:	a4e9a3e9 	strbtge	sl, [r9], #1001	; 0x3e9
40012790:	a6e9a5e9 	strbtge	sl, [r9], r9, ror #11
40012794:	a8e9a7e9 	stmiage	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40012798:	aae9a9e9 	bge	3fa7cf44 <GPM4DAT+0x2ea7cc60>
4001279c:	ace9abe9 	fstmiaxge	r9!, {d26-d141}	;@ Deprecated
400127a0:	aee9ade9 	cdpge	13, 14, cr10, cr9, cr9, {7}
400127a4:	b0e9afe9 	rsclt	sl, r9, r9, ror #31
400127a8:	b2e9b1e9 	rsclt	fp, r9, #1073741882	; 0x4000003a
400127ac:	b4e9b3e9 	strbtlt	fp, [r9], #1001	; 0x3e9
400127b0:	b6e9b5e9 	strbtlt	fp, [r9], r9, ror #11
400127b4:	b8e9b7e9 	stmialt	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400127b8:	bae9b9e9 	blt	3fa80f64 <GPM4DAT+0x2ea80c80>
400127bc:	bce9bbe9 	fstmiaxlt	r9!, {d27-d142}	;@ Deprecated
400127c0:	bee9bde9 	cdplt	13, 14, cr11, cr9, cr9, {7}
400127c4:	c0e9bfe9 	rscgt	fp, r9, r9, ror #31
400127c8:	c2e9c1e9 	rscgt	ip, r9, #1073741882	; 0x4000003a
400127cc:	c4e9c3e9 	strbtgt	ip, [r9], #1001	; 0x3e9
400127d0:	c6e9c5e9 	strbtgt	ip, [r9], r9, ror #11
400127d4:	c8e9c7e9 	stmiagt	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
400127d8:	cae9c9e9 	bgt	3fa84f84 <GPM4DAT+0x2ea84ca0>
400127dc:	cce9cbe9 	fstmiaxgt	r9!, {d28-d143}	;@ Deprecated
400127e0:	cee9cde9 	cdpgt	13, 14, cr12, cr9, cr9, {7}
400127e4:	d0e9cfe9 	rscle	ip, r9, r9, ror #31
400127e8:	d2e9d1e9 	rscle	sp, r9, #1073741882	; 0x4000003a
400127ec:	d4e9d3e9 	strbtle	sp, [r9], #1001	; 0x3e9
400127f0:	d6e9d5e9 	strbtle	sp, [r9], r9, ror #11
400127f4:	d8e9d7e9 	stmiale	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400127f8:	dae9d9e9 	ble	3fa88fa4 <GPM4DAT+0x2ea88cc0>
400127fc:	dce9dbe9 	fstmiaxle	r9!, {d29-d144}	;@ Deprecated
40012800:	dee9dde9 	cdple	13, 14, cr13, cr9, cr9, {7}
40012804:	e0e9dfe9 	rsc	sp, r9, r9, ror #31
40012808:	e2e9e1e9 	rsc	lr, r9, #1073741882	; 0x4000003a
4001280c:	e4e9e3e9 	strbt	lr, [r9], #1001	; 0x3e9
40012810:	e6e9e5e9 	strbt	lr, [r9], r9, ror #11
40012814:	e8e9e7e9 	stmia	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012818:	eae9e9e9 	b	3fa8cfc4 <GPM4DAT+0x2ea8cce0>
4001281c:	ece9ebe9 	fstmiax	r9!, {d30-d145}	;@ Deprecated
40012820:	eee9ede9 	cdp	13, 14, cr14, cr9, cr9, {7}
40012824:	f0e9efe9 			; <UNDEFINED> instruction: 0xf0e9efe9
40012828:	f2e9f1e9 	vmla.f32	d31, d25, d9[1]
4001282c:	f4e9f3e9 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r9], r9
40012830:	f6e9f5e9 			; <UNDEFINED> instruction: 0xf6e9f5e9
40012834:	f8e9f7e9 			; <UNDEFINED> instruction: 0xf8e9f7e9
40012838:	fae9f9e9 	blx	3fa90fe4 <GPM4DAT+0x2ea90d00>
4001283c:	fce9fbe9 	stc2l	11, cr15, [r9], #932	; 0x3a4
40012840:	fee9fde9 	cdp2	13, 14, cr15, cr9, cr9, {7}
40012844:	32ea31ea 	rsccc	r3, sl, #-2147483590	; 0x8000003a
40012848:	34ea33ea 	strbtcc	r3, [sl], #1002	; 0x3ea
4001284c:	36ea35ea 	strbtcc	r3, [sl], sl, ror #11
40012850:	38ea37ea 	stmiacc	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40012854:	3aea39ea 	bcc	3faa1004 <GPM4DAT+0x2eaa0d20>
40012858:	3cea3bea 	vstmiacc	sl!, {d19-<overflow reg d71>}
4001285c:	3eea3dea 	cdpcc	13, 14, cr3, cr10, cr10, {7}
40012860:	40ea3fea 	rscmi	r3, sl, sl, ror #31
40012864:	42ea41ea 	rscmi	r4, sl, #-2147483590	; 0x8000003a
40012868:	44ea43ea 	strbtmi	r4, [sl], #1002	; 0x3ea
4001286c:	46ea45ea 	strbtmi	r4, [sl], sl, ror #11
40012870:	48ea47ea 	stmiami	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, lr}^
40012874:	4aea49ea 	bmi	3faa5024 <GPM4DAT+0x2eaa4d40>
40012878:	4cea4bea 	vstmiami	sl!, {d20-<overflow reg d72>}
4001287c:	4eea4dea 	cdpmi	13, 14, cr4, cr10, cr10, {7}
40012880:	50ea4fea 	rscpl	r4, sl, sl, ror #31
40012884:	52ea51ea 	rscpl	r5, sl, #-2147483590	; 0x8000003a
40012888:	54ea53ea 	strbtpl	r5, [sl], #1002	; 0x3ea
4001288c:	56ea55ea 	strbtpl	r5, [sl], sl, ror #11
40012890:	58ea57ea 	stmiapl	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40012894:	5aea59ea 	bpl	3faa9044 <GPM4DAT+0x2eaa8d60>
40012898:	5cea5bea 	vstmiapl	sl!, {d21-<overflow reg d73>}
4001289c:	5eea5dea 	cdppl	13, 14, cr5, cr10, cr10, {7}
400128a0:	60ea5fea 	rscvs	r5, sl, sl, ror #31
400128a4:	62ea61ea 	rscvs	r6, sl, #-2147483590	; 0x8000003a
400128a8:	64ea63ea 	strbtvs	r6, [sl], #1002	; 0x3ea
400128ac:	66ea65ea 	strbtvs	r6, [sl], sl, ror #11
400128b0:	68ea67ea 	stmiavs	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
400128b4:	6aea69ea 	bvs	3faad064 <GPM4DAT+0x2eaacd80>
400128b8:	6cea6bea 	vstmiavs	sl!, {d22-<overflow reg d74>}
400128bc:	6eea6dea 	cdpvs	13, 14, cr6, cr10, cr10, {7}
400128c0:	70ea6fea 	rscvc	r6, sl, sl, ror #31
400128c4:	72ea71ea 	rscvc	r7, sl, #-2147483590	; 0x8000003a
400128c8:	74ea73ea 	strbtvc	r7, [sl], #1002	; 0x3ea
400128cc:	76ea75ea 	strbtvc	r7, [sl], sl, ror #11
400128d0:	78ea77ea 	stmiavc	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400128d4:	7aea79ea 	bvc	3fab1084 <GPM4DAT+0x2eab0da0>
400128d8:	7cea7bea 	vstmiavc	sl!, {d23-<overflow reg d75>}
400128dc:	7eea7dea 	cdpvc	13, 14, cr7, cr10, cr10, {7}
400128e0:	92ea91ea 	rscls	r9, sl, #-2147483590	; 0x8000003a
400128e4:	94ea93ea 	strbtls	r9, [sl], #1002	; 0x3ea
400128e8:	96ea95ea 	strbtls	r9, [sl], sl, ror #11
400128ec:	98ea97ea 	stmials	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
400128f0:	9aea99ea 	bls	3fab90a0 <GPM4DAT+0x2eab8dbc>
400128f4:	9cea9bea 	vstmials	sl!, {d25-<overflow reg d77>}
400128f8:	9eea9dea 	cdpls	13, 14, cr9, cr10, cr10, {7}
400128fc:	a0ea9fea 	rscge	r9, sl, sl, ror #31
40012900:	a2eaa1ea 	rscge	sl, sl, #-2147483590	; 0x8000003a
40012904:	a4eaa3ea 	strbtge	sl, [sl], #1002	; 0x3ea
40012908:	a6eaa5ea 	strbtge	sl, [sl], sl, ror #11
4001290c:	a8eaa7ea 	stmiage	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40012910:	aaeaa9ea 	bge	3fabd0c0 <GPM4DAT+0x2eabcddc>
40012914:	aceaabea 	vstmiage	sl!, {d26-<overflow reg d78>}
40012918:	aeeaadea 	cdpge	13, 14, cr10, cr10, cr10, {7}
4001291c:	b0eaafea 	rsclt	sl, sl, sl, ror #31
40012920:	b2eab1ea 	rsclt	fp, sl, #-2147483590	; 0x8000003a
40012924:	b4eab3ea 	strbtlt	fp, [sl], #1002	; 0x3ea
40012928:	b6eab5ea 	strbtlt	fp, [sl], sl, ror #11
4001292c:	b8eab7ea 	stmialt	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012930:	baeab9ea 	blt	3fac10e0 <GPM4DAT+0x2eac0dfc>
40012934:	bceabbea 	vstmialt	sl!, {d27-<overflow reg d79>}
40012938:	beeabdea 	cdplt	13, 14, cr11, cr10, cr10, {7}
4001293c:	c0eabfea 	rscgt	fp, sl, sl, ror #31
40012940:	c2eac1ea 	rscgt	ip, sl, #-2147483590	; 0x8000003a
40012944:	c4eac3ea 	strbtgt	ip, [sl], #1002	; 0x3ea
40012948:	c6eac5ea 	strbtgt	ip, [sl], sl, ror #11
4001294c:	c8eac7ea 	stmiagt	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40012950:	caeac9ea 	bgt	3fac5100 <GPM4DAT+0x2eac4e1c>
40012954:	cceacbea 	vstmiagt	sl!, {d28-<overflow reg d80>}
40012958:	ceeacdea 	cdpgt	13, 14, cr12, cr10, cr10, {7}
4001295c:	d0eacfea 	rscle	ip, sl, sl, ror #31
40012960:	d2ead1ea 	rscle	sp, sl, #-2147483590	; 0x8000003a
40012964:	d4ead3ea 	strbtle	sp, [sl], #1002	; 0x3ea
40012968:	d6ead5ea 	strbtle	sp, [sl], sl, ror #11
4001296c:	d8ead7ea 	stmiale	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012970:	daead9ea 	ble	3fac9120 <GPM4DAT+0x2eac8e3c>
40012974:	dceadbea 	vstmiale	sl!, {d29-<overflow reg d81>}
40012978:	deeaddea 	cdple	13, 14, cr13, cr10, cr10, {7}
4001297c:	e0eadfea 	rsc	sp, sl, sl, ror #31
40012980:	e2eae1ea 	rsc	lr, sl, #-2147483590	; 0x8000003a
40012984:	e4eae3ea 	strbt	lr, [sl], #1002	; 0x3ea
40012988:	e6eae5ea 	strbt	lr, [sl], sl, ror #11
4001298c:	e8eae7ea 	stmia	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012990:	eaeae9ea 	b	3facd140 <GPM4DAT+0x2eacce5c>
40012994:	eceaebea 	vstmia	sl!, {d30-<overflow reg d82>}
40012998:	eeeaedea 	cdp	13, 14, cr14, cr10, cr10, {7}
4001299c:	f0eaefea 			; <UNDEFINED> instruction: 0xf0eaefea
400129a0:	f2eaf1ea 	vmla.f32	d31, d26, d10[1]
400129a4:	f4eaf3ea 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [sl], sl
400129a8:	f6eaf5ea 			; <UNDEFINED> instruction: 0xf6eaf5ea
400129ac:	f8eaf7ea 			; <UNDEFINED> instruction: 0xf8eaf7ea
400129b0:	faeaf9ea 	blx	3fad1160 <GPM4DAT+0x2ead0e7c>
400129b4:	fceafbea 	stc2l	11, cr15, [sl], #936	; 0x3a8
400129b8:	feeafdea 	cdp2	13, 14, cr15, cr10, cr10, {7}
400129bc:	32eb31eb 	rsccc	r3, fp, #-1073741766	; 0xc000003a
400129c0:	34eb33eb 	strbtcc	r3, [fp], #1003	; 0x3eb
400129c4:	36eb35eb 	strbtcc	r3, [fp], fp, ror #11
400129c8:	38eb37eb 	stmiacc	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
400129cc:	3aeb39eb 	bcc	3fae1180 <GPM4DAT+0x2eae0e9c>
400129d0:	3ceb3beb 	fstmiaxcc	fp!, {d19-d135}	;@ Deprecated
400129d4:	3eeb3deb 	cdpcc	13, 14, cr3, cr11, cr11, {7}
400129d8:	40eb3feb 	rscmi	r3, fp, fp, ror #31
400129dc:	42eb41eb 	rscmi	r4, fp, #-1073741766	; 0xc000003a
400129e0:	44eb43eb 	strbtmi	r4, [fp], #1003	; 0x3eb
400129e4:	46eb45eb 	strbtmi	r4, [fp], fp, ror #11
400129e8:	48eb47eb 	stmiami	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, lr}^
400129ec:	4aeb49eb 	bmi	3fae51a0 <GPM4DAT+0x2eae4ebc>
400129f0:	4ceb4beb 	fstmiaxmi	fp!, {d20-d136}	;@ Deprecated
400129f4:	4eeb4deb 	cdpmi	13, 14, cr4, cr11, cr11, {7}
400129f8:	50eb4feb 	rscpl	r4, fp, fp, ror #31
400129fc:	52eb51eb 	rscpl	r5, fp, #-1073741766	; 0xc000003a
40012a00:	54eb53eb 	strbtpl	r5, [fp], #1003	; 0x3eb
40012a04:	56eb55eb 	strbtpl	r5, [fp], fp, ror #11
40012a08:	58eb57eb 	stmiapl	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40012a0c:	5aeb59eb 	bpl	3fae91c0 <GPM4DAT+0x2eae8edc>
40012a10:	5ceb5beb 	fstmiaxpl	fp!, {d21-d137}	;@ Deprecated
40012a14:	5eeb5deb 	cdppl	13, 14, cr5, cr11, cr11, {7}
40012a18:	60eb5feb 	rscvs	r5, fp, fp, ror #31
40012a1c:	62eb61eb 	rscvs	r6, fp, #-1073741766	; 0xc000003a
40012a20:	64eb63eb 	strbtvs	r6, [fp], #1003	; 0x3eb
40012a24:	66eb65eb 	strbtvs	r6, [fp], fp, ror #11
40012a28:	68eb67eb 	stmiavs	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40012a2c:	6aeb69eb 	bvs	3faed1e0 <GPM4DAT+0x2eaecefc>
40012a30:	6ceb6beb 	fstmiaxvs	fp!, {d22-d138}	;@ Deprecated
40012a34:	6eeb6deb 	cdpvs	13, 14, cr6, cr11, cr11, {7}
40012a38:	70eb6feb 	rscvc	r6, fp, fp, ror #31
40012a3c:	72eb71eb 	rscvc	r7, fp, #-1073741766	; 0xc000003a
40012a40:	74eb73eb 	strbtvc	r7, [fp], #1003	; 0x3eb
40012a44:	76eb75eb 	strbtvc	r7, [fp], fp, ror #11
40012a48:	78eb77eb 	stmiavc	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012a4c:	7aeb79eb 	bvc	3faf1200 <GPM4DAT+0x2eaf0f1c>
40012a50:	7ceb7beb 	fstmiaxvc	fp!, {d23-d139}	;@ Deprecated
40012a54:	7eeb7deb 	cdpvc	13, 14, cr7, cr11, cr11, {7}
40012a58:	92eb91eb 	rscls	r9, fp, #-1073741766	; 0xc000003a
40012a5c:	94eb93eb 	strbtls	r9, [fp], #1003	; 0x3eb
40012a60:	96eb95eb 	strbtls	r9, [fp], fp, ror #11
40012a64:	98eb97eb 	stmials	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40012a68:	9aeb99eb 	bls	3faf921c <GPM4DAT+0x2eaf8f38>
40012a6c:	9ceb9beb 	fstmiaxls	fp!, {d25-d141}	;@ Deprecated
40012a70:	9eeb9deb 	cdpls	13, 14, cr9, cr11, cr11, {7}
40012a74:	a0eb9feb 	rscge	r9, fp, fp, ror #31
40012a78:	a2eba1eb 	rscge	sl, fp, #-1073741766	; 0xc000003a
40012a7c:	a4eba3eb 	strbtge	sl, [fp], #1003	; 0x3eb
40012a80:	a6eba5eb 	strbtge	sl, [fp], fp, ror #11
40012a84:	a8eba7eb 	stmiage	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40012a88:	aaeba9eb 	bge	3fafd23c <GPM4DAT+0x2eafcf58>
40012a8c:	acebabeb 	fstmiaxge	fp!, {d26-d142}	;@ Deprecated
40012a90:	aeebadeb 	cdpge	13, 14, cr10, cr11, cr11, {7}
40012a94:	b0ebafeb 	rsclt	sl, fp, fp, ror #31
40012a98:	b2ebb1eb 	rsclt	fp, fp, #-1073741766	; 0xc000003a
40012a9c:	b4ebb3eb 	strbtlt	fp, [fp], #1003	; 0x3eb
40012aa0:	b6ebb5eb 	strbtlt	fp, [fp], fp, ror #11
40012aa4:	b8ebb7eb 	stmialt	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012aa8:	baebb9eb 	blt	3fb0125c <GPM4DAT+0x2eb00f78>
40012aac:	bcebbbeb 	fstmiaxlt	fp!, {d27-d143}	;@ Deprecated
40012ab0:	beebbdeb 	cdplt	13, 14, cr11, cr11, cr11, {7}
40012ab4:	c0ebbfeb 	rscgt	fp, fp, fp, ror #31
40012ab8:	c2ebc1eb 	rscgt	ip, fp, #-1073741766	; 0xc000003a
40012abc:	c4ebc3eb 	strbtgt	ip, [fp], #1003	; 0x3eb
40012ac0:	c6ebc5eb 	strbtgt	ip, [fp], fp, ror #11
40012ac4:	c8ebc7eb 	stmiagt	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40012ac8:	caebc9eb 	bgt	3fb0527c <GPM4DAT+0x2eb04f98>
40012acc:	ccebcbeb 	fstmiaxgt	fp!, {d28-d144}	;@ Deprecated
40012ad0:	ceebcdeb 	cdpgt	13, 14, cr12, cr11, cr11, {7}
40012ad4:	d0ebcfeb 	rscle	ip, fp, fp, ror #31
40012ad8:	d2ebd1eb 	rscle	sp, fp, #-1073741766	; 0xc000003a
40012adc:	d4ebd3eb 	strbtle	sp, [fp], #1003	; 0x3eb
40012ae0:	d6ebd5eb 	strbtle	sp, [fp], fp, ror #11
40012ae4:	d8ebd7eb 	stmiale	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012ae8:	daebd9eb 	ble	3fb0929c <GPM4DAT+0x2eb08fb8>
40012aec:	dcebdbeb 	fstmiaxle	fp!, {d29-d145}	;@ Deprecated
40012af0:	deebddeb 	cdple	13, 14, cr13, cr11, cr11, {7}
40012af4:	e0ebdfeb 	rsc	sp, fp, fp, ror #31
40012af8:	e2ebe1eb 	rsc	lr, fp, #-1073741766	; 0xc000003a
40012afc:	e4ebe3eb 	strbt	lr, [fp], #1003	; 0x3eb
40012b00:	e6ebe5eb 	strbt	lr, [fp], fp, ror #11
40012b04:	e8ebe7eb 	stmia	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012b08:	eaebe9eb 	b	3fb0d2bc <GPM4DAT+0x2eb0cfd8>
40012b0c:	ecebebeb 	fstmiax	fp!, {d30-d146}	;@ Deprecated
40012b10:	eeebedeb 	cdp	13, 14, cr14, cr11, cr11, {7}
40012b14:	f0ebefeb 			; <UNDEFINED> instruction: 0xf0ebefeb
40012b18:	f2ebf1eb 	vmla.f32	d31, d27, d11[1]
40012b1c:	f4ebf3eb 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [fp], fp
40012b20:	f6ebf5eb 			; <UNDEFINED> instruction: 0xf6ebf5eb
40012b24:	f8ebf7eb 			; <UNDEFINED> instruction: 0xf8ebf7eb
40012b28:	faebf9eb 	blx	3fb112dc <GPM4DAT+0x2eb10ff8>
40012b2c:	fcebfbeb 	stc2l	11, cr15, [fp], #940	; 0x3ac
40012b30:	feebfdeb 	cdp2	13, 14, cr15, cr11, cr11, {7}
40012b34:	32ec31ec 	rsccc	r3, ip, #236, 2	; 0x3b
40012b38:	34ec33ec 	strbtcc	r3, [ip], #1004	; 0x3ec
40012b3c:	36ec35ec 	strbtcc	r3, [ip], ip, ror #11
40012b40:	38ec37ec 	stmiacc	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40012b44:	3aec39ec 	bcc	3fb212fc <GPM4DAT+0x2eb21018>
40012b48:	3cec3bec 	vstmiacc	ip!, {d19-<overflow reg d72>}
40012b4c:	3eec3dec 	cdpcc	13, 14, cr3, cr12, cr12, {7}
40012b50:	40ec3fec 	rscmi	r3, ip, ip, ror #31
40012b54:	42ec41ec 	rscmi	r4, ip, #236, 2	; 0x3b
40012b58:	44ec43ec 	strbtmi	r4, [ip], #1004	; 0x3ec
40012b5c:	46ec45ec 	strbtmi	r4, [ip], ip, ror #11
40012b60:	48ec47ec 	stmiami	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, lr}^
40012b64:	4aec49ec 	bmi	3fb2531c <GPM4DAT+0x2eb25038>
40012b68:	4cec4bec 	vstmiami	ip!, {d20-<overflow reg d73>}
40012b6c:	4eec4dec 	cdpmi	13, 14, cr4, cr12, cr12, {7}
40012b70:	50ec4fec 	rscpl	r4, ip, ip, ror #31
40012b74:	52ec51ec 	rscpl	r5, ip, #236, 2	; 0x3b
40012b78:	54ec53ec 	strbtpl	r5, [ip], #1004	; 0x3ec
40012b7c:	56ec55ec 	strbtpl	r5, [ip], ip, ror #11
40012b80:	58ec57ec 	stmiapl	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40012b84:	5aec59ec 	bpl	3fb2933c <GPM4DAT+0x2eb29058>
40012b88:	5cec5bec 	vstmiapl	ip!, {d21-<overflow reg d74>}
40012b8c:	5eec5dec 	cdppl	13, 14, cr5, cr12, cr12, {7}
40012b90:	60ec5fec 	rscvs	r5, ip, ip, ror #31
40012b94:	62ec61ec 	rscvs	r6, ip, #236, 2	; 0x3b
40012b98:	64ec63ec 	strbtvs	r6, [ip], #1004	; 0x3ec
40012b9c:	66ec65ec 	strbtvs	r6, [ip], ip, ror #11
40012ba0:	68ec67ec 	stmiavs	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40012ba4:	6aec69ec 	bvs	3fb2d35c <GPM4DAT+0x2eb2d078>
40012ba8:	6cec6bec 	vstmiavs	ip!, {d22-<overflow reg d75>}
40012bac:	6eec6dec 	cdpvs	13, 14, cr6, cr12, cr12, {7}
40012bb0:	70ec6fec 	rscvc	r6, ip, ip, ror #31
40012bb4:	72ec71ec 	rscvc	r7, ip, #236, 2	; 0x3b
40012bb8:	74ec73ec 	strbtvc	r7, [ip], #1004	; 0x3ec
40012bbc:	76ec75ec 	strbtvc	r7, [ip], ip, ror #11
40012bc0:	78ec77ec 	stmiavc	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012bc4:	7aec79ec 	bvc	3fb3137c <GPM4DAT+0x2eb31098>
40012bc8:	7cec7bec 	vstmiavc	ip!, {d23-<overflow reg d76>}
40012bcc:	7eec7dec 	cdpvc	13, 14, cr7, cr12, cr12, {7}
40012bd0:	92ec91ec 	rscls	r9, ip, #236, 2	; 0x3b
40012bd4:	94ec93ec 	strbtls	r9, [ip], #1004	; 0x3ec
40012bd8:	96ec95ec 	strbtls	r9, [ip], ip, ror #11
40012bdc:	98ec97ec 	stmials	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40012be0:	9aec99ec 	bls	3fb39398 <GPM4DAT+0x2eb390b4>
40012be4:	9cec9bec 	vstmials	ip!, {d25-<overflow reg d78>}
40012be8:	9eec9dec 	cdpls	13, 14, cr9, cr12, cr12, {7}
40012bec:	a0ec9fec 	rscge	r9, ip, ip, ror #31
40012bf0:	a2eca1ec 	rscge	sl, ip, #236, 2	; 0x3b
40012bf4:	a4eca3ec 	strbtge	sl, [ip], #1004	; 0x3ec
40012bf8:	a6eca5ec 	strbtge	sl, [ip], ip, ror #11
40012bfc:	a8eca7ec 	stmiage	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40012c00:	aaeca9ec 	bge	3fb3d3b8 <GPM4DAT+0x2eb3d0d4>
40012c04:	acecabec 	vstmiage	ip!, {d26-<overflow reg d79>}
40012c08:	aeecadec 	cdpge	13, 14, cr10, cr12, cr12, {7}
40012c0c:	b0ecafec 	rsclt	sl, ip, ip, ror #31
40012c10:	b2ecb1ec 	rsclt	fp, ip, #236, 2	; 0x3b
40012c14:	b4ecb3ec 	strbtlt	fp, [ip], #1004	; 0x3ec
40012c18:	b6ecb5ec 	strbtlt	fp, [ip], ip, ror #11
40012c1c:	b8ecb7ec 	stmialt	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012c20:	baecb9ec 	blt	3fb413d8 <GPM4DAT+0x2eb410f4>
40012c24:	bcecbbec 	vstmialt	ip!, {d27-<overflow reg d80>}
40012c28:	beecbdec 	cdplt	13, 14, cr11, cr12, cr12, {7}
40012c2c:	c0ecbfec 	rscgt	fp, ip, ip, ror #31
40012c30:	c2ecc1ec 	rscgt	ip, ip, #236, 2	; 0x3b
40012c34:	c4ecc3ec 	strbtgt	ip, [ip], #1004	; 0x3ec
40012c38:	c6ecc5ec 	strbtgt	ip, [ip], ip, ror #11
40012c3c:	c8ecc7ec 	stmiagt	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40012c40:	caecc9ec 	bgt	3fb453f8 <GPM4DAT+0x2eb45114>
40012c44:	cceccbec 	vstmiagt	ip!, {d28-<overflow reg d81>}
40012c48:	ceeccdec 	cdpgt	13, 14, cr12, cr12, cr12, {7}
40012c4c:	d0eccfec 	rscle	ip, ip, ip, ror #31
40012c50:	d2ecd1ec 	rscle	sp, ip, #236, 2	; 0x3b
40012c54:	d4ecd3ec 	strbtle	sp, [ip], #1004	; 0x3ec
40012c58:	d6ecd5ec 	strbtle	sp, [ip], ip, ror #11
40012c5c:	d8ecd7ec 	stmiale	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012c60:	daecd9ec 	ble	3fb49418 <GPM4DAT+0x2eb49134>
40012c64:	dcecdbec 	vstmiale	ip!, {d29-<overflow reg d82>}
40012c68:	deecddec 	cdple	13, 14, cr13, cr12, cr12, {7}
40012c6c:	e0ecdfec 	rsc	sp, ip, ip, ror #31
40012c70:	e2ece1ec 	rsc	lr, ip, #236, 2	; 0x3b
40012c74:	e4ece3ec 	strbt	lr, [ip], #1004	; 0x3ec
40012c78:	e6ece5ec 	strbt	lr, [ip], ip, ror #11
40012c7c:	e8ece7ec 	stmia	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012c80:	eaece9ec 	b	3fb4d438 <GPM4DAT+0x2eb4d154>
40012c84:	ececebec 	vstmia	ip!, {d30-<overflow reg d83>}
40012c88:	eeecedec 	cdp	13, 14, cr14, cr12, cr12, {7}
40012c8c:	f0ecefec 			; <UNDEFINED> instruction: 0xf0ecefec
40012c90:	f2ecf1ec 	vmla.f32	d31, d28, d12[1]
40012c94:	f4ecf3ec 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [ip], ip
40012c98:	f6ecf5ec 			; <UNDEFINED> instruction: 0xf6ecf5ec
40012c9c:	f8ecf7ec 			; <UNDEFINED> instruction: 0xf8ecf7ec
40012ca0:	faecf9ec 	blx	3fb51458 <GPM4DAT+0x2eb51174>
40012ca4:	fcecfbec 	stc2l	11, cr15, [ip], #944	; 0x3b0
40012ca8:	feecfdec 	cdp2	13, 14, cr15, cr12, cr12, {7}
40012cac:	32ed31ed 	rsccc	r3, sp, #1073741883	; 0x4000003b
40012cb0:	34ed33ed 	strbtcc	r3, [sp], #1005	; 0x3ed
40012cb4:	36ed35ed 	strbtcc	r3, [sp], sp, ror #11
40012cb8:	38ed37ed 	stmiacc	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40012cbc:	3aed39ed 	bcc	3fb61478 <GPM4DAT+0x2eb61194>
40012cc0:	3ced3bed 	fstmiaxcc	sp!, {d19-d136}	;@ Deprecated
40012cc4:	3eed3ded 	cdpcc	13, 14, cr3, cr13, cr13, {7}
40012cc8:	40ed3fed 	rscmi	r3, sp, sp, ror #31
40012ccc:	42ed41ed 	rscmi	r4, sp, #1073741883	; 0x4000003b
40012cd0:	44ed43ed 	strbtmi	r4, [sp], #1005	; 0x3ed
40012cd4:	46ed45ed 	strbtmi	r4, [sp], sp, ror #11
40012cd8:	48ed47ed 	stmiami	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, lr}^
40012cdc:	4aed49ed 	bmi	3fb65498 <GPM4DAT+0x2eb651b4>
40012ce0:	4ced4bed 	fstmiaxmi	sp!, {d20-d137}	;@ Deprecated
40012ce4:	4eed4ded 	cdpmi	13, 14, cr4, cr13, cr13, {7}
40012ce8:	50ed4fed 	rscpl	r4, sp, sp, ror #31
40012cec:	52ed51ed 	rscpl	r5, sp, #1073741883	; 0x4000003b
40012cf0:	54ed53ed 	strbtpl	r5, [sp], #1005	; 0x3ed
40012cf4:	56ed55ed 	strbtpl	r5, [sp], sp, ror #11
40012cf8:	58ed57ed 	stmiapl	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40012cfc:	5aed59ed 	bpl	3fb694b8 <GPM4DAT+0x2eb691d4>
40012d00:	5ced5bed 	fstmiaxpl	sp!, {d21-d138}	;@ Deprecated
40012d04:	5eed5ded 	cdppl	13, 14, cr5, cr13, cr13, {7}
40012d08:	60ed5fed 	rscvs	r5, sp, sp, ror #31
40012d0c:	62ed61ed 	rscvs	r6, sp, #1073741883	; 0x4000003b
40012d10:	64ed63ed 	strbtvs	r6, [sp], #1005	; 0x3ed
40012d14:	66ed65ed 	strbtvs	r6, [sp], sp, ror #11
40012d18:	68ed67ed 	stmiavs	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40012d1c:	6aed69ed 	bvs	3fb6d4d8 <GPM4DAT+0x2eb6d1f4>
40012d20:	6ced6bed 	fstmiaxvs	sp!, {d22-d139}	;@ Deprecated
40012d24:	6eed6ded 	cdpvs	13, 14, cr6, cr13, cr13, {7}
40012d28:	70ed6fed 	rscvc	r6, sp, sp, ror #31
40012d2c:	72ed71ed 	rscvc	r7, sp, #1073741883	; 0x4000003b
40012d30:	74ed73ed 	strbtvc	r7, [sp], #1005	; 0x3ed
40012d34:	76ed75ed 	strbtvc	r7, [sp], sp, ror #11
40012d38:	78ed77ed 	stmiavc	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012d3c:	7aed79ed 	bvc	3fb714f8 <GPM4DAT+0x2eb71214>
40012d40:	7ced7bed 	fstmiaxvc	sp!, {d23-d140}	;@ Deprecated
40012d44:	7eed7ded 	cdpvc	13, 14, cr7, cr13, cr13, {7}
40012d48:	92ed91ed 	rscls	r9, sp, #1073741883	; 0x4000003b
40012d4c:	94ed93ed 	strbtls	r9, [sp], #1005	; 0x3ed
40012d50:	96ed95ed 	strbtls	r9, [sp], sp, ror #11
40012d54:	98ed97ed 	stmials	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40012d58:	9aed99ed 	bls	3fb79514 <GPM4DAT+0x2eb79230>
40012d5c:	9ced9bed 	fstmiaxls	sp!, {d25-d142}	;@ Deprecated
40012d60:	9eed9ded 	cdpls	13, 14, cr9, cr13, cr13, {7}
40012d64:	a0ed9fed 	rscge	r9, sp, sp, ror #31
40012d68:	a2eda1ed 	rscge	sl, sp, #1073741883	; 0x4000003b
40012d6c:	a4eda3ed 	strbtge	sl, [sp], #1005	; 0x3ed
40012d70:	a6eda5ed 	strbtge	sl, [sp], sp, ror #11
40012d74:	a8eda7ed 	stmiage	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40012d78:	aaeda9ed 	bge	3fb7d534 <GPM4DAT+0x2eb7d250>
40012d7c:	acedabed 	fstmiaxge	sp!, {d26-d143}	;@ Deprecated
40012d80:	aeedaded 	cdpge	13, 14, cr10, cr13, cr13, {7}
40012d84:	b0edafed 	rsclt	sl, sp, sp, ror #31
40012d88:	b2edb1ed 	rsclt	fp, sp, #1073741883	; 0x4000003b
40012d8c:	b4edb3ed 	strbtlt	fp, [sp], #1005	; 0x3ed
40012d90:	b6edb5ed 	strbtlt	fp, [sp], sp, ror #11
40012d94:	b8edb7ed 	stmialt	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012d98:	baedb9ed 	blt	3fb81554 <GPM4DAT+0x2eb81270>
40012d9c:	bcedbbed 	fstmiaxlt	sp!, {d27-d144}	;@ Deprecated
40012da0:	beedbded 	cdplt	13, 14, cr11, cr13, cr13, {7}
40012da4:	c0edbfed 	rscgt	fp, sp, sp, ror #31
40012da8:	c2edc1ed 	rscgt	ip, sp, #1073741883	; 0x4000003b
40012dac:	c4edc3ed 	strbtgt	ip, [sp], #1005	; 0x3ed
40012db0:	c6edc5ed 	strbtgt	ip, [sp], sp, ror #11
40012db4:	c8edc7ed 	stmiagt	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40012db8:	caedc9ed 	bgt	3fb85574 <GPM4DAT+0x2eb85290>
40012dbc:	ccedcbed 	fstmiaxgt	sp!, {d28-d145}	;@ Deprecated
40012dc0:	ceedcded 	cdpgt	13, 14, cr12, cr13, cr13, {7}
40012dc4:	d0edcfed 	rscle	ip, sp, sp, ror #31
40012dc8:	d2edd1ed 	rscle	sp, sp, #1073741883	; 0x4000003b
40012dcc:	d4edd3ed 	strbtle	sp, [sp], #1005	; 0x3ed
40012dd0:	d6edd5ed 	strbtle	sp, [sp], sp, ror #11
40012dd4:	d8edd7ed 	stmiale	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012dd8:	daedd9ed 	ble	3fb89594 <GPM4DAT+0x2eb892b0>
40012ddc:	dceddbed 	fstmiaxle	sp!, {d29-d146}	;@ Deprecated
40012de0:	deeddded 	cdple	13, 14, cr13, cr13, cr13, {7}
40012de4:	e0eddfed 	rsc	sp, sp, sp, ror #31
40012de8:	e2ede1ed 	rsc	lr, sp, #1073741883	; 0x4000003b
40012dec:	e4ede3ed 	strbt	lr, [sp], #1005	; 0x3ed
40012df0:	e6ede5ed 	strbt	lr, [sp], sp, ror #11
40012df4:	e8ede7ed 	stmia	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012df8:	eaede9ed 	b	3fb8d5b4 <GPM4DAT+0x2eb8d2d0>
40012dfc:	ecedebed 	fstmiax	sp!, {d30-d147}	;@ Deprecated
40012e00:	eeededed 	cdp	13, 14, cr14, cr13, cr13, {7}
40012e04:	f0edefed 			; <UNDEFINED> instruction: 0xf0edefed
40012e08:	f2edf1ed 	vmla.f32	d31, d29, d13[1]
40012e0c:	f4edf3ed 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [sp]!
40012e10:	f6edf5ed 			; <UNDEFINED> instruction: 0xf6edf5ed
40012e14:	f8edf7ed 			; <UNDEFINED> instruction: 0xf8edf7ed
40012e18:	faedf9ed 	blx	3fb915d4 <GPM4DAT+0x2eb912f0>
40012e1c:	fcedfbed 	stc2l	11, cr15, [sp], #948	; 0x3b4
40012e20:	feedfded 	cdp2	13, 14, cr15, cr13, cr13, {7}
40012e24:	32ee31ee 	rsccc	r3, lr, #-2147483589	; 0x8000003b
40012e28:	34ee33ee 	strbtcc	r3, [lr], #1006	; 0x3ee
40012e2c:	36ee35ee 	strbtcc	r3, [lr], lr, ror #11
40012e30:	38ee37ee 	stmiacc	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40012e34:	3aee39ee 	bcc	3fba15f4 <GPM4DAT+0x2eba1310>
40012e38:	3cee3bee 	vstmiacc	lr!, {d19-<overflow reg d73>}
40012e3c:	3eee3dee 	cdpcc	13, 14, cr3, cr14, cr14, {7}
40012e40:	40ee3fee 	rscmi	r3, lr, lr, ror #31
40012e44:	42ee41ee 	rscmi	r4, lr, #-2147483589	; 0x8000003b
40012e48:	44ee43ee 	strbtmi	r4, [lr], #1006	; 0x3ee
40012e4c:	46ee45ee 	strbtmi	r4, [lr], lr, ror #11
40012e50:	48ee47ee 	stmiami	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, lr}^
40012e54:	4aee49ee 	bmi	3fba5614 <GPM4DAT+0x2eba5330>
40012e58:	4cee4bee 	vstmiami	lr!, {d20-<overflow reg d74>}
40012e5c:	4eee4dee 	cdpmi	13, 14, cr4, cr14, cr14, {7}
40012e60:	50ee4fee 	rscpl	r4, lr, lr, ror #31
40012e64:	52ee51ee 	rscpl	r5, lr, #-2147483589	; 0x8000003b
40012e68:	54ee53ee 	strbtpl	r5, [lr], #1006	; 0x3ee
40012e6c:	56ee55ee 	strbtpl	r5, [lr], lr, ror #11
40012e70:	58ee57ee 	stmiapl	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40012e74:	5aee59ee 	bpl	3fba9634 <GPM4DAT+0x2eba9350>
40012e78:	5cee5bee 	vstmiapl	lr!, {d21-<overflow reg d75>}
40012e7c:	5eee5dee 	cdppl	13, 14, cr5, cr14, cr14, {7}
40012e80:	60ee5fee 	rscvs	r5, lr, lr, ror #31
40012e84:	62ee61ee 	rscvs	r6, lr, #-2147483589	; 0x8000003b
40012e88:	64ee63ee 	strbtvs	r6, [lr], #1006	; 0x3ee
40012e8c:	66ee65ee 	strbtvs	r6, [lr], lr, ror #11
40012e90:	68ee67ee 	stmiavs	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40012e94:	6aee69ee 	bvs	3fbad654 <GPM4DAT+0x2ebad370>
40012e98:	6cee6bee 	vstmiavs	lr!, {d22-<overflow reg d76>}
40012e9c:	6eee6dee 	cdpvs	13, 14, cr6, cr14, cr14, {7}
40012ea0:	70ee6fee 	rscvc	r6, lr, lr, ror #31
40012ea4:	72ee71ee 	rscvc	r7, lr, #-2147483589	; 0x8000003b
40012ea8:	74ee73ee 	strbtvc	r7, [lr], #1006	; 0x3ee
40012eac:	76ee75ee 	strbtvc	r7, [lr], lr, ror #11
40012eb0:	78ee77ee 	stmiavc	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012eb4:	7aee79ee 	bvc	3fbb1674 <GPM4DAT+0x2ebb1390>
40012eb8:	7cee7bee 	vstmiavc	lr!, {d23-<overflow reg d77>}
40012ebc:	7eee7dee 	cdpvc	13, 14, cr7, cr14, cr14, {7}
40012ec0:	92ee91ee 	rscls	r9, lr, #-2147483589	; 0x8000003b
40012ec4:	94ee93ee 	strbtls	r9, [lr], #1006	; 0x3ee
40012ec8:	96ee95ee 	strbtls	r9, [lr], lr, ror #11
40012ecc:	98ee97ee 	stmials	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40012ed0:	9aee99ee 	bls	3fbb9690 <GPM4DAT+0x2ebb93ac>
40012ed4:	9cee9bee 	vstmials	lr!, {d25-<overflow reg d79>}
40012ed8:	9eee9dee 	cdpls	13, 14, cr9, cr14, cr14, {7}
40012edc:	a0ee9fee 	rscge	r9, lr, lr, ror #31
40012ee0:	a2eea1ee 	rscge	sl, lr, #-2147483589	; 0x8000003b
40012ee4:	a4eea3ee 	strbtge	sl, [lr], #1006	; 0x3ee
40012ee8:	a6eea5ee 	strbtge	sl, [lr], lr, ror #11
40012eec:	a8eea7ee 	stmiage	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40012ef0:	aaeea9ee 	bge	3fbbd6b0 <GPM4DAT+0x2ebbd3cc>
40012ef4:	aceeabee 	vstmiage	lr!, {d26-<overflow reg d80>}
40012ef8:	aeeeadee 	cdpge	13, 14, cr10, cr14, cr14, {7}
40012efc:	b0eeafee 	rsclt	sl, lr, lr, ror #31
40012f00:	b2eeb1ee 	rsclt	fp, lr, #-2147483589	; 0x8000003b
40012f04:	b4eeb3ee 	strbtlt	fp, [lr], #1006	; 0x3ee
40012f08:	b6eeb5ee 	strbtlt	fp, [lr], lr, ror #11
40012f0c:	b8eeb7ee 	stmialt	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012f10:	baeeb9ee 	blt	3fbc16d0 <GPM4DAT+0x2ebc13ec>
40012f14:	bceebbee 	vstmialt	lr!, {d27-<overflow reg d81>}
40012f18:	beeebdee 	cdplt	13, 14, cr11, cr14, cr14, {7}
40012f1c:	c0eebfee 	rscgt	fp, lr, lr, ror #31
40012f20:	c2eec1ee 	rscgt	ip, lr, #-2147483589	; 0x8000003b
40012f24:	c4eec3ee 	strbtgt	ip, [lr], #1006	; 0x3ee
40012f28:	c6eec5ee 	strbtgt	ip, [lr], lr, ror #11
40012f2c:	c8eec7ee 	stmiagt	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40012f30:	caeec9ee 	bgt	3fbc56f0 <GPM4DAT+0x2ebc540c>
40012f34:	cceecbee 	vstmiagt	lr!, {d28-<overflow reg d82>}
40012f38:	ceeecdee 	cdpgt	13, 14, cr12, cr14, cr14, {7}
40012f3c:	d0eecfee 	rscle	ip, lr, lr, ror #31
40012f40:	d2eed1ee 	rscle	sp, lr, #-2147483589	; 0x8000003b
40012f44:	d4eed3ee 	strbtle	sp, [lr], #1006	; 0x3ee
40012f48:	d6eed5ee 	strbtle	sp, [lr], lr, ror #11
40012f4c:	d8eed7ee 	stmiale	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012f50:	daeed9ee 	ble	3fbc9710 <GPM4DAT+0x2ebc942c>
40012f54:	dceedbee 	vstmiale	lr!, {d29-<overflow reg d83>}
40012f58:	deeeddee 	cdple	13, 14, cr13, cr14, cr14, {7}
40012f5c:	e0eedfee 	rsc	sp, lr, lr, ror #31
40012f60:	e2eee1ee 	rsc	lr, lr, #-2147483589	; 0x8000003b
40012f64:	e4eee3ee 	strbt	lr, [lr], #1006	; 0x3ee
40012f68:	e6eee5ee 	strbt	lr, [lr], lr, ror #11
40012f6c:	e8eee7ee 	stmia	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012f70:	eaeee9ee 	b	3fbcd730 <GPM4DAT+0x2ebcd44c>
40012f74:	eceeebee 	vstmia	lr!, {d30-<overflow reg d84>}
40012f78:	eeeeedee 	cdp	13, 14, cr14, cr14, cr14, {7}
40012f7c:	f0eeefee 			; <UNDEFINED> instruction: 0xf0eeefee
40012f80:	f2eef1ee 	vmla.f32	d31, d30, d14[1]
40012f84:	f4eef3ee 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [lr], lr
40012f88:	f6eef5ee 			; <UNDEFINED> instruction: 0xf6eef5ee
40012f8c:	f8eef7ee 			; <UNDEFINED> instruction: 0xf8eef7ee
40012f90:	faeef9ee 	blx	3fbd1750 <GPM4DAT+0x2ebd146c>
40012f94:	fceefbee 	stc2l	11, cr15, [lr], #952	; 0x3b8
40012f98:	feeefdee 	cdp2	13, 14, cr15, cr14, cr14, {7}
40012f9c:	32ef31ef 	rsccc	r3, pc, #-1073741765	; 0xc000003b
40012fa0:	34ef33ef 	strbtcc	r3, [pc], #1007	; 40012fa8 <HanTable+0x3430>
40012fa4:	36ef35ef 	strbtcc	r3, [pc], pc, ror #11
40012fa8:	38ef37ef 	stmiacc	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
40012fac:	3aef39ef 	bcc	3fbe1770 <GPM4DAT+0x2ebe148c>
40012fb0:	3cef3bef 	fstmiaxcc	pc!, {d19-d137}	;@ Deprecated
40012fb4:	3eef3def 	cdpcc	13, 14, cr3, cr15, cr15, {7}
40012fb8:	40ef3fef 	rscmi	r3, pc, pc, ror #31
40012fbc:	42ef41ef 	rscmi	r4, pc, #-1073741765	; 0xc000003b
40012fc0:	44ef43ef 	strbtmi	r4, [pc], #1007	; 40012fc8 <HanTable+0x3450>
40012fc4:	46ef45ef 	strbtmi	r4, [pc], pc, ror #11
40012fc8:	48ef47ef 	stmiami	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, lr}^	; <UNPREDICTABLE>
40012fcc:	4aef49ef 	bmi	3fbe5790 <GPM4DAT+0x2ebe54ac>
40012fd0:	4cef4bef 	fstmiaxmi	pc!, {d20-d138}	;@ Deprecated
40012fd4:	4eef4def 	cdpmi	13, 14, cr4, cr15, cr15, {7}
40012fd8:	50ef4fef 	rscpl	r4, pc, pc, ror #31
40012fdc:	52ef51ef 	rscpl	r5, pc, #-1073741765	; 0xc000003b
40012fe0:	54ef53ef 	strbtpl	r5, [pc], #1007	; 40012fe8 <HanTable+0x3470>
40012fe4:	56ef55ef 	strbtpl	r5, [pc], pc, ror #11
40012fe8:	58ef57ef 	stmiapl	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^	; <UNPREDICTABLE>
40012fec:	5aef59ef 	bpl	3fbe97b0 <GPM4DAT+0x2ebe94cc>
40012ff0:	5cef5bef 	fstmiaxpl	pc!, {d21-d139}	;@ Deprecated
40012ff4:	5eef5def 	cdppl	13, 14, cr5, cr15, cr15, {7}
40012ff8:	60ef5fef 	rscvs	r5, pc, pc, ror #31
40012ffc:	62ef61ef 	rscvs	r6, pc, #-1073741765	; 0xc000003b
40013000:	64ef63ef 	strbtvs	r6, [pc], #1007	; 40013008 <HanTable+0x3490>
40013004:	66ef65ef 	strbtvs	r6, [pc], pc, ror #11
40013008:	68ef67ef 	stmiavs	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^	; <UNPREDICTABLE>
4001300c:	6aef69ef 	bvs	3fbed7d0 <GPM4DAT+0x2ebed4ec>
40013010:	6cef6bef 	fstmiaxvs	pc!, {d22-d140}	;@ Deprecated
40013014:	6eef6def 	cdpvs	13, 14, cr6, cr15, cr15, {7}
40013018:	70ef6fef 	rscvc	r6, pc, pc, ror #31
4001301c:	72ef71ef 	rscvc	r7, pc, #-1073741765	; 0xc000003b
40013020:	74ef73ef 	strbtvc	r7, [pc], #1007	; 40013028 <HanTable+0x34b0>
40013024:	76ef75ef 	strbtvc	r7, [pc], pc, ror #11
40013028:	78ef77ef 	stmiavc	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>
4001302c:	7aef79ef 	bvc	3fbf17f0 <GPM4DAT+0x2ebf150c>
40013030:	7cef7bef 	fstmiaxvc	pc!, {d23-d141}	;@ Deprecated
40013034:	7eef7def 	cdpvc	13, 14, cr7, cr15, cr15, {7}
40013038:	92ef91ef 	rscls	r9, pc, #-1073741765	; 0xc000003b
4001303c:	94ef93ef 	strbtls	r9, [pc], #1007	; 40013044 <HanTable+0x34cc>
40013040:	96ef95ef 	strbtls	r9, [pc], pc, ror #11
40013044:	98ef97ef 	stmials	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^	; <UNPREDICTABLE>
40013048:	9aef99ef 	bls	3fbf980c <GPM4DAT+0x2ebf9528>
4001304c:	9cef9bef 	fstmiaxls	pc!, {d25-d143}	;@ Deprecated
40013050:	9eef9def 	cdpls	13, 14, cr9, cr15, cr15, {7}
40013054:	a0ef9fef 	rscge	r9, pc, pc, ror #31
40013058:	a2efa1ef 	rscge	sl, pc, #-1073741765	; 0xc000003b
4001305c:	a4efa3ef 	strbtge	sl, [pc], #1007	; 40013064 <HanTable+0x34ec>
40013060:	a6efa5ef 	strbtge	sl, [pc], pc, ror #11
40013064:	a8efa7ef 	stmiage	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^	; <UNPREDICTABLE>
40013068:	aaefa9ef 	bge	3fbfd82c <GPM4DAT+0x2ebfd548>
4001306c:	acefabef 	fstmiaxge	pc!, {d26-d144}	;@ Deprecated
40013070:	aeefadef 	cdpge	13, 14, cr10, cr15, cr15, {7}
40013074:	b0efafef 	rsclt	sl, pc, pc, ror #31
40013078:	b2efb1ef 	rsclt	fp, pc, #-1073741765	; 0xc000003b
4001307c:	b4efb3ef 	strbtlt	fp, [pc], #1007	; 40013084 <HanTable+0x350c>
40013080:	b6efb5ef 	strbtlt	fp, [pc], pc, ror #11
40013084:	b8efb7ef 	stmialt	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^	; <UNPREDICTABLE>
40013088:	baefb9ef 	blt	3fc0184c <GPM4DAT+0x2ec01568>
4001308c:	bcefbbef 	fstmiaxlt	pc!, {d27-d145}	;@ Deprecated
40013090:	beefbdef 	cdplt	13, 14, cr11, cr15, cr15, {7}
40013094:	c0efbfef 	rscgt	fp, pc, pc, ror #31
40013098:	c2efc1ef 	rscgt	ip, pc, #-1073741765	; 0xc000003b
4001309c:	c4efc3ef 	strbtgt	ip, [pc], #1007	; 400130a4 <HanTable+0x352c>
400130a0:	c6efc5ef 	strbtgt	ip, [pc], pc, ror #11
400130a4:	c8efc7ef 	stmiagt	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^	; <UNPREDICTABLE>
400130a8:	caefc9ef 	bgt	3fc0586c <GPM4DAT+0x2ec05588>
400130ac:	ccefcbef 	fstmiaxgt	pc!, {d28-d146}	;@ Deprecated
400130b0:	ceefcdef 	cdpgt	13, 14, cr12, cr15, cr15, {7}
400130b4:	d0efcfef 	rscle	ip, pc, pc, ror #31
400130b8:	d2efd1ef 	rscle	sp, pc, #-1073741765	; 0xc000003b
400130bc:	d4efd3ef 	strbtle	sp, [pc], #1007	; 400130c4 <HanTable+0x354c>
400130c0:	d6efd5ef 	strbtle	sp, [pc], pc, ror #11
400130c4:	d8efd7ef 	stmiale	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^	; <UNPREDICTABLE>
400130c8:	daefd9ef 	ble	3fc0988c <GPM4DAT+0x2ec095a8>
400130cc:	dcefdbef 	fstmiaxle	pc!, {d29-d147}	;@ Deprecated
400130d0:	deefddef 	cdple	13, 14, cr13, cr15, cr15, {7}
400130d4:	e0efdfef 	rsc	sp, pc, pc, ror #31
400130d8:	e2efe1ef 	rsc	lr, pc, #-1073741765	; 0xc000003b
400130dc:	e4efe3ef 	strbt	lr, [pc], #1007	; 400130e4 <HanTable+0x356c>
400130e0:	e6efe5ef 	strbt	lr, [pc], pc, ror #11
400130e4:	e8efe7ef 	stmia	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
400130e8:	eaefe9ef 	b	3fc0d8ac <GPM4DAT+0x2ec0d5c8>
400130ec:	ecefebef 	fstmiax	pc!, {d30-d148}	;@ Deprecated
400130f0:	eeefedef 	cdp	13, 14, cr14, cr15, cr15, {7}
400130f4:	f0efefef 			; <UNDEFINED> instruction: 0xf0efefef
400130f8:	f2eff1ef 	vmla.f32	d31, d31, d15[1]
400130fc:	f4eff3ef 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [pc]
40013100:	f6eff5ef 			; <UNDEFINED> instruction: 0xf6eff5ef
40013104:	f8eff7ef 			; <UNDEFINED> instruction: 0xf8eff7ef
40013108:	faeff9ef 	blx	3fc118cc <GPM4DAT+0x2ec115e8>
4001310c:	fceffbef 	stc2l	11, cr15, [pc], #956	; 400134d0 <HanTable+0x3958>
40013110:	feeffdef 	cdp2	13, 14, cr15, cr15, cr15, {7}
40013114:	32f031f0 	rscscc	r3, r0, #240, 2	; 0x3c
40013118:	34f033f0 	ldrbtcc	r3, [r0], #1008	; 0x3f0
4001311c:	36f035f0 			; <UNDEFINED> instruction: 0x36f035f0
40013120:	38f037f0 	ldmcc	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40013124:	3af039f0 	bcc	3fc218ec <GPM4DAT+0x2ec21608>
40013128:	3cf03bf0 	vldmiacc	r0!, {d19-<overflow reg d74>}
4001312c:	3ef03df0 	mrccc	13, 7, r3, cr0, cr0, {7}
40013130:	40f03ff0 	ldrshtmi	r3, [r0], #240	; 0xf0
40013134:	42f041f0 	rscsmi	r4, r0, #240, 2	; 0x3c
40013138:	44f043f0 	ldrbtmi	r4, [r0], #1008	; 0x3f0
4001313c:	46f045f0 			; <UNDEFINED> instruction: 0x46f045f0
40013140:	48f047f0 	ldmmi	r0!, {r4, r5, r6, r7, r8, r9, sl, lr}^
40013144:	4af049f0 	bmi	3fc2590c <GPM4DAT+0x2ec25628>
40013148:	4cf04bf0 	vldmiami	r0!, {d20-<overflow reg d75>}
4001314c:	4ef04df0 	mrcmi	13, 7, r4, cr0, cr0, {7}
40013150:	50f04ff0 	ldrshtpl	r4, [r0], #240	; 0xf0
40013154:	52f051f0 	rscspl	r5, r0, #240, 2	; 0x3c
40013158:	54f053f0 	ldrbtpl	r5, [r0], #1008	; 0x3f0
4001315c:	56f055f0 			; <UNDEFINED> instruction: 0x56f055f0
40013160:	58f057f0 	ldmpl	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40013164:	5af059f0 	bpl	3fc2992c <GPM4DAT+0x2ec29648>
40013168:	5cf05bf0 	vldmiapl	r0!, {d21-<overflow reg d76>}
4001316c:	5ef05df0 	mrcpl	13, 7, r5, cr0, cr0, {7}
40013170:	60f05ff0 	ldrshtvs	r5, [r0], #240	; 0xf0
40013174:	62f061f0 	rscsvs	r6, r0, #240, 2	; 0x3c
40013178:	64f063f0 	ldrbtvs	r6, [r0], #1008	; 0x3f0
4001317c:	66f065f0 			; <UNDEFINED> instruction: 0x66f065f0
40013180:	68f067f0 	ldmvs	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40013184:	6af069f0 	bvs	3fc2d94c <GPM4DAT+0x2ec2d668>
40013188:	6cf06bf0 	vldmiavs	r0!, {d22-<overflow reg d77>}
4001318c:	6ef06df0 	mrcvs	13, 7, r6, cr0, cr0, {7}
40013190:	70f06ff0 	ldrshtvc	r6, [r0], #240	; 0xf0
40013194:	72f071f0 	rscsvc	r7, r0, #240, 2	; 0x3c
40013198:	74f073f0 	ldrbtvc	r7, [r0], #1008	; 0x3f0
4001319c:	76f075f0 			; <UNDEFINED> instruction: 0x76f075f0
400131a0:	78f077f0 	ldmvc	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400131a4:	7af079f0 	bvc	3fc3196c <GPM4DAT+0x2ec31688>
400131a8:	7cf07bf0 	vldmiavc	r0!, {d23-<overflow reg d78>}
400131ac:	7ef07df0 	mrcvc	13, 7, r7, cr0, cr0, {7}
400131b0:	92f091f0 	rscsls	r9, r0, #240, 2	; 0x3c
400131b4:	94f093f0 	ldrbtls	r9, [r0], #1008	; 0x3f0
400131b8:	96f095f0 			; <UNDEFINED> instruction: 0x96f095f0
400131bc:	98f097f0 	ldmls	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, pc}^
400131c0:	9af099f0 	bls	3fc39988 <GPM4DAT+0x2ec396a4>
400131c4:	9cf09bf0 	vldmials	r0!, {d25-<overflow reg d80>}
400131c8:	9ef09df0 	mrcls	13, 7, r9, cr0, cr0, {7}
400131cc:	a0f09ff0 	ldrshtge	r9, [r0], #240	; 0xf0
400131d0:	a2f0a1f0 	rscsge	sl, r0, #240, 2	; 0x3c
400131d4:	a4f0a3f0 	ldrbtge	sl, [r0], #1008	; 0x3f0
400131d8:	a6f0a5f0 			; <UNDEFINED> instruction: 0xa6f0a5f0
400131dc:	a8f0a7f0 	ldmge	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400131e0:	aaf0a9f0 	bge	3fc3d9a8 <GPM4DAT+0x2ec3d6c4>
400131e4:	acf0abf0 	vldmiage	r0!, {d26-<overflow reg d81>}
400131e8:	aef0adf0 	mrcge	13, 7, sl, cr0, cr0, {7}
400131ec:	b0f0aff0 	ldrshtlt	sl, [r0], #240	; 0xf0
400131f0:	b2f0b1f0 	rscslt	fp, r0, #240, 2	; 0x3c
400131f4:	b4f0b3f0 	ldrbtlt	fp, [r0], #1008	; 0x3f0
400131f8:	b6f0b5f0 			; <UNDEFINED> instruction: 0xb6f0b5f0
400131fc:	b8f0b7f0 	ldmlt	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40013200:	baf0b9f0 	blt	3fc419c8 <GPM4DAT+0x2ec416e4>
40013204:	bcf0bbf0 	vldmialt	r0!, {d27-<overflow reg d82>}
40013208:	bef0bdf0 	mrclt	13, 7, fp, cr0, cr0, {7}
4001320c:	c0f0bff0 	ldrshtgt	fp, [r0], #240	; 0xf0
40013210:	c2f0c1f0 	rscsgt	ip, r0, #240, 2	; 0x3c
40013214:	c4f0c3f0 	ldrbtgt	ip, [r0], #1008	; 0x3f0
40013218:	c6f0c5f0 			; <UNDEFINED> instruction: 0xc6f0c5f0
4001321c:	c8f0c7f0 	ldmgt	r0!, {r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013220:	caf0c9f0 	bgt	3fc459e8 <GPM4DAT+0x2ec45704>
40013224:	ccf0cbf0 	vldmiagt	r0!, {d28-<overflow reg d83>}
40013228:	cef0cdf0 	mrcgt	13, 7, ip, cr0, cr0, {7}
4001322c:	d0f0cff0 	ldrshtle	ip, [r0], #240	; 0xf0
40013230:	d2f0d1f0 	rscsle	sp, r0, #240, 2	; 0x3c
40013234:	d4f0d3f0 	ldrbtle	sp, [r0], #1008	; 0x3f0
40013238:	d6f0d5f0 			; <UNDEFINED> instruction: 0xd6f0d5f0
4001323c:	d8f0d7f0 	ldmle	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013240:	daf0d9f0 	ble	3fc49a08 <GPM4DAT+0x2ec49724>
40013244:	dcf0dbf0 	vldmiale	r0!, {d29-<overflow reg d84>}
40013248:	def0ddf0 	mrcle	13, 7, sp, cr0, cr0, {7}
4001324c:	e0f0dff0 	ldrsht	sp, [r0], #240	; 0xf0
40013250:	e2f0e1f0 	rscs	lr, r0, #240, 2	; 0x3c
40013254:	e4f0e3f0 	ldrbt	lr, [r0], #1008	; 0x3f0
40013258:	e6f0e5f0 			; <UNDEFINED> instruction: 0xe6f0e5f0
4001325c:	e8f0e7f0 	ldm	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40013260:	eaf0e9f0 	b	3fc4da28 <GPM4DAT+0x2ec4d744>
40013264:	ecf0ebf0 	vldmia	r0!, {d30-<overflow reg d85>}
40013268:	eef0edf0 	mrc	13, 7, lr, cr0, cr0, {7}
4001326c:	f0f0eff0 			; <UNDEFINED> instruction: 0xf0f0eff0
40013270:	f2f0f1f0 	vsra.s64	<illegal reg q15.5>, q8, #16
40013274:	f4f0f3f0 			; <UNDEFINED> instruction: 0xf4f0f3f0
40013278:	f6f0f5f0 			; <UNDEFINED> instruction: 0xf6f0f5f0
4001327c:	f8f0f7f0 			; <UNDEFINED> instruction: 0xf8f0f7f0
40013280:	faf0f9f0 	blx	3fc51a48 <GPM4DAT+0x2ec51764>
40013284:	fcf0fbf0 	ldc2l	11, cr15, [r0], #960	; 0x3c0
40013288:	fef0fdf0 	mrc2	13, 7, pc, cr0, cr0, {7}
4001328c:	32f131f1 	rscscc	r3, r1, #1073741884	; 0x4000003c
40013290:	34f133f1 	ldrbtcc	r3, [r1], #1009	; 0x3f1
40013294:	36f135f1 			; <UNDEFINED> instruction: 0x36f135f1
40013298:	38f137f1 	ldmcc	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
4001329c:	3af139f1 	bcc	3fc61a68 <GPM4DAT+0x2ec61784>
400132a0:	3cf13bf1 	fldmiaxcc	r1!, {d19-d138}	;@ Deprecated
400132a4:	3ef13df1 	mrccc	13, 7, r3, cr1, cr1, {7}
400132a8:	40f13ff1 	ldrshtmi	r3, [r1], #241	; 0xf1
400132ac:	42f141f1 	rscsmi	r4, r1, #1073741884	; 0x4000003c
400132b0:	44f143f1 	ldrbtmi	r4, [r1], #1009	; 0x3f1
400132b4:	46f145f1 			; <UNDEFINED> instruction: 0x46f145f1
400132b8:	48f147f1 	ldmmi	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, lr}^
400132bc:	4af149f1 	bmi	3fc65a88 <GPM4DAT+0x2ec657a4>
400132c0:	4cf14bf1 	fldmiaxmi	r1!, {d20-d139}	;@ Deprecated
400132c4:	4ef14df1 	mrcmi	13, 7, r4, cr1, cr1, {7}
400132c8:	50f14ff1 	ldrshtpl	r4, [r1], #241	; 0xf1
400132cc:	52f151f1 	rscspl	r5, r1, #1073741884	; 0x4000003c
400132d0:	54f153f1 	ldrbtpl	r5, [r1], #1009	; 0x3f1
400132d4:	56f155f1 			; <UNDEFINED> instruction: 0x56f155f1
400132d8:	58f157f1 	ldmpl	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400132dc:	5af159f1 	bpl	3fc69aa8 <GPM4DAT+0x2ec697c4>
400132e0:	5cf15bf1 	fldmiaxpl	r1!, {d21-d140}	;@ Deprecated
400132e4:	5ef15df1 	mrcpl	13, 7, r5, cr1, cr1, {7}
400132e8:	60f15ff1 	ldrshtvs	r5, [r1], #241	; 0xf1
400132ec:	62f161f1 	rscsvs	r6, r1, #1073741884	; 0x4000003c
400132f0:	64f163f1 	ldrbtvs	r6, [r1], #1009	; 0x3f1
400132f4:	66f165f1 			; <UNDEFINED> instruction: 0x66f165f1
400132f8:	68f167f1 	ldmvs	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400132fc:	6af169f1 	bvs	3fc6dac8 <GPM4DAT+0x2ec6d7e4>
40013300:	6cf16bf1 	fldmiaxvs	r1!, {d22-d141}	;@ Deprecated
40013304:	6ef16df1 	mrcvs	13, 7, r6, cr1, cr1, {7}
40013308:	70f16ff1 	ldrshtvc	r6, [r1], #241	; 0xf1
4001330c:	72f171f1 	rscsvc	r7, r1, #1073741884	; 0x4000003c
40013310:	74f173f1 	ldrbtvc	r7, [r1], #1009	; 0x3f1
40013314:	76f175f1 			; <UNDEFINED> instruction: 0x76f175f1
40013318:	78f177f1 	ldmvc	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001331c:	7af179f1 	bvc	3fc71ae8 <GPM4DAT+0x2ec71804>
40013320:	7cf17bf1 	fldmiaxvc	r1!, {d23-d142}	;@ Deprecated
40013324:	7ef17df1 	mrcvc	13, 7, r7, cr1, cr1, {7}
40013328:	92f191f1 	rscsls	r9, r1, #1073741884	; 0x4000003c
4001332c:	94f193f1 	ldrbtls	r9, [r1], #1009	; 0x3f1
40013330:	96f195f1 			; <UNDEFINED> instruction: 0x96f195f1
40013334:	98f197f1 	ldmls	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40013338:	9af199f1 	bls	3fc79b04 <GPM4DAT+0x2ec79820>
4001333c:	9cf19bf1 	fldmiaxls	r1!, {d25-d144}	;@ Deprecated
40013340:	9ef19df1 	mrcls	13, 7, r9, cr1, cr1, {7}
40013344:	a0f19ff1 	ldrshtge	r9, [r1], #241	; 0xf1
40013348:	a2f1a1f1 	rscsge	sl, r1, #1073741884	; 0x4000003c
4001334c:	a4f1a3f1 	ldrbtge	sl, [r1], #1009	; 0x3f1
40013350:	a6f1a5f1 			; <UNDEFINED> instruction: 0xa6f1a5f1
40013354:	a8f1a7f1 	ldmge	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40013358:	aaf1a9f1 	bge	3fc7db24 <GPM4DAT+0x2ec7d840>
4001335c:	acf1abf1 	fldmiaxge	r1!, {d26-d145}	;@ Deprecated
40013360:	aef1adf1 	mrcge	13, 7, sl, cr1, cr1, {7}
40013364:	b0f1aff1 	ldrshtlt	sl, [r1], #241	; 0xf1
40013368:	b2f1b1f1 	rscslt	fp, r1, #1073741884	; 0x4000003c
4001336c:	b4f1b3f1 	ldrbtlt	fp, [r1], #1009	; 0x3f1
40013370:	b6f1b5f1 			; <UNDEFINED> instruction: 0xb6f1b5f1
40013374:	b8f1b7f1 	ldmlt	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40013378:	baf1b9f1 	blt	3fc81b44 <GPM4DAT+0x2ec81860>
4001337c:	bcf1bbf1 	fldmiaxlt	r1!, {d27-d146}	;@ Deprecated
40013380:	bef1bdf1 	mrclt	13, 7, fp, cr1, cr1, {7}
40013384:	c0f1bff1 	ldrshtgt	fp, [r1], #241	; 0xf1
40013388:	c2f1c1f1 	rscsgt	ip, r1, #1073741884	; 0x4000003c
4001338c:	c4f1c3f1 	ldrbtgt	ip, [r1], #1009	; 0x3f1
40013390:	c6f1c5f1 			; <UNDEFINED> instruction: 0xc6f1c5f1
40013394:	c8f1c7f1 	ldmgt	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013398:	caf1c9f1 	bgt	3fc85b64 <GPM4DAT+0x2ec85880>
4001339c:	ccf1cbf1 	fldmiaxgt	r1!, {d28-d147}	;@ Deprecated
400133a0:	cef1cdf1 	mrcgt	13, 7, ip, cr1, cr1, {7}
400133a4:	d0f1cff1 	ldrshtle	ip, [r1], #241	; 0xf1
400133a8:	d2f1d1f1 	rscsle	sp, r1, #1073741884	; 0x4000003c
400133ac:	d4f1d3f1 	ldrbtle	sp, [r1], #1009	; 0x3f1
400133b0:	d6f1d5f1 			; <UNDEFINED> instruction: 0xd6f1d5f1
400133b4:	d8f1d7f1 	ldmle	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400133b8:	daf1d9f1 	ble	3fc89b84 <GPM4DAT+0x2ec898a0>
400133bc:	dcf1dbf1 	fldmiaxle	r1!, {d29-d148}	;@ Deprecated
400133c0:	def1ddf1 	mrcle	13, 7, sp, cr1, cr1, {7}
400133c4:	e0f1dff1 	ldrsht	sp, [r1], #241	; 0xf1
400133c8:	e2f1e1f1 	rscs	lr, r1, #1073741884	; 0x4000003c
400133cc:	e4f1e3f1 	ldrbt	lr, [r1], #1009	; 0x3f1
400133d0:	e6f1e5f1 			; <UNDEFINED> instruction: 0xe6f1e5f1
400133d4:	e8f1e7f1 	ldm	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400133d8:	eaf1e9f1 	b	3fc8dba4 <GPM4DAT+0x2ec8d8c0>
400133dc:	ecf1ebf1 	fldmiax	r1!, {d30-d149}	;@ Deprecated
400133e0:	eef1edf1 	mrc	13, 7, lr, cr1, cr1, {7}
400133e4:	f0f1eff1 			; <UNDEFINED> instruction: 0xf0f1eff1
400133e8:	f2f1f1f1 	vsra.s64	<illegal reg q15.5>, <illegal reg q8.5>, #15
400133ec:	f4f1f3f1 			; <UNDEFINED> instruction: 0xf4f1f3f1
400133f0:	f6f1f5f1 			; <UNDEFINED> instruction: 0xf6f1f5f1
400133f4:	f8f1f7f1 			; <UNDEFINED> instruction: 0xf8f1f7f1
400133f8:	faf1f9f1 	blx	3fc91bc4 <GPM4DAT+0x2ec918e0>
400133fc:	fcf1fbf1 	ldc2l	11, cr15, [r1], #964	; 0x3c4
40013400:	fef1fdf1 	mrc2	13, 7, pc, cr1, cr1, {7}
40013404:	32f231f2 	rscscc	r3, r2, #-2147483588	; 0x8000003c
40013408:	34f233f2 	ldrbtcc	r3, [r2], #1010	; 0x3f2
4001340c:	36f235f2 			; <UNDEFINED> instruction: 0x36f235f2
40013410:	38f237f2 	ldmcc	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40013414:	3af239f2 	bcc	3fca1be4 <GPM4DAT+0x2eca1900>
40013418:	3cf23bf2 	vldmiacc	r2!, {d19-<overflow reg d75>}
4001341c:	3ef23df2 	mrccc	13, 7, r3, cr2, cr2, {7}
40013420:	40f23ff2 	ldrshtmi	r3, [r2], #242	; 0xf2
40013424:	42f241f2 	rscsmi	r4, r2, #-2147483588	; 0x8000003c
40013428:	44f243f2 	ldrbtmi	r4, [r2], #1010	; 0x3f2
4001342c:	46f245f2 			; <UNDEFINED> instruction: 0x46f245f2
40013430:	48f247f2 	ldmmi	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, lr}^
40013434:	4af249f2 	bmi	3fca5c04 <GPM4DAT+0x2eca5920>
40013438:	4cf24bf2 	vldmiami	r2!, {d20-<overflow reg d76>}
4001343c:	4ef24df2 	mrcmi	13, 7, r4, cr2, cr2, {7}
40013440:	50f24ff2 	ldrshtpl	r4, [r2], #242	; 0xf2
40013444:	52f251f2 	rscspl	r5, r2, #-2147483588	; 0x8000003c
40013448:	54f253f2 	ldrbtpl	r5, [r2], #1010	; 0x3f2
4001344c:	56f255f2 			; <UNDEFINED> instruction: 0x56f255f2
40013450:	58f257f2 	ldmpl	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40013454:	5af259f2 	bpl	3fca9c24 <GPM4DAT+0x2eca9940>
40013458:	5cf25bf2 	vldmiapl	r2!, {d21-<overflow reg d77>}
4001345c:	5ef25df2 	mrcpl	13, 7, r5, cr2, cr2, {7}
40013460:	60f25ff2 	ldrshtvs	r5, [r2], #242	; 0xf2
40013464:	62f261f2 	rscsvs	r6, r2, #-2147483588	; 0x8000003c
40013468:	64f263f2 	ldrbtvs	r6, [r2], #1010	; 0x3f2
4001346c:	66f265f2 			; <UNDEFINED> instruction: 0x66f265f2
40013470:	68f267f2 	ldmvs	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40013474:	6af269f2 	bvs	3fcadc44 <GPM4DAT+0x2ecad960>
40013478:	6cf26bf2 	vldmiavs	r2!, {d22-<overflow reg d78>}
4001347c:	6ef26df2 	mrcvs	13, 7, r6, cr2, cr2, {7}
40013480:	70f26ff2 	ldrshtvc	r6, [r2], #242	; 0xf2
40013484:	72f271f2 	rscsvc	r7, r2, #-2147483588	; 0x8000003c
40013488:	74f273f2 	ldrbtvc	r7, [r2], #1010	; 0x3f2
4001348c:	76f275f2 			; <UNDEFINED> instruction: 0x76f275f2
40013490:	78f277f2 	ldmvc	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40013494:	7af279f2 	bvc	3fcb1c64 <GPM4DAT+0x2ecb1980>
40013498:	7cf27bf2 	vldmiavc	r2!, {d23-<overflow reg d79>}
4001349c:	7ef27df2 	mrcvc	13, 7, r7, cr2, cr2, {7}
400134a0:	92f291f2 	rscsls	r9, r2, #-2147483588	; 0x8000003c
400134a4:	94f293f2 	ldrbtls	r9, [r2], #1010	; 0x3f2
400134a8:	96f295f2 			; <UNDEFINED> instruction: 0x96f295f2
400134ac:	98f297f2 	ldmls	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
400134b0:	9af299f2 	bls	3fcb9c80 <GPM4DAT+0x2ecb999c>
400134b4:	9cf29bf2 	vldmials	r2!, {d25-<overflow reg d81>}
400134b8:	9ef29df2 	mrcls	13, 7, r9, cr2, cr2, {7}
400134bc:	a0f29ff2 	ldrshtge	r9, [r2], #242	; 0xf2
400134c0:	a2f2a1f2 	rscsge	sl, r2, #-2147483588	; 0x8000003c
400134c4:	a4f2a3f2 	ldrbtge	sl, [r2], #1010	; 0x3f2
400134c8:	a6f2a5f2 			; <UNDEFINED> instruction: 0xa6f2a5f2
400134cc:	a8f2a7f2 	ldmge	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400134d0:	aaf2a9f2 	bge	3fcbdca0 <GPM4DAT+0x2ecbd9bc>
400134d4:	acf2abf2 	vldmiage	r2!, {d26-<overflow reg d82>}
400134d8:	aef2adf2 	mrcge	13, 7, sl, cr2, cr2, {7}
400134dc:	b0f2aff2 	ldrshtlt	sl, [r2], #242	; 0xf2
400134e0:	b2f2b1f2 	rscslt	fp, r2, #-2147483588	; 0x8000003c
400134e4:	b4f2b3f2 	ldrbtlt	fp, [r2], #1010	; 0x3f2
400134e8:	b6f2b5f2 			; <UNDEFINED> instruction: 0xb6f2b5f2
400134ec:	b8f2b7f2 	ldmlt	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400134f0:	baf2b9f2 	blt	3fcc1cc0 <GPM4DAT+0x2ecc19dc>
400134f4:	bcf2bbf2 	vldmialt	r2!, {d27-<overflow reg d83>}
400134f8:	bef2bdf2 	mrclt	13, 7, fp, cr2, cr2, {7}
400134fc:	c0f2bff2 	ldrshtgt	fp, [r2], #242	; 0xf2
40013500:	c2f2c1f2 	rscsgt	ip, r2, #-2147483588	; 0x8000003c
40013504:	c4f2c3f2 	ldrbtgt	ip, [r2], #1010	; 0x3f2
40013508:	c6f2c5f2 			; <UNDEFINED> instruction: 0xc6f2c5f2
4001350c:	c8f2c7f2 	ldmgt	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013510:	caf2c9f2 	bgt	3fcc5ce0 <GPM4DAT+0x2ecc59fc>
40013514:	ccf2cbf2 	vldmiagt	r2!, {d28-<overflow reg d84>}
40013518:	cef2cdf2 	mrcgt	13, 7, ip, cr2, cr2, {7}
4001351c:	d0f2cff2 	ldrshtle	ip, [r2], #242	; 0xf2
40013520:	d2f2d1f2 	rscsle	sp, r2, #-2147483588	; 0x8000003c
40013524:	d4f2d3f2 	ldrbtle	sp, [r2], #1010	; 0x3f2
40013528:	d6f2d5f2 			; <UNDEFINED> instruction: 0xd6f2d5f2
4001352c:	d8f2d7f2 	ldmle	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013530:	daf2d9f2 	ble	3fcc9d00 <GPM4DAT+0x2ecc9a1c>
40013534:	dcf2dbf2 	vldmiale	r2!, {d29-<overflow reg d85>}
40013538:	def2ddf2 	mrcle	13, 7, sp, cr2, cr2, {7}
4001353c:	e0f2dff2 	ldrsht	sp, [r2], #242	; 0xf2
40013540:	e2f2e1f2 	rscs	lr, r2, #-2147483588	; 0x8000003c
40013544:	e4f2e3f2 	ldrbt	lr, [r2], #1010	; 0x3f2
40013548:	e6f2e5f2 			; <UNDEFINED> instruction: 0xe6f2e5f2
4001354c:	e8f2e7f2 	ldm	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40013550:	eaf2e9f2 	b	3fccdd20 <GPM4DAT+0x2eccda3c>
40013554:	ecf2ebf2 	vldmia	r2!, {d30-<overflow reg d86>}
40013558:	eef2edf2 	mrc	13, 7, lr, cr2, cr2, {7}
4001355c:	f0f2eff2 			; <UNDEFINED> instruction: 0xf0f2eff2
40013560:	f2f2f1f2 	vsra.s64	<illegal reg q15.5>, q9, #14
40013564:	f4f2f3f2 			; <UNDEFINED> instruction: 0xf4f2f3f2
40013568:	f6f2f5f2 			; <UNDEFINED> instruction: 0xf6f2f5f2
4001356c:	f8f2f7f2 			; <UNDEFINED> instruction: 0xf8f2f7f2
40013570:	faf2f9f2 	blx	3fcd1d40 <GPM4DAT+0x2ecd1a5c>
40013574:	fcf2fbf2 	ldc2l	11, cr15, [r2], #968	; 0x3c8
40013578:	fef2fdf2 	mrc2	13, 7, pc, cr2, cr2, {7}
4001357c:	32f331f3 	rscscc	r3, r3, #-1073741764	; 0xc000003c
40013580:	34f333f3 	ldrbtcc	r3, [r3], #1011	; 0x3f3
40013584:	36f335f3 			; <UNDEFINED> instruction: 0x36f335f3
40013588:	38f337f3 	ldmcc	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
4001358c:	3af339f3 	bcc	3fce1d60 <GPM4DAT+0x2ece1a7c>
40013590:	3cf33bf3 	fldmiaxcc	r3!, {d19-d139}	;@ Deprecated
40013594:	3ef33df3 	mrccc	13, 7, r3, cr3, cr3, {7}
40013598:	40f33ff3 	ldrshtmi	r3, [r3], #243	; 0xf3
4001359c:	42f341f3 	rscsmi	r4, r3, #-1073741764	; 0xc000003c
400135a0:	44f343f3 	ldrbtmi	r4, [r3], #1011	; 0x3f3
400135a4:	46f345f3 			; <UNDEFINED> instruction: 0x46f345f3
400135a8:	48f347f3 	ldmmi	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}^
400135ac:	4af349f3 	bmi	3fce5d80 <GPM4DAT+0x2ece5a9c>
400135b0:	4cf34bf3 	fldmiaxmi	r3!, {d20-d140}	;@ Deprecated
400135b4:	4ef34df3 	mrcmi	13, 7, r4, cr3, cr3, {7}
400135b8:	50f34ff3 	ldrshtpl	r4, [r3], #243	; 0xf3
400135bc:	52f351f3 	rscspl	r5, r3, #-1073741764	; 0xc000003c
400135c0:	54f353f3 	ldrbtpl	r5, [r3], #1011	; 0x3f3
400135c4:	56f355f3 			; <UNDEFINED> instruction: 0x56f355f3
400135c8:	58f357f3 	ldmpl	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400135cc:	5af359f3 	bpl	3fce9da0 <GPM4DAT+0x2ece9abc>
400135d0:	5cf35bf3 	fldmiaxpl	r3!, {d21-d141}	;@ Deprecated
400135d4:	5ef35df3 	mrcpl	13, 7, r5, cr3, cr3, {7}
400135d8:	60f35ff3 	ldrshtvs	r5, [r3], #243	; 0xf3
400135dc:	62f361f3 	rscsvs	r6, r3, #-1073741764	; 0xc000003c
400135e0:	64f363f3 	ldrbtvs	r6, [r3], #1011	; 0x3f3
400135e4:	66f365f3 			; <UNDEFINED> instruction: 0x66f365f3
400135e8:	68f367f3 	ldmvs	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400135ec:	6af369f3 	bvs	3fceddc0 <GPM4DAT+0x2ecedadc>
400135f0:	6cf36bf3 	fldmiaxvs	r3!, {d22-d142}	;@ Deprecated
400135f4:	6ef36df3 	mrcvs	13, 7, r6, cr3, cr3, {7}
400135f8:	70f36ff3 	ldrshtvc	r6, [r3], #243	; 0xf3
400135fc:	72f371f3 	rscsvc	r7, r3, #-1073741764	; 0xc000003c
40013600:	74f373f3 	ldrbtvc	r7, [r3], #1011	; 0x3f3
40013604:	76f375f3 			; <UNDEFINED> instruction: 0x76f375f3
40013608:	78f377f3 	ldmvc	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001360c:	7af379f3 	bvc	3fcf1de0 <GPM4DAT+0x2ecf1afc>
40013610:	7cf37bf3 	fldmiaxvc	r3!, {d23-d143}	;@ Deprecated
40013614:	7ef37df3 	mrcvc	13, 7, r7, cr3, cr3, {7}
40013618:	92f391f3 	rscsls	r9, r3, #-1073741764	; 0xc000003c
4001361c:	94f393f3 	ldrbtls	r9, [r3], #1011	; 0x3f3
40013620:	96f395f3 			; <UNDEFINED> instruction: 0x96f395f3
40013624:	98f397f3 	ldmls	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40013628:	9af399f3 	bls	3fcf9dfc <GPM4DAT+0x2ecf9b18>
4001362c:	9cf39bf3 	fldmiaxls	r3!, {d25-d145}	;@ Deprecated
40013630:	9ef39df3 	mrcls	13, 7, r9, cr3, cr3, {7}
40013634:	a0f39ff3 	ldrshtge	r9, [r3], #243	; 0xf3
40013638:	a2f3a1f3 	rscsge	sl, r3, #-1073741764	; 0xc000003c
4001363c:	a4f3a3f3 	ldrbtge	sl, [r3], #1011	; 0x3f3
40013640:	a6f3a5f3 			; <UNDEFINED> instruction: 0xa6f3a5f3
40013644:	a8f3a7f3 	ldmge	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40013648:	aaf3a9f3 	bge	3fcfde1c <GPM4DAT+0x2ecfdb38>
4001364c:	acf3abf3 	fldmiaxge	r3!, {d26-d146}	;@ Deprecated
40013650:	aef3adf3 	mrcge	13, 7, sl, cr3, cr3, {7}
40013654:	b0f3aff3 	ldrshtlt	sl, [r3], #243	; 0xf3
40013658:	b2f3b1f3 	rscslt	fp, r3, #-1073741764	; 0xc000003c
4001365c:	b4f3b3f3 	ldrbtlt	fp, [r3], #1011	; 0x3f3
40013660:	b6f3b5f3 			; <UNDEFINED> instruction: 0xb6f3b5f3
40013664:	b8f3b7f3 	ldmlt	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40013668:	baf3b9f3 	blt	3fd01e3c <GPM4DAT+0x2ed01b58>
4001366c:	bcf3bbf3 	fldmiaxlt	r3!, {d27-d147}	;@ Deprecated
40013670:	bef3bdf3 	mrclt	13, 7, fp, cr3, cr3, {7}
40013674:	c0f3bff3 	ldrshtgt	fp, [r3], #243	; 0xf3
40013678:	c2f3c1f3 	rscsgt	ip, r3, #-1073741764	; 0xc000003c
4001367c:	c4f3c3f3 	ldrbtgt	ip, [r3], #1011	; 0x3f3
40013680:	c6f3c5f3 			; <UNDEFINED> instruction: 0xc6f3c5f3
40013684:	c8f3c7f3 	ldmgt	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013688:	caf3c9f3 	bgt	3fd05e5c <GPM4DAT+0x2ed05b78>
4001368c:	ccf3cbf3 	fldmiaxgt	r3!, {d28-d148}	;@ Deprecated
40013690:	cef3cdf3 	mrcgt	13, 7, ip, cr3, cr3, {7}
40013694:	d0f3cff3 	ldrshtle	ip, [r3], #243	; 0xf3
40013698:	d2f3d1f3 	rscsle	sp, r3, #-1073741764	; 0xc000003c
4001369c:	d4f3d3f3 	ldrbtle	sp, [r3], #1011	; 0x3f3
400136a0:	d6f3d5f3 			; <UNDEFINED> instruction: 0xd6f3d5f3
400136a4:	d8f3d7f3 	ldmle	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400136a8:	daf3d9f3 	ble	3fd09e7c <GPM4DAT+0x2ed09b98>
400136ac:	dcf3dbf3 	fldmiaxle	r3!, {d29-d149}	;@ Deprecated
400136b0:	def3ddf3 	mrcle	13, 7, sp, cr3, cr3, {7}
400136b4:	e0f3dff3 	ldrsht	sp, [r3], #243	; 0xf3
400136b8:	e2f3e1f3 	rscs	lr, r3, #-1073741764	; 0xc000003c
400136bc:	e4f3e3f3 	ldrbt	lr, [r3], #1011	; 0x3f3
400136c0:	e6f3e5f3 			; <UNDEFINED> instruction: 0xe6f3e5f3
400136c4:	e8f3e7f3 	ldm	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400136c8:	eaf3e9f3 	b	3fd0de9c <GPM4DAT+0x2ed0dbb8>
400136cc:	ecf3ebf3 	fldmiax	r3!, {d30-d150}	;@ Deprecated
400136d0:	eef3edf3 	mrc	13, 7, lr, cr3, cr3, {7}
400136d4:	f0f3eff3 			; <UNDEFINED> instruction: 0xf0f3eff3
400136d8:	f2f3f1f3 	vsra.s64	<illegal reg q15.5>, <illegal reg q9.5>, #13
400136dc:	f4f3f3f3 			; <UNDEFINED> instruction: 0xf4f3f3f3
400136e0:	f6f3f5f3 			; <UNDEFINED> instruction: 0xf6f3f5f3
400136e4:	f8f3f7f3 			; <UNDEFINED> instruction: 0xf8f3f7f3
400136e8:	faf3f9f3 	blx	3fd11ebc <GPM4DAT+0x2ed11bd8>
400136ec:	fcf3fbf3 	ldc2l	11, cr15, [r3], #972	; 0x3cc
400136f0:	fef3fdf3 	mrc2	13, 7, pc, cr3, cr3, {7}
400136f4:	32f431f4 	rscscc	r3, r4, #244, 2	; 0x3d
400136f8:	34f433f4 	ldrbtcc	r3, [r4], #1012	; 0x3f4
400136fc:	36f435f4 			; <UNDEFINED> instruction: 0x36f435f4
40013700:	38f437f4 	ldmcc	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40013704:	3af439f4 	bcc	3fd21edc <GPM4DAT+0x2ed21bf8>
40013708:	3cf43bf4 	vldmiacc	r4!, {d19-<overflow reg d76>}
4001370c:	3ef43df4 	mrccc	13, 7, r3, cr4, cr4, {7}
40013710:	40f43ff4 	ldrshtmi	r3, [r4], #244	; 0xf4
40013714:	42f441f4 	rscsmi	r4, r4, #244, 2	; 0x3d
40013718:	44f443f4 	ldrbtmi	r4, [r4], #1012	; 0x3f4
4001371c:	46f445f4 			; <UNDEFINED> instruction: 0x46f445f4
40013720:	48f447f4 	ldmmi	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, lr}^
40013724:	4af449f4 	bmi	3fd25efc <GPM4DAT+0x2ed25c18>
40013728:	4cf44bf4 	vldmiami	r4!, {d20-<overflow reg d77>}
4001372c:	4ef44df4 	mrcmi	13, 7, r4, cr4, cr4, {7}
40013730:	50f44ff4 	ldrshtpl	r4, [r4], #244	; 0xf4
40013734:	52f451f4 	rscspl	r5, r4, #244, 2	; 0x3d
40013738:	54f453f4 	ldrbtpl	r5, [r4], #1012	; 0x3f4
4001373c:	56f455f4 			; <UNDEFINED> instruction: 0x56f455f4
40013740:	58f457f4 	ldmpl	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40013744:	5af459f4 	bpl	3fd29f1c <GPM4DAT+0x2ed29c38>
40013748:	5cf45bf4 	vldmiapl	r4!, {d21-<overflow reg d78>}
4001374c:	5ef45df4 	mrcpl	13, 7, r5, cr4, cr4, {7}
40013750:	60f45ff4 	ldrshtvs	r5, [r4], #244	; 0xf4
40013754:	62f461f4 	rscsvs	r6, r4, #244, 2	; 0x3d
40013758:	64f463f4 	ldrbtvs	r6, [r4], #1012	; 0x3f4
4001375c:	66f465f4 			; <UNDEFINED> instruction: 0x66f465f4
40013760:	68f467f4 	ldmvs	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40013764:	6af469f4 	bvs	3fd2df3c <GPM4DAT+0x2ed2dc58>
40013768:	6cf46bf4 	vldmiavs	r4!, {d22-<overflow reg d79>}
4001376c:	6ef46df4 	mrcvs	13, 7, r6, cr4, cr4, {7}
40013770:	70f46ff4 	ldrshtvc	r6, [r4], #244	; 0xf4
40013774:	72f471f4 	rscsvc	r7, r4, #244, 2	; 0x3d
40013778:	74f473f4 	ldrbtvc	r7, [r4], #1012	; 0x3f4
4001377c:	76f475f4 			; <UNDEFINED> instruction: 0x76f475f4
40013780:	78f477f4 	ldmvc	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40013784:	7af479f4 	bvc	3fd31f5c <GPM4DAT+0x2ed31c78>
40013788:	7cf47bf4 	vldmiavc	r4!, {d23-<overflow reg d80>}
4001378c:	7ef47df4 	mrcvc	13, 7, r7, cr4, cr4, {7}
40013790:	92f491f4 	rscsls	r9, r4, #244, 2	; 0x3d
40013794:	94f493f4 	ldrbtls	r9, [r4], #1012	; 0x3f4
40013798:	96f495f4 			; <UNDEFINED> instruction: 0x96f495f4
4001379c:	98f497f4 	ldmls	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
400137a0:	9af499f4 	bls	3fd39f78 <GPM4DAT+0x2ed39c94>
400137a4:	9cf49bf4 	vldmials	r4!, {d25-<overflow reg d82>}
400137a8:	9ef49df4 	mrcls	13, 7, r9, cr4, cr4, {7}
400137ac:	a0f49ff4 	ldrshtge	r9, [r4], #244	; 0xf4
400137b0:	a2f4a1f4 	rscsge	sl, r4, #244, 2	; 0x3d
400137b4:	a4f4a3f4 	ldrbtge	sl, [r4], #1012	; 0x3f4
400137b8:	a6f4a5f4 			; <UNDEFINED> instruction: 0xa6f4a5f4
400137bc:	a8f4a7f4 	ldmge	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400137c0:	aaf4a9f4 	bge	3fd3df98 <GPM4DAT+0x2ed3dcb4>
400137c4:	acf4abf4 	vldmiage	r4!, {d26-<overflow reg d83>}
400137c8:	aef4adf4 	mrcge	13, 7, sl, cr4, cr4, {7}
400137cc:	b0f4aff4 	ldrshtlt	sl, [r4], #244	; 0xf4
400137d0:	b2f4b1f4 	rscslt	fp, r4, #244, 2	; 0x3d
400137d4:	b4f4b3f4 	ldrbtlt	fp, [r4], #1012	; 0x3f4
400137d8:	b6f4b5f4 			; <UNDEFINED> instruction: 0xb6f4b5f4
400137dc:	b8f4b7f4 	ldmlt	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400137e0:	baf4b9f4 	blt	3fd41fb8 <GPM4DAT+0x2ed41cd4>
400137e4:	bcf4bbf4 	vldmialt	r4!, {d27-<overflow reg d84>}
400137e8:	bef4bdf4 	mrclt	13, 7, fp, cr4, cr4, {7}
400137ec:	c0f4bff4 	ldrshtgt	fp, [r4], #244	; 0xf4
400137f0:	c2f4c1f4 	rscsgt	ip, r4, #244, 2	; 0x3d
400137f4:	c4f4c3f4 	ldrbtgt	ip, [r4], #1012	; 0x3f4
400137f8:	c6f4c5f4 			; <UNDEFINED> instruction: 0xc6f4c5f4
400137fc:	c8f4c7f4 	ldmgt	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013800:	caf4c9f4 	bgt	3fd45fd8 <GPM4DAT+0x2ed45cf4>
40013804:	ccf4cbf4 	vldmiagt	r4!, {d28-<overflow reg d85>}
40013808:	cef4cdf4 	mrcgt	13, 7, ip, cr4, cr4, {7}
4001380c:	d0f4cff4 	ldrshtle	ip, [r4], #244	; 0xf4
40013810:	d2f4d1f4 	rscsle	sp, r4, #244, 2	; 0x3d
40013814:	d4f4d3f4 	ldrbtle	sp, [r4], #1012	; 0x3f4
40013818:	d6f4d5f4 			; <UNDEFINED> instruction: 0xd6f4d5f4
4001381c:	d8f4d7f4 	ldmle	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013820:	daf4d9f4 	ble	3fd49ff8 <GPM4DAT+0x2ed49d14>
40013824:	dcf4dbf4 	vldmiale	r4!, {d29-<overflow reg d86>}
40013828:	def4ddf4 	mrcle	13, 7, sp, cr4, cr4, {7}
4001382c:	e0f4dff4 	ldrsht	sp, [r4], #244	; 0xf4
40013830:	e2f4e1f4 	rscs	lr, r4, #244, 2	; 0x3d
40013834:	e4f4e3f4 	ldrbt	lr, [r4], #1012	; 0x3f4
40013838:	e6f4e5f4 			; <UNDEFINED> instruction: 0xe6f4e5f4
4001383c:	e8f4e7f4 	ldm	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40013840:	eaf4e9f4 	b	3fd4e018 <GPM4DAT+0x2ed4dd34>
40013844:	ecf4ebf4 	vldmia	r4!, {d30-<overflow reg d87>}
40013848:	eef4edf4 	mrc	13, 7, lr, cr4, cr4, {7}
4001384c:	f0f4eff4 			; <UNDEFINED> instruction: 0xf0f4eff4
40013850:	f2f4f1f4 	vsra.s64	<illegal reg q15.5>, q10, #12
40013854:	f4f4f3f4 			; <UNDEFINED> instruction: 0xf4f4f3f4
40013858:	f6f4f5f4 			; <UNDEFINED> instruction: 0xf6f4f5f4
4001385c:	f8f4f7f4 			; <UNDEFINED> instruction: 0xf8f4f7f4
40013860:	faf4f9f4 	blx	3fd52038 <GPM4DAT+0x2ed51d54>
40013864:	fcf4fbf4 	ldc2l	11, cr15, [r4], #976	; 0x3d0
40013868:	fef4fdf4 	mrc2	13, 7, pc, cr4, cr4, {7}
4001386c:	32f531f5 	rscscc	r3, r5, #1073741885	; 0x4000003d
40013870:	34f533f5 	ldrbtcc	r3, [r5], #1013	; 0x3f5
40013874:	36f535f5 			; <UNDEFINED> instruction: 0x36f535f5
40013878:	38f537f5 	ldmcc	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
4001387c:	3af539f5 	bcc	3fd62058 <GPM4DAT+0x2ed61d74>
40013880:	3cf53bf5 	fldmiaxcc	r5!, {d19-d140}	;@ Deprecated
40013884:	3ef53df5 	mrccc	13, 7, r3, cr5, cr5, {7}
40013888:	40f53ff5 	ldrshtmi	r3, [r5], #245	; 0xf5
4001388c:	42f541f5 	rscsmi	r4, r5, #1073741885	; 0x4000003d
40013890:	44f543f5 	ldrbtmi	r4, [r5], #1013	; 0x3f5
40013894:	46f545f5 			; <UNDEFINED> instruction: 0x46f545f5
40013898:	48f547f5 	ldmmi	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
4001389c:	4af549f5 	bmi	3fd66078 <GPM4DAT+0x2ed65d94>
400138a0:	4cf54bf5 	fldmiaxmi	r5!, {d20-d141}	;@ Deprecated
400138a4:	4ef54df5 	mrcmi	13, 7, r4, cr5, cr5, {7}
400138a8:	50f54ff5 	ldrshtpl	r4, [r5], #245	; 0xf5
400138ac:	52f551f5 	rscspl	r5, r5, #1073741885	; 0x4000003d
400138b0:	54f553f5 	ldrbtpl	r5, [r5], #1013	; 0x3f5
400138b4:	56f555f5 			; <UNDEFINED> instruction: 0x56f555f5
400138b8:	58f557f5 	ldmpl	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400138bc:	5af559f5 	bpl	3fd6a098 <GPM4DAT+0x2ed69db4>
400138c0:	5cf55bf5 	fldmiaxpl	r5!, {d21-d142}	;@ Deprecated
400138c4:	5ef55df5 	mrcpl	13, 7, r5, cr5, cr5, {7}
400138c8:	60f55ff5 	ldrshtvs	r5, [r5], #245	; 0xf5
400138cc:	62f561f5 	rscsvs	r6, r5, #1073741885	; 0x4000003d
400138d0:	64f563f5 	ldrbtvs	r6, [r5], #1013	; 0x3f5
400138d4:	66f565f5 			; <UNDEFINED> instruction: 0x66f565f5
400138d8:	68f567f5 	ldmvs	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400138dc:	6af569f5 	bvs	3fd6e0b8 <GPM4DAT+0x2ed6ddd4>
400138e0:	6cf56bf5 	fldmiaxvs	r5!, {d22-d143}	;@ Deprecated
400138e4:	6ef56df5 	mrcvs	13, 7, r6, cr5, cr5, {7}
400138e8:	70f56ff5 	ldrshtvc	r6, [r5], #245	; 0xf5
400138ec:	72f571f5 	rscsvc	r7, r5, #1073741885	; 0x4000003d
400138f0:	74f573f5 	ldrbtvc	r7, [r5], #1013	; 0x3f5
400138f4:	76f575f5 			; <UNDEFINED> instruction: 0x76f575f5
400138f8:	78f577f5 	ldmvc	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400138fc:	7af579f5 	bvc	3fd720d8 <GPM4DAT+0x2ed71df4>
40013900:	7cf57bf5 	fldmiaxvc	r5!, {d23-d144}	;@ Deprecated
40013904:	7ef57df5 	mrcvc	13, 7, r7, cr5, cr5, {7}
40013908:	92f591f5 	rscsls	r9, r5, #1073741885	; 0x4000003d
4001390c:	94f593f5 	ldrbtls	r9, [r5], #1013	; 0x3f5
40013910:	96f595f5 			; <UNDEFINED> instruction: 0x96f595f5
40013914:	98f597f5 	ldmls	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40013918:	9af599f5 	bls	3fd7a0f4 <GPM4DAT+0x2ed79e10>
4001391c:	9cf59bf5 	fldmiaxls	r5!, {d25-d146}	;@ Deprecated
40013920:	9ef59df5 	mrcls	13, 7, r9, cr5, cr5, {7}
40013924:	a0f59ff5 	ldrshtge	r9, [r5], #245	; 0xf5
40013928:	a2f5a1f5 	rscsge	sl, r5, #1073741885	; 0x4000003d
4001392c:	a4f5a3f5 	ldrbtge	sl, [r5], #1013	; 0x3f5
40013930:	a6f5a5f5 			; <UNDEFINED> instruction: 0xa6f5a5f5
40013934:	a8f5a7f5 	ldmge	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40013938:	aaf5a9f5 	bge	3fd7e114 <GPM4DAT+0x2ed7de30>
4001393c:	acf5abf5 	fldmiaxge	r5!, {d26-d147}	;@ Deprecated
40013940:	aef5adf5 	mrcge	13, 7, sl, cr5, cr5, {7}
40013944:	b0f5aff5 	ldrshtlt	sl, [r5], #245	; 0xf5
40013948:	b2f5b1f5 	rscslt	fp, r5, #1073741885	; 0x4000003d
4001394c:	b4f5b3f5 	ldrbtlt	fp, [r5], #1013	; 0x3f5
40013950:	b6f5b5f5 			; <UNDEFINED> instruction: 0xb6f5b5f5
40013954:	b8f5b7f5 	ldmlt	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40013958:	baf5b9f5 	blt	3fd82134 <GPM4DAT+0x2ed81e50>
4001395c:	bcf5bbf5 	fldmiaxlt	r5!, {d27-d148}	;@ Deprecated
40013960:	bef5bdf5 	mrclt	13, 7, fp, cr5, cr5, {7}
40013964:	c0f5bff5 	ldrshtgt	fp, [r5], #245	; 0xf5
40013968:	c2f5c1f5 	rscsgt	ip, r5, #1073741885	; 0x4000003d
4001396c:	c4f5c3f5 	ldrbtgt	ip, [r5], #1013	; 0x3f5
40013970:	c6f5c5f5 			; <UNDEFINED> instruction: 0xc6f5c5f5
40013974:	c8f5c7f5 	ldmgt	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013978:	caf5c9f5 	bgt	3fd86154 <GPM4DAT+0x2ed85e70>
4001397c:	ccf5cbf5 	fldmiaxgt	r5!, {d28-d149}	;@ Deprecated
40013980:	cef5cdf5 	mrcgt	13, 7, ip, cr5, cr5, {7}
40013984:	d0f5cff5 	ldrshtle	ip, [r5], #245	; 0xf5
40013988:	d2f5d1f5 	rscsle	sp, r5, #1073741885	; 0x4000003d
4001398c:	d4f5d3f5 	ldrbtle	sp, [r5], #1013	; 0x3f5
40013990:	d6f5d5f5 			; <UNDEFINED> instruction: 0xd6f5d5f5
40013994:	d8f5d7f5 	ldmle	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013998:	daf5d9f5 	ble	3fd8a174 <GPM4DAT+0x2ed89e90>
4001399c:	dcf5dbf5 	fldmiaxle	r5!, {d29-d150}	;@ Deprecated
400139a0:	def5ddf5 	mrcle	13, 7, sp, cr5, cr5, {7}
400139a4:	e0f5dff5 	ldrsht	sp, [r5], #245	; 0xf5
400139a8:	e2f5e1f5 	rscs	lr, r5, #1073741885	; 0x4000003d
400139ac:	e4f5e3f5 	ldrbt	lr, [r5], #1013	; 0x3f5
400139b0:	e6f5e5f5 			; <UNDEFINED> instruction: 0xe6f5e5f5
400139b4:	e8f5e7f5 	ldm	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400139b8:	eaf5e9f5 	b	3fd8e194 <GPM4DAT+0x2ed8deb0>
400139bc:	ecf5ebf5 	fldmiax	r5!, {d30-d151}	;@ Deprecated
400139c0:	eef5edf5 	mrc	13, 7, lr, cr5, cr5, {7}
400139c4:	f0f5eff5 			; <UNDEFINED> instruction: 0xf0f5eff5
400139c8:	f2f5f1f5 	vsra.s64	<illegal reg q15.5>, <illegal reg q10.5>, #11
400139cc:	f4f5f3f5 			; <UNDEFINED> instruction: 0xf4f5f3f5
400139d0:	f6f5f5f5 			; <UNDEFINED> instruction: 0xf6f5f5f5
400139d4:	f8f5f7f5 			; <UNDEFINED> instruction: 0xf8f5f7f5
400139d8:	faf5f9f5 	blx	3fd921b4 <GPM4DAT+0x2ed91ed0>
400139dc:	fcf5fbf5 	ldc2l	11, cr15, [r5], #980	; 0x3d4
400139e0:	fef5fdf5 	mrc2	13, 7, pc, cr5, cr5, {7}
400139e4:	32f631f6 	rscscc	r3, r6, #-2147483587	; 0x8000003d
400139e8:	34f633f6 	ldrbtcc	r3, [r6], #1014	; 0x3f6
400139ec:	36f635f6 			; <UNDEFINED> instruction: 0x36f635f6
400139f0:	38f637f6 	ldmcc	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
400139f4:	3af639f6 	bcc	3fda21d4 <GPM4DAT+0x2eda1ef0>
400139f8:	3cf63bf6 	vldmiacc	r6!, {d19-<overflow reg d77>}
400139fc:	3ef63df6 	mrccc	13, 7, r3, cr6, cr6, {7}
40013a00:	40f63ff6 	ldrshtmi	r3, [r6], #246	; 0xf6
40013a04:	42f641f6 	rscsmi	r4, r6, #-2147483587	; 0x8000003d
40013a08:	44f643f6 	ldrbtmi	r4, [r6], #1014	; 0x3f6
40013a0c:	46f645f6 			; <UNDEFINED> instruction: 0x46f645f6
40013a10:	48f647f6 	ldmmi	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
40013a14:	4af649f6 	bmi	3fda61f4 <GPM4DAT+0x2eda5f10>
40013a18:	4cf64bf6 	vldmiami	r6!, {d20-<overflow reg d78>}
40013a1c:	4ef64df6 	mrcmi	13, 7, r4, cr6, cr6, {7}
40013a20:	50f64ff6 	ldrshtpl	r4, [r6], #246	; 0xf6
40013a24:	52f651f6 	rscspl	r5, r6, #-2147483587	; 0x8000003d
40013a28:	54f653f6 	ldrbtpl	r5, [r6], #1014	; 0x3f6
40013a2c:	56f655f6 			; <UNDEFINED> instruction: 0x56f655f6
40013a30:	58f657f6 	ldmpl	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40013a34:	5af659f6 	bpl	3fdaa214 <GPM4DAT+0x2eda9f30>
40013a38:	5cf65bf6 	vldmiapl	r6!, {d21-<overflow reg d79>}
40013a3c:	5ef65df6 	mrcpl	13, 7, r5, cr6, cr6, {7}
40013a40:	60f65ff6 	ldrshtvs	r5, [r6], #246	; 0xf6
40013a44:	62f661f6 	rscsvs	r6, r6, #-2147483587	; 0x8000003d
40013a48:	64f663f6 	ldrbtvs	r6, [r6], #1014	; 0x3f6
40013a4c:	66f665f6 			; <UNDEFINED> instruction: 0x66f665f6
40013a50:	68f667f6 	ldmvs	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40013a54:	6af669f6 	bvs	3fdae234 <GPM4DAT+0x2edadf50>
40013a58:	6cf66bf6 	vldmiavs	r6!, {d22-<overflow reg d80>}
40013a5c:	6ef66df6 	mrcvs	13, 7, r6, cr6, cr6, {7}
40013a60:	70f66ff6 	ldrshtvc	r6, [r6], #246	; 0xf6
40013a64:	72f671f6 	rscsvc	r7, r6, #-2147483587	; 0x8000003d
40013a68:	74f673f6 	ldrbtvc	r7, [r6], #1014	; 0x3f6
40013a6c:	76f675f6 			; <UNDEFINED> instruction: 0x76f675f6
40013a70:	78f677f6 	ldmvc	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40013a74:	7af679f6 	bvc	3fdb2254 <GPM4DAT+0x2edb1f70>
40013a78:	7cf67bf6 	vldmiavc	r6!, {d23-<overflow reg d81>}
40013a7c:	7ef67df6 	mrcvc	13, 7, r7, cr6, cr6, {7}
40013a80:	92f691f6 	rscsls	r9, r6, #-2147483587	; 0x8000003d
40013a84:	94f693f6 	ldrbtls	r9, [r6], #1014	; 0x3f6
40013a88:	96f695f6 			; <UNDEFINED> instruction: 0x96f695f6
40013a8c:	98f697f6 	ldmls	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40013a90:	9af699f6 	bls	3fdba270 <GPM4DAT+0x2edb9f8c>
40013a94:	9cf69bf6 	vldmials	r6!, {d25-<overflow reg d83>}
40013a98:	9ef69df6 	mrcls	13, 7, r9, cr6, cr6, {7}
40013a9c:	a0f69ff6 	ldrshtge	r9, [r6], #246	; 0xf6
40013aa0:	a2f6a1f6 	rscsge	sl, r6, #-2147483587	; 0x8000003d
40013aa4:	a4f6a3f6 	ldrbtge	sl, [r6], #1014	; 0x3f6
40013aa8:	a6f6a5f6 			; <UNDEFINED> instruction: 0xa6f6a5f6
40013aac:	a8f6a7f6 	ldmge	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40013ab0:	aaf6a9f6 	bge	3fdbe290 <GPM4DAT+0x2edbdfac>
40013ab4:	acf6abf6 	vldmiage	r6!, {d26-<overflow reg d84>}
40013ab8:	aef6adf6 	mrcge	13, 7, sl, cr6, cr6, {7}
40013abc:	b0f6aff6 	ldrshtlt	sl, [r6], #246	; 0xf6
40013ac0:	b2f6b1f6 	rscslt	fp, r6, #-2147483587	; 0x8000003d
40013ac4:	b4f6b3f6 	ldrbtlt	fp, [r6], #1014	; 0x3f6
40013ac8:	b6f6b5f6 			; <UNDEFINED> instruction: 0xb6f6b5f6
40013acc:	b8f6b7f6 	ldmlt	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40013ad0:	baf6b9f6 	blt	3fdc22b0 <GPM4DAT+0x2edc1fcc>
40013ad4:	bcf6bbf6 	vldmialt	r6!, {d27-<overflow reg d85>}
40013ad8:	bef6bdf6 	mrclt	13, 7, fp, cr6, cr6, {7}
40013adc:	c0f6bff6 	ldrshtgt	fp, [r6], #246	; 0xf6
40013ae0:	c2f6c1f6 	rscsgt	ip, r6, #-2147483587	; 0x8000003d
40013ae4:	c4f6c3f6 	ldrbtgt	ip, [r6], #1014	; 0x3f6
40013ae8:	c6f6c5f6 			; <UNDEFINED> instruction: 0xc6f6c5f6
40013aec:	c8f6c7f6 	ldmgt	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013af0:	caf6c9f6 	bgt	3fdc62d0 <GPM4DAT+0x2edc5fec>
40013af4:	ccf6cbf6 	vldmiagt	r6!, {d28-<overflow reg d86>}
40013af8:	cef6cdf6 	mrcgt	13, 7, ip, cr6, cr6, {7}
40013afc:	d0f6cff6 	ldrshtle	ip, [r6], #246	; 0xf6
40013b00:	d2f6d1f6 	rscsle	sp, r6, #-2147483587	; 0x8000003d
40013b04:	d4f6d3f6 	ldrbtle	sp, [r6], #1014	; 0x3f6
40013b08:	d6f6d5f6 			; <UNDEFINED> instruction: 0xd6f6d5f6
40013b0c:	d8f6d7f6 	ldmle	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013b10:	daf6d9f6 	ble	3fdca2f0 <GPM4DAT+0x2edca00c>
40013b14:	dcf6dbf6 	vldmiale	r6!, {d29-<overflow reg d87>}
40013b18:	def6ddf6 	mrcle	13, 7, sp, cr6, cr6, {7}
40013b1c:	e0f6dff6 	ldrsht	sp, [r6], #246	; 0xf6
40013b20:	e2f6e1f6 	rscs	lr, r6, #-2147483587	; 0x8000003d
40013b24:	e4f6e3f6 	ldrbt	lr, [r6], #1014	; 0x3f6
40013b28:	e6f6e5f6 			; <UNDEFINED> instruction: 0xe6f6e5f6
40013b2c:	e8f6e7f6 	ldm	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40013b30:	eaf6e9f6 	b	3fdce310 <GPM4DAT+0x2edce02c>
40013b34:	ecf6ebf6 	vldmia	r6!, {d30-<overflow reg d88>}
40013b38:	eef6edf6 	mrc	13, 7, lr, cr6, cr6, {7}
40013b3c:	f0f6eff6 			; <UNDEFINED> instruction: 0xf0f6eff6
40013b40:	f2f6f1f6 	vsra.s64	<illegal reg q15.5>, q11, #10
40013b44:	f4f6f3f6 			; <UNDEFINED> instruction: 0xf4f6f3f6
40013b48:	f6f6f5f6 			; <UNDEFINED> instruction: 0xf6f6f5f6
40013b4c:	f8f6f7f6 			; <UNDEFINED> instruction: 0xf8f6f7f6
40013b50:	faf6f9f6 	blx	3fdd2330 <GPM4DAT+0x2edd204c>
40013b54:	fcf6fbf6 	ldc2l	11, cr15, [r6], #984	; 0x3d8
40013b58:	fef6fdf6 	mrc2	13, 7, pc, cr6, cr6, {7}
40013b5c:	32f731f7 	rscscc	r3, r7, #-1073741763	; 0xc000003d

40013b60 <.LANCHOR1>:
40013b60:	34f733f7 	ldrbtcc	r3, [r7], #1015	; 0x3f7
40013b64:	36f735f7 			; <UNDEFINED> instruction: 0x36f735f7
40013b68:	38f737f7 	ldmcc	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40013b6c:	3af739f7 	bcc	3fde2350 <GPM4DAT+0x2ede206c>
40013b70:	3cf73bf7 	fldmiaxcc	r7!, {d19-d141}	;@ Deprecated
40013b74:	3ef73df7 	mrccc	13, 7, r3, cr7, cr7, {7}
40013b78:	40f73ff7 	ldrshtmi	r3, [r7], #247	; 0xf7
40013b7c:	42f741f7 	rscsmi	r4, r7, #-1073741763	; 0xc000003d
40013b80:	44f743f7 	ldrbtmi	r4, [r7], #1015	; 0x3f7
40013b84:	46f745f7 			; <UNDEFINED> instruction: 0x46f745f7
40013b88:	48f747f7 	ldmmi	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
40013b8c:	4af749f7 	bmi	3fde6370 <GPM4DAT+0x2ede608c>
40013b90:	4cf74bf7 	fldmiaxmi	r7!, {d20-d142}	;@ Deprecated
40013b94:	4ef74df7 	mrcmi	13, 7, r4, cr7, cr7, {7}
40013b98:	50f74ff7 	ldrshtpl	r4, [r7], #247	; 0xf7
40013b9c:	52f751f7 	rscspl	r5, r7, #-1073741763	; 0xc000003d
40013ba0:	54f753f7 	ldrbtpl	r5, [r7], #1015	; 0x3f7
40013ba4:	56f755f7 			; <UNDEFINED> instruction: 0x56f755f7
40013ba8:	58f757f7 	ldmpl	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40013bac:	5af759f7 	bpl	3fdea390 <GPM4DAT+0x2edea0ac>
40013bb0:	5cf75bf7 	fldmiaxpl	r7!, {d21-d143}	;@ Deprecated
40013bb4:	5ef75df7 	mrcpl	13, 7, r5, cr7, cr7, {7}
40013bb8:	60f75ff7 	ldrshtvs	r5, [r7], #247	; 0xf7
40013bbc:	62f761f7 	rscsvs	r6, r7, #-1073741763	; 0xc000003d
40013bc0:	64f763f7 	ldrbtvs	r6, [r7], #1015	; 0x3f7
40013bc4:	66f765f7 			; <UNDEFINED> instruction: 0x66f765f7
40013bc8:	68f767f7 	ldmvs	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40013bcc:	6af769f7 	bvs	3fdee3b0 <GPM4DAT+0x2edee0cc>
40013bd0:	6cf76bf7 	fldmiaxvs	r7!, {d22-d144}	;@ Deprecated
40013bd4:	6ef76df7 	mrcvs	13, 7, r6, cr7, cr7, {7}
40013bd8:	70f76ff7 	ldrshtvc	r6, [r7], #247	; 0xf7
40013bdc:	72f771f7 	rscsvc	r7, r7, #-1073741763	; 0xc000003d
40013be0:	74f773f7 	ldrbtvc	r7, [r7], #1015	; 0x3f7
40013be4:	76f775f7 			; <UNDEFINED> instruction: 0x76f775f7
40013be8:	78f777f7 	ldmvc	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40013bec:	7af779f7 	bvc	3fdf23d0 <GPM4DAT+0x2edf20ec>
40013bf0:	7cf77bf7 	fldmiaxvc	r7!, {d23-d145}	;@ Deprecated
40013bf4:	7ef77df7 	mrcvc	13, 7, r7, cr7, cr7, {7}
40013bf8:	92f791f7 	rscsls	r9, r7, #-1073741763	; 0xc000003d
40013bfc:	94f793f7 	ldrbtls	r9, [r7], #1015	; 0x3f7
40013c00:	96f795f7 			; <UNDEFINED> instruction: 0x96f795f7
40013c04:	98f797f7 	ldmls	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40013c08:	9af799f7 	bls	3fdfa3ec <GPM4DAT+0x2edfa108>
40013c0c:	9cf79bf7 	fldmiaxls	r7!, {d25-d147}	;@ Deprecated
40013c10:	9ef79df7 	mrcls	13, 7, r9, cr7, cr7, {7}
40013c14:	a0f79ff7 	ldrshtge	r9, [r7], #247	; 0xf7
40013c18:	a2f7a1f7 	rscsge	sl, r7, #-1073741763	; 0xc000003d
40013c1c:	a4f7a3f7 	ldrbtge	sl, [r7], #1015	; 0x3f7
40013c20:	a6f7a5f7 			; <UNDEFINED> instruction: 0xa6f7a5f7
40013c24:	a8f7a7f7 	ldmge	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40013c28:	aaf7a9f7 	bge	3fdfe40c <GPM4DAT+0x2edfe128>
40013c2c:	acf7abf7 	fldmiaxge	r7!, {d26-d148}	;@ Deprecated
40013c30:	aef7adf7 	mrcge	13, 7, sl, cr7, cr7, {7}
40013c34:	b0f7aff7 	ldrshtlt	sl, [r7], #247	; 0xf7
40013c38:	b2f7b1f7 	rscslt	fp, r7, #-1073741763	; 0xc000003d
40013c3c:	b4f7b3f7 	ldrbtlt	fp, [r7], #1015	; 0x3f7
40013c40:	b6f7b5f7 			; <UNDEFINED> instruction: 0xb6f7b5f7
40013c44:	b8f7b7f7 	ldmlt	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40013c48:	baf7b9f7 	blt	3fe0242c <GPM4DAT+0x2ee02148>
40013c4c:	bcf7bbf7 	fldmiaxlt	r7!, {d27-d149}	;@ Deprecated
40013c50:	bef7bdf7 	mrclt	13, 7, fp, cr7, cr7, {7}
40013c54:	c0f7bff7 	ldrshtgt	fp, [r7], #247	; 0xf7
40013c58:	c2f7c1f7 	rscsgt	ip, r7, #-1073741763	; 0xc000003d
40013c5c:	c4f7c3f7 	ldrbtgt	ip, [r7], #1015	; 0x3f7
40013c60:	c6f7c5f7 			; <UNDEFINED> instruction: 0xc6f7c5f7
40013c64:	c8f7c7f7 	ldmgt	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013c68:	caf7c9f7 	bgt	3fe0644c <GPM4DAT+0x2ee06168>
40013c6c:	ccf7cbf7 	fldmiaxgt	r7!, {d28-d150}	;@ Deprecated
40013c70:	cef7cdf7 	mrcgt	13, 7, ip, cr7, cr7, {7}
40013c74:	d0f7cff7 	ldrshtle	ip, [r7], #247	; 0xf7
40013c78:	d2f7d1f7 	rscsle	sp, r7, #-1073741763	; 0xc000003d
40013c7c:	d4f7d3f7 	ldrbtle	sp, [r7], #1015	; 0x3f7
40013c80:	d6f7d5f7 			; <UNDEFINED> instruction: 0xd6f7d5f7
40013c84:	d8f7d7f7 	ldmle	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013c88:	daf7d9f7 	ble	3fe0a46c <GPM4DAT+0x2ee0a188>
40013c8c:	dcf7dbf7 	fldmiaxle	r7!, {d29-d151}	;@ Deprecated
40013c90:	def7ddf7 	mrcle	13, 7, sp, cr7, cr7, {7}
40013c94:	e0f7dff7 	ldrsht	sp, [r7], #247	; 0xf7
40013c98:	e2f7e1f7 	rscs	lr, r7, #-1073741763	; 0xc000003d
40013c9c:	e4f7e3f7 	ldrbt	lr, [r7], #1015	; 0x3f7
40013ca0:	e6f7e5f7 			; <UNDEFINED> instruction: 0xe6f7e5f7
40013ca4:	e8f7e7f7 	ldm	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40013ca8:	eaf7e9f7 	b	3fe0e48c <GPM4DAT+0x2ee0e1a8>
40013cac:	ecf7ebf7 	fldmiax	r7!, {d30-d152}	;@ Deprecated
40013cb0:	eef7edf7 	mrc	13, 7, lr, cr7, cr7, {7}
40013cb4:	f0f7eff7 			; <UNDEFINED> instruction: 0xf0f7eff7
40013cb8:	f2f7f1f7 	vsra.s64	<illegal reg q15.5>, <illegal reg q11.5>, #9
40013cbc:	f4f7f3f7 			; <UNDEFINED> instruction: 0xf4f7f3f7
40013cc0:	f6f7f5f7 			; <UNDEFINED> instruction: 0xf6f7f5f7
40013cc4:	f8f7f7f7 			; <UNDEFINED> instruction: 0xf8f7f7f7
40013cc8:	faf7f9f7 	blx	3fe124ac <GPM4DAT+0x2ee121c8>
40013ccc:	fcf7fbf7 	ldc2l	11, cr15, [r7], #988	; 0x3dc
40013cd0:	fef7fdf7 	mrc2	13, 7, pc, cr7, cr7, {7}
40013cd4:	32f831f8 	rscscc	r3, r8, #248, 2	; 0x3e
40013cd8:	34f833f8 	ldrbtcc	r3, [r8], #1016	; 0x3f8
40013cdc:	36f835f8 			; <UNDEFINED> instruction: 0x36f835f8
40013ce0:	38f837f8 	ldmcc	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40013ce4:	3af839f8 	bcc	3fe224cc <GPM4DAT+0x2ee221e8>
40013ce8:	3cf83bf8 	vldmiacc	r8!, {d19-<overflow reg d78>}
40013cec:	3ef83df8 	mrccc	13, 7, r3, cr8, cr8, {7}
40013cf0:	40f83ff8 	ldrshtmi	r3, [r8], #248	; 0xf8
40013cf4:	42f841f8 	rscsmi	r4, r8, #248, 2	; 0x3e
40013cf8:	44f843f8 	ldrbtmi	r4, [r8], #1016	; 0x3f8
40013cfc:	46f845f8 			; <UNDEFINED> instruction: 0x46f845f8
40013d00:	48f847f8 	ldmmi	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, lr}^
40013d04:	4af849f8 	bmi	3fe264ec <GPM4DAT+0x2ee26208>
40013d08:	4cf84bf8 	vldmiami	r8!, {d20-<overflow reg d79>}
40013d0c:	4ef84df8 	mrcmi	13, 7, r4, cr8, cr8, {7}
40013d10:	50f84ff8 	ldrshtpl	r4, [r8], #248	; 0xf8
40013d14:	52f851f8 	rscspl	r5, r8, #248, 2	; 0x3e
40013d18:	54f853f8 	ldrbtpl	r5, [r8], #1016	; 0x3f8
40013d1c:	56f855f8 			; <UNDEFINED> instruction: 0x56f855f8
40013d20:	58f857f8 	ldmpl	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40013d24:	5af859f8 	bpl	3fe2a50c <GPM4DAT+0x2ee2a228>
40013d28:	5cf85bf8 	vldmiapl	r8!, {d21-<overflow reg d80>}
40013d2c:	5ef85df8 	mrcpl	13, 7, r5, cr8, cr8, {7}
40013d30:	60f85ff8 	ldrshtvs	r5, [r8], #248	; 0xf8
40013d34:	62f861f8 	rscsvs	r6, r8, #248, 2	; 0x3e
40013d38:	64f863f8 	ldrbtvs	r6, [r8], #1016	; 0x3f8
40013d3c:	66f865f8 			; <UNDEFINED> instruction: 0x66f865f8
40013d40:	68f867f8 	ldmvs	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40013d44:	6af869f8 	bvs	3fe2e52c <GPM4DAT+0x2ee2e248>
40013d48:	6cf86bf8 	vldmiavs	r8!, {d22-<overflow reg d81>}
40013d4c:	6ef86df8 	mrcvs	13, 7, r6, cr8, cr8, {7}
40013d50:	70f86ff8 	ldrshtvc	r6, [r8], #248	; 0xf8
40013d54:	72f871f8 	rscsvc	r7, r8, #248, 2	; 0x3e
40013d58:	74f873f8 	ldrbtvc	r7, [r8], #1016	; 0x3f8
40013d5c:	76f875f8 			; <UNDEFINED> instruction: 0x76f875f8
40013d60:	78f877f8 	ldmvc	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40013d64:	7af879f8 	bvc	3fe3254c <GPM4DAT+0x2ee32268>
40013d68:	7cf87bf8 	vldmiavc	r8!, {d23-<overflow reg d82>}
40013d6c:	7ef87df8 	mrcvc	13, 7, r7, cr8, cr8, {7}
40013d70:	92f891f8 	rscsls	r9, r8, #248, 2	; 0x3e
40013d74:	94f893f8 	ldrbtls	r9, [r8], #1016	; 0x3f8
40013d78:	96f895f8 			; <UNDEFINED> instruction: 0x96f895f8
40013d7c:	98f897f8 	ldmls	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40013d80:	9af899f8 	bls	3fe3a568 <GPM4DAT+0x2ee3a284>
40013d84:	9cf89bf8 	vldmials	r8!, {d25-<overflow reg d84>}
40013d88:	9ef89df8 	mrcls	13, 7, r9, cr8, cr8, {7}
40013d8c:	a0f89ff8 	ldrshtge	r9, [r8], #248	; 0xf8
40013d90:	a2f8a1f8 	rscsge	sl, r8, #248, 2	; 0x3e
40013d94:	a4f8a3f8 	ldrbtge	sl, [r8], #1016	; 0x3f8
40013d98:	a6f8a5f8 			; <UNDEFINED> instruction: 0xa6f8a5f8
40013d9c:	a8f8a7f8 	ldmge	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40013da0:	aaf8a9f8 	bge	3fe3e588 <GPM4DAT+0x2ee3e2a4>
40013da4:	acf8abf8 	vldmiage	r8!, {d26-<overflow reg d85>}
40013da8:	aef8adf8 	mrcge	13, 7, sl, cr8, cr8, {7}
40013dac:	b0f8aff8 	ldrshtlt	sl, [r8], #248	; 0xf8
40013db0:	b2f8b1f8 	rscslt	fp, r8, #248, 2	; 0x3e
40013db4:	b4f8b3f8 	ldrbtlt	fp, [r8], #1016	; 0x3f8
40013db8:	b6f8b5f8 			; <UNDEFINED> instruction: 0xb6f8b5f8
40013dbc:	b8f8b7f8 	ldmlt	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40013dc0:	baf8b9f8 	blt	3fe425a8 <GPM4DAT+0x2ee422c4>
40013dc4:	bcf8bbf8 	vldmialt	r8!, {d27-<overflow reg d86>}
40013dc8:	bef8bdf8 	mrclt	13, 7, fp, cr8, cr8, {7}
40013dcc:	c0f8bff8 	ldrshtgt	fp, [r8], #248	; 0xf8
40013dd0:	c2f8c1f8 	rscsgt	ip, r8, #248, 2	; 0x3e
40013dd4:	c4f8c3f8 	ldrbtgt	ip, [r8], #1016	; 0x3f8
40013dd8:	c6f8c5f8 			; <UNDEFINED> instruction: 0xc6f8c5f8
40013ddc:	c8f8c7f8 	ldmgt	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013de0:	caf8c9f8 	bgt	3fe465c8 <GPM4DAT+0x2ee462e4>
40013de4:	ccf8cbf8 	vldmiagt	r8!, {d28-<overflow reg d87>}
40013de8:	cef8cdf8 	mrcgt	13, 7, ip, cr8, cr8, {7}
40013dec:	d0f8cff8 	ldrshtle	ip, [r8], #248	; 0xf8
40013df0:	d2f8d1f8 	rscsle	sp, r8, #248, 2	; 0x3e
40013df4:	d4f8d3f8 	ldrbtle	sp, [r8], #1016	; 0x3f8
40013df8:	d6f8d5f8 			; <UNDEFINED> instruction: 0xd6f8d5f8
40013dfc:	d8f8d7f8 	ldmle	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013e00:	daf8d9f8 	ble	3fe4a5e8 <GPM4DAT+0x2ee4a304>
40013e04:	dcf8dbf8 	vldmiale	r8!, {d29-<overflow reg d88>}
40013e08:	def8ddf8 	mrcle	13, 7, sp, cr8, cr8, {7}
40013e0c:	e0f8dff8 	ldrsht	sp, [r8], #248	; 0xf8
40013e10:	e2f8e1f8 	rscs	lr, r8, #248, 2	; 0x3e
40013e14:	e4f8e3f8 	ldrbt	lr, [r8], #1016	; 0x3f8
40013e18:	e6f8e5f8 			; <UNDEFINED> instruction: 0xe6f8e5f8
40013e1c:	e8f8e7f8 	ldm	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40013e20:	eaf8e9f8 	b	3fe4e608 <GPM4DAT+0x2ee4e324>
40013e24:	ecf8ebf8 	vldmia	r8!, {d30-<overflow reg d89>}
40013e28:	eef8edf8 	mrc	13, 7, lr, cr8, cr8, {7}
40013e2c:	f0f8eff8 			; <UNDEFINED> instruction: 0xf0f8eff8
40013e30:	f2f8f1f8 	vsra.s64	<illegal reg q15.5>, q12, #8
40013e34:	f4f8f3f8 			; <UNDEFINED> instruction: 0xf4f8f3f8
40013e38:	f6f8f5f8 			; <UNDEFINED> instruction: 0xf6f8f5f8
40013e3c:	f8f8f7f8 			; <UNDEFINED> instruction: 0xf8f8f7f8
40013e40:	faf8f9f8 	blx	3fe52628 <GPM4DAT+0x2ee52344>
40013e44:	fcf8fbf8 	ldc2l	11, cr15, [r8], #992	; 0x3e0
40013e48:	fef8fdf8 	mrc2	13, 7, pc, cr8, cr8, {7}
40013e4c:	32f931f9 	rscscc	r3, r9, #1073741886	; 0x4000003e
40013e50:	34f933f9 	ldrbtcc	r3, [r9], #1017	; 0x3f9
40013e54:	36f935f9 			; <UNDEFINED> instruction: 0x36f935f9
40013e58:	38f937f9 	ldmcc	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40013e5c:	3af939f9 	bcc	3fe62648 <GPM4DAT+0x2ee62364>
40013e60:	3cf93bf9 	fldmiaxcc	r9!, {d19-d142}	;@ Deprecated
40013e64:	3ef93df9 	mrccc	13, 7, r3, cr9, cr9, {7}
40013e68:	40f93ff9 	ldrshtmi	r3, [r9], #249	; 0xf9
40013e6c:	42f941f9 	rscsmi	r4, r9, #1073741886	; 0x4000003e
40013e70:	44f943f9 	ldrbtmi	r4, [r9], #1017	; 0x3f9
40013e74:	46f945f9 			; <UNDEFINED> instruction: 0x46f945f9
40013e78:	48f947f9 	ldmmi	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, lr}^
40013e7c:	4af949f9 	bmi	3fe66668 <GPM4DAT+0x2ee66384>
40013e80:	4cf94bf9 	fldmiaxmi	r9!, {d20-d143}	;@ Deprecated
40013e84:	4ef94df9 	mrcmi	13, 7, r4, cr9, cr9, {7}
40013e88:	50f94ff9 	ldrshtpl	r4, [r9], #249	; 0xf9
40013e8c:	52f951f9 	rscspl	r5, r9, #1073741886	; 0x4000003e
40013e90:	54f953f9 	ldrbtpl	r5, [r9], #1017	; 0x3f9
40013e94:	56f955f9 			; <UNDEFINED> instruction: 0x56f955f9
40013e98:	58f957f9 	ldmpl	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40013e9c:	5af959f9 	bpl	3fe6a688 <GPM4DAT+0x2ee6a3a4>
40013ea0:	5cf95bf9 	fldmiaxpl	r9!, {d21-d144}	;@ Deprecated
40013ea4:	5ef95df9 	mrcpl	13, 7, r5, cr9, cr9, {7}
40013ea8:	60f95ff9 	ldrshtvs	r5, [r9], #249	; 0xf9
40013eac:	62f961f9 	rscsvs	r6, r9, #1073741886	; 0x4000003e
40013eb0:	64f963f9 	ldrbtvs	r6, [r9], #1017	; 0x3f9
40013eb4:	66f965f9 			; <UNDEFINED> instruction: 0x66f965f9
40013eb8:	68f967f9 	ldmvs	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40013ebc:	6af969f9 	bvs	3fe6e6a8 <GPM4DAT+0x2ee6e3c4>
40013ec0:	6cf96bf9 	fldmiaxvs	r9!, {d22-d145}	;@ Deprecated
40013ec4:	6ef96df9 	mrcvs	13, 7, r6, cr9, cr9, {7}
40013ec8:	70f96ff9 	ldrshtvc	r6, [r9], #249	; 0xf9
40013ecc:	72f971f9 	rscsvc	r7, r9, #1073741886	; 0x4000003e
40013ed0:	74f973f9 	ldrbtvc	r7, [r9], #1017	; 0x3f9
40013ed4:	76f975f9 			; <UNDEFINED> instruction: 0x76f975f9
40013ed8:	78f977f9 	ldmvc	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40013edc:	7af979f9 	bvc	3fe726c8 <GPM4DAT+0x2ee723e4>
40013ee0:	7cf97bf9 	fldmiaxvc	r9!, {d23-d146}	;@ Deprecated
40013ee4:	7ef97df9 	mrcvc	13, 7, r7, cr9, cr9, {7}
40013ee8:	92f991f9 	rscsls	r9, r9, #1073741886	; 0x4000003e
40013eec:	94f993f9 	ldrbtls	r9, [r9], #1017	; 0x3f9
40013ef0:	96f995f9 			; <UNDEFINED> instruction: 0x96f995f9
40013ef4:	98f997f9 	ldmls	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40013ef8:	9af999f9 	bls	3fe7a6e4 <GPM4DAT+0x2ee7a400>
40013efc:	9cf99bf9 	fldmiaxls	r9!, {d25-d148}	;@ Deprecated
40013f00:	9ef99df9 	mrcls	13, 7, r9, cr9, cr9, {7}
40013f04:	a0f99ff9 	ldrshtge	r9, [r9], #249	; 0xf9
40013f08:	a2f9a1f9 	rscsge	sl, r9, #1073741886	; 0x4000003e
40013f0c:	a4f9a3f9 	ldrbtge	sl, [r9], #1017	; 0x3f9
40013f10:	a6f9a5f9 			; <UNDEFINED> instruction: 0xa6f9a5f9
40013f14:	a8f9a7f9 	ldmge	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40013f18:	aaf9a9f9 	bge	3fe7e704 <GPM4DAT+0x2ee7e420>
40013f1c:	acf9abf9 	fldmiaxge	r9!, {d26-d149}	;@ Deprecated
40013f20:	aef9adf9 	mrcge	13, 7, sl, cr9, cr9, {7}
40013f24:	b0f9aff9 	ldrshtlt	sl, [r9], #249	; 0xf9
40013f28:	b2f9b1f9 	rscslt	fp, r9, #1073741886	; 0x4000003e
40013f2c:	b4f9b3f9 	ldrbtlt	fp, [r9], #1017	; 0x3f9
40013f30:	b6f9b5f9 			; <UNDEFINED> instruction: 0xb6f9b5f9
40013f34:	b8f9b7f9 	ldmlt	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40013f38:	baf9b9f9 	blt	3fe82724 <GPM4DAT+0x2ee82440>
40013f3c:	bcf9bbf9 	fldmiaxlt	r9!, {d27-d150}	;@ Deprecated
40013f40:	bef9bdf9 	mrclt	13, 7, fp, cr9, cr9, {7}
40013f44:	c0f9bff9 	ldrshtgt	fp, [r9], #249	; 0xf9
40013f48:	c2f9c1f9 	rscsgt	ip, r9, #1073741886	; 0x4000003e
40013f4c:	c4f9c3f9 	ldrbtgt	ip, [r9], #1017	; 0x3f9
40013f50:	c6f9c5f9 			; <UNDEFINED> instruction: 0xc6f9c5f9
40013f54:	c8f9c7f9 	ldmgt	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013f58:	caf9c9f9 	bgt	3fe86744 <GPM4DAT+0x2ee86460>
40013f5c:	ccf9cbf9 	fldmiaxgt	r9!, {d28-d151}	;@ Deprecated
40013f60:	cef9cdf9 	mrcgt	13, 7, ip, cr9, cr9, {7}
40013f64:	d0f9cff9 	ldrshtle	ip, [r9], #249	; 0xf9
40013f68:	d2f9d1f9 	rscsle	sp, r9, #1073741886	; 0x4000003e
40013f6c:	d4f9d3f9 	ldrbtle	sp, [r9], #1017	; 0x3f9
40013f70:	d6f9d5f9 			; <UNDEFINED> instruction: 0xd6f9d5f9
40013f74:	d8f9d7f9 	ldmle	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013f78:	daf9d9f9 	ble	3fe8a764 <GPM4DAT+0x2ee8a480>
40013f7c:	dcf9dbf9 	fldmiaxle	r9!, {d29-d152}	;@ Deprecated
40013f80:	def9ddf9 	mrcle	13, 7, sp, cr9, cr9, {7}
40013f84:	e0f9dff9 	ldrsht	sp, [r9], #249	; 0xf9
40013f88:	e2f9e1f9 	rscs	lr, r9, #1073741886	; 0x4000003e
40013f8c:	e4f9e3f9 	ldrbt	lr, [r9], #1017	; 0x3f9
40013f90:	e6f9e5f9 			; <UNDEFINED> instruction: 0xe6f9e5f9
40013f94:	e8f9e7f9 	ldm	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40013f98:	eaf9e9f9 	b	3fe8e784 <GPM4DAT+0x2ee8e4a0>
40013f9c:	ecf9ebf9 	fldmiax	r9!, {d30-d153}	;@ Deprecated
40013fa0:	eef9edf9 	mrc	13, 7, lr, cr9, cr9, {7}
40013fa4:	f0f9eff9 			; <UNDEFINED> instruction: 0xf0f9eff9
40013fa8:	f2f9f1f9 	vsra.s64	<illegal reg q15.5>, <illegal reg q12.5>, #7
40013fac:	f4f9f3f9 			; <UNDEFINED> instruction: 0xf4f9f3f9
40013fb0:	f6f9f5f9 			; <UNDEFINED> instruction: 0xf6f9f5f9
40013fb4:	f8f9f7f9 			; <UNDEFINED> instruction: 0xf8f9f7f9
40013fb8:	faf9f9f9 	blx	3fe927a4 <GPM4DAT+0x2ee924c0>
40013fbc:	fcf9fbf9 	ldc2l	11, cr15, [r9], #996	; 0x3e4
40013fc0:	fef9fdf9 	mrc2	13, 7, pc, cr9, cr9, {7}
40013fc4:	d9a0d9fe 	stmible	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}
40013fc8:	daa0dafe 	ble	3e84abc8 <GPM4DAT+0x2d84a8e4>
40013fcc:	dba0dbfe 	blle	3e84afcc <GPM4DAT+0x2d84ace8>
40013fd0:	dca0dcfe 	stcle	12, cr13, [r0], #1016	; 0x3f8
40013fd4:	dda0ddfe 	stcle	13, cr13, [r0, #1016]!	; 0x3f8
40013fd8:	dea0defe 	mcrle	14, 5, sp, cr0, cr14, {7}
40013fdc:	dfa0dffe 	svcle	0x00a0dffe
40013fe0:	89a0e0fe 	stmibhi	r0!, {r1, r2, r3, r4, r5, r6, r7, sp, lr, pc}
40013fe4:	8f918ccb 	svchi	0x00918ccb
40013fe8:	94539277 	ldrbls	r9, [r3], #-631	; 0xfffffd89
40013fec:	9c6998f3 	stclls	8, cr9, [r9], #-972	; 0xfffffc34
40013ff0:	a2539f7d 	subsge	r9, r3, #500	; 0x1f4
40013ff4:	a8f5a441 	ldmge	r5!, {r0, r6, sl, sp, pc}^
40013ff8:	aea1ac65 	cdpge	12, 10, cr10, cr1, cr5, {3}
40013ffc:	b445b297 	strblt	fp, [r5], #-663	; 0xfffffd69
40014000:	b8c1b6fc 	stmialt	r1, {r2, r3, r4, r5, r6, r7, r9, sl, ip, sp, pc}^
40014004:	c0b5bbeb 	adcsgt	fp, r5, fp, ror #23
40014008:	c677c375 			; <UNDEFINED> instruction: 0xc677c375
4001400c:	cdb6cae9 	ldcgt	10, cr12, [r6, #932]!	; 0x3a4
40014010:	d385d1b7 	orrle	sp, r5, #-1073741779	; 0xc000002d
40014014:	e04d9eb7 	strh	r9, [sp], #-231	; 0xffffff19
40014018:	e1fee0a0 	mvns	lr, r0, lsr #1
4001401c:	e2fee1a0 	rscs	lr, lr, #160, 2	; 0x28
40014020:	e3fee2a0 	mvns	lr, #160, 4
40014024:	e4fee3a0 	ldrbt	lr, [lr], #928	; 0x3a0
40014028:	e5fee4a0 	ldrb	lr, [lr, #1184]!	; 0x4a0
4001402c:	e6fee5a0 	ldrbt	lr, [lr], r0, lsr #11
40014030:	e7fee6a0 	ldrb	lr, [lr, r0, lsr #13]!
40014034:	e8fee7a0 	ldm	lr!, {r5, r7, r8, r9, sl, sp, lr, pc}^
40014038:	e9fee8a0 	ldmib	lr!, {r5, r7, fp, sp, lr, pc}^
4001403c:	eafee9a0 	b	3ffce6c4 <GPM4DAT+0x2efce3e0>
40014040:	ebfeeaa0 	bl	3ffceac8 <GPM4DAT+0x2efce7e4>
40014044:	ecfeeba0 	vldmia	lr!, {d30-<overflow reg d45>}
40014048:	edfeeca0 	ldcl	12, cr14, [lr, #640]!	; 0x280
4001404c:	eefeeda0 	cdp	13, 15, cr14, cr14, cr0, {5}
40014050:	effeeea0 	svc	0x00feeea0
40014054:	f0feefa0 			; <UNDEFINED> instruction: 0xf0feefa0
40014058:	f1fef0a0 			; <UNDEFINED> instruction: 0xf1fef0a0
4001405c:	f2fef1a0 	vext.8	d31, d30, d16, #1
40014060:	f3fef2a0 	vqmovn.s<illegal width 128>	d31, q8
40014064:	f4fef3a0 			; <UNDEFINED> instruction: 0xf4fef3a0
40014068:	f5fef4a0 			; <UNDEFINED> instruction: 0xf5fef4a0
4001406c:	f6fef5a0 			; <UNDEFINED> instruction: 0xf6fef5a0
40014070:	f7fef6a0 			; <UNDEFINED> instruction: 0xf7fef6a0
40014074:	f8fef7a0 			; <UNDEFINED> instruction: 0xf8fef7a0
40014078:	f9fef8a0 			; <UNDEFINED> instruction: 0xf9fef8a0
4001407c:	fefef9a0 	cdp2	9, 15, cr15, cr14, cr0, {5}

40014080 <_first>:
40014080:	02010000 	andeq	r0, r1, #0
40014084:	06050403 	streq	r0, [r5], -r3, lsl #8
40014088:	0a090807 	beq	402560ac <__ZI_LIMIT__+0x23c418>
4001408c:	0e0d0c0b 	cdpeq	12, 0, cr0, cr13, cr11, {0}
40014090:	1211100f 	andsne	r1, r1, #15
40014094:	00000013 	andeq	r0, r0, r3, lsl r0

40014098 <_middle>:
40014098:	01000000 	mrseq	r0, (UNDEF: 0)
4001409c:	05040302 	streq	r0, [r4, #-770]	; 0xfffffcfe
400140a0:	07060000 	streq	r0, [r6, -r0]
400140a4:	0b0a0908 	bleq	402964cc <__ZI_LIMIT__+0x27c838>
400140a8:	0d0c0000 	stceq	0, cr0, [ip, #-0]
400140ac:	11100f0e 	tstne	r0, lr, lsl #30
400140b0:	13120000 	tstne	r2, #0
400140b4:	00001514 	andeq	r1, r0, r4, lsl r5

400140b8 <_last>:
400140b8:	02010000 	andeq	r0, r1, #0
400140bc:	06050403 	streq	r0, [r5], -r3, lsl #8
400140c0:	0a090807 	beq	402560e4 <__ZI_LIMIT__+0x23c450>
400140c4:	0e0d0c0b 	cdpeq	12, 0, cr0, cr13, cr11, {0}
400140c8:	1100100f 	tstne	r0, pc
400140cc:	15141312 	ldrne	r1, [r4, #-786]	; 0xfffffcee
400140d0:	19181716 	ldmdbne	r8, {r1, r2, r4, r8, r9, sl, ip}
400140d4:	00001b1a 	andeq	r1, r0, sl, lsl fp

400140d8 <han16x16>:
	...
400140fc:	803f0000 	eorshi	r0, pc, r0
40014100:	80018001 	andhi	r8, r1, r1
40014104:	00060003 	andeq	r0, r6, r3
40014108:	0030000c 	eorseq	r0, r0, ip
	...
4001411c:	807f0000 	rsbshi	r0, pc, r0
40014120:	800d800d 	andhi	r8, sp, sp
40014124:	001b001b 	andseq	r0, fp, fp, lsl r0
40014128:	00480036 	subeq	r0, r8, r6, lsr r0
	...
4001413c:	00700000 	rsbseq	r0, r0, r0
40014140:	00300030 	eorseq	r0, r0, r0, lsr r0
40014144:	00300030 	eorseq	r0, r0, r0, lsr r0
40014148:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
4001415c:	007f0000 	rsbseq	r0, pc, r0
40014160:	00300030 	eorseq	r0, r0, r0, lsr r0
40014164:	00300030 	eorseq	r0, r0, r0, lsr r0
40014168:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
4001417c:	807f0000 	rsbshi	r0, pc, r0
40014180:	00360036 	eorseq	r0, r6, r6, lsr r0
40014184:	00360036 	eorseq	r0, r6, r6, lsr r0
40014188:	c01b0036 	andsgt	r0, fp, r6, lsr r0
	...
4001419c:	803f0000 	eorshi	r0, pc, r0
400141a0:	80018001 	andhi	r8, r1, r1
400141a4:	0030803f 	eorseq	r8, r0, pc, lsr r0
400141a8:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
400141bc:	807f0000 	rsbshi	r0, pc, r0
400141c0:	80318031 	eorshi	r8, r1, r1, lsr r0
400141c4:	80318031 	eorshi	r8, r1, r1, lsr r0
400141c8:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
400141dc:	80030000 	andhi	r0, r3, r0
400141e0:	80318071 	eorshi	r8, r1, r1, ror r0
400141e4:	8031803f 	eorshi	r8, r1, pc, lsr r0
400141e8:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
400141fc:	80030000 	andhi	r0, r3, r0
40014200:	806d80ed 	rsbhi	r8, sp, sp, ror #1
40014204:	806d807f 	rsbhi	r8, sp, pc, ror r0
40014208:	807f806d 	rsbshi	r8, pc, sp, rrx
	...
4001421c:	0006000e 	andeq	r0, r6, lr
40014220:	00060006 	andeq	r0, r6, r6
40014224:	000b000e 	andeq	r0, fp, lr
40014228:	c0608019 	rsbgt	r8, r0, r9, lsl r0
	...
4001423c:	00330000 	eorseq	r0, r3, r0
40014240:	00330033 	eorseq	r0, r3, r3, lsr r0
40014244:	002d0033 	eoreq	r0, sp, r3, lsr r0
40014248:	c0cc806d 	sbcgt	r8, ip, sp, rrx
	...
4001425c:	001e0000 	andseq	r0, lr, r0
40014260:	80610033 	rsbhi	r0, r1, r3, lsr r0
40014264:	80618061 	rsbhi	r8, r1, r1, rrx
40014268:	001e0033 	andseq	r0, lr, r3, lsr r0
	...
4001427c:	007f0000 	rsbseq	r0, pc, r0
40014280:	00030003 	andeq	r0, r3, r3
40014284:	000c0006 	andeq	r0, ip, r6
40014288:	8061001b 	rsbhi	r0, r1, fp, lsl r0
	...
4001429c:	807f0000 	rsbshi	r0, pc, r0
400142a0:	800d800d 	andhi	r8, sp, sp
400142a4:	003f001b 	eorseq	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
400142a8:	c0d8806d 	sbcsgt	r8, r8, sp, rrx
	...
400142bc:	0000001e 	andeq	r0, r0, lr, lsl r0
400142c0:	0003007f 	andeq	r0, r3, pc, ror r0
400142c4:	000e0006 	andeq	r0, lr, r6
400142c8:	8061001b 	rsbhi	r0, r1, fp, lsl r0
	...
400142dc:	807f0000 	rsbshi	r0, pc, r0
400142e0:	807f8001 	rsbshi	r8, pc, r1
400142e4:	00060003 	andeq	r0, r6, r3
400142e8:	0070000c 	rsbseq	r0, r0, ip
	...
400142fc:	807f0000 	rsbshi	r0, pc, r0
40014300:	00300030 	eorseq	r0, r0, r0, lsr r0
40014304:	0030803f 	eorseq	r8, r0, pc, lsr r0
40014308:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
4001431c:	c0ff0000 	rscsgt	r0, pc, r0
40014320:	00330033 	eorseq	r0, r3, r3, lsr r0
40014324:	00330033 	eorseq	r0, r3, r3, lsr r0
40014328:	c0ff0033 	rscsgt	r0, pc, r3, lsr r0	; <UNPREDICTABLE>
	...
4001433c:	c07f000e 	rsbsgt	r0, pc, lr
40014340:	001f0000 	andseq	r0, pc, r0
40014344:	80318031 	eorshi	r8, r1, r1, lsr r0
40014348:	001f8031 	andseq	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
4001437c:	3000f01f 	andcc	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40014380:	30003000 	andcc	r3, r0, r0
40014384:	20003000 	andcs	r3, r0, r0
	...
4001439c:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400143a0:	18031803 	stmdane	r3, {r0, r1, fp, ip}
400143a4:	10021803 	andne	r1, r2, r3, lsl #16
	...
400143bc:	00180038 	andseq	r0, r8, r8, lsr r0
400143c0:	00180018 	andseq	r0, r8, r8, lsl r0
400143c4:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400143dc:	0018f03f 	andseq	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
400143e0:	00180018 	andseq	r0, r8, r8, lsl r0
400143e4:	0000f00f 	andeq	pc, r0, pc
	...
400143fc:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40014400:	c018c018 	andsgt	ip, r8, r8, lsl r0
40014404:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
4001441c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014420:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40014424:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001443c:	3018f03f 	andscc	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40014440:	30183018 	andscc	r3, r8, r8, lsl r0
40014444:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
4001445c:	30187038 	andscc	r7, r8, r8, lsr r0
40014460:	3018f01f 	andscc	pc, r8, pc, lsl r0	; <UNPREDICTABLE>
40014464:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
4001447c:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40014480:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014484:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
4001449c:	80018003 	andhi	r8, r1, r3
400144a0:	3006c003 	andcc	ip, r6, r3
400144a4:	0c30180c 	ldceq	8, cr1, [r0], #-48	; 0xffffffd0
	...
400144bc:	600c600c 	andvs	r6, ip, ip
400144c0:	f01a600e 			; <UNDEFINED> instruction: 0xf01a600e
400144c4:	0c639831 	stcleq	8, cr9, [r3], #-196	; 0xffffff3c
	...
400144dc:	3018e00f 	andscc	lr, r8, pc
400144e0:	30183018 	andscc	r3, r8, r8, lsl r0
400144e4:	0000e00f 	andeq	lr, r0, pc
	...
400144fc:	6000f01f 	andvs	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40014500:	6003c000 	andvs	ip, r3, r0
40014504:	0c30180c 	ldceq	8, cr1, [r0], #-48	; 0xffffffd0
	...
4001451c:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
40014520:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
40014524:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
40014538:	c0030000 	andgt	r0, r3, r0
4001453c:	f81f0000 			; <UNDEFINED> instruction: 0xf81f0000
40014540:	6003c001 	andvs	ip, r3, r1
40014544:	0c30180e 	ldceq	8, cr1, [r0], #-56	; 0xffffffc8
	...
4001455c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014560:	f81f1800 			; <UNDEFINED> instruction: 0xf81f1800
40014564:	18001800 	stmdane	r0, {fp, ip}
40014568:	00001000 	andeq	r1, r0, r0
	...
4001457c:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40014580:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40014584:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001459c:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
400145a0:	60066006 	andvs	r6, r6, r6
400145a4:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
400145b8:	c0030000 	andgt	r0, r3, r0
400145bc:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
400145c0:	300c300c 	andcc	r3, ip, ip
400145c4:	0000e007 	andeq	lr, r0, r7
	...
400145fc:	3000f01f 	andcc	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40014600:	30003000 	andcc	r3, r0, r0
40014604:	20003000 	andcs	r3, r0, r0
	...
4001461c:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014620:	18031803 	stmdane	r3, {r0, r1, fp, ip}
40014624:	00001002 	andeq	r1, r0, r2
	...
4001463c:	00180038 	andseq	r0, r8, r8, lsr r0
40014640:	00180018 	andseq	r0, r8, r8, lsl r0
40014644:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001465c:	0018f03f 	andseq	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40014660:	00180018 	andseq	r0, r8, r8, lsl r0
40014664:	0000f00f 	andeq	pc, r0, pc
	...
4001467c:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40014680:	c018c018 	andsgt	ip, r8, r8, lsl r0
40014684:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
4001469c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400146a0:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
400146a4:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400146bc:	3018f03f 	andscc	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
400146c0:	30183018 	andscc	r3, r8, r8, lsl r0
400146c4:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
400146dc:	30187038 	andscc	r7, r8, r8, lsr r0
400146e0:	3018f01f 	andscc	pc, r8, pc, lsl r0	; <UNPREDICTABLE>
400146e4:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
400146fc:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40014700:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014704:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40014718:	80030000 	andhi	r0, r3, r0
4001471c:	c0038001 	andgt	r8, r3, r1
40014720:	180c3006 	stmdane	ip, {r1, r2, ip, sp}
40014724:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
40014738:	600c0000 	andvs	r0, ip, r0
4001473c:	e00e600c 	and	r6, lr, ip
40014740:	1831b01a 	ldmdane	r1!, {r1, r3, r4, ip, sp, pc}
40014744:	00000c61 	andeq	r0, r0, r1, ror #24
	...
40014758:	e0070000 	and	r0, r7, r0
4001475c:	300c300c 	andcc	r3, ip, ip
40014760:	e007300c 	and	r3, r7, ip
	...
40014778:	f01f0000 			; <UNDEFINED> instruction: 0xf01f0000
4001477c:	c0006000 	andgt	r6, r0, r0
40014780:	180c6003 	stmdane	ip, {r0, r1, sp, lr}
40014784:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
4001479c:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
400147a0:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
400147a4:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
400147b8:	c0030000 	andgt	r0, r3, r0
400147bc:	c001f81f 	andgt	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
400147c0:	180e6003 	stmdane	lr, {r0, r1, sp, lr}
400147c4:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
400147dc:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400147e0:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400147e4:	10001800 	andne	r1, r0, r0, lsl #16
	...
400147fc:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40014800:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40014804:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001481c:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40014820:	60066006 	andvs	r6, r6, r6
40014824:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40014838:	c0030000 	andgt	r0, r3, r0
4001483c:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
40014840:	300c300c 	andcc	r3, ip, ip
40014844:	0000e007 	andeq	lr, r0, r7
	...
4001487c:	8001803f 	andhi	r8, r1, pc, lsr r0
40014880:	80018001 	andhi	r8, r1, r1
40014884:	00018001 	andeq	r8, r1, r1
	...
4001489c:	c00cc03f 	andgt	ip, ip, pc, lsr r0
400148a0:	c00cc00c 	andgt	ip, ip, ip
400148a4:	8008c00c 	andhi	ip, r8, ip
	...
400148bc:	00300070 	eorseq	r0, r0, r0, ror r0
400148c0:	00300030 	eorseq	r0, r0, r0, lsr r0
400148c4:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
400148dc:	0030807f 	eorseq	r8, r0, pc, ror r0
400148e0:	00300030 	eorseq	r0, r0, r0, lsr r0
400148e4:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400148fc:	0033c07f 	eorseq	ip, r3, pc, ror r0
40014900:	00330033 	eorseq	r0, r3, r3, lsr r0
40014904:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
4001491c:	8001803f 	andhi	r8, r1, pc, lsr r0
40014920:	0030803f 	eorseq	r8, r0, pc, lsr r0
40014924:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001493c:	8031807f 	eorshi	r8, r1, pc, ror r0
40014940:	80318031 	eorshi	r8, r1, r1, lsr r0
40014944:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
4001495c:	80318073 	eorshi	r8, r1, r3, ror r0
40014960:	8031803f 	eorshi	r8, r1, pc, lsr r0
40014964:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
4001497c:	c036c076 	eorsgt	ip, r6, r6, ror r0
40014980:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
40014984:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
4001499c:	0006000e 	andeq	r0, r6, lr
400149a0:	8019000e 	andshi	r0, r9, lr
400149a4:	6040c030 	subvs	ip, r0, r0, lsr r0
	...
400149bc:	80198019 	andshi	r8, r9, r9, lsl r0
400149c0:	801f8019 	andshi	r8, pc, r9, lsl r0	; <UNPREDICTABLE>
400149c4:	6066c036 	rsbvs	ip, r6, r6, lsr r0
	...
400149dc:	8031001f 	eorshi	r0, r1, pc, lsl r0
400149e0:	80318031 	eorshi	r8, r1, r1, lsr r0
400149e4:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
400149fc:	0003803f 	andeq	r8, r3, pc, lsr r0
40014a00:	800d0006 	andhi	r0, sp, r6
40014a04:	0000c030 	andeq	ip, r0, r0, lsr r0
	...
40014a1c:	800dc03f 	andhi	ip, sp, pc, lsr r0
40014a20:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
40014a24:	0000c064 	andeq	ip, r0, r4, rrx
	...
40014a3c:	803f000e 	eorshi	r0, pc, lr
40014a40:	00060003 	andeq	r0, r6, r3
40014a44:	c030800d 	eorsgt	r8, r0, sp
	...
40014a5c:	c000c03f 	andgt	ip, r0, pc, lsr r0
40014a60:	c000c03f 	andgt	ip, r0, pc, lsr r0
40014a64:	8000c000 	andhi	ip, r0, r0
	...
40014a7c:	0030807f 	eorseq	r8, r0, pc, ror r0
40014a80:	0030803f 	eorseq	r8, r0, pc, lsr r0
40014a84:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40014a9c:	8019c03f 	andshi	ip, r9, pc, lsr r0
40014aa0:	80198019 	andshi	r8, r9, r9, lsl r0
40014aa4:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40014ab8:	000e0000 	andeq	r0, lr, r0
40014abc:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
40014ac0:	80318031 	eorshi	r8, r1, r1, lsr r0
40014ac4:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40014afc:	8001803f 	andhi	r8, r1, pc, lsr r0
40014b00:	80018001 	andhi	r8, r1, r1
40014b04:	00018001 	andeq	r8, r1, r1
	...
40014b1c:	c00cc03f 	andgt	ip, ip, pc, lsr r0
40014b20:	c00cc00c 	andgt	ip, ip, ip
40014b24:	8008c00c 	andhi	ip, r8, ip
	...
40014b3c:	00300070 	eorseq	r0, r0, r0, ror r0
40014b40:	00300030 	eorseq	r0, r0, r0, lsr r0
40014b44:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
40014b5c:	0030807f 	eorseq	r8, r0, pc, ror r0
40014b60:	00300030 	eorseq	r0, r0, r0, lsr r0
40014b64:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40014b7c:	0033c07f 	eorseq	ip, r3, pc, ror r0
40014b80:	00330033 	eorseq	r0, r3, r3, lsr r0
40014b84:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
40014b9c:	8001803f 	andhi	r8, r1, pc, lsr r0
40014ba0:	0030803f 	eorseq	r8, r0, pc, lsr r0
40014ba4:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40014bbc:	8031807f 	eorshi	r8, r1, pc, ror r0
40014bc0:	80318031 	eorshi	r8, r1, r1, lsr r0
40014bc4:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40014bdc:	80318073 	eorshi	r8, r1, r3, ror r0
40014be0:	8031803f 	eorshi	r8, r1, pc, lsr r0
40014be4:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40014bfc:	c036c076 	eorsgt	ip, r6, r6, ror r0
40014c00:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
40014c04:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40014c1c:	0006000e 	andeq	r0, r6, lr
40014c20:	8019000e 	andshi	r0, r9, lr
40014c24:	6040c030 	subvs	ip, r0, r0, lsr r0
	...
40014c3c:	80198019 	andshi	r8, r9, r9, lsl r0
40014c40:	801f8019 	andshi	r8, pc, r9, lsl r0	; <UNPREDICTABLE>
40014c44:	6066c036 	rsbvs	ip, r6, r6, lsr r0
	...
40014c5c:	8031001f 	eorshi	r0, r1, pc, lsl r0
40014c60:	80318031 	eorshi	r8, r1, r1, lsr r0
40014c64:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40014c7c:	0003803f 	andeq	r8, r3, pc, lsr r0
40014c80:	800d0006 	andhi	r0, sp, r6
40014c84:	0000c030 	andeq	ip, r0, r0, lsr r0
	...
40014c9c:	800dc03f 	andhi	ip, sp, pc, lsr r0
40014ca0:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
40014ca4:	0000c064 	andeq	ip, r0, r4, rrx
	...
40014cbc:	803f000e 	eorshi	r0, pc, lr
40014cc0:	00060003 	andeq	r0, r6, r3
40014cc4:	c030800d 	eorsgt	r8, r0, sp
	...
40014cdc:	c000c03f 	andgt	ip, r0, pc, lsr r0
40014ce0:	c000c03f 	andgt	ip, r0, pc, lsr r0
40014ce4:	8000c000 	andhi	ip, r0, r0
	...
40014cfc:	0030807f 	eorseq	r8, r0, pc, ror r0
40014d00:	0030803f 	eorseq	r8, r0, pc, lsr r0
40014d04:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40014d1c:	8019c03f 	andshi	ip, r9, pc, lsr r0
40014d20:	80198019 	andshi	r8, r9, r9, lsl r0
40014d24:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40014d38:	000e0000 	andeq	r0, lr, r0
40014d3c:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
40014d40:	80318031 	eorshi	r8, r1, r1, lsr r0
40014d44:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40014d7c:	8001803f 	andhi	r8, r1, pc, lsr r0
40014d80:	00038001 	andeq	r8, r3, r1
40014d84:	000c0006 	andeq	r0, ip, r6
40014d88:	00000030 	andeq	r0, r0, r0, lsr r0
	...
40014d9c:	800d807f 	andhi	r8, sp, pc, ror r0
40014da0:	001b800d 	andseq	r8, fp, sp
40014da4:	0036001b 	eorseq	r0, r6, fp, lsl r0
40014da8:	00000048 	andeq	r0, r0, r8, asr #32
	...
40014dbc:	00300070 	eorseq	r0, r0, r0, ror r0
40014dc0:	00300030 	eorseq	r0, r0, r0, lsr r0
40014dc4:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40014ddc:	0030007f 	eorseq	r0, r0, pc, ror r0
40014de0:	00300030 	eorseq	r0, r0, r0, lsr r0
40014de4:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40014dfc:	0036807f 	eorseq	r8, r6, pc, ror r0
40014e00:	00360036 	eorseq	r0, r6, r6, lsr r0
40014e04:	c01b0036 	andsgt	r0, fp, r6, lsr r0
	...
40014e1c:	8001803f 	andhi	r8, r1, pc, lsr r0
40014e20:	803f8001 	eorshi	r8, pc, r1
40014e24:	00300030 	eorseq	r0, r0, r0, lsr r0
40014e28:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
40014e3c:	8031807f 	eorshi	r8, r1, pc, ror r0
40014e40:	80318031 	eorshi	r8, r1, r1, lsr r0
40014e44:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40014e5c:	80318073 	eorshi	r8, r1, r3, ror r0
40014e60:	8031803f 	eorshi	r8, r1, pc, lsr r0
40014e64:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40014e7c:	806d80ed 	rsbhi	r8, sp, sp, ror #1
40014e80:	806d807f 	rsbhi	r8, sp, pc, ror r0
40014e84:	807f806d 	rsbshi	r8, pc, sp, rrx
	...
40014e9c:	0006000e 	andeq	r0, r6, lr
40014ea0:	000e0006 	andeq	r0, lr, r6
40014ea4:	8019000b 	andshi	r0, r9, fp
40014ea8:	0000c060 	andeq	ip, r0, r0, rrx
	...
40014ebc:	001b001b 	andseq	r0, fp, fp, lsl r0
40014ec0:	0015001b 	andseq	r0, r5, fp, lsl r0
40014ec4:	c0648035 	rsbgt	r8, r4, r5, lsr r0
	...
40014edc:	8031001f 	eorshi	r0, r1, pc, lsl r0
40014ee0:	80318031 	eorshi	r8, r1, r1, lsr r0
40014ee4:	001f8031 	andseq	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40014efc:	8001803f 	andhi	r8, r1, pc, lsr r0
40014f00:	00060003 	andeq	r0, r6, r3
40014f04:	c030800d 	eorsgt	r8, r0, sp
	...
40014f1c:	800d807f 	andhi	r8, sp, pc, ror r0
40014f20:	001b800d 	andseq	r8, fp, sp
40014f24:	806d003f 	rsbhi	r0, sp, pc, lsr r0
40014f28:	0000c018 	andeq	ip, r0, r8, lsl r0
	...
40014f3c:	007f001c 	rsbseq	r0, pc, ip, lsl r0	; <UNPREDICTABLE>
40014f40:	00060003 	andeq	r0, r6, r3
40014f44:	001b000e 	andseq	r0, fp, lr
40014f48:	00008061 	andeq	r8, r0, r1, rrx
	...
40014f5c:	8001803f 	andhi	r8, r1, pc, lsr r0
40014f60:	0003803f 	andeq	r8, r3, pc, lsr r0
40014f64:	000c0006 	andeq	r0, ip, r6
40014f68:	00000030 	andeq	r0, r0, r0, lsr r0
	...
40014f7c:	0030007f 	eorseq	r0, r0, pc, ror r0
40014f80:	003f0030 	eorseq	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
40014f84:	00300030 	eorseq	r0, r0, r0, lsr r0
40014f88:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40014f9c:	0033c07f 	eorseq	ip, r3, pc, ror r0
40014fa0:	00330033 	eorseq	r0, r3, r3, lsr r0
40014fa4:	c07f0033 	rsbsgt	r0, pc, r3, lsr r0	; <UNPREDICTABLE>
	...
40014fb8:	000c0000 	andeq	r0, ip, r0
40014fbc:	001e807f 	andseq	r8, lr, pc, ror r0
40014fc0:	00330033 	eorseq	r0, r3, r3, lsr r0
40014fc4:	001e0033 	andseq	r0, lr, r3, lsr r0
	...
40014ffc:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015000:	18001800 	stmdane	r0, {fp, ip}
40015004:	00001000 	andeq	r1, r0, r0
	...
4001501c:	1806f83f 	stmdane	r6, {r0, r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
40015020:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40015024:	00001004 	andeq	r1, r0, r4
	...
4001503c:	00180038 	andseq	r0, r8, r8, lsr r0
40015040:	f80f0018 			; <UNDEFINED> instruction: 0xf80f0018
	...
4001505c:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40015060:	f80f0018 			; <UNDEFINED> instruction: 0xf80f0018
	...
4001507c:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40015080:	780fc018 	stmdavc	pc, {r3, r4, lr, pc}	; <UNPREDICTABLE>
	...
4001509c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400150a0:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
400150a4:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400150bc:	180cf81f 	stmdane	ip, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400150c0:	f80f180c 			; <UNDEFINED> instruction: 0xf80f180c
	...
400150dc:	18183838 	ldmdane	r8, {r3, r4, r5, fp, ip, sp}
400150e0:	1818f81f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400150e4:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
400150fc:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40015100:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015104:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40015118:	80030000 	andhi	r0, r3, r0
4001511c:	c0038001 	andgt	r8, r3, r1
40015120:	180c3006 	stmdane	ip, {r1, r2, ip, sp}
40015124:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
40015138:	600c0000 	andvs	r0, ip, r0
4001513c:	600e600c 	andvs	r6, lr, ip
40015140:	9831f01b 	ldmdals	r1!, {r0, r1, r3, r4, ip, sp, lr, pc}
40015144:	00008c61 	andeq	r8, r0, r1, ror #24
	...
4001515c:	300ce007 	andcc	lr, ip, r7
40015160:	300c300c 	andcc	r3, ip, ip
40015164:	0000e007 	andeq	lr, r0, r7
	...
4001517c:	6000f01f 	andvs	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40015180:	6003c000 	andvs	ip, r3, r0
40015184:	0000181c 	andeq	r1, r0, ip, lsl r8
	...
4001519c:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
400151a0:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
400151a4:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
400151b8:	c0010000 	andgt	r0, r1, r0
400151bc:	c001f81f 	andgt	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
400151c0:	30066003 	andcc	r6, r6, r3
400151c4:	00000c18 	andeq	r0, r0, r8, lsl ip
	...
400151dc:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400151e0:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400151e4:	00001000 	andeq	r1, r0, r0
	...
400151fc:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40015200:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40015204:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001521c:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40015220:	60066006 	andvs	r6, r6, r6
40015224:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40015238:	c0030000 	andgt	r0, r3, r0
4001523c:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
40015240:	300c300c 	andcc	r3, ip, ip
40015244:	0000e007 	andeq	lr, r0, r7
	...
4001527c:	8001803f 	andhi	r8, r1, pc, lsr r0
40015280:	80018001 	andhi	r8, r1, r1
40015284:	00000001 	andeq	r0, r0, r1
	...
4001529c:	8019807f 	andshi	r8, r9, pc, ror r0
400152a0:	80198019 	andshi	r8, r9, r9, lsl r0
400152a4:	00000011 	andeq	r0, r0, r1, lsl r0
	...
400152bc:	00300070 	eorseq	r0, r0, r0, ror r0
400152c0:	00300030 	eorseq	r0, r0, r0, lsr r0
400152c4:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400152dc:	0030807f 	eorseq	r8, r0, pc, ror r0
400152e0:	00300030 	eorseq	r0, r0, r0, lsr r0
400152e4:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400152fc:	0033c07f 	eorseq	ip, r3, pc, ror r0
40015300:	00330033 	eorseq	r0, r3, r3, lsr r0
40015304:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
4001531c:	8001803f 	andhi	r8, r1, pc, lsr r0
40015320:	0030803f 	eorseq	r8, r0, pc, lsr r0
40015324:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001533c:	8031807f 	eorshi	r8, r1, pc, ror r0
40015340:	80318031 	eorshi	r8, r1, r1, lsr r0
40015344:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
4001535c:	80318073 	eorshi	r8, r1, r3, ror r0
40015360:	8031803f 	eorshi	r8, r1, pc, lsr r0
40015364:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
4001537c:	c036c076 	eorsgt	ip, r6, r6, ror r0
40015380:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
40015384:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40015398:	000e0000 	andeq	r0, lr, r0
4001539c:	000e0006 	andeq	r0, lr, r6
400153a0:	c0308019 	eorsgt	r8, r0, r9, lsl r0
400153a4:	00004040 	andeq	r4, r0, r0, asr #32
	...
400153bc:	80198019 	andshi	r8, r9, r9, lsl r0
400153c0:	c036801f 	eorsgt	r8, r6, pc, lsl r0
400153c4:	00006066 	andeq	r6, r0, r6, rrx
	...
400153dc:	8031001f 	eorshi	r0, r1, pc, lsl r0
400153e0:	80318031 	eorshi	r8, r1, r1, lsr r0
400153e4:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
400153fc:	0003803f 	andeq	r8, r3, pc, lsr r0
40015400:	80190006 	andshi	r0, r9, r6
40015404:	0000c060 	andeq	ip, r0, r0, rrx
	...
4001541c:	800dc07f 	andhi	ip, sp, pc, ror r0
40015420:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
40015424:	0000c064 	andeq	ip, r0, r4, rrx
	...
40015438:	000e0000 	andeq	r0, lr, r0
4001543c:	0003807f 	andeq	r8, r3, pc, ror r0
40015440:	80190006 	andshi	r0, r9, r6
40015444:	0000c060 	andeq	ip, r0, r0, rrx
	...
4001545c:	8001803f 	andhi	r8, r1, pc, lsr r0
40015460:	8001803f 	andhi	r8, r1, pc, lsr r0
40015464:	00018001 	andeq	r8, r1, r1
	...
4001547c:	0030807f 	eorseq	r8, r0, pc, ror r0
40015480:	0030803f 	eorseq	r8, r0, pc, lsr r0
40015484:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001549c:	0033807f 	eorseq	r8, r3, pc, ror r0
400154a0:	00330033 	eorseq	r0, r3, r3, lsr r0
400154a4:	0000807f 	andeq	r8, r0, pc, ror r0
	...
400154b8:	000e0000 	andeq	r0, lr, r0
400154bc:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
400154c0:	80318031 	eorshi	r8, r1, r1, lsr r0
400154c4:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
400154f8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400154fc:	18001800 	stmdane	r0, {fp, ip}
40015500:	18001800 	stmdane	r0, {fp, ip}
40015504:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40015508:	18001800 	stmdane	r0, {fp, ip}
4001550c:	18001800 	stmdane	r0, {fp, ip}
40015510:	18001800 	stmdane	r0, {fp, ip}
40015514:	00001000 	andeq	r1, r0, r0
40015518:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001551c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015520:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015524:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40015528:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001552c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015530:	26003600 	strcs	r3, [r0], -r0, lsl #12
40015534:	00000400 	andeq	r0, r0, r0, lsl #8
40015538:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001553c:	18001800 	stmdane	r0, {fp, ip}
40015540:	1f001800 	svcne	0x00001800
40015544:	18001800 	stmdane	r0, {fp, ip}
40015548:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
4001554c:	18001800 	stmdane	r0, {fp, ip}
40015550:	18001800 	stmdane	r0, {fp, ip}
40015554:	00001000 	andeq	r1, r0, r0
40015558:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001555c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015560:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40015564:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015568:	36003e00 	strcc	r3, [r0], -r0, lsl #28
4001556c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015570:	26003600 	strcs	r3, [r0], -r0, lsl #12
40015574:	00000400 	andeq	r0, r0, r0, lsl #8
40015578:	1c000000 	stcne	0, cr0, [r0], {-0}
4001557c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015580:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015584:	0c007c00 	stceq	12, cr7, [r0], {-0}
40015588:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001558c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015590:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015594:	00000800 	andeq	r0, r0, r0, lsl #16
40015598:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001559c:	36007600 	strcc	r7, [r0], -r0, lsl #12
400155a0:	36003600 	strcc	r3, [r0], -r0, lsl #12
400155a4:	3600f600 	strcc	pc, [r0], -r0, lsl #12
400155a8:	36003600 	strcc	r3, [r0], -r0, lsl #12
400155ac:	36003600 	strcc	r3, [r0], -r0, lsl #12
400155b0:	26003600 	strcs	r3, [r0], -r0, lsl #12
400155b4:	00000400 	andeq	r0, r0, r0, lsl #8
400155b8:	1c000000 	stcne	0, cr0, [r0], {-0}
400155bc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400155c0:	7c000c00 	stcvc	12, cr0, [r0], {-0}
400155c4:	7c000c00 	stcvc	12, cr0, [r0], {-0}
400155c8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400155cc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400155d0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400155d4:	00000800 	andeq	r0, r0, r0, lsl #16
400155d8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400155dc:	36007600 	strcc	r7, [r0], -r0, lsl #12
400155e0:	f6013600 			; <UNDEFINED> instruction: 0xf6013600
400155e4:	f6013600 			; <UNDEFINED> instruction: 0xf6013600
400155e8:	36003600 	strcc	r3, [r0], -r0, lsl #12
400155ec:	36003600 	strcc	r3, [r0], -r0, lsl #12
400155f0:	26003600 	strcs	r3, [r0], -r0, lsl #12
400155f4:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40015608:	80018001 	andhi	r8, r1, r1
4001560c:	fe7f8001 	cdp2	0, 7, cr8, cr15, cr1, {0}
	...
40015618:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001561c:	18001800 	stmdane	r0, {fp, ip}
40015620:	18001800 	stmdane	r0, {fp, ip}
40015624:	1f001800 	svcne	0x00001800
40015628:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
4001562c:	1800d87f 	stmdane	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}
40015630:	18001800 	stmdane	r0, {fp, ip}
40015634:	00001000 	andeq	r1, r0, r0
40015638:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001563c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015640:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015644:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40015648:	36183618 			; <UNDEFINED> instruction: 0x36183618
4001564c:	3600b67f 			; <UNDEFINED> instruction: 0x3600b67f
40015650:	26003600 	strcs	r3, [r0], -r0, lsl #12
40015654:	00000400 	andeq	r0, r0, r0, lsl #8
40015658:	1c000000 	stcne	0, cr0, [r0], {-0}
4001565c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015660:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015664:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015668:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
4001566c:	0c00ec7f 	stceq	12, cr14, [r0], {127}	; 0x7f
40015670:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015674:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40015688:	600ce00c 	andvs	lr, ip, ip
4001568c:	fe7f600c 	cdp2	0, 7, cr6, cr15, cr12, {0}
	...
400156a8:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
400156ac:	80018001 	andhi	r8, r1, r1
400156b0:	80018001 	andhi	r8, r1, r1
400156b4:	00000001 	andeq	r0, r0, r1
400156b8:	1c000000 	stcne	0, cr0, [r0], {-0}
400156bc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400156c0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400156c4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400156c8:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
400156cc:	0c067c06 	stceq	12, cr7, [r6], {6}
400156d0:	0c040c06 	stceq	12, cr0, [r4], {6}
400156d4:	00000800 	andeq	r0, r0, r0, lsl #16
400156d8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400156dc:	36007600 	strcc	r7, [r0], -r0, lsl #12
400156e0:	36003600 	strcc	r3, [r0], -r0, lsl #12
400156e4:	36003600 	strcc	r3, [r0], -r0, lsl #12
400156e8:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
400156ec:	360cf60d 	strcc	pc, [ip], -sp, lsl #12
400156f0:	2608360c 	strcs	r3, [r8], -ip, lsl #12
400156f4:	00000400 	andeq	r0, r0, r0, lsl #8
400156f8:	1c000000 	stcne	0, cr0, [r0], {-0}
400156fc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015700:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015704:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015708:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
4001570c:	0c060c06 	stceq	12, cr0, [r6], {6}
40015710:	0c040c06 	stceq	12, cr0, [r4], {6}
40015714:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40015728:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
4001572c:	60066006 	andvs	r6, r6, r6
40015730:	60066006 	andvs	r6, r6, r6
40015734:	00004004 	andeq	r4, r0, r4
	...
4001574c:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
	...
40015758:	1c000000 	stcne	0, cr0, [r0], {-0}
4001575c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015760:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015764:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015768:	ec000c00 	stc	12, cr0, [r0], {-0}
4001576c:	0c000c7f 	stceq	12, cr0, [r0], {127}	; 0x7f
40015770:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015774:	00000800 	andeq	r0, r0, r0, lsl #16
40015778:	1c000000 	stcne	0, cr0, [r0], {-0}
4001577c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015780:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015784:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015788:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001578c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015790:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015794:	00000800 	andeq	r0, r0, r0, lsl #16
	...
400157b8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400157bc:	18001800 	stmdane	r0, {fp, ip}
400157c0:	18001800 	stmdane	r0, {fp, ip}
400157c4:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
400157c8:	18001800 	stmdane	r0, {fp, ip}
400157cc:	18001800 	stmdane	r0, {fp, ip}
400157d0:	18001800 	stmdane	r0, {fp, ip}
400157d4:	00001000 	andeq	r1, r0, r0
400157d8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400157dc:	36007600 	strcc	r7, [r0], -r0, lsl #12
400157e0:	36003600 	strcc	r3, [r0], -r0, lsl #12
400157e4:	36003e00 	strcc	r3, [r0], -r0, lsl #28
400157e8:	36003600 	strcc	r3, [r0], -r0, lsl #12
400157ec:	36003600 	strcc	r3, [r0], -r0, lsl #12
400157f0:	26003600 	strcs	r3, [r0], -r0, lsl #12
400157f4:	00000400 	andeq	r0, r0, r0, lsl #8
400157f8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400157fc:	18001800 	stmdane	r0, {fp, ip}
40015800:	1f001800 	svcne	0x00001800
40015804:	18001800 	stmdane	r0, {fp, ip}
40015808:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
4001580c:	18001800 	stmdane	r0, {fp, ip}
40015810:	18001800 	stmdane	r0, {fp, ip}
40015814:	00001000 	andeq	r1, r0, r0
40015818:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001581c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015820:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40015824:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015828:	36003e00 	strcc	r3, [r0], -r0, lsl #28
4001582c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015830:	26003600 	strcs	r3, [r0], -r0, lsl #12
40015834:	00000400 	andeq	r0, r0, r0, lsl #8
40015838:	1c000000 	stcne	0, cr0, [r0], {-0}
4001583c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015840:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015844:	0c007c00 	stceq	12, cr7, [r0], {-0}
40015848:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001584c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015850:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015854:	00000800 	andeq	r0, r0, r0, lsl #16
40015858:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001585c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015860:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015864:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015868:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001586c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015870:	26003600 	strcs	r3, [r0], -r0, lsl #12
40015874:	00000400 	andeq	r0, r0, r0, lsl #8
40015878:	1c000000 	stcne	0, cr0, [r0], {-0}
4001587c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015880:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40015884:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40015888:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001588c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015890:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015894:	00000800 	andeq	r0, r0, r0, lsl #16
40015898:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001589c:	36007600 	strcc	r7, [r0], -r0, lsl #12
400158a0:	76003600 	strvc	r3, [r0], -r0, lsl #12
400158a4:	76003600 	strvc	r3, [r0], -r0, lsl #12
400158a8:	36003600 	strcc	r3, [r0], -r0, lsl #12
400158ac:	36003600 	strcc	r3, [r0], -r0, lsl #12
400158b0:	26003600 	strcs	r3, [r0], -r0, lsl #12
400158b4:	00000400 	andeq	r0, r0, r0, lsl #8
	...
400158c8:	80018001 	andhi	r8, r1, r1
400158cc:	fe7f8001 	cdp2	0, 7, cr8, cr15, cr1, {0}
	...
400158d8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400158dc:	18001800 	stmdane	r0, {fp, ip}
400158e0:	18001800 	stmdane	r0, {fp, ip}
400158e4:	1f001800 	svcne	0x00001800
400158e8:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
400158ec:	1800d87f 	stmdane	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}
400158f0:	18001800 	stmdane	r0, {fp, ip}
400158f4:	00001000 	andeq	r1, r0, r0
400158f8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400158fc:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015900:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015904:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40015908:	360c360c 	strcc	r3, [ip], -ip, lsl #12
4001590c:	3600b67f 			; <UNDEFINED> instruction: 0x3600b67f
40015910:	26003600 	strcs	r3, [r0], -r0, lsl #12
40015914:	00000400 	andeq	r0, r0, r0, lsl #8
40015918:	1c000000 	stcne	0, cr0, [r0], {-0}
4001591c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015920:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015924:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015928:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
4001592c:	0c00ec7f 	stceq	12, cr14, [r0], {127}	; 0x7f
40015930:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015934:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40015948:	60066006 	andvs	r6, r6, r6
4001594c:	fe7f6006 	cdp2	0, 7, cr6, cr15, cr6, {0}
	...
40015968:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
4001596c:	80018001 	andhi	r8, r1, r1
40015970:	80018001 	andhi	r8, r1, r1
40015974:	00000001 	andeq	r0, r0, r1
40015978:	1c000000 	stcne	0, cr0, [r0], {-0}
4001597c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015980:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015984:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015988:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
4001598c:	0c067c06 	stceq	12, cr7, [r6], {6}
40015990:	0c040c06 	stceq	12, cr0, [r4], {6}
40015994:	00000800 	andeq	r0, r0, r0, lsl #16
40015998:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001599c:	36007600 	strcc	r7, [r0], -r0, lsl #12
400159a0:	36003600 	strcc	r3, [r0], -r0, lsl #12
400159a4:	36003600 	strcc	r3, [r0], -r0, lsl #12
400159a8:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
400159ac:	360cf60d 	strcc	pc, [ip], -sp, lsl #12
400159b0:	26003618 			; <UNDEFINED> instruction: 0x26003618
400159b4:	00000400 	andeq	r0, r0, r0, lsl #8
400159b8:	1c000000 	stcne	0, cr0, [r0], {-0}
400159bc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400159c0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400159c4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400159c8:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
400159cc:	0c060c06 	stceq	12, cr0, [r6], {6}
400159d0:	0c040c06 	stceq	12, cr0, [r4], {6}
400159d4:	00000800 	andeq	r0, r0, r0, lsl #16
	...
400159e8:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
400159ec:	60066006 	andvs	r6, r6, r6
400159f0:	60066006 	andvs	r6, r6, r6
400159f4:	00004004 	andeq	r4, r0, r4
	...
40015a0c:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
	...
40015a18:	1c000000 	stcne	0, cr0, [r0], {-0}
40015a1c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015a20:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015a24:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015a28:	ec000c00 	stc	12, cr0, [r0], {-0}
40015a2c:	0c000c7f 	stceq	12, cr0, [r0], {127}	; 0x7f
40015a30:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015a34:	00000800 	andeq	r0, r0, r0, lsl #16
40015a38:	1c000000 	stcne	0, cr0, [r0], {-0}
40015a3c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015a40:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015a44:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015a48:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015a4c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015a50:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015a54:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40015a78:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40015a7c:	18001800 	stmdane	r0, {fp, ip}
40015a80:	1f001800 	svcne	0x00001800
40015a84:	18001800 	stmdane	r0, {fp, ip}
40015a88:	10001800 	andne	r1, r0, r0, lsl #16
	...
40015a98:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015a9c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015aa0:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40015aa4:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015aa8:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015ab8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40015abc:	18001800 	stmdane	r0, {fp, ip}
40015ac0:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40015ac4:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40015ac8:	10001800 	andne	r1, r0, r0, lsl #16
	...
40015ad8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015adc:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015ae0:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40015ae4:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40015ae8:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015af8:	1c000000 	stcne	0, cr0, [r0], {-0}
40015afc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015b00:	fc000c00 	stc2	12, cr0, [r0], {-0}
40015b04:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015b08:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40015b18:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015b1c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015b20:	f6003600 			; <UNDEFINED> instruction: 0xf6003600
40015b24:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015b28:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015b38:	1c000000 	stcne	0, cr0, [r0], {-0}
40015b3c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015b40:	0c007c00 	stceq	12, cr7, [r0], {-0}
40015b44:	0c007c00 	stceq	12, cr7, [r0], {-0}
40015b48:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40015b58:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015b5c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015b60:	3600f600 	strcc	pc, [r0], -r0, lsl #12
40015b64:	3600f600 	strcc	pc, [r0], -r0, lsl #12
40015b68:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015b84:	80018001 	andhi	r8, r1, r1
40015b88:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40015b98:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40015b9c:	18001800 	stmdane	r0, {fp, ip}
40015ba0:	1f001800 	svcne	0x00001800
40015ba4:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
40015ba8:	1000d87f 	andne	sp, r0, pc, ror r8
	...
40015bb8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015bbc:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015bc0:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40015bc4:	36183618 			; <UNDEFINED> instruction: 0x36183618
40015bc8:	0400a67f 	streq	sl, [r0], #-1663	; 0xfffff981
	...
40015bd8:	1c000000 	stcne	0, cr0, [r0], {-0}
40015bdc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015be0:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015be4:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40015be8:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40015c04:	600c600c 	andvs	r6, ip, ip
40015c08:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40015c24:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
40015c28:	00018001 	andeq	r8, r1, r1
	...
40015c3c:	0c001c00 	stceq	12, cr1, [r0], {-0}
40015c40:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015c44:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
40015c48:	0c067c06 	stceq	12, cr7, [r6], {6}
40015c4c:	00000804 	andeq	r0, r0, r4, lsl #16
	...
40015c58:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015c5c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015c60:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015c64:	3600f600 	strcc	pc, [r0], -r0, lsl #12
40015c68:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
40015c6c:	00002408 	andeq	r2, r0, r8, lsl #8
	...
40015c78:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015c7c:	06000600 	streq	r0, [r0], -r0, lsl #12
40015c80:	06000600 	streq	r0, [r0], -r0, lsl #12
40015c84:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
40015c88:	04060606 	streq	r0, [r6], #-1542	; 0xfffff9fa
	...
40015ca8:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
	...
40015cc8:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40015cd8:	1c000000 	stcne	0, cr0, [r0], {-0}
40015cdc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015ce0:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015ce4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015ce8:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40015cf8:	1c000000 	stcne	0, cr0, [r0], {-0}
40015cfc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015d00:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015d04:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015d08:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40015d38:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40015d3c:	18001800 	stmdane	r0, {fp, ip}
40015d40:	1f001800 	svcne	0x00001800
40015d44:	18001800 	stmdane	r0, {fp, ip}
40015d48:	10001800 	andne	r1, r0, r0, lsl #16
	...
40015d58:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015d5c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015d60:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40015d64:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015d68:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015d78:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40015d7c:	18001800 	stmdane	r0, {fp, ip}
40015d80:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40015d84:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40015d88:	10001800 	andne	r1, r0, r0, lsl #16
	...
40015d98:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015d9c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015da0:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40015da4:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40015da8:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015db8:	1c000000 	stcne	0, cr0, [r0], {-0}
40015dbc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015dc0:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40015dc4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015dc8:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40015dd8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015ddc:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015de0:	76003600 	strvc	r3, [r0], -r0, lsl #12
40015de4:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015de8:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015df8:	1c000000 	stcne	0, cr0, [r0], {-0}
40015dfc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015e00:	0c007c00 	stceq	12, cr7, [r0], {-0}
40015e04:	0c007c00 	stceq	12, cr7, [r0], {-0}
40015e08:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40015e18:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015e1c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015e20:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015e24:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015e28:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015e44:	80018001 	andhi	r8, r1, r1
40015e48:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40015e58:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40015e5c:	18001800 	stmdane	r0, {fp, ip}
40015e60:	1f001800 	svcne	0x00001800
40015e64:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
40015e68:	1000d87f 	andne	sp, r0, pc, ror r8
	...
40015e78:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015e7c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015e80:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40015e84:	360c360c 	strcc	r3, [ip], -ip, lsl #12
40015e88:	0400a67f 	streq	sl, [r0], #-1663	; 0xfffff981
	...
40015e98:	1c000000 	stcne	0, cr0, [r0], {-0}
40015e9c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015ea0:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015ea4:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40015ea8:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40015ec4:	60066006 	andvs	r6, r6, r6
40015ec8:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40015ee8:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
	...
40015ef8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015efc:	06000600 	streq	r0, [r0], -r0, lsl #12
40015f00:	06000600 	streq	r0, [r0], -r0, lsl #12
40015f04:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
40015f08:	06061e06 	streq	r1, [r6], -r6, lsl #28
	...
40015f18:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015f1c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015f20:	f6003600 			; <UNDEFINED> instruction: 0xf6003600
40015f24:	b67f3600 	ldrbtlt	r3, [pc], -r0, lsl #12
40015f28:	2408360c 	strcs	r3, [r8], #-1548	; 0xfffff9f4
	...
40015f38:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015f3c:	06000600 	streq	r0, [r0], -r0, lsl #12
40015f40:	06000600 	streq	r0, [r0], -r0, lsl #12
40015f44:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
40015f48:	04060606 	streq	r0, [r6], #-1542	; 0xfffff9fa
	...
40015f68:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
	...
40015f88:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40015f98:	1c000000 	stcne	0, cr0, [r0], {-0}
40015f9c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015fa0:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015fa4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015fa8:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40015fb8:	1c000000 	stcne	0, cr0, [r0], {-0}
40015fbc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015fc0:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015fc4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015fc8:	08000c00 	stmdaeq	r0, {sl, fp}
	...
4001600c:	1800f80f 	stmdane	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40016010:	18001800 	stmdane	r0, {fp, ip}
40016014:	00001000 	andeq	r1, r0, r0
	...
4001602c:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40016030:	18031803 	stmdane	r3, {r0, r1, fp, ip}
40016034:	00001002 	andeq	r1, r0, r2
	...
4001604c:	3003301f 	andcc	r3, r3, pc, lsl r0
40016050:	6c033803 	stcvs	8, cr3, [r3], {3}
40016054:	0000cc02 	andeq	ip, r0, r2, lsl #24
	...
4001606c:	00030007 	andeq	r0, r3, r7
40016070:	00030003 	andeq	r0, r3, r3
40016074:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
4001608c:	300cfc1c 	andcc	pc, ip, ip, lsl ip	; <UNPREDICTABLE>
40016090:	780c300c 	stmdavc	ip, {r2, r3, ip, sp}
40016094:	0000cc07 	andeq	ip, r0, r7, lsl #24
	...
400160ac:	fc0c301c 	stc2	0, cr3, [ip], {28}
400160b0:	cc0c780c 	stcgt	8, cr7, [ip], {12}
400160b4:	00007807 	andeq	r7, r0, r7, lsl #16
	...
400160cc:	0006f80f 	andeq	pc, r6, pc, lsl #16
400160d0:	00060006 	andeq	r0, r6, r6
400160d4:	0000f803 	andeq	pc, r0, r3, lsl #16
	...
400160ec:	1800f80f 	stmdane	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
400160f0:	000cf80f 	andeq	pc, ip, pc, lsl #16
400160f4:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
4001610c:	1803781f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr}
40016110:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
40016114:	0000100f 	andeq	r1, r0, pc
	...
4001612c:	6c037c1f 	stcvs	12, cr7, [r3], {31}
40016130:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40016134:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
4001614c:	6c036c1f 	stcvs	12, cr6, [r3], {31}
40016150:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
40016154:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
4001616c:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
40016170:	3c0c980f 	stccc	8, cr9, [ip], {15}
40016174:	0000a607 	andeq	sl, r0, r7, lsl #12
	...
4001618c:	60037c1f 	andvs	r7, r3, pc, lsl ip
40016190:	60187c1f 	andsvs	r7, r8, pc, lsl ip
40016194:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
400161ac:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
400161b0:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
400161b4:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
400161cc:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
400161d0:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
400161d4:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
400161ec:	1806f80f 	stmdane	r6, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
400161f0:	18061806 	stmdane	r6, {r1, r2, fp, ip}
400161f4:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
4001620c:	1806380e 	stmdane	r6, {r1, r2, r3, fp, ip, sp}
40016210:	1806f807 	stmdane	r6, {r0, r1, r2, fp, ip, sp, lr, pc}
40016214:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
4001622c:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
40016230:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
40016234:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
4001624c:	c000c000 	andgt	ip, r0, r0
40016250:	1803b001 	stmdane	r3, {r0, ip, sp, pc}
40016254:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
4001626c:	30033003 	andcc	r3, r3, r3
40016270:	cc0cf807 	stcgt	8, cr15, [ip], {7}
40016274:	00008619 	andeq	r8, r0, r9, lsl r6
	...
4001628c:	1806f003 	stmdane	r6, {r0, r1, ip, sp, lr, pc}
40016290:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40016294:	0000f003 	andeq	pc, r0, r3
	...
400162ac:	c000fc0f 	andgt	pc, r0, pc, lsl #24
400162b0:	3003e001 	andcc	lr, r3, r1
400162b4:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
400162cc:	fc0fc000 	stc2	0, cr12, [pc], {-0}
400162d0:	3003e001 	andcc	lr, r3, r1
400162d4:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
400162ec:	1800f807 	stmdane	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
400162f0:	1800f807 	stmdane	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
400162f4:	00001000 	andeq	r1, r0, r0
	...
4001630c:	0006f80f 	andeq	pc, r6, pc, lsl #16
40016310:	0006f807 	andeq	pc, r6, r7, lsl #16
40016314:	0000f803 	andeq	pc, r0, r3, lsl #16
	...
4001632c:	3003fc0f 	andcc	pc, r3, pc, lsl #24
40016330:	30033003 	andcc	r3, r3, r3
40016334:	0000fc0f 	andeq	pc, r0, pc, lsl #24
	...
4001634c:	fc0fe001 	stc2	0, cr14, [pc], {1}
40016350:	1806f003 	stmdane	r6, {r0, r1, ip, sp, lr, pc}
40016354:	0000f003 	andeq	pc, r0, r3
	...
4001638c:	0c00fc07 	stceq	12, cr15, [r0], {7}
40016390:	0c000c00 	stceq	12, cr0, [r0], {-0}
40016394:	00000800 	andeq	r0, r0, r0, lsl #16
	...
400163ac:	8c01fc0f 	stchi	12, cr15, [r1], {15}
400163b0:	8c018c01 	stchi	12, cr8, [r1], {1}
400163b4:	00000801 	andeq	r0, r0, r1, lsl #16
	...
400163cc:	3003301f 	andcc	r3, r3, pc, lsl r0
400163d0:	6c033803 	stcvs	8, cr3, [r3], {3}
400163d4:	0000cc02 	andeq	ip, r0, r2, lsl #24
	...
400163ec:	00030007 	andeq	r0, r3, r7
400163f0:	00030003 	andeq	r0, r3, r3
400163f4:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
4001640c:	18067e0e 	stmdane	r6, {r1, r2, r3, r9, sl, fp, ip, sp, lr}
40016410:	3c061806 	stccc	8, cr1, [r6], {6}
40016414:	0000e603 	andeq	lr, r0, r3, lsl #12
	...
4001642c:	7e06180e 	cdpvc	8, 0, cr1, cr6, cr14, {0}
40016430:	66063c06 	strvs	r3, [r6], -r6, lsl #24
40016434:	0000bc03 	andeq	fp, r0, r3, lsl #24
	...
4001644c:	0003fc07 	andeq	pc, r3, r7, lsl #24
40016450:	00030003 	andeq	r0, r3, r3
40016454:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
4001646c:	0c00fc07 	stceq	12, cr15, [r0], {7}
40016470:	0006fc07 	andeq	pc, r6, r7, lsl #24
40016474:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
4001648c:	8c01bc0f 	stchi	12, cr11, [r1], {15}
40016490:	0c0c8c0f 	stceq	12, cr8, [ip], {15}
40016494:	00008807 	andeq	r8, r0, r7, lsl #16
	...
400164ac:	6c037c1f 	stcvs	12, cr7, [r3], {31}
400164b0:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
400164b4:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
400164cc:	6c036c1f 	stcvs	12, cr6, [r3], {31}
400164d0:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
400164d4:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
400164ec:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
400164f0:	3c0c980f 	stccc	8, cr9, [ip], {15}
400164f4:	0000a607 	andeq	sl, r0, r7, lsl #12
	...
4001650c:	60037c1f 	andvs	r7, r3, pc, lsl ip
40016510:	60187c1f 	andsvs	r7, r8, pc, lsl ip
40016514:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
4001652c:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40016530:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40016534:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
4001654c:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
40016550:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
40016554:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
4001656c:	0c03fc07 	stceq	12, cr15, [r3], {7}
40016570:	0c030c03 	stceq	12, cr0, [r3], {3}
40016574:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
4001658c:	0c031c07 	stceq	12, cr1, [r3], {7}
40016590:	0c03fc03 	stceq	12, cr15, [r3], {3}
40016594:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
400165ac:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
400165b0:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
400165b4:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
400165cc:	c000c000 	andgt	ip, r0, r0
400165d0:	1803b001 	stmdane	r3, {r0, ip, sp, pc}
400165d4:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
400165ec:	98019801 	stmdals	r1, {r0, fp, ip, pc}
400165f0:	6606fc03 	strvs	pc, [r6], -r3, lsl #24
400165f4:	0000c30c 	andeq	ip, r0, ip, lsl #6
	...
4001660c:	0c03f801 	stceq	8, cr15, [r3], {1}
40016610:	0c030c03 	stceq	12, cr0, [r3], {3}
40016614:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
4001662c:	c000fc0f 	andgt	pc, r0, pc, lsl #24
40016630:	3003e001 	andcc	lr, r3, r1
40016634:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
4001664c:	fc0fc000 	stc2	0, cr12, [pc], {-0}
40016650:	3003e001 	andcc	lr, r3, r1
40016654:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
4001666c:	0c00fc03 	stceq	12, cr15, [r0], {3}
40016670:	0c00fc03 	stceq	12, cr15, [r0], {3}
40016674:	00000800 	andeq	r0, r0, r0, lsl #16
	...
4001668c:	0003fc07 	andeq	pc, r3, r7, lsl #24
40016690:	0003fc03 	andeq	pc, r3, r3, lsl #24
40016694:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
400166ac:	3003fc0f 	andcc	pc, r3, pc, lsl #24
400166b0:	30033003 	andcc	r3, r3, r3
400166b4:	0000fc0f 	andeq	pc, r0, pc, lsl #24
	...
400166cc:	fe07f000 	cdp2	0, 0, cr15, cr7, cr0, {0}
400166d0:	0c03f801 	stceq	8, cr15, [r3], {1}
400166d4:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
4001670c:	0600fe07 	streq	pc, [r0], -r7, lsl #28
40016710:	06000600 	streq	r0, [r0], -r0, lsl #12
40016714:	00000400 	andeq	r0, r0, r0, lsl #8
	...
4001672c:	c600fe0f 	strgt	pc, [r0], -pc, lsl #28
40016730:	c600c600 	strgt	ip, [r0], -r0, lsl #12
40016734:	00008400 	andeq	r8, r0, r0, lsl #8
	...
4001674c:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
40016750:	b6019c01 	strlt	r9, [r1], -r1, lsl #24
40016754:	00006601 	andeq	r6, r0, r1, lsl #12
	...
4001676c:	00030007 	andeq	r0, r3, r7
40016770:	00030003 	andeq	r0, r3, r3
40016774:	0000fe01 	andeq	pc, r0, r1, lsl #28
	...
4001678c:	180c7e1c 	stmdane	ip, {r2, r3, r4, r9, sl, fp, ip, sp, lr}
40016790:	3c0c180c 	stccc	8, cr1, [ip], {12}
40016794:	00006607 	andeq	r6, r0, r7, lsl #12
	...
400167ac:	7e0c181c 	mcrvc	8, 0, r1, cr12, cr12, {0}
400167b0:	660c3c0c 	strvs	r3, [ip], -ip, lsl #24
400167b4:	0000bc07 	andeq	fp, r0, r7, lsl #24
	...
400167cc:	0003fc07 	andeq	pc, r3, r7, lsl #24
400167d0:	00030003 	andeq	r0, r3, r3
400167d4:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
400167ec:	0600fe03 	streq	pc, [r0], -r3, lsl #28
400167f0:	0003fe03 	andeq	pc, r3, r3, lsl #28
400167f4:	0000fe01 	andeq	pc, r0, r1, lsl #28
	...
4001680c:	c600de07 	strgt	sp, [r0], -r7, lsl #28
40016810:	0606c607 	streq	ip, [r6], -r7, lsl #12
40016814:	0000c403 	andeq	ip, r0, r3, lsl #8
	...
4001682c:	b601be0f 	strlt	fp, [r1], -pc, lsl #28
40016830:	360cb60f 	strcc	fp, [ip], -pc, lsl #12
40016834:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
4001684c:	b601b60f 	strlt	fp, [r1], -pc, lsl #12
40016850:	360cbe0f 	strcc	fp, [ip], -pc, lsl #28
40016854:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
4001686c:	cc00cc07 	stcgt	12, cr12, [r0], {7}
40016870:	1e06cc07 	cdpne	12, 0, cr12, cr6, cr7, {0}
40016874:	0000d303 	andeq	sp, r0, r3, lsl #6
	...
4001688c:	b001be0f 	andlt	fp, r1, pc, lsl #28
40016890:	300cbe0f 	andcc	fp, ip, pc, lsl #28
40016894:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
400168ac:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
400168b0:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
400168b4:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
400168cc:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
400168d0:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
400168d4:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
400168ec:	0603fe07 	streq	pc, [r3], -r7, lsl #28
400168f0:	06030603 	streq	r0, [r3], -r3, lsl #12
400168f4:	0000fe03 	andeq	pc, r0, r3, lsl #28
	...
4001690c:	06030e07 	streq	r0, [r3], -r7, lsl #28
40016910:	0603fe03 	streq	pc, [r3], -r3, lsl #28
40016914:	0000fe03 	andeq	pc, r0, r3, lsl #28
	...
4001692c:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
40016930:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
40016934:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
4001694c:	60006000 	andvs	r6, r0, r0
40016950:	8c01d800 	stchi	8, cr13, [r1], {-0}
40016954:	00000606 	andeq	r0, r0, r6, lsl #12
	...
4001696c:	98019801 	stmdals	r1, {r0, fp, ip, pc}
40016970:	6606fc03 	strvs	pc, [r6], -r3, lsl #24
40016974:	0000c30c 	andeq	ip, r0, ip, lsl #6
	...
4001698c:	8601fc00 	strhi	pc, [r1], -r0, lsl #24
40016990:	86018601 	strhi	r8, [r1], -r1, lsl #12
40016994:	0000fc00 	andeq	pc, r0, r0, lsl #24
	...
400169ac:	6000fe07 	andvs	pc, r0, r7, lsl #28
400169b0:	9801f000 	stmdals	r1, {ip, sp, lr, pc}
400169b4:	00000606 	andeq	r0, r0, r6, lsl #12
	...
400169cc:	fe076000 	cdp2	0, 0, cr6, cr7, cr0, {0}
400169d0:	9801f000 	stmdals	r1, {ip, sp, lr, pc}
400169d4:	00000606 	andeq	r0, r0, r6, lsl #12
	...
400169ec:	0600fe03 	streq	pc, [r0], -r3, lsl #28
400169f0:	0600fe03 	streq	pc, [r0], -r3, lsl #28
400169f4:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40016a0c:	8001fe03 	andhi	pc, r1, r3, lsl #28
40016a10:	8001fe01 	andhi	pc, r1, r1, lsl #28
40016a14:	0000fe00 	andeq	pc, r0, r0, lsl #28
	...
40016a2c:	9801fe07 	stmdals	r1, {r0, r1, r2, r9, sl, fp, ip, sp, lr, pc}
40016a30:	98019801 	stmdals	r1, {r0, fp, ip, pc}
40016a34:	0000fe07 	andeq	pc, r0, r7, lsl #28
	...
40016a4c:	fe07f000 	cdp2	0, 0, cr15, cr7, cr0, {0}
40016a50:	0c03f801 	stceq	8, cr15, [r3], {1}
40016a54:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
40016a8c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40016a90:	18001800 	stmdane	r0, {fp, ip}
40016a94:	00001000 	andeq	r1, r0, r0
	...
40016aac:	1806f83e 	stmdane	r6, {r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
40016ab0:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40016ab4:	00001004 	andeq	r1, r0, r4
	...
40016acc:	cc00cc0f 	stcgt	12, cr12, [r0], {15}
40016ad0:	db00ce00 	blle	4004a2d8 <__ZI_LIMIT__+0x30644>
40016ad4:	0000b300 	andeq	fp, r0, r0, lsl #6
	...
40016aec:	00180038 	andseq	r0, r8, r8, lsr r0
40016af0:	00180018 	andseq	r0, r8, r8, lsl r0
40016af4:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40016b0c:	3018fc38 	andscc	pc, r8, r8, lsr ip	; <UNPREDICTABLE>
40016b10:	78183018 	ldmdavc	r8, {r3, r4, ip, sp}
40016b14:	0000cc0e 	andeq	ip, r0, lr, lsl #24
	...
40016b2c:	fc183038 	ldc2	0, cr3, [r8], {56}	; 0x38
40016b30:	cc187818 	ldcgt	8, cr7, [r8], {24}
40016b34:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
40016b4c:	f83f0000 			; <UNDEFINED> instruction: 0xf83f0000
40016b50:	00180018 	andseq	r0, r8, r8, lsl r0
40016b54:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40016b6c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40016b70:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40016b74:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40016b8c:	0c037c1f 	stceq	12, cr7, [r3], {31}
40016b90:	0c180c1f 	ldceq	12, cr0, [r8], {31}
40016b94:	0000080f 	andeq	r0, r0, pc, lsl #16
	...
40016bac:	cc06fc3e 	stcgt	12, cr15, [r6], {62}	; 0x3e
40016bb0:	cc30cc3e 	ldcgt	12, cr12, [r0], #-248	; 0xffffff08
40016bb4:	0000fc1e 	andeq	pc, r0, lr, lsl ip	; <UNPREDICTABLE>
	...
40016bcc:	6c036c1f 	stcvs	12, cr6, [r3], {31}
40016bd0:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
40016bd4:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40016bec:	1803181f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip}
40016bf0:	3c18181f 	ldccc	8, cr1, [r8], {31}
40016bf4:	0000660f 	andeq	r6, r0, pc, lsl #12
	...
40016c0c:	60037c1f 	andvs	r7, r3, pc, lsl ip
40016c10:	60187c1f 	andsvs	r7, r8, pc, lsl ip
40016c14:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40016c2c:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40016c30:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40016c34:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
40016c4c:	fc06303e 	stc2	0, cr3, [r6], {62}	; 0x3e
40016c50:	cc30783e 	ldcgt	8, cr7, [r0], #-248	; 0xffffff08
40016c54:	0000781e 	andeq	r7, r0, lr, lsl r8
	...
40016c6c:	180cf81f 	stmdane	ip, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40016c70:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
40016c74:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40016c8c:	18183838 	ldmdane	r8, {r3, r4, r5, fp, ip, sp}
40016c90:	1818f81f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40016c94:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40016cac:	301b301b 	andscc	r3, fp, fp, lsl r0
40016cb0:	7c1b301f 	ldcvc	0, cr3, [fp], {31}
40016cb4:	0000cc1f 	andeq	ip, r0, pc, lsl ip
	...
40016ccc:	80018001 	andhi	r8, r1, r1
40016cd0:	30066003 	andcc	r6, r6, r3
40016cd4:	00001818 	andeq	r1, r0, r8, lsl r8
	...
40016cec:	300c300c 	andcc	r3, ip, ip
40016cf0:	cc33781e 	ldcgt	8, cr7, [r3], #-120	; 0xffffff88
40016cf4:	00008661 	andeq	r8, r0, r1, ror #12
	...
40016d0c:	300ce007 	andcc	lr, ip, r7
40016d10:	300c300c 	andcc	r3, ip, ip
40016d14:	0000e007 	andeq	lr, r0, r7
	...
40016d2c:	8001f81f 	andhi	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
40016d30:	6006c003 	andvs	ip, r6, r3
40016d34:	00001818 	andeq	r1, r0, r8, lsl r8
	...
40016d4c:	f81f8001 			; <UNDEFINED> instruction: 0xf81f8001
40016d50:	6006c003 	andvs	ip, r6, r3
40016d54:	00001818 	andeq	r1, r0, r8, lsl r8
	...
40016d6c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40016d70:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40016d74:	00001000 	andeq	r1, r0, r0
	...
40016d8c:	000cf81f 	andeq	pc, ip, pc, lsl r8	; <UNPREDICTABLE>
40016d90:	000cf80f 	andeq	pc, ip, pc, lsl #16
40016d94:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40016dac:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40016db0:	60066006 	andvs	r6, r6, r6
40016db4:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40016dcc:	f81fc003 			; <UNDEFINED> instruction: 0xf81fc003
40016dd0:	300ce007 	andcc	lr, ip, r7
40016dd4:	0000e007 	andeq	lr, r0, r7
40016dd8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40016ddc:	00000000 	andeq	r0, r0, r0

40016de0 <cho>:
	...
40016de8:	03030100 	movweq	r0, #12544	; 0x3100
40016dec:	04020103 	streq	r0, [r2], #-259	; 0xfffffefd
40016df0:	01020404 	tsteq	r2, r4, lsl #8
40016df4:	00000003 	andeq	r0, r0, r3

40016df8 <cho2>:
40016df8:	05050500 	streq	r0, [r5, #-1280]	; 0xfffffb00
40016dfc:	05050505 	streq	r0, [r5, #-1285]	; 0xfffffafb
40016e00:	07070605 	streq	r0, [r7, -r5, lsl #12]
40016e04:	07060607 	streq	r0, [r6, -r7, lsl #12]
40016e08:	06060707 	streq	r0, [r6], -r7, lsl #14
40016e0c:	00000507 	andeq	r0, r0, r7, lsl #10

40016e10 <jong>:
40016e10:	00020000 	andeq	r0, r2, r0
40016e14:	01020102 	tsteq	r2, r2, lsl #2
40016e18:	02000302 	andeq	r0, r0, #134217728	; 0x8000000
40016e1c:	01030301 	tsteq	r3, r1, lsl #6
40016e20:	03030102 	movweq	r0, #12546	; 0x3102
40016e24:	00000101 	andeq	r0, r0, r1, lsl #2

40016e28 <eng8x16>:
	...
40016e38:	423c0000 	eorsmi	r0, ip, #0
40016e3c:	81a5a581 			; <UNDEFINED> instruction: 0x81a5a581
40016e40:	4299bda5 	addsmi	fp, r9, #10560	; 0x2940
40016e44:	0000003c 	andeq	r0, r0, ip, lsr r0
40016e48:	7e3c0000 	cdpvc	0, 3, cr0, cr12, cr0, {0}
40016e4c:	ffdbdbff 			; <UNDEFINED> instruction: 0xffdbdbff
40016e50:	7ee7c3db 	mcrvc	3, 7, ip, cr7, cr11, {6}
40016e54:	0000003c 	andeq	r0, r0, ip, lsr r0
40016e58:	7f360000 	svcvc	0x00360000
40016e5c:	3e7f7f7f 	mrccc	15, 3, r7, cr15, cr15, {3}
40016e60:	1c1c3e3e 	ldcne	14, cr3, [ip], {62}	; 0x3e
40016e64:	00000008 	andeq	r0, r0, r8
40016e68:	1c080000 	stcne	0, cr0, [r8], {-0}
40016e6c:	7f3e3e1c 	svcvc	0x003e3e1c
40016e70:	1c1c3e3e 	ldcne	14, cr3, [ip], {62}	; 0x3e
40016e74:	00000008 	andeq	r0, r0, r8
40016e78:	1c1c0000 	ldcne	0, cr0, [ip], {-0}
40016e7c:	7f7f1c1c 	svcvc	0x007f1c1c
40016e80:	08086b7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr}
40016e84:	0000003e 	andeq	r0, r0, lr, lsr r0
40016e88:	1c080000 	stcne	0, cr0, [r8], {-0}
40016e8c:	7f7f3e3e 	svcvc	0x007f3e3e
40016e90:	08083e7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp}
40016e94:	0000003e 	andeq	r0, r0, lr, lsr r0
40016e98:	00000000 	andeq	r0, r0, r0
40016e9c:	3c3c1800 	ldccc	8, cr1, [ip], #-0
40016ea0:	0000183c 	andeq	r1, r0, ip, lsr r8
40016ea4:	00000000 	andeq	r0, r0, r0
40016ea8:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
40016eac:	c3c3e7ff 	bicgt	lr, r3, #66846720	; 0x3fc0000
40016eb0:	ffffe7c3 			; <UNDEFINED> instruction: 0xffffe7c3
40016eb4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40016eb8:	00000000 	andeq	r0, r0, r0
40016ebc:	6666663c 			; <UNDEFINED> instruction: 0x6666663c
40016ec0:	003c6666 	eorseq	r6, ip, r6, ror #12
40016ec4:	00000000 	andeq	r0, r0, r0
40016ec8:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
40016ecc:	999999c3 	ldmibls	r9, {r0, r1, r6, r7, r8, fp, ip, pc}
40016ed0:	ffc39999 			; <UNDEFINED> instruction: 0xffc39999
40016ed4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40016ed8:	3c180000 	ldccc	0, cr0, [r8], {-0}
40016edc:	3c18187e 	ldccc	8, cr1, [r8], {126}	; 0x7e
40016ee0:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40016ee4:	0000003c 	andeq	r0, r0, ip, lsr r0
40016ee8:	663c0000 	ldrtvs	r0, [ip], -r0
40016eec:	3c666666 	stclcc	6, cr6, [r6], #-408	; 0xfffffe68
40016ef0:	18187e18 	ldmdane	r8, {r3, r4, r9, sl, fp, ip, sp, lr}
40016ef4:	00000018 	andeq	r0, r0, r8, lsl r0
40016ef8:	1b1e0000 	blne	40796f00 <__ZI_LIMIT__+0x77d26c>
40016efc:	181b1b1b 	ldmdane	fp, {r0, r1, r3, r4, r8, r9, fp, ip}
40016f00:	78783818 	ldmdavc	r8!, {r3, r4, fp, ip, sp}^
40016f04:	00000030 	andeq	r0, r0, r0, lsr r0
40016f08:	333f0000 	teqcc	pc, #0
40016f0c:	3333333f 	teqcc	r3, #-67108864	; 0xfc000000
40016f10:	6ff77333 	svcvs	0x00f77333
40016f14:	00000006 	andeq	r0, r0, r6
40016f18:	db180000 	blle	40616f20 <__ZI_LIMIT__+0x5fd28c>
40016f1c:	e7663c7e 			; <UNDEFINED> instruction: 0xe7663c7e
40016f20:	db7e3c66 	blle	41fa60c0 <__ZI_LIMIT__+0x1f8c42c>
40016f24:	00000018 	andeq	r0, r0, r8, lsl r0
40016f28:	60400000 	subvs	r0, r0, r0
40016f2c:	7f7c7870 	svcvc	0x007c7870
40016f30:	6070787c 	rsbsvs	r7, r0, ip, ror r8
40016f34:	00000040 	andeq	r0, r0, r0, asr #32
40016f38:	03010000 	movweq	r0, #4096	; 0x1000
40016f3c:	7f1f0f07 	svcvc	0x001f0f07
40016f40:	03070f1f 	movweq	r0, #32543	; 0x7f1f
40016f44:	00000001 	andeq	r0, r0, r1
40016f48:	3c180000 	ldccc	0, cr0, [r8], {-0}
40016f4c:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
40016f50:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
40016f54:	00000018 	andeq	r0, r0, r8, lsl r0
40016f58:	66660000 	strbtvs	r0, [r6], -r0
40016f5c:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40016f60:	66006666 	strvs	r6, [r0], -r6, ror #12
40016f64:	00000066 	andeq	r0, r0, r6, rrx
40016f68:	db7f0000 	blle	41fd6f70 <__ZI_LIMIT__+0x1fbd2dc>
40016f6c:	7bdbdbdb 	blvc	3f70dee0 <GPM4DAT+0x2e70dbfc>
40016f70:	1b1b1b1b 	blne	406ddbe4 <__ZI_LIMIT__+0x6c3f50>
40016f74:	0000001b 	andeq	r0, r0, fp, lsl r0
40016f78:	60633e00 	rsbvs	r3, r3, r0, lsl #28
40016f7c:	63633e60 	cmnvs	r3, #96, 28	; 0x600
40016f80:	03033e63 	movweq	r3, #15971	; 0x3e63
40016f84:	00003e63 	andeq	r3, r0, r3, ror #28
	...
40016f90:	7f7f7f7f 	svcvc	0x007f7f7f
40016f94:	0000007f 	andeq	r0, r0, pc, ror r0
40016f98:	3c180000 	ldccc	0, cr0, [r8], {-0}
40016f9c:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
40016fa0:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
40016fa4:	00007e18 	andeq	r7, r0, r8, lsl lr
40016fa8:	3c180000 	ldccc	0, cr0, [r8], {-0}
40016fac:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
40016fb0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016fb4:	00000018 	andeq	r0, r0, r8, lsl r0
40016fb8:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016fbc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016fc0:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
40016fc4:	00000018 	andeq	r0, r0, r8, lsl r0
40016fc8:	00000000 	andeq	r0, r0, r0
40016fcc:	7f0e0c08 	svcvc	0x000e0c08
40016fd0:	00080c0e 	andeq	r0, r8, lr, lsl #24
	...
40016fdc:	7f381808 	svcvc	0x00381808
40016fe0:	00081838 	andeq	r1, r8, r8, lsr r8
	...
40016ff0:	60606060 	rsbvs	r6, r0, r0, rrx
40016ff4:	0000007f 	andeq	r0, r0, pc, ror r0
40016ff8:	00000000 	andeq	r0, r0, r0
40016ffc:	ff763410 			; <UNDEFINED> instruction: 0xff763410
40017000:	00082c6e 	andeq	r2, r8, lr, ror #24
40017004:	00000000 	andeq	r0, r0, r0
40017008:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
4001700c:	1c1c1c08 	ldcne	12, cr1, [ip], {8}
40017010:	7f3e3e3e 	svcvc	0x003e3e3e
40017014:	0000007f 	andeq	r0, r0, pc, ror r0
40017018:	7f7f0000 	svcvc	0x007f0000
4001701c:	1c3e3e3e 	ldcne	14, cr3, [lr], #-248	; 0xffffff08
40017020:	08081c1c 	stmdaeq	r8, {r2, r3, r4, sl, fp, ip}
40017024:	00000008 	andeq	r0, r0, r8
	...
40017038:	3c180000 	ldccc	0, cr0, [r8], {-0}
4001703c:	183c3c3c 	ldmdane	ip!, {r2, r3, r4, r5, sl, fp, ip, sp}
40017040:	18001818 	stmdane	r0, {r3, r4, fp, ip}
40017044:	00000018 	andeq	r0, r0, r8, lsl r0
40017048:	66666600 	strbtvs	r6, [r6], -r0, lsl #12
4001704c:	00000066 	andeq	r0, r0, r6, rrx
	...
40017058:	36360000 	ldrtcc	r0, [r6], -r0
4001705c:	36367f36 	shasxcc	r7, r6, r6
40017060:	36367f36 	shasxcc	r7, r6, r6
40017064:	00000036 	andeq	r0, r0, r6, lsr r0
40017068:	3e1c1c00 	cdpcc	12, 1, cr1, cr12, cr0, {0}
4001706c:	3e606063 	cdpcc	0, 6, cr6, cr0, cr3, {3}
40017070:	3e630303 	cdpcc	3, 6, cr0, cr3, cr3, {0}
40017074:	00001c1c 	andeq	r1, r0, ip, lsl ip
40017078:	63630000 	cmnvs	r3, #0
4001707c:	0c0c6666 	stceq	6, cr6, [ip], {102}	; 0x66
40017080:	63333318 	teqvs	r3, #24, 6	; 0x60000000
40017084:	00000063 	andeq	r0, r0, r3, rrx
40017088:	6c380000 	ldcvs	0, cr0, [r8], #-0
4001708c:	3b386c6c 	blcc	40e32244 <__ZI_LIMIT__+0xe185b0>
40017090:	6f66666f 	svcvs	0x0066666f
40017094:	0000003b 	andeq	r0, r0, fp, lsr r0
40017098:	18181800 	ldmdane	r8, {fp, ip}
4001709c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
400170a8:	180c0600 	stmdane	ip, {r9, sl}
400170ac:	30303018 	eorscc	r3, r0, r8, lsl r0
400170b0:	18183030 	ldmdane	r8, {r4, r5, ip, sp}
400170b4:	0000060c 	andeq	r0, r0, ip, lsl #12
400170b8:	0c183000 	ldceq	0, cr3, [r8], {-0}
400170bc:	0606060c 	streq	r0, [r6], -ip, lsl #12
400170c0:	0c0c0606 	stceq	6, cr0, [ip], {6}
400170c4:	00003018 	andeq	r3, r0, r8, lsl r0
400170c8:	00000000 	andeq	r0, r0, r0
400170cc:	7f1c3663 	svcvc	0x001c3663
400170d0:	0063361c 	rsbeq	r3, r3, ip, lsl r6
	...
400170dc:	ff181818 			; <UNDEFINED> instruction: 0xff181818
400170e0:	00181818 	andseq	r1, r8, r8, lsl r8
	...
400170f0:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
400170f4:	00301818 	eorseq	r1, r0, r8, lsl r8
400170f8:	00000000 	andeq	r0, r0, r0
400170fc:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
40017110:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40017114:	00000018 	andeq	r0, r0, r8, lsl r0
40017118:	03030000 	movweq	r0, #12288	; 0x3000
4001711c:	0c0c0606 	stceq	6, cr0, [ip], {6}
40017120:	30301818 	eorscc	r1, r0, r8, lsl r8
40017124:	00000060 	andeq	r0, r0, r0, rrx
40017128:	633e0000 	teqvs	lr, #0
4001712c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017130:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017134:	0000003e 	andeq	r0, r0, lr, lsr r0
40017138:	1c0c0000 	stcne	0, cr0, [ip], {-0}
4001713c:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40017140:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40017144:	0000001e 	andeq	r0, r0, lr, lsl r0
40017148:	633e0000 	teqvs	lr, #0
4001714c:	0c060303 	stceq	3, cr0, [r6], {3}
40017150:	60603018 	rsbvs	r3, r0, r8, lsl r0
40017154:	0000007f 	andeq	r0, r0, pc, ror r0
40017158:	633e0000 	teqvs	lr, #0
4001715c:	1e060303 	cdpne	3, 0, cr0, cr6, cr3, {0}
40017160:	63030303 	movwvs	r0, #13059	; 0x3303
40017164:	0000003e 	andeq	r0, r0, lr, lsr r0
40017168:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
4001716c:	6666361e 			; <UNDEFINED> instruction: 0x6666361e
40017170:	067f6666 	ldrbteq	r6, [pc], -r6, ror #12
40017174:	00000006 	andeq	r0, r0, r6
40017178:	607f0000 	rsbsvs	r0, pc, r0
4001717c:	037e6060 	cmneq	lr, #96	; 0x60
40017180:	63030303 	movwvs	r0, #13059	; 0x3303
40017184:	0000003e 	andeq	r0, r0, lr, lsr r0
40017188:	603e0000 	eorsvs	r0, lr, r0
4001718c:	7e606060 	cdpvc	0, 6, cr6, cr0, cr0, {3}
40017190:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017194:	0000003e 	andeq	r0, r0, lr, lsr r0
40017198:	637f0000 	cmnvs	pc, #0
4001719c:	0c060303 	stceq	3, cr0, [r6], {3}
400171a0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400171a4:	00000018 	andeq	r0, r0, r8, lsl r0
400171a8:	633e0000 	teqvs	lr, #0
400171ac:	3e636363 	cdpcc	3, 6, cr6, cr3, cr3, {3}
400171b0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400171b4:	0000003e 	andeq	r0, r0, lr, lsr r0
400171b8:	633e0000 	teqvs	lr, #0
400171bc:	3f636363 	svccc	0x00636363
400171c0:	63030303 	movwvs	r0, #13059	; 0x3303
400171c4:	0000003e 	andeq	r0, r0, lr, lsr r0
400171c8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
400171cc:	00001818 	andeq	r1, r0, r8, lsl r8
400171d0:	18181800 	ldmdane	r8, {fp, ip}
400171d4:	00000000 	andeq	r0, r0, r0
400171d8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
400171dc:	00001818 	andeq	r1, r0, r8, lsl r8
400171e0:	18181800 	ldmdane	r8, {fp, ip}
400171e4:	00003018 	andeq	r3, r0, r8, lsl r0
400171e8:	06030000 	streq	r0, [r3], -r0
400171ec:	6030180c 	eorsvs	r1, r0, ip, lsl #16
400171f0:	060c1830 			; <UNDEFINED> instruction: 0x060c1830
400171f4:	00000003 	andeq	r0, r0, r3
400171f8:	00000000 	andeq	r0, r0, r0
400171fc:	007f0000 	rsbseq	r0, pc, r0
40017200:	00007f00 	andeq	r7, r0, r0, lsl #30
40017204:	00000000 	andeq	r0, r0, r0
40017208:	30600000 	rsbcc	r0, r0, r0
4001720c:	03060c18 	movweq	r0, #27672	; 0x6c18
40017210:	30180c06 	andscc	r0, r8, r6, lsl #24
40017214:	00000060 	andeq	r0, r0, r0, rrx
40017218:	633e0000 	teqvs	lr, #0
4001721c:	0c060363 	stceq	3, cr0, [r6], {99}	; 0x63
40017220:	18001818 	stmdane	r0, {r3, r4, fp, ip}
40017224:	00000018 	andeq	r0, r0, r8, lsl r0
40017228:	633e0000 	teqvs	lr, #0
4001722c:	6f6f6f63 	svcvs	0x006f6f63
40017230:	60606e6e 	rsbvs	r6, r0, lr, ror #28
40017234:	0000003e 	andeq	r0, r0, lr, lsr r0
40017238:	1c080000 	stcne	0, cr0, [r8], {-0}
4001723c:	63636336 	cmnvs	r3, #-671088640	; 0xd8000000
40017240:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
40017244:	00000063 	andeq	r0, r0, r3, rrx
40017248:	637e0000 	cmnvs	lr, #0
4001724c:	7e666363 	cdpvc	3, 6, cr6, cr6, cr3, {3}
40017250:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017254:	0000007e 	andeq	r0, r0, lr, ror r0
40017258:	633e0000 	teqvs	lr, #0
4001725c:	60606063 	rsbvs	r6, r0, r3, rrx
40017260:	63636060 	cmnvs	r3, #96	; 0x60
40017264:	0000003e 	andeq	r0, r0, lr, lsr r0
40017268:	667c0000 	ldrbtvs	r0, [ip], -r0
4001726c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017270:	66636363 	strbtvs	r6, [r3], -r3, ror #6
40017274:	0000007c 	andeq	r0, r0, ip, ror r0
40017278:	607f0000 	rsbsvs	r0, pc, r0
4001727c:	7c606060 	stclvc	0, cr6, [r0], #-384	; 0xfffffe80
40017280:	60606060 	rsbvs	r6, r0, r0, rrx
40017284:	0000007f 	andeq	r0, r0, pc, ror r0
40017288:	607f0000 	rsbsvs	r0, pc, r0
4001728c:	7c606060 	stclvc	0, cr6, [r0], #-384	; 0xfffffe80
40017290:	60606060 	rsbvs	r6, r0, r0, rrx
40017294:	00000060 	andeq	r0, r0, r0, rrx
40017298:	633e0000 	teqvs	lr, #0
4001729c:	60606063 	rsbvs	r6, r0, r3, rrx
400172a0:	6763636f 	strbvs	r6, [r3, -pc, ror #6]!
400172a4:	0000003b 	andeq	r0, r0, fp, lsr r0
400172a8:	63630000 	cmnvs	r3, #0
400172ac:	7f636363 	svcvc	0x00636363
400172b0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400172b4:	00000063 	andeq	r0, r0, r3, rrx
400172b8:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
400172bc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400172c0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400172c4:	00000018 	andeq	r0, r0, r8, lsl r0
400172c8:	03030000 	movweq	r0, #12288	; 0x3000
400172cc:	03030303 	movweq	r0, #13059	; 0x3303
400172d0:	63630303 	cmnvs	r3, #201326592	; 0xc000000
400172d4:	0000003e 	andeq	r0, r0, lr, lsr r0
400172d8:	63630000 	cmnvs	r3, #0
400172dc:	786c6663 	stmdavc	ip!, {r0, r1, r5, r6, r9, sl, sp, lr}^
400172e0:	6363666c 	cmnvs	r3, #108, 12	; 0x6c00000
400172e4:	00000063 	andeq	r0, r0, r3, rrx
400172e8:	60600000 	rsbvs	r0, r0, r0
400172ec:	60606060 	rsbvs	r6, r0, r0, rrx
400172f0:	60606060 	rsbvs	r6, r0, r0, rrx
400172f4:	0000007f 	andeq	r0, r0, pc, ror r0
400172f8:	63630000 	cmnvs	r3, #0
400172fc:	6b7f7f77 	blvs	41ff70e0 <__ZI_LIMIT__+0x1fdd44c>
40017300:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017304:	00000063 	andeq	r0, r0, r3, rrx
40017308:	63630000 	cmnvs	r3, #0
4001730c:	6b7b7373 	blvs	41ef40e0 <__ZI_LIMIT__+0x1eda44c>
40017310:	6367676f 	cmnvs	r7, #29097984	; 0x1bc0000
40017314:	00000063 	andeq	r0, r0, r3, rrx
40017318:	633e0000 	teqvs	lr, #0
4001731c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017320:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017324:	0000003e 	andeq	r0, r0, lr, lsr r0
40017328:	337e0000 	cmncc	lr, #0
4001732c:	3e333333 	mrccc	3, 1, r3, cr3, cr3, {1}
40017330:	30303030 	eorscc	r3, r0, r0, lsr r0
40017334:	00000078 	andeq	r0, r0, r8, ror r0
40017338:	633e0000 	teqvs	lr, #0
4001733c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017340:	67636363 	strbvs	r6, [r3, -r3, ror #6]!
40017344:	0007063e 	andeq	r0, r7, lr, lsr r6
40017348:	637e0000 	cmnvs	lr, #0
4001734c:	7e636363 	cdpvc	3, 6, cr6, cr3, cr3, {3}
40017350:	6363666c 	cmnvs	r3, #108, 12	; 0x6c00000
40017354:	00000063 	andeq	r0, r0, r3, rrx
40017358:	633e0000 	teqvs	lr, #0
4001735c:	3e606063 	cdpcc	0, 6, cr6, cr0, cr3, {3}
40017360:	63630303 	cmnvs	r3, #201326592	; 0xc000000
40017364:	0000003e 	andeq	r0, r0, lr, lsr r0
40017368:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
4001736c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017370:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017374:	00000018 	andeq	r0, r0, r8, lsl r0
40017378:	63630000 	cmnvs	r3, #0
4001737c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017380:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017384:	0000003e 	andeq	r0, r0, lr, lsr r0
40017388:	63630000 	cmnvs	r3, #0
4001738c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017390:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
40017394:	00000008 	andeq	r0, r0, r8
40017398:	63630000 	cmnvs	r3, #0
4001739c:	6b636363 	blvs	418f0130 <__ZI_LIMIT__+0x18d649c>
400173a0:	63777f7f 	cmnvs	r7, #508	; 0x1fc
400173a4:	00000063 	andeq	r0, r0, r3, rrx
400173a8:	63630000 	cmnvs	r3, #0
400173ac:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
400173b0:	63636336 	cmnvs	r3, #-671088640	; 0xd8000000
400173b4:	00000063 	andeq	r0, r0, r3, rrx
400173b8:	c3c30000 	bicgt	r0, r3, #0
400173bc:	183c66c3 	ldmdane	ip!, {r0, r1, r6, r7, r9, sl, sp, lr}
400173c0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400173c4:	0000003c 	andeq	r0, r0, ip, lsr r0
400173c8:	437f0000 	cmnmi	pc, #0
400173cc:	180c0603 	stmdane	ip, {r0, r1, r9, sl}
400173d0:	7f606030 	svcvc	0x00606030
400173d4:	0000007f 	andeq	r0, r0, pc, ror r0
400173d8:	303e0000 	eorscc	r0, lr, r0
400173dc:	30303030 	eorscc	r3, r0, r0, lsr r0
400173e0:	30303030 	eorscc	r3, r0, r0, lsr r0
400173e4:	0000003e 	andeq	r0, r0, lr, lsr r0
400173e8:	60600000 	rsbvs	r0, r0, r0
400173ec:	18183030 	ldmdane	r8, {r4, r5, ip, sp}
400173f0:	06060c0c 	streq	r0, [r6], -ip, lsl #24
400173f4:	00000003 	andeq	r0, r0, r3
400173f8:	063e0000 	ldrteq	r0, [lr], -r0
400173fc:	06060606 	streq	r0, [r6], -r6, lsl #12
40017400:	06060606 	streq	r0, [r6], -r6, lsl #12
40017404:	0000003e 	andeq	r0, r0, lr, lsr r0
40017408:	1c080000 	stcne	0, cr0, [r8], {-0}
4001740c:	00006336 	andeq	r6, r0, r6, lsr r3
	...
40017424:	0000ff00 	andeq	pc, r0, r0, lsl #30
40017428:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
4001742c:	00000c18 	andeq	r0, r0, r8, lsl ip
	...
4001743c:	03633e00 	cmneq	r3, #0, 28
40017440:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40017444:	0000003f 	andeq	r0, r0, pc, lsr r0
40017448:	60600000 	rsbvs	r0, r0, r0
4001744c:	63637e60 	cmnvs	r3, #96, 28	; 0x600
40017450:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017454:	0000007e 	andeq	r0, r0, lr, ror r0
40017458:	00000000 	andeq	r0, r0, r0
4001745c:	63633e00 	cmnvs	r3, #0, 28
40017460:	63636060 	cmnvs	r3, #96	; 0x60
40017464:	0000003e 	andeq	r0, r0, lr, lsr r0
40017468:	03030000 	movweq	r0, #12288	; 0x3000
4001746c:	63633f03 	cmnvs	r3, #3, 30
40017470:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017474:	0000003f 	andeq	r0, r0, pc, lsr r0
40017478:	00000000 	andeq	r0, r0, r0
4001747c:	63633e00 	cmnvs	r3, #0, 28
40017480:	6363607f 	cmnvs	r3, #127	; 0x7f
40017484:	0000003e 	andeq	r0, r0, lr, lsr r0
40017488:	331e0000 	tstcc	lr, #0
4001748c:	7e303033 	mrcvc	0, 1, r3, cr0, cr3, {1}
40017490:	30303030 	eorscc	r3, r0, r0, lsr r0
40017494:	00000030 	andeq	r0, r0, r0, lsr r0
40017498:	00000000 	andeq	r0, r0, r0
4001749c:	63633e00 	cmnvs	r3, #0, 28
400174a0:	3f636363 	svccc	0x00636363
400174a4:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
400174a8:	60600000 	rsbvs	r0, r0, r0
400174ac:	63637e60 	cmnvs	r3, #96, 28	; 0x600
400174b0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400174b4:	00000063 	andeq	r0, r0, r3, rrx
400174b8:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
400174bc:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
400174c0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400174c4:	00000018 	andeq	r0, r0, r8, lsl r0
400174c8:	06060000 	streq	r0, [r6], -r0
400174cc:	06060000 	streq	r0, [r6], -r0
400174d0:	06060606 	streq	r0, [r6], -r6, lsl #12
400174d4:	3c666606 	stclcc	6, cr6, [r6], #-24	; 0xffffffe8
400174d8:	60600000 	rsbvs	r0, r0, r0
400174dc:	6c666360 	stclvs	3, cr6, [r6], #-384	; 0xfffffe80
400174e0:	666c7878 			; <UNDEFINED> instruction: 0x666c7878
400174e4:	00000063 	andeq	r0, r0, r3, rrx
400174e8:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
400174ec:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400174f0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400174f4:	00000018 	andeq	r0, r0, r8, lsl r0
400174f8:	00000000 	andeq	r0, r0, r0
400174fc:	6b7f7600 	blvs	41ff4d04 <__ZI_LIMIT__+0x1fdb070>
40017500:	636b6b6b 	cmnvs	fp, #109568	; 0x1ac00
40017504:	00000063 	andeq	r0, r0, r3, rrx
40017508:	00000000 	andeq	r0, r0, r0
4001750c:	63637e00 	cmnvs	r3, #0, 28
40017510:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017514:	00000063 	andeq	r0, r0, r3, rrx
40017518:	00000000 	andeq	r0, r0, r0
4001751c:	63633e00 	cmnvs	r3, #0, 28
40017520:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017524:	0000003e 	andeq	r0, r0, lr, lsr r0
40017528:	00000000 	andeq	r0, r0, r0
4001752c:	63637e00 	cmnvs	r3, #0, 28
40017530:	7e636363 	cdpvc	3, 6, cr6, cr3, cr3, {3}
40017534:	60606060 	rsbvs	r6, r0, r0, rrx
40017538:	00000000 	andeq	r0, r0, r0
4001753c:	63633f00 	cmnvs	r3, #0, 30
40017540:	3f636363 	svccc	0x00636363
40017544:	03030303 	movweq	r0, #13059	; 0x3303
40017548:	00000000 	andeq	r0, r0, r0
4001754c:	70786f00 	rsbsvc	r6, r8, r0, lsl #30
40017550:	60606060 	rsbvs	r6, r0, r0, rrx
40017554:	00000060 	andeq	r0, r0, r0, rrx
40017558:	00000000 	andeq	r0, r0, r0
4001755c:	63633e00 	cmnvs	r3, #0, 28
40017560:	63630e38 	cmnvs	r3, #56, 28	; 0x380
40017564:	0000003e 	andeq	r0, r0, lr, lsr r0
40017568:	30300000 	eorscc	r0, r0, r0
4001756c:	30307e30 	eorscc	r7, r0, r0, lsr lr
40017570:	33333030 	teqcc	r3, #48	; 0x30
40017574:	0000001e 	andeq	r0, r0, lr, lsl r0
40017578:	00000000 	andeq	r0, r0, r0
4001757c:	63636300 	cmnvs	r3, #0, 6
40017580:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017584:	0000003f 	andeq	r0, r0, pc, lsr r0
40017588:	00000000 	andeq	r0, r0, r0
4001758c:	63636300 	cmnvs	r3, #0, 6
40017590:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
40017594:	00000008 	andeq	r0, r0, r8
40017598:	00000000 	andeq	r0, r0, r0
4001759c:	63636300 	cmnvs	r3, #0, 6
400175a0:	777f7f6b 	ldrbvc	r7, [pc, -fp, ror #30]!
400175a4:	00000063 	andeq	r0, r0, r3, rrx
400175a8:	00000000 	andeq	r0, r0, r0
400175ac:	36636300 	strbtcc	r6, [r3], -r0, lsl #6
400175b0:	63361c1c 	teqvs	r6, #28, 24	; 0x1c00
400175b4:	00000063 	andeq	r0, r0, r3, rrx
400175b8:	00000000 	andeq	r0, r0, r0
400175bc:	63636300 	cmnvs	r3, #0, 6
400175c0:	3f636363 	svccc	0x00636363
400175c4:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
400175c8:	00000000 	andeq	r0, r0, r0
400175cc:	06437f00 	strbeq	r7, [r3], -r0, lsl #30
400175d0:	6130180c 	teqvs	r0, ip, lsl #16
400175d4:	0000007f 	andeq	r0, r0, pc, ror r0
400175d8:	18180e00 	ldmdane	r8, {r9, sl, fp}
400175dc:	70181818 	andsvc	r1, r8, r8, lsl r8
400175e0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400175e4:	00000e18 	andeq	r0, r0, r8, lsl lr
400175e8:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
400175ec:	00181818 	andseq	r1, r8, r8, lsl r8
400175f0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400175f4:	00000018 	andeq	r0, r0, r8, lsl r0
400175f8:	18187000 	ldmdane	r8, {ip, sp, lr}
400175fc:	0e181818 	mrceq	8, 0, r1, cr8, cr8, {0}
40017600:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017604:	00007018 	andeq	r7, r0, r8, lsl r0
40017608:	00000000 	andeq	r0, r0, r0
4001760c:	0edb7000 	cdpeq	0, 13, cr7, cr11, cr0, {0}
	...
40017618:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
4001761c:	36361c1c 			; <UNDEFINED> instruction: 0x36361c1c
40017620:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017624:	0000007f 	andeq	r0, r0, pc, ror r0
40017628:	633e0000 	teqvs	lr, #0
4001762c:	60606063 	rsbvs	r6, r0, r3, rrx
40017630:	63636060 	cmnvs	r3, #96	; 0x60
40017634:	0c060c3e 	stceq	12, cr0, [r6], {62}	; 0x3e
40017638:	63630000 	cmnvs	r3, #0
4001763c:	63636300 	cmnvs	r3, #0, 6
40017640:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017644:	0000003f 	andeq	r0, r0, pc, lsr r0
40017648:	180c0600 	stmdane	ip, {r9, sl}
4001764c:	63633e00 	cmnvs	r3, #0, 28
40017650:	6360607f 	cmnvs	r0, #127	; 0x7f
40017654:	0000003e 	andeq	r0, r0, lr, lsr r0
40017658:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
4001765c:	03633e00 	cmneq	r3, #0, 28
40017660:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40017664:	0000003f 	andeq	r0, r0, pc, lsr r0
40017668:	36360000 	ldrtcc	r0, [r6], -r0
4001766c:	03633e00 	cmneq	r3, #0, 28
40017670:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40017674:	0000003f 	andeq	r0, r0, pc, lsr r0
40017678:	0c183000 	ldceq	0, cr3, [r8], {-0}
4001767c:	03633e00 	cmneq	r3, #0, 28
40017680:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40017684:	0000003f 	andeq	r0, r0, pc, lsr r0
40017688:	1c361c00 	ldcne	12, cr1, [r6], #-0
4001768c:	03633e00 	cmneq	r3, #0, 28
40017690:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40017694:	0000003f 	andeq	r0, r0, pc, lsr r0
40017698:	00000000 	andeq	r0, r0, r0
4001769c:	63633e00 	cmnvs	r3, #0, 28
400176a0:	63606060 	cmnvs	r0, #96	; 0x60
400176a4:	0c060c3e 	stceq	12, cr0, [r6], {62}	; 0x3e
400176a8:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
400176ac:	63633e00 	cmnvs	r3, #0, 28
400176b0:	6360607f 	cmnvs	r0, #127	; 0x7f
400176b4:	0000003e 	andeq	r0, r0, lr, lsr r0
400176b8:	36360000 	ldrtcc	r0, [r6], -r0
400176bc:	63633e00 	cmnvs	r3, #0, 28
400176c0:	6360607f 	cmnvs	r0, #127	; 0x7f
400176c4:	0000003e 	andeq	r0, r0, lr, lsr r0
400176c8:	0c183000 	ldceq	0, cr3, [r8], {-0}
400176cc:	63633e00 	cmnvs	r3, #0, 28
400176d0:	6360607f 	cmnvs	r0, #127	; 0x7f
400176d4:	0000003e 	andeq	r0, r0, lr, lsr r0
400176d8:	66660000 	strbtvs	r0, [r6], -r0
400176dc:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
400176e0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400176e4:	00000018 	andeq	r0, r0, r8, lsl r0
400176e8:	3c180000 	ldccc	0, cr0, [r8], {-0}
400176ec:	18180066 	ldmdane	r8, {r1, r2, r5, r6}
400176f0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400176f4:	00000018 	andeq	r0, r0, r8, lsl r0
400176f8:	18300000 	ldmdane	r0!, {}	; <UNPREDICTABLE>
400176fc:	1818000c 	ldmdane	r8, {r2, r3}
40017700:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017704:	00000018 	andeq	r0, r0, r8, lsl r0
40017708:	361c6b63 	ldrcc	r6, [ip], -r3, ror #22
4001770c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017710:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
40017714:	00000063 	andeq	r0, r0, r3, rrx
40017718:	361c361c 			; <UNDEFINED> instruction: 0x361c361c
4001771c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017720:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
40017724:	00000063 	andeq	r0, r0, r3, rrx
40017728:	637f180c 	cmnvs	pc, #12, 16	; 0xc0000
4001772c:	7c606063 	stclvc	0, cr6, [r0], #-396	; 0xfffffe74
40017730:	63636060 	cmnvs	r3, #96	; 0x60
40017734:	0000007f 	andeq	r0, r0, pc, ror r0
40017738:	00000000 	andeq	r0, r0, r0
4001773c:	1b3b6e00 	blne	40ef2f44 <__ZI_LIMIT__+0xed92b0>
40017740:	dcd8de7b 	ldclle	14, cr13, [r8], {123}	; 0x7b
40017744:	00000077 	andeq	r0, r0, r7, ror r0
40017748:	3d1f0000 	ldccc	0, cr0, [pc, #-0]	; 40017750 <eng8x16+0x928>
4001774c:	6e6c6c6d 	cdpvs	12, 6, cr6, cr12, cr13, {3}
40017750:	6d6d6c7c 	stclvs	12, cr6, [sp, #-496]!	; 0xfffffe10
40017754:	0000006f 	andeq	r0, r0, pc, rrx
40017758:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
4001775c:	63633e00 	cmnvs	r3, #0, 28
40017760:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017764:	0000003e 	andeq	r0, r0, lr, lsr r0
40017768:	36360000 	ldrtcc	r0, [r6], -r0
4001776c:	63633e00 	cmnvs	r3, #0, 28
40017770:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017774:	0000003e 	andeq	r0, r0, lr, lsr r0
40017778:	0c183000 	ldceq	0, cr3, [r8], {-0}
4001777c:	63633e00 	cmnvs	r3, #0, 28
40017780:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017784:	0000003e 	andeq	r0, r0, lr, lsr r0
40017788:	663c1800 	ldrtvs	r1, [ip], -r0, lsl #16
4001778c:	63636300 	cmnvs	r3, #0, 6
40017790:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017794:	0000003f 	andeq	r0, r0, pc, lsr r0
40017798:	0c183000 	ldceq	0, cr3, [r8], {-0}
4001779c:	63636300 	cmnvs	r3, #0, 6
400177a0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400177a4:	0000003f 	andeq	r0, r0, pc, lsr r0
400177a8:	36360000 	ldrtcc	r0, [r6], -r0
400177ac:	63636300 	cmnvs	r3, #0, 6
400177b0:	3f636363 	svccc	0x00636363
400177b4:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
400177b8:	3e006363 	cdpcc	3, 0, cr6, cr0, cr3, {3}
400177bc:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400177c0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400177c4:	0000003e 	andeq	r0, r0, lr, lsr r0
400177c8:	63006363 	movwvs	r6, #867	; 0x363
400177cc:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400177d0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400177d4:	0000003f 	andeq	r0, r0, pc, lsr r0
400177d8:	0c0c0000 	stceq	0, cr0, [ip], {-0}
400177dc:	6063633e 	rsbvs	r6, r3, lr, lsr r3
400177e0:	0c3e6360 	ldceq	3, cr6, [lr], #-384	; 0xfffffe80
400177e4:	0000000c 	andeq	r0, r0, ip
400177e8:	361c0000 	ldrcc	r0, [ip], -r0
400177ec:	7c303030 	ldcvc	0, cr3, [r0], #-192	; 0xffffff40
400177f0:	73303030 	teqvc	r0, #48	; 0x30
400177f4:	0000007e 	andeq	r0, r0, lr, ror r0
400177f8:	c3c30000 	bicgt	r0, r3, #0
400177fc:	ff3c66c3 			; <UNDEFINED> instruction: 0xff3c66c3
40017800:	1818ff18 	ldmdane	r8, {r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
40017804:	0000003c 	andeq	r0, r0, ip, lsr r0
40017808:	66fc0000 	ldrbtvs	r0, [ip], r0
4001780c:	786c6666 	stmdavc	ip!, {r1, r2, r5, r6, r9, sl, sp, lr}^
40017810:	66666f66 	strbtvs	r6, [r6], -r6, ror #30
40017814:	000000f3 	strdeq	r0, [r0], -r3
40017818:	1b0e0000 	blne	40397820 <__ZI_LIMIT__+0x37db8c>
4001781c:	187e1818 	ldmdane	lr!, {r3, r4, fp, ip}^
40017820:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017824:	00000070 	andeq	r0, r0, r0, ror r0
40017828:	30180c00 	andscc	r0, r8, r0, lsl #24
4001782c:	06663c00 	strbteq	r3, [r6], -r0, lsl #24
40017830:	6666663e 			; <UNDEFINED> instruction: 0x6666663e
40017834:	0000003b 	andeq	r0, r0, fp, lsr r0
40017838:	30180c00 	andscc	r0, r8, r0, lsl #24
4001783c:	18183800 	ldmdane	r8, {fp, ip, sp}
40017840:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017844:	0000003c 	andeq	r0, r0, ip, lsr r0
40017848:	180c0600 	stmdane	ip, {r9, sl}
4001784c:	63633e00 	cmnvs	r3, #0, 28
40017850:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017854:	0000003e 	andeq	r0, r0, lr, lsr r0
40017858:	30180c00 	andscc	r0, r8, r0, lsl #24
4001785c:	63636300 	cmnvs	r3, #0, 6
40017860:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017864:	0000003f 	andeq	r0, r0, pc, lsr r0
40017868:	3b6e0000 	blcc	41b97870 <__ZI_LIMIT__+0x1b7dbdc>
4001786c:	63637e00 	cmnvs	r3, #0, 28
40017870:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017874:	00000063 	andeq	r0, r0, r3, rrx
40017878:	63006e3b 	movwvs	r6, #3643	; 0xe3b
4001787c:	6b7b7373 	blvs	41ef4650 <__ZI_LIMIT__+0x1eda9bc>
40017880:	6367676f 	cmnvs	r7, #29097984	; 0x1bc0000
40017884:	00000063 	andeq	r0, r0, r3, rrx
40017888:	6c6c3c00 	stclvs	12, cr3, [ip], #-0
4001788c:	7e00366c 	cfmadd32vc	mvax3, mvfx3, mvfx0, mvfx12
	...
40017898:	6c6c3800 	stclvs	8, cr3, [ip], #-0
4001789c:	7c00386c 	stcvc	8, cr3, [r0], {108}	; 0x6c
	...
400178a8:	0c0c0000 	stceq	0, cr0, [ip], {-0}
400178ac:	180c0c00 	stmdane	ip, {sl, fp}
400178b0:	63636030 	cmnvs	r3, #48	; 0x30
400178b4:	0000003e 	andeq	r0, r0, lr, lsr r0
400178b8:	00000000 	andeq	r0, r0, r0
400178bc:	7f000000 	svcvc	0x00000000
400178c0:	60606060 	rsbvs	r6, r0, r0, rrx
400178c4:	00000060 	andeq	r0, r0, r0, rrx
400178c8:	00000000 	andeq	r0, r0, r0
400178cc:	7f000000 	svcvc	0x00000000
400178d0:	03030303 	movweq	r0, #13059	; 0x3303
400178d4:	00000003 	andeq	r0, r0, r3
400178d8:	63e06000 	mvnvs	r6, #0
400178dc:	3e186c66 	cdpcc	12, 1, cr6, cr8, cr6, {3}
400178e0:	180ec373 	stmdane	lr, {r0, r1, r4, r5, r6, r8, r9, lr, pc}
400178e4:	0000001f 	andeq	r0, r0, pc, lsl r0
400178e8:	63e06000 	mvnvs	r6, #0
400178ec:	36186c66 	ldrcc	r6, [r8], -r6, ror #24
400178f0:	3f36de6e 	svccc	0x0036de6e
400178f4:	00000006 	andeq	r0, r0, r6
400178f8:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
400178fc:	18181800 	ldmdane	r8, {fp, ip}
40017900:	3c3c3c18 	ldccc	12, cr3, [ip], #-96	; 0xffffffa0
40017904:	00000018 	andeq	r0, r0, r8, lsl r0
40017908:	1b090000 	blne	40257910 <__ZI_LIMIT__+0x23dc7c>
4001790c:	6c36361b 	ldcvs	6, cr3, [r6], #-108	; 0xffffff94
40017910:	1b1b3636 	blne	406e51f0 <__ZI_LIMIT__+0x6cb55c>
40017914:	00000009 	andeq	r0, r0, r9
40017918:	6c480000 	marvs	acc0, r0, r8
4001791c:	1b36366c 	blne	40da52d4 <__ZI_LIMIT__+0xd8b640>
40017920:	6c6c3636 	stclvs	6, cr3, [ip], #-216	; 0xffffff28
40017924:	00000048 	andeq	r0, r0, r8, asr #32
40017928:	11441144 	cmpne	r4, r4, asr #2
4001792c:	11441144 	cmpne	r4, r4, asr #2
40017930:	11441144 	cmpne	r4, r4, asr #2
40017934:	11441144 	cmpne	r4, r4, asr #2
40017938:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
4001793c:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
40017940:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
40017944:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
40017948:	bbeebbee 	bllt	3fbc6908 <GPM4DAT+0x2ebc6624>
4001794c:	bbeebbee 	bllt	3fbc690c <GPM4DAT+0x2ebc6628>
40017950:	bbeebbee 	bllt	3fbc6910 <GPM4DAT+0x2ebc662c>
40017954:	bbeebbee 	bllt	3fbc6914 <GPM4DAT+0x2ebc6630>
40017958:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001795c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017960:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017964:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017968:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001796c:	f8181818 			; <UNDEFINED> instruction: 0xf8181818
40017970:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017974:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017978:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001797c:	18f81818 	ldmne	r8!, {r3, r4, fp, ip}^
40017980:	181818f8 	ldmdane	r8, {r3, r4, r5, r6, r7, fp, ip}
40017984:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017988:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001798c:	f6363636 			; <UNDEFINED> instruction: 0xf6363636
40017990:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017994:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017998:	00000000 	andeq	r0, r0, r0
4001799c:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
400179a0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400179a4:	36363636 			; <UNDEFINED> instruction: 0x36363636
400179a8:	00000000 	andeq	r0, r0, r0
400179ac:	18f80000 	ldmne	r8!, {}^	; <UNPREDICTABLE>
400179b0:	181818f8 	ldmdane	r8, {r3, r4, r5, r6, r7, fp, ip}
400179b4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400179b8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400179bc:	06f63636 			; <UNDEFINED> instruction: 0x06f63636
400179c0:	363636f6 			; <UNDEFINED> instruction: 0x363636f6
400179c4:	36363636 			; <UNDEFINED> instruction: 0x36363636
400179c8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400179cc:	36363636 			; <UNDEFINED> instruction: 0x36363636
400179d0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400179d4:	36363636 			; <UNDEFINED> instruction: 0x36363636
400179d8:	00000000 	andeq	r0, r0, r0
400179dc:	06fe0000 	ldrbteq	r0, [lr], r0
400179e0:	363636f6 			; <UNDEFINED> instruction: 0x363636f6
400179e4:	36363636 			; <UNDEFINED> instruction: 0x36363636
400179e8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400179ec:	06f63636 			; <UNDEFINED> instruction: 0x06f63636
400179f0:	000000fe 	strdeq	r0, [r0], -lr
400179f4:	00000000 	andeq	r0, r0, r0
400179f8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400179fc:	fe363636 	mrc2	6, 1, r3, cr6, cr6, {1}
	...
40017a08:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017a0c:	18f81818 	ldmne	r8!, {r3, r4, fp, ip}^
40017a10:	000000f8 	strdeq	r0, [r0], -r8
	...
40017a1c:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
40017a20:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017a24:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017a28:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017a2c:	1f181818 	svcne	0x00181818
	...
40017a38:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017a3c:	ff181818 			; <UNDEFINED> instruction: 0xff181818
	...
40017a4c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
40017a50:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017a54:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017a58:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017a5c:	1f181818 	svcne	0x00181818
40017a60:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017a64:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017a68:	00000000 	andeq	r0, r0, r0
40017a6c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
40017a78:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017a7c:	ff181818 			; <UNDEFINED> instruction: 0xff181818
40017a80:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017a84:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017a88:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017a8c:	181f1818 	ldmdane	pc, {r3, r4, fp, ip}	; <UNPREDICTABLE>
40017a90:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
40017a94:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017a98:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017a9c:	37363636 			; <UNDEFINED> instruction: 0x37363636
40017aa0:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017aa4:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017aa8:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017aac:	30373636 	eorscc	r3, r7, r6, lsr r6
40017ab0:	0000003f 	andeq	r0, r0, pc, lsr r0
	...
40017abc:	303f0000 	eorscc	r0, pc, r0
40017ac0:	36363637 			; <UNDEFINED> instruction: 0x36363637
40017ac4:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017ac8:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017acc:	00f73636 	rscseq	r3, r7, r6, lsr r6
40017ad0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
40017adc:	00ff0000 	rscseq	r0, pc, r0
40017ae0:	363636f7 			; <UNDEFINED> instruction: 0x363636f7
40017ae4:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017ae8:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017aec:	36373636 			; <UNDEFINED> instruction: 0x36373636
40017af0:	36363637 			; <UNDEFINED> instruction: 0x36363637
40017af4:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017af8:	00000000 	andeq	r0, r0, r0
40017afc:	00ff0000 	rscseq	r0, pc, r0
40017b00:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40017b04:	00000000 	andeq	r0, r0, r0
40017b08:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017b0c:	f7363636 			; <UNDEFINED> instruction: 0xf7363636
40017b10:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017b14:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017b18:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017b1c:	00ff1818 	rscseq	r1, pc, r8, lsl r8	; <UNPREDICTABLE>
40017b20:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40017b24:	00000000 	andeq	r0, r0, r0
40017b28:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017b2c:	ff363636 			; <UNDEFINED> instruction: 0xff363636
	...
40017b3c:	00ff0000 	rscseq	r0, pc, r0
40017b40:	181818ff 	ldmdane	r8, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip}
40017b44:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017b48:	00000000 	andeq	r0, r0, r0
40017b4c:	ff000000 			; <UNDEFINED> instruction: 0xff000000

40017b50 <.LANCHOR2>:
40017b50:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017b54:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017b58:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017b5c:	3f363636 	svccc	0x00363636
	...
40017b68:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017b6c:	181f1818 	ldmdane	pc, {r3, r4, fp, ip}	; <UNPREDICTABLE>
40017b70:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40017b7c:	181f0000 	ldmdane	pc, {}	; <UNPREDICTABLE>
40017b80:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
40017b84:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017b88:	00000000 	andeq	r0, r0, r0
40017b8c:	3f000000 	svccc	0x00000000
40017b90:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017b94:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017b98:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017b9c:	f7363636 			; <UNDEFINED> instruction: 0xf7363636
40017ba0:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017ba4:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017ba8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017bac:	00ff1818 	rscseq	r1, pc, r8, lsl r8	; <UNPREDICTABLE>
40017bb0:	181818ff 	ldmdane	r8, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip}
40017bb4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017bb8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017bbc:	f8181818 			; <UNDEFINED> instruction: 0xf8181818
	...
40017bcc:	1f000000 	svcne	0x00000000
40017bd0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017bd4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017bd8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017bdc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017be0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017be4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017bf0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017bf4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017bf8:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40017bfc:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40017c00:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40017c04:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40017c08:	0f0f0f0f 	svceq	0x000f0f0f
40017c0c:	0f0f0f0f 	svceq	0x000f0f0f
40017c10:	0f0f0f0f 	svceq	0x000f0f0f
40017c14:	0f0f0f0f 	svceq	0x000f0f0f
40017c18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017c1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017c2c:	666e3b00 	strbtvs	r3, [lr], -r0, lsl #22
40017c30:	6e666666 	cdpvs	6, 6, cr6, cr6, cr6, {3}
40017c34:	0000003b 	andeq	r0, r0, fp, lsr r0
40017c38:	663c0000 	ldrtvs	r0, [ip], -r0
40017c3c:	7c666666 	stclvc	6, cr6, [r6], #-408	; 0xfffffe68
40017c40:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40017c44:	6060607c 	rsbvs	r6, r0, ip, ror r0
40017c48:	637f0000 	cmnvs	pc, #0
40017c4c:	60606063 	rsbvs	r6, r0, r3, rrx
40017c50:	60606060 	rsbvs	r6, r0, r0, rrx
40017c54:	00000060 	andeq	r0, r0, r0, rrx
40017c58:	00000000 	andeq	r0, r0, r0
40017c5c:	36367f00 	ldrtcc	r7, [r6], -r0, lsl #30
40017c60:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017c64:	00000036 	andeq	r0, r0, r6, lsr r0
40017c68:	637f0000 	cmnvs	pc, #0
40017c6c:	060c1831 			; <UNDEFINED> instruction: 0x060c1831
40017c70:	6331180c 	teqvs	r1, #12, 16	; 0xc0000
40017c74:	0000007f 	andeq	r0, r0, pc, ror r0
40017c78:	00000000 	andeq	r0, r0, r0
40017c7c:	666c3f00 	strbtvs	r3, [ip], -r0, lsl #30
40017c80:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40017c84:	0000003c 	andeq	r0, r0, ip, lsr r0
40017c88:	00000000 	andeq	r0, r0, r0
40017c8c:	66666600 	strbtvs	r6, [r6], -r0, lsl #12
40017c90:	76666666 	strbtvc	r6, [r6], -r6, ror #12
40017c94:	6060607f 	rsbvs	r6, r0, pc, ror r0
40017c98:	00000000 	andeq	r0, r0, r0
40017c9c:	6c6c3f00 	stclvs	15, cr3, [ip], #-0
40017ca0:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40017ca4:	0000000c 	andeq	r0, r0, ip
40017ca8:	187e0000 	ldmdane	lr!, {}^	; <UNPREDICTABLE>
40017cac:	6666663c 			; <UNDEFINED> instruction: 0x6666663c
40017cb0:	183c6666 	ldmdane	ip!, {r1, r2, r5, r6, r9, sl, sp, lr}
40017cb4:	0000007e 	andeq	r0, r0, lr, ror r0
40017cb8:	663c0000 	ldrtvs	r0, [ip], -r0
40017cbc:	7e666666 	cdpvc	6, 6, cr6, cr6, cr6, {3}
40017cc0:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40017cc4:	0000003c 	andeq	r0, r0, ip, lsr r0
40017cc8:	633e0000 	teqvs	lr, #0
40017ccc:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017cd0:	36363677 			; <UNDEFINED> instruction: 0x36363677
40017cd4:	00000077 	andeq	r0, r0, r7, ror r0
40017cd8:	1b0e0000 	blne	40397ce0 <__ZI_LIMIT__+0x37e04c>
40017cdc:	663c181b 			; <UNDEFINED> instruction: 0x663c181b
40017ce0:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40017ce4:	0000003c 	andeq	r0, r0, ip, lsr r0
40017ce8:	00000000 	andeq	r0, r0, r0
40017cec:	6b7f3600 	blvs	41fe54f4 <__ZI_LIMIT__+0x1fcb860>
40017cf0:	0000367f 	andeq	r3, r0, pc, ror r6
40017cf4:	00000000 	andeq	r0, r0, r0
40017cf8:	06060000 	streq	r0, [r6], -r0
40017cfc:	6f673e1e 	svcvs	0x00673e1e
40017d00:	3e737b7f 	vmovcc.s8	r7, d3[7]
40017d04:	0030303c 	eorseq	r3, r0, ip, lsr r0
40017d08:	1f000000 	svcne	0x00000000
40017d0c:	7f606030 	svcvc	0x00606030
40017d10:	1f306060 	svcne	0x00306060
40017d14:	00000000 	andeq	r0, r0, r0
40017d18:	633e0000 	teqvs	lr, #0
40017d1c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017d20:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017d24:	00000063 	andeq	r0, r0, r3, rrx
40017d28:	00000000 	andeq	r0, r0, r0
40017d2c:	7f00007f 	svcvc	0x0000007f
40017d30:	007f0000 	rsbseq	r0, pc, r0
	...
40017d3c:	ff181818 			; <UNDEFINED> instruction: 0xff181818
40017d40:	00181818 	andseq	r1, r8, r8, lsl r8
40017d44:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40017d48:	30600000 	rsbcc	r0, r0, r0
40017d4c:	0c060c18 	stceq	12, cr0, [r6], {24}
40017d50:	00603018 	rsbeq	r3, r0, r8, lsl r0
40017d54:	0000007e 	andeq	r0, r0, lr, ror r0
40017d58:	0c060000 	stceq	0, cr0, [r6], {-0}
40017d5c:	30603018 	rsbcc	r3, r0, r8, lsl r0
40017d60:	00060c18 	andeq	r0, r6, r8, lsl ip
40017d64:	0000007e 	andeq	r0, r0, lr, ror r0
40017d68:	1b0e0000 	blne	40397d70 <__ZI_LIMIT__+0x37e0dc>
40017d6c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017d70:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017d74:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017d78:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017d7c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017d80:	d8181818 	ldmdale	r8, {r3, r4, fp, ip}
40017d84:	00000070 	andeq	r0, r0, r0, ror r0
40017d88:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
40017d8c:	ff000018 			; <UNDEFINED> instruction: 0xff000018
40017d90:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
	...
40017d9c:	700edb70 	andvc	sp, lr, r0, ror fp
40017da0:	00000edb 	ldrdeq	r0, [r0], -fp
40017da4:	00000000 	andeq	r0, r0, r0
40017da8:	361c0000 	ldrcc	r0, [ip], -r0
40017dac:	00001c36 	andeq	r1, r0, r6, lsr ip
	...
40017dbc:	3e3e1c00 	cdpcc	12, 3, cr1, cr14, cr0, {0}
40017dc0:	00001c3e 	andeq	r1, r0, lr, lsr ip
	...
40017dcc:	3c3c1800 	ldccc	8, cr1, [ip], #-0
40017dd0:	00000018 	andeq	r0, r0, r8, lsl r0
40017dd4:	00000000 	andeq	r0, r0, r0
40017dd8:	0c0c0f00 	stceq	15, cr0, [ip], {-0}
40017ddc:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40017de0:	1c3c6ccc 	ldcne	12, cr6, [ip], #-816	; 0xfffffcd0
40017de4:	0000000c 	andeq	r0, r0, ip
40017de8:	66667c00 	strbtvs	r7, [r6], -r0, lsl #24
40017dec:	00666666 	rsbeq	r6, r6, r6, ror #12
	...
40017df8:	0c6c3800 	stcleq	8, cr3, [ip], #-0
40017dfc:	007c3018 	rsbseq	r3, ip, r8, lsl r0
	...
40017e0c:	7e7e7e7e 	mrcvc	14, 3, r7, cr14, cr14, {3}
40017e10:	007e7e7e 	rsbseq	r7, lr, lr, ror lr
	...

40017e28 <_ctype_>:
40017e28:	20202000 	eorcs	r2, r0, r0
40017e2c:	20202020 	eorcs	r2, r0, r0, lsr #32
40017e30:	28282020 	stmdacs	r8!, {r5, sp}
40017e34:	20282828 	eorcs	r2, r8, r8, lsr #16
40017e38:	20202020 	eorcs	r2, r0, r0, lsr #32
40017e3c:	20202020 	eorcs	r2, r0, r0, lsr #32
40017e40:	20202020 	eorcs	r2, r0, r0, lsr #32
40017e44:	20202020 	eorcs	r2, r0, r0, lsr #32
40017e48:	10108820 	andsne	r8, r0, r0, lsr #16
40017e4c:	10101010 	andsne	r1, r0, r0, lsl r0
40017e50:	10101010 	andsne	r1, r0, r0, lsl r0
40017e54:	10101010 	andsne	r1, r0, r0, lsl r0
40017e58:	04040410 	streq	r0, [r4], #-1040	; 0xfffffbf0
40017e5c:	04040404 	streq	r0, [r4], #-1028	; 0xfffffbfc
40017e60:	10040404 	andne	r0, r4, r4, lsl #8
40017e64:	10101010 	andsne	r1, r0, r0, lsl r0
40017e68:	41411010 	cmpmi	r1, r0, lsl r0
40017e6c:	41414141 	cmpmi	r1, r1, asr #2
40017e70:	01010101 	tsteq	r1, r1, lsl #2
40017e74:	01010101 	tsteq	r1, r1, lsl #2
40017e78:	01010101 	tsteq	r1, r1, lsl #2
40017e7c:	01010101 	tsteq	r1, r1, lsl #2
40017e80:	01010101 	tsteq	r1, r1, lsl #2
40017e84:	10101010 	andsne	r1, r0, r0, lsl r0
40017e88:	42421010 	submi	r1, r2, #16
40017e8c:	42424242 	submi	r4, r2, #536870916	; 0x20000004
40017e90:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017e94:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017e98:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017e9c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017ea0:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017ea4:	10101010 	andsne	r1, r0, r0, lsl r0
40017ea8:	00000020 	andeq	r0, r0, r0, lsr #32
	...

40017f2c <_global_impure_ptr>:
40017f2c:	40018a70 	andmi	r8, r1, r0, ror sl

40017f30 <blanks.6744>:
40017f30:	20202020 	eorcs	r2, r0, r0, lsr #32
40017f34:	20202020 	eorcs	r2, r0, r0, lsr #32
40017f38:	20202020 	eorcs	r2, r0, r0, lsr #32
40017f3c:	20202020 	eorcs	r2, r0, r0, lsr #32

40017f40 <zeroes.6745>:
40017f40:	30303030 	eorscc	r3, r0, r0, lsr r0
40017f44:	30303030 	eorscc	r3, r0, r0, lsr r0
40017f48:	30303030 	eorscc	r3, r0, r0, lsr r0
40017f4c:	30303030 	eorscc	r3, r0, r0, lsr r0

40017f50 <p05.5289>:
40017f50:	00000005 	andeq	r0, r0, r5
40017f54:	00000019 	andeq	r0, r0, r9, lsl r0
40017f58:	0000007d 	andeq	r0, r0, sp, ror r0
40017f5c:	00000000 	andeq	r0, r0, r0

40017f60 <__mprec_tens>:
40017f60:	00000000 	andeq	r0, r0, r0
40017f64:	3ff00000 	svccc	0x00f00000	; IMB
40017f68:	00000000 	andeq	r0, r0, r0
40017f6c:	40240000 	eormi	r0, r4, r0
40017f70:	00000000 	andeq	r0, r0, r0
40017f74:	40590000 	subsmi	r0, r9, r0
40017f78:	00000000 	andeq	r0, r0, r0
40017f7c:	408f4000 	addmi	r4, pc, r0
40017f80:	00000000 	andeq	r0, r0, r0
40017f84:	40c38800 	sbcmi	r8, r3, r0, lsl #16
40017f88:	00000000 	andeq	r0, r0, r0
40017f8c:	40f86a00 	rscsmi	r6, r8, r0, lsl #20
40017f90:	00000000 	andeq	r0, r0, r0
40017f94:	412e8480 	smlawbmi	lr, r0, r4, r8
40017f98:	00000000 	andeq	r0, r0, r0
40017f9c:	416312d0 	ldrdmi	r1, [r3, #-32]!	; 0xffffffe0
40017fa0:	00000000 	andeq	r0, r0, r0
40017fa4:	4197d784 	orrsmi	sp, r7, r4, lsl #15
40017fa8:	00000000 	andeq	r0, r0, r0
40017fac:	41cdcd65 	bicmi	ip, sp, r5, ror #26
40017fb0:	20000000 	andcs	r0, r0, r0
40017fb4:	4202a05f 	andmi	sl, r2, #95	; 0x5f
40017fb8:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
40017fbc:	42374876 	eorsmi	r4, r7, #7733248	; 0x760000
40017fc0:	a2000000 	andge	r0, r0, #0
40017fc4:	426d1a94 	rsbmi	r1, sp, #148, 20	; 0x94000
40017fc8:	e5400000 	strb	r0, [r0, #-0]
40017fcc:	42a2309c 	adcmi	r3, r2, #156	; 0x9c
40017fd0:	1e900000 	cdpne	0, 9, cr0, cr0, cr0, {0}
40017fd4:	42d6bcc4 	sbcsmi	fp, r6, #196, 24	; 0xc400
40017fd8:	26340000 	ldrtcs	r0, [r4], -r0
40017fdc:	430c6bf5 	movwmi	r6, #52213	; 0xcbf5
40017fe0:	37e08000 	strbcc	r8, [r0, r0]!
40017fe4:	4341c379 	movtmi	ip, #4985	; 0x1379
40017fe8:	85d8a000 	ldrbhi	sl, [r8]
40017fec:	43763457 	cmnmi	r6, #1459617792	; 0x57000000
40017ff0:	674ec800 	strbvs	ip, [lr, -r0, lsl #16]
40017ff4:	43abc16d 			; <UNDEFINED> instruction: 0x43abc16d
40017ff8:	60913d00 	addsvs	r3, r1, r0, lsl #26
40017ffc:	43e158e4 	mvnmi	r5, #228, 16	; 0xe40000
40018000:	78b58c40 	ldmvc	r5!, {r6, sl, fp, pc}
40018004:	4415af1d 	ldrmi	sl, [r5], #-3869	; 0xfffff0e3
40018008:	d6e2ef50 	usatle	lr, #2, r0, asr #30
4001800c:	444b1ae4 	strbmi	r1, [fp], #-2788	; 0xfffff51c
40018010:	064dd592 			; <UNDEFINED> instruction: 0x064dd592
40018014:	4480f0cf 	strmi	pc, [r0], #207	; 0xcf
40018018:	c7e14af6 			; <UNDEFINED> instruction: 0xc7e14af6
4001801c:	44b52d02 	ldrtmi	r2, [r5], #3330	; 0xd02
40018020:	79d99db4 	ldmibvc	r9, {r2, r4, r5, r7, r8, sl, fp, ip, pc}^
40018024:	44ea7843 	strbtmi	r7, [sl], #2115	; 0x843

40018028 <__mprec_tinytens>:
40018028:	97d889bc 			; <UNDEFINED> instruction: 0x97d889bc
4001802c:	3c9cd2b2 	lfmcc	f5, 1, [ip], {178}	; 0xb2
40018030:	d5a8a733 	strle	sl, [r8, #1843]!	; 0x733
40018034:	3949f623 	stmdbcc	r9, {r0, r1, r5, r9, sl, ip, sp, lr, pc}^
40018038:	44f4a73d 	ldrbtmi	sl, [r4], #1853	; 0x73d
4001803c:	32a50ffd 	adccc	r0, r5, #1012	; 0x3f4
40018040:	cf8c979d 	svcgt	0x008c979d
40018044:	255bba08 	ldrbcs	fp, [fp, #-2568]	; 0xfffff5f8
40018048:	64ac6f43 	strtvs	r6, [ip], #3907	; 0xf43
4001804c:	0ac80628 	beq	3f2198f4 <GPM4DAT+0x2e219610>

40018050 <__mprec_bigtens>:
40018050:	37e08000 	strbcc	r8, [r0, r0]!
40018054:	4341c379 	movtmi	ip, #4985	; 0x1379
40018058:	b5056e17 	strlt	r6, [r5, #-3607]	; 0xfffff1e9
4001805c:	4693b8b5 			; <UNDEFINED> instruction: 0x4693b8b5
40018060:	e93ff9f5 	ldmdb	pc!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
40018064:	4d384f03 	ldcmi	15, cr4, [r8, #-12]!
40018068:	f9301d32 			; <UNDEFINED> instruction: 0xf9301d32
4001806c:	5a827748 	bpl	3e0b5d94 <GPM4DAT+0x2d0b5ab0>
40018070:	7f73bf3c 	svcvc	0x0073bf3c
40018074:	75154fdd 	ldrvc	r4, [r5, #-4061]	; 0xfffff023

40018078 <blanks.6688>:
40018078:	20202020 	eorcs	r2, r0, r0, lsr #32
4001807c:	20202020 	eorcs	r2, r0, r0, lsr #32
40018080:	20202020 	eorcs	r2, r0, r0, lsr #32
40018084:	20202020 	eorcs	r2, r0, r0, lsr #32

40018088 <zeroes.6689>:
40018088:	30303030 	eorscc	r3, r0, r0, lsr r0
4001808c:	30303030 	eorscc	r3, r0, r0, lsr r0
40018090:	30303030 	eorscc	r3, r0, r0, lsr r0
40018094:	30303030 	eorscc	r3, r0, r0, lsr r0
40018098:	61766e49 	cmnvs	r6, r9, asr #28
4001809c:	5f64696c 	svcpl	0x0064696c
400180a0:	0a525349 	beq	414acdcc <__ZI_LIMIT__+0x1493138>
400180a4:	00000000 	andeq	r0, r0, r0
400180a8:	30435653 	subcc	r5, r3, r3, asr r6
400180ac:	72655320 	rsbvc	r5, r5, #32, 6	; 0x80000000
400180b0:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
400180b4:	0a2e2e2e 	beq	40ba3974 <__ZI_LIMIT__+0xb89ce0>
400180b8:	00000000 	andeq	r0, r0, r0
400180bc:	6c6c6548 	cfstr64vs	mvdx6, [ip], #-288	; 0xfffffee0
400180c0:	00000a6f 	andeq	r0, r0, pc, ror #20
400180c4:	31435653 	cmpcc	r3, r3, asr r6
400180c8:	72655320 	rsbvc	r5, r5, #32, 6	; 0x80000000
400180cc:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
400180d0:	0a2e2e2e 	beq	40ba3990 <__ZI_LIMIT__+0xb89cfc>
400180d4:	00000000 	andeq	r0, r0, r0
400180d8:	32435653 	subcc	r5, r3, #87031808	; 0x5300000
400180dc:	72655320 	rsbvc	r5, r5, #32, 6	; 0x80000000
400180e0:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
400180e4:	0a2e2e2e 	beq	40ba39a4 <__ZI_LIMIT__+0xb89d10>
400180e8:	00000000 	andeq	r0, r0, r0
400180ec:	0a206325 	beq	40830d88 <__ZI_LIMIT__+0x8170f4>
400180f0:	00000000 	andeq	r0, r0, r0
400180f4:	3379654b 	cmncc	r9, #314572800	; 0x12c00000
400180f8:	65725020 	ldrbvs	r5, [r2, #-32]!	; 0xffffffe0
400180fc:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
40018100:	0000000a 	andeq	r0, r0, sl
40018104:	3479654b 	ldrbtcc	r6, [r9], #-1355	; 0xfffffab5
40018108:	65725020 	ldrbvs	r5, [r2, #-32]!	; 0xffffffe0
4001810c:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
40018110:	0000000a 	andeq	r0, r0, sl
40018114:	2d444e55 	stclcs	14, cr4, [r4, #-340]	; 0xfffffeac
40018118:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
4001811c:	6f697470 	svcvs	0x00697470
40018120:	5b40206e 	blpl	410202e0 <__ZI_LIMIT__+0x100664c>
40018124:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40018128:	6f4d0a5d 	svcvs	0x004d0a5d
4001812c:	305b6564 	subscc	r6, fp, r4, ror #10
40018130:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40018134:	0000000a 	andeq	r0, r0, sl
40018138:	65646e55 	strbvs	r6, [r4, #-3669]!	; 0xfffff1ab
4001813c:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
40018140:	6f432064 	svcvs	0x00432064
40018144:	56206564 	strtpl	r6, [r0], -r4, ror #10
40018148:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
4001814c:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
40018150:	000a5d58 	andeq	r5, sl, r8, asr sp
40018154:	54424144 	strbpl	r4, [r2], #-324	; 0xfffffebc
40018158:	6378452d 	cmnvs	r8, #188743680	; 0xb400000
4001815c:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
40018160:	40206e6f 	eormi	r6, r0, pc, ror #28
40018164:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
40018168:	4d0a5d58 	stcmi	13, cr5, [sl, #-352]	; 0xfffffea0
4001816c:	5b65646f 	blpl	41971330 <__ZI_LIMIT__+0x195769c>
40018170:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40018174:	00000a5d 	andeq	r0, r0, sp, asr sl
40018178:	54424144 	strbpl	r4, [r2], #-324	; 0xfffffebc
4001817c:	7561462d 	strbvc	r4, [r1, #-1581]!	; 0xfffff9d3
40018180:	4120746c 	teqmi	r0, ip, ror #8
40018184:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
40018188:	305b7373 	subscc	r7, fp, r3, ror r3
4001818c:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40018190:	0000000a 	andeq	r0, r0, sl
40018194:	73616552 	cmnvc	r1, #343932928	; 0x14800000
40018198:	305b6e6f 	subscc	r6, fp, pc, ror #28
4001819c:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
400181a0:	6d6f440a 	cfstrdvs	mvd4, [pc, #-40]!	; 40018180 <zeroes.6689+0xf8>
400181a4:	5b6e6961 	blpl	41bb2730 <__ZI_LIMIT__+0x1b98a9c>
400181a8:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
400181ac:	65520a5d 	ldrbvs	r0, [r2, #-2653]	; 0xfffff5a3
400181b0:	30286461 	eorcc	r6, r8, r1, ror #8
400181b4:	72572f29 	subsvc	r2, r7, #41, 30	; 0xa4
400181b8:	28657469 	stmdacs	r5!, {r0, r3, r5, r6, sl, ip, sp, lr}^
400181bc:	255b2931 	ldrbcs	r2, [fp, #-2353]	; 0xfffff6cf
400181c0:	410a5d64 	tstmi	sl, r4, ror #26
400181c4:	442d4958 	strtmi	r4, [sp], #-2392	; 0xfffff6a8
400181c8:	646f6365 	strbtvs	r6, [pc], #-869	; 400181d0 <zeroes.6689+0x148>
400181cc:	29302865 	ldmdbcs	r0!, {r0, r2, r5, r6, fp, sp}
400181d0:	616c532f 	cmnvs	ip, pc, lsr #6
400181d4:	31286576 	teqcc	r8, r6, ror r5
400181d8:	64255b29 	strtvs	r5, [r5], #-2857	; 0xfffff4d7
400181dc:	00000a5d 	andeq	r0, r0, sp, asr sl
400181e0:	54424150 	strbpl	r4, [r2], #-336	; 0xfffffeb0
400181e4:	6378452d 	cmnvs	r8, #188743680	; 0xb400000
400181e8:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
400181ec:	40206e6f 	eormi	r6, r0, pc, ror #28
400181f0:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
400181f4:	4d0a5d58 	stcmi	13, cr5, [sl, #-352]	; 0xfffffea0
400181f8:	5b65646f 	blpl	419713bc <__ZI_LIMIT__+0x1957728>
400181fc:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40018200:	00000a5d 	andeq	r0, r0, sp, asr sl
40018204:	54424150 	strbpl	r4, [r2], #-336	; 0xfffffeb0
40018208:	7561462d 	strbvc	r4, [r1, #-1581]!	; 0xfffff9d3
4001820c:	4120746c 	teqmi	r0, ip, ror #8
40018210:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
40018214:	305b7373 	subscc	r7, fp, r3, ror r3
40018218:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
4001821c:	0000000a 	andeq	r0, r0, sl
40018220:	73616552 	cmnvc	r1, #343932928	; 0x14800000
40018224:	305b6e6f 	subscc	r6, fp, pc, ror #28
40018228:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
4001822c:	4958410a 	ldmdbmi	r8, {r1, r3, r8, lr}^
40018230:	6365442d 	cmnvs	r5, #754974720	; 0x2d000000
40018234:	2865646f 	stmdacs	r5!, {r0, r1, r2, r3, r5, r6, sl, sp, lr}^
40018238:	532f2930 	teqpl	pc, #48, 18	; 0xc0000
4001823c:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0xfffffe94
40018240:	5b293128 	blpl	40a646e8 <__ZI_LIMIT__+0xa4aa54>
40018244:	0a5d6425 	beq	417712e0 <__ZI_LIMIT__+0x175764c>
40018248:	00000000 	andeq	r0, r0, r0
4001824c:	2d435653 	stclcs	6, cr5, [r3, #-332]	; 0xfffffeb4
40018250:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
40018254:	6f697470 	svcvs	0x00697470
40018258:	5b40206e 	blpl	41020418 <__ZI_LIMIT__+0x1006784>
4001825c:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40018260:	6f4d0a5d 	svcvs	0x004d0a5d
40018264:	305b6564 	subscc	r6, fp, r4, ror #10
40018268:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
4001826c:	0000000a 	andeq	r0, r0, sl
40018270:	2d435653 	stclcs	6, cr5, [r3, #-332]	; 0xfffffeb4
40018274:	255b4449 	ldrbcs	r4, [fp, #-1097]	; 0xfffffbb7
40018278:	000a5d75 	andeq	r5, sl, r5, ror sp
4001827c:	30505041 	subscc	r5, r0, r1, asr #32
40018280:	41545320 	cmpmi	r4, r0, lsr #6
40018284:	74204b43 	strtvc	r4, [r0], #-2883	; 0xfffff4bd
40018288:	00747365 	rsbseq	r7, r4, r5, ror #6
4001828c:	253d7066 	ldrcs	r7, [sp, #-102]!	; 0xffffff9a
40018290:	202c7823 	eorcs	r7, ip, r3, lsr #16
40018294:	3d776172 	ldfcce	f6, [r7, #-456]!	; 0xfffffe38
40018298:	2c782325 	ldclcs	3, cr2, [r8], #-148	; 0xffffff6c
4001829c:	253d7720 	ldrcs	r7, [sp, #-1824]!	; 0xfffff8e0
400182a0:	68202c64 	stmdavs	r0!, {r2, r5, r6, sl, fp, sp}
400182a4:	0a64253d 	beq	419217a0 <__ZI_LIMIT__+0x1907b0c>
400182a8:	00000000 	andeq	r0, r0, r0
400182ac:	20534f0a 	subscs	r4, r3, sl, lsl #30
400182b0:	706d6554 	rsbvc	r6, sp, r4, asr r5
400182b4:	6574616c 	ldrbvs	r6, [r4, #-364]!	; 0xfffffe94
400182b8:	0000000a 	andeq	r0, r0, sl
400182bc:	74636553 	strbtvc	r6, [r3], #-1363	; 0xfffffaad
400182c0:	206e6f69 	rsbcs	r6, lr, r9, ror #30
400182c4:	65204449 	strvs	r4, [r0, #-1097]!	; 0xfffffbb7
400182c8:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
400182cc:	00000a20 	andeq	r0, r0, r0, lsr #20
400182d0:	00082008 	andeq	r2, r8, r8
400182d4:	00000043 	andeq	r0, r0, r3, asr #32
400182d8:	00464e49 	subeq	r4, r6, r9, asr #28
400182dc:	00666e69 	rsbeq	r6, r6, r9, ror #28
400182e0:	004e414e 	subeq	r4, lr, lr, asr #2
400182e4:	006e616e 	rsbeq	r6, lr, lr, ror #2
400182e8:	33323130 	teqcc	r2, #48, 2
400182ec:	37363534 			; <UNDEFINED> instruction: 0x37363534
400182f0:	42413938 	submi	r3, r1, #56, 18	; 0xe0000
400182f4:	46454443 	strbmi	r4, [r5], -r3, asr #8
400182f8:	00000000 	andeq	r0, r0, r0
400182fc:	33323130 	teqcc	r2, #48, 2
40018300:	37363534 			; <UNDEFINED> instruction: 0x37363534
40018304:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
40018308:	66656463 	strbtvs	r6, [r5], -r3, ror #8
4001830c:	00000000 	andeq	r0, r0, r0
40018310:	6c756e28 	ldclvs	14, cr6, [r5], #-160	; 0xffffff60
40018314:	0000296c 	andeq	r2, r0, ip, ror #18
40018318:	00000030 	andeq	r0, r0, r0, lsr r0
4001831c:	69666e49 	stmdbvs	r6!, {r0, r3, r6, r9, sl, fp, sp, lr}^
40018320:	7974696e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
40018324:	00000000 	andeq	r0, r0, r0
40018328:	004e614e 	subeq	r6, lr, lr, asr #2
4001832c:	49534f50 	ldmdbmi	r3, {r4, r6, r8, r9, sl, fp, lr}^
40018330:	00000058 	andeq	r0, r0, r8, asr r0
40018334:	0000002e 	andeq	r0, r0, lr, lsr #32

Disassembly of section .ARM.exidx:

40018338 <.ARM.exidx>:
40018338:	7fff6eb0 	svcvc	0x00ff6eb0
4001833c:	00000001 	andeq	r0, r0, r1

Disassembly of section .data:

40018340 <SVC_Handler_Vector>:
40018340:	40003c78 	andmi	r3, r0, r8, ror ip
40018344:	40003d9c 	mulmi	r0, ip, sp
40018348:	40006618 	andmi	r6, r0, r8, lsl r6
4001834c:	40004ec0 	andmi	r4, r0, r0, asr #29
40018350:	40004d7c 	andmi	r4, r0, ip, ror sp
40018354:	40004d90 	mulmi	r0, r0, sp
40018358:	40004da8 	andmi	r4, r0, r8, lsr #27
4001835c:	400002c8 	andmi	r0, r0, r8, asr #5
40018360:	400002f4 	strdmi	r0, [r0], -r4
40018364:	40000318 	andmi	r0, r0, r8, lsl r3
40018368:	400001f8 	strdmi	r0, [r0], -r8
4001836c:	40000210 	andmi	r0, r0, r0, lsl r2
40018370:	4000022c 	andmi	r0, r0, ip, lsr #4
40018374:	40000248 	andmi	r0, r0, r8, asr #4
40018378:	40000264 	andmi	r0, r0, r4, ror #4
4001837c:	40000280 	andmi	r0, r0, r0, lsl #5
40018380:	40000644 	andmi	r0, r0, r4, asr #12
40018384:	40000694 	mulmi	r0, r4, r6
40018388:	400006e8 	andmi	r0, r0, r8, ror #13
4001838c:	40004a38 	andmi	r4, r0, r8, lsr sl
40018390:	40004804 	andmi	r4, r0, r4, lsl #16
40018394:	00000000 	andeq	r0, r0, r0

40018398 <ISR_Vector>:
40018398:	4000029c 	mulmi	r0, ip, r2
4001839c:	4000029c 	mulmi	r0, ip, r2
400183a0:	4000029c 	mulmi	r0, ip, r2
400183a4:	4000029c 	mulmi	r0, ip, r2
400183a8:	4000029c 	mulmi	r0, ip, r2
400183ac:	4000029c 	mulmi	r0, ip, r2
400183b0:	4000029c 	mulmi	r0, ip, r2
400183b4:	4000029c 	mulmi	r0, ip, r2
400183b8:	4000029c 	mulmi	r0, ip, r2
400183bc:	4000029c 	mulmi	r0, ip, r2
400183c0:	4000029c 	mulmi	r0, ip, r2
400183c4:	4000029c 	mulmi	r0, ip, r2
400183c8:	4000029c 	mulmi	r0, ip, r2
400183cc:	4000029c 	mulmi	r0, ip, r2
400183d0:	4000029c 	mulmi	r0, ip, r2
400183d4:	4000029c 	mulmi	r0, ip, r2
400183d8:	4000029c 	mulmi	r0, ip, r2
400183dc:	4000029c 	mulmi	r0, ip, r2
400183e0:	4000029c 	mulmi	r0, ip, r2
400183e4:	4000029c 	mulmi	r0, ip, r2
400183e8:	4000029c 	mulmi	r0, ip, r2
400183ec:	4000029c 	mulmi	r0, ip, r2
400183f0:	4000029c 	mulmi	r0, ip, r2
400183f4:	4000029c 	mulmi	r0, ip, r2
400183f8:	4000029c 	mulmi	r0, ip, r2
400183fc:	4000029c 	mulmi	r0, ip, r2
40018400:	4000029c 	mulmi	r0, ip, r2
40018404:	4000029c 	mulmi	r0, ip, r2
40018408:	4000029c 	mulmi	r0, ip, r2
4001840c:	4000029c 	mulmi	r0, ip, r2
40018410:	4000029c 	mulmi	r0, ip, r2
40018414:	4000029c 	mulmi	r0, ip, r2
40018418:	4000029c 	mulmi	r0, ip, r2
4001841c:	4000029c 	mulmi	r0, ip, r2
40018420:	4000029c 	mulmi	r0, ip, r2
40018424:	4000029c 	mulmi	r0, ip, r2
40018428:	4000029c 	mulmi	r0, ip, r2
4001842c:	4000029c 	mulmi	r0, ip, r2
40018430:	4000029c 	mulmi	r0, ip, r2
40018434:	4000029c 	mulmi	r0, ip, r2
40018438:	4000029c 	mulmi	r0, ip, r2
4001843c:	4000029c 	mulmi	r0, ip, r2
40018440:	4000029c 	mulmi	r0, ip, r2
40018444:	4000029c 	mulmi	r0, ip, r2
40018448:	4000029c 	mulmi	r0, ip, r2
4001844c:	4000029c 	mulmi	r0, ip, r2
40018450:	4000029c 	mulmi	r0, ip, r2
40018454:	4000029c 	mulmi	r0, ip, r2
40018458:	4000029c 	mulmi	r0, ip, r2
4001845c:	4000029c 	mulmi	r0, ip, r2
40018460:	4000029c 	mulmi	r0, ip, r2
40018464:	400004fc 	strdmi	r0, [r0], -ip
40018468:	400005a0 	andmi	r0, r0, r0, lsr #11
4001846c:	4000029c 	mulmi	r0, ip, r2
40018470:	4000029c 	mulmi	r0, ip, r2
40018474:	4000029c 	mulmi	r0, ip, r2
40018478:	4000029c 	mulmi	r0, ip, r2
4001847c:	4000029c 	mulmi	r0, ip, r2
40018480:	4000029c 	mulmi	r0, ip, r2
40018484:	4000029c 	mulmi	r0, ip, r2
40018488:	4000029c 	mulmi	r0, ip, r2
4001848c:	4000029c 	mulmi	r0, ip, r2
40018490:	4000029c 	mulmi	r0, ip, r2
40018494:	4000029c 	mulmi	r0, ip, r2
40018498:	4000029c 	mulmi	r0, ip, r2
4001849c:	4000029c 	mulmi	r0, ip, r2
400184a0:	4000029c 	mulmi	r0, ip, r2
400184a4:	4000029c 	mulmi	r0, ip, r2
400184a8:	4000029c 	mulmi	r0, ip, r2
400184ac:	40006b38 	andmi	r6, r0, r8, lsr fp
400184b0:	4000029c 	mulmi	r0, ip, r2
400184b4:	4000029c 	mulmi	r0, ip, r2
400184b8:	4000029c 	mulmi	r0, ip, r2
400184bc:	4000029c 	mulmi	r0, ip, r2
400184c0:	4000029c 	mulmi	r0, ip, r2
400184c4:	4000029c 	mulmi	r0, ip, r2
400184c8:	4000029c 	mulmi	r0, ip, r2
400184cc:	4000029c 	mulmi	r0, ip, r2
400184d0:	4000029c 	mulmi	r0, ip, r2
400184d4:	4000029c 	mulmi	r0, ip, r2
400184d8:	4000029c 	mulmi	r0, ip, r2
400184dc:	4000029c 	mulmi	r0, ip, r2
400184e0:	4000029c 	mulmi	r0, ip, r2
400184e4:	4000029c 	mulmi	r0, ip, r2
400184e8:	4000029c 	mulmi	r0, ip, r2
400184ec:	40000444 	andmi	r0, r0, r4, asr #8
400184f0:	4000029c 	mulmi	r0, ip, r2
400184f4:	4000029c 	mulmi	r0, ip, r2
400184f8:	4000029c 	mulmi	r0, ip, r2
400184fc:	4000029c 	mulmi	r0, ip, r2
40018500:	4000029c 	mulmi	r0, ip, r2
40018504:	4000029c 	mulmi	r0, ip, r2
40018508:	4000029c 	mulmi	r0, ip, r2
4001850c:	4000029c 	mulmi	r0, ip, r2
40018510:	4000029c 	mulmi	r0, ip, r2
40018514:	4000029c 	mulmi	r0, ip, r2
40018518:	4000029c 	mulmi	r0, ip, r2
4001851c:	4000029c 	mulmi	r0, ip, r2
40018520:	4000029c 	mulmi	r0, ip, r2
40018524:	4000029c 	mulmi	r0, ip, r2
40018528:	4000029c 	mulmi	r0, ip, r2
4001852c:	4000029c 	mulmi	r0, ip, r2
40018530:	4000029c 	mulmi	r0, ip, r2
40018534:	4000029c 	mulmi	r0, ip, r2
40018538:	4000029c 	mulmi	r0, ip, r2
4001853c:	4000029c 	mulmi	r0, ip, r2
40018540:	4000029c 	mulmi	r0, ip, r2
40018544:	4000034c 	andmi	r0, r0, ip, asr #6
40018548:	4000029c 	mulmi	r0, ip, r2
4001854c:	4000029c 	mulmi	r0, ip, r2
40018550:	4000029c 	mulmi	r0, ip, r2
40018554:	4000029c 	mulmi	r0, ip, r2
40018558:	4000029c 	mulmi	r0, ip, r2
4001855c:	4000029c 	mulmi	r0, ip, r2
40018560:	4000029c 	mulmi	r0, ip, r2
40018564:	4000029c 	mulmi	r0, ip, r2
40018568:	4000029c 	mulmi	r0, ip, r2
4001856c:	4000029c 	mulmi	r0, ip, r2
40018570:	4000029c 	mulmi	r0, ip, r2
40018574:	4000029c 	mulmi	r0, ip, r2

40018578 <ICCICR>:
40018578:	10480000 	subne	r0, r8, r0
4001857c:	10484000 	subne	r4, r8, r0
40018580:	10488000 	subne	r8, r8, r0
40018584:	1048c000 	subne	ip, r8, r0

40018588 <ICCPMR>:
40018588:	10480004 	subne	r0, r8, r4
4001858c:	10484004 	subne	r4, r8, r4
40018590:	10488004 	subne	r8, r8, r4
40018594:	1048c004 	subne	ip, r8, r4

40018598 <ICDISER0>:
40018598:	10490100 	subne	r0, r9, r0, lsl #2
4001859c:	10494100 	subne	r4, r9, r0, lsl #2
400185a0:	10498100 	subne	r8, r9, r0, lsl #2
400185a4:	1049c100 	subne	ip, r9, r0, lsl #2

400185a8 <ICDISERn>:
400185a8:	00000000 	andeq	r0, r0, r0
400185ac:	10490104 	subne	r0, r9, r4, lsl #2
400185b0:	10490108 	subne	r0, r9, r8, lsl #2
400185b4:	1049010c 	subne	r0, r9, ip, lsl #2

400185b8 <ICDICER0>:
400185b8:	10490180 	subne	r0, r9, r0, lsl #3
400185bc:	10494180 	subne	r4, r9, r0, lsl #3
400185c0:	10498180 	subne	r8, r9, r0, lsl #3
400185c4:	1049c180 	subne	ip, r9, r0, lsl #3

400185c8 <ICDICERn>:
400185c8:	00000000 	andeq	r0, r0, r0
400185cc:	10490184 	subne	r0, r9, r4, lsl #3
400185d0:	10490188 	subne	r0, r9, r8, lsl #3
400185d4:	1049018c 	subne	r0, r9, ip, lsl #3

400185d8 <ICDIPR0>:
400185d8:	10490400 	subne	r0, r9, r0, lsl #8
400185dc:	10494400 	subne	r4, r9, r0, lsl #8
400185e0:	10498400 	subne	r8, r9, r0, lsl #8
400185e4:	1049c400 	subne	ip, r9, r0, lsl #8

400185e8 <ICDIPTR0>:
400185e8:	10490800 	subne	r0, r9, r0, lsl #16
400185ec:	10494800 	subne	r4, r9, r0, lsl #16
400185f0:	10498800 	subne	r8, r9, r0, lsl #16
400185f4:	1049c800 	subne	ip, r9, r0, lsl #16

400185f8 <ICDICPR0>:
400185f8:	10490280 	subne	r0, r9, r0, lsl #5
400185fc:	10494280 	subne	r4, r9, r0, lsl #5
40018600:	10498280 	subne	r8, r9, r0, lsl #5
40018604:	1049c280 	subne	ip, r9, r0, lsl #5

40018608 <ICCIAR>:
40018608:	1048000c 	subne	r0, r8, ip
4001860c:	1048400c 	subne	r4, r8, ip
40018610:	1048800c 	subne	r8, r8, ip
40018614:	1048c00c 	subne	ip, r8, ip

40018618 <ICCEOIR>:
40018618:	10480010 	subne	r0, r8, r0, lsl r0
4001861c:	10484010 	subne	r4, r8, r0, lsl r0
40018620:	10488010 	subne	r8, r8, r0, lsl r0
40018624:	1048c010 	subne	ip, r8, r0, lsl r0

40018628 <ArrFbSel>:
40018628:	4b000000 	blmi	40018630 <ArrFbSel+0x8>
4001862c:	4b400000 	blmi	41018634 <__ZI_LIMIT__+0xffe9a0>
40018630:	4b800000 	blmi	3e018638 <GPM4DAT+0x2d018354>
40018634:	4bc00000 	blmi	3f01863c <GPM4DAT+0x2e018358>
40018638:	4c000000 	stcmi	0, cr0, [r0], {-0}
4001863c:	4c400000 	marmi	acc0, r0, r0
40018640:	4c800000 	stcmi	0, cr0, [r0], {0}
40018644:	4cc00000 	stclmi	0, cr0, [r0], {0}
40018648:	4d000000 	stcmi	0, cr0, [r0, #-0]
4001864c:	4d400000 	stclmi	0, cr0, [r0, #-0]

40018650 <__ctype_ptr__>:
40018650:	40017e28 	andmi	r7, r1, r8, lsr #28

40018654 <__malloc_av_>:
	...
4001865c:	40018654 	andmi	r8, r1, r4, asr r6
40018660:	40018654 	andmi	r8, r1, r4, asr r6
40018664:	4001865c 	andmi	r8, r1, ip, asr r6
40018668:	4001865c 	andmi	r8, r1, ip, asr r6
4001866c:	40018664 	andmi	r8, r1, r4, ror #12
40018670:	40018664 	andmi	r8, r1, r4, ror #12
40018674:	4001866c 	andmi	r8, r1, ip, ror #12
40018678:	4001866c 	andmi	r8, r1, ip, ror #12
4001867c:	40018674 	andmi	r8, r1, r4, ror r6
40018680:	40018674 	andmi	r8, r1, r4, ror r6
40018684:	4001867c 	andmi	r8, r1, ip, ror r6
40018688:	4001867c 	andmi	r8, r1, ip, ror r6
4001868c:	40018684 	andmi	r8, r1, r4, lsl #13
40018690:	40018684 	andmi	r8, r1, r4, lsl #13
40018694:	4001868c 	andmi	r8, r1, ip, lsl #13
40018698:	4001868c 	andmi	r8, r1, ip, lsl #13
4001869c:	40018694 	mulmi	r1, r4, r6
400186a0:	40018694 	mulmi	r1, r4, r6
400186a4:	4001869c 	mulmi	r1, ip, r6
400186a8:	4001869c 	mulmi	r1, ip, r6
400186ac:	400186a4 	andmi	r8, r1, r4, lsr #13
400186b0:	400186a4 	andmi	r8, r1, r4, lsr #13
400186b4:	400186ac 	andmi	r8, r1, ip, lsr #13
400186b8:	400186ac 	andmi	r8, r1, ip, lsr #13
400186bc:	400186b4 			; <UNDEFINED> instruction: 0x400186b4
400186c0:	400186b4 			; <UNDEFINED> instruction: 0x400186b4
400186c4:	400186bc 			; <UNDEFINED> instruction: 0x400186bc
400186c8:	400186bc 			; <UNDEFINED> instruction: 0x400186bc
400186cc:	400186c4 	andmi	r8, r1, r4, asr #13
400186d0:	400186c4 	andmi	r8, r1, r4, asr #13
400186d4:	400186cc 	andmi	r8, r1, ip, asr #13
400186d8:	400186cc 	andmi	r8, r1, ip, asr #13
400186dc:	400186d4 	ldrdmi	r8, [r1], -r4
400186e0:	400186d4 	ldrdmi	r8, [r1], -r4
400186e4:	400186dc 	ldrdmi	r8, [r1], -ip
400186e8:	400186dc 	ldrdmi	r8, [r1], -ip
400186ec:	400186e4 	andmi	r8, r1, r4, ror #13
400186f0:	400186e4 	andmi	r8, r1, r4, ror #13
400186f4:	400186ec 	andmi	r8, r1, ip, ror #13
400186f8:	400186ec 	andmi	r8, r1, ip, ror #13
400186fc:	400186f4 	strdmi	r8, [r1], -r4
40018700:	400186f4 	strdmi	r8, [r1], -r4
40018704:	400186fc 	strdmi	r8, [r1], -ip
40018708:	400186fc 	strdmi	r8, [r1], -ip
4001870c:	40018704 	andmi	r8, r1, r4, lsl #14
40018710:	40018704 	andmi	r8, r1, r4, lsl #14
40018714:	4001870c 	andmi	r8, r1, ip, lsl #14
40018718:	4001870c 	andmi	r8, r1, ip, lsl #14
4001871c:	40018714 	andmi	r8, r1, r4, lsl r7
40018720:	40018714 	andmi	r8, r1, r4, lsl r7
40018724:	4001871c 	andmi	r8, r1, ip, lsl r7
40018728:	4001871c 	andmi	r8, r1, ip, lsl r7
4001872c:	40018724 	andmi	r8, r1, r4, lsr #14
40018730:	40018724 	andmi	r8, r1, r4, lsr #14
40018734:	4001872c 	andmi	r8, r1, ip, lsr #14
40018738:	4001872c 	andmi	r8, r1, ip, lsr #14
4001873c:	40018734 	andmi	r8, r1, r4, lsr r7
40018740:	40018734 	andmi	r8, r1, r4, lsr r7
40018744:	4001873c 	andmi	r8, r1, ip, lsr r7
40018748:	4001873c 	andmi	r8, r1, ip, lsr r7
4001874c:	40018744 	andmi	r8, r1, r4, asr #14
40018750:	40018744 	andmi	r8, r1, r4, asr #14
40018754:	4001874c 	andmi	r8, r1, ip, asr #14
40018758:	4001874c 	andmi	r8, r1, ip, asr #14
4001875c:	40018754 	andmi	r8, r1, r4, asr r7
40018760:	40018754 	andmi	r8, r1, r4, asr r7
40018764:	4001875c 	andmi	r8, r1, ip, asr r7
40018768:	4001875c 	andmi	r8, r1, ip, asr r7
4001876c:	40018764 	andmi	r8, r1, r4, ror #14
40018770:	40018764 	andmi	r8, r1, r4, ror #14
40018774:	4001876c 	andmi	r8, r1, ip, ror #14
40018778:	4001876c 	andmi	r8, r1, ip, ror #14
4001877c:	40018774 	andmi	r8, r1, r4, ror r7
40018780:	40018774 	andmi	r8, r1, r4, ror r7
40018784:	4001877c 	andmi	r8, r1, ip, ror r7
40018788:	4001877c 	andmi	r8, r1, ip, ror r7
4001878c:	40018784 	andmi	r8, r1, r4, lsl #15
40018790:	40018784 	andmi	r8, r1, r4, lsl #15
40018794:	4001878c 	andmi	r8, r1, ip, lsl #15
40018798:	4001878c 	andmi	r8, r1, ip, lsl #15
4001879c:	40018794 	mulmi	r1, r4, r7
400187a0:	40018794 	mulmi	r1, r4, r7
400187a4:	4001879c 	mulmi	r1, ip, r7
400187a8:	4001879c 	mulmi	r1, ip, r7
400187ac:	400187a4 	andmi	r8, r1, r4, lsr #15
400187b0:	400187a4 	andmi	r8, r1, r4, lsr #15
400187b4:	400187ac 	andmi	r8, r1, ip, lsr #15
400187b8:	400187ac 	andmi	r8, r1, ip, lsr #15
400187bc:	400187b4 			; <UNDEFINED> instruction: 0x400187b4
400187c0:	400187b4 			; <UNDEFINED> instruction: 0x400187b4
400187c4:	400187bc 			; <UNDEFINED> instruction: 0x400187bc
400187c8:	400187bc 			; <UNDEFINED> instruction: 0x400187bc
400187cc:	400187c4 	andmi	r8, r1, r4, asr #15
400187d0:	400187c4 	andmi	r8, r1, r4, asr #15
400187d4:	400187cc 	andmi	r8, r1, ip, asr #15
400187d8:	400187cc 	andmi	r8, r1, ip, asr #15
400187dc:	400187d4 	ldrdmi	r8, [r1], -r4
400187e0:	400187d4 	ldrdmi	r8, [r1], -r4
400187e4:	400187dc 	ldrdmi	r8, [r1], -ip
400187e8:	400187dc 	ldrdmi	r8, [r1], -ip
400187ec:	400187e4 	andmi	r8, r1, r4, ror #15
400187f0:	400187e4 	andmi	r8, r1, r4, ror #15
400187f4:	400187ec 	andmi	r8, r1, ip, ror #15
400187f8:	400187ec 	andmi	r8, r1, ip, ror #15
400187fc:	400187f4 	strdmi	r8, [r1], -r4
40018800:	400187f4 	strdmi	r8, [r1], -r4
40018804:	400187fc 	strdmi	r8, [r1], -ip
40018808:	400187fc 	strdmi	r8, [r1], -ip
4001880c:	40018804 	andmi	r8, r1, r4, lsl #16
40018810:	40018804 	andmi	r8, r1, r4, lsl #16
40018814:	4001880c 	andmi	r8, r1, ip, lsl #16
40018818:	4001880c 	andmi	r8, r1, ip, lsl #16
4001881c:	40018814 	andmi	r8, r1, r4, lsl r8
40018820:	40018814 	andmi	r8, r1, r4, lsl r8
40018824:	4001881c 	andmi	r8, r1, ip, lsl r8
40018828:	4001881c 	andmi	r8, r1, ip, lsl r8
4001882c:	40018824 	andmi	r8, r1, r4, lsr #16
40018830:	40018824 	andmi	r8, r1, r4, lsr #16
40018834:	4001882c 	andmi	r8, r1, ip, lsr #16
40018838:	4001882c 	andmi	r8, r1, ip, lsr #16
4001883c:	40018834 	andmi	r8, r1, r4, lsr r8
40018840:	40018834 	andmi	r8, r1, r4, lsr r8
40018844:	4001883c 	andmi	r8, r1, ip, lsr r8
40018848:	4001883c 	andmi	r8, r1, ip, lsr r8
4001884c:	40018844 	andmi	r8, r1, r4, asr #16
40018850:	40018844 	andmi	r8, r1, r4, asr #16
40018854:	4001884c 	andmi	r8, r1, ip, asr #16
40018858:	4001884c 	andmi	r8, r1, ip, asr #16
4001885c:	40018854 	andmi	r8, r1, r4, asr r8
40018860:	40018854 	andmi	r8, r1, r4, asr r8
40018864:	4001885c 	andmi	r8, r1, ip, asr r8
40018868:	4001885c 	andmi	r8, r1, ip, asr r8
4001886c:	40018864 	andmi	r8, r1, r4, ror #16
40018870:	40018864 	andmi	r8, r1, r4, ror #16
40018874:	4001886c 	andmi	r8, r1, ip, ror #16
40018878:	4001886c 	andmi	r8, r1, ip, ror #16
4001887c:	40018874 	andmi	r8, r1, r4, ror r8
40018880:	40018874 	andmi	r8, r1, r4, ror r8
40018884:	4001887c 	andmi	r8, r1, ip, ror r8
40018888:	4001887c 	andmi	r8, r1, ip, ror r8
4001888c:	40018884 	andmi	r8, r1, r4, lsl #17
40018890:	40018884 	andmi	r8, r1, r4, lsl #17
40018894:	4001888c 	andmi	r8, r1, ip, lsl #17
40018898:	4001888c 	andmi	r8, r1, ip, lsl #17
4001889c:	40018894 	mulmi	r1, r4, r8
400188a0:	40018894 	mulmi	r1, r4, r8
400188a4:	4001889c 	mulmi	r1, ip, r8
400188a8:	4001889c 	mulmi	r1, ip, r8
400188ac:	400188a4 	andmi	r8, r1, r4, lsr #17
400188b0:	400188a4 	andmi	r8, r1, r4, lsr #17
400188b4:	400188ac 	andmi	r8, r1, ip, lsr #17
400188b8:	400188ac 	andmi	r8, r1, ip, lsr #17
400188bc:	400188b4 			; <UNDEFINED> instruction: 0x400188b4
400188c0:	400188b4 			; <UNDEFINED> instruction: 0x400188b4
400188c4:	400188bc 			; <UNDEFINED> instruction: 0x400188bc
400188c8:	400188bc 			; <UNDEFINED> instruction: 0x400188bc
400188cc:	400188c4 	andmi	r8, r1, r4, asr #17
400188d0:	400188c4 	andmi	r8, r1, r4, asr #17
400188d4:	400188cc 	andmi	r8, r1, ip, asr #17
400188d8:	400188cc 	andmi	r8, r1, ip, asr #17
400188dc:	400188d4 	ldrdmi	r8, [r1], -r4
400188e0:	400188d4 	ldrdmi	r8, [r1], -r4
400188e4:	400188dc 	ldrdmi	r8, [r1], -ip
400188e8:	400188dc 	ldrdmi	r8, [r1], -ip
400188ec:	400188e4 	andmi	r8, r1, r4, ror #17
400188f0:	400188e4 	andmi	r8, r1, r4, ror #17
400188f4:	400188ec 	andmi	r8, r1, ip, ror #17
400188f8:	400188ec 	andmi	r8, r1, ip, ror #17
400188fc:	400188f4 	strdmi	r8, [r1], -r4
40018900:	400188f4 	strdmi	r8, [r1], -r4
40018904:	400188fc 	strdmi	r8, [r1], -ip
40018908:	400188fc 	strdmi	r8, [r1], -ip
4001890c:	40018904 	andmi	r8, r1, r4, lsl #18
40018910:	40018904 	andmi	r8, r1, r4, lsl #18
40018914:	4001890c 	andmi	r8, r1, ip, lsl #18
40018918:	4001890c 	andmi	r8, r1, ip, lsl #18
4001891c:	40018914 	andmi	r8, r1, r4, lsl r9
40018920:	40018914 	andmi	r8, r1, r4, lsl r9
40018924:	4001891c 	andmi	r8, r1, ip, lsl r9
40018928:	4001891c 	andmi	r8, r1, ip, lsl r9
4001892c:	40018924 	andmi	r8, r1, r4, lsr #18
40018930:	40018924 	andmi	r8, r1, r4, lsr #18
40018934:	4001892c 	andmi	r8, r1, ip, lsr #18
40018938:	4001892c 	andmi	r8, r1, ip, lsr #18
4001893c:	40018934 	andmi	r8, r1, r4, lsr r9
40018940:	40018934 	andmi	r8, r1, r4, lsr r9
40018944:	4001893c 	andmi	r8, r1, ip, lsr r9
40018948:	4001893c 	andmi	r8, r1, ip, lsr r9
4001894c:	40018944 	andmi	r8, r1, r4, asr #18
40018950:	40018944 	andmi	r8, r1, r4, asr #18
40018954:	4001894c 	andmi	r8, r1, ip, asr #18
40018958:	4001894c 	andmi	r8, r1, ip, asr #18
4001895c:	40018954 	andmi	r8, r1, r4, asr r9
40018960:	40018954 	andmi	r8, r1, r4, asr r9
40018964:	4001895c 	andmi	r8, r1, ip, asr r9
40018968:	4001895c 	andmi	r8, r1, ip, asr r9
4001896c:	40018964 	andmi	r8, r1, r4, ror #18
40018970:	40018964 	andmi	r8, r1, r4, ror #18
40018974:	4001896c 	andmi	r8, r1, ip, ror #18
40018978:	4001896c 	andmi	r8, r1, ip, ror #18
4001897c:	40018974 	andmi	r8, r1, r4, ror r9
40018980:	40018974 	andmi	r8, r1, r4, ror r9
40018984:	4001897c 	andmi	r8, r1, ip, ror r9
40018988:	4001897c 	andmi	r8, r1, ip, ror r9
4001898c:	40018984 	andmi	r8, r1, r4, lsl #19
40018990:	40018984 	andmi	r8, r1, r4, lsl #19
40018994:	4001898c 	andmi	r8, r1, ip, lsl #19
40018998:	4001898c 	andmi	r8, r1, ip, lsl #19
4001899c:	40018994 	mulmi	r1, r4, r9
400189a0:	40018994 	mulmi	r1, r4, r9
400189a4:	4001899c 	mulmi	r1, ip, r9
400189a8:	4001899c 	mulmi	r1, ip, r9
400189ac:	400189a4 	andmi	r8, r1, r4, lsr #19
400189b0:	400189a4 	andmi	r8, r1, r4, lsr #19
400189b4:	400189ac 	andmi	r8, r1, ip, lsr #19
400189b8:	400189ac 	andmi	r8, r1, ip, lsr #19
400189bc:	400189b4 			; <UNDEFINED> instruction: 0x400189b4
400189c0:	400189b4 			; <UNDEFINED> instruction: 0x400189b4
400189c4:	400189bc 			; <UNDEFINED> instruction: 0x400189bc
400189c8:	400189bc 			; <UNDEFINED> instruction: 0x400189bc
400189cc:	400189c4 	andmi	r8, r1, r4, asr #19
400189d0:	400189c4 	andmi	r8, r1, r4, asr #19
400189d4:	400189cc 	andmi	r8, r1, ip, asr #19
400189d8:	400189cc 	andmi	r8, r1, ip, asr #19
400189dc:	400189d4 	ldrdmi	r8, [r1], -r4
400189e0:	400189d4 	ldrdmi	r8, [r1], -r4
400189e4:	400189dc 	ldrdmi	r8, [r1], -ip
400189e8:	400189dc 	ldrdmi	r8, [r1], -ip
400189ec:	400189e4 	andmi	r8, r1, r4, ror #19
400189f0:	400189e4 	andmi	r8, r1, r4, ror #19
400189f4:	400189ec 	andmi	r8, r1, ip, ror #19
400189f8:	400189ec 	andmi	r8, r1, ip, ror #19
400189fc:	400189f4 	strdmi	r8, [r1], -r4
40018a00:	400189f4 	strdmi	r8, [r1], -r4
40018a04:	400189fc 	strdmi	r8, [r1], -ip
40018a08:	400189fc 	strdmi	r8, [r1], -ip
40018a0c:	40018a04 	andmi	r8, r1, r4, lsl #20
40018a10:	40018a04 	andmi	r8, r1, r4, lsl #20
40018a14:	40018a0c 	andmi	r8, r1, ip, lsl #20
40018a18:	40018a0c 	andmi	r8, r1, ip, lsl #20
40018a1c:	40018a14 	andmi	r8, r1, r4, lsl sl
40018a20:	40018a14 	andmi	r8, r1, r4, lsl sl
40018a24:	40018a1c 	andmi	r8, r1, ip, lsl sl
40018a28:	40018a1c 	andmi	r8, r1, ip, lsl sl
40018a2c:	40018a24 	andmi	r8, r1, r4, lsr #20
40018a30:	40018a24 	andmi	r8, r1, r4, lsr #20
40018a34:	40018a2c 	andmi	r8, r1, ip, lsr #20
40018a38:	40018a2c 	andmi	r8, r1, ip, lsr #20
40018a3c:	40018a34 	andmi	r8, r1, r4, lsr sl
40018a40:	40018a34 	andmi	r8, r1, r4, lsr sl
40018a44:	40018a3c 	andmi	r8, r1, ip, lsr sl
40018a48:	40018a3c 	andmi	r8, r1, ip, lsr sl
40018a4c:	40018a44 	andmi	r8, r1, r4, asr #20
40018a50:	40018a44 	andmi	r8, r1, r4, asr #20
40018a54:	40018a4c 	andmi	r8, r1, ip, asr #20
40018a58:	40018a4c 	andmi	r8, r1, ip, asr #20

40018a5c <__malloc_sbrk_base>:
40018a5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

40018a60 <__malloc_trim_threshold>:
40018a60:	00020000 	andeq	r0, r2, r0
40018a64:	00000000 	andeq	r0, r0, r0

40018a68 <_impure_ptr>:
40018a68:	40018a70 	andmi	r8, r1, r0, ror sl
40018a6c:	00000000 	andeq	r0, r0, r0

40018a70 <impure_data>:
40018a70:	00000000 	andeq	r0, r0, r0
40018a74:	40018d5c 	andmi	r8, r1, ip, asr sp
40018a78:	40018dc4 	andmi	r8, r1, r4, asr #27
40018a7c:	40018e2c 	andmi	r8, r1, ip, lsr #28
	...
40018aa4:	400182d4 	ldrdmi	r8, [r1], -r4
	...
40018b18:	00000001 	andeq	r0, r0, r1
40018b1c:	00000000 	andeq	r0, r0, r0
40018b20:	abcd330e 	blge	3f365760 <GPM4DAT+0x2e36547c>
40018b24:	e66d1234 			; <UNDEFINED> instruction: 0xe66d1234
40018b28:	0005deec 	andeq	sp, r5, ip, ror #29
40018b2c:	0000000b 	andeq	r0, r0, fp
	...

40018e98 <lc_ctype_charset>:
40018e98:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
40018e9c:	00000049 	andeq	r0, r0, r9, asr #32
	...

40018eb8 <__mb_cur_max>:
40018eb8:	00000001 	andeq	r0, r0, r1

40018ebc <lc_message_charset>:
40018ebc:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
40018ec0:	00000049 	andeq	r0, r0, r9, asr #32
	...

40018edc <lconv>:
40018edc:	40018334 	andmi	r8, r1, r4, lsr r3
40018ee0:	400180f0 	strdmi	r8, [r1], -r0
40018ee4:	400180f0 	strdmi	r8, [r1], -r0
40018ee8:	400180f0 	strdmi	r8, [r1], -r0
40018eec:	400180f0 	strdmi	r8, [r1], -r0
40018ef0:	400180f0 	strdmi	r8, [r1], -r0
40018ef4:	400180f0 	strdmi	r8, [r1], -r0
40018ef8:	400180f0 	strdmi	r8, [r1], -r0
40018efc:	400180f0 	strdmi	r8, [r1], -r0
40018f00:	400180f0 	strdmi	r8, [r1], -r0
40018f04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018f08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018f0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018f10:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

Disassembly of section .bss:

40018f18 <__ZI_BASE__>:
	...

40018f30 <sd_insert_flag>:
40018f30:	00000000 	andeq	r0, r0, r0

40018f34 <sd_rd_buffer_flag>:
40018f34:	00000000 	andeq	r0, r0, r0

40018f38 <sd_wr_buffer_flag>:
40018f38:	00000000 	andeq	r0, r0, r0

40018f3c <sd_tr_flag>:
40018f3c:	00000000 	andeq	r0, r0, r0

40018f40 <sd_command_complete_flag>:
40018f40:	00000000 	andeq	r0, r0, r0

40018f44 <value.7061>:
40018f44:	00000000 	andeq	r0, r0, r0

40018f48 <pLcdFb>:
40018f48:	00000000 	andeq	r0, r0, r0

40018f4c <ArrWinInfo>:
	...

40018fec <Selected_win>:
40018fec:	00000000 	andeq	r0, r0, r0

40018ff0 <Selected_frame>:
	...

40018ff8 <Display_frame>:
	...

40019000 <rear_key4_app1>:
40019000:	00000000 	andeq	r0, r0, r0

40019004 <front_key4_app1>:
40019004:	00000000 	andeq	r0, r0, r0

40019008 <rear_key3_app1>:
40019008:	00000000 	andeq	r0, r0, r0

4001900c <front_key3_app1>:
4001900c:	00000000 	andeq	r0, r0, r0

40019010 <rear_uart_app1>:
40019010:	00000000 	andeq	r0, r0, r0

40019014 <front_uart_app1>:
40019014:	00000000 	andeq	r0, r0, r0

40019018 <rear_key4_app0>:
40019018:	00000000 	andeq	r0, r0, r0

4001901c <front_key4_app0>:
4001901c:	00000000 	andeq	r0, r0, r0

40019020 <rear_key3_app0>:
40019020:	00000000 	andeq	r0, r0, r0

40019024 <front_key3_app0>:
40019024:	00000000 	andeq	r0, r0, r0

40019028 <rear_uart_app0>:
40019028:	00000000 	andeq	r0, r0, r0

4001902c <front_uart_app0>:
4001902c:	00000000 	andeq	r0, r0, r0

40019030 <swap_flag>:
40019030:	00000000 	andeq	r0, r0, r0

40019034 <page_counter>:
40019034:	00000000 	andeq	r0, r0, r0

40019038 <PA_page_info_list>:
	...

40019c38 <ptr_PCB_Creator>:
40019c38:	00000000 	andeq	r0, r0, r0

40019c3c <ptr_PCB_Current>:
40019c3c:	00000000 	andeq	r0, r0, r0

40019c40 <ptr_PCB_Head>:
40019c40:	00000000 	andeq	r0, r0, r0

40019c44 <pcb_app0_addr>:
40019c44:	00000000 	andeq	r0, r0, r0

40019c48 <pcb_app1_addr>:
40019c48:	00000000 	andeq	r0, r0, r0

40019c4c <heap>:
40019c4c:	00000000 	andeq	r0, r0, r0

40019c50 <sd_rca>:
40019c50:	00000000 	andeq	r0, r0, r0

40019c54 <__malloc_top_pad>:
40019c54:	00000000 	andeq	r0, r0, r0

40019c58 <__malloc_current_mallinfo>:
	...

40019c80 <__malloc_max_sbrked_mem>:
40019c80:	00000000 	andeq	r0, r0, r0

40019c84 <__malloc_max_total_mem>:
40019c84:	00000000 	andeq	r0, r0, r0

40019c88 <_PathLocale>:
40019c88:	00000000 	andeq	r0, r0, r0

40019c8c <__mlocale_changed>:
40019c8c:	00000000 	andeq	r0, r0, r0

40019c90 <__nlocale_changed>:
40019c90:	00000000 	andeq	r0, r0, r0

40019c94 <__ZI_LIMIT__>:
40019c94:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000c17 	andeq	r0, r0, r7, lsl ip
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000385 	andeq	r0, r0, r5, lsl #7
      10:	00052b01 	andeq	r2, r5, r1, lsl #22
      14:	0004a200 	andeq	sl, r4, r0, lsl #4
      18:	0001f800 	andeq	pc, r1, r0, lsl #16
      1c:	0007f440 	andeq	pc, r7, r0, asr #8
      20:	00000000 	andeq	r0, r0, r0
      24:	07080200 	streq	r0, [r8, -r0, lsl #4]
      28:	00000218 	andeq	r0, r0, r8, lsl r2
      2c:	e2060102 	and	r0, r6, #-2147483648	; 0x80000000
      30:	02000001 	andeq	r0, r0, #1
      34:	01e00801 	mvneq	r0, r1, lsl #16
      38:	02020000 	andeq	r0, r2, #0
      3c:	00009805 	andeq	r9, r0, r5, lsl #16
      40:	07020200 	streq	r0, [r2, -r0, lsl #4]
      44:	000002f2 	strdeq	r0, [r0], -r2
      48:	69050403 	stmdbvs	r5, {r0, r1, sl}
      4c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
      50:	02220704 	eoreq	r0, r2, #4, 14	; 0x100000
      54:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      58:	00015e05 	andeq	r5, r1, r5, lsl #28
      5c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      60:	00000163 	andeq	r0, r0, r3, ror #2
      64:	b3070402 	movwlt	r0, #29698	; 0x7402
      68:	04000000 	streq	r0, [r0], #-0
      6c:	07040204 	streq	r0, [r4, -r4, lsl #4]
      70:	0000021d 	andeq	r0, r0, sp, lsl r2
      74:	007a0405 	rsbseq	r0, sl, r5, lsl #8
      78:	05060000 	streq	r0, [r6, #-0]
      7c:	00008104 	andeq	r8, r0, r4, lsl #2
      80:	08010200 	stmdaeq	r1, {r9}
      84:	000001e9 	andeq	r0, r0, r9, ror #3
      88:	008e0405 	addeq	r0, lr, r5, lsl #8
      8c:	81070000 	mrshi	r0, (UNDEF: 7)
      90:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
      94:	000000ec 	andeq	r0, r0, ip, ror #1
      98:	004f0706 	subeq	r0, pc, r6, lsl #14
      9c:	ee090000 	cdp	0, 0, cr0, cr9, cr0, {0}
      a0:	08000001 	stmdaeq	r0, {r0}
      a4:	00c30102 	sbceq	r0, r3, r2, lsl #2
      a8:	450a0000 	strmi	r0, [sl, #-0]
      ac:	02000003 	andeq	r0, r0, #3
      b0:	00004802 	andeq	r4, r0, r2, lsl #16
      b4:	730a0000 	movwvc	r0, #40960	; 0xa000
      b8:	02000005 	andeq	r0, r0, #5
      bc:	0000c303 	andeq	ip, r0, r3, lsl #6
      c0:	05000400 	streq	r0, [r0, #-1024]	; 0xfffffc00
      c4:	00009e04 	andeq	r9, r0, r4, lsl #28
      c8:	03050b00 	movweq	r0, #23296	; 0x5b00
      cc:	aa010000 	bge	400d4 <IRQ_STACK_SIZE+0x380d4>
      d0:	00004801 	andeq	r4, r0, r1, lsl #16
      d4:	00e70100 	rsceq	r0, r7, r0, lsl #2
      d8:	260c0000 	strcs	r0, [ip], -r0
      dc:	01000000 	mrseq	r0, (UNDEF: 0)
      e0:	004801aa 	subeq	r0, r8, sl, lsr #3
      e4:	0b000000 	bleq	ec <NOINT+0x2c>
      e8:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
      ec:	4801b801 	stmdami	r1, {r0, fp, ip, sp, pc}
      f0:	01000000 	mrseq	r0, (UNDEF: 0)
      f4:	00000105 	andeq	r0, r0, r5, lsl #2
      f8:	0000260c 	andeq	r2, r0, ip, lsl #12
      fc:	01b80100 			; <UNDEFINED> instruction: 0x01b80100
     100:	00000048 	andeq	r0, r0, r8, asr #32
     104:	043e0b00 	ldrteq	r0, [lr], #-2816	; 0xfffff500
     108:	c4010000 	strgt	r0, [r1], #-0
     10c:	00004801 	andeq	r4, r0, r1, lsl #16
     110:	01230100 	teqeq	r3, r0, lsl #2
     114:	260c0000 	strcs	r0, [ip], -r0
     118:	01000000 	mrseq	r0, (UNDEF: 0)
     11c:	004801c4 	subeq	r0, r8, r4, asr #3
     120:	0d000000 	stceq	0, cr0, [r0, #-0]
     124:	0000028c 	andeq	r0, r0, ip, lsl #5
     128:	f8018c01 			; <UNDEFINED> instruction: 0xf8018c01
     12c:	18400001 	stmdane	r0, {r0}^
     130:	01000000 	mrseq	r0, (UNDEF: 0)
     134:	00014a9c 	muleq	r1, ip, sl
     138:	00260e00 	eoreq	r0, r6, r0, lsl #28
     13c:	8c010000 	stchi	0, cr0, [r1], {-0}
     140:	00004801 	andeq	r4, r0, r1, lsl #16
     144:	00000000 	andeq	r0, r0, r0
     148:	590d0000 	stmdbpl	sp, {}	; <UNPREDICTABLE>
     14c:	01000004 	tsteq	r0, r4
     150:	02100191 	andseq	r0, r0, #1073741860	; 0x40000024
     154:	001c4000 	andseq	r4, ip, r0
     158:	9c010000 	stcls	0, cr0, [r1], {-0}
     15c:	00000171 	andeq	r0, r0, r1, ror r1
     160:	0000260e 	andeq	r2, r0, lr, lsl #12
     164:	01910100 	orrseq	r0, r1, r0, lsl #2
     168:	00000048 	andeq	r0, r0, r8, asr #32
     16c:	00000021 	andeq	r0, r0, r1, lsr #32
     170:	01240d00 	teqeq	r4, r0, lsl #26
     174:	96010000 	strls	r0, [r1], -r0
     178:	00022c01 	andeq	r2, r2, r1, lsl #24
     17c:	00001c40 	andeq	r1, r0, r0, asr #24
     180:	989c0100 	ldmls	ip, {r8}
     184:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
     188:	00000026 	andeq	r0, r0, r6, lsr #32
     18c:	48019601 	stmdami	r1, {r0, r9, sl, ip, pc}
     190:	42000000 	andmi	r0, r0, #0
     194:	00000000 	andeq	r0, r0, r0
     198:	0000d90d 	andeq	sp, r0, sp, lsl #18
     19c:	019b0100 	orrseq	r0, fp, r0, lsl #2
     1a0:	40000248 	andmi	r0, r0, r8, asr #4
     1a4:	0000001c 	andeq	r0, r0, ip, lsl r0
     1a8:	01bf9c01 			; <UNDEFINED> instruction: 0x01bf9c01
     1ac:	260e0000 	strcs	r0, [lr], -r0
     1b0:	01000000 	mrseq	r0, (UNDEF: 0)
     1b4:	0048019b 	umaaleq	r0, r8, fp, r1
     1b8:	00630000 	rsbeq	r0, r3, r0
     1bc:	0d000000 	stceq	0, cr0, [r0, #-0]
     1c0:	000004f8 	strdeq	r0, [r0], -r8
     1c4:	6401a001 	strvs	sl, [r1], #-1
     1c8:	1c400002 	mcrrne	0, 0, r0, r0, cr2
     1cc:	01000000 	mrseq	r0, (UNDEF: 0)
     1d0:	0001e69c 	muleq	r1, ip, r6
     1d4:	00260e00 	eoreq	r0, r6, r0, lsl #28
     1d8:	a0010000 	andge	r0, r1, r0
     1dc:	00004801 	andeq	r4, r0, r1, lsl #16
     1e0:	00008400 	andeq	r8, r0, r0, lsl #8
     1e4:	0b0d0000 	bleq	3401ec <IRQ_STACK_SIZE+0x3381ec>
     1e8:	01000005 	tsteq	r0, r5
     1ec:	028001a5 	addeq	r0, r0, #1073741865	; 0x40000029
     1f0:	001c4000 	andseq	r4, ip, r0
     1f4:	9c010000 	stcls	0, cr0, [r1], {-0}
     1f8:	0000020d 	andeq	r0, r0, sp, lsl #4
     1fc:	0000260e 	andeq	r2, r0, lr, lsl #12
     200:	01a50100 			; <UNDEFINED> instruction: 0x01a50100
     204:	00000048 	andeq	r0, r0, r8, asr #32
     208:	000000a5 	andeq	r0, r0, r5, lsr #1
     20c:	01cc0f00 	biceq	r0, ip, r0, lsl #30
     210:	d2010000 	andle	r0, r1, #0
     214:	4000029c 	mulmi	r0, ip, r2
     218:	0000002c 	andeq	r0, r0, ip, lsr #32
     21c:	02369c01 	eorseq	r9, r6, #256	; 0x100
     220:	b8100000 	ldmdalt	r0, {}	; <UNPREDICTABLE>
     224:	00400002 	subeq	r0, r0, r2
     228:	1100000b 	tstne	r0, fp
     22c:	03055001 	movweq	r5, #20481	; 0x5001
     230:	40018098 	mulmi	r1, r8, r0
     234:	800d0000 	andhi	r0, sp, r0
     238:	01000002 	tsteq	r0, r2
     23c:	02c8016f 	sbceq	r0, r8, #-1073741797	; 0xc000001b
     240:	002c4000 	eoreq	r4, ip, r0
     244:	9c010000 	stcls	0, cr0, [r1], {-0}
     248:	00000277 	andeq	r0, r0, r7, ror r2
     24c:	0002e012 	andeq	lr, r2, r2, lsl r0
     250:	000b0040 	andeq	r0, fp, r0, asr #32
     254:	00026300 	andeq	r6, r2, r0, lsl #6
     258:	50011100 	andpl	r1, r1, r0, lsl #2
     25c:	80a80305 	adchi	r0, r8, r5, lsl #6
     260:	13004001 	movwne	r4, #1
     264:	400002f4 	strdmi	r0, [r0], -r4
     268:	00000b00 	andeq	r0, r0, r0, lsl #22
     26c:	05500111 	ldrbeq	r0, [r0, #-273]	; 0xfffffeef
     270:	0180bc03 	orreq	fp, r0, r3, lsl #24
     274:	14000040 	strne	r0, [r0], #-64	; 0xffffffc0
     278:	00727153 	rsbseq	r7, r2, r3, asr r1
     27c:	48017501 	stmdami	r1, {r0, r8, sl, ip, sp, lr}
     280:	f4000000 	vst4.8	{d0-d3}, [r0], r0
     284:	24400002 	strbcs	r0, [r0], #-2
     288:	01000000 	mrseq	r0, (UNDEF: 0)
     28c:	0002b39c 	muleq	r2, ip, r3
     290:	00611500 	rsbeq	r1, r1, r0, lsl #10
     294:	48017501 	stmdami	r1, {r0, r8, sl, ip, sp, lr}
     298:	c6000000 	strgt	r0, [r0], -r0
     29c:	10000000 	andne	r0, r0, r0
     2a0:	40000310 	andmi	r0, r0, r0, lsl r3
     2a4:	00000b00 	andeq	r0, r0, r0, lsl #22
     2a8:	05500111 	ldrbeq	r0, [r0, #-273]	; 0xfffffeef
     2ac:	0180c403 	orreq	ip, r0, r3, lsl #8
     2b0:	16000040 	strne	r0, [r0], -r0, asr #32
     2b4:	00000377 	andeq	r0, r0, r7, ror r3
     2b8:	56017b01 	strpl	r7, [r1], -r1, lsl #22
     2bc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     2c0:	34400003 	strbcc	r0, [r0], #-3
     2c4:	01000000 	mrseq	r0, (UNDEF: 0)
     2c8:	0002fd9c 	muleq	r2, ip, sp
     2cc:	00611500 	rsbeq	r1, r1, r0, lsl #10
     2d0:	56017b01 	strpl	r7, [r1], -r1, lsl #22
     2d4:	e4000000 	str	r0, [r0], #-0
     2d8:	15000000 	strne	r0, [r0, #-0]
     2dc:	7b010062 	blvc	4046c <IRQ_STACK_SIZE+0x3846c>
     2e0:	00005601 	andeq	r5, r0, r1, lsl #12
     2e4:	00010c00 	andeq	r0, r1, r0, lsl #24
     2e8:	03401000 	movteq	r1, #0
     2ec:	0b004000 	bleq	102f4 <IRQ_STACK_SIZE+0x82f4>
     2f0:	01110000 	tsteq	r1, r0
     2f4:	d8030550 	stmdale	r3, {r4, r6, r8, sl}
     2f8:	00400180 	subeq	r0, r0, r0, lsl #3
     2fc:	036e0f00 	cmneq	lr, #0, 30
     300:	dd010000 	stcle	0, cr0, [r1, #-0]
     304:	4000034c 	andmi	r0, r0, ip, asr #6
     308:	000000f8 	strdeq	r0, [r0], -r8
     30c:	034f9c01 	movteq	r9, #64513	; 0xfc01
     310:	74170000 	ldrvc	r0, [r7], #-0
     314:	0100706d 	tsteq	r0, sp, rrx
     318:	00034fdf 	ldrdeq	r4, [r3], -pc	; <UNPREDICTABLE>
     31c:	5c910200 	lfmpl	f0, 4, [r1], {0}
     320:	00042812 	andeq	r2, r4, r2, lsl r8
     324:	000b1240 	andeq	r1, fp, r0, asr #4
     328:	00033900 	andeq	r3, r3, r0, lsl #18
     32c:	51011100 	mrspl	r1, (UNDEF: 17)
     330:	116b0802 	cmnne	fp, r2, lsl #16
     334:	30015001 	andcc	r5, r1, r1
     338:	04341000 	ldrteq	r1, [r4], #-0
     33c:	0b284000 	bleq	a10344 <STACK_SIZE+0x210344>
     340:	01110000 	tsteq	r1, r0
     344:	6b080251 	blvs	200c90 <IRQ_STACK_SIZE+0x1f8c90>
     348:	01500111 	cmpeq	r0, r1, lsl r1
     34c:	18000030 	stmdane	r0, {r4, r5}
     350:	0000004f 	andeq	r0, r0, pc, asr #32
     354:	0004980f 	andeq	r9, r4, pc, lsl #16
     358:	44f40100 	ldrbtmi	r0, [r4], #256	; 0x100
     35c:	b8400004 	stmdalt	r0, {r2}^
     360:	01000000 	mrseq	r0, (UNDEF: 0)
     364:	0003c59c 	muleq	r3, ip, r5
     368:	04781200 	ldrbteq	r1, [r8], #-512	; 0xfffffe00
     36c:	0b124000 	bleq	490374 <IRQ_STACK_SIZE+0x488374>
     370:	03820000 	orreq	r0, r2, #0
     374:	01110000 	tsteq	r1, r0
     378:	55080251 	strpl	r0, [r8, #-593]	; 0xfffffdaf
     37c:	01500111 	cmpeq	r0, r1, lsl r1
     380:	84120030 	ldrhi	r0, [r2], #-48	; 0xffffffd0
     384:	28400004 	stmdacs	r0, {r2}^
     388:	9b00000b 	blls	3bc <NOINT+0x2fc>
     38c:	11000003 	tstne	r0, r3
     390:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     394:	50011155 	andpl	r1, r1, r5, asr r1
     398:	12003001 	andne	r3, r0, #1
     39c:	40000498 	mulmi	r0, r8, r4
     3a0:	00000b00 	andeq	r0, r0, r0, lsl #22
     3a4:	000003b2 			; <UNDEFINED> instruction: 0x000003b2
     3a8:	05500111 	ldrbeq	r0, [r0, #-273]	; 0xfffffeef
     3ac:	0180ec03 	orreq	lr, r0, r3, lsl #24
     3b0:	d0190040 	andsle	r0, r9, r0, asr #32
     3b4:	3e400004 	cdpcc	0, 4, cr0, cr0, cr4, {0}
     3b8:	1900000b 	stmdbne	r0, {r0, r1, r3}
     3bc:	400004f8 	strdmi	r0, [r0], -r8
     3c0:	00000b3e 	andeq	r0, r0, lr, lsr fp
     3c4:	02e90d00 	rsceq	r0, r9, #0, 26
     3c8:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
     3cc:	0004fc01 	andeq	pc, r4, r1, lsl #24
     3d0:	0000a440 	andeq	sl, r0, r0, asr #8
     3d4:	479c0100 	ldrmi	r0, [ip, r0, lsl #2]
     3d8:	12000004 	andne	r0, r0, #4
     3dc:	40000528 	andmi	r0, r0, r8, lsr #10
     3e0:	00000b00 	andeq	r0, r0, r0, lsl #22
     3e4:	000003f2 	strdeq	r0, [r0], -r2
     3e8:	05500111 	ldrbeq	r0, [r0, #-273]	; 0xfffffeef
     3ec:	0180f403 	orreq	pc, r0, r3, lsl #8
     3f0:	34120040 	ldrcc	r0, [r2], #-64	; 0xffffffc0
     3f4:	12400005 	subne	r0, r0, #5
     3f8:	0b00000b 	bleq	42c <ABORT_STACK_SIZE+0x2c>
     3fc:	11000004 	tstne	r0, r4
     400:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     404:	50011133 	andpl	r1, r1, r3, lsr r1
     408:	12003001 	andne	r3, r0, #1
     40c:	40000544 	andmi	r0, r0, r4, asr #10
     410:	00000b28 	andeq	r0, r0, r8, lsr #22
     414:	00000424 	andeq	r0, r0, r4, lsr #8
     418:	02510111 	subseq	r0, r1, #1073741828	; 0x40000004
     41c:	01113308 	tsteq	r1, r8, lsl #6
     420:	00300150 	eorseq	r0, r0, r0, asr r1
     424:	00057412 	andeq	r7, r5, r2, lsl r4
     428:	000b3e40 	andeq	r3, fp, r0, asr #28
     42c:	00043700 	andeq	r3, r4, r0, lsl #14
     430:	52011100 	andpl	r1, r1, #0, 2
     434:	10003101 	andne	r3, r0, r1, lsl #2
     438:	4000059c 	mulmi	r0, ip, r5
     43c:	00000b3e 	andeq	r0, r0, lr, lsr fp
     440:	01520111 	cmpeq	r2, r1, lsl r1
     444:	0d000031 	stceq	0, cr0, [r0, #-196]	; 0xffffff3c
     448:	00000450 	andeq	r0, r0, r0, asr r4
     44c:	a0011a01 	andge	r1, r1, r1, lsl #20
     450:	a4400005 	strbge	r0, [r0], #-5
     454:	01000000 	mrseq	r0, (UNDEF: 0)
     458:	0004c99c 	muleq	r4, ip, r9
     45c:	05cc1200 	strbeq	r1, [ip, #512]	; 0x200
     460:	0b004000 	bleq	10468 <IRQ_STACK_SIZE+0x8468>
     464:	04740000 	ldrbteq	r0, [r4], #-0
     468:	01110000 	tsteq	r1, r0
     46c:	04030550 	streq	r0, [r3], #-1360	; 0xfffffab0
     470:	00400181 	subeq	r0, r0, r1, lsl #3
     474:	0005d812 	andeq	sp, r5, r2, lsl r8
     478:	000b1240 	andeq	r1, fp, r0, asr #4
     47c:	00048d00 	andeq	r8, r4, r0, lsl #26
     480:	51011100 	mrspl	r1, (UNDEF: 17)
     484:	11340802 	teqne	r4, r2, lsl #16
     488:	30015001 	andcc	r5, r1, r1
     48c:	05e81200 	strbeq	r1, [r8, #512]!	; 0x200
     490:	0b284000 	bleq	a10498 <STACK_SIZE+0x210498>
     494:	04a60000 	strteq	r0, [r6], #0
     498:	01110000 	tsteq	r1, r0
     49c:	34080251 	strcc	r0, [r8], #-593	; 0xfffffdaf
     4a0:	01500111 	cmpeq	r0, r1, lsl r1
     4a4:	18120030 	ldmdane	r2, {r4, r5}
     4a8:	3e400006 	cdpcc	0, 4, cr0, cr0, cr6, {0}
     4ac:	b900000b 	stmdblt	r0, {r0, r1, r3}
     4b0:	11000004 	tstne	r0, r4
     4b4:	31015201 	tstcc	r1, r1, lsl #4
     4b8:	06401000 	strbeq	r1, [r0], -r0
     4bc:	0b3e4000 	bleq	f904c4 <STACK_SIZE+0x7904c4>
     4c0:	01110000 	tsteq	r1, r0
     4c4:	00310152 	eorseq	r0, r1, r2, asr r1
     4c8:	00c91a00 	sbceq	r1, r9, r0, lsl #20
     4cc:	06440000 	strbeq	r0, [r4], -r0
     4d0:	00504000 	subseq	r4, r0, r0
     4d4:	9c010000 	stcls	0, cr0, [r1], {-0}
     4d8:	0000050f 	andeq	r0, r0, pc, lsl #10
     4dc:	0000da1b 	andeq	sp, r0, fp, lsl sl
     4e0:	00013400 	andeq	r3, r1, r0, lsl #8
     4e4:	06781c00 	ldrbteq	r1, [r8], -r0, lsl #24
     4e8:	00144000 	andseq	r4, r4, r0
     4ec:	05050000 	streq	r0, [r5, #-0]
     4f0:	da1b0000 	ble	6c04f8 <IRQ_STACK_SIZE+0x6b84f8>
     4f4:	87000000 	strhi	r0, [r0, -r0]
     4f8:	1d000001 	stcne	0, cr0, [r0, #-4]
     4fc:	4000068c 	andmi	r0, r0, ip, lsl #13
     500:	00000b5f 	andeq	r0, r0, pc, asr fp
     504:	06781d00 	ldrbteq	r1, [r8], -r0, lsl #26
     508:	0b5f4000 	bleq	17d0510 <STACK_SIZE+0xfd0510>
     50c:	1a000000 	bne	514 <ABORT_STACK_SIZE+0x114>
     510:	000000e7 	andeq	r0, r0, r7, ror #1
     514:	40000694 	mulmi	r0, r4, r6
     518:	00000054 	andeq	r0, r0, r4, asr r0
     51c:	05559c01 	ldrbeq	r9, [r5, #-3073]	; 0xfffff3ff
     520:	f81b0000 			; <UNDEFINED> instruction: 0xf81b0000
     524:	9b000000 	blls	52c <ABORT_STACK_SIZE+0x12c>
     528:	1c000001 	stcne	0, cr0, [r0], {1}
     52c:	400006cc 	andmi	r0, r0, ip, asr #13
     530:	00000014 	andeq	r0, r0, r4, lsl r0
     534:	0000054b 	andeq	r0, r0, fp, asr #10
     538:	0000f81b 	andeq	pc, r0, fp, lsl r8	; <UNPREDICTABLE>
     53c:	0001ee00 	andeq	lr, r1, r0, lsl #28
     540:	06e01d00 	strbteq	r1, [r0], r0, lsl #26
     544:	0b5f4000 	bleq	17d054c <STACK_SIZE+0xfd054c>
     548:	1d000000 	stcne	0, cr0, [r0, #-0]
     54c:	400006cc 	andmi	r0, r0, ip, asr #13
     550:	00000b5f 	andeq	r0, r0, pc, asr fp
     554:	01051a00 	tsteq	r5, r0, lsl #20
     558:	06e80000 	strbteq	r0, [r8], r0
     55c:	00544000 	subseq	r4, r4, r0
     560:	9c010000 	stcls	0, cr0, [r1], {-0}
     564:	0000059b 	muleq	r0, fp, r5
     568:	0001161b 	andeq	r1, r1, fp, lsl r6
     56c:	00020200 	andeq	r0, r2, r0, lsl #4
     570:	07201c00 	streq	r1, [r0, -r0, lsl #24]!
     574:	00144000 	andseq	r4, r4, r0
     578:	05910000 	ldreq	r0, [r1]
     57c:	161b0000 	ldrne	r0, [fp], -r0
     580:	55000001 	strpl	r0, [r0, #-1]
     584:	1d000002 	stcne	0, cr0, [r0, #-8]
     588:	40000734 	andmi	r0, r0, r4, lsr r7
     58c:	00000b5f 	andeq	r0, r0, pc, asr fp
     590:	07201d00 	streq	r1, [r0, -r0, lsl #26]!
     594:	0b5f4000 	bleq	17d059c <STACK_SIZE+0xfd059c>
     598:	0f000000 	svceq	0x00000000
     59c:	000002db 	ldrdeq	r0, [r0], -fp
     5a0:	073c0c01 	ldreq	r0, [ip, -r1, lsl #24]!
     5a4:	00384000 	eorseq	r4, r8, r0
     5a8:	9c010000 	stcls	0, cr0, [r1], {-0}
     5ac:	00000606 	andeq	r0, r0, r6, lsl #12
     5b0:	0010bd1e 	andseq	fp, r0, lr, lsl sp
     5b4:	4f0c0100 	svcmi	0x000c0100
     5b8:	69000000 	stmdbvs	r0, {}	; <UNPREDICTABLE>
     5bc:	1e000002 	cdpne	0, 0, cr0, cr0, cr2, {0}
     5c0:	00000d06 	andeq	r0, r0, r6, lsl #26
     5c4:	004f0c01 	subeq	r0, pc, r1, lsl #24
     5c8:	02870000 	addeq	r0, r7, #0
     5cc:	60120000 	andsvs	r0, r2, r0
     5d0:	00400007 	subeq	r0, r0, r7
     5d4:	f200000b 	vhadd.s8	d0, d0, d11
     5d8:	11000005 	tstne	r0, r5
     5dc:	f3035201 	vhsub.u8	d5, d3, d1
     5e0:	01115101 	tsteq	r1, r1, lsl #2
     5e4:	00740251 	rsbseq	r0, r4, r1, asr r2
     5e8:	05500111 	ldrbeq	r0, [r0, #-273]	; 0xfffffeef
     5ec:	01811403 	orreq	r1, r1, r3, lsl #8
     5f0:	70100040 	andsvc	r0, r0, r0, asr #32
     5f4:	00400007 	subeq	r0, r0, r7
     5f8:	1100000b 	tstne	r0, fp
     5fc:	03055001 	movweq	r5, #20481	; 0x5001
     600:	40018138 	andmi	r8, r1, r8, lsr r1
     604:	bc0f0000 	stclt	0, cr0, [pc], {-0}
     608:	01000000 	mrseq	r0, (UNDEF: 0)
     60c:	00077413 	andeq	r7, r7, r3, lsl r4
     610:	00007040 	andeq	r7, r0, r0, asr #32
     614:	dd9c0100 	ldfles	f0, [ip]
     618:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
     61c:	000010bd 	strheq	r1, [r0], -sp
     620:	004f1301 	subeq	r1, pc, r1, lsl #6
     624:	02b30000 	adcseq	r0, r3, #0
     628:	061e0000 	ldreq	r0, [lr], -r0
     62c:	0100000d 	tsteq	r0, sp
     630:	00004f13 	andeq	r4, r0, r3, lsl pc
     634:	0002df00 	andeq	sp, r2, r0, lsl #30
     638:	00721f00 	rsbseq	r1, r2, r0, lsl #30
     63c:	004f1501 	subeq	r1, pc, r1, lsl #10
     640:	030b0000 	movweq	r0, #45056	; 0xb000
     644:	641f0000 	ldrvs	r0, [pc], #-0	; 64c <ABORT_STACK_SIZE+0x24c>
     648:	4f150100 	svcmi	0x00150100
     64c:	41000000 	mrsmi	r0, (UNDEF: 0)
     650:	1f000003 	svcne	0x00000003
     654:	15010073 	strne	r0, [r1, #-115]	; 0xffffff8d
     658:	0000004f 	andeq	r0, r0, pc, asr #32
     65c:	0000035a 	andeq	r0, r0, sl, asr r3
     660:	0100771f 	tsteq	r0, pc, lsl r7
     664:	00004f15 	andeq	r4, r0, r5, lsl pc
     668:	00037300 	andeq	r7, r3, r0, lsl #6
     66c:	64731f00 	ldrbtvs	r1, [r3], #-3840	; 0xfffff100
     670:	4f150100 	svcmi	0x00150100
     674:	8c000000 	stchi	0, cr0, [r0], {-0}
     678:	12000003 	andne	r0, r0, #3
     67c:	4000079c 	mulmi	r0, ip, r7
     680:	00000b00 	andeq	r0, r0, r0, lsl #22
     684:	000006a0 	andeq	r0, r0, r0, lsr #13
     688:	03520111 	cmpeq	r2, #1073741828	; 0x40000004
     68c:	115101f3 	ldrshne	r0, [r1, #-19]	; 0xffffffed
     690:	f3035101 	vrhadd.u8	d5, d3, d1
     694:	01115001 	tsteq	r1, r1
     698:	54030550 	strpl	r0, [r3], #-1360	; 0xfffffab0
     69c:	00400181 	subeq	r0, r0, r1, lsl #3
     6a0:	0007a019 	andeq	sl, r7, r9, lsl r0
     6a4:	000b7940 	andeq	r7, fp, r0, asr #18
     6a8:	07b01200 	ldreq	r1, [r0, r0, lsl #4]!
     6ac:	0b004000 	bleq	106b4 <IRQ_STACK_SIZE+0x86b4>
     6b0:	06c00000 	strbeq	r0, [r0], r0
     6b4:	01110000 	tsteq	r1, r0
     6b8:	78030550 	stmdavc	r3, {r4, r6, r8, sl}
     6bc:	00400181 	subeq	r0, r0, r1, lsl #3
     6c0:	0007b419 	andeq	fp, r7, r9, lsl r4
     6c4:	000b8440 	andeq	r8, fp, r0, asr #8
     6c8:	07e01000 	strbeq	r1, [r0, r0]!
     6cc:	0b004000 	bleq	106d4 <IRQ_STACK_SIZE+0x86d4>
     6d0:	01110000 	tsteq	r1, r0
     6d4:	94030550 	strls	r0, [r3], #-1360	; 0xfffffab0
     6d8:	00400181 	subeq	r0, r0, r1, lsl #3
     6dc:	04890f00 	streq	r0, [r9], #3840	; 0xf00
     6e0:	27010000 	strcs	r0, [r1, -r0]
     6e4:	400007e4 	andmi	r0, r0, r4, ror #15
     6e8:	00000060 	andeq	r0, r0, r0, rrx
     6ec:	079a9c01 	ldreq	r9, [sl, r1, lsl #24]
     6f0:	bd1e0000 	ldclt	0, cr0, [lr, #-0]
     6f4:	01000010 	tsteq	r0, r0, lsl r0
     6f8:	00004f27 	andeq	r4, r0, r7, lsr #30
     6fc:	0003bb00 	andeq	fp, r3, r0, lsl #22
     700:	0d061e00 	stceq	14, cr1, [r6, #-0]
     704:	27010000 	strcs	r0, [r1, -r0]
     708:	0000004f 	andeq	r0, r0, pc, asr #32
     70c:	000003e7 	andeq	r0, r0, r7, ror #7
     710:	0100721f 	tsteq	r0, pc, lsl r2
     714:	00004f29 	andeq	r4, r0, r9, lsr #30
     718:	00041300 	andeq	r1, r4, r0, lsl #6
     71c:	00731f00 	rsbseq	r1, r3, r0, lsl #30
     720:	004f2901 	subeq	r2, pc, r1, lsl #18
     724:	04310000 	ldrteq	r0, [r1], #-0
     728:	731f0000 	tstvc	pc, #0
     72c:	29010064 	stmdbcs	r1, {r2, r5, r6}
     730:	0000004f 	andeq	r0, r0, pc, asr #32
     734:	0000044a 	andeq	r0, r0, sl, asr #8
     738:	00080812 	andeq	r0, r8, r2, lsl r8
     73c:	000b0040 	andeq	r0, fp, r0, asr #32
     740:	00075d00 	andeq	r5, r7, r0, lsl #26
     744:	52011100 	andpl	r1, r1, #0, 2
     748:	5101f303 	tstpl	r1, r3, lsl #6
     74c:	03510111 	cmpeq	r1, #1073741828	; 0x40000004
     750:	115001f3 	ldrshne	r0, [r0, #-19]	; 0xffffffed
     754:	03055001 	movweq	r5, #20481	; 0x5001
     758:	400181e0 	andmi	r8, r1, r0, ror #3
     75c:	080c1900 	stmdaeq	ip, {r8, fp, ip}
     760:	0b8f4000 	bleq	fe3d0768 <IRQ_STACK_BASE+0xba3d0768>
     764:	1c120000 	ldcne	0, cr0, [r2], {-0}
     768:	00400008 	subeq	r0, r0, r8
     76c:	7d00000b 	stcvc	0, cr0, [r0, #-44]	; 0xffffffd4
     770:	11000007 	tstne	r0, r7
     774:	03055001 	movweq	r5, #20481	; 0x5001
     778:	40018204 	andmi	r8, r1, r4, lsl #4
     77c:	08201900 	stmdaeq	r0!, {r8, fp, ip}
     780:	0b9a4000 	bleq	fe690788 <IRQ_STACK_BASE+0xba690788>
     784:	40100000 	andsmi	r0, r0, r0
     788:	00400008 	subeq	r0, r0, r8
     78c:	1100000b 	tstne	r0, fp
     790:	03055001 	movweq	r5, #20481	; 0x5001
     794:	40018220 	andmi	r8, r1, r0, lsr #4
     798:	490f0000 	stmdbmi	pc, {}	; <UNPREDICTABLE>
     79c:	01000002 	tsteq	r0, r2
     7a0:	00084436 	andeq	r4, r8, r6, lsr r4
     7a4:	00004040 	andeq	r4, r0, r0, asr #32
     7a8:	059c0100 	ldreq	r0, [ip, #256]	; 0x100
     7ac:	1e000008 	cdpne	0, 0, cr0, cr0, cr8, {0}
     7b0:	000010bd 	strheq	r1, [r0], -sp
     7b4:	004f3601 	subeq	r3, pc, r1, lsl #12
     7b8:	04790000 	ldrbteq	r0, [r9], #-0
     7bc:	061e0000 	ldreq	r0, [lr], -r0
     7c0:	0100000d 	tsteq	r0, sp
     7c4:	00004f36 	andeq	r4, r0, r6, lsr pc
     7c8:	0004a500 	andeq	sl, r4, r0, lsl #10
     7cc:	08681200 	stmdaeq	r8!, {r9, ip}^
     7d0:	0b004000 	bleq	107d8 <IRQ_STACK_SIZE+0x87d8>
     7d4:	07f10000 	ldrbeq	r0, [r1, r0]!
     7d8:	01110000 	tsteq	r1, r0
     7dc:	01f30352 	mvnseq	r0, r2, asr r3
     7e0:	51011151 	tstpl	r1, r1, asr r1
     7e4:	11007402 	tstne	r0, r2, lsl #8
     7e8:	03055001 	movweq	r5, #20481	; 0x5001
     7ec:	4001824c 	andmi	r8, r1, ip, asr #4
     7f0:	08841300 	stmeq	r4, {r8, r9, ip}
     7f4:	0b004000 	bleq	107fc <IRQ_STACK_SIZE+0x87fc>
     7f8:	01110000 	tsteq	r1, r0
     7fc:	70030550 	andvc	r0, r3, r0, asr r5
     800:	00400182 	subeq	r0, r0, r2, lsl #3
     804:	00800f00 	addeq	r0, r0, r0, lsl #30
     808:	3c010000 	stccc	0, cr0, [r1], {-0}
     80c:	40000884 	andmi	r0, r0, r4, lsl #17
     810:	00000028 	andeq	r0, r0, r8, lsr #32
     814:	084d9c01 	stmdaeq	sp, {r0, sl, fp, ip, pc}^
     818:	bd1e0000 	ldclt	0, cr0, [lr, #-0]
     81c:	01000010 	tsteq	r0, r0, lsl r0
     820:	00004f3c 	andeq	r4, r0, ip, lsr pc
     824:	0004d100 	andeq	sp, r4, r0, lsl #2
     828:	08981900 	ldmeq	r8, {r8, fp, ip}
     82c:	0ba54000 	bleq	fe950834 <IRQ_STACK_BASE+0xba950834>
     830:	9c190000 	ldcls	0, cr0, [r9], {-0}
     834:	ac400008 	mcrrge	0, 0, r0, r0, cr8
     838:	1300000b 	movwne	r0, #11
     83c:	400008ac 	andmi	r0, r0, ip, lsr #17
     840:	00000bb3 			; <UNDEFINED> instruction: 0x00000bb3
     844:	03500111 	cmpeq	r0, #1073741828	; 0x40000004
     848:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
     84c:	02000f00 	andeq	r0, r0, #0, 30
     850:	44010000 	strmi	r0, [r1], #-0
     854:	400008ac 	andmi	r0, r0, ip, lsr #17
     858:	00000028 	andeq	r0, r0, r8, lsr #32
     85c:	08959c01 	ldmeq	r5, {r0, sl, fp, ip, pc}
     860:	bd1e0000 	ldclt	0, cr0, [lr, #-0]
     864:	01000010 	tsteq	r0, r0, lsl r0
     868:	00004f44 	andeq	r4, r0, r4, asr #30
     86c:	00050800 	andeq	r0, r5, r0, lsl #16
     870:	08c01900 	stmiaeq	r0, {r8, fp, ip}^
     874:	0ba54000 	bleq	fe95087c <IRQ_STACK_BASE+0xba95087c>
     878:	c4190000 	ldrgt	r0, [r9], #-0
     87c:	ac400008 	mcrrge	0, 0, r0, r0, cr8
     880:	1300000b 	movwne	r0, #11
     884:	400008d4 	ldrdmi	r0, [r0], -r4
     888:	00000bb3 			; <UNDEFINED> instruction: 0x00000bb3
     88c:	03500111 	cmpeq	r0, #1073741828	; 0x40000004
     890:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
     894:	01060d00 	tsteq	r6, r0, lsl #26
     898:	2c010000 	stccs	0, cr0, [r1], {-0}
     89c:	0008d401 	andeq	sp, r8, r1, lsl #8
     8a0:	00007c40 	andeq	r7, r0, r0, asr #24
     8a4:	f99c0100 			; <UNDEFINED> instruction: 0xf99c0100
     8a8:	20000008 	andcs	r0, r0, r8
     8ac:	00000100 	andeq	r0, r0, r0, lsl #2
     8b0:	48012e01 	stmdami	r1, {r0, r9, sl, fp, sp}
     8b4:	05000000 	streq	r0, [r0, #-0]
     8b8:	018f4403 	orreq	r4, pc, r3, lsl #8
     8bc:	090c1240 	stmdbeq	ip, {r6, r9, ip}
     8c0:	0b124000 	bleq	4908c8 <IRQ_STACK_SIZE+0x4888c8>
     8c4:	08d60000 	ldmeq	r6, {}^	; <UNPREDICTABLE>
     8c8:	01110000 	tsteq	r1, r0
     8cc:	45080251 	strmi	r0, [r8, #-593]	; 0xfffffdaf
     8d0:	01500111 	cmpeq	r0, r1, lsl r1
     8d4:	18120030 	ldmdane	r2, {r4, r5}
     8d8:	28400009 	stmdacs	r0, {r0, r3}^
     8dc:	ef00000b 	svc	0x0000000b
     8e0:	11000008 	tstne	r0, r8
     8e4:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     8e8:	50011145 	andpl	r1, r1, r5, asr #2
     8ec:	19003001 	stmdbne	r0, {r0, ip, sp}
     8f0:	40000920 	andmi	r0, r0, r0, lsr #18
     8f4:	00000bc4 	andeq	r0, r0, r4, asr #23
     8f8:	022f0d00 	eoreq	r0, pc, #0, 26
     8fc:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
     900:	00095001 	andeq	r5, r9, r1
     904:	00008c40 	andeq	r8, r0, r0, asr #24
     908:	919c0100 	orrsls	r0, ip, r0, lsl #2
     90c:	21000009 	tstcs	r0, r9
     910:	00000fdb 	ldrdeq	r0, [r0], -fp
     914:	4f015301 	svcmi	0x00015301
     918:	3f000000 	svccc	0x00000000
     91c:	12000005 	andne	r0, r0, #5
     920:	40000980 	andmi	r0, r0, r0, lsl #19
     924:	00000b12 	andeq	r0, r0, r2, lsl fp
     928:	00000938 	andeq	r0, r0, r8, lsr r9
     92c:	02510111 	subseq	r0, r1, #1073741828	; 0x40000004
     930:	01114508 	tsteq	r1, r8, lsl #10
     934:	00300150 	eorseq	r0, r0, r0, asr r1
     938:	00098c12 	andeq	r8, r9, r2, lsl ip
     93c:	000b2840 	andeq	r2, fp, r0, asr #16
     940:	00095100 	andeq	r5, r9, r0, lsl #2
     944:	51011100 	mrspl	r1, (UNDEF: 17)
     948:	11450802 	cmpne	r5, r2, lsl #16
     94c:	30015001 	andcc	r5, r1, r1
     950:	09901900 	ldmibeq	r0, {r8, fp, ip}
     954:	0bd54000 	bleq	ff55095c <IRQ_STACK_BASE+0xbb55095c>
     958:	94190000 	ldrls	r0, [r9], #-0
     95c:	e6400009 	strb	r0, [r0], -r9
     960:	1900000b 	stmdbne	r0, {r0, r1, r3}
     964:	400009a0 	andmi	r0, r0, r0, lsr #19
     968:	00000bf1 	strdeq	r0, [r0], -r1
     96c:	0009a419 	andeq	sl, r9, r9, lsl r4
     970:	000be640 	andeq	lr, fp, r0, asr #12
     974:	09c41900 	stmibeq	r4, {r8, fp, ip}^
     978:	0c024000 	stceq	0, cr4, [r2], {-0}
     97c:	c8190000 	ldmdagt	r9, {}	; <UNPREDICTABLE>
     980:	a5400009 	strbge	r0, [r0, #-9]
     984:	1900000b 	stmdbne	r0, {r0, r1, r3}
     988:	400009cc 	andmi	r0, r0, ip, asr #19
     98c:	00000c13 	andeq	r0, r0, r3, lsl ip
     990:	019e2200 	orrseq	r2, lr, r0, lsl #4
     994:	82010000 	andhi	r0, r1, #0
     998:	00004801 	andeq	r4, r0, r1, lsl #16
     99c:	0009dc00 	andeq	sp, r9, r0, lsl #24
     9a0:	00000840 	andeq	r0, r0, r0, asr #16
     9a4:	229c0100 	addscs	r0, ip, #0, 2
     9a8:	00000195 	muleq	r0, r5, r1
     9ac:	7b018701 	blvc	625b8 <IRQ_STACK_SIZE+0x5a5b8>
     9b0:	e4000000 	str	r0, [r0], #-0
     9b4:	08400009 	stmdaeq	r0, {r0, r3}^
     9b8:	01000000 	mrseq	r0, (UNDEF: 0)
     9bc:	0317239c 	tsteq	r7, #156, 6	; 0x70000002
     9c0:	06020000 	streq	r0, [r2], -r0
     9c4:	000000c3 	andeq	r0, r0, r3, asr #1
     9c8:	00006223 	andeq	r6, r0, r3, lsr #4
     9cc:	c3070200 	movwgt	r0, #29184	; 0x7200
     9d0:	23000000 	movwcs	r0, #0
     9d4:	0000002e 	andeq	r0, r0, lr, lsr #32
     9d8:	00c30802 	sbceq	r0, r3, r2, lsl #16
     9dc:	6c230000 	stcvs	0, cr0, [r3], #-0
     9e0:	02000001 	andeq	r0, r0, #1
     9e4:	0000c309 	andeq	ip, r0, r9, lsl #6
     9e8:	01bc2300 			; <UNDEFINED> instruction: 0x01bc2300
     9ec:	0a020000 	beq	809f4 <IRQ_STACK_SIZE+0x789f4>
     9f0:	000000c3 	andeq	r0, r0, r3, asr #1
     9f4:	00046b23 	andeq	r6, r4, r3, lsr #22
     9f8:	c30b0200 	movwgt	r0, #45568	; 0xb200
     9fc:	23000000 	movwcs	r0, #0
     a00:	00000327 	andeq	r0, r0, r7, lsr #6
     a04:	00c30c02 	sbceq	r0, r3, r2, lsl #24
     a08:	71230000 	teqvc	r3, r0
     a0c:	02000000 	andeq	r0, r0, #0
     a10:	0000c30d 	andeq	ip, r0, sp, lsl #6
     a14:	05492300 	strbeq	r2, [r9, #-768]	; 0xfffffd00
     a18:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
     a1c:	000000c3 	andeq	r0, r0, r3, asr #1
     a20:	00017b23 	andeq	r7, r1, r3, lsr #22
     a24:	c30f0200 	movwgt	r0, #61952	; 0xf200
     a28:	23000000 	movwcs	r0, #0
     a2c:	0000035e 	andeq	r0, r0, lr, asr r3
     a30:	00c31002 	sbceq	r1, r3, r2
     a34:	7a230000 	bvc	8c0a3c <STACK_SIZE+0xc0a3c>
     a38:	02000004 	andeq	r0, r0, #4
     a3c:	0000c311 	andeq	ip, r0, r1, lsl r3
     a40:	00482400 	subeq	r2, r8, r0, lsl #8
     a44:	0a570000 	beq	15c0a4c <STACK_SIZE+0xdc0a4c>
     a48:	64250000 	strtvs	r0, [r5], #-0
     a4c:	01000000 	mrseq	r0, (UNDEF: 0)
     a50:	00006425 	andeq	r6, r0, r5, lsr #8
     a54:	26000200 	strcs	r0, [r0], -r0, lsl #4
     a58:	0000029e 	muleq	r0, lr, r2
     a5c:	0a410a01 	beq	1043268 <STACK_SIZE+0x843268>
     a60:	03050000 	movweq	r0, #20480	; 0x5000
     a64:	40018f18 	andmi	r8, r1, r8, lsl pc
     a68:	00007424 	andeq	r7, r0, r4, lsr #8
     a6c:	000a7800 	andeq	r7, sl, r0, lsl #16
     a70:	00642500 	rsbeq	r2, r4, r0, lsl #10
     a74:	00770000 	rsbseq	r0, r7, r0
     a78:	0001b126 	andeq	fp, r1, r6, lsr #2
     a7c:	68560100 	ldmdavs	r6, {r8}^
     a80:	0500000a 	streq	r0, [r0, #-10]
     a84:	01839803 	orreq	r9, r3, r3, lsl #16
     a88:	00002640 	andeq	r2, r0, r0, asr #12
     a8c:	d7010000 	strle	r0, [r1, -r0]
     a90:	0000034f 	andeq	r0, r0, pc, asr #6
     a94:	8f300305 	svchi	0x00300305
     a98:	c2264001 	eorgt	r4, r6, #1
     a9c:	01000002 	tsteq	r0, r2
     aa0:	00034fd8 	ldrdeq	r4, [r3], -r8
     aa4:	40030500 	andmi	r0, r3, r0, lsl #10
     aa8:	2640018f 	strbcs	r0, [r0], -pc, lsl #3
     aac:	0000003e 	andeq	r0, r0, lr, lsr r0
     ab0:	034fd901 	movteq	sp, #63745	; 0xf901
     ab4:	03050000 	movweq	r0, #20480	; 0x5000
     ab8:	40018f34 	andmi	r8, r1, r4, lsr pc
     abc:	00005026 	andeq	r5, r0, r6, lsr #32
     ac0:	4fda0100 	svcmi	0x00da0100
     ac4:	05000003 	streq	r0, [r0, #-3]
     ac8:	018f3803 	orreq	r3, pc, r3, lsl #16
     acc:	018a2640 	orreq	r2, sl, r0, asr #12
     ad0:	db010000 	blle	40ad8 <IRQ_STACK_SIZE+0x38ad8>
     ad4:	0000034f 	andeq	r0, r0, pc, asr #6
     ad8:	8f3c0305 	svchi	0x003c0305
     adc:	6b244001 	blvs	910ae8 <STACK_SIZE+0x110ae8>
     ae0:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
     ae4:	2500000a 	strcs	r0, [r0, #-10]
     ae8:	00000064 	andeq	r0, r0, r4, rrx
     aec:	55270014 	strpl	r0, [r7, #-20]!	; 0xffffffec
     af0:	01000002 	tsteq	r0, r2
     af4:	0ade01d0 	beq	ff78123c <IRQ_STACK_BASE+0xbb78123c>
     af8:	03050000 	movweq	r0, #20480	; 0x5000
     afc:	40018340 	andmi	r8, r1, r0, asr #6
     b00:	00051e28 	andeq	r1, r5, r8, lsr #28
     b04:	12220300 	eorne	r0, r2, #0, 6
     b08:	2900000b 	stmdbcs	r0, {r0, r1, r3}
     b0c:	00000088 	andeq	r0, r0, r8, lsl #1
     b10:	6828002a 	stmdavs	r8!, {r1, r3, r5}
     b14:	03000002 	movweq	r0, #2
     b18:	000b284d 	andeq	r2, fp, sp, asr #16
     b1c:	00482900 	subeq	r2, r8, r0, lsl #18
     b20:	48290000 	stmdami	r9!, {}	; <UNPREDICTABLE>
     b24:	00000000 	andeq	r0, r0, r0
     b28:	00033728 	andeq	r3, r3, r8, lsr #14
     b2c:	3e500300 	cdpcc	3, 5, cr0, cr0, cr0, {0}
     b30:	2900000b 	stmdbcs	r0, {r0, r1, r3}
     b34:	00000048 	andeq	r0, r0, r8, asr #32
     b38:	00004829 	andeq	r4, r0, r9, lsr #16
     b3c:	d8280000 	stmdale	r8!, {}	; <UNPREDICTABLE>
     b40:	02000001 	andeq	r0, r0, #1
     b44:	000b5913 	andeq	r5, fp, r3, lsl r9
     b48:	0b592900 	bleq	164af50 <STACK_SIZE+0xe4af50>
     b4c:	59290000 	stmdbpl	r9!, {}	; <UNPREDICTABLE>
     b50:	2900000b 	stmdbcs	r0, {r0, r1, r3}
     b54:	00000048 	andeq	r0, r0, r8, asr #32
     b58:	c3040500 	movwgt	r0, #17664	; 0x4500
     b5c:	2b000000 	blcs	b64 <ABORT_STACK_SIZE+0x764>
     b60:	00000559 	andeq	r0, r0, r9, asr r5
     b64:	00481402 	subeq	r1, r8, r2, lsl #8
     b68:	0b790000 	bleq	1e40b70 <STACK_SIZE+0x1640b70>
     b6c:	59290000 	stmdbpl	r9!, {}	; <UNPREDICTABLE>
     b70:	2900000b 	stmdbcs	r0, {r0, r1, r3}
     b74:	00000b59 	andeq	r0, r0, r9, asr fp
     b78:	014b2c00 	cmpeq	fp, r0, lsl #24
     b7c:	2c030000 	stccs	0, cr0, [r3], {-0}
     b80:	0000004f 	andeq	r0, r0, pc, asr #32
     b84:	0005372c 	andeq	r3, r5, ip, lsr #14
     b88:	4f2b0300 	svcmi	0x002b0300
     b8c:	2c000000 	stccs	0, cr0, [r0], {-0}
     b90:	00000111 	andeq	r0, r0, r1, lsl r1
     b94:	004f2a03 	subeq	r2, pc, r3, lsl #20
     b98:	612c0000 	teqvs	ip, r0
     b9c:	03000005 	movweq	r0, #5
     ba0:	00004f29 	andeq	r4, r0, r9, lsr #30
     ba4:	034a2d00 	movteq	r2, #44288	; 0xad00
     ba8:	b7040000 	strlt	r0, [r4, -r0]
     bac:	0001422d 	andeq	r4, r1, sp, lsr #4
     bb0:	28360300 	ldmdacs	r6!, {r8, r9}
     bb4:	000000cb 	andeq	r0, r0, fp, asr #1
     bb8:	0bc40e05 	bleq	ff1043d4 <IRQ_STACK_BASE+0xbb1043d4>
     bbc:	4f290000 	svcmi	0x00290000
     bc0:	00000000 	andeq	r0, r0, r0
     bc4:	0000f428 	andeq	pc, r0, r8, lsr #8
     bc8:	d5190300 	ldrle	r0, [r9, #-768]	; 0xfffffd00
     bcc:	2900000b 	stmdbcs	r0, {r0, r1, r3}
     bd0:	00000048 	andeq	r0, r0, r8, asr #32
     bd4:	00a22e00 	adceq	r2, r2, r0, lsl #28
     bd8:	18060000 	stmdane	r6, {}	; <UNPREDICTABLE>
     bdc:	00000093 	muleq	r0, r3, r0
     be0:	00000be6 	andeq	r0, r0, r6, ror #23
     be4:	ef2c002a 	svc	0x002c002a
     be8:	03000004 	movweq	r0, #4
     bec:	00004f34 	andeq	r4, r0, r4, lsr pc
     bf0:	01f72800 	mvnseq	r2, r0, lsl #16
     bf4:	35030000 	strcc	r0, [r3, #-0]
     bf8:	00000c02 	andeq	r0, r0, r2, lsl #24
     bfc:	00004f29 	andeq	r4, r0, r9, lsr #30
     c00:	36280000 	strtcc	r0, [r8], -r0
     c04:	04000001 	streq	r0, [r0], #-1
     c08:	000c13ad 	andeq	r1, ip, sp, lsr #7
     c0c:	004f2900 	subeq	r2, pc, r0, lsl #18
     c10:	2d000000 	stccs	0, cr0, [r0, #-0]
     c14:	0000000f 	andeq	r0, r0, pc
     c18:	a0003303 	andge	r3, r0, r3, lsl #6
     c1c:	0400001c 	streq	r0, [r0], #-28	; 0xffffffe4
     c20:	0002ac00 	andeq	sl, r2, r0, lsl #24
     c24:	85010400 	strhi	r0, [r1, #-1024]	; 0xfffffc00
     c28:	01000003 	tsteq	r0, r3
     c2c:	0000079b 	muleq	r0, fp, r7
     c30:	000004a2 	andeq	r0, r0, r2, lsr #9
     c34:	400009ec 	andmi	r0, r0, ip, ror #19
     c38:	0000241c 	andeq	r2, r0, ip, lsl r4
     c3c:	00000184 	andeq	r0, r0, r4, lsl #3
     c40:	00084802 	andeq	r4, r8, r2, lsl #16
     c44:	01500100 	cmpeq	r0, r0, lsl #2
     c48:	0000003c 	andeq	r0, r0, ip, lsr r0
     c4c:	00617003 	rsbeq	r7, r1, r3
     c50:	003c5001 	eorseq	r5, ip, r1
     c54:	04000000 	streq	r0, [r0], #-0
     c58:	02220704 	eoreq	r0, r2, #4, 14	; 0x100000
     c5c:	ce020000 	cdpgt	0, 0, cr0, cr2, cr0, {0}
     c60:	01000006 	tsteq	r0, r6
     c64:	005a0164 	subseq	r0, sl, r4, ror #2
     c68:	70030000 	andvc	r0, r3, r0
     c6c:	64010061 	strvs	r0, [r1], #-97	; 0xffffff9f
     c70:	0000003c 	andeq	r0, r0, ip, lsr r0
     c74:	06300200 	ldrteq	r0, [r0], -r0, lsl #4
     c78:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
     c7c:	00007101 	andeq	r7, r0, r1, lsl #2
     c80:	61700300 	cmnvs	r0, r0, lsl #6
     c84:	3c7e0100 	ldfcce	f0, [lr], #-0
     c88:	00000000 	andeq	r0, r0, r0
     c8c:	0008b102 	andeq	fp, r8, r2, lsl #2
     c90:	01910100 	orrseq	r0, r1, r0, lsl #2
     c94:	000000c9 	andeq	r0, r0, r9, asr #1
     c98:	0006ad05 	andeq	sl, r6, r5, lsl #26
     c9c:	3c910100 	ldfccs	f0, [r1], {0}
     ca0:	05000000 	streq	r0, [r0, #-0]
     ca4:	000006f3 	strdeq	r0, [r0], -r3
     ca8:	003c9101 	eorseq	r9, ip, r1, lsl #2
     cac:	18050000 	stmdane	r5, {}	; <UNPREDICTABLE>
     cb0:	01000008 	tsteq	r0, r8
     cb4:	00003c91 	muleq	r0, r1, ip
     cb8:	06ee0500 	strbteq	r0, [lr], r0, lsl #10
     cbc:	91010000 	mrsls	r0, (UNDEF: 1)
     cc0:	0000003c 	andeq	r0, r0, ip, lsr r0
     cc4:	01006906 	tsteq	r0, r6, lsl #18
     cc8:	0000c993 	muleq	r0, r3, r9
     ccc:	54700600 	ldrbtpl	r0, [r0], #-1536	; 0xfffffa00
     cd0:	94010054 	strls	r0, [r1], #-84	; 0xffffffac
     cd4:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     cd8:	00062607 	andeq	r2, r6, r7, lsl #12
     cdc:	3c950100 	ldfccs	f0, [r5], {0}
     ce0:	00000000 	andeq	r0, r0, r0
     ce4:	69050408 	stmdbvs	r5, {r3, sl}
     ce8:	0900746e 	stmdbeq	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
     cec:	00003c04 	andeq	r3, r0, r4, lsl #24
     cf0:	08840a00 	stmeq	r4, {r9, fp}
     cf4:	77010000 	strvc	r0, [r1, -r0]
     cf8:	090e0201 	stmdbeq	lr, {r0, r9}
     cfc:	a2010000 	andge	r0, r1, #0
     d00:	00013601 	andeq	r3, r1, r1, lsl #12
     d04:	06ad0500 	strteq	r0, [sp], r0, lsl #10
     d08:	a2010000 	andge	r0, r1, #0
     d0c:	0000003c 	andeq	r0, r0, ip, lsr r0
     d10:	0006f305 	andeq	pc, r6, r5, lsl #6
     d14:	3ca20100 	stfccs	f0, [r2]
     d18:	05000000 	streq	r0, [r0, #-0]
     d1c:	00000818 	andeq	r0, r0, r8, lsl r8
     d20:	003ca201 	eorseq	sl, ip, r1, lsl #4
     d24:	ee050000 	cdp	0, 0, cr0, cr5, cr0, {0}
     d28:	01000006 	tsteq	r0, r6
     d2c:	00003ca2 	andeq	r3, r0, r2, lsr #25
     d30:	00690600 	rsbeq	r0, r9, r0, lsl #12
     d34:	00c9a401 	sbceq	sl, r9, r1, lsl #8
     d38:	70060000 	andvc	r0, r6, r0
     d3c:	01005454 	tsteq	r0, r4, asr r4
     d40:	0000d0a5 	andeq	sp, r0, r5, lsr #1
     d44:	06260700 	strteq	r0, [r6], -r0, lsl #14
     d48:	a6010000 	strge	r0, [r1], -r0
     d4c:	0000003c 	andeq	r0, r0, ip, lsr r0
     d50:	07820b00 	streq	r0, [r2, r0, lsl #22]
     d54:	a9010000 	stmdbge	r1, {}	; <UNPREDICTABLE>
     d58:	0009ec01 	andeq	lr, r9, r1, lsl #24
     d5c:	00084840 	andeq	r4, r8, r0, asr #16
     d60:	659c0100 	ldrvs	r0, [ip, #256]	; 0x100
     d64:	0c000006 	stceq	0, cr0, [r0], {6}
     d68:	00000071 	andeq	r0, r0, r1, ror r0
     d6c:	40000a00 	andmi	r0, r0, r0, lsl #20
     d70:	00000000 	andeq	r0, r0, r0
     d74:	9b01ab01 	blls	6b980 <IRQ_STACK_SIZE+0x63980>
     d78:	0d000001 	stceq	0, cr0, [r0, #-4]
     d7c:	0000009e 	muleq	r0, lr, r0
     d80:	930e0c22 	movwls	r0, #60450	; 0xec22
     d84:	00000000 	andeq	r0, r0, r0
     d88:	0000880f 	andeq	r8, r0, pc, lsl #16
     d8c:	dfffff00 	svcle	0x00ffff00
     d90:	007d0e0c 	rsbseq	r0, sp, ip, lsl #28
     d94:	10000000 	andne	r0, r0, r0
     d98:	00000000 	andeq	r0, r0, r0
     d9c:	0000a911 	andeq	sl, r0, r1, lsl r9
     da0:	00055f00 	andeq	r5, r5, r0, lsl #30
     da4:	00b21100 	adcseq	r1, r2, r0, lsl #2
     da8:	05ae0000 	streq	r0, [lr, #0]!
     dac:	bd120000 	ldclt	0, cr0, [r2, #-0]
     db0:	cd000000 	stcgt	0, cr0, [r0, #-0]
     db4:	71130000 	tstvc	r3, r0
     db8:	ec000000 	stc	0, cr0, [r0], {-0}
     dbc:	ec40000a 	mcrr	0, 0, r0, r0, cr10
     dc0:	01000000 	mrseq	r0, (UNDEF: 0)
     dc4:	01e501ac 	mvneq	r0, ip, lsr #3
     dc8:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     dcc:	14000000 	strne	r0, [r0], #-0
     dd0:	00000093 	muleq	r0, r3, r0
     dd4:	00008814 	andeq	r8, r0, r4, lsl r8
     dd8:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     ddc:	ec150000 	ldc	0, cr0, [r5], {-0}
     de0:	ec40000a 	mcrr	0, 0, r0, r0, cr10
     de4:	11000000 	mrsne	r0, (UNDEF: 0)
     de8:	000000a9 	andeq	r0, r0, r9, lsr #1
     dec:	000005e9 	andeq	r0, r0, r9, ror #11
     df0:	0000b211 	andeq	fp, r0, r1, lsl r2
     df4:	00062c00 	andeq	r2, r6, r0, lsl #24
     df8:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     dfc:	00000000 	andeq	r0, r0, r0
     e00:	0000710c 	andeq	r7, r0, ip, lsl #2
     e04:	000bd800 	andeq	sp, fp, r0, lsl #16
     e08:	00001840 	andeq	r1, r0, r0, asr #16
     e0c:	01ad0100 			; <UNDEFINED> instruction: 0x01ad0100
     e10:	0000022b 	andeq	r0, r0, fp, lsr #4
     e14:	00009e14 	andeq	r9, r0, r4, lsl lr
     e18:	00931400 	addseq	r1, r3, r0, lsl #8
     e1c:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     e20:	14000000 	strne	r0, [r0], #-0
     e24:	0000007d 	andeq	r0, r0, sp, ror r0
     e28:	00001810 	andeq	r1, r0, r0, lsl r8
     e2c:	00a91100 	adceq	r1, r9, r0, lsl #2
     e30:	06800000 	streq	r0, [r0], r0
     e34:	b2110000 	andslt	r0, r1, #0
     e38:	c3000000 	movwgt	r0, #0
     e3c:	16000006 	strne	r0, [r0], -r6
     e40:	000000bd 	strheq	r0, [r0], -sp
     e44:	710c0000 	mrsvc	r0, (UNDEF: 12)
     e48:	d4000000 	strle	r0, [r0], #-0
     e4c:	3840000c 	stmdacc	r0, {r2, r3}^
     e50:	01000000 	mrseq	r0, (UNDEF: 0)
     e54:	027101ae 	rsbseq	r0, r1, #-2147483605	; 0x8000002b
     e58:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     e5c:	14000000 	strne	r0, [r0], #-0
     e60:	00000093 	muleq	r0, r3, r0
     e64:	00008814 	andeq	r8, r0, r4, lsl r8
     e68:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     e6c:	38100000 	ldmdacc	r0, {}	; <UNPREDICTABLE>
     e70:	11000000 	mrsne	r0, (UNDEF: 0)
     e74:	000000a9 	andeq	r0, r0, r9, lsr #1
     e78:	000006f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e7c:	0000b211 	andeq	fp, r0, r1, lsl r2
     e80:	00071b00 	andeq	r1, r7, r0, lsl #22
     e84:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     e88:	00000000 	andeq	r0, r0, r0
     e8c:	00007113 	andeq	r7, r0, r3, lsl r1
     e90:	000d0400 	andeq	r0, sp, r0, lsl #8
     e94:	00002040 	andeq	r2, r0, r0, asr #32
     e98:	01af0100 			; <UNDEFINED> instruction: 0x01af0100
     e9c:	000002bb 			; <UNDEFINED> instruction: 0x000002bb
     ea0:	00009e14 	andeq	r9, r0, r4, lsl lr
     ea4:	00931400 	addseq	r1, r3, r0, lsl #8
     ea8:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     eac:	14000000 	strne	r0, [r0], #-0
     eb0:	0000007d 	andeq	r0, r0, sp, ror r0
     eb4:	000d0415 	andeq	r0, sp, r5, lsl r4
     eb8:	00002040 	andeq	r2, r0, r0, asr #32
     ebc:	00a91100 	adceq	r1, r9, r0, lsl #2
     ec0:	072e0000 	streq	r0, [lr, -r0]!
     ec4:	b2170000 	andslt	r0, r7, #0
     ec8:	04000000 	streq	r0, [r0], #-0
     ecc:	16440011 			; <UNDEFINED> instruction: 0x16440011
     ed0:	000000bd 	strheq	r0, [r0], -sp
     ed4:	71130000 	tstvc	r3, r0
     ed8:	24000000 	strcs	r0, [r0], #-0
     edc:	ec40000d 	mcrr	0, 0, r0, r0, cr13
     ee0:	01000000 	mrseq	r0, (UNDEF: 0)
     ee4:	030501b2 	movweq	r0, #20914	; 0x51b2
     ee8:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     eec:	14000000 	strne	r0, [r0], #-0
     ef0:	00000093 	muleq	r0, r3, r0
     ef4:	00008814 	andeq	r8, r0, r4, lsl r8
     ef8:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     efc:	24150000 	ldrcs	r0, [r5], #-0
     f00:	ec40000d 	mcrr	0, 0, r0, r0, cr13
     f04:	11000000 	mrsne	r0, (UNDEF: 0)
     f08:	000000a9 	andeq	r0, r0, r9, lsr #1
     f0c:	0000074e 	andeq	r0, r0, lr, asr #14
     f10:	0000b211 	andeq	fp, r0, r1, lsl r2
     f14:	00079d00 	andeq	r9, r7, r0, lsl #26
     f18:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     f1c:	00000000 	andeq	r0, r0, r0
     f20:	0000710c 	andeq	r7, r0, ip, lsl #2
     f24:	000e1000 	andeq	r1, lr, r0
     f28:	00005840 	andeq	r5, r0, r0, asr #16
     f2c:	01be0100 			; <UNDEFINED> instruction: 0x01be0100
     f30:	0000034b 	andeq	r0, r0, fp, asr #6
     f34:	00009e14 	andeq	r9, r0, r4, lsl lr
     f38:	00931400 	addseq	r1, r3, r0, lsl #8
     f3c:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     f40:	14000000 	strne	r0, [r0], #-0
     f44:	0000007d 	andeq	r0, r0, sp, ror r0
     f48:	00005810 	andeq	r5, r0, r0, lsl r8
     f4c:	00a91100 	adceq	r1, r9, r0, lsl #2
     f50:	080e0000 	stmdaeq	lr, {}	; <UNPREDICTABLE>
     f54:	b2110000 	andslt	r0, r1, #0
     f58:	52000000 	andpl	r0, r0, #0
     f5c:	16000008 	strne	r0, [r0], -r8
     f60:	000000bd 	strheq	r0, [r0], -sp
     f64:	710c0000 	mrsvc	r0, (UNDEF: 12)
     f68:	14000000 	strne	r0, [r0], #-0
     f6c:	b040000e 	sublt	r0, r0, lr
     f70:	01000000 	mrseq	r0, (UNDEF: 0)
     f74:	039101b5 	orrseq	r0, r1, #1073741869	; 0x4000002d
     f78:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     f7c:	14000000 	strne	r0, [r0], #-0
     f80:	00000093 	muleq	r0, r3, r0
     f84:	00008814 	andeq	r8, r0, r4, lsl r8
     f88:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     f8c:	b0100000 	andslt	r0, r0, r0
     f90:	11000000 	mrsne	r0, (UNDEF: 0)
     f94:	000000a9 	andeq	r0, r0, r9, lsr #1
     f98:	0000089a 	muleq	r0, sl, r8
     f9c:	0000b211 	andeq	fp, r0, r1, lsl r2
     fa0:	0008d200 	andeq	sp, r8, r0, lsl #4
     fa4:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     fa8:	00000000 	andeq	r0, r0, r0
     fac:	0000710c 	andeq	r7, r0, ip, lsl #2
     fb0:	000e3400 	andeq	r3, lr, r0, lsl #8
     fb4:	0000f840 	andeq	pc, r0, r0, asr #16
     fb8:	01b60100 			; <UNDEFINED> instruction: 0x01b60100
     fbc:	000003d7 	ldrdeq	r0, [r0], -r7
     fc0:	00009e14 	andeq	r9, r0, r4, lsl lr
     fc4:	00931400 	addseq	r1, r3, r0, lsl #8
     fc8:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     fcc:	14000000 	strne	r0, [r0], #-0
     fd0:	0000007d 	andeq	r0, r0, sp, ror r0
     fd4:	0000f810 	andeq	pc, r0, r0, lsl r8	; <UNPREDICTABLE>
     fd8:	00a91100 	adceq	r1, r9, r0, lsl #2
     fdc:	091a0000 	ldmdbeq	sl, {}	; <UNPREDICTABLE>
     fe0:	b2110000 	andslt	r0, r1, #0
     fe4:	3a000000 	bcc	fec <ABORT_STACK_SIZE+0xbec>
     fe8:	16000009 	strne	r0, [r0], -r9
     fec:	000000bd 	strheq	r0, [r0], -sp
     ff0:	710c0000 	mrsvc	r0, (UNDEF: 12)
     ff4:	44000000 	strmi	r0, [r0], #-0
     ff8:	3840000e 	stmdacc	r0, {r1, r2, r3}^
     ffc:	01000001 	tsteq	r0, r1
    1000:	041d01b7 	ldreq	r0, [sp], #-439	; 0xfffffe49
    1004:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1008:	14000000 	strne	r0, [r0], #-0
    100c:	00000093 	muleq	r0, r3, r0
    1010:	00008814 	andeq	r8, r0, r4, lsl r8
    1014:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1018:	38100000 	ldmdacc	r0, {}	; <UNPREDICTABLE>
    101c:	11000001 	tstne	r0, r1
    1020:	000000a9 	andeq	r0, r0, r9, lsr #1
    1024:	00000962 	andeq	r0, r0, r2, ror #18
    1028:	0000b211 	andeq	fp, r0, r1, lsl r2
    102c:	00098e00 	andeq	r8, r9, r0, lsl #28
    1030:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1034:	00000000 	andeq	r0, r0, r0
    1038:	0000710c 	andeq	r7, r0, ip, lsl #2
    103c:	000e6400 	andeq	r6, lr, r0, lsl #8
    1040:	00018040 	andeq	r8, r1, r0, asr #32
    1044:	01b80100 			; <UNDEFINED> instruction: 0x01b80100
    1048:	00000463 	andeq	r0, r0, r3, ror #8
    104c:	00009e14 	andeq	r9, r0, r4, lsl lr
    1050:	00931400 	addseq	r1, r3, r0, lsl #8
    1054:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1058:	14000000 	strne	r0, [r0], #-0
    105c:	0000007d 	andeq	r0, r0, sp, ror r0
    1060:	00018010 	andeq	r8, r1, r0, lsl r0
    1064:	00a91100 	adceq	r1, r9, r0, lsl #2
    1068:	09c60000 	stmibeq	r6, {}^	; <UNPREDICTABLE>
    106c:	b2110000 	andslt	r0, r1, #0
    1070:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    1074:	16000009 	strne	r0, [r0], -r9
    1078:	000000bd 	strheq	r0, [r0], -sp
    107c:	710c0000 	mrsvc	r0, (UNDEF: 12)
    1080:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    1084:	c840000e 	stmdagt	r0, {r1, r2, r3}^
    1088:	01000001 	tsteq	r0, r1
    108c:	04a901b9 	strteq	r0, [r9], #441	; 0x1b9
    1090:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1094:	14000000 	strne	r0, [r0], #-0
    1098:	00000093 	muleq	r0, r3, r0
    109c:	00008814 	andeq	r8, r0, r4, lsl r8
    10a0:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    10a4:	c8100000 	ldmdagt	r0, {}	; <UNPREDICTABLE>
    10a8:	11000001 	tstne	r0, r1
    10ac:	000000a9 	andeq	r0, r0, r9, lsr #1
    10b0:	00000a36 	andeq	r0, r0, r6, lsr sl
    10b4:	0000b211 	andeq	fp, r0, r1, lsl r2
    10b8:	000a6e00 	andeq	r6, sl, r0, lsl #28
    10bc:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    10c0:	00000000 	andeq	r0, r0, r0
    10c4:	0000710c 	andeq	r7, r0, ip, lsl #2
    10c8:	000e8c00 	andeq	r8, lr, r0, lsl #24
    10cc:	00021840 	andeq	r1, r2, r0, asr #16
    10d0:	01ba0100 			; <UNDEFINED> instruction: 0x01ba0100
    10d4:	000004ef 	andeq	r0, r0, pc, ror #9
    10d8:	00009e14 	andeq	r9, r0, r4, lsl lr
    10dc:	00931400 	addseq	r1, r3, r0, lsl #8
    10e0:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    10e4:	14000000 	strne	r0, [r0], #-0
    10e8:	0000007d 	andeq	r0, r0, sp, ror r0
    10ec:	00021810 	andeq	r1, r2, r0, lsl r8
    10f0:	00a91100 	adceq	r1, r9, r0, lsl #2
    10f4:	0aa60000 	beq	fe9810fc <IRQ_STACK_BASE+0xba9810fc>
    10f8:	b2110000 	andslt	r0, r1, #0
    10fc:	ea000000 	b	1104 <ABORT_STACK_SIZE+0xd04>
    1100:	1600000a 	strne	r0, [r0], -sl
    1104:	000000bd 	strheq	r0, [r0], -sp
    1108:	710c0000 	mrsvc	r0, (UNDEF: 12)
    110c:	cc000000 	stcgt	0, cr0, [r0], {-0}
    1110:	7040000e 	subvc	r0, r0, lr
    1114:	01000002 	tsteq	r0, r2
    1118:	053201bb 	ldreq	r0, [r2, #-443]!	; 0xfffffe45
    111c:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1120:	14000000 	strne	r0, [r0], #-0
    1124:	00000093 	muleq	r0, r3, r0
    1128:	00008814 	andeq	r8, r0, r4, lsl r8
    112c:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1130:	70100000 	andsvc	r0, r0, r0
    1134:	12000002 	andne	r0, r0, #2
    1138:	000000a9 	andeq	r0, r0, r9, lsr #1
    113c:	00b21704 	adcseq	r1, r2, r4, lsl #14
    1140:	13300000 	teqne	r0, #0
    1144:	bd164400 	cfldrslt	mvf4, [r6, #-0]
    1148:	00000000 	andeq	r0, r0, r0
    114c:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    1150:	0efc0000 	cdpeq	0, 15, cr0, cr12, cr0, {0}
    1154:	02d84000 	sbcseq	r4, r8, #0
    1158:	bc010000 	stclt	0, cr0, [r1], {-0}
    115c:	00057801 	andeq	r7, r5, r1, lsl #16
    1160:	009e1400 	addseq	r1, lr, r0, lsl #8
    1164:	93140000 	tstls	r4, #0
    1168:	14000000 	strne	r0, [r0], #-0
    116c:	00000088 	andeq	r0, r0, r8, lsl #1
    1170:	00007d14 	andeq	r7, r0, r4, lsl sp
    1174:	02d81000 	sbcseq	r1, r8, #0
    1178:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    117c:	32000000 	andcc	r0, r0, #0
    1180:	1100000b 	tstne	r0, fp
    1184:	000000b2 	strheq	r0, [r0], -r2
    1188:	00000b6a 	andeq	r0, r0, sl, ror #22
    118c:	0000bd16 	andeq	fp, r0, r6, lsl sp
    1190:	0c000000 	stceq	0, cr0, [r0], {-0}
    1194:	00000071 	andeq	r0, r0, r1, ror r0
    1198:	40000f84 	andmi	r0, r0, r4, lsl #31
    119c:	00000338 	andeq	r0, r0, r8, lsr r3
    11a0:	be01bd01 	cdplt	13, 0, cr11, cr1, cr1, {0}
    11a4:	14000005 	strne	r0, [r0], #-5
    11a8:	0000009e 	muleq	r0, lr, r0
    11ac:	00009314 	andeq	r9, r0, r4, lsl r3
    11b0:	00881400 	addeq	r1, r8, r0, lsl #8
    11b4:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    11b8:	10000000 	andne	r0, r0, r0
    11bc:	00000338 	andeq	r0, r0, r8, lsr r3
    11c0:	0000a911 	andeq	sl, r0, r1, lsl r9
    11c4:	000ba200 	andeq	sl, fp, r0, lsl #4
    11c8:	00b21100 	adcseq	r1, r2, r0, lsl #2
    11cc:	0be60000 	bleq	ff9811d4 <IRQ_STACK_BASE+0xbb9811d4>
    11d0:	bd160000 	ldclt	0, cr0, [r6, #-0]
    11d4:	00000000 	andeq	r0, r0, r0
    11d8:	00711300 	rsbseq	r1, r1, r0, lsl #6
    11dc:	101c0000 	andsne	r0, ip, r0
    11e0:	01144000 	tsteq	r4, r0
    11e4:	c0010000 	andgt	r0, r1, r0
    11e8:	00060801 	andeq	r0, r6, r1, lsl #16
    11ec:	009e1400 	addseq	r1, lr, r0, lsl #8
    11f0:	93140000 	tstls	r4, #0
    11f4:	14000000 	strne	r0, [r0], #-0
    11f8:	00000088 	andeq	r0, r0, r8, lsl #1
    11fc:	00007d14 	andeq	r7, r0, r4, lsl sp
    1200:	101c1500 	andsne	r1, ip, r0, lsl #10
    1204:	01144000 	tsteq	r4, r0
    1208:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    120c:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    1210:	1100000c 	tstne	r0, ip
    1214:	000000b2 	strheq	r0, [r0], -r2
    1218:	00000c7d 	andeq	r0, r0, sp, ror ip
    121c:	0000bd16 	andeq	fp, r0, r6, lsl sp
    1220:	13000000 	movwne	r0, #0
    1224:	00000071 	andeq	r0, r0, r1, ror r0
    1228:	40001130 	andmi	r1, r0, r0, lsr r1
    122c:	000000e4 	andeq	r0, r0, r4, ror #1
    1230:	5201c101 	andpl	ip, r1, #1073741824	; 0x40000000
    1234:	14000006 	strne	r0, [r0], #-6
    1238:	0000009e 	muleq	r0, lr, r0
    123c:	00009314 	andeq	r9, r0, r4, lsl r3
    1240:	00881400 	addeq	r1, r8, r0, lsl #8
    1244:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1248:	15000000 	strne	r0, [r0, #-0]
    124c:	40001130 	andmi	r1, r0, r0, lsr r1
    1250:	000000e4 	andeq	r0, r0, r4, ror #1
    1254:	0000a911 	andeq	sl, r0, r1, lsl r9
    1258:	000cee00 	andeq	lr, ip, r0, lsl #28
    125c:	00b21100 	adcseq	r1, r2, r0, lsl #2
    1260:	0d310000 	ldceq	0, cr0, [r1, #-0]
    1264:	bd160000 	ldclt	0, cr0, [r6, #-0]
    1268:	00000000 	andeq	r0, r0, r0
    126c:	12201800 	eorne	r1, r0, #0, 16
    1270:	1b9b4000 	blne	fe6d1278 <IRQ_STACK_BASE+0xba6d1278>
    1274:	34190000 	ldrcc	r0, [r9], #-0
    1278:	ac400012 	mcrrge	0, 1, r0, r0, cr2
    127c:	0000001b 	andeq	r0, r0, fp, lsl r0
    1280:	0005e81a 	andeq	lr, r5, sl, lsl r8
    1284:	3c060100 	stfccs	f0, [r6], {-0}
    1288:	01000000 	mrseq	r0, (UNDEF: 0)
    128c:	00000694 	muleq	r0, r4, r6
    1290:	00617603 	rsbeq	r7, r1, r3, lsl #12
    1294:	003c0601 	eorseq	r0, ip, r1, lsl #12
    1298:	06050000 	streq	r0, [r5], -r0
    129c:	0100000d 	tsteq	r0, sp
    12a0:	0000c906 	andeq	ip, r0, r6, lsl #18
    12a4:	00720600 	rsbseq	r0, r2, r0, lsl #12
    12a8:	003c0801 	eorseq	r0, ip, r1, lsl #16
    12ac:	1b000000 	blne	12b4 <ABORT_STACK_SIZE+0xeb4>
    12b0:	00000665 	andeq	r0, r0, r5, ror #12
    12b4:	40001234 	andmi	r1, r0, r4, lsr r2
    12b8:	00000080 	andeq	r0, r0, r0, lsl #1
    12bc:	06e79c01 	strbteq	r9, [r7], r1, lsl #24
    12c0:	751c0000 	ldrvc	r0, [ip, #-0]
    12c4:	5e000006 	cdppl	0, 0, cr0, cr0, cr6, {0}
    12c8:	1c00000d 	stcne	0, cr0, [r0], {13}
    12cc:	0000067f 	andeq	r0, r0, pc, ror r6
    12d0:	00000de2 	andeq	r0, r0, r2, ror #27
    12d4:	00068a11 	andeq	r8, r6, r1, lsl sl
    12d8:	000e5900 	andeq	r5, lr, r0, lsl #18
    12dc:	12641800 	rsbne	r1, r4, #0, 16
    12e0:	1bbd4000 	blne	fef512e8 <IRQ_STACK_BASE+0xbaf512e8>
    12e4:	80180000 	andshi	r0, r8, r0
    12e8:	d2400012 	suble	r0, r0, #18
    12ec:	1800001b 	stmdane	r0, {r0, r1, r3, r4}
    12f0:	400012a0 	andmi	r1, r0, r0, lsr #5
    12f4:	00001be7 	andeq	r1, r0, r7, ror #23
    12f8:	0012a818 	andseq	sl, r2, r8, lsl r8
    12fc:	001bfc40 	andseq	pc, fp, r0, asr #24
    1300:	e11d0000 	tst	sp, r0
    1304:	01000008 	tsteq	r0, r8
    1308:	0012b416 	andseq	fp, r2, r6, lsl r4
    130c:	00008840 	andeq	r8, r0, r0, asr #16
    1310:	919c0100 	orrsls	r0, ip, r0, lsl #2
    1314:	1e000007 	cdpne	0, 0, cr0, cr0, cr7, {0}
    1318:	01006176 	tsteq	r0, r6, ror r1
    131c:	00003c16 	andeq	r3, r0, r6, lsl ip
    1320:	000ec900 	andeq	ip, lr, r0, lsl #18
    1324:	0d061f00 	stceq	15, cr1, [r6, #-0]
    1328:	16010000 	strne	r0, [r1], -r0
    132c:	000000c9 	andeq	r0, r0, r9, asr #1
    1330:	00000f4d 	andeq	r0, r0, sp, asr #30
    1334:	01007206 	tsteq	r0, r6, lsl #4
    1338:	00003c18 	andeq	r3, r0, r8, lsl ip
    133c:	06652000 	strbteq	r2, [r5], -r0
    1340:	12c40000 	sbcne	r0, r4, #0
    1344:	03704000 	cmneq	r0, #0
    1348:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    134c:	0000077b 	andeq	r0, r0, fp, ror r7
    1350:	00067f1c 	andeq	r7, r6, ip, lsl pc
    1354:	000fc400 	andeq	ip, pc, r0, lsl #8
    1358:	06751c00 	ldrbteq	r1, [r5], -r0, lsl #24
    135c:	103b0000 	eorsne	r0, fp, r0
    1360:	70100000 	andsvc	r0, r0, r0
    1364:	11000003 	tstne	r0, r3
    1368:	0000068a 	andeq	r0, r0, sl, lsl #13
    136c:	000010bf 	strheq	r1, [r0], -pc	; <UNPREDICTABLE>
    1370:	0012e418 	andseq	lr, r2, r8, lsl r4
    1374:	001bbd40 	andseq	fp, fp, r0, asr #26
    1378:	13201800 	teqne	r0, #0, 16
    137c:	1bd24000 	blne	ff491384 <IRQ_STACK_BASE+0xbb491384>
    1380:	28180000 	ldmdacs	r8, {}	; <UNPREDICTABLE>
    1384:	fc400013 	mcrr2	0, 1, r0, r0, cr3
    1388:	1800001b 	stmdane	r0, {r0, r1, r3, r4}
    138c:	40001330 	andmi	r1, r0, r0, lsr r3
    1390:	00001be7 	andeq	r1, r0, r7, ror #23
    1394:	25210000 	strcs	r0, [r1, #-0]!
    1398:	00000000 	andeq	r0, r0, r0
    139c:	1c400013 	mcrrne	0, 1, r0, r0, cr3
    13a0:	01000000 	mrseq	r0, (UNDEF: 0)
    13a4:	0031141b 	eorseq	r1, r1, fp, lsl r4
    13a8:	00000000 	andeq	r0, r0, r0
    13ac:	0009531d 	andeq	r5, r9, sp, lsl r3
    13b0:	3c1e0100 	ldfccs	f0, [lr], {-0}
    13b4:	88400013 	stmdahi	r0, {r0, r1, r4}^
    13b8:	01000000 	mrseq	r0, (UNDEF: 0)
    13bc:	00083b9c 	muleq	r8, ip, fp
    13c0:	61761e00 	cmnvs	r6, r0, lsl #28
    13c4:	3c1e0100 	ldfccs	f0, [lr], {-0}
    13c8:	2f000000 	svccs	0x00000000
    13cc:	1f000011 	svcne	0x00000011
    13d0:	00000d06 	andeq	r0, r0, r6, lsl #26
    13d4:	00c91e01 	sbceq	r1, r9, r1, lsl #28
    13d8:	11b30000 			; <UNDEFINED> instruction: 0x11b30000
    13dc:	72060000 	andvc	r0, r6, #0
    13e0:	3c200100 	stfccs	f0, [r0], #-0
    13e4:	20000000 	andcs	r0, r0, r0
    13e8:	00000665 	andeq	r0, r0, r5, ror #12
    13ec:	4000134c 	andmi	r1, r0, ip, asr #6
    13f0:	00000388 	andeq	r0, r0, r8, lsl #7
    13f4:	08252001 	stmdaeq	r5!, {r0, sp}
    13f8:	7f1c0000 	svcvc	0x001c0000
    13fc:	2a000006 	bcs	141c <ABORT_STACK_SIZE+0x101c>
    1400:	1c000012 	stcne	0, cr0, [r0], {18}
    1404:	00000675 	andeq	r0, r0, r5, ror r6
    1408:	000012a1 	andeq	r1, r0, r1, lsr #5
    140c:	00038810 	andeq	r8, r3, r0, lsl r8
    1410:	068a1100 	streq	r1, [sl], r0, lsl #2
    1414:	13250000 	teqne	r5, #0
    1418:	6c180000 	ldcvs	0, cr0, [r8], {-0}
    141c:	bd400013 	stcllt	0, cr0, [r0, #-76]	; 0xffffffb4
    1420:	1800001b 	stmdane	r0, {r0, r1, r3, r4}
    1424:	400013a8 	andmi	r1, r0, r8, lsr #7
    1428:	00001bd2 	ldrdeq	r1, [r0], -r2
    142c:	0013b018 	andseq	fp, r3, r8, lsl r0
    1430:	001bfc40 	andseq	pc, fp, r0, asr #24
    1434:	13b81800 			; <UNDEFINED> instruction: 0x13b81800
    1438:	1be74000 	blne	ff9d1440 <IRQ_STACK_BASE+0xbb9d1440>
    143c:	00000000 	andeq	r0, r0, r0
    1440:	00004321 	andeq	r4, r0, r1, lsr #6
    1444:	00138800 	andseq	r8, r3, r0, lsl #16
    1448:	00001c40 	andeq	r1, r0, r0, asr #24
    144c:	14230100 	strtne	r0, [r3], #-256	; 0xffffff00
    1450:	0000004f 	andeq	r0, r0, pc, asr #32
    1454:	111d0000 	tstne	sp, r0
    1458:	01000007 	tsteq	r0, r7
    145c:	0013c426 	andseq	ip, r3, r6, lsr #8
    1460:	00008840 	andeq	r8, r0, r0, asr #16
    1464:	e59c0100 	ldr	r0, [ip, #256]	; 0x100
    1468:	1e000008 	cdpne	0, 0, cr0, cr0, cr8, {0}
    146c:	01006176 	tsteq	r0, r6, ror r1
    1470:	00003c26 	andeq	r3, r0, r6, lsr #24
    1474:	00139500 	andseq	r9, r3, r0, lsl #10
    1478:	0d061f00 	stceq	15, cr1, [r6, #-0]
    147c:	26010000 	strcs	r0, [r1], -r0
    1480:	000000c9 	andeq	r0, r0, r9, asr #1
    1484:	00001419 	andeq	r1, r0, r9, lsl r4
    1488:	01007206 	tsteq	r0, r6, lsl #4
    148c:	00003c28 	andeq	r3, r0, r8, lsr #24
    1490:	06652000 	strbteq	r2, [r5], -r0
    1494:	13d40000 	bicsne	r0, r4, #0
    1498:	03a04000 	moveq	r4, #0
    149c:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    14a0:	000008cf 	andeq	r0, r0, pc, asr #17
    14a4:	00067f1c 	andeq	r7, r6, ip, lsl pc
    14a8:	00149000 	andseq	r9, r4, r0
    14ac:	06751c00 	ldrbteq	r1, [r5], -r0, lsl #24
    14b0:	15070000 	strne	r0, [r7, #-0]
    14b4:	a0100000 	andsge	r0, r0, r0
    14b8:	11000003 	tstne	r0, r3
    14bc:	0000068a 	andeq	r0, r0, sl, lsl #13
    14c0:	0000158b 	andeq	r1, r0, fp, lsl #11
    14c4:	0013f418 	andseq	pc, r3, r8, lsl r4	; <UNPREDICTABLE>
    14c8:	001bbd40 	andseq	fp, fp, r0, asr #26
    14cc:	14301800 	ldrtne	r1, [r0], #-2048	; 0xfffff800
    14d0:	1bd24000 	blne	ff4914d8 <IRQ_STACK_BASE+0xbb4914d8>
    14d4:	38180000 	ldmdacc	r8, {}	; <UNPREDICTABLE>
    14d8:	fc400014 	mcrr2	0, 1, r0, r0, cr4
    14dc:	1800001b 	stmdane	r0, {r0, r1, r3, r4}
    14e0:	40001440 	andmi	r1, r0, r0, asr #8
    14e4:	00001be7 	andeq	r1, r0, r7, ror #23
    14e8:	5a210000 	bpl	8414f0 <STACK_SIZE+0x414f0>
    14ec:	10000000 	andne	r0, r0, r0
    14f0:	1c400014 	mcrrne	0, 1, r0, r0, cr4
    14f4:	01000000 	mrseq	r0, (UNDEF: 0)
    14f8:	0066142b 	rsbeq	r1, r6, fp, lsr #8
    14fc:	00000000 	andeq	r0, r0, r0
    1500:	0005f60a 	andeq	pc, r5, sl, lsl #12
    1504:	012e0100 	teqeq	lr, r0, lsl #2
    1508:	0008e51b 	andeq	lr, r8, fp, lsl r5
    150c:	00144c00 	andseq	r4, r4, r0, lsl #24
    1510:	00005c40 	andeq	r5, r0, r0, asr #24
    1514:	6d9c0100 	ldfvss	f0, [ip]
    1518:	22000009 	andcs	r0, r0, #9
    151c:	40001470 	andmi	r1, r0, r0, ror r4
    1520:	00001c11 	andeq	r1, r0, r1, lsl ip
    1524:	00000922 	andeq	r0, r0, r2, lsr #18
    1528:	03520123 	cmpeq	r2, #-1073741816	; 0xc0000008
    152c:	2301200a 	movwcs	r2, #4106	; 0x100a
    1530:	0a035101 	beq	d593c <IRQ_STACK_SIZE+0xcd93c>
    1534:	01230110 	teqeq	r3, r0, lsl r1
    1538:	ea090250 	b	241e80 <IRQ_STACK_SIZE+0x239e80>
    153c:	14882200 	strne	r2, [r8], #512	; 0x200
    1540:	1c114000 	ldcne	0, cr4, [r1], {-0}
    1544:	09400000 	stmdbeq	r0, {}^	; <UNPREDICTABLE>
    1548:	01230000 	teqeq	r3, r0
    154c:	23300153 	teqcs	r0, #-1073741804	; 0xc0000014
    1550:	30015101 	andcc	r5, r1, r1, lsl #2
    1554:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    1558:	2200e909 	andcs	lr, r0, #147456	; 0x24000
    155c:	4000149c 	mulmi	r0, ip, r4
    1560:	00001c11 	andeq	r1, r0, r1, lsl ip
    1564:	00000963 	andeq	r0, r0, r3, ror #18
    1568:	01530123 	cmpeq	r3, r3, lsr #2
    156c:	52012330 	andpl	r2, r1, #48, 6	; 0xc0000000
    1570:	01233001 	teqeq	r3, r1
    1574:	23310151 	teqcs	r1, #1073741844	; 0x40000014
    1578:	09025001 	stmdbeq	r2, {r0, ip, lr}
    157c:	a81900eb 	ldmdage	r9, {r0, r1, r3, r5, r6, r7}
    1580:	31400014 	cmpcc	r0, r4, lsl r0
    1584:	0000001c 	andeq	r0, r0, ip, lsl r0
    1588:	00078f0a 	andeq	r8, r7, sl, lsl #30
    158c:	013e0100 	teqeq	lr, r0, lsl #2
    1590:	00096d1b 	andeq	r6, r9, fp, lsl sp
    1594:	0014a800 	andseq	sl, r4, r0, lsl #16
    1598:	00002c40 	andeq	r2, r0, r0, asr #24
    159c:	b19c0100 	orrslt	r0, ip, r0, lsl #2
    15a0:	18000009 	stmdane	r0, {r0, r3}
    15a4:	400014b8 			; <UNDEFINED> instruction: 0x400014b8
    15a8:	00001c38 	andeq	r1, r0, r8, lsr ip
    15ac:	0014d424 	andseq	sp, r4, r4, lsr #8
    15b0:	001c1140 	andseq	r1, ip, r0, asr #2
    15b4:	53012300 	movwpl	r2, #4864	; 0x1300
    15b8:	01233001 	teqeq	r3, r1
    15bc:	23300152 	teqcs	r0, #-2147483628	; 0x80000014
    15c0:	30015101 	andcc	r5, r1, r1, lsl #2
    15c4:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    15c8:	0000eb09 	andeq	lr, r0, r9, lsl #22
    15cc:	0006db25 	andeq	sp, r6, r5, lsr #22
    15d0:	d4490100 	strble	r0, [r9], #-256	; 0xffffff00
    15d4:	30400014 	subcc	r0, r0, r4, lsl r0
    15d8:	01000000 	mrseq	r0, (UNDEF: 0)
    15dc:	00251b9c 	mlaeq	r5, ip, fp, r1
    15e0:	15040000 	strne	r0, [r4, #-0]
    15e4:	001c4000 	andseq	r4, ip, r0
    15e8:	9c010000 	stcls	0, cr0, [r1], {-0}
    15ec:	000009df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    15f0:	0000311c 	andeq	r3, r0, ip, lsl r1
    15f4:	0015fb00 	andseq	pc, r5, r0, lsl #22
    15f8:	711d0000 	tstvc	sp, r0
    15fc:	01000008 	tsteq	r0, r8
    1600:	00152056 	andseq	r2, r5, r6, asr r0
    1604:	00003440 	andeq	r3, r0, r0, asr #8
    1608:	049c0100 	ldreq	r0, [ip], #256	; 0x100
    160c:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    1610:	00796177 	rsbseq	r6, r9, r7, ror r1
    1614:	003c5601 	eorseq	r5, ip, r1, lsl #12
    1618:	161c0000 	ldrne	r0, [ip], -r0
    161c:	25000000 	strcs	r0, [r0, #-0]
    1620:	000008d3 	ldrdeq	r0, [r0], -r3
    1624:	15545d01 	ldrbne	r5, [r4, #-3329]	; 0xfffff2ff
    1628:	00304000 	eorseq	r4, r0, r0
    162c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1630:	0000431b 	andeq	r4, r0, fp, lsl r3
    1634:	00158400 	andseq	r8, r5, r0, lsl #8
    1638:	00001c40 	andeq	r1, r0, r0, asr #24
    163c:	329c0100 	addscc	r0, ip, #0, 2
    1640:	1c00000a 	stcne	0, cr0, [r0], {10}
    1644:	0000004f 	andeq	r0, r0, pc, asr #32
    1648:	0000163d 	andeq	r1, r0, sp, lsr r6
    164c:	08211d00 	stmdaeq	r1!, {r8, sl, fp, ip}
    1650:	6a010000 	bvs	41658 <IRQ_STACK_SIZE+0x39658>
    1654:	400015a0 	andmi	r1, r0, r0, lsr #11
    1658:	00000020 	andeq	r0, r0, r0, lsr #32
    165c:	0a669c01 	beq	19a8668 <STACK_SIZE+0x11a8668>
    1660:	731e0000 	tstvc	lr, #0
    1664:	01007465 	tsteq	r0, r5, ror #8
    1668:	00003c6a 	andeq	r3, r0, sl, ror #24
    166c:	00165e00 	andseq	r5, r6, r0, lsl #28
    1670:	61771e00 	cmnvs	r7, r0, lsl #28
    1674:	6a010079 	bvs	41860 <IRQ_STACK_SIZE+0x39860>
    1678:	0000003c 	andeq	r0, r0, ip, lsr r0
    167c:	0000167f 	andeq	r1, r0, pc, ror r6
    1680:	07d31d00 	ldrbeq	r1, [r3, r0, lsl #26]
    1684:	70010000 	andvc	r0, r1, r0
    1688:	400015c0 	andmi	r1, r0, r0, asr #11
    168c:	00000034 	andeq	r0, r0, r4, lsr r0
    1690:	0a8b9c01 	beq	fe2e869c <IRQ_STACK_BASE+0xba2e869c>
    1694:	771e0000 	ldrvc	r0, [lr, -r0]
    1698:	01007961 	tsteq	r0, r1, ror #18
    169c:	00003c70 	andeq	r3, r0, r0, ror ip
    16a0:	0016a000 	andseq	sl, r6, r0
    16a4:	d6260000 	strtle	r0, [r6], -r0
    16a8:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    16ac:	30400015 	subcc	r0, r0, r5, lsl r0
    16b0:	01000000 	mrseq	r0, (UNDEF: 0)
    16b4:	005a1b9c 			; <UNDEFINED> instruction: 0x005a1b9c
    16b8:	16240000 	strtne	r0, [r4], -r0
    16bc:	001c4000 	andseq	r4, ip, r0
    16c0:	9c010000 	stcls	0, cr0, [r1], {-0}
    16c4:	00000ab7 			; <UNDEFINED> instruction: 0x00000ab7
    16c8:	0000661c 	andeq	r6, r0, ip, lsl r6
    16cc:	0016c100 	andseq	ip, r6, r0, lsl #2
    16d0:	b41d0000 	ldrlt	r0, [sp], #-0
    16d4:	01000005 	tsteq	r0, r5
    16d8:	00164084 	andseq	r4, r6, r4, lsl #1
    16dc:	00002040 	andeq	r2, r0, r0, asr #32
    16e0:	eb9c0100 	bl	fe701ae8 <IRQ_STACK_BASE+0xba701ae8>
    16e4:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    16e8:	00746573 	rsbseq	r6, r4, r3, ror r5
    16ec:	003c8401 	eorseq	r8, ip, r1, lsl #8
    16f0:	16e20000 	strbtne	r0, [r2], r0
    16f4:	771e0000 	ldrvc	r0, [lr, -r0]
    16f8:	01007961 	tsteq	r0, r1, ror #18
    16fc:	00003c84 	andeq	r3, r0, r4, lsl #25
    1700:	00170300 	andseq	r0, r7, r0, lsl #6
    1704:	fd1d0000 	ldc2	0, cr0, [sp, #-0]
    1708:	01000007 	tsteq	r0, r7
    170c:	0016608a 	andseq	r6, r6, sl, lsl #1
    1710:	00003440 	andeq	r3, r0, r0, asr #8
    1714:	109c0100 	addsne	r0, ip, r0, lsl #2
    1718:	1e00000b 	cdpne	0, 0, cr0, cr0, cr11, {0}
    171c:	00796177 	rsbseq	r6, r9, r7, ror r1
    1720:	003c8a01 	eorseq	r8, ip, r1, lsl #20
    1724:	17240000 	strne	r0, [r4, -r0]!
    1728:	1b000000 	blne	1730 <ABORT_STACK_SIZE+0x1330>
    172c:	00000071 	andeq	r0, r0, r1, ror r0
    1730:	40001694 	mulmi	r0, r4, r6
    1734:	00000044 	andeq	r0, r0, r4, asr #32
    1738:	0b5d9c01 	bleq	1768744 <STACK_SIZE+0xf68744>
    173c:	7d1c0000 	ldcvc	0, cr0, [ip, #-0]
    1740:	45000000 	strmi	r0, [r0, #-0]
    1744:	1c000017 	stcne	0, cr0, [r0], {23}
    1748:	00000088 	andeq	r0, r0, r8, lsl #1
    174c:	00001779 	andeq	r1, r0, r9, ror r7
    1750:	0000931c 	andeq	r9, r0, ip, lsl r3
    1754:	00179a00 	andseq	r9, r7, r0, lsl #20
    1758:	009e2700 	addseq	r2, lr, r0, lsl #14
    175c:	53010000 	movwpl	r0, #4096	; 0x1000
    1760:	0000a911 	andeq	sl, r0, r1, lsl r9
    1764:	0017d800 	andseq	sp, r7, r0, lsl #16
    1768:	00b22800 	adcseq	r2, r2, r0, lsl #16
    176c:	51010000 	mrspl	r0, (UNDEF: 1)
    1770:	0000bd28 	andeq	fp, r0, r8, lsr #26
    1774:	005c0100 	subseq	r0, ip, r0, lsl #2
    1778:	0000de1b 	andeq	sp, r0, fp, lsl lr
    177c:	0016d800 	andseq	sp, r6, r0, lsl #16
    1780:	00004840 	andeq	r4, r0, r0, asr #16
    1784:	aa9c0100 	bge	fe701b8c <IRQ_STACK_BASE+0xba701b8c>
    1788:	1c00000b 	stcne	0, cr0, [r0], {11}
    178c:	000000ea 	andeq	r0, r0, sl, ror #1
    1790:	0000180f 	andeq	r1, r0, pc, lsl #16
    1794:	0000f51c 	andeq	pc, r0, ip, lsl r5	; <UNPREDICTABLE>
    1798:	00184300 	andseq	r4, r8, r0, lsl #6
    179c:	01001c00 	tsteq	r0, r0, lsl #24
    17a0:	18640000 	stmdane	r4!, {}^	; <UNPREDICTABLE>
    17a4:	0b270000 	bleq	9c17ac <STACK_SIZE+0x1c17ac>
    17a8:	01000001 	tsteq	r0, r1
    17ac:	01161153 	tsteq	r6, r3, asr r1
    17b0:	18a20000 	stmiane	r2!, {}	; <UNPREDICTABLE>
    17b4:	1f280000 	svcne	0x00280000
    17b8:	01000001 	tsteq	r0, r1
    17bc:	012a2850 	teqeq	sl, r0, asr r8
    17c0:	5c010000 	stcpl	0, cr0, [r1], {-0}
    17c4:	05781d00 	ldrbeq	r1, [r8, #-3328]!	; 0xfffff300
    17c8:	b3010000 	movwlt	r0, #4096	; 0x1000
    17cc:	40001720 	andmi	r1, r0, r0, lsr #14
    17d0:	0000003c 	andeq	r0, r0, ip, lsr r0
    17d4:	0bcf9c01 	bleq	ff3e87e0 <IRQ_STACK_BASE+0xbb3e87e0>
    17d8:	70290000 	eorvc	r0, r9, r0
    17dc:	01005454 	tsteq	r0, r4, asr r4
    17e0:	0000d0b5 	strheq	sp, [r0], -r5
    17e4:	0018d900 	andseq	sp, r8, r0, lsl #18
    17e8:	961d0000 	ldrls	r0, [sp], -r0
    17ec:	01000005 	tsteq	r0, r5
    17f0:	00175cbd 			; <UNDEFINED> instruction: 0x00175cbd
    17f4:	00003c40 	andeq	r3, r0, r0, asr #24
    17f8:	f49c0100 			; <UNDEFINED> instruction: 0xf49c0100
    17fc:	2900000b 	stmdbcs	r0, {r0, r1, r3}
    1800:	00545470 	subseq	r5, r4, r0, ror r4
    1804:	00d0bf01 	sbcseq	fp, r0, r1, lsl #30
    1808:	19110000 	ldmdbne	r1, {}	; <UNPREDICTABLE>
    180c:	1d000000 	stcne	0, cr0, [r0, #-0]
    1810:	00000669 	andeq	r0, r0, r9, ror #12
    1814:	1798c801 	ldrne	ip, [r8, r1, lsl #16]
    1818:	01644000 	cmneq	r4, r0
    181c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1820:	00000c26 	andeq	r0, r0, r6, lsr #24
    1824:	54547029 	ldrbpl	r7, [r4], #-41	; 0xffffffd7
    1828:	d0ca0100 	sbcle	r0, sl, r0, lsl #2
    182c:	49000000 	stmdbmi	r0, {}	; <UNPREDICTABLE>
    1830:	29000019 	stmdbcs	r0, {r0, r3, r4}
    1834:	cb010069 	blgt	419e0 <IRQ_STACK_SIZE+0x399e0>
    1838:	000000c9 	andeq	r0, r0, r9, asr #1
    183c:	00001a91 	muleq	r0, r1, sl
    1840:	068b1d00 	streq	r1, [fp], r0, lsl #26
    1844:	ea010000 	b	4184c <IRQ_STACK_SIZE+0x3984c>
    1848:	400018fc 	strdmi	r1, [r0], -ip
    184c:	00000164 	andeq	r0, r0, r4, ror #2
    1850:	0c589c01 	mrrceq	12, 0, r9, r8, cr1
    1854:	70290000 	eorvc	r0, r9, r0
    1858:	01005454 	tsteq	r0, r4, asr r4
    185c:	0000d0ec 	andeq	sp, r0, ip, ror #1
    1860:	001aa500 	andseq	sl, sl, r0, lsl #10
    1864:	00692900 	rsbeq	r2, r9, r0, lsl #18
    1868:	00c9ed01 	sbceq	lr, r9, r1, lsl #26
    186c:	1bed0000 	blne	ffb41874 <IRQ_STACK_BASE+0xbbb41874>
    1870:	2a000000 	bcs	1878 <ABORT_STACK_SIZE+0x1478>
    1874:	00000832 	andeq	r0, r0, r2, lsr r8
    1878:	60010e01 	andvs	r0, r1, r1, lsl #28
    187c:	a840001a 	stmdage	r0, {r1, r3, r4}^
    1880:	01000000 	mrseq	r0, (UNDEF: 0)
    1884:	000d429c 	muleq	sp, ip, r2
    1888:	00692b00 	rsbeq	r2, r9, r0, lsl #22
    188c:	c9011001 	stmdbgt	r1, {r0, ip}
    1890:	01000000 	mrseq	r0, (UNDEF: 0)
    1894:	2b00001c 	blcs	190c <ABORT_STACK_SIZE+0x150c>
    1898:	1001006a 	andne	r0, r1, sl, rrx
    189c:	0000c901 	andeq	ip, r0, r1, lsl #18
    18a0:	001c1400 	andseq	r1, ip, r0, lsl #8
    18a4:	096d1300 	stmdbeq	sp!, {r8, r9, ip}^
    18a8:	1aa40000 	bne	fe9018b0 <IRQ_STACK_BASE+0xba9018b0>
    18ac:	00184000 	andseq	r4, r8, r0
    18b0:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    18b4:	000cc701 	andeq	ip, ip, r1, lsl #14
    18b8:	1aa81800 	bne	fea078c0 <IRQ_STACK_BASE+0xbaa078c0>
    18bc:	1c384000 	ldcne	0, cr4, [r8], #-0
    18c0:	bc2c0000 	stclt	0, cr0, [ip], #-0
    18c4:	1140001a 	cmpne	r0, sl, lsl r0
    18c8:	2300001c 	movwcs	r0, #28
    18cc:	30015301 	andcc	r5, r1, r1, lsl #6
    18d0:	01520123 	cmpeq	r2, r3, lsr #2
    18d4:	51012330 	tstpl	r1, r0, lsr r3
    18d8:	01233001 	teqeq	r3, r1
    18dc:	eb090250 	bl	242224 <IRQ_STACK_SIZE+0x23a224>
    18e0:	d62d0000 	strtle	r0, [sp], -r0
    18e4:	bc000000 	stclt	0, cr0, [r0], {-0}
    18e8:	2c40001a 	mcrrcs	0, 1, r0, r0, cr10
    18ec:	01000000 	mrseq	r0, (UNDEF: 0)
    18f0:	7018011f 	andsvc	r0, r8, pc, lsl r1
    18f4:	3f40001a 	svccc	0x0040001a
    18f8:	1800001c 	stmdane	r0, {r2, r3, r4}
    18fc:	40001a78 	andmi	r1, r0, r8, ror sl
    1900:	00001c46 	andeq	r1, r0, r6, asr #24
    1904:	001a8c22 	andseq	r8, sl, r2, lsr #24
    1908:	001c4d40 	andseq	r4, ip, r0, asr #26
    190c:	000d0200 	andeq	r0, sp, r0, lsl #4
    1910:	50012300 	andpl	r2, r1, r0, lsl #6
    1914:	357f7407 	ldrbcc	r7, [pc, #-1031]!	; 1515 <ABORT_STACK_SIZE+0x1115>
    1918:	21007524 	tstcs	r0, r4, lsr #10
    191c:	1aa41800 	bne	fe907924 <IRQ_STACK_BASE+0xba907924>
    1920:	1c5e4000 	mrane	r4, lr, acc0
    1924:	ec180000 	ldc	0, cr0, [r8], {-0}
    1928:	6540001a 	strbvs	r0, [r0, #-26]	; 0xffffffe6
    192c:	1800001c 	stmdane	r0, {r2, r3, r4}
    1930:	40001af0 	strdmi	r1, [r0], -r0
    1934:	00001c6c 	andeq	r1, r0, ip, ror #24
    1938:	001af418 	andseq	pc, sl, r8, lsl r4	; <UNPREDICTABLE>
    193c:	001c7340 	andseq	r7, ip, r0, asr #6
    1940:	1af81800 	bne	ffe07948 <IRQ_STACK_BASE+0xbbe07948>
    1944:	1c7a4000 	ldclne	0, cr4, [sl], #-0
    1948:	fc180000 	ldc2	0, cr0, [r8], {-0}
    194c:	8140001a 	cmphi	r0, sl, lsl r0
    1950:	1900001c 	stmdbne	r0, {r2, r3, r4}
    1954:	40001b08 	andmi	r1, r0, r8, lsl #22
    1958:	00001c88 	andeq	r1, r0, r8, lsl #25
    195c:	07bb2e00 	ldreq	r2, [fp, r0, lsl #28]!
    1960:	8b010000 	blhi	41968 <IRQ_STACK_SIZE+0x39968>
    1964:	bf2a0101 	svclt	0x002a0101
    1968:	01000008 	tsteq	r0, r8
    196c:	1b080129 	blne	201e18 <IRQ_STACK_SIZE+0x1f9e18>
    1970:	08dc4000 	ldmeq	ip, {lr}^
    1974:	9c010000 	stcls	0, cr0, [r1], {-0}
    1978:	0000136e 	andeq	r1, r0, lr, ror #6
    197c:	0100692b 	tsteq	r0, fp, lsr #18
    1980:	00c9012b 	sbceq	r0, r9, fp, lsr #2
    1984:	1c4b0000 	marne	acc0, r0, fp
    1988:	6a2b0000 	bvs	ac1990 <STACK_SIZE+0x2c1990>
    198c:	012b0100 	teqeq	fp, r0, lsl #2
    1990:	000000c9 	andeq	r0, r0, r9, asr #1
    1994:	00001c5e 	andeq	r1, r0, lr, asr ip
    1998:	00096d13 	andeq	r6, r9, r3, lsl sp
    199c:	001b5000 	andseq	r5, fp, r0
    19a0:	00001840 	andeq	r1, r0, r0, asr #16
    19a4:	01390100 	teqeq	r9, r0, lsl #2
    19a8:	00000dba 			; <UNDEFINED> instruction: 0x00000dba
    19ac:	001b5418 	andseq	r5, fp, r8, lsl r4
    19b0:	001c3840 	andseq	r3, ip, r0, asr #16
    19b4:	1b682c00 	blne	1a0c9bc <STACK_SIZE+0x120c9bc>
    19b8:	1c114000 	ldcne	0, cr4, [r1], {-0}
    19bc:	01230000 	teqeq	r3, r0
    19c0:	23300153 	teqcs	r0, #-1073741804	; 0xc0000014
    19c4:	30015201 	andcc	r5, r1, r1, lsl #4
    19c8:	01510123 	cmpeq	r1, r3, lsr #2
    19cc:	50012330 	andpl	r2, r1, r0, lsr r3
    19d0:	00eb0902 	rsceq	r0, fp, r2, lsl #18
    19d4:	00d62d00 	sbcseq	r2, r6, r0, lsl #26
    19d8:	1b680000 	blne	1a019e0 <STACK_SIZE+0x12019e0>
    19dc:	002c4000 	eoreq	r4, ip, r0
    19e0:	3a010000 	bcc	419e8 <IRQ_STACK_SIZE+0x399e8>
    19e4:	0d420c01 	stcleq	12, cr0, [r2, #-4]
    19e8:	1ba40000 	blne	fe9019f0 <IRQ_STACK_BASE+0xba9019f0>
    19ec:	03b84000 			; <UNDEFINED> instruction: 0x03b84000
    19f0:	3f010000 	svccc	0x00010000
    19f4:	0012fa01 	andseq	pc, r2, r1, lsl #20
    19f8:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    19fc:	1ba40000 	blne	fe901a04 <IRQ_STACK_BASE+0xba901a04>
    1a00:	03d04000 	bicseq	r4, r0, #0
    1a04:	8d010000 	stchi	0, cr0, [r1, #-0]
    1a08:	000e2d01 	andeq	r2, lr, r1, lsl #26
    1a0c:	009e0d00 	addseq	r0, lr, r0, lsl #26
    1a10:	0c220000 	stceq	0, cr0, [r2], #-0
    1a14:	0000930e 	andeq	r9, r0, lr, lsl #6
    1a18:	880f0000 	stmdahi	pc, {}	; <UNPREDICTABLE>
    1a1c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    1a20:	0e0cdfff 	mcreq	15, 0, sp, cr12, cr15, {7}
    1a24:	0000007d 	andeq	r0, r0, sp, ror r0
    1a28:	03d01000 	bicseq	r1, r0, #0
    1a2c:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    1a30:	95000000 	strls	r0, [r0, #-0]
    1a34:	1100001c 	tstne	r0, ip, lsl r0
    1a38:	000000b2 	strheq	r0, [r0], -r2
    1a3c:	00001ce4 	andeq	r1, r0, r4, ror #25
    1a40:	0000bd12 	andeq	fp, r0, r2, lsl sp
    1a44:	0000cd00 	andeq	ip, r0, r0, lsl #26
    1a48:	00007113 	andeq	r7, r0, r3, lsl r1
    1a4c:	001c9000 	andseq	r9, ip, r0
    1a50:	0000ec40 	andeq	lr, r0, r0, asr #24
    1a54:	018e0100 	orreq	r0, lr, r0, lsl #2
    1a58:	00000e77 	andeq	r0, r0, r7, ror lr
    1a5c:	00009e14 	andeq	r9, r0, r4, lsl lr
    1a60:	00931400 	addseq	r1, r3, r0, lsl #8
    1a64:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1a68:	14000000 	strne	r0, [r0], #-0
    1a6c:	0000007d 	andeq	r0, r0, sp, ror r0
    1a70:	001c9015 	andseq	r9, ip, r5, lsl r0
    1a74:	0000ec40 	andeq	lr, r0, r0, asr #24
    1a78:	00a91100 	adceq	r1, r9, r0, lsl #2
    1a7c:	1d1f0000 	ldcne	0, cr0, [pc, #-0]	; 1a84 <ABORT_STACK_SIZE+0x1684>
    1a80:	b2110000 	andslt	r0, r1, #0
    1a84:	62000000 	andvs	r0, r0, #0
    1a88:	1600001d 			; <UNDEFINED> instruction: 0x1600001d
    1a8c:	000000bd 	strheq	r0, [r0], -sp
    1a90:	710c0000 	mrsvc	r0, (UNDEF: 12)
    1a94:	7c000000 	stcvc	0, cr0, [r0], {-0}
    1a98:	e840001d 	stmda	r0, {r0, r2, r3, r4}^
    1a9c:	01000003 	tsteq	r0, r3
    1aa0:	0ebd018f 	frdeq<illegal precision>	f0, f5, #10.0
    1aa4:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1aa8:	14000000 	strne	r0, [r0], #-0
    1aac:	00000093 	muleq	r0, r3, r0
    1ab0:	00008814 	andeq	r8, r0, r4, lsl r8
    1ab4:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1ab8:	e8100000 	ldmda	r0, {}	; <UNPREDICTABLE>
    1abc:	11000003 	tstne	r0, r3
    1ac0:	000000a9 	andeq	r0, r0, r9, lsr #1
    1ac4:	00001db6 			; <UNDEFINED> instruction: 0x00001db6
    1ac8:	0000b211 	andeq	fp, r0, r1, lsl r2
    1acc:	001df900 	andseq	pc, sp, r0, lsl #18
    1ad0:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1ad4:	00000000 	andeq	r0, r0, r0
    1ad8:	0000710c 	andeq	r7, r0, ip, lsl #2
    1adc:	001e7800 	andseq	r7, lr, r0, lsl #16
    1ae0:	00040840 	andeq	r0, r4, r0, asr #16
    1ae4:	01900100 	orrseq	r0, r0, r0, lsl #2
    1ae8:	00000f03 	andeq	r0, r0, r3, lsl #30
    1aec:	00009e14 	andeq	r9, r0, r4, lsl lr
    1af0:	00931400 	addseq	r1, r3, r0, lsl #8
    1af4:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1af8:	14000000 	strne	r0, [r0], #-0
    1afc:	0000007d 	andeq	r0, r0, sp, ror r0
    1b00:	00040810 	andeq	r0, r4, r0, lsl r8
    1b04:	00a91100 	adceq	r1, r9, r0, lsl #2
    1b08:	1e260000 	cdpne	0, 2, cr0, cr6, cr0, {0}
    1b0c:	b2110000 	andslt	r0, r1, #0
    1b10:	51000000 	mrspl	r0, (UNDEF: 0)
    1b14:	1600001e 			; <UNDEFINED> instruction: 0x1600001e
    1b18:	000000bd 	strheq	r0, [r0], -sp
    1b1c:	71130000 	tstvc	r3, r0
    1b20:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    1b24:	2040001e 	subcs	r0, r0, lr, lsl r0
    1b28:	01000000 	mrseq	r0, (UNDEF: 0)
    1b2c:	0f4d0191 	svceq	0x004d0191
    1b30:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1b34:	14000000 	strne	r0, [r0], #-0
    1b38:	00000093 	muleq	r0, r3, r0
    1b3c:	00008814 	andeq	r8, r0, r4, lsl r8
    1b40:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1b44:	a8150000 	ldmdage	r5, {}	; <UNPREDICTABLE>
    1b48:	2040001e 	subcs	r0, r0, lr, lsl r0
    1b4c:	11000000 	mrsne	r0, (UNDEF: 0)
    1b50:	000000a9 	andeq	r0, r0, r9, lsr #1
    1b54:	00001e64 	andeq	r1, r0, r4, ror #28
    1b58:	0000b217 	andeq	fp, r0, r7, lsl r2
    1b5c:	00110400 	andseq	r0, r1, r0, lsl #8
    1b60:	00bd1644 	adcseq	r1, sp, r4, asr #12
    1b64:	00000000 	andeq	r0, r0, r0
    1b68:	00007113 	andeq	r7, r0, r3, lsl r1
    1b6c:	001ec800 	andseq	ip, lr, r0, lsl #16
    1b70:	0000e840 	andeq	lr, r0, r0, asr #16
    1b74:	01940100 	orrseq	r0, r4, r0, lsl #2
    1b78:	00000f97 	muleq	r0, r7, pc	; <UNPREDICTABLE>
    1b7c:	00009e14 	andeq	r9, r0, r4, lsl lr
    1b80:	00931400 	addseq	r1, r3, r0, lsl #8
    1b84:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1b88:	14000000 	strne	r0, [r0], #-0
    1b8c:	0000007d 	andeq	r0, r0, sp, ror r0
    1b90:	001ec815 	andseq	ip, lr, r5, lsl r8
    1b94:	0000e840 	andeq	lr, r0, r0, asr #16
    1b98:	00a91100 	adceq	r1, r9, r0, lsl #2
    1b9c:	1e840000 	cdpne	0, 8, cr0, cr4, cr0, {0}
    1ba0:	b2110000 	andslt	r0, r1, #0
    1ba4:	d3000000 	movwle	r0, #0
    1ba8:	1600001e 			; <UNDEFINED> instruction: 0x1600001e
    1bac:	000000bd 	strheq	r0, [r0], -sp
    1bb0:	710c0000 	mrsvc	r0, (UNDEF: 12)
    1bb4:	b0000000 	andlt	r0, r0, r0
    1bb8:	2840001f 	stmdacs	r0, {r0, r1, r2, r3, r4}^
    1bbc:	01000004 	tsteq	r0, r4
    1bc0:	0fdd01a0 	svceq	0x00dd01a0
    1bc4:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1bc8:	14000000 	strne	r0, [r0], #-0
    1bcc:	00000093 	muleq	r0, r3, r0
    1bd0:	00008814 	andeq	r8, r0, r4, lsl r8
    1bd4:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1bd8:	28100000 	ldmdacs	r0, {}	; <UNPREDICTABLE>
    1bdc:	11000004 	tstne	r0, r4
    1be0:	000000a9 	andeq	r0, r0, r9, lsr #1
    1be4:	00001f44 	andeq	r1, r0, r4, asr #30
    1be8:	0000b211 	andeq	fp, r0, r1, lsl r2
    1bec:	001f8800 	andseq	r8, pc, r0, lsl #16
    1bf0:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1bf4:	00000000 	andeq	r0, r0, r0
    1bf8:	0000710c 	andeq	r7, r0, ip, lsl #2
    1bfc:	001fb400 	andseq	fp, pc, r0, lsl #8
    1c00:	00048040 	andeq	r8, r4, r0, asr #32
    1c04:	01970100 	orrseq	r0, r7, r0, lsl #2
    1c08:	00001023 	andeq	r1, r0, r3, lsr #32
    1c0c:	00009e14 	andeq	r9, r0, r4, lsl lr
    1c10:	00931400 	addseq	r1, r3, r0, lsl #8
    1c14:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1c18:	14000000 	strne	r0, [r0], #-0
    1c1c:	0000007d 	andeq	r0, r0, sp, ror r0
    1c20:	00048010 	andeq	r8, r4, r0, lsl r0
    1c24:	00a91100 	adceq	r1, r9, r0, lsl #2
    1c28:	1fd00000 	svcne	0x00d00000
    1c2c:	b2110000 	andslt	r0, r1, #0
    1c30:	14000000 	strne	r0, [r0], #-0
    1c34:	16000020 	strne	r0, [r0], -r0, lsr #32
    1c38:	000000bd 	strheq	r0, [r0], -sp
    1c3c:	710c0000 	mrsvc	r0, (UNDEF: 12)
    1c40:	d4000000 	strle	r0, [r0], #-0
    1c44:	d040001f 	suble	r0, r0, pc, lsl r0
    1c48:	01000004 	tsteq	r0, r4
    1c4c:	10690198 	mlsne	r9, r8, r1, r0
    1c50:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1c54:	14000000 	strne	r0, [r0], #-0
    1c58:	00000093 	muleq	r0, r3, r0
    1c5c:	00008814 	andeq	r8, r0, r4, lsl r8
    1c60:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1c64:	d0100000 	andsle	r0, r0, r0
    1c68:	11000004 	tstne	r0, r4
    1c6c:	000000a9 	andeq	r0, r0, r9, lsr #1
    1c70:	0000205c 	andeq	r2, r0, ip, asr r0
    1c74:	0000b211 	andeq	fp, r0, r1, lsl r2
    1c78:	00208800 	eoreq	r8, r0, r0, lsl #16
    1c7c:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1c80:	00000000 	andeq	r0, r0, r0
    1c84:	0000710c 	andeq	r7, r0, ip, lsl #2
    1c88:	001fe400 	andseq	lr, pc, r0, lsl #8
    1c8c:	00051040 	andeq	r1, r5, r0, asr #32
    1c90:	01990100 	orrseq	r0, r9, r0, lsl #2
    1c94:	000010af 	andeq	r1, r0, pc, lsr #1
    1c98:	00009e14 	andeq	r9, r0, r4, lsl lr
    1c9c:	00931400 	addseq	r1, r3, r0, lsl #8
    1ca0:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1ca4:	14000000 	strne	r0, [r0], #-0
    1ca8:	0000007d 	andeq	r0, r0, sp, ror r0
    1cac:	00051010 	andeq	r1, r5, r0, lsl r0
    1cb0:	00a91100 	adceq	r1, r9, r0, lsl #2
    1cb4:	20b00000 	adcscs	r0, r0, r0
    1cb8:	b2110000 	andslt	r0, r1, #0
    1cbc:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    1cc0:	16000020 	strne	r0, [r0], -r0, lsr #32
    1cc4:	000000bd 	strheq	r0, [r0], -sp
    1cc8:	710c0000 	mrsvc	r0, (UNDEF: 12)
    1ccc:	04000000 	streq	r0, [r0], #-0
    1cd0:	50400020 	subpl	r0, r0, r0, lsr #32
    1cd4:	01000005 	tsteq	r0, r5
    1cd8:	10f5019a 	smlalsne	r0, r5, sl, r1
    1cdc:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1ce0:	14000000 	strne	r0, [r0], #-0
    1ce4:	00000093 	muleq	r0, r3, r0
    1ce8:	00008814 	andeq	r8, r0, r4, lsl r8
    1cec:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1cf0:	50100000 	andspl	r0, r0, r0
    1cf4:	11000005 	tstne	r0, r5
    1cf8:	000000a9 	andeq	r0, r0, r9, lsr #1
    1cfc:	00002130 	andeq	r2, r0, r0, lsr r1
    1d00:	0000b211 	andeq	fp, r0, r1, lsl r2
    1d04:	00216800 	eoreq	r6, r1, r0, lsl #16
    1d08:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1d0c:	00000000 	andeq	r0, r0, r0
    1d10:	0000710c 	andeq	r7, r0, ip, lsl #2
    1d14:	00201800 	eoreq	r1, r0, r0, lsl #16
    1d18:	0005b040 	andeq	fp, r5, r0, asr #32
    1d1c:	019b0100 	orrseq	r0, fp, r0, lsl #2
    1d20:	0000113b 	andeq	r1, r0, fp, lsr r1
    1d24:	00009e14 	andeq	r9, r0, r4, lsl lr
    1d28:	00931400 	addseq	r1, r3, r0, lsl #8
    1d2c:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1d30:	14000000 	strne	r0, [r0], #-0
    1d34:	0000007d 	andeq	r0, r0, sp, ror r0
    1d38:	0005b010 	andeq	fp, r5, r0, lsl r0
    1d3c:	00a91100 	adceq	r1, r9, r0, lsl #2
    1d40:	21a00000 	movcs	r0, r0
    1d44:	b2110000 	andslt	r0, r1, #0
    1d48:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    1d4c:	16000021 	strne	r0, [r0], -r1, lsr #32
    1d50:	000000bd 	strheq	r0, [r0], -sp
    1d54:	710c0000 	mrsvc	r0, (UNDEF: 12)
    1d58:	1c000000 	stcne	0, cr0, [r0], {-0}
    1d5c:	08400020 	stmdaeq	r0, {r5}^
    1d60:	01000006 	tsteq	r0, r6
    1d64:	1181019c 			; <UNDEFINED> instruction: 0x1181019c
    1d68:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1d6c:	14000000 	strne	r0, [r0], #-0
    1d70:	00000093 	muleq	r0, r3, r0
    1d74:	00008814 	andeq	r8, r0, r4, lsl r8
    1d78:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1d7c:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
    1d80:	11000006 	tstne	r0, r6
    1d84:	000000a9 	andeq	r0, r0, r9, lsr #1
    1d88:	00002210 	andeq	r2, r0, r0, lsl r2
    1d8c:	0000b211 	andeq	fp, r0, r1, lsl r2
    1d90:	00225400 	eoreq	r5, r2, r0, lsl #8
    1d94:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1d98:	00000000 	andeq	r0, r0, r0
    1d9c:	0000710c 	andeq	r7, r0, ip, lsl #2
    1da0:	00204c00 	eoreq	r4, r0, r0, lsl #24
    1da4:	00066840 	andeq	r6, r6, r0, asr #16
    1da8:	019d0100 	orrseq	r0, sp, r0, lsl #2
    1dac:	000011c7 	andeq	r1, r0, r7, asr #3
    1db0:	00009e14 	andeq	r9, r0, r4, lsl lr
    1db4:	00931400 	addseq	r1, r3, r0, lsl #8
    1db8:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1dbc:	14000000 	strne	r0, [r0], #-0
    1dc0:	0000007d 	andeq	r0, r0, sp, ror r0
    1dc4:	00066810 	andeq	r6, r6, r0, lsl r8
    1dc8:	00a91100 	adceq	r1, r9, r0, lsl #2
    1dcc:	229c0000 	addscs	r0, ip, #0
    1dd0:	b2110000 	andslt	r0, r1, #0
    1dd4:	d4000000 	strle	r0, [r0], #-0
    1dd8:	16000022 	strne	r0, [r0], -r2, lsr #32
    1ddc:	000000bd 	strheq	r0, [r0], -sp
    1de0:	710c0000 	mrsvc	r0, (UNDEF: 12)
    1de4:	a4000000 	strge	r0, [r0], #-0
    1de8:	d0400020 	suble	r0, r0, r0, lsr #32
    1dec:	01000006 	tsteq	r0, r6
    1df0:	120d019e 	andne	r0, sp, #-2147483609	; 0x80000027
    1df4:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1df8:	14000000 	strne	r0, [r0], #-0
    1dfc:	00000093 	muleq	r0, r3, r0
    1e00:	00008814 	andeq	r8, r0, r4, lsl r8
    1e04:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1e08:	d0100000 	andsle	r0, r0, r0
    1e0c:	11000006 	tstne	r0, r6
    1e10:	000000a9 	andeq	r0, r0, r9, lsr #1
    1e14:	0000230c 	andeq	r2, r0, ip, lsl #6
    1e18:	0000b211 	andeq	fp, r0, r1, lsl r2
    1e1c:	00235000 	eoreq	r5, r3, r0
    1e20:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1e24:	00000000 	andeq	r0, r0, r0
    1e28:	0000710c 	andeq	r7, r0, ip, lsl #2
    1e2c:	00212800 	eoreq	r2, r1, r0, lsl #16
    1e30:	00072840 	andeq	r2, r7, r0, asr #16
    1e34:	019f0100 	orrseq	r0, pc, r0, lsl #2
    1e38:	00001253 	andeq	r1, r0, r3, asr r2
    1e3c:	00009e14 	andeq	r9, r0, r4, lsl lr
    1e40:	00931400 	addseq	r1, r3, r0, lsl #8
    1e44:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1e48:	14000000 	strne	r0, [r0], #-0
    1e4c:	0000007d 	andeq	r0, r0, sp, ror r0
    1e50:	00072810 	andeq	r2, r7, r0, lsl r8
    1e54:	00a91100 	adceq	r1, r9, r0, lsl #2
    1e58:	23980000 	orrscs	r0, r8, #0
    1e5c:	b2110000 	andslt	r0, r1, #0
    1e60:	dc000000 	stcle	0, cr0, [r0], {-0}
    1e64:	16000023 	strne	r0, [r0], -r3, lsr #32
    1e68:	000000bd 	strheq	r0, [r0], -sp
    1e6c:	71130000 	tstvc	r3, r0
    1e70:	bc000000 	stclt	0, cr0, [r0], {-0}
    1e74:	14400021 	strbne	r0, [r0], #-33	; 0xffffffdf
    1e78:	01000001 	tsteq	r0, r1
    1e7c:	129d01a2 	addsne	r0, sp, #-2147483608	; 0x80000028
    1e80:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1e84:	14000000 	strne	r0, [r0], #-0
    1e88:	00000093 	muleq	r0, r3, r0
    1e8c:	00008814 	andeq	r8, r0, r4, lsl r8
    1e90:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1e94:	bc150000 	ldclt	0, cr0, [r5], {-0}
    1e98:	14400021 	strbne	r0, [r0], #-33	; 0xffffffdf
    1e9c:	11000001 	tstne	r0, r1
    1ea0:	000000a9 	andeq	r0, r0, r9, lsr #1
    1ea4:	00002424 	andeq	r2, r0, r4, lsr #8
    1ea8:	0000b211 	andeq	fp, r0, r1, lsl r2
    1eac:	00247300 	eoreq	r7, r4, r0, lsl #6
    1eb0:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1eb4:	00000000 	andeq	r0, r0, r0
    1eb8:	00007113 	andeq	r7, r0, r3, lsl r1
    1ebc:	0022d000 	eoreq	sp, r2, r0
    1ec0:	0000e440 	andeq	lr, r0, r0, asr #8
    1ec4:	01a30100 			; <UNDEFINED> instruction: 0x01a30100
    1ec8:	000012e7 	andeq	r1, r0, r7, ror #5
    1ecc:	00009e14 	andeq	r9, r0, r4, lsl lr
    1ed0:	00931400 	addseq	r1, r3, r0, lsl #8
    1ed4:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1ed8:	14000000 	strne	r0, [r0], #-0
    1edc:	0000007d 	andeq	r0, r0, sp, ror r0
    1ee0:	0022d015 	eoreq	sp, r2, r5, lsl r0
    1ee4:	0000e440 	andeq	lr, r0, r0, asr #8
    1ee8:	00a91100 	adceq	r1, r9, r0, lsl #2
    1eec:	24e40000 	strbtcs	r0, [r4], #0
    1ef0:	b2110000 	andslt	r0, r1, #0
    1ef4:	27000000 	strcs	r0, [r0, -r0]
    1ef8:	16000025 	strne	r0, [r0], -r5, lsr #32
    1efc:	000000bd 	strheq	r0, [r0], -sp
    1f00:	c0180000 	andsgt	r0, r8, r0
    1f04:	9b400023 	blls	1001f98 <STACK_SIZE+0x801f98>
    1f08:	1800001b 	stmdane	r0, {r0, r1, r3, r4}
    1f0c:	400023cc 	andmi	r2, r0, ip, asr #7
    1f10:	00001bac 	andeq	r1, r0, ip, lsr #23
    1f14:	1b201800 	blne	807f1c <STACK_SIZE+0x7f1c>
    1f18:	1c3f4000 	ldcne	0, cr4, [pc], #-0	; 1f20 <ABORT_STACK_SIZE+0x1b20>
    1f1c:	24180000 	ldrcs	r0, [r8], #-0
    1f20:	4640001b 			; <UNDEFINED> instruction: 0x4640001b
    1f24:	2200001c 	andcs	r0, r0, #28
    1f28:	40001b38 	andmi	r1, r0, r8, lsr fp
    1f2c:	00001c4d 	andeq	r1, r0, sp, asr #24
    1f30:	00001325 	andeq	r1, r0, r5, lsr #6
    1f34:	07500123 	ldrbeq	r0, [r0, -r3, lsr #2]
    1f38:	24357f74 	ldrtcs	r7, [r5], #-3956	; 0xfffff08c
    1f3c:	00210075 	eoreq	r0, r1, r5, ror r0
    1f40:	001b5018 	andseq	r5, fp, r8, lsl r0
    1f44:	001c5e40 	andseq	r5, ip, r0, asr #28
    1f48:	1b981800 	blne	fe607f50 <IRQ_STACK_BASE+0xba607f50>
    1f4c:	1c654000 	stclne	0, cr4, [r5], #-0
    1f50:	9c180000 	ldcls	0, cr0, [r8], {-0}
    1f54:	6c40001b 	mcrrvs	0, 1, r0, r0, cr11
    1f58:	1800001c 	stmdane	r0, {r2, r3, r4}
    1f5c:	40001ba0 	andmi	r1, r0, r0, lsr #23
    1f60:	00001c73 	andeq	r1, r0, r3, ror ip
    1f64:	0023d018 	eoreq	sp, r3, r8, lsl r0
    1f68:	001c7a40 	andseq	r7, ip, r0, asr #20
    1f6c:	23d41800 	bicscs	r1, r4, #0, 16
    1f70:	1c814000 	stcne	0, cr4, [r1], {0}
    1f74:	d8180000 	ldmdale	r8, {}	; <UNPREDICTABLE>
    1f78:	8f400023 	svchi	0x00400023
    1f7c:	1900001c 	stmdbne	r0, {r2, r3, r4}
    1f80:	400023e4 	andmi	r2, r0, r4, ror #7
    1f84:	00001c88 	andeq	r1, r0, r8, lsl #25
    1f88:	05d22a00 	ldrbeq	r2, [r2, #2560]	; 0xa00
    1f8c:	47010000 	strmi	r0, [r1, -r0]
    1f90:	0023e401 	eoreq	lr, r3, r1, lsl #8
    1f94:	0000e040 	andeq	lr, r0, r0, asr #32
    1f98:	fe9c0100 	cdp2	1, 9, cr0, cr12, cr0, {0}
    1f9c:	2b000014 	blcs	1ff4 <ABORT_STACK_SIZE+0x1bf4>
    1fa0:	49010069 	stmdbmi	r1, {r0, r3, r5, r6}
    1fa4:	0000c901 	andeq	ip, r0, r1, lsl #18
    1fa8:	00255400 	eoreq	r5, r5, r0, lsl #8
    1fac:	006a2b00 	rsbeq	r2, sl, r0, lsl #22
    1fb0:	c9014901 	stmdbgt	r1, {r0, r8, fp, lr}
    1fb4:	67000000 	strvs	r0, [r0, -r0]
    1fb8:	13000025 	movwne	r0, #37	; 0x25
    1fbc:	0000096d 	andeq	r0, r0, sp, ror #18
    1fc0:	4000242c 	andmi	r2, r0, ip, lsr #8
    1fc4:	00000018 	andeq	r0, r0, r8, lsl r0
    1fc8:	dd015801 	stcle	8, cr5, [r1, #-4]
    1fcc:	18000013 	stmdane	r0, {r0, r1, r4}
    1fd0:	40002430 	andmi	r2, r0, r0, lsr r4
    1fd4:	00001c38 	andeq	r1, r0, r8, lsr ip
    1fd8:	0024442c 	eoreq	r4, r4, ip, lsr #8
    1fdc:	001c1140 	andseq	r1, ip, r0, asr #2
    1fe0:	53012300 	movwpl	r2, #4864	; 0x1300
    1fe4:	01233001 	teqeq	r3, r1
    1fe8:	23300152 	teqcs	r0, #-2147483628	; 0x80000014
    1fec:	30015101 	andcc	r5, r1, r1, lsl #2
    1ff0:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    1ff4:	0000eb09 	andeq	lr, r0, r9, lsl #22
    1ff8:	0008e513 	andeq	lr, r8, r3, lsl r5
    1ffc:	00246800 	eoreq	r6, r4, r0, lsl #16
    2000:	00004840 	andeq	r4, r0, r0, asr #16
    2004:	01660100 	cmneq	r6, r0, lsl #2
    2008:	0000145e 	andeq	r1, r0, lr, asr r4
    200c:	00248022 	eoreq	r8, r4, r2, lsr #32
    2010:	001c1140 	andseq	r1, ip, r0, asr #2
    2014:	00141300 	andseq	r1, r4, r0, lsl #6
    2018:	52012300 	andpl	r2, r1, #0, 6
    201c:	01200a03 	teqeq	r0, r3, lsl #20
    2020:	03510123 	cmpeq	r1, #-1073741816	; 0xc0000008
    2024:	2301100a 	movwcs	r1, #4106	; 0x100a
    2028:	09025001 	stmdbeq	r2, {r0, ip, lr}
    202c:	982200ea 	stmdals	r2!, {r1, r3, r5, r6, r7}
    2030:	11400024 	cmpne	r0, r4, lsr #32
    2034:	3100001c 	tstcc	r0, ip, lsl r0
    2038:	23000014 	movwcs	r0, #20
    203c:	30015301 	andcc	r5, r1, r1, lsl #6
    2040:	01510123 	cmpeq	r1, r3, lsr #2
    2044:	50012330 	andpl	r2, r1, r0, lsr r3
    2048:	00e90902 	rsceq	r0, r9, r2, lsl #18
    204c:	0024ac22 	eoreq	sl, r4, r2, lsr #24
    2050:	001c1140 	andseq	r1, ip, r0, asr #2
    2054:	00145400 	andseq	r5, r4, r0, lsl #8
    2058:	53012300 	movwpl	r2, #4864	; 0x1300
    205c:	01233001 	teqeq	r3, r1
    2060:	23300152 	teqcs	r0, #-2147483628	; 0x80000014
    2064:	31015101 	tstcc	r1, r1, lsl #2
    2068:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    206c:	1800eb09 	stmdane	r0, {r0, r3, r8, r9, fp, sp, lr, pc}
    2070:	400024b0 			; <UNDEFINED> instruction: 0x400024b0
    2074:	00001c31 	andeq	r1, r0, r1, lsr ip
    2078:	23f41800 	mvnscs	r1, #0, 16
    207c:	1c3f4000 	ldcne	0, cr4, [pc], #-0	; 2084 <ABORT_STACK_SIZE+0x1c84>
    2080:	fc180000 	ldc2	0, cr0, [r8], {-0}
    2084:	46400023 	strbmi	r0, [r0], -r3, lsr #32
    2088:	1800001c 	stmdane	r0, {r2, r3, r4}
    208c:	40002400 	andmi	r2, r0, r0, lsl #8
    2090:	00001c65 	andeq	r1, r0, r5, ror #24
    2094:	00241422 	eoreq	r1, r4, r2, lsr #8
    2098:	001c9640 	andseq	r9, ip, r0, asr #12
    209c:	00149200 	andseq	r9, r4, r0, lsl #4
    20a0:	50012300 	andpl	r2, r1, r0, lsl #6
    20a4:	357f7407 	ldrbcc	r7, [pc, #-1031]!	; 1ca5 <ABORT_STACK_SIZE+0x18a5>
    20a8:	21007524 	tstcs	r0, r4, lsr #10
    20ac:	242c1800 	strtcs	r1, [ip], #-2048	; 0xfffff800
    20b0:	1c5e4000 	mrane	r4, lr, acc0
    20b4:	58220000 	stmdapl	r2!, {}	; <UNPREDICTABLE>
    20b8:	11400024 	cmpne	r0, r4, lsr #32
    20bc:	be00001c 	mcrlt	0, 0, r0, cr0, cr12, {0}
    20c0:	23000014 	movwcs	r0, #20
    20c4:	30015301 	andcc	r5, r1, r1, lsl #6
    20c8:	01520123 	cmpeq	r2, r3, lsr #2
    20cc:	51012330 	tstpl	r1, r0, lsr r3
    20d0:	01233001 	teqeq	r3, r1
    20d4:	e8090250 	stmda	r9, {r4, r6, r9}
    20d8:	245c1800 	ldrbcs	r1, [ip], #-2048	; 0xfffff800
    20dc:	1c6c4000 	stclne	0, cr4, [ip], #-0
    20e0:	60180000 	andsvs	r0, r8, r0
    20e4:	73400024 	movtvc	r0, #36	; 0x24
    20e8:	1800001c 	stmdane	r0, {r2, r3, r4}
    20ec:	40002464 	andmi	r2, r0, r4, ror #8
    20f0:	00000136 	andeq	r0, r0, r6, lsr r1
    20f4:	00246818 	eoreq	r6, r4, r8, lsl r8
    20f8:	001c7a40 	andseq	r7, ip, r0, asr #20
    20fc:	24b41800 	ldrtcs	r1, [r4], #2048	; 0x800
    2100:	1c814000 	stcne	0, cr4, [r1], {0}
    2104:	b8180000 	ldmdalt	r8, {}	; <UNPREDICTABLE>
    2108:	8f400024 	svchi	0x00400024
    210c:	1900001c 	stmdbne	r0, {r2, r3, r4}
    2110:	400024c4 	andmi	r2, r0, r4, asr #9
    2114:	00001c88 	andeq	r1, r0, r8, lsl #25
    2118:	085a2a00 	ldmdaeq	sl, {r9, fp, sp}^
    211c:	6c010000 	stcvs	0, cr0, [r1], {-0}
    2120:	0024c401 	eoreq	ip, r4, r1, lsl #8
    2124:	0000f840 	andeq	pc, r0, r0, asr #16
    2128:	7f9c0100 	svcvc	0x009c0100
    212c:	2b000016 	blcs	218c <ABORT_STACK_SIZE+0x1d8c>
    2130:	6e010069 	cdpvs	0, 0, cr0, cr1, cr9, {3}
    2134:	0000c901 	andeq	ip, r0, r1, lsl #18
    2138:	00259e00 	eoreq	r9, r5, r0, lsl #28
    213c:	006a2b00 	rsbeq	r2, sl, r0, lsl #22
    2140:	c9016e01 	stmdbgt	r1, {r0, r9, sl, fp, sp, lr}
    2144:	b1000000 	mrslt	r0, (UNDEF: 0)
    2148:	13000025 	movwne	r0, #37	; 0x25
    214c:	0000096d 	andeq	r0, r0, sp, ror #18
    2150:	40002508 	andmi	r2, r0, r8, lsl #10
    2154:	00000018 	andeq	r0, r0, r8, lsl r0
    2158:	6d017c01 	stcvs	12, cr7, [r1, #-4]
    215c:	18000015 	stmdane	r0, {r0, r2, r4}
    2160:	4000250c 	andmi	r2, r0, ip, lsl #10
    2164:	00001c38 	andeq	r1, r0, r8, lsr ip
    2168:	0025202c 	eoreq	r2, r5, ip, lsr #32
    216c:	001c1140 	andseq	r1, ip, r0, asr #2
    2170:	53012300 	movwpl	r2, #4864	; 0x1300
    2174:	01233001 	teqeq	r3, r1
    2178:	23300152 	teqcs	r0, #-2147483628	; 0x80000014
    217c:	30015101 	andcc	r5, r1, r1, lsl #2
    2180:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    2184:	0000eb09 	andeq	lr, r0, r9, lsl #22
    2188:	0000d62d 	andeq	sp, r0, sp, lsr #12
    218c:	00252000 	eoreq	r2, r5, r0
    2190:	00002c40 	andeq	r2, r0, r0, asr #24
    2194:	017d0100 	cmneq	sp, r0, lsl #2
    2198:	0008e513 	andeq	lr, r8, r3, lsl r5
    219c:	00256000 	eoreq	r6, r5, r0
    21a0:	00004840 	andeq	r4, r0, r0, asr #16
    21a4:	01850100 	orreq	r0, r5, r0, lsl #2
    21a8:	00001602 	andeq	r1, r0, r2, lsl #12
    21ac:	00257822 	eoreq	r7, r5, r2, lsr #16
    21b0:	001c1140 	andseq	r1, ip, r0, asr #2
    21b4:	0015b300 	andseq	fp, r5, r0, lsl #6
    21b8:	52012300 	andpl	r2, r1, #0, 6
    21bc:	01200a03 	teqeq	r0, r3, lsl #20
    21c0:	03510123 	cmpeq	r1, #-1073741816	; 0xc0000008
    21c4:	2301100a 	movwcs	r1, #4106	; 0x100a
    21c8:	09025001 	stmdbeq	r2, {r0, ip, lr}
    21cc:	902200ea 	eorls	r0, r2, sl, ror #1
    21d0:	11400025 	cmpne	r0, r5, lsr #32
    21d4:	d300001c 	movwle	r0, #28
    21d8:	23000015 	movwcs	r0, #21
    21dc:	74025301 	strvc	r5, [r2], #-769	; 0xfffffcff
    21e0:	51012300 	mrspl	r2, SP_irq
    21e4:	23007402 	movwcs	r7, #1026	; 0x402
    21e8:	09025001 	stmdbeq	r2, {r0, ip, lr}
    21ec:	a42200e9 	strtge	r0, [r2], #-233	; 0xffffff17
    21f0:	11400025 	cmpne	r0, r5, lsr #32
    21f4:	f800001c 			; <UNDEFINED> instruction: 0xf800001c
    21f8:	23000015 	movwcs	r0, #21
    21fc:	74025301 	strvc	r5, [r2], #-769	; 0xfffffcff
    2200:	52012300 	andpl	r2, r1, #0, 6
    2204:	23007402 	movwcs	r7, #1026	; 0x402
    2208:	31015101 	tstcc	r1, r1, lsl #2
    220c:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    2210:	1800eb09 	stmdane	r0, {r0, r3, r8, r9, fp, sp, lr, pc}
    2214:	400025a8 	andmi	r2, r0, r8, lsr #11
    2218:	00001c31 	andeq	r1, r0, r1, lsr ip
    221c:	24d41800 	ldrbcs	r1, [r4], #2048	; 0x800
    2220:	1c3f4000 	ldcne	0, cr4, [pc], #-0	; 2228 <ABORT_STACK_SIZE+0x1e28>
    2224:	dc180000 	ldcle	0, cr0, [r8], {-0}
    2228:	46400024 	strbmi	r0, [r0], -r4, lsr #32
    222c:	2200001c 	andcs	r0, r0, #28
    2230:	400024f0 	strdmi	r2, [r0], -r0
    2234:	00001c4d 	andeq	r1, r0, sp, asr #24
    2238:	0000162d 	andeq	r1, r0, sp, lsr #12
    223c:	07500123 	ldrbeq	r0, [r0, -r3, lsr #2]
    2240:	24357f74 	ldrtcs	r7, [r5], #-3956	; 0xfffff08c
    2244:	00210075 	eoreq	r0, r1, r5, ror r0
    2248:	00250818 	eoreq	r0, r5, r8, lsl r8
    224c:	001c5e40 	andseq	r5, ip, r0, asr #28
    2250:	25501800 	ldrbcs	r1, [r0, #-2048]	; 0xfffff800
    2254:	1c654000 	stclne	0, cr4, [r5], #-0
    2258:	54180000 	ldrpl	r0, [r8], #-0
    225c:	6c400025 	mcrrvs	0, 2, r0, r0, cr5
    2260:	1800001c 	stmdane	r0, {r2, r3, r4}
    2264:	40002558 	andmi	r2, r0, r8, asr r5
    2268:	00001c73 	andeq	r1, r0, r3, ror ip
    226c:	00255c18 	eoreq	r5, r5, r8, lsl ip
    2270:	00013640 	andeq	r3, r1, r0, asr #12
    2274:	25601800 	strbcs	r1, [r0, #-2048]!	; 0xfffff800
    2278:	1c7a4000 	ldclne	0, cr4, [sl], #-0
    227c:	ac180000 	ldcge	0, cr0, [r8], {-0}
    2280:	81400025 	cmphi	r0, r5, lsr #32
    2284:	1800001c 	stmdane	r0, {r2, r3, r4}
    2288:	400025b0 			; <UNDEFINED> instruction: 0x400025b0
    228c:	00001c8f 	andeq	r1, r0, pc, lsl #25
    2290:	0025bc19 	eoreq	fp, r5, r9, lsl ip
    2294:	001c8840 	andseq	r8, ip, r0, asr #16
    2298:	9f2a0000 	svcls	0x002a0000
    229c:	01000008 	tsteq	r0, r8
    22a0:	25bc01c9 	ldrcs	r0, [ip, #457]!	; 0x1c9
    22a4:	084c4000 	stmdaeq	ip, {lr}^
    22a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    22ac:	00001b9b 	muleq	r0, fp, fp
    22b0:	0000de0c 	andeq	sp, r0, ip, lsl #28
    22b4:	0025c400 	eoreq	ip, r5, r0, lsl #8
    22b8:	00075840 	andeq	r5, r7, r0, asr #16
    22bc:	01cb0100 	biceq	r0, fp, r0, lsl #2
    22c0:	000016e4 	andeq	r1, r0, r4, ror #13
    22c4:	00010b0d 	andeq	r0, r1, sp, lsl #22
    22c8:	0e0c2200 	cdpeq	2, 0, cr2, cr12, cr0, {0}
    22cc:	00000100 	andeq	r0, r0, r0, lsl #2
    22d0:	00f50f00 	rscseq	r0, r5, r0, lsl #30
    22d4:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    22d8:	ea0e0cdf 	b	38565c <IRQ_STACK_SIZE+0x37d65c>
    22dc:	00000000 	andeq	r0, r0, r0
    22e0:	00075810 	andeq	r5, r7, r0, lsl r8
    22e4:	01161100 	tsteq	r6, r0, lsl #2
    22e8:	25e80000 	strbcs	r0, [r8, #0]!
    22ec:	1f110000 	svcne	0x00110000
    22f0:	37000001 	strcc	r0, [r0, -r1]
    22f4:	12000026 	andne	r0, r0, #38	; 0x26
    22f8:	0000012a 	andeq	r0, r0, sl, lsr #2
    22fc:	130000cd 	movwne	r0, #205	; 0xcd
    2300:	000000de 	ldrdeq	r0, [r0], -lr
    2304:	400026b4 			; <UNDEFINED> instruction: 0x400026b4
    2308:	000000ec 	andeq	r0, r0, ip, ror #1
    230c:	2e01cc01 	cdpcs	12, 0, cr12, cr1, cr1, {0}
    2310:	14000017 	strne	r0, [r0], #-23	; 0xffffffe9
    2314:	0000010b 	andeq	r0, r0, fp, lsl #2
    2318:	00010014 	andeq	r0, r1, r4, lsl r0
    231c:	00f51400 	rscseq	r1, r5, r0, lsl #8
    2320:	ea140000 	b	502328 <IRQ_STACK_SIZE+0x4fa328>
    2324:	15000000 	strne	r0, [r0, #-0]
    2328:	400026b4 			; <UNDEFINED> instruction: 0x400026b4
    232c:	000000ec 	andeq	r0, r0, ip, ror #1
    2330:	00011611 	andeq	r1, r1, r1, lsl r6
    2334:	00267400 	eoreq	r7, r6, r0, lsl #8
    2338:	011f1100 	tsteq	pc, r0, lsl #2
    233c:	26b70000 	ldrtcs	r0, [r7], r0
    2340:	2a160000 	bcs	582348 <IRQ_STACK_SIZE+0x57a348>
    2344:	00000001 	andeq	r0, r0, r1
    2348:	00de0c00 	sbcseq	r0, lr, r0, lsl #24
    234c:	27a00000 	strcs	r0, [r0, r0]!
    2350:	07704000 	ldrbeq	r4, [r0, -r0]!
    2354:	cd010000 	stcgt	0, cr0, [r1, #-0]
    2358:	00177401 	andseq	r7, r7, r1, lsl #8
    235c:	010b1400 	tsteq	fp, r0, lsl #8
    2360:	00140000 	andseq	r0, r4, r0
    2364:	14000001 	strne	r0, [r0], #-1
    2368:	000000f5 	strdeq	r0, [r0], -r5
    236c:	0000ea14 	andeq	lr, r0, r4, lsl sl
    2370:	07701000 	ldrbeq	r1, [r0, -r0]!
    2374:	16110000 	ldrne	r0, [r1], -r0
    2378:	0b000001 	bleq	2384 <ABORT_STACK_SIZE+0x1f84>
    237c:	11000027 	tstne	r0, r7, lsr #32
    2380:	0000011f 	andeq	r0, r0, pc, lsl r1
    2384:	0000274e 	andeq	r2, r0, lr, asr #14
    2388:	00012a16 	andeq	r2, r1, r6, lsl sl
    238c:	0c000000 	stceq	0, cr0, [r0], {-0}
    2390:	000000de 	ldrdeq	r0, [r0], -lr
    2394:	4000289c 	mulmi	r0, ip, r8
    2398:	00000790 	muleq	r0, r0, r7
    239c:	ba01ce01 	blt	75ba8 <IRQ_STACK_SIZE+0x6dba8>
    23a0:	14000017 	strne	r0, [r0], #-23	; 0xffffffe9
    23a4:	0000010b 	andeq	r0, r0, fp, lsl #2
    23a8:	00010014 	andeq	r0, r1, r4, lsl r0
    23ac:	00f51400 	rscseq	r1, r5, r0, lsl #8
    23b0:	ea140000 	b	5023b8 <IRQ_STACK_SIZE+0x4fa3b8>
    23b4:	10000000 	andne	r0, r0, r0
    23b8:	00000790 	muleq	r0, r0, r7
    23bc:	00011611 	andeq	r1, r1, r1, lsl r6
    23c0:	00277b00 	eoreq	r7, r7, r0, lsl #22
    23c4:	011f1100 	tsteq	pc, r0, lsl #2
    23c8:	27a60000 	strcs	r0, [r6, r0]!
    23cc:	2a160000 	bcs	5823d4 <IRQ_STACK_SIZE+0x57a3d4>
    23d0:	00000001 	andeq	r0, r0, r1
    23d4:	00de1300 	sbcseq	r1, lr, r0, lsl #6
    23d8:	28cc0000 	stmiacs	ip, {}^	; <UNPREDICTABLE>
    23dc:	00204000 	eoreq	r4, r0, r0
    23e0:	cf010000 	svcgt	0x00010000
    23e4:	00180401 	andseq	r0, r8, r1, lsl #8
    23e8:	010b1400 	tsteq	fp, r0, lsl #8
    23ec:	00140000 	andseq	r0, r4, r0
    23f0:	14000001 	strne	r0, [r0], #-1
    23f4:	000000f5 	strdeq	r0, [r0], -r5
    23f8:	0000ea14 	andeq	lr, r0, r4, lsl sl
    23fc:	28cc1500 	stmiacs	ip, {r8, sl, ip}^
    2400:	00204000 	eoreq	r4, r0, r0
    2404:	16110000 	ldrne	r0, [r1], -r0
    2408:	b9000001 	stmdblt	r0, {r0}
    240c:	17000027 	strne	r0, [r0, -r7, lsr #32]
    2410:	0000011f 	andeq	r0, r0, pc, lsl r1
    2414:	44081104 	strmi	r1, [r8], #-260	; 0xfffffefc
    2418:	00012a16 	andeq	r2, r1, r6, lsl sl
    241c:	13000000 	movwne	r0, #0
    2420:	000000de 	ldrdeq	r0, [r0], -lr
    2424:	400028ec 	andmi	r2, r0, ip, ror #17
    2428:	000000ec 	andeq	r0, r0, ip, ror #1
    242c:	4e01d201 	cdpmi	2, 0, cr13, cr1, cr1, {0}
    2430:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    2434:	0000010b 	andeq	r0, r0, fp, lsl #2
    2438:	00010014 	andeq	r0, r1, r4, lsl r0
    243c:	00f51400 	rscseq	r1, r5, r0, lsl #8
    2440:	ea140000 	b	502448 <IRQ_STACK_SIZE+0x4fa448>
    2444:	15000000 	strne	r0, [r0, #-0]
    2448:	400028ec 	andmi	r2, r0, ip, ror #17
    244c:	000000ec 	andeq	r0, r0, ip, ror #1
    2450:	00011611 	andeq	r1, r1, r1, lsl r6
    2454:	0027d900 	eoreq	sp, r7, r0, lsl #18
    2458:	011f1100 	tsteq	pc, r0, lsl #2
    245c:	28280000 	stmdacs	r8!, {}	; <UNPREDICTABLE>
    2460:	2a160000 	bcs	582468 <IRQ_STACK_SIZE+0x57a468>
    2464:	00000001 	andeq	r0, r0, r1
    2468:	00de0c00 	sbcseq	r0, lr, r0, lsl #24
    246c:	29d80000 	ldmibcs	r8, {}^	; <UNPREDICTABLE>
    2470:	07b04000 	ldreq	r4, [r0, r0]!
    2474:	d5010000 	strle	r0, [r1, #-0]
    2478:	00189401 	andseq	r9, r8, r1, lsl #8
    247c:	010b1400 	tsteq	fp, r0, lsl #8
    2480:	00140000 	andseq	r0, r4, r0
    2484:	14000001 	strne	r0, [r0], #-1
    2488:	000000f5 	strdeq	r0, [r0], -r5
    248c:	0000ea14 	andeq	lr, r0, r4, lsl sl
    2490:	07b01000 	ldreq	r1, [r0, r0]!
    2494:	16110000 	ldrne	r0, [r1], -r0
    2498:	99000001 	stmdbls	r0, {r0}
    249c:	11000028 	tstne	r0, r8, lsr #32
    24a0:	0000011f 	andeq	r0, r0, pc, lsl r1
    24a4:	000028dd 	ldrdeq	r2, [r0], -sp
    24a8:	00012a16 	andeq	r2, r1, r6, lsl sl
    24ac:	0c000000 	stceq	0, cr0, [r0], {-0}
    24b0:	000000de 	ldrdeq	r0, [r0], -lr
    24b4:	400029dc 	ldrdmi	r2, [r0], -ip
    24b8:	00000808 	andeq	r0, r0, r8, lsl #16
    24bc:	da01de01 	ble	79cc8 <IRQ_STACK_SIZE+0x71cc8>
    24c0:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    24c4:	0000010b 	andeq	r0, r0, fp, lsl #2
    24c8:	00010014 	andeq	r0, r1, r4, lsl r0
    24cc:	00f51400 	rscseq	r1, r5, r0, lsl #8
    24d0:	ea140000 	b	5024d8 <IRQ_STACK_SIZE+0x4fa4d8>
    24d4:	10000000 	andne	r0, r0, r0
    24d8:	00000808 	andeq	r0, r0, r8, lsl #16
    24dc:	00011611 	andeq	r1, r1, r1, lsl r6
    24e0:	00292500 	eoreq	r2, r9, r0, lsl #10
    24e4:	011f1100 	tsteq	pc, r0, lsl #2
    24e8:	29690000 	stmdbcs	r9!, {}^	; <UNPREDICTABLE>
    24ec:	2a160000 	bcs	5824f4 <IRQ_STACK_SIZE+0x57a4f4>
    24f0:	00000001 	andeq	r0, r0, r1
    24f4:	00de0c00 	sbcseq	r0, lr, r0, lsl #24
    24f8:	29e00000 	stmibcs	r0!, {}^	; <UNPREDICTABLE>
    24fc:	08704000 	ldmdaeq	r0!, {lr}^
    2500:	d7010000 	strle	r0, [r1, -r0]
    2504:	00192001 	andseq	r2, r9, r1
    2508:	010b1400 	tsteq	fp, r0, lsl #8
    250c:	00140000 	andseq	r0, r4, r0
    2510:	14000001 	strne	r0, [r0], #-1
    2514:	000000f5 	strdeq	r0, [r0], -r5
    2518:	0000ea14 	andeq	lr, r0, r4, lsl sl
    251c:	08701000 	ldmdaeq	r0!, {ip}^
    2520:	16110000 	ldrne	r0, [r1], -r0
    2524:	b1000001 	tstlt	r0, r1
    2528:	11000029 	tstne	r0, r9, lsr #32
    252c:	0000011f 	andeq	r0, r0, pc, lsl r1
    2530:	000029dd 	ldrdeq	r2, [r0], -sp
    2534:	00012a16 	andeq	r2, r1, r6, lsl sl
    2538:	0c000000 	stceq	0, cr0, [r0], {-0}
    253c:	000000de 	ldrdeq	r0, [r0], -lr
    2540:	40002a0c 	andmi	r2, r0, ip, lsl #20
    2544:	000008b8 			; <UNDEFINED> instruction: 0x000008b8
    2548:	6601d601 	strvs	sp, [r1], -r1, lsl #12
    254c:	14000019 	strne	r0, [r0], #-25	; 0xffffffe7
    2550:	0000010b 	andeq	r0, r0, fp, lsl #2
    2554:	00010014 	andeq	r0, r1, r4, lsl r0
    2558:	00f51400 	rscseq	r1, r5, r0, lsl #8
    255c:	ea140000 	b	502564 <IRQ_STACK_SIZE+0x4fa564>
    2560:	10000000 	andne	r0, r0, r0
    2564:	000008b8 			; <UNDEFINED> instruction: 0x000008b8
    2568:	00011611 	andeq	r1, r1, r1, lsl r6
    256c:	002a0500 	eoreq	r0, sl, r0, lsl #10
    2570:	011f1100 	tsteq	pc, r0, lsl #2
    2574:	2a490000 	bcs	124257c <STACK_SIZE+0xa4257c>
    2578:	2a160000 	bcs	582580 <IRQ_STACK_SIZE+0x57a580>
    257c:	00000001 	andeq	r0, r0, r1
    2580:	00de0c00 	sbcseq	r0, lr, r0, lsl #24
    2584:	2a280000 	bcs	a0258c <STACK_SIZE+0x20258c>
    2588:	08f04000 	ldmeq	r0!, {lr}^
    258c:	da010000 	ble	42594 <IRQ_STACK_SIZE+0x3a594>
    2590:	0019ac01 	andseq	sl, r9, r1, lsl #24
    2594:	010b1400 	tsteq	fp, r0, lsl #8
    2598:	00140000 	andseq	r0, r4, r0
    259c:	14000001 	strne	r0, [r0], #-1
    25a0:	000000f5 	strdeq	r0, [r0], -r5
    25a4:	0000ea14 	andeq	lr, r0, r4, lsl sl
    25a8:	08f01000 	ldmeq	r0!, {ip}^
    25ac:	16110000 	ldrne	r0, [r1], -r0
    25b0:	91000001 	tstls	r0, r1
    25b4:	1100002a 	tstne	r0, sl, lsr #32
    25b8:	0000011f 	andeq	r0, r0, pc, lsl r1
    25bc:	00002ac9 	andeq	r2, r0, r9, asr #21
    25c0:	00012a16 	andeq	r2, r1, r6, lsl sl
    25c4:	0c000000 	stceq	0, cr0, [r0], {-0}
    25c8:	000000de 	ldrdeq	r0, [r0], -lr
    25cc:	40002a6c 	andmi	r2, r0, ip, ror #20
    25d0:	00000968 	andeq	r0, r0, r8, ror #18
    25d4:	f201d801 	vadd.i8	d13, d1, d1
    25d8:	14000019 	strne	r0, [r0], #-25	; 0xffffffe7
    25dc:	0000010b 	andeq	r0, r0, fp, lsl #2
    25e0:	00010014 	andeq	r0, r1, r4, lsl r0
    25e4:	00f51400 	rscseq	r1, r5, r0, lsl #8
    25e8:	ea140000 	b	5025f0 <IRQ_STACK_SIZE+0x4fa5f0>
    25ec:	10000000 	andne	r0, r0, r0
    25f0:	00000968 	andeq	r0, r0, r8, ror #18
    25f4:	00011611 	andeq	r1, r1, r1, lsl r6
    25f8:	002b0100 	eoreq	r0, fp, r0, lsl #2
    25fc:	011f1100 	tsteq	pc, r0, lsl #2
    2600:	2b450000 	blcs	1142608 <STACK_SIZE+0x942608>
    2604:	2a160000 	bcs	58260c <IRQ_STACK_SIZE+0x57a60c>
    2608:	00000001 	andeq	r0, r0, r1
    260c:	00de0c00 	sbcseq	r0, lr, r0, lsl #24
    2610:	2abc0000 	bcs	fef02618 <IRQ_STACK_BASE+0xbaf02618>
    2614:	09d04000 	ldmibeq	r0, {lr}^
    2618:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    261c:	001a3801 	andseq	r3, sl, r1, lsl #16
    2620:	010b1400 	tsteq	fp, r0, lsl #8
    2624:	00140000 	andseq	r0, r4, r0
    2628:	14000001 	strne	r0, [r0], #-1
    262c:	000000f5 	strdeq	r0, [r0], -r5
    2630:	0000ea14 	andeq	lr, r0, r4, lsl sl
    2634:	09d01000 	ldmibeq	r0, {ip}^
    2638:	16110000 	ldrne	r0, [r1], -r0
    263c:	8d000001 	stchi	0, cr0, [r0, #-4]
    2640:	1100002b 	tstne	r0, fp, lsr #32
    2644:	0000011f 	andeq	r0, r0, pc, lsl r1
    2648:	00002bd1 	ldrdeq	r2, [r0], -r1
    264c:	00012a16 	andeq	r2, r1, r6, lsl sl
    2650:	0c000000 	stceq	0, cr0, [r0], {-0}
    2654:	000000de 	ldrdeq	r0, [r0], -lr
    2658:	40002acc 	andmi	r2, r0, ip, asr #21
    265c:	00000a28 	andeq	r0, r0, r8, lsr #20
    2660:	7e01db01 	vmlavc.f64	d13, d1, d1
    2664:	1400001a 	strne	r0, [r0], #-26	; 0xffffffe6
    2668:	0000010b 	andeq	r0, r0, fp, lsl #2
    266c:	00010014 	andeq	r0, r1, r4, lsl r0
    2670:	00f51400 	rscseq	r1, r5, r0, lsl #8
    2674:	ea140000 	b	50267c <IRQ_STACK_SIZE+0x4fa67c>
    2678:	10000000 	andne	r0, r0, r0
    267c:	00000a28 	andeq	r0, r0, r8, lsr #20
    2680:	00011611 	andeq	r1, r1, r1, lsl r6
    2684:	002c1900 	eoreq	r1, ip, r0, lsl #18
    2688:	011f1100 	tsteq	pc, r0, lsl #2
    268c:	2c510000 	mracs	r0, r1, acc0
    2690:	2a160000 	bcs	582698 <IRQ_STACK_SIZE+0x57a698>
    2694:	00000001 	andeq	r0, r0, r1
    2698:	00de0c00 	sbcseq	r0, lr, r0, lsl #24
    269c:	2b0c0000 	blcs	3026a4 <IRQ_STACK_SIZE+0x2fa6a4>
    26a0:	0aa04000 	beq	fe8126a8 <IRQ_STACK_BASE+0xba8126a8>
    26a4:	dc010000 	stcle	0, cr0, [r1], {-0}
    26a8:	001ac401 	andseq	ip, sl, r1, lsl #8
    26ac:	010b1400 	tsteq	fp, r0, lsl #8
    26b0:	00140000 	andseq	r0, r4, r0
    26b4:	14000001 	strne	r0, [r0], #-1
    26b8:	000000f5 	strdeq	r0, [r0], -r5
    26bc:	0000ea14 	andeq	lr, r0, r4, lsl sl
    26c0:	0aa01000 	beq	fe8066c8 <IRQ_STACK_BASE+0xba8066c8>
    26c4:	16110000 	ldrne	r0, [r1], -r0
    26c8:	89000001 	stmdbhi	r0, {r0}
    26cc:	1100002c 	tstne	r0, ip, lsr #32
    26d0:	0000011f 	andeq	r0, r0, pc, lsl r1
    26d4:	00002cb5 			; <UNDEFINED> instruction: 0x00002cb5
    26d8:	00012a16 	andeq	r2, r1, r6, lsl sl
    26dc:	0c000000 	stceq	0, cr0, [r0], {-0}
    26e0:	000000de 	ldrdeq	r0, [r0], -lr
    26e4:	40002b5c 	andmi	r2, r0, ip, asr fp
    26e8:	00000b08 	andeq	r0, r0, r8, lsl #22
    26ec:	0a01dd01 	beq	79af8 <IRQ_STACK_SIZE+0x71af8>
    26f0:	1400001b 	strne	r0, [r0], #-27	; 0xffffffe5
    26f4:	0000010b 	andeq	r0, r0, fp, lsl #2
    26f8:	00010014 	andeq	r0, r1, r4, lsl r0
    26fc:	00f51400 	rscseq	r1, r5, r0, lsl #8
    2700:	ea140000 	b	502708 <IRQ_STACK_SIZE+0x4fa708>
    2704:	10000000 	andne	r0, r0, r0
    2708:	00000b08 	andeq	r0, r0, r8, lsl #22
    270c:	00011611 	andeq	r1, r1, r1, lsl r6
    2710:	002ced00 	eoreq	lr, ip, r0, lsl #26
    2714:	011f1100 	tsteq	pc, r0, lsl #2
    2718:	2d250000 	stccs	0, cr0, [r5, #-0]
    271c:	2a160000 	bcs	582724 <IRQ_STACK_SIZE+0x57a724>
    2720:	00000001 	andeq	r0, r0, r1
    2724:	00de1300 	sbcseq	r1, lr, r0, lsl #6
    2728:	2c040000 	stccs	0, cr0, [r4], {-0}
    272c:	01144000 	tsteq	r4, r0
    2730:	e0010000 	and	r0, r1, r0
    2734:	001b5401 	andseq	r5, fp, r1, lsl #8
    2738:	010b1400 	tsteq	fp, r0, lsl #8
    273c:	00140000 	andseq	r0, r4, r0
    2740:	14000001 	strne	r0, [r0], #-1
    2744:	000000f5 	strdeq	r0, [r0], -r5
    2748:	0000ea14 	andeq	lr, r0, r4, lsl sl
    274c:	2c041500 	cfstr32cs	mvfx1, [r4], {-0}
    2750:	01144000 	tsteq	r4, r0
    2754:	16110000 	ldrne	r0, [r1], -r0
    2758:	5d000001 	stcpl	0, cr0, [r0, #-4]
    275c:	1100002d 	tstne	r0, sp, lsr #32
    2760:	0000011f 	andeq	r0, r0, pc, lsl r1
    2764:	00002dac 	andeq	r2, r0, ip, lsr #27
    2768:	00012a16 	andeq	r2, r1, r6, lsl sl
    276c:	2f000000 	svccs	0x00000000
    2770:	000000de 	ldrdeq	r0, [r0], -lr
    2774:	40002d18 	andmi	r2, r0, r8, lsl sp
    2778:	000000e4 	andeq	r0, r0, r4, ror #1
    277c:	1401e101 	strne	lr, [r1], #-257	; 0xfffffeff
    2780:	0000010b 	andeq	r0, r0, fp, lsl #2
    2784:	00010014 	andeq	r0, r1, r4, lsl r0
    2788:	00f51400 	rscseq	r1, r5, r0, lsl #8
    278c:	ea140000 	b	502794 <IRQ_STACK_SIZE+0x4fa794>
    2790:	15000000 	strne	r0, [r0, #-0]
    2794:	40002d18 	andmi	r2, r0, r8, lsl sp
    2798:	000000e4 	andeq	r0, r0, r4, ror #1
    279c:	00011611 	andeq	r1, r1, r1, lsl r6
    27a0:	002e1d00 	eoreq	r1, lr, r0, lsl #26
    27a4:	011f1100 	tsteq	pc, r0, lsl #2
    27a8:	2e600000 	cdpcs	0, 6, cr0, cr0, cr0, {0}
    27ac:	2a160000 	bcs	5827b4 <IRQ_STACK_SIZE+0x57a7b4>
    27b0:	00000001 	andeq	r0, r0, r1
    27b4:	36300000 	ldrtcc	r0, [r0], -r0
    27b8:	02000001 	andeq	r0, r0, #1
    27bc:	001bacad 	andseq	sl, fp, sp, lsr #25
    27c0:	003c3100 	eorseq	r3, ip, r0, lsl #2
    27c4:	30000000 	andcc	r0, r0, r0
    27c8:	000008f3 	strdeq	r0, [r0], -r3
    27cc:	1bbdb002 	blne	fef6e7dc <IRQ_STACK_BASE+0xbaf6e7dc>
    27d0:	3c310000 	ldccc	0, cr0, [r1], #-0
    27d4:	00000000 	andeq	r0, r0, r0
    27d8:	00065832 	andeq	r5, r6, r2, lsr r8
    27dc:	3cd70200 	lfmcc	f0, 2, [r7], {0}
    27e0:	d2000000 	andle	r0, r0, #0
    27e4:	3100001b 	tstcc	r0, fp, lsl r0
    27e8:	0000003c 	andeq	r0, r0, ip, lsr r0
    27ec:	07e13200 	strbeq	r3, [r1, r0, lsl #4]!
    27f0:	d6020000 	strle	r0, [r2], -r0
    27f4:	0000003c 	andeq	r0, r0, ip, lsr r0
    27f8:	00001be7 	andeq	r1, r0, r7, ror #23
    27fc:	00003c31 	andeq	r3, r0, r1, lsr ip
    2800:	4a320000 	bmi	c82808 <STACK_SIZE+0x482808>
    2804:	02000006 	andeq	r0, r0, #6
    2808:	00003cd4 	ldrdeq	r3, [r0], -r4
    280c:	001bfc00 	andseq	pc, fp, r0, lsl #24
    2810:	003c3100 	eorseq	r3, ip, r0, lsl #2
    2814:	32000000 	andcc	r0, r0, #0
    2818:	00000921 	andeq	r0, r0, r1, lsr #18
    281c:	003cd502 	eorseq	sp, ip, r2, lsl #10
    2820:	1c110000 	ldcne	0, cr0, [r1], {-0}
    2824:	3c310000 	ldccc	0, cr0, [r1], #-0
    2828:	00000000 	andeq	r0, r0, r0
    282c:	00060130 	andeq	r0, r6, r0, lsr r1
    2830:	31410200 	mrscc	r0, (UNDEF: 97)
    2834:	3100001c 	tstcc	r0, ip, lsl r0
    2838:	0000003c 	andeq	r0, r0, ip, lsr r0
    283c:	0000c931 	andeq	ip, r0, r1, lsr r9
    2840:	00c93100 	sbceq	r3, r9, r0, lsl #2
    2844:	c9310000 	ldmdbgt	r1!, {}	; <UNPREDICTABLE>
    2848:	00000000 	andeq	r0, r0, r0
    284c:	0006fa33 	andeq	pc, r6, r3, lsr sl	; <UNPREDICTABLE>
    2850:	33740200 	cmncc	r4, #0, 4
    2854:	000006b6 			; <UNDEFINED> instruction: 0x000006b6
    2858:	72337502 	eorsvc	r7, r3, #8388608	; 0x800000
    285c:	02000007 	andeq	r0, r0, #7
    2860:	09303393 	ldmdbeq	r0!, {r0, r1, r4, r7, r8, r9, ip, sp}
    2864:	92020000 	andls	r0, r2, #0
    2868:	00075230 	andeq	r5, r7, r0, lsr r2
    286c:	5ea30200 	cdppl	2, 10, cr0, cr3, cr0, {0}
    2870:	3100001c 	tstcc	r0, ip, lsl r0
    2874:	0000003c 	andeq	r0, r0, ip, lsr r0
    2878:	09403300 	stmdbeq	r0, {r8, r9, ip, sp}^
    287c:	9a020000 	bls	82884 <IRQ_STACK_SIZE+0x7a884>
    2880:	0007c633 	andeq	ip, r7, r3, lsr r6
    2884:	33ac0200 			; <UNDEFINED> instruction: 0x33ac0200
    2888:	0000034a 	andeq	r0, r0, sl, asr #6
    288c:	0c33b702 	ldceq	7, cr11, [r3], #-8
    2890:	02000006 	andeq	r0, r0, #6
    2894:	07f13399 			; <UNDEFINED> instruction: 0x07f13399
    2898:	ab020000 	blge	828a0 <IRQ_STACK_SIZE+0x7a8a0>
    289c:	0008ff33 	andeq	pc, r8, r3, lsr pc	; <UNPREDICTABLE>
    28a0:	33900200 	orrscc	r0, r0, #0, 4
    28a4:	000007a2 	andeq	r0, r0, r2, lsr #15
    28a8:	43339802 	teqmi	r3, #131072	; 0x20000
    28ac:	02000007 	andeq	r0, r0, #7
    28b0:	072b3491 			; <UNDEFINED> instruction: 0x072b3491
    28b4:	9e020000 	cdpls	0, 0, cr0, cr2, cr0, {0}
    28b8:	00003c31 	andeq	r3, r0, r1, lsr ip
    28bc:	8c000000 	stchi	0, cr0, [r0], {-0}
    28c0:	04000003 	streq	r0, [r0], #-3
    28c4:	00058800 	andeq	r8, r5, r0, lsl #16
    28c8:	85010400 	strhi	r0, [r1, #-1024]	; 0xfffffc00
    28cc:	01000003 	tsteq	r0, r3
    28d0:	00000a46 	andeq	r0, r0, r6, asr #20
    28d4:	000004a2 	andeq	r0, r0, r2, lsr #9
    28d8:	40002e08 	andmi	r2, r0, r8, lsl #28
    28dc:	00000280 	andeq	r0, r0, r0, lsl #5
    28e0:	000004ed 	andeq	r0, r0, sp, ror #9
    28e4:	e2060102 	and	r0, r6, #-2147483648	; 0x80000000
    28e8:	02000001 	andeq	r0, r0, #1
    28ec:	01e00801 	mvneq	r0, r1, lsl #16
    28f0:	02020000 	andeq	r0, r2, #0
    28f4:	00009805 	andeq	r9, r0, r5, lsl #16
    28f8:	07020200 	streq	r0, [r2, -r0, lsl #4]
    28fc:	000002f2 	strdeq	r0, [r0], -r2
    2900:	69050403 	stmdbvs	r5, {r0, r1, sl}
    2904:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    2908:	02220704 	eoreq	r0, r2, #4, 14	; 0x100000
    290c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    2910:	00015e05 	andeq	r5, r1, r5, lsl #28
    2914:	07080200 	streq	r0, [r8, -r0, lsl #4]
    2918:	00000218 	andeq	r0, r0, r8, lsl r2
    291c:	63050402 	movwvs	r0, #21506	; 0x5402
    2920:	02000001 	andeq	r0, r0, #1
    2924:	00b30704 	adcseq	r0, r3, r4, lsl #14
    2928:	04020000 	streq	r0, [r2], #-0
    292c:	00021d07 	andeq	r1, r2, r7, lsl #26
    2930:	08010200 	stmdaeq	r1, {r9}
    2934:	000001e9 	andeq	r0, r0, r9, ror #3
    2938:	000a6d04 	andeq	r6, sl, r4, lsl #26
    293c:	08150100 	ldmdaeq	r5, {r8}
    2940:	1840002e 	stmdane	r0, {r1, r2, r3, r5}^
    2944:	01000000 	mrseq	r0, (UNDEF: 0)
    2948:	00009d9c 	muleq	r0, ip, sp
    294c:	6e650500 	cdpvs	5, 6, cr0, cr5, cr0, {0}
    2950:	41150100 	tstmi	r5, r0, lsl #2
    2954:	8d000000 	stchi	0, cr0, [r0, #-0]
    2958:	0000002e 	andeq	r0, r0, lr, lsr #32
    295c:	000a9e04 	andeq	r9, sl, r4, lsl #28
    2960:	201a0100 	andscs	r0, sl, r0, lsl #2
    2964:	1440002e 	strbne	r0, [r0], #-46	; 0xffffffd2
    2968:	01000000 	mrseq	r0, (UNDEF: 0)
    296c:	0000cd9c 	muleq	r0, ip, sp
    2970:	0a090600 	beq	244178 <IRQ_STACK_SIZE+0x23c178>
    2974:	1a010000 	bne	4297c <IRQ_STACK_SIZE+0x3a97c>
    2978:	00000041 	andeq	r0, r0, r1, asr #32
    297c:	00065001 	andeq	r5, r6, r1
    2980:	01000001 	tsteq	r0, r1
    2984:	0000411a 	andeq	r4, r0, sl, lsl r1
    2988:	00510100 	subseq	r0, r1, r0, lsl #2
    298c:	00096c04 	andeq	r6, r9, r4, lsl #24
    2990:	341f0100 	ldrcc	r0, [pc], #-256	; 2998 <ABORT_STACK_SIZE+0x2598>
    2994:	1840002e 	stmdane	r0, {r1, r2, r3, r5}^
    2998:	01000000 	mrseq	r0, (UNDEF: 0)
    299c:	0000ff9c 	muleq	r0, ip, pc	; <UNPREDICTABLE>
    29a0:	0a090700 	beq	2445a8 <IRQ_STACK_SIZE+0x23c5a8>
    29a4:	1f010000 	svcne	0x00010000
    29a8:	00000041 	andeq	r0, r0, r1, asr #32
    29ac:	00002eae 	andeq	r2, r0, lr, lsr #29
    29b0:	00096006 	andeq	r6, r9, r6
    29b4:	411f0100 	tstmi	pc, r0, lsl #2
    29b8:	01000000 	mrseq	r0, (UNDEF: 0)
    29bc:	18040051 	stmdane	r4, {r0, r4, r6}
    29c0:	0100000a 	tsteq	r0, sl
    29c4:	002e4c24 	eoreq	r4, lr, r4, lsr #24
    29c8:	00004c40 	andeq	r4, r0, r0, asr #24
    29cc:	319c0100 	orrscc	r0, ip, r0, lsl #2
    29d0:	06000001 	streq	r0, [r0], -r1
    29d4:	00000a09 	andeq	r0, r0, r9, lsl #20
    29d8:	00412401 	subeq	r2, r1, r1, lsl #8
    29dc:	50010000 	andpl	r0, r1, r0
    29e0:	000a8b07 	andeq	r8, sl, r7, lsl #22
    29e4:	41240100 	teqmi	r4, r0, lsl #2
    29e8:	cf000000 	svcgt	0x00000000
    29ec:	0000002e 	andeq	r0, r0, lr, lsr #32
    29f0:	0009c104 	andeq	ip, r9, r4, lsl #2
    29f4:	98300100 	ldmdals	r0!, {r8}
    29f8:	4c40002e 	mcrrmi	0, 2, r0, r0, cr14
    29fc:	01000000 	mrseq	r0, (UNDEF: 0)
    2a00:	0001639c 	muleq	r1, ip, r3
    2a04:	0a090600 	beq	24420c <IRQ_STACK_SIZE+0x23c20c>
    2a08:	30010000 	andcc	r0, r1, r0
    2a0c:	00000041 	andeq	r0, r0, r1, asr #32
    2a10:	8b075001 	blhi	1d6a1c <IRQ_STACK_SIZE+0x1cea1c>
    2a14:	0100000a 	tsteq	r0, sl
    2a18:	00004130 	andeq	r4, r0, r0, lsr r1
    2a1c:	002f0900 	eoreq	r0, pc, r0, lsl #18
    2a20:	a6040000 	strge	r0, [r4], -r0
    2a24:	01000009 	tsteq	r0, r9
    2a28:	002ee43c 	eoreq	lr, lr, ip, lsr r4
    2a2c:	00008440 	andeq	r8, r0, r0, asr #8
    2a30:	a69c0100 	ldrge	r0, [ip], r0, lsl #2
    2a34:	07000001 	streq	r0, [r0, -r1]
    2a38:	00000a09 	andeq	r0, r0, r9, lsl #20
    2a3c:	00413c01 	subeq	r3, r1, r1, lsl #24
    2a40:	2f430000 	svccs	0x00430000
    2a44:	8b070000 	blhi	1c2a4c <IRQ_STACK_SIZE+0x1baa4c>
    2a48:	0100000a 	tsteq	r0, sl
    2a4c:	0000413c 	andeq	r4, r0, ip, lsr r1
    2a50:	002f7d00 	eoreq	r7, pc, r0, lsl #26
    2a54:	09600700 	stmdbeq	r0!, {r8, r9, sl}^
    2a58:	3c010000 	stccc	0, cr0, [r1], {-0}
    2a5c:	00000041 	andeq	r0, r0, r1, asr #32
    2a60:	00002fb7 			; <UNDEFINED> instruction: 0x00002fb7
    2a64:	09d70400 	ldmibeq	r7, {sl}^
    2a68:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    2a6c:	40002f68 	andmi	r2, r0, r8, ror #30
    2a70:	0000008c 	andeq	r0, r0, ip, lsl #1
    2a74:	01e99c01 	mvneq	r9, r1, lsl #24
    2a78:	09070000 	stmdbeq	r7, {}	; <UNPREDICTABLE>
    2a7c:	0100000a 	tsteq	r0, sl
    2a80:	00004148 	andeq	r4, r0, r8, asr #2
    2a84:	002ff100 	eoreq	pc, pc, r0, lsl #2
    2a88:	0a8b0700 	beq	fe2c4690 <IRQ_STACK_BASE+0xba2c4690>
    2a8c:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    2a90:	00000041 	andeq	r0, r0, r1, asr #32
    2a94:	0000302b 	andeq	r3, r0, fp, lsr #32
    2a98:	000a8407 	andeq	r8, sl, r7, lsl #8
    2a9c:	41480100 	mrsmi	r0, (UNDEF: 88)
    2aa0:	65000000 	strvs	r0, [r0, #-0]
    2aa4:	00000030 	andeq	r0, r0, r0, lsr r0
    2aa8:	00026804 	andeq	r6, r2, r4, lsl #16
    2aac:	f4540100 			; <UNDEFINED> instruction: 0xf4540100
    2ab0:	4840002f 	stmdami	r0, {r0, r1, r2, r3, r5}^
    2ab4:	01000000 	mrseq	r0, (UNDEF: 0)
    2ab8:	00021d9c 	muleq	r2, ip, sp
    2abc:	0a090700 	beq	2446c4 <IRQ_STACK_SIZE+0x23c6c4>
    2ac0:	54010000 	strpl	r0, [r1], #-0
    2ac4:	00000041 	andeq	r0, r0, r1, asr #32
    2ac8:	0000309f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2acc:	000a8b07 	andeq	r8, sl, r7, lsl #22
    2ad0:	41540100 	cmpmi	r4, r0, lsl #2
    2ad4:	cb000000 	blgt	2adc <ABORT_STACK_SIZE+0x26dc>
    2ad8:	00000030 	andeq	r0, r0, r0, lsr r0
    2adc:	000a2d08 	andeq	r2, sl, r8, lsl #26
    2ae0:	48600100 	stmdami	r0!, {r8}^
    2ae4:	3c000000 	stccc	0, cr0, [r0], {-0}
    2ae8:	1c400030 	mcrrne	0, 3, r0, r0, cr0
    2aec:	01000000 	mrseq	r0, (UNDEF: 0)
    2af0:	0002469c 	muleq	r2, ip, r6
    2af4:	0a090700 	beq	2446fc <IRQ_STACK_SIZE+0x23c6fc>
    2af8:	60010000 	andvs	r0, r1, r0
    2afc:	00000041 	andeq	r0, r0, r1, asr #32
    2b00:	00003105 	andeq	r3, r0, r5, lsl #2
    2b04:	03370400 	teqeq	r7, #0, 8
    2b08:	65010000 	strvs	r0, [r1, #-0]
    2b0c:	40003058 	andmi	r3, r0, r8, asr r0
    2b10:	00000018 	andeq	r0, r0, r8, lsl r0
    2b14:	02789c01 	rsbseq	r9, r8, #256	; 0x100
    2b18:	09070000 	stmdbeq	r7, {}	; <UNPREDICTABLE>
    2b1c:	0100000a 	tsteq	r0, sl
    2b20:	00004165 	andeq	r4, r0, r5, ror #2
    2b24:	00312600 	eorseq	r2, r1, r0, lsl #12
    2b28:	09820600 	stmibeq	r2, {r9, sl}
    2b2c:	65010000 	strvs	r0, [r1, #-0]
    2b30:	00000041 	andeq	r0, r0, r1, asr #32
    2b34:	04005101 	streq	r5, [r0], #-257	; 0xfffffeff
    2b38:	00000a55 	andeq	r0, r0, r5, asr sl
    2b3c:	30706a01 	rsbscc	r6, r0, r1, lsl #20
    2b40:	00184000 	andseq	r4, r8, r0
    2b44:	9c010000 	stcls	0, cr0, [r1], {-0}
    2b48:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    2b4c:	000a9107 	andeq	r9, sl, r7, lsl #2
    2b50:	416a0100 	cmnmi	sl, r0, lsl #2
    2b54:	47000000 	strmi	r0, [r0, -r0]
    2b58:	06000031 			; <UNDEFINED> instruction: 0x06000031
    2b5c:	00000a84 	andeq	r0, r0, r4, lsl #21
    2b60:	00416a01 	subeq	r6, r1, r1, lsl #20
    2b64:	51010000 	mrspl	r0, (UNDEF: 1)
    2b68:	000a8b07 	andeq	r8, sl, r7, lsl #22
    2b6c:	416a0100 	cmnmi	sl, r0, lsl #2
    2b70:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    2b74:	00000031 	andeq	r0, r0, r1, lsr r0
    2b78:	0002c909 	andeq	ip, r2, r9, lsl #18
    2b7c:	0002c900 	andeq	ip, r2, r0, lsl #18
    2b80:	00640a00 	rsbeq	r0, r4, r0, lsl #20
    2b84:	00030000 	andeq	r0, r3, r0
    2b88:	02cf040b 	sbceq	r0, pc, #184549376	; 0xb000000
    2b8c:	6b0c0000 	blvs	302b94 <IRQ_STACK_SIZE+0x2fab94>
    2b90:	0d000000 	stceq	0, cr0, [r0, #-0]
    2b94:	0000098d 	andeq	r0, r0, sp, lsl #19
    2b98:	02b90301 	adcseq	r0, r9, #67108864	; 0x4000000
    2b9c:	03050000 	movweq	r0, #20480	; 0x5000
    2ba0:	40018578 	andmi	r8, r1, r8, ror r5
    2ba4:	0009940d 	andeq	r9, r9, sp, lsl #8
    2ba8:	b9050100 	stmdblt	r5, {r8}
    2bac:	05000002 	streq	r0, [r0, #-2]
    2bb0:	01859803 	orreq	r9, r5, r3, lsl #16
    2bb4:	0a3d0d40 	beq	f460bc <STACK_SIZE+0x7460bc>
    2bb8:	06010000 	streq	r0, [r1], -r0
    2bbc:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    2bc0:	85a80305 	strhi	r0, [r8, #773]!	; 0x305
    2bc4:	4c0d4001 	stcmi	0, cr4, [sp], {1}
    2bc8:	0100000a 	tsteq	r0, sl
    2bcc:	0002b908 	andeq	fp, r2, r8, lsl #18
    2bd0:	b8030500 	stmdalt	r3, {r8, sl}
    2bd4:	0d400185 	stfeqe	f0, [r0, #-532]	; 0xfffffdec
    2bd8:	0000099d 	muleq	r0, sp, r9
    2bdc:	02b90901 	adcseq	r0, r9, #16384	; 0x4000
    2be0:	03050000 	movweq	r0, #20480	; 0x5000
    2be4:	400185c8 	andmi	r8, r1, r8, asr #11
    2be8:	0009f80d 	andeq	pc, r9, sp, lsl #16
    2bec:	b90b0100 	stmdblt	fp, {r8}
    2bf0:	05000002 	streq	r0, [r0, #-2]
    2bf4:	0185e803 	orreq	lr, r5, r3, lsl #16
    2bf8:	0a0f0d40 	beq	3c6100 <IRQ_STACK_SIZE+0x3be100>
    2bfc:	0d010000 	stceq	0, cr0, [r1, #-0]
    2c00:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    2c04:	85f80305 	ldrbhi	r0, [r8, #773]!	; 0x305
    2c08:	f00d4001 			; <UNDEFINED> instruction: 0xf00d4001
    2c0c:	01000009 	tsteq	r0, r9
    2c10:	0002b90f 	andeq	fp, r2, pc, lsl #18
    2c14:	d8030500 	stmdale	r3, {r8, sl}
    2c18:	0d400185 	stfeqe	f0, [r0, #-532]	; 0xfffffdec
    2c1c:	00000a66 	andeq	r0, r0, r6, ror #20
    2c20:	02b91001 	adcseq	r1, r9, #1
    2c24:	03050000 	movweq	r0, #20480	; 0x5000
    2c28:	40018588 	andmi	r8, r1, r8, lsl #11
    2c2c:	000a010d 	andeq	r0, sl, sp, lsl #2
    2c30:	b9120100 	ldmdblt	r2, {r8}
    2c34:	05000002 	streq	r0, [r0, #-2]
    2c38:	01861803 	orreq	r1, r6, r3, lsl #16
    2c3c:	09650d40 	stmdbeq	r5!, {r6, r8, sl, fp}^
    2c40:	13010000 	movwne	r0, #4096	; 0x1000
    2c44:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    2c48:	86080305 	strhi	r0, [r8], -r5, lsl #6
    2c4c:	37004001 	strcc	r4, [r0, -r1]
    2c50:	04000016 	streq	r0, [r0], #-22	; 0xffffffea
    2c54:	00064800 	andeq	r4, r6, r0, lsl #16
    2c58:	85010400 	strhi	r0, [r1, #-1024]	; 0xfffffc00
    2c5c:	01000003 	tsteq	r0, r3
    2c60:	00000b77 	andeq	r0, r0, r7, ror fp
    2c64:	000004a2 	andeq	r0, r0, r2, lsr #9
    2c68:	40003088 	andmi	r3, r0, r8, lsl #1
    2c6c:	00001c34 	andeq	r1, r0, r4, lsr ip
    2c70:	00000562 	andeq	r0, r0, r2, ror #10
    2c74:	90040802 	andls	r0, r4, r2, lsl #16
    2c78:	0300000d 	movweq	r0, #13
    2c7c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    2c80:	01020074 	tsteq	r2, r4, ror r0
    2c84:	0001e206 	andeq	lr, r1, r6, lsl #4
    2c88:	08010200 	stmdaeq	r1, {r9}
    2c8c:	000001e0 	andeq	r0, r0, r0, ror #3
    2c90:	98050202 	stmdals	r5, {r1, r9}
    2c94:	02000000 	andeq	r0, r0, #0
    2c98:	02f20702 	rscseq	r0, r2, #524288	; 0x80000
    2c9c:	04020000 	streq	r0, [r2], #-0
    2ca0:	00022207 	andeq	r2, r2, r7, lsl #4
    2ca4:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    2ca8:	0000015e 	andeq	r0, r0, lr, asr r1
    2cac:	18070802 	stmdane	r7, {r1, fp}
    2cb0:	02000002 	andeq	r0, r0, #2
    2cb4:	01630504 	cmneq	r3, r4, lsl #10
    2cb8:	04020000 	streq	r0, [r2], #-0
    2cbc:	0000b307 	andeq	fp, r0, r7, lsl #6
    2cc0:	02040400 	andeq	r0, r4, #0, 8
    2cc4:	021d0704 	andseq	r0, sp, #4, 14	; 0x100000
    2cc8:	04050000 	streq	r0, [r5], #-0
    2ccc:	0000003a 	andeq	r0, r0, sl, lsr r0
    2cd0:	00870405 	addeq	r0, r7, r5, lsl #8
    2cd4:	01020000 	mrseq	r0, (UNDEF: 2)
    2cd8:	0001e908 	andeq	lr, r1, r8, lsl #18
    2cdc:	94040500 	strls	r0, [r4], #-1280	; 0xfffffb00
    2ce0:	06000000 	streq	r0, [r0], -r0
    2ce4:	00000087 	andeq	r0, r0, r7, lsl #1
    2ce8:	000bd907 	andeq	sp, fp, r7, lsl #18
    2cec:	a4280200 	strtge	r0, [r8], #-512	; 0xfffffe00
    2cf0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2cf4:	00000ce9 	andeq	r0, r0, r9, ror #25
    2cf8:	bb000804 	bllt	4d10 <SVC_STACK_SIZE+0xd10>
    2cfc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    2d00:	00000c5c 	andeq	r0, r0, ip, asr ip
    2d04:	00000072 	andeq	r0, r0, r2, ror r0
    2d08:	eb070000 	bl	1c2d10 <IRQ_STACK_SIZE+0x1bad10>
    2d0c:	0200000c 	andeq	r0, r0, #12
    2d10:	00009962 	andeq	r9, r0, r2, ror #18
    2d14:	03200a00 	teqeq	r0, #0, 20
    2d18:	00012f5c 	andeq	r2, r1, ip, asr pc
    2d1c:	0d600b00 	vstmdbeq	r0!, {d16-d15}
    2d20:	5d030000 	stcpl	0, cr0, [r3, #-0]
    2d24:	0000004f 	andeq	r0, r0, pc, asr #32
    2d28:	0d650b00 	vstmdbeq	r5!, {d16-d15}
    2d2c:	5e030000 	cdppl	0, 0, cr0, cr3, cr0, {0}
    2d30:	0000004f 	andeq	r0, r0, pc, asr #32
    2d34:	0ae80b04 	beq	ffa0594c <IRQ_STACK_BASE+0xbba0594c>
    2d38:	5f030000 	svcpl	0x00030000
    2d3c:	0000004f 	andeq	r0, r0, pc, asr #32
    2d40:	0af00b08 	beq	ffc05968 <IRQ_STACK_BASE+0xbbc05968>
    2d44:	60030000 	andvs	r0, r3, r0
    2d48:	0000004f 	andeq	r0, r0, pc, asr #32
    2d4c:	0c3a0b0c 	ldceq	11, cr0, [sl], #-48	; 0xffffffd0
    2d50:	61030000 	mrsvs	r0, (UNDEF: 3)
    2d54:	0000004f 	andeq	r0, r0, pc, asr #32
    2d58:	0c420b10 	vmoveq	d0, r0, r2
    2d5c:	62030000 	andvs	r0, r3, #0
    2d60:	0000004f 	andeq	r0, r0, pc, asr #32
    2d64:	0b670b14 	bleq	19c59bc <STACK_SIZE+0x11c59bc>
    2d68:	63030000 	movwvs	r0, #12288	; 0x3000
    2d6c:	0000004f 	andeq	r0, r0, pc, asr #32
    2d70:	0d020b18 	vstreq	d0, [r2, #-96]	; 0xffffffa0
    2d74:	64030000 	strvs	r0, [r3], #-0
    2d78:	0000004f 	andeq	r0, r0, pc, asr #32
    2d7c:	e807001c 	stmda	r7, {r2, r3, r4}
    2d80:	0300000b 	movweq	r0, #11
    2d84:	0000c665 	andeq	ip, r0, r5, ror #12
    2d88:	0c610c00 	stcleq	12, cr0, [r1], #-0
    2d8c:	a2010000 	andge	r0, r1, #0
    2d90:	00016401 	andeq	r6, r1, r1, lsl #8
    2d94:	00780d00 	rsbseq	r0, r8, r0, lsl #26
    2d98:	002ca201 	eoreq	sl, ip, r1, lsl #4
    2d9c:	790d0000 	stmdbvc	sp, {}	; <UNPREDICTABLE>
    2da0:	2ca20100 	stfcss	f0, [r2]
    2da4:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2da8:	00000cc5 	andeq	r0, r0, r5, asr #25
    2dac:	0048a201 	subeq	sl, r8, r1, lsl #4
    2db0:	0f000000 	svceq	0x00000000
    2db4:	00000ae3 	andeq	r0, r0, r3, ror #21
    2db8:	25010201 	strcs	r0, [r1, #-513]	; 0xfffffdff
    2dbc:	03000000 	movweq	r0, #0
    2dc0:	00000182 	andeq	r0, r0, r2, lsl #3
    2dc4:	00034510 	andeq	r4, r3, r0, lsl r5
    2dc8:	01020100 	mrseq	r0, (UNDEF: 18)
    2dcc:	00000025 	andeq	r0, r0, r5, lsr #32
    2dd0:	0d971100 	ldfeqs	f1, [r7]
    2dd4:	50010000 	andpl	r0, r1, r0
    2dd8:	026a0101 	rsbeq	r0, sl, #1073741824	; 0x40000000
    2ddc:	78120000 	ldmdavc	r2, {}	; <UNPREDICTABLE>
    2de0:	01500100 	cmpeq	r0, r0, lsl #2
    2de4:	0000002c 	andeq	r0, r0, ip, lsr #32
    2de8:	01007912 	tsteq	r0, r2, lsl r9
    2dec:	002c0150 	eoreq	r0, ip, r0, asr r1
    2df0:	c5100000 	ldrgt	r0, [r0, #-0]
    2df4:	0100000c 	tsteq	r0, ip
    2df8:	002c0150 	eoreq	r0, ip, r0, asr r1
    2dfc:	c3100000 	tstgt	r0, #0
    2e00:	0100000c 	tsteq	r0, ip
    2e04:	002c0150 	eoreq	r0, ip, r0, asr r1
    2e08:	45100000 	ldrmi	r0, [r0, #-0]
    2e0c:	01000003 	tsteq	r0, r3
    2e10:	002c0150 	eoreq	r0, ip, r0, asr r1
    2e14:	7a120000 	bvc	482e1c <IRQ_STACK_SIZE+0x47ae1c>
    2e18:	50010078 	andpl	r0, r1, r8, ror r0
    2e1c:	00002c01 	andeq	r2, r0, r1, lsl #24
    2e20:	797a1200 	ldmdbvc	sl!, {r9, ip}^
    2e24:	01500100 	cmpeq	r0, r0, lsl #2
    2e28:	0000002c 	andeq	r0, r0, ip, lsr #32
    2e2c:	000d6b13 	andeq	r6, sp, r3, lsl fp
    2e30:	01520100 	cmpeq	r2, r0, lsl #2
    2e34:	0000004f 	andeq	r0, r0, pc, asr #32
    2e38:	000c2513 	andeq	r2, ip, r3, lsl r5
    2e3c:	01520100 	cmpeq	r2, r0, lsl #2
    2e40:	0000004f 	andeq	r0, r0, pc, asr #32
    2e44:	000bc313 	andeq	ip, fp, r3, lsl r3
    2e48:	01520100 	cmpeq	r2, r0, lsl #2
    2e4c:	0000004f 	andeq	r0, r0, pc, asr #32
    2e50:	000fd013 	andeq	sp, pc, r3, lsl r0	; <UNPREDICTABLE>
    2e54:	01530100 	cmpeq	r3, r0, lsl #2
    2e58:	0000004f 	andeq	r0, r0, pc, asr #32
    2e5c:	000bc813 	andeq	ip, fp, r3, lsl r8
    2e60:	01530100 	cmpeq	r3, r0, lsl #2
    2e64:	0000004f 	andeq	r0, r0, pc, asr #32
    2e68:	00737814 	rsbseq	r7, r3, r4, lsl r8
    2e6c:	3a015401 	bcc	57e78 <IRQ_STACK_SIZE+0x4fe78>
    2e70:	14000000 	strne	r0, [r0], #-0
    2e74:	01007379 	tsteq	r0, r9, ror r3
    2e78:	003a0154 	eorseq	r0, sl, r4, asr r1
    2e7c:	63140000 	tstvs	r4, #0
    2e80:	54010078 	strpl	r0, [r1], #-120	; 0xffffff88
    2e84:	00003a01 	andeq	r3, r0, r1, lsl #20
    2e88:	79631400 	stmdbvc	r3!, {sl, ip}^
    2e8c:	01540100 	cmpeq	r4, r0, lsl #2
    2e90:	0000003a 	andeq	r0, r0, sl, lsr r0
    2e94:	000cdb13 	andeq	sp, ip, r3, lsl fp
    2e98:	01550100 	cmpeq	r5, r0, lsl #2
    2e9c:	0000026a 	andeq	r0, r0, sl, ror #4
    2ea0:	000bba13 	andeq	fp, fp, r3, lsl sl
    2ea4:	01560100 	cmpeq	r6, r0, lsl #2
    2ea8:	0000027a 	andeq	r0, r0, sl, ror r2
    2eac:	000ce013 	andeq	lr, ip, r3, lsl r0
    2eb0:	01570100 	cmpeq	r7, r0, lsl #2
    2eb4:	0000002c 	andeq	r0, r0, ip, lsr #32
    2eb8:	003a1500 	eorseq	r1, sl, r0, lsl #10
    2ebc:	027a0000 	rsbseq	r0, sl, #0
    2ec0:	6b160000 	blvs	582ec8 <IRQ_STACK_SIZE+0x57aec8>
    2ec4:	1f000000 	svcne	0x00000000
    2ec8:	003a1500 	eorseq	r1, sl, r0, lsl #10
    2ecc:	028a0000 	addeq	r0, sl, #0
    2ed0:	6b160000 	blvs	582ed8 <IRQ_STACK_SIZE+0x57aed8>
    2ed4:	07000000 	streq	r0, [r0, -r0]
    2ed8:	0d231100 	stfeqs	f1, [r3, #-0]
    2edc:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    2ee0:	034e0101 	movteq	r0, #57601	; 0xe101
    2ee4:	78120000 	ldmdavc	r2, {}	; <UNPREDICTABLE>
    2ee8:	01990100 	orrseq	r0, r9, r0, lsl #2
    2eec:	0000002c 	andeq	r0, r0, ip, lsr #32
    2ef0:	01007912 	tsteq	r0, r2, lsl r9
    2ef4:	002c0199 	mlaeq	ip, r9, r1, r0
    2ef8:	c5100000 	ldrgt	r0, [r0, #-0]
    2efc:	0100000c 	tsteq	r0, ip
    2f00:	002c0199 	mlaeq	ip, r9, r1, r0
    2f04:	c3100000 	tstgt	r0, #0
    2f08:	0100000c 	tsteq	r0, ip
    2f0c:	002c0199 	mlaeq	ip, r9, r1, r0
    2f10:	45100000 	ldrmi	r0, [r0, #-0]
    2f14:	01000003 	tsteq	r0, r3
    2f18:	002c0199 	mlaeq	ip, r9, r1, r0
    2f1c:	7a120000 	bvc	482f24 <IRQ_STACK_SIZE+0x47af24>
    2f20:	99010078 	stmdbls	r1, {r3, r4, r5, r6}
    2f24:	00002c01 	andeq	r2, r0, r1, lsl #24
    2f28:	797a1200 	ldmdbvc	sl!, {r9, ip}^
    2f2c:	01990100 	orrseq	r0, r9, r0, lsl #2
    2f30:	0000002c 	andeq	r0, r0, ip, lsr #32
    2f34:	000fd013 	andeq	sp, pc, r3, lsl r0	; <UNPREDICTABLE>
    2f38:	019b0100 	orrseq	r0, fp, r0, lsl #2
    2f3c:	0000004f 	andeq	r0, r0, pc, asr #32
    2f40:	000bc813 	andeq	ip, fp, r3, lsl r8
    2f44:	019b0100 	orrseq	r0, fp, r0, lsl #2
    2f48:	0000004f 	andeq	r0, r0, pc, asr #32
    2f4c:	00737914 	rsbseq	r7, r3, r4, lsl r9
    2f50:	3a019c01 	bcc	69f5c <IRQ_STACK_SIZE+0x61f5c>
    2f54:	14000000 	strne	r0, [r0], #-0
    2f58:	01007378 	tsteq	r0, r8, ror r3
    2f5c:	003a019c 	mlaseq	sl, ip, r1, r0
    2f60:	63140000 	tstvs	r4, #0
    2f64:	9c010079 	stcls	0, cr0, [r1], {121}	; 0x79
    2f68:	00003a01 	andeq	r3, r0, r1, lsl #20
    2f6c:	78631400 	stmdavc	r3!, {sl, ip}^
    2f70:	019c0100 	orrseq	r0, ip, r0, lsl #2
    2f74:	0000003a 	andeq	r0, r0, sl, lsr r0
    2f78:	000cdb13 	andeq	sp, ip, r3, lsl fp
    2f7c:	019d0100 	orrseq	r0, sp, r0, lsl #2
    2f80:	0000026a 	andeq	r0, r0, sl, ror #4
    2f84:	000bba13 	andeq	fp, fp, r3, lsl sl
    2f88:	019e0100 	orrseq	r0, lr, r0, lsl #2
    2f8c:	0000027a 	andeq	r0, r0, sl, ror r2
    2f90:	000ce013 	andeq	lr, ip, r3, lsl r0
    2f94:	019f0100 	orrseq	r0, pc, r0, lsl #2
    2f98:	0000002c 	andeq	r0, r0, ip, lsr #32
    2f9c:	0ab71100 	beq	fedc73a4 <IRQ_STACK_BASE+0xbadc73a4>
    2fa0:	b4010000 	strlt	r0, [r1], #-0
    2fa4:	03b60101 			; <UNDEFINED> instruction: 0x03b60101
    2fa8:	78120000 	ldmdavc	r2, {}	; <UNPREDICTABLE>
    2fac:	01b40100 			; <UNDEFINED> instruction: 0x01b40100
    2fb0:	0000002c 	andeq	r0, r0, ip, lsr #32
    2fb4:	01007912 	tsteq	r0, r2, lsl r9
    2fb8:	002c01b4 	strhteq	r0, [ip], -r4
    2fbc:	c5100000 	ldrgt	r0, [r0, #-0]
    2fc0:	0100000c 	tsteq	r0, ip
    2fc4:	002c01b4 	strhteq	r0, [ip], -r4
    2fc8:	c3100000 	tstgt	r0, #0
    2fcc:	0100000c 	tsteq	r0, ip
    2fd0:	002c01b4 	strhteq	r0, [ip], -r4
    2fd4:	73120000 	tstvc	r2, #0
    2fd8:	01007274 	tsteq	r0, r4, ror r2
    2fdc:	008101b4 			; <UNDEFINED> instruction: 0x008101b4
    2fe0:	7a120000 	bvc	482fe8 <IRQ_STACK_SIZE+0x47afe8>
    2fe4:	b4010078 	strlt	r0, [r1], #-120	; 0xffffff88
    2fe8:	00002c01 	andeq	r2, r0, r1, lsl #24
    2fec:	797a1200 	ldmdbvc	sl!, {r9, ip}^
    2ff0:	01b40100 			; <UNDEFINED> instruction: 0x01b40100
    2ff4:	0000002c 	andeq	r0, r0, ip, lsr #32
    2ff8:	00034513 	andeq	r4, r3, r3, lsl r5
    2ffc:	01b60100 			; <UNDEFINED> instruction: 0x01b60100
    3000:	0000004f 	andeq	r0, r0, pc, asr #32
    3004:	0c6f1100 	stfeqe	f1, [pc], #-0	; 300c <ABORT_STACK_SIZE+0x2c0c>
    3008:	12010000 	andne	r0, r1, #0
    300c:	042a0102 	strteq	r0, [sl], #-258	; 0xfffffefe
    3010:	78120000 	ldmdavc	r2, {}	; <UNPREDICTABLE>
    3014:	02120100 	andseq	r0, r2, #0, 2
    3018:	0000002c 	andeq	r0, r0, ip, lsr #32
    301c:	01007912 	tsteq	r0, r2, lsl r9
    3020:	002c0212 	eoreq	r0, ip, r2, lsl r2
    3024:	c5100000 	ldrgt	r0, [r0, #-0]
    3028:	0100000c 	tsteq	r0, ip
    302c:	002c0212 	eoreq	r0, ip, r2, lsl r2
    3030:	c3100000 	tstgt	r0, #0
    3034:	0100000c 	tsteq	r0, ip
    3038:	002c0212 	eoreq	r0, ip, r2, lsl r2
    303c:	7a120000 	bvc	483044 <IRQ_STACK_SIZE+0x47b044>
    3040:	12010078 	andne	r0, r1, #120	; 0x78
    3044:	00002c02 	andeq	r2, r0, r2, lsl #24
    3048:	797a1200 	ldmdbvc	sl!, {r9, ip}^
    304c:	02120100 	andseq	r0, r2, #0, 2
    3050:	0000002c 	andeq	r0, r0, ip, lsr #32
    3054:	746d6612 	strbtvc	r6, [sp], #-1554	; 0xfffff9ee
    3058:	02120100 	andseq	r0, r2, #0, 2
    305c:	00000081 	andeq	r0, r0, r1, lsl #1
    3060:	70611417 	rsbvc	r1, r1, r7, lsl r4
    3064:	02140100 	andseq	r0, r4, #0, 2
    3068:	000000bb 	strheq	r0, [r0], -fp
    306c:	000c2c13 	andeq	r2, ip, r3, lsl ip
    3070:	02150100 	andseq	r0, r5, #0, 2
    3074:	0000042a 	andeq	r0, r0, sl, lsr #8
    3078:	00871500 	addeq	r1, r7, r0, lsl #10
    307c:	043a0000 	ldrteq	r0, [sl], #-0
    3080:	6b160000 	blvs	583088 <IRQ_STACK_SIZE+0x57b088>
    3084:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    3088:	03b61800 			; <UNDEFINED> instruction: 0x03b61800
    308c:	30880000 	addcc	r0, r8, r0
    3090:	07c44000 	strbeq	r4, [r4, r0]
    3094:	9c010000 	stcls	0, cr0, [r1], {-0}
    3098:	0000072c 	andeq	r0, r0, ip, lsr #14
    309c:	0003c319 	andeq	ip, r3, r9, lsl r3
    30a0:	00318900 	eorseq	r8, r1, r0, lsl #18
    30a4:	03cd1900 	biceq	r1, sp, #0, 18
    30a8:	31aa0000 			; <UNDEFINED> instruction: 0x31aa0000
    30ac:	d7190000 	ldrle	r0, [r9, -r0]
    30b0:	cb000003 	blgt	30c4 <ABORT_STACK_SIZE+0x2cc4>
    30b4:	19000031 	stmdbne	r0, {r0, r4, r5}
    30b8:	000003e3 	andeq	r0, r0, r3, ror #7
    30bc:	000031ec 	andeq	r3, r0, ip, ror #3
    30c0:	0003ef19 	andeq	lr, r3, r9, lsl pc
    30c4:	00320d00 	eorseq	r0, r2, r0, lsl #26
    30c8:	03fa1a00 	mvnseq	r1, #0, 20
    30cc:	91020000 	mrsls	r0, (UNDEF: 2)
    30d0:	04051a04 	streq	r1, [r5], #-2564	; 0xfffff5fc
    30d4:	91020000 	mrsls	r0, (UNDEF: 2)
    30d8:	121b1708 	andsne	r1, fp, #8, 14	; 0x200000
    30dc:	03000004 	movweq	r0, #4
    30e0:	1b7da491 	blne	1f6c32c <STACK_SIZE+0x176c32c>
    30e4:	0000041d 	andeq	r0, r0, sp, lsl r4
    30e8:	7dd09103 	ldfvcp	f1, [r0, #12]
    30ec:	0004051a 	andeq	r0, r4, sl, lsl r5
    30f0:	7c030600 	stcvc	6, cr0, [r3], {-0}
    30f4:	9f400182 	svcls	0x00400182
    30f8:	0003fa1c 	andeq	pc, r3, ip, lsl sl	; <UNPREDICTABLE>
    30fc:	ef1c0300 	svc	0x001c0300
    3100:	03000003 	movweq	r0, #3
    3104:	0003e31c 	andeq	lr, r3, ip, lsl r3
    3108:	d71d0000 	ldrle	r0, [sp, -r0]
    310c:	ff000003 			; <UNDEFINED> instruction: 0xff000003
    3110:	03cd1cff 	biceq	r1, sp, #65280	; 0xff00
    3114:	1c000000 	stcne	0, cr0, [r0], {-0}
    3118:	000003c3 	andeq	r0, r0, r3, asr #7
    311c:	034e1e00 	movteq	r1, #60928	; 0xee00
    3120:	30a40000 	adccc	r0, r4, r0
    3124:	0b504000 	bleq	141312c <STACK_SIZE+0xc1312c>
    3128:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    312c:	00070c02 	andeq	r0, r7, r2, lsl #24
    3130:	035b1900 	cmpeq	fp, #0, 18
    3134:	32390000 	eorscc	r0, r9, #0
    3138:	651c0000 	ldrvs	r0, [ip, #-0]
    313c:	00000003 	andeq	r0, r0, r3
    3140:	00036f1d 	andeq	r6, r3, sp, lsl pc
    3144:	1cffff00 	ldclne	15, cr15, [pc]	; 314c <ABORT_STACK_SIZE+0x2d4c>
    3148:	0000037b 	andeq	r0, r0, fp, ror r3
    314c:	03931c00 	orrseq	r1, r3, #0, 24
    3150:	1c030000 	stcne	0, cr0, [r3], {-0}
    3154:	0000039e 	muleq	r0, lr, r3
    3158:	03871903 	orreq	r1, r7, #49152	; 0xc000
    315c:	328a0000 	addcc	r0, sl, #0
    3160:	501f0000 	andspl	r0, pc, r0
    3164:	2000000b 	andcs	r0, r0, fp
    3168:	000003a9 	andeq	r0, r0, r9, lsr #7
    316c:	00003308 	andeq	r3, r0, r8, lsl #6
    3170:	0001821e 	andeq	r8, r1, lr, lsl r2
    3174:	0030a400 	eorseq	sl, r0, r0, lsl #8
    3178:	000b8840 	andeq	r8, fp, r0, asr #16
    317c:	01bf0100 			; <UNDEFINED> instruction: 0x01bf0100
    3180:	0000063f 	andeq	r0, r0, pc, lsr r6
    3184:	00019919 	andeq	r9, r1, r9, lsl r9
    3188:	00335200 	eorseq	r5, r3, r0, lsl #4
    318c:	01a31900 			; <UNDEFINED> instruction: 0x01a31900
    3190:	33720000 	cmncc	r2, #0
    3194:	af190000 	svcge	0x00190000
    3198:	52000001 	andpl	r0, r0, #1
    319c:	19000033 	stmdbne	r0, {r0, r1, r4, r5}
    31a0:	000001c7 	andeq	r0, r0, r7, asr #3
    31a4:	00003396 	muleq	r0, r6, r3
    31a8:	0001d219 	andeq	sp, r1, r9, lsl r2
    31ac:	00339600 	eorseq	r9, r3, r0, lsl #12
    31b0:	01bb1900 			; <UNDEFINED> instruction: 0x01bb1900
    31b4:	33b60000 			; <UNDEFINED> instruction: 0x33b60000
    31b8:	8f190000 	svchi	0x00190000
    31bc:	e6000001 	str	r0, [r0], -r1
    31c0:	1f000033 	svcne	0x00000033
    31c4:	00000b88 	andeq	r0, r0, r8, lsl #23
    31c8:	0001dd20 	andeq	sp, r1, r0, lsr #26
    31cc:	00340800 	eorseq	r0, r4, r0, lsl #16
    31d0:	01e92000 	mvneq	r2, r0
    31d4:	34400000 	strbcc	r0, [r0], #-0
    31d8:	f5200000 			; <UNDEFINED> instruction: 0xf5200000
    31dc:	78000001 	stmdavc	r0, {r0}
    31e0:	20000034 	andcs	r0, r0, r4, lsr r0
    31e4:	00000201 	andeq	r0, r0, r1, lsl #4
    31e8:	000034a0 	andeq	r3, r0, r0, lsr #9
    31ec:	00020d20 	andeq	r0, r2, r0, lsr #26
    31f0:	00350e00 	eorseq	r0, r5, r0, lsl #28
    31f4:	02192000 	andseq	r2, r9, #0
    31f8:	352e0000 	strcc	r0, [lr, #-0]!
    31fc:	24200000 	strtcs	r0, [r0], #-0
    3200:	6c000002 	stcvs	0, cr0, [r0], {2}
    3204:	20000035 	andcs	r0, r0, r5, lsr r0
    3208:	0000022f 	andeq	r0, r0, pc, lsr #4
    320c:	00003580 	andeq	r3, r0, r0, lsl #11
    3210:	00023a20 	andeq	r3, r2, r0, lsr #20
    3214:	00366c00 	eorseq	r6, r6, r0, lsl #24
    3218:	02451b00 	subeq	r1, r5, #0, 22
    321c:	91030000 	mrsls	r0, (UNDEF: 3)
    3220:	511b7db0 			; <UNDEFINED> instruction: 0x511b7db0
    3224:	03000002 	movweq	r0, #2
    3228:	217da891 			; <UNDEFINED> instruction: 0x217da891
    322c:	0000025d 	andeq	r0, r0, sp, asr r2
    3230:	00013a1e 	andeq	r3, r1, lr, lsl sl
    3234:	0032d000 	eorseq	sp, r2, r0
    3238:	000bc040 	andeq	ip, fp, r0, asr #32
    323c:	01890100 	orreq	r0, r9, r0, lsl #2
    3240:	00000611 	andeq	r0, r0, r1, lsl r6
    3244:	00015819 	andeq	r5, r1, r9, lsl r8
    3248:	0036c800 	eorseq	ip, r6, r0, lsl #16
    324c:	014f1900 	cmpeq	pc, r0, lsl #18
    3250:	36f70000 	ldrbtcc	r0, [r7], r0
    3254:	46190000 	ldrmi	r0, [r9], -r0
    3258:	31000001 	tstcc	r0, r1
    325c:	00000037 	andeq	r0, r0, r7, lsr r0
    3260:	00013a22 	andeq	r3, r1, r2, lsr #20
    3264:	00344000 	eorseq	r4, r4, r0
    3268:	00010840 	andeq	r0, r1, r0, asr #16
    326c:	01920100 	orrseq	r0, r2, r0, lsl #2
    3270:	00015819 	andeq	r5, r1, r9, lsl r8
    3274:	0037bb00 	eorseq	fp, r7, r0, lsl #22
    3278:	014f1900 	cmpeq	pc, r0, lsl #18
    327c:	37ce0000 	strbcc	r0, [lr, r0]
    3280:	46190000 	ldrmi	r0, [r9], -r0
    3284:	08000001 	stmdaeq	r0, {r0}
    3288:	00000038 	andeq	r0, r0, r8, lsr r0
    328c:	8a230000 	bhi	8c3294 <STACK_SIZE+0xc3294>
    3290:	d0000002 	andle	r0, r0, r2
    3294:	e8400030 	stmda	r0, {r4, r5}^
    3298:	0100000b 	tsteq	r0, fp
    329c:	a11901c4 	tstge	r9, r4, asr #3
    32a0:	72000002 	andvc	r0, r0, #2
    32a4:	19000038 	stmdbne	r0, {r3, r4, r5}
    32a8:	000002ab 	andeq	r0, r0, fp, lsr #5
    32ac:	00003886 	andeq	r3, r0, r6, lsl #17
    32b0:	0002b719 	andeq	fp, r2, r9, lsl r7
    32b4:	00387200 	eorseq	r7, r8, r0, lsl #4
    32b8:	02cf1900 	sbceq	r1, pc, #0, 18
    32bc:	389c0000 	ldmcc	ip, {}	; <UNPREDICTABLE>
    32c0:	da190000 	ble	6432c8 <IRQ_STACK_SIZE+0x63b2c8>
    32c4:	9c000002 	stcls	0, cr0, [r0], {2}
    32c8:	19000038 	stmdbne	r0, {r3, r4, r5}
    32cc:	000002c3 	andeq	r0, r0, r3, asr #5
    32d0:	000038b0 			; <UNDEFINED> instruction: 0x000038b0
    32d4:	00029719 	andeq	r9, r2, r9, lsl r7
    32d8:	0038c300 	eorseq	ip, r8, r0, lsl #6
    32dc:	0be81f00 	bleq	ffa0aee4 <IRQ_STACK_BASE+0xbba0aee4>
    32e0:	e5210000 	str	r0, [r1, #-0]!
    32e4:	20000002 	andcs	r0, r0, r2
    32e8:	000002f1 	strdeq	r0, [r0], -r1
    32ec:	000038e9 	andeq	r3, r0, r9, ror #17
    32f0:	0002fd20 	andeq	pc, r2, r0, lsr #26
    32f4:	0038fd00 	eorseq	pc, r8, r0, lsl #26
    32f8:	03082000 	movweq	r2, #32768	; 0x8000
    32fc:	392f0000 	stmdbcc	pc!, {}	; <UNPREDICTABLE>
    3300:	13200000 	teqne	r0, #0
    3304:	79000003 	stmdbvc	r0, {r0, r1}
    3308:	20000039 	andcs	r0, r0, r9, lsr r0
    330c:	0000031e 	andeq	r0, r0, lr, lsl r3
    3310:	000039b1 			; <UNDEFINED> instruction: 0x000039b1
    3314:	0003291b 	andeq	r2, r3, fp, lsl r9
    3318:	b0910300 	addslt	r0, r1, r0, lsl #6
    331c:	03351b7d 	teqeq	r5, #128000	; 0x1f400
    3320:	91030000 	mrsls	r0, (UNDEF: 3)
    3324:	41217da8 	teqmi	r1, r8, lsr #27
    3328:	23000003 	movwcs	r0, #3
    332c:	0000013a 	andeq	r0, r0, sl, lsr r1
    3330:	40003638 	andmi	r3, r0, r8, lsr r6
    3334:	00000c08 	andeq	r0, r0, r8, lsl #24
    3338:	1901ad01 	stmdbne	r1, {r0, r8, sl, fp, sp, pc}
    333c:	00000158 	andeq	r0, r0, r8, asr r1
    3340:	00003a31 	andeq	r3, r0, r1, lsr sl
    3344:	00014f19 	andeq	r4, r1, r9, lsl pc
    3348:	003a4400 	eorseq	r4, sl, r0, lsl #8
    334c:	01461900 	cmpeq	r6, r0, lsl #18
    3350:	3a8b0000 	bcc	fe2c3358 <IRQ_STACK_BASE+0xba2c3358>
    3354:	00000000 	andeq	r0, r0, r0
    3358:	24000000 	strcs	r0, [r0], #-0
    335c:	400030c8 	andmi	r3, r0, r8, asr #1
    3360:	0000160d 	andeq	r1, r0, sp, lsl #12
    3364:	02520125 	subseq	r0, r2, #1073741833	; 0x40000009
    3368:	01250c91 			; <UNDEFINED> instruction: 0x01250c91
    336c:	7c030551 	cfstr32vc	mvfx0, [r3], {81}	; 0x51
    3370:	25400182 	strbcs	r0, [r0, #-386]	; 0xfffffe7e
    3374:	74025001 	strvc	r5, [r2], #-1
    3378:	26000000 	strcs	r0, [r0], -r0
    337c:	00000d37 	andeq	r0, r0, r7, lsr sp
    3380:	384c3a01 	stmdacc	ip, {r0, r9, fp, ip, sp}^
    3384:	00044000 	andeq	r4, r4, r0
    3388:	9c010000 	stcls	0, cr0, [r1], {-0}
    338c:	0000075a 	andeq	r0, r0, sl, asr r7
    3390:	000bd427 	andeq	sp, fp, r7, lsr #8
    3394:	743a0100 	ldrtvc	r0, [sl], #-256	; 0xffffff00
    3398:	01000000 	mrseq	r0, (UNDEF: 0)
    339c:	0d312850 	ldceq	8, cr2, [r1, #-320]!	; 0xfffffec0
    33a0:	3c010000 	stccc	0, cr0, [r1], {-0}
    33a4:	00000074 	andeq	r0, r0, r4, ror r0
    33a8:	0c0c2900 	stceq	9, cr2, [ip], {-0}
    33ac:	43010000 	movwmi	r0, #4096	; 0x1000
    33b0:	075a2a01 	ldrbeq	r2, [sl, -r1, lsl #20]
    33b4:	38500000 	ldmdacc	r0, {}^	; <UNPREDICTABLE>
    33b8:	00684000 	rsbeq	r4, r8, r0
    33bc:	9c010000 	stcls	0, cr0, [r1], {-0}
    33c0:	000c4a26 	andeq	r4, ip, r6, lsr #20
    33c4:	b84f0100 	stmdalt	pc, {r8}^	; <UNPREDICTABLE>
    33c8:	c8400038 	stmdagt	r0, {r3, r4, r5}^
    33cc:	01000001 	tsteq	r0, r1
    33d0:	0007969c 	muleq	r7, ip, r6
    33d4:	075a2b00 	ldrbeq	r2, [sl, -r0, lsl #22]
    33d8:	38b80000 	ldmcc	r8!, {}	; <UNPREDICTABLE>
    33dc:	0c384000 	ldceq	0, cr4, [r8], #-0
    33e0:	51010000 	mrspl	r0, (UNDEF: 1)
    33e4:	0afd2600 	beq	fff4cbec <IRQ_STACK_BASE+0xbbf4cbec>
    33e8:	7c010000 	stcvc	0, cr0, [r1], {-0}
    33ec:	40003a80 	andmi	r3, r0, r0, lsl #21
    33f0:	0000017c 	andeq	r0, r0, ip, ror r1
    33f4:	07f39c01 	ldrbeq	r9, [r3, r1, lsl #24]!
    33f8:	692c0000 	stmdbvs	ip!, {}	; <UNPREDICTABLE>
    33fc:	7c010064 	stcvc	0, cr0, [r1], {100}	; 0x64
    3400:	0000002c 	andeq	r0, r0, ip, lsr #32
    3404:	00003af5 	strdeq	r3, [r0], -r5
    3408:	006e652d 	rsbeq	r6, lr, sp, lsr #10
    340c:	002c7c01 	eoreq	r7, ip, r1, lsl #24
    3410:	51010000 	mrspl	r0, (UNDEF: 1)
    3414:	000cd32e 	andeq	sp, ip, lr, lsr #6
    3418:	2c7e0100 	ldfcse	f0, [lr], #-0
    341c:	41000000 	mrsmi	r0, (UNDEF: 0)
    3420:	2e00003b 	mcrcs	0, 0, r0, cr0, cr11, {1}
    3424:	00000c1b 	andeq	r0, r0, fp, lsl ip
    3428:	002c7f01 	eoreq	r7, ip, r1, lsl #30
    342c:	3b5f0000 	blcc	17c3434 <STACK_SIZE+0xfc3434>
    3430:	f42e0000 	vld4.8	{d0-d3}, [lr], r0
    3434:	0100000b 	tsteq	r0, fp
    3438:	00002c80 	andeq	r2, r0, r0, lsl #25
    343c:	003b7300 	eorseq	r7, fp, r0, lsl #6
    3440:	3a180000 	bcc	603448 <IRQ_STACK_SIZE+0x5fb448>
    3444:	fc000001 	stc2	0, cr0, [r0], {1}
    3448:	3040003b 	subcc	r0, r0, fp, lsr r0
    344c:	01000000 	mrseq	r0, (UNDEF: 0)
    3450:	00081e9c 	muleq	r8, ip, lr
    3454:	01461a00 	cmpeq	r6, r0, lsl #20
    3458:	50010000 	andpl	r0, r1, r0
    345c:	00014f19 	andeq	r4, r1, r9, lsl pc
    3460:	003b9100 	eorseq	r9, fp, r0, lsl #2
    3464:	01581a00 	cmpeq	r8, r0, lsl #20
    3468:	52010000 	andpl	r0, r1, #0
    346c:	0b4a2f00 	bleq	128f074 <STACK_SIZE+0xa8f074>
    3470:	a7010000 	strge	r0, [r1, -r0]
    3474:	0000004f 	andeq	r0, r0, pc, asr #32
    3478:	40003c2c 	andmi	r3, r0, ip, lsr #24
    347c:	00000028 	andeq	r0, r0, r8, lsr #32
    3480:	08529c01 	ldmdaeq	r2, {r0, sl, fp, ip, pc}^
    3484:	782c0000 	stmdavc	ip!, {}	; <UNPREDICTABLE>
    3488:	2ca70100 	stfcss	f0, [r7]
    348c:	b2000000 	andlt	r0, r0, #0
    3490:	2c00003b 	stccs	0, cr0, [r0], {59}	; 0x3b
    3494:	a7010079 	smlsdxge	r1, r9, r0, r0
    3498:	0000002c 	andeq	r0, r0, ip, lsr #32
    349c:	00003bd3 	ldrdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    34a0:	0d7a2f00 	ldcleq	15, cr2, [sl, #-0]
    34a4:	ac010000 	stcge	0, cr0, [r1], {-0}
    34a8:	00000072 	andeq	r0, r0, r2, ror r0
    34ac:	40003c54 	andmi	r3, r0, r4, asr ip
    34b0:	00000024 	andeq	r0, r0, r4, lsr #32
    34b4:	08849c01 	stmeq	r4, {r0, sl, fp, ip, pc}
    34b8:	782c0000 	stmdavc	ip!, {}	; <UNPREDICTABLE>
    34bc:	2cac0100 	stfcss	f0, [ip]
    34c0:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    34c4:	2d00003b 	stccs	0, cr0, [r0, #-236]	; 0xffffff14
    34c8:	ac010079 	stcge	0, cr0, [r1], {121}	; 0x79
    34cc:	0000002c 	andeq	r0, r0, ip, lsr #32
    34d0:	26005101 	strcs	r5, [r0], -r1, lsl #2
    34d4:	00000ad4 	ldrdeq	r0, [r0], -r4
    34d8:	3c78b101 	ldfccp	f3, [r8], #-4
    34dc:	00884000 	addeq	r4, r8, r0
    34e0:	9c010000 	stcls	0, cr0, [r1], {-0}
    34e4:	000008db 	ldrdeq	r0, [r0], -fp
    34e8:	01007830 	tsteq	r0, r0, lsr r8
    34ec:	00002cb3 			; <UNDEFINED> instruction: 0x00002cb3
    34f0:	003c1500 	eorseq	r1, ip, r0, lsl #10
    34f4:	00793000 	rsbseq	r3, r9, r0
    34f8:	002cb301 	eoreq	fp, ip, r1, lsl #6
    34fc:	3c340000 	ldccc	0, cr0, [r4], #-0
    3500:	3a310000 	bcc	c43508 <STACK_SIZE+0x443508>
    3504:	b8000001 	stmdalt	r0, {r0}
    3508:	6040003c 	subvs	r0, r0, ip, lsr r0
    350c:	0100000c 	tsteq	r0, ip
    3510:	015819b9 	ldrheq	r1, [r8, #-153]	; 0xffffff67
    3514:	3c530000 	mracc	r0, r3, acc0
    3518:	4f320000 	svcmi	0x00320000
    351c:	19000001 	stmdbne	r0, {r0}
    3520:	00000146 	andeq	r0, r0, r6, asr #2
    3524:	00003c67 	andeq	r3, r0, r7, ror #24
    3528:	0a260000 	beq	983530 <STACK_SIZE+0x183530>
    352c:	0100000b 	tsteq	r0, fp
    3530:	003d00be 	ldrhteq	r0, [sp], -lr
    3534:	00008840 	andeq	r8, r0, r0, asr #16
    3538:	3d9c0100 	ldfccs	f0, [ip]
    353c:	33000009 	movwcc	r0, #9
    3540:	00000cc5 	andeq	r0, r0, r5, asr #25
    3544:	002cbe01 	eoreq	fp, ip, r1, lsl #28
    3548:	3c870000 	stccc	0, cr0, [r7], {0}
    354c:	78300000 	ldmdavc	r0!, {}	; <UNPREDICTABLE>
    3550:	2cc00100 	stfcse	f0, [r0], {0}
    3554:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    3558:	3000003c 	andcc	r0, r0, ip, lsr r0
    355c:	c0010079 	andgt	r0, r1, r9, ror r0
    3560:	0000002c 	andeq	r0, r0, ip, lsr #32
    3564:	00003cc7 	andeq	r3, r0, r7, asr #25
    3568:	00013a31 	andeq	r3, r1, r1, lsr sl
    356c:	003d4000 	eorseq	r4, sp, r0
    3570:	000c7840 	andeq	r7, ip, r0, asr #16
    3574:	32c60100 	sbccc	r0, r6, #0, 2
    3578:	00000158 	andeq	r0, r0, r8, asr r1
    357c:	00014f32 	andeq	r4, r1, r2, lsr pc
    3580:	01461900 	cmpeq	r6, r0, lsl #18
    3584:	3ce60000 	stclcc	0, cr0, [r6]
    3588:	00000000 	andeq	r0, r0, r0
    358c:	000c7a26 	andeq	r7, ip, r6, lsr #20
    3590:	88cb0100 	stmiahi	fp, {r8}^
    3594:	1440003d 	strbne	r0, [r0], #-61	; 0xffffffc3
    3598:	01000000 	mrseq	r0, (UNDEF: 0)
    359c:	0009759c 	muleq	r9, ip, r5
    35a0:	00782d00 	rsbseq	r2, r8, r0, lsl #26
    35a4:	0975cb01 	ldmdbeq	r5!, {r0, r8, r9, fp, lr, pc}^
    35a8:	50010000 	andpl	r0, r1, r0
    35ac:	0100792d 	tsteq	r0, sp, lsr #18
    35b0:	000975cb 	andeq	r7, r9, fp, asr #11
    35b4:	2d510100 	ldfcse	f0, [r1, #-0]
    35b8:	01007066 	tsteq	r0, r6, rrx
    35bc:	00097bcb 	andeq	r7, r9, fp, asr #23
    35c0:	00520100 	subseq	r0, r2, r0, lsl #2
    35c4:	002c0405 	eoreq	r0, ip, r5, lsl #8
    35c8:	04050000 	streq	r0, [r5], #-0
    35cc:	00000981 	andeq	r0, r0, r1, lsl #19
    35d0:	00004806 	andeq	r4, r0, r6, lsl #16
    35d4:	0ba82600 	bleq	fea0cddc <IRQ_STACK_BASE+0xbaa0cddc>
    35d8:	d1010000 	mrsle	r0, (UNDEF: 1)
    35dc:	40003d9c 	mulmi	r0, ip, sp
    35e0:	000000a4 	andeq	r0, r0, r4, lsr #1
    35e4:	0a239c01 	beq	8ea5f0 <STACK_SIZE+0xea5f0>
    35e8:	782d0000 	stmdavc	sp!, {}	; <UNPREDICTABLE>
    35ec:	2cd10100 	ldfcse	f0, [r1], {0}
    35f0:	01000000 	mrseq	r0, (UNDEF: 0)
    35f4:	00792c50 	rsbseq	r2, r9, r0, asr ip
    35f8:	002cd101 	eoreq	sp, ip, r1, lsl #2
    35fc:	3d060000 	stccc	0, cr0, [r6, #-0]
    3600:	662c0000 	strtvs	r0, [ip], -r0
    3604:	d1010070 	tstle	r1, r0, ror r0
    3608:	0000097b 	andeq	r0, r0, fp, ror r9
    360c:	00003d25 	andeq	r3, r0, r5, lsr #26
    3610:	000bf92e 	andeq	pc, fp, lr, lsr #18
    3614:	2cd30100 	ldfcse	f0, [r3], {0}
    3618:	46000000 	strmi	r0, [r0], -r0
    361c:	2e00003d 	mcrcs	0, 0, r0, cr0, cr13, {1}
    3620:	00000c8b 	andeq	r0, r0, fp, lsl #25
    3624:	002cd301 	eoreq	sp, ip, r1, lsl #6
    3628:	3d590000 	ldclcc	0, cr0, [r9, #-0]
    362c:	78300000 	ldmdavc	r0!, {}	; <UNPREDICTABLE>
    3630:	d4010078 	strle	r0, [r1], #-120	; 0xffffff88
    3634:	0000002c 	andeq	r0, r0, ip, lsr #32
    3638:	00003d6c 	andeq	r3, r0, ip, ror #26
    363c:	00797930 	rsbseq	r7, r9, r0, lsr r9
    3640:	002cd401 	eoreq	sp, ip, r1, lsl #8
    3644:	3d8b0000 	stccc	0, cr0, [fp]
    3648:	3a310000 	bcc	c43650 <STACK_SIZE+0x443650>
    364c:	e8000001 	stmda	r0, {r0}
    3650:	9040003d 	subls	r0, r0, sp, lsr r0
    3654:	0100000c 	tsteq	r0, ip
    3658:	015819da 	ldrsbeq	r1, [r8, #-154]	; 0xffffff66
    365c:	3daa0000 	stccc	0, cr0, [sl]
    3660:	4f320000 	svcmi	0x00320000
    3664:	19000001 	stmdbne	r0, {r0}
    3668:	00000146 	andeq	r0, r0, r6, asr #2
    366c:	00003dd5 	ldrdeq	r3, [r0], -r5
    3670:	58260000 	stmdapl	r6!, {}	; <UNPREDICTABLE>
    3674:	0100000b 	tsteq	r0, fp
    3678:	003e40df 	ldrsbteq	r4, [lr], -pc
    367c:	00008c40 	andeq	r8, r0, r0, asr #24
    3680:	c39c0100 	orrsgt	r0, ip, #0, 2
    3684:	2d00000a 	stccs	0, cr0, [r0, #-40]	; 0xffffffd8
    3688:	df010078 	svcle	0x00010078
    368c:	0000002c 	andeq	r0, r0, ip, lsr #32
    3690:	792c5001 	stmdbvc	ip!, {r0, ip, lr}
    3694:	2cdf0100 	ldfcse	f0, [pc], {0}
    3698:	fa000000 	blx	36a0 <ABORT_STACK_SIZE+0x32a0>
    369c:	2c00003d 	stccs	0, cr0, [r0], {61}	; 0x3d
    36a0:	01007066 	tsteq	r0, r6, rrx
    36a4:	00097bdf 	ldrdeq	r7, [r9], -pc	; <UNPREDICTABLE>
    36a8:	003e1b00 	eorseq	r1, lr, r0, lsl #22
    36ac:	0bf93300 	bleq	ffe502b4 <IRQ_STACK_BASE+0xbbe502b4>
    36b0:	df010000 	svcle	0x00010000
    36b4:	0000002c 	andeq	r0, r0, ip, lsr #32
    36b8:	00003e3c 	andeq	r3, r0, ip, lsr lr
    36bc:	000c8b27 	andeq	r8, ip, r7, lsr #22
    36c0:	2cdf0100 	ldfcse	f0, [pc], {0}
    36c4:	02000000 	andeq	r0, r0, #0
    36c8:	78300091 	ldmdavc	r0!, {r0, r4, r7}
    36cc:	e1010078 	hlt	0x1008
    36d0:	0000002c 	andeq	r0, r0, ip, lsr #32
    36d4:	00003e5d 	andeq	r3, r0, sp, asr lr
    36d8:	00797930 	rsbseq	r7, r9, r0, lsr r9
    36dc:	002ce101 	eoreq	lr, ip, r1, lsl #2
    36e0:	3e710000 	cdpcc	0, 7, cr0, cr1, cr0, {0}
    36e4:	3a310000 	bcc	c436ec <STACK_SIZE+0x4436ec>
    36e8:	80000001 	andhi	r0, r0, r1
    36ec:	a840003e 	stmdage	r0, {r1, r2, r3, r4, r5}^
    36f0:	0100000c 	tsteq	r0, ip
    36f4:	015819e7 	cmpeq	r8, r7, ror #19
    36f8:	3eba0000 	cdpcc	0, 11, cr0, cr10, cr0, {0}
    36fc:	4f190000 	svcmi	0x00190000
    3700:	d9000001 	stmdble	r0, {r0}
    3704:	1900003e 	stmdbne	r0, {r1, r2, r3, r4, r5}
    3708:	00000146 	andeq	r0, r0, r6, asr #2
    370c:	00003eec 	andeq	r3, r0, ip, ror #29
    3710:	24260000 	strtcs	r0, [r6], #-0
    3714:	0100000b 	tsteq	r0, fp
    3718:	003eccec 	eorseq	ip, lr, ip, ror #25
    371c:	00002840 	andeq	r2, r0, r0, asr #16
    3720:	f39c0100 	vaddw.u16	q0, q6, d0
    3724:	2700000a 	strcs	r0, [r0, -sl]
    3728:	00000c33 	andeq	r0, r0, r3, lsr ip
    372c:	002cec01 	eoreq	lr, ip, r1, lsl #24
    3730:	50010000 	andpl	r0, r1, r0
    3734:	000cad27 	andeq	sl, ip, r7, lsr #26
    3738:	2cec0100 	stfcse	f0, [ip]
    373c:	01000000 	mrseq	r0, (UNDEF: 0)
    3740:	40260051 	eormi	r0, r6, r1, asr r0
    3744:	0100000d 	tsteq	r0, sp
    3748:	003ef4f4 	ldrshteq	pc, [lr], -r4	; <UNPREDICTABLE>
    374c:	00003440 	andeq	r3, r0, r0, asr #8
    3750:	239c0100 	orrscs	r0, ip, #0, 2
    3754:	2700000b 	strcs	r0, [r0, -fp]
    3758:	00000c33 	andeq	r0, r0, r3, lsr ip
    375c:	002cf401 	eoreq	pc, ip, r1, lsl #8
    3760:	50010000 	andpl	r0, r1, r0
    3764:	000cad27 	andeq	sl, ip, r7, lsr #26
    3768:	2cf40100 	ldfcse	f0, [r4]
    376c:	01000000 	mrseq	r0, (UNDEF: 0)
    3770:	64180051 	ldrvs	r0, [r8], #-81	; 0xffffffaf
    3774:	28000001 	stmdacs	r0, {r0}
    3778:	1c40003f 	mcrrne	0, 3, r0, r0, cr15
    377c:	01000000 	mrseq	r0, (UNDEF: 0)
    3780:	000b409c 	muleq	fp, ip, r0
    3784:	01751900 	cmneq	r5, r0, lsl #18
    3788:	3f0c0000 	svccc	0x000c0000
    378c:	34000000 	strcc	r0, [r0], #-0
    3790:	00000b91 	muleq	r0, r1, fp
    3794:	44010701 	strmi	r0, [r1], #-1793	; 0xfffff8ff
    3798:	2440003f 	strbcs	r0, [r0], #-63	; 0xffffffc1
    379c:	01000000 	mrseq	r0, (UNDEF: 0)
    37a0:	000b659c 	muleq	fp, ip, r5
    37a4:	0b1e3500 	bleq	790bac <IRQ_STACK_SIZE+0x788bac>
    37a8:	07010000 	streq	r0, [r1, -r0]
    37ac:	00002c01 	andeq	r2, r0, r1, lsl #24
    37b0:	00500100 	subseq	r0, r0, r0, lsl #2
    37b4:	000d0b34 	andeq	r0, sp, r4, lsr fp
    37b8:	011a0100 	tsteq	sl, r0, lsl #2
    37bc:	40003f68 	andmi	r3, r0, r8, ror #30
    37c0:	00000144 	andeq	r0, r0, r4, asr #2
    37c4:	0c709c01 	ldcleq	12, cr9, [r0], #-4
    37c8:	78360000 	ldmdavc	r6!, {}	; <UNPREDICTABLE>
    37cc:	011a0100 	tsteq	sl, r0, lsl #2
    37d0:	0000002c 	andeq	r0, r0, ip, lsr #32
    37d4:	00003f33 	andeq	r3, r0, r3, lsr pc
    37d8:	01007936 	tsteq	r0, r6, lsr r9
    37dc:	002c011a 	eoreq	r0, ip, sl, lsl r1
    37e0:	3f510000 	svccc	0x00510000
    37e4:	66360000 	ldrtvs	r0, [r6], -r0
    37e8:	1a010070 	bne	439b0 <IRQ_STACK_SIZE+0x3b9b0>
    37ec:	00007201 	andeq	r7, r0, r1, lsl #4
    37f0:	003f7000 	eorseq	r7, pc, r0
    37f4:	78783700 	ldmdavc	r8!, {r8, r9, sl, ip, sp}^
    37f8:	011d0100 	tsteq	sp, r0, lsl #2
    37fc:	0000002c 	andeq	r0, r0, ip, lsr #32
    3800:	00003f9c 	muleq	r0, ip, pc	; <UNPREDICTABLE>
    3804:	00797937 	rsbseq	r7, r9, r7, lsr r9
    3808:	2c011d01 	stccs	13, cr1, [r1], {1}
    380c:	d3000000 	movwle	r0, #0
    3810:	3700003f 	smladxcc	r0, pc, r0, r0	; <UNPREDICTABLE>
    3814:	1d010070 	stcne	0, cr0, [r1, #-448]	; 0xfffffe40
    3818:	00002c01 	andeq	r2, r0, r1, lsl #24
    381c:	00400000 	subeq	r0, r0, r0
    3820:	00743700 	rsbseq	r3, r4, r0, lsl #14
    3824:	7b011e01 	blvc	4b030 <IRQ_STACK_SIZE+0x43030>
    3828:	64000000 	strvs	r0, [r0], #-0
    382c:	37000040 	strcc	r0, [r0, -r0, asr #32]
    3830:	00776172 	rsbseq	r6, r7, r2, ror r1
    3834:	7b012001 	blvc	4b840 <IRQ_STACK_SIZE+0x43840>
    3838:	a3000000 	movwge	r0, #0
    383c:	38000040 	stmdacc	r0, {r6}
    3840:	21010077 	tstcs	r1, r7, ror r0
    3844:	00004f01 	andeq	r4, r0, r1, lsl #30
    3848:	37570100 	ldrbcc	r0, [r7, -r0, lsl #2]
    384c:	22010068 	andcs	r0, r1, #104	; 0x68
    3850:	00004f01 	andeq	r4, r0, r1, lsl #30
    3854:	0040e400 	subeq	lr, r0, r0, lsl #8
    3858:	61703700 	cmnvs	r0, r0, lsl #14
    385c:	23010064 	movwcs	r0, #4196	; 0x1064
    3860:	00004f01 	andeq	r4, r0, r1, lsl #30
    3864:	00410400 	subeq	r0, r1, r0, lsl #8
    3868:	013a1e00 	teqeq	sl, r0, lsl #28
    386c:	40340000 	eorsmi	r0, r4, r0
    3870:	0cc84000 	stcleq	0, cr4, [r8], {0}
    3874:	37010000 	strcc	r0, [r1, -r0]
    3878:	000c4201 	andeq	r4, ip, r1, lsl #4
    387c:	01581900 	cmpeq	r8, r0, lsl #18
    3880:	41230000 	teqmi	r3, r0
    3884:	4f320000 	svcmi	0x00320000
    3888:	32000001 	andcc	r0, r0, #1
    388c:	00000146 	andeq	r0, r0, r6, asr #2
    3890:	40082400 	andmi	r2, r8, r0, lsl #8
    3894:	162c4000 	strtne	r4, [ip], -r0
    3898:	01250000 	teqeq	r5, r0
    389c:	00770253 	rsbseq	r0, r7, r3, asr r2
    38a0:	02520125 	subseq	r0, r2, #1073741833	; 0x40000009
    38a4:	01250079 	teqeq	r5, r9, ror r0
    38a8:	01f30351 	mvnseq	r0, r1, asr r3
    38ac:	50012552 	andpl	r2, r1, r2, asr r5
    38b0:	828c0305 	addhi	r0, ip, #335544320	; 0x14000000
    38b4:	02254001 	eoreq	r4, r5, #1
    38b8:	7a02007d 	bvc	83ab4 <IRQ_STACK_SIZE+0x7bab4>
    38bc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    38c0:	00000182 	andeq	r0, r0, r2, lsl #3
    38c4:	400040ac 	andmi	r4, r0, ip, lsr #1
    38c8:	000003c8 	andeq	r0, r0, r8, asr #7
    38cc:	0d789c01 	ldcleq	12, cr9, [r8, #-4]!
    38d0:	8f190000 	svchi	0x00190000
    38d4:	36000001 	strcc	r0, [r0], -r1
    38d8:	19000041 	stmdbne	r0, {r0, r6}
    38dc:	00000199 	muleq	r0, r9, r1
    38e0:	00004156 	andeq	r4, r0, r6, asr r1
    38e4:	0001a319 	andeq	sl, r1, r9, lsl r3
    38e8:	00418d00 	subeq	r8, r1, r0, lsl #26
    38ec:	01af1900 			; <UNDEFINED> instruction: 0x01af1900
    38f0:	41ad0000 			; <UNDEFINED> instruction: 0x41ad0000
    38f4:	bb190000 	bllt	6438fc <IRQ_STACK_SIZE+0x63b8fc>
    38f8:	cd000001 	stcgt	0, cr0, [r0, #-4]
    38fc:	1a000041 	bne	3a08 <ABORT_STACK_SIZE+0x3608>
    3900:	000001c7 	andeq	r0, r0, r7, asr #3
    3904:	1a049102 	bne	127d14 <IRQ_STACK_SIZE+0x11fd14>
    3908:	000001d2 	ldrdeq	r0, [r0], -r2
    390c:	20089102 	andcs	r9, r8, r2, lsl #2
    3910:	000001dd 	ldrdeq	r0, [r0], -sp
    3914:	000042d4 	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    3918:	0001e920 	andeq	lr, r1, r0, lsr #18
    391c:	0044a700 	subeq	sl, r4, r0, lsl #14
    3920:	01f52000 	mvnseq	r2, r0
    3924:	46e30000 	strbtmi	r0, [r3], r0
    3928:	01200000 	teqeq	r0, r0
    392c:	3a000002 	bcc	393c <ABORT_STACK_SIZE+0x353c>
    3930:	20000048 	andcs	r0, r0, r8, asr #32
    3934:	0000020d 	andeq	r0, r0, sp, lsl #4
    3938:	00004b9d 	muleq	r0, sp, fp
    393c:	00021920 	andeq	r1, r2, r0, lsr #18
    3940:	004bbd00 	subeq	fp, fp, r0, lsl #26
    3944:	02242000 	eoreq	r2, r4, #0
    3948:	4bfb0000 	blmi	ffec3950 <IRQ_STACK_BASE+0xbbec3950>
    394c:	2f200000 	svccs	0x00200000
    3950:	0f000002 	svceq	0x00000002
    3954:	2000004c 	andcs	r0, r0, ip, asr #32
    3958:	0000023a 	andeq	r0, r0, sl, lsr r2
    395c:	00004c75 	andeq	r4, r0, r5, ror ip
    3960:	0002451b 	andeq	r4, r2, fp, lsl r5
    3964:	40910200 	addsmi	r0, r1, r0, lsl #4
    3968:	0002511b 	andeq	r5, r2, fp, lsl r1
    396c:	b8910300 	ldmlt	r1, {r8, r9}
    3970:	025d207f 	subseq	r2, sp, #127	; 0x7f
    3974:	4cdb0000 	ldclmi	0, cr0, [fp], {0}
    3978:	3a1e0000 	bcc	783980 <IRQ_STACK_SIZE+0x77b980>
    397c:	78000001 	stmdavc	r0, {r0}
    3980:	08400042 	stmdaeq	r0, {r1, r6}^
    3984:	0100000d 	tsteq	r0, sp
    3988:	0d530189 	ldfeqe	f0, [r3, #-548]	; 0xfffffddc
    398c:	58320000 	ldmdapl	r2!, {}	; <UNPREDICTABLE>
    3990:	32000001 	andcc	r0, r0, #1
    3994:	0000014f 	andeq	r0, r0, pc, asr #2
    3998:	00014619 	andeq	r4, r1, r9, lsl r6
    399c:	004d6300 	subeq	r6, sp, r0, lsl #6
    39a0:	3a230000 	bcc	8c39a8 <STACK_SIZE+0xc39a8>
    39a4:	14000001 	strne	r0, [r0], #-1
    39a8:	28400043 	stmdacs	r0, {r0, r1, r6}^
    39ac:	0100000d 	tsteq	r0, sp
    39b0:	58320192 	ldmdapl	r2!, {r1, r4, r7, r8}
    39b4:	32000001 	andcc	r0, r0, #1
    39b8:	0000014f 	andeq	r0, r0, pc, asr #2
    39bc:	00014619 	andeq	r4, r1, r9, lsl r6
    39c0:	004d8600 	subeq	r8, sp, r0, lsl #12
    39c4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    39c8:	0000028a 	andeq	r0, r0, sl, lsl #5
    39cc:	40004474 	andmi	r4, r0, r4, ror r4
    39d0:	00000174 	andeq	r0, r0, r4, ror r1
    39d4:	0e399c01 	cdpeq	12, 3, cr9, cr9, cr1, {0}
    39d8:	97190000 	ldrls	r0, [r9, -r0]
    39dc:	a9000002 	stmdbge	r0, {r1}
    39e0:	1900004d 	stmdbne	r0, {r0, r2, r3, r6}
    39e4:	000002a1 	andeq	r0, r0, r1, lsr #5
    39e8:	00004dc9 	andeq	r4, r0, r9, asr #27
    39ec:	0002ab19 	andeq	sl, r2, r9, lsl fp
    39f0:	004e0000 	subeq	r0, lr, r0
    39f4:	02b71900 	adcseq	r1, r7, #0, 18
    39f8:	4e200000 	cdpmi	0, 2, cr0, cr0, cr0, {0}
    39fc:	c31a0000 	tstgt	sl, #0
    3a00:	02000002 	andeq	r0, r0, #2
    3a04:	cf1a0091 	svcgt	0x001a0091
    3a08:	02000002 	andeq	r0, r0, #2
    3a0c:	da1a0491 	ble	684c58 <IRQ_STACK_SIZE+0x67cc58>
    3a10:	02000002 	andeq	r0, r0, #2
    3a14:	e5200891 	str	r0, [r0, #-2193]!	; 0xfffff76f
    3a18:	40000002 	andmi	r0, r0, r2
    3a1c:	3900004e 	stmdbcc	r0, {r1, r2, r3, r6}
    3a20:	000002f1 	strdeq	r0, [r0], -r1
    3a24:	02fd2000 	rscseq	r2, sp, #0
    3a28:	4e680000 	cdpmi	0, 6, cr0, cr8, cr0, {0}
    3a2c:	08200000 	stmdaeq	r0!, {}	; <UNPREDICTABLE>
    3a30:	9a000003 	bls	3a44 <ABORT_STACK_SIZE+0x3644>
    3a34:	2000004e 	andcs	r0, r0, lr, asr #32
    3a38:	00000313 	andeq	r0, r0, r3, lsl r3
    3a3c:	00004ed8 	ldrdeq	r4, [r0], -r8
    3a40:	00031e20 	andeq	r1, r3, r0, lsr #28
    3a44:	004f0f00 	subeq	r0, pc, r0, lsl #30
    3a48:	03291b00 	teqeq	r9, #0, 22
    3a4c:	91020000 	mrsls	r0, (UNDEF: 2)
    3a50:	03351b40 	teqeq	r5, #64, 22	; 0x10000
    3a54:	91030000 	mrsls	r0, (UNDEF: 3)
    3a58:	41207fb8 			; <UNDEFINED> instruction: 0x41207fb8
    3a5c:	46000003 	strmi	r0, [r0], -r3
    3a60:	2300004f 	movwcs	r0, #79	; 0x4f
    3a64:	0000013a 	andeq	r0, r0, sl, lsr r1
    3a68:	4000456c 	andmi	r4, r0, ip, ror #10
    3a6c:	00000d48 	andeq	r0, r0, r8, asr #26
    3a70:	3201ad01 	andcc	sl, r1, #1, 26	; 0x40
    3a74:	00000158 	andeq	r0, r0, r8, asr r1
    3a78:	00014f32 	andeq	r4, r1, r2, lsr pc
    3a7c:	01461900 	cmpeq	r6, r0, lsl #18
    3a80:	4f9e0000 	svcmi	0x009e0000
    3a84:	00000000 	andeq	r0, r0, r0
    3a88:	00034e18 	andeq	r4, r3, r8, lsl lr
    3a8c:	0045e800 	subeq	lr, r5, r0, lsl #16
    3a90:	00021c40 	andeq	r1, r2, r0, asr #24
    3a94:	7b9c0100 	blvc	fe703e9c <IRQ_STACK_BASE+0xba703e9c>
    3a98:	1900000f 	stmdbne	r0, {r0, r1, r2, r3}
    3a9c:	0000035b 	andeq	r0, r0, fp, asr r3
    3aa0:	00004fc1 	andeq	r4, r0, r1, asr #31
    3aa4:	00036519 	andeq	r6, r3, r9, lsl r5
    3aa8:	004ff900 	subeq	pc, pc, r0, lsl #18
    3aac:	036f1900 	cmneq	pc, #0, 18
    3ab0:	50190000 	andspl	r0, r9, r0
    3ab4:	7b190000 	blvc	643abc <IRQ_STACK_SIZE+0x63babc>
    3ab8:	39000003 	stmdbcc	r0, {r0, r1}
    3abc:	19000050 	stmdbne	r0, {r4, r6}
    3ac0:	00000387 	andeq	r0, r0, r7, lsl #7
    3ac4:	00005059 	andeq	r5, r0, r9, asr r0
    3ac8:	0003931a 	andeq	r9, r3, sl, lsl r3
    3acc:	04910200 	ldreq	r0, [r1], #512	; 0x200
    3ad0:	00039e1a 	andeq	r9, r3, sl, lsl lr
    3ad4:	08910200 	ldmeq	r1, {r9}
    3ad8:	0003a920 	andeq	sl, r3, r0, lsr #18
    3adc:	0050d600 	subseq	sp, r0, r0, lsl #12
    3ae0:	028a1e00 	addeq	r1, sl, #0, 28
    3ae4:	46280000 	strtmi	r0, [r8], -r0
    3ae8:	0d684000 	stcleq	0, cr4, [r8, #-0]
    3aec:	c4010000 	strgt	r0, [r1], #-0
    3af0:	000f4a01 	andeq	r4, pc, r1, lsl #20
    3af4:	02da3200 	sbcseq	r3, sl, #0, 4
    3af8:	cf320000 	svcgt	0x00320000
    3afc:	19000002 	stmdbne	r0, {r1}
    3b00:	000002c3 	andeq	r0, r0, r3, asr #5
    3b04:	0000511a 	andeq	r5, r0, sl, lsl r1
    3b08:	0002b732 	andeq	fp, r2, r2, lsr r7
    3b0c:	02ab3200 	adceq	r3, fp, #0, 4
    3b10:	a11a0000 	tstge	sl, r0
    3b14:	03000002 	movweq	r0, #2
    3b18:	197efc91 	ldmdbne	lr!, {r0, r4, r7, sl, fp, ip, sp, lr, pc}^
    3b1c:	00000297 	muleq	r0, r7, r2
    3b20:	0000512d 	andeq	r5, r0, sp, lsr #2
    3b24:	000d681f 	andeq	r6, sp, pc, lsl r8
    3b28:	02e52100 	rsceq	r2, r5, #0, 2
    3b2c:	f1390000 			; <UNDEFINED> instruction: 0xf1390000
    3b30:	00000002 	andeq	r0, r0, r2
    3b34:	0002fd20 	andeq	pc, r2, r0, lsr #26
    3b38:	00514200 	subseq	r4, r1, r0, lsl #4
    3b3c:	03082000 	movweq	r2, #32768	; 0x8000
    3b40:	51740000 	cmnpl	r4, r0
    3b44:	13200000 	teqne	r0, #0
    3b48:	b2000003 	andlt	r0, r0, #3
    3b4c:	20000051 	andcs	r0, r0, r1, asr r0
    3b50:	0000031e 	andeq	r0, r0, lr, lsl r3
    3b54:	000051e9 	andeq	r5, r0, r9, ror #3
    3b58:	0003291b 	andeq	r2, r3, fp, lsl r9
    3b5c:	b0910300 	addslt	r0, r1, r0, lsl #6
    3b60:	03351b7f 	teqeq	r5, #130048	; 0x1fc00
    3b64:	91030000 	mrsls	r0, (UNDEF: 3)
    3b68:	41207fa8 	teqmi	r0, r8, lsr #31
    3b6c:	20000003 	andcs	r0, r0, r3
    3b70:	23000052 	movwcs	r0, #82	; 0x52
    3b74:	0000013a 	andeq	r0, r0, sl, lsr r1
    3b78:	4000477c 	andmi	r4, r0, ip, ror r7
    3b7c:	00000d88 	andeq	r0, r0, r8, lsl #27
    3b80:	3201ad01 	andcc	sl, r1, #1, 26	; 0x40
    3b84:	00000158 	andeq	r0, r0, r8, asr r1
    3b88:	00014f32 	andeq	r4, r1, r2, lsr pc
    3b8c:	01461900 	cmpeq	r6, r0, lsl #18
    3b90:	52780000 	rsbspl	r0, r8, #0
    3b94:	00000000 	andeq	r0, r0, r0
    3b98:	46a02400 	strtmi	r2, [r0], r0, lsl #8
    3b9c:	01824000 	orreq	r4, r2, r0
    3ba0:	01250000 	teqeq	r5, r0
    3ba4:	94910453 	ldrls	r0, [r1], #1107	; 0x453
    3ba8:	0125067f 	teqeq	r5, pc, ror r6
    3bac:	98910452 	ldmls	r1, {r1, r4, r6, sl}
    3bb0:	0125067f 	teqeq	r5, pc, ror r6
    3bb4:	fc910451 	ldc2	4, cr0, [r1], {81}	; 0x51
    3bb8:	0225067e 	eoreq	r0, r5, #132120576	; 0x7e00000
    3bbc:	7902087d 	stmdbvc	r2, {r0, r2, r3, r4, r5, r6, fp}
    3bc0:	7d022500 	cfstr32vc	mvfx2, [r2, #-0]
    3bc4:	007a0204 	rsbseq	r0, sl, r4, lsl #4
    3bc8:	a0340000 	eorsge	r0, r4, r0
    3bcc:	0100000c 	tsteq	r0, ip
    3bd0:	480401ca 	stmdami	r4, {r1, r3, r6, r7, r8}
    3bd4:	00804000 	addeq	r4, r0, r0
    3bd8:	9c010000 	stcls	0, cr0, [r1], {-0}
    3bdc:	00001059 	andeq	r1, r0, r9, asr r0
    3be0:	00317836 	eorseq	r7, r1, r6, lsr r8
    3be4:	2c01ca01 	stccs	10, cr12, [r1], {1}
    3be8:	9b000000 	blls	3bf0 <ABORT_STACK_SIZE+0x37f0>
    3bec:	36000052 			; <UNDEFINED> instruction: 0x36000052
    3bf0:	01003179 	tsteq	r0, r9, ror r1
    3bf4:	002c01ca 	eoreq	r0, ip, sl, asr #3
    3bf8:	52bc0000 	adcspl	r0, ip, #0
    3bfc:	78360000 	ldmdavc	r6!, {}	; <UNPREDICTABLE>
    3c00:	ca010032 	bgt	43cd0 <IRQ_STACK_SIZE+0x3bcd0>
    3c04:	00002c01 	andeq	r2, r0, r1, lsl #24
    3c08:	0052e800 	subseq	lr, r2, r0, lsl #16
    3c0c:	32793600 	rsbscc	r3, r9, #0, 12
    3c10:	01ca0100 	biceq	r0, sl, r0, lsl #2
    3c14:	0000002c 	andeq	r0, r0, ip, lsr #32
    3c18:	00005309 	andeq	r5, r0, r9, lsl #6
    3c1c:	000cc535 	andeq	ip, ip, r5, lsr r5
    3c20:	01ca0100 	biceq	r0, sl, r0, lsl #2
    3c24:	0000002c 	andeq	r0, r0, ip, lsr #32
    3c28:	38009102 	stmdacc	r0, {r1, r8, ip, pc}
    3c2c:	cc010069 	stcgt	0, cr0, [r1], {105}	; 0x69
    3c30:	00002c01 	andeq	r2, r0, r1, lsl #24
    3c34:	37510100 	ldrbcc	r0, [r1, -r0, lsl #2]
    3c38:	cc01006a 	stcgt	0, cr0, [r1], {106}	; 0x6a
    3c3c:	00002c01 	andeq	r2, r0, r1, lsl #24
    3c40:	00532a00 	subseq	r2, r3, r0, lsl #20
    3c44:	78783800 	ldmdavc	r8!, {fp, ip, sp}^
    3c48:	cd010031 	stcgt	0, cr0, [r1, #-196]	; 0xffffff3c
    3c4c:	00002c01 	andeq	r2, r0, r1, lsl #24
    3c50:	37500100 	ldrbcc	r0, [r0, -r0, lsl #2]
    3c54:	00317979 	eorseq	r7, r1, r9, ror r9
    3c58:	2c01cd01 	stccs	13, cr12, [r1], {1}
    3c5c:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    3c60:	38000053 	stmdacc	r0, {r0, r1, r4, r6}
    3c64:	00327878 	eorseq	r7, r2, r8, ror r8
    3c68:	2c01cd01 	stccs	13, cr12, [r1], {1}
    3c6c:	01000000 	mrseq	r0, (UNDEF: 0)
    3c70:	79793852 	ldmdbvc	r9!, {r1, r4, r6, fp, ip, sp}^
    3c74:	cd010032 	stcgt	0, cr0, [r1, #-200]	; 0xffffff38
    3c78:	00002c01 	andeq	r2, r0, r1, lsl #24
    3c7c:	23530100 	cmpcs	r3, #0, 2
    3c80:	0000013a 	andeq	r0, r0, sl, lsr r1
    3c84:	40004848 	andmi	r4, r0, r8, asr #16
    3c88:	00000da8 	andeq	r0, r0, r8, lsr #27
    3c8c:	3201e901 	andcc	lr, r1, #16384	; 0x4000
    3c90:	00000158 	andeq	r0, r0, r8, asr r1
    3c94:	00014f19 	andeq	r4, r1, r9, lsl pc
    3c98:	00535b00 	subseq	r5, r3, r0, lsl #22
    3c9c:	01461900 	cmpeq	r6, r0, lsl #18
    3ca0:	536e0000 	cmnpl	lr, #0
    3ca4:	00000000 	andeq	r0, r0, r0
    3ca8:	000cb534 	andeq	fp, ip, r4, lsr r5
    3cac:	01ee0100 	mvneq	r0, r0, lsl #2
    3cb0:	40004884 	andmi	r4, r0, r4, lsl #17
    3cb4:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    3cb8:	121a9c01 	andsne	r9, sl, #256	; 0x100
    3cbc:	78360000 	ldmdavc	r6!, {}	; <UNPREDICTABLE>
    3cc0:	ee010031 	mcr	0, 0, r0, cr1, cr1, {1}
    3cc4:	00002c01 	andeq	r2, r0, r1, lsl #24
    3cc8:	00538e00 	subseq	r8, r3, r0, lsl #28
    3ccc:	31793600 	cmncc	r9, r0, lsl #12
    3cd0:	01ee0100 	mvneq	r0, r0, lsl #2
    3cd4:	0000002c 	andeq	r0, r0, ip, lsr #32
    3cd8:	000053d3 	ldrdeq	r5, [r0], -r3
    3cdc:	00327836 	eorseq	r7, r2, r6, lsr r8
    3ce0:	2c01ee01 	stccs	14, cr14, [r1], {1}
    3ce4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3ce8:	36000054 			; <UNDEFINED> instruction: 0x36000054
    3cec:	01003279 	tsteq	r0, r9, ror r2
    3cf0:	002c01ee 	eoreq	r0, ip, lr, ror #3
    3cf4:	54690000 	strbtpl	r0, [r9], #-0
    3cf8:	c53a0000 	ldrgt	r0, [sl, #-0]!
    3cfc:	0100000c 	tsteq	r0, ip
    3d00:	002c01ee 	eoreq	r0, ip, lr, ror #3
    3d04:	54ba0000 	ldrtpl	r0, [sl], #0
    3d08:	79370000 	ldmdbvc	r7!, {}	; <UNPREDICTABLE>
    3d0c:	01f00100 	mvnseq	r0, r0, lsl #2
    3d10:	00000025 	andeq	r0, r0, r5, lsr #32
    3d14:	000054e6 	andeq	r5, r0, r6, ror #9
    3d18:	01007838 	tsteq	r0, r8, lsr r8
    3d1c:	002501f0 	strdeq	r0, [r5], -r0	; <UNPREDICTABLE>
    3d20:	90050000 	andls	r0, r5, r0
    3d24:	08930291 	ldmeq	r3, {r0, r4, r7, r9}
    3d28:	00796437 	rsbseq	r6, r9, r7, lsr r4
    3d2c:	2501f101 	strcs	pc, [r1, #-257]	; 0xfffffeff
    3d30:	0c000000 	stceq	0, cr0, [r0], {-0}
    3d34:	37000055 	smlsdcc	r0, r5, r0, r0
    3d38:	01007864 	tsteq	r0, r4, ror #16
    3d3c:	002501f1 	strdeq	r0, [r5], -r1	; <UNPREDICTABLE>
    3d40:	55bf0000 	ldrpl	r0, [pc, #0]!	; 3d48 <ABORT_STACK_SIZE+0x3948>
    3d44:	65370000 	ldrvs	r0, [r7, #-0]!
    3d48:	f2010079 	vqadd.s8	q0, <illegal reg q0.5>, <illegal reg q12.5>
    3d4c:	00002501 	andeq	r2, r0, r1, lsl #10
    3d50:	00563100 	subseq	r3, r6, r0, lsl #2
    3d54:	78653700 	stmdavc	r5!, {r8, r9, sl, ip, sp}^
    3d58:	01f20100 	mvnseq	r0, r0, lsl #2
    3d5c:	00000025 	andeq	r0, r0, r5, lsr #32
    3d60:	0000565c 	andeq	r5, r0, ip, asr r6
    3d64:	0001641e 	andeq	r6, r1, lr, lsl r4
    3d68:	0048a800 	subeq	sl, r8, r0, lsl #16
    3d6c:	000dc040 	andeq	ip, sp, r0, asr #32
    3d70:	01f40100 	mvnseq	r0, r0, lsl #2
    3d74:	00001133 	andeq	r1, r0, r3, lsr r1
    3d78:	00017519 	andeq	r7, r1, r9, lsl r5
    3d7c:	00550c00 	subseq	r0, r5, r0, lsl #24
    3d80:	641e0000 	ldrvs	r0, [lr], #-0
    3d84:	b4000001 	strlt	r0, [r0], #-1
    3d88:	d8400048 	stmdale	r0, {r3, r6}^
    3d8c:	0100000d 	tsteq	r0, sp
    3d90:	115101f4 	ldrshne	r0, [r1, #-20]	; 0xffffffec
    3d94:	75190000 	ldrvc	r0, [r9, #-0]
    3d98:	bf000001 	svclt	0x00000001
    3d9c:	00000055 	andeq	r0, r0, r5, asr r0
    3da0:	0001641e 	andeq	r6, r1, lr, lsl r4
    3da4:	0048d800 	subeq	sp, r8, r0, lsl #16
    3da8:	000e0040 	andeq	r0, lr, r0, asr #32
    3dac:	01f60100 	mvnseq	r0, r0, lsl #2
    3db0:	0000116f 	andeq	r1, r0, pc, ror #2
    3db4:	00017519 	andeq	r7, r1, r9, lsl r5
    3db8:	00568200 	subseq	r8, r6, r0, lsl #4
    3dbc:	3a1e0000 	bcc	783dc4 <IRQ_STACK_SIZE+0x77bdc4>
    3dc0:	2c000001 	stccs	0, cr0, [r0], {1}
    3dc4:	18400049 	stmdane	r0, {r0, r3, r6}^
    3dc8:	0100000e 	tsteq	r0, lr
    3dcc:	119f0209 	orrsne	r0, pc, r9, lsl #4
    3dd0:	58190000 	ldmdapl	r9, {}	; <UNPREDICTABLE>
    3dd4:	99000001 	stmdbls	r0, {r0}
    3dd8:	19000056 	stmdbne	r0, {r1, r2, r4, r6}
    3ddc:	0000014f 	andeq	r0, r0, pc, asr #2
    3de0:	000056ac 	andeq	r5, r0, ip, lsr #13
    3de4:	00014619 	andeq	r4, r1, r9, lsl r6
    3de8:	0056c700 	subseq	ip, r6, r0, lsl #14
    3dec:	3a1e0000 	bcc	783df4 <IRQ_STACK_SIZE+0x77bdf4>
    3df0:	68000001 	stmdavs	r0, {r0}
    3df4:	48400049 	stmdami	r0, {r0, r3, r6}^
    3df8:	0100000e 	tsteq	r0, lr
    3dfc:	11cf020d 	bicne	r0, pc, sp, lsl #4
    3e00:	58190000 	ldmdapl	r9, {}	; <UNPREDICTABLE>
    3e04:	e2000001 	and	r0, r0, #1
    3e08:	19000056 	stmdbne	r0, {r1, r2, r4, r6}
    3e0c:	0000014f 	andeq	r0, r0, pc, asr #2
    3e10:	000056f5 	strdeq	r5, [r0], -r5	; <UNPREDICTABLE>
    3e14:	00014619 	andeq	r4, r1, r9, lsl r6
    3e18:	00571000 	subseq	r1, r7, r0
    3e1c:	3a1e0000 	bcc	783e24 <IRQ_STACK_SIZE+0x77be24>
    3e20:	ec000001 	stc	0, cr0, [r0], {1}
    3e24:	70400049 	subvc	r0, r0, r9, asr #32
    3e28:	0100000e 	tsteq	r0, lr
    3e2c:	11ff01fb 	ldrshne	r0, [pc, #27]	; 3e4f <ABORT_STACK_SIZE+0x3a4f>
    3e30:	58190000 	ldmdapl	r9, {}	; <UNPREDICTABLE>
    3e34:	2b000001 	blcs	3e40 <ABORT_STACK_SIZE+0x3a40>
    3e38:	19000057 	stmdbne	r0, {r0, r1, r2, r4, r6}
    3e3c:	0000014f 	andeq	r0, r0, pc, asr #2
    3e40:	0000573e 	andeq	r5, r0, lr, lsr r7
    3e44:	00014619 	andeq	r4, r1, r9, lsl r6
    3e48:	00575900 	subseq	r5, r7, r0, lsl #18
    3e4c:	64220000 	strtvs	r0, [r2], #-0
    3e50:	2c000001 	stccs	0, cr0, [r0], {1}
    3e54:	0440004a 	strbeq	r0, [r0], #-74	; 0xffffffb6
    3e58:	01000000 	mrseq	r0, (UNDEF: 0)
    3e5c:	75190205 	ldrvc	r0, [r9, #-517]	; 0xfffffdfb
    3e60:	74000001 	strvc	r0, [r0], #-1
    3e64:	00000057 	andeq	r0, r0, r7, asr r0
    3e68:	03b61800 			; <UNDEFINED> instruction: 0x03b61800
    3e6c:	4a380000 	bmi	e03e74 <STACK_SIZE+0x603e74>
    3e70:	02384000 	eorseq	r4, r8, #0
    3e74:	9c010000 	stcls	0, cr0, [r1], {-0}
    3e78:	000013ea 	andeq	r1, r0, sl, ror #7
    3e7c:	0003c319 	andeq	ip, r3, r9, lsl r3
    3e80:	00579f00 	subseq	r9, r7, r0, lsl #30
    3e84:	03cd1900 	biceq	r1, sp, #0, 18
    3e88:	57cd0000 	strbpl	r0, [sp, r0]
    3e8c:	d7190000 	ldrle	r0, [r9, -r0]
    3e90:	ed000003 	stc	0, cr0, [r0, #-12]
    3e94:	19000057 	stmdbne	r0, {r0, r1, r2, r4, r6}
    3e98:	000003e3 	andeq	r0, r0, r3, ror #7
    3e9c:	0000580d 	andeq	r5, r0, sp, lsl #16
    3ea0:	0003ef19 	andeq	lr, r3, r9, lsl pc
    3ea4:	00582d00 	subseq	r2, r8, r0, lsl #26
    3ea8:	03fa1a00 	mvnseq	r1, #0, 20
    3eac:	91020000 	mrsls	r0, (UNDEF: 2)
    3eb0:	04051a04 	streq	r1, [r5], #-2564	; 0xfffff5fc
    3eb4:	91020000 	mrsls	r0, (UNDEF: 2)
    3eb8:	121b1708 	andsne	r1, fp, #8, 14	; 0x200000
    3ebc:	03000004 	movweq	r0, #4
    3ec0:	1b7da491 	blne	1f6d10c <STACK_SIZE+0x176d10c>
    3ec4:	0000041d 	andeq	r0, r0, sp, lsl r4
    3ec8:	7dd09103 	ldfvcp	f1, [r0, #12]
    3ecc:	00034e1e 	andeq	r4, r3, lr, lsl lr
    3ed0:	004a6400 	subeq	r6, sl, r0, lsl #8
    3ed4:	000ea040 	andeq	sl, lr, r0, asr #32
    3ed8:	02190100 	andseq	r0, r9, #0, 2
    3edc:	000013cb 	andeq	r1, r0, fp, asr #7
    3ee0:	00039e1a 	andeq	r9, r3, sl, lsl lr
    3ee4:	1a590100 	bne	16442ec <STACK_SIZE+0xe442ec>
    3ee8:	00000393 	muleq	r0, r3, r3
    3eec:	87195a01 	ldrhi	r5, [r9, -r1, lsl #20]
    3ef0:	59000003 	stmdbpl	r0, {r0, r1}
    3ef4:	1a000058 	bne	405c <SVC_STACK_SIZE+0x5c>
    3ef8:	0000037b 	andeq	r0, r0, fp, ror r3
    3efc:	7d949103 	ldfvcd	f1, [r4, #12]
    3f00:	00036f1a 	andeq	r6, r3, sl, lsl pc
    3f04:	98910300 	ldmls	r1, {r8, r9}
    3f08:	03651a7d 	cmneq	r5, #512000	; 0x7d000
    3f0c:	91030000 	mrsls	r0, (UNDEF: 3)
    3f10:	5b197cf8 	blpl	6632f8 <IRQ_STACK_SIZE+0x65b2f8>
    3f14:	a8000003 	stmdage	r0, {r0, r1}
    3f18:	1f000058 	svcne	0x00000058
    3f1c:	00000ea0 	andeq	r0, r0, r0, lsr #29
    3f20:	0003a920 	andeq	sl, r3, r0, lsr #18
    3f24:	0058d500 	subseq	sp, r8, r0, lsl #10
    3f28:	028a1e00 	addeq	r1, sl, #0, 28
    3f2c:	4a640000 	bmi	1903f34 <STACK_SIZE+0x1103f34>
    3f30:	0ec84000 	cdpeq	0, 12, cr4, cr8, cr0, {0}
    3f34:	c4010000 	strgt	r0, [r1], #-0
    3f38:	00139201 	andseq	r9, r3, r1, lsl #4
    3f3c:	02da3200 	sbcseq	r3, sl, #0, 4
    3f40:	cf320000 	svcgt	0x00320000
    3f44:	19000002 	stmdbne	r0, {r1}
    3f48:	000002c3 	andeq	r0, r0, r3, asr #5
    3f4c:	00005919 	andeq	r5, r0, r9, lsl r9
    3f50:	0002b732 	andeq	fp, r2, r2, lsr r7
    3f54:	02ab3200 	adceq	r3, fp, #0, 4
    3f58:	a11a0000 	tstge	sl, r0
    3f5c:	03000002 	movweq	r0, #2
    3f60:	197cf891 	ldmdbne	ip!, {r0, r4, r7, fp, ip, sp, lr, pc}^
    3f64:	00000297 	muleq	r0, r7, r2
    3f68:	0000592c 	andeq	r5, r0, ip, lsr #18
    3f6c:	000ec81f 	andeq	ip, lr, pc, lsl r8
    3f70:	02e52100 	rsceq	r2, r5, #0, 2
    3f74:	f1390000 			; <UNDEFINED> instruction: 0xf1390000
    3f78:	00000002 	andeq	r0, r0, r2
    3f7c:	0002fd20 	andeq	pc, r2, r0, lsr #26
    3f80:	00594100 	subseq	r4, r9, r0, lsl #2
    3f84:	03082000 	movweq	r2, #32768	; 0x8000
    3f88:	59730000 	ldmdbpl	r3!, {}^	; <UNPREDICTABLE>
    3f8c:	13200000 	teqne	r0, #0
    3f90:	b1000003 	tstlt	r0, r3
    3f94:	20000059 	andcs	r0, r0, r9, asr r0
    3f98:	0000031e 	andeq	r0, r0, lr, lsl r3
    3f9c:	000059e8 	andeq	r5, r0, r8, ror #19
    3fa0:	0003291b 	andeq	r2, r3, fp, lsl r9
    3fa4:	b0910300 	addslt	r0, r1, r0, lsl #6
    3fa8:	03351b7d 	teqeq	r5, #128000	; 0x1f400
    3fac:	91030000 	mrsls	r0, (UNDEF: 3)
    3fb0:	41207da8 	teqmi	r0, r8, lsr #27
    3fb4:	1f000003 	svcne	0x00000003
    3fb8:	2300005a 	movwcs	r0, #90	; 0x5a
    3fbc:	0000013a 	andeq	r0, r0, sl, lsr r1
    3fc0:	40004be8 	andmi	r4, r0, r8, ror #23
    3fc4:	00000ee8 	andeq	r0, r0, r8, ror #29
    3fc8:	3201ad01 	andcc	sl, r1, #1, 26	; 0x40
    3fcc:	00000158 	andeq	r0, r0, r8, asr r1
    3fd0:	00014f32 	andeq	r4, r1, r2, lsr pc
    3fd4:	01461900 	cmpeq	r6, r0, lsl #18
    3fd8:	5a770000 	bpl	1dc3fe0 <STACK_SIZE+0x15c3fe0>
    3fdc:	00000000 	andeq	r0, r0, r0
    3fe0:	4b082400 	blmi	20cfe8 <IRQ_STACK_SIZE+0x204fe8>
    3fe4:	01824000 	orreq	r4, r2, r0
    3fe8:	01250000 	teqeq	r5, r0
    3fec:	94910453 	ldrls	r0, [r1], #1107	; 0x453
    3ff0:	0125067d 	teqeq	r5, sp, ror r6
    3ff4:	98910452 	ldmls	r1, {r1, r4, r6, sl}
    3ff8:	0125067d 	teqeq	r5, sp, ror r6
    3ffc:	f8910451 			; <UNDEFINED> instruction: 0xf8910451
    4000:	0225067c 	eoreq	r0, r5, #124, 12	; 0x7c00000
    4004:	7902087d 	stmdbvc	r2, {r0, r2, r3, r4, r5, r6, fp}
    4008:	7d022500 	cfstr32vc	mvfx2, [r2, #-0]
    400c:	007a0204 	rsbseq	r0, sl, r4, lsl #4
    4010:	007d0225 	rsbseq	r0, sp, r5, lsr #4
    4014:	00007502 	andeq	r7, r0, r2, lsl #10
    4018:	98240000 	stmdals	r4!, {}	; <UNPREDICTABLE>
    401c:	0d40004a 	stcleq	0, cr0, [r0, #-296]	; 0xfffffed8
    4020:	25000016 	strcs	r0, [r0, #-22]	; 0xffffffea
    4024:	91025201 	tstls	r2, r1, lsl #4
    4028:	5101250c 	tstpl	r1, ip, lsl #10
    402c:	06089103 	streq	r9, [r8], -r3, lsl #2
    4030:	03500125 	cmpeq	r0, #1073741833	; 0x40000009
    4034:	007dd091 			; <UNDEFINED> instruction: 0x007dd091
    4038:	0b823400 	bleq	fe091040 <IRQ_STACK_BASE+0xba091040>
    403c:	1d010000 	stcne	0, cr0, [r1, #-0]
    4040:	004c7002 	subeq	r7, ip, r2
    4044:	00004c40 	andeq	r4, r0, r0, asr #24
    4048:	3d9c0100 	ldfccs	f0, [ip]
    404c:	24000014 	strcs	r0, [r0], #-20	; 0xffffffec
    4050:	40004cb4 			; <UNDEFINED> instruction: 0x40004cb4
    4054:	0000043a 	andeq	r0, r0, sl, lsr r4
    4058:	01530125 	cmpeq	r3, r5, lsr #2
    405c:	52012530 	andpl	r2, r1, #48, 10	; 0xc000000
    4060:	ffff0a03 			; <UNDEFINED> instruction: 0xffff0a03
    4064:	01510125 	cmpeq	r1, r5, lsr #2
    4068:	50012530 	andpl	r2, r1, r0, lsr r5
    406c:	02253001 	eoreq	r3, r5, #1
    4070:	31010c7d 	tstcc	r1, sp, ror ip
    4074:	087d0225 	ldmdaeq	sp!, {r0, r2, r5, r9}^
    4078:	827c0305 	rsbshi	r0, ip, #335544320	; 0x14000000
    407c:	02254001 	eoreq	r4, r5, #1
    4080:	3301047d 	movwcc	r0, #5245	; 0x147d
    4084:	007d0225 	rsbseq	r0, sp, r5, lsr #4
    4088:	00003301 	andeq	r3, r0, r1, lsl #6
    408c:	00003a15 	andeq	r3, r0, r5, lsl sl
    4090:	00144d00 	andseq	r4, r4, r0, lsl #26
    4094:	006b1600 	rsbeq	r1, fp, r0, lsl #12
    4098:	00140000 	andseq	r0, r4, r0
    409c:	000d6a3b 	andeq	r6, sp, fp, lsr sl
    40a0:	013f0100 	teqeq	pc, r0, lsl #2
    40a4:	0000145f 	andeq	r1, r0, pc, asr r4
    40a8:	40800305 	addmi	r0, r0, r5, lsl #6
    40ac:	3d064001 	stccc	0, cr4, [r6, #-4]
    40b0:	15000014 	strne	r0, [r0, #-20]	; 0xffffffec
    40b4:	0000003a 	andeq	r0, r0, sl, lsr r0
    40b8:	00001474 	andeq	r1, r0, r4, ror r4
    40bc:	00006b16 	andeq	r6, r0, r6, lsl fp
    40c0:	3b001d00 	blcc	b4c8 <IRQ_STACK_SIZE+0x34c8>
    40c4:	00000c24 	andeq	r0, r0, r4, lsr #24
    40c8:	86014001 	strhi	r4, [r1], -r1
    40cc:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
    40d0:	01409803 	cmpeq	r0, r3, lsl #16
    40d4:	14640640 	strbtne	r0, [r4], #-1600	; 0xfffff9c0
    40d8:	c23b0000 	eorsgt	r0, fp, #0
    40dc:	0100000b 	tsteq	r0, fp
    40e0:	149d0141 	ldrne	r0, [sp], #321	; 0x141
    40e4:	03050000 	movweq	r0, #20480	; 0x5000
    40e8:	400140b8 	strhmi	r4, [r1], -r8
    40ec:	00146406 	andseq	r6, r4, r6, lsl #8
    40f0:	003a1500 	eorseq	r1, sl, r0, lsl #10
    40f4:	14b20000 	ldrtne	r0, [r2], #0
    40f8:	6b160000 	blvs	584100 <IRQ_STACK_SIZE+0x57c100>
    40fc:	15000000 	strne	r0, [r0, #-0]
    4100:	68633800 	stmdavs	r3!, {fp, ip, sp}^
    4104:	4201006f 	andmi	r0, r1, #111	; 0x6f
    4108:	0014c401 	andseq	ip, r4, r1, lsl #8
    410c:	e0030500 	and	r0, r3, r0, lsl #10
    4110:	0640016d 	strbeq	r0, [r0], -sp, ror #2
    4114:	000014a2 	andeq	r1, r0, r2, lsr #9
    4118:	000bb53b 	andeq	fp, fp, fp, lsr r5
    411c:	01430100 	mrseq	r0, (UNDEF: 83)
    4120:	000014db 	ldrdeq	r1, [r0], -fp
    4124:	6df80305 	ldclvs	3, cr0, [r8, #20]!
    4128:	a2064001 	andge	r4, r6, #1
    412c:	3b000014 	blcc	4184 <SVC_STACK_SIZE+0x184>
    4130:	00000af8 	strdeq	r0, [r0], -r8
    4134:	f2014401 	vshl.s8	d4, d1, d1
    4138:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
    413c:	016e1003 	cmneq	lr, r3
    4140:	14a20640 	strtne	r0, [r2], #1600	; 0x640
    4144:	4f150000 	svcmi	0x00150000
    4148:	07000000 	streq	r0, [r0, -r0]
    414c:	16000015 			; <UNDEFINED> instruction: 0x16000015
    4150:	0000006b 	andeq	r0, r0, fp, rrx
    4154:	533c0009 	teqpl	ip, #9
    4158:	0100000c 	tsteq	r0, ip
    415c:	0014f723 	andseq	pc, r4, r3, lsr #14
    4160:	28030500 	stmdacs	r3, {r8, sl}
    4164:	15400186 	strbne	r0, [r0, #-390]	; 0xfffffe7a
    4168:	0000012f 	andeq	r0, r0, pc, lsr #2
    416c:	00001528 	andeq	r1, r0, r8, lsr #10
    4170:	00006b16 	andeq	r6, r0, r6, lsl fp
    4174:	3c000400 	cfstrscc	mvf0, [r0], {-0}
    4178:	00000ac9 	andeq	r0, r0, r9, asr #21
    417c:	15182401 	ldrne	r2, [r8, #-1025]	; 0xfffffbff
    4180:	03050000 	movweq	r0, #20480	; 0x5000
    4184:	40018f4c 	andmi	r8, r1, ip, asr #30
    4188:	000bff3c 	andeq	pc, fp, ip, lsr pc	; <UNPREDICTABLE>
    418c:	4f260100 	svcmi	0x00260100
    4190:	05000000 	streq	r0, [r0, #-0]
    4194:	018fec03 	orreq	lr, pc, r3, lsl #24
    4198:	0cf33c40 	ldcleq	12, cr3, [r3], #256	; 0x100
    419c:	27010000 	strcs	r0, [r1, -r0]
    41a0:	0000004f 	andeq	r0, r0, pc, asr #32
    41a4:	8ff00305 	svchi	0x00f00305
    41a8:	4f154001 	svcmi	0x00154001
    41ac:	6b000000 	blvs	41b4 <SVC_STACK_SIZE+0x1b4>
    41b0:	16000015 			; <UNDEFINED> instruction: 0x16000015
    41b4:	0000006b 	andeq	r0, r0, fp, rrx
    41b8:	923c0001 	eorsls	r0, ip, #1
    41bc:	0100000c 	tsteq	r0, ip
    41c0:	00155b28 	andseq	r5, r5, r8, lsr #22
    41c4:	f8030500 			; <UNDEFINED> instruction: 0xf8030500
    41c8:	3c40018f 	stfcce	f0, [r0], {143}	; 0x8f
    41cc:	00000bcd 	andeq	r0, r0, sp, asr #23
    41d0:	158d4101 	strne	r4, [sp, #257]	; 0x101
    41d4:	03050000 	movweq	r0, #20480	; 0x5000
    41d8:	40018f48 	andmi	r8, r1, r8, asr #30
    41dc:	15930405 	ldrne	r0, [r3, #1029]	; 0x405
    41e0:	483d0000 	ldmdami	sp!, {}	; <UNPREDICTABLE>
    41e4:	15000000 	strne	r0, [r0, #-0]
    41e8:	0000003a 	andeq	r0, r0, sl, lsr r0
    41ec:	000015a9 	andeq	r1, r0, r9, lsr #11
    41f0:	00006b3e 	andeq	r6, r0, lr, lsr fp
    41f4:	000fff00 	andeq	pc, pc, r0, lsl #30
    41f8:	000ccb3c 	andeq	ip, ip, ip, lsr fp
    41fc:	ba010400 	blt	45204 <IRQ_STACK_SIZE+0x3d204>
    4200:	05000015 	streq	r0, [r0, #-21]	; 0xffffffeb
    4204:	016e2803 	cmneq	lr, r3, lsl #16
    4208:	15980640 	ldrne	r0, [r8, #1600]	; 0x640
    420c:	3a150000 	bcc	544214 <IRQ_STACK_SIZE+0x53c214>
    4210:	d0000000 	andle	r0, r0, r0
    4214:	3e000015 	mcrcc	0, 0, r0, cr0, cr5, {0}
    4218:	0000006b 	andeq	r0, r0, fp, rrx
    421c:	3c002d00 	stccc	13, cr2, [r0], {-0}
    4220:	00000d71 	andeq	r0, r0, r1, ror sp
    4224:	15e10105 	strbne	r0, [r1, #261]!	; 0x105
    4228:	03050000 	movweq	r0, #20480	; 0x5000
    422c:	400140d8 	ldrdmi	r4, [r1], -r8
    4230:	0015bf06 	andseq	fp, r5, r6, lsl #30
    4234:	003a1500 	eorseq	r1, sl, r0, lsl #10
    4238:	15f70000 	ldrbne	r0, [r7, #0]!
    423c:	6b3e0000 	blvs	f84244 <STACK_SIZE+0x784244>
    4240:	07000000 	streq	r0, [r0, -r0]
    4244:	c03c0045 	eorsgt	r0, ip, r5, asr #32
    4248:	0600000a 	streq	r0, [r0], -sl
    424c:	00160801 	andseq	r0, r6, r1, lsl #16
    4250:	78030500 	stmdavc	r3, {r8, sl}
    4254:	064000fb 			; <UNDEFINED> instruction: 0x064000fb
    4258:	000015e6 	andeq	r1, r0, r6, ror #11
    425c:	000b413f 	andeq	r4, fp, pc, lsr r1
    4260:	2cdc0700 	ldclcs	7, cr0, [ip], {0}
    4264:	2c000000 	stccs	0, cr0, [r0], {-0}
    4268:	40000016 	andmi	r0, r0, r6, lsl r0
    426c:	00000081 	andeq	r0, r0, r1, lsl #1
    4270:	00008e40 	andeq	r8, r0, r0, asr #28
    4274:	00994000 	addseq	r4, r9, r0
    4278:	41000000 	mrsmi	r0, (UNDEF: 0)
    427c:	0000051e 	andeq	r0, r0, lr, lsl r5
    4280:	8e402203 	cdphi	2, 4, cr2, cr0, cr3, {0}
    4284:	17000000 	strne	r0, [r0, -r0]
    4288:	02600000 	rsbeq	r0, r0, #0
    428c:	00040000 	andeq	r0, r4, r0
    4290:	000009b8 			; <UNDEFINED> instruction: 0x000009b8
    4294:	03850104 	orreq	r0, r5, #4, 2
    4298:	ac010000 	stcge	0, cr0, [r1], {-0}
    429c:	a200000d 	andge	r0, r0, #13
    42a0:	bc000004 	stclt	0, cr0, [r0], {4}
    42a4:	ac40004c 	mcrrge	0, 4, r0, r0, cr12
    42a8:	bd000000 	stclt	0, cr0, [r0, #-0]
    42ac:	0200000c 	andeq	r0, r0, #12
    42b0:	000001ee 	andeq	r0, r0, lr, ror #3
    42b4:	4a010208 	bmi	44adc <IRQ_STACK_SIZE+0x3cadc>
    42b8:	03000000 	movweq	r0, #0
    42bc:	00000345 	andeq	r0, r0, r5, asr #6
    42c0:	004a0202 	subeq	r0, sl, r2, lsl #4
    42c4:	03000000 	movweq	r0, #0
    42c8:	00000573 	andeq	r0, r0, r3, ror r5
    42cc:	00510302 	subseq	r0, r1, r2, lsl #6
    42d0:	00040000 	andeq	r0, r4, r0
    42d4:	69050404 	stmdbvs	r5, {r2, sl}
    42d8:	0500746e 	streq	r7, [r0, #-1134]	; 0xfffffb92
    42dc:	00002504 	andeq	r2, r0, r4, lsl #10
    42e0:	06010600 	streq	r0, [r1], -r0, lsl #12
    42e4:	000001e2 	andeq	r0, r0, r2, ror #3
    42e8:	e0080106 	and	r0, r8, r6, lsl #2
    42ec:	06000001 	streq	r0, [r0], -r1
    42f0:	00980502 	addseq	r0, r8, r2, lsl #10
    42f4:	02060000 	andeq	r0, r6, #0
    42f8:	0002f207 	andeq	pc, r2, r7, lsl #4
    42fc:	07040600 	streq	r0, [r4, -r0, lsl #12]
    4300:	00000222 	andeq	r0, r0, r2, lsr #4
    4304:	5e050806 	cdppl	8, 0, cr0, cr5, cr6, {0}
    4308:	06000001 	streq	r0, [r0], -r1
    430c:	02180708 	andseq	r0, r8, #8, 14	; 0x200000
    4310:	04060000 	streq	r0, [r6], #-0
    4314:	00016305 	andeq	r6, r1, r5, lsl #6
    4318:	07040600 	streq	r0, [r4, -r0, lsl #12]
    431c:	000000b3 	strheq	r0, [r0], -r3
    4320:	04060407 	streq	r0, [r6], #-1031	; 0xfffffbf9
    4324:	00021d07 	andeq	r1, r2, r7, lsl #26
    4328:	08010600 	stmdaeq	r1, {r9, sl}
    432c:	000001e9 	andeq	r0, r0, r9, ror #3
    4330:	000da508 	andeq	sl, sp, r8, lsl #10
    4334:	73d40300 	bicsvc	r0, r4, #0, 6
    4338:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    433c:	000001d8 	ldrdeq	r0, [r0], -r8
    4340:	4cbc1201 	lfmmi	f1, 4, [ip], #4
    4344:	005c4000 	subseq	r4, ip, r0
    4348:	9c010000 	stcls	0, cr0, [r1], {-0}
    434c:	00000110 	andeq	r0, r0, r0, lsl r1
    4350:	000db80a 	andeq	fp, sp, sl, lsl #16
    4354:	10120100 	andsne	r0, r2, r0, lsl #2
    4358:	9a000001 	bls	4364 <SVC_STACK_SIZE+0x364>
    435c:	0a00005a 	beq	44cc <SVC_STACK_SIZE+0x4cc>
    4360:	00000dbe 			; <UNDEFINED> instruction: 0x00000dbe
    4364:	01101201 	tsteq	r0, r1, lsl #4
    4368:	5ab80000 	bpl	fee04370 <IRQ_STACK_BASE+0xbae04370>
    436c:	450a0000 	strmi	r0, [sl, #-0]
    4370:	01000003 	tsteq	r0, r3
    4374:	00004a12 	andeq	r4, r0, r2, lsl sl
    4378:	005ad600 	subseq	sp, sl, r0, lsl #12
    437c:	0dc30b00 	vstreq	d16, [r3]
    4380:	14010000 	strne	r0, [r1], #-0
    4384:	00000051 	andeq	r0, r0, r1, asr r0
    4388:	dc0c5001 	stcle	0, cr5, [ip], {1}
    438c:	4140004c 	cmpmi	r0, ip, asr #32
    4390:	0d000002 	stceq	0, cr0, [r0, #-8]
    4394:	38015001 	stmdacc	r1, {r0, ip, lr}
    4398:	04050000 	streq	r0, [r5], #-0
    439c:	00000051 	andeq	r0, r0, r1, asr r0
    43a0:	0005590e 	andeq	r5, r5, lr, lsl #18
    43a4:	4a220100 	bmi	8847ac <STACK_SIZE+0x847ac>
    43a8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    43ac:	5040004d 	subpl	r0, r0, sp, asr #32
    43b0:	01000000 	mrseq	r0, (UNDEF: 0)
    43b4:	0001759c 	muleq	r1, ip, r5
    43b8:	0db80a00 	ldceq	10, cr0, [r8]
    43bc:	22010000 	andcs	r0, r1, #0
    43c0:	00000110 	andeq	r0, r0, r0, lsl r1
    43c4:	00005af4 	strdeq	r5, [r0], -r4
    43c8:	000dbe0a 	andeq	fp, sp, sl, lsl #28
    43cc:	10220100 	eorne	r0, r2, r0, lsl #2
    43d0:	2e000001 	cdpcs	0, 0, cr0, cr0, cr1, {0}
    43d4:	0f00005b 	svceq	0x0000005b
    43d8:	00000cdb 	ldrdeq	r0, [r0], -fp
    43dc:	00512901 	subseq	r2, r1, r1, lsl #18
    43e0:	5b5a0000 	blpl	16843e8 <STACK_SIZE+0xe843e8>
    43e4:	cc0f0000 	stcgt	0, cr0, [pc], {-0}
    43e8:	0100000d 	tsteq	r0, sp
    43ec:	00004a2a 	andeq	r4, r0, sl, lsr #20
    43f0:	005b6d00 	subseq	r6, fp, r0, lsl #26
    43f4:	4d581000 	ldclmi	0, cr1, [r8, #-0]
    43f8:	02564000 	subseq	r4, r6, #0
    43fc:	11000000 	mrsne	r0, (UNDEF: 0)
    4400:	00000317 	andeq	r0, r0, r7, lsl r3
    4404:	00510401 	subseq	r0, r1, r1, lsl #8
    4408:	03050000 	movweq	r0, #20480	; 0x5000
    440c:	4001902c 	andmi	r9, r1, ip, lsr #32
    4410:	00006211 	andeq	r6, r0, r1, lsl r2
    4414:	51050100 	mrspl	r0, (UNDEF: 21)
    4418:	05000000 	streq	r0, [r0, #-0]
    441c:	01902803 	orrseq	r2, r0, r3, lsl #16
    4420:	002e1140 	eoreq	r1, lr, r0, asr #2
    4424:	06010000 	streq	r0, [r1], -r0
    4428:	00000051 	andeq	r0, r0, r1, asr r0
    442c:	90240305 	eorls	r0, r4, r5, lsl #6
    4430:	6c114001 	ldcvs	0, cr4, [r1], {1}
    4434:	01000001 	tsteq	r0, r1
    4438:	00005107 	andeq	r5, r0, r7, lsl #2
    443c:	20030500 	andcs	r0, r3, r0, lsl #10
    4440:	11400190 			; <UNDEFINED> instruction: 0x11400190
    4444:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    4448:	00510801 	subseq	r0, r1, r1, lsl #16
    444c:	03050000 	movweq	r0, #20480	; 0x5000
    4450:	4001901c 	andmi	r9, r1, ip, lsl r0
    4454:	00046b11 	andeq	r6, r4, r1, lsl fp
    4458:	51090100 	mrspl	r0, (UNDEF: 25)
    445c:	05000000 	streq	r0, [r0, #-0]
    4460:	01901803 	orrseq	r1, r0, r3, lsl #16
    4464:	03271140 	teqeq	r7, #64, 2
    4468:	0a010000 	beq	44470 <IRQ_STACK_SIZE+0x3c470>
    446c:	00000051 	andeq	r0, r0, r1, asr r0
    4470:	90140305 	andsls	r0, r4, r5, lsl #6
    4474:	71114001 	tstvc	r1, r1
    4478:	01000000 	mrseq	r0, (UNDEF: 0)
    447c:	0000510b 	andeq	r5, r0, fp, lsl #2
    4480:	10030500 	andne	r0, r3, r0, lsl #10
    4484:	11400190 			; <UNDEFINED> instruction: 0x11400190
    4488:	00000549 	andeq	r0, r0, r9, asr #10
    448c:	00510c01 	subseq	r0, r1, r1, lsl #24
    4490:	03050000 	movweq	r0, #20480	; 0x5000
    4494:	4001900c 	andmi	r9, r1, ip
    4498:	00017b11 	andeq	r7, r1, r1, lsl fp
    449c:	510d0100 	mrspl	r0, (UNDEF: 29)
    44a0:	05000000 	streq	r0, [r0, #-0]
    44a4:	01900803 	orrseq	r0, r0, r3, lsl #16
    44a8:	035e1140 	cmpeq	lr, #64, 2
    44ac:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    44b0:	00000051 	andeq	r0, r0, r1, asr r0
    44b4:	90040305 	andls	r0, r4, r5, lsl #6
    44b8:	7a114001 	bvc	4544c4 <IRQ_STACK_SIZE+0x44c4c4>
    44bc:	01000004 	tsteq	r0, r4
    44c0:	0000510f 	andeq	r5, r0, pc, lsl #2
    44c4:	00030500 	andeq	r0, r3, r0, lsl #10
    44c8:	12400190 	subne	r0, r0, #144, 2	; 0x24
    44cc:	00000ecf 	andeq	r0, r0, pc, asr #29
    44d0:	00966304 	addseq	r6, r6, r4, lsl #6
    44d4:	02560000 	subseq	r0, r6, #0
    44d8:	a6130000 	ldrge	r0, [r3], -r0
    44dc:	00000000 	andeq	r0, r0, r0
    44e0:	0010a614 	andseq	sl, r0, r4, lsl r6
    44e4:	13580400 	cmpne	r8, #0, 8
    44e8:	00000096 	muleq	r0, r6, r0
    44ec:	02400000 	subeq	r0, r0, #0
    44f0:	00040000 	andeq	r0, r4, r0
    44f4:	00000ae0 	andeq	r0, r0, r0, ror #21
    44f8:	03850104 	orreq	r0, r5, #4, 2
    44fc:	0a010000 	beq	44504 <IRQ_STACK_SIZE+0x3c504>
    4500:	a200000e 	andge	r0, r0, #14
    4504:	68000004 	stmdavs	r0, {r2}
    4508:	3440004d 	strbcc	r0, [r0], #-77	; 0xffffffb3
    450c:	cf000001 	svcgt	0x00000001
    4510:	0200000d 	andeq	r0, r0, #13
    4514:	01e20601 	mvneq	r0, r1, lsl #12
    4518:	01020000 	mrseq	r0, (UNDEF: 2)
    451c:	0001e008 	andeq	lr, r1, r8
    4520:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    4524:	00000098 	muleq	r0, r8, r0
    4528:	f2070202 	vhsub.s8	d0, d7, d2
    452c:	03000002 	movweq	r0, #2
    4530:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    4534:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    4538:	00022207 	andeq	r2, r2, r7, lsl #4
    453c:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    4540:	0000015e 	andeq	r0, r0, lr, asr r1
    4544:	18070802 	stmdane	r7, {r1, fp}
    4548:	02000002 	andeq	r0, r0, #2
    454c:	01630504 	cmneq	r3, r4, lsl #10
    4550:	04020000 	streq	r0, [r2], #-0
    4554:	0000b307 	andeq	fp, r0, r7, lsl #6
    4558:	07040200 	streq	r0, [r4, -r0, lsl #4]
    455c:	0000021d 	andeq	r0, r0, sp, lsl r2
    4560:	e9080102 	stmdb	r8, {r1, r8}
    4564:	04000001 	streq	r0, [r0], #-1
    4568:	00000e10 	andeq	r0, r0, r0, lsl lr
    456c:	4d680701 	stclmi	7, cr0, [r8, #-4]!
    4570:	00144000 	andseq	r4, r4, r0
    4574:	9c010000 	stcls	0, cr0, [r1], {-0}
    4578:	000de905 	andeq	lr, sp, r5, lsl #18
    457c:	410c0100 	mrsmi	r0, (UNDEF: 28)
    4580:	7c000000 	stcvc	0, cr0, [r0], {-0}
    4584:	1440004d 	strbne	r0, [r0], #-77	; 0xffffffb3
    4588:	01000000 	mrseq	r0, (UNDEF: 0)
    458c:	0e1e049c 	cfcmpseq	r0, mvf14, mvf12
    4590:	11010000 	mrsne	r0, (UNDEF: 1)
    4594:	40004d90 	mulmi	r0, r0, sp
    4598:	00000018 	andeq	r0, r0, r8, lsl r0
    459c:	d4069c01 	strle	r9, [r6], #-3073	; 0xfffff3ff
    45a0:	0100000d 	tsteq	r0, sp
    45a4:	00004116 	andeq	r4, r0, r6, lsl r1
    45a8:	004da800 	subeq	sl, sp, r0, lsl #16
    45ac:	00001c40 	andeq	r1, r0, r0, asr #24
    45b0:	d59c0100 	ldrle	r0, [ip, #256]	; 0x100
    45b4:	07000000 	streq	r0, [r0, -r0]
    45b8:	18010078 	stmdane	r1, {r3, r4, r5, r6}
    45bc:	00000041 	andeq	r0, r0, r1, asr #32
    45c0:	04005001 	streq	r5, [r0], #-1
    45c4:	00000dfd 	strdeq	r0, [r0], -sp
    45c8:	4dc41e01 	stclmi	14, cr1, [r4, #4]
    45cc:	00304000 	eorseq	r4, r0, r0
    45d0:	9c010000 	stcls	0, cr0, [r1], {-0}
    45d4:	000e3408 	andeq	r3, lr, r8, lsl #8
    45d8:	f4260100 	vld4.8	{d0,d2,d4,d6}, [r6], r0
    45dc:	a840004d 	stmdage	r0, {r0, r2, r3, r6}^
    45e0:	01000000 	mrseq	r0, (UNDEF: 0)
    45e4:	0001e59c 	muleq	r1, ip, r5
    45e8:	6e650900 	cdpvs	9, 6, cr0, cr5, cr0, {0}
    45ec:	41260100 	teqmi	r6, r0, lsl #2
    45f0:	80000000 	andhi	r0, r0, r0
    45f4:	0a00005b 	beq	4768 <SVC_STACK_SIZE+0x768>
    45f8:	40004e10 	andmi	r4, r0, r0, lsl lr
    45fc:	000001e5 	andeq	r0, r0, r5, ror #3
    4600:	00000123 	andeq	r0, r0, r3, lsr #2
    4604:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
    4608:	010b3308 	tsteq	fp, r8, lsl #6
    460c:	00740250 	rsbseq	r0, r4, r0, asr r2
    4610:	4e240c00 	cdpmi	12, 2, cr0, cr4, cr0, {0}
    4614:	01e54000 	mvneq	r4, r0
    4618:	013e0000 	teqeq	lr, r0
    461c:	010b0000 	mrseq	r0, (UNDEF: 11)
    4620:	34080251 	strcc	r0, [r8], #-593	; 0xfffffdaf
    4624:	0350010b 	cmpeq	r0, #-1073741822	; 0xc0000002
    4628:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    462c:	004e4c0a 	subeq	r4, lr, sl, lsl #24
    4630:	0001fb40 	andeq	pc, r1, r0, asr #22
    4634:	00015c00 	andeq	r5, r1, r0, lsl #24
    4638:	52010b00 	andpl	r0, r1, #0, 22
    463c:	010b3001 	tsteq	fp, r1
    4640:	33080251 	movwcc	r0, #33361	; 0x8251
    4644:	0150010b 	cmpeq	r0, fp, lsl #2
    4648:	580a0030 	stmdapl	sl, {r4, r5}
    464c:	1640004e 	strbne	r0, [r0], -lr, asr #32
    4650:	75000002 	strvc	r0, [r0, #-2]
    4654:	0b000001 	bleq	4660 <SVC_STACK_SIZE+0x660>
    4658:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    465c:	50010b33 	andpl	r0, r1, r3, lsr fp
    4660:	0a003001 	beq	1066c <IRQ_STACK_SIZE+0x866c>
    4664:	40004e68 	andmi	r4, r0, r8, ror #28
    4668:	0000022c 	andeq	r0, r0, ip, lsr #4
    466c:	00000193 	muleq	r0, r3, r1
    4670:	0152010b 	cmpeq	r2, fp, lsl #2
    4674:	51010b31 	tstpl	r1, r1, lsr fp
    4678:	0b330802 	bleq	cc6688 <STACK_SIZE+0x4c6688>
    467c:	30015001 	andcc	r5, r1, r1
    4680:	4e780a00 	vaddmi.f32	s1, s16, s0
    4684:	01fb4000 	mvnseq	r4, r0
    4688:	01b10000 			; <UNDEFINED> instruction: 0x01b10000
    468c:	010b0000 	mrseq	r0, (UNDEF: 11)
    4690:	0b300152 	bleq	c04be0 <STACK_SIZE+0x404be0>
    4694:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    4698:	50010b34 	andpl	r0, r1, r4, lsr fp
    469c:	0a003001 	beq	106a8 <IRQ_STACK_SIZE+0x86a8>
    46a0:	40004e84 	andmi	r4, r0, r4, lsl #29
    46a4:	00000216 	andeq	r0, r0, r6, lsl r2
    46a8:	000001ca 	andeq	r0, r0, sl, asr #3
    46ac:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
    46b0:	010b3408 	tsteq	fp, r8, lsl #8
    46b4:	00300150 	eorseq	r0, r0, r0, asr r1
    46b8:	004e9c0d 	subeq	r9, lr, sp, lsl #24
    46bc:	00022c40 	andeq	r2, r2, r0, asr #24
    46c0:	52010b00 	andpl	r0, r1, #0, 22
    46c4:	010b3101 	tsteq	fp, r1, lsl #2
    46c8:	34080251 	strcc	r0, [r8], #-593	; 0xfffffdaf
    46cc:	0150010b 	cmpeq	r0, fp, lsl #2
    46d0:	0e000030 	mcreq	0, 0, r0, cr0, cr0, {1}
    46d4:	000009c1 	andeq	r0, r0, r1, asr #19
    46d8:	01fb4902 	mvnseq	r4, r2, lsl #18
    46dc:	410f0000 	mrsmi	r0, CPSR
    46e0:	0f000000 	svceq	0x00000000
    46e4:	00000041 	andeq	r0, r0, r1, asr #32
    46e8:	09a60e00 	stmibeq	r6!, {r9, sl, fp}
    46ec:	4a020000 	bmi	846f4 <IRQ_STACK_SIZE+0x7c6f4>
    46f0:	00000216 	andeq	r0, r0, r6, lsl r2
    46f4:	0000410f 	andeq	r4, r0, pc, lsl #2
    46f8:	00410f00 	subeq	r0, r1, r0, lsl #30
    46fc:	410f0000 	mrsmi	r0, CPSR
    4700:	00000000 	andeq	r0, r0, r0
    4704:	000a180e 	andeq	r1, sl, lr, lsl #16
    4708:	2c480200 	sfmcs	f0, 2, [r8], {-0}
    470c:	0f000002 	svceq	0x00000002
    4710:	00000041 	andeq	r0, r0, r1, asr #32
    4714:	0000410f 	andeq	r4, r0, pc, lsl #2
    4718:	d7100000 	ldrle	r0, [r0, -r0]
    471c:	02000009 	andeq	r0, r0, #9
    4720:	00410f4c 	subeq	r0, r1, ip, asr #30
    4724:	410f0000 	mrsmi	r0, CPSR
    4728:	0f000000 	svceq	0x00000000
    472c:	00000041 	andeq	r0, r0, r1, asr #32
    4730:	00d30000 	sbcseq	r0, r3, r0
    4734:	00040000 	andeq	r0, r4, r0
    4738:	00000bf2 	strdeq	r0, [r0], -r2
    473c:	03850104 	orreq	r0, r5, #4, 2
    4740:	4c010000 	stcmi	0, cr0, [r1], {-0}
    4744:	a200000e 	andge	r0, r0, #14
    4748:	9c000004 	stcls	0, cr0, [r0], {4}
    474c:	4040004e 	submi	r0, r0, lr, asr #32
    4750:	4c000000 	stcmi	0, cr0, [r0], {-0}
    4754:	0200000e 	andeq	r0, r0, #14
    4758:	01e20601 	mvneq	r0, r1, lsl #12
    475c:	01020000 	mrseq	r0, (UNDEF: 2)
    4760:	0001e008 	andeq	lr, r1, r8
    4764:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    4768:	00000098 	muleq	r0, r8, r0
    476c:	f2070202 	vhsub.s8	d0, d7, d2
    4770:	03000002 	movweq	r0, #2
    4774:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    4778:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    477c:	00022207 	andeq	r2, r2, r7, lsl #4
    4780:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    4784:	0000015e 	andeq	r0, r0, lr, asr r1
    4788:	18070802 	stmdane	r7, {r1, fp}
    478c:	02000002 	andeq	r0, r0, #2
    4790:	01630504 	cmneq	r3, r4, lsl #10
    4794:	04020000 	streq	r0, [r2], #-0
    4798:	0000b307 	andeq	fp, r0, r7, lsl #6
    479c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    47a0:	0000021d 	andeq	r0, r0, sp, lsl r2
    47a4:	e9080102 	stmdb	r8, {r1, r8}
    47a8:	04000001 	streq	r0, [r0], #-1
    47ac:	000000f4 	strdeq	r0, [r0], -r4
    47b0:	91010901 	tstls	r1, r1, lsl #18
    47b4:	05000000 	streq	r0, [r0, #-0]
    47b8:	0064656c 	rsbeq	r6, r4, ip, ror #10
    47bc:	00410901 	subeq	r0, r1, r1, lsl #18
    47c0:	06000000 	streq	r0, [r0], -r0
    47c4:	00000e43 	andeq	r0, r0, r3, asr #28
    47c8:	4e9c0301 	cdpmi	3, 9, cr0, cr12, cr1, {0}
    47cc:	00244000 	eoreq	r4, r4, r0
    47d0:	9c010000 	stcls	0, cr0, [r1], {-0}
    47d4:	000000bd 	strheq	r0, [r0], -sp
    47d8:	00007907 	andeq	r7, r0, r7, lsl #18
    47dc:	004eb000 	subeq	fp, lr, r0
    47e0:	00001040 	andeq	r1, r0, r0, asr #32
    47e4:	08060100 	stmdaeq	r6, {r8}
    47e8:	00000085 	andeq	r0, r0, r5, lsl #1
    47ec:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    47f0:	00000079 	andeq	r0, r0, r9, ror r0
    47f4:	40004ec0 	andmi	r4, r0, r0, asr #29
    47f8:	0000001c 	andeq	r0, r0, ip, lsl r0
    47fc:	850a9c01 	strhi	r9, [sl, #-3073]	; 0xfffff3ff
    4800:	db000000 	blle	4808 <SVC_STACK_SIZE+0x808>
    4804:	0000005b 	andeq	r0, r0, fp, asr r0
    4808:	00055000 	andeq	r5, r5, r0
    480c:	87000400 	strhi	r0, [r0, -r0, lsl #8]
    4810:	0400000c 	streq	r0, [r0], #-12
    4814:	00038501 	andeq	r8, r3, r1, lsl #10
    4818:	0e730100 	rpweqs	f0, f3, f0
    481c:	04a20000 	strteq	r0, [r2], #0
    4820:	4edc0000 	cdpmi	0, 13, cr0, cr12, cr0, {0}
    4824:	01d04000 	bicseq	r4, r0, r0
    4828:	0e830000 	cdpeq	0, 8, cr0, cr3, cr0, {0}
    482c:	01020000 	mrseq	r0, (UNDEF: 2)
    4830:	0001e206 	andeq	lr, r1, r6, lsl #4
    4834:	08010200 	stmdaeq	r1, {r9}
    4838:	000001e0 	andeq	r0, r0, r0, ror #3
    483c:	98050202 	stmdals	r5, {r1, r9}
    4840:	02000000 	andeq	r0, r0, #0
    4844:	02f20702 	rscseq	r0, r2, #524288	; 0x80000
    4848:	04030000 	streq	r0, [r3], #-0
    484c:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    4850:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4854:	00000222 	andeq	r0, r0, r2, lsr #4
    4858:	5e050802 	cdppl	8, 0, cr0, cr5, cr2, {0}
    485c:	02000001 	andeq	r0, r0, #1
    4860:	02180708 	andseq	r0, r8, #8, 14	; 0x200000
    4864:	04020000 	streq	r0, [r2], #-0
    4868:	00016305 	andeq	r6, r1, r5, lsl #6
    486c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4870:	000000b3 	strheq	r0, [r0], -r3
    4874:	04020404 	streq	r0, [r2], #-1028	; 0xfffffbfc
    4878:	00021d07 	andeq	r1, r2, r7, lsl #26
    487c:	08010200 	stmdaeq	r1, {r9}
    4880:	000001e9 	andeq	r0, r0, r9, ror #3
    4884:	00810405 	addeq	r0, r1, r5, lsl #8
    4888:	74060000 	strvc	r0, [r6], #-0
    488c:	07000000 	streq	r0, [r0, -r0]
    4890:	ef5c0220 	svc	0x005c0220
    4894:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4898:	00000d60 	andeq	r0, r0, r0, ror #26
    489c:	00485d02 	subeq	r5, r8, r2, lsl #26
    48a0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    48a4:	00000d65 	andeq	r0, r0, r5, ror #26
    48a8:	00485e02 	subeq	r5, r8, r2, lsl #28
    48ac:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
    48b0:	00000ae8 	andeq	r0, r0, r8, ror #21
    48b4:	00485f02 	subeq	r5, r8, r2, lsl #30
    48b8:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
    48bc:	00000af0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    48c0:	00486002 	subeq	r6, r8, r2
    48c4:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
    48c8:	00000c3a 	andeq	r0, r0, sl, lsr ip
    48cc:	00486102 	subeq	r6, r8, r2, lsl #2
    48d0:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
    48d4:	00000c42 	andeq	r0, r0, r2, asr #24
    48d8:	00486202 	subeq	r6, r8, r2, lsl #4
    48dc:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    48e0:	00000b67 	andeq	r0, r0, r7, ror #22
    48e4:	00486302 	subeq	r6, r8, r2, lsl #6
    48e8:	08180000 	ldmdaeq	r8, {}	; <UNPREDICTABLE>
    48ec:	00000d02 	andeq	r0, r0, r2, lsl #26
    48f0:	00486402 	subeq	r6, r8, r2, lsl #8
    48f4:	001c0000 	andseq	r0, ip, r0
    48f8:	000be809 	andeq	lr, fp, r9, lsl #16
    48fc:	86650200 	strbthi	r0, [r5], -r0, lsl #4
    4900:	0a000000 	beq	4908 <SVC_STACK_SIZE+0x908>
    4904:	00000e7a 	andeq	r0, r0, sl, ror lr
    4908:	4edc2201 	cdpmi	2, 13, cr2, cr12, cr1, {0}
    490c:	004c4000 	subeq	r4, ip, r0
    4910:	9c010000 	stcls	0, cr0, [r1], {-0}
    4914:	00000165 	andeq	r0, r0, r5, ror #2
    4918:	000e830b 	andeq	r8, lr, fp, lsl #6
    491c:	48220100 	stmdami	r2!, {r8}
    4920:	fc000000 	stc2	0, cr0, [r0], {-0}
    4924:	0b00005b 	bleq	4a98 <SVC_STACK_SIZE+0xa98>
    4928:	00000cd6 	ldrdeq	r0, [r0], -r6
    492c:	00482201 	subeq	r2, r8, r1, lsl #4
    4930:	5c1d0000 	ldcpl	0, cr0, [sp], {-0}
    4934:	bd0b0000 	stclt	0, cr0, [fp, #-0]
    4938:	01000010 	tsteq	r0, r0, lsl r0
    493c:	00004822 	andeq	r4, r0, r2, lsr #16
    4940:	005c5a00 	subseq	r5, ip, r0, lsl #20
    4944:	00690c00 	rsbeq	r0, r9, r0, lsl #24
    4948:	00412401 	subeq	r2, r1, r1, lsl #8
    494c:	5c780000 	ldclpl	0, cr0, [r8], #-0
    4950:	180d0000 	stmdane	sp, {}	; <UNPREDICTABLE>
    4954:	6040004f 	subvs	r0, r0, pc, asr #32
    4958:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    495c:	75025201 	strvc	r5, [r2, #-513]	; 0xfffffdff
    4960:	51010e00 	tstpl	r1, r0, lsl #28
    4964:	010e3101 	tsteq	lr, r1, lsl #2
    4968:	7f740250 	svcvc	0x00740250
    496c:	630a0000 	movwvs	r0, #40960	; 0xa000
    4970:	0100000e 	tsteq	r0, lr
    4974:	004f282d 	subeq	r2, pc, sp, lsr #16
    4978:	00018440 	andeq	r8, r1, r0, asr #8
    497c:	459c0100 	ldrmi	r0, [ip, #256]	; 0x100
    4980:	0f000003 	svceq	0x00000003
    4984:	40004f3c 	andmi	r4, r0, ip, lsr pc
    4988:	0000037b 	andeq	r0, r0, fp, ror r3
    498c:	004f480f 	subeq	r4, pc, pc, lsl #16
    4990:	00038240 	andeq	r8, r3, r0, asr #4
    4994:	4f4c0f00 	svcmi	0x004c0f00
    4998:	03934000 	orrseq	r4, r3, #0
    499c:	500f0000 	andpl	r0, pc, r0
    49a0:	9a40004f 	bls	1004ae4 <STACK_SIZE+0x804ae4>
    49a4:	10000003 	andne	r0, r0, r3
    49a8:	40004f58 	andmi	r4, r0, r8, asr pc
    49ac:	000003a1 	andeq	r0, r0, r1, lsr #7
    49b0:	000001b1 			; <UNDEFINED> instruction: 0x000001b1
    49b4:	0150010e 	cmpeq	r0, lr, lsl #2
    49b8:	68100031 	ldmdavs	r0, {r0, r4, r5}
    49bc:	b240004f 	sublt	r0, r0, #79	; 0x4f
    49c0:	d0000003 	andle	r0, r0, r3
    49c4:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    49c8:	74025201 	strvc	r5, [r2], #-513	; 0xfffffdff
    49cc:	51010e00 	tstpl	r1, r0, lsl #28
    49d0:	0e007402 	cdpeq	4, 0, cr7, cr0, cr2, {0}
    49d4:	31015001 	tstcc	r1, r1
    49d8:	4f741000 	svcmi	0x00741000
    49dc:	03cd4000 	biceq	r4, sp, #0
    49e0:	01e70000 	mvneq	r0, r0
    49e4:	010e0000 	mrseq	r0, (UNDEF: 14)
    49e8:	ac030550 	cfstr32ge	mvfx0, [r3], {80}	; 0x50
    49ec:	00400182 	subeq	r0, r0, r2, lsl #3
    49f0:	004fb00f 	subeq	fp, pc, pc
    49f4:	0003df40 	andeq	sp, r3, r0, asr #30
    49f8:	4fbc1000 	svcmi	0x00bc1000
    49fc:	03e64000 	mvneq	r4, #0
    4a00:	02090000 	andeq	r0, r9, #0
    4a04:	010e0000 	mrseq	r0, (UNDEF: 14)
    4a08:	0e310151 	mrceq	1, 1, r0, cr1, cr1, {2}
    4a0c:	74025001 	strvc	r5, [r2], #-1
    4a10:	c4100000 	ldrgt	r0, [r0], #-0
    4a14:	fc40004f 	mcrr2	0, 4, r0, r0, cr15
    4a18:	1c000003 	stcne	0, cr0, [r0], {3}
    4a1c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    4a20:	38015001 	stmdacc	r1, {r0, ip, lr}
    4a24:	4fd01000 	svcmi	0x00d01000
    4a28:	040d4000 	streq	r4, [sp], #-0
    4a2c:	02360000 	eorseq	r0, r6, #0
    4a30:	010e0000 	mrseq	r0, (UNDEF: 14)
    4a34:	00740251 	rsbseq	r0, r4, r1, asr r2
    4a38:	0250010e 	subseq	r0, r0, #-2147483645	; 0x80000003
    4a3c:	10000074 	andne	r0, r0, r4, ror r0
    4a40:	40004fdc 	ldrdmi	r4, [r0], -ip
    4a44:	00000423 	andeq	r0, r0, r3, lsr #8
    4a48:	00000250 	andeq	r0, r0, r0, asr r2
    4a4c:	0251010e 	subseq	r0, r1, #-2147483645	; 0x80000003
    4a50:	010e0074 	tsteq	lr, r4, ror r0
    4a54:	00740250 	rsbseq	r0, r4, r0, asr r2
    4a58:	4fe41000 	svcmi	0x00e41000
    4a5c:	04394000 	ldrteq	r4, [r9], #-0
    4a60:	02650000 	rsbeq	r0, r5, #0
    4a64:	010e0000 	mrseq	r0, (UNDEF: 14)
    4a68:	e00a0350 	and	r0, sl, r0, asr r3
    4a6c:	f0100007 			; <UNDEFINED> instruction: 0xf0100007
    4a70:	4a40004f 	bmi	1004bb4 <STACK_SIZE+0x804bb4>
    4a74:	7e000004 	cdpvc	0, 0, cr0, cr0, cr4, {0}
    4a78:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    4a7c:	31015101 	tstcc	r1, r1, lsl #2
    4a80:	0250010e 	subseq	r0, r0, #-2147483645	; 0x80000003
    4a84:	10000074 	andne	r0, r0, r4, ror r0
    4a88:	40004ffc 	strdmi	r4, [r0], -ip
    4a8c:	00000460 	andeq	r0, r0, r0, ror #8
    4a90:	00000298 	muleq	r0, r8, r2
    4a94:	0251010e 	subseq	r0, r1, #-2147483645	; 0x80000003
    4a98:	010eff08 	tsteq	lr, r8, lsl #30
    4a9c:	00740250 	rsbseq	r0, r4, r0, asr r2
    4aa0:	50041000 	andpl	r1, r4, r0
    4aa4:	04764000 	ldrbteq	r4, [r6], #-0
    4aa8:	02ab0000 	adceq	r0, fp, #0
    4aac:	010e0000 	mrseq	r0, (UNDEF: 14)
    4ab0:	00310150 	eorseq	r0, r1, r0, asr r1
    4ab4:	0050080f 	subseq	r0, r0, pc, lsl #16
    4ab8:	00048740 	andeq	r8, r4, r0, asr #14
    4abc:	50240f00 	eorpl	r0, r4, r0, lsl #30
    4ac0:	048e4000 	streq	r4, [lr], #0
    4ac4:	280f0000 	stmdacs	pc, {}	; <UNPREDICTABLE>
    4ac8:	a9400050 	stmdbge	r0, {r4, r6}^
    4acc:	0f000004 	svceq	0x00000004
    4ad0:	40005048 	andmi	r5, r0, r8, asr #32
    4ad4:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
    4ad8:	00504c0f 	subseq	r4, r0, pc, lsl #24
    4adc:	0004d040 	andeq	sp, r4, r0, asr #32
    4ae0:	50500f00 	subspl	r0, r0, r0, lsl #30
    4ae4:	04d74000 	ldrbeq	r4, [r7], #0
    4ae8:	540f0000 	strpl	r0, [pc], #-0	; 4af0 <SVC_STACK_SIZE+0xaf0>
    4aec:	de400050 	mcrle	0, 2, r0, cr0, cr0, {2}
    4af0:	0f000004 	svceq	0x00000004
    4af4:	40005074 	andmi	r5, r0, r4, ror r0
    4af8:	000004e5 	andeq	r0, r0, r5, ror #9
    4afc:	0050780f 	subseq	r7, r0, pc, lsl #16
    4b00:	00050540 	andeq	r0, r5, r0, asr #10
    4b04:	507c0f00 	rsbspl	r0, ip, r0, lsl #30
    4b08:	050c4000 	streq	r4, [ip, #-0]
    4b0c:	800f0000 	andhi	r0, pc, r0
    4b10:	13400050 	movtne	r0, #80	; 0x50
    4b14:	10000005 	andne	r0, r0, r5
    4b18:	4000508c 	andmi	r5, r0, ip, lsl #1
    4b1c:	0000051a 	andeq	r0, r0, sl, lsl r5
    4b20:	00000327 	andeq	r0, r0, r7, lsr #6
    4b24:	0251010e 	subseq	r0, r1, #-2147483645	; 0x80000003
    4b28:	010e6408 	tsteq	lr, r8, lsl #8
    4b2c:	00310150 	eorseq	r0, r1, r0, asr r1
    4b30:	00509410 	subseq	r9, r0, r0, lsl r4
    4b34:	00053040 	andeq	r3, r5, r0, asr #32
    4b38:	00033b00 	andeq	r3, r3, r0, lsl #22
    4b3c:	50010e00 	andpl	r0, r1, r0, lsl #28
    4b40:	00007402 	andeq	r7, r0, r2, lsl #8
    4b44:	0050a80f 	subseq	sl, r0, pc, lsl #16
    4b48:	00054140 	andeq	r4, r5, r0, asr #2
    4b4c:	ef110000 	svc	0x00110000
    4b50:	55000000 	strpl	r0, [r0, #-0]
    4b54:	12000003 	andne	r0, r0, #3
    4b58:	00000064 	andeq	r0, r0, r4, rrx
    4b5c:	c9130004 	ldmdbgt	r3, {r2}
    4b60:	0100000a 	tsteq	r0, sl
    4b64:	00034506 	andeq	r4, r3, r6, lsl #10
    4b68:	0e8a1400 	cdpeq	4, 8, cr1, cr10, cr0, {0}
    4b6c:	56020000 	strpl	r0, [r2], -r0
    4b70:	0000037b 	andeq	r0, r0, fp, ror r3
    4b74:	00004115 	andeq	r4, r0, r5, lsl r1
    4b78:	00411500 	subeq	r1, r1, r0, lsl #10
    4b7c:	6b150000 	blvs	544b84 <IRQ_STACK_SIZE+0x53cb84>
    4b80:	00000000 	andeq	r0, r0, r0
    4b84:	0005d216 	andeq	sp, r5, r6, lsl r2
    4b88:	14800300 	strne	r0, [r0], #768	; 0x300
    4b8c:	00000e68 	andeq	r0, r0, r8, ror #28
    4b90:	03931f02 	orrseq	r1, r3, #2, 30
    4b94:	41150000 	tstmi	r5, r0
    4b98:	00000000 	andeq	r0, r0, r0
    4b9c:	000e4316 	andeq	r4, lr, r6, lsl r3
    4ba0:	16180200 	ldrne	r0, [r8], -r0, lsl #4
    4ba4:	00000dfd 	strdeq	r0, [r0], -sp
    4ba8:	34144302 	ldrcc	r4, [r4], #-770	; 0xfffffcfe
    4bac:	0200000e 	andeq	r0, r0, #14
    4bb0:	0003b244 	andeq	fp, r3, r4, asr #4
    4bb4:	00411500 	subeq	r1, r1, r0, lsl #10
    4bb8:	14000000 	strne	r0, [r0], #-0
    4bbc:	00000e99 	muleq	r0, r9, lr
    4bc0:	03cd2602 	biceq	r2, sp, #2097152	; 0x200000
    4bc4:	41150000 	tstmi	r5, r0
    4bc8:	15000000 	strne	r0, [r0, #-0]
    4bcc:	00000041 	andeq	r0, r0, r1, asr #32
    4bd0:	00004115 	andeq	r4, r0, r5, lsl r1
    4bd4:	1e140000 	cdpne	0, 1, cr0, cr4, cr0, {0}
    4bd8:	02000005 	andeq	r0, r0, #5
    4bdc:	0003df22 	andeq	sp, r3, r2, lsr #30
    4be0:	007b1500 	rsbseq	r1, fp, r0, lsl #10
    4be4:	00170000 	andseq	r0, r7, r0
    4be8:	000c4a16 	andeq	r4, ip, r6, lsl sl
    4bec:	147a0200 	ldrbtne	r0, [sl], #-512	; 0xfffffe00
    4bf0:	00000afd 	strdeq	r0, [r0], -sp
    4bf4:	03fc7b02 	mvnseq	r7, #2048	; 0x800
    4bf8:	41150000 	tstmi	r5, r0
    4bfc:	15000000 	strne	r0, [r0, #-0]
    4c00:	00000041 	andeq	r0, r0, r1, asr #32
    4c04:	0b911400 	bleq	fe449c0c <IRQ_STACK_BASE+0xba449c0c>
    4c08:	87020000 	strhi	r0, [r2, -r0]
    4c0c:	0000040d 	andeq	r0, r0, sp, lsl #8
    4c10:	00004115 	andeq	r4, r0, r5, lsl r1
    4c14:	40140000 	andsmi	r0, r4, r0
    4c18:	0200000d 	andeq	r0, r0, #13
    4c1c:	00042384 	andeq	r2, r4, r4, lsl #7
    4c20:	00411500 	subeq	r1, r1, r0, lsl #10
    4c24:	41150000 	tstmi	r5, r0
    4c28:	00000000 	andeq	r0, r0, r0
    4c2c:	000b2414 	andeq	r2, fp, r4, lsl r4
    4c30:	39830200 	stmibcc	r3, {r9}
    4c34:	15000004 	strne	r0, [r0, #-4]
    4c38:	00000041 	andeq	r0, r0, r1, asr #32
    4c3c:	00004115 	andeq	r4, r0, r5, lsl r1
    4c40:	0a140000 	beq	504c48 <IRQ_STACK_SIZE+0x4fcc48>
    4c44:	0200000b 	andeq	r0, r0, #11
    4c48:	00044a80 	andeq	r4, r4, r0, lsl #21
    4c4c:	00411500 	subeq	r1, r1, r0, lsl #10
    4c50:	14000000 	strne	r0, [r0], #-0
    4c54:	00000a9e 	muleq	r0, lr, sl
    4c58:	04604e02 	strbteq	r4, [r0], #-3586	; 0xfffff1fe
    4c5c:	41150000 	tstmi	r5, r0
    4c60:	15000000 	strne	r0, [r0, #-0]
    4c64:	00000041 	andeq	r0, r0, r1, asr #32
    4c68:	096c1400 	stmdbeq	ip!, {sl, ip}^
    4c6c:	4b020000 	blmi	84c74 <IRQ_STACK_SIZE+0x7cc74>
    4c70:	00000476 	andeq	r0, r0, r6, ror r4
    4c74:	00004115 	andeq	r4, r0, r5, lsl r1
    4c78:	00411500 	subeq	r1, r1, r0, lsl #10
    4c7c:	14000000 	strne	r0, [r0], #-0
    4c80:	00000a6d 	andeq	r0, r0, sp, ror #20
    4c84:	04874702 	streq	r4, [r7], #1794	; 0x702
    4c88:	41150000 	tstmi	r5, r0
    4c8c:	00000000 	andeq	r0, r0, r0
    4c90:	000ecb16 	andeq	ip, lr, r6, lsl fp
    4c94:	14160400 	ldrne	r0, [r6], #-1024	; 0xfffffc00
    4c98:	00000e52 	andeq	r0, r0, r2, asr lr
    4c9c:	04a91704 	strteq	r1, [r9], #1796	; 0x704
    4ca0:	48150000 	ldmdami	r5, {}	; <UNPREDICTABLE>
    4ca4:	15000000 	strne	r0, [r0, #-0]
    4ca8:	00000048 	andeq	r0, r0, r8, asr #32
    4cac:	00004815 	andeq	r4, r0, r5, lsl r8
    4cb0:	bb160000 	bllt	584cb8 <IRQ_STACK_SIZE+0x57ccb8>
    4cb4:	0400000e 	streq	r0, [r0], #-14
    4cb8:	08b11418 	ldmeq	r1!, {r3, r4, sl, ip}
    4cbc:	ca030000 	bgt	c4cc4 <IRQ_STACK_SIZE+0xbccc4>
    4cc0:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4cc4:	00004815 	andeq	r4, r0, r5, lsl r8
    4cc8:	00481500 	subeq	r1, r8, r0, lsl #10
    4ccc:	48150000 	ldmdami	r5, {}	; <UNPREDICTABLE>
    4cd0:	15000000 	strne	r0, [r0, #-0]
    4cd4:	00000048 	andeq	r0, r0, r8, asr #32
    4cd8:	05781600 	ldrbeq	r1, [r8, #-1536]!	; 0xfffffa00
    4cdc:	cd030000 	stcgt	0, cr0, [r3, #-0]
    4ce0:	00066916 	andeq	r6, r6, r6, lsl r9
    4ce4:	16ce0300 	strbne	r0, [lr], r0, lsl #6
    4ce8:	0000089f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    4cec:	0e14cc03 	cdpeq	12, 1, cr12, cr4, cr3, {0}
    4cf0:	03000009 	movweq	r0, #9
    4cf4:	000505cb 	andeq	r0, r5, fp, asr #11
    4cf8:	00481500 	subeq	r1, r8, r0, lsl #10
    4cfc:	48150000 	ldmdami	r5, {}	; <UNPREDICTABLE>
    4d00:	15000000 	strne	r0, [r0, #-0]
    4d04:	00000048 	andeq	r0, r0, r8, asr #32
    4d08:	00004815 	andeq	r4, r0, r5, lsl r8
    4d0c:	96160000 	ldrls	r0, [r6], -r0
    4d10:	03000005 	movweq	r0, #5
    4d14:	068b16cf 	streq	r1, [fp], pc, asr #13
    4d18:	d0030000 	andle	r0, r3, r0
    4d1c:	00034a16 	andeq	r4, r3, r6, lsl sl
    4d20:	14b70300 	ldrtne	r0, [r7], #768	; 0x300
    4d24:	00000eaa 	andeq	r0, r0, sl, lsr #29
    4d28:	05303a02 	ldreq	r3, [r0, #-2562]!	; 0xfffff5fe
    4d2c:	41150000 	tstmi	r5, r0
    4d30:	15000000 	strne	r0, [r0, #-0]
    4d34:	00000041 	andeq	r0, r0, r1, asr #32
    4d38:	01f71400 	mvnseq	r1, r0, lsl #8
    4d3c:	35020000 	strcc	r0, [r2, #-0]
    4d40:	00000541 	andeq	r0, r0, r1, asr #10
    4d44:	00004815 	andeq	r4, r0, r5, lsl r8
    4d48:	5b180000 	blpl	604d50 <IRQ_STACK_SIZE+0x5fcd50>
    4d4c:	0200000e 	andeq	r0, r0, #14
    4d50:	00481530 	subeq	r1, r8, r0, lsr r5
    4d54:	48150000 	ldmdami	r5, {}	; <UNPREDICTABLE>
    4d58:	00000000 	andeq	r0, r0, r0
    4d5c:	00031800 	andeq	r1, r3, r0, lsl #16
    4d60:	bc000400 	cfstrslt	mvf0, [r0], {-0}
    4d64:	0400000d 	streq	r0, [r0], #-13
    4d68:	00038501 	andeq	r8, r3, r1, lsl #10
    4d6c:	0f2b0100 	svceq	0x002b0100
    4d70:	04a20000 	strteq	r0, [r2], #0
    4d74:	50ac0000 	adcpl	r0, ip, r0
    4d78:	032c4000 	teqeq	ip, #0
    4d7c:	0f690000 	svceq	0x00690000
    4d80:	94020000 	strls	r0, [r2], #-0
    4d84:	0c00000f 	stceq	0, cr0, [r0], {15}
    4d88:	00560302 	subseq	r0, r6, r2, lsl #6
    4d8c:	a1030000 	mrsge	r0, (UNDEF: 3)
    4d90:	0200000f 	andeq	r0, r0, #15
    4d94:	00005605 	andeq	r5, r0, r5, lsl #12
    4d98:	db030000 	blle	c4da0 <IRQ_STACK_SIZE+0xbcda0>
    4d9c:	0200000f 	andeq	r0, r0, #15
    4da0:	00005606 	andeq	r5, r0, r6, lsl #12
    4da4:	0e030400 	cfcpyseq	mvf0, mvf3
    4da8:	0200000f 	andeq	r0, r0, #15
    4dac:	00005607 	andeq	r5, r0, r7, lsl #12
    4db0:	04000800 	streq	r0, [r0], #-2048	; 0xfffff800
    4db4:	02220704 	eoreq	r0, r2, #4, 14	; 0x100000
    4db8:	01040000 	mrseq	r0, (UNDEF: 4)
    4dbc:	0001e206 	andeq	lr, r1, r6, lsl #4
    4dc0:	08010400 	stmdaeq	r1, {sl}
    4dc4:	000001e0 	andeq	r0, r0, r0, ror #3
    4dc8:	98050204 	stmdals	r5, {r2, r9}
    4dcc:	04000000 	streq	r0, [r0], #-0
    4dd0:	02f20702 	rscseq	r0, r2, #524288	; 0x80000
    4dd4:	04050000 	streq	r0, [r5], #-0
    4dd8:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    4ddc:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
    4de0:	0000015e 	andeq	r0, r0, lr, asr r1
    4de4:	18070804 	stmdane	r7, {r2, fp}
    4de8:	04000002 	streq	r0, [r0], #-2
    4dec:	01630504 	cmneq	r3, r4, lsl #10
    4df0:	04040000 	streq	r0, [r4], #-0
    4df4:	0000b307 	andeq	fp, r0, r7, lsl #6
    4df8:	04040600 	streq	r0, [r4], #-1536	; 0xfffffa00
    4dfc:	021d0704 	andseq	r0, sp, #4, 14	; 0x100000
    4e00:	01040000 	mrseq	r0, (UNDEF: 4)
    4e04:	0001e908 	andeq	lr, r1, r8, lsl #18
    4e08:	b2040700 	andlt	r0, r4, #0, 14
    4e0c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4e10:	000000a5 	andeq	r0, r0, r5, lsr #1
    4e14:	000da509 	andeq	sl, sp, r9, lsl #10
    4e18:	56d40500 	ldrbpl	r0, [r4], r0, lsl #10
    4e1c:	0a000000 	beq	4e24 <SVC_STACK_SIZE+0xe24>
    4e20:	000000cb 	andeq	r0, r0, fp, asr #1
    4e24:	50ac0c01 	adcpl	r0, ip, r1, lsl #24
    4e28:	032c4000 	teqeq	ip, #0
    4e2c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4e30:	0000026d 	andeq	r0, r0, sp, ror #4
    4e34:	000fbb0b 	andeq	fp, pc, fp, lsl #22
    4e38:	560c0100 	strpl	r0, [ip], -r0, lsl #2
    4e3c:	b9000000 	stmdblt	r0, {}	; <UNPREDICTABLE>
    4e40:	0c00005c 	stceq	0, cr0, [r0], {92}	; 0x5c
    4e44:	00000fd7 	ldrdeq	r0, [r0], -r7
    4e48:	00560f01 	subseq	r0, r6, r1, lsl #30
    4e4c:	5cf00000 	ldclpl	0, cr0, [r0]
    4e50:	600d0000 	andvs	r0, sp, r0
    4e54:	0100000f 	tsteq	r0, pc
    4e58:	00005610 	andeq	r5, r0, r0, lsl r6
    4e5c:	0c560100 	ldfeqe	f0, [r6], {-0}
    4e60:	00000bbd 			; <UNDEFINED> instruction: 0x00000bbd
    4e64:	00561101 	subseq	r1, r6, r1, lsl #2
    4e68:	5d240000 	stcpl	0, cr0, [r4, #-0]
    4e6c:	800c0000 	andhi	r0, ip, r0
    4e70:	0100000f 	tsteq	r0, pc
    4e74:	00026d12 	andeq	r6, r2, r2, lsl sp
    4e78:	005d6700 	subseq	r6, sp, r0, lsl #14
    4e7c:	0f1e0c00 	svceq	0x001e0c00
    4e80:	13010000 	movwne	r0, #4096	; 0x1000
    4e84:	0000026d 	andeq	r0, r0, sp, ror #4
    4e88:	00005de2 	andeq	r5, r0, r2, ror #27
    4e8c:	000f3a0c 	andeq	r3, pc, ip, lsl #20
    4e90:	56140100 	ldrpl	r0, [r4], -r0, lsl #2
    4e94:	67000000 	strvs	r0, [r0, -r0]
    4e98:	0c00005e 	stceq	0, cr0, [r0], {94}	; 0x5e
    4e9c:	00000f6b 	andeq	r0, r0, fp, ror #30
    4ea0:	00561501 	subseq	r1, r6, r1, lsl #10
    4ea4:	5ea30000 	cdppl	0, 10, cr0, cr3, cr0, {0}
    4ea8:	c60c0000 	strgt	r0, [ip], -r0
    4eac:	0100000f 	tsteq	r0, pc
    4eb0:	00005616 	andeq	r5, r0, r6, lsl r6
    4eb4:	005ebe00 	subseq	fp, lr, r0, lsl #28
    4eb8:	0ef20c00 	cdpeq	12, 15, cr0, cr2, cr0, {0}
    4ebc:	17010000 	strne	r0, [r1, -r0]
    4ec0:	00000056 	andeq	r0, r0, r6, asr r0
    4ec4:	00005ef4 	strdeq	r5, [r0], -r4
    4ec8:	000f4b0c 	andeq	r4, pc, ip, lsl #22
    4ecc:	56190100 	ldrpl	r0, [r9], -r0, lsl #2
    4ed0:	54000000 	strpl	r0, [r0], #-0
    4ed4:	0c00005f 	stceq	0, cr0, [r0], {95}	; 0x5f
    4ed8:	00000f06 	andeq	r0, r0, r6, lsl #30
    4edc:	00561a01 	subseq	r1, r6, r1, lsl #20
    4ee0:	5f720000 	svcpl	0x00720000
    4ee4:	320c0000 	andcc	r0, ip, #0
    4ee8:	0100000f 	tsteq	r0, pc
    4eec:	0000561b 	andeq	r5, r0, fp, lsl r6
    4ef0:	005f9000 	subseq	r9, pc, r0
    4ef4:	0f580c00 	svceq	0x00580c00
    4ef8:	1c010000 	stcne	0, cr0, [r1], {-0}
    4efc:	00000056 	andeq	r0, r0, r6, asr r0
    4f00:	00005fbb 			; <UNDEFINED> instruction: 0x00005fbb
    4f04:	0050d00e 	subseq	sp, r0, lr
    4f08:	0002b640 	andeq	fp, r2, r0, asr #12
    4f0c:	51400e00 	cmppl	r0, r0, lsl #28
    4f10:	02c14000 	sbceq	r4, r1, #0
    4f14:	440e0000 	strmi	r0, [lr], #-0
    4f18:	c8400051 	stmdagt	r0, {r0, r4, r6}^
    4f1c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    4f20:	40005164 	andmi	r5, r0, r4, ror #2
    4f24:	000002cf 	andeq	r0, r0, pc, asr #5
    4f28:	0051780f 	subseq	r7, r1, pc, lsl #16
    4f2c:	0002e040 	andeq	lr, r2, r0, asr #32
    4f30:	0001f100 	andeq	pc, r1, r0, lsl #2
    4f34:	52011000 	andpl	r1, r1, #0
    4f38:	10000a03 	andne	r0, r0, r3, lsl #20
    4f3c:	03510110 	cmpeq	r1, #16, 2
    4f40:	1006507b 	andne	r5, r6, fp, ror r0
    4f44:	79065001 	stmdbvc	r6, {r0, ip, lr}
    4f48:	f0000b00 			; <UNDEFINED> instruction: 0xf0000b00
    4f4c:	7c0e001a 	stcvc	0, cr0, [lr], {26}
    4f50:	06400051 			; <UNDEFINED> instruction: 0x06400051
    4f54:	0f000003 	svceq	0x00000003
    4f58:	400051bc 			; <UNDEFINED> instruction: 0x400051bc
    4f5c:	0000030d 	andeq	r0, r0, sp, lsl #6
    4f60:	00000211 	andeq	r0, r0, r1, lsl r2
    4f64:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
    4f68:	0182bc03 	orreq	fp, r2, r3, lsl #24
    4f6c:	1c0e0040 	stcne	0, cr0, [lr], {64}	; 0x40
    4f70:	cf400052 	svcgt	0x00400052
    4f74:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    4f78:	40005278 	andmi	r5, r0, r8, ror r2
    4f7c:	000002c1 	andeq	r0, r0, r1, asr #5
    4f80:	00527c0e 	subseq	r7, r2, lr, lsl #24
    4f84:	0002c840 	andeq	ip, r2, r0, asr #16
    4f88:	529c0f00 	addspl	r0, ip, #0, 30
    4f8c:	02e04000 	rsceq	r4, r0, #0
    4f90:	02510000 	subseq	r0, r1, #0
    4f94:	01100000 	tsteq	r0, r0
    4f98:	000a0352 	andeq	r0, sl, r2, asr r3
    4f9c:	51011010 	tstpl	r1, r0, lsl r0
    4fa0:	0b007706 	bleq	22bc0 <IRQ_STACK_SIZE+0x1abc0>
    4fa4:	101af000 	andsne	pc, sl, r0
    4fa8:	7a025001 	bvc	98fb4 <IRQ_STACK_SIZE+0x90fb4>
    4fac:	040e0000 	streq	r0, [lr], #-0
    4fb0:	c8400053 	stmdagt	r0, {r0, r1, r4, r6}^
    4fb4:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    4fb8:	4000534c 	andmi	r5, r0, ip, asr #6
    4fbc:	000002c1 	andeq	r0, r0, r1, asr #5
    4fc0:	0053500e 	subseq	r5, r3, lr
    4fc4:	0002c840 	andeq	ip, r2, r0, asr #16
    4fc8:	04070000 	streq	r0, [r7], #-0
    4fcc:	00000056 	andeq	r0, r0, r6, asr r0
    4fd0:	00002511 	andeq	r2, r0, r1, lsl r5
    4fd4:	00028300 	andeq	r8, r2, r0, lsl #6
    4fd8:	00951200 	addseq	r1, r5, r0, lsl #4
    4fdc:	00ff0000 	rscseq	r0, pc, r0
    4fe0:	000ee013 	andeq	lr, lr, r3, lsl r0
    4fe4:	73080100 	movwvc	r0, #33024	; 0x8100
    4fe8:	05000002 	streq	r0, [r0, #-2]
    4fec:	01903803 	orrseq	r3, r0, r3, lsl #16
    4ff0:	0fae1340 	svceq	0x00ae1340
    4ff4:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    4ff8:	00000056 	andeq	r0, r0, r6, asr r0
    4ffc:	90340305 	eorsls	r0, r4, r5, lsl #6
    5000:	d6134001 	ldrle	r4, [r3], -r1
    5004:	0100000e 	tsteq	r0, lr
    5008:	0000560a 	andeq	r5, r0, sl, lsl #12
    500c:	30030500 	andcc	r0, r3, r0, lsl #10
    5010:	14400190 	strbne	r0, [r0], #-400	; 0xfffffe70
    5014:	000004ef 	andeq	r0, r0, pc, ror #9
    5018:	00563404 	subseq	r3, r6, r4, lsl #8
    501c:	4a150000 	bmi	545024 <IRQ_STACK_SIZE+0x53d024>
    5020:	03000003 	movweq	r0, #3
    5024:	014215b7 	strheq	r1, [r2, #-87]	; 0xffffffa9
    5028:	36040000 	strcc	r0, [r4], -r0
    502c:	00013616 	andeq	r3, r1, r6, lsl r6
    5030:	e0ad0300 	adc	r0, sp, r0, lsl #6
    5034:	17000002 	strne	r0, [r0, -r2]
    5038:	00000056 	andeq	r0, r0, r6, asr r0
    503c:	0f8d1800 	svceq	0x008d1800
    5040:	17060000 	strne	r0, [r6, -r0]
    5044:	0000009c 	muleq	r0, ip, r0
    5048:	000002ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    504c:	00009c17 	andeq	r9, r0, r7, lsl ip
    5050:	02ff1700 	rscseq	r1, pc, #0, 14
    5054:	b7170000 	ldrlt	r0, [r7, -r0]
    5058:	00000000 	andeq	r0, r0, r0
    505c:	03050407 	movweq	r0, #21511	; 0x5407
    5060:	15190000 	ldrne	r0, [r9, #-0]
    5064:	00000940 	andeq	r0, r0, r0, asr #18
    5068:	1e1a9a03 	vnmlsne.f32	s18, s20, s6
    506c:	04000005 	streq	r0, [r0], #-5
    5070:	00ac1722 	adceq	r1, ip, r2, lsr #14
    5074:	001b0000 	andseq	r0, fp, r0
    5078:	00022a00 	andeq	r2, r2, r0, lsl #20
    507c:	24000400 	strcs	r0, [r0], #-1024	; 0xfffffc00
    5080:	0400000f 	streq	r0, [r0], #-15
    5084:	00038501 	andeq	r8, r3, r1, lsl #10
    5088:	10690100 	rsbne	r0, r9, r0, lsl #2
    508c:	04a20000 	strteq	r0, [r2], #0
    5090:	53d80000 	bicspl	r0, r8, #0
    5094:	00e84000 	rsceq	r4, r8, r0
    5098:	112e0000 	teqne	lr, r0
    509c:	a5020000 	strge	r0, [r2, #-0]
    50a0:	0200000d 	andeq	r0, r0, #13
    50a4:	000030d4 	ldrdeq	r3, [r0], -r4
    50a8:	07040300 	streq	r0, [r4, -r0, lsl #6]
    50ac:	00000222 	andeq	r0, r0, r2, lsr #4
    50b0:	01030404 	tsteq	r3, r4, lsl #8
    50b4:	0001e206 	andeq	lr, r1, r6, lsl #4
    50b8:	08010300 	stmdaeq	r1, {r8, r9}
    50bc:	000001e0 	andeq	r0, r0, r0, ror #3
    50c0:	98050203 	stmdals	r5, {r0, r1, r9}
    50c4:	03000000 	movweq	r0, #0
    50c8:	02f20702 	rscseq	r0, r2, #524288	; 0x80000
    50cc:	04050000 	streq	r0, [r5], #-0
    50d0:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    50d4:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
    50d8:	0000015e 	andeq	r0, r0, lr, asr r1
    50dc:	18070803 	stmdane	r7, {r0, r1, fp}
    50e0:	03000002 	movweq	r0, #2
    50e4:	01630504 	cmneq	r3, r4, lsl #10
    50e8:	04030000 	streq	r0, [r3], #-0
    50ec:	0000b307 	andeq	fp, r0, r7, lsl #6
    50f0:	07040300 	streq	r0, [r4, -r0, lsl #6]
    50f4:	0000021d 	andeq	r0, r0, sp, lsl r2
    50f8:	e9080103 	stmdb	r8, {r0, r1, r8}
    50fc:	02000001 	andeq	r0, r0, #1
    5100:	000000ec 	andeq	r0, r0, ip, ror #1
    5104:	00300703 	eorseq	r0, r0, r3, lsl #14
    5108:	4b060000 	blmi	185110 <IRQ_STACK_SIZE+0x17d110>
    510c:	0c000010 	stceq	0, cr0, [r0], {16}
    5110:	00c20903 	sbceq	r0, r2, r3, lsl #18
    5114:	0d070000 	stceq	0, cr0, [r7, #-0]
    5118:	03000010 	movweq	r0, #16
    511c:	0000860a 	andeq	r8, r0, sl, lsl #12
    5120:	54070000 	strpl	r0, [r7], #-0
    5124:	03000010 	movweq	r0, #16
    5128:	0000c20b 	andeq	ip, r0, fp, lsl #4
    512c:	5b070400 	blpl	1c6134 <IRQ_STACK_SIZE+0x1be134>
    5130:	03000010 	movweq	r0, #16
    5134:	0000c20c 	andeq	ip, r0, ip, lsl #4
    5138:	08000800 	stmdaeq	r0, {fp}
    513c:	00009104 	andeq	r9, r0, r4, lsl #2
    5140:	104b0200 	subne	r0, fp, r0, lsl #4
    5144:	0d030000 	stceq	0, cr0, [r3, #-0]
    5148:	00000091 	muleq	r0, r1, r0
    514c:	000fe009 	andeq	lr, pc, r9
    5150:	fa070100 	blx	1c5558 <IRQ_STACK_SIZE+0x1bd558>
    5154:	01000000 	mrseq	r0, (UNDEF: 0)
    5158:	000000fa 	strdeq	r0, [r0], -sl
    515c:	00100d0a 	andseq	r0, r0, sl, lsl #26
    5160:	86070100 	strhi	r0, [r7], -r0, lsl #2
    5164:	0b000000 	bleq	516c <SVC_STACK_SIZE+0x116c>
    5168:	00000dc7 	andeq	r0, r0, r7, asr #27
    516c:	00fa0801 	rscseq	r0, sl, r1, lsl #16
    5170:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5174:	0000c804 	andeq	ip, r0, r4, lsl #16
    5178:	00d30c00 	sbcseq	r0, r3, r0, lsl #24
    517c:	53d80000 	bicspl	r0, r8, #0
    5180:	002c4000 	eoreq	r4, ip, r0
    5184:	9c010000 	stcls	0, cr0, [r1], {-0}
    5188:	00000133 	andeq	r0, r0, r3, lsr r1
    518c:	0000e30d 	andeq	lr, r0, sp, lsl #6
    5190:	00602b00 	rsbeq	r2, r0, r0, lsl #22
    5194:	00ee0e00 	rsceq	r0, lr, r0, lsl #28
    5198:	50010000 	andpl	r0, r1, r0
    519c:	0053f00f 	subseq	pc, r3, pc
    51a0:	00021c40 	andeq	r1, r2, r0, asr #24
    51a4:	50011000 	andpl	r1, r1, r0
    51a8:	00003c01 	andeq	r3, r0, r1, lsl #24
    51ac:	00106111 	andseq	r6, r0, r1, lsl r1
    51b0:	04150100 	ldreq	r0, [r5], #-256	; 0xffffff00
    51b4:	78400054 	stmdavc	r0, {r2, r4, r6}^
    51b8:	01000000 	mrseq	r0, (UNDEF: 0)
    51bc:	00019c9c 	muleq	r1, ip, ip
    51c0:	100d1200 	andne	r1, sp, r0, lsl #4
    51c4:	15010000 	strne	r0, [r1, #-0]
    51c8:	00000086 	andeq	r0, r0, r6, lsl #1
    51cc:	00006049 	andeq	r6, r0, r9, asr #32
    51d0:	000dc713 	andeq	ip, sp, r3, lsl r7
    51d4:	fa160100 	blx	5855dc <IRQ_STACK_SIZE+0x57d5dc>
    51d8:	01000000 	mrseq	r0, (UNDEF: 0)
    51dc:	00d31453 	sbcseq	r1, r3, r3, asr r4
    51e0:	54140000 	ldrpl	r0, [r4], #-0
    51e4:	0f084000 	svceq	0x00084000
    51e8:	16010000 	strne	r0, [r1], -r0
    51ec:	0000e30d 	andeq	lr, r0, sp, lsl #6
    51f0:	00606700 	rsbeq	r6, r0, r0, lsl #14
    51f4:	0f081500 	svceq	0x00081500
    51f8:	ee160000 	cdp	0, 1, cr0, cr6, cr0, {0}
    51fc:	85000000 	strhi	r0, [r0, #-0]
    5200:	0f000060 	svceq	0x00000060
    5204:	4000541c 	andmi	r5, r0, ip, lsl r4
    5208:	0000021c 	andeq	r0, r0, ip, lsl r2
    520c:	01500110 	cmpeq	r0, r0, lsl r1
    5210:	0000003c 	andeq	r0, r0, ip, lsr r0
    5214:	10161700 	andsne	r1, r6, r0, lsl #14
    5218:	29010000 	stmdbcs	r1, {}	; <UNPREDICTABLE>
    521c:	00000086 	andeq	r0, r0, r6, lsl #1
    5220:	4000547c 	andmi	r5, r0, ip, ror r4
    5224:	00000014 	andeq	r0, r0, r4, lsl r0
    5228:	2a119c01 	bcs	46c234 <IRQ_STACK_SIZE+0x464234>
    522c:	01000010 	tsteq	r0, r0, lsl r0
    5230:	0054902d 	subseq	r9, r4, sp, lsr #32
    5234:	00001440 	andeq	r1, r0, r0, asr #8
    5238:	d49c0100 	ldrle	r0, [ip], #256	; 0x100
    523c:	18000001 	stmdane	r0, {r0}
    5240:	0000100d 	andeq	r1, r0, sp
    5244:	00862d01 	addeq	r2, r6, r1, lsl #26
    5248:	50010000 	andpl	r0, r1, r0
    524c:	00a21700 	adceq	r1, r2, r0, lsl #14
    5250:	31010000 	mrscc	r0, (UNDEF: 1)
    5254:	00000086 	andeq	r0, r0, r6, lsl #1
    5258:	400054a4 	andmi	r5, r0, r4, lsr #9
    525c:	0000001c 	andeq	r0, r0, ip, lsl r0
    5260:	ed199c01 	ldc	12, cr9, [r9, #-4]
    5264:	0100000f 	tsteq	r0, pc
    5268:	0000fa03 	andeq	pc, r0, r3, lsl #20
    526c:	38030500 	stmdacc	r3, {r8, sl}
    5270:	1940019c 	stmdbne	r0, {r2, r3, r4, r7, r8}^
    5274:	00000ffd 	strdeq	r0, [r0], -sp
    5278:	00fa0401 	rscseq	r0, sl, r1, lsl #8
    527c:	03050000 	movweq	r0, #20480	; 0x5000
    5280:	40019c3c 	andmi	r9, r1, ip, lsr ip
    5284:	00103e19 	andseq	r3, r0, r9, lsl lr
    5288:	fa050100 	blx	145690 <IRQ_STACK_SIZE+0x13d690>
    528c:	05000000 	streq	r0, [r0, #-0]
    5290:	019c4003 	orrseq	r4, ip, r3
    5294:	0ecf1a40 	cdpeq	10, 12, cr1, cr15, cr0, {2}
    5298:	63040000 	movwvs	r0, #16384	; 0x4000
    529c:	00000037 	andeq	r0, r0, r7, lsr r0
    52a0:	0000251b 	andeq	r2, r0, fp, lsl r5
    52a4:	2b000000 	blcs	52ac <SVC_STACK_SIZE+0x12ac>
    52a8:	04000002 	streq	r0, [r0], #-2
    52ac:	00109c00 	andseq	r9, r0, r0, lsl #24
    52b0:	85010400 	strhi	r0, [r1, #-1024]	; 0xfffffc00
    52b4:	01000003 	tsteq	r0, r3
    52b8:	000010c2 	andeq	r1, r0, r2, asr #1
    52bc:	000004a2 	andeq	r0, r0, r2, lsr #9
    52c0:	400054c0 	andmi	r5, r0, r0, asr #9
    52c4:	00000114 	andeq	r0, r0, r4, lsl r1
    52c8:	0000124b 	andeq	r1, r0, fp, asr #4
    52cc:	42435002 	submi	r5, r3, #2
    52d0:	0b024c00 	bleq	982d8 <IRQ_STACK_SIZE+0x902d8>
    52d4:	0000006d 	andeq	r0, r0, sp, rrx
    52d8:	44495003 	strbmi	r5, [r9], #-3
    52dc:	6d0c0200 	sfmvs	f0, 4, [ip, #-0]
    52e0:	00000000 	andeq	r0, r0, r0
    52e4:	0004f304 	andeq	pc, r4, r4, lsl #6
    52e8:	6d0d0200 	sfmvs	f0, 4, [sp, #-0]
    52ec:	04000000 	streq	r0, [r0], #-0
    52f0:	00435003 	subeq	r5, r3, r3
    52f4:	006d0e02 	rsbeq	r0, sp, r2, lsl #28
    52f8:	04080000 	streq	r0, [r8], #-0
    52fc:	0000109d 	muleq	r0, sp, r0
    5300:	006d0f02 	rsbeq	r0, sp, r2, lsl #30
    5304:	040c0000 	streq	r0, [ip], #-0
    5308:	000010cc 	andeq	r1, r0, ip, asr #1
    530c:	00741002 	rsbseq	r1, r4, r2
    5310:	00100000 	andseq	r0, r0, r0
    5314:	22070405 	andcs	r0, r7, #83886080	; 0x5000000
    5318:	06000002 	streq	r0, [r0], -r2
    531c:	0000006d 	andeq	r0, r0, sp, rrx
    5320:	00000084 	andeq	r0, r0, r4, lsl #1
    5324:	00008407 	andeq	r8, r0, r7, lsl #8
    5328:	05000e00 	streq	r0, [r0, #-3584]	; 0xfffff200
    532c:	00b30704 	adcseq	r0, r3, r4, lsl #14
    5330:	a5080000 	strge	r0, [r8, #-0]
    5334:	0300000d 	movweq	r0, #13
    5338:	00006dd4 	ldrdeq	r6, [r0], -r4
    533c:	05040900 	streq	r0, [r4, #-2304]	; 0xfffff700
    5340:	01e20601 	mvneq	r0, r1, lsl #12
    5344:	01050000 	mrseq	r0, (UNDEF: 5)
    5348:	0001e008 	andeq	lr, r1, r8
    534c:	05020500 	streq	r0, [r2, #-1280]	; 0xfffffb00
    5350:	00000098 	muleq	r0, r8, r0
    5354:	f2070205 	vhsub.s8	d0, d7, d5
    5358:	0a000002 	beq	5368 <SVC_STACK_SIZE+0x1368>
    535c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    5360:	08050074 	stmdaeq	r5, {r2, r4, r5, r6}
    5364:	00015e05 	andeq	r5, r1, r5, lsl #28
    5368:	07080500 	streq	r0, [r8, -r0, lsl #10]
    536c:	00000218 	andeq	r0, r0, r8, lsl r2
    5370:	63050405 	movwvs	r0, #21509	; 0x5405
    5374:	05000001 	streq	r0, [r0, #-1]
    5378:	021d0704 	andseq	r0, sp, #4, 14	; 0x100000
    537c:	01050000 	mrseq	r0, (UNDEF: 5)
    5380:	0001e908 	andeq	lr, r1, r8, lsl #18
    5384:	00ec0800 	rsceq	r0, ip, r0, lsl #16
    5388:	07040000 	streq	r0, [r4, -r0]
    538c:	0000006d 	andeq	r0, r0, sp, rrx
    5390:	000ecb0b 	andeq	ip, lr, fp, lsl #22
    5394:	c0090100 	andgt	r0, r9, r0, lsl #2
    5398:	30400054 	subcc	r0, r0, r4, asr r0
    539c:	01000000 	mrseq	r0, (UNDEF: 0)
    53a0:	0001239c 	muleq	r1, ip, r3
    53a4:	54dc0c00 	ldrbpl	r0, [ip], #3072	; 0xc00
    53a8:	01f04000 	mvnseq	r4, r0
    53ac:	01120000 	tsteq	r2, r0
    53b0:	010d0000 	mrseq	r0, (UNDEF: 13)
    53b4:	4c080250 	sfmmi	f0, 4, [r8], {80}	; 0x50
    53b8:	54e80e00 	strbtpl	r0, [r8], #3584	; 0xe00
    53bc:	01f04000 	mvnseq	r4, r0
    53c0:	010d0000 	mrseq	r0, (UNDEF: 13)
    53c4:	4c080250 	sfmmi	f0, 4, [r8], {80}	; 0x50
    53c8:	520b0000 	andpl	r0, fp, #0
    53cc:	0100000e 	tsteq	r0, lr
    53d0:	0054f00f 	subseq	pc, r4, pc
    53d4:	00008c40 	andeq	r8, r0, r0, asr #24
    53d8:	789c0100 	ldmvc	ip, {r8}
    53dc:	0f000001 	svceq	0x00000001
    53e0:	000010ab 	andeq	r1, r0, fp, lsr #1
    53e4:	006d0f01 	rsbeq	r0, sp, r1, lsl #30
    53e8:	60a30000 	adcvs	r0, r3, r0
    53ec:	790f0000 	stmdbvc	pc, {}	; <UNPREDICTABLE>
    53f0:	01000010 	tsteq	r0, r0, lsl r0
    53f4:	00006d0f 	andeq	r6, r0, pc, lsl #26
    53f8:	0060c100 	rsbeq	ip, r0, r0, lsl #2
    53fc:	10890f00 	addne	r0, r9, r0, lsl #30
    5400:	0f010000 	svceq	0x00010000
    5404:	0000006d 	andeq	r0, r0, sp, rrx
    5408:	000060ed 	andeq	r6, r0, sp, ror #1
    540c:	00552810 	subseq	r2, r5, r0, lsl r8
    5410:	00020540 	andeq	r0, r2, r0, asr #10
    5414:	555c1000 	ldrbpl	r1, [ip, #-0]
    5418:	02054000 	andeq	r4, r5, #0
    541c:	0b000000 	bleq	5424 <SVC_STACK_SIZE+0x1424>
    5420:	00000ebb 			; <UNDEFINED> instruction: 0x00000ebb
    5424:	557c2201 	ldrbpl	r2, [ip, #-513]!	; 0xfffffdff
    5428:	002c4000 	eoreq	r4, ip, r0
    542c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5430:	000001a0 	andeq	r0, r0, r0, lsr #3
    5434:	00559810 	subseq	r9, r5, r0, lsl r8
    5438:	00021040 	andeq	r1, r2, r0, asr #32
    543c:	55a81100 	strpl	r1, [r8, #256]!	; 0x100
    5440:	02104000 	andseq	r4, r0, #0
    5444:	0b000000 	bleq	544c <SVC_STACK_SIZE+0x144c>
    5448:	000010a2 	andeq	r1, r0, r2, lsr #1
    544c:	55a82801 	strpl	r2, [r8, #2049]!	; 0x801
    5450:	002c4000 	eoreq	r4, ip, r0
    5454:	9c010000 	stcls	0, cr0, [r1], {-0}
    5458:	000001c8 	andeq	r0, r0, r8, asr #3
    545c:	0055c410 	subseq	ip, r5, r0, lsl r4
    5460:	00022140 	andeq	r2, r2, r0, asr #2
    5464:	55d41100 	ldrbpl	r1, [r4, #256]	; 0x100
    5468:	02214000 	eoreq	r4, r1, #0
    546c:	12000000 	andne	r0, r0, #0
    5470:	000010b4 	strheq	r1, [r0], -r4
    5474:	01d90501 	bicseq	r0, r9, r1, lsl #10
    5478:	03050000 	movweq	r0, #20480	; 0x5000
    547c:	40019c44 	andmi	r9, r1, r4, asr #24
    5480:	00250413 	eoreq	r0, r5, r3, lsl r4
    5484:	d6120000 	ldrle	r0, [r2], -r0
    5488:	01000010 	tsteq	r0, r0, lsl r0
    548c:	0001d906 	andeq	sp, r1, r6, lsl #18
    5490:	48030500 	stmdami	r3, {r8, sl}
    5494:	1440019c 	strbne	r0, [r0], #-412	; 0xfffffe64
    5498:	00000ecf 	andeq	r0, r0, pc, asr #29
    549c:	00962505 	addseq	r2, r6, r5, lsl #10
    54a0:	02050000 	andeq	r0, r5, #0
    54a4:	8b150000 	blhi	5454ac <IRQ_STACK_SIZE+0x53d4ac>
    54a8:	00000000 	andeq	r0, r0, r0
    54ac:	00109916 	andseq	r9, r0, r6, lsl r9
    54b0:	6d310600 	ldcvs	6, cr0, [r1, #-0]
    54b4:	17000000 	strne	r0, [r0, -r0]
    54b8:	00001061 	andeq	r1, r0, r1, rrx
    54bc:	02211404 	eoreq	r1, r1, #4, 8	; 0x4000000
    54c0:	de150000 	cdple	0, 1, cr0, cr5, cr0, {0}
    54c4:	00000000 	andeq	r0, r0, r0
    54c8:	0010a618 	andseq	sl, r0, r8, lsl r6
    54cc:	152d0500 	strne	r0, [sp, #-1280]!	; 0xfffffb00
    54d0:	00000096 	muleq	r0, r6, r0
    54d4:	016e0000 	cmneq	lr, r0
    54d8:	00040000 	andeq	r0, r4, r0
    54dc:	000011ec 	andeq	r1, r0, ip, ror #3
    54e0:	03850104 	orreq	r0, r5, #4, 2
    54e4:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    54e8:	a2000011 	andge	r0, r0, #17
    54ec:	d4000004 	strle	r0, [r0], #-4
    54f0:	b4400055 	strblt	r0, [r0], #-85	; 0xffffffab
    54f4:	7f000000 	svcvc	0x00000000
    54f8:	02000013 	andeq	r0, r0, #19
    54fc:	01e20601 	mvneq	r0, r1, lsl #12
    5500:	01020000 	mrseq	r0, (UNDEF: 2)
    5504:	0001e008 	andeq	lr, r1, r8
    5508:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    550c:	00000098 	muleq	r0, r8, r0
    5510:	f2070202 	vhsub.s8	d0, d7, d2
    5514:	03000002 	movweq	r0, #2
    5518:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    551c:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    5520:	00022207 	andeq	r2, r2, r7, lsl #4
    5524:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    5528:	0000015e 	andeq	r0, r0, lr, asr r1
    552c:	18070802 	stmdane	r7, {r1, fp}
    5530:	02000002 	andeq	r0, r0, #2
    5534:	01630504 	cmneq	r3, r4, lsl #10
    5538:	04020000 	streq	r0, [r2], #-0
    553c:	0000b307 	andeq	fp, r0, r7, lsl #6
    5540:	07040200 	streq	r0, [r4, -r0, lsl #4]
    5544:	0000021d 	andeq	r0, r0, sp, lsl r2
    5548:	00780404 	rsbseq	r0, r8, r4, lsl #8
    554c:	01020000 	mrseq	r0, (UNDEF: 2)
    5550:	0001e908 	andeq	lr, r1, r8, lsl #18
    5554:	11180500 	tstne	r8, r0, lsl #10
    5558:	92020000 	andls	r0, r2, #0
    555c:	00000072 	andeq	r0, r0, r2, ror r0
    5560:	0010e406 	andseq	lr, r0, r6, lsl #8
    5564:	7f0a0100 	svcvc	0x000a0100
    5568:	d4000000 	strle	r0, [r0], #-0
    556c:	4c400055 	mcrrmi	0, 5, r0, r0, cr5
    5570:	01000000 	mrseq	r0, (UNDEF: 0)
    5574:	0000cf9c 	muleq	r0, ip, pc	; <UNPREDICTABLE>
    5578:	6e690700 	cdpvs	7, 6, cr0, cr9, cr0, {0}
    557c:	0a010063 	beq	45710 <IRQ_STACK_SIZE+0x3d710>
    5580:	00000041 	andeq	r0, r0, r1, asr #32
    5584:	0000610b 	andeq	r6, r0, fp, lsl #2
    5588:	00112f08 	andseq	r2, r1, r8, lsl #30
    558c:	7f0c0100 	svcvc	0x000c0100
    5590:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
    5594:	09000061 	stmdbeq	r0, {r0, r5, r6}
    5598:	00001138 	andeq	r1, r0, r8, lsr r1
    559c:	007f0d01 	rsbseq	r0, pc, r1, lsl #26
    55a0:	51010000 	mrspl	r0, (UNDEF: 1)
    55a4:	11200a00 	teqne	r0, r0, lsl #20
    55a8:	1a010000 	bne	455b0 <IRQ_STACK_SIZE+0x3d5b0>
    55ac:	00000048 	andeq	r0, r0, r8, asr #32
    55b0:	40005620 	andmi	r5, r0, r0, lsr #12
    55b4:	00000008 	andeq	r0, r0, r8
    55b8:	f90a9c01 			; <UNDEFINED> instruction: 0xf90a9c01
    55bc:	01000010 	tsteq	r0, r0, lsl r0
    55c0:	0000481f 	andeq	r4, r0, pc, lsl r8
    55c4:	00562800 	subseq	r2, r6, r0, lsl #16
    55c8:	00000c40 	andeq	r0, r0, r0, asr #24
    55cc:	0a9c0100 	beq	fe7059d4 <IRQ_STACK_BASE+0xba7059d4>
    55d0:	00001141 	andeq	r1, r0, r1, asr #2
    55d4:	00482401 	subeq	r2, r8, r1, lsl #8
    55d8:	56340000 	ldrtpl	r0, [r4], -r0
    55dc:	00104000 	andseq	r4, r0, r0
    55e0:	9c010000 	stcls	0, cr0, [r1], {-0}
    55e4:	0010ea0a 	andseq	lr, r0, sl, lsl #20
    55e8:	48290100 	stmdami	r9!, {r8}
    55ec:	44000000 	strmi	r0, [r0], #-0
    55f0:	0c400056 	mcrreq	0, 5, r0, r0, cr6
    55f4:	01000000 	mrseq	r0, (UNDEF: 0)
    55f8:	12840b9c 	addne	r0, r4, #156, 22	; 0x27000
    55fc:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    5600:	40005650 	andmi	r5, r0, r0, asr r6
    5604:	00000038 	andeq	r0, r0, r8, lsr r0
    5608:	01509c01 	cmpeq	r0, r1, lsl #24
    560c:	760c0000 	strvc	r0, [ip], -r0
    5610:	482e0100 	stmdami	lr!, {r8}
    5614:	01000000 	mrseq	r0, (UNDEF: 0)
    5618:	00690d50 	rsbeq	r0, r9, r0, asr sp
    561c:	01503001 	cmpeq	r0, r1
    5620:	91020000 	mrsls	r0, (UNDEF: 2)
    5624:	410e007c 	tstmi	lr, ip, ror r0
    5628:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    562c:	00001113 	andeq	r1, r0, r3, lsl r1
    5630:	007f0801 	rsbseq	r0, pc, r1, lsl #16
    5634:	03050000 	movweq	r0, #20480	; 0x5000
    5638:	40019c4c 	andmi	r9, r1, ip, asr #24
    563c:	00114f0f 	andseq	r4, r1, pc, lsl #30
    5640:	2c070100 	stfcss	f0, [r7], {-0}
    5644:	00000000 	andeq	r0, r0, r0
    5648:	0000068f 	andeq	r0, r0, pc, lsl #13
    564c:	12df0004 	sbcsne	r0, pc, #4
    5650:	01040000 	mrseq	r0, (UNDEF: 4)
    5654:	00000385 	andeq	r0, r0, r5, lsl #7
    5658:	0011d801 	andseq	sp, r1, r1, lsl #16
    565c:	0004a200 	andeq	sl, r4, r0, lsl #4
    5660:	00568800 	subseq	r8, r6, r0, lsl #16
    5664:	000cc040 	andeq	ip, ip, r0, asr #32
    5668:	00142000 	andseq	r2, r4, r0
    566c:	06010200 	streq	r0, [r1], -r0, lsl #4
    5670:	000001e2 	andeq	r0, r0, r2, ror #3
    5674:	e0080102 	and	r0, r8, r2, lsl #2
    5678:	02000001 	andeq	r0, r0, #1
    567c:	00980502 	addseq	r0, r8, r2, lsl #10
    5680:	02020000 	andeq	r0, r2, #0
    5684:	0002f207 	andeq	pc, r2, r7, lsl #4
    5688:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
    568c:	00746e69 	rsbseq	r6, r4, r9, ror #28
    5690:	22070402 	andcs	r0, r7, #33554432	; 0x2000000
    5694:	02000002 	andeq	r0, r0, #2
    5698:	015e0508 	cmpeq	lr, r8, lsl #10
    569c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    56a0:	00021807 	andeq	r1, r2, r7, lsl #16
    56a4:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    56a8:	00000163 	andeq	r0, r0, r3, ror #2
    56ac:	b3070402 	movwlt	r0, #29698	; 0x7402
    56b0:	04000000 	streq	r0, [r0], #-0
    56b4:	07040204 	streq	r0, [r4, -r4, lsl #4]
    56b8:	0000021d 	andeq	r0, r0, sp, lsl r2
    56bc:	e9080102 	stmdb	r8, {r1, r8}
    56c0:	05000001 	streq	r0, [r0, #-1]
    56c4:	000011df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    56c8:	06014101 	streq	r4, [r1], -r1, lsl #2
    56cc:	000011c4 	andeq	r1, r0, r4, asr #3
    56d0:	9b017001 	blls	616dc <IRQ_STACK_SIZE+0x596dc>
    56d4:	07000000 	streq	r0, [r0, -r0]
    56d8:	00646d63 	rsbeq	r6, r4, r3, ror #26
    56dc:	00417201 	subeq	r7, r1, r1, lsl #4
    56e0:	05000000 	streq	r0, [r0, #-0]
    56e4:	00001230 	andeq	r1, r0, r0, lsr r2
    56e8:	06014801 	streq	r4, [r1], -r1, lsl #16
    56ec:	0000115c 	andeq	r1, r0, ip, asr r1
    56f0:	bb015501 	bllt	5aafc <IRQ_STACK_SIZE+0x52afc>
    56f4:	07000000 	streq	r0, [r0, -r0]
    56f8:	00646d63 	rsbeq	r6, r4, r3, ror #26
    56fc:	00415701 	subeq	r5, r1, r1, lsl #14
    5700:	05000000 	streq	r0, [r0, #-0]
    5704:	00001215 	andeq	r1, r0, r5, lsl r2
    5708:	0801fe01 	stmdaeq	r1, {r0, r9, sl, fp, ip, sp, lr, pc}
    570c:	00001242 	andeq	r1, r0, r2, asr #4
    5710:	56882601 	strpl	r2, [r8], r1, lsl #12
    5714:	00a84000 	adceq	r4, r8, r0
    5718:	9c010000 	stcls	0, cr0, [r1], {-0}
    571c:	000000e8 	andeq	r0, r0, r8, ror #1
    5720:	00007b09 	andeq	r7, r0, r9, lsl #22
    5724:	00568800 	subseq	r8, r6, r0, lsl #16
    5728:	000f3040 	andeq	r3, pc, r0, asr #32
    572c:	00280100 	eoreq	r0, r8, r0, lsl #2
    5730:	00126b0a 	andseq	r6, r2, sl, lsl #22
    5734:	487b0100 	ldmdami	fp!, {r8}^
    5738:	01000000 	mrseq	r0, (UNDEF: 0)
    573c:	00000104 	andeq	r0, r0, r4, lsl #2
    5740:	646d6307 	strbtvs	r6, [sp], #-775	; 0xfffffcf9
    5744:	417d0100 	cmnmi	sp, r0, lsl #2
    5748:	00000000 	andeq	r0, r0, r0
    574c:	00117606 	andseq	r7, r1, r6, lsl #12
    5750:	01890100 	orreq	r0, r9, r0, lsl #2
    5754:	0000011c 	andeq	r0, r0, ip, lsl r1
    5758:	646d6307 	strbtvs	r6, [sp], #-775	; 0xfffffcf9
    575c:	418b0100 	orrmi	r0, fp, r0, lsl #2
    5760:	00000000 	andeq	r0, r0, r0
    5764:	0011800a 	andseq	r8, r1, sl
    5768:	48960100 	ldmmi	r6, {r8}
    576c:	01000000 	mrseq	r0, (UNDEF: 0)
    5770:	00000138 	andeq	r0, r0, r8, lsr r1
    5774:	646d6307 	strbtvs	r6, [sp], #-775	; 0xfffffcf9
    5778:	41980100 	orrsmi	r0, r8, r0, lsl #2
    577c:	00000000 	andeq	r0, r0, r0
    5780:	00118a06 	andseq	r8, r1, r6, lsl #20
    5784:	01a60100 			; <UNDEFINED> instruction: 0x01a60100
    5788:	0000015a 	andeq	r0, r0, sl, asr r1
    578c:	006e650b 	rsbeq	r6, lr, fp, lsl #10
    5790:	0048a601 	subeq	sl, r8, r1, lsl #12
    5794:	63070000 	movwvs	r0, #28672	; 0x7000
    5798:	0100646d 	tsteq	r0, sp, ror #8
    579c:	000041a8 	andeq	r4, r0, r8, lsr #3
    57a0:	fe060000 	cdp2	0, 0, cr0, cr6, cr0, {0}
    57a4:	01000011 	tsteq	r0, r1, lsl r0
    57a8:	017201be 	ldrheq	r0, [r2, #-30]!	; 0xffffffe2
    57ac:	63070000 	movwvs	r0, #28672	; 0x7000
    57b0:	0100646d 	tsteq	r0, sp, ror #8
    57b4:	000041c0 	andeq	r4, r0, r0, asr #3
    57b8:	5c080000 	stcpl	0, cr0, [r8], {-0}
    57bc:	01000012 	tsteq	r0, r2, lsl r0
    57c0:	00573030 	subseq	r3, r7, r0, lsr r0
    57c4:	00031040 	andeq	r1, r3, r0, asr #32
    57c8:	9f9c0100 	svcls	0x009c0100
    57cc:	09000002 	stmdbeq	r0, {r1}
    57d0:	0000009b 	muleq	r0, fp, r0
    57d4:	40005730 	andmi	r5, r0, r0, lsr r7
    57d8:	00000f68 	andeq	r0, r0, r8, ror #30
    57dc:	a30c3201 	movwge	r3, #49665	; 0xc201
    57e0:	6c000000 	stcvs	0, cr0, [r0], {-0}
    57e4:	88400057 	stmdahi	r0, {r0, r1, r2, r4, r6}^
    57e8:	0100000f 	tsteq	r0, pc
    57ec:	0001b637 	andeq	fp, r1, r7, lsr r6
    57f0:	0f880d00 	svceq	0x00880d00
    57f4:	af0e0000 	svcge	0x000e0000
    57f8:	00000000 	andeq	r0, r0, r0
    57fc:	e80c0000 	stmda	ip, {}	; <UNPREDICTABLE>
    5800:	e0000000 	and	r0, r0, r0
    5804:	b0400057 	sublt	r0, r0, r7, asr r0
    5808:	0100000f 	tsteq	r0, pc
    580c:	0001f039 	andeq	pc, r1, r9, lsr r0	; <UNPREDICTABLE>
    5810:	0fb00d00 	svceq	0x00b00d00
    5814:	f80f0000 			; <UNDEFINED> instruction: 0xf80f0000
    5818:	10000000 	andne	r0, r0, r0
    581c:	00000083 	andeq	r0, r0, r3, lsl #1
    5820:	400057e8 	andmi	r5, r0, r8, ror #15
    5824:	00000fd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5828:	d00d7f01 	andle	r7, sp, r1, lsl #30
    582c:	0f00000f 	svceq	0x0000000f
    5830:	0000008f 	andeq	r0, r0, pc, lsl #1
    5834:	00000000 	andeq	r0, r0, r0
    5838:	0001040c 	andeq	r0, r1, ip, lsl #8
    583c:	00586400 	subseq	r6, r8, r0, lsl #8
    5840:	000ff040 	andeq	pc, pc, r0, asr #32
    5844:	0f3a0100 	svceq	0x003a0100
    5848:	0d000002 	stceq	0, cr0, [r0, #-8]
    584c:	00000ff0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5850:	0001100f 	andeq	r1, r1, pc
    5854:	0c000000 	stceq	0, cr0, [r0], {-0}
    5858:	0000011c 	andeq	r0, r0, ip, lsl r1
    585c:	400058b4 			; <UNDEFINED> instruction: 0x400058b4
    5860:	00001008 	andeq	r1, r0, r8
    5864:	022f3b01 	eoreq	r3, pc, #1024	; 0x400
    5868:	080d0000 	stmdaeq	sp, {}	; <UNPREDICTABLE>
    586c:	0e000010 	mcreq	0, 0, r0, cr0, cr0, {0}
    5870:	0000012c 	andeq	r0, r0, ip, lsr #2
    5874:	0c000003 	stceq	0, cr0, [r0], {3}
    5878:	00000138 	andeq	r0, r0, r8, lsr r1
    587c:	4000590c 	andmi	r5, r0, ip, lsl #18
    5880:	00001028 	andeq	r1, r0, r8, lsr #32
    5884:	02553c01 	subseq	r3, r5, #256	; 0x100
    5888:	44110000 	ldrmi	r0, [r1], #-0
    588c:	01000001 	tsteq	r0, r1
    5890:	0010280d 	andseq	r2, r0, sp, lsl #16
    5894:	014e0e00 	cmpeq	lr, r0, lsl #28
    5898:	00070000 	andeq	r0, r7, r0
    589c:	00bb1000 	adcseq	r1, fp, r0
    58a0:	59780000 	ldmdbpl	r8!, {}^	; <UNPREDICTABLE>
    58a4:	10484000 	subne	r4, r8, r0
    58a8:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    58ac:	00015a12 	andeq	r5, r1, r2, lsl sl
    58b0:	00597800 	subseq	r7, r9, r0, lsl #16
    58b4:	00106040 	andseq	r6, r0, r0, asr #32
    58b8:	01000100 	mrseq	r0, (UNDEF: 16)
    58bc:	0010600d 	andseq	r6, r0, sp
    58c0:	01660e00 	cmneq	r6, r0, lsl #28
    58c4:	10060000 	andne	r0, r6, r0
    58c8:	00000083 	andeq	r0, r0, r3, lsl #1
    58cc:	40005978 	andmi	r5, r0, r8, ror r9
    58d0:	00001078 	andeq	r1, r0, r8, ror r0
    58d4:	780dc201 	stmdavc	sp, {r0, r9, lr, pc}
    58d8:	0e000010 	mcreq	0, 0, r0, cr0, cr0, {0}
    58dc:	0000008f 	andeq	r0, r0, pc, lsl #1
    58e0:	00000037 	andeq	r0, r0, r7, lsr r0
    58e4:	13000000 	movwne	r0, #0
    58e8:	0000007b 	andeq	r0, r0, fp, ror r0
    58ec:	40005a40 	andmi	r5, r0, r0, asr #20
    58f0:	00000040 	andeq	r0, r0, r0, asr #32
    58f4:	9b139c01 	blls	4ec900 <IRQ_STACK_SIZE+0x4e4900>
    58f8:	80000000 	andhi	r0, r0, r0
    58fc:	4440005a 	strbmi	r0, [r0], #-90	; 0xffffffa6
    5900:	01000000 	mrseq	r0, (UNDEF: 0)
    5904:	1166149c 			; <UNDEFINED> instruction: 0x1166149c
    5908:	50010000 	andpl	r0, r1, r0
    590c:	40005ac4 	andmi	r5, r0, r4, asr #21
    5910:	00000018 	andeq	r0, r0, r8, lsl r0
    5914:	a3159c01 	tstge	r5, #256	; 0x100
    5918:	dc000000 	stcle	0, cr0, [r0], {-0}
    591c:	6040005a 	subvs	r0, r0, sl, asr r0
    5920:	01000000 	mrseq	r0, (UNDEF: 0)
    5924:	0002e89c 	muleq	r2, ip, r8
    5928:	00af0e00 	adceq	r0, pc, r0, lsl #28
    592c:	00000000 	andeq	r0, r0, r0
    5930:	00119416 	andseq	r9, r1, r6, lsl r4
    5934:	48610100 	stmdami	r1!, {r8}^
    5938:	3c000000 	stccc	0, cr0, [r0], {-0}
    593c:	6840005b 	stmdavs	r0, {r0, r1, r3, r4, r6}^
    5940:	01000000 	mrseq	r0, (UNDEF: 0)
    5944:	00030e9c 	muleq	r3, ip, lr
    5948:	6d631700 	stclvs	7, cr1, [r3, #-0]
    594c:	63010064 	movwvs	r0, #4196	; 0x1064
    5950:	00000041 	andeq	r0, r0, r1, asr #32
    5954:	83150008 	tsthi	r5, #8
    5958:	a4000000 	strge	r0, [r0], #-0
    595c:	6040005b 	subvs	r0, r0, fp, asr r0
    5960:	01000000 	mrseq	r0, (UNDEF: 0)
    5964:	0003289c 	muleq	r3, ip, r8
    5968:	008f0e00 	addeq	r0, pc, r0, lsl #28
    596c:	00370000 	eorseq	r0, r7, r0
    5970:	0000e815 	andeq	lr, r0, r5, lsl r8
    5974:	005c0400 	subseq	r0, ip, r0, lsl #8
    5978:	0000bc40 	andeq	fp, r0, r0, asr #24
    597c:	5e9c0100 	fmlple	f0, f4, f0
    5980:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    5984:	000000f8 	strdeq	r0, [r0], -r8
    5988:	00831029 	addeq	r1, r3, r9, lsr #32
    598c:	5c040000 	stcpl	0, cr0, [r4], {-0}
    5990:	10a04000 	adcne	r4, r0, r0
    5994:	7f010000 	svcvc	0x00010000
    5998:	0010a00d 	andseq	sl, r0, sp
    599c:	008f0e00 	addeq	r0, pc, r0, lsl #28
    59a0:	00370000 	eorseq	r0, r7, r0
    59a4:	04150000 	ldreq	r0, [r5], #-0
    59a8:	c0000001 	andgt	r0, r0, r1
    59ac:	6840005c 	stmdavs	r0, {r2, r3, r4, r6}^
    59b0:	01000000 	mrseq	r0, (UNDEF: 0)
    59b4:	0003789c 	muleq	r3, ip, r8
    59b8:	01100e00 	tsteq	r0, r0, lsl #28
    59bc:	00020000 	andeq	r0, r2, r0
    59c0:	00011c15 	andeq	r1, r1, r5, lsl ip
    59c4:	005d2800 	subseq	r2, sp, r0, lsl #16
    59c8:	00006c40 	andeq	r6, r0, r0, asr #24
    59cc:	929c0100 	addsls	r0, ip, #0, 2
    59d0:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    59d4:	0000012c 	andeq	r0, r0, ip, lsr #2
    59d8:	38150003 	ldmdacc	r5, {r0, r1}
    59dc:	94000001 	strls	r0, [r0], #-1
    59e0:	8840005d 	stmdahi	r0, {r0, r2, r3, r4, r6}^
    59e4:	01000000 	mrseq	r0, (UNDEF: 0)
    59e8:	0003b59c 	muleq	r3, ip, r5
    59ec:	01441800 	cmpeq	r4, r0, lsl #16
    59f0:	614c0000 	mrsvs	r0, (UNDEF: 76)
    59f4:	4e0e0000 	cdpmi	0, 0, cr0, cr14, cr0, {0}
    59f8:	07000001 	streq	r0, [r0, -r1]
    59fc:	015a1500 	cmpeq	sl, r0, lsl #10
    5a00:	5e1c0000 	cdppl	0, 1, cr0, cr12, cr0, {0}
    5a04:	00c04000 	sbceq	r4, r0, r0
    5a08:	9c010000 	stcls	0, cr0, [r1], {-0}
    5a0c:	000003eb 	andeq	r0, r0, fp, ror #7
    5a10:	0001660e 	andeq	r6, r1, lr, lsl #12
    5a14:	83100600 	tsthi	r0, #0, 12
    5a18:	1c000000 	stcne	0, cr0, [r0], {-0}
    5a1c:	c040005e 	subgt	r0, r0, lr, asr r0
    5a20:	01000010 	tsteq	r0, r0, lsl r0
    5a24:	10c00dc2 	sbcne	r0, r0, r2, asr #27
    5a28:	8f0e0000 	svchi	0x000e0000
    5a2c:	37000000 	strcc	r0, [r0, -r0]
    5a30:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5a34:	0000119e 	muleq	r0, lr, r1
    5a38:	5edccd01 	cdppl	13, 13, cr12, cr12, cr1, {0}
    5a3c:	00e04000 	rsceq	r4, r0, r0
    5a40:	9c010000 	stcls	0, cr0, [r1], {-0}
    5a44:	00000494 	muleq	r0, r4, r4
    5a48:	006e6519 	rsbeq	r6, lr, r9, lsl r5
    5a4c:	0041cd01 	subeq	ip, r1, r1, lsl #26
    5a50:	616d0000 	cmnvs	sp, r0
    5a54:	481a0000 	ldmdami	sl, {}	; <UNPREDICTABLE>
    5a58:	1e40005f 	mcrne	0, 2, r0, cr0, cr15, {2}
    5a5c:	29000006 	stmdbcs	r0, {r1, r2}
    5a60:	1b000004 	blne	5a78 <SVC_STACK_SIZE+0x1a78>
    5a64:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    5a68:	50011b6b 	andpl	r1, r1, fp, ror #22
    5a6c:	5001f303 	andpl	pc, r1, r3, lsl #6
    5a70:	5f881c00 	svcpl	0x00881c00
    5a74:	06344000 	ldrteq	r4, [r4], -r0
    5a78:	04420000 	strbeq	r0, [r2], #-0
    5a7c:	011b0000 	tsteq	fp, r0
    5a80:	6b080251 	blvs	2063cc <IRQ_STACK_SIZE+0x1fe3cc>
    5a84:	0150011b 	cmpeq	r0, fp, lsl r1
    5a88:	981c0030 	ldmdals	ip, {r4, r5}
    5a8c:	4a40005f 	bmi	1005c10 <STACK_SIZE+0x805c10>
    5a90:	60000006 	andvs	r0, r0, r6
    5a94:	1b000004 	blne	5aac <SVC_STACK_SIZE+0x1aac>
    5a98:	30015201 	andcc	r5, r1, r1, lsl #4
    5a9c:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
    5aa0:	011b6b08 	tsteq	fp, r8, lsl #22
    5aa4:	00300150 	eorseq	r0, r0, r0, asr r1
    5aa8:	005fa41c 	subseq	sl, pc, ip, lsl r4	; <UNPREDICTABLE>
    5aac:	00066540 	andeq	r6, r6, r0, asr #10
    5ab0:	00047900 	andeq	r7, r4, r0, lsl #18
    5ab4:	51011b00 	tstpl	r1, r0, lsl #22
    5ab8:	1b6b0802 	blne	1ac7ac8 <STACK_SIZE+0x12c7ac8>
    5abc:	30015001 	andcc	r5, r1, r1
    5ac0:	5fbc1d00 	svcpl	0x00bc1d00
    5ac4:	067b4000 	ldrbteq	r4, [fp], -r0
    5ac8:	011b0000 	tsteq	fp, r0
    5acc:	1b310152 	blne	c4601c <STACK_SIZE+0x44601c>
    5ad0:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    5ad4:	50011b6b 	andpl	r1, r1, fp, ror #22
    5ad8:	00003001 	andeq	r3, r0, r1
    5adc:	0011ae08 	andseq	sl, r1, r8, lsl #28
    5ae0:	bce40100 	stflte	f0, [r4]
    5ae4:	8c40005f 	mcrrhi	0, 5, r0, r0, cr15
    5ae8:	01000000 	mrseq	r0, (UNDEF: 0)
    5aec:	0004b99c 	muleq	r4, ip, r9
    5af0:	11cf1e00 	bicne	r1, pc, r0, lsl #28
    5af4:	e6010000 	str	r0, [r1], -r0
    5af8:	00000048 	andeq	r0, r0, r8, asr #32
    5afc:	000061a7 	andeq	r6, r0, r7, lsr #3
    5b00:	00bb1500 	adcseq	r1, fp, r0, lsl #10
    5b04:	60480000 	subvs	r0, r8, r0
    5b08:	00cc4000 	sbceq	r4, ip, r0
    5b0c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5b10:	00000508 	andeq	r0, r0, r8, lsl #10
    5b14:	00015a1f 	andeq	r5, r1, pc, lsl sl
    5b18:	00604800 	rsbeq	r4, r0, r0, lsl #16
    5b1c:	0000bc40 	andeq	fp, r0, r0, asr #24
    5b20:	01000100 	mrseq	r0, (UNDEF: 16)
    5b24:	00604820 	rsbeq	r4, r0, r0, lsr #16
    5b28:	0000bc40 	andeq	fp, r0, r0, asr #24
    5b2c:	01660f00 	cmneq	r6, r0, lsl #30
    5b30:	83100000 	tsthi	r0, #0
    5b34:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    5b38:	e0400060 	sub	r0, r0, r0, rrx
    5b3c:	01000010 	tsteq	r0, r0, lsl r0
    5b40:	10e00dc2 	rscne	r0, r0, r2, asr #27
    5b44:	8f0f0000 	svchi	0x000f0000
	...
    5b50:	000e8a21 	andeq	r8, lr, r1, lsr #20
    5b54:	01040100 	mrseq	r0, (UNDEF: 20)
    5b58:	40006114 	andmi	r6, r0, r4, lsl r1
    5b5c:	00000110 	andeq	r0, r0, r0, lsl r1
    5b60:	05679c01 	strbeq	r9, [r7, #-3073]!	; 0xfffff3ff
    5b64:	73220000 	teqvc	r2, #0
    5b68:	01006365 	tsteq	r0, r5, ror #6
    5b6c:	00410104 	subeq	r0, r1, r4, lsl #2
    5b70:	61ba0000 			; <UNDEFINED> instruction: 0x61ba0000
    5b74:	6e220000 	cdpvs	0, 2, cr0, cr2, cr0, {0}
    5b78:	01040100 	mrseq	r0, (UNDEF: 20)
    5b7c:	00000041 	andeq	r0, r0, r1, asr #32
    5b80:	000061db 	ldrdeq	r6, [r0], -fp
    5b84:	66756222 	ldrbtvs	r6, [r5], -r2, lsr #4
    5b88:	01040100 	mrseq	r0, (UNDEF: 20)
    5b8c:	0000006b 	andeq	r0, r0, fp, rrx
    5b90:	00006213 	andeq	r6, r0, r3, lsl r2
    5b94:	01006923 	tsteq	r0, r3, lsr #18
    5b98:	00410106 	subeq	r0, r1, r6, lsl #2
    5b9c:	53240000 	teqpl	r4, #0
    5ba0:	01000012 	tsteq	r0, r2, lsl r0
    5ba4:	05670107 	strbeq	r0, [r7, #-263]!	; 0xfffffef9
    5ba8:	623f0000 	eorsvs	r0, pc, #0
    5bac:	25000000 	strcs	r0, [r0, #-0]
    5bb0:	00004804 	andeq	r4, r0, r4, lsl #16
    5bb4:	11ee2100 	mvnne	r2, r0, lsl #2
    5bb8:	2f010000 	svccs	0x00010000
    5bbc:	00622401 	rsbeq	r2, r2, r1, lsl #8
    5bc0:	00012440 	andeq	r2, r1, r0, asr #8
    5bc4:	cc9c0100 	ldfgts	f0, [ip], {0}
    5bc8:	22000005 	andcs	r0, r0, #5
    5bcc:	00636573 	rsbeq	r6, r3, r3, ror r5
    5bd0:	41012f01 	tstmi	r1, r1, lsl #30
    5bd4:	5d000000 	stcpl	0, cr0, [r0, #-0]
    5bd8:	22000062 	andcs	r0, r0, #98	; 0x62
    5bdc:	2f01006e 	svccs	0x0001006e
    5be0:	00004101 	andeq	r4, r0, r1, lsl #2
    5be4:	00627e00 	rsbeq	r7, r2, r0, lsl #28
    5be8:	75622200 	strbvc	r2, [r2, #-512]!	; 0xfffffe00
    5bec:	2f010066 	svccs	0x00010066
    5bf0:	00006b01 	andeq	r6, r0, r1, lsl #22
    5bf4:	0062b600 	rsbeq	fp, r2, r0, lsl #12
    5bf8:	00692300 	rsbeq	r2, r9, r0, lsl #6
    5bfc:	41013101 	tstmi	r1, r1, lsl #2
    5c00:	24000000 	strcs	r0, [r0], #-0
    5c04:	0000124c 	andeq	r1, r0, ip, asr #4
    5c08:	67013201 	strvs	r3, [r1, -r1, lsl #4]
    5c0c:	e2000005 	and	r0, r0, #5
    5c10:	00000062 	andeq	r0, r0, r2, rrx
    5c14:	00120e26 	andseq	r0, r2, r6, lsr #28
    5c18:	dd070100 	stfles	f0, [r7, #-0]
    5c1c:	05000005 	streq	r0, [r0, #-5]
    5c20:	019c5003 	orrseq	r5, ip, r3
    5c24:	003a2740 	eorseq	r2, sl, r0, asr #14
    5c28:	00280000 	eoreq	r0, r8, r0
    5c2c:	01000000 	mrseq	r0, (UNDEF: 0)
    5c30:	0005ed1a 	andeq	lr, r5, sl, lsl sp
    5c34:	00482700 	subeq	r2, r8, r0, lsl #14
    5c38:	c2280000 	eorgt	r0, r8, #0
    5c3c:	01000002 	tsteq	r0, r2
    5c40:	0005ed1b 	andeq	lr, r5, fp, lsl sp
    5c44:	003e2800 	eorseq	r2, lr, r0, lsl #16
    5c48:	1c010000 	stcne	0, cr0, [r1], {-0}
    5c4c:	000005ed 	andeq	r0, r0, sp, ror #11
    5c50:	00005028 	andeq	r5, r0, r8, lsr #32
    5c54:	ed1d0100 	ldfs	f0, [sp, #-0]
    5c58:	28000005 	stmdacs	r0, {r0, r2}
    5c5c:	0000018a 	andeq	r0, r0, sl, lsl #3
    5c60:	05ed1e01 	strbeq	r1, [sp, #3585]!	; 0xe01
    5c64:	c1290000 	teqgt	r9, r0
    5c68:	02000009 	andeq	r0, r0, #9
    5c6c:	00063449 	andeq	r3, r6, r9, asr #8
    5c70:	00412a00 	subeq	r2, r1, r0, lsl #20
    5c74:	412a0000 	teqmi	sl, r0
    5c78:	00000000 	andeq	r0, r0, r0
    5c7c:	00026829 	andeq	r6, r2, r9, lsr #16
    5c80:	4a4d0200 	bmi	1346488 <STACK_SIZE+0xb46488>
    5c84:	2a000006 	bcs	5ca4 <SVC_STACK_SIZE+0x1ca4>
    5c88:	00000041 	andeq	r0, r0, r1, asr #32
    5c8c:	0000412a 	andeq	r4, r0, sl, lsr #2
    5c90:	a6290000 	strtge	r0, [r9], -r0
    5c94:	02000009 	andeq	r0, r0, #9
    5c98:	0006654a 	andeq	r6, r6, sl, asr #10
    5c9c:	00412a00 	subeq	r2, r1, r0, lsl #20
    5ca0:	412a0000 	teqmi	sl, r0
    5ca4:	2a000000 	bcs	5cac <SVC_STACK_SIZE+0x1cac>
    5ca8:	00000041 	andeq	r0, r0, r1, asr #32
    5cac:	0a182900 	beq	6100b4 <IRQ_STACK_SIZE+0x6080b4>
    5cb0:	48020000 	stmdami	r2, {}	; <UNPREDICTABLE>
    5cb4:	0000067b 	andeq	r0, r0, fp, ror r6
    5cb8:	0000412a 	andeq	r4, r0, sl, lsr #2
    5cbc:	00412a00 	subeq	r2, r1, r0, lsl #20
    5cc0:	2b000000 	blcs	5cc8 <SVC_STACK_SIZE+0x1cc8>
    5cc4:	000009d7 	ldrdeq	r0, [r0], -r7
    5cc8:	412a4c02 	teqmi	sl, r2, lsl #24
    5ccc:	2a000000 	bcs	5cd4 <SVC_STACK_SIZE+0x1cd4>
    5cd0:	00000041 	andeq	r0, r0, r1, asr #32
    5cd4:	0000412a 	andeq	r4, r0, sl, lsr #2
    5cd8:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    5cdc:	04000001 	streq	r0, [r0], #-1
    5ce0:	00155800 	andseq	r5, r5, r0, lsl #16
    5ce4:	85010400 	strhi	r0, [r1, #-1024]	; 0xfffffc00
    5ce8:	01000003 	tsteq	r0, r3
    5cec:	0000128a 	andeq	r1, r0, sl, lsl #5
    5cf0:	000004a2 	andeq	r0, r0, r2, lsr #9
    5cf4:	40006348 	andmi	r6, r0, r8, asr #6
    5cf8:	0000013c 	andeq	r0, r0, ip, lsr r1
    5cfc:	00001752 	andeq	r1, r0, r2, asr r7
    5d00:	e2060102 	and	r0, r6, #-2147483648	; 0x80000000
    5d04:	02000001 	andeq	r0, r0, #1
    5d08:	01e00801 	mvneq	r0, r1, lsl #16
    5d0c:	02020000 	andeq	r0, r2, #0
    5d10:	00009805 	andeq	r9, r0, r5, lsl #16
    5d14:	07020200 	streq	r0, [r2, -r0, lsl #4]
    5d18:	000002f2 	strdeq	r0, [r0], -r2
    5d1c:	69050403 	stmdbvs	r5, {r0, r1, sl}
    5d20:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    5d24:	02220704 	eoreq	r0, r2, #4, 14	; 0x100000
    5d28:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    5d2c:	00015e05 	andeq	r5, r1, r5, lsl #28
    5d30:	07080200 	streq	r0, [r8, -r0, lsl #4]
    5d34:	00000218 	andeq	r0, r0, r8, lsl r2
    5d38:	63050402 	movwvs	r0, #21506	; 0x5402
    5d3c:	02000001 	andeq	r0, r0, #1
    5d40:	00b30704 	adcseq	r0, r3, r4, lsl #14
    5d44:	04020000 	streq	r0, [r2], #-0
    5d48:	00021d07 	andeq	r1, r2, r7, lsl #26
    5d4c:	08010200 	stmdaeq	r1, {r9}
    5d50:	000001e9 	andeq	r0, r0, r9, ror #3
    5d54:	00127d04 	andseq	r7, r2, r4, lsl #26
    5d58:	48030100 	stmdami	r3, {r8}
    5d5c:	84400063 	strbhi	r0, [r0], #-99	; 0xffffff9d
    5d60:	01000000 	mrseq	r0, (UNDEF: 0)
    5d64:	00009e9c 	muleq	r0, ip, lr
    5d68:	12770500 	rsbsne	r0, r7, #0, 10
    5d6c:	03010000 	movweq	r0, #4096	; 0x1000
    5d70:	00000041 	andeq	r0, r0, r1, asr #32
    5d74:	00006318 	andeq	r6, r0, r8, lsl r3
    5d78:	0eaa0400 	cdpeq	4, 10, cr0, cr10, cr0, {0}
    5d7c:	12010000 	andne	r0, r1, #0
    5d80:	400063cc 	andmi	r6, r0, ip, asr #7
    5d84:	000000b8 	strheq	r0, [r0], -r8
    5d88:	013d9c01 	teqeq	sp, r1, lsl #24
    5d8c:	65060000 	strvs	r0, [r6, #-0]
    5d90:	1201006e 	andne	r0, r1, #110	; 0x6e
    5d94:	00000041 	andeq	r0, r0, r1, asr #32
    5d98:	00006339 	andeq	r6, r0, r9, lsr r3
    5d9c:	00127705 	andseq	r7, r2, r5, lsl #14
    5da0:	41120100 	tstmi	r2, r0, lsl #2
    5da4:	73000000 	movwvc	r0, #0
    5da8:	07000063 	streq	r0, [r0, -r3, rrx]
    5dac:	400063f0 	strdmi	r6, [r0], -r0
    5db0:	0000013d 	andeq	r0, r0, sp, lsr r1
    5db4:	000000eb 	andeq	r0, r0, fp, ror #1
    5db8:	02510108 	subseq	r0, r1, #8, 2
    5dbc:	01084508 	tsteq	r8, r8, lsl #10
    5dc0:	01f30350 	mvnseq	r0, r0, asr r3
    5dc4:	60090050 	andvs	r0, r9, r0, asr r0
    5dc8:	53400064 	movtpl	r0, #100	; 0x64
    5dcc:	09000001 	stmdbeq	r0, {r0}
    5dd0:	08000001 	stmdaeq	r0, {r0}
    5dd4:	30015201 	andcc	r5, r1, r1, lsl #4
    5dd8:	02510108 	subseq	r0, r1, #8, 2
    5ddc:	01084508 	tsteq	r8, r8, lsl #10
    5de0:	00300150 	eorseq	r0, r0, r0, asr r1
    5de4:	00646c09 	rsbeq	r6, r4, r9, lsl #24
    5de8:	00016e40 	andeq	r6, r1, r0, asr #28
    5dec:	00012200 	andeq	r2, r1, r0, lsl #4
    5df0:	51010800 	tstpl	r1, r0, lsl #16
    5df4:	08450802 	stmdaeq	r5, {r1, fp}^
    5df8:	30015001 	andcc	r5, r1, r1
    5dfc:	64840a00 	strvs	r0, [r4], #2560	; 0xa00
    5e00:	01844000 	orreq	r4, r4, r0
    5e04:	01080000 	mrseq	r0, (UNDEF: 8)
    5e08:	08310152 	ldmdaeq	r1!, {r1, r4, r6, r8}
    5e0c:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    5e10:	50010845 	andpl	r0, r1, r5, asr #16
    5e14:	00003001 	andeq	r3, r0, r1
    5e18:	0009c10b 	andeq	ip, r9, fp, lsl #2
    5e1c:	53490200 	movtpl	r0, #37376	; 0x9200
    5e20:	0c000001 	stceq	0, cr0, [r0], {1}
    5e24:	00000041 	andeq	r0, r0, r1, asr #32
    5e28:	0000410c 	andeq	r4, r0, ip, lsl #2
    5e2c:	a60b0000 	strge	r0, [fp], -r0
    5e30:	02000009 	andeq	r0, r0, #9
    5e34:	00016e4a 	andeq	r6, r1, sl, asr #28
    5e38:	00410c00 	subeq	r0, r1, r0, lsl #24
    5e3c:	410c0000 	mrsmi	r0, (UNDEF: 12)
    5e40:	0c000000 	stceq	0, cr0, [r0], {-0}
    5e44:	00000041 	andeq	r0, r0, r1, asr #32
    5e48:	0a180b00 	beq	608a50 <IRQ_STACK_SIZE+0x600a50>
    5e4c:	48020000 	stmdami	r2, {}	; <UNPREDICTABLE>
    5e50:	00000184 	andeq	r0, r0, r4, lsl #3
    5e54:	0000410c 	andeq	r4, r0, ip, lsl #2
    5e58:	00410c00 	subeq	r0, r1, r0, lsl #24
    5e5c:	0d000000 	stceq	0, cr0, [r0, #-0]
    5e60:	000009d7 	ldrdeq	r0, [r0], -r7
    5e64:	410c4c02 	tstmi	ip, r2, lsl #24
    5e68:	0c000000 	stceq	0, cr0, [r0], {-0}
    5e6c:	00000041 	andeq	r0, r0, r1, asr #32
    5e70:	0000410c 	andeq	r4, r0, ip, lsl #2
    5e74:	dd000000 	stcle	0, cr0, [r0, #-0]
    5e78:	04000005 	streq	r0, [r0], #-5
    5e7c:	00161c00 	andseq	r1, r6, r0, lsl #24
    5e80:	85010400 	strhi	r0, [r1, #-1024]	; 0xfffffc00
    5e84:	01000003 	tsteq	r0, r3
    5e88:	000012ba 			; <UNDEFINED> instruction: 0x000012ba
    5e8c:	000004a2 	andeq	r0, r0, r2, lsr #9
    5e90:	40006488 	andmi	r6, r0, r8, lsl #9
    5e94:	0000062c 	andeq	r0, r0, ip, lsr #12
    5e98:	000017d0 	ldrdeq	r1, [r0], -r0
    5e9c:	90040802 	andls	r0, r4, r2, lsl #16
    5ea0:	0200000d 	andeq	r0, r0, #13
    5ea4:	01e20601 	mvneq	r0, r1, lsl #12
    5ea8:	01020000 	mrseq	r0, (UNDEF: 2)
    5eac:	0001e008 	andeq	lr, r1, r8
    5eb0:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    5eb4:	00000098 	muleq	r0, r8, r0
    5eb8:	f2070202 	vhsub.s8	d0, d7, d2
    5ebc:	03000002 	movweq	r0, #2
    5ec0:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    5ec4:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    5ec8:	00022207 	andeq	r2, r2, r7, lsl #4
    5ecc:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    5ed0:	0000015e 	andeq	r0, r0, lr, asr r1
    5ed4:	18070802 	stmdane	r7, {r1, fp}
    5ed8:	02000002 	andeq	r0, r0, #2
    5edc:	01630504 	cmneq	r3, r4, lsl #10
    5ee0:	04020000 	streq	r0, [r2], #-0
    5ee4:	0000b307 	andeq	fp, r0, r7, lsl #6
    5ee8:	02040400 	andeq	r0, r4, #0, 8
    5eec:	021d0704 	andseq	r0, sp, #4, 14	; 0x100000
    5ef0:	04050000 	streq	r0, [r5], #-0
    5ef4:	00000081 	andeq	r0, r0, r1, lsl #1
    5ef8:	e9080102 	stmdb	r8, {r1, r8}
    5efc:	05000001 	streq	r0, [r0, #-1]
    5f00:	00008e04 	andeq	r8, r0, r4, lsl #28
    5f04:	00810600 	addeq	r0, r1, r0, lsl #12
    5f08:	a5070000 	strge	r0, [r7, #-0]
    5f0c:	0200000d 	andeq	r0, r0, #13
    5f10:	00004fd4 	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    5f14:	0bd90700 	bleq	ff647b1c <IRQ_STACK_BASE+0xbb647b1c>
    5f18:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
    5f1c:	000000a9 	andeq	r0, r0, r9, lsr #1
    5f20:	000ce908 	andeq	lr, ip, r8, lsl #18
    5f24:	00080400 	andeq	r0, r8, r0, lsl #8
    5f28:	000000c0 	andeq	r0, r0, r0, asr #1
    5f2c:	000c5c09 	andeq	r5, ip, r9, lsl #24
    5f30:	00007200 	andeq	r7, r0, r0, lsl #4
    5f34:	07000000 	streq	r0, [r0, -r0]
    5f38:	00000ceb 	andeq	r0, r0, fp, ror #25
    5f3c:	009e6203 	addseq	r6, lr, r3, lsl #4
    5f40:	d30a0000 	movwle	r0, #40960	; 0xa000
    5f44:	01000012 	tsteq	r0, r2, lsl r0
    5f48:	00e30117 	rsceq	r0, r3, r7, lsl r1
    5f4c:	450b0000 	strmi	r0, [fp, #-0]
    5f50:	01000003 	tsteq	r0, r3
    5f54:	00008117 	andeq	r8, r0, r7, lsl r1
    5f58:	180c0000 	stmdane	ip, {}	; <UNPREDICTABLE>
    5f5c:	01000013 	tsteq	r0, r3, lsl r0
    5f60:	00008132 	andeq	r8, r0, r2, lsr r1
    5f64:	680d0100 	stmdavs	sp, {r8}
    5f68:	0100000e 	tsteq	r0, lr
    5f6c:	00648803 	rsbeq	r8, r4, r3, lsl #16
    5f70:	0000d040 	andeq	sp, r0, r0, asr #32
    5f74:	319c0100 	orrscc	r0, ip, r0, lsl #2
    5f78:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    5f7c:	000012f8 	strdeq	r1, [r0], -r8
    5f80:	00480301 	subeq	r0, r8, r1, lsl #6
    5f84:	63ad0000 			; <UNDEFINED> instruction: 0x63ad0000
    5f88:	920f0000 	andls	r0, pc, #0
    5f8c:	01000012 	tsteq	r0, r2, lsl r0
    5f90:	00002505 	andeq	r2, r0, r5, lsl #10
    5f94:	0063ce00 	rsbeq	ip, r3, r0, lsl #28
    5f98:	12fd1000 	rscsne	r1, sp, #0
    5f9c:	06010000 	streq	r0, [r1], -r0
    5fa0:	00000131 	andeq	r0, r0, r1, lsr r1
    5fa4:	00749102 	rsbseq	r9, r4, r2, lsl #2
    5fa8:	00004f11 	andeq	r4, r0, r1, lsl pc
    5fac:	00cb1200 	sbceq	r1, fp, r0, lsl #4
    5fb0:	65580000 	ldrbvs	r0, [r8, #-0]
    5fb4:	00544000 	subseq	r4, r4, r0
    5fb8:	9c010000 	stcls	0, cr0, [r1], {-0}
    5fbc:	00000151 	andeq	r0, r0, r1, asr r1
    5fc0:	0000d713 	andeq	sp, r0, r3, lsl r7
    5fc4:	00500100 	subseq	r0, r0, r0, lsl #2
    5fc8:	0012a80a 	andseq	sl, r2, sl, lsl #16
    5fcc:	01220100 	teqeq	r2, r0, lsl #2
    5fd0:	00000168 	andeq	r0, r0, r8, ror #2
    5fd4:	00747014 	rsbseq	r7, r4, r4, lsl r0
    5fd8:	00882201 	addeq	r2, r8, r1, lsl #4
    5fdc:	12000000 	andne	r0, r0, #0
    5fe0:	00000151 	andeq	r0, r0, r1, asr r1
    5fe4:	400065ac 	andmi	r6, r0, ip, lsr #11
    5fe8:	0000006c 	andeq	r0, r0, ip, rrx
    5fec:	019e9c01 	orrseq	r9, lr, r1, lsl #24
    5ff0:	5d150000 	ldcpl	0, cr0, [r5, #-0]
    5ff4:	08000001 	stmdaeq	r0, {r0}
    5ff8:	16000064 	strne	r0, [r0], -r4, rrx
    5ffc:	000000cb 	andeq	r0, r0, fp, asr #1
    6000:	400065bc 			; <UNDEFINED> instruction: 0x400065bc
    6004:	00001100 	andeq	r1, r0, r0, lsl #2
    6008:	d7152401 	ldrle	r2, [r5, -r1, lsl #8]
    600c:	40000000 	andmi	r0, r0, r0
    6010:	00000064 	andeq	r0, r0, r4, rrx
    6014:	051e0d00 	ldreq	r0, [lr, #-3328]	; 0xfffff300
    6018:	27010000 	strcs	r0, [r1, -r0]
    601c:	40006618 	andmi	r6, r0, r8, lsl r6
    6020:	00000098 	muleq	r0, r8, r0
    6024:	02349c01 	eorseq	r9, r4, #256	; 0x100
    6028:	66170000 	ldrvs	r0, [r7], -r0
    602c:	0100746d 	tsteq	r0, sp, ror #8
    6030:	00008827 	andeq	r8, r0, r7, lsr #16
    6034:	70910200 	addsvc	r0, r1, r0, lsl #4
    6038:	70611918 	rsbvc	r1, r1, r8, lsl r9
    603c:	c0290100 	eorgt	r0, r9, r0, lsl #2
    6040:	03000000 	movweq	r0, #0
    6044:	107dd491 			; <UNDEFINED> instruction: 0x107dd491
    6048:	00000c2c 	andeq	r0, r0, ip, lsr #24
    604c:	02342a01 	eorseq	r2, r4, #4096	; 0x1000
    6050:	91030000 	mrsls	r0, (UNDEF: 3)
    6054:	511a7dd8 			; <UNDEFINED> instruction: 0x511a7dd8
    6058:	44000001 	strmi	r0, [r0], #-1
    605c:	18400066 	stmdane	r0, {r1, r2, r5, r6}^
    6060:	01000011 	tsteq	r0, r1, lsl r0
    6064:	0002152e 	andeq	r1, r2, lr, lsr #10
    6068:	015d1500 	cmpeq	sp, r0, lsl #10
    606c:	646c0000 	strbtvs	r0, [ip], #-0
    6070:	cb160000 	blgt	586078 <IRQ_STACK_SIZE+0x57e078>
    6074:	50000000 	andpl	r0, r0, r0
    6078:	30400066 	subcc	r0, r0, r6, rrx
    607c:	01000011 	tsteq	r0, r1, lsl r0
    6080:	00d71524 	sbcseq	r1, r7, r4, lsr #10
    6084:	64b20000 	ldrtvs	r0, [r2], #0
    6088:	00000000 	andeq	r0, r0, r0
    608c:	0066441b 	rsbeq	r4, r6, fp, lsl r4
    6090:	00052340 	andeq	r2, r5, r0, asr #6
    6094:	52011c00 	andpl	r1, r1, #0, 24
    6098:	1c749102 	ldfnep	f1, [r4], #-8
    609c:	91035101 	tstls	r3, r1, lsl #2
    60a0:	011c0670 	tsteq	ip, r0, ror r6
    60a4:	d8910350 	ldmle	r1, {r4, r6, r8, r9}
    60a8:	1d00007d 	stcne	0, cr0, [r0, #-500]	; 0xfffffe0c
    60ac:	00000081 	andeq	r0, r0, r1, lsl #1
    60b0:	00000244 	andeq	r0, r0, r4, asr #4
    60b4:	00006b1e 	andeq	r6, r0, lr, lsl fp
    60b8:	1f00ff00 	svcne	0x0000ff00
    60bc:	000000e3 	andeq	r0, r0, r3, ror #1
    60c0:	400066b0 			; <UNDEFINED> instruction: 0x400066b0
    60c4:	00000028 	andeq	r0, r0, r8, lsr #32
    60c8:	c1209c01 	teqgt	r0, r1, lsl #24
    60cc:	01000012 	tsteq	r0, r2, lsl r0
    60d0:	00008138 	andeq	r8, r0, r8, lsr r1
    60d4:	0066d800 	rsbeq	sp, r6, r0, lsl #16
    60d8:	00001c40 	andeq	r1, r0, r0, asr #24
    60dc:	0d9c0100 	ldfeqs	f0, [ip]
    60e0:	00000e99 	muleq	r0, r9, lr
    60e4:	66f43e01 	ldrbtvs	r3, [r4], r1, lsl #28
    60e8:	00cc4000 	sbceq	r4, ip, r0
    60ec:	9c010000 	stcls	0, cr0, [r1], {-0}
    60f0:	00000336 	andeq	r0, r0, r6, lsr r3
    60f4:	00787221 	rsbseq	r7, r8, r1, lsr #4
    60f8:	00483e01 	subeq	r3, r8, r1, lsl #28
    60fc:	64de0000 	ldrbvs	r0, [lr], #0
    6100:	74210000 	strtvc	r0, [r1], #-0
    6104:	3e010078 	mcrcc	0, 0, r0, cr1, cr8, {3}
    6108:	00000048 	andeq	r0, r0, r8, asr #32
    610c:	0000650a 	andeq	r6, r0, sl, lsl #10
    6110:	72726521 	rsbsvc	r6, r2, #138412032	; 0x8400000
    6114:	483e0100 	ldmdami	lr!, {r8}
    6118:	4f000000 	svcmi	0x00000000
    611c:	22000065 	andcs	r0, r0, #101	; 0x65
    6120:	40006738 	andmi	r6, r0, r8, lsr r7
    6124:	00000542 	andeq	r0, r0, r2, asr #10
    6128:	000002c1 	andeq	r0, r0, r1, asr #5
    612c:	0251011c 	subseq	r0, r1, #28, 2
    6130:	011c5508 	tsteq	ip, r8, lsl #10
    6134:	00300150 	eorseq	r0, r0, r0, asr r1
    6138:	00678c23 	rsbeq	r8, r7, r3, lsr #24
    613c:	00055840 	andeq	r5, r5, r0, asr #16
    6140:	0002e400 	andeq	lr, r2, r0, lsl #8
    6144:	51011c00 	tstpl	r1, r0, lsl #24
    6148:	1c550802 	mrrcne	8, 0, r0, r5, cr2
    614c:	f30b5001 	vhadd.u8	d5, d11, d1
    6150:	01f35201 	mvnseq	r5, r1, lsl #4
    6154:	01f32150 	mvnseq	r2, r0, asr r1
    6158:	22002151 	andcs	r2, r0, #1073741844	; 0x40000014
    615c:	4000679c 	mulmi	r0, ip, r7
    6160:	0000056e 	andeq	r0, r0, lr, ror #10
    6164:	00000302 	andeq	r0, r0, r2, lsl #6
    6168:	0152011c 	cmpeq	r2, ip, lsl r1
    616c:	51011c30 	tstpl	r1, r0, lsr ip
    6170:	1c550802 	mrrcne	8, 0, r0, r5, cr2
    6174:	30015001 	andcc	r5, r1, r1
    6178:	67a82200 	strvs	r2, [r8, r0, lsl #4]!
    617c:	05894000 	streq	r4, [r9]
    6180:	031b0000 	tsteq	fp, #0
    6184:	011c0000 	tsteq	ip, r0
    6188:	55080251 	strpl	r0, [r8, #-593]	; 0xfffffdaf
    618c:	0150011c 	cmpeq	r0, ip, lsl r1
    6190:	c0240030 	eorgt	r0, r4, r0, lsr r0
    6194:	9f400067 	svcls	0x00400067
    6198:	1c000005 	stcne	0, cr0, [r0], {5}
    619c:	31015201 	tstcc	r1, r1, lsl #4
    61a0:	0251011c 	subseq	r0, r1, #28, 2
    61a4:	011c5508 	tsteq	ip, r8, lsl #10
    61a8:	00300150 	eorseq	r0, r0, r0, asr r1
    61ac:	132f0a00 	teqne	pc, #0, 20
    61b0:	52010000 	andpl	r0, r1, #0
    61b4:	00036201 	andeq	r6, r3, r1, lsl #4
    61b8:	0c2c0b00 	stceq	11, cr0, [ip], #-0
    61bc:	52010000 	andpl	r0, r1, #0
    61c0:	0000007b 	andeq	r0, r0, fp, ror r0
    61c4:	00132725 	andseq	r2, r3, r5, lsr #14
    61c8:	7b540100 	blvc	15065d0 <STACK_SIZE+0xd065d0>
    61cc:	26000000 	strcs	r0, [r0], -r0
    61d0:	55010063 	strpl	r0, [r1, #-99]	; 0xffffff9d
    61d4:	00000081 	andeq	r0, r0, r1, lsl #1
    61d8:	03361200 	teqeq	r6, #0, 4
    61dc:	67c00000 	strbvs	r0, [r0, r0]
    61e0:	00f84000 	rscseq	r4, r8, r0
    61e4:	9c010000 	stcls	0, cr0, [r1], {-0}
    61e8:	000003e2 	andeq	r0, r0, r2, ror #7
    61ec:	00034215 	andeq	r4, r3, r5, lsl r2
    61f0:	00657b00 	rsbeq	r7, r5, r0, lsl #22
    61f4:	034d2700 	movteq	r2, #55040	; 0xd700
    61f8:	65b10000 	ldrvs	r0, [r1, #0]!
    61fc:	58280000 	stmdapl	r8!, {}	; <UNPREDICTABLE>
    6200:	29000003 	stmdbcs	r0, {r0, r1}
    6204:	000000e3 	andeq	r0, r0, r3, ror #1
    6208:	400067c8 	andmi	r6, r0, r8, asr #15
    620c:	00001148 	andeq	r1, r0, r8, asr #2
    6210:	cb1a5601 	blgt	69ba1c <IRQ_STACK_SIZE+0x693a1c>
    6214:	dc000000 	stcle	0, cr0, [r0], {-0}
    6218:	68400067 	stmdavs	r0, {r0, r1, r2, r5, r6}^
    621c:	01000011 	tsteq	r0, r1, lsl r0
    6220:	0003b463 	andeq	fp, r3, r3, ror #8
    6224:	00d72a00 	sbcseq	r2, r7, r0, lsl #20
    6228:	2b000000 	blcs	6230 <SVC_STACK_SIZE+0x2230>
    622c:	000000cb 	andeq	r0, r0, fp, asr #1
    6230:	40006878 	andmi	r6, r0, r8, ror r8
    6234:	00000040 	andeq	r0, r0, r0, asr #32
    6238:	03ce6701 	biceq	r6, lr, #262144	; 0x40000
    623c:	d72c0000 	strle	r0, [ip, -r0]!
    6240:	0a000000 	beq	6248 <SVC_STACK_SIZE+0x2248>
    6244:	686c1b00 	stmdavs	ip!, {r8, r9, fp, ip}^
    6248:	019e4000 	orrseq	r4, lr, r0
    624c:	011c0000 	tsteq	ip, r0
    6250:	d0030550 	andle	r0, r3, r0, asr r5
    6254:	00400182 	subeq	r0, r0, r2, lsl #3
    6258:	12982d00 	addsne	r2, r8, #0, 26
    625c:	6a010000 	bvs	46264 <IRQ_STACK_SIZE+0x3e264>
    6260:	00000048 	andeq	r0, r0, r8, asr #32
    6264:	400068b8 			; <UNDEFINED> instruction: 0x400068b8
    6268:	000001fc 	strdeq	r0, [r0], -ip
    626c:	05089c01 	streq	r9, [r8, #-3073]	; 0xfffff3ff
    6270:	73190000 	tstvc	r9, #0
    6274:	01007274 	tsteq	r0, r4, ror r2
    6278:	0005086c 	andeq	r0, r5, ip, ror #16
    627c:	40910200 	addsmi	r0, r1, r0, lsl #4
    6280:	000c2c0f 	andeq	r2, ip, pc, lsl #24
    6284:	7b6d0100 	blvc	1b4668c <STACK_SIZE+0x134668c>
    6288:	cf000000 	svcgt	0x00000000
    628c:	0f000065 	svceq	0x00000065
    6290:	00000f01 	andeq	r0, r0, r1, lsl #30
    6294:	00486e01 	subeq	r6, r8, r1, lsl #28
    6298:	66070000 	strvs	r0, [r7], -r0
    629c:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; 62a4 <SVC_STACK_SIZE+0x22a4>
    62a0:	01000013 	tsteq	r0, r3, lsl r0
    62a4:	0000486f 	andeq	r4, r0, pc, ror #16
    62a8:	00665400 	rsbeq	r5, r6, r0, lsl #8
    62ac:	133f0f00 	teqne	pc, #0, 30
    62b0:	70010000 	andvc	r0, r1, r0
    62b4:	00000048 	andeq	r0, r0, r8, asr #32
    62b8:	0000667f 	andeq	r6, r0, pc, ror r6
    62bc:	0013030f 	andseq	r0, r3, pc, lsl #6
    62c0:	48710100 	ldmdami	r1!, {r8}^
    62c4:	cc000000 	stcgt	0, cr0, [r0], {-0}
    62c8:	2e000066 	cdpcs	0, 0, cr0, cr0, cr6, {3}
    62cc:	72010069 	andvc	r0, r1, #105	; 0x69
    62d0:	00000048 	andeq	r0, r0, r8, asr #32
    62d4:	00006700 	andeq	r6, r0, r0, lsl #14
    62d8:	0003361a 	andeq	r3, r3, sl, lsl r6
    62dc:	0068c800 	rsbeq	ip, r8, r0, lsl #16
    62e0:	00118840 	andseq	r8, r1, r0, asr #16
    62e4:	e3740100 	cmn	r4, #0, 2
    62e8:	15000004 	strne	r0, [r0, #-4]
    62ec:	00000342 	andeq	r0, r0, r2, asr #6
    62f0:	0000671f 	andeq	r6, r0, pc, lsl r7
    62f4:	0011882f 	andseq	r8, r1, pc, lsr #16
    62f8:	034d2800 	movteq	r2, #55296	; 0xd800
    62fc:	58280000 	stmdapl	r8!, {}	; <UNPREDICTABLE>
    6300:	29000003 	stmdbcs	r0, {r0, r1}
    6304:	000000e3 	andeq	r0, r0, r3, ror #1
    6308:	400068cc 	andmi	r6, r0, ip, asr #17
    630c:	000011a0 	andeq	r1, r0, r0, lsr #3
    6310:	cb1a5601 	blgt	69bb1c <IRQ_STACK_SIZE+0x693b1c>
    6314:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    6318:	c0400068 	subgt	r0, r0, r8, rrx
    631c:	01000011 	tsteq	r0, r1, lsl r0
    6320:	0004b463 	andeq	fp, r4, r3, ror #8
    6324:	00d72a00 	sbcseq	r2, r7, r0, lsl #20
    6328:	2b000000 	blcs	6330 <SVC_STACK_SIZE+0x2330>
    632c:	000000cb 	andeq	r0, r0, fp, asr #1
    6330:	40006974 	andmi	r6, r0, r4, ror r9
    6334:	0000003c 	andeq	r0, r0, ip, lsr r0
    6338:	04ce6701 	strbeq	r6, [lr], #1793	; 0x701
    633c:	d72c0000 	strle	r0, [ip, -r0]!
    6340:	0a000000 	beq	6348 <SVC_STACK_SIZE+0x2348>
    6344:	69681b00 	stmdbvs	r8!, {r8, r9, fp, ip}^
    6348:	019e4000 	orrseq	r4, lr, r0
    634c:	011c0000 	tsteq	ip, r0
    6350:	d0030550 	andle	r0, r3, r0, asr r5
    6354:	00400182 	subeq	r0, r0, r2, lsl #3
    6358:	dc220000 	stcle	0, cr0, [r2], #-0
    635c:	ba400069 	blt	1006508 <STACK_SIZE+0x806508>
    6360:	f7000005 			; <UNDEFINED> instruction: 0xf7000005
    6364:	1c000004 	stcne	0, cr0, [r0], {4}
    6368:	76025001 	strvc	r5, [r2], -r1
    636c:	801b0000 	andshi	r0, fp, r0
    6370:	cf40006a 	svcgt	0x0040006a
    6374:	1c000005 	stcne	0, cr0, [r0], {5}
    6378:	76025001 	strvc	r5, [r2], -r1
    637c:	1d000000 	stcne	0, cr0, [r0, #-0]
    6380:	00000081 	andeq	r0, r0, r1, lsl #1
    6384:	00000518 	andeq	r0, r0, r8, lsl r5
    6388:	00006b1e 	andeq	r6, r0, lr, lsl fp
    638c:	30001d00 	andcc	r1, r0, r0, lsl #26
    6390:	000012ea 	andeq	r1, r0, sl, ror #5
    6394:	00885509 	addeq	r5, r8, r9, lsl #10
    6398:	41310000 	teqmi	r1, r0
    639c:	0500000b 	streq	r0, [r0, #-11]
    63a0:	000048dc 	ldrdeq	r4, [r0], -ip
    63a4:	00054200 	andeq	r4, r5, r0, lsl #4
    63a8:	007b3200 	rsbseq	r3, fp, r0, lsl #4
    63ac:	88320000 	ldmdahi	r2!, {}	; <UNPREDICTABLE>
    63b0:	32000000 	andcc	r0, r0, #0
    63b4:	0000009e 	muleq	r0, lr, r0
    63b8:	02683300 	rsbeq	r3, r8, #0, 6
    63bc:	4d040000 	stcmi	0, cr0, [r4, #-0]
    63c0:	00000558 	andeq	r0, r0, r8, asr r5
    63c4:	00004832 	andeq	r4, r0, r2, lsr r8
    63c8:	00483200 	subeq	r3, r8, r0, lsl #4
    63cc:	33000000 	movwcc	r0, #0
    63d0:	000009c1 	andeq	r0, r0, r1, asr #19
    63d4:	056e4904 	strbeq	r4, [lr, #-2308]!	; 0xfffff6fc
    63d8:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    63dc:	32000000 	andcc	r0, r0, #0
    63e0:	00000048 	andeq	r0, r0, r8, asr #32
    63e4:	09a63300 	stmibeq	r6!, {r8, r9, ip, sp}
    63e8:	4a040000 	bmi	1063f0 <IRQ_STACK_SIZE+0xfe3f0>
    63ec:	00000589 	andeq	r0, r0, r9, lsl #11
    63f0:	00004832 	andeq	r4, r0, r2, lsr r8
    63f4:	00483200 	subeq	r3, r8, r0, lsl #4
    63f8:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    63fc:	00000000 	andeq	r0, r0, r0
    6400:	000a1833 	andeq	r1, sl, r3, lsr r8
    6404:	9f480400 	svcls	0x00480400
    6408:	32000005 	andcc	r0, r0, #5
    640c:	00000048 	andeq	r0, r0, r8, asr #32
    6410:	00004832 	andeq	r4, r0, r2, lsr r8
    6414:	d7330000 	ldrle	r0, [r3, -r0]!
    6418:	04000009 	streq	r0, [r0], #-9
    641c:	0005ba4c 	andeq	fp, r5, ip, asr #20
    6420:	00483200 	subeq	r3, r8, r0, lsl #4
    6424:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    6428:	32000000 	andcc	r0, r0, #0
    642c:	00000048 	andeq	r0, r0, r8, asr #32
    6430:	12e33100 	rscne	r3, r3, #0, 2
    6434:	21060000 	mrscs	r0, (UNDEF: 6)
    6438:	00000093 	muleq	r0, r3, r0
    643c:	000005cf 	andeq	r0, r0, pc, asr #11
    6440:	00008832 	andeq	r8, r0, r2, lsr r8
    6444:	13340000 	teqne	r4, #0
    6448:	07000013 	smladeq	r0, r3, r0, r0
    644c:	0000484c 	andeq	r4, r0, ip, asr #16
    6450:	00883200 	addeq	r3, r8, r0, lsl #4
    6454:	00000000 	andeq	r0, r0, r0
    6458:	00000081 	andeq	r0, r0, r1, lsl #1
    645c:	18e70002 	stmiane	r7!, {r1}^
    6460:	01040000 	mrseq	r0, (UNDEF: 4)
    6464:	00001a58 	andeq	r1, r0, r8, asr sl
    6468:	40006ab8 			; <UNDEFINED> instruction: 0x40006ab8
    646c:	40006be4 	andmi	r6, r0, r4, ror #23
    6470:	5f6d7361 	svcpl	0x006d7361
    6474:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
    6478:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    647c:	4300732e 	movwmi	r7, #814	; 0x32e
    6480:	73555c3a 	cmpvc	r5, #14848	; 0x3a00
    6484:	5c737265 	lfmpl	f7, 2, [r3], #-404	; 0xfffffe6c
    6488:	544e4552 	strbpl	r4, [lr], #-1362	; 0xfffffaae
    648c:	55484c41 	strbpl	r4, [r8, #-3137]	; 0xfffff3bf
    6490:	65445c42 	strbvs	r5, [r4, #-3138]	; 0xfffff3be
    6494:	6f746b73 	svcvs	0x00746b73
    6498:	6f635c70 	svcvs	0x00635c70
    649c:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
    64a0:	6f72505c 	svcvs	0x0072505c
    64a4:	7463656a 	strbtvc	r6, [r3], #-1386	; 0xfffffa96
    64a8:	474c5c31 	smlaldxmi	r5, ip, r1, ip
    64ac:	5f57535f 	svcpl	0x0057535f
    64b0:	746f6f42 	strbtvc	r6, [pc], #-3906	; 64b8 <SVC_STACK_SIZE+0x24b8>
    64b4:	706d6163 	rsbvc	r6, sp, r3, ror #2
    64b8:	5c534f5f 	mrrcpl	15, 5, r4, r3, cr15
    64bc:	2e323030 	mrccs	0, 1, r3, cr2, cr0, {1}
    64c0:	545f534f 	ldrbpl	r5, [pc], #-847	; 64c8 <SVC_STACK_SIZE+0x24c8>
    64c4:	6c706d65 	ldclvs	13, cr6, [r0], #-404	; 0xfffffe6c
    64c8:	00657461 	rsbeq	r7, r5, r1, ror #8
    64cc:	20554e47 	subscs	r4, r5, r7, asr #28
    64d0:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
    64d4:	2e33322e 	cdpcs	2, 3, cr3, cr3, cr14, {1}
    64d8:	01003235 	tsteq	r0, r5, lsr r2
    64dc:	00007a80 	andeq	r7, r0, r0, lsl #21
    64e0:	fb000200 	blx	6cea <SVC_STACK_SIZE+0x2cea>
    64e4:	04000018 	streq	r0, [r0], #-24	; 0xffffffe8
    64e8:	001af801 	andseq	pc, sl, r1, lsl #16
    64ec:	006be400 	rsbeq	lr, fp, r0, lsl #8
    64f0:	00712440 	rsbseq	r2, r1, r0, asr #8
    64f4:	31706340 	cmncc	r0, r0, asr #6
    64f8:	732e6135 	teqvc	lr, #1073741837	; 0x4000000d
    64fc:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
    6500:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    6504:	45525c73 	ldrbmi	r5, [r2, #-3187]	; 0xfffff38d
    6508:	4c41544e 	cfstrdmi	mvd5, [r1], {78}	; 0x4e
    650c:	5c425548 	cfstr64pl	mvdx5, [r2], {72}	; 0x48
    6510:	6b736544 	blvs	1cdfa28 <STACK_SIZE+0x14dfa28>
    6514:	5c706f74 	ldclpl	15, cr6, [r0], #-464	; 0xfffffe30
    6518:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xfffff09d
    651c:	505c7865 	subspl	r7, ip, r5, ror #16
    6520:	656a6f72 	strbvs	r6, [sl, #-3954]!	; 0xfffff08e
    6524:	5c317463 	cfldrspl	mvf7, [r1], #-396	; 0xfffffe74
    6528:	535f474c 	cmppl	pc, #76, 14	; 0x1300000
    652c:	6f425f57 	svcvs	0x00425f57
    6530:	6163746f 	cmnvs	r3, pc, ror #8
    6534:	4f5f706d 	svcmi	0x005f706d
    6538:	30305c53 	eorscc	r5, r0, r3, asr ip
    653c:	534f2e32 	movtpl	r2, #65074	; 0xfe32
    6540:	6d65545f 	cfstrdvs	mvd5, [r5, #-380]!	; 0xfffffe84
    6544:	74616c70 	strbtvc	r6, [r1], #-3184	; 0xfffff390
    6548:	4e470065 	cdpmi	0, 4, cr0, cr7, cr5, {3}
    654c:	53412055 	movtpl	r2, #4181	; 0x1055
    6550:	322e3220 	eorcc	r3, lr, #32, 4
    6554:	32352e33 	eorscc	r2, r5, #816	; 0x330
    6558:	79800100 	stmibvc	r0, {r8}
    655c:	02000000 	andeq	r0, r0, #0
    6560:	00190f00 	andseq	r0, r9, r0, lsl #30
    6564:	82010400 	andhi	r0, r1, #0, 8
    6568:	0000001c 	andeq	r0, r0, ip, lsl r0
    656c:	f8400000 			; <UNDEFINED> instruction: 0xf8400000
    6570:	63400001 	movtvs	r0, #1
    6574:	2e307472 	mrccs	4, 1, r7, cr0, cr2, {3}
    6578:	3a430073 	bcc	10c674c <STACK_SIZE+0x8c674c>
    657c:	6573555c 	ldrbvs	r5, [r3, #-1372]!	; 0xfffffaa4
    6580:	525c7372 	subspl	r7, ip, #-939524095	; 0xc8000001
    6584:	41544e45 	cmpmi	r4, r5, asr #28
    6588:	4255484c 	subsmi	r4, r5, #76, 16	; 0x4c0000
    658c:	7365445c 	cmnvc	r5, #92, 8	; 0x5c000000
    6590:	706f746b 	rsbvc	r7, pc, fp, ror #8
    6594:	726f635c 	rsbvc	r6, pc, #92, 6	; 0x70000001
    6598:	5c786574 	cfldr64pl	mvdx6, [r8], #-464	; 0xfffffe30
    659c:	6a6f7250 	bvs	1be2ee4 <STACK_SIZE+0x13e2ee4>
    65a0:	31746365 	cmncc	r4, r5, ror #6
    65a4:	5f474c5c 	svcpl	0x00474c5c
    65a8:	425f5753 	subsmi	r5, pc, #21757952	; 0x14c0000
    65ac:	63746f6f 	cmnvs	r4, #444	; 0x1bc
    65b0:	5f706d61 	svcpl	0x00706d61
    65b4:	305c534f 	subscc	r5, ip, pc, asr #6
    65b8:	4f2e3230 	svcmi	0x002e3230
    65bc:	65545f53 	ldrbvs	r5, [r4, #-3923]	; 0xfffff0ad
    65c0:	616c706d 	cmnvs	ip, sp, rrx
    65c4:	47006574 	smlsdxmi	r0, r4, r5, r6
    65c8:	4120554e 	teqmi	r0, lr, asr #10
    65cc:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
    65d0:	352e3332 	strcc	r3, [lr, #-818]!	; 0xfffffcce
    65d4:	80010032 	andhi	r0, r1, r2, lsr r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	110e1b0e 	tstne	lr, lr, lsl #22
       c:	10061201 	andne	r1, r6, r1, lsl #4
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <IRQ_STACK_SIZE+0x2b80ac>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	24030000 	strcs	r0, [r3], #-0
      20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
      24:	0008030b 	andeq	r0, r8, fp, lsl #6
      28:	000f0400 	andeq	r0, pc, r0, lsl #8
      2c:	00000b0b 	andeq	r0, r0, fp, lsl #22
      30:	0b000f05 	bleq	3c4c <ABORT_STACK_SIZE+0x384c>
      34:	0013490b 	andseq	r4, r3, fp, lsl #18
      38:	00150600 	andseq	r0, r5, r0, lsl #12
      3c:	00001927 	andeq	r1, r0, r7, lsr #18
      40:	49002607 	stmdbmi	r0, {r0, r1, r2, r9, sl, sp}
      44:	08000013 	stmdaeq	r0, {r0, r1, r4}
      48:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
      4c:	0b3b0b3a 	bleq	ec2d3c <STACK_SIZE+0x6c2d3c>
      50:	00001349 	andeq	r1, r0, r9, asr #6
      54:	03011309 	movweq	r1, #4873	; 0x1309
      58:	3a0b0b0e 	bcc	2c2c98 <IRQ_STACK_SIZE+0x2bac98>
      5c:	010b3b0b 	tsteq	fp, fp, lsl #22
      60:	0a000013 	beq	b4 <IRQ_BIT+0x34>
      64:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
      68:	0b3b0b3a 	bleq	ec2d58 <STACK_SIZE+0x6c2d58>
      6c:	0b381349 	bleq	e04d98 <STACK_SIZE+0x604d98>
      70:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
      74:	03193f01 	tsteq	r9, #1, 30
      78:	3b0b3a0e 	blcc	2ce8b8 <IRQ_STACK_SIZE+0x2c68b8>
      7c:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
      80:	010b2013 	tsteq	fp, r3, lsl r0
      84:	0c000013 	stceq	0, cr0, [r0], {19}
      88:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
      8c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
      90:	00001349 	andeq	r1, r0, r9, asr #6
      94:	3f012e0d 	svccc	0x00012e0d
      98:	3a0e0319 	bcc	380d04 <IRQ_STACK_SIZE+0x378d04>
      9c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
      a0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
      a4:	97184006 	ldrls	r4, [r8, -r6]
      a8:	13011942 	movwne	r1, #6466	; 0x1942
      ac:	050e0000 	streq	r0, [lr, #-0]
      b0:	3a0e0300 	bcc	380cb8 <IRQ_STACK_SIZE+0x378cb8>
      b4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      b8:	00170213 	andseq	r0, r7, r3, lsl r2
      bc:	012e0f00 	teqeq	lr, r0, lsl #30
      c0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
      c4:	0b3b0b3a 	bleq	ec2db4 <STACK_SIZE+0x6c2db4>
      c8:	01111927 	tsteq	r1, r7, lsr #18
      cc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
      d0:	01194297 			; <UNDEFINED> instruction: 0x01194297
      d4:	10000013 	andne	r0, r0, r3, lsl r0
      d8:	01018289 	smlabbeq	r1, r9, r2, r8
      dc:	13310111 	teqne	r1, #1073741828	; 0x40000004
      e0:	8a110000 	bhi	4400e8 <IRQ_STACK_SIZE+0x4380e8>
      e4:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
      e8:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
      ec:	89120000 	ldmdbhi	r2, {}	; <UNPREDICTABLE>
      f0:	11010182 	smlabbne	r1, r2, r1, r0
      f4:	01133101 	tsteq	r3, r1, lsl #2
      f8:	13000013 	movwne	r0, #19
      fc:	01018289 	smlabbeq	r1, r9, r2, r8
     100:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     104:	00133119 	andseq	r3, r3, r9, lsl r1
     108:	012e1400 	teqeq	lr, r0, lsl #8
     10c:	0803193f 	stmdaeq	r3, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     110:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     114:	13491927 	movtne	r1, #39207	; 0x9927
     118:	06120111 			; <UNDEFINED> instruction: 0x06120111
     11c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     120:	00130119 	andseq	r0, r3, r9, lsl r1
     124:	00051500 	andeq	r1, r5, r0, lsl #10
     128:	0b3a0803 	bleq	e8213c <STACK_SIZE+0x68213c>
     12c:	1349053b 	movtne	r0, #38203	; 0x953b
     130:	00001702 	andeq	r1, r0, r2, lsl #14
     134:	3f012e16 	svccc	0x00012e16
     138:	3a0e0319 	bcc	380da4 <IRQ_STACK_SIZE+0x378da4>
     13c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     140:	11134919 	tstne	r3, r9, lsl r9
     144:	40061201 	andmi	r1, r6, r1, lsl #4
     148:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     14c:	00001301 	andeq	r1, r0, r1, lsl #6
     150:	03003417 	movweq	r3, #1047	; 0x417
     154:	3b0b3a08 	blcc	2ce97c <IRQ_STACK_SIZE+0x2c697c>
     158:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     15c:	18000018 	stmdane	r0, {r3, r4}
     160:	13490035 	movtne	r0, #36917	; 0x9035
     164:	89190000 	ldmdbhi	r9, {}	; <UNPREDICTABLE>
     168:	11000182 	smlabbne	r0, r2, r1, r0
     16c:	00133101 	andseq	r3, r3, r1, lsl #2
     170:	012e1a00 	teqeq	lr, r0, lsl #20
     174:	01111331 	tsteq	r1, r1, lsr r3
     178:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     17c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     180:	1b000013 	blne	1d4 <NOINT+0x114>
     184:	13310005 	teqne	r1, #5
     188:	00001702 	andeq	r1, r0, r2, lsl #14
     18c:	11010b1c 	tstne	r1, ip, lsl fp
     190:	01061201 	tsteq	r6, r1, lsl #4
     194:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
     198:	00018289 	andeq	r8, r1, r9, lsl #5
     19c:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     1a0:	00133119 	andseq	r3, r3, r9, lsl r1
     1a4:	00051e00 	andeq	r1, r5, r0, lsl #28
     1a8:	0b3a0e03 	bleq	e839bc <STACK_SIZE+0x6839bc>
     1ac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     1b0:	00001702 	andeq	r1, r0, r2, lsl #14
     1b4:	0300341f 	movweq	r3, #1055	; 0x41f
     1b8:	3b0b3a08 	blcc	2ce9e0 <IRQ_STACK_SIZE+0x2c69e0>
     1bc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     1c0:	20000017 	andcs	r0, r0, r7, lsl r0
     1c4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     1c8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     1cc:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     1d0:	34210000 	strtcc	r0, [r1], #-0
     1d4:	3a0e0300 	bcc	380ddc <IRQ_STACK_SIZE+0x378ddc>
     1d8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     1dc:	00170213 	andseq	r0, r7, r3, lsl r2
     1e0:	002e2200 	eoreq	r2, lr, r0, lsl #4
     1e4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     1e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     1ec:	13491927 	movtne	r1, #39207	; 0x9927
     1f0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     1f4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     1f8:	23000019 	movwcs	r0, #25
     1fc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     200:	0b3b0b3a 	bleq	ec2ef0 <STACK_SIZE+0x6c2ef0>
     204:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     208:	0000193c 	andeq	r1, r0, ip, lsr r9
     20c:	49010124 	stmdbmi	r1, {r2, r5, r8}
     210:	00130113 	andseq	r0, r3, r3, lsl r1
     214:	00212500 	eoreq	r2, r1, r0, lsl #10
     218:	0b2f1349 	bleq	bc4f44 <STACK_SIZE+0x3c4f44>
     21c:	34260000 	strtcc	r0, [r6], #-0
     220:	3a0e0300 	bcc	380e28 <IRQ_STACK_SIZE+0x378e28>
     224:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     228:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     22c:	27000018 	smladcs	r0, r8, r0, r0
     230:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     234:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     238:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     23c:	00001802 	andeq	r1, r0, r2, lsl #16
     240:	3f012e28 	svccc	0x00012e28
     244:	3a0e0319 	bcc	380eb0 <IRQ_STACK_SIZE+0x378eb0>
     248:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     24c:	01193c19 	tsteq	r9, r9, lsl ip
     250:	29000013 	stmdbcs	r0, {r0, r1, r4}
     254:	13490005 	movtne	r0, #36869	; 0x9005
     258:	182a0000 	stmdane	sl!, {}	; <UNPREDICTABLE>
     25c:	2b000000 	blcs	264 <NOINT+0x1a4>
     260:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     264:	0b3a0e03 	bleq	e83a78 <STACK_SIZE+0x683a78>
     268:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     26c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     270:	00001301 	andeq	r1, r0, r1, lsl #6
     274:	3f002e2c 	svccc	0x00002e2c
     278:	3a0e0319 	bcc	380ee4 <IRQ_STACK_SIZE+0x378ee4>
     27c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     280:	3c134919 	ldccc	9, cr4, [r3], {25}
     284:	2d000019 	stccs	0, cr0, [r0, #-100]	; 0xffffff9c
     288:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     28c:	0b3a0e03 	bleq	e83aa0 <STACK_SIZE+0x683aa0>
     290:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     294:	0000193c 	andeq	r1, r0, ip, lsr r9
     298:	3f012e2e 	svccc	0x00012e2e
     29c:	3a0e0319 	bcc	380f08 <IRQ_STACK_SIZE+0x378f08>
     2a0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     2a4:	01193c13 	tsteq	r9, r3, lsl ip
     2a8:	00000013 	andeq	r0, r0, r3, lsl r0
     2ac:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     2b0:	030b130e 	movweq	r1, #45838	; 0xb30e
     2b4:	110e1b0e 	tstne	lr, lr, lsl #22
     2b8:	10061201 	andne	r1, r6, r1, lsl #4
     2bc:	02000017 	andeq	r0, r0, #23
     2c0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     2c4:	0b3a0e03 	bleq	e83ad8 <STACK_SIZE+0x683ad8>
     2c8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     2cc:	13010b20 	movwne	r0, #6944	; 0x1b20
     2d0:	05030000 	streq	r0, [r3, #-0]
     2d4:	3a080300 	bcc	200edc <IRQ_STACK_SIZE+0x1f8edc>
     2d8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     2dc:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
     2e0:	0b0b0024 	bleq	2c0378 <IRQ_STACK_SIZE+0x2b8378>
     2e4:	0e030b3e 	vmoveq.16	d3[0], r0
     2e8:	05050000 	streq	r0, [r5, #-0]
     2ec:	3a0e0300 	bcc	380ef4 <IRQ_STACK_SIZE+0x378ef4>
     2f0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     2f4:	06000013 			; <UNDEFINED> instruction: 0x06000013
     2f8:	08030034 	stmdaeq	r3, {r2, r4, r5}
     2fc:	0b3b0b3a 	bleq	ec2fec <STACK_SIZE+0x6c2fec>
     300:	00001349 	andeq	r1, r0, r9, asr #6
     304:	03003407 	movweq	r3, #1031	; 0x407
     308:	3b0b3a0e 	blcc	2ceb48 <IRQ_STACK_SIZE+0x2c6b48>
     30c:	0013490b 	andseq	r4, r3, fp, lsl #18
     310:	00240800 	eoreq	r0, r4, r0, lsl #16
     314:	0b3e0b0b 	bleq	f82f48 <STACK_SIZE+0x782f48>
     318:	00000803 	andeq	r0, r0, r3, lsl #16
     31c:	0b000f09 	bleq	3f48 <ABORT_STACK_SIZE+0x3b48>
     320:	0013490b 	andseq	r4, r3, fp, lsl #18
     324:	002e0a00 	eoreq	r0, lr, r0, lsl #20
     328:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     32c:	0b3b0b3a 	bleq	ec301c <STACK_SIZE+0x6c301c>
     330:	0b201927 	bleq	8067d4 <STACK_SIZE+0x67d4>
     334:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
     338:	3a0e0301 	bcc	380f44 <IRQ_STACK_SIZE+0x378f44>
     33c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     340:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     344:	97184006 	ldrls	r4, [r8, -r6]
     348:	13011942 	movwne	r1, #6466	; 0x1942
     34c:	1d0c0000 	stcne	0, cr0, [ip, #-0]
     350:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     354:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     358:	0105590b 	tsteq	r5, fp, lsl #18
     35c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     360:	13310005 	teqne	r1, #5
     364:	0000051c 	andeq	r0, r0, ip, lsl r5
     368:	3100050e 	tstcc	r0, lr, lsl #10
     36c:	000b1c13 	andeq	r1, fp, r3, lsl ip
     370:	00050f00 	andeq	r0, r5, r0, lsl #30
     374:	061c1331 			; <UNDEFINED> instruction: 0x061c1331
     378:	0b100000 	bleq	400380 <IRQ_STACK_SIZE+0x3f8380>
     37c:	00175501 	andseq	r5, r7, r1, lsl #10
     380:	00341100 	eorseq	r1, r4, r0, lsl #2
     384:	17021331 	smladxne	r2, r1, r3, r1
     388:	34120000 	ldrcc	r0, [r2], #-0
     38c:	1c133100 	ldfnes	f3, [r3], {-0}
     390:	1300000b 	movwne	r0, #11
     394:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     398:	06120111 			; <UNDEFINED> instruction: 0x06120111
     39c:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     3a0:	00001301 	andeq	r1, r0, r1, lsl #6
     3a4:	31000514 	tstcc	r0, r4, lsl r5
     3a8:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
     3ac:	0111010b 	tsteq	r1, fp, lsl #2
     3b0:	00000612 	andeq	r0, r0, r2, lsl r6
     3b4:	31003416 	tstcc	r0, r6, lsl r4
     3b8:	17000013 	smladne	r0, r3, r0, r0
     3bc:	13310034 	teqne	r1, #52	; 0x34
     3c0:	0000061c 	andeq	r0, r0, ip, lsl r6
     3c4:	01828918 	orreq	r8, r2, r8, lsl r9
     3c8:	31011100 	mrscc	r1, (UNDEF: 17)
     3cc:	19000013 	stmdbne	r0, {r0, r1, r4}
     3d0:	00018289 	andeq	r8, r1, r9, lsl #5
     3d4:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     3d8:	00133119 	andseq	r3, r3, r9, lsl r1
     3dc:	012e1a00 	teqeq	lr, r0, lsl #20
     3e0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     3e4:	0b3b0b3a 	bleq	ec30d4 <STACK_SIZE+0x6c30d4>
     3e8:	13491927 	movtne	r1, #39207	; 0x9927
     3ec:	13010b20 	movwne	r0, #6944	; 0x1b20
     3f0:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
     3f4:	11133101 	tstne	r3, r1, lsl #2
     3f8:	40061201 	andmi	r1, r6, r1, lsl #4
     3fc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     400:	00001301 	andeq	r1, r0, r1, lsl #6
     404:	3100051c 	tstcc	r0, ip, lsl r5
     408:	00170213 	andseq	r0, r7, r3, lsl r2
     40c:	012e1d00 	teqeq	lr, r0, lsl #26
     410:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     414:	0b3b0b3a 	bleq	ec3104 <STACK_SIZE+0x6c3104>
     418:	01111927 	tsteq	r1, r7, lsr #18
     41c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     420:	01194297 			; <UNDEFINED> instruction: 0x01194297
     424:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     428:	08030005 	stmdaeq	r3, {r0, r2}
     42c:	0b3b0b3a 	bleq	ec311c <STACK_SIZE+0x6c311c>
     430:	17021349 	strne	r1, [r2, -r9, asr #6]
     434:	051f0000 	ldreq	r0, [pc, #-0]	; 43c <ABORT_STACK_SIZE+0x3c>
     438:	3a0e0300 	bcc	381040 <IRQ_STACK_SIZE+0x379040>
     43c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     440:	00170213 	andseq	r0, r7, r3, lsl r2
     444:	011d2000 	tsteq	sp, r0
     448:	01521331 	cmpeq	r2, r1, lsr r3
     44c:	0b581755 	bleq	16061a8 <STACK_SIZE+0xe061a8>
     450:	13010b59 	movwne	r0, #7001	; 0x1b59
     454:	1d210000 	stcne	0, cr0, [r1, #-0]
     458:	11133101 	tstne	r3, r1, lsl #2
     45c:	58061201 	stmdapl	r6, {r0, r9, ip}
     460:	000b590b 	andeq	r5, fp, fp, lsl #18
     464:	82892200 	addhi	r2, r9, #0, 4
     468:	01110101 	tsteq	r1, r1, lsl #2
     46c:	13011331 	movwne	r1, #4913	; 0x1331
     470:	8a230000 	bhi	8c0478 <STACK_SIZE+0xc0478>
     474:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     478:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     47c:	89240000 	stmdbhi	r4!, {}	; <UNPREDICTABLE>
     480:	11010182 	smlabbne	r1, r2, r1, r0
     484:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     488:	00001331 	andeq	r1, r0, r1, lsr r3
     48c:	3f002e25 	svccc	0x00002e25
     490:	3a0e0319 	bcc	3810fc <IRQ_STACK_SIZE+0x3790fc>
     494:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     498:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     49c:	97184006 	ldrls	r4, [r8, -r6]
     4a0:	00001942 	andeq	r1, r0, r2, asr #18
     4a4:	31002e26 	tstcc	r0, r6, lsr #28
     4a8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     4ac:	97184006 	ldrls	r4, [r8, -r6]
     4b0:	00001942 	andeq	r1, r0, r2, asr #18
     4b4:	31000527 	tstcc	r0, r7, lsr #10
     4b8:	00180213 	andseq	r0, r8, r3, lsl r2
     4bc:	00342800 	eorseq	r2, r4, r0, lsl #16
     4c0:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     4c4:	34290000 	strtcc	r0, [r9], #-0
     4c8:	3a080300 	bcc	2010d0 <IRQ_STACK_SIZE+0x1f90d0>
     4cc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     4d0:	00170213 	andseq	r0, r7, r3, lsl r2
     4d4:	012e2a00 	teqeq	lr, r0, lsl #20
     4d8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     4dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     4e0:	01111927 	tsteq	r1, r7, lsr #18
     4e4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     4e8:	01194297 			; <UNDEFINED> instruction: 0x01194297
     4ec:	2b000013 	blcs	540 <ABORT_STACK_SIZE+0x140>
     4f0:	08030034 	stmdaeq	r3, {r2, r4, r5}
     4f4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     4f8:	17021349 	strne	r1, [r2, -r9, asr #6]
     4fc:	892c0000 	stmdbhi	ip!, {}	; <UNPREDICTABLE>
     500:	11010182 	smlabbne	r1, r2, r1, r0
     504:	00133101 	andseq	r3, r3, r1, lsl #2
     508:	001d2d00 	andseq	r2, sp, r0, lsl #26
     50c:	01111331 	tsteq	r1, r1, lsr r3
     510:	0b580612 	bleq	1601d60 <STACK_SIZE+0xe01d60>
     514:	00000559 	andeq	r0, r0, r9, asr r5
     518:	03002e2e 	movweq	r2, #3630	; 0xe2e
     51c:	3b0b3a0e 	blcc	2ced5c <IRQ_STACK_SIZE+0x2c6d5c>
     520:	20192705 	andscs	r2, r9, r5, lsl #14
     524:	2f00000b 	svccs	0x0000000b
     528:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     52c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     530:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     534:	2e300000 	cdpcs	0, 3, cr0, cr0, cr0, {0}
     538:	03193f01 	tsteq	r9, #1, 30
     53c:	3b0b3a0e 	blcc	2ced7c <IRQ_STACK_SIZE+0x2c6d7c>
     540:	3c19270b 	ldccc	7, cr2, [r9], {11}
     544:	00130119 	andseq	r0, r3, r9, lsl r1
     548:	00053100 	andeq	r3, r5, r0, lsl #2
     54c:	00001349 	andeq	r1, r0, r9, asr #6
     550:	3f012e32 	svccc	0x00012e32
     554:	3a0e0319 	bcc	3811c0 <IRQ_STACK_SIZE+0x3791c0>
     558:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     55c:	3c134919 	ldccc	9, cr4, [r3], {25}
     560:	00130119 	andseq	r0, r3, r9, lsl r1
     564:	002e3300 	eoreq	r3, lr, r0, lsl #6
     568:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     56c:	0b3b0b3a 	bleq	ec325c <STACK_SIZE+0x6c325c>
     570:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     574:	2e340000 	cdpcs	0, 3, cr0, cr4, cr0, {0}
     578:	03193f01 	tsteq	r9, #1, 30
     57c:	3b0b3a0e 	blcc	2cedbc <IRQ_STACK_SIZE+0x2c6dbc>
     580:	3c19270b 	ldccc	7, cr2, [r9], {11}
     584:	00000019 	andeq	r0, r0, r9, lsl r0
     588:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     58c:	030b130e 	movweq	r1, #45838	; 0xb30e
     590:	110e1b0e 	tstne	lr, lr, lsl #22
     594:	10061201 	andne	r1, r6, r1, lsl #4
     598:	02000017 	andeq	r0, r0, #23
     59c:	0b0b0024 	bleq	2c0634 <IRQ_STACK_SIZE+0x2b8634>
     5a0:	0e030b3e 	vmoveq.16	d3[0], r0
     5a4:	24030000 	strcs	r0, [r3], #-0
     5a8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     5ac:	0008030b 	andeq	r0, r8, fp, lsl #6
     5b0:	012e0400 	teqeq	lr, r0, lsl #8
     5b4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     5b8:	0b3b0b3a 	bleq	ec32a8 <STACK_SIZE+0x6c32a8>
     5bc:	01111927 	tsteq	r1, r7, lsr #18
     5c0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     5c4:	01194297 			; <UNDEFINED> instruction: 0x01194297
     5c8:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
     5cc:	08030005 	stmdaeq	r3, {r0, r2}
     5d0:	0b3b0b3a 	bleq	ec32c0 <STACK_SIZE+0x6c32c0>
     5d4:	17021349 	strne	r1, [r2, -r9, asr #6]
     5d8:	05060000 	streq	r0, [r6, #-0]
     5dc:	3a0e0300 	bcc	3811e4 <IRQ_STACK_SIZE+0x3791e4>
     5e0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     5e4:	00180213 	andseq	r0, r8, r3, lsl r2
     5e8:	00050700 	andeq	r0, r5, r0, lsl #14
     5ec:	0b3a0e03 	bleq	e83e00 <STACK_SIZE+0x683e00>
     5f0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     5f4:	00001702 	andeq	r1, r0, r2, lsl #14
     5f8:	3f012e08 	svccc	0x00012e08
     5fc:	3a0e0319 	bcc	381268 <IRQ_STACK_SIZE+0x379268>
     600:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     604:	11134919 	tstne	r3, r9, lsl r9
     608:	40061201 	andmi	r1, r6, r1, lsl #4
     60c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     610:	00001301 	andeq	r1, r0, r1, lsl #6
     614:	49010109 	stmdbmi	r1, {r0, r3, r8}
     618:	00130113 	andseq	r0, r3, r3, lsl r1
     61c:	00210a00 	eoreq	r0, r1, r0, lsl #20
     620:	0b2f1349 	bleq	bc534c <STACK_SIZE+0x3c534c>
     624:	0f0b0000 	svceq	0x000b0000
     628:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     62c:	0c000013 	stceq	0, cr0, [r0], {19}
     630:	13490035 	movtne	r0, #36917	; 0x9035
     634:	340d0000 	strcc	r0, [sp], #-0
     638:	3a0e0300 	bcc	381240 <IRQ_STACK_SIZE+0x379240>
     63c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     640:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     644:	00000018 	andeq	r0, r0, r8, lsl r0
     648:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     64c:	030b130e 	movweq	r1, #45838	; 0xb30e
     650:	110e1b0e 	tstne	lr, lr, lsl #22
     654:	10061201 	andne	r1, r6, r1, lsl #4
     658:	02000017 	andeq	r0, r0, #23
     65c:	0b0b0024 	bleq	2c06f4 <IRQ_STACK_SIZE+0x2b86f4>
     660:	0e030b3e 	vmoveq.16	d3[0], r0
     664:	24030000 	strcs	r0, [r3], #-0
     668:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     66c:	0008030b 	andeq	r0, r8, fp, lsl #6
     670:	000f0400 	andeq	r0, pc, r0, lsl #8
     674:	00000b0b 	andeq	r0, r0, fp, lsl #22
     678:	0b000f05 	bleq	4294 <SVC_STACK_SIZE+0x294>
     67c:	0013490b 	andseq	r4, r3, fp, lsl #18
     680:	00260600 	eoreq	r0, r6, r0, lsl #12
     684:	00001349 	andeq	r1, r0, r9, asr #6
     688:	03001607 	movweq	r1, #1543	; 0x607
     68c:	3b0b3a0e 	blcc	2ceecc <IRQ_STACK_SIZE+0x2c6ecc>
     690:	0013490b 	andseq	r4, r3, fp, lsl #18
     694:	01130800 	tsteq	r3, r0, lsl #16
     698:	0b0b0e03 	bleq	2c3eac <IRQ_STACK_SIZE+0x2bbeac>
     69c:	0b3b0b3a 	bleq	ec338c <STACK_SIZE+0x6c338c>
     6a0:	00001301 	andeq	r1, r0, r1, lsl #6
     6a4:	03000d09 	movweq	r0, #3337	; 0xd09
     6a8:	3813490e 	ldmdacc	r3, {r1, r2, r3, r8, fp, lr}
     6ac:	0019340b 	andseq	r3, r9, fp, lsl #8
     6b0:	01130a00 	tsteq	r3, r0, lsl #20
     6b4:	0b3a0b0b 	bleq	e832e8 <STACK_SIZE+0x6832e8>
     6b8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     6bc:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     6c0:	3a0e0300 	bcc	3812c8 <IRQ_STACK_SIZE+0x3792c8>
     6c4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     6c8:	000b3813 	andeq	r3, fp, r3, lsl r8
     6cc:	012e0c00 	teqeq	lr, r0, lsl #24
     6d0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     6d4:	0b3b0b3a 	bleq	ec33c4 <STACK_SIZE+0x6c33c4>
     6d8:	0b201927 	bleq	806b7c <STACK_SIZE+0x6b7c>
     6dc:	00001301 	andeq	r1, r0, r1, lsl #6
     6e0:	0300050d 	movweq	r0, #1293	; 0x50d
     6e4:	3b0b3a08 	blcc	2cef0c <IRQ_STACK_SIZE+0x2c6f0c>
     6e8:	0013490b 	andseq	r4, r3, fp, lsl #18
     6ec:	00050e00 	andeq	r0, r5, r0, lsl #28
     6f0:	0b3a0e03 	bleq	e83f04 <STACK_SIZE+0x683f04>
     6f4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     6f8:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     6fc:	03193f01 	tsteq	r9, #1, 30
     700:	3b0b3a0e 	blcc	2cef40 <IRQ_STACK_SIZE+0x2c6f40>
     704:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     708:	010b2013 	tsteq	fp, r3, lsl r0
     70c:	10000013 	andne	r0, r0, r3, lsl r0
     710:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     714:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     718:	00001349 	andeq	r1, r0, r9, asr #6
     71c:	3f012e11 	svccc	0x00012e11
     720:	3a0e0319 	bcc	38138c <IRQ_STACK_SIZE+0x37938c>
     724:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     728:	010b2019 	tsteq	fp, r9, lsl r0
     72c:	12000013 	andne	r0, r0, #19
     730:	08030005 	stmdaeq	r3, {r0, r2}
     734:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     738:	00001349 	andeq	r1, r0, r9, asr #6
     73c:	03003413 	movweq	r3, #1043	; 0x413
     740:	3b0b3a0e 	blcc	2cef80 <IRQ_STACK_SIZE+0x2c6f80>
     744:	00134905 	andseq	r4, r3, r5, lsl #18
     748:	00341400 	eorseq	r1, r4, r0, lsl #8
     74c:	0b3a0803 	bleq	e82760 <STACK_SIZE+0x682760>
     750:	1349053b 	movtne	r0, #38203	; 0x953b
     754:	01150000 	tsteq	r5, r0
     758:	01134901 	tsteq	r3, r1, lsl #18
     75c:	16000013 			; <UNDEFINED> instruction: 0x16000013
     760:	13490021 	movtne	r0, #36897	; 0x9021
     764:	00000b2f 	andeq	r0, r0, pc, lsr #22
     768:	00001817 	andeq	r1, r0, r7, lsl r8
     76c:	012e1800 	teqeq	lr, r0, lsl #16
     770:	01111331 	tsteq	r1, r1, lsr r3
     774:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     778:	01194297 			; <UNDEFINED> instruction: 0x01194297
     77c:	19000013 	stmdbne	r0, {r0, r1, r4}
     780:	13310005 	teqne	r1, #5
     784:	00001702 	andeq	r1, r0, r2, lsl #14
     788:	3100051a 	tstcc	r0, sl, lsl r5
     78c:	00180213 	andseq	r0, r8, r3, lsl r2
     790:	00341b00 	eorseq	r1, r4, r0, lsl #22
     794:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     798:	051c0000 	ldreq	r0, [ip, #-0]
     79c:	1c133100 	ldfnes	f3, [r3], {-0}
     7a0:	1d00000b 	stcne	0, cr0, [r0, #-44]	; 0xffffffd4
     7a4:	13310005 	teqne	r1, #5
     7a8:	0000051c 	andeq	r0, r0, ip, lsl r5
     7ac:	31011d1e 	tstcc	r1, lr, lsl sp
     7b0:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     7b4:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     7b8:	00130105 	andseq	r0, r3, r5, lsl #2
     7bc:	010b1f00 	tsteq	fp, r0, lsl #30
     7c0:	00001755 	andeq	r1, r0, r5, asr r7
     7c4:	31003420 	tstcc	r0, r0, lsr #8
     7c8:	00170213 	andseq	r0, r7, r3, lsl r2
     7cc:	00342100 	eorseq	r2, r4, r0, lsl #2
     7d0:	00001331 	andeq	r1, r0, r1, lsr r3
     7d4:	31011d22 	tstcc	r1, r2, lsr #26
     7d8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     7dc:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     7e0:	23000005 	movwcs	r0, #5
     7e4:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     7e8:	17550152 			; <UNDEFINED> instruction: 0x17550152
     7ec:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     7f0:	89240000 	stmdbhi	r4!, {}	; <UNPREDICTABLE>
     7f4:	11010182 	smlabbne	r1, r2, r1, r0
     7f8:	00133101 	andseq	r3, r3, r1, lsl #2
     7fc:	828a2500 	addhi	r2, sl, #0, 10
     800:	18020001 	stmdane	r2, {r0}
     804:	00184291 	mulseq	r8, r1, r2
     808:	012e2600 	teqeq	lr, r0, lsl #12
     80c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     810:	0b3b0b3a 	bleq	ec3500 <STACK_SIZE+0x6c3500>
     814:	01111927 	tsteq	r1, r7, lsr #18
     818:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     81c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     820:	27000013 	smladcs	r0, r3, r0, r0
     824:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     828:	0b3b0b3a 	bleq	ec3518 <STACK_SIZE+0x6c3518>
     82c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     830:	34280000 	strtcc	r0, [r8], #-0
     834:	3a0e0300 	bcc	38143c <IRQ_STACK_SIZE+0x37943c>
     838:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     83c:	29000013 	stmdbcs	r0, {r0, r1, r4}
     840:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     844:	0b3a0e03 	bleq	e84058 <STACK_SIZE+0x684058>
     848:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     84c:	00000b20 	andeq	r0, r0, r0, lsr #22
     850:	31002e2a 	tstcc	r0, sl, lsr #28
     854:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     858:	97184006 	ldrls	r4, [r8, -r6]
     85c:	00001942 	andeq	r1, r0, r2, asr #18
     860:	31001d2b 	tstcc	r0, fp, lsr #26
     864:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     868:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     86c:	2c00000b 	stccs	0, cr0, [r0], {11}
     870:	08030005 	stmdaeq	r3, {r0, r2}
     874:	0b3b0b3a 	bleq	ec3564 <STACK_SIZE+0x6c3564>
     878:	17021349 	strne	r1, [r2, -r9, asr #6]
     87c:	052d0000 	streq	r0, [sp, #-0]!
     880:	3a080300 	bcc	201488 <IRQ_STACK_SIZE+0x1f9488>
     884:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     888:	00180213 	andseq	r0, r8, r3, lsl r2
     88c:	00342e00 	eorseq	r2, r4, r0, lsl #28
     890:	0b3a0e03 	bleq	e840a4 <STACK_SIZE+0x6840a4>
     894:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     898:	00001702 	andeq	r1, r0, r2, lsl #14
     89c:	3f012e2f 	svccc	0x00012e2f
     8a0:	3a0e0319 	bcc	38150c <IRQ_STACK_SIZE+0x37950c>
     8a4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     8a8:	11134919 	tstne	r3, r9, lsl r9
     8ac:	40061201 	andmi	r1, r6, r1, lsl #4
     8b0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     8b4:	00001301 	andeq	r1, r0, r1, lsl #6
     8b8:	03003430 	movweq	r3, #1072	; 0x430
     8bc:	3b0b3a08 	blcc	2cf0e4 <IRQ_STACK_SIZE+0x2c70e4>
     8c0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     8c4:	31000017 	tstcc	r0, r7, lsl r0
     8c8:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     8cc:	17550152 			; <UNDEFINED> instruction: 0x17550152
     8d0:	0b590b58 	bleq	1643638 <STACK_SIZE+0xe43638>
     8d4:	05320000 	ldreq	r0, [r2, #-0]!
     8d8:	00133100 	andseq	r3, r3, r0, lsl #2
     8dc:	00053300 	andeq	r3, r5, r0, lsl #6
     8e0:	0b3a0e03 	bleq	e840f4 <STACK_SIZE+0x6840f4>
     8e4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     8e8:	00001702 	andeq	r1, r0, r2, lsl #14
     8ec:	3f012e34 	svccc	0x00012e34
     8f0:	3a0e0319 	bcc	38155c <IRQ_STACK_SIZE+0x37955c>
     8f4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     8f8:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     8fc:	97184006 	ldrls	r4, [r8, -r6]
     900:	13011942 	movwne	r1, #6466	; 0x1942
     904:	05350000 	ldreq	r0, [r5, #-0]!
     908:	3a0e0300 	bcc	381510 <IRQ_STACK_SIZE+0x379510>
     90c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     910:	00180213 	andseq	r0, r8, r3, lsl r2
     914:	00053600 	andeq	r3, r5, r0, lsl #12
     918:	0b3a0803 	bleq	e8292c <STACK_SIZE+0x68292c>
     91c:	1349053b 	movtne	r0, #38203	; 0x953b
     920:	00001702 	andeq	r1, r0, r2, lsl #14
     924:	03003437 	movweq	r3, #1079	; 0x437
     928:	3b0b3a08 	blcc	2cf150 <IRQ_STACK_SIZE+0x2c7150>
     92c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     930:	38000017 	stmdacc	r0, {r0, r1, r2, r4}
     934:	08030034 	stmdaeq	r3, {r2, r4, r5}
     938:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     93c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     940:	34390000 	ldrtcc	r0, [r9], #-0
     944:	1c133100 	ldfnes	f3, [r3], {-0}
     948:	3a00000b 	bcc	97c <ABORT_STACK_SIZE+0x57c>
     94c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     950:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     954:	17021349 	strne	r1, [r2, -r9, asr #6]
     958:	343b0000 	ldrtcc	r0, [fp], #-0
     95c:	3a0e0300 	bcc	381564 <IRQ_STACK_SIZE+0x379564>
     960:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     964:	00180213 	andseq	r0, r8, r3, lsl r2
     968:	00343c00 	eorseq	r3, r4, r0, lsl #24
     96c:	0b3a0e03 	bleq	e84180 <STACK_SIZE+0x684180>
     970:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     974:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     978:	353d0000 	ldrcc	r0, [sp, #-0]!
     97c:	00134900 	andseq	r4, r3, r0, lsl #18
     980:	00213e00 	eoreq	r3, r1, r0, lsl #28
     984:	052f1349 	streq	r1, [pc, #-841]!	; 643 <ABORT_STACK_SIZE+0x243>
     988:	2e3f0000 	cdpcs	0, 3, cr0, cr15, cr0, {0}
     98c:	03193f01 	tsteq	r9, #1, 30
     990:	3b0b3a0e 	blcc	2cf1d0 <IRQ_STACK_SIZE+0x2c71d0>
     994:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     998:	01193c13 	tsteq	r9, r3, lsl ip
     99c:	40000013 	andmi	r0, r0, r3, lsl r0
     9a0:	13490005 	movtne	r0, #36869	; 0x9005
     9a4:	2e410000 	cdpcs	0, 4, cr0, cr1, cr0, {0}
     9a8:	03193f01 	tsteq	r9, #1, 30
     9ac:	3b0b3a0e 	blcc	2cf1ec <IRQ_STACK_SIZE+0x2c71ec>
     9b0:	3c19270b 	ldccc	7, cr2, [r9], {11}
     9b4:	00000019 	andeq	r0, r0, r9, lsl r0
     9b8:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     9bc:	030b130e 	movweq	r1, #45838	; 0xb30e
     9c0:	110e1b0e 	tstne	lr, lr, lsl #22
     9c4:	10061201 	andne	r1, r6, r1, lsl #4
     9c8:	02000017 	andeq	r0, r0, #23
     9cc:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
     9d0:	0b3a0b0b 	bleq	e83604 <STACK_SIZE+0x683604>
     9d4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     9d8:	0d030000 	stceq	0, cr0, [r3, #-0]
     9dc:	3a0e0300 	bcc	3815e4 <IRQ_STACK_SIZE+0x3795e4>
     9e0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     9e4:	000b3813 	andeq	r3, fp, r3, lsl r8
     9e8:	00240400 	eoreq	r0, r4, r0, lsl #8
     9ec:	0b3e0b0b 	bleq	f83620 <STACK_SIZE+0x783620>
     9f0:	00000803 	andeq	r0, r0, r3, lsl #16
     9f4:	0b000f05 	bleq	4610 <SVC_STACK_SIZE+0x610>
     9f8:	0013490b 	andseq	r4, r3, fp, lsl #18
     9fc:	00240600 	eoreq	r0, r4, r0, lsl #12
     a00:	0b3e0b0b 	bleq	f83634 <STACK_SIZE+0x783634>
     a04:	00000e03 	andeq	r0, r0, r3, lsl #28
     a08:	0b000f07 	bleq	462c <SVC_STACK_SIZE+0x62c>
     a0c:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     a10:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     a14:	0b3b0b3a 	bleq	ec3704 <STACK_SIZE+0x6c3704>
     a18:	00001349 	andeq	r1, r0, r9, asr #6
     a1c:	3f012e09 	svccc	0x00012e09
     a20:	3a0e0319 	bcc	38168c <IRQ_STACK_SIZE+0x37968c>
     a24:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     a28:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     a2c:	97184006 	ldrls	r4, [r8, -r6]
     a30:	13011942 	movwne	r1, #6466	; 0x1942
     a34:	050a0000 	streq	r0, [sl, #-0]
     a38:	3a0e0300 	bcc	381640 <IRQ_STACK_SIZE+0x379640>
     a3c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     a40:	00170213 	andseq	r0, r7, r3, lsl r2
     a44:	00340b00 	eorseq	r0, r4, r0, lsl #22
     a48:	0b3a0e03 	bleq	e8425c <STACK_SIZE+0x68425c>
     a4c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     a50:	00001802 	andeq	r1, r0, r2, lsl #16
     a54:	0182890c 	orreq	r8, r2, ip, lsl #18
     a58:	31011101 	tstcc	r1, r1, lsl #2
     a5c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     a60:	0001828a 	andeq	r8, r1, sl, lsl #5
     a64:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     a68:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
     a6c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     a70:	0b3a0e03 	bleq	e84284 <STACK_SIZE+0x684284>
     a74:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     a78:	01111349 	tsteq	r1, r9, asr #6
     a7c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     a80:	01194297 			; <UNDEFINED> instruction: 0x01194297
     a84:	0f000013 	svceq	0x00000013
     a88:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     a8c:	0b3b0b3a 	bleq	ec377c <STACK_SIZE+0x6c377c>
     a90:	17021349 	strne	r1, [r2, -r9, asr #6]
     a94:	89100000 	ldmdbhi	r0, {}	; <UNPREDICTABLE>
     a98:	11000182 	smlabbne	r0, r2, r1, r0
     a9c:	00133101 	andseq	r3, r3, r1, lsl #2
     aa0:	00341100 	eorseq	r1, r4, r0, lsl #2
     aa4:	0b3a0e03 	bleq	e842b8 <STACK_SIZE+0x6842b8>
     aa8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     aac:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     ab0:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
     ab4:	03193f01 	tsteq	r9, #1, 30
     ab8:	3b0b3a0e 	blcc	2cf2f8 <IRQ_STACK_SIZE+0x2c72f8>
     abc:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     ac0:	01193c13 	tsteq	r9, r3, lsl ip
     ac4:	13000013 	movwne	r0, #19
     ac8:	13490005 	movtne	r0, #36869	; 0x9005
     acc:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
     ad0:	03193f01 	tsteq	r9, #1, 30
     ad4:	3b0b3a0e 	blcc	2cf314 <IRQ_STACK_SIZE+0x2c7314>
     ad8:	3c19270b 	ldccc	7, cr2, [r9], {11}
     adc:	00000019 	andeq	r0, r0, r9, lsl r0
     ae0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     ae4:	030b130e 	movweq	r1, #45838	; 0xb30e
     ae8:	110e1b0e 	tstne	lr, lr, lsl #22
     aec:	10061201 	andne	r1, r6, r1, lsl #4
     af0:	02000017 	andeq	r0, r0, #23
     af4:	0b0b0024 	bleq	2c0b8c <IRQ_STACK_SIZE+0x2b8b8c>
     af8:	0e030b3e 	vmoveq.16	d3[0], r0
     afc:	24030000 	strcs	r0, [r3], #-0
     b00:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     b04:	0008030b 	andeq	r0, r8, fp, lsl #6
     b08:	002e0400 	eoreq	r0, lr, r0, lsl #8
     b0c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     b10:	0b3b0b3a 	bleq	ec3800 <STACK_SIZE+0x6c3800>
     b14:	01111927 	tsteq	r1, r7, lsr #18
     b18:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     b1c:	00194297 	mulseq	r9, r7, r2
     b20:	002e0500 	eoreq	r0, lr, r0, lsl #10
     b24:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     b28:	0b3b0b3a 	bleq	ec3818 <STACK_SIZE+0x6c3818>
     b2c:	13491927 	movtne	r1, #39207	; 0x9927
     b30:	06120111 			; <UNDEFINED> instruction: 0x06120111
     b34:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     b38:	06000019 			; <UNDEFINED> instruction: 0x06000019
     b3c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     b40:	0b3a0e03 	bleq	e84354 <STACK_SIZE+0x684354>
     b44:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     b48:	01111349 	tsteq	r1, r9, asr #6
     b4c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     b50:	01194297 			; <UNDEFINED> instruction: 0x01194297
     b54:	07000013 	smladeq	r0, r3, r0, r0
     b58:	08030034 	stmdaeq	r3, {r2, r4, r5}
     b5c:	0b3b0b3a 	bleq	ec384c <STACK_SIZE+0x6c384c>
     b60:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     b64:	2e080000 	cdpcs	0, 0, cr0, cr8, cr0, {0}
     b68:	03193f01 	tsteq	r9, #1, 30
     b6c:	3b0b3a0e 	blcc	2cf3ac <IRQ_STACK_SIZE+0x2c73ac>
     b70:	1119270b 	tstne	r9, fp, lsl #14
     b74:	40061201 	andmi	r1, r6, r1, lsl #4
     b78:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     b7c:	00001301 	andeq	r1, r0, r1, lsl #6
     b80:	03000509 	movweq	r0, #1289	; 0x509
     b84:	3b0b3a08 	blcc	2cf3ac <IRQ_STACK_SIZE+0x2c73ac>
     b88:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     b8c:	0a000017 	beq	bf0 <ABORT_STACK_SIZE+0x7f0>
     b90:	01018289 	smlabbeq	r1, r9, r2, r8
     b94:	13310111 	teqne	r1, #1073741828	; 0x40000004
     b98:	00001301 	andeq	r1, r0, r1, lsl #6
     b9c:	01828a0b 	orreq	r8, r2, fp, lsl #20
     ba0:	91180200 	tstls	r8, r0, lsl #4
     ba4:	00001842 	andeq	r1, r0, r2, asr #16
     ba8:	0182890c 	orreq	r8, r2, ip, lsl #18
     bac:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
     bb0:	13311942 	teqne	r1, #1081344	; 0x108000
     bb4:	00001301 	andeq	r1, r0, r1, lsl #6
     bb8:	0182890d 	orreq	r8, r2, sp, lsl #18
     bbc:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
     bc0:	13311942 	teqne	r1, #1081344	; 0x108000
     bc4:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
     bc8:	03193f01 	tsteq	r9, #1, 30
     bcc:	3b0b3a0e 	blcc	2cf40c <IRQ_STACK_SIZE+0x2c740c>
     bd0:	3c19270b 	ldccc	7, cr2, [r9], {11}
     bd4:	00130119 	andseq	r0, r3, r9, lsl r1
     bd8:	00050f00 	andeq	r0, r5, r0, lsl #30
     bdc:	00001349 	andeq	r1, r0, r9, asr #6
     be0:	3f012e10 	svccc	0x00012e10
     be4:	3a0e0319 	bcc	381850 <IRQ_STACK_SIZE+0x379850>
     be8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     bec:	00193c19 	andseq	r3, r9, r9, lsl ip
     bf0:	11010000 	mrsne	r0, (UNDEF: 1)
     bf4:	130e2501 	movwne	r2, #58625	; 0xe501
     bf8:	1b0e030b 	blne	38182c <IRQ_STACK_SIZE+0x37982c>
     bfc:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     c00:	00171006 	andseq	r1, r7, r6
     c04:	00240200 	eoreq	r0, r4, r0, lsl #4
     c08:	0b3e0b0b 	bleq	f8383c <STACK_SIZE+0x78383c>
     c0c:	00000e03 	andeq	r0, r0, r3, lsl #28
     c10:	0b002403 	bleq	9c24 <IRQ_STACK_SIZE+0x1c24>
     c14:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     c18:	04000008 	streq	r0, [r0], #-8
     c1c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     c20:	0b3a0e03 	bleq	e84434 <STACK_SIZE+0x684434>
     c24:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     c28:	13010b20 	movwne	r0, #6944	; 0x1b20
     c2c:	05050000 	streq	r0, [r5, #-0]
     c30:	3a080300 	bcc	201838 <IRQ_STACK_SIZE+0x1f9838>
     c34:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c38:	06000013 			; <UNDEFINED> instruction: 0x06000013
     c3c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     c40:	0b3a0e03 	bleq	e84454 <STACK_SIZE+0x684454>
     c44:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     c48:	06120111 			; <UNDEFINED> instruction: 0x06120111
     c4c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     c50:	00130119 	andseq	r0, r3, r9, lsl r1
     c54:	011d0700 	tsteq	sp, r0, lsl #14
     c58:	01111331 	tsteq	r1, r1, lsr r3
     c5c:	0b580612 	bleq	16024ac <STACK_SIZE+0xe024ac>
     c60:	00000b59 	andeq	r0, r0, r9, asr fp
     c64:	31000508 	tstcc	r0, r8, lsl #10
     c68:	000b1c13 	andeq	r1, fp, r3, lsl ip
     c6c:	012e0900 	teqeq	lr, r0, lsl #18
     c70:	01111331 	tsteq	r1, r1, lsr r3
     c74:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     c78:	00194297 	mulseq	r9, r7, r2
     c7c:	00050a00 	andeq	r0, r5, r0, lsl #20
     c80:	17021331 	smladxne	r2, r1, r3, r1
     c84:	01000000 	mrseq	r0, (UNDEF: 0)
     c88:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     c8c:	0e030b13 	vmoveq.32	d3[0], r0
     c90:	01110e1b 	tsteq	r1, fp, lsl lr
     c94:	17100612 			; <UNDEFINED> instruction: 0x17100612
     c98:	24020000 	strcs	r0, [r2], #-0
     c9c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     ca0:	000e030b 	andeq	r0, lr, fp, lsl #6
     ca4:	00240300 	eoreq	r0, r4, r0, lsl #6
     ca8:	0b3e0b0b 	bleq	f838dc <STACK_SIZE+0x7838dc>
     cac:	00000803 	andeq	r0, r0, r3, lsl #16
     cb0:	0b000f04 	bleq	48c8 <SVC_STACK_SIZE+0x8c8>
     cb4:	0500000b 	streq	r0, [r0, #-11]
     cb8:	0b0b000f 	bleq	2c0cfc <IRQ_STACK_SIZE+0x2b8cfc>
     cbc:	00001349 	andeq	r1, r0, r9, asr #6
     cc0:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
     cc4:	07000013 	smladeq	r0, r3, r0, r0
     cc8:	0b0b0113 	bleq	2c111c <IRQ_STACK_SIZE+0x2b911c>
     ccc:	0b3b0b3a 	bleq	ec39bc <STACK_SIZE+0x6c39bc>
     cd0:	00001301 	andeq	r1, r0, r1, lsl #6
     cd4:	03000d08 	movweq	r0, #3336	; 0xd08
     cd8:	3b0b3a0e 	blcc	2cf518 <IRQ_STACK_SIZE+0x2c7518>
     cdc:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     ce0:	0900000b 	stmdbeq	r0, {r0, r1, r3}
     ce4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     ce8:	0b3b0b3a 	bleq	ec39d8 <STACK_SIZE+0x6c39d8>
     cec:	00001349 	andeq	r1, r0, r9, asr #6
     cf0:	3f012e0a 	svccc	0x00012e0a
     cf4:	3a0e0319 	bcc	381960 <IRQ_STACK_SIZE+0x379960>
     cf8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     cfc:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     d00:	97184006 	ldrls	r4, [r8, -r6]
     d04:	13011942 	movwne	r1, #6466	; 0x1942
     d08:	050b0000 	streq	r0, [fp, #-0]
     d0c:	3a0e0300 	bcc	381914 <IRQ_STACK_SIZE+0x379914>
     d10:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d14:	00170213 	andseq	r0, r7, r3, lsl r2
     d18:	00340c00 	eorseq	r0, r4, r0, lsl #24
     d1c:	0b3a0803 	bleq	e82d30 <STACK_SIZE+0x682d30>
     d20:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d24:	00001702 	andeq	r1, r0, r2, lsl #14
     d28:	0182890d 	orreq	r8, r2, sp, lsl #18
     d2c:	31011101 	tstcc	r1, r1, lsl #2
     d30:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     d34:	0001828a 	andeq	r8, r1, sl, lsl #5
     d38:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     d3c:	0f000018 	svceq	0x00000018
     d40:	00018289 	andeq	r8, r1, r9, lsl #5
     d44:	13310111 	teqne	r1, #1073741828	; 0x40000004
     d48:	89100000 	ldmdbhi	r0, {}	; <UNPREDICTABLE>
     d4c:	11010182 	smlabbne	r1, r2, r1, r0
     d50:	01133101 	tsteq	r3, r1, lsl #2
     d54:	11000013 	tstne	r0, r3, lsl r0
     d58:	13490101 	movtne	r0, #37121	; 0x9101
     d5c:	00001301 	andeq	r1, r0, r1, lsl #6
     d60:	49002112 	stmdbmi	r0, {r1, r4, r8, sp}
     d64:	000b2f13 	andeq	r2, fp, r3, lsl pc
     d68:	00341300 	eorseq	r1, r4, r0, lsl #6
     d6c:	0b3a0e03 	bleq	e84580 <STACK_SIZE+0x684580>
     d70:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d74:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     d78:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
     d7c:	03193f01 	tsteq	r9, #1, 30
     d80:	3b0b3a0e 	blcc	2cf5c0 <IRQ_STACK_SIZE+0x2c75c0>
     d84:	3c19270b 	ldccc	7, cr2, [r9], {11}
     d88:	00130119 	andseq	r0, r3, r9, lsl r1
     d8c:	00051500 	andeq	r1, r5, r0, lsl #10
     d90:	00001349 	andeq	r1, r0, r9, asr #6
     d94:	3f002e16 	svccc	0x00002e16
     d98:	3a0e0319 	bcc	381a04 <IRQ_STACK_SIZE+0x379a04>
     d9c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     da0:	00193c19 	andseq	r3, r9, r9, lsl ip
     da4:	00181700 	andseq	r1, r8, r0, lsl #14
     da8:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
     dac:	03193f01 	tsteq	r9, #1, 30
     db0:	3b0b3a0e 	blcc	2cf5f0 <IRQ_STACK_SIZE+0x2c75f0>
     db4:	3c19270b 	ldccc	7, cr2, [r9], {11}
     db8:	00000019 	andeq	r0, r0, r9, lsl r0
     dbc:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     dc0:	030b130e 	movweq	r1, #45838	; 0xb30e
     dc4:	110e1b0e 	tstne	lr, lr, lsl #22
     dc8:	10061201 	andne	r1, r6, r1, lsl #4
     dcc:	02000017 	andeq	r0, r0, #23
     dd0:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
     dd4:	0b3a0b0b 	bleq	e83a08 <STACK_SIZE+0x683a08>
     dd8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     ddc:	0d030000 	stceq	0, cr0, [r3, #-0]
     de0:	3a0e0300 	bcc	3819e8 <IRQ_STACK_SIZE+0x3799e8>
     de4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     de8:	000b3813 	andeq	r3, fp, r3, lsl r8
     dec:	00240400 	eoreq	r0, r4, r0, lsl #8
     df0:	0b3e0b0b 	bleq	f83a24 <STACK_SIZE+0x783a24>
     df4:	00000e03 	andeq	r0, r0, r3, lsl #28
     df8:	0b002405 	bleq	9e14 <IRQ_STACK_SIZE+0x1e14>
     dfc:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     e00:	06000008 	streq	r0, [r0], -r8
     e04:	0b0b000f 	bleq	2c0e48 <IRQ_STACK_SIZE+0x2b8e48>
     e08:	0f070000 	svceq	0x00070000
     e0c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     e10:	08000013 	stmdaeq	r0, {r0, r1, r4}
     e14:	13490026 	movtne	r0, #36902	; 0x9026
     e18:	16090000 	strne	r0, [r9], -r0
     e1c:	3a0e0300 	bcc	381a24 <IRQ_STACK_SIZE+0x379a24>
     e20:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e24:	0a000013 	beq	e78 <ABORT_STACK_SIZE+0xa78>
     e28:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     e2c:	0b3a0e03 	bleq	e84640 <STACK_SIZE+0x684640>
     e30:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     e34:	06120111 			; <UNDEFINED> instruction: 0x06120111
     e38:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     e3c:	00130119 	andseq	r0, r3, r9, lsl r1
     e40:	00050b00 	andeq	r0, r5, r0, lsl #22
     e44:	0b3a0e03 	bleq	e84658 <STACK_SIZE+0x684658>
     e48:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e4c:	00001702 	andeq	r1, r0, r2, lsl #14
     e50:	0300340c 	movweq	r3, #1036	; 0x40c
     e54:	3b0b3a0e 	blcc	2cf694 <IRQ_STACK_SIZE+0x2c7694>
     e58:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     e5c:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
     e60:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     e64:	0b3b0b3a 	bleq	ec3b54 <STACK_SIZE+0x6c3b54>
     e68:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     e6c:	890e0000 	stmdbhi	lr, {}	; <UNPREDICTABLE>
     e70:	11000182 	smlabbne	r0, r2, r1, r0
     e74:	00133101 	andseq	r3, r3, r1, lsl #2
     e78:	82890f00 	addhi	r0, r9, #0, 30
     e7c:	01110101 	tsteq	r1, r1, lsl #2
     e80:	13011331 	movwne	r1, #4913	; 0x1331
     e84:	8a100000 	bhi	400e8c <IRQ_STACK_SIZE+0x3f8e8c>
     e88:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     e8c:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     e90:	01110000 	tsteq	r1, r0
     e94:	01134901 	tsteq	r3, r1, lsl #18
     e98:	12000013 	andne	r0, r0, #19
     e9c:	13490021 	movtne	r0, #36897	; 0x9021
     ea0:	00000b2f 	andeq	r0, r0, pc, lsr #22
     ea4:	03003413 	movweq	r3, #1043	; 0x413
     ea8:	3b0b3a0e 	blcc	2cf6e8 <IRQ_STACK_SIZE+0x2c76e8>
     eac:	3f13490b 	svccc	0x0013490b
     eb0:	00180219 	andseq	r0, r8, r9, lsl r2
     eb4:	002e1400 	eoreq	r1, lr, r0, lsl #8
     eb8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     ebc:	0b3b0b3a 	bleq	ec3bac <STACK_SIZE+0x6c3bac>
     ec0:	13491927 	movtne	r1, #39207	; 0x9927
     ec4:	0000193c 	andeq	r1, r0, ip, lsr r9
     ec8:	3f002e15 	svccc	0x00002e15
     ecc:	3a0e0319 	bcc	381b38 <IRQ_STACK_SIZE+0x379b38>
     ed0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     ed4:	00193c19 	andseq	r3, r9, r9, lsl ip
     ed8:	012e1600 	teqeq	lr, r0, lsl #12
     edc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     ee0:	0b3b0b3a 	bleq	ec3bd0 <STACK_SIZE+0x6c3bd0>
     ee4:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     ee8:	00001301 	andeq	r1, r0, r1, lsl #6
     eec:	49000517 	stmdbmi	r0, {r0, r1, r2, r4, r8, sl}
     ef0:	18000013 	stmdane	r0, {r0, r1, r4}
     ef4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     ef8:	0b3a0e03 	bleq	e8470c <STACK_SIZE+0x68470c>
     efc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     f00:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     f04:	00001301 	andeq	r1, r0, r1, lsl #6
     f08:	00002619 	andeq	r2, r0, r9, lsl r6
     f0c:	012e1a00 	teqeq	lr, r0, lsl #20
     f10:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     f14:	0b3b0b3a 	bleq	ec3c04 <STACK_SIZE+0x6c3c04>
     f18:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     f1c:	181b0000 	ldmdane	fp, {}	; <UNPREDICTABLE>
     f20:	00000000 	andeq	r0, r0, r0
     f24:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     f28:	030b130e 	movweq	r1, #45838	; 0xb30e
     f2c:	110e1b0e 	tstne	lr, lr, lsl #22
     f30:	10061201 	andne	r1, r6, r1, lsl #4
     f34:	02000017 	andeq	r0, r0, #23
     f38:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     f3c:	0b3b0b3a 	bleq	ec3c2c <STACK_SIZE+0x6c3c2c>
     f40:	00001349 	andeq	r1, r0, r9, asr #6
     f44:	0b002403 	bleq	9f58 <IRQ_STACK_SIZE+0x1f58>
     f48:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     f4c:	0400000e 	streq	r0, [r0], #-14
     f50:	0b0b000f 	bleq	2c0f94 <IRQ_STACK_SIZE+0x2b8f94>
     f54:	24050000 	strcs	r0, [r5], #-0
     f58:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     f5c:	0008030b 	andeq	r0, r8, fp, lsl #6
     f60:	01130600 	tsteq	r3, r0, lsl #12
     f64:	0b0b0e03 	bleq	2c4778 <IRQ_STACK_SIZE+0x2bc778>
     f68:	0b3b0b3a 	bleq	ec3c58 <STACK_SIZE+0x6c3c58>
     f6c:	00001301 	andeq	r1, r0, r1, lsl #6
     f70:	03000d07 	movweq	r0, #3335	; 0xd07
     f74:	3b0b3a0e 	blcc	2cf7b4 <IRQ_STACK_SIZE+0x2c77b4>
     f78:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     f7c:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     f80:	0b0b000f 	bleq	2c0fc4 <IRQ_STACK_SIZE+0x2b8fc4>
     f84:	00001349 	andeq	r1, r0, r9, asr #6
     f88:	3f012e09 	svccc	0x00012e09
     f8c:	3a0e0319 	bcc	381bf8 <IRQ_STACK_SIZE+0x379bf8>
     f90:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     f94:	20134919 	andscs	r4, r3, r9, lsl r9
     f98:	0013010b 	andseq	r0, r3, fp, lsl #2
     f9c:	00050a00 	andeq	r0, r5, r0, lsl #20
     fa0:	0b3a0e03 	bleq	e847b4 <STACK_SIZE+0x6847b4>
     fa4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     fa8:	340b0000 	strcc	r0, [fp], #-0
     fac:	3a0e0300 	bcc	381bb4 <IRQ_STACK_SIZE+0x379bb4>
     fb0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     fb4:	0c000013 	stceq	0, cr0, [r0], {19}
     fb8:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
     fbc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     fc0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     fc4:	00130119 	andseq	r0, r3, r9, lsl r1
     fc8:	00050d00 	andeq	r0, r5, r0, lsl #26
     fcc:	17021331 	smladxne	r2, r1, r3, r1
     fd0:	340e0000 	strcc	r0, [lr], #-0
     fd4:	02133100 	andseq	r3, r3, #0, 2
     fd8:	0f000018 	svceq	0x00000018
     fdc:	01018289 	smlabbeq	r1, r9, r2, r8
     fe0:	13310111 	teqne	r1, #1073741828	; 0x40000004
     fe4:	8a100000 	bhi	400fec <IRQ_STACK_SIZE+0x3f8fec>
     fe8:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     fec:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     ff0:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
     ff4:	03193f01 	tsteq	r9, #1, 30
     ff8:	3b0b3a0e 	blcc	2cf838 <IRQ_STACK_SIZE+0x2c7838>
     ffc:	1119270b 	tstne	r9, fp, lsl #14
    1000:	40061201 	andmi	r1, r6, r1, lsl #4
    1004:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1008:	00001301 	andeq	r1, r0, r1, lsl #6
    100c:	03000512 	movweq	r0, #1298	; 0x512
    1010:	3b0b3a0e 	blcc	2cf850 <IRQ_STACK_SIZE+0x2c7850>
    1014:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1018:	13000017 	movwne	r0, #23
    101c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1020:	0b3b0b3a 	bleq	ec3d10 <STACK_SIZE+0x6c3d10>
    1024:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1028:	1d140000 	ldcne	0, cr0, [r4, #-0]
    102c:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
    1030:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
    1034:	000b590b 	andeq	r5, fp, fp, lsl #18
    1038:	010b1500 	tsteq	fp, r0, lsl #10
    103c:	00001755 	andeq	r1, r0, r5, asr r7
    1040:	31003416 	tstcc	r0, r6, lsl r4
    1044:	00170213 	andseq	r0, r7, r3, lsl r2
    1048:	002e1700 	eoreq	r1, lr, r0, lsl #14
    104c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1050:	0b3b0b3a 	bleq	ec3d40 <STACK_SIZE+0x6c3d40>
    1054:	01111349 	tsteq	r1, r9, asr #6
    1058:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    105c:	00194297 	mulseq	r9, r7, r2
    1060:	00051800 	andeq	r1, r5, r0, lsl #16
    1064:	0b3a0e03 	bleq	e84878 <STACK_SIZE+0x684878>
    1068:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    106c:	00001802 	andeq	r1, r0, r2, lsl #16
    1070:	03003419 	movweq	r3, #1049	; 0x419
    1074:	3b0b3a0e 	blcc	2cf8b4 <IRQ_STACK_SIZE+0x2c78b4>
    1078:	3f13490b 	svccc	0x0013490b
    107c:	00180219 	andseq	r0, r8, r9, lsl r2
    1080:	012e1a00 	teqeq	lr, r0, lsl #20
    1084:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1088:	0b3b0b3a 	bleq	ec3d78 <STACK_SIZE+0x6c3d78>
    108c:	13491927 	movtne	r1, #39207	; 0x9927
    1090:	0000193c 	andeq	r1, r0, ip, lsr r9
    1094:	4900051b 	stmdbmi	r0, {r0, r1, r3, r4, r8, sl}
    1098:	00000013 	andeq	r0, r0, r3, lsl r0
    109c:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
    10a0:	030b130e 	movweq	r1, #45838	; 0xb30e
    10a4:	110e1b0e 	tstne	lr, lr, lsl #22
    10a8:	10061201 	andne	r1, r6, r1, lsl #4
    10ac:	02000017 	andeq	r0, r0, #23
    10b0:	08030113 	stmdaeq	r3, {r0, r1, r4, r8}
    10b4:	0b3a0b0b 	bleq	e83ce8 <STACK_SIZE+0x683ce8>
    10b8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    10bc:	0d030000 	stceq	0, cr0, [r3, #-0]
    10c0:	3a080300 	bcc	201cc8 <IRQ_STACK_SIZE+0x1f9cc8>
    10c4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    10c8:	000b3813 	andeq	r3, fp, r3, lsl r8
    10cc:	000d0400 	andeq	r0, sp, r0, lsl #8
    10d0:	0b3a0e03 	bleq	e848e4 <STACK_SIZE+0x6848e4>
    10d4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    10d8:	00000b38 	andeq	r0, r0, r8, lsr fp
    10dc:	0b002405 	bleq	a0f8 <IRQ_STACK_SIZE+0x20f8>
    10e0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    10e4:	0600000e 	streq	r0, [r0], -lr
    10e8:	13490101 	movtne	r0, #37121	; 0x9101
    10ec:	00001301 	andeq	r1, r0, r1, lsl #6
    10f0:	49002107 	stmdbmi	r0, {r0, r1, r2, r8, sp}
    10f4:	000b2f13 	andeq	r2, fp, r3, lsl pc
    10f8:	00160800 	andseq	r0, r6, r0, lsl #16
    10fc:	0b3a0e03 	bleq	e84910 <STACK_SIZE+0x684910>
    1100:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1104:	0f090000 	svceq	0x00090000
    1108:	000b0b00 	andeq	r0, fp, r0, lsl #22
    110c:	00240a00 	eoreq	r0, r4, r0, lsl #20
    1110:	0b3e0b0b 	bleq	f83d44 <STACK_SIZE+0x783d44>
    1114:	00000803 	andeq	r0, r0, r3, lsl #16
    1118:	3f012e0b 	svccc	0x00012e0b
    111c:	3a0e0319 	bcc	381d88 <IRQ_STACK_SIZE+0x379d88>
    1120:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1124:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1128:	97184006 	ldrls	r4, [r8, -r6]
    112c:	13011942 	movwne	r1, #6466	; 0x1942
    1130:	890c0000 	stmdbhi	ip, {}	; <UNPREDICTABLE>
    1134:	11010182 	smlabbne	r1, r2, r1, r0
    1138:	01133101 	tsteq	r3, r1, lsl #2
    113c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    1140:	0001828a 	andeq	r8, r1, sl, lsl #5
    1144:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1148:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
    114c:	01018289 	smlabbeq	r1, r9, r2, r8
    1150:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1154:	050f0000 	streq	r0, [pc, #-0]	; 115c <ABORT_STACK_SIZE+0xd5c>
    1158:	3a0e0300 	bcc	381d60 <IRQ_STACK_SIZE+0x379d60>
    115c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1160:	00170213 	andseq	r0, r7, r3, lsl r2
    1164:	82891000 	addhi	r1, r9, #0
    1168:	01110001 	tsteq	r1, r1
    116c:	00001331 	andeq	r1, r0, r1, lsr r3
    1170:	01828911 	orreq	r8, r2, r1, lsl r9
    1174:	95011100 	strls	r1, [r1, #-256]	; 0xffffff00
    1178:	13311942 	teqne	r1, #1081344	; 0x108000
    117c:	34120000 	ldrcc	r0, [r2], #-0
    1180:	3a0e0300 	bcc	381d88 <IRQ_STACK_SIZE+0x379d88>
    1184:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1188:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
    118c:	13000018 	movwne	r0, #24
    1190:	0b0b000f 	bleq	2c11d4 <IRQ_STACK_SIZE+0x2b91d4>
    1194:	00001349 	andeq	r1, r0, r9, asr #6
    1198:	3f012e14 	svccc	0x00012e14
    119c:	3a0e0319 	bcc	381e08 <IRQ_STACK_SIZE+0x379e08>
    11a0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    11a4:	3c134919 	ldccc	9, cr4, [r3], {25}
    11a8:	00130119 	andseq	r0, r3, r9, lsl r1
    11ac:	00051500 	andeq	r1, r5, r0, lsl #10
    11b0:	00001349 	andeq	r1, r0, r9, asr #6
    11b4:	3f002e16 	svccc	0x00002e16
    11b8:	3a0e0319 	bcc	381e24 <IRQ_STACK_SIZE+0x379e24>
    11bc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    11c0:	3c134919 	ldccc	9, cr4, [r3], {25}
    11c4:	17000019 	smladne	r0, r9, r0, r0
    11c8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    11cc:	0b3a0e03 	bleq	e849e0 <STACK_SIZE+0x6849e0>
    11d0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    11d4:	1301193c 	movwne	r1, #6460	; 0x193c
    11d8:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
    11dc:	03193f01 	tsteq	r9, #1, 30
    11e0:	3b0b3a0e 	blcc	2cfa20 <IRQ_STACK_SIZE+0x2c7a20>
    11e4:	3c19270b 	ldccc	7, cr2, [r9], {11}
    11e8:	00000019 	andeq	r0, r0, r9, lsl r0
    11ec:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
    11f0:	030b130e 	movweq	r1, #45838	; 0xb30e
    11f4:	110e1b0e 	tstne	lr, lr, lsl #22
    11f8:	10061201 	andne	r1, r6, r1, lsl #4
    11fc:	02000017 	andeq	r0, r0, #23
    1200:	0b0b0024 	bleq	2c1298 <IRQ_STACK_SIZE+0x2b9298>
    1204:	0e030b3e 	vmoveq.16	d3[0], r0
    1208:	24030000 	strcs	r0, [r3], #-0
    120c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1210:	0008030b 	andeq	r0, r8, fp, lsl #6
    1214:	000f0400 	andeq	r0, pc, r0, lsl #8
    1218:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    121c:	16050000 	strne	r0, [r5], -r0
    1220:	3a0e0300 	bcc	381e28 <IRQ_STACK_SIZE+0x379e28>
    1224:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1228:	06000013 			; <UNDEFINED> instruction: 0x06000013
    122c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1230:	0b3a0e03 	bleq	e84a44 <STACK_SIZE+0x684a44>
    1234:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1238:	01111349 	tsteq	r1, r9, asr #6
    123c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1240:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1244:	07000013 	smladeq	r0, r3, r0, r0
    1248:	08030005 	stmdaeq	r3, {r0, r2}
    124c:	0b3b0b3a 	bleq	ec3f3c <STACK_SIZE+0x6c3f3c>
    1250:	17021349 	strne	r1, [r2, -r9, asr #6]
    1254:	34080000 	strcc	r0, [r8], #-0
    1258:	3a0e0300 	bcc	381e60 <IRQ_STACK_SIZE+0x379e60>
    125c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1260:	00170213 	andseq	r0, r7, r3, lsl r2
    1264:	00340900 	eorseq	r0, r4, r0, lsl #18
    1268:	0b3a0e03 	bleq	e84a7c <STACK_SIZE+0x684a7c>
    126c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1270:	00001802 	andeq	r1, r0, r2, lsl #16
    1274:	3f002e0a 	svccc	0x00002e0a
    1278:	3a0e0319 	bcc	381ee4 <IRQ_STACK_SIZE+0x379ee4>
    127c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1280:	11134919 	tstne	r3, r9, lsl r9
    1284:	40061201 	andmi	r1, r6, r1, lsl #4
    1288:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    128c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
    1290:	03193f01 	tsteq	r9, #1, 30
    1294:	3b0b3a0e 	blcc	2cfad4 <IRQ_STACK_SIZE+0x2c7ad4>
    1298:	1119270b 	tstne	r9, fp, lsl #14
    129c:	40061201 	andmi	r1, r6, r1, lsl #4
    12a0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    12a4:	00001301 	andeq	r1, r0, r1, lsl #6
    12a8:	0300050c 	movweq	r0, #1292	; 0x50c
    12ac:	3b0b3a08 	blcc	2cfad4 <IRQ_STACK_SIZE+0x2c7ad4>
    12b0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    12b4:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
    12b8:	08030034 	stmdaeq	r3, {r2, r4, r5}
    12bc:	0b3b0b3a 	bleq	ec3fac <STACK_SIZE+0x6c3fac>
    12c0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    12c4:	350e0000 	strcc	r0, [lr, #-0]
    12c8:	00134900 	andseq	r4, r3, r0, lsl #18
    12cc:	00340f00 	eorseq	r0, r4, r0, lsl #30
    12d0:	0b3a0e03 	bleq	e84ae4 <STACK_SIZE+0x684ae4>
    12d4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    12d8:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    12dc:	01000000 	mrseq	r0, (UNDEF: 0)
    12e0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    12e4:	0e030b13 	vmoveq.32	d3[0], r0
    12e8:	01110e1b 	tsteq	r1, fp, lsl lr
    12ec:	17100612 			; <UNDEFINED> instruction: 0x17100612
    12f0:	24020000 	strcs	r0, [r2], #-0
    12f4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    12f8:	000e030b 	andeq	r0, lr, fp, lsl #6
    12fc:	00240300 	eoreq	r0, r4, r0, lsl #6
    1300:	0b3e0b0b 	bleq	f83f34 <STACK_SIZE+0x783f34>
    1304:	00000803 	andeq	r0, r0, r3, lsl #16
    1308:	0b000f04 	bleq	4f20 <SVC_STACK_SIZE+0xf20>
    130c:	0500000b 	streq	r0, [r0, #-11]
    1310:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1314:	0b3a0e03 	bleq	e84b28 <STACK_SIZE+0x684b28>
    1318:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    131c:	00000b20 	andeq	r0, r0, r0, lsr #22
    1320:	3f012e06 	svccc	0x00012e06
    1324:	3a0e0319 	bcc	381f90 <IRQ_STACK_SIZE+0x379f90>
    1328:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    132c:	010b2019 	tsteq	fp, r9, lsl r0
    1330:	07000013 	smladeq	r0, r3, r0, r0
    1334:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1338:	0b3b0b3a 	bleq	ec4028 <STACK_SIZE+0x6c4028>
    133c:	00001349 	andeq	r1, r0, r9, asr #6
    1340:	3f012e08 	svccc	0x00012e08
    1344:	3a0e0319 	bcc	381fb0 <IRQ_STACK_SIZE+0x379fb0>
    1348:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    134c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1350:	97184006 	ldrls	r4, [r8, -r6]
    1354:	13011942 	movwne	r1, #6466	; 0x1942
    1358:	1d090000 	stcne	0, cr0, [r9, #-0]
    135c:	52133100 	andspl	r3, r3, #0, 2
    1360:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
    1364:	000b590b 	andeq	r5, fp, fp, lsl #18
    1368:	012e0a00 	teqeq	lr, r0, lsl #20
    136c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1370:	0b3b0b3a 	bleq	ec4060 <STACK_SIZE+0x6c4060>
    1374:	13491927 	movtne	r1, #39207	; 0x9927
    1378:	13010b20 	movwne	r0, #6944	; 0x1b20
    137c:	050b0000 	streq	r0, [fp, #-0]
    1380:	3a080300 	bcc	201f88 <IRQ_STACK_SIZE+0x1f9f88>
    1384:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1388:	0c000013 	stceq	0, cr0, [r0], {19}
    138c:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    1390:	17550152 			; <UNDEFINED> instruction: 0x17550152
    1394:	0b590b58 	bleq	16440fc <STACK_SIZE+0xe440fc>
    1398:	00001301 	andeq	r1, r0, r1, lsl #6
    139c:	55010b0d 	strpl	r0, [r1, #-2829]	; 0xfffff4f3
    13a0:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
    13a4:	13310034 	teqne	r1, #52	; 0x34
    13a8:	00000b1c 	andeq	r0, r0, ip, lsl fp
    13ac:	3100340f 	tstcc	r0, pc, lsl #8
    13b0:	10000013 	andne	r0, r0, r3, lsl r0
    13b4:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    13b8:	17550152 			; <UNDEFINED> instruction: 0x17550152
    13bc:	0b590b58 	bleq	1644124 <STACK_SIZE+0xe44124>
    13c0:	05110000 	ldreq	r0, [r1, #-0]
    13c4:	1c133100 	ldfnes	f3, [r3], {-0}
    13c8:	1200000b 	andne	r0, r0, #11
    13cc:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    13d0:	17550152 			; <UNDEFINED> instruction: 0x17550152
    13d4:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
    13d8:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
    13dc:	11133100 	tstne	r3, r0, lsl #2
    13e0:	40061201 	andmi	r1, r6, r1, lsl #4
    13e4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    13e8:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
    13ec:	03193f00 	tsteq	r9, #0, 30
    13f0:	3b0b3a0e 	blcc	2cfc30 <IRQ_STACK_SIZE+0x2c7c30>
    13f4:	1119270b 	tstne	r9, fp, lsl #14
    13f8:	40061201 	andmi	r1, r6, r1, lsl #4
    13fc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1400:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
    1404:	11133101 	tstne	r3, r1, lsl #2
    1408:	40061201 	andmi	r1, r6, r1, lsl #4
    140c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1410:	00001301 	andeq	r1, r0, r1, lsl #6
    1414:	3f012e16 	svccc	0x00012e16
    1418:	3a0e0319 	bcc	382084 <IRQ_STACK_SIZE+0x37a084>
    141c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1420:	11134919 	tstne	r3, r9, lsl r9
    1424:	40061201 	andmi	r1, r6, r1, lsl #4
    1428:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    142c:	00001301 	andeq	r1, r0, r1, lsl #6
    1430:	03003417 	movweq	r3, #1047	; 0x417
    1434:	3b0b3a08 	blcc	2cfc5c <IRQ_STACK_SIZE+0x2c7c5c>
    1438:	1c13490b 	ldcne	9, cr4, [r3], {11}
    143c:	1800000b 	stmdane	r0, {r0, r1, r3}
    1440:	13310005 	teqne	r1, #5
    1444:	00001702 	andeq	r1, r0, r2, lsl #14
    1448:	03000519 	movweq	r0, #1305	; 0x519
    144c:	3b0b3a08 	blcc	2cfc74 <IRQ_STACK_SIZE+0x2c7c74>
    1450:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1454:	1a000017 	bne	14b8 <ABORT_STACK_SIZE+0x10b8>
    1458:	01018289 	smlabbeq	r1, r9, r2, r8
    145c:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1460:	01133119 	tsteq	r3, r9, lsl r1
    1464:	1b000013 	blne	14b8 <ABORT_STACK_SIZE+0x10b8>
    1468:	0001828a 	andeq	r8, r1, sl, lsl #5
    146c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1470:	1c000018 	stcne	0, cr0, [r0], {24}
    1474:	01018289 	smlabbeq	r1, r9, r2, r8
    1478:	13310111 	teqne	r1, #1073741828	; 0x40000004
    147c:	00001301 	andeq	r1, r0, r1, lsl #6
    1480:	0182891d 	orreq	r8, r2, sp, lsl r9
    1484:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
    1488:	13311942 	teqne	r1, #1081344	; 0x108000
    148c:	341e0000 	ldrcc	r0, [lr], #-0
    1490:	3a0e0300 	bcc	382098 <IRQ_STACK_SIZE+0x37a098>
    1494:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1498:	00170213 	andseq	r0, r7, r3, lsl r2
    149c:	011d1f00 	tsteq	sp, r0, lsl #30
    14a0:	01111331 	tsteq	r1, r1, lsr r3
    14a4:	0b580612 	bleq	1602cf4 <STACK_SIZE+0xe02cf4>
    14a8:	00000559 	andeq	r0, r0, r9, asr r5
    14ac:	11010b20 	tstne	r1, r0, lsr #22
    14b0:	00061201 	andeq	r1, r6, r1, lsl #4
    14b4:	012e2100 	teqeq	lr, r0, lsl #2
    14b8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    14bc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    14c0:	01111927 	tsteq	r1, r7, lsr #18
    14c4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    14c8:	01194297 			; <UNDEFINED> instruction: 0x01194297
    14cc:	22000013 	andcs	r0, r0, #19
    14d0:	08030005 	stmdaeq	r3, {r0, r2}
    14d4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    14d8:	17021349 	strne	r1, [r2, -r9, asr #6]
    14dc:	34230000 	strtcc	r0, [r3], #-0
    14e0:	3a080300 	bcc	2020e8 <IRQ_STACK_SIZE+0x1fa0e8>
    14e4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    14e8:	24000013 	strcs	r0, [r0], #-19	; 0xffffffed
    14ec:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    14f0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    14f4:	17021349 	strne	r1, [r2, -r9, asr #6]
    14f8:	0f250000 	svceq	0x00250000
    14fc:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1500:	26000013 			; <UNDEFINED> instruction: 0x26000013
    1504:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1508:	0b3b0b3a 	bleq	ec41f8 <STACK_SIZE+0x6c41f8>
    150c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    1510:	00001802 	andeq	r1, r0, r2, lsl #16
    1514:	49003527 	stmdbmi	r0, {r0, r1, r2, r5, r8, sl, ip, sp}
    1518:	28000013 	stmdacs	r0, {r0, r1, r4}
    151c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1520:	0b3b0b3a 	bleq	ec4210 <STACK_SIZE+0x6c4210>
    1524:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    1528:	0000193c 	andeq	r1, r0, ip, lsr r9
    152c:	3f012e29 	svccc	0x00012e29
    1530:	3a0e0319 	bcc	38219c <IRQ_STACK_SIZE+0x37a19c>
    1534:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1538:	01193c19 	tsteq	r9, r9, lsl ip
    153c:	2a000013 	bcs	1590 <ABORT_STACK_SIZE+0x1190>
    1540:	13490005 	movtne	r0, #36869	; 0x9005
    1544:	2e2b0000 	cdpcs	0, 2, cr0, cr11, cr0, {0}
    1548:	03193f01 	tsteq	r9, #1, 30
    154c:	3b0b3a0e 	blcc	2cfd8c <IRQ_STACK_SIZE+0x2c7d8c>
    1550:	3c19270b 	ldccc	7, cr2, [r9], {11}
    1554:	00000019 	andeq	r0, r0, r9, lsl r0
    1558:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
    155c:	030b130e 	movweq	r1, #45838	; 0xb30e
    1560:	110e1b0e 	tstne	lr, lr, lsl #22
    1564:	10061201 	andne	r1, r6, r1, lsl #4
    1568:	02000017 	andeq	r0, r0, #23
    156c:	0b0b0024 	bleq	2c1604 <IRQ_STACK_SIZE+0x2b9604>
    1570:	0e030b3e 	vmoveq.16	d3[0], r0
    1574:	24030000 	strcs	r0, [r3], #-0
    1578:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    157c:	0008030b 	andeq	r0, r8, fp, lsl #6
    1580:	012e0400 	teqeq	lr, r0, lsl #8
    1584:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1588:	0b3b0b3a 	bleq	ec4278 <STACK_SIZE+0x6c4278>
    158c:	01111927 	tsteq	r1, r7, lsr #18
    1590:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1594:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1598:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
    159c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    15a0:	0b3b0b3a 	bleq	ec4290 <STACK_SIZE+0x6c4290>
    15a4:	17021349 	strne	r1, [r2, -r9, asr #6]
    15a8:	05060000 	streq	r0, [r6, #-0]
    15ac:	3a080300 	bcc	2021b4 <IRQ_STACK_SIZE+0x1fa1b4>
    15b0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    15b4:	00170213 	andseq	r0, r7, r3, lsl r2
    15b8:	82890700 	addhi	r0, r9, #0, 14
    15bc:	01110101 	tsteq	r1, r1, lsl #2
    15c0:	31194295 			; <UNDEFINED> instruction: 0x31194295
    15c4:	00130113 	andseq	r0, r3, r3, lsl r1
    15c8:	828a0800 	addhi	r0, sl, #0, 16
    15cc:	18020001 	stmdane	r2, {r0}
    15d0:	00184291 	mulseq	r8, r1, r2
    15d4:	82890900 	addhi	r0, r9, #0, 18
    15d8:	01110101 	tsteq	r1, r1, lsl #2
    15dc:	13011331 	movwne	r1, #4913	; 0x1331
    15e0:	890a0000 	stmdbhi	sl, {}	; <UNPREDICTABLE>
    15e4:	11010182 	smlabbne	r1, r2, r1, r0
    15e8:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    15ec:	00001331 	andeq	r1, r0, r1, lsr r3
    15f0:	3f012e0b 	svccc	0x00012e0b
    15f4:	3a0e0319 	bcc	382260 <IRQ_STACK_SIZE+0x37a260>
    15f8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    15fc:	01193c19 	tsteq	r9, r9, lsl ip
    1600:	0c000013 	stceq	0, cr0, [r0], {19}
    1604:	13490005 	movtne	r0, #36869	; 0x9005
    1608:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
    160c:	03193f01 	tsteq	r9, #1, 30
    1610:	3b0b3a0e 	blcc	2cfe50 <IRQ_STACK_SIZE+0x2c7e50>
    1614:	3c19270b 	ldccc	7, cr2, [r9], {11}
    1618:	00000019 	andeq	r0, r0, r9, lsl r0
    161c:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
    1620:	030b130e 	movweq	r1, #45838	; 0xb30e
    1624:	110e1b0e 	tstne	lr, lr, lsl #22
    1628:	10061201 	andne	r1, r6, r1, lsl #4
    162c:	02000017 	andeq	r0, r0, #23
    1630:	0b0b0024 	bleq	2c16c8 <IRQ_STACK_SIZE+0x2b96c8>
    1634:	0e030b3e 	vmoveq.16	d3[0], r0
    1638:	24030000 	strcs	r0, [r3], #-0
    163c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1640:	0008030b 	andeq	r0, r8, fp, lsl #6
    1644:	000f0400 	andeq	r0, pc, r0, lsl #8
    1648:	00000b0b 	andeq	r0, r0, fp, lsl #22
    164c:	0b000f05 	bleq	5268 <SVC_STACK_SIZE+0x1268>
    1650:	0013490b 	andseq	r4, r3, fp, lsl #18
    1654:	00260600 	eoreq	r0, r6, r0, lsl #12
    1658:	00001349 	andeq	r1, r0, r9, asr #6
    165c:	03001607 	movweq	r1, #1543	; 0x607
    1660:	3b0b3a0e 	blcc	2cfea0 <IRQ_STACK_SIZE+0x2c7ea0>
    1664:	0013490b 	andseq	r4, r3, fp, lsl #18
    1668:	01130800 	tsteq	r3, r0, lsl #16
    166c:	0b0b0e03 	bleq	2c4e80 <IRQ_STACK_SIZE+0x2bce80>
    1670:	0b3b0b3a 	bleq	ec4360 <STACK_SIZE+0x6c4360>
    1674:	00001301 	andeq	r1, r0, r1, lsl #6
    1678:	03000d09 	movweq	r0, #3337	; 0xd09
    167c:	3813490e 	ldmdacc	r3, {r1, r2, r3, r8, fp, lr}
    1680:	0019340b 	andseq	r3, r9, fp, lsl #8
    1684:	012e0a00 	teqeq	lr, r0, lsl #20
    1688:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    168c:	0b3b0b3a 	bleq	ec437c <STACK_SIZE+0x6c437c>
    1690:	0b201927 	bleq	807b34 <STACK_SIZE+0x7b34>
    1694:	00001301 	andeq	r1, r0, r1, lsl #6
    1698:	0300050b 	movweq	r0, #1291	; 0x50b
    169c:	3b0b3a0e 	blcc	2cfedc <IRQ_STACK_SIZE+0x2c7edc>
    16a0:	0013490b 	andseq	r4, r3, fp, lsl #18
    16a4:	002e0c00 	eoreq	r0, lr, r0, lsl #24
    16a8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    16ac:	0b3b0b3a 	bleq	ec439c <STACK_SIZE+0x6c439c>
    16b0:	13491927 	movtne	r1, #39207	; 0x9927
    16b4:	00000b20 	andeq	r0, r0, r0, lsr #22
    16b8:	3f012e0d 	svccc	0x00012e0d
    16bc:	3a0e0319 	bcc	382328 <IRQ_STACK_SIZE+0x37a328>
    16c0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    16c4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    16c8:	97184006 	ldrls	r4, [r8, -r6]
    16cc:	13011942 	movwne	r1, #6466	; 0x1942
    16d0:	050e0000 	streq	r0, [lr, #-0]
    16d4:	3a0e0300 	bcc	3822dc <IRQ_STACK_SIZE+0x37a2dc>
    16d8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    16dc:	00170213 	andseq	r0, r7, r3, lsl r2
    16e0:	00340f00 	eorseq	r0, r4, r0, lsl #30
    16e4:	0b3a0e03 	bleq	e84ef8 <STACK_SIZE+0x684ef8>
    16e8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    16ec:	00001702 	andeq	r1, r0, r2, lsl #14
    16f0:	03003410 	movweq	r3, #1040	; 0x410
    16f4:	3b0b3a0e 	blcc	2cff34 <IRQ_STACK_SIZE+0x2c7f34>
    16f8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    16fc:	11000018 	tstne	r0, r8, lsl r0
    1700:	13490035 	movtne	r0, #36917	; 0x9035
    1704:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
    1708:	11133101 	tstne	r3, r1, lsl #2
    170c:	40061201 	andmi	r1, r6, r1, lsl #4
    1710:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1714:	00001301 	andeq	r1, r0, r1, lsl #6
    1718:	31000513 	tstcc	r0, r3, lsl r5
    171c:	00180213 	andseq	r0, r8, r3, lsl r2
    1720:	00051400 	andeq	r1, r5, r0, lsl #8
    1724:	0b3a0803 	bleq	e83738 <STACK_SIZE+0x683738>
    1728:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    172c:	05150000 	ldreq	r0, [r5, #-0]
    1730:	02133100 	andseq	r3, r3, #0, 2
    1734:	16000017 			; <UNDEFINED> instruction: 0x16000017
    1738:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    173c:	17550152 			; <UNDEFINED> instruction: 0x17550152
    1740:	0b590b58 	bleq	16444a8 <STACK_SIZE+0xe444a8>
    1744:	05170000 	ldreq	r0, [r7, #-0]
    1748:	3a080300 	bcc	202350 <IRQ_STACK_SIZE+0x1fa350>
    174c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1750:	00180213 	andseq	r0, r8, r3, lsl r2
    1754:	00181800 	andseq	r1, r8, r0, lsl #16
    1758:	34190000 	ldrcc	r0, [r9], #-0
    175c:	3a080300 	bcc	202364 <IRQ_STACK_SIZE+0x1fa364>
    1760:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1764:	00180213 	andseq	r0, r8, r3, lsl r2
    1768:	011d1a00 	tsteq	sp, r0, lsl #20
    176c:	01521331 	cmpeq	r2, r1, lsr r3
    1770:	0b581755 	bleq	16074cc <STACK_SIZE+0xe074cc>
    1774:	13010b59 	movwne	r0, #7001	; 0x1b59
    1778:	891b0000 	ldmdbhi	fp, {}	; <UNPREDICTABLE>
    177c:	11010182 	smlabbne	r1, r2, r1, r0
    1780:	00133101 	andseq	r3, r3, r1, lsl #2
    1784:	828a1c00 	addhi	r1, sl, #0, 24
    1788:	18020001 	stmdane	r2, {r0}
    178c:	00184291 	mulseq	r8, r1, r2
    1790:	01011d00 	tsteq	r1, r0, lsl #26
    1794:	13011349 	movwne	r1, #4937	; 0x1349
    1798:	211e0000 	tstcs	lr, r0
    179c:	2f134900 	svccs	0x00134900
    17a0:	1f00000b 	svcne	0x0000000b
    17a4:	1331002e 	teqne	r1, #46	; 0x2e
    17a8:	06120111 			; <UNDEFINED> instruction: 0x06120111
    17ac:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    17b0:	20000019 	andcs	r0, r0, r9, lsl r0
    17b4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    17b8:	0b3a0e03 	bleq	e84fcc <STACK_SIZE+0x684fcc>
    17bc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    17c0:	01111349 	tsteq	r1, r9, asr #6
    17c4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    17c8:	00194297 	mulseq	r9, r7, r2
    17cc:	00052100 	andeq	r2, r5, r0, lsl #2
    17d0:	0b3a0803 	bleq	e837e4 <STACK_SIZE+0x6837e4>
    17d4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    17d8:	00001702 	andeq	r1, r0, r2, lsl #14
    17dc:	01828922 	orreq	r8, r2, r2, lsr #18
    17e0:	31011101 	tstcc	r1, r1, lsl #2
    17e4:	00130113 	andseq	r0, r3, r3, lsl r1
    17e8:	82892300 	addhi	r2, r9, #0, 6
    17ec:	01110101 	tsteq	r1, r1, lsl #2
    17f0:	31194295 			; <UNDEFINED> instruction: 0x31194295
    17f4:	00130113 	andseq	r0, r3, r3, lsl r1
    17f8:	82892400 	addhi	r2, r9, #0, 8
    17fc:	01110101 	tsteq	r1, r1, lsl #2
    1800:	31194295 			; <UNDEFINED> instruction: 0x31194295
    1804:	25000013 	strcs	r0, [r0, #-19]	; 0xffffffed
    1808:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    180c:	0b3b0b3a 	bleq	ec44fc <STACK_SIZE+0x6c44fc>
    1810:	00001349 	andeq	r1, r0, r9, asr #6
    1814:	03003426 	movweq	r3, #1062	; 0x426
    1818:	3b0b3a08 	blcc	2d0040 <IRQ_STACK_SIZE+0x2c8040>
    181c:	0013490b 	andseq	r4, r3, fp, lsl #18
    1820:	00342700 	eorseq	r2, r4, r0, lsl #14
    1824:	17021331 	smladxne	r2, r1, r3, r1
    1828:	34280000 	strtcc	r0, [r8], #-0
    182c:	00133100 	andseq	r3, r3, r0, lsl #2
    1830:	001d2900 	andseq	r2, sp, r0, lsl #18
    1834:	01521331 	cmpeq	r2, r1, lsr r3
    1838:	0b581755 	bleq	1607594 <STACK_SIZE+0xe07594>
    183c:	00000b59 	andeq	r0, r0, r9, asr fp
    1840:	3100052a 	tstcc	r0, sl, lsr #10
    1844:	2b000013 	blcs	1898 <ABORT_STACK_SIZE+0x1498>
    1848:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    184c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1850:	0b590b58 	bleq	16445b8 <STACK_SIZE+0xe445b8>
    1854:	00001301 	andeq	r1, r0, r1, lsl #6
    1858:	3100052c 	tstcc	r0, ip, lsr #10
    185c:	000b1c13 	andeq	r1, fp, r3, lsl ip
    1860:	012e2d00 	teqeq	lr, r0, lsl #26
    1864:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1868:	0b3b0b3a 	bleq	ec4558 <STACK_SIZE+0x6c4558>
    186c:	13491927 	movtne	r1, #39207	; 0x9927
    1870:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1874:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1878:	00130119 	andseq	r0, r3, r9, lsl r1
    187c:	00342e00 	eorseq	r2, r4, r0, lsl #28
    1880:	0b3a0803 	bleq	e83894 <STACK_SIZE+0x683894>
    1884:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1888:	00001702 	andeq	r1, r0, r2, lsl #14
    188c:	55010b2f 	strpl	r0, [r1, #-2863]	; 0xfffff4d1
    1890:	30000017 	andcc	r0, r0, r7, lsl r0
    1894:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1898:	0b3b0b3a 	bleq	ec4588 <STACK_SIZE+0x6c4588>
    189c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    18a0:	0000193c 	andeq	r1, r0, ip, lsr r9
    18a4:	3f012e31 	svccc	0x00012e31
    18a8:	3a0e0319 	bcc	382514 <IRQ_STACK_SIZE+0x37a514>
    18ac:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    18b0:	3c134919 	ldccc	9, cr4, [r3], {25}
    18b4:	00130119 	andseq	r0, r3, r9, lsl r1
    18b8:	00053200 	andeq	r3, r5, r0, lsl #4
    18bc:	00001349 	andeq	r1, r0, r9, asr #6
    18c0:	3f012e33 	svccc	0x00012e33
    18c4:	3a0e0319 	bcc	382530 <IRQ_STACK_SIZE+0x37a530>
    18c8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    18cc:	01193c19 	tsteq	r9, r9, lsl ip
    18d0:	34000013 	strcc	r0, [r0], #-19	; 0xffffffed
    18d4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    18d8:	0b3a0e03 	bleq	e850ec <STACK_SIZE+0x6850ec>
    18dc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    18e0:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    18e4:	01000000 	mrseq	r0, (UNDEF: 0)
    18e8:	06100011 			; <UNDEFINED> instruction: 0x06100011
    18ec:	01120111 	tsteq	r2, r1, lsl r1
    18f0:	081b0803 	ldmdaeq	fp, {r0, r1, fp}
    18f4:	05130825 	ldreq	r0, [r3, #-2085]	; 0xfffff7db
    18f8:	01000000 	mrseq	r0, (UNDEF: 0)
    18fc:	06100011 			; <UNDEFINED> instruction: 0x06100011
    1900:	01120111 	tsteq	r2, r1, lsl r1
    1904:	081b0803 	ldmdaeq	fp, {r0, r1, fp}
    1908:	05130825 	ldreq	r0, [r3, #-2085]	; 0xfffff7db
    190c:	01000000 	mrseq	r0, (UNDEF: 0)
    1910:	06100011 			; <UNDEFINED> instruction: 0x06100011
    1914:	01120111 	tsteq	r2, r1, lsl r1
    1918:	081b0803 	ldmdaeq	fp, {r0, r1, fp}
    191c:	05130825 	ldreq	r0, [r3, #-2085]	; 0xfffff7db
    1920:	Address 0x00001920 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000000 	andeq	r0, r0, r0
       4:	00000004 	andeq	r0, r0, r4
       8:	04500001 	ldrbeq	r0, [r0], #-1
       c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
      10:	04000000 	streq	r0, [r0], #-0
      14:	5001f300 	andpl	pc, r1, r0, lsl #6
      18:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      1c:	00000000 	andeq	r0, r0, r0
      20:	00001800 	andeq	r1, r0, r0, lsl #16
      24:	00001c00 	andeq	r1, r0, r0, lsl #24
      28:	50000100 	andpl	r0, r0, r0, lsl #2
      2c:	0000001c 	andeq	r0, r0, ip, lsl r0
      30:	00000034 	andeq	r0, r0, r4, lsr r0
      34:	01f30004 	mvnseq	r0, r4
      38:	00009f50 	andeq	r9, r0, r0, asr pc
      3c:	00000000 	andeq	r0, r0, r0
      40:	00340000 	eorseq	r0, r4, r0
      44:	00380000 	eorseq	r0, r8, r0
      48:	00010000 	andeq	r0, r1, r0
      4c:	00003850 	andeq	r3, r0, r0, asr r8
      50:	00005000 	andeq	r5, r0, r0
      54:	f3000400 	vshl.u8	d0, d0, d0
      58:	009f5001 	addseq	r5, pc, r1
      5c:	00000000 	andeq	r0, r0, r0
      60:	50000000 	andpl	r0, r0, r0
      64:	54000000 	strpl	r0, [r0], #-0
      68:	01000000 	mrseq	r0, (UNDEF: 0)
      6c:	00545000 	subseq	r5, r4, r0
      70:	006c0000 	rsbeq	r0, ip, r0
      74:	00040000 	andeq	r0, r4, r0
      78:	9f5001f3 	svcls	0x005001f3
	...
      84:	0000006c 	andeq	r0, r0, ip, rrx
      88:	00000070 	andeq	r0, r0, r0, ror r0
      8c:	70500001 	subsvc	r0, r0, r1
      90:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
      94:	04000000 	streq	r0, [r0], #-0
      98:	5001f300 	andpl	pc, r1, r0, lsl #6
      9c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      a0:	00000000 	andeq	r0, r0, r0
      a4:	00008800 	andeq	r8, r0, r0, lsl #16
      a8:	00008c00 	andeq	r8, r0, r0, lsl #24
      ac:	50000100 	andpl	r0, r0, r0, lsl #2
      b0:	0000008c 	andeq	r0, r0, ip, lsl #1
      b4:	000000a4 	andeq	r0, r0, r4, lsr #1
      b8:	01f30004 	mvnseq	r0, r4
      bc:	00009f50 	andeq	r9, r0, r0, asr pc
      c0:	00000000 	andeq	r0, r0, r0
      c4:	00fc0000 	rscseq	r0, ip, r0
      c8:	010c0000 	mrseq	r0, (UNDEF: 12)
      cc:	00010000 	andeq	r0, r1, r0
      d0:	00010c50 	andeq	r0, r1, r0, asr ip
      d4:	00012000 	andeq	r2, r1, r0
      d8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
      e4:	00000120 	andeq	r0, r0, r0, lsr #2
      e8:	00000130 	andeq	r0, r0, r0, lsr r1
      ec:	93500006 	cmpls	r0, #6
      f0:	04935104 	ldreq	r5, [r3], #260	; 0x104
      f4:	00000130 	andeq	r0, r0, r0, lsr r1
      f8:	00000154 	andeq	r0, r0, r4, asr r1
      fc:	03f30006 	mvnseq	r0, #6
     100:	9f2500f5 	svcls	0x002500f5
	...
     10c:	00000120 	andeq	r0, r0, r0, lsr #2
     110:	00000147 	andeq	r0, r0, r7, asr #2
     114:	93520006 	cmpls	r2, #6
     118:	04935304 	ldreq	r5, [r3], #772	; 0x304
     11c:	00000147 	andeq	r0, r0, r7, asr #2
     120:	00000154 	andeq	r0, r0, r4, asr r1
     124:	03f30006 	mvnseq	r0, #6
     128:	9f2502f5 	svcls	0x002502f5
	...
     134:	0000044c 	andeq	r0, r0, ip, asr #8
     138:	00000470 	andeq	r0, r0, r0, ror r4
     13c:	70500001 	subsvc	r0, r0, r1
     140:	80000004 	andhi	r0, r0, r4
     144:	04000004 	streq	r0, [r0], #-4
     148:	5001f300 	andpl	pc, r1, r0, lsl #6
     14c:	0004809f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
     150:	00048400 	andeq	r8, r4, r0, lsl #8
     154:	50000100 	andpl	r0, r0, r0, lsl #2
     158:	00000484 	andeq	r0, r0, r4, lsl #9
     15c:	00000494 	muleq	r0, r4, r4
     160:	01f30004 	mvnseq	r0, r4
     164:	04949f50 	ldreq	r9, [r4], #3920	; 0xf50
     168:	04980000 	ldreq	r0, [r8], #0
     16c:	00010000 	andeq	r0, r1, r0
     170:	00049850 	andeq	r9, r4, r0, asr r8
     174:	00049c00 	andeq	r9, r4, r0, lsl #24
     178:	f3000400 	vshl.u8	d0, d0, d0
     17c:	009f5001 	addseq	r5, pc, r1
     180:	00000000 	andeq	r0, r0, r0
     184:	80000000 	andhi	r0, r0, r0
     188:	94000004 	strls	r0, [r0], #-4
     18c:	02000004 	andeq	r0, r0, #4
     190:	009f3000 	addseq	r3, pc, r0
     194:	00000000 	andeq	r0, r0, r0
     198:	9c000000 	stcls	0, cr0, [r0], {-0}
     19c:	c4000004 	strgt	r0, [r0], #-4
     1a0:	01000004 	tsteq	r0, r4
     1a4:	04c45000 	strbeq	r5, [r4], #0
     1a8:	04d40000 	ldrbeq	r0, [r4], #0
     1ac:	00040000 	andeq	r0, r4, r0
     1b0:	9f5001f3 	svcls	0x005001f3
     1b4:	000004d4 	ldrdeq	r0, [r0], -r4
     1b8:	000004d8 	ldrdeq	r0, [r0], -r8
     1bc:	d8500001 	ldmdale	r0, {r0}^
     1c0:	e8000004 	stmda	r0, {r2}
     1c4:	04000004 	streq	r0, [r0], #-4
     1c8:	5001f300 	andpl	pc, r1, r0, lsl #6
     1cc:	0004e89f 	muleq	r4, pc, r8	; <UNPREDICTABLE>
     1d0:	0004ec00 	andeq	lr, r4, r0, lsl #24
     1d4:	50000100 	andpl	r0, r0, r0, lsl #2
     1d8:	000004ec 	andeq	r0, r0, ip, ror #9
     1dc:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     1e0:	01f30004 	mvnseq	r0, r4
     1e4:	00009f50 	andeq	r9, r0, r0, asr pc
     1e8:	00000000 	andeq	r0, r0, r0
     1ec:	04d40000 	ldrbeq	r0, [r4], #0
     1f0:	04e80000 	strbteq	r0, [r8], #0
     1f4:	00020000 	andeq	r0, r2, r0
     1f8:	00009f30 	andeq	r9, r0, r0, lsr pc
     1fc:	00000000 	andeq	r0, r0, r0
     200:	04f00000 	ldrbteq	r0, [r0], #0
     204:	05180000 	ldreq	r0, [r8, #-0]
     208:	00010000 	andeq	r0, r1, r0
     20c:	00051850 	andeq	r1, r5, r0, asr r8
     210:	00052800 	andeq	r2, r5, r0, lsl #16
     214:	f3000400 	vshl.u8	d0, d0, d0
     218:	289f5001 	ldmcs	pc, {r0, ip, lr}	; <UNPREDICTABLE>
     21c:	2c000005 	stccs	0, cr0, [r0], {5}
     220:	01000005 	tsteq	r0, r5
     224:	052c5000 	streq	r5, [ip, #-0]!
     228:	053c0000 	ldreq	r0, [ip, #-0]!
     22c:	00040000 	andeq	r0, r4, r0
     230:	9f5001f3 	svcls	0x005001f3
     234:	0000053c 	andeq	r0, r0, ip, lsr r5
     238:	00000540 	andeq	r0, r0, r0, asr #10
     23c:	40500001 	subsmi	r0, r0, r1
     240:	44000005 	strmi	r0, [r0], #-5
     244:	04000005 	streq	r0, [r0], #-5
     248:	5001f300 	andpl	pc, r1, r0, lsl #6
     24c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     250:	00000000 	andeq	r0, r0, r0
     254:	00052800 	andeq	r2, r5, r0, lsl #16
     258:	00053c00 	andeq	r3, r5, r0, lsl #24
     25c:	30000200 	andcc	r0, r0, r0, lsl #4
     260:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     264:	00000000 	andeq	r0, r0, r0
     268:	00054400 	andeq	r4, r5, r0, lsl #8
     26c:	00055800 	andeq	r5, r5, r0, lsl #16
     270:	50000100 	andpl	r0, r0, r0, lsl #2
     274:	00000558 	andeq	r0, r0, r8, asr r5
     278:	0000057c 	andeq	r0, r0, ip, ror r5
     27c:	00540001 	subseq	r0, r4, r1
     280:	00000000 	andeq	r0, r0, r0
     284:	44000000 	strmi	r0, [r0], #-0
     288:	5c000005 	stcpl	0, cr0, [r0], {5}
     28c:	01000005 	tsteq	r0, r5
     290:	055c5100 	ldrbeq	r5, [ip, #-256]	; 0xffffff00
     294:	05670000 	strbeq	r0, [r7, #-0]!
     298:	00010000 	andeq	r0, r1, r0
     29c:	00056752 	andeq	r6, r5, r2, asr r7
     2a0:	00057c00 	andeq	r7, r5, r0, lsl #24
     2a4:	f3000400 	vshl.u8	d0, d0, d0
     2a8:	009f5101 	addseq	r5, pc, r1, lsl #2
     2ac:	00000000 	andeq	r0, r0, r0
     2b0:	7c000000 	stcvc	0, cr0, [r0], {-0}
     2b4:	8c000005 	stchi	0, cr0, [r0], {5}
     2b8:	01000005 	tsteq	r0, r5
     2bc:	058c5000 	streq	r5, [ip]
     2c0:	05a30000 	streq	r0, [r3, #0]!
     2c4:	00010000 	andeq	r0, r1, r0
     2c8:	0005a353 	andeq	sl, r5, r3, asr r3
     2cc:	0005ec00 	andeq	lr, r5, r0, lsl #24
     2d0:	f3000400 	vshl.u8	d0, d0, d0
     2d4:	009f5001 	addseq	r5, pc, r1
     2d8:	00000000 	andeq	r0, r0, r0
     2dc:	7c000000 	stcvc	0, cr0, [r0], {-0}
     2e0:	a0000005 	andge	r0, r0, r5
     2e4:	01000005 	tsteq	r0, r5
     2e8:	05a05100 	streq	r5, [r0, #256]!	; 0x100
     2ec:	05a30000 	streq	r0, [r3, #0]!
     2f0:	00010000 	andeq	r0, r1, r0
     2f4:	0005a352 	andeq	sl, r5, r2, asr r3
     2f8:	0005ec00 	andeq	lr, r5, r0, lsl #24
     2fc:	f3000400 	vshl.u8	d0, d0, d0
     300:	009f5101 	addseq	r5, pc, r1, lsl #2
     304:	00000000 	andeq	r0, r0, r0
     308:	cc000000 	stcgt	0, cr0, [r0], {-0}
     30c:	d8000005 	stmdale	r0, {r0, r2}
     310:	0c000005 	stceq	0, cr0, [r0], {5}
     314:	3a007300 	bcc	1cf1c <IRQ_STACK_SIZE+0x14f1c>
     318:	341a3125 	ldrcc	r3, [sl], #-293	; 0xfffffedb
     31c:	22007124 	andcs	r7, r0, #36, 2
     320:	0005d89f 	muleq	r5, pc, r8	; <UNPREDICTABLE>
     324:	0005e400 	andeq	lr, r5, r0, lsl #8
     328:	73000e00 	movwvc	r0, #3584	; 0xe00
     32c:	731a3f00 	tstvc	sl, #0, 30
     330:	31253a00 	teqcc	r5, r0, lsl #20
     334:	2224341a 	eorcs	r3, r4, #436207616	; 0x1a000000
     338:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     33c:	00000000 	andeq	r0, r0, r0
     340:	0005cc00 	andeq	ip, r5, r0, lsl #24
     344:	0005e400 	andeq	lr, r5, r0, lsl #8
     348:	73000700 	movwvc	r0, #1792	; 0x700
     34c:	3f253400 	svccc	0x00253400
     350:	00009f1a 	andeq	r9, r0, sl, lsl pc
     354:	00000000 	andeq	r0, r0, r0
     358:	05cc0000 	strbeq	r0, [ip]
     35c:	05e40000 	strbeq	r0, [r4, #0]!
     360:	00070000 	andeq	r0, r7, r0
     364:	253a0073 	ldrcs	r0, [sl, #-115]!	; 0xffffff8d
     368:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
     36c:	00000000 	andeq	r0, r0, r0
     370:	cc000000 	stcgt	0, cr0, [r0], {-0}
     374:	e4000005 	str	r0, [r0], #-5
     378:	07000005 	streq	r0, [r0, -r5]
     37c:	3b007300 	blcc	1cf84 <IRQ_STACK_SIZE+0x14f84>
     380:	9f1a3125 	svcls	0x001a3125
	...
     38c:	000005c0 	andeq	r0, r0, r0, asr #11
     390:	000005c4 	andeq	r0, r0, r4, asr #11
     394:	c4500001 	ldrbgt	r0, [r0], #-1
     398:	cc000005 	stcgt	0, cr0, [r0], {5}
     39c:	01000005 	tsteq	r0, r5
     3a0:	05cc5300 	strbeq	r5, [ip, #768]	; 0x300
     3a4:	05e40000 	strbeq	r0, [r4, #0]!
     3a8:	00070000 	andeq	r0, r7, r0
     3ac:	253c0073 	ldrcs	r0, [ip, #-115]!	; 0xffffff8d
     3b0:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
     3b4:	00000000 	andeq	r0, r0, r0
     3b8:	ec000000 	stc	0, cr0, [r0], {-0}
     3bc:	f8000005 			; <UNDEFINED> instruction: 0xf8000005
     3c0:	01000005 	tsteq	r0, r5
     3c4:	05f85000 	ldrbeq	r5, [r8, #0]!
     3c8:	060f0000 	streq	r0, [pc], -r0
     3cc:	00010000 	andeq	r0, r1, r0
     3d0:	00060f53 	andeq	r0, r6, r3, asr pc
     3d4:	00064c00 	andeq	r4, r6, r0, lsl #24
     3d8:	f3000400 	vshl.u8	d0, d0, d0
     3dc:	009f5001 	addseq	r5, pc, r1
     3e0:	00000000 	andeq	r0, r0, r0
     3e4:	ec000000 	stc	0, cr0, [r0], {-0}
     3e8:	04000005 	streq	r0, [r0], #-5
     3ec:	01000006 	tsteq	r0, r6
     3f0:	06045100 	streq	r5, [r4], -r0, lsl #2
     3f4:	060f0000 	streq	r0, [pc], -r0
     3f8:	00010000 	andeq	r0, r1, r0
     3fc:	00060f52 	andeq	r0, r6, r2, asr pc
     400:	00064c00 	andeq	r4, r6, r0, lsl #24
     404:	f3000400 	vshl.u8	d0, d0, d0
     408:	009f5101 	addseq	r5, pc, r1, lsl #2
     40c:	00000000 	andeq	r0, r0, r0
     410:	34000000 	strcc	r0, [r0], #-0
     414:	40000006 	andmi	r0, r0, r6
     418:	0c000006 	stceq	0, cr0, [r0], {6}
     41c:	3a007200 	bcc	1cc24 <IRQ_STACK_SIZE+0x14c24>
     420:	341a3125 	ldrcc	r3, [sl], #-293	; 0xfffffedb
     424:	22007324 	andcs	r7, r0, #36, 6	; 0x90000000
     428:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     42c:	00000000 	andeq	r0, r0, r0
     430:	00063400 	andeq	r3, r6, r0, lsl #8
     434:	00064000 	andeq	r4, r6, r0
     438:	72000700 	andvc	r0, r0, #0, 14
     43c:	31253a00 	teqcc	r5, r0, lsl #20
     440:	00009f1a 	andeq	r9, r0, sl, lsl pc
     444:	00000000 	andeq	r0, r0, r0
     448:	062c0000 	strteq	r0, [ip], -r0
     44c:	06300000 	ldrteq	r0, [r0], -r0
     450:	00010000 	andeq	r0, r1, r0
     454:	00063050 	andeq	r3, r6, r0, asr r0
     458:	00063400 	andeq	r3, r6, r0, lsl #8
     45c:	52000100 	andpl	r0, r0, #0, 2
     460:	00000634 	andeq	r0, r0, r4, lsr r6
     464:	00000640 	andeq	r0, r0, r0, asr #12
     468:	00720007 	rsbseq	r0, r2, r7
     46c:	1a31253c 	bne	c49964 <STACK_SIZE+0x449964>
     470:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     474:	00000000 	andeq	r0, r0, r0
     478:	00064c00 	andeq	r4, r6, r0, lsl #24
     47c:	00066000 	andeq	r6, r6, r0
     480:	50000100 	andpl	r0, r0, r0, lsl #2
     484:	00000660 	andeq	r0, r0, r0, ror #12
     488:	00000688 	andeq	r0, r0, r8, lsl #13
     48c:	88540001 	ldmdahi	r4, {r0}^
     490:	8c000006 	stchi	0, cr0, [r0], {6}
     494:	04000006 	streq	r0, [r0], #-6
     498:	5001f300 	andpl	pc, r1, r0, lsl #6
     49c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     4a0:	00000000 	andeq	r0, r0, r0
     4a4:	00064c00 	andeq	r4, r6, r0, lsl #24
     4a8:	00066400 	andeq	r6, r6, r0, lsl #8
     4ac:	51000100 	mrspl	r0, (UNDEF: 16)
     4b0:	00000664 	andeq	r0, r0, r4, ror #12
     4b4:	0000066f 	andeq	r0, r0, pc, ror #12
     4b8:	6f520001 	svcvs	0x00520001
     4bc:	8c000006 	stchi	0, cr0, [r0], {6}
     4c0:	04000006 	streq	r0, [r0], #-6
     4c4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     4c8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     4cc:	00000000 	andeq	r0, r0, r0
     4d0:	00068c00 	andeq	r8, r6, r0, lsl #24
     4d4:	00069f00 	andeq	r9, r6, r0, lsl #30
     4d8:	50000100 	andpl	r0, r0, r0, lsl #2
     4dc:	0000069f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
     4e0:	000006b0 			; <UNDEFINED> instruction: 0x000006b0
     4e4:	b0540001 	subslt	r0, r4, r1
     4e8:	b3000006 	movwlt	r0, #6
     4ec:	01000006 	tsteq	r0, r6
     4f0:	06b35000 	ldrteq	r5, [r3], r0
     4f4:	06b40000 	ldrteq	r0, [r4], r0
     4f8:	00040000 	andeq	r0, r4, r0
     4fc:	9f5001f3 	svcls	0x005001f3
	...
     508:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
     50c:	000006c7 	andeq	r0, r0, r7, asr #13
     510:	c7500001 	ldrbgt	r0, [r0, -r1]
     514:	d8000006 	stmdale	r0, {r1, r2}
     518:	01000006 	tsteq	r0, r6
     51c:	06d85400 	ldrbeq	r5, [r8], r0, lsl #8
     520:	06db0000 	ldrbeq	r0, [fp], r0
     524:	00010000 	andeq	r0, r1, r0
     528:	0006db50 	andeq	sp, r6, r0, asr fp
     52c:	0006dc00 	andeq	sp, r6, r0, lsl #24
     530:	f3000400 	vshl.u8	d0, d0, d0
     534:	009f5001 	addseq	r5, pc, r1
     538:	00000000 	andeq	r0, r0, r0
     53c:	9c000000 	stcls	0, cr0, [r0], {-0}
     540:	a0000007 	andge	r0, r0, r7
     544:	01000007 	tsteq	r0, r7
     548:	07a05000 	streq	r5, [r0, r0]!
     54c:	07a40000 	streq	r0, [r4, r0]!
     550:	00030000 	andeq	r0, r3, r0
     554:	009f0170 	addseq	r0, pc, r0, ror r1	; <UNPREDICTABLE>
	...
     560:	1c000000 	stcne	0, cr0, [r0], {-0}
     564:	02000000 	andeq	r0, r0, #0
     568:	1c9f3000 	ldcne	0, cr3, [pc], {0}
     56c:	5c000000 	stcpl	0, cr0, [r0], {-0}
     570:	01000000 	mrseq	r0, (UNDEF: 0)
     574:	005c5300 	subseq	r5, ip, r0, lsl #6
     578:	00cc0000 	sbceq	r0, ip, r0
     57c:	00030000 	andeq	r0, r3, r0
     580:	cc9f7873 	ldcgt	8, cr7, [pc], {115}	; 0x73
     584:	e0000000 	and	r0, r0, r0
     588:	01000000 	mrseq	r0, (UNDEF: 0)
     58c:	00e05300 	rsceq	r5, r0, r0, lsl #6
     590:	00ec0000 	rsceq	r0, ip, r0
     594:	00030000 	andeq	r0, r3, r0
     598:	ec9f7f73 	ldc	15, cr7, [pc], {115}	; 0x73
     59c:	fc000000 	stc2	0, cr0, [r0], {-0}
     5a0:	01000000 	mrseq	r0, (UNDEF: 0)
     5a4:	00005300 	andeq	r5, r0, r0, lsl #6
	...
     5b0:	001c0000 	andseq	r0, ip, r0
     5b4:	00040000 	andeq	r0, r4, r0
     5b8:	9f244a41 	svcls	0x00244a41
     5bc:	0000001c 	andeq	r0, r0, ip, lsl r0
     5c0:	000000bc 	strheq	r0, [r0], -ip
     5c4:	64720003 	ldrbtvs	r0, [r2], #-3
     5c8:	0000bc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
     5cc:	0000cc00 	andeq	ip, r0, r0, lsl #24
     5d0:	71000300 	mrsvc	r0, LR_irq
     5d4:	00d89f64 	sbcseq	r9, r8, r4, ror #30
     5d8:	01000000 	mrseq	r0, (UNDEF: 0)
     5dc:	00010000 	andeq	r0, r1, r0
     5e0:	00000051 	andeq	r0, r0, r1, asr r0
     5e4:	00000000 	andeq	r0, r0, r0
     5e8:	00010000 	andeq	r0, r1, r0
     5ec:	00010800 	andeq	r0, r1, r0, lsl #16
     5f0:	53000100 	movwpl	r0, #256	; 0x100
     5f4:	00000108 	andeq	r0, r0, r8, lsl #2
     5f8:	00000190 	muleq	r0, r0, r1
     5fc:	78730003 	ldmdavc	r3!, {r0, r1}^
     600:	0001b49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
     604:	0001c800 	andeq	ip, r1, r0, lsl #16
     608:	53000100 	movwpl	r0, #256	; 0x100
     60c:	000001c8 	andeq	r0, r0, r8, asr #3
     610:	000001dc 	ldrdeq	r0, [r0], -ip
     614:	7f730003 	svcvc	0x00730003
     618:	0001dc9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
     61c:	0001e800 	andeq	lr, r1, r0, lsl #16
     620:	53000100 	movwpl	r0, #256	; 0x100
	...
     62c:	00000100 	andeq	r0, r0, r0, lsl #2
     630:	00000190 	muleq	r0, r0, r1
     634:	64720003 	ldrbtvs	r0, [r2], #-3
     638:	0001909f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
     63c:	00019800 	andeq	r9, r1, r0, lsl #16
     640:	72000300 	andvc	r0, r0, #0, 6
     644:	01989f68 	orrseq	r9, r8, r8, ror #30
     648:	01a00000 	moveq	r0, r0
     64c:	00030000 	andeq	r0, r3, r0
     650:	a09f6c72 	addsge	r6, pc, r2, ror ip	; <UNPREDICTABLE>
     654:	a4000001 	strge	r0, [r0], #-1
     658:	03000001 	movweq	r0, #1
     65c:	9f707200 	svcls	0x00707200
     660:	000001a4 	andeq	r0, r0, r4, lsr #3
     664:	000001a8 	andeq	r0, r0, r8, lsr #3
     668:	70710003 	rsbsvc	r0, r1, r3
     66c:	0001c09f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
     670:	0001ec00 	andeq	lr, r1, r0, lsl #24
     674:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     680:	000001ec 	andeq	r0, r0, ip, ror #3
     684:	00000228 	andeq	r0, r0, r8, lsr #4
     688:	28530001 	ldmdacs	r3, {r0}^
     68c:	b4000002 	strlt	r0, [r0], #-2
     690:	03000002 	movweq	r0, #2
     694:	9f787300 	svcls	0x00787300
     698:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
     69c:	000002cc 	andeq	r0, r0, ip, asr #5
     6a0:	cc530001 	mrrcgt	0, 0, r0, r3, cr1
     6a4:	e0000002 	and	r0, r0, r2
     6a8:	03000002 	movweq	r0, #2
     6ac:	9f7f7300 	svcls	0x007f7300
     6b0:	000002e0 	andeq	r0, r0, r0, ror #5
     6b4:	000002e8 	andeq	r0, r0, r8, ror #5
     6b8:	00530001 	subseq	r0, r3, r1
     6bc:	00000000 	andeq	r0, r0, r0
     6c0:	ec000000 	stc	0, cr0, [r0], {-0}
     6c4:	a8000001 	stmdage	r0, {r0}
     6c8:	03000002 	movweq	r0, #2
     6cc:	9f647200 	svcls	0x00647200
     6d0:	000002a8 	andeq	r0, r0, r8, lsr #5
     6d4:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
     6d8:	64710003 	ldrbtvs	r0, [r1], #-3
     6dc:	0002c49f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
     6e0:	0002f800 	andeq	pc, r2, r0, lsl #16
     6e4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     6f0:	000002f8 	strdeq	r0, [r0], -r8
     6f4:	00000300 	andeq	r0, r0, r0, lsl #6
     6f8:	00520001 	subseq	r0, r2, r1
     6fc:	10000003 	andne	r0, r0, r3
     700:	03000003 	movweq	r0, #3
     704:	9f7f7200 	svcls	0x007f7200
     708:	00000310 	andeq	r0, r0, r0, lsl r3
     70c:	00000320 	andeq	r0, r0, r0, lsr #6
     710:	00520001 	subseq	r0, r2, r1
     714:	00000000 	andeq	r0, r0, r0
     718:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
     71c:	1c000002 	stcne	0, cr0, [r0], {2}
     720:	01000003 	tsteq	r0, r3
     724:	00005300 	andeq	r5, r0, r0, lsl #6
     728:	00000000 	andeq	r0, r0, r0
     72c:	03180000 	tsteq	r8, #0
     730:	03300000 	teqeq	r0, #0
     734:	00020000 	andeq	r0, r2, r0
     738:	03309f30 	teqeq	r0, #48, 30	; 0xc0
     73c:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
     740:	00020000 	andeq	r0, r2, r0
     744:	00009f31 	andeq	r9, r0, r1, lsr pc
     748:	00000000 	andeq	r0, r0, r0
     74c:	03300000 	teqeq	r0, #0
     750:	03380000 	teqeq	r8, #0
     754:	00020000 	andeq	r0, r2, r0
     758:	03389f30 	teqeq	r8, #48, 30	; 0xc0
     75c:	03400000 	movteq	r0, #0
     760:	00010000 	andeq	r0, r1, r0
     764:	00034053 	andeq	r4, r3, r3, asr r0
     768:	0003cc00 	andeq	ip, r3, r0, lsl #24
     76c:	73000300 	movwvc	r0, #768	; 0x300
     770:	03f09f78 	mvnseq	r9, #120, 30	; 0x1e0
     774:	04080000 	streq	r0, [r8], #-0
     778:	00010000 	andeq	r0, r1, r0
     77c:	00040853 	andeq	r0, r4, r3, asr r8
     780:	00041c00 	andeq	r1, r4, r0, lsl #24
     784:	73000300 	movwvc	r0, #768	; 0x300
     788:	041c9f7f 	ldreq	r9, [ip], #-3967	; 0xfffff081
     78c:	04280000 	strteq	r0, [r8], #-0
     790:	00010000 	andeq	r0, r1, r0
     794:	00000053 	andeq	r0, r0, r3, asr r0
     798:	00000000 	andeq	r0, r0, r0
     79c:	00033000 	andeq	r3, r3, r0
     7a0:	00033800 	andeq	r3, r3, r0, lsl #16
     7a4:	0c000600 	stceq	6, cr0, [r0], {-0}
     7a8:	44001104 	strmi	r1, [r0], #-260	; 0xfffffefc
     7ac:	0003389f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
     7b0:	0003cc00 	andeq	ip, r3, r0, lsl #24
     7b4:	71000300 	mrsvc	r0, LR_irq
     7b8:	03cc9f64 	biceq	r9, ip, #100, 30	; 0x190
     7bc:	03d40000 	bicseq	r0, r4, #0
     7c0:	00030000 	andeq	r0, r3, r0
     7c4:	d49f6871 	ldrle	r6, [pc], #2161	; 7cc <ABORT_STACK_SIZE+0x3cc>
     7c8:	d8000003 	stmdale	r0, {r0, r1}
     7cc:	03000003 	movweq	r0, #3
     7d0:	9f6c7100 	svcls	0x006c7100
     7d4:	000003d8 	ldrdeq	r0, [r0], -r8
     7d8:	000003e0 	andeq	r0, r0, r0, ror #7
     7dc:	70710003 	rsbsvc	r0, r1, r3
     7e0:	0003e09f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
     7e4:	0003e400 	andeq	lr, r3, r0, lsl #8
     7e8:	71000300 	mrsvc	r0, LR_irq
     7ec:	03e49f74 	mvneq	r9, #116, 30	; 0x1d0
     7f0:	03e80000 	mvneq	r0, #0
     7f4:	00030000 	andeq	r0, r3, r0
     7f8:	009f7477 	addseq	r7, pc, r7, ror r4	; <UNPREDICTABLE>
     7fc:	34000004 	strcc	r0, [r0], #-4
     800:	01000004 	tsteq	r0, r4
     804:	00005200 	andeq	r5, r0, r0, lsl #4
     808:	00000000 	andeq	r0, r0, r0
     80c:	061c0000 	ldreq	r0, [ip], -r0
     810:	06200000 	strteq	r0, [r0], -r0
     814:	00020000 	andeq	r0, r2, r0
     818:	06209f30 	qasxeq	r9, r0, r0
     81c:	06240000 	strteq	r0, [r4], -r0
     820:	00020000 	andeq	r0, r2, r0
     824:	06249f31 	qasxeq	r9, r4, r1
     828:	06280000 	strteq	r0, [r8], -r0
     82c:	00020000 	andeq	r0, r2, r0
     830:	06289f32 	qasxeq	r9, r8, r2
     834:	062c0000 	strteq	r0, [ip], -r0
     838:	00020000 	andeq	r0, r2, r0
     83c:	062c9f33 	qasxeq	r9, ip, r3
     840:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
     844:	00020000 	andeq	r0, r2, r0
     848:	00009f34 	andeq	r9, r0, r4, lsr pc
     84c:	00000000 	andeq	r0, r0, r0
     850:	061c0000 	ldreq	r0, [ip], -r0
     854:	06200000 	strteq	r0, [r0], -r0
     858:	00060000 	andeq	r0, r6, r0
     85c:	0013540c 	andseq	r5, r3, ip, lsl #8
     860:	06209f44 	strteq	r9, [r0], -r4, asr #30
     864:	06240000 	strteq	r0, [r4], -r0
     868:	00060000 	andeq	r0, r6, r0
     86c:	0013580c 	andseq	r5, r3, ip, lsl #16
     870:	06249f44 	strteq	r9, [r4], -r4, asr #30
     874:	06280000 	strteq	r0, [r8], -r0
     878:	00060000 	andeq	r0, r6, r0
     87c:	00135c0c 	andseq	r5, r3, ip, lsl #24
     880:	06289f44 	strteq	r9, [r8], -r4, asr #30
     884:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
     888:	00060000 	andeq	r0, r6, r0
     88c:	0013600c 	andseq	r6, r3, ip
     890:	00009f44 	andeq	r9, r0, r4, asr #30
     894:	00000000 	andeq	r0, r0, r0
     898:	04240000 	strteq	r0, [r4], #-0
     89c:	04700000 	ldrbteq	r0, [r0], #-0
     8a0:	00020000 	andeq	r0, r2, r0
     8a4:	04709f30 	ldrbteq	r9, [r0], #-3888	; 0xfffff0d0
     8a8:	04a80000 	strteq	r0, [r8], #0
     8ac:	00020000 	andeq	r0, r2, r0
     8b0:	04a89f31 	strteq	r9, [r8], #3889	; 0xf31
     8b4:	04ec0000 	strbteq	r0, [ip], #0
     8b8:	00020000 	andeq	r0, r2, r0
     8bc:	04ec9f32 	strbteq	r9, [ip], #3890	; 0xf32
     8c0:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
     8c4:	00020000 	andeq	r0, r2, r0
     8c8:	00009f34 	andeq	r9, r0, r4, lsr pc
     8cc:	00000000 	andeq	r0, r0, r0
     8d0:	04240000 	strteq	r0, [r4], #-0
     8d4:	04700000 	ldrbteq	r0, [r0], #-0
     8d8:	00060000 	andeq	r0, r6, r0
     8dc:	0012c40c 	andseq	ip, r2, ip, lsl #8
     8e0:	04709f44 	ldrbteq	r9, [r0], #-3908	; 0xfffff0bc
     8e4:	04a80000 	strteq	r0, [r8], #0
     8e8:	00060000 	andeq	r0, r6, r0
     8ec:	0012c80c 	andseq	ip, r2, ip, lsl #16
     8f0:	04a89f44 	strteq	r9, [r8], #3908	; 0xf44
     8f4:	04ec0000 	strbteq	r0, [ip], #0
     8f8:	00060000 	andeq	r0, r6, r0
     8fc:	0012cc0c 	andseq	ip, r2, ip, lsl #24
     900:	04ec9f44 	strbteq	r9, [ip], #3908	; 0xf44
     904:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
     908:	00060000 	andeq	r0, r6, r0
     90c:	0012d00c 	andseq	sp, r2, ip
     910:	00009f44 	andeq	r9, r0, r4, asr #30
     914:	00000000 	andeq	r0, r0, r0
     918:	04ec0000 	strbteq	r0, [ip], #0
     91c:	04f00000 	ldrbteq	r0, [r0], #0
     920:	00020000 	andeq	r0, r2, r0
     924:	04f09f30 	ldrbteq	r9, [r0], #3888	; 0xf30
     928:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
     92c:	00020000 	andeq	r0, r2, r0
     930:	00009f34 	andeq	r9, r0, r4, lsr pc
     934:	00000000 	andeq	r0, r0, r0
     938:	04ec0000 	strbteq	r0, [ip], #0
     93c:	04f00000 	ldrbteq	r0, [r0], #0
     940:	00060000 	andeq	r0, r6, r0
     944:	0012d40c 	andseq	sp, r2, ip, lsl #8
     948:	04f09f44 	ldrbteq	r9, [r0], #3908	; 0xf44
     94c:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
     950:	00060000 	andeq	r0, r6, r0
     954:	0012e00c 	andseq	lr, r2, ip
     958:	00009f44 	andeq	r9, r0, r4, asr #30
     95c:	00000000 	andeq	r0, r0, r0
     960:	04f00000 	ldrbteq	r0, [r0], #0
     964:	04f80000 	ldrbteq	r0, [r8], #0
     968:	00020000 	andeq	r0, r2, r0
     96c:	04f89f30 	ldrbteq	r9, [r8], #3888	; 0xf30
     970:	05000000 	streq	r0, [r0, #-0]
     974:	00020000 	andeq	r0, r2, r0
     978:	05009f32 	streq	r9, [r0, #-3890]	; 0xfffff0ce
     97c:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
     980:	00020000 	andeq	r0, r2, r0
     984:	00009f34 	andeq	r9, r0, r4, lsr pc
     988:	00000000 	andeq	r0, r0, r0
     98c:	04f00000 	ldrbteq	r0, [r0], #0
     990:	04f80000 	ldrbteq	r0, [r8], #0
     994:	00060000 	andeq	r0, r6, r0
     998:	0012e40c 	andseq	lr, r2, ip, lsl #8
     99c:	04f89f44 	ldrbteq	r9, [r8], #3908	; 0xf44
     9a0:	05000000 	streq	r0, [r0, #-0]
     9a4:	00060000 	andeq	r0, r6, r0
     9a8:	0012ec0c 	andseq	lr, r2, ip, lsl #24
     9ac:	05009f44 	streq	r9, [r0, #-3908]	; 0xfffff0bc
     9b0:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
     9b4:	00060000 	andeq	r0, r6, r0
     9b8:	0012f00c 	andseq	pc, r2, ip
     9bc:	00009f44 	andeq	r9, r0, r4, asr #30
     9c0:	00000000 	andeq	r0, r0, r0
     9c4:	05000000 	streq	r0, [r0, #-0]
     9c8:	05480000 	strbeq	r0, [r8, #-0]
     9cc:	00020000 	andeq	r0, r2, r0
     9d0:	05489f31 	strbeq	r9, [r8, #-3889]	; 0xfffff0cf
     9d4:	05500000 	ldrbeq	r0, [r0, #-0]
     9d8:	00020000 	andeq	r0, r2, r0
     9dc:	05509f32 	ldrbeq	r9, [r0, #-3890]	; 0xfffff0ce
     9e0:	05580000 	ldrbeq	r0, [r8, #-0]
     9e4:	00020000 	andeq	r0, r2, r0
     9e8:	05589f33 	ldrbeq	r9, [r8, #-3891]	; 0xfffff0cd
     9ec:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
     9f0:	00020000 	andeq	r0, r2, r0
     9f4:	00009f34 	andeq	r9, r0, r4, lsr pc
     9f8:	00000000 	andeq	r0, r0, r0
     9fc:	05000000 	streq	r0, [r0, #-0]
     a00:	05480000 	strbeq	r0, [r8, #-0]
     a04:	00060000 	andeq	r0, r6, r0
     a08:	0012f80c 	andseq	pc, r2, ip, lsl #16
     a0c:	05489f44 	strbeq	r9, [r8, #-3908]	; 0xfffff0bc
     a10:	05500000 	ldrbeq	r0, [r0, #-0]
     a14:	00060000 	andeq	r0, r6, r0
     a18:	0012fc0c 	andseq	pc, r2, ip, lsl #24
     a1c:	05509f44 	ldrbeq	r9, [r0, #-3908]	; 0xfffff0bc
     a20:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
     a24:	00060000 	andeq	r0, r6, r0
     a28:	0013000c 	andseq	r0, r3, ip
     a2c:	00009f44 	andeq	r9, r0, r4, asr #30
     a30:	00000000 	andeq	r0, r0, r0
     a34:	05580000 	ldrbeq	r0, [r8, #-0]
     a38:	05600000 	strbeq	r0, [r0, #-0]!
     a3c:	00020000 	andeq	r0, r2, r0
     a40:	05609f30 	strbeq	r9, [r0, #-3888]!	; 0xfffff0d0
     a44:	05680000 	strbeq	r0, [r8, #-0]!
     a48:	00020000 	andeq	r0, r2, r0
     a4c:	05689f31 	strbeq	r9, [r8, #-3889]!	; 0xfffff0cf
     a50:	05780000 	ldrbeq	r0, [r8, #-0]!
     a54:	00020000 	andeq	r0, r2, r0
     a58:	05789f33 	ldrbeq	r9, [r8, #-3891]!	; 0xfffff0cd
     a5c:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
     a60:	00020000 	andeq	r0, r2, r0
     a64:	00009f34 	andeq	r9, r0, r4, lsr pc
     a68:	00000000 	andeq	r0, r0, r0
     a6c:	05580000 	ldrbeq	r0, [r8, #-0]
     a70:	05600000 	strbeq	r0, [r0, #-0]!
     a74:	00060000 	andeq	r0, r6, r0
     a78:	0013040c 	andseq	r0, r3, ip, lsl #8
     a7c:	05609f44 	strbeq	r9, [r0, #-3908]!	; 0xfffff0bc
     a80:	05680000 	strbeq	r0, [r8, #-0]!
     a84:	00060000 	andeq	r0, r6, r0
     a88:	0013080c 	andseq	r0, r3, ip, lsl #16
     a8c:	05689f44 	strbeq	r9, [r8, #-3908]!	; 0xfffff0bc
     a90:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
     a94:	00060000 	andeq	r0, r6, r0
     a98:	0013100c 	andseq	r1, r3, ip
     a9c:	00009f44 	andeq	r9, r0, r4, asr #30
     aa0:	00000000 	andeq	r0, r0, r0
     aa4:	05780000 	ldrbeq	r0, [r8, #-0]!
     aa8:	05800000 	streq	r0, [r0]
     aac:	00020000 	andeq	r0, r2, r0
     ab0:	05809f30 	streq	r9, [r0, #3888]	; 0xf30
     ab4:	05880000 	streq	r0, [r8]
     ab8:	00020000 	andeq	r0, r2, r0
     abc:	05889f31 	streq	r9, [r8, #3889]	; 0xf31
     ac0:	05900000 	ldreq	r0, [r0]
     ac4:	00020000 	andeq	r0, r2, r0
     ac8:	05909f32 	ldreq	r9, [r0, #3890]	; 0xf32
     acc:	05c80000 	strbeq	r0, [r8]
     ad0:	00020000 	andeq	r0, r2, r0
     ad4:	05c89f33 	strbeq	r9, [r8, #3891]	; 0xf33
     ad8:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
     adc:	00020000 	andeq	r0, r2, r0
     ae0:	00009f34 	andeq	r9, r0, r4, lsr pc
     ae4:	00000000 	andeq	r0, r0, r0
     ae8:	05780000 	ldrbeq	r0, [r8, #-0]!
     aec:	05800000 	streq	r0, [r0]
     af0:	00060000 	andeq	r0, r6, r0
     af4:	0013140c 	andseq	r1, r3, ip, lsl #8
     af8:	05809f44 	streq	r9, [r0, #3908]	; 0xf44
     afc:	05880000 	streq	r0, [r8]
     b00:	00060000 	andeq	r0, r6, r0
     b04:	0013180c 	andseq	r1, r3, ip, lsl #16
     b08:	05889f44 	streq	r9, [r8, #3908]	; 0xf44
     b0c:	05900000 	ldreq	r0, [r0]
     b10:	00060000 	andeq	r0, r6, r0
     b14:	00131c0c 	andseq	r1, r3, ip, lsl #24
     b18:	05909f44 	ldreq	r9, [r0, #3908]	; 0xf44
     b1c:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
     b20:	00060000 	andeq	r0, r6, r0
     b24:	0013200c 	andseq	r2, r3, ip
     b28:	00009f44 	andeq	r9, r0, r4, asr #30
     b2c:	00000000 	andeq	r0, r0, r0
     b30:	05c80000 	strbeq	r0, [r8]
     b34:	06000000 	streq	r0, [r0], -r0
     b38:	00020000 	andeq	r0, r2, r0
     b3c:	06009f31 			; <UNDEFINED> instruction: 0x06009f31
     b40:	06080000 	streq	r0, [r8], -r0
     b44:	00020000 	andeq	r0, r2, r0
     b48:	06089f32 			; <UNDEFINED> instruction: 0x06089f32
     b4c:	060c0000 	streq	r0, [ip], -r0
     b50:	00020000 	andeq	r0, r2, r0
     b54:	060c9f33 			; <UNDEFINED> instruction: 0x060c9f33
     b58:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
     b5c:	00020000 	andeq	r0, r2, r0
     b60:	00009f34 	andeq	r9, r0, r4, lsr pc
     b64:	00000000 	andeq	r0, r0, r0
     b68:	05c80000 	strbeq	r0, [r8]
     b6c:	06000000 	streq	r0, [r0], -r0
     b70:	00060000 	andeq	r0, r6, r0
     b74:	0013380c 	andseq	r3, r3, ip, lsl #16
     b78:	06009f44 	streq	r9, [r0], -r4, asr #30
     b7c:	06080000 	streq	r0, [r8], -r0
     b80:	00060000 	andeq	r0, r6, r0
     b84:	00133c0c 	andseq	r3, r3, ip, lsl #24
     b88:	06089f44 	streq	r9, [r8], -r4, asr #30
     b8c:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
     b90:	00060000 	andeq	r0, r6, r0
     b94:	0013400c 	andseq	r4, r3, ip
     b98:	00009f44 	andeq	r9, r0, r4, asr #30
     b9c:	00000000 	andeq	r0, r0, r0
     ba0:	060c0000 	streq	r0, [ip], -r0
     ba4:	06100000 	ldreq	r0, [r0], -r0
     ba8:	00020000 	andeq	r0, r2, r0
     bac:	06109f30 	sasxeq	r9, r0, r0
     bb0:	06140000 	ldreq	r0, [r4], -r0
     bb4:	00020000 	andeq	r0, r2, r0
     bb8:	06149f31 	sasxeq	r9, r4, r1
     bbc:	06180000 	ldreq	r0, [r8], -r0
     bc0:	00020000 	andeq	r0, r2, r0
     bc4:	06189f32 	sasxeq	r9, r8, r2
     bc8:	061c0000 	ldreq	r0, [ip], -r0
     bcc:	00020000 	andeq	r0, r2, r0
     bd0:	061c9f33 	sasxeq	r9, ip, r3
     bd4:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
     bd8:	00020000 	andeq	r0, r2, r0
     bdc:	00009f34 	andeq	r9, r0, r4, lsr pc
     be0:	00000000 	andeq	r0, r0, r0
     be4:	060c0000 	streq	r0, [ip], -r0
     be8:	06100000 	ldreq	r0, [r0], -r0
     bec:	00060000 	andeq	r0, r6, r0
     bf0:	0013440c 	andseq	r4, r3, ip, lsl #8
     bf4:	06109f44 	ldreq	r9, [r0], -r4, asr #30
     bf8:	06140000 	ldreq	r0, [r4], -r0
     bfc:	00060000 	andeq	r0, r6, r0
     c00:	0013480c 	andseq	r4, r3, ip, lsl #16
     c04:	06149f44 	ldreq	r9, [r4], -r4, asr #30
     c08:	06180000 	ldreq	r0, [r8], -r0
     c0c:	00060000 	andeq	r0, r6, r0
     c10:	00134c0c 	andseq	r4, r3, ip, lsl #24
     c14:	06189f44 	ldreq	r9, [r8], -r4, asr #30
     c18:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
     c1c:	00060000 	andeq	r0, r6, r0
     c20:	0013500c 	andseq	r5, r3, ip
     c24:	00009f44 	andeq	r9, r0, r4, asr #30
     c28:	00000000 	andeq	r0, r0, r0
     c2c:	062c0000 	strteq	r0, [ip], -r0
     c30:	06300000 	ldrteq	r0, [r0], -r0
     c34:	00020000 	andeq	r0, r2, r0
     c38:	06309f30 	shasxeq	r9, r0, r0
     c3c:	06380000 	ldrteq	r0, [r8], -r0
     c40:	00010000 	andeq	r0, r1, r0
     c44:	00063856 	andeq	r3, r6, r6, asr r8
     c48:	0006c400 	andeq	ip, r6, r0, lsl #8
     c4c:	76000300 	strvc	r0, [r0], -r0, lsl #6
     c50:	06e89f78 			; <UNDEFINED> instruction: 0x06e89f78
     c54:	06fc0000 	ldrbteq	r0, [ip], r0
     c58:	00010000 	andeq	r0, r1, r0
     c5c:	0006fc56 	andeq	pc, r6, r6, asr ip	; <UNPREDICTABLE>
     c60:	00071000 	andeq	r1, r7, r0
     c64:	76000300 	strvc	r0, [r0], -r0, lsl #6
     c68:	07109f7f 			; <UNDEFINED> instruction: 0x07109f7f
     c6c:	07280000 	streq	r0, [r8, -r0]!
     c70:	00010000 	andeq	r0, r1, r0
     c74:	00000056 	andeq	r0, r0, r6, asr r0
     c78:	00000000 	andeq	r0, r0, r0
     c7c:	00062c00 	andeq	r2, r6, r0, lsl #24
     c80:	00063000 	andeq	r3, r6, r0
     c84:	0c000600 	stceq	6, cr0, [r0], {-0}
     c88:	44001360 	strmi	r1, [r0], #-864	; 0xfffffca0
     c8c:	0006309f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
     c90:	0006c400 	andeq	ip, r6, r0, lsl #8
     c94:	73000300 	movwvc	r0, #768	; 0x300
     c98:	06c49f64 	strbeq	r9, [r4], r4, ror #30
     c9c:	06cc0000 	strbeq	r0, [ip], r0
     ca0:	00030000 	andeq	r0, r3, r0
     ca4:	cc9f6873 	ldcgt	8, cr6, [pc], {115}	; 0x73
     ca8:	d0000006 	andle	r0, r0, r6
     cac:	03000006 	movweq	r0, #6
     cb0:	9f6c7300 	svcls	0x006c7300
     cb4:	000006d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     cb8:	000006d8 	ldrdeq	r0, [r0], -r8
     cbc:	70730003 	rsbsvc	r0, r3, r3
     cc0:	0006d89f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
     cc4:	0006dc00 	andeq	sp, r6, r0, lsl #24
     cc8:	73000300 	movwvc	r0, #768	; 0x300
     ccc:	06dc9f74 			; <UNDEFINED> instruction: 0x06dc9f74
     cd0:	06e00000 	strbteq	r0, [r0], r0
     cd4:	00030000 	andeq	r0, r3, r0
     cd8:	f49f7472 			; <UNDEFINED> instruction: 0xf49f7472
     cdc:	1c000006 	stcne	0, cr0, [r0], {6}
     ce0:	01000007 	tsteq	r0, r7
     ce4:	00005200 	andeq	r5, r0, r0, lsl #4
     ce8:	00000000 	andeq	r0, r0, r0
     cec:	07280000 	streq	r0, [r8, -r0]!
     cf0:	07680000 	strbeq	r0, [r8, -r0]!
     cf4:	00010000 	andeq	r0, r1, r0
     cf8:	00076853 	andeq	r6, r7, r3, asr r8
     cfc:	0007f800 	andeq	pc, r7, r0, lsl #16
     d00:	73000300 	movwvc	r0, #768	; 0x300
     d04:	07f89f78 			; <UNDEFINED> instruction: 0x07f89f78
     d08:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
     d0c:	00010000 	andeq	r0, r1, r0
     d10:	00081053 	andeq	r1, r8, r3, asr r0
     d14:	00082400 	andeq	r2, r8, r0, lsl #8
     d18:	73000300 	movwvc	r0, #768	; 0x300
     d1c:	08249f7f 	stmdaeq	r4!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, pc}
     d20:	08330000 	ldmdaeq	r3!, {}	; <UNPREDICTABLE>
     d24:	00010000 	andeq	r0, r1, r0
     d28:	00000053 	andeq	r0, r0, r3, asr r0
     d2c:	00000000 	andeq	r0, r0, r0
     d30:	00072800 	andeq	r2, r7, r0, lsl #16
     d34:	0007e800 	andeq	lr, r7, r0, lsl #16
     d38:	72000300 	andvc	r0, r0, #0, 6
     d3c:	07e89f64 	strbeq	r9, [r8, r4, ror #30]!
     d40:	07f80000 	ldrbeq	r0, [r8, r0]!
     d44:	00030000 	andeq	r0, r3, r0
     d48:	089f6471 	ldmeq	pc, {r0, r4, r5, r6, sl, sp, lr}	; <UNPREDICTABLE>
     d4c:	33000008 	movwcc	r0, #8
     d50:	01000008 	tsteq	r0, r8
     d54:	00005100 	andeq	r5, r0, r0, lsl #2
     d58:	00000000 	andeq	r0, r0, r0
     d5c:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
     d60:	08770000 	ldmdaeq	r7!, {}^	; <UNPREDICTABLE>
     d64:	00010000 	andeq	r0, r1, r0
     d68:	00087750 	andeq	r7, r8, r0, asr r7
     d6c:	00089000 	andeq	r9, r8, r0
     d70:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     d74:	00000890 	muleq	r0, r0, r8
     d78:	00000893 	muleq	r0, r3, r8
     d7c:	93500001 	cmpls	r0, #1
     d80:	a8000008 	stmdage	r0, {r3}
     d84:	01000008 	tsteq	r0, r8
     d88:	08a85400 	stmiaeq	r8!, {sl, ip, lr}
     d8c:	08b00000 	ldmeq	r0!, {}	; <UNPREDICTABLE>
     d90:	00040000 	andeq	r0, r4, r0
     d94:	9f5001f3 	svcls	0x005001f3
     d98:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
     d9c:	000008b3 			; <UNDEFINED> instruction: 0x000008b3
     da0:	b3500001 	cmplt	r0, #1
     da4:	b8000008 	stmdalt	r0, {r3}
     da8:	01000008 	tsteq	r0, r8
     dac:	08b85400 	ldmeq	r8!, {sl, ip, lr}
     db0:	08bb0000 	ldmeq	fp!, {}	; <UNPREDICTABLE>
     db4:	00010000 	andeq	r0, r1, r0
     db8:	0008bb50 	andeq	fp, r8, r0, asr fp
     dbc:	0008c000 	andeq	ip, r8, r0
     dc0:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     dc4:	000008c0 	andeq	r0, r0, r0, asr #17
     dc8:	000008c4 	andeq	r0, r0, r4, asr #17
     dcc:	c4500001 	ldrbgt	r0, [r0], #-1
     dd0:	c8000008 	stmdagt	r0, {r3}
     dd4:	01000008 	tsteq	r0, r8
     dd8:	00005400 	andeq	r5, r0, r0, lsl #8
     ddc:	00000000 	andeq	r0, r0, r0
     de0:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
     de4:	08770000 	ldmdaeq	r7!, {}^	; <UNPREDICTABLE>
     de8:	00010000 	andeq	r0, r1, r0
     dec:	00087751 	andeq	r7, r8, r1, asr r7
     df0:	00089000 	andeq	r9, r8, r0
     df4:	f3000400 	vshl.u8	d0, d0, d0
     df8:	909f5101 	addsls	r5, pc, r1, lsl #2
     dfc:	93000008 	movwls	r0, #8
     e00:	01000008 	tsteq	r0, r8
     e04:	08935100 	ldmeq	r3, {r8, ip, lr}
     e08:	08b00000 	ldmeq	r0!, {}	; <UNPREDICTABLE>
     e0c:	00040000 	andeq	r0, r4, r0
     e10:	9f5101f3 	svcls	0x005101f3
     e14:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
     e18:	000008b3 			; <UNDEFINED> instruction: 0x000008b3
     e1c:	b3510001 	cmplt	r1, #1
     e20:	b8000008 	stmdalt	r0, {r3}
     e24:	04000008 	streq	r0, [r0], #-8
     e28:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     e2c:	0008b89f 	muleq	r8, pc, r8	; <UNPREDICTABLE>
     e30:	0008bb00 	andeq	fp, r8, r0, lsl #22
     e34:	51000100 	mrspl	r0, (UNDEF: 16)
     e38:	000008bb 			; <UNDEFINED> instruction: 0x000008bb
     e3c:	000008c0 	andeq	r0, r0, r0, asr #17
     e40:	01f30004 	mvnseq	r0, r4
     e44:	08c09f51 	stmiaeq	r0, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^
     e48:	08c80000 	stmiaeq	r8, {}^	; <UNPREDICTABLE>
     e4c:	00010000 	andeq	r0, r1, r0
     e50:	00000051 	andeq	r0, r0, r1, asr r0
     e54:	00000000 	andeq	r0, r0, r0
     e58:	00084800 	andeq	r4, r8, r0, lsl #16
     e5c:	00087800 	andeq	r7, r8, r0, lsl #16
     e60:	30000200 	andcc	r0, r0, r0, lsl #4
     e64:	0008789f 	muleq	r8, pc, r8	; <UNPREDICTABLE>
     e68:	00088000 	andeq	r8, r8, r0
     e6c:	50000100 	andpl	r0, r0, r0, lsl #2
     e70:	00000890 	muleq	r0, r0, r8
     e74:	00000894 	muleq	r0, r4, r8
     e78:	9f300002 	svcls	0x00300002
     e7c:	00000894 	muleq	r0, r4, r8
     e80:	0000089c 	muleq	r0, ip, r8
     e84:	b0500001 	subslt	r0, r0, r1
     e88:	b4000008 	strlt	r0, [r0], #-8
     e8c:	02000008 	andeq	r0, r0, #8
     e90:	b49f3000 	ldrlt	r3, [pc], #0	; e98 <ABORT_STACK_SIZE+0xa98>
     e94:	b8000008 	stmdalt	r0, {r3}
     e98:	01000008 	tsteq	r0, r8
     e9c:	08b85000 	ldmeq	r8!, {ip, lr}
     ea0:	08bc0000 	ldmeq	ip!, {}	; <UNPREDICTABLE>
     ea4:	00020000 	andeq	r0, r2, r0
     ea8:	08bc9f30 	ldmeq	ip!, {r4, r5, r8, r9, sl, fp, ip, pc}
     eac:	08c00000 	stmiaeq	r0, {}^	; <UNPREDICTABLE>
     eb0:	00010000 	andeq	r0, r1, r0
     eb4:	0008c050 	andeq	ip, r8, r0, asr r0
     eb8:	0008c800 	andeq	ip, r8, r0, lsl #16
     ebc:	30000200 	andcc	r0, r0, r0, lsl #4
     ec0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     ec4:	00000000 	andeq	r0, r0, r0
     ec8:	0008c800 	andeq	ip, r8, r0, lsl #16
     ecc:	0008f700 	andeq	pc, r8, r0, lsl #14
     ed0:	50000100 	andpl	r0, r0, r0, lsl #2
     ed4:	000008f7 	strdeq	r0, [r0], -r7
     ed8:	0000090c 	andeq	r0, r0, ip, lsl #18
     edc:	0c540001 	mrrceq	0, 0, r0, r4, cr1
     ee0:	30000009 	andcc	r0, r0, r9
     ee4:	04000009 	streq	r0, [r0], #-9
     ee8:	5001f300 	andpl	pc, r1, r0, lsl #6
     eec:	0009309f 	muleq	r9, pc, r0	; <UNPREDICTABLE>
     ef0:	00093300 	andeq	r3, r9, r0, lsl #6
     ef4:	50000100 	andpl	r0, r0, r0, lsl #2
     ef8:	00000933 	andeq	r0, r0, r3, lsr r9
     efc:	00000938 	andeq	r0, r0, r8, lsr r9
     f00:	38540001 	ldmdacc	r4, {r0}^
     f04:	3b000009 	blcc	f30 <ABORT_STACK_SIZE+0xb30>
     f08:	01000009 	tsteq	r0, r9
     f0c:	093b5000 	ldmdbeq	fp!, {ip, lr}
     f10:	09400000 	stmdbeq	r0, {}^	; <UNPREDICTABLE>
     f14:	00010000 	andeq	r0, r1, r0
     f18:	00094054 	andeq	r4, r9, r4, asr r0
     f1c:	00094300 	andeq	r4, r9, r0, lsl #6
     f20:	50000100 	andpl	r0, r0, r0, lsl #2
     f24:	00000943 	andeq	r0, r0, r3, asr #18
     f28:	00000948 	andeq	r0, r0, r8, asr #18
     f2c:	48540001 	ldmdami	r4, {r0}^
     f30:	4c000009 	stcmi	0, cr0, [r0], {9}
     f34:	01000009 	tsteq	r0, r9
     f38:	094c5000 	stmdbeq	ip, {ip, lr}^
     f3c:	09500000 	ldmdbeq	r0, {}^	; <UNPREDICTABLE>
     f40:	00010000 	andeq	r0, r1, r0
     f44:	00000054 	andeq	r0, r0, r4, asr r0
     f48:	00000000 	andeq	r0, r0, r0
     f4c:	0008c800 	andeq	ip, r8, r0, lsl #16
     f50:	0008f700 	andeq	pc, r8, r0, lsl #14
     f54:	51000100 	mrspl	r0, (UNDEF: 16)
     f58:	000008f7 	strdeq	r0, [r0], -r7
     f5c:	00000930 	andeq	r0, r0, r0, lsr r9
     f60:	01f30004 	mvnseq	r0, r4
     f64:	09309f51 	ldmdbeq	r0!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     f68:	09330000 	ldmdbeq	r3!, {}	; <UNPREDICTABLE>
     f6c:	00010000 	andeq	r0, r1, r0
     f70:	00093351 	andeq	r3, r9, r1, asr r3
     f74:	00093800 	andeq	r3, r9, r0, lsl #16
     f78:	f3000400 	vshl.u8	d0, d0, d0
     f7c:	389f5101 	ldmcc	pc, {r0, r8, ip, lr}	; <UNPREDICTABLE>
     f80:	3b000009 	blcc	fac <ABORT_STACK_SIZE+0xbac>
     f84:	01000009 	tsteq	r0, r9
     f88:	093b5100 	ldmdbeq	fp!, {r8, ip, lr}
     f8c:	09400000 	stmdbeq	r0, {}^	; <UNPREDICTABLE>
     f90:	00040000 	andeq	r0, r4, r0
     f94:	9f5101f3 	svcls	0x005101f3
     f98:	00000940 	andeq	r0, r0, r0, asr #18
     f9c:	00000943 	andeq	r0, r0, r3, asr #18
     fa0:	43510001 	cmpmi	r1, #1
     fa4:	48000009 	stmdami	r0, {r0, r3}
     fa8:	04000009 	streq	r0, [r0], #-9
     fac:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     fb0:	0009489f 	muleq	r9, pc, r8	; <UNPREDICTABLE>
     fb4:	00095000 	andeq	r5, r9, r0
     fb8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     fc4:	000008d8 	ldrdeq	r0, [r0], -r8
     fc8:	000008f7 	strdeq	r0, [r0], -r7
     fcc:	f7510001 			; <UNDEFINED> instruction: 0xf7510001
     fd0:	30000008 	andcc	r0, r0, r8
     fd4:	04000009 	streq	r0, [r0], #-9
     fd8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     fdc:	0009309f 	muleq	r9, pc, r0	; <UNPREDICTABLE>
     fe0:	00093300 	andeq	r3, r9, r0, lsl #6
     fe4:	51000100 	mrspl	r0, (UNDEF: 16)
     fe8:	00000933 	andeq	r0, r0, r3, lsr r9
     fec:	00000938 	andeq	r0, r0, r8, lsr r9
     ff0:	01f30004 	mvnseq	r0, r4
     ff4:	09389f51 	ldmdbeq	r8!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     ff8:	093b0000 	ldmdbeq	fp!, {}	; <UNPREDICTABLE>
     ffc:	00010000 	andeq	r0, r1, r0
    1000:	00093b51 	andeq	r3, r9, r1, asr fp
    1004:	00094000 	andeq	r4, r9, r0
    1008:	f3000400 	vshl.u8	d0, d0, d0
    100c:	409f5101 	addsmi	r5, pc, r1, lsl #2
    1010:	43000009 	movwmi	r0, #9
    1014:	01000009 	tsteq	r0, r9
    1018:	09435100 	stmdbeq	r3, {r8, ip, lr}^
    101c:	09480000 	stmdbeq	r8, {}^	; <UNPREDICTABLE>
    1020:	00040000 	andeq	r0, r4, r0
    1024:	9f5101f3 	svcls	0x005101f3
    1028:	00000948 	andeq	r0, r0, r8, asr #18
    102c:	00000950 	andeq	r0, r0, r0, asr r9
    1030:	00510001 	subseq	r0, r1, r1
    1034:	00000000 	andeq	r0, r0, r0
    1038:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    103c:	f7000008 			; <UNDEFINED> instruction: 0xf7000008
    1040:	01000008 	tsteq	r0, r8
    1044:	08f75000 	ldmeq	r7!, {ip, lr}^
    1048:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
    104c:	00010000 	andeq	r0, r1, r0
    1050:	00090c54 	andeq	r0, r9, r4, asr ip
    1054:	00093000 	andeq	r3, r9, r0
    1058:	f3000400 	vshl.u8	d0, d0, d0
    105c:	309f5001 	addscc	r5, pc, r1
    1060:	33000009 	movwcc	r0, #9
    1064:	01000009 	tsteq	r0, r9
    1068:	09335000 	ldmdbeq	r3!, {ip, lr}
    106c:	09380000 	ldmdbeq	r8!, {}	; <UNPREDICTABLE>
    1070:	00010000 	andeq	r0, r1, r0
    1074:	00093854 	andeq	r3, r9, r4, asr r8
    1078:	00093b00 	andeq	r3, r9, r0, lsl #22
    107c:	50000100 	andpl	r0, r0, r0, lsl #2
    1080:	0000093b 	andeq	r0, r0, fp, lsr r9
    1084:	00000940 	andeq	r0, r0, r0, asr #18
    1088:	40540001 	subsmi	r0, r4, r1
    108c:	43000009 	movwmi	r0, #9
    1090:	01000009 	tsteq	r0, r9
    1094:	09435000 	stmdbeq	r3, {ip, lr}^
    1098:	09480000 	stmdbeq	r8, {}^	; <UNPREDICTABLE>
    109c:	00010000 	andeq	r0, r1, r0
    10a0:	00094854 	andeq	r4, r9, r4, asr r8
    10a4:	00094c00 	andeq	r4, r9, r0, lsl #24
    10a8:	50000100 	andpl	r0, r0, r0, lsl #2
    10ac:	0000094c 	andeq	r0, r0, ip, asr #18
    10b0:	00000950 	andeq	r0, r0, r0, asr r9
    10b4:	00540001 	subseq	r0, r4, r1
    10b8:	00000000 	andeq	r0, r0, r0
    10bc:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    10c0:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
    10c4:	02000008 	andeq	r0, r0, #8
    10c8:	f89f3000 			; <UNDEFINED> instruction: 0xf89f3000
    10cc:	00000008 	andeq	r0, r0, r8
    10d0:	01000009 	tsteq	r0, r9
    10d4:	09305000 	ldmdbeq	r0!, {ip, lr}
    10d8:	09340000 	ldmdbeq	r4!, {}	; <UNPREDICTABLE>
    10dc:	00020000 	andeq	r0, r2, r0
    10e0:	09349f30 	ldmdbeq	r4!, {r4, r5, r8, r9, sl, fp, ip, pc}
    10e4:	09380000 	ldmdbeq	r8!, {}	; <UNPREDICTABLE>
    10e8:	00010000 	andeq	r0, r1, r0
    10ec:	00093850 	andeq	r3, r9, r0, asr r8
    10f0:	00093c00 	andeq	r3, r9, r0, lsl #24
    10f4:	30000200 	andcc	r0, r0, r0, lsl #4
    10f8:	00093c9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
    10fc:	00094000 	andeq	r4, r9, r0
    1100:	50000100 	andpl	r0, r0, r0, lsl #2
    1104:	00000940 	andeq	r0, r0, r0, asr #18
    1108:	00000944 	andeq	r0, r0, r4, asr #18
    110c:	9f300002 	svcls	0x00300002
    1110:	00000944 	andeq	r0, r0, r4, asr #18
    1114:	00000948 	andeq	r0, r0, r8, asr #18
    1118:	48500001 	ldmdami	r0, {r0}^
    111c:	50000009 	andpl	r0, r0, r9
    1120:	02000009 	andeq	r0, r0, #9
    1124:	009f3000 	addseq	r3, pc, r0
    1128:	00000000 	andeq	r0, r0, r0
    112c:	50000000 	andpl	r0, r0, r0
    1130:	7f000009 	svcvc	0x00000009
    1134:	01000009 	tsteq	r0, r9
    1138:	097f5000 	ldmdbeq	pc!, {ip, lr}^	; <UNPREDICTABLE>
    113c:	09940000 	ldmibeq	r4, {}	; <UNPREDICTABLE>
    1140:	00010000 	andeq	r0, r1, r0
    1144:	00099454 	andeq	r9, r9, r4, asr r4
    1148:	0009b800 	andeq	fp, r9, r0, lsl #16
    114c:	f3000400 	vshl.u8	d0, d0, d0
    1150:	b89f5001 	ldmlt	pc, {r0, ip, lr}	; <UNPREDICTABLE>
    1154:	bb000009 	bllt	1180 <ABORT_STACK_SIZE+0xd80>
    1158:	01000009 	tsteq	r0, r9
    115c:	09bb5000 	ldmibeq	fp!, {ip, lr}
    1160:	09c00000 	stmibeq	r0, {}^	; <UNPREDICTABLE>
    1164:	00010000 	andeq	r0, r1, r0
    1168:	0009c054 	andeq	ip, r9, r4, asr r0
    116c:	0009c300 	andeq	ip, r9, r0, lsl #6
    1170:	50000100 	andpl	r0, r0, r0, lsl #2
    1174:	000009c3 	andeq	r0, r0, r3, asr #19
    1178:	000009c8 	andeq	r0, r0, r8, asr #19
    117c:	c8540001 	ldmdagt	r4, {r0}^
    1180:	cb000009 	blgt	11ac <ABORT_STACK_SIZE+0xdac>
    1184:	01000009 	tsteq	r0, r9
    1188:	09cb5000 	stmibeq	fp, {ip, lr}^
    118c:	09d00000 	ldmibeq	r0, {}^	; <UNPREDICTABLE>
    1190:	00010000 	andeq	r0, r1, r0
    1194:	0009d054 	andeq	sp, r9, r4, asr r0
    1198:	0009d400 	andeq	sp, r9, r0, lsl #8
    119c:	50000100 	andpl	r0, r0, r0, lsl #2
    11a0:	000009d4 	ldrdeq	r0, [r0], -r4
    11a4:	000009d8 	ldrdeq	r0, [r0], -r8
    11a8:	00540001 	subseq	r0, r4, r1
    11ac:	00000000 	andeq	r0, r0, r0
    11b0:	50000000 	andpl	r0, r0, r0
    11b4:	7f000009 	svcvc	0x00000009
    11b8:	01000009 	tsteq	r0, r9
    11bc:	097f5100 	ldmdbeq	pc!, {r8, ip, lr}^	; <UNPREDICTABLE>
    11c0:	09b80000 	ldmibeq	r8!, {}	; <UNPREDICTABLE>
    11c4:	00040000 	andeq	r0, r4, r0
    11c8:	9f5101f3 	svcls	0x005101f3
    11cc:	000009b8 			; <UNDEFINED> instruction: 0x000009b8
    11d0:	000009bb 			; <UNDEFINED> instruction: 0x000009bb
    11d4:	bb510001 	bllt	14411e0 <STACK_SIZE+0xc411e0>
    11d8:	c0000009 	andgt	r0, r0, r9
    11dc:	04000009 	streq	r0, [r0], #-9
    11e0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    11e4:	0009c09f 	muleq	r9, pc, r0	; <UNPREDICTABLE>
    11e8:	0009c300 	andeq	ip, r9, r0, lsl #6
    11ec:	51000100 	mrspl	r0, (UNDEF: 16)
    11f0:	000009c3 	andeq	r0, r0, r3, asr #19
    11f4:	000009c8 	andeq	r0, r0, r8, asr #19
    11f8:	01f30004 	mvnseq	r0, r4
    11fc:	09c89f51 	stmibeq	r8, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^
    1200:	09cb0000 	stmibeq	fp, {}^	; <UNPREDICTABLE>
    1204:	00010000 	andeq	r0, r1, r0
    1208:	0009cb51 	andeq	ip, r9, r1, asr fp
    120c:	0009d000 	andeq	sp, r9, r0
    1210:	f3000400 	vshl.u8	d0, d0, d0
    1214:	d09f5101 	addsle	r5, pc, r1, lsl #2
    1218:	d8000009 	stmdale	r0, {r0, r3}
    121c:	01000009 	tsteq	r0, r9
    1220:	00005100 	andeq	r5, r0, r0, lsl #2
    1224:	00000000 	andeq	r0, r0, r0
    1228:	09600000 	stmdbeq	r0!, {}^	; <UNPREDICTABLE>
    122c:	097f0000 	ldmdbeq	pc!, {}^	; <UNPREDICTABLE>
    1230:	00010000 	andeq	r0, r1, r0
    1234:	00097f51 	andeq	r7, r9, r1, asr pc
    1238:	0009b800 	andeq	fp, r9, r0, lsl #16
    123c:	f3000400 	vshl.u8	d0, d0, d0
    1240:	b89f5101 	ldmlt	pc, {r0, r8, ip, lr}	; <UNPREDICTABLE>
    1244:	bb000009 	bllt	1270 <ABORT_STACK_SIZE+0xe70>
    1248:	01000009 	tsteq	r0, r9
    124c:	09bb5100 	ldmibeq	fp!, {r8, ip, lr}
    1250:	09c00000 	stmibeq	r0, {}^	; <UNPREDICTABLE>
    1254:	00040000 	andeq	r0, r4, r0
    1258:	9f5101f3 	svcls	0x005101f3
    125c:	000009c0 	andeq	r0, r0, r0, asr #19
    1260:	000009c3 	andeq	r0, r0, r3, asr #19
    1264:	c3510001 	cmpgt	r1, #1
    1268:	c8000009 	stmdagt	r0, {r0, r3}
    126c:	04000009 	streq	r0, [r0], #-9
    1270:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1274:	0009c89f 	muleq	r9, pc, r8	; <UNPREDICTABLE>
    1278:	0009cb00 	andeq	ip, r9, r0, lsl #22
    127c:	51000100 	mrspl	r0, (UNDEF: 16)
    1280:	000009cb 	andeq	r0, r0, fp, asr #19
    1284:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1288:	01f30004 	mvnseq	r0, r4
    128c:	09d09f51 	ldmibeq	r0, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^
    1290:	09d80000 	ldmibeq	r8, {}^	; <UNPREDICTABLE>
    1294:	00010000 	andeq	r0, r1, r0
    1298:	00000051 	andeq	r0, r0, r1, asr r0
    129c:	00000000 	andeq	r0, r0, r0
    12a0:	00096000 	andeq	r6, r9, r0
    12a4:	00097f00 	andeq	r7, r9, r0, lsl #30
    12a8:	50000100 	andpl	r0, r0, r0, lsl #2
    12ac:	0000097f 	andeq	r0, r0, pc, ror r9
    12b0:	00000994 	muleq	r0, r4, r9
    12b4:	94540001 	ldrbls	r0, [r4], #-1
    12b8:	b8000009 	stmdalt	r0, {r0, r3}
    12bc:	04000009 	streq	r0, [r0], #-9
    12c0:	5001f300 	andpl	pc, r1, r0, lsl #6
    12c4:	0009b89f 	muleq	r9, pc, r8	; <UNPREDICTABLE>
    12c8:	0009bb00 	andeq	fp, r9, r0, lsl #22
    12cc:	50000100 	andpl	r0, r0, r0, lsl #2
    12d0:	000009bb 			; <UNDEFINED> instruction: 0x000009bb
    12d4:	000009c0 	andeq	r0, r0, r0, asr #19
    12d8:	c0540001 	subsgt	r0, r4, r1
    12dc:	c3000009 	movwgt	r0, #9
    12e0:	01000009 	tsteq	r0, r9
    12e4:	09c35000 	stmibeq	r3, {ip, lr}^
    12e8:	09c80000 	stmibeq	r8, {}^	; <UNPREDICTABLE>
    12ec:	00010000 	andeq	r0, r1, r0
    12f0:	0009c854 	andeq	ip, r9, r4, asr r8
    12f4:	0009cb00 	andeq	ip, r9, r0, lsl #22
    12f8:	50000100 	andpl	r0, r0, r0, lsl #2
    12fc:	000009cb 	andeq	r0, r0, fp, asr #19
    1300:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1304:	d0540001 	subsle	r0, r4, r1
    1308:	d4000009 	strle	r0, [r0], #-9
    130c:	01000009 	tsteq	r0, r9
    1310:	09d45000 	ldmibeq	r4, {ip, lr}^
    1314:	09d80000 	ldmibeq	r8, {}^	; <UNPREDICTABLE>
    1318:	00010000 	andeq	r0, r1, r0
    131c:	00000054 	andeq	r0, r0, r4, asr r0
    1320:	00000000 	andeq	r0, r0, r0
    1324:	00096000 	andeq	r6, r9, r0
    1328:	00098000 	andeq	r8, r9, r0
    132c:	30000200 	andcc	r0, r0, r0, lsl #4
    1330:	0009809f 	muleq	r9, pc, r0	; <UNPREDICTABLE>
    1334:	00098800 	andeq	r8, r9, r0, lsl #16
    1338:	50000100 	andpl	r0, r0, r0, lsl #2
    133c:	000009b8 			; <UNDEFINED> instruction: 0x000009b8
    1340:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
    1344:	9f300002 	svcls	0x00300002
    1348:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
    134c:	000009c0 	andeq	r0, r0, r0, asr #19
    1350:	c0500001 	subsgt	r0, r0, r1
    1354:	c4000009 	strgt	r0, [r0], #-9
    1358:	02000009 	andeq	r0, r0, #9
    135c:	c49f3000 	ldrgt	r3, [pc], #0	; 1364 <ABORT_STACK_SIZE+0xf64>
    1360:	c8000009 	stmdagt	r0, {r0, r3}
    1364:	01000009 	tsteq	r0, r9
    1368:	09c85000 	stmibeq	r8, {ip, lr}^
    136c:	09cc0000 	stmibeq	ip, {}^	; <UNPREDICTABLE>
    1370:	00020000 	andeq	r0, r2, r0
    1374:	09cc9f30 	stmibeq	ip, {r4, r5, r8, r9, sl, fp, ip, pc}^
    1378:	09d00000 	ldmibeq	r0, {}^	; <UNPREDICTABLE>
    137c:	00010000 	andeq	r0, r1, r0
    1380:	0009d050 	andeq	sp, r9, r0, asr r0
    1384:	0009d800 	andeq	sp, r9, r0, lsl #16
    1388:	30000200 	andcc	r0, r0, r0, lsl #4
    138c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1390:	00000000 	andeq	r0, r0, r0
    1394:	0009d800 	andeq	sp, r9, r0, lsl #16
    1398:	000a0700 	andeq	r0, sl, r0, lsl #14
    139c:	50000100 	andpl	r0, r0, r0, lsl #2
    13a0:	00000a07 	andeq	r0, r0, r7, lsl #20
    13a4:	00000a1c 	andeq	r0, r0, ip, lsl sl
    13a8:	1c540001 	mrrcne	0, 0, r0, r4, cr1
    13ac:	4000000a 	andmi	r0, r0, sl
    13b0:	0400000a 	streq	r0, [r0], #-10
    13b4:	5001f300 	andpl	pc, r1, r0, lsl #6
    13b8:	000a409f 	muleq	sl, pc, r0	; <UNPREDICTABLE>
    13bc:	000a4300 	andeq	r4, sl, r0, lsl #6
    13c0:	50000100 	andpl	r0, r0, r0, lsl #2
    13c4:	00000a43 	andeq	r0, r0, r3, asr #20
    13c8:	00000a48 	andeq	r0, r0, r8, asr #20
    13cc:	48540001 	ldmdami	r4, {r0}^
    13d0:	4b00000a 	blmi	1400 <ABORT_STACK_SIZE+0x1000>
    13d4:	0100000a 	tsteq	r0, sl
    13d8:	0a4b5000 	beq	12d53e0 <STACK_SIZE+0xad53e0>
    13dc:	0a500000 	beq	14013e4 <STACK_SIZE+0xc013e4>
    13e0:	00010000 	andeq	r0, r1, r0
    13e4:	000a5054 	andeq	r5, sl, r4, asr r0
    13e8:	000a5300 	andeq	r5, sl, r0, lsl #6
    13ec:	50000100 	andpl	r0, r0, r0, lsl #2
    13f0:	00000a53 	andeq	r0, r0, r3, asr sl
    13f4:	00000a58 	andeq	r0, r0, r8, asr sl
    13f8:	58540001 	ldmdapl	r4, {r0}^
    13fc:	5c00000a 	stcpl	0, cr0, [r0], {10}
    1400:	0100000a 	tsteq	r0, sl
    1404:	0a5c5000 	beq	171540c <STACK_SIZE+0xf1540c>
    1408:	0a600000 	beq	1801410 <STACK_SIZE+0x1001410>
    140c:	00010000 	andeq	r0, r1, r0
    1410:	00000054 	andeq	r0, r0, r4, asr r0
    1414:	00000000 	andeq	r0, r0, r0
    1418:	0009d800 	andeq	sp, r9, r0, lsl #16
    141c:	000a0700 	andeq	r0, sl, r0, lsl #14
    1420:	51000100 	mrspl	r0, (UNDEF: 16)
    1424:	00000a07 	andeq	r0, r0, r7, lsl #20
    1428:	00000a40 	andeq	r0, r0, r0, asr #20
    142c:	01f30004 	mvnseq	r0, r4
    1430:	0a409f51 	beq	102917c <STACK_SIZE+0x82917c>
    1434:	0a430000 	beq	10c143c <STACK_SIZE+0x8c143c>
    1438:	00010000 	andeq	r0, r1, r0
    143c:	000a4351 	andeq	r4, sl, r1, asr r3
    1440:	000a4800 	andeq	r4, sl, r0, lsl #16
    1444:	f3000400 	vshl.u8	d0, d0, d0
    1448:	489f5101 	ldmmi	pc, {r0, r8, ip, lr}	; <UNPREDICTABLE>
    144c:	4b00000a 	blmi	147c <ABORT_STACK_SIZE+0x107c>
    1450:	0100000a 	tsteq	r0, sl
    1454:	0a4b5100 	beq	12d585c <STACK_SIZE+0xad585c>
    1458:	0a500000 	beq	1401460 <STACK_SIZE+0xc01460>
    145c:	00040000 	andeq	r0, r4, r0
    1460:	9f5101f3 	svcls	0x005101f3
    1464:	00000a50 	andeq	r0, r0, r0, asr sl
    1468:	00000a53 	andeq	r0, r0, r3, asr sl
    146c:	53510001 	cmppl	r1, #1
    1470:	5800000a 	stmdapl	r0, {r1, r3}
    1474:	0400000a 	streq	r0, [r0], #-10
    1478:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    147c:	000a589f 	muleq	sl, pc, r8	; <UNPREDICTABLE>
    1480:	000a6000 	andeq	r6, sl, r0
    1484:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1490:	000009e8 	andeq	r0, r0, r8, ror #19
    1494:	00000a07 	andeq	r0, r0, r7, lsl #20
    1498:	07510001 	ldrbeq	r0, [r1, -r1]
    149c:	4000000a 	andmi	r0, r0, sl
    14a0:	0400000a 	streq	r0, [r0], #-10
    14a4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    14a8:	000a409f 	muleq	sl, pc, r0	; <UNPREDICTABLE>
    14ac:	000a4300 	andeq	r4, sl, r0, lsl #6
    14b0:	51000100 	mrspl	r0, (UNDEF: 16)
    14b4:	00000a43 	andeq	r0, r0, r3, asr #20
    14b8:	00000a48 	andeq	r0, r0, r8, asr #20
    14bc:	01f30004 	mvnseq	r0, r4
    14c0:	0a489f51 	beq	122920c <STACK_SIZE+0xa2920c>
    14c4:	0a4b0000 	beq	12c14cc <STACK_SIZE+0xac14cc>
    14c8:	00010000 	andeq	r0, r1, r0
    14cc:	000a4b51 	andeq	r4, sl, r1, asr fp
    14d0:	000a5000 	andeq	r5, sl, r0
    14d4:	f3000400 	vshl.u8	d0, d0, d0
    14d8:	509f5101 	addspl	r5, pc, r1, lsl #2
    14dc:	5300000a 	movwpl	r0, #10
    14e0:	0100000a 	tsteq	r0, sl
    14e4:	0a535100 	beq	14d58ec <STACK_SIZE+0xcd58ec>
    14e8:	0a580000 	beq	16014f0 <STACK_SIZE+0xe014f0>
    14ec:	00040000 	andeq	r0, r4, r0
    14f0:	9f5101f3 	svcls	0x005101f3
    14f4:	00000a58 	andeq	r0, r0, r8, asr sl
    14f8:	00000a60 	andeq	r0, r0, r0, ror #20
    14fc:	00510001 	subseq	r0, r1, r1
    1500:	00000000 	andeq	r0, r0, r0
    1504:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    1508:	07000009 	streq	r0, [r0, -r9]
    150c:	0100000a 	tsteq	r0, sl
    1510:	0a075000 	beq	1d5518 <IRQ_STACK_SIZE+0x1cd518>
    1514:	0a1c0000 	beq	70151c <IRQ_STACK_SIZE+0x6f951c>
    1518:	00010000 	andeq	r0, r1, r0
    151c:	000a1c54 	andeq	r1, sl, r4, asr ip
    1520:	000a4000 	andeq	r4, sl, r0
    1524:	f3000400 	vshl.u8	d0, d0, d0
    1528:	409f5001 	addsmi	r5, pc, r1
    152c:	4300000a 	movwmi	r0, #10
    1530:	0100000a 	tsteq	r0, sl
    1534:	0a435000 	beq	10d553c <STACK_SIZE+0x8d553c>
    1538:	0a480000 	beq	1201540 <STACK_SIZE+0xa01540>
    153c:	00010000 	andeq	r0, r1, r0
    1540:	000a4854 	andeq	r4, sl, r4, asr r8
    1544:	000a4b00 	andeq	r4, sl, r0, lsl #22
    1548:	50000100 	andpl	r0, r0, r0, lsl #2
    154c:	00000a4b 	andeq	r0, r0, fp, asr #20
    1550:	00000a50 	andeq	r0, r0, r0, asr sl
    1554:	50540001 	subspl	r0, r4, r1
    1558:	5300000a 	movwpl	r0, #10
    155c:	0100000a 	tsteq	r0, sl
    1560:	0a535000 	beq	14d5568 <STACK_SIZE+0xcd5568>
    1564:	0a580000 	beq	160156c <STACK_SIZE+0xe0156c>
    1568:	00010000 	andeq	r0, r1, r0
    156c:	000a5854 	andeq	r5, sl, r4, asr r8
    1570:	000a5c00 	andeq	r5, sl, r0, lsl #24
    1574:	50000100 	andpl	r0, r0, r0, lsl #2
    1578:	00000a5c 	andeq	r0, r0, ip, asr sl
    157c:	00000a60 	andeq	r0, r0, r0, ror #20
    1580:	00540001 	subseq	r0, r4, r1
    1584:	00000000 	andeq	r0, r0, r0
    1588:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    158c:	08000009 	stmdaeq	r0, {r0, r3}
    1590:	0200000a 	andeq	r0, r0, #10
    1594:	089f3000 	ldmeq	pc, {ip, sp}	; <UNPREDICTABLE>
    1598:	1000000a 	andne	r0, r0, sl
    159c:	0100000a 	tsteq	r0, sl
    15a0:	0a405000 	beq	10155a8 <STACK_SIZE+0x8155a8>
    15a4:	0a440000 	beq	11015ac <STACK_SIZE+0x9015ac>
    15a8:	00020000 	andeq	r0, r2, r0
    15ac:	0a449f30 	beq	1129274 <STACK_SIZE+0x929274>
    15b0:	0a480000 	beq	12015b8 <STACK_SIZE+0xa015b8>
    15b4:	00010000 	andeq	r0, r1, r0
    15b8:	000a4850 	andeq	r4, sl, r0, asr r8
    15bc:	000a4c00 	andeq	r4, sl, r0, lsl #24
    15c0:	30000200 	andcc	r0, r0, r0, lsl #4
    15c4:	000a4c9f 	muleq	sl, pc, ip	; <UNPREDICTABLE>
    15c8:	000a5000 	andeq	r5, sl, r0
    15cc:	50000100 	andpl	r0, r0, r0, lsl #2
    15d0:	00000a50 	andeq	r0, r0, r0, asr sl
    15d4:	00000a54 	andeq	r0, r0, r4, asr sl
    15d8:	9f300002 	svcls	0x00300002
    15dc:	00000a54 	andeq	r0, r0, r4, asr sl
    15e0:	00000a58 	andeq	r0, r0, r8, asr sl
    15e4:	58500001 	ldmdapl	r0, {r0}^
    15e8:	6000000a 	andvs	r0, r0, sl
    15ec:	0200000a 	andeq	r0, r0, #10
    15f0:	009f3000 	addseq	r3, pc, r0
    15f4:	00000000 	andeq	r0, r0, r0
    15f8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    15fc:	2000000b 	andcs	r0, r0, fp
    1600:	0100000b 	tsteq	r0, fp
    1604:	0b205000 	bleq	81560c <STACK_SIZE+0x1560c>
    1608:	0b340000 	bleq	d01610 <STACK_SIZE+0x501610>
    160c:	00040000 	andeq	r0, r4, r0
    1610:	9f5001f3 	svcls	0x005001f3
	...
    161c:	00000b34 	andeq	r0, r0, r4, lsr fp
    1620:	00000b44 	andeq	r0, r0, r4, asr #22
    1624:	44500001 	ldrbmi	r0, [r0], #-1
    1628:	6800000b 	stmdavs	r0, {r0, r1, r3}
    162c:	0400000b 	streq	r0, [r0], #-11
    1630:	5001f300 	andpl	pc, r1, r0, lsl #6
    1634:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1638:	00000000 	andeq	r0, r0, r0
    163c:	000b9800 	andeq	r9, fp, r0, lsl #16
    1640:	000ba000 	andeq	sl, fp, r0
    1644:	50000100 	andpl	r0, r0, r0, lsl #2
    1648:	00000ba0 	andeq	r0, r0, r0, lsr #23
    164c:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
    1650:	01f30004 	mvnseq	r0, r4
    1654:	00009f50 	andeq	r9, r0, r0, asr pc
    1658:	00000000 	andeq	r0, r0, r0
    165c:	0bb40000 	bleq	fed01664 <IRQ_STACK_BASE+0xbad01664>
    1660:	0bb80000 	bleq	fee01668 <IRQ_STACK_BASE+0xbae01668>
    1664:	00010000 	andeq	r0, r1, r0
    1668:	000bb850 	andeq	fp, fp, r0, asr r8
    166c:	000bd400 	andeq	sp, fp, r0, lsl #8
    1670:	f3000400 	vshl.u8	d0, d0, d0
    1674:	009f5001 	addseq	r5, pc, r1
    1678:	00000000 	andeq	r0, r0, r0
    167c:	b4000000 	strlt	r0, [r0], #-0
    1680:	c400000b 	strgt	r0, [r0], #-11
    1684:	0100000b 	tsteq	r0, fp
    1688:	0bc45100 	bleq	ff115a90 <IRQ_STACK_BASE+0xbb115a90>
    168c:	0bd40000 	bleq	ff501694 <IRQ_STACK_BASE+0xbb501694>
    1690:	00040000 	andeq	r0, r4, r0
    1694:	9f5101f3 	svcls	0x005101f3
	...
    16a0:	00000bd4 	ldrdeq	r0, [r0], -r4
    16a4:	00000be4 	andeq	r0, r0, r4, ror #23
    16a8:	e4500001 	ldrb	r0, [r0], #-1
    16ac:	0800000b 	stmdaeq	r0, {r0, r1, r3}
    16b0:	0400000c 	streq	r0, [r0], #-12
    16b4:	5001f300 	andpl	pc, r1, r0, lsl #6
    16b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    16bc:	00000000 	andeq	r0, r0, r0
    16c0:	000c3800 	andeq	r3, ip, r0, lsl #16
    16c4:	000c4000 	andeq	r4, ip, r0
    16c8:	50000100 	andpl	r0, r0, r0, lsl #2
    16cc:	00000c40 	andeq	r0, r0, r0, asr #24
    16d0:	00000c54 	andeq	r0, r0, r4, asr ip
    16d4:	01f30004 	mvnseq	r0, r4
    16d8:	00009f50 	andeq	r9, r0, r0, asr pc
    16dc:	00000000 	andeq	r0, r0, r0
    16e0:	0c540000 	mraeq	r0, r4, acc0
    16e4:	0c580000 	mraeq	r0, r8, acc0
    16e8:	00010000 	andeq	r0, r1, r0
    16ec:	000c5850 	andeq	r5, ip, r0, asr r8
    16f0:	000c7400 	andeq	r7, ip, r0, lsl #8
    16f4:	f3000400 	vshl.u8	d0, d0, d0
    16f8:	009f5001 	addseq	r5, pc, r1
    16fc:	00000000 	andeq	r0, r0, r0
    1700:	54000000 	strpl	r0, [r0], #-0
    1704:	6400000c 	strvs	r0, [r0], #-12
    1708:	0100000c 	tsteq	r0, ip
    170c:	0c645100 	stfeqe	f5, [r4], #-0
    1710:	0c740000 	ldcleq	0, cr0, [r4], #-0
    1714:	00040000 	andeq	r0, r4, r0
    1718:	9f5101f3 	svcls	0x005101f3
	...
    1724:	00000c74 	andeq	r0, r0, r4, ror ip
    1728:	00000c84 	andeq	r0, r0, r4, lsl #25
    172c:	84500001 	ldrbhi	r0, [r0], #-1
    1730:	a800000c 	stmdage	r0, {r2, r3}
    1734:	0400000c 	streq	r0, [r0], #-12
    1738:	5001f300 	andpl	pc, r1, r0, lsl #6
    173c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1740:	00000000 	andeq	r0, r0, r0
    1744:	000ca800 	andeq	sl, ip, r0, lsl #16
    1748:	000cac00 	andeq	sl, ip, r0, lsl #24
    174c:	50000100 	andpl	r0, r0, r0, lsl #2
    1750:	00000cac 	andeq	r0, r0, ip, lsr #25
    1754:	00000cc4 	andeq	r0, r0, r4, asr #25
    1758:	01f30004 	mvnseq	r0, r4
    175c:	0cc49f50 	stcleq	15, cr9, [r4], {80}	; 0x50
    1760:	0cec0000 	stcleq	0, cr0, [ip]
    1764:	00090000 	andeq	r0, r9, r0
    1768:	115001f3 	ldrshne	r0, [r0, #-19]	; 0xffffffed
    176c:	1a408080 	bne	1021974 <STACK_SIZE+0x821974>
    1770:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1774:	00000000 	andeq	r0, r0, r0
    1778:	000ca800 	andeq	sl, ip, r0, lsl #16
    177c:	000cb400 	andeq	fp, ip, r0, lsl #8
    1780:	51000100 	mrspl	r0, (UNDEF: 16)
    1784:	00000cb4 			; <UNDEFINED> instruction: 0x00000cb4
    1788:	00000cec 	andeq	r0, r0, ip, ror #25
    178c:	01f30004 	mvnseq	r0, r4
    1790:	00009f51 	andeq	r9, r0, r1, asr pc
    1794:	00000000 	andeq	r0, r0, r0
    1798:	0ca80000 	stceq	0, cr0, [r8]
    179c:	0cb00000 	ldceq	0, cr0, [r0]
    17a0:	00010000 	andeq	r0, r1, r0
    17a4:	000cb052 	andeq	fp, ip, r2, asr r0
    17a8:	000cc400 	andeq	ip, ip, r0, lsl #8
    17ac:	f3000400 	vshl.u8	d0, d0, d0
    17b0:	c49f5201 	ldrgt	r5, [pc], #513	; 17b8 <ABORT_STACK_SIZE+0x13b8>
    17b4:	e800000c 	stmda	r0, {r2, r3}
    17b8:	0100000c 	tsteq	r0, ip
    17bc:	0ce85400 	cfstrdeq	mvd5, [r8]
    17c0:	0cec0000 	stcleq	0, cr0, [ip]
    17c4:	00080000 	andeq	r0, r8, r0
    17c8:	445201f3 	ldrbmi	r0, [r2], #-499	; 0xfffffe0d
    17cc:	9f244425 	svcls	0x00244425
	...
    17d8:	00000cc8 	andeq	r0, r0, r8, asr #25
    17dc:	00000ccc 	andeq	r0, r0, ip, asr #25
    17e0:	9f300002 	svcls	0x00300002
    17e4:	00000ccc 	andeq	r0, r0, ip, asr #25
    17e8:	00000cd4 	ldrdeq	r0, [r0], -r4
    17ec:	d4520001 	ldrble	r0, [r2], #-1
    17f0:	e000000c 	and	r0, r0, ip
    17f4:	0300000c 	movweq	r0, #12
    17f8:	9f7f7200 	svcls	0x007f7200
    17fc:	00000ce0 	andeq	r0, r0, r0, ror #25
    1800:	00000cec 	andeq	r0, r0, ip, ror #25
    1804:	00520001 	subseq	r0, r2, r1
    1808:	00000000 	andeq	r0, r0, r0
    180c:	ec000000 	stc	0, cr0, [r0], {-0}
    1810:	f000000c 			; <UNDEFINED> instruction: 0xf000000c
    1814:	0100000c 	tsteq	r0, ip
    1818:	0cf05000 	ldcleq	0, cr5, [r0]
    181c:	0d040000 	stceq	0, cr0, [r4, #-0]
    1820:	00040000 	andeq	r0, r4, r0
    1824:	9f5001f3 	svcls	0x005001f3
    1828:	00000d04 	andeq	r0, r0, r4, lsl #26
    182c:	00000d34 	andeq	r0, r0, r4, lsr sp
    1830:	01f30009 	mvnseq	r0, r9
    1834:	80801150 	addhi	r1, r0, r0, asr r1
    1838:	009f1a40 	addseq	r1, pc, r0, asr #20
    183c:	00000000 	andeq	r0, r0, r0
    1840:	ec000000 	stc	0, cr0, [r0], {-0}
    1844:	0000000c 	andeq	r0, r0, ip
    1848:	0100000d 	tsteq	r0, sp
    184c:	0d005100 	stfeqs	f5, [r0, #-0]
    1850:	0d340000 	ldceq	0, cr0, [r4, #-0]
    1854:	00040000 	andeq	r0, r4, r0
    1858:	9f5101f3 	svcls	0x005101f3
	...
    1864:	00000cec 	andeq	r0, r0, ip, ror #25
    1868:	00000cf8 	strdeq	r0, [r0], -r8
    186c:	f8520001 			; <UNDEFINED> instruction: 0xf8520001
    1870:	0400000c 	streq	r0, [r0], #-12
    1874:	0400000d 	streq	r0, [r0], #-13
    1878:	5201f300 	andpl	pc, r1, #0, 6
    187c:	000d049f 	muleq	sp, pc, r4	; <UNPREDICTABLE>
    1880:	000d3000 	andeq	r3, sp, r0
    1884:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1888:	00000d30 	andeq	r0, r0, r0, lsr sp
    188c:	00000d34 	andeq	r0, r0, r4, lsr sp
    1890:	01f30008 	mvnseq	r0, r8
    1894:	44254452 	strtmi	r4, [r5], #-1106	; 0xfffffbae
    1898:	00009f24 	andeq	r9, r0, r4, lsr #30
    189c:	00000000 	andeq	r0, r0, r0
    18a0:	0d100000 	ldceq	0, cr0, [r0, #-0]
    18a4:	0d140000 	ldceq	0, cr0, [r4, #-0]
    18a8:	00020000 	andeq	r0, r2, r0
    18ac:	0d149f30 	ldceq	15, cr9, [r4, #-192]	; 0xffffff40
    18b0:	0d1c0000 	ldceq	0, cr0, [ip, #-0]
    18b4:	00010000 	andeq	r0, r1, r0
    18b8:	000d1c52 	andeq	r1, sp, r2, asr ip
    18bc:	000d2800 	andeq	r2, sp, r0, lsl #16
    18c0:	72000300 	andvc	r0, r0, #0, 6
    18c4:	0d289f7f 	stceq	15, cr9, [r8, #-508]!	; 0xfffffe04
    18c8:	0d340000 	ldceq	0, cr0, [r4, #-0]
    18cc:	00010000 	andeq	r0, r1, r0
    18d0:	00000052 	andeq	r0, r0, r2, asr r0
    18d4:	00000000 	andeq	r0, r0, r0
    18d8:	000d3400 	andeq	r3, sp, r0, lsl #8
    18dc:	000d6000 	andeq	r6, sp, r0
    18e0:	0c000600 	stceq	6, cr0, [r0], {-0}
    18e4:	44001108 	strmi	r1, [r0], #-264	; 0xfffffef8
    18e8:	000d609f 	muleq	sp, pc, r0	; <UNPREDICTABLE>
    18ec:	000d6400 	andeq	r6, sp, r0, lsl #8
    18f0:	0c000600 	stceq	6, cr0, [r0], {-0}
    18f4:	4400110c 	strmi	r1, [r0], #-268	; 0xfffffef4
    18f8:	000d649f 	muleq	sp, pc, r4	; <UNPREDICTABLE>
    18fc:	000d7000 	andeq	r7, sp, r0
    1900:	0c000600 	stceq	6, cr0, [r0], {-0}
    1904:	44001110 	strmi	r1, [r0], #-272	; 0xfffffef0
    1908:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    190c:	00000000 	andeq	r0, r0, r0
    1910:	000d7000 	andeq	r7, sp, r0
    1914:	000d9c00 	andeq	r9, sp, r0, lsl #24
    1918:	0c000600 	stceq	6, cr0, [r0], {-0}
    191c:	44081108 	strmi	r1, [r8], #-264	; 0xfffffef8
    1920:	000d9c9f 	muleq	sp, pc, ip	; <UNPREDICTABLE>
    1924:	000da000 	andeq	sl, sp, r0
    1928:	0c000600 	stceq	6, cr0, [r0], {-0}
    192c:	4408110c 	strmi	r1, [r8], #-268	; 0xfffffef4
    1930:	000da09f 	muleq	sp, pc, r0	; <UNPREDICTABLE>
    1934:	000dac00 	andeq	sl, sp, r0, lsl #24
    1938:	0c000600 	stceq	6, cr0, [r0], {-0}
    193c:	44081110 	strmi	r1, [r8], #-272	; 0xfffffef0
    1940:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1944:	00000000 	andeq	r0, r0, r0
    1948:	000dac00 	andeq	sl, sp, r0, lsl #24
    194c:	000dbc00 	andeq	fp, sp, r0, lsl #24
    1950:	0c000600 	stceq	6, cr0, [r0], {-0}
    1954:	44040000 	strmi	r0, [r4], #-0
    1958:	000dbc9f 	muleq	sp, pc, ip	; <UNPREDICTABLE>
    195c:	000dcc00 	andeq	ip, sp, r0, lsl #24
    1960:	72000300 	andvc	r0, r0, #0, 6
    1964:	0dcc9f64 	stcleq	15, cr9, [ip, #400]	; 0x190
    1968:	0dd00000 	ldcleq	0, cr0, [r0]
    196c:	00030000 	andeq	r0, r3, r0
    1970:	d09f6872 	addsle	r6, pc, r2, ror r8	; <UNPREDICTABLE>
    1974:	d800000d 	stmdale	r0, {r0, r2, r3}
    1978:	0300000d 	movweq	r0, #13
    197c:	9f6c7200 	svcls	0x006c7200
    1980:	00000dd8 	ldrdeq	r0, [r0], -r8
    1984:	00000ddc 	ldrdeq	r0, [r0], -ip
    1988:	70720003 	rsbsvc	r0, r2, r3
    198c:	000ddc9f 	muleq	sp, pc, ip	; <UNPREDICTABLE>
    1990:	000de000 	andeq	lr, sp, r0
    1994:	73000300 	movwvc	r0, #768	; 0x300
    1998:	0df89f70 	ldcleq	15, cr9, [r8, #448]!	; 0x1c0
    199c:	0e140000 	cdpeq	0, 1, cr0, cr4, cr0, {0}
    19a0:	00010000 	andeq	r0, r1, r0
    19a4:	000e1453 	andeq	r1, lr, r3, asr r4
    19a8:	000e2400 	andeq	r2, lr, r0, lsl #8
    19ac:	72000300 	andvc	r0, r0, #0, 6
    19b0:	0e249f64 	cdpeq	15, 2, cr9, cr4, cr4, {3}
    19b4:	0e280000 	cdpeq	0, 2, cr0, cr8, cr0, {0}
    19b8:	00030000 	andeq	r0, r3, r0
    19bc:	289f6872 	ldmcs	pc, {r1, r4, r5, r6, fp, sp, lr}	; <UNPREDICTABLE>
    19c0:	3000000e 	andcc	r0, r0, lr
    19c4:	0300000e 	movweq	r0, #14
    19c8:	9f6c7200 	svcls	0x006c7200
    19cc:	00000e30 	andeq	r0, r0, r0, lsr lr
    19d0:	00000e34 	andeq	r0, r0, r4, lsr lr
    19d4:	70720003 	rsbsvc	r0, r2, r3
    19d8:	000e349f 	muleq	lr, pc, r4	; <UNPREDICTABLE>
    19dc:	000e3800 	andeq	r3, lr, r0, lsl #16
    19e0:	73000300 	movwvc	r0, #768	; 0x300
    19e4:	0e509f70 	mrceq	15, 2, r9, cr0, cr0, {3}
    19e8:	0e6c0000 	cdpeq	0, 6, cr0, cr12, cr0, {0}
    19ec:	00010000 	andeq	r0, r1, r0
    19f0:	000e6c53 	andeq	r6, lr, r3, asr ip
    19f4:	000e7c00 	andeq	r7, lr, r0, lsl #24
    19f8:	72000300 	andvc	r0, r0, #0, 6
    19fc:	0e7c9f64 	cdpeq	15, 7, cr9, cr12, cr4, {3}
    1a00:	0e800000 	cdpeq	0, 8, cr0, cr0, cr0, {0}
    1a04:	00030000 	andeq	r0, r3, r0
    1a08:	809f6872 	addshi	r6, pc, r2, ror r8	; <UNPREDICTABLE>
    1a0c:	8800000e 	stmdahi	r0, {r1, r2, r3}
    1a10:	0300000e 	movweq	r0, #14
    1a14:	9f6c7200 	svcls	0x006c7200
    1a18:	00000e88 	andeq	r0, r0, r8, lsl #29
    1a1c:	00000e8c 	andeq	r0, r0, ip, lsl #29
    1a20:	70720003 	rsbsvc	r0, r2, r3
    1a24:	000e8c9f 	muleq	lr, pc, ip	; <UNPREDICTABLE>
    1a28:	000e9000 	andeq	r9, lr, r0
    1a2c:	73000300 	movwvc	r0, #768	; 0x300
    1a30:	0ea89f70 	mcreq	15, 5, r9, cr8, cr0, {3}
    1a34:	0ec40000 	cdpeq	0, 12, cr0, cr4, cr0, {0}
    1a38:	00010000 	andeq	r0, r1, r0
    1a3c:	000ec453 	andeq	ip, lr, r3, asr r4
    1a40:	000ed400 	andeq	sp, lr, r0, lsl #8
    1a44:	72000300 	andvc	r0, r0, #0, 6
    1a48:	0ed49f64 	cdpeq	15, 13, cr9, cr4, cr4, {3}
    1a4c:	0ed80000 	cdpeq	0, 13, cr0, cr8, cr0, {0}
    1a50:	00030000 	andeq	r0, r3, r0
    1a54:	d89f6872 	ldmle	pc, {r1, r4, r5, r6, fp, sp, lr}	; <UNPREDICTABLE>
    1a58:	e000000e 	and	r0, r0, lr
    1a5c:	0300000e 	movweq	r0, #14
    1a60:	9f6c7200 	svcls	0x006c7200
    1a64:	00000ee0 	andeq	r0, r0, r0, ror #29
    1a68:	00000ee4 	andeq	r0, r0, r4, ror #29
    1a6c:	70720003 	rsbsvc	r0, r2, r3
    1a70:	000ee49f 	muleq	lr, pc, r4	; <UNPREDICTABLE>
    1a74:	000ee800 	andeq	lr, lr, r0, lsl #16
    1a78:	73000300 	movwvc	r0, #768	; 0x300
    1a7c:	0f009f70 	svceq	0x00009f70
    1a80:	0f100000 	svceq	0x00100000
    1a84:	00010000 	andeq	r0, r1, r0
    1a88:	00000053 	andeq	r0, r0, r3, asr r0
    1a8c:	00000000 	andeq	r0, r0, r0
    1a90:	000dac00 	andeq	sl, sp, r0, lsl #24
    1a94:	000dbc00 	andeq	fp, sp, r0, lsl #24
    1a98:	30000200 	andcc	r0, r0, r0, lsl #4
    1a9c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1aa0:	00000000 	andeq	r0, r0, r0
    1aa4:	000f1000 	andeq	r1, pc, r0
    1aa8:	000f2000 	andeq	r2, pc, r0
    1aac:	0c000600 	stceq	6, cr0, [r0], {-0}
    1ab0:	440c0000 	strmi	r0, [ip], #-0
    1ab4:	000f209f 	muleq	pc, pc, r0	; <UNPREDICTABLE>
    1ab8:	000f3000 	andeq	r3, pc, r0
    1abc:	72000300 	andvc	r0, r0, #0, 6
    1ac0:	0f309f64 	svceq	0x00309f64
    1ac4:	0f340000 	svceq	0x00340000
    1ac8:	00030000 	andeq	r0, r3, r0
    1acc:	349f6872 	ldrcc	r6, [pc], #2162	; 1ad4 <ABORT_STACK_SIZE+0x16d4>
    1ad0:	3c00000f 	stccc	0, cr0, [r0], {15}
    1ad4:	0300000f 	movweq	r0, #15
    1ad8:	9f6c7200 	svcls	0x006c7200
    1adc:	00000f3c 	andeq	r0, r0, ip, lsr pc
    1ae0:	00000f40 	andeq	r0, r0, r0, asr #30
    1ae4:	70720003 	rsbsvc	r0, r2, r3
    1ae8:	000f409f 	muleq	pc, pc, r0	; <UNPREDICTABLE>
    1aec:	000f4400 	andeq	r4, pc, r0, lsl #8
    1af0:	73000300 	movwvc	r0, #768	; 0x300
    1af4:	0f5c9f70 	svceq	0x005c9f70
    1af8:	0f780000 	svceq	0x00780000
    1afc:	00010000 	andeq	r0, r1, r0
    1b00:	000f7853 	andeq	r7, pc, r3, asr r8	; <UNPREDICTABLE>
    1b04:	000f8800 	andeq	r8, pc, r0, lsl #16
    1b08:	72000300 	andvc	r0, r0, #0, 6
    1b0c:	0f889f64 	svceq	0x00889f64
    1b10:	0f8c0000 	svceq	0x008c0000
    1b14:	00030000 	andeq	r0, r3, r0
    1b18:	8c9f6872 	ldchi	8, cr6, [pc], {114}	; 0x72
    1b1c:	9400000f 	strls	r0, [r0], #-15
    1b20:	0300000f 	movweq	r0, #15
    1b24:	9f6c7200 	svcls	0x006c7200
    1b28:	00000f94 	muleq	r0, r4, pc	; <UNPREDICTABLE>
    1b2c:	00000f98 	muleq	r0, r8, pc	; <UNPREDICTABLE>
    1b30:	70720003 	rsbsvc	r0, r2, r3
    1b34:	000f989f 	muleq	pc, pc, r8	; <UNPREDICTABLE>
    1b38:	000f9c00 	andeq	r9, pc, r0, lsl #24
    1b3c:	73000300 	movwvc	r0, #768	; 0x300
    1b40:	0fb49f70 	svceq	0x00b49f70
    1b44:	0fd00000 	svceq	0x00d00000
    1b48:	00010000 	andeq	r0, r1, r0
    1b4c:	000fd053 	andeq	sp, pc, r3, asr r0	; <UNPREDICTABLE>
    1b50:	000fe000 	andeq	lr, pc, r0
    1b54:	72000300 	andvc	r0, r0, #0, 6
    1b58:	0fe09f64 	svceq	0x00e09f64
    1b5c:	0fe40000 	svceq	0x00e40000
    1b60:	00030000 	andeq	r0, r3, r0
    1b64:	e49f6872 	ldr	r6, [pc], #2162	; 1b6c <ABORT_STACK_SIZE+0x176c>
    1b68:	ec00000f 	stc	0, cr0, [r0], {15}
    1b6c:	0300000f 	movweq	r0, #15
    1b70:	9f6c7200 	svcls	0x006c7200
    1b74:	00000fec 	andeq	r0, r0, ip, ror #31
    1b78:	00000ff0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1b7c:	70720003 	rsbsvc	r0, r2, r3
    1b80:	000ff09f 	muleq	pc, pc, r0	; <UNPREDICTABLE>
    1b84:	000ff400 	andeq	pc, pc, r0, lsl #8
    1b88:	73000300 	movwvc	r0, #768	; 0x300
    1b8c:	100c9f70 	andne	r9, ip, r0, ror pc
    1b90:	10280000 	eorne	r0, r8, r0
    1b94:	00010000 	andeq	r0, r1, r0
    1b98:	00102853 	andseq	r2, r0, r3, asr r8
    1b9c:	00103800 	andseq	r3, r0, r0, lsl #16
    1ba0:	72000300 	andvc	r0, r0, #0, 6
    1ba4:	10389f64 	eorsne	r9, r8, r4, ror #30
    1ba8:	103c0000 	eorsne	r0, ip, r0
    1bac:	00030000 	andeq	r0, r3, r0
    1bb0:	3c9f6872 	ldccc	8, cr6, [pc], {114}	; 0x72
    1bb4:	44000010 	strmi	r0, [r0], #-16
    1bb8:	03000010 	movweq	r0, #16
    1bbc:	9f6c7200 	svcls	0x006c7200
    1bc0:	00001044 	andeq	r1, r0, r4, asr #32
    1bc4:	00001048 	andeq	r1, r0, r8, asr #32
    1bc8:	70720003 	rsbsvc	r0, r2, r3
    1bcc:	0010489f 	mulseq	r0, pc, r8	; <UNPREDICTABLE>
    1bd0:	00104c00 	andseq	r4, r0, r0, lsl #24
    1bd4:	73000300 	movwvc	r0, #768	; 0x300
    1bd8:	10649f70 	rsbne	r9, r4, r0, ror pc
    1bdc:	10740000 	rsbsne	r0, r4, r0
    1be0:	00010000 	andeq	r0, r1, r0
    1be4:	00000053 	andeq	r0, r0, r3, asr r0
    1be8:	00000000 	andeq	r0, r0, r0
    1bec:	000f1000 	andeq	r1, pc, r0
    1bf0:	000f2000 	andeq	r2, pc, r0
    1bf4:	30000200 	andcc	r0, r0, r0, lsl #4
    1bf8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1bfc:	00000000 	andeq	r0, r0, r0
    1c00:	00108c00 	andseq	r8, r0, r0, lsl #24
    1c04:	00111800 	andseq	r1, r1, r0, lsl #16
    1c08:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    1c14:	0000108c 	andeq	r1, r0, ip, lsl #1
    1c18:	00001094 	muleq	r0, r4, r0
    1c1c:	9f300002 	svcls	0x00300002
    1c20:	00001094 	muleq	r0, r4, r0
    1c24:	0000109c 	muleq	r0, ip, r0
    1c28:	9c540001 	mrrcls	0, 0, r0, r4, cr1
    1c2c:	a0000010 	andge	r0, r0, r0, lsl r0
    1c30:	03000010 	movweq	r0, #16
    1c34:	9f7f7400 	svcls	0x007f7400
    1c38:	000010a0 	andeq	r1, r0, r0, lsr #1
    1c3c:	00001118 	andeq	r1, r0, r8, lsl r1
    1c40:	00540001 	subseq	r0, r4, r1
    1c44:	00000000 	andeq	r0, r0, r0
    1c48:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    1c4c:	c0000011 	andgt	r0, r0, r1, lsl r0
    1c50:	01000011 	tsteq	r0, r1, lsl r0
    1c54:	00005600 	andeq	r5, r0, r0, lsl #12
    1c58:	00000000 	andeq	r0, r0, r0
    1c5c:	11380000 	teqne	r8, r0
    1c60:	11400000 	mrsne	r0, (UNDEF: 64)
    1c64:	00020000 	andeq	r0, r2, r0
    1c68:	11409f30 	cmpne	r0, r0, lsr pc
    1c6c:	11480000 	mrsne	r0, (UNDEF: 72)
    1c70:	00010000 	andeq	r0, r1, r0
    1c74:	00114854 	andseq	r4, r1, r4, asr r8
    1c78:	00114c00 	andseq	r4, r1, r0, lsl #24
    1c7c:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
    1c80:	114c9f7f 	hvcne	51711	; 0xc9ff
    1c84:	11900000 	orrsne	r0, r0, r0
    1c88:	00010000 	andeq	r0, r1, r0
    1c8c:	00000054 	andeq	r0, r0, r4, asr r0
    1c90:	00000000 	andeq	r0, r0, r0
    1c94:	0011b400 	andseq	fp, r1, r0, lsl #8
    1c98:	0011c000 	andseq	ip, r1, r0
    1c9c:	30000200 	andcc	r0, r0, r0, lsl #4
    1ca0:	0011c09f 	mulseq	r1, pc, r0	; <UNPREDICTABLE>
    1ca4:	00120000 	andseq	r0, r2, r0
    1ca8:	53000100 	movwpl	r0, #256	; 0x100
    1cac:	00001200 	andeq	r1, r0, r0, lsl #4
    1cb0:	00001270 	andeq	r1, r0, r0, ror r2
    1cb4:	78730003 	ldmdavc	r3!, {r0, r1}^
    1cb8:	0012709f 	mulseq	r2, pc, r0	; <UNPREDICTABLE>
    1cbc:	00128400 	andseq	r8, r2, r0, lsl #8
    1cc0:	53000100 	movwpl	r0, #256	; 0x100
    1cc4:	00001284 	andeq	r1, r0, r4, lsl #5
    1cc8:	00001294 	muleq	r0, r4, r2
    1ccc:	7f730003 	svcvc	0x00730003
    1cd0:	0012949f 	mulseq	r2, pc, r4	; <UNPREDICTABLE>
    1cd4:	0012a000 	andseq	sl, r2, r0
    1cd8:	53000100 	movwpl	r0, #256	; 0x100
	...
    1ce4:	000011b4 			; <UNDEFINED> instruction: 0x000011b4
    1ce8:	000011c0 	andeq	r1, r0, r0, asr #3
    1cec:	4a410004 	bmi	1041d04 <STACK_SIZE+0x841d04>
    1cf0:	11c09f24 	bicne	r9, r0, r4, lsr #30
    1cf4:	12600000 	rsbne	r0, r0, #0
    1cf8:	00030000 	andeq	r0, r3, r0
    1cfc:	609f6472 	addsvs	r6, pc, r2, ror r4	; <UNPREDICTABLE>
    1d00:	70000012 	andvc	r0, r0, r2, lsl r0
    1d04:	03000012 	movweq	r0, #18
    1d08:	9f647100 	svcls	0x00647100
    1d0c:	0000127c 	andeq	r1, r0, ip, ror r2
    1d10:	000012a4 	andeq	r1, r0, r4, lsr #5
    1d14:	00510001 	subseq	r0, r1, r1
    1d18:	00000000 	andeq	r0, r0, r0
    1d1c:	a4000000 	strge	r0, [r0], #-0
    1d20:	ac000012 	stcge	0, cr0, [r0], {18}
    1d24:	01000012 	tsteq	r0, r2, lsl r0
    1d28:	12ac5300 	adcne	r5, ip, #0, 6
    1d2c:	13340000 	teqne	r4, #0
    1d30:	00030000 	andeq	r0, r3, r0
    1d34:	589f7873 	ldmpl	pc, {r0, r1, r4, r5, r6, fp, ip, sp, lr}	; <UNPREDICTABLE>
    1d38:	6c000013 	stcvs	0, cr0, [r0], {19}
    1d3c:	01000013 	tsteq	r0, r3, lsl r0
    1d40:	136c5300 	cmnne	ip, #0, 6
    1d44:	13800000 	orrne	r0, r0, #0
    1d48:	00030000 	andeq	r0, r3, r0
    1d4c:	809f7f73 	addshi	r7, pc, r3, ror pc	; <UNPREDICTABLE>
    1d50:	8c000013 	stchi	0, cr0, [r0], {19}
    1d54:	01000013 	tsteq	r0, r3, lsl r0
    1d58:	00005300 	andeq	r5, r0, r0, lsl #6
    1d5c:	00000000 	andeq	r0, r0, r0
    1d60:	12a40000 	adcne	r0, r4, #0
    1d64:	13340000 	teqne	r4, #0
    1d68:	00030000 	andeq	r0, r3, r0
    1d6c:	349f6472 	ldrcc	r6, [pc], #1138	; 1d74 <ABORT_STACK_SIZE+0x1974>
    1d70:	3c000013 	stccc	0, cr0, [r0], {19}
    1d74:	03000013 	movweq	r0, #19
    1d78:	9f687200 	svcls	0x00687200
    1d7c:	0000133c 	andeq	r1, r0, ip, lsr r3
    1d80:	00001344 	andeq	r1, r0, r4, asr #6
    1d84:	6c720003 	ldclvs	0, cr0, [r2], #-12
    1d88:	0013449f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    1d8c:	00134800 	andseq	r4, r3, r0, lsl #16
    1d90:	72000300 	andvc	r0, r0, #0, 6
    1d94:	13489f70 	movtne	r9, #36720	; 0x8f70
    1d98:	134c0000 	movtne	r0, #49152	; 0xc000
    1d9c:	00030000 	andeq	r0, r3, r0
    1da0:	649f7071 	ldrvs	r7, [pc], #113	; 1da8 <ABORT_STACK_SIZE+0x19a8>
    1da4:	90000013 	andls	r0, r0, r3, lsl r0
    1da8:	01000013 	tsteq	r0, r3, lsl r0
    1dac:	00005100 	andeq	r5, r0, r0, lsl #2
    1db0:	00000000 	andeq	r0, r0, r0
    1db4:	13900000 	orrsne	r0, r0, #0
    1db8:	13cc0000 	bicne	r0, ip, #0
    1dbc:	00010000 	andeq	r0, r1, r0
    1dc0:	0013cc53 	andseq	ip, r3, r3, asr ip
    1dc4:	00145800 	andseq	r5, r4, r0, lsl #16
    1dc8:	73000300 	movwvc	r0, #768	; 0x300
    1dcc:	145c9f78 	ldrbne	r9, [ip], #-3960	; 0xfffff088
    1dd0:	14700000 	ldrbtne	r0, [r0], #-0
    1dd4:	00010000 	andeq	r0, r1, r0
    1dd8:	00147053 	andseq	r7, r4, r3, asr r0
    1ddc:	00148400 	andseq	r8, r4, r0, lsl #8
    1de0:	73000300 	movwvc	r0, #768	; 0x300
    1de4:	14849f7f 	strne	r9, [r4], #3967	; 0xf7f
    1de8:	148c0000 	strne	r0, [ip], #0
    1dec:	00010000 	andeq	r0, r1, r0
    1df0:	00000053 	andeq	r0, r0, r3, asr r0
    1df4:	00000000 	andeq	r0, r0, r0
    1df8:	00139000 	andseq	r9, r3, r0
    1dfc:	00144c00 	andseq	r4, r4, r0, lsl #24
    1e00:	72000300 	andvc	r0, r0, #0, 6
    1e04:	144c9f64 	strbne	r9, [ip], #-3940	; 0xfffff09c
    1e08:	14580000 	ldrbne	r0, [r8], #-0
    1e0c:	00030000 	andeq	r0, r3, r0
    1e10:	689f6471 	ldmvs	pc, {r0, r4, r5, r6, sl, sp, lr}	; <UNPREDICTABLE>
    1e14:	9c000014 	stcls	0, cr0, [r0], {20}
    1e18:	01000014 	tsteq	r0, r4, lsl r0
    1e1c:	00005100 	andeq	r5, r0, r0, lsl #2
    1e20:	00000000 	andeq	r0, r0, r0
    1e24:	149c0000 	ldrne	r0, [ip], #0
    1e28:	14a40000 	strtne	r0, [r4], #0
    1e2c:	00010000 	andeq	r0, r1, r0
    1e30:	0014a452 	andseq	sl, r4, r2, asr r4
    1e34:	0014b400 	andseq	fp, r4, r0, lsl #8
    1e38:	72000300 	andvc	r0, r0, #0, 6
    1e3c:	14b49f7f 	ldrtne	r9, [r4], #3967	; 0xf7f
    1e40:	14d00000 	ldrbne	r0, [r0], #0
    1e44:	00010000 	andeq	r0, r1, r0
    1e48:	00000052 	andeq	r0, r0, r2, asr r0
    1e4c:	00000000 	andeq	r0, r0, r0
    1e50:	00149c00 	andseq	r9, r4, r0, lsl #24
    1e54:	0014c000 	andseq	ip, r4, r0
    1e58:	53000100 	movwpl	r0, #256	; 0x100
	...
    1e64:	000014bc 			; <UNDEFINED> instruction: 0x000014bc
    1e68:	000014d4 	ldrdeq	r1, [r0], -r4
    1e6c:	9f300002 	svcls	0x00300002
    1e70:	000014d4 	ldrdeq	r1, [r0], -r4
    1e74:	000019f8 	strdeq	r1, [r0], -r8
    1e78:	9f310002 	svcls	0x00310002
	...
    1e84:	000014d4 	ldrdeq	r1, [r0], -r4
    1e88:	000014dc 	ldrdeq	r1, [r0], -ip
    1e8c:	9f300002 	svcls	0x00300002
    1e90:	000014dc 	ldrdeq	r1, [r0], -ip
    1e94:	000014e4 	andeq	r1, r0, r4, ror #9
    1e98:	e4530001 	ldrb	r0, [r3], #-1
    1e9c:	70000014 	andvc	r0, r0, r4, lsl r0
    1ea0:	03000015 	movweq	r0, #21
    1ea4:	9f787300 	svcls	0x00787300
    1ea8:	00001594 	muleq	r0, r4, r5
    1eac:	000015a8 	andeq	r1, r0, r8, lsr #11
    1eb0:	a8530001 	ldmdage	r3, {r0}^
    1eb4:	bc000015 	stclt	0, cr0, [r0], {21}
    1eb8:	03000015 	movweq	r0, #21
    1ebc:	9f7f7300 	svcls	0x007f7300
    1ec0:	000015bc 			; <UNDEFINED> instruction: 0x000015bc
    1ec4:	000015c8 	andeq	r1, r0, r8, asr #11
    1ec8:	00530001 	subseq	r0, r3, r1
    1ecc:	00000000 	andeq	r0, r0, r0
    1ed0:	d4000000 	strle	r0, [r0], #-0
    1ed4:	dc000014 	stcle	0, cr0, [r0], {20}
    1ed8:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1edc:	11040c00 	tstne	r4, r0, lsl #24
    1ee0:	dc9f4400 	cfldrsle	mvf4, [pc], {0}
    1ee4:	70000014 	andvc	r0, r0, r4, lsl r0
    1ee8:	03000015 	movweq	r0, #21
    1eec:	9f647200 	svcls	0x00647200
    1ef0:	00001570 	andeq	r1, r0, r0, ror r5
    1ef4:	00001578 	andeq	r1, r0, r8, ror r5
    1ef8:	68720003 	ldmdavs	r2!, {r0, r1}^
    1efc:	0015789f 	mulseq	r5, pc, r8	; <UNPREDICTABLE>
    1f00:	00157c00 	andseq	r7, r5, r0, lsl #24
    1f04:	72000300 	andvc	r0, r0, #0, 6
    1f08:	157c9f6c 	ldrbne	r9, [ip, #-3948]!	; 0xfffff094
    1f0c:	15840000 	strne	r0, [r4]
    1f10:	00030000 	andeq	r0, r3, r0
    1f14:	849f7072 	ldrhi	r7, [pc], #114	; 1f1c <ABORT_STACK_SIZE+0x1b1c>
    1f18:	88000015 	stmdahi	r0, {r0, r2, r4}
    1f1c:	03000015 	movweq	r0, #21
    1f20:	9f747200 	svcls	0x00747200
    1f24:	00001588 	andeq	r1, r0, r8, lsl #11
    1f28:	0000158c 	andeq	r1, r0, ip, lsl #11
    1f2c:	74710003 	ldrbtvc	r0, [r1], #-3
    1f30:	0015a09f 	mulseq	r5, pc, r0	; <UNPREDICTABLE>
    1f34:	00160400 	andseq	r0, r6, r0, lsl #8
    1f38:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1f44:	000017bc 			; <UNDEFINED> instruction: 0x000017bc
    1f48:	000017c0 	andeq	r1, r0, r0, asr #15
    1f4c:	9f300002 	svcls	0x00300002
    1f50:	000017c0 	andeq	r1, r0, r0, asr #15
    1f54:	000017c4 	andeq	r1, r0, r4, asr #15
    1f58:	9f310002 	svcls	0x00310002
    1f5c:	000017c4 	andeq	r1, r0, r4, asr #15
    1f60:	000017c8 	andeq	r1, r0, r8, asr #15
    1f64:	9f320002 	svcls	0x00320002
    1f68:	000017c8 	andeq	r1, r0, r8, asr #15
    1f6c:	000017cc 	andeq	r1, r0, ip, asr #15
    1f70:	9f330002 	svcls	0x00330002
    1f74:	000017cc 	andeq	r1, r0, ip, asr #15
    1f78:	000019f8 	strdeq	r1, [r0], -r8
    1f7c:	9f340002 	svcls	0x00340002
	...
    1f88:	000017bc 			; <UNDEFINED> instruction: 0x000017bc
    1f8c:	000017c0 	andeq	r1, r0, r0, asr #15
    1f90:	540c0006 	strpl	r0, [ip], #-6
    1f94:	9f440013 	svcls	0x00440013
    1f98:	000017c0 	andeq	r1, r0, r0, asr #15
    1f9c:	000017c4 	andeq	r1, r0, r4, asr #15
    1fa0:	580c0006 	stmdapl	ip, {r1, r2}
    1fa4:	9f440013 	svcls	0x00440013
    1fa8:	000017c4 	andeq	r1, r0, r4, asr #15
    1fac:	000017c8 	andeq	r1, r0, r8, asr #15
    1fb0:	5c0c0006 	stcpl	0, cr0, [ip], {6}
    1fb4:	9f440013 	svcls	0x00440013
    1fb8:	000017c8 	andeq	r1, r0, r8, asr #15
    1fbc:	000019f8 	strdeq	r1, [r0], -r8
    1fc0:	600c0006 	andvs	r0, ip, r6
    1fc4:	9f440013 	svcls	0x00440013
	...
    1fd0:	000015c4 	andeq	r1, r0, r4, asr #11
    1fd4:	00001610 	andeq	r1, r0, r0, lsl r6
    1fd8:	9f300002 	svcls	0x00300002
    1fdc:	00001610 	andeq	r1, r0, r0, lsl r6
    1fe0:	00001670 	andeq	r1, r0, r0, ror r6
    1fe4:	9f310002 	svcls	0x00310002
    1fe8:	00001670 	andeq	r1, r0, r0, ror r6
    1fec:	00001678 	andeq	r1, r0, r8, ror r6
    1ff0:	9f320002 	svcls	0x00320002
    1ff4:	00001678 	andeq	r1, r0, r8, ror r6
    1ff8:	00001680 	andeq	r1, r0, r0, lsl #13
    1ffc:	9f330002 	svcls	0x00330002
    2000:	00001680 	andeq	r1, r0, r0, lsl #13
    2004:	000019f8 	strdeq	r1, [r0], -r8
    2008:	9f340002 	svcls	0x00340002
	...
    2014:	000015c4 	andeq	r1, r0, r4, asr #11
    2018:	00001610 	andeq	r1, r0, r0, lsl r6
    201c:	c40c0006 	strgt	r0, [ip], #-6
    2020:	9f440012 	svcls	0x00440012
    2024:	00001610 	andeq	r1, r0, r0, lsl r6
    2028:	00001670 	andeq	r1, r0, r0, ror r6
    202c:	c80c0006 	stmdagt	ip, {r1, r2}
    2030:	9f440012 	svcls	0x00440012
    2034:	00001670 	andeq	r1, r0, r0, ror r6
    2038:	00001678 	andeq	r1, r0, r8, ror r6
    203c:	cc0c0006 	stcgt	0, cr0, [ip], {6}
    2040:	9f440012 	svcls	0x00440012
    2044:	00001678 	andeq	r1, r0, r8, ror r6
    2048:	000019f8 	strdeq	r1, [r0], -r8
    204c:	d00c0006 	andle	r0, ip, r6
    2050:	9f440012 	svcls	0x00440012
	...
    205c:	00001680 	andeq	r1, r0, r0, lsl #13
    2060:	00001688 	andeq	r1, r0, r8, lsl #13
    2064:	9f300002 	svcls	0x00300002
    2068:	00001688 	andeq	r1, r0, r8, lsl #13
    206c:	00001690 	muleq	r0, r0, r6
    2070:	9f330002 	svcls	0x00330002
    2074:	00001690 	muleq	r0, r0, r6
    2078:	000019f8 	strdeq	r1, [r0], -r8
    207c:	9f340002 	svcls	0x00340002
	...
    2088:	00001680 	andeq	r1, r0, r0, lsl #13
    208c:	00001688 	andeq	r1, r0, r8, lsl #13
    2090:	d40c0006 	strle	r0, [ip], #-6
    2094:	9f440012 	svcls	0x00440012
    2098:	00001688 	andeq	r1, r0, r8, lsl #13
    209c:	000019f8 	strdeq	r1, [r0], -r8
    20a0:	e00c0006 	and	r0, ip, r6
    20a4:	9f440012 	svcls	0x00440012
	...
    20b0:	00001690 	muleq	r0, r0, r6
    20b4:	00001698 	muleq	r0, r8, r6
    20b8:	9f300002 	svcls	0x00300002
    20bc:	00001698 	muleq	r0, r8, r6
    20c0:	000016a0 	andeq	r1, r0, r0, lsr #13
    20c4:	9f310002 	svcls	0x00310002
    20c8:	000016a0 	andeq	r1, r0, r0, lsr #13
    20cc:	000016a8 	andeq	r1, r0, r8, lsr #13
    20d0:	9f320002 	svcls	0x00320002
    20d4:	000016a8 	andeq	r1, r0, r8, lsr #13
    20d8:	000019f8 	strdeq	r1, [r0], -r8
    20dc:	9f340002 	svcls	0x00340002
	...
    20e8:	00001690 	muleq	r0, r0, r6
    20ec:	00001698 	muleq	r0, r8, r6
    20f0:	e40c0006 	str	r0, [ip], #-6
    20f4:	9f440012 	svcls	0x00440012
    20f8:	00001698 	muleq	r0, r8, r6
    20fc:	000016a0 	andeq	r1, r0, r0, lsr #13
    2100:	e80c0006 	stmda	ip, {r1, r2}
    2104:	9f440012 	svcls	0x00440012
    2108:	000016a0 	andeq	r1, r0, r0, lsr #13
    210c:	000016a8 	andeq	r1, r0, r8, lsr #13
    2110:	ec0c0006 	stc	0, cr0, [ip], {6}
    2114:	9f440012 	svcls	0x00440012
    2118:	000016a8 	andeq	r1, r0, r8, lsr #13
    211c:	000019f8 	strdeq	r1, [r0], -r8
    2120:	f00c0006 			; <UNDEFINED> instruction: 0xf00c0006
    2124:	9f440012 	svcls	0x00440012
	...
    2130:	000016a8 	andeq	r1, r0, r8, lsr #13
    2134:	000016e8 	andeq	r1, r0, r8, ror #13
    2138:	9f310002 	svcls	0x00310002
    213c:	000016e8 	andeq	r1, r0, r8, ror #13
    2140:	000016f0 	strdeq	r1, [r0], -r0
    2144:	9f320002 	svcls	0x00320002
    2148:	000016f0 	strdeq	r1, [r0], -r0
    214c:	000016f8 	strdeq	r1, [r0], -r8
    2150:	9f330002 	svcls	0x00330002
    2154:	000016f8 	strdeq	r1, [r0], -r8
    2158:	000019f8 	strdeq	r1, [r0], -r8
    215c:	9f340002 	svcls	0x00340002
	...
    2168:	000016a8 	andeq	r1, r0, r8, lsr #13
    216c:	000016e8 	andeq	r1, r0, r8, ror #13
    2170:	f80c0006 			; <UNDEFINED> instruction: 0xf80c0006
    2174:	9f440012 	svcls	0x00440012
    2178:	000016e8 	andeq	r1, r0, r8, ror #13
    217c:	000016f0 	strdeq	r1, [r0], -r0
    2180:	fc0c0006 	stc2	0, cr0, [ip], {6}
    2184:	9f440012 	svcls	0x00440012
    2188:	000016f0 	strdeq	r1, [r0], -r0
    218c:	000019f8 	strdeq	r1, [r0], -r8
    2190:	000c0006 	andeq	r0, ip, r6
    2194:	9f440013 	svcls	0x00440013
	...
    21a0:	000016f8 	strdeq	r1, [r0], -r8
    21a4:	00001700 	andeq	r1, r0, r0, lsl #14
    21a8:	9f300002 	svcls	0x00300002
    21ac:	00001700 	andeq	r1, r0, r0, lsl #14
    21b0:	00001708 	andeq	r1, r0, r8, lsl #14
    21b4:	9f320002 	svcls	0x00320002
    21b8:	00001708 	andeq	r1, r0, r8, lsl #14
    21bc:	00001718 	andeq	r1, r0, r8, lsl r7
    21c0:	9f330002 	svcls	0x00330002
    21c4:	00001718 	andeq	r1, r0, r8, lsl r7
    21c8:	000019f8 	strdeq	r1, [r0], -r8
    21cc:	9f340002 	svcls	0x00340002
	...
    21d8:	000016f8 	strdeq	r1, [r0], -r8
    21dc:	00001700 	andeq	r1, r0, r0, lsl #14
    21e0:	040c0006 	streq	r0, [ip], #-6
    21e4:	9f440013 	svcls	0x00440013
    21e8:	00001700 	andeq	r1, r0, r0, lsl #14
    21ec:	00001708 	andeq	r1, r0, r8, lsl #14
    21f0:	0c0c0006 	stceq	0, cr0, [ip], {6}
    21f4:	9f440013 	svcls	0x00440013
    21f8:	00001708 	andeq	r1, r0, r8, lsl #14
    21fc:	000019f8 	strdeq	r1, [r0], -r8
    2200:	100c0006 	andne	r0, ip, r6
    2204:	9f440013 	svcls	0x00440013
	...
    2210:	00001718 	andeq	r1, r0, r8, lsl r7
    2214:	00001720 	andeq	r1, r0, r0, lsr #14
    2218:	9f300002 	svcls	0x00300002
    221c:	00001720 	andeq	r1, r0, r0, lsr #14
    2220:	00001728 	andeq	r1, r0, r8, lsr #14
    2224:	9f310002 	svcls	0x00310002
    2228:	00001728 	andeq	r1, r0, r8, lsr #14
    222c:	00001730 	andeq	r1, r0, r0, lsr r7
    2230:	9f320002 	svcls	0x00320002
    2234:	00001730 	andeq	r1, r0, r0, lsr r7
    2238:	00001750 	andeq	r1, r0, r0, asr r7
    223c:	9f330002 	svcls	0x00330002
    2240:	00001750 	andeq	r1, r0, r0, asr r7
    2244:	000019f8 	strdeq	r1, [r0], -r8
    2248:	9f340002 	svcls	0x00340002
	...
    2254:	00001718 	andeq	r1, r0, r8, lsl r7
    2258:	00001720 	andeq	r1, r0, r0, lsr #14
    225c:	140c0006 	strne	r0, [ip], #-6
    2260:	9f440013 	svcls	0x00440013
    2264:	00001720 	andeq	r1, r0, r0, lsr #14
    2268:	00001728 	andeq	r1, r0, r8, lsr #14
    226c:	180c0006 	stmdane	ip, {r1, r2}
    2270:	9f440013 	svcls	0x00440013
    2274:	00001728 	andeq	r1, r0, r8, lsr #14
    2278:	00001730 	andeq	r1, r0, r0, lsr r7
    227c:	1c0c0006 	stcne	0, cr0, [ip], {6}
    2280:	9f440013 	svcls	0x00440013
    2284:	00001730 	andeq	r1, r0, r0, lsr r7
    2288:	000019f8 	strdeq	r1, [r0], -r8
    228c:	200c0006 	andcs	r0, ip, r6
    2290:	9f440013 	svcls	0x00440013
	...
    229c:	00001750 	andeq	r1, r0, r0, asr r7
    22a0:	00001758 	andeq	r1, r0, r8, asr r7
    22a4:	9f310002 	svcls	0x00310002
    22a8:	00001758 	andeq	r1, r0, r8, asr r7
    22ac:	00001760 	andeq	r1, r0, r0, ror #14
    22b0:	9f320002 	svcls	0x00320002
    22b4:	00001760 	andeq	r1, r0, r0, ror #14
    22b8:	00001768 	andeq	r1, r0, r8, ror #14
    22bc:	9f330002 	svcls	0x00330002
    22c0:	00001768 	andeq	r1, r0, r8, ror #14
    22c4:	000019f8 	strdeq	r1, [r0], -r8
    22c8:	9f340002 	svcls	0x00340002
	...
    22d4:	00001750 	andeq	r1, r0, r0, asr r7
    22d8:	00001758 	andeq	r1, r0, r8, asr r7
    22dc:	280c0006 	stmdacs	ip, {r1, r2}
    22e0:	9f440013 	svcls	0x00440013
    22e4:	00001758 	andeq	r1, r0, r8, asr r7
    22e8:	00001760 	andeq	r1, r0, r0, ror #14
    22ec:	2c0c0006 	stccs	0, cr0, [ip], {6}
    22f0:	9f440013 	svcls	0x00440013
    22f4:	00001760 	andeq	r1, r0, r0, ror #14
    22f8:	000019f8 	strdeq	r1, [r0], -r8
    22fc:	300c0006 	andcc	r0, ip, r6
    2300:	9f440013 	svcls	0x00440013
	...
    230c:	00001768 	andeq	r1, r0, r8, ror #14
    2310:	00001770 	andeq	r1, r0, r0, ror r7
    2314:	9f300002 	svcls	0x00300002
    2318:	00001770 	andeq	r1, r0, r0, ror r7
    231c:	00001778 	andeq	r1, r0, r8, ror r7
    2320:	9f310002 	svcls	0x00310002
    2324:	00001778 	andeq	r1, r0, r8, ror r7
    2328:	000017a4 	andeq	r1, r0, r4, lsr #15
    232c:	9f320002 	svcls	0x00320002
    2330:	000017a4 	andeq	r1, r0, r4, lsr #15
    2334:	000017a8 	andeq	r1, r0, r8, lsr #15
    2338:	9f330002 	svcls	0x00330002
    233c:	000017a8 	andeq	r1, r0, r8, lsr #15
    2340:	000019f8 	strdeq	r1, [r0], -r8
    2344:	9f340002 	svcls	0x00340002
	...
    2350:	00001768 	andeq	r1, r0, r8, ror #14
    2354:	00001770 	andeq	r1, r0, r0, ror r7
    2358:	340c0006 	strcc	r0, [ip], #-6
    235c:	9f440013 	svcls	0x00440013
    2360:	00001770 	andeq	r1, r0, r0, ror r7
    2364:	00001778 	andeq	r1, r0, r8, ror r7
    2368:	380c0006 	stmdacc	ip, {r1, r2}
    236c:	9f440013 	svcls	0x00440013
    2370:	00001778 	andeq	r1, r0, r8, ror r7
    2374:	000017a4 	andeq	r1, r0, r4, lsr #15
    2378:	3c0c0006 	stccc	0, cr0, [ip], {6}
    237c:	9f440013 	svcls	0x00440013
    2380:	000017a4 	andeq	r1, r0, r4, lsr #15
    2384:	000019f8 	strdeq	r1, [r0], -r8
    2388:	400c0006 	andmi	r0, ip, r6
    238c:	9f440013 	svcls	0x00440013
	...
    2398:	000017a8 	andeq	r1, r0, r8, lsr #15
    239c:	000017b0 			; <UNDEFINED> instruction: 0x000017b0
    23a0:	9f300002 	svcls	0x00300002
    23a4:	000017b0 			; <UNDEFINED> instruction: 0x000017b0
    23a8:	000017b4 			; <UNDEFINED> instruction: 0x000017b4
    23ac:	9f310002 	svcls	0x00310002
    23b0:	000017b4 			; <UNDEFINED> instruction: 0x000017b4
    23b4:	000017b8 			; <UNDEFINED> instruction: 0x000017b8
    23b8:	9f320002 	svcls	0x00320002
    23bc:	000017b8 			; <UNDEFINED> instruction: 0x000017b8
    23c0:	000017bc 			; <UNDEFINED> instruction: 0x000017bc
    23c4:	9f330002 	svcls	0x00330002
    23c8:	000017bc 			; <UNDEFINED> instruction: 0x000017bc
    23cc:	000019f8 	strdeq	r1, [r0], -r8
    23d0:	9f340002 	svcls	0x00340002
	...
    23dc:	000017a8 	andeq	r1, r0, r8, lsr #15
    23e0:	000017b0 			; <UNDEFINED> instruction: 0x000017b0
    23e4:	440c0006 	strmi	r0, [ip], #-6
    23e8:	9f440013 	svcls	0x00440013
    23ec:	000017b0 			; <UNDEFINED> instruction: 0x000017b0
    23f0:	000017b4 			; <UNDEFINED> instruction: 0x000017b4
    23f4:	480c0006 	stmdami	ip, {r1, r2}
    23f8:	9f440013 	svcls	0x00440013
    23fc:	000017b4 			; <UNDEFINED> instruction: 0x000017b4
    2400:	000017b8 			; <UNDEFINED> instruction: 0x000017b8
    2404:	4c0c0006 	stcmi	0, cr0, [ip], {6}
    2408:	9f440013 	svcls	0x00440013
    240c:	000017b8 			; <UNDEFINED> instruction: 0x000017b8
    2410:	000019f8 	strdeq	r1, [r0], -r8
    2414:	500c0006 	andpl	r0, ip, r6
    2418:	9f440013 	svcls	0x00440013
	...
    2424:	000017cc 	andeq	r1, r0, ip, asr #15
    2428:	000017d0 	ldrdeq	r1, [r0], -r0
    242c:	9f300002 	svcls	0x00300002
    2430:	000017d0 	ldrdeq	r1, [r0], -r0
    2434:	000017d8 	ldrdeq	r1, [r0], -r8
    2438:	d8560001 	ldmdale	r6, {r0}^
    243c:	64000017 	strvs	r0, [r0], #-23	; 0xffffffe9
    2440:	03000018 	movweq	r0, #24
    2444:	9f787600 	svcls	0x00787600
    2448:	00001888 	andeq	r1, r0, r8, lsl #17
    244c:	0000189c 	muleq	r0, ip, r8
    2450:	9c560001 	mrrcls	0, 0, r0, r6, cr1
    2454:	b0000018 	andlt	r0, r0, r8, lsl r0
    2458:	03000018 	movweq	r0, #24
    245c:	9f7f7600 	svcls	0x007f7600
    2460:	000018b0 			; <UNDEFINED> instruction: 0x000018b0
    2464:	000018c8 	andeq	r1, r0, r8, asr #17
    2468:	00560001 	subseq	r0, r6, r1
    246c:	00000000 	andeq	r0, r0, r0
    2470:	cc000000 	stcgt	0, cr0, [r0], {-0}
    2474:	d0000017 	andle	r0, r0, r7, lsl r0
    2478:	06000017 			; <UNDEFINED> instruction: 0x06000017
    247c:	13600c00 	cmnne	r0, #0, 24
    2480:	d09f4400 	addsle	r4, pc, r0, lsl #8
    2484:	64000017 	strvs	r0, [r0], #-23	; 0xffffffe9
    2488:	03000018 	movweq	r0, #24
    248c:	9f647300 	svcls	0x00647300
    2490:	00001864 	andeq	r1, r0, r4, ror #16
    2494:	0000186c 	andeq	r1, r0, ip, ror #16
    2498:	68730003 	ldmdavs	r3!, {r0, r1}^
    249c:	00186c9f 	mulseq	r8, pc, ip	; <UNPREDICTABLE>
    24a0:	00187000 	andseq	r7, r8, r0
    24a4:	73000300 	movwvc	r0, #768	; 0x300
    24a8:	18709f6c 	ldmdane	r0!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, pc}^
    24ac:	18780000 	ldmdane	r8!, {}^	; <UNPREDICTABLE>
    24b0:	00030000 	andeq	r0, r3, r0
    24b4:	789f7073 	ldmvc	pc, {r0, r1, r4, r5, r6, ip, sp, lr}	; <UNPREDICTABLE>
    24b8:	7c000018 	stcvc	0, cr0, [r0], {24}
    24bc:	03000018 	movweq	r0, #24
    24c0:	9f747300 	svcls	0x00747300
    24c4:	0000187c 	andeq	r1, r0, ip, ror r8
    24c8:	00001880 	andeq	r1, r0, r0, lsl #17
    24cc:	74720003 	ldrbtvc	r0, [r2], #-3
    24d0:	0018949f 	mulseq	r8, pc, r4	; <UNPREDICTABLE>
    24d4:	0018bc00 	andseq	fp, r8, r0, lsl #24
    24d8:	52000100 	andpl	r0, r0, #0, 2
	...
    24e4:	000018c8 	andeq	r1, r0, r8, asr #17
    24e8:	00001908 	andeq	r1, r0, r8, lsl #18
    24ec:	08530001 	ldmdaeq	r3, {r0}^
    24f0:	98000019 	stmdals	r0, {r0, r3, r4}
    24f4:	03000019 	movweq	r0, #25
    24f8:	9f787300 	svcls	0x00787300
    24fc:	00001998 	muleq	r0, r8, r9
    2500:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    2504:	b0530001 	subslt	r0, r3, r1
    2508:	c4000019 	strgt	r0, [r0], #-25	; 0xffffffe7
    250c:	03000019 	movweq	r0, #25
    2510:	9f7f7300 	svcls	0x007f7300
    2514:	000019c4 	andeq	r1, r0, r4, asr #19
    2518:	000019d3 	ldrdeq	r1, [r0], -r3
    251c:	00530001 	subseq	r0, r3, r1
    2520:	00000000 	andeq	r0, r0, r0
    2524:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    2528:	88000018 	stmdahi	r0, {r3, r4}
    252c:	03000019 	movweq	r0, #25
    2530:	9f647200 	svcls	0x00647200
    2534:	00001988 	andeq	r1, r0, r8, lsl #19
    2538:	00001998 	muleq	r0, r8, r9
    253c:	64710003 	ldrbtvs	r0, [r1], #-3
    2540:	0019a89f 	mulseq	r9, pc, r8	; <UNPREDICTABLE>
    2544:	0019d300 	andseq	sp, r9, r0, lsl #6
    2548:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2554:	00001a14 	andeq	r1, r0, r4, lsl sl
    2558:	00001ad4 	ldrdeq	r1, [r0], -r4
    255c:	00560001 	subseq	r0, r6, r1
    2560:	00000000 	andeq	r0, r0, r0
    2564:	14000000 	strne	r0, [r0], #-0
    2568:	1c00001a 	stcne	0, cr0, [r0], {26}
    256c:	0200001a 	andeq	r0, r0, #26
    2570:	1c9f3000 	ldcne	0, cr3, [pc], {0}
    2574:	2400001a 	strcs	r0, [r0], #-26	; 0xffffffe6
    2578:	0100001a 	tsteq	r0, sl, lsl r0
    257c:	1a245400 	bne	917584 <STACK_SIZE+0x117584>
    2580:	1a280000 	bne	a02588 <STACK_SIZE+0x202588>
    2584:	00030000 	andeq	r0, r3, r0
    2588:	289f7f74 	ldmcs	pc, {r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    258c:	d400001a 	strle	r0, [r0], #-26	; 0xffffffe6
    2590:	0100001a 	tsteq	r0, sl, lsl r0
    2594:	00005400 	andeq	r5, r0, r0, lsl #8
    2598:	00000000 	andeq	r0, r0, r0
    259c:	1af00000 	bne	ffc025a4 <IRQ_STACK_BASE+0xbbc025a4>
    25a0:	1bcc0000 	blne	ff3025a8 <IRQ_STACK_BASE+0xbb3025a8>
    25a4:	00010000 	andeq	r0, r1, r0
    25a8:	00000056 	andeq	r0, r0, r6, asr r0
    25ac:	00000000 	andeq	r0, r0, r0
    25b0:	001af000 	andseq	pc, sl, r0
    25b4:	001af800 	andseq	pc, sl, r0, lsl #16
    25b8:	30000200 	andcc	r0, r0, r0, lsl #4
    25bc:	001af89f 	mulseq	sl, pc, r8	; <UNPREDICTABLE>
    25c0:	001b0000 	andseq	r0, fp, r0
    25c4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    25c8:	00001b00 	andeq	r1, r0, r0, lsl #22
    25cc:	00001b04 	andeq	r1, r0, r4, lsl #22
    25d0:	7f740003 	svcvc	0x00740003
    25d4:	001b049f 	mulseq	fp, pc, r4	; <UNPREDICTABLE>
    25d8:	001b4800 	andseq	r4, fp, r0, lsl #16
    25dc:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    25e8:	00001bd0 	ldrdeq	r1, [r0], -r0
    25ec:	00001be4 	andeq	r1, r0, r4, ror #23
    25f0:	9f300002 	svcls	0x00300002
    25f4:	00001be4 	andeq	r1, r0, r4, ror #23
    25f8:	00001c24 	andeq	r1, r0, r4, lsr #24
    25fc:	24530001 	ldrbcs	r0, [r3], #-1
    2600:	9400001c 	strls	r0, [r0], #-28	; 0xffffffe4
    2604:	0300001c 	movweq	r0, #28
    2608:	9f787300 	svcls	0x00787300
    260c:	00001c94 	muleq	r0, r4, ip
    2610:	00001ca8 	andeq	r1, r0, r8, lsr #25
    2614:	a8530001 	ldmdage	r3, {r0}^
    2618:	b400001c 	strlt	r0, [r0], #-28	; 0xffffffe4
    261c:	0300001c 	movweq	r0, #28
    2620:	9f7f7300 	svcls	0x007f7300
    2624:	00001cb4 			; <UNDEFINED> instruction: 0x00001cb4
    2628:	00001cc4 	andeq	r1, r0, r4, asr #25
    262c:	00530001 	subseq	r0, r3, r1
    2630:	00000000 	andeq	r0, r0, r0
    2634:	d0000000 	andle	r0, r0, r0
    2638:	e400001b 	str	r0, [r0], #-27	; 0xffffffe5
    263c:	0600001b 			; <UNDEFINED> instruction: 0x0600001b
    2640:	00000c00 	andeq	r0, r0, r0, lsl #24
    2644:	e49f4408 	ldr	r4, [pc], #1032	; 264c <ABORT_STACK_SIZE+0x224c>
    2648:	8400001b 	strhi	r0, [r0], #-27	; 0xffffffe5
    264c:	0300001c 	movweq	r0, #28
    2650:	9f647200 	svcls	0x00647200
    2654:	00001c84 	andeq	r1, r0, r4, lsl #25
    2658:	00001c94 	muleq	r0, r4, ip
    265c:	64710003 	ldrbtvs	r0, [r1], #-3
    2660:	001ca09f 	mulseq	ip, pc, r0	; <UNPREDICTABLE>
    2664:	001cc800 	andseq	ip, ip, r0, lsl #16
    2668:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2674:	00001cc8 	andeq	r1, r0, r8, asr #25
    2678:	00001cd0 	ldrdeq	r1, [r0], -r0
    267c:	d0530001 	subsle	r0, r3, r1
    2680:	5800001c 	stmdapl	r0, {r2, r3, r4}
    2684:	0300001d 	movweq	r0, #29
    2688:	9f787300 	svcls	0x00787300
    268c:	00001d7c 	andeq	r1, r0, ip, ror sp
    2690:	00001d90 	muleq	r0, r0, sp
    2694:	90530001 	subsls	r0, r3, r1
    2698:	a400001d 	strge	r0, [r0], #-29	; 0xffffffe3
    269c:	0300001d 	movweq	r0, #29
    26a0:	9f7f7300 	svcls	0x007f7300
    26a4:	00001da4 	andeq	r1, r0, r4, lsr #27
    26a8:	00001db0 			; <UNDEFINED> instruction: 0x00001db0
    26ac:	00530001 	subseq	r0, r3, r1
    26b0:	00000000 	andeq	r0, r0, r0
    26b4:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    26b8:	5800001c 	stmdapl	r0, {r2, r3, r4}
    26bc:	0300001d 	movweq	r0, #29
    26c0:	9f647200 	svcls	0x00647200
    26c4:	00001d58 	andeq	r1, r0, r8, asr sp
    26c8:	00001d60 	andeq	r1, r0, r0, ror #26
    26cc:	68720003 	ldmdavs	r2!, {r0, r1}^
    26d0:	001d609f 	mulseq	sp, pc, r0	; <UNPREDICTABLE>
    26d4:	001d6800 	andseq	r6, sp, r0, lsl #16
    26d8:	72000300 	andvc	r0, r0, #0, 6
    26dc:	1d689f6c 	stclne	15, cr9, [r8, #-432]!	; 0xfffffe50
    26e0:	1d6c0000 	stclne	0, cr0, [ip, #-0]
    26e4:	00030000 	andeq	r0, r3, r0
    26e8:	6c9f7072 	ldcvs	0, cr7, [pc], {114}	; 0x72
    26ec:	7000001d 	andvc	r0, r0, sp, lsl r0
    26f0:	0300001d 	movweq	r0, #29
    26f4:	9f707100 	svcls	0x00707100
    26f8:	00001d88 	andeq	r1, r0, r8, lsl #27
    26fc:	00001db4 			; <UNDEFINED> instruction: 0x00001db4
    2700:	00510001 	subseq	r0, r1, r1
    2704:	00000000 	andeq	r0, r0, r0
    2708:	b4000000 	strlt	r0, [r0], #-0
    270c:	f000001d 			; <UNDEFINED> instruction: 0xf000001d
    2710:	0100001d 	tsteq	r0, sp, lsl r0
    2714:	1df05300 	ldclne	3, cr5, [r0]
    2718:	1e7c0000 	cdpne	0, 7, cr0, cr12, cr0, {0}
    271c:	00030000 	andeq	r0, r3, r0
    2720:	809f7873 	addshi	r7, pc, r3, ror r8	; <UNPREDICTABLE>
    2724:	9400001e 	strls	r0, [r0], #-30	; 0xffffffe2
    2728:	0100001e 	tsteq	r0, lr, lsl r0
    272c:	1e945300 	cdpne	3, 9, cr5, cr4, cr0, {0}
    2730:	1ea80000 	cdpne	0, 10, cr0, cr8, cr0, {0}
    2734:	00030000 	andeq	r0, r3, r0
    2738:	a89f7f73 	ldmge	pc, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    273c:	b000001e 	andlt	r0, r0, lr, lsl r0
    2740:	0100001e 	tsteq	r0, lr, lsl r0
    2744:	00005300 	andeq	r5, r0, r0, lsl #6
    2748:	00000000 	andeq	r0, r0, r0
    274c:	1db40000 	ldcne	0, cr0, [r4]
    2750:	1e700000 	cdpne	0, 7, cr0, cr0, cr0, {0}
    2754:	00030000 	andeq	r0, r3, r0
    2758:	709f6472 	addsvc	r6, pc, r2, ror r4	; <UNPREDICTABLE>
    275c:	7c00001e 	stcvc	0, cr0, [r0], {30}
    2760:	0300001e 	movweq	r0, #30
    2764:	9f647100 	svcls	0x00647100
    2768:	00001e8c 	andeq	r1, r0, ip, lsl #29
    276c:	00001ec0 	andeq	r1, r0, r0, asr #29
    2770:	00510001 	subseq	r0, r1, r1
    2774:	00000000 	andeq	r0, r0, r0
    2778:	c0000000 	andgt	r0, r0, r0
    277c:	c800001e 	stmdagt	r0, {r1, r2, r3, r4}
    2780:	0100001e 	tsteq	r0, lr, lsl r0
    2784:	1ec85200 	cdpne	2, 12, cr5, cr8, cr0, {0}
    2788:	1ed80000 	cdpne	0, 13, cr0, cr8, cr0, {0}
    278c:	00030000 	andeq	r0, r3, r0
    2790:	d89f7f72 	ldmle	pc, {r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    2794:	e800001e 	stmda	r0, {r1, r2, r3, r4}
    2798:	0100001e 	tsteq	r0, lr, lsl r0
    279c:	00005200 	andeq	r5, r0, r0, lsl #4
    27a0:	00000000 	andeq	r0, r0, r0
    27a4:	1ec00000 	cdpne	0, 12, cr0, cr0, cr0, {0}
    27a8:	1ee40000 	cdpne	0, 14, cr0, cr4, cr0, {0}
    27ac:	00010000 	andeq	r0, r1, r0
    27b0:	00000053 	andeq	r0, r0, r3, asr r0
    27b4:	00000000 	andeq	r0, r0, r0
    27b8:	001ee000 	andseq	lr, lr, r0
    27bc:	001ef800 	andseq	pc, lr, r0, lsl #16
    27c0:	30000200 	andcc	r0, r0, r0, lsl #4
    27c4:	001ef89f 	mulseq	lr, pc, r8	; <UNPREDICTABLE>
    27c8:	00241c00 	eoreq	r1, r4, r0, lsl #24
    27cc:	31000200 	mrscc	r0, R8_usr
    27d0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    27d4:	00000000 	andeq	r0, r0, r0
    27d8:	001ef800 	andseq	pc, lr, r0, lsl #16
    27dc:	001f0000 	andseq	r0, pc, r0
    27e0:	30000200 	andcc	r0, r0, r0, lsl #4
    27e4:	001f009f 	mulseq	pc, pc, r0	; <UNPREDICTABLE>
    27e8:	001f0800 	andseq	r0, pc, r0, lsl #16
    27ec:	53000100 	movwpl	r0, #256	; 0x100
    27f0:	00001f08 	andeq	r1, r0, r8, lsl #30
    27f4:	00001f94 	muleq	r0, r4, pc	; <UNPREDICTABLE>
    27f8:	78730003 	ldmdavc	r3!, {r0, r1}^
    27fc:	001fb89f 	mulseq	pc, pc, r8	; <UNPREDICTABLE>
    2800:	001fd000 	andseq	sp, pc, r0
    2804:	53000100 	movwpl	r0, #256	; 0x100
    2808:	00001fd0 	ldrdeq	r1, [r0], -r0
    280c:	00001fe4 	andeq	r1, r0, r4, ror #31
    2810:	7f730003 	svcvc	0x00730003
    2814:	001fe49f 	mulseq	pc, pc, r4	; <UNPREDICTABLE>
    2818:	00202c00 	eoreq	r2, r0, r0, lsl #24
    281c:	53000100 	movwpl	r0, #256	; 0x100
	...
    2828:	00001ef8 	strdeq	r1, [r0], -r8
    282c:	00001f00 	andeq	r1, r0, r0, lsl #30
    2830:	040c0006 	streq	r0, [ip], #-6
    2834:	9f440811 	svcls	0x00440811
    2838:	00001f00 	andeq	r1, r0, r0, lsl #30
    283c:	00001f94 	muleq	r0, r4, pc	; <UNPREDICTABLE>
    2840:	64710003 	ldrbtvs	r0, [r1], #-3
    2844:	001f949f 	mulseq	pc, pc, r4	; <UNPREDICTABLE>
    2848:	001f9c00 	andseq	r9, pc, r0, lsl #24
    284c:	71000300 	mrsvc	r0, LR_irq
    2850:	1f9c9f68 	svcne	0x009c9f68
    2854:	1fa00000 	svcne	0x00a00000
    2858:	00030000 	andeq	r0, r3, r0
    285c:	a09f6c71 	addsge	r6, pc, r1, ror ip	; <UNPREDICTABLE>
    2860:	a800001f 	stmdage	r0, {r0, r1, r2, r3, r4}
    2864:	0300001f 	movweq	r0, #31
    2868:	9f707100 	svcls	0x00707100
    286c:	00001fa8 	andeq	r1, r0, r8, lsr #31
    2870:	00001fac 	andeq	r1, r0, ip, lsr #31
    2874:	74710003 	ldrbtvc	r0, [r1], #-3
    2878:	001fac9f 	mulseq	pc, pc, ip	; <UNPREDICTABLE>
    287c:	001fb000 	andseq	fp, pc, r0
    2880:	78000300 	stmdavc	r0, {r8, r9}
    2884:	1fc89f74 	svcne	0x00c89f74
    2888:	1ff40000 	svcne	0x00f40000
    288c:	00010000 	andeq	r0, r1, r0
    2890:	00000052 	andeq	r0, r0, r2, asr r0
    2894:	00000000 	andeq	r0, r0, r0
    2898:	001fec00 	andseq	lr, pc, r0, lsl #24
    289c:	00204400 	eoreq	r4, r0, r0, lsl #8
    28a0:	30000200 	andcc	r0, r0, r0, lsl #4
    28a4:	0020449f 	mlaeq	r0, pc, r4, r4	; <UNPREDICTABLE>
    28a8:	00207c00 	eoreq	r7, r0, r0, lsl #24
    28ac:	31000200 	mrscc	r0, R8_usr
    28b0:	00207c9f 	mlaeq	r0, pc, ip, r7	; <UNPREDICTABLE>
    28b4:	00208000 	eoreq	r8, r0, r0
    28b8:	32000200 	andcc	r0, r0, #0, 4
    28bc:	0020809f 	mlaeq	r0, pc, r0, r8	; <UNPREDICTABLE>
    28c0:	00208800 	eoreq	r8, r0, r0, lsl #16
    28c4:	33000200 	movwcc	r0, #512	; 0x200
    28c8:	0020889f 	mlaeq	r0, pc, r8, r8	; <UNPREDICTABLE>
    28cc:	00241c00 	eoreq	r1, r4, r0, lsl #24
    28d0:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    28d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    28d8:	00000000 	andeq	r0, r0, r0
    28dc:	001fec00 	andseq	lr, pc, r0, lsl #24
    28e0:	00204400 	eoreq	r4, r0, r0, lsl #8
    28e4:	0c000600 	stceq	6, cr0, [r0], {-0}
    28e8:	440812c4 	strmi	r1, [r8], #-708	; 0xfffffd3c
    28ec:	0020449f 	mlaeq	r0, pc, r4, r4	; <UNPREDICTABLE>
    28f0:	00207c00 	eoreq	r7, r0, r0, lsl #24
    28f4:	0c000600 	stceq	6, cr0, [r0], {-0}
    28f8:	440812c8 	strmi	r1, [r8], #-712	; 0xfffffd38
    28fc:	00207c9f 	mlaeq	r0, pc, ip, r7	; <UNPREDICTABLE>
    2900:	00208000 	eoreq	r8, r0, r0
    2904:	0c000600 	stceq	6, cr0, [r0], {-0}
    2908:	440812cc 	strmi	r1, [r8], #-716	; 0xfffffd34
    290c:	0020809f 	mlaeq	r0, pc, r0, r8	; <UNPREDICTABLE>
    2910:	00241c00 	eoreq	r1, r4, r0, lsl #24
    2914:	0c000600 	stceq	6, cr0, [r0], {-0}
    2918:	440812d0 	strmi	r1, [r8], #-720	; 0xfffffd30
    291c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2920:	00000000 	andeq	r0, r0, r0
    2924:	00220400 	eoreq	r0, r2, r0, lsl #8
    2928:	00220800 	eoreq	r0, r2, r0, lsl #16
    292c:	30000200 	andcc	r0, r0, r0, lsl #4
    2930:	0022089f 	mlaeq	r2, pc, r8, r0	; <UNPREDICTABLE>
    2934:	00220c00 	eoreq	r0, r2, r0, lsl #24
    2938:	31000200 	mrscc	r0, R8_usr
    293c:	00220c9f 	mlaeq	r2, pc, ip, r0	; <UNPREDICTABLE>
    2940:	00221000 	eoreq	r1, r2, r0
    2944:	32000200 	andcc	r0, r0, #0, 4
    2948:	0022109f 	mlaeq	r2, pc, r0, r1	; <UNPREDICTABLE>
    294c:	00221400 	eoreq	r1, r2, r0, lsl #8
    2950:	33000200 	movwcc	r0, #512	; 0x200
    2954:	0022149f 	mlaeq	r2, pc, r4, r1	; <UNPREDICTABLE>
    2958:	00241c00 	eoreq	r1, r4, r0, lsl #24
    295c:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    2960:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2964:	00000000 	andeq	r0, r0, r0
    2968:	00220400 	eoreq	r0, r2, r0, lsl #8
    296c:	00220800 	eoreq	r0, r2, r0, lsl #16
    2970:	0c000600 	stceq	6, cr0, [r0], {-0}
    2974:	44081354 	strmi	r1, [r8], #-852	; 0xfffffcac
    2978:	0022089f 	mlaeq	r2, pc, r8, r0	; <UNPREDICTABLE>
    297c:	00220c00 	eoreq	r0, r2, r0, lsl #24
    2980:	0c000600 	stceq	6, cr0, [r0], {-0}
    2984:	44081358 	strmi	r1, [r8], #-856	; 0xfffffca8
    2988:	00220c9f 	mlaeq	r2, pc, ip, r0	; <UNPREDICTABLE>
    298c:	00221000 	eoreq	r1, r2, r0
    2990:	0c000600 	stceq	6, cr0, [r0], {-0}
    2994:	4408135c 	strmi	r1, [r8], #-860	; 0xfffffca4
    2998:	0022109f 	mlaeq	r2, pc, r0, r1	; <UNPREDICTABLE>
    299c:	00241c00 	eoreq	r1, r4, r0, lsl #24
    29a0:	0c000600 	stceq	6, cr0, [r0], {-0}
    29a4:	44081360 	strmi	r1, [r8], #-864	; 0xfffffca0
    29a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    29ac:	00000000 	andeq	r0, r0, r0
    29b0:	0020a800 	eoreq	sl, r0, r0, lsl #16
    29b4:	0020b000 	eoreq	fp, r0, r0
    29b8:	30000200 	andcc	r0, r0, r0, lsl #4
    29bc:	0020b09f 	mlaeq	r0, pc, r0, fp	; <UNPREDICTABLE>
    29c0:	0020c000 	eoreq	ip, r0, r0
    29c4:	33000200 	movwcc	r0, #512	; 0x200
    29c8:	0020c09f 	mlaeq	r0, pc, r0, ip	; <UNPREDICTABLE>
    29cc:	00241c00 	eoreq	r1, r4, r0, lsl #24
    29d0:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    29d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    29d8:	00000000 	andeq	r0, r0, r0
    29dc:	0020a800 	eoreq	sl, r0, r0, lsl #16
    29e0:	0020b000 	eoreq	fp, r0, r0
    29e4:	0c000600 	stceq	6, cr0, [r0], {-0}
    29e8:	440812e4 	strmi	r1, [r8], #-740	; 0xfffffd1c
    29ec:	0020b09f 	mlaeq	r0, pc, r0, fp	; <UNPREDICTABLE>
    29f0:	00241c00 	eoreq	r1, r4, r0, lsl #24
    29f4:	0c000600 	stceq	6, cr0, [r0], {-0}
    29f8:	440812f0 	strmi	r1, [r8], #-752	; 0xfffffd10
    29fc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2a00:	00000000 	andeq	r0, r0, r0
    2a04:	00208800 	eoreq	r8, r0, r0, lsl #16
    2a08:	00209000 	eoreq	r9, r0, r0
    2a0c:	30000200 	andcc	r0, r0, r0, lsl #4
    2a10:	0020909f 	mlaeq	r0, pc, r0, r9	; <UNPREDICTABLE>
    2a14:	00209800 	eoreq	r9, r0, r0, lsl #16
    2a18:	31000200 	mrscc	r0, R8_usr
    2a1c:	0020989f 	mlaeq	r0, pc, r8, r9	; <UNPREDICTABLE>
    2a20:	0020a000 	eoreq	sl, r0, r0
    2a24:	32000200 	andcc	r0, r0, #0, 4
    2a28:	0020a09f 	mlaeq	r0, pc, r0, sl	; <UNPREDICTABLE>
    2a2c:	0020a800 	eoreq	sl, r0, r0, lsl #16
    2a30:	33000200 	movwcc	r0, #512	; 0x200
    2a34:	0020a89f 	mlaeq	r0, pc, r8, sl	; <UNPREDICTABLE>
    2a38:	00241c00 	eoreq	r1, r4, r0, lsl #24
    2a3c:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    2a40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2a44:	00000000 	andeq	r0, r0, r0
    2a48:	00208800 	eoreq	r8, r0, r0, lsl #16
    2a4c:	00209000 	eoreq	r9, r0, r0
    2a50:	0c000600 	stceq	6, cr0, [r0], {-0}
    2a54:	440812d4 	strmi	r1, [r8], #-724	; 0xfffffd2c
    2a58:	0020909f 	mlaeq	r0, pc, r0, r9	; <UNPREDICTABLE>
    2a5c:	00209800 	eoreq	r9, r0, r0, lsl #16
    2a60:	0c000600 	stceq	6, cr0, [r0], {-0}
    2a64:	440812d8 	strmi	r1, [r8], #-728	; 0xfffffd28
    2a68:	0020989f 	mlaeq	r0, pc, r8, r9	; <UNPREDICTABLE>
    2a6c:	0020a000 	eoreq	sl, r0, r0
    2a70:	0c000600 	stceq	6, cr0, [r0], {-0}
    2a74:	440812dc 	strmi	r1, [r8], #-732	; 0xfffffd24
    2a78:	0020a09f 	mlaeq	r0, pc, r0, sl	; <UNPREDICTABLE>
    2a7c:	00241c00 	eoreq	r1, r4, r0, lsl #24
    2a80:	0c000600 	stceq	6, cr0, [r0], {-0}
    2a84:	440812e0 	strmi	r1, [r8], #-736	; 0xfffffd20
    2a88:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2a8c:	00000000 	andeq	r0, r0, r0
    2a90:	00214800 	eoreq	r4, r1, r0, lsl #16
    2a94:	00215000 	eoreq	r5, r1, r0
    2a98:	30000200 	andcc	r0, r0, r0, lsl #4
    2a9c:	0021509f 	mlaeq	r1, pc, r0, r5	; <UNPREDICTABLE>
    2aa0:	00217800 	eoreq	r7, r1, r0, lsl #16
    2aa4:	31000200 	mrscc	r0, R8_usr
    2aa8:	0021789f 	mlaeq	r1, pc, r8, r7	; <UNPREDICTABLE>
    2aac:	00219800 	eoreq	r9, r1, r0, lsl #16
    2ab0:	33000200 	movwcc	r0, #512	; 0x200
    2ab4:	0021989f 	mlaeq	r1, pc, r8, r9	; <UNPREDICTABLE>
    2ab8:	00241c00 	eoreq	r1, r4, r0, lsl #24
    2abc:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    2ac0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2ac4:	00000000 	andeq	r0, r0, r0
    2ac8:	00214800 	eoreq	r4, r1, r0, lsl #16
    2acc:	00215000 	eoreq	r5, r1, r0
    2ad0:	0c000600 	stceq	6, cr0, [r0], {-0}
    2ad4:	44081314 	strmi	r1, [r8], #-788	; 0xfffffcec
    2ad8:	0021509f 	mlaeq	r1, pc, r0, r5	; <UNPREDICTABLE>
    2adc:	00217800 	eoreq	r7, r1, r0, lsl #16
    2ae0:	0c000600 	stceq	6, cr0, [r0], {-0}
    2ae4:	44081318 	strmi	r1, [r8], #-792	; 0xfffffce8
    2ae8:	0021789f 	mlaeq	r1, pc, r8, r7	; <UNPREDICTABLE>
    2aec:	00241c00 	eoreq	r1, r4, r0, lsl #24
    2af0:	0c000600 	stceq	6, cr0, [r0], {-0}
    2af4:	44081320 	strmi	r1, [r8], #-800	; 0xfffffce0
    2af8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2afc:	00000000 	andeq	r0, r0, r0
    2b00:	0020c000 	eoreq	ip, r0, r0
    2b04:	0020cc00 	eoreq	ip, r0, r0, lsl #24
    2b08:	30000200 	andcc	r0, r0, r0, lsl #4
    2b0c:	0020cc9f 	mlaeq	r0, pc, ip, ip	; <UNPREDICTABLE>
    2b10:	0020e000 	eoreq	lr, r0, r0
    2b14:	31000200 	mrscc	r0, R8_usr
    2b18:	0020e09f 	mlaeq	r0, pc, r0, lr	; <UNPREDICTABLE>
    2b1c:	0020ec00 	eoreq	lr, r0, r0, lsl #24
    2b20:	32000200 	andcc	r0, r0, #0, 4
    2b24:	0020ec9f 	mlaeq	r0, pc, ip, lr	; <UNPREDICTABLE>
    2b28:	00210000 	eoreq	r0, r1, r0
    2b2c:	33000200 	movwcc	r0, #512	; 0x200
    2b30:	0021009f 	mlaeq	r1, pc, r0, r0	; <UNPREDICTABLE>
    2b34:	00241c00 	eoreq	r1, r4, r0, lsl #24
    2b38:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    2b3c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2b40:	00000000 	andeq	r0, r0, r0
    2b44:	0020c000 	eoreq	ip, r0, r0
    2b48:	0020cc00 	eoreq	ip, r0, r0, lsl #24
    2b4c:	0c000600 	stceq	6, cr0, [r0], {-0}
    2b50:	440812f4 	strmi	r1, [r8], #-756	; 0xfffffd0c
    2b54:	0020cc9f 	mlaeq	r0, pc, ip, ip	; <UNPREDICTABLE>
    2b58:	0020e000 	eoreq	lr, r0, r0
    2b5c:	0c000600 	stceq	6, cr0, [r0], {-0}
    2b60:	440812f8 	strmi	r1, [r8], #-760	; 0xfffffd08
    2b64:	0020e09f 	mlaeq	r0, pc, r0, lr	; <UNPREDICTABLE>
    2b68:	0020ec00 	eoreq	lr, r0, r0, lsl #24
    2b6c:	0c000600 	stceq	6, cr0, [r0], {-0}
    2b70:	440812fc 	strmi	r1, [r8], #-764	; 0xfffffd04
    2b74:	0020ec9f 	mlaeq	r0, pc, ip, lr	; <UNPREDICTABLE>
    2b78:	00241c00 	eoreq	r1, r4, r0, lsl #24
    2b7c:	0c000600 	stceq	6, cr0, [r0], {-0}
    2b80:	44081300 	strmi	r1, [r8], #-768	; 0xfffffd00
    2b84:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2b88:	00000000 	andeq	r0, r0, r0
    2b8c:	00210000 	eoreq	r0, r1, r0
    2b90:	00210c00 	eoreq	r0, r1, r0, lsl #24
    2b94:	30000200 	andcc	r0, r0, r0, lsl #4
    2b98:	00210c9f 	mlaeq	r1, pc, ip, r0	; <UNPREDICTABLE>
    2b9c:	00212000 	eoreq	r2, r1, r0
    2ba0:	31000200 	mrscc	r0, R8_usr
    2ba4:	0021209f 	mlaeq	r1, pc, r0, r2	; <UNPREDICTABLE>
    2ba8:	00213400 	eoreq	r3, r1, r0, lsl #8
    2bac:	32000200 	andcc	r0, r0, #0, 4
    2bb0:	0021349f 	mlaeq	r1, pc, r4, r3	; <UNPREDICTABLE>
    2bb4:	00214800 	eoreq	r4, r1, r0, lsl #16
    2bb8:	33000200 	movwcc	r0, #512	; 0x200
    2bbc:	0021489f 	mlaeq	r1, pc, r8, r4	; <UNPREDICTABLE>
    2bc0:	00241c00 	eoreq	r1, r4, r0, lsl #24
    2bc4:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    2bc8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2bcc:	00000000 	andeq	r0, r0, r0
    2bd0:	00210000 	eoreq	r0, r1, r0
    2bd4:	00210c00 	eoreq	r0, r1, r0, lsl #24
    2bd8:	0c000600 	stceq	6, cr0, [r0], {-0}
    2bdc:	44081304 	strmi	r1, [r8], #-772	; 0xfffffcfc
    2be0:	00210c9f 	mlaeq	r1, pc, ip, r0	; <UNPREDICTABLE>
    2be4:	00212000 	eoreq	r2, r1, r0
    2be8:	0c000600 	stceq	6, cr0, [r0], {-0}
    2bec:	44081308 	strmi	r1, [r8], #-776	; 0xfffffcf8
    2bf0:	0021209f 	mlaeq	r1, pc, r0, r2	; <UNPREDICTABLE>
    2bf4:	00213400 	eoreq	r3, r1, r0, lsl #8
    2bf8:	0c000600 	stceq	6, cr0, [r0], {-0}
    2bfc:	4408130c 	strmi	r1, [r8], #-780	; 0xfffffcf4
    2c00:	0021349f 	mlaeq	r1, pc, r4, r3	; <UNPREDICTABLE>
    2c04:	00241c00 	eoreq	r1, r4, r0, lsl #24
    2c08:	0c000600 	stceq	6, cr0, [r0], {-0}
    2c0c:	44081310 	strmi	r1, [r8], #-784	; 0xfffffcf0
    2c10:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2c14:	00000000 	andeq	r0, r0, r0
    2c18:	00219800 	eoreq	r9, r1, r0, lsl #16
    2c1c:	0021a000 	eoreq	sl, r1, r0
    2c20:	30000200 	andcc	r0, r0, r0, lsl #4
    2c24:	0021a09f 	mlaeq	r1, pc, r0, sl	; <UNPREDICTABLE>
    2c28:	0021c000 	eoreq	ip, r1, r0
    2c2c:	31000200 	mrscc	r0, R8_usr
    2c30:	0021c09f 	mlaeq	r1, pc, r0, ip	; <UNPREDICTABLE>
    2c34:	0021dc00 	eoreq	sp, r1, r0, lsl #24
    2c38:	33000200 	movwcc	r0, #512	; 0x200
    2c3c:	0021dc9f 	mlaeq	r1, pc, ip, sp	; <UNPREDICTABLE>
    2c40:	00241c00 	eoreq	r1, r4, r0, lsl #24
    2c44:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    2c48:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2c4c:	00000000 	andeq	r0, r0, r0
    2c50:	00219800 	eoreq	r9, r1, r0, lsl #16
    2c54:	0021a000 	eoreq	sl, r1, r0
    2c58:	0c000600 	stceq	6, cr0, [r0], {-0}
    2c5c:	44081324 	strmi	r1, [r8], #-804	; 0xfffffcdc
    2c60:	0021a09f 	mlaeq	r1, pc, r0, sl	; <UNPREDICTABLE>
    2c64:	0021c000 	eoreq	ip, r1, r0
    2c68:	0c000600 	stceq	6, cr0, [r0], {-0}
    2c6c:	44081328 	strmi	r1, [r8], #-808	; 0xfffffcd8
    2c70:	0021c09f 	mlaeq	r1, pc, r0, ip	; <UNPREDICTABLE>
    2c74:	00241c00 	eoreq	r1, r4, r0, lsl #24
    2c78:	0c000600 	stceq	6, cr0, [r0], {-0}
    2c7c:	44081330 	strmi	r1, [r8], #-816	; 0xfffffcd0
    2c80:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2c84:	00000000 	andeq	r0, r0, r0
    2c88:	0021dc00 	eoreq	sp, r1, r0, lsl #24
    2c8c:	0021e400 	eoreq	lr, r1, r0, lsl #8
    2c90:	31000200 	mrscc	r0, R8_usr
    2c94:	0021e49f 	mlaeq	r1, pc, r4, lr	; <UNPREDICTABLE>
    2c98:	0021f800 	eoreq	pc, r1, r0, lsl #16
    2c9c:	32000200 	andcc	r0, r0, #0, 4
    2ca0:	0021f89f 	mlaeq	r1, pc, r8, pc	; <UNPREDICTABLE>
    2ca4:	00241c00 	eoreq	r1, r4, r0, lsl #24
    2ca8:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    2cac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2cb0:	00000000 	andeq	r0, r0, r0
    2cb4:	0021dc00 	eoreq	sp, r1, r0, lsl #24
    2cb8:	0021e400 	eoreq	lr, r1, r0, lsl #8
    2cbc:	0c000600 	stceq	6, cr0, [r0], {-0}
    2cc0:	44081338 	strmi	r1, [r8], #-824	; 0xfffffcc8
    2cc4:	0021e49f 	mlaeq	r1, pc, r4, lr	; <UNPREDICTABLE>
    2cc8:	0021f800 	eoreq	pc, r1, r0, lsl #16
    2ccc:	0c000600 	stceq	6, cr0, [r0], {-0}
    2cd0:	4408133c 	strmi	r1, [r8], #-828	; 0xfffffcc4
    2cd4:	0021f89f 	mlaeq	r1, pc, r8, pc	; <UNPREDICTABLE>
    2cd8:	00241c00 	eoreq	r1, r4, r0, lsl #24
    2cdc:	0c000600 	stceq	6, cr0, [r0], {-0}
    2ce0:	44081340 	strmi	r1, [r8], #-832	; 0xfffffcc0
    2ce4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2ce8:	00000000 	andeq	r0, r0, r0
    2cec:	0021f800 	eoreq	pc, r1, r0, lsl #16
    2cf0:	0021fc00 	eoreq	pc, r1, r0, lsl #24
    2cf4:	31000200 	mrscc	r0, R8_usr
    2cf8:	0021fc9f 	mlaeq	r1, pc, ip, pc	; <UNPREDICTABLE>
    2cfc:	00220000 	eoreq	r0, r2, r0
    2d00:	32000200 	andcc	r0, r0, #0, 4
    2d04:	0022009f 	mlaeq	r2, pc, r0, r0	; <UNPREDICTABLE>
    2d08:	00220400 	eoreq	r0, r2, r0, lsl #8
    2d0c:	33000200 	movwcc	r0, #512	; 0x200
    2d10:	0022049f 	mlaeq	r2, pc, r4, r0	; <UNPREDICTABLE>
    2d14:	00241c00 	eoreq	r1, r4, r0, lsl #24
    2d18:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    2d1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2d20:	00000000 	andeq	r0, r0, r0
    2d24:	0021f800 	eoreq	pc, r1, r0, lsl #16
    2d28:	0021fc00 	eoreq	pc, r1, r0, lsl #24
    2d2c:	0c000600 	stceq	6, cr0, [r0], {-0}
    2d30:	44081348 	strmi	r1, [r8], #-840	; 0xfffffcb8
    2d34:	0021fc9f 	mlaeq	r1, pc, ip, pc	; <UNPREDICTABLE>
    2d38:	00220000 	eoreq	r0, r2, r0
    2d3c:	0c000600 	stceq	6, cr0, [r0], {-0}
    2d40:	4408134c 	strmi	r1, [r8], #-844	; 0xfffffcb4
    2d44:	0022009f 	mlaeq	r2, pc, r0, r0	; <UNPREDICTABLE>
    2d48:	00241c00 	eoreq	r1, r4, r0, lsl #24
    2d4c:	0c000600 	stceq	6, cr0, [r0], {-0}
    2d50:	44081350 	strmi	r1, [r8], #-848	; 0xfffffcb0
    2d54:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2d58:	00000000 	andeq	r0, r0, r0
    2d5c:	00221400 	eoreq	r1, r2, r0, lsl #8
    2d60:	00221800 	eoreq	r1, r2, r0, lsl #16
    2d64:	30000200 	andcc	r0, r0, r0, lsl #4
    2d68:	0022189f 	mlaeq	r2, pc, r8, r1	; <UNPREDICTABLE>
    2d6c:	00222000 	eoreq	r2, r2, r0
    2d70:	53000100 	movwpl	r0, #256	; 0x100
    2d74:	00002220 	andeq	r2, r0, r0, lsr #4
    2d78:	000022ac 	andeq	r2, r0, ip, lsr #5
    2d7c:	78730003 	ldmdavc	r3!, {r0, r1}^
    2d80:	0022d09f 	mlaeq	r2, pc, r0, sp	; <UNPREDICTABLE>
    2d84:	0022e400 	eoreq	lr, r2, r0, lsl #8
    2d88:	53000100 	movwpl	r0, #256	; 0x100
    2d8c:	000022e4 	andeq	r2, r0, r4, ror #5
    2d90:	000022f8 	strdeq	r2, [r0], -r8
    2d94:	7f730003 	svcvc	0x00730003
    2d98:	0022f89f 	mlaeq	r2, pc, r8, pc	; <UNPREDICTABLE>
    2d9c:	00230800 	eoreq	r0, r3, r0, lsl #16
    2da0:	53000100 	movwpl	r0, #256	; 0x100
	...
    2dac:	00002214 	andeq	r2, r0, r4, lsl r2
    2db0:	00002218 	andeq	r2, r0, r8, lsl r2
    2db4:	600c0006 	andvs	r0, ip, r6
    2db8:	9f440813 	svcls	0x00440813
    2dbc:	00002218 	andeq	r2, r0, r8, lsl r2
    2dc0:	000022ac 	andeq	r2, r0, ip, lsr #5
    2dc4:	64720003 	ldrbtvs	r0, [r2], #-3
    2dc8:	0022ac9f 	mlaeq	r2, pc, ip, sl	; <UNPREDICTABLE>
    2dcc:	0022b400 	eoreq	fp, r2, r0, lsl #8
    2dd0:	72000300 	andvc	r0, r0, #0, 6
    2dd4:	22b49f68 	adcscs	r9, r4, #104, 30	; 0x1a0
    2dd8:	22b80000 	adcscs	r0, r8, #0
    2ddc:	00030000 	andeq	r0, r3, r0
    2de0:	b89f6c72 	ldmlt	pc, {r1, r4, r5, r6, sl, fp, sp, lr}	; <UNPREDICTABLE>
    2de4:	c0000022 	andgt	r0, r0, r2, lsr #32
    2de8:	03000022 	movweq	r0, #34	; 0x22
    2dec:	9f707200 	svcls	0x00707200
    2df0:	000022c0 	andeq	r2, r0, r0, asr #5
    2df4:	000022c4 	andeq	r2, r0, r4, asr #5
    2df8:	74720003 	ldrbtvc	r0, [r2], #-3
    2dfc:	0022c49f 	mlaeq	r2, pc, r4, ip	; <UNPREDICTABLE>
    2e00:	0022c800 	eoreq	ip, r2, r0, lsl #16
    2e04:	71000300 	mrsvc	r0, LR_irq
    2e08:	22dc9f74 	sbcscs	r9, ip, #116, 30	; 0x1d0
    2e0c:	23100000 	tstcs	r0, #0
    2e10:	00010000 	andeq	r0, r1, r0
    2e14:	00000051 	andeq	r0, r0, r1, asr r0
    2e18:	00000000 	andeq	r0, r0, r0
    2e1c:	00231000 	eoreq	r1, r3, r0
    2e20:	00235000 	eoreq	r5, r3, r0
    2e24:	53000100 	movwpl	r0, #256	; 0x100
    2e28:	00002350 	andeq	r2, r0, r0, asr r3
    2e2c:	000023e0 	andeq	r2, r0, r0, ror #7
    2e30:	78730003 	ldmdavc	r3!, {r0, r1}^
    2e34:	0023e09f 	mlaeq	r3, pc, r0, lr	; <UNPREDICTABLE>
    2e38:	0023f800 	eoreq	pc, r3, r0, lsl #16
    2e3c:	53000100 	movwpl	r0, #256	; 0x100
    2e40:	000023f8 	strdeq	r2, [r0], -r8
    2e44:	0000240c 	andeq	r2, r0, ip, lsl #8
    2e48:	7f730003 	svcvc	0x00730003
    2e4c:	00240c9f 	mlaeq	r4, pc, ip, r0	; <UNPREDICTABLE>
    2e50:	00241c00 	eoreq	r1, r4, r0, lsl #24
    2e54:	53000100 	movwpl	r0, #256	; 0x100
	...
    2e60:	00002310 	andeq	r2, r0, r0, lsl r3
    2e64:	000023d0 	ldrdeq	r2, [r0], -r0
    2e68:	64720003 	ldrbtvs	r0, [r2], #-3
    2e6c:	0023d09f 	mlaeq	r3, pc, r0, sp	; <UNPREDICTABLE>
    2e70:	0023e000 	eoreq	lr, r3, r0
    2e74:	71000300 	mrsvc	r0, LR_irq
    2e78:	23f09f64 	mvnscs	r9, #100, 30	; 0x190
    2e7c:	241c0000 	ldrcs	r0, [ip], #-0
    2e80:	00010000 	andeq	r0, r1, r0
    2e84:	00000051 	andeq	r0, r0, r1, asr r0
	...
    2e90:	00001000 	andeq	r1, r0, r0
    2e94:	50000100 	andpl	r0, r0, r0, lsl #2
    2e98:	00000010 	andeq	r0, r0, r0, lsl r0
    2e9c:	00000018 	andeq	r0, r0, r8, lsl r0
    2ea0:	01f30004 	mvnseq	r0, r4
    2ea4:	00009f50 	andeq	r9, r0, r0, asr pc
    2ea8:	00000000 	andeq	r0, r0, r0
    2eac:	002c0000 	eoreq	r0, ip, r0
    2eb0:	00380000 	eorseq	r0, r8, r0
    2eb4:	00010000 	andeq	r0, r1, r0
    2eb8:	00003850 	andeq	r3, r0, r0, asr r8
    2ebc:	00004400 	andeq	r4, r0, r0, lsl #8
    2ec0:	f3000400 	vshl.u8	d0, d0, d0
    2ec4:	009f5001 	addseq	r5, pc, r1
    2ec8:	00000000 	andeq	r0, r0, r0
    2ecc:	44000000 	strmi	r0, [r0], #-0
    2ed0:	5c000000 	stcpl	0, cr0, [r0], {-0}
    2ed4:	01000000 	mrseq	r0, (UNDEF: 0)
    2ed8:	005c5100 	subseq	r5, ip, r0, lsl #2
    2edc:	00740000 	rsbseq	r0, r4, r0
    2ee0:	00040000 	andeq	r0, r4, r0
    2ee4:	9f5101f3 	svcls	0x005101f3
    2ee8:	00000074 	andeq	r0, r0, r4, ror r0
    2eec:	00000084 	andeq	r0, r0, r4, lsl #1
    2ef0:	84510001 	ldrbhi	r0, [r1], #-1
    2ef4:	90000000 	andls	r0, r0, r0
    2ef8:	04000000 	streq	r0, [r0], #-0
    2efc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2f00:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2f04:	00000000 	andeq	r0, r0, r0
    2f08:	00009000 	andeq	r9, r0, r0
    2f0c:	0000a800 	andeq	sl, r0, r0, lsl #16
    2f10:	51000100 	mrspl	r0, (UNDEF: 16)
    2f14:	000000a8 	andeq	r0, r0, r8, lsr #1
    2f18:	000000c0 	andeq	r0, r0, r0, asr #1
    2f1c:	01f30004 	mvnseq	r0, r4
    2f20:	00c09f51 	sbceq	r9, r0, r1, asr pc
    2f24:	00d00000 	sbcseq	r0, r0, r0
    2f28:	00010000 	andeq	r0, r1, r0
    2f2c:	0000d051 	andeq	sp, r0, r1, asr r0
    2f30:	0000dc00 	andeq	sp, r0, r0, lsl #24
    2f34:	f3000400 	vshl.u8	d0, d0, d0
    2f38:	009f5101 	addseq	r5, pc, r1, lsl #2
    2f3c:	00000000 	andeq	r0, r0, r0
    2f40:	dc000000 	stcle	0, cr0, [r0], {-0}
    2f44:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    2f48:	01000000 	mrseq	r0, (UNDEF: 0)
    2f4c:	00f45000 	rscseq	r5, r4, r0
    2f50:	011c0000 	tsteq	ip, r0
    2f54:	00040000 	andeq	r0, r4, r0
    2f58:	9f5001f3 	svcls	0x005001f3
    2f5c:	0000011c 	andeq	r0, r0, ip, lsl r1
    2f60:	00000144 	andeq	r0, r0, r4, asr #2
    2f64:	44500001 	ldrbmi	r0, [r0], #-1
    2f68:	60000001 	andvs	r0, r0, r1
    2f6c:	04000001 	streq	r0, [r0], #-1
    2f70:	5001f300 	andpl	pc, r1, r0, lsl #6
    2f74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2f78:	00000000 	andeq	r0, r0, r0
    2f7c:	0000dc00 	andeq	sp, r0, r0, lsl #24
    2f80:	0000fc00 	andeq	pc, r0, r0, lsl #24
    2f84:	51000100 	mrspl	r0, (UNDEF: 16)
    2f88:	000000fc 	strdeq	r0, [r0], -ip
    2f8c:	0000011c 	andeq	r0, r0, ip, lsl r1
    2f90:	01f30004 	mvnseq	r0, r4
    2f94:	011c9f51 	tsteq	ip, r1, asr pc
    2f98:	013c0000 	teqeq	ip, r0
    2f9c:	00010000 	andeq	r0, r1, r0
    2fa0:	00013c51 	andeq	r3, r1, r1, asr ip
    2fa4:	00016000 	andeq	r6, r1, r0
    2fa8:	f3000400 	vshl.u8	d0, d0, d0
    2fac:	009f5101 	addseq	r5, pc, r1, lsl #2
    2fb0:	00000000 	andeq	r0, r0, r0
    2fb4:	dc000000 	stcle	0, cr0, [r0], {-0}
    2fb8:	10000000 	andne	r0, r0, r0
    2fbc:	01000001 	tsteq	r0, r1
    2fc0:	01105200 	tsteq	r0, r0, lsl #4
    2fc4:	011c0000 	tsteq	ip, r0
    2fc8:	00040000 	andeq	r0, r4, r0
    2fcc:	9f5201f3 	svcls	0x005201f3
    2fd0:	0000011c 	andeq	r0, r0, ip, lsl r1
    2fd4:	00000154 	andeq	r0, r0, r4, asr r1
    2fd8:	54520001 	ldrbpl	r0, [r2], #-1
    2fdc:	60000001 	andvs	r0, r0, r1
    2fe0:	04000001 	streq	r0, [r0], #-1
    2fe4:	5201f300 	andpl	pc, r1, #0, 6
    2fe8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2fec:	00000000 	andeq	r0, r0, r0
    2ff0:	00016000 	andeq	r6, r1, r0
    2ff4:	00017800 	andeq	r7, r1, r0, lsl #16
    2ff8:	50000100 	andpl	r0, r0, r0, lsl #2
    2ffc:	00000178 	andeq	r0, r0, r8, ror r1
    3000:	000001a4 	andeq	r0, r0, r4, lsr #3
    3004:	01f30004 	mvnseq	r0, r4
    3008:	01a49f50 			; <UNDEFINED> instruction: 0x01a49f50
    300c:	01d00000 	bicseq	r0, r0, r0
    3010:	00010000 	andeq	r0, r1, r0
    3014:	0001d050 	andeq	sp, r1, r0, asr r0
    3018:	0001ec00 	andeq	lr, r1, r0, lsl #24
    301c:	f3000400 	vshl.u8	d0, d0, d0
    3020:	009f5001 	addseq	r5, pc, r1
    3024:	00000000 	andeq	r0, r0, r0
    3028:	60000000 	andvs	r0, r0, r0
    302c:	80000001 	andhi	r0, r0, r1
    3030:	01000001 	tsteq	r0, r1
    3034:	01805100 	orreq	r5, r0, r0, lsl #2
    3038:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
    303c:	00040000 	andeq	r0, r4, r0
    3040:	9f5101f3 	svcls	0x005101f3
    3044:	000001a4 	andeq	r0, r0, r4, lsr #3
    3048:	000001c4 	andeq	r0, r0, r4, asr #3
    304c:	c4510001 	ldrbgt	r0, [r1], #-1
    3050:	ec000001 	stc	0, cr0, [r0], {1}
    3054:	04000001 	streq	r0, [r0], #-1
    3058:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    305c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3060:	00000000 	andeq	r0, r0, r0
    3064:	00016000 	andeq	r6, r1, r0
    3068:	00018c00 	andeq	r8, r1, r0, lsl #24
    306c:	52000100 	andpl	r0, r0, #0, 2
    3070:	0000018c 	andeq	r0, r0, ip, lsl #3
    3074:	000001a4 	andeq	r0, r0, r4, lsr #3
    3078:	01f30004 	mvnseq	r0, r4
    307c:	01a49f52 			; <UNDEFINED> instruction: 0x01a49f52
    3080:	01c80000 	biceq	r0, r8, r0
    3084:	00010000 	andeq	r0, r1, r0
    3088:	0001c852 	andeq	ip, r1, r2, asr r8
    308c:	0001ec00 	andeq	lr, r1, r0, lsl #24
    3090:	f3000400 	vshl.u8	d0, d0, d0
    3094:	009f5201 	addseq	r5, pc, r1, lsl #4
    3098:	00000000 	andeq	r0, r0, r0
    309c:	ec000000 	stc	0, cr0, [r0], {-0}
    30a0:	04000001 	streq	r0, [r0], #-1
    30a4:	01000002 	tsteq	r0, r2
    30a8:	02045000 	andeq	r5, r4, #0
    30ac:	02180000 	andseq	r0, r8, #0
    30b0:	00040000 	andeq	r0, r4, r0
    30b4:	9f5001f3 	svcls	0x005001f3
    30b8:	00000218 	andeq	r0, r0, r8, lsl r2
    30bc:	00000234 	andeq	r0, r0, r4, lsr r2
    30c0:	00500001 	subseq	r0, r0, r1
    30c4:	00000000 	andeq	r0, r0, r0
    30c8:	ec000000 	stc	0, cr0, [r0], {-0}
    30cc:	0c000001 	stceq	0, cr0, [r0], {1}
    30d0:	01000002 	tsteq	r0, r2
    30d4:	020c5100 	andeq	r5, ip, #0, 2
    30d8:	02180000 	andseq	r0, r8, #0
    30dc:	00040000 	andeq	r0, r4, r0
    30e0:	9f5101f3 	svcls	0x005101f3
    30e4:	00000218 	andeq	r0, r0, r8, lsl r2
    30e8:	00000228 	andeq	r0, r0, r8, lsr #4
    30ec:	28510001 	ldmdacs	r1, {r0}^
    30f0:	34000002 	strcc	r0, [r0], #-2
    30f4:	04000002 	streq	r0, [r0], #-2
    30f8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    30fc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3100:	00000000 	andeq	r0, r0, r0
    3104:	00023400 	andeq	r3, r2, r0, lsl #8
    3108:	00024000 	andeq	r4, r2, r0
    310c:	50000100 	andpl	r0, r0, r0, lsl #2
    3110:	00000240 	andeq	r0, r0, r0, asr #4
    3114:	00000250 	andeq	r0, r0, r0, asr r2
    3118:	01f30004 	mvnseq	r0, r4
    311c:	00009f50 	andeq	r9, r0, r0, asr pc
    3120:	00000000 	andeq	r0, r0, r0
    3124:	02500000 	subseq	r0, r0, #0
    3128:	025c0000 	subseq	r0, ip, #0
    312c:	00010000 	andeq	r0, r1, r0
    3130:	00025c50 	andeq	r5, r2, r0, asr ip
    3134:	00026800 	andeq	r6, r2, r0, lsl #16
    3138:	f3000400 	vshl.u8	d0, d0, d0
    313c:	009f5001 	addseq	r5, pc, r1
    3140:	00000000 	andeq	r0, r0, r0
    3144:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    3148:	78000002 	stmdavc	r0, {r1}
    314c:	01000002 	tsteq	r0, r2
    3150:	02785000 	rsbseq	r5, r8, #0
    3154:	02800000 	addeq	r0, r0, #0
    3158:	00040000 	andeq	r0, r4, r0
    315c:	9f5001f3 	svcls	0x005001f3
	...
    3168:	00000268 	andeq	r0, r0, r8, ror #4
    316c:	0000026c 	andeq	r0, r0, ip, ror #4
    3170:	6c520001 	mrrcvs	0, 0, r0, r2, cr1
    3174:	80000002 	andhi	r0, r0, r2
    3178:	04000002 	streq	r0, [r0], #-2
    317c:	5201f300 	andpl	pc, r1, #0, 6
    3180:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    318c:	00002800 	andeq	r2, r0, r0, lsl #16
    3190:	50000100 	andpl	r0, r0, r0, lsl #2
    3194:	00000028 	andeq	r0, r0, r8, lsr #32
    3198:	000007c4 	andeq	r0, r0, r4, asr #15
    319c:	01f30004 	mvnseq	r0, r4
    31a0:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    31ac:	00080000 	andeq	r0, r8, r0
    31b0:	00010000 	andeq	r0, r1, r0
    31b4:	00000851 	andeq	r0, r0, r1, asr r8
    31b8:	0007c400 	andeq	ip, r7, r0, lsl #8
    31bc:	f3000400 	vshl.u8	d0, d0, d0
    31c0:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    31cc:	30000000 	andcc	r0, r0, r0
    31d0:	01000000 	mrseq	r0, (UNDEF: 0)
    31d4:	00305200 	eorseq	r5, r0, r0, lsl #4
    31d8:	07c40000 	strbeq	r0, [r4, r0]
    31dc:	00040000 	andeq	r0, r4, r0
    31e0:	9f5201f3 	svcls	0x005201f3
	...
    31f0:	00000014 	andeq	r0, r0, r4, lsl r0
    31f4:	14530001 	ldrbne	r0, [r3], #-1
    31f8:	c4000000 	strgt	r0, [r0], #-0
    31fc:	04000007 	streq	r0, [r0], #-7
    3200:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    3204:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3210:	00000400 	andeq	r0, r0, r0, lsl #8
    3214:	91000200 	mrsls	r0, R8_usr
    3218:	00000400 	andeq	r0, r0, r0, lsl #8
    321c:	00003f00 	andeq	r3, r0, r0, lsl #30
    3220:	7c000200 	sfmvc	f0, 4, [r0], {-0}
    3224:	00003f00 	andeq	r3, r0, r0, lsl #30
    3228:	0007c400 	andeq	ip, r7, r0, lsl #8
    322c:	91000200 	mrsls	r0, R8_usr
	...
    3238:	00004000 	andeq	r4, r0, r0
    323c:	00008800 	andeq	r8, r0, r0, lsl #16
    3240:	30000200 	andcc	r0, r0, r0, lsl #4
    3244:	0000889f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    3248:	0004fc00 	andeq	pc, r4, r0, lsl #24
    324c:	91000300 	mrsls	r0, LR_irq
    3250:	04fc7d8c 	ldrbteq	r7, [ip], #3468	; 0xd8c
    3254:	05040000 	streq	r0, [r4, #-0]
    3258:	00010000 	andeq	r0, r1, r0
    325c:	0005045c 	andeq	r0, r5, ip, asr r4
    3260:	0006fc00 	andeq	pc, r6, r0, lsl #24
    3264:	91000300 	mrsls	r0, LR_irq
    3268:	06fc7d8c 	ldrbteq	r7, [ip], ip, lsl #27
    326c:	07000000 	streq	r0, [r0, -r0]
    3270:	00010000 	andeq	r0, r1, r0
    3274:	00070054 	andeq	r0, r7, r4, asr r0
    3278:	0007c400 	andeq	ip, r7, r0, lsl #8
    327c:	91000300 	mrsls	r0, LR_irq
    3280:	00007d8c 	andeq	r7, r0, ip, lsl #27
    3284:	00000000 	andeq	r0, r0, r0
    3288:	00400000 	subeq	r0, r0, r0
    328c:	005c0000 	subseq	r0, ip, r0
    3290:	00010000 	andeq	r0, r1, r0
    3294:	00005c54 	andeq	r5, r0, r4, asr ip
    3298:	00008800 	andeq	r8, r0, r0, lsl #16
    329c:	91000300 	mrsls	r0, LR_irq
    32a0:	00887d9c 	umulleq	r7, r8, ip, sp
    32a4:	00a00000 	adceq	r0, r0, r0
    32a8:	00010000 	andeq	r0, r1, r0
    32ac:	0000a051 	andeq	sl, r0, r1, asr r0
    32b0:	0000b800 	andeq	fp, r0, r0, lsl #16
    32b4:	58000100 	stmdapl	r0, {r8}
    32b8:	000000b8 	strheq	r0, [r0], -r8
    32bc:	000000c4 	andeq	r0, r0, r4, asr #1
    32c0:	c4510001 	ldrbgt	r0, [r1], #-1
    32c4:	fc000000 	stc2	0, cr0, [r0], {-0}
    32c8:	03000004 	movweq	r0, #4
    32cc:	7ce09100 	stfvcp	f1, [r0]
    32d0:	000004fc 	strdeq	r0, [r0], -ip
    32d4:	0000050c 	andeq	r0, r0, ip, lsl #10
    32d8:	0c510001 	mrrceq	0, 0, r0, r1, cr1
    32dc:	34000005 	strcc	r0, [r0], #-5
    32e0:	01000005 	tsteq	r0, r5
    32e4:	05345800 	ldreq	r5, [r4, #-2048]!	; 0xfffff800
    32e8:	07000000 	streq	r0, [r0, -r0]
    32ec:	00030000 	andeq	r0, r3, r0
    32f0:	007d9491 			; <UNDEFINED> instruction: 0x007d9491
    32f4:	c4000007 	strgt	r0, [r0], #-7
    32f8:	03000007 	movweq	r0, #7
    32fc:	7ce09100 	stfvcp	f1, [r0]
	...
    3308:	000000a0 	andeq	r0, r0, r0, lsr #1
    330c:	000000a4 	andeq	r0, r0, r4, lsr #1
    3310:	a4550001 	ldrbge	r0, [r5], #-1
    3314:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    3318:	05000000 	streq	r0, [r0, #-0]
    331c:	38007500 	stmdacc	r0, {r8, sl, ip, sp, lr}
    3320:	00b89f24 	adcseq	r9, r8, r4, lsr #30
    3324:	00cc0000 	sbceq	r0, ip, r0
    3328:	00080000 	andeq	r0, r8, r0
    332c:	24380075 	ldrtcs	r0, [r8], #-117	; 0xffffff8b
    3330:	9f210072 	svcls	0x00210072
    3334:	000000cc 	andeq	r0, r0, ip, asr #1
    3338:	000000d8 	ldrdeq	r0, [r0], -r8
    333c:	0c520001 	mrrceq	0, 0, r0, r2, cr1
    3340:	2c000005 	stccs	0, cr0, [r0], {5}
    3344:	01000005 	tsteq	r0, r5
    3348:	00005500 	andeq	r5, r0, r0, lsl #10
    334c:	00000000 	andeq	r0, r0, r0
    3350:	00b80000 	adcseq	r0, r8, r0
    3354:	05040000 	streq	r0, [r4, #-0]
    3358:	00020000 	andeq	r0, r2, r0
    335c:	07009f30 	smladxeq	r0, r0, pc, r9	; <UNPREDICTABLE>
    3360:	07c40000 	strbeq	r0, [r4, r0]
    3364:	00020000 	andeq	r0, r2, r0
    3368:	00009f30 	andeq	r9, r0, r0, lsr pc
    336c:	00000000 	andeq	r0, r0, r0
    3370:	00b80000 	adcseq	r0, r8, r0
    3374:	05040000 	streq	r0, [r4, #-0]
    3378:	00040000 	andeq	r0, r4, r0
    337c:	9fffff0a 	svcls	0x00ffff0a
    3380:	00000700 	andeq	r0, r0, r0, lsl #14
    3384:	000007c4 	andeq	r0, r0, r4, asr #15
    3388:	ff0a0004 			; <UNDEFINED> instruction: 0xff0a0004
    338c:	00009fff 	strdeq	r9, [r0], -pc	; <UNPREDICTABLE>
    3390:	00000000 	andeq	r0, r0, r0
    3394:	00b80000 	adcseq	r0, r8, r0
    3398:	05040000 	streq	r0, [r4, #-0]
    339c:	00020000 	andeq	r0, r2, r0
    33a0:	07009f33 	smladxeq	r0, r3, pc, r9	; <UNPREDICTABLE>
    33a4:	07c40000 	strbeq	r0, [r4, r0]
    33a8:	00020000 	andeq	r0, r2, r0
    33ac:	00009f33 	andeq	r9, r0, r3, lsr pc
    33b0:	00000000 	andeq	r0, r0, r0
    33b4:	00b80000 	adcseq	r0, r8, r0
    33b8:	00cc0000 	sbceq	r0, ip, r0
    33bc:	00080000 	andeq	r0, r8, r0
    33c0:	24380075 	ldrtcs	r0, [r8], #-117	; 0xffffff8b
    33c4:	9f210072 	svcls	0x00210072
    33c8:	000000cc 	andeq	r0, r0, ip, asr #1
    33cc:	000000d8 	ldrdeq	r0, [r0], -r8
    33d0:	f8520001 			; <UNDEFINED> instruction: 0xf8520001
    33d4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    33d8:	01000001 	tsteq	r0, r1
    33dc:	00005300 	andeq	r5, r0, r0, lsl #6
    33e0:	00000000 	andeq	r0, r0, r0
    33e4:	00b80000 	adcseq	r0, r8, r0
    33e8:	04fc0000 	ldrbteq	r0, [ip], #0
    33ec:	00030000 	andeq	r0, r3, r0
    33f0:	007d8c91 			; <UNDEFINED> instruction: 0x007d8c91
    33f4:	c4000007 	strgt	r0, [r0], #-7
    33f8:	03000007 	movweq	r0, #7
    33fc:	7d8c9100 	stfvcd	f1, [ip]
	...
    3408:	000000e8 	andeq	r0, r0, r8, ror #1
    340c:	000000ec 	andeq	r0, r0, ip, ror #1
    3410:	00720010 	rsbseq	r0, r2, r0, lsl r0
    3414:	78032431 	stmdavc	r3, {r0, r4, r5, sl, sp}
    3418:	224000fb 	subcs	r0, r0, #251	; 0xfb
    341c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3420:	011c9f1a 	tsteq	ip, sl, lsl pc
    3424:	01780000 	cmneq	r8, r0
    3428:	00010000 	andeq	r0, r1, r0
    342c:	00070053 	andeq	r0, r7, r3, asr r0
    3430:	00077000 	andeq	r7, r7, r0
    3434:	53000100 	movwpl	r0, #256	; 0x100
	...
    3440:	000000e8 	andeq	r0, r0, r8, ror #1
    3444:	000000ec 	andeq	r0, r0, ip, ror #1
    3448:	00720010 	rsbseq	r0, r2, r0, lsl r0
    344c:	79032431 	stmdbvc	r3, {r0, r4, r5, sl, sp}
    3450:	224000fb 	subcs	r0, r0, #251	; 0xfb
    3454:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3458:	011c9f1a 	tsteq	ip, sl, lsl pc
    345c:	01480000 	mrseq	r0, (UNDEF: 72)
    3460:	00010000 	andeq	r0, r1, r0
    3464:	00070052 	andeq	r0, r7, r2, asr r0
    3468:	00071c00 	andeq	r1, r7, r0, lsl #24
    346c:	52000100 	andpl	r0, r0, #0, 2
	...
    3478:	0000011c 	andeq	r0, r0, ip, lsl r1
    347c:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    3480:	00760006 	rsbseq	r0, r6, r6
    3484:	9f1aff08 	svcls	0x001aff08
    3488:	00000700 	andeq	r0, r0, r0, lsl #14
    348c:	00000728 	andeq	r0, r0, r8, lsr #14
    3490:	00760006 	rsbseq	r0, r6, r6
    3494:	9f1aff08 	svcls	0x001aff08
	...
    34a0:	00000128 	andeq	r0, r0, r8, lsr #2
    34a4:	00000140 	andeq	r0, r0, r0, asr #2
    34a8:	00720017 	rsbseq	r0, r2, r7, lsl r0
    34ac:	016de003 	cmneq	sp, r3
    34b0:	01942240 	orrseq	r2, r4, r0, asr #4
    34b4:	0a1aff08 	beq	6c30dc <IRQ_STACK_SIZE+0x6bb0dc>
    34b8:	731e0280 	tstvc	lr, #128, 4
    34bc:	22243500 	eorcs	r3, r4, #0, 10
    34c0:	0001409f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
    34c4:	00014800 	andeq	r4, r1, r0, lsl #16
    34c8:	72000800 	andvc	r0, r0, #0, 16
    34cc:	70243500 	eorvc	r3, r4, r0, lsl #10
    34d0:	009f2200 	addseq	r2, pc, r0, lsl #4
    34d4:	14000007 	strne	r0, [r0], #-7
    34d8:	17000007 	strne	r0, [r0, -r7]
    34dc:	03007200 	movweq	r7, #512	; 0x200
    34e0:	40016df8 	strdmi	r6, [r1], -r8
    34e4:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    34e8:	800a1aff 	strdhi	r1, [sl], -pc	; <UNPREDICTABLE>
    34ec:	00731e02 	rsbseq	r1, r3, r2, lsl #28
    34f0:	9f222435 	svcls	0x00222435
    34f4:	00000714 	andeq	r0, r0, r4, lsl r7
    34f8:	0000071c 	andeq	r0, r0, ip, lsl r7
    34fc:	00720008 	rsbseq	r0, r2, r8
    3500:	00742435 	rsbseq	r2, r4, r5, lsr r4
    3504:	00009f22 	andeq	r9, r0, r2, lsr #30
    3508:	00000000 	andeq	r0, r0, r0
    350c:	01280000 	teqeq	r8, r0
    3510:	01400000 	mrseq	r0, (UNDEF: 64)
    3514:	00020000 	andeq	r0, r2, r0
    3518:	07009f30 	smladxeq	r0, r0, pc, r9	; <UNPREDICTABLE>
    351c:	07140000 	ldreq	r0, [r4, -r0]
    3520:	00020000 	andeq	r0, r2, r0
    3524:	00009f30 	andeq	r9, r0, r0, lsr pc
    3528:	00000000 	andeq	r0, r0, r0
    352c:	02040000 	andeq	r0, r4, #0
    3530:	02480000 	subeq	r0, r8, #0
    3534:	00020000 	andeq	r0, r2, r0
    3538:	02489f30 	subeq	r9, r8, #48, 30	; 0xc0
    353c:	02600000 	rsbeq	r0, r0, #0
    3540:	000b0000 	andeq	r0, fp, r0
    3544:	947d9091 	ldrbtls	r9, [sp], #-145	; 0xffffff6f
    3548:	1c7c9101 	ldfnep	f1, [ip], #-4
    354c:	c09f5523 	addsgt	r5, pc, r3, lsr #10
    3550:	04000004 	streq	r0, [r0], #-4
    3554:	0b000005 	bleq	3570 <ABORT_STACK_SIZE+0x3170>
    3558:	7d909100 	ldfvcd	f1, [r0]
    355c:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    3560:	9f55231c 	svcls	0x0055231c
	...
    356c:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    3570:	00000204 	andeq	r0, r0, r4, lsl #4
    3574:	9f300002 	svcls	0x00300002
	...
    3580:	00000278 	andeq	r0, r0, r8, ror r2
    3584:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
    3588:	9f300002 	svcls	0x00300002
    358c:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
    3590:	000002cc 	andeq	r0, r0, ip, asr #5
    3594:	9f310002 	svcls	0x00310002
    3598:	000002cc 	andeq	r0, r0, ip, asr #5
    359c:	000002ec 	andeq	r0, r0, ip, ror #5
    35a0:	9f320002 	svcls	0x00320002
    35a4:	000002ec 	andeq	r0, r0, ip, ror #5
    35a8:	0000030c 	andeq	r0, r0, ip, lsl #6
    35ac:	9f300002 	svcls	0x00300002
    35b0:	0000030c 	andeq	r0, r0, ip, lsl #6
    35b4:	00000328 	andeq	r0, r0, r8, lsr #6
    35b8:	9f310002 	svcls	0x00310002
    35bc:	00000328 	andeq	r0, r0, r8, lsr #6
    35c0:	00000348 	andeq	r0, r0, r8, asr #6
    35c4:	9f320002 	svcls	0x00320002
    35c8:	00000348 	andeq	r0, r0, r8, asr #6
    35cc:	00000370 	andeq	r0, r0, r0, ror r3
    35d0:	9f300002 	svcls	0x00300002
    35d4:	00000370 	andeq	r0, r0, r0, ror r3
    35d8:	00000390 	muleq	r0, r0, r3
    35dc:	9f310002 	svcls	0x00310002
    35e0:	00000390 	muleq	r0, r0, r3
    35e4:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    35e8:	9f320002 	svcls	0x00320002
    35ec:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    35f0:	000003d4 	ldrdeq	r0, [r0], -r4
    35f4:	9f300002 	svcls	0x00300002
    35f8:	000003d4 	ldrdeq	r0, [r0], -r4
    35fc:	000003f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3600:	9f310002 	svcls	0x00310002
    3604:	000003f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3608:	0000040c 	andeq	r0, r0, ip, lsl #8
    360c:	9f320002 	svcls	0x00320002
    3610:	0000040c 	andeq	r0, r0, ip, lsl #8
    3614:	00000428 	andeq	r0, r0, r8, lsr #8
    3618:	9f300002 	svcls	0x00300002
    361c:	00000428 	andeq	r0, r0, r8, lsr #8
    3620:	00000444 	andeq	r0, r0, r4, asr #8
    3624:	9f310002 	svcls	0x00310002
    3628:	00000444 	andeq	r0, r0, r4, asr #8
    362c:	00000460 	andeq	r0, r0, r0, ror #8
    3630:	9f320002 	svcls	0x00320002
    3634:	00000460 	andeq	r0, r0, r0, ror #8
    3638:	00000480 	andeq	r0, r0, r0, lsl #9
    363c:	9f300002 	svcls	0x00300002
    3640:	00000480 	andeq	r0, r0, r0, lsl #9
    3644:	000004a0 	andeq	r0, r0, r0, lsr #9
    3648:	9f310002 	svcls	0x00310002
    364c:	000004a0 	andeq	r0, r0, r0, lsr #9
    3650:	000004c0 	andeq	r0, r0, r0, asr #9
    3654:	9f320002 	svcls	0x00320002
    3658:	000004c0 	andeq	r0, r0, r0, asr #9
    365c:	00000504 	andeq	r0, r0, r4, lsl #10
    3660:	9f330002 	svcls	0x00330002
	...
    366c:	00000278 	andeq	r0, r0, r8, ror r2
    3670:	000002ec 	andeq	r0, r0, ip, ror #5
    3674:	9f300002 	svcls	0x00300002
    3678:	000002ec 	andeq	r0, r0, ip, ror #5
    367c:	00000348 	andeq	r0, r0, r8, asr #6
    3680:	9f310002 	svcls	0x00310002
    3684:	00000348 	andeq	r0, r0, r8, asr #6
    3688:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    368c:	9f320002 	svcls	0x00320002
    3690:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    3694:	0000040c 	andeq	r0, r0, ip, lsl #8
    3698:	9f300002 	svcls	0x00300002
    369c:	0000040c 	andeq	r0, r0, ip, lsl #8
    36a0:	00000460 	andeq	r0, r0, r0, ror #8
    36a4:	9f310002 	svcls	0x00310002
    36a8:	00000460 	andeq	r0, r0, r0, ror #8
    36ac:	000004c0 	andeq	r0, r0, r0, asr #9
    36b0:	9f320002 	svcls	0x00320002
    36b4:	000004c0 	andeq	r0, r0, r0, asr #9
    36b8:	00000504 	andeq	r0, r0, r4, lsl #10
    36bc:	9f330002 	svcls	0x00330002
	...
    36c8:	00000278 	andeq	r0, r0, r8, ror r2
    36cc:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
    36d0:	bc520001 	mrrclt	0, 0, r0, r2, cr1
    36d4:	04000003 	streq	r0, [r0], #-3
    36d8:	12000005 	andne	r0, r0, #5
    36dc:	7d909100 	ldfvcd	f1, [r0]
    36e0:	08019406 	stmdaeq	r1, {r1, r2, sl, ip, pc}
    36e4:	88911aff 	ldmhi	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    36e8:	301a067d 	andscc	r0, sl, sp, ror r6
    36ec:	009f1f2e 	addseq	r1, pc, lr, lsr #30
    36f0:	00000000 	andeq	r0, r0, r0
    36f4:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    36f8:	ec000002 	stc	0, cr0, [r0], {2}
    36fc:	01000002 	tsteq	r0, r2
    3700:	02ec5900 	rsceq	r5, ip, #0, 18
    3704:	03480000 	movteq	r0, #32768	; 0x8000
    3708:	00030000 	andeq	r0, r3, r0
    370c:	489f0179 	ldmmi	pc, {r0, r3, r4, r5, r6, r8}	; <UNPREDICTABLE>
    3710:	cc000003 	stcgt	0, cr0, [r0], {3}
    3714:	03000004 	movweq	r0, #4
    3718:	9f027900 	svcls	0x00027900
    371c:	000004cc 	andeq	r0, r0, ip, asr #9
    3720:	00000504 	andeq	r0, r0, r4, lsl #10
    3724:	7f790003 	svcvc	0x00790003
    3728:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    372c:	00000000 	andeq	r0, r0, r0
    3730:	00027800 	andeq	r7, r2, r0, lsl #16
    3734:	0002b000 	andeq	fp, r2, r0
    3738:	76000300 	strvc	r0, [r0], -r0, lsl #6
    373c:	02b09f68 	adcseq	r9, r0, #104, 30	; 0x1a0
    3740:	02cc0000 	sbceq	r0, ip, #0
    3744:	00030000 	andeq	r0, r3, r0
    3748:	cc9f6976 	ldcgt	9, cr6, [pc], {118}	; 0x76
    374c:	ec000002 	stc	0, cr0, [r0], {2}
    3750:	03000002 	movweq	r0, #2
    3754:	9f6a7600 	svcls	0x006a7600
    3758:	000002ec 	andeq	r0, r0, ip, ror #5
    375c:	0000030c 	andeq	r0, r0, ip, lsl #6
    3760:	68760003 	ldmdavs	r6!, {r0, r1}^
    3764:	00030c9f 	muleq	r3, pc, ip	; <UNPREDICTABLE>
    3768:	00032800 	andeq	r2, r3, r0, lsl #16
    376c:	76000300 	strvc	r0, [r0], -r0, lsl #6
    3770:	03289f69 	teqeq	r8, #420	; 0x1a4
    3774:	03480000 	movteq	r0, #32768	; 0x8000
    3778:	00030000 	andeq	r0, r3, r0
    377c:	489f6a76 	ldmmi	pc, {r1, r2, r4, r5, r6, r9, fp, sp, lr}	; <UNPREDICTABLE>
    3780:	70000003 	andvc	r0, r0, r3
    3784:	03000003 	movweq	r0, #3
    3788:	9f687600 	svcls	0x00687600
    378c:	00000370 	andeq	r0, r0, r0, ror r3
    3790:	00000390 	muleq	r0, r0, r3
    3794:	69760003 	ldmdbvs	r6!, {r0, r1}^
    3798:	0003909f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    379c:	00047800 	andeq	r7, r4, r0, lsl #16
    37a0:	76000300 	strvc	r0, [r0], -r0, lsl #6
    37a4:	04789f6a 	ldrbteq	r9, [r8], #-3946	; 0xfffff096
    37a8:	05040000 	streq	r0, [r4, #-0]
    37ac:	00030000 	andeq	r0, r3, r0
    37b0:	009f6776 	addseq	r6, pc, r6, ror r7	; <UNPREDICTABLE>
    37b4:	00000000 	andeq	r0, r0, r0
    37b8:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    37bc:	04000003 	streq	r0, [r0], #-3
    37c0:	01000005 	tsteq	r0, r5
    37c4:	00005300 	andeq	r5, r0, r0, lsl #6
    37c8:	00000000 	andeq	r0, r0, r0
    37cc:	03b80000 			; <UNDEFINED> instruction: 0x03b80000
    37d0:	040c0000 	streq	r0, [ip], #-0
    37d4:	00010000 	andeq	r0, r1, r0
    37d8:	00040c59 	andeq	r0, r4, r9, asr ip
    37dc:	00046000 	andeq	r6, r4, r0
    37e0:	79000300 	stmdbvc	r0, {r8, r9}
    37e4:	04609f01 	strbteq	r9, [r0], #-3841	; 0xfffff0ff
    37e8:	04cc0000 	strbeq	r0, [ip], #0
    37ec:	00030000 	andeq	r0, r3, r0
    37f0:	cc9f0279 	lfmgt	f0, 4, [pc], {121}	; 0x79
    37f4:	04000004 	streq	r0, [r0], #-4
    37f8:	03000005 	movweq	r0, #5
    37fc:	9f7f7900 	svcls	0x007f7900
	...
    3808:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    380c:	000003d4 	ldrdeq	r0, [r0], -r4
    3810:	d4560001 	ldrble	r0, [r6], #-1
    3814:	f0000003 			; <UNDEFINED> instruction: 0xf0000003
    3818:	03000003 	movweq	r0, #3
    381c:	9f017600 	svcls	0x00017600
    3820:	000003f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3824:	0000040c 	andeq	r0, r0, ip, lsl #8
    3828:	02760003 	rsbseq	r0, r6, #3
    382c:	00040c9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
    3830:	00042800 	andeq	r2, r4, r0, lsl #16
    3834:	56000100 	strpl	r0, [r0], -r0, lsl #2
    3838:	00000428 	andeq	r0, r0, r8, lsr #8
    383c:	00000444 	andeq	r0, r0, r4, asr #8
    3840:	01760003 	cmneq	r6, r3
    3844:	0004449f 	muleq	r4, pc, r4	; <UNPREDICTABLE>
    3848:	00046000 	andeq	r6, r4, r0
    384c:	76000300 	strvc	r0, [r0], -r0, lsl #6
    3850:	04609f02 	strbteq	r9, [r0], #-3842	; 0xfffff0fe
    3854:	04780000 	ldrbteq	r0, [r8], #-0
    3858:	00010000 	andeq	r0, r1, r0
    385c:	00047856 	andeq	r7, r4, r6, asr r8
    3860:	00048000 	andeq	r8, r4, r0
    3864:	76000300 	strvc	r0, [r0], -r0, lsl #6
    3868:	00009f7d 	andeq	r9, r0, sp, ror pc
    386c:	00000000 	andeq	r0, r0, r0
    3870:	050c0000 	streq	r0, [ip, #-0]
    3874:	07000000 	streq	r0, [r0, -r0]
    3878:	00020000 	andeq	r0, r2, r0
    387c:	00009f30 	andeq	r9, r0, r0, lsr pc
    3880:	00000000 	andeq	r0, r0, r0
    3884:	050c0000 	streq	r0, [ip, #-0]
    3888:	07000000 	streq	r0, [r0, -r0]
    388c:	00040000 	andeq	r0, r4, r0
    3890:	9fffff0a 	svcls	0x00ffff0a
	...
    389c:	0000050c 	andeq	r0, r0, ip, lsl #10
    38a0:	00000700 	andeq	r0, r0, r0, lsl #14
    38a4:	9f330002 	svcls	0x00330002
	...
    38b0:	0000050c 	andeq	r0, r0, ip, lsl #10
    38b4:	0000052c 	andeq	r0, r0, ip, lsr #10
    38b8:	00550001 	subseq	r0, r5, r1
    38bc:	00000000 	andeq	r0, r0, r0
    38c0:	0c000000 	stceq	0, cr0, [r0], {-0}
    38c4:	fc000005 	stc2	0, cr0, [r0], {5}
    38c8:	03000006 	movweq	r0, #6
    38cc:	7d8c9100 	stfvcd	f1, [ip]
    38d0:	000006fc 	strdeq	r0, [r0], -ip
    38d4:	00000700 	andeq	r0, r0, r0, lsl #14
    38d8:	e8910007 	ldm	r1, {r0, r1, r2}
    38dc:	1c31067c 	ldcne	6, cr0, [r1], #-496	; 0xfffffe10
    38e0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    38e4:	00000000 	andeq	r0, r0, r0
    38e8:	00053c00 	andeq	r3, r5, r0, lsl #24
    38ec:	00070000 	andeq	r0, r7, r0
    38f0:	30000200 	andcc	r0, r0, r0, lsl #4
    38f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    38f8:	00000000 	andeq	r0, r0, r0
    38fc:	00058400 	andeq	r8, r5, r0, lsl #8
    3900:	0005ac00 	andeq	sl, r5, r0, lsl #24
    3904:	91000b00 	tstls	r0, r0, lsl #22
    3908:	01947d90 			; <UNDEFINED> instruction: 0x01947d90
    390c:	231c7c91 	tstcs	ip, #37120	; 0x9100
    3910:	06d89f4b 	ldrbeq	r9, [r8], fp, asr #30
    3914:	07000000 	streq	r0, [r0, -r0]
    3918:	000b0000 	andeq	r0, fp, r0
    391c:	947d9091 	ldrbtls	r9, [sp], #-145	; 0xffffff6f
    3920:	1c7c9101 	ldfnep	f1, [ip], #-4
    3924:	009f4b23 	addseq	r4, pc, r3, lsr #22
    3928:	00000000 	andeq	r0, r0, r0
    392c:	84000000 	strhi	r0, [r0], #-0
    3930:	b0000005 	andlt	r0, r0, r5
    3934:	02000005 	andeq	r0, r0, #5
    3938:	b09f3000 	addslt	r3, pc, r0
    393c:	b8000005 	stmdalt	r0, {r0, r2}
    3940:	08000005 	stmdaeq	r0, {r0, r2}
    3944:	91007600 	tstls	r0, r0, lsl #12
    3948:	55231c7c 	strpl	r1, [r3, #-3196]!	; 0xfffff384
    394c:	0005b89f 	muleq	r5, pc, r8	; <UNPREDICTABLE>
    3950:	0006d400 	andeq	sp, r6, r0, lsl #8
    3954:	76000800 	strvc	r0, [r0], -r0, lsl #16
    3958:	1c7c9100 	ldfnep	f1, [ip], #-0
    395c:	d49f5423 	ldrle	r5, [pc], #1059	; 3964 <ABORT_STACK_SIZE+0x3564>
    3960:	00000006 	andeq	r0, r0, r6
    3964:	08000007 	stmdaeq	r0, {r0, r1, r2}
    3968:	91007600 	tstls	r0, r0, lsl #12
    396c:	55231c7c 	strpl	r1, [r3, #-3196]!	; 0xfffff384
    3970:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3974:	00000000 	andeq	r0, r0, r0
    3978:	0005dc00 	andeq	sp, r5, r0, lsl #24
    397c:	00062000 	andeq	r2, r6, r0
    3980:	30000200 	andcc	r0, r0, r0, lsl #4
    3984:	0006209f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
    3988:	00067400 	andeq	r7, r6, r0, lsl #8
    398c:	31000200 	mrscc	r0, R8_usr
    3990:	0006749f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    3994:	0006d400 	andeq	sp, r6, r0, lsl #8
    3998:	32000200 	andcc	r0, r0, #0, 4
    399c:	0006d49f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    39a0:	00070000 	andeq	r0, r7, r0
    39a4:	33000200 	movwcc	r0, #512	; 0x200
    39a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    39ac:	00000000 	andeq	r0, r0, r0
    39b0:	0005dc00 	andeq	sp, r5, r0, lsl #24
    39b4:	0005e800 	andeq	lr, r5, r0, lsl #16
    39b8:	30000200 	andcc	r0, r0, r0, lsl #4
    39bc:	0005e89f 	muleq	r5, pc, r8	; <UNPREDICTABLE>
    39c0:	00060400 	andeq	r0, r6, r0, lsl #8
    39c4:	31000200 	mrscc	r0, R8_usr
    39c8:	0006049f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    39cc:	00062000 	andeq	r2, r6, r0
    39d0:	32000200 	andcc	r0, r0, #0, 4
    39d4:	0006209f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
    39d8:	00063c00 	andeq	r3, r6, r0, lsl #24
    39dc:	30000200 	andcc	r0, r0, r0, lsl #4
    39e0:	00063c9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
    39e4:	00065800 	andeq	r5, r6, r0, lsl #16
    39e8:	31000200 	mrscc	r0, R8_usr
    39ec:	0006589f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
    39f0:	00067400 	andeq	r7, r6, r0, lsl #8
    39f4:	32000200 	andcc	r0, r0, #0, 4
    39f8:	0006749f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    39fc:	00069400 	andeq	r9, r6, r0, lsl #8
    3a00:	30000200 	andcc	r0, r0, r0, lsl #4
    3a04:	0006949f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    3a08:	0006b400 	andeq	fp, r6, r0, lsl #8
    3a0c:	31000200 	mrscc	r0, R8_usr
    3a10:	0006b49f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    3a14:	0006d400 	andeq	sp, r6, r0, lsl #8
    3a18:	32000200 	andcc	r0, r0, #0, 4
    3a1c:	0006d49f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    3a20:	00070000 	andeq	r0, r7, r0
    3a24:	33000200 	movwcc	r0, #512	; 0x200
    3a28:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3a2c:	00000000 	andeq	r0, r0, r0
    3a30:	0005dc00 	andeq	sp, r5, r0, lsl #24
    3a34:	00070000 	andeq	r0, r7, r0
    3a38:	53000100 	movwpl	r0, #256	; 0x100
	...
    3a44:	000005dc 	ldrdeq	r0, [r0], -ip
    3a48:	00000620 	andeq	r0, r0, r0, lsr #12
    3a4c:	7f7c0003 	svcvc	0x007c0003
    3a50:	0006209f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
    3a54:	00067400 	andeq	r7, r6, r0, lsl #8
    3a58:	5c000100 	stfpls	f0, [r0], {-0}
    3a5c:	00000674 	andeq	r0, r0, r4, ror r6
    3a60:	000006e0 	andeq	r0, r0, r0, ror #13
    3a64:	017c0003 	cmneq	ip, r3
    3a68:	0006e09f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
    3a6c:	0006e400 	andeq	lr, r6, r0, lsl #8
    3a70:	75000300 	strvc	r0, [r0, #-768]	; 0xfffffd00
    3a74:	06e49f02 	strbteq	r9, [r4], r2, lsl #30
    3a78:	07000000 	streq	r0, [r0, -r0]
    3a7c:	00030000 	andeq	r0, r3, r0
    3a80:	009f7e7c 	addseq	r7, pc, ip, ror lr	; <UNPREDICTABLE>
    3a84:	00000000 	andeq	r0, r0, r0
    3a88:	dc000000 	stcle	0, cr0, [r0], {-0}
    3a8c:	e8000005 	stmda	r0, {r0, r2}
    3a90:	01000005 	tsteq	r0, r5
    3a94:	05e85000 	strbeq	r5, [r8, #0]!
    3a98:	06040000 	streq	r0, [r4], -r0
    3a9c:	00030000 	andeq	r0, r3, r0
    3aa0:	049f0170 	ldreq	r0, [pc], #368	; 3aa8 <ABORT_STACK_SIZE+0x36a8>
    3aa4:	20000006 	andcs	r0, r0, r6
    3aa8:	03000006 	movweq	r0, #6
    3aac:	9f027000 	svcls	0x00027000
    3ab0:	00000620 	andeq	r0, r0, r0, lsr #12
    3ab4:	0000063c 	andeq	r0, r0, ip, lsr r6
    3ab8:	3c500001 	mrrccc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    3abc:	58000006 	stmdapl	r0, {r1, r2}
    3ac0:	03000006 	movweq	r0, #6
    3ac4:	9f017000 	svcls	0x00017000
    3ac8:	00000658 	andeq	r0, r0, r8, asr r6
    3acc:	00000674 	andeq	r0, r0, r4, ror r6
    3ad0:	02700003 	rsbseq	r0, r0, #3
    3ad4:	0006749f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    3ad8:	00068c00 	andeq	r8, r6, r0, lsl #24
    3adc:	50000100 	andpl	r0, r0, r0, lsl #2
    3ae0:	0000068c 	andeq	r0, r0, ip, lsl #13
    3ae4:	00000694 	muleq	r0, r4, r6
    3ae8:	7d700003 	ldclvc	0, cr0, [r0, #-12]!
    3aec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3af0:	00000000 	andeq	r0, r0, r0
    3af4:	0009f800 	andeq	pc, r9, r0, lsl #16
    3af8:	000af800 	andeq	pc, sl, r0, lsl #16
    3afc:	50000100 	andpl	r0, r0, r0, lsl #2
    3b00:	00000af8 	strdeq	r0, [r0], -r8
    3b04:	00000b38 	andeq	r0, r0, r8, lsr fp
    3b08:	c07a0006 	rsbsgt	r0, sl, r6
    3b0c:	9f5cbfff 	svcls	0x005cbfff
    3b10:	00000b38 	andeq	r0, r0, r8, lsr fp
    3b14:	00000b3c 	andeq	r0, r0, ip, lsr fp
    3b18:	01f30004 	mvnseq	r0, r4
    3b1c:	0b3c9f50 	bleq	f2b864 <STACK_SIZE+0x72b864>
    3b20:	0b580000 	bleq	1603b28 <STACK_SIZE+0xe03b28>
    3b24:	00010000 	andeq	r0, r1, r0
    3b28:	000b5850 	andeq	r5, fp, r0, asr r8
    3b2c:	000b7400 	andeq	r7, fp, r0, lsl #8
    3b30:	7a000600 	bvc	5338 <SVC_STACK_SIZE+0x1338>
    3b34:	5cbfffc0 	ldcpl	15, cr15, [pc], #768	; 3e3c <ABORT_STACK_SIZE+0x3a3c>
    3b38:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3b3c:	00000000 	andeq	r0, r0, r0
    3b40:	000a6000 	andeq	r6, sl, r0
    3b44:	000b0800 	andeq	r0, fp, r0, lsl #16
    3b48:	59000100 	stmdbpl	r0, {r8}
    3b4c:	00000b3c 	andeq	r0, r0, ip, lsr fp
    3b50:	00000b6c 	andeq	r0, r0, ip, ror #22
    3b54:	00590001 	subseq	r0, r9, r1
    3b58:	00000000 	andeq	r0, r0, r0
    3b5c:	60000000 	andvs	r0, r0, r0
    3b60:	6400000a 	strvs	r0, [r0], #-10
    3b64:	0200000a 	andeq	r0, r0, #10
    3b68:	00549100 	subseq	r9, r4, r0, lsl #2
    3b6c:	00000000 	andeq	r0, r0, r0
    3b70:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    3b74:	e000000a 	and	r0, r0, sl
    3b78:	0100000a 	tsteq	r0, sl
    3b7c:	0b3c5c00 	bleq	f1ab84 <STACK_SIZE+0x71ab84>
    3b80:	0b580000 	bleq	1603b88 <STACK_SIZE+0xe03b88>
    3b84:	00010000 	andeq	r0, r1, r0
    3b88:	0000005c 	andeq	r0, r0, ip, asr r0
    3b8c:	00000000 	andeq	r0, r0, r0
    3b90:	000b7400 	andeq	r7, fp, r0, lsl #8
    3b94:	000b9400 	andeq	r9, fp, r0, lsl #8
    3b98:	51000100 	mrspl	r0, (UNDEF: 16)
    3b9c:	00000b94 	muleq	r0, r4, fp
    3ba0:	00000ba4 	andeq	r0, r0, r4, lsr #23
    3ba4:	01f30004 	mvnseq	r0, r4
    3ba8:	00009f51 	andeq	r9, r0, r1, asr pc
    3bac:	00000000 	andeq	r0, r0, r0
    3bb0:	0ba40000 	bleq	fe903bb8 <IRQ_STACK_BASE+0xba903bb8>
    3bb4:	0bc80000 	bleq	ff203bbc <IRQ_STACK_BASE+0xbb203bbc>
    3bb8:	00010000 	andeq	r0, r1, r0
    3bbc:	000bc850 	andeq	ip, fp, r0, asr r8
    3bc0:	000bcc00 	andeq	ip, fp, r0, lsl #24
    3bc4:	f3000400 	vshl.u8	d0, d0, d0
    3bc8:	009f5001 	addseq	r5, pc, r1
    3bcc:	00000000 	andeq	r0, r0, r0
    3bd0:	a4000000 	strge	r0, [r0], #-0
    3bd4:	c000000b 	andgt	r0, r0, fp
    3bd8:	0100000b 	tsteq	r0, fp
    3bdc:	0bc05100 	bleq	ff017fe4 <IRQ_STACK_BASE+0xbb017fe4>
    3be0:	0bcc0000 	bleq	ff303be8 <IRQ_STACK_BASE+0xbb303be8>
    3be4:	00040000 	andeq	r0, r4, r0
    3be8:	9f5101f3 	svcls	0x005101f3
	...
    3bf4:	00000bcc 	andeq	r0, r0, ip, asr #23
    3bf8:	00000be8 	andeq	r0, r0, r8, ror #23
    3bfc:	e8500001 	ldmda	r0, {r0}^
    3c00:	f000000b 			; <UNDEFINED> instruction: 0xf000000b
    3c04:	0400000b 	streq	r0, [r0], #-11
    3c08:	5001f300 	andpl	pc, r1, r0, lsl #6
    3c0c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3c10:	00000000 	andeq	r0, r0, r0
    3c14:	000c2000 	andeq	r2, ip, r0
    3c18:	000c3000 	andeq	r3, ip, r0
    3c1c:	30000200 	andcc	r0, r0, r0, lsl #4
    3c20:	000c309f 	muleq	ip, pc, r0	; <UNPREDICTABLE>
    3c24:	000c6000 	andeq	r6, ip, r0
    3c28:	53000100 	movwpl	r0, #256	; 0x100
	...
    3c34:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3c38:	00000c20 	andeq	r0, r0, r0, lsr #24
    3c3c:	9f300002 	svcls	0x00300002
    3c40:	00000c20 	andeq	r0, r0, r0, lsr #24
    3c44:	00000c70 	andeq	r0, r0, r0, ror ip
    3c48:	00560001 	subseq	r0, r6, r1
    3c4c:	00000000 	andeq	r0, r0, r0
    3c50:	30000000 	andcc	r0, r0, r0
    3c54:	6000000c 	andvs	r0, r0, ip
    3c58:	0200000c 	andeq	r0, r0, #12
    3c5c:	009f3000 	addseq	r3, pc, r0
    3c60:	00000000 	andeq	r0, r0, r0
    3c64:	30000000 	andcc	r0, r0, r0
    3c68:	3c00000c 	stccc	0, cr0, [r0], {12}
    3c6c:	0100000c 	tsteq	r0, ip
    3c70:	0c3c5300 	ldceq	3, cr5, [ip], #-0
    3c74:	0c600000 	stcleq	0, cr0, [r0], #-0
    3c78:	00030000 	andeq	r0, r3, r0
    3c7c:	009f7f73 	addseq	r7, pc, r3, ror pc	; <UNPREDICTABLE>
    3c80:	00000000 	andeq	r0, r0, r0
    3c84:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    3c88:	a800000c 	stmdage	r0, {r2, r3}
    3c8c:	0100000c 	tsteq	r0, ip
    3c90:	0ca85000 	stceq	0, cr5, [r8]
    3c94:	0d000000 	stceq	0, cr0, [r0, #-0]
    3c98:	00040000 	andeq	r0, r4, r0
    3c9c:	9f5001f3 	svcls	0x005001f3
	...
    3ca8:	00000ca8 	andeq	r0, r0, r8, lsr #25
    3cac:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
    3cb0:	9f300002 	svcls	0x00300002
    3cb4:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
    3cb8:	00000ce8 	andeq	r0, r0, r8, ror #25
    3cbc:	00530001 	subseq	r0, r3, r1
    3cc0:	00000000 	andeq	r0, r0, r0
    3cc4:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    3cc8:	a800000c 	stmdage	r0, {r2, r3}
    3ccc:	0200000c 	andeq	r0, r0, #12
    3cd0:	a89f3000 	ldmge	pc, {ip, sp}	; <UNPREDICTABLE>
    3cd4:	f800000c 			; <UNDEFINED> instruction: 0xf800000c
    3cd8:	0100000c 	tsteq	r0, ip
    3cdc:	00005600 	andeq	r5, r0, r0, lsl #12
    3ce0:	00000000 	andeq	r0, r0, r0
    3ce4:	0cb80000 	ldceq	0, cr0, [r8]
    3ce8:	0cc40000 	stcleq	0, cr0, [r4], {0}
    3cec:	00010000 	andeq	r0, r1, r0
    3cf0:	000cc453 	andeq	ip, ip, r3, asr r4
    3cf4:	000ce800 	andeq	lr, ip, r0, lsl #16
    3cf8:	73000300 	movwvc	r0, #768	; 0x300
    3cfc:	00009f7f 	andeq	r9, r0, pc, ror pc
    3d00:	00000000 	andeq	r0, r0, r0
    3d04:	0d140000 	ldceq	0, cr0, [r4, #-0]
    3d08:	0d440000 	stcleq	0, cr0, [r4, #-0]
    3d0c:	00010000 	andeq	r0, r1, r0
    3d10:	000d4451 	andeq	r4, sp, r1, asr r4
    3d14:	000db800 	andeq	fp, sp, r0, lsl #16
    3d18:	91000200 	mrsls	r0, R8_usr
    3d1c:	00000054 	andeq	r0, r0, r4, asr r0
    3d20:	00000000 	andeq	r0, r0, r0
    3d24:	000d1400 	andeq	r1, sp, r0, lsl #8
    3d28:	000d4400 	andeq	r4, sp, r0, lsl #8
    3d2c:	52000100 	andpl	r0, r0, #0, 2
    3d30:	00000d44 	andeq	r0, r0, r4, asr #26
    3d34:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
    3d38:	01f30004 	mvnseq	r0, r4
    3d3c:	00009f52 	andeq	r9, r0, r2, asr pc
    3d40:	00000000 	andeq	r0, r0, r0
    3d44:	0d2c0000 	stceq	0, cr0, [ip, #-0]
    3d48:	0db40000 	ldceq	0, cr0, [r4]
    3d4c:	00010000 	andeq	r0, r1, r0
    3d50:	00000057 	andeq	r0, r0, r7, asr r0
    3d54:	00000000 	andeq	r0, r0, r0
    3d58:	000d2c00 	andeq	r2, sp, r0, lsl #24
    3d5c:	000db400 	andeq	fp, sp, r0, lsl #8
    3d60:	5a000100 	bpl	4168 <SVC_STACK_SIZE+0x168>
	...
    3d6c:	00000d44 	andeq	r0, r0, r4, asr #26
    3d70:	00000d60 	andeq	r0, r0, r0, ror #26
    3d74:	9f300002 	svcls	0x00300002
    3d78:	00000d60 	andeq	r0, r0, r0, ror #26
    3d7c:	00000d98 	muleq	r0, r8, sp
    3d80:	00530001 	subseq	r0, r3, r1
    3d84:	00000000 	andeq	r0, r0, r0
    3d88:	2c000000 	stccs	0, cr0, [r0], {-0}
    3d8c:	4400000d 	strmi	r0, [r0], #-13
    3d90:	0200000d 	andeq	r0, r0, #13
    3d94:	449f3000 	ldrmi	r3, [pc], #0	; 3d9c <ABORT_STACK_SIZE+0x399c>
    3d98:	ac00000d 	stcge	0, cr0, [r0], {13}
    3d9c:	0100000d 	tsteq	r0, sp
    3da0:	00005900 	andeq	r5, r0, r0, lsl #18
    3da4:	00000000 	andeq	r0, r0, r0
    3da8:	0d6c0000 	stcleq	0, cr0, [ip, #-0]
    3dac:	0d780000 	ldcleq	0, cr0, [r8, #-0]
    3db0:	00020000 	andeq	r0, r2, r0
    3db4:	0d780471 	cfldrdeq	mvd0, [r8, #-452]!	; 0xfffffe3c
    3db8:	0d900000 	ldceq	0, cr0, [r0]
    3dbc:	00020000 	andeq	r0, r2, r0
    3dc0:	0d900271 	lfmeq	f0, 4, [r0, #452]	; 0x1c4
    3dc4:	0d980000 	ldceq	0, cr0, [r8]
    3dc8:	00010000 	andeq	r0, r1, r0
    3dcc:	00000054 	andeq	r0, r0, r4, asr r0
    3dd0:	00000000 	andeq	r0, r0, r0
    3dd4:	000d6c00 	andeq	r6, sp, r0, lsl #24
    3dd8:	000d8400 	andeq	r8, sp, r0, lsl #8
    3ddc:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    3de0:	00000d84 	andeq	r0, r0, r4, lsl #27
    3de4:	00000d98 	muleq	r0, r8, sp
    3de8:	00700008 	rsbseq	r0, r0, r8
    3dec:	31220073 	teqcc	r2, r3, ror r0
    3df0:	00009f1c 	andeq	r9, r0, ip, lsl pc
    3df4:	00000000 	andeq	r0, r0, r0
    3df8:	0db80000 	ldceq	0, cr0, [r8]
    3dfc:	0de40000 	stcleq	0, cr0, [r4]
    3e00:	00010000 	andeq	r0, r1, r0
    3e04:	000de451 	andeq	lr, sp, r1, asr r4
    3e08:	000e4400 	andeq	r4, lr, r0, lsl #8
    3e0c:	f3000400 	vshl.u8	d0, d0, d0
    3e10:	009f5101 	addseq	r5, pc, r1, lsl #2
    3e14:	00000000 	andeq	r0, r0, r0
    3e18:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    3e1c:	e400000d 	str	r0, [r0], #-13
    3e20:	0100000d 	tsteq	r0, sp
    3e24:	0de45200 	sfmeq	f5, 2, [r4]
    3e28:	0e440000 	cdpeq	0, 4, cr0, cr4, cr0, {0}
    3e2c:	00040000 	andeq	r0, r4, r0
    3e30:	9f5201f3 	svcls	0x005201f3
	...
    3e3c:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
    3e40:	00000de4 	andeq	r0, r0, r4, ror #27
    3e44:	e4530001 	ldrb	r0, [r3], #-1
    3e48:	4400000d 	strmi	r0, [r0], #-13
    3e4c:	0400000e 	streq	r0, [r0], #-14
    3e50:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    3e54:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3e58:	00000000 	andeq	r0, r0, r0
    3e5c:	000de400 	andeq	lr, sp, r0, lsl #8
    3e60:	000df800 	andeq	pc, sp, r0, lsl #16
    3e64:	30000200 	andcc	r0, r0, r0, lsl #4
    3e68:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3e6c:	00000000 	andeq	r0, r0, r0
    3e70:	000dc400 	andeq	ip, sp, r0, lsl #8
    3e74:	000de400 	andeq	lr, sp, r0, lsl #8
    3e78:	30000200 	andcc	r0, r0, r0, lsl #4
    3e7c:	000de49f 	muleq	sp, pc, r4	; <UNPREDICTABLE>
    3e80:	000e2800 	andeq	r2, lr, r0, lsl #16
    3e84:	71000700 	tstvc	r0, r0, lsl #14
    3e88:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3e8c:	0e289f1c 	mcreq	15, 1, r9, cr8, cr12, {0}
    3e90:	0e2c0000 	cdpeq	0, 2, cr0, cr12, cr0, {0}
    3e94:	00090000 	andeq	r0, r9, r0
    3e98:	01f30071 	mvnseq	r0, r1, ror r0
    3e9c:	01231c51 	teqeq	r3, r1, asr ip
    3ea0:	000e2c9f 	muleq	lr, pc, ip	; <UNPREDICTABLE>
    3ea4:	000e3800 	andeq	r3, lr, r0, lsl #16
    3ea8:	71000700 	tstvc	r0, r0, lsl #14
    3eac:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3eb0:	00009f1c 	andeq	r9, r0, ip, lsl pc
    3eb4:	00000000 	andeq	r0, r0, r0
    3eb8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    3ebc:	0e200000 	cdpeq	0, 2, cr0, cr0, cr0, {0}
    3ec0:	00020000 	andeq	r0, r2, r0
    3ec4:	0e200074 	mcreq	0, 1, r0, cr0, cr4, {3}
    3ec8:	0e280000 	cdpeq	0, 2, cr0, cr8, cr0, {0}
    3ecc:	00010000 	andeq	r0, r1, r0
    3ed0:	00000056 	andeq	r0, r0, r6, asr r0
    3ed4:	00000000 	andeq	r0, r0, r0
    3ed8:	000e0000 	andeq	r0, lr, r0
    3edc:	000e2800 	andeq	r2, lr, r0, lsl #16
    3ee0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3eec:	00000e00 	andeq	r0, r0, r0, lsl #28
    3ef0:	00000e14 	andeq	r0, r0, r4, lsl lr
    3ef4:	14520001 	ldrbne	r0, [r2], #-1
    3ef8:	2800000e 	stmdacs	r0, {r1, r2, r3}
    3efc:	0300000e 	movweq	r0, #14
    3f00:	9f7f7200 	svcls	0x007f7200
	...
    3f0c:	00000ea0 	andeq	r0, r0, r0, lsr #29
    3f10:	00000eb4 			; <UNDEFINED> instruction: 0x00000eb4
    3f14:	93500006 	cmpls	r0, #6
    3f18:	04935104 	ldreq	r5, [r3], #260	; 0x104
    3f1c:	00000eb4 			; <UNDEFINED> instruction: 0x00000eb4
    3f20:	00000ebc 			; <UNDEFINED> instruction: 0x00000ebc
    3f24:	90900005 	addsls	r0, r0, r5
    3f28:	00089302 	andeq	r9, r8, r2, lsl #6
    3f2c:	00000000 	andeq	r0, r0, r0
    3f30:	e0000000 	and	r0, r0, r0
    3f34:	f800000e 			; <UNDEFINED> instruction: 0xf800000e
    3f38:	0100000e 	tsteq	r0, lr
    3f3c:	0ef85000 	cdpeq	0, 15, cr5, cr8, cr0, {0}
    3f40:	10240000 	eorne	r0, r4, r0
    3f44:	00010000 	andeq	r0, r1, r0
    3f48:	00000058 	andeq	r0, r0, r8, asr r0
    3f4c:	00000000 	andeq	r0, r0, r0
    3f50:	000ee000 	andeq	lr, lr, r0
    3f54:	000f2800 	andeq	r2, pc, r0, lsl #16
    3f58:	51000100 	mrspl	r0, (UNDEF: 16)
    3f5c:	00000f28 	andeq	r0, r0, r8, lsr #30
    3f60:	00001024 	andeq	r1, r0, r4, lsr #32
    3f64:	487b0002 	ldmdami	fp!, {r1}^
	...
    3f70:	00000ee0 	andeq	r0, r0, r0, ror #29
    3f74:	00000f74 	andeq	r0, r0, r4, ror pc
    3f78:	74520001 	ldrbvc	r0, [r2], #-1
    3f7c:	7f00000f 	svcvc	0x0000000f
    3f80:	0100000f 	tsteq	r0, pc
    3f84:	0f7f5100 	svceq	0x007f5100
    3f88:	10240000 	eorne	r0, r4, r0
    3f8c:	00040000 	andeq	r0, r4, r0
    3f90:	9f5201f3 	svcls	0x005201f3
	...
    3f9c:	00000f90 	muleq	r0, r0, pc	; <UNPREDICTABLE>
    3fa0:	00000fac 	andeq	r0, r0, ip, lsr #31
    3fa4:	9f300002 	svcls	0x00300002
    3fa8:	00000fac 	andeq	r0, r0, ip, lsr #31
    3fac:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    3fb0:	bc520001 	mrrclt	0, 0, r0, r2, cr1
    3fb4:	f800000f 			; <UNDEFINED> instruction: 0xf800000f
    3fb8:	0300000f 	movweq	r0, #15
    3fbc:	9f7f7200 	svcls	0x007f7200
    3fc0:	00000ff8 	strdeq	r0, [r0], -r8
    3fc4:	0000100c 	andeq	r1, r0, ip
    3fc8:	00520001 	subseq	r0, r2, r1
    3fcc:	00000000 	andeq	r0, r0, r0
    3fd0:	80000000 	andhi	r0, r0, r0
    3fd4:	8400000f 	strhi	r0, [r0], #-15
    3fd8:	0300000f 	movweq	r0, #15
    3fdc:	9f7f7a00 	svcls	0x007f7a00
    3fe0:	00000f84 	andeq	r0, r0, r4, lsl #31
    3fe4:	00001014 	andeq	r1, r0, r4, lsl r0
    3fe8:	145a0001 	ldrbne	r0, [sl], #-1
    3fec:	18000010 	stmdane	r0, {r4}
    3ff0:	03000010 	movweq	r0, #16
    3ff4:	9f017a00 	svcls	0x00017a00
	...
    4000:	00000fac 	andeq	r0, r0, ip, lsr #31
    4004:	00000fcc 	andeq	r0, r0, ip, asr #31
    4008:	01730024 	cmneq	r3, r4, lsr #32
    400c:	fc090194 	stc2	1, cr0, [r9], {148}	; 0x94
    4010:	1aff081a 	bne	fffc6080 <IRQ_STACK_BASE+0xbbfc6080>
    4014:	00732433 	rsbseq	r2, r3, r3, lsr r4
    4018:	25330194 	ldrcs	r0, [r3, #-404]!	; 0xfffffe6c
    401c:	221aff08 	andscs	pc, sl, #8, 30
    4020:	01940273 	orrseq	r0, r4, r3, ror r2
    4024:	081af809 	ldmdaeq	sl, {r0, r3, fp, ip, sp, lr, pc}
    4028:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    402c:	0fcc9f22 	svceq	0x00cc9f22
    4030:	0ffc0000 	svceq	0x00fc0000
    4034:	00240000 	eoreq	r0, r4, r0
    4038:	01947e73 	orrseq	r7, r4, r3, ror lr
    403c:	081afc09 	ldmdaeq	sl, {r0, r3, sl, fp, ip, sp, lr, pc}
    4040:	24331aff 	ldrtcs	r1, [r3], #-2815	; 0xfffff501
    4044:	01947d73 	orrseq	r7, r4, r3, ror sp
    4048:	ff082533 			; <UNDEFINED> instruction: 0xff082533
    404c:	7f73221a 	svcvc	0x0073221a
    4050:	f8090194 			; <UNDEFINED> instruction: 0xf8090194
    4054:	1aff081a 	bne	fffc60c4 <IRQ_STACK_BASE+0xbbfc60c4>
    4058:	9f222438 	svcls	0x00222438
	...
    4064:	00000efc 	strdeq	r0, [r0], -ip
    4068:	00000f60 	andeq	r0, r0, r0, ror #30
    406c:	0a720003 	beq	1c84080 <STACK_SIZE+0x1484080>
    4070:	000f609f 	muleq	pc, pc, r0	; <UNPREDICTABLE>
    4074:	000f7400 	andeq	r7, pc, r0, lsl #8
    4078:	72000300 	andvc	r0, r0, #0, 6
    407c:	0f749f16 	svceq	0x00749f16
    4080:	0f7f0000 	svceq	0x007f0000
    4084:	00030000 	andeq	r0, r3, r0
    4088:	7f9f1671 	svcvc	0x009f1671
    408c:	2400000f 	strcs	r0, [r0], #-15
    4090:	06000010 			; <UNDEFINED> instruction: 0x06000010
    4094:	5201f300 	andpl	pc, r1, #0, 6
    4098:	009f1623 	addseq	r1, pc, r3, lsr #12
    409c:	00000000 	andeq	r0, r0, r0
    40a0:	60000000 	andvs	r0, r0, r0
    40a4:	ac00000f 	stcge	0, cr0, [r0], {15}
    40a8:	0100000f 	tsteq	r0, pc
    40ac:	0fac5900 	svceq	0x00ac5900
    40b0:	0fcc0000 	svceq	0x00cc0000
    40b4:	00010000 	andeq	r0, r1, r0
    40b8:	000fcc53 	andeq	ip, pc, r3, asr ip	; <UNPREDICTABLE>
    40bc:	000ff800 	andeq	pc, pc, r0, lsl #16
    40c0:	73000300 	movwvc	r0, #768	; 0x300
    40c4:	0ff89f7d 	svceq	0x00f89f7d
    40c8:	100c0000 	andne	r0, ip, r0
    40cc:	00010000 	andeq	r0, r1, r0
    40d0:	00101853 	andseq	r1, r0, r3, asr r8
    40d4:	00102400 	andseq	r2, r0, r0, lsl #8
    40d8:	59000100 	stmdbpl	r0, {r8}
	...
    40e4:	00000f60 	andeq	r0, r0, r0, ror #30
    40e8:	00000f84 	andeq	r0, r0, r4, lsl #31
    40ec:	845a0001 	ldrbhi	r0, [sl], #-1
    40f0:	9000000f 	andls	r0, r0, pc
    40f4:	0300000f 	movweq	r0, #15
    40f8:	9f017a00 	svcls	0x00017a00
	...
    4104:	00000f7c 	andeq	r0, r0, ip, ror pc
    4108:	00000f7f 	andeq	r0, r0, pc, ror pc
    410c:	7f5c0001 	svcvc	0x005c0001
    4110:	2400000f 	strcs	r0, [r0], #-15
    4114:	02000010 	andeq	r0, r0, #16
    4118:	00507b00 	subseq	r7, r0, r0, lsl #22
    411c:	00000000 	andeq	r0, r0, r0
    4120:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    4124:	0c00000f 	stceq	0, cr0, [r0], {15}
    4128:	01000010 	tsteq	r0, r0, lsl r0
    412c:	00005100 	andeq	r5, r0, r0, lsl #2
    4130:	00000000 	andeq	r0, r0, r0
    4134:	10240000 	eorne	r0, r4, r0
    4138:	10580000 	subsne	r0, r8, r0
    413c:	00010000 	andeq	r0, r1, r0
    4140:	00105850 	andseq	r5, r0, r0, asr r8
    4144:	0013ec00 	andseq	lr, r3, r0, lsl #24
    4148:	91000300 	mrsls	r0, LR_irq
    414c:	00007fac 	andeq	r7, r0, ip, lsr #31
    4150:	00000000 	andeq	r0, r0, r0
    4154:	10240000 	eorne	r0, r4, r0
    4158:	104c0000 	subne	r0, ip, r0
    415c:	00010000 	andeq	r0, r1, r0
    4160:	00104c51 	andseq	r4, r0, r1, asr ip
    4164:	00118400 	andseq	r8, r1, r0, lsl #8
    4168:	59000100 	stmdbpl	r0, {r8}
    416c:	00001184 	andeq	r1, r0, r4, lsl #3
    4170:	0000131c 	andeq	r1, r0, ip, lsl r3
    4174:	01f30004 	mvnseq	r0, r4
    4178:	131c9f51 	tstne	ip, #324	; 0x144
    417c:	13ec0000 	mvnne	r0, #0
    4180:	00010000 	andeq	r0, r1, r0
    4184:	00000059 	andeq	r0, r0, r9, asr r0
    4188:	00000000 	andeq	r0, r0, r0
    418c:	00102400 	andseq	r2, r0, r0, lsl #8
    4190:	00107000 	andseq	r7, r0, r0
    4194:	52000100 	andpl	r0, r0, #0, 2
    4198:	00001070 	andeq	r1, r0, r0, ror r0
    419c:	000013ec 	andeq	r1, r0, ip, ror #7
    41a0:	94910003 	ldrls	r0, [r1], #3
    41a4:	0000007f 	andeq	r0, r0, pc, ror r0
    41a8:	00000000 	andeq	r0, r0, r0
    41ac:	00102400 	andseq	r2, r0, r0, lsl #8
    41b0:	00108c00 	andseq	r8, r0, r0, lsl #24
    41b4:	53000100 	movwpl	r0, #256	; 0x100
    41b8:	0000108c 	andeq	r1, r0, ip, lsl #1
    41bc:	000013ec 	andeq	r1, r0, ip, ror #7
    41c0:	98910003 	ldmls	r1, {r0, r1}
    41c4:	0000007f 	andeq	r0, r0, pc, ror r0
    41c8:	00000000 	andeq	r0, r0, r0
    41cc:	00102400 	andseq	r2, r0, r0, lsl #8
    41d0:	00109000 	andseq	r9, r0, r0
    41d4:	91000200 	mrsls	r0, R8_usr
    41d8:	00109000 	andseq	r9, r0, r0
    41dc:	0010a000 	andseq	sl, r0, r0
    41e0:	53000100 	movwpl	r0, #256	; 0x100
    41e4:	000010a0 	andeq	r1, r0, r0, lsr #1
    41e8:	000010d4 	ldrdeq	r1, [r0], -r4
    41ec:	08740012 	ldmdaeq	r4!, {r1, r4}^
    41f0:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    41f4:	7424381a 	strtvc	r3, [r4], #-2074	; 0xfffff7e6
    41f8:	08019409 	stmdaeq	r1, {r0, r3, sl, ip, pc}
    41fc:	9f221aff 	svcls	0x00221aff
    4200:	000010d4 	ldrdeq	r1, [r0], -r4
    4204:	00001184 	andeq	r1, r0, r4, lsl #3
    4208:	7891004e 	ldmvc	r1, {r1, r2, r3, r6}
    420c:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    4210:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    4214:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    4218:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    421c:	bf0a221a 	svclt	0x000a221a
    4220:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    4224:	00fb7803 	rscseq	r7, fp, r3, lsl #16
    4228:	01942240 	orrseq	r2, r4, r0, asr #4
    422c:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    4230:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    4234:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    4238:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    423c:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    4240:	1aff0801 	bne	fffc624c <IRQ_STACK_BASE+0xbbfc624c>
    4244:	3bbf0a22 	blcc	fefc6ad4 <IRQ_STACK_BASE+0xbafc6ad4>
    4248:	0324311c 	teqeq	r4, #28, 2
    424c:	4000fb79 	andmi	pc, r0, r9, ror fp	; <UNPREDICTABLE>
    4250:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4254:	9f221aff 	svcls	0x00221aff
    4258:	0000131c 	andeq	r1, r0, ip, lsl r3
    425c:	00001334 	andeq	r1, r0, r4, lsr r3
    4260:	08740012 	ldmdaeq	r4!, {r1, r4}^
    4264:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4268:	7424381a 	strtvc	r3, [r4], #-2074	; 0xfffff7e6
    426c:	08019409 	stmdaeq	r1, {r0, r3, sl, ip, pc}
    4270:	9f221aff 	svcls	0x00221aff
    4274:	00001334 	andeq	r1, r0, r4, lsr r3
    4278:	000013ec 	andeq	r1, r0, ip, ror #7
    427c:	7891004e 	ldmvc	r1, {r1, r2, r3, r6}
    4280:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    4284:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    4288:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    428c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4290:	bf0a221a 	svclt	0x000a221a
    4294:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    4298:	00fb7803 	rscseq	r7, fp, r3, lsl #16
    429c:	01942240 	orrseq	r2, r4, r0, asr #4
    42a0:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    42a4:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    42a8:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    42ac:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    42b0:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    42b4:	1aff0801 	bne	fffc62c0 <IRQ_STACK_BASE+0xbbfc62c0>
    42b8:	3bbf0a22 	blcc	fefc6b48 <IRQ_STACK_BASE+0xbafc6b48>
    42bc:	0324311c 	teqeq	r4, #28, 2
    42c0:	4000fb79 	andmi	pc, r0, r9, ror fp	; <UNPREDICTABLE>
    42c4:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    42c8:	9f221aff 	svcls	0x00221aff
	...
    42d4:	00001080 	andeq	r1, r0, r0, lsl #1
    42d8:	00001088 	andeq	r1, r0, r8, lsl #1
    42dc:	00720010 	rsbseq	r0, r2, r0, lsl r0
    42e0:	78032431 	stmdavc	r3, {r0, r4, r5, sl, sp}
    42e4:	224000fb 	subcs	r0, r0, #251	; 0xfb
    42e8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    42ec:	10889f1a 	addne	r9, r8, sl, lsl pc
    42f0:	10a40000 	adcne	r0, r4, r0
    42f4:	00260000 	eoreq	r0, r6, r0
    42f8:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    42fc:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4300:	1e007825 	cdpne	8, 0, cr7, cr0, cr5, {1}
    4304:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4308:	221aff08 	andscs	pc, sl, #8, 30
    430c:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4310:	78032431 	stmdavc	r3, {r0, r4, r5, sl, sp}
    4314:	224000fb 	subcs	r0, r0, #251	; 0xfb
    4318:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    431c:	10a49f1a 	adcne	r9, r4, sl, lsl pc
    4320:	10b00000 	adcsne	r0, r0, r0
    4324:	00260000 	eoreq	r0, r6, r0
    4328:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    432c:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4330:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4334:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4338:	221aff08 	andscs	pc, sl, #8, 30
    433c:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4340:	78032431 	stmdavc	r3, {r0, r4, r5, sl, sp}
    4344:	224000fb 	subcs	r0, r0, #251	; 0xfb
    4348:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    434c:	10b09f1a 	adcsne	r9, r0, sl, lsl pc
    4350:	11180000 	tstne	r8, r0
    4354:	00010000 	andeq	r0, r1, r0
    4358:	00111853 	andseq	r1, r1, r3, asr r8
    435c:	00115800 	andseq	r5, r1, r0, lsl #16
    4360:	91005f00 	tstls	r0, r0, lsl #30
    4364:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    4368:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    436c:	911e5e08 	tstls	lr, r8, lsl #28
    4370:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    4374:	0a221aff 	beq	88af78 <STACK_SIZE+0x8af78>
    4378:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    437c:	fb780324 	blx	1e05016 <STACK_SIZE+0x1605016>
    4380:	94224000 	strtls	r4, [r2], #-0
    4384:	1aff0801 	bne	fffc6390 <IRQ_STACK_BASE+0xbbfc6390>
    4388:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    438c:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    4390:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    4394:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    4398:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    439c:	bf0a221a 	svclt	0x000a221a
    43a0:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    43a4:	00fb7903 	rscseq	r7, fp, r3, lsl #18
    43a8:	01942240 	orrseq	r2, r4, r0, asr #4
    43ac:	221aff08 	andscs	pc, sl, #8, 30
    43b0:	0924f509 	stmdbeq	r4!, {r0, r3, r8, sl, ip, sp, lr, pc}
    43b4:	007725ff 	ldrshteq	r2, [r7], #-95	; 0xffffffa1
    43b8:	0aa02322 	beq	fe80d048 <IRQ_STACK_BASE+0xba80d048>
    43bc:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    43c0:	11589f1a 	cmpne	r8, sl, lsl pc
    43c4:	11840000 	orrne	r0, r4, r0
    43c8:	005f0000 	subseq	r0, pc, r0
    43cc:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    43d0:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    43d4:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    43d8:	01947891 			; <UNDEFINED> instruction: 0x01947891
    43dc:	221aff08 	andscs	pc, sl, #8, 30
    43e0:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    43e4:	78032431 	stmdavc	r3, {r0, r4, r5, sl, sp}
    43e8:	224000fb 	subcs	r0, r0, #251	; 0xfb
    43ec:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    43f0:	9124381a 	teqls	r4, sl, lsl r8
    43f4:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    43f8:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    43fc:	911e5e08 	tstls	lr, r8, lsl #28
    4400:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    4404:	0a221aff 	beq	88b008 <STACK_SIZE+0x8b008>
    4408:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    440c:	fb790324 	blx	1e450a6 <STACK_SIZE+0x16450a6>
    4410:	94224000 	strtls	r4, [r2], #-0
    4414:	1aff0801 	bne	fffc6420 <IRQ_STACK_BASE+0xbbfc6420>
    4418:	24f50922 	ldrbtcs	r0, [r5], #2338	; 0x922
    441c:	0325ff09 	msreq	CPSR_sc, #9, 30	; 0x24
    4420:	40014080 	andmi	r4, r1, r0, lsl #1
    4424:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4428:	1c9f1aff 	vldmiane	pc, {s2-s256}
    442c:	98000013 	stmdals	r0, {r0, r1, r4}
    4430:	01000013 	tsteq	r0, r3, lsl r0
    4434:	13985300 	orrsne	r5, r8, #0, 6
    4438:	13ec0000 	mvnne	r0, #0
    443c:	005f0000 	subseq	r0, pc, r0
    4440:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    4444:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4448:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    444c:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4450:	221aff08 	andscs	pc, sl, #8, 30
    4454:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4458:	78032431 	stmdavc	r3, {r0, r4, r5, sl, sp}
    445c:	224000fb 	subcs	r0, r0, #251	; 0xfb
    4460:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4464:	9124381a 	teqls	r4, sl, lsl r8
    4468:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    446c:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    4470:	911e5e08 	tstls	lr, r8, lsl #28
    4474:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    4478:	0a221aff 	beq	88b07c <STACK_SIZE+0x8b07c>
    447c:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    4480:	fb790324 	blx	1e4511a <STACK_SIZE+0x164511a>
    4484:	94224000 	strtls	r4, [r2], #-0
    4488:	1aff0801 	bne	fffc6494 <IRQ_STACK_BASE+0xbbfc6494>
    448c:	24f50922 	ldrbtcs	r0, [r5], #2338	; 0x922
    4490:	0325ff09 	msreq	CPSR_sc, #9, 30	; 0x24
    4494:	40014080 	andmi	r4, r1, r0, lsl #1
    4498:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    449c:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    44a0:	00000000 	andeq	r0, r0, r0
    44a4:	80000000 	andhi	r0, r0, r0
    44a8:	88000010 	stmdahi	r0, {r4}
    44ac:	10000010 	andne	r0, r0, r0, lsl r0
    44b0:	31007200 	mrscc	r7, R8_usr
    44b4:	fb790324 	blx	1e4514e <STACK_SIZE+0x164514e>
    44b8:	94224000 	strtls	r4, [r2], #-0
    44bc:	1aff0801 	bne	fffc64c8 <IRQ_STACK_BASE+0xbbfc64c8>
    44c0:	0010889f 	mulseq	r0, pc, r8	; <UNPREDICTABLE>
    44c4:	0010a400 	andseq	sl, r0, r0, lsl #8
    44c8:	91002600 	tstls	r0, r0, lsl #12
    44cc:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    44d0:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    44d4:	911e0078 	tstls	lr, r8, ror r0
    44d8:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    44dc:	0a221aff 	beq	88b0e0 <STACK_SIZE+0x8b0e0>
    44e0:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    44e4:	fb790324 	blx	1e4517e <STACK_SIZE+0x164517e>
    44e8:	94224000 	strtls	r4, [r2], #-0
    44ec:	1aff0801 	bne	fffc64f8 <IRQ_STACK_BASE+0xbbfc64f8>
    44f0:	0010a49f 	mulseq	r0, pc, r4	; <UNPREDICTABLE>
    44f4:	0010b400 	andseq	fp, r0, r0, lsl #8
    44f8:	91002600 	tstls	r0, r0, lsl #12
    44fc:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    4500:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    4504:	911e5e08 	tstls	lr, r8, lsl #28
    4508:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    450c:	0a221aff 	beq	88b110 <STACK_SIZE+0x8b110>
    4510:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    4514:	fb790324 	blx	1e451ae <STACK_SIZE+0x16451ae>
    4518:	94224000 	strtls	r4, [r2], #-0
    451c:	1aff0801 	bne	fffc6528 <IRQ_STACK_BASE+0xbbfc6528>
    4520:	0010b49f 	mulseq	r0, pc, r4	; <UNPREDICTABLE>
    4524:	0010dc00 	andseq	sp, r0, r0, lsl #24
    4528:	51000100 	mrspl	r0, (UNDEF: 16)
    452c:	000010dc 	ldrdeq	r1, [r0], -ip
    4530:	00001158 	andeq	r1, r0, r8, asr r1
    4534:	7891005f 	ldmvc	r1, {r0, r1, r2, r3, r4, r6}
    4538:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    453c:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    4540:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    4544:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4548:	bf0a221a 	svclt	0x000a221a
    454c:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    4550:	00fb7803 	rscseq	r7, fp, r3, lsl #16
    4554:	01942240 	orrseq	r2, r4, r0, asr #4
    4558:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    455c:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    4560:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    4564:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    4568:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    456c:	1aff0801 	bne	fffc6578 <IRQ_STACK_BASE+0xbbfc6578>
    4570:	3bbf0a22 	blcc	fefc6e00 <IRQ_STACK_BASE+0xbafc6e00>
    4574:	0324311c 	teqeq	r4, #28, 2
    4578:	4000fb79 	andmi	pc, r0, r9, ror fp	; <UNPREDICTABLE>
    457c:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4580:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    4584:	ff0924fa 			; <UNDEFINED> instruction: 0xff0924fa
    4588:	22007725 	andcs	r7, r0, #9699328	; 0x940000
    458c:	940ab823 	strls	fp, [sl], #-2083	; 0xfffff7dd
    4590:	1aff0801 	bne	fffc659c <IRQ_STACK_BASE+0xbbfc659c>
    4594:	0011589f 	mulseq	r1, pc, r8	; <UNPREDICTABLE>
    4598:	00118400 	andseq	r8, r1, r0, lsl #8
    459c:	91005f00 	tstls	r0, r0, lsl #30
    45a0:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    45a4:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    45a8:	911e5e08 	tstls	lr, r8, lsl #28
    45ac:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    45b0:	0a221aff 	beq	88b1b4 <STACK_SIZE+0x8b1b4>
    45b4:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    45b8:	fb780324 	blx	1e05252 <STACK_SIZE+0x1605252>
    45bc:	94224000 	strtls	r4, [r2], #-0
    45c0:	1aff0801 	bne	fffc65cc <IRQ_STACK_BASE+0xbbfc65cc>
    45c4:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    45c8:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    45cc:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    45d0:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    45d4:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    45d8:	bf0a221a 	svclt	0x000a221a
    45dc:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    45e0:	00fb7903 	rscseq	r7, fp, r3, lsl #18
    45e4:	01942240 	orrseq	r2, r4, r0, asr #4
    45e8:	221aff08 	andscs	pc, sl, #8, 30
    45ec:	0924fa09 	stmdbeq	r4!, {r0, r3, r9, fp, ip, sp, lr, pc}
    45f0:	980325ff 	stmdals	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, sp}
    45f4:	22400140 	subcs	r0, r0, #64, 2
    45f8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    45fc:	131c9f1a 	tstne	ip, #26, 30	; 0x68
    4600:	134c0000 	movtne	r0, #49152	; 0xc000
    4604:	00010000 	andeq	r0, r1, r0
    4608:	00134c51 	andseq	r4, r3, r1, asr ip
    460c:	00138400 	andseq	r8, r3, r0, lsl #8
    4610:	91005f00 	tstls	r0, r0, lsl #30
    4614:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    4618:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    461c:	911e5e08 	tstls	lr, r8, lsl #28
    4620:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    4624:	0a221aff 	beq	88b228 <STACK_SIZE+0x8b228>
    4628:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    462c:	fb780324 	blx	1e052c6 <STACK_SIZE+0x16052c6>
    4630:	94224000 	strtls	r4, [r2], #-0
    4634:	1aff0801 	bne	fffc6640 <IRQ_STACK_BASE+0xbbfc6640>
    4638:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    463c:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    4640:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    4644:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    4648:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    464c:	bf0a221a 	svclt	0x000a221a
    4650:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    4654:	00fb7903 	rscseq	r7, fp, r3, lsl #18
    4658:	01942240 	orrseq	r2, r4, r0, asr #4
    465c:	221aff08 	andscs	pc, sl, #8, 30
    4660:	0924fa09 	stmdbeq	r4!, {r0, r3, r9, fp, ip, sp, lr, pc}
    4664:	007725ff 	ldrshteq	r2, [r7], #-95	; 0xffffffa1
    4668:	0ab82322 	beq	fee0d2f8 <IRQ_STACK_BASE+0xbae0d2f8>
    466c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4670:	13849f1a 	orrne	r9, r4, #26, 30	; 0x68
    4674:	13ec0000 	mvnne	r0, #0
    4678:	005f0000 	subseq	r0, pc, r0
    467c:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    4680:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4684:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4688:	01947891 			; <UNDEFINED> instruction: 0x01947891
    468c:	221aff08 	andscs	pc, sl, #8, 30
    4690:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4694:	78032431 	stmdavc	r3, {r0, r4, r5, sl, sp}
    4698:	224000fb 	subcs	r0, r0, #251	; 0xfb
    469c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    46a0:	9124381a 	teqls	r4, sl, lsl r8
    46a4:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    46a8:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    46ac:	911e5e08 	tstls	lr, r8, lsl #28
    46b0:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    46b4:	0a221aff 	beq	88b2b8 <STACK_SIZE+0x8b2b8>
    46b8:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    46bc:	fb790324 	blx	1e45356 <STACK_SIZE+0x1645356>
    46c0:	94224000 	strtls	r4, [r2], #-0
    46c4:	1aff0801 	bne	fffc66d0 <IRQ_STACK_BASE+0xbbfc66d0>
    46c8:	24fa0922 	ldrbtcs	r0, [sl], #2338	; 0x922
    46cc:	0325ff09 	msreq	CPSR_sc, #9, 30	; 0x24
    46d0:	40014098 	mulmi	r1, r8, r0
    46d4:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    46d8:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    46dc:	00000000 	andeq	r0, r0, r0
    46e0:	b4000000 	strlt	r0, [r0], #-0
    46e4:	58000010 	stmdapl	r0, {r4}
    46e8:	06000011 			; <UNDEFINED> instruction: 0x06000011
    46ec:	08007800 	stmdaeq	r0, {fp, ip, sp, lr}
    46f0:	589f1aff 	ldmpl	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
    46f4:	84000011 	strhi	r0, [r0], #-17	; 0xffffffef
    46f8:	5b000011 	blpl	4744 <SVC_STACK_SIZE+0x744>
    46fc:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    4700:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    4704:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    4708:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    470c:	1aff0801 	bne	fffc6718 <IRQ_STACK_BASE+0xbbfc6718>
    4710:	3bbf0a22 	blcc	fefc6fa0 <IRQ_STACK_BASE+0xbafc6fa0>
    4714:	0324311c 	teqeq	r4, #28, 2
    4718:	4000fb78 	andmi	pc, r0, r8, ror fp	; <UNPREDICTABLE>
    471c:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4720:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    4724:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    4728:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    472c:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4730:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4734:	221aff08 	andscs	pc, sl, #8, 30
    4738:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    473c:	79032431 	stmdbvc	r3, {r0, r4, r5, sl, sp}
    4740:	224000fb 	subcs	r0, r0, #251	; 0xfb
    4744:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4748:	1a4f221a 	bne	13ccfb8 <STACK_SIZE+0xbccfb8>
    474c:	0140b803 	cmpeq	r0, r3, lsl #16
    4750:	01942240 	orrseq	r2, r4, r0, asr #4
    4754:	9f1aff08 	svcls	0x001aff08
    4758:	0000131c 	andeq	r1, r0, ip, lsl r3
    475c:	0000133c 	andeq	r1, r0, ip, lsr r3
    4760:	00780006 	rsbseq	r0, r8, r6
    4764:	9f1aff08 	svcls	0x001aff08
    4768:	0000133c 	andeq	r1, r0, ip, lsr r3
    476c:	00001384 	andeq	r1, r0, r4, lsl #7
    4770:	7891005b 	ldmvc	r1, {r0, r1, r3, r4, r6}
    4774:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    4778:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    477c:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    4780:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4784:	bf0a221a 	svclt	0x000a221a
    4788:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    478c:	00fb7803 	rscseq	r7, fp, r3, lsl #16
    4790:	01942240 	orrseq	r2, r4, r0, asr #4
    4794:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    4798:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    479c:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    47a0:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    47a4:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    47a8:	1aff0801 	bne	fffc67b4 <IRQ_STACK_BASE+0xbbfc67b4>
    47ac:	3bbf0a22 	blcc	fefc703c <IRQ_STACK_BASE+0xbafc703c>
    47b0:	0324311c 	teqeq	r4, #28, 2
    47b4:	4000fb79 	andmi	pc, r0, r9, ror fp	; <UNPREDICTABLE>
    47b8:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    47bc:	4f221aff 	svcmi	0x00221aff
    47c0:	2200771a 	andcs	r7, r0, #6815744	; 0x680000
    47c4:	940ad823 	strls	sp, [sl], #-2083	; 0xfffff7dd
    47c8:	1aff0801 	bne	fffc67d4 <IRQ_STACK_BASE+0xbbfc67d4>
    47cc:	0013849f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    47d0:	0013ec00 	andseq	lr, r3, r0, lsl #24
    47d4:	91005b00 	tstls	r0, r0, lsl #22
    47d8:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    47dc:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    47e0:	911e5e08 	tstls	lr, r8, lsl #28
    47e4:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    47e8:	0a221aff 	beq	88b3ec <STACK_SIZE+0x8b3ec>
    47ec:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    47f0:	fb780324 	blx	1e0548a <STACK_SIZE+0x160548a>
    47f4:	94224000 	strtls	r4, [r2], #-0
    47f8:	1aff0801 	bne	fffc6804 <IRQ_STACK_BASE+0xbbfc6804>
    47fc:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    4800:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    4804:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    4808:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    480c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4810:	bf0a221a 	svclt	0x000a221a
    4814:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    4818:	00fb7903 	rscseq	r7, fp, r3, lsl #18
    481c:	01942240 	orrseq	r2, r4, r0, asr #4
    4820:	221aff08 	andscs	pc, sl, #8, 30
    4824:	b8031a4f 	stmdalt	r3, {r0, r1, r2, r3, r6, r9, fp, ip}
    4828:	22400140 	subcs	r0, r0, #64, 2
    482c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4830:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4834:	00000000 	andeq	r0, r0, r0
    4838:	10bc0000 	adcsne	r0, ip, r0
    483c:	10d40000 	sbcsne	r0, r4, r0
    4840:	00170000 	andseq	r0, r7, r0
    4844:	e0030071 	and	r0, r3, r1, ror r0
    4848:	2240016d 	subcs	r0, r0, #1073741851	; 0x4000001b
    484c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4850:	02800a1a 	addeq	r0, r0, #106496	; 0x1a000
    4854:	3500731e 	strcc	r7, [r0, #-798]	; 0xfffffce2
    4858:	d49f2224 	ldrle	r2, [pc], #548	; 4860 <SVC_STACK_SIZE+0x860>
    485c:	dc000010 	stcle	0, cr0, [r0], {16}
    4860:	08000010 	stmdaeq	r0, {r4}
    4864:	35007100 	strcc	r7, [r0, #-256]	; 0xffffff00
    4868:	22007424 	andcs	r7, r0, #36, 8	; 0x24000000
    486c:	0010dc9f 	mulseq	r0, pc, ip	; <UNPREDICTABLE>
    4870:	0010f400 	andseq	pc, r0, r0, lsl #8
    4874:	91006400 	tstls	r0, r0, lsl #8
    4878:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    487c:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    4880:	911e5e08 	tstls	lr, r8, lsl #28
    4884:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    4888:	0a221aff 	beq	88b48c <STACK_SIZE+0x8b48c>
    488c:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    4890:	fb780324 	blx	1e0552a <STACK_SIZE+0x160552a>
    4894:	94224000 	strtls	r4, [r2], #-0
    4898:	1aff0801 	bne	fffc68a4 <IRQ_STACK_BASE+0xbbfc68a4>
    489c:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    48a0:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    48a4:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    48a8:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    48ac:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    48b0:	bf0a221a 	svclt	0x000a221a
    48b4:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    48b8:	00fb7903 	rscseq	r7, fp, r3, lsl #18
    48bc:	01942240 	orrseq	r2, r4, r0, asr #4
    48c0:	221aff08 	andscs	pc, sl, #8, 30
    48c4:	0924fa09 	stmdbeq	r4!, {r0, r3, r9, fp, ip, sp, lr, pc}
    48c8:	007725ff 	ldrshteq	r2, [r7], #-95	; 0xffffffa1
    48cc:	0ab82322 	beq	fee0d55c <IRQ_STACK_BASE+0xbae0d55c>
    48d0:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    48d4:	7424351a 	strtvc	r3, [r4], #-1306	; 0xfffffae6
    48d8:	f49f2200 			; <UNDEFINED> instruction: 0xf49f2200
    48dc:	58000010 	stmdapl	r0, {r4}
    48e0:	61000011 	tstvs	r0, r1, lsl r0
    48e4:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    48e8:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    48ec:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    48f0:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    48f4:	1aff0801 	bne	fffc6900 <IRQ_STACK_BASE+0xbbfc6900>
    48f8:	3bbf0a22 	blcc	fefc7188 <IRQ_STACK_BASE+0xbafc7188>
    48fc:	0324311c 	teqeq	r4, #28, 2
    4900:	4000fb78 	andmi	pc, r0, r8, ror fp	; <UNPREDICTABLE>
    4904:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4908:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    490c:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    4910:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4914:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4918:	01947891 			; <UNDEFINED> instruction: 0x01947891
    491c:	221aff08 	andscs	pc, sl, #8, 30
    4920:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4924:	79032431 	stmdbvc	r3, {r0, r4, r5, sl, sp}
    4928:	224000fb 	subcs	r0, r0, #251	; 0xfb
    492c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4930:	fa09221a 	blx	24d1a0 <IRQ_STACK_SIZE+0x2451a0>
    4934:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 5260 <SVC_STACK_SIZE+0x1260>
    4938:	23220077 	teqcs	r2, #119	; 0x77
    493c:	01940ab8 			; <UNDEFINED> instruction: 0x01940ab8
    4940:	351aff08 	ldrcc	pc, [sl, #-3848]	; 0xfffff0f8
    4944:	131c9f24 	tstne	ip, #36, 30	; 0x90
    4948:	13340000 	teqne	r4, #0
    494c:	00170000 	andseq	r0, r7, r0
    4950:	f8030071 			; <UNDEFINED> instruction: 0xf8030071
    4954:	2240016d 	subcs	r0, r0, #1073741851	; 0x4000001b
    4958:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    495c:	02800a1a 	addeq	r0, r0, #106496	; 0x1a000
    4960:	3500731e 	strcc	r7, [r0, #-798]	; 0xfffffce2
    4964:	349f2224 	ldrcc	r2, [pc], #548	; 496c <SVC_STACK_SIZE+0x96c>
    4968:	4c000013 	stcmi	0, cr0, [r0], {19}
    496c:	08000013 	stmdaeq	r0, {r0, r1, r4}
    4970:	35007100 	strcc	r7, [r0, #-256]	; 0xffffff00
    4974:	22007424 	andcs	r7, r0, #36, 8	; 0x24000000
    4978:	00134c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    497c:	00136000 	andseq	r6, r3, r0
    4980:	91006400 	tstls	r0, r0, lsl #8
    4984:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    4988:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    498c:	911e5e08 	tstls	lr, r8, lsl #28
    4990:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    4994:	0a221aff 	beq	88b598 <STACK_SIZE+0x8b598>
    4998:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    499c:	fb780324 	blx	1e05636 <STACK_SIZE+0x1605636>
    49a0:	94224000 	strtls	r4, [r2], #-0
    49a4:	1aff0801 	bne	fffc69b0 <IRQ_STACK_BASE+0xbbfc69b0>
    49a8:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    49ac:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    49b0:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    49b4:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    49b8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    49bc:	bf0a221a 	svclt	0x000a221a
    49c0:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    49c4:	00fb7903 	rscseq	r7, fp, r3, lsl #18
    49c8:	01942240 	orrseq	r2, r4, r0, asr #4
    49cc:	221aff08 	andscs	pc, sl, #8, 30
    49d0:	0924fa09 	stmdbeq	r4!, {r0, r3, r9, fp, ip, sp, lr, pc}
    49d4:	007725ff 	ldrshteq	r2, [r7], #-95	; 0xffffffa1
    49d8:	0ab82322 	beq	fee0d668 <IRQ_STACK_BASE+0xbae0d668>
    49dc:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    49e0:	7424351a 	strtvc	r3, [r4], #-1306	; 0xfffffae6
    49e4:	609f2200 	addsvs	r2, pc, r0, lsl #4
    49e8:	84000013 	strhi	r0, [r0], #-19	; 0xffffffed
    49ec:	61000013 	tstvs	r0, r3, lsl r0
    49f0:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    49f4:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    49f8:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    49fc:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    4a00:	1aff0801 	bne	fffc6a0c <IRQ_STACK_BASE+0xbbfc6a0c>
    4a04:	3bbf0a22 	blcc	fefc7294 <IRQ_STACK_BASE+0xbafc7294>
    4a08:	0324311c 	teqeq	r4, #28, 2
    4a0c:	4000fb78 	andmi	pc, r0, r8, ror fp	; <UNPREDICTABLE>
    4a10:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4a14:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    4a18:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    4a1c:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4a20:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4a24:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4a28:	221aff08 	andscs	pc, sl, #8, 30
    4a2c:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4a30:	79032431 	stmdbvc	r3, {r0, r4, r5, sl, sp}
    4a34:	224000fb 	subcs	r0, r0, #251	; 0xfb
    4a38:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4a3c:	fa09221a 	blx	24d2ac <IRQ_STACK_SIZE+0x2452ac>
    4a40:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 536c <SVC_STACK_SIZE+0x136c>
    4a44:	23220077 	teqcs	r2, #119	; 0x77
    4a48:	01940ab8 			; <UNDEFINED> instruction: 0x01940ab8
    4a4c:	351aff08 	ldrcc	pc, [sl, #-3848]	; 0xfffff0f8
    4a50:	13849f24 	orrne	r9, r4, #36, 30	; 0x90
    4a54:	13d00000 	bicsne	r0, r0, #0
    4a58:	00610000 	rsbeq	r0, r1, r0
    4a5c:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    4a60:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4a64:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4a68:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4a6c:	221aff08 	andscs	pc, sl, #8, 30
    4a70:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4a74:	78032431 	stmdavc	r3, {r0, r4, r5, sl, sp}
    4a78:	224000fb 	subcs	r0, r0, #251	; 0xfb
    4a7c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4a80:	9124381a 	teqls	r4, sl, lsl r8
    4a84:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    4a88:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    4a8c:	911e5e08 	tstls	lr, r8, lsl #28
    4a90:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    4a94:	0a221aff 	beq	88b698 <STACK_SIZE+0x8b698>
    4a98:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    4a9c:	fb790324 	blx	1e45736 <STACK_SIZE+0x1645736>
    4aa0:	94224000 	strtls	r4, [r2], #-0
    4aa4:	1aff0801 	bne	fffc6ab0 <IRQ_STACK_BASE+0xbbfc6ab0>
    4aa8:	24fa0922 	ldrbtcs	r0, [sl], #2338	; 0x922
    4aac:	0325ff09 	msreq	CPSR_sc, #9, 30	; 0x24
    4ab0:	40014098 	mulmi	r1, r8, r0
    4ab4:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4ab8:	24351aff 	ldrtcs	r1, [r5], #-2815	; 0xfffff501
    4abc:	0013d09f 	mulseq	r3, pc, r0	; <UNPREDICTABLE>
    4ac0:	0013ec00 	andseq	lr, r3, r0, lsl #24
    4ac4:	9100ce00 	tstls	r0, r0, lsl #28
    4ac8:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    4acc:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    4ad0:	911e5e08 	tstls	lr, r8, lsl #28
    4ad4:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    4ad8:	0a221aff 	beq	88b6dc <STACK_SIZE+0x8b6dc>
    4adc:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    4ae0:	fb780324 	blx	1e0577a <STACK_SIZE+0x160577a>
    4ae4:	94224000 	strtls	r4, [r2], #-0
    4ae8:	1aff0801 	bne	fffc6af4 <IRQ_STACK_BASE+0xbbfc6af4>
    4aec:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    4af0:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    4af4:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    4af8:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    4afc:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4b00:	bf0a221a 	svclt	0x000a221a
    4b04:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    4b08:	00fb7903 	rscseq	r7, fp, r3, lsl #18
    4b0c:	01942240 	orrseq	r2, r4, r0, asr #4
    4b10:	221aff08 	andscs	pc, sl, #8, 30
    4b14:	0924fa09 	stmdbeq	r4!, {r0, r3, r9, fp, ip, sp, lr, pc}
    4b18:	980325ff 	stmdals	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, sp}
    4b1c:	22400140 	subcs	r0, r0, #64, 2
    4b20:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4b24:	6e10031a 	mrcvs	3, 0, r0, cr0, cr10, {0}
    4b28:	94224001 	strtls	r4, [r2], #-1
    4b2c:	1aff0801 	bne	fffc6b38 <IRQ_STACK_BASE+0xbbfc6b38>
    4b30:	1e03800a 	cdpne	0, 0, cr8, cr3, cr10, {0}
    4b34:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    4b38:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4b3c:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4b40:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4b44:	221aff08 	andscs	pc, sl, #8, 30
    4b48:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4b4c:	78032431 	stmdavc	r3, {r0, r4, r5, sl, sp}
    4b50:	224000fb 	subcs	r0, r0, #251	; 0xfb
    4b54:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4b58:	9124381a 	teqls	r4, sl, lsl r8
    4b5c:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    4b60:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    4b64:	911e5e08 	tstls	lr, r8, lsl #28
    4b68:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    4b6c:	0a221aff 	beq	88b770 <STACK_SIZE+0x8b770>
    4b70:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    4b74:	fb790324 	blx	1e4580e <STACK_SIZE+0x164580e>
    4b78:	94224000 	strtls	r4, [r2], #-0
    4b7c:	1aff0801 	bne	fffc6b88 <IRQ_STACK_BASE+0xbbfc6b88>
    4b80:	031a4f22 	tsteq	sl, #34, 30	; 0x88
    4b84:	400140b8 	strhmi	r4, [r1], -r8
    4b88:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4b8c:	24351aff 	ldrtcs	r1, [r5], #-2815	; 0xfffff501
    4b90:	3e802322 	cdpcc	3, 8, cr2, cr0, cr2, {1}
    4b94:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4b98:	00000000 	andeq	r0, r0, r0
    4b9c:	0010bc00 	andseq	fp, r0, r0, lsl #24
    4ba0:	0010d400 	andseq	sp, r0, r0, lsl #8
    4ba4:	30000200 	andcc	r0, r0, r0, lsl #4
    4ba8:	00131c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    4bac:	00133400 	andseq	r3, r3, r0, lsl #8
    4bb0:	30000200 	andcc	r0, r0, r0, lsl #4
    4bb4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4bb8:	00000000 	andeq	r0, r0, r0
    4bbc:	00118400 	andseq	r8, r1, r0, lsl #8
    4bc0:	0011a400 	andseq	sl, r1, r0, lsl #8
    4bc4:	30000200 	andcc	r0, r0, r0, lsl #4
    4bc8:	0011a49f 	mulseq	r1, pc, r4	; <UNPREDICTABLE>
    4bcc:	0011bc00 	andseq	fp, r1, r0, lsl #24
    4bd0:	91000b00 	tstls	r0, r0, lsl #22
    4bd4:	01947f8c 	orrseq	r7, r4, ip, lsl #31
    4bd8:	231c7c91 	tstcs	ip, #37120	; 0x9100
    4bdc:	12d89f4d 	sbcsne	r9, r8, #308	; 0x134
    4be0:	131c0000 	tstne	ip, #0
    4be4:	000b0000 	andeq	r0, fp, r0
    4be8:	947f8c91 	ldrbtls	r8, [pc], #-3217	; 4bf0 <SVC_STACK_SIZE+0xbf0>
    4bec:	1c7c9101 	ldfnep	f1, [ip], #-4
    4bf0:	009f4d23 	addseq	r4, pc, r3, lsr #26
    4bf4:	00000000 	andeq	r0, r0, r0
    4bf8:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    4bfc:	84000011 	strhi	r0, [r0], #-17	; 0xffffffef
    4c00:	02000011 	andeq	r0, r0, #17
    4c04:	009f3000 	addseq	r3, pc, r0
    4c08:	00000000 	andeq	r0, r0, r0
    4c0c:	dc000000 	stcle	0, cr0, [r0], {-0}
    4c10:	f0000011 			; <UNDEFINED> instruction: 0xf0000011
    4c14:	02000011 	andeq	r0, r0, #17
    4c18:	f09f3000 			; <UNDEFINED> instruction: 0xf09f3000
    4c1c:	fc000011 	stc2	0, cr0, [r0], {17}
    4c20:	01000011 	tsteq	r0, r1, lsl r0
    4c24:	11fc5200 	mvnsne	r5, r0, lsl #4
    4c28:	12000000 	andne	r0, r0, #0
    4c2c:	00030000 	andeq	r0, r3, r0
    4c30:	009f7f72 	addseq	r7, pc, r2, ror pc	; <UNPREDICTABLE>
    4c34:	24000012 	strcs	r0, [r0], #-18	; 0xffffffee
    4c38:	01000012 	tsteq	r0, r2, lsl r0
    4c3c:	12785200 	rsbsne	r5, r8, #0, 4
    4c40:	128c0000 	addne	r0, ip, #0
    4c44:	00020000 	andeq	r0, r2, r0
    4c48:	128c9f30 	addne	r9, ip, #48, 30	; 0xc0
    4c4c:	12980000 	addsne	r0, r8, #0
    4c50:	00010000 	andeq	r0, r1, r0
    4c54:	00129852 	andseq	r9, r2, r2, asr r8
    4c58:	00129c00 	andseq	r9, r2, r0, lsl #24
    4c5c:	72000300 	andvc	r0, r0, #0, 6
    4c60:	129c9f7f 	addsne	r9, ip, #508	; 0x1fc
    4c64:	12c00000 	sbcne	r0, r0, #0
    4c68:	00010000 	andeq	r0, r1, r0
    4c6c:	00000052 	andeq	r0, r0, r2, asr r0
    4c70:	00000000 	andeq	r0, r0, r0
    4c74:	0011c000 	andseq	ip, r1, r0
    4c78:	0011dc00 	andseq	sp, r1, r0, lsl #24
    4c7c:	30000200 	andcc	r0, r0, r0, lsl #4
    4c80:	0011dc9f 	mulseq	r1, pc, ip	; <UNPREDICTABLE>
    4c84:	00122800 	andseq	r2, r2, r0, lsl #16
    4c88:	59000100 	stmdbpl	r0, {r8}
    4c8c:	00001228 	andeq	r1, r0, r8, lsr #4
    4c90:	0000122c 	andeq	r1, r0, ip, lsr #4
    4c94:	7f790003 	svcvc	0x00790003
    4c98:	00122c9f 	mulseq	r2, pc, ip	; <UNPREDICTABLE>
    4c9c:	00124000 	andseq	r4, r2, r0
    4ca0:	59000100 	stmdbpl	r0, {r8}
    4ca4:	00001250 	andeq	r1, r0, r0, asr r2
    4ca8:	00001278 	andeq	r1, r0, r8, ror r2
    4cac:	9f300002 	svcls	0x00300002
    4cb0:	00001278 	andeq	r1, r0, r8, ror r2
    4cb4:	000012c4 	andeq	r1, r0, r4, asr #5
    4cb8:	c45a0001 	ldrbgt	r0, [sl], #-1
    4cbc:	c8000012 	stmdagt	r0, {r1, r4}
    4cc0:	03000012 	movweq	r0, #18
    4cc4:	9f7f7a00 	svcls	0x007f7a00
    4cc8:	000012c8 	andeq	r1, r0, r8, asr #5
    4ccc:	000012d8 	ldrdeq	r1, [r0], -r8
    4cd0:	005a0001 	subseq	r0, sl, r1
    4cd4:	00000000 	andeq	r0, r0, r0
    4cd8:	c0000000 	andgt	r0, r0, r0
    4cdc:	d8000011 	stmdale	r0, {r0, r4}
    4ce0:	01000011 	tsteq	r0, r1, lsl r0
    4ce4:	11d85800 	bicsne	r5, r8, r0, lsl #16
    4ce8:	11dc0000 	bicsne	r0, ip, r0
    4cec:	00150000 	andseq	r0, r5, r0
    4cf0:	067f9891 			; <UNDEFINED> instruction: 0x067f9891
    4cf4:	88910074 	ldmhi	r1, {r2, r4, r5, r6}
    4cf8:	0072067f 	rsbseq	r0, r2, pc, ror r6
    4cfc:	2829301a 	stmdacs	r9!, {r1, r3, r4, ip, sp}
    4d00:	13160001 	tstne	r6, #1
    4d04:	0011dc9f 	mulseq	r1, pc, ip	; <UNPREDICTABLE>
    4d08:	00124000 	andseq	r4, r2, r0
    4d0c:	91001900 	tstls	r0, r0, lsl #18
    4d10:	91067f98 			; <UNDEFINED> instruction: 0x91067f98
    4d14:	91067f94 			; <UNDEFINED> instruction: 0x91067f94
    4d18:	91067f88 	smlabbls	r6, r8, pc, r7	; <UNPREDICTABLE>
    4d1c:	1a067fa0 	bne	1a4ba4 <IRQ_STACK_SIZE+0x19cba4>
    4d20:	01282930 	teqeq	r8, r0, lsr r9
    4d24:	9f131600 	svcls	0x00131600
    4d28:	00001240 	andeq	r1, r0, r0, asr #4
    4d2c:	00001250 	andeq	r1, r0, r0, asr r2
    4d30:	9891001e 	ldmls	r1, {r1, r2, r3, r4}
    4d34:	9491067f 	ldrls	r0, [r1], #1663	; 0x67f
    4d38:	8c91067f 	ldchi	6, cr0, [r1], {127}	; 0x7f
    4d3c:	0194067f 	orrseq	r0, r4, pc, ror r6
    4d40:	911aff08 	tstls	sl, r8, lsl #30
    4d44:	1a067fa0 	bne	1a4bcc <IRQ_STACK_SIZE+0x19cbcc>
    4d48:	01282930 	teqeq	r8, r0, lsr r9
    4d4c:	9f131600 	svcls	0x00131600
    4d50:	00001250 	andeq	r1, r0, r0, asr r2
    4d54:	0000126c 	andeq	r1, r0, ip, ror #4
    4d58:	00590001 	subseq	r0, r9, r1
    4d5c:	00000000 	andeq	r0, r0, r0
    4d60:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    4d64:	f8000011 			; <UNDEFINED> instruction: 0xf8000011
    4d68:	06000011 			; <UNDEFINED> instruction: 0x06000011
    4d6c:	75007100 	strvc	r7, [r0, #-256]	; 0xffffff00
    4d70:	f89f2200 			; <UNDEFINED> instruction: 0xf89f2200
    4d74:	14000011 	strne	r0, [r0], #-17	; 0xffffffef
    4d78:	01000012 	tsteq	r0, r2, lsl r0
    4d7c:	00005000 	andeq	r5, r0, r0
    4d80:	00000000 	andeq	r0, r0, r0
    4d84:	128c0000 	addne	r0, ip, #0
    4d88:	12940000 	addsne	r0, r4, #0
    4d8c:	00060000 	andeq	r0, r6, r0
    4d90:	00780071 	rsbseq	r0, r8, r1, ror r0
    4d94:	12949f22 	addsne	r9, r4, #34, 30	; 0x88
    4d98:	12b00000 	adcsne	r0, r0, #0
    4d9c:	00010000 	andeq	r0, r1, r0
    4da0:	00000050 	andeq	r0, r0, r0, asr r0
    4da4:	00000000 	andeq	r0, r0, r0
    4da8:	0013ec00 	andseq	lr, r3, r0, lsl #24
    4dac:	00142000 	andseq	r2, r4, r0
    4db0:	50000100 	andpl	r0, r0, r0, lsl #2
    4db4:	00001420 	andeq	r1, r0, r0, lsr #8
    4db8:	00001560 	andeq	r1, r0, r0, ror #10
    4dbc:	ac910003 	ldcge	0, cr0, [r1], {3}
    4dc0:	0000007f 	andeq	r0, r0, pc, ror r0
    4dc4:	00000000 	andeq	r0, r0, r0
    4dc8:	0013ec00 	andseq	lr, r3, r0, lsl #24
    4dcc:	00141000 	andseq	r1, r4, r0
    4dd0:	51000100 	mrspl	r0, (UNDEF: 16)
    4dd4:	00001410 	andeq	r1, r0, r0, lsl r4
    4dd8:	00001434 	andeq	r1, r0, r4, lsr r4
    4ddc:	345c0001 	ldrbcc	r0, [ip], #-1
    4de0:	84000014 	strhi	r0, [r0], #-20	; 0xffffffec
    4de4:	01000014 	tsteq	r0, r4, lsl r0
    4de8:	14845900 	strne	r5, [r4], #2304	; 0x900
    4dec:	15600000 	strbne	r0, [r0, #-0]!
    4df0:	00040000 	andeq	r0, r4, r0
    4df4:	9f5101f3 	svcls	0x005101f3
	...
    4e00:	000013ec 	andeq	r1, r0, ip, ror #7
    4e04:	00001454 	andeq	r1, r0, r4, asr r4
    4e08:	54520001 	ldrbpl	r0, [r2], #-1
    4e0c:	60000014 	andvs	r0, r0, r4, lsl r0
    4e10:	03000015 	movweq	r0, #21
    4e14:	7fa09100 	svcvc	0x00a09100
	...
    4e20:	000013ec 	andeq	r1, r0, ip, ror #7
    4e24:	00001458 	andeq	r1, r0, r8, asr r4
    4e28:	58530001 	ldmdapl	r3, {r0}^
    4e2c:	60000014 	andvs	r0, r0, r4, lsl r0
    4e30:	03000015 	movweq	r0, #21
    4e34:	7fa49100 	svcvc	0x00a49100
	...
    4e40:	00001438 	andeq	r1, r0, r8, lsr r4
    4e44:	0000155c 	andeq	r1, r0, ip, asr r5
    4e48:	78910006 	ldmvc	r1, {r1, r2}
    4e4c:	9f243406 	svcls	0x00243406
    4e50:	0000155c 	andeq	r1, r0, ip, asr r5
    4e54:	00001560 	andeq	r1, r0, r0, ror #10
    4e58:	007d0006 	rsbseq	r0, sp, r6
    4e5c:	9f243406 	svcls	0x00243406
	...
    4e68:	00001484 	andeq	r1, r0, r4, lsl #9
    4e6c:	00001494 	muleq	r0, r4, r4
    4e70:	a891000b 	ldmge	r1, {r0, r1, r3}
    4e74:	9101947f 	tstls	r1, pc, ror r4
    4e78:	43231c7c 	teqmi	r3, #124, 24	; 0x7c00
    4e7c:	0015409f 	mulseq	r5, pc, r0	; <UNPREDICTABLE>
    4e80:	00156000 	andseq	r6, r5, r0
    4e84:	91000b00 	tstls	r0, r0, lsl #22
    4e88:	01947fa8 	orrseq	r7, r4, r8, lsr #31
    4e8c:	231c7c91 	tstcs	ip, #37120	; 0x9100
    4e90:	00009f43 	andeq	r9, r0, r3, asr #30
    4e94:	00000000 	andeq	r0, r0, r0
    4e98:	14840000 	strne	r0, [r4], #0
    4e9c:	149c0000 	ldrne	r0, [ip], #0
    4ea0:	00020000 	andeq	r0, r2, r0
    4ea4:	149c9f30 	ldrne	r9, [ip], #3888	; 0xf30
    4ea8:	14b00000 	ldrtne	r0, [r0], #0
    4eac:	000b0000 	andeq	r0, fp, r0
    4eb0:	947f9891 	ldrbtls	r9, [pc], #-2193	; 4eb8 <SVC_STACK_SIZE+0xeb8>
    4eb4:	1c7c9101 	ldfnep	f1, [ip], #-4
    4eb8:	2c9f4d23 	ldccs	13, cr4, [pc], {35}	; 0x23
    4ebc:	60000015 	andvs	r0, r0, r5, lsl r0
    4ec0:	0b000015 	bleq	4f1c <SVC_STACK_SIZE+0xf1c>
    4ec4:	7f989100 	svcvc	0x00989100
    4ec8:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    4ecc:	9f4d231c 	svcls	0x004d231c
	...
    4ed8:	000014bc 			; <UNDEFINED> instruction: 0x000014bc
    4edc:	000014d0 	ldrdeq	r1, [r0], -r0
    4ee0:	9f300002 	svcls	0x00300002
    4ee4:	000014d0 	ldrdeq	r1, [r0], -r0
    4ee8:	0000151c 	andeq	r1, r0, ip, lsl r5
    4eec:	1c580001 	mrrcne	0, 0, r0, r8, cr1
    4ef0:	20000015 	andcs	r0, r0, r5, lsl r0
    4ef4:	03000015 	movweq	r0, #21
    4ef8:	9f7f7800 	svcls	0x007f7800
    4efc:	00001520 	andeq	r1, r0, r0, lsr #10
    4f00:	0000152c 	andeq	r1, r0, ip, lsr #10
    4f04:	00580001 	subseq	r0, r8, r1
    4f08:	00000000 	andeq	r0, r0, r0
    4f0c:	d0000000 	andle	r0, r0, r0
    4f10:	e4000014 	str	r0, [r0], #-20	; 0xffffffec
    4f14:	02000014 	andeq	r0, r0, #20
    4f18:	e49f3000 	ldr	r3, [pc], #0	; 4f20 <SVC_STACK_SIZE+0xf20>
    4f1c:	f0000014 			; <UNDEFINED> instruction: 0xf0000014
    4f20:	01000014 	tsteq	r0, r4, lsl r0
    4f24:	14f05300 	ldrbtne	r5, [r0], #768	; 0x300
    4f28:	14f40000 	ldrbtne	r0, [r4], #0
    4f2c:	00030000 	andeq	r0, r3, r0
    4f30:	f49f7f73 			; <UNDEFINED> instruction: 0xf49f7f73
    4f34:	18000014 	stmdane	r0, {r2, r4}
    4f38:	01000015 	tsteq	r0, r5, lsl r0
    4f3c:	00005300 	andeq	r5, r0, r0, lsl #6
    4f40:	00000000 	andeq	r0, r0, r0
    4f44:	14bc0000 	ldrtne	r0, [ip], #0
    4f48:	14cc0000 	strbne	r0, [ip], #0
    4f4c:	00010000 	andeq	r0, r1, r0
    4f50:	0014cc57 	andseq	ip, r4, r7, asr ip
    4f54:	0014d000 	andseq	sp, r4, r0
    4f58:	91001300 	mrsls	r1, LR_irq
    4f5c:	72067fa4 	andvc	r7, r6, #164, 30	; 0x290
    4f60:	73007000 	movwvc	r7, #0
    4f64:	29301a00 	ldmdbcs	r0!, {r9, fp, ip}
    4f68:	16000128 	strne	r0, [r0], -r8, lsr #2
    4f6c:	14d09f13 	ldrbne	r9, [r0], #3859	; 0xf13
    4f70:	15600000 	strbne	r0, [r0, #-0]!
    4f74:	001e0000 	andseq	r0, lr, r0
    4f78:	067fa491 			; <UNDEFINED> instruction: 0x067fa491
    4f7c:	067fa091 			; <UNDEFINED> instruction: 0x067fa091
    4f80:	067f9891 			; <UNDEFINED> instruction: 0x067f9891
    4f84:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4f88:	7f9c911a 	svcvc	0x009c911a
    4f8c:	29301a06 	ldmdbcs	r0!, {r1, r2, r9, fp, ip}
    4f90:	16000128 	strne	r0, [r0], -r8, lsr #2
    4f94:	00009f13 	andeq	r9, r0, r3, lsl pc
    4f98:	00000000 	andeq	r0, r0, r0
    4f9c:	14e40000 	strbtne	r0, [r4], #0
    4fa0:	14ec0000 	strbtne	r0, [ip], #0
    4fa4:	00060000 	andeq	r0, r6, r0
    4fa8:	00760072 	rsbseq	r0, r6, r2, ror r0
    4fac:	14ec9f22 	strbtne	r9, [ip], #3874	; 0xf22
    4fb0:	15080000 	strne	r0, [r8, #-0]
    4fb4:	00010000 	andeq	r0, r1, r0
    4fb8:	00000051 	andeq	r0, r0, r1, asr r0
    4fbc:	00000000 	andeq	r0, r0, r0
    4fc0:	00156000 	andseq	r6, r5, r0
    4fc4:	0015c000 	andseq	ip, r5, r0
    4fc8:	50000100 	andpl	r0, r0, r0, lsl #2
    4fcc:	000015c0 	andeq	r1, r0, r0, asr #11
    4fd0:	00001774 	andeq	r1, r0, r4, ror r7
    4fd4:	8c910003 	ldchi	0, cr0, [r1], {3}
    4fd8:	0017747f 	andseq	r7, r7, pc, ror r4
    4fdc:	00177800 	andseq	r7, r7, r0, lsl #16
    4fe0:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    4fe4:	00001778 	andeq	r1, r0, r8, ror r7
    4fe8:	0000177c 	andeq	r1, r0, ip, ror r7
    4fec:	8c910003 	ldchi	0, cr0, [r1], {3}
    4ff0:	0000007f 	andeq	r0, r0, pc, ror r0
    4ff4:	00000000 	andeq	r0, r0, r0
    4ff8:	00156000 	andseq	r6, r5, r0
    4ffc:	0015c000 	andseq	ip, r5, r0
    5000:	51000100 	mrspl	r0, (UNDEF: 16)
    5004:	000015c0 	andeq	r1, r0, r0, asr #11
    5008:	0000177c 	andeq	r1, r0, ip, ror r7
    500c:	fc910003 	ldc2	0, cr0, [r1], {3}
    5010:	0000007e 	andeq	r0, r0, lr, ror r0
    5014:	00000000 	andeq	r0, r0, r0
    5018:	00156000 	andseq	r6, r5, r0
    501c:	0015c000 	andseq	ip, r5, r0
    5020:	52000100 	andpl	r0, r0, #0, 2
    5024:	000015c0 	andeq	r1, r0, r0, asr #11
    5028:	0000177c 	andeq	r1, r0, ip, ror r7
    502c:	98910003 	ldmls	r1, {r0, r1}
    5030:	0000007f 	andeq	r0, r0, pc, ror r0
    5034:	00000000 	andeq	r0, r0, r0
    5038:	00156000 	andseq	r6, r5, r0
    503c:	0015c000 	andseq	ip, r5, r0
    5040:	53000100 	movwpl	r0, #256	; 0x100
    5044:	000015c0 	andeq	r1, r0, r0, asr #11
    5048:	0000177c 	andeq	r1, r0, ip, ror r7
    504c:	94910003 	ldrls	r0, [r1], #3
    5050:	0000007f 	andeq	r0, r0, pc, ror r0
    5054:	00000000 	andeq	r0, r0, r0
    5058:	00156000 	andseq	r6, r5, r0
    505c:	00156400 	andseq	r6, r5, r0, lsl #8
    5060:	91000200 	mrsls	r0, R8_usr
    5064:	00156400 	andseq	r6, r5, r0, lsl #8
    5068:	00159000 	andseq	r9, r5, r0
    506c:	7c000200 	sfmvc	f0, 4, [r0], {-0}
    5070:	00159000 	andseq	r9, r5, r0
    5074:	0015c000 	andseq	ip, r5, r0
    5078:	91000200 	mrsls	r0, R8_usr
    507c:	0015c000 	andseq	ip, r5, r0
    5080:	0015d800 	andseq	sp, r5, r0, lsl #16
    5084:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    5088:	000015d8 	ldrdeq	r1, [r0], -r8
    508c:	000015e0 	andeq	r1, r0, r0, ror #11
    5090:	e05c0001 	subs	r0, ip, r1
    5094:	e4000015 	str	r0, [r0], #-21	; 0xffffffeb
    5098:	03000015 	movweq	r0, #21
    509c:	7ef89100 	nrmvce	f1, f0
    50a0:	000015e4 	andeq	r1, r0, r4, ror #11
    50a4:	00001624 	andeq	r1, r0, r4, lsr #12
    50a8:	24560001 	ldrbcs	r0, [r6], #-1
    50ac:	2c000016 	stccs	0, cr0, [r0], {22}
    50b0:	01000016 	tsteq	r0, r6, lsl r0
    50b4:	162c5500 	strtne	r5, [ip], -r0, lsl #10
    50b8:	16300000 	ldrtne	r0, [r0], -r0
    50bc:	00010000 	andeq	r0, r1, r0
    50c0:	0016305c 	andseq	r3, r6, ip, asr r0
    50c4:	00177c00 	andseq	r7, r7, r0, lsl #24
    50c8:	91000300 	mrsls	r0, LR_irq
    50cc:	00007ef8 	strdeq	r7, [r0], -r8
    50d0:	00000000 	andeq	r0, r0, r0
    50d4:	15d80000 	ldrbne	r0, [r8]
    50d8:	15dc0000 	ldrbne	r0, [ip]
    50dc:	00010000 	andeq	r0, r1, r0
    50e0:	0015dc53 	andseq	sp, r5, r3, asr ip
    50e4:	0015e400 	andseq	lr, r5, r0, lsl #8
    50e8:	73000500 	movwvc	r0, #1280	; 0x500
    50ec:	9f243800 	svcls	0x00243800
    50f0:	000015e4 	andeq	r1, r0, r4, ror #11
    50f4:	000015f0 	strdeq	r1, [r0], -r0
    50f8:	0073000d 	rsbseq	r0, r3, sp
    50fc:	01752438 	cmneq	r5, r8, lsr r4
    5100:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    5104:	2c9f211a 	ldfcss	f2, [pc], {26}
    5108:	50000016 	andpl	r0, r0, r6, lsl r0
    510c:	01000016 	tsteq	r0, r6, lsl r0
    5110:	00005300 	andeq	r5, r0, r0, lsl #6
    5114:	00000000 	andeq	r0, r0, r0
    5118:	162c0000 	strtne	r0, [ip], -r0
    511c:	16500000 	ldrbne	r0, [r0], -r0
    5120:	00010000 	andeq	r0, r1, r0
    5124:	00000053 	andeq	r0, r0, r3, asr r0
    5128:	00000000 	andeq	r0, r0, r0
    512c:	00162c00 	andseq	r2, r6, r0, lsl #24
    5130:	00177400 	andseq	r7, r7, r0, lsl #8
    5134:	91000300 	mrsls	r0, LR_irq
    5138:	00007f8c 	andeq	r7, r0, ip, lsl #31
    513c:	00000000 	andeq	r0, r0, r0
    5140:	16940000 	ldrne	r0, [r4], r0
    5144:	16a40000 	strtne	r0, [r4], r0
    5148:	000b0000 	andeq	r0, fp, r0
    514c:	947f8491 	ldrbtls	r8, [pc], #-1169	; 5154 <SVC_STACK_SIZE+0x1154>
    5150:	1c7c9101 	ldfnep	f1, [ip], #-4
    5154:	509f4b23 	addspl	r4, pc, r3, lsr #22
    5158:	7c000017 	stcvc	0, cr0, [r0], {23}
    515c:	0b000017 	bleq	51c0 <SVC_STACK_SIZE+0x11c0>
    5160:	7f849100 	svcvc	0x00849100
    5164:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    5168:	9f4b231c 	svcls	0x004b231c
	...
    5174:	00001694 	muleq	r0, r4, r6
    5178:	000016ac 	andeq	r1, r0, ip, lsr #13
    517c:	9f300002 	svcls	0x00300002
    5180:	000016ac 	andeq	r1, r0, ip, lsr #13
    5184:	000016c0 	andeq	r1, r0, r0, asr #13
    5188:	9c91000b 	ldcls	0, cr0, [r1], {11}
    518c:	9101947f 	tstls	r1, pc, ror r4
    5190:	55231c7c 	strpl	r1, [r3, #-3196]!	; 0xfffff384
    5194:	00173c9f 	mulseq	r7, pc, ip	; <UNPREDICTABLE>
    5198:	00177c00 	andseq	r7, r7, r0, lsl #24
    519c:	91000b00 	tstls	r0, r0, lsl #22
    51a0:	01947f9c 			; <UNDEFINED> instruction: 0x01947f9c
    51a4:	231c7c91 	tstcs	ip, #37120	; 0x9100
    51a8:	00009f55 	andeq	r9, r0, r5, asr pc
    51ac:	00000000 	andeq	r0, r0, r0
    51b0:	16cc0000 	strbne	r0, [ip], r0
    51b4:	16e00000 	strbtne	r0, [r0], r0
    51b8:	00020000 	andeq	r0, r2, r0
    51bc:	16e09f30 	usat16ne	r9, #0, r0
    51c0:	172c0000 	strne	r0, [ip, -r0]!
    51c4:	00010000 	andeq	r0, r1, r0
    51c8:	00172c57 	andseq	r2, r7, r7, asr ip
    51cc:	00173000 	andseq	r3, r7, r0
    51d0:	77000300 	strvc	r0, [r0, -r0, lsl #6]
    51d4:	17309f7f 			; <UNDEFINED> instruction: 0x17309f7f
    51d8:	173c0000 	ldrne	r0, [ip, -r0]!
    51dc:	00010000 	andeq	r0, r1, r0
    51e0:	00000057 	andeq	r0, r0, r7, asr r0
    51e4:	00000000 	andeq	r0, r0, r0
    51e8:	0016e000 	andseq	lr, r6, r0
    51ec:	0016f400 	andseq	pc, r6, r0, lsl #8
    51f0:	30000200 	andcc	r0, r0, r0, lsl #4
    51f4:	0016f49f 	mulseq	r6, pc, r4	; <UNPREDICTABLE>
    51f8:	00170000 	andseq	r0, r7, r0
    51fc:	53000100 	movwpl	r0, #256	; 0x100
    5200:	00001700 	andeq	r1, r0, r0, lsl #14
    5204:	00001704 	andeq	r1, r0, r4, lsl #14
    5208:	7f730003 	svcvc	0x00730003
    520c:	0017049f 	mulseq	r7, pc, r4	; <UNPREDICTABLE>
    5210:	00172800 	andseq	r2, r7, r0, lsl #16
    5214:	53000100 	movwpl	r0, #256	; 0x100
	...
    5220:	000016cc 	andeq	r1, r0, ip, asr #13
    5224:	000016dc 	ldrdeq	r1, [r0], -ip
    5228:	dc560001 	mrrcle	0, 0, r0, r6, cr1
    522c:	e0000016 	and	r0, r0, r6, lsl r0
    5230:	13000016 	movwne	r0, #22
    5234:	7f949100 	svcvc	0x00949100
    5238:	70007c06 	andvc	r7, r0, r6, lsl #24
    523c:	1a007300 	bne	21e44 <IRQ_STACK_SIZE+0x19e44>
    5240:	01282930 	teqeq	r8, r0, lsr r9
    5244:	9f131600 	svcls	0x00131600
    5248:	000016e0 	andeq	r1, r0, r0, ror #13
    524c:	0000177c 	andeq	r1, r0, ip, ror r7
    5250:	9491001e 	ldrls	r0, [r1], #30
    5254:	9891067f 	ldmls	r1, {r0, r1, r2, r3, r4, r5, r6, r9, sl}
    5258:	9c91067f 	ldcls	6, cr0, [r1], {127}	; 0x7f
    525c:	0194067f 	orrseq	r0, r4, pc, ror r6
    5260:	911aff08 	tstls	sl, r8, lsl #30
    5264:	1a067f90 	bne	1a50ac <IRQ_STACK_SIZE+0x19d0ac>
    5268:	01282930 	teqeq	r8, r0, lsr r9
    526c:	9f131600 	svcls	0x00131600
	...
    5278:	000016f4 	strdeq	r1, [r0], -r4
    527c:	000016fc 	strdeq	r1, [r0], -ip
    5280:	00720006 	rsbseq	r0, r2, r6
    5284:	9f220075 	svcls	0x00220075
    5288:	000016fc 	strdeq	r1, [r0], -ip
    528c:	00001718 	andeq	r1, r0, r8, lsl r7
    5290:	00510001 	subseq	r0, r1, r1
    5294:	00000000 	andeq	r0, r0, r0
    5298:	7c000000 	stcvc	0, cr0, [r0], {-0}
    529c:	8c000017 	stchi	0, cr0, [r0], {23}
    52a0:	01000017 	tsteq	r0, r7, lsl r0
    52a4:	178c5000 	strne	r5, [ip, r0]
    52a8:	17fc0000 	ldrbne	r0, [ip, r0]!
    52ac:	00040000 	andeq	r0, r4, r0
    52b0:	9f5001f3 	svcls	0x005001f3
	...
    52bc:	0000177c 	andeq	r1, r0, ip, ror r7
    52c0:	000017a0 	andeq	r1, r0, r0, lsr #15
    52c4:	a0510001 	subsge	r0, r1, r1
    52c8:	a4000017 	strge	r0, [r0], #-23	; 0xffffffe9
    52cc:	01000017 	tsteq	r0, r7, lsl r0
    52d0:	17a45c00 	strne	r5, [r4, r0, lsl #24]!
    52d4:	17fc0000 	ldrbne	r0, [ip, r0]!
    52d8:	00040000 	andeq	r0, r4, r0
    52dc:	9f5101f3 	svcls	0x005101f3
	...
    52e8:	0000177c 	andeq	r1, r0, ip, ror r7
    52ec:	00001790 	muleq	r0, r0, r7
    52f0:	90520001 	subsls	r0, r2, r1
    52f4:	fc000017 	stc2	0, cr0, [r0], {23}
    52f8:	04000017 	streq	r0, [r0], #-23	; 0xffffffe9
    52fc:	5201f300 	andpl	pc, r1, #0, 6
    5300:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5304:	00000000 	andeq	r0, r0, r0
    5308:	00177c00 	andseq	r7, r7, r0, lsl #24
    530c:	0017a400 	andseq	sl, r7, r0, lsl #8
    5310:	53000100 	movwpl	r0, #256	; 0x100
    5314:	000017a4 	andeq	r1, r0, r4, lsr #15
    5318:	000017fc 	strdeq	r1, [r0], -ip
    531c:	01f30004 	mvnseq	r0, r4
    5320:	00009f53 	andeq	r9, r0, r3, asr pc
    5324:	00000000 	andeq	r0, r0, r0
    5328:	17b40000 	ldrne	r0, [r4, r0]!
    532c:	17c00000 	strbne	r0, [r0, r0]
    5330:	00010000 	andeq	r0, r1, r0
    5334:	0017c050 	andseq	ip, r7, r0, asr r0
    5338:	0017e800 	andseq	lr, r7, r0, lsl #16
    533c:	5c000100 	stfpls	f0, [r0], {-0}
	...
    5348:	000017a4 	andeq	r1, r0, r4, lsr #15
    534c:	000017b4 			; <UNDEFINED> instruction: 0x000017b4
    5350:	00510001 	subseq	r0, r1, r1
    5354:	00000000 	andeq	r0, r0, r0
    5358:	c0000000 	andgt	r0, r0, r0
    535c:	e8000017 	stmda	r0, {r0, r1, r2, r4}
    5360:	01000017 	tsteq	r0, r7, lsl r0
    5364:	00005100 	andeq	r5, r0, r0, lsl #2
    5368:	00000000 	andeq	r0, r0, r0
    536c:	17c00000 	strbne	r0, [r0, r0]
    5370:	17d80000 	ldrbne	r0, [r8, r0]
    5374:	00010000 	andeq	r0, r1, r0
    5378:	0017d85c 	andseq	sp, r7, ip, asr r8
    537c:	0017e800 	andseq	lr, r7, r0, lsl #16
    5380:	7c000300 	stcvc	3, cr0, [r0], {-0}
    5384:	00009f7f 	andeq	r9, r0, pc, ror pc
    5388:	00000000 	andeq	r0, r0, r0
    538c:	17fc0000 	ldrbne	r0, [ip, r0]!
    5390:	18a00000 	stmiane	r0!, {}	; <UNPREDICTABLE>
    5394:	00010000 	andeq	r0, r1, r0
    5398:	0018a050 	andseq	sl, r8, r0, asr r0
    539c:	00191400 	andseq	r1, r9, r0, lsl #8
    53a0:	f3000400 	vshl.u8	d0, d0, d0
    53a4:	149f5001 	ldrne	r5, [pc], #1	; 53ac <SVC_STACK_SIZE+0x13ac>
    53a8:	60000019 	andvs	r0, r0, r9, lsl r0
    53ac:	01000019 	tsteq	r0, r9, lsl r0
    53b0:	19605000 	stmdbne	r0!, {ip, lr}^
    53b4:	19a40000 	stmibne	r4!, {}	; <UNPREDICTABLE>
    53b8:	00040000 	andeq	r0, r4, r0
    53bc:	9f5001f3 	svcls	0x005001f3
    53c0:	000019a4 	andeq	r1, r0, r4, lsr #19
    53c4:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    53c8:	00500001 	subseq	r0, r0, r1
    53cc:	00000000 	andeq	r0, r0, r0
    53d0:	fc000000 	stc2	0, cr0, [r0], {-0}
    53d4:	a0000017 	andge	r0, r0, r7, lsl r0
    53d8:	01000018 	tsteq	r0, r8, lsl r0
    53dc:	18a05100 	stmiane	r0!, {r8, ip, lr}
    53e0:	19140000 	ldmdbne	r4, {}	; <UNPREDICTABLE>
    53e4:	00040000 	andeq	r0, r4, r0
    53e8:	9f5101f3 	svcls	0x005101f3
    53ec:	00001914 	andeq	r1, r0, r4, lsl r9
    53f0:	00001960 	andeq	r1, r0, r0, ror #18
    53f4:	60510001 	subsvs	r0, r1, r1
    53f8:	a4000019 	strge	r0, [r0], #-25	; 0xffffffe7
    53fc:	04000019 	streq	r0, [r0], #-25	; 0xffffffe7
    5400:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5404:	0019a49f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    5408:	0019b000 	andseq	fp, r9, r0
    540c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5418:	000017fc 	strdeq	r1, [r0], -ip
    541c:	0000188c 	andeq	r1, r0, ip, lsl #17
    5420:	8c520001 	mrrchi	0, 0, r0, r2, cr1
    5424:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    5428:	04000019 	streq	r0, [r0], #-25	; 0xffffffe7
    542c:	5201f300 	andpl	pc, r1, #0, 6
    5430:	0019149f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    5434:	00194000 	andseq	r4, r9, r0
    5438:	52000100 	andpl	r0, r0, #0, 2
    543c:	00001940 	andeq	r1, r0, r0, asr #18
    5440:	00001960 	andeq	r1, r0, r0, ror #18
    5444:	4f900002 	svcmi	0x00900002
    5448:	00001960 	andeq	r1, r0, r0, ror #18
    544c:	000019a4 	andeq	r1, r0, r4, lsr #19
    5450:	01f30004 	mvnseq	r0, r4
    5454:	19a49f52 	stmibne	r4!, {r1, r4, r6, r8, r9, sl, fp, ip, pc}
    5458:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    545c:	00010000 	andeq	r0, r1, r0
    5460:	00000052 	andeq	r0, r0, r2, asr r0
    5464:	00000000 	andeq	r0, r0, r0
    5468:	0017fc00 	andseq	pc, r7, r0, lsl #24
    546c:	00188000 	andseq	r8, r8, r0
    5470:	53000100 	movwpl	r0, #256	; 0x100
    5474:	00001880 	andeq	r1, r0, r0, lsl #17
    5478:	000018a0 	andeq	r1, r0, r0, lsr #17
    547c:	4f900002 	svcmi	0x00900002
    5480:	000018a0 	andeq	r1, r0, r0, lsr #17
    5484:	00001914 	andeq	r1, r0, r4, lsl r9
    5488:	01f30004 	mvnseq	r0, r4
    548c:	19149f53 	ldmdbne	r4, {r0, r1, r4, r6, r8, r9, sl, fp, ip, pc}
    5490:	192c0000 	stmdbne	ip!, {}	; <UNPREDICTABLE>
    5494:	00010000 	andeq	r0, r1, r0
    5498:	00192c53 	andseq	r2, r9, r3, asr ip
    549c:	0019a400 	andseq	sl, r9, r0, lsl #8
    54a0:	f3000400 	vshl.u8	d0, d0, d0
    54a4:	a49f5301 	ldrge	r5, [pc], #769	; 54ac <SVC_STACK_SIZE+0x14ac>
    54a8:	b0000019 	andlt	r0, r0, r9, lsl r0
    54ac:	01000019 	tsteq	r0, r9, lsl r0
    54b0:	00005300 	andeq	r5, r0, r0, lsl #6
    54b4:	00000000 	andeq	r0, r0, r0
    54b8:	17fc0000 	ldrbne	r0, [ip, r0]!
    54bc:	18040000 	stmdane	r4, {}	; <UNPREDICTABLE>
    54c0:	00020000 	andeq	r0, r2, r0
    54c4:	18040091 	stmdane	r4, {r0, r4, r7}
    54c8:	190c0000 	stmdbne	ip, {}	; <UNPREDICTABLE>
    54cc:	00020000 	andeq	r0, r2, r0
    54d0:	1914047d 	ldmdbne	r4, {r0, r2, r3, r4, r5, r6, sl}
    54d4:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    54d8:	00020000 	andeq	r0, r2, r0
    54dc:	0000047d 	andeq	r0, r0, sp, ror r4
    54e0:	00000000 	andeq	r0, r0, r0
    54e4:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
    54e8:	19700000 	ldmdbne	r0!, {}^	; <UNPREDICTABLE>
    54ec:	00050000 	andeq	r0, r5, r0
    54f0:	93029090 	movwls	r9, #8336	; 0x2090
    54f4:	00198008 	andseq	r8, r9, r8
    54f8:	0019b000 	andseq	fp, r9, r0
    54fc:	90000500 	andls	r0, r0, r0, lsl #10
    5500:	08930290 	ldmeq	r3, {r4, r7, r9}
	...
    550c:	00001840 	andeq	r1, r0, r0, asr #16
    5510:	00001878 	andeq	r1, r0, r8, ror r8
    5514:	94900005 	ldrls	r0, [r0], #5
    5518:	78089302 	stmdavc	r8, {r1, r8, r9, ip, pc}
    551c:	80000018 	andhi	r0, r0, r8, lsl r0
    5520:	0a000018 	beq	5588 <SVC_STACK_SIZE+0x1588>
    5524:	71007300 	mrsvc	r7, LR_irq
    5528:	2cf71c00 	ldclcs	12, cr1, [r7]
    552c:	809f25f7 			; <UNDEFINED> instruction: 0x809f25f7
    5530:	a0000018 	andge	r0, r0, r8, lsl r0
    5534:	0b000018 	bleq	559c <SVC_STACK_SIZE+0x159c>
    5538:	004f9200 	subeq	r9, pc, r0, lsl #4
    553c:	f71c0071 			; <UNDEFINED> instruction: 0xf71c0071
    5540:	9f25f72c 	svcls	0x0025f72c
    5544:	000018a0 	andeq	r1, r0, r0, lsr #17
    5548:	00001914 	andeq	r1, r0, r4, lsl r9
    554c:	01f3000c 	mvnseq	r0, ip
    5550:	5101f353 	tstpl	r1, r3, asr r3
    5554:	f72cf71c 			; <UNDEFINED> instruction: 0xf72cf71c
    5558:	19149f25 	ldmdbne	r4, {r0, r2, r5, r8, r9, sl, fp, ip, pc}
    555c:	195c0000 	ldmdbne	ip, {}^	; <UNPREDICTABLE>
    5560:	00050000 	andeq	r0, r5, r0
    5564:	93029490 	movwls	r9, #9360	; 0x2490
    5568:	00195c08 	andseq	r5, r9, r8, lsl #24
    556c:	00196000 	andseq	r6, r9, r0
    5570:	f3000b00 	vqrdmulh.s<illegal width 8>	d0, d0, d0
    5574:	00715301 	rsbseq	r5, r1, r1, lsl #6
    5578:	f72cf71c 			; <UNDEFINED> instruction: 0xf72cf71c
    557c:	19609f25 	stmdbne	r0!, {r0, r2, r5, r8, r9, sl, fp, ip, pc}^
    5580:	19a40000 	stmibne	r4!, {}	; <UNPREDICTABLE>
    5584:	000c0000 	andeq	r0, ip, r0
    5588:	f35301f3 	vbsl	q8, <illegal reg q9.5>, <illegal reg q9.5>
    558c:	f71c5101 			; <UNDEFINED> instruction: 0xf71c5101
    5590:	9f25f72c 	svcls	0x0025f72c
    5594:	000019a4 	andeq	r1, r0, r4, lsr #19
    5598:	000019a8 	andeq	r1, r0, r8, lsr #19
    559c:	94900005 	ldrls	r0, [r0], #5
    55a0:	a8089302 	stmdage	r8, {r1, r8, r9, ip, pc}
    55a4:	b0000019 	andlt	r0, r0, r9, lsl r0
    55a8:	0a000019 	beq	5614 <SVC_STACK_SIZE+0x1614>
    55ac:	71007300 	mrsvc	r7, LR_irq
    55b0:	2cf71c00 	ldclcs	12, cr1, [r7]
    55b4:	009f25f7 			; <UNDEFINED> instruction: 0x009f25f7
    55b8:	00000000 	andeq	r0, r0, r0
    55bc:	40000000 	andmi	r0, r0, r0
    55c0:	e0000018 	and	r0, r0, r8, lsl r0
    55c4:	05000018 	streq	r0, [r0, #-24]	; 0xffffffe8
    55c8:	02959000 	addseq	r9, r5, #0
    55cc:	18e00893 	stmiane	r0!, {r0, r1, r4, r7, fp}^
    55d0:	19140000 	ldmdbne	r4, {}	; <UNPREDICTABLE>
    55d4:	000c0000 	andeq	r0, ip, r0
    55d8:	f35201f3 	vbsl	q8, q9, <illegal reg q9.5>
    55dc:	f71c5001 			; <UNDEFINED> instruction: 0xf71c5001
    55e0:	9f25f72c 	svcls	0x0025f72c
    55e4:	00001914 	andeq	r1, r0, r4, lsl r9
    55e8:	00001948 	andeq	r1, r0, r8, asr #18
    55ec:	95900005 	ldrls	r0, [r0, #5]
    55f0:	48089302 	stmdami	r8, {r1, r8, r9, ip, pc}
    55f4:	60000019 	andvs	r0, r0, r9, lsl r0
    55f8:	07000019 	smladeq	r0, r9, r0, r0
    55fc:	f7007c00 			; <UNDEFINED> instruction: 0xf7007c00
    5600:	9f25f72c 	svcls	0x0025f72c
    5604:	00001960 	andeq	r1, r0, r0, ror #18
    5608:	000019a4 	andeq	r1, r0, r4, lsr #19
    560c:	01f3000c 	mvnseq	r0, ip
    5610:	5001f352 	andpl	pc, r1, r2, asr r3	; <UNPREDICTABLE>
    5614:	f72cf71c 			; <UNDEFINED> instruction: 0xf72cf71c
    5618:	19a49f25 	stmibne	r4!, {r0, r2, r5, r8, r9, sl, fp, ip, pc}
    561c:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    5620:	00050000 	andeq	r0, r5, r0
    5624:	93029590 	movwls	r9, #9616	; 0x2590
    5628:	00000008 	andeq	r0, r0, r8
    562c:	00000000 	andeq	r0, r0, r0
    5630:	00195c00 	andseq	r5, r9, r0, lsl #24
    5634:	0019a400 	andseq	sl, r9, r0, lsl #8
    5638:	90000500 	andls	r0, r0, r0, lsl #10
    563c:	08930294 	ldmeq	r3, {r2, r4, r7, r9}
    5640:	000019a4 	andeq	r1, r0, r4, lsr #19
    5644:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    5648:	089e000a 	ldmeq	lr, {r1, r3}
    564c:	00000000 	andeq	r0, r0, r0
    5650:	bff00000 	svclt	0x00f00000	; IMB
	...
    565c:	00001890 	muleq	r0, r0, r8
    5660:	000018e0 	andeq	r1, r0, r0, ror #17
    5664:	94900005 	ldrls	r0, [r0], #5
    5668:	5c089302 	stcpl	3, cr9, [r8], {2}
    566c:	a4000019 	strge	r0, [r0], #-25	; 0xffffffe7
    5670:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
    5674:	02939000 	addseq	r9, r3, #0
    5678:	00000893 	muleq	r0, r3, r8
    567c:	00000000 	andeq	r0, r0, r0
    5680:	19140000 	ldmdbne	r4, {}	; <UNPREDICTABLE>
    5684:	19240000 	stmdbne	r4!, {}	; <UNPREDICTABLE>
    5688:	00050000 	andeq	r0, r5, r0
    568c:	93029590 	movwls	r9, #9616	; 0x2590
    5690:	00000008 	andeq	r0, r0, r8
    5694:	00000000 	andeq	r0, r0, r0
    5698:	0018a000 	andseq	sl, r8, r0
    569c:	0018e000 	andseq	lr, r8, r0
    56a0:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    56ac:	000018a0 	andeq	r1, r0, r0, lsr #17
    56b0:	000018ac 	andeq	r1, r0, ip, lsr #17
    56b4:	90f50009 	rscsls	r0, r5, r9
    56b8:	2cf72502 	cfldr64cs	mvdx2, [r7], #8
    56bc:	009f00f7 	ldrsheq	r0, [pc], r7
    56c0:	00000000 	andeq	r0, r0, r0
    56c4:	a0000000 	andge	r0, r0, r0
    56c8:	d0000018 	andle	r0, r0, r8, lsl r0
    56cc:	09000018 	stmdbeq	r0, {r3, r4}
    56d0:	0291f500 	addseq	pc, r1, #0, 10
    56d4:	f72cf725 			; <UNDEFINED> instruction: 0xf72cf725
    56d8:	00009f00 	andeq	r9, r0, r0, lsl #30
    56dc:	00000000 	andeq	r0, r0, r0
    56e0:	18e00000 	stmiane	r0!, {}^	; <UNPREDICTABLE>
    56e4:	19100000 	ldmdbne	r0, {}	; <UNPREDICTABLE>
    56e8:	00010000 	andeq	r0, r1, r0
    56ec:	00000054 	andeq	r0, r0, r4, asr r0
    56f0:	00000000 	andeq	r0, r0, r0
    56f4:	0018e000 	andseq	lr, r8, r0
    56f8:	00191400 	andseq	r1, r9, r0, lsl #8
    56fc:	f5000900 			; <UNDEFINED> instruction: 0xf5000900
    5700:	f7250290 			; <UNDEFINED> instruction: 0xf7250290
    5704:	9f00f72c 	svcls	0x0000f72c
	...
    5710:	000018e0 	andeq	r1, r0, r0, ror #17
    5714:	00001914 	andeq	r1, r0, r4, lsl r9
    5718:	91f50009 	mvnsls	r0, r9
    571c:	2cf72502 	cfldr64cs	mvdx2, [r7], #8
    5720:	009f00f7 	ldrsheq	r0, [pc], r7
    5724:	00000000 	andeq	r0, r0, r0
    5728:	60000000 	andvs	r0, r0, r0
    572c:	a4000019 	strge	r0, [r0], #-25	; 0xffffffe7
    5730:	01000019 	tsteq	r0, r9, lsl r0
    5734:	00005400 	andeq	r5, r0, r0, lsl #8
    5738:	00000000 	andeq	r0, r0, r0
    573c:	19600000 	stmdbne	r0!, {}^	; <UNPREDICTABLE>
    5740:	19700000 	ldmdbne	r0!, {}^	; <UNPREDICTABLE>
    5744:	00090000 	andeq	r0, r9, r0
    5748:	250290f5 	strcs	r9, [r2, #-245]	; 0xffffff0b
    574c:	00f72cf7 	ldrshteq	r2, [r7], #199	; 0xc7
    5750:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5754:	00000000 	andeq	r0, r0, r0
    5758:	00196000 	andseq	r6, r9, r0
    575c:	00198000 	andseq	r8, r9, r0
    5760:	f5000900 			; <UNDEFINED> instruction: 0xf5000900
    5764:	f7250291 			; <UNDEFINED> instruction: 0xf7250291
    5768:	9f00f72c 	svcls	0x0000f72c
	...
    5774:	000019a4 	andeq	r1, r0, r4, lsr #19
    5778:	000019a8 	andeq	r1, r0, r8, lsr #19
    577c:	94900005 	ldrls	r0, [r0], #5
    5780:	a8089302 	stmdage	r8, {r1, r8, r9, ip, pc}
    5784:	b0000019 	andlt	r0, r0, r9, lsl r0
    5788:	0a000019 	beq	57f4 <SVC_STACK_SIZE+0x17f4>
    578c:	71007300 	mrsvc	r7, LR_irq
    5790:	2cf71c00 	ldclcs	12, cr1, [r7]
    5794:	009f25f7 			; <UNDEFINED> instruction: 0x009f25f7
    5798:	00000000 	andeq	r0, r0, r0
    579c:	b0000000 	andlt	r0, r0, r0
    57a0:	f0000019 			; <UNDEFINED> instruction: 0xf0000019
    57a4:	01000019 	tsteq	r0, r9, lsl r0
    57a8:	19f05000 	ldmibne	r0!, {ip, lr}^
    57ac:	1a2c0000 	bne	b057b4 <STACK_SIZE+0x3057b4>
    57b0:	00030000 	andeq	r0, r3, r0
    57b4:	2c7d8891 	ldclcs	8, cr8, [sp], #-580	; 0xfffffdbc
    57b8:	e800001a 	stmda	r0, {r1, r3, r4}
    57bc:	0400001b 	streq	r0, [r0], #-27	; 0xffffffe5
    57c0:	5001f300 	andpl	pc, r1, r0, lsl #6
    57c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    57c8:	00000000 	andeq	r0, r0, r0
    57cc:	0019b000 	andseq	fp, r9, r0
    57d0:	0019f400 	andseq	pc, r9, r0, lsl #8
    57d4:	51000100 	mrspl	r0, (UNDEF: 16)
    57d8:	000019f4 	strdeq	r1, [r0], -r4
    57dc:	00001be8 	andeq	r1, r0, r8, ror #23
    57e0:	f8910003 			; <UNDEFINED> instruction: 0xf8910003
    57e4:	0000007c 	andeq	r0, r0, ip, ror r0
    57e8:	00000000 	andeq	r0, r0, r0
    57ec:	0019b000 	andseq	fp, r9, r0
    57f0:	0019d800 	andseq	sp, r9, r0, lsl #16
    57f4:	52000100 	andpl	r0, r0, #0, 2
    57f8:	000019d8 	ldrdeq	r1, [r0], -r8
    57fc:	00001be8 	andeq	r1, r0, r8, ror #23
    5800:	98910003 	ldmls	r1, {r0, r1}
    5804:	0000007d 	andeq	r0, r0, sp, ror r0
    5808:	00000000 	andeq	r0, r0, r0
    580c:	0019b000 	andseq	fp, r9, r0
    5810:	001a0f00 	andseq	r0, sl, r0, lsl #30
    5814:	53000100 	movwpl	r0, #256	; 0x100
    5818:	00001a0f 	andeq	r1, r0, pc, lsl #20
    581c:	00001be8 	andeq	r1, r0, r8, ror #23
    5820:	94910003 	ldrls	r0, [r1], #3
    5824:	0000007d 	andeq	r0, r0, sp, ror r0
    5828:	00000000 	andeq	r0, r0, r0
    582c:	0019b000 	andseq	fp, r9, r0
    5830:	0019b400 	andseq	fp, r9, r0, lsl #8
    5834:	91000200 	mrsls	r0, R8_usr
    5838:	0019b400 	andseq	fp, r9, r0, lsl #8
    583c:	0019c400 	andseq	ip, r9, r0, lsl #8
    5840:	7c000200 	sfmvc	f0, 4, [r0], {-0}
    5844:	0019c400 	andseq	ip, r9, r0, lsl #8
    5848:	001be800 	andseq	lr, fp, r0, lsl #16
    584c:	91000200 	mrsls	r0, R8_usr
	...
    5858:	001a1000 	andseq	r1, sl, r0
    585c:	001a1c00 	andseq	r1, sl, r0, lsl #24
    5860:	91000400 	tstls	r0, r0, lsl #8
    5864:	1c9f7dd0 	ldcne	13, cr7, [pc], {208}	; 0xd0
    5868:	4400001a 	strmi	r0, [r0], #-26	; 0xffffffe6
    586c:	0100001a 	tsteq	r0, sl, lsl r0
    5870:	1a445600 	bne	111b078 <STACK_SIZE+0x91b078>
    5874:	1a500000 	bne	140587c <STACK_SIZE+0xc0587c>
    5878:	00010000 	andeq	r0, r1, r0
    587c:	001a505c 	andseq	r5, sl, ip, asr r0
    5880:	001a9400 	andseq	r9, sl, r0, lsl #8
    5884:	56000100 	strpl	r0, [r0], -r0, lsl #2
    5888:	00001a94 	muleq	r0, r4, sl
    588c:	00001aa0 	andeq	r1, r0, r0, lsr #21
    5890:	a05c0001 	subsge	r0, ip, r1
    5894:	e800001a 	stmda	r0, {r1, r3, r4}
    5898:	0300001b 	movweq	r0, #27
    589c:	7cf49100 	ldfvcp	f1, [r4]
	...
    58a8:	00001a10 	andeq	r1, r0, r0, lsl sl
    58ac:	00001be0 	andeq	r1, r0, r0, ror #23
    58b0:	88910003 	ldmhi	r1, {r0, r1}
    58b4:	001be07d 	andseq	lr, fp, sp, ror r0
    58b8:	001be400 	andseq	lr, fp, r0, lsl #8
    58bc:	56000100 	strpl	r0, [r0], -r0, lsl #2
    58c0:	00001be4 	andeq	r1, r0, r4, ror #23
    58c4:	00001be8 	andeq	r1, r0, r8, ror #23
    58c8:	88910003 	ldmhi	r1, {r0, r1}
    58cc:	0000007d 	andeq	r0, r0, sp, ror r0
    58d0:	00000000 	andeq	r0, r0, r0
    58d4:	001a4400 	andseq	r4, sl, r0, lsl #8
    58d8:	001a4800 	andseq	r4, sl, r0, lsl #16
    58dc:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    58e0:	00001a48 	andeq	r1, r0, r8, asr #20
    58e4:	00001a50 	andeq	r1, r0, r0, asr sl
    58e8:	00750005 	rsbseq	r0, r5, r5
    58ec:	509f2438 	addspl	r2, pc, r8, lsr r4	; <UNPREDICTABLE>
    58f0:	5c00001a 	stcpl	0, cr0, [r0], {26}
    58f4:	0d00001a 	stceq	0, cr0, [r0, #-104]	; 0xffffff98
    58f8:	38007500 	stmdacc	r0, {r8, sl, ip, sp, lr}
    58fc:	947f7624 	ldrbtls	r7, [pc], #-1572	; 5904 <SVC_STACK_SIZE+0x1904>
    5900:	1aff0801 	bne	fffc790c <IRQ_STACK_BASE+0xbbfc790c>
    5904:	1a949f21 	bne	fe52d590 <IRQ_STACK_BASE+0xba52d590>
    5908:	1ab40000 	bne	fed05910 <IRQ_STACK_BASE+0xbad05910>
    590c:	00010000 	andeq	r0, r1, r0
    5910:	00000055 	andeq	r0, r0, r5, asr r0
    5914:	00000000 	andeq	r0, r0, r0
    5918:	001a9400 	andseq	r9, sl, r0, lsl #8
    591c:	001ab400 	andseq	fp, sl, r0, lsl #8
    5920:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    592c:	00001a94 	muleq	r0, r4, sl
    5930:	00001be0 	andeq	r1, r0, r0, ror #23
    5934:	88910003 	ldmhi	r1, {r0, r1}
    5938:	0000007d 	andeq	r0, r0, sp, ror r0
    593c:	00000000 	andeq	r0, r0, r0
    5940:	001af800 	andseq	pc, sl, r0, lsl #16
    5944:	001b1400 	andseq	r1, fp, r0, lsl #8
    5948:	91000b00 	tstls	r0, r0, lsl #22
    594c:	01947d80 	orrseq	r7, r4, r0, lsl #27
    5950:	231c7c91 	tstcs	ip, #37120	; 0x9100
    5954:	1bbc9f4b 	blne	fef2d688 <IRQ_STACK_BASE+0xbaf2d688>
    5958:	1be80000 	blne	ffa05960 <IRQ_STACK_BASE+0xbba05960>
    595c:	000b0000 	andeq	r0, fp, r0
    5960:	947d8091 	ldrbtls	r8, [sp], #-145	; 0xffffff6f
    5964:	1c7c9101 	ldfnep	f1, [ip], #-4
    5968:	009f4b23 	addseq	r4, pc, r3, lsr #22
    596c:	00000000 	andeq	r0, r0, r0
    5970:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    5974:	1800001a 	stmdane	r0, {r1, r3, r4}
    5978:	0200001b 	andeq	r0, r0, #27
    597c:	189f3000 	ldmne	pc, {ip, sp}	; <UNPREDICTABLE>
    5980:	2c00001b 	stccs	0, cr0, [r0], {27}
    5984:	0b00001b 	bleq	59f8 <SVC_STACK_SIZE+0x19f8>
    5988:	7d9c9100 	ldfvcd	f1, [ip]
    598c:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    5990:	9f55231c 	svcls	0x0055231c
    5994:	00001ba8 	andeq	r1, r0, r8, lsr #23
    5998:	00001be8 	andeq	r1, r0, r8, ror #23
    599c:	9c91000b 	ldcls	0, cr0, [r1], {11}
    59a0:	9101947d 	tstls	r1, sp, ror r4
    59a4:	55231c7c 	strpl	r1, [r3, #-3196]!	; 0xfffff384
    59a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    59ac:	00000000 	andeq	r0, r0, r0
    59b0:	001b3800 	andseq	r3, fp, r0, lsl #16
    59b4:	001b4c00 	andseq	r4, fp, r0, lsl #24
    59b8:	30000200 	andcc	r0, r0, r0, lsl #4
    59bc:	001b4c9f 	mulseq	fp, pc, ip	; <UNPREDICTABLE>
    59c0:	001b9800 	andseq	r9, fp, r0, lsl #16
    59c4:	57000100 	strpl	r0, [r0, -r0, lsl #2]
    59c8:	00001b98 	muleq	r0, r8, fp
    59cc:	00001b9c 	muleq	r0, ip, fp
    59d0:	7f770003 	svcvc	0x00770003
    59d4:	001b9c9f 	mulseq	fp, pc, ip	; <UNPREDICTABLE>
    59d8:	001ba800 	andseq	sl, fp, r0, lsl #16
    59dc:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    59e8:	00001b4c 	andeq	r1, r0, ip, asr #22
    59ec:	00001b60 	andeq	r1, r0, r0, ror #22
    59f0:	9f300002 	svcls	0x00300002
    59f4:	00001b60 	andeq	r1, r0, r0, ror #22
    59f8:	00001b6c 	andeq	r1, r0, ip, ror #22
    59fc:	6c530001 	mrrcvs	0, 0, r0, r3, cr1
    5a00:	7000001b 	andvc	r0, r0, fp, lsl r0
    5a04:	0300001b 	movweq	r0, #27
    5a08:	9f7f7300 	svcls	0x007f7300
    5a0c:	00001b70 	andeq	r1, r0, r0, ror fp
    5a10:	00001b94 	muleq	r0, r4, fp
    5a14:	00530001 	subseq	r0, r3, r1
    5a18:	00000000 	andeq	r0, r0, r0
    5a1c:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    5a20:	4800001b 	stmdami	r0, {r0, r1, r3, r4}
    5a24:	0100001b 	tsteq	r0, fp, lsl r0
    5a28:	1b485600 	blne	121b230 <STACK_SIZE+0xa1b230>
    5a2c:	1b4c0000 	blne	1305a34 <STACK_SIZE+0xb05a34>
    5a30:	00130000 	andseq	r0, r3, r0
    5a34:	067d9491 			; <UNDEFINED> instruction: 0x067d9491
    5a38:	0070007c 	rsbseq	r0, r0, ip, ror r0
    5a3c:	301a0073 	andscc	r0, sl, r3, ror r0
    5a40:	00012829 	andeq	r2, r1, r9, lsr #16
    5a44:	4c9f1316 	ldcmi	3, cr1, [pc], {22}
    5a48:	e800001b 	stmda	r0, {r0, r1, r3, r4}
    5a4c:	1e00001b 	mcrne	0, 0, r0, cr0, cr11, {0}
    5a50:	7d949100 	ldfvcd	f1, [r4]
    5a54:	7d989106 	ldfvcd	f1, [r8, #24]
    5a58:	7d9c9106 	ldfvcd	f1, [ip, #24]
    5a5c:	08019406 	stmdaeq	r1, {r1, r2, sl, ip, pc}
    5a60:	90911aff 			; <UNDEFINED> instruction: 0x90911aff
    5a64:	301a067d 	andscc	r0, sl, sp, ror r6
    5a68:	00012829 	andeq	r2, r1, r9, lsr #16
    5a6c:	009f1316 	addseq	r1, pc, r6, lsl r3	; <UNPREDICTABLE>
    5a70:	00000000 	andeq	r0, r0, r0
    5a74:	60000000 	andvs	r0, r0, r0
    5a78:	6800001b 	stmdavs	r0, {r0, r1, r3, r4}
    5a7c:	0600001b 			; <UNDEFINED> instruction: 0x0600001b
    5a80:	75007200 	strvc	r7, [r0, #-512]	; 0xfffffe00
    5a84:	689f2200 	ldmvs	pc, {r9, sp}	; <UNPREDICTABLE>
    5a88:	8400001b 	strhi	r0, [r0], #-27	; 0xffffffe5
    5a8c:	0100001b 	tsteq	r0, fp, lsl r0
    5a90:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    5a9c:	00140000 	andseq	r0, r4, r0
    5aa0:	00010000 	andeq	r0, r1, r0
    5aa4:	00001450 	andeq	r1, r0, r0, asr r4
    5aa8:	00005c00 	andeq	r5, r0, r0, lsl #24
    5aac:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    5abc:	0000001f 	andeq	r0, r0, pc, lsl r0
    5ac0:	1f510001 	svcne	0x00510001
    5ac4:	5c000000 	stcpl	0, cr0, [r0], {-0}
    5ac8:	01000000 	mrseq	r0, (UNDEF: 0)
    5acc:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    5ad8:	001f0000 	andseq	r0, pc, r0
    5adc:	00010000 	andeq	r0, r1, r0
    5ae0:	00001f52 	andeq	r1, r0, r2, asr pc
    5ae4:	00005c00 	andeq	r5, r0, r0, lsl #24
    5ae8:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    5af4:	0000005c 	andeq	r0, r0, ip, asr r0
    5af8:	00000098 	muleq	r0, r8, r0
    5afc:	98500001 	ldmdals	r0, {r0}^
    5b00:	a4000000 	strge	r0, [r0], #-0
    5b04:	04000000 	streq	r0, [r0], #-0
    5b08:	5001f300 	andpl	pc, r1, r0, lsl #6
    5b0c:	0000a49f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    5b10:	0000a800 	andeq	sl, r0, r0, lsl #16
    5b14:	50000100 	andpl	r0, r0, r0, lsl #2
    5b18:	000000a8 	andeq	r0, r0, r8, lsr #1
    5b1c:	000000ac 	andeq	r0, r0, ip, lsr #1
    5b20:	01f30004 	mvnseq	r0, r4
    5b24:	00009f50 	andeq	r9, r0, r0, asr pc
    5b28:	00000000 	andeq	r0, r0, r0
    5b2c:	005c0000 	subseq	r0, ip, r0
    5b30:	009b0000 	addseq	r0, fp, r0
    5b34:	00010000 	andeq	r0, r1, r0
    5b38:	00009b51 	andeq	r9, r0, r1, asr fp
    5b3c:	0000a400 	andeq	sl, r0, r0, lsl #8
    5b40:	f3000400 	vshl.u8	d0, d0, d0
    5b44:	a49f5101 	ldrge	r5, [pc], #257	; 5b4c <SVC_STACK_SIZE+0x1b4c>
    5b48:	ac000000 	stcge	0, cr0, [r0], {-0}
    5b4c:	01000000 	mrseq	r0, (UNDEF: 0)
    5b50:	00005100 	andeq	r5, r0, r0, lsl #2
    5b54:	00000000 	andeq	r0, r0, r0
    5b58:	00740000 	rsbseq	r0, r4, r0
    5b5c:	009b0000 	addseq	r0, fp, r0
    5b60:	00010000 	andeq	r0, r1, r0
    5b64:	00000053 	andeq	r0, r0, r3, asr r0
    5b68:	00000000 	andeq	r0, r0, r0
    5b6c:	00007c00 	andeq	r7, r0, r0, lsl #24
    5b70:	0000a400 	andeq	sl, r0, r0, lsl #8
    5b74:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    5b80:	0000008c 	andeq	r0, r0, ip, lsl #1
    5b84:	000000a7 	andeq	r0, r0, r7, lsr #1
    5b88:	a7500001 	ldrbge	r0, [r0, -r1]
    5b8c:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    5b90:	01000000 	mrseq	r0, (UNDEF: 0)
    5b94:	00b85400 	adcseq	r5, r8, r0, lsl #8
    5b98:	00bb0000 	adcseq	r0, fp, r0
    5b9c:	00010000 	andeq	r0, r1, r0
    5ba0:	0000bb50 	andeq	fp, r0, r0, asr fp
    5ba4:	0000bc00 	andeq	fp, r0, r0, lsl #24
    5ba8:	f3000400 	vshl.u8	d0, d0, d0
    5bac:	bc9f5001 	ldclt	0, cr5, [pc], {1}
    5bb0:	cc000000 	stcgt	0, cr0, [r0], {-0}
    5bb4:	01000000 	mrseq	r0, (UNDEF: 0)
    5bb8:	00cc5000 	sbceq	r5, ip, r0
    5bbc:	01300000 	teqeq	r0, r0
    5bc0:	00010000 	andeq	r0, r1, r0
    5bc4:	00013054 	andeq	r3, r1, r4, asr r0
    5bc8:	00013400 	andeq	r3, r1, r0, lsl #8
    5bcc:	f3000400 	vshl.u8	d0, d0, d0
    5bd0:	009f5001 	addseq	r5, pc, r1
    5bd4:	00000000 	andeq	r0, r0, r0
    5bd8:	24000000 	strcs	r0, [r0], #-0
    5bdc:	2c000000 	stccs	0, cr0, [r0], {-0}
    5be0:	01000000 	mrseq	r0, (UNDEF: 0)
    5be4:	002c5000 	eoreq	r5, ip, r0
    5be8:	00400000 	subeq	r0, r0, r0
    5bec:	00040000 	andeq	r0, r4, r0
    5bf0:	9f5001f3 	svcls	0x005001f3
	...
    5c00:	00000028 	andeq	r0, r0, r8, lsr #32
    5c04:	28500001 	ldmdacs	r0, {r0}^
    5c08:	4c000000 	stcmi	0, cr0, [r0], {-0}
    5c0c:	04000000 	streq	r0, [r0], #-0
    5c10:	5001f300 	andpl	pc, r1, r0, lsl #6
    5c14:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5c20:	00000400 	andeq	r0, r0, r0, lsl #8
    5c24:	51000100 	mrspl	r0, (UNDEF: 16)
    5c28:	00000004 	andeq	r0, r0, r4
    5c2c:	0000000c 	andeq	r0, r0, ip
    5c30:	84710004 	ldrbthi	r0, [r1], #-4
    5c34:	000c9f7c 	andeq	r9, ip, ip, ror pc
    5c38:	00280000 	eoreq	r0, r8, r0
    5c3c:	00040000 	andeq	r0, r4, r0
    5c40:	9f7c8171 	svcls	0x007c8171
    5c44:	00000028 	andeq	r0, r0, r8, lsr #32
    5c48:	0000004c 	andeq	r0, r0, ip, asr #32
    5c4c:	01f30004 	mvnseq	r0, r4
    5c50:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    5c5c:	00280000 	eoreq	r0, r8, r0
    5c60:	00010000 	andeq	r0, r1, r0
    5c64:	00002852 	andeq	r2, r0, r2, asr r8
    5c68:	00004c00 	andeq	r4, r0, r0, lsl #24
    5c6c:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    5c78:	0000001c 	andeq	r0, r0, ip, lsl r0
    5c7c:	00000028 	andeq	r0, r0, r8, lsr #32
    5c80:	28500001 	ldmdacs	r0, {r0}^
    5c84:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    5c88:	01000000 	mrseq	r0, (UNDEF: 0)
    5c8c:	00385400 	eorseq	r5, r8, r0, lsl #8
    5c90:	003b0000 	eorseq	r0, fp, r0
    5c94:	00010000 	andeq	r0, r1, r0
    5c98:	00003b50 	andeq	r3, r0, r0, asr fp
    5c9c:	00004400 	andeq	r4, r0, r0, lsl #8
    5ca0:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
    5ca4:	00449f7f 	subeq	r9, r4, pc, ror pc
    5ca8:	004c0000 	subeq	r0, ip, r0
    5cac:	00010000 	andeq	r0, r1, r0
    5cb0:	00000054 	andeq	r0, r0, r4, asr r0
	...
    5cbc:	00002300 	andeq	r2, r0, r0, lsl #6
    5cc0:	50000100 	andpl	r0, r0, r0, lsl #2
    5cc4:	00000023 	andeq	r0, r0, r3, lsr #32
    5cc8:	00000248 	andeq	r0, r0, r8, asr #4
    5ccc:	48570001 	ldmdami	r7, {r0}^
    5cd0:	80000002 	andhi	r0, r0, r2
    5cd4:	04000002 	streq	r0, [r0], #-2
    5cd8:	5001f300 	andpl	pc, r1, r0, lsl #6
    5cdc:	0002809f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    5ce0:	00032c00 	andeq	r2, r3, r0, lsl #24
    5ce4:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    5cf0:	0000002c 	andeq	r0, r0, ip, lsr #32
    5cf4:	00000093 	muleq	r0, r3, r0
    5cf8:	93500001 	cmpls	r0, #1
    5cfc:	80000000 	andhi	r0, r0, r0
    5d00:	01000002 	tsteq	r0, r2
    5d04:	02805800 	addeq	r5, r0, #0, 16
    5d08:	029f0000 	addseq	r0, pc, #0
    5d0c:	00010000 	andeq	r0, r1, r0
    5d10:	00029f50 	andeq	r9, r2, r0, asr pc
    5d14:	00032c00 	andeq	r2, r3, r0, lsl #24
    5d18:	58000100 	stmdapl	r0, {r8}
	...
    5d24:	00000078 	andeq	r0, r0, r8, ror r0
    5d28:	00000170 	andeq	r0, r0, r0, ror r1
    5d2c:	ff110005 			; <UNDEFINED> instruction: 0xff110005
    5d30:	949f7dff 	ldrls	r7, [pc], #3583	; 5d38 <SVC_STACK_SIZE+0x1d38>
    5d34:	50000001 	andpl	r0, r0, r1
    5d38:	05000002 	streq	r0, [r0, #-2]
    5d3c:	ffff1100 			; <UNDEFINED> instruction: 0xffff1100
    5d40:	02509f7d 	subseq	r9, r0, #500	; 0x1f4
    5d44:	02800000 	addeq	r0, r0, #0
    5d48:	00040000 	andeq	r0, r4, r0
    5d4c:	9ffdff0b 	svcls	0x00fdff0b
    5d50:	00000290 	muleq	r0, r0, r2
    5d54:	0000032c 	andeq	r0, r0, ip, lsr #6
    5d58:	ff110005 			; <UNDEFINED> instruction: 0xff110005
    5d5c:	009f7dff 			; <UNDEFINED> instruction: 0x009f7dff
    5d60:	00000000 	andeq	r0, r0, r0
    5d64:	2c000000 	stccs	0, cr0, [r0], {-0}
    5d68:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    5d6c:	02000000 	andeq	r0, r0, #0
    5d70:	789f3000 	ldmvc	pc, {ip, sp}	; <UNPREDICTABLE>
    5d74:	93000000 	movwls	r0, #0
    5d78:	07000000 	streq	r0, [r0, -r0]
    5d7c:	80807300 	addhi	r7, r0, r0, lsl #6
    5d80:	9f04a0a0 	svcls	0x0004a0a0
    5d84:	00000093 	muleq	r0, r3, r0
    5d88:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    5d8c:	0075000b 	rsbseq	r0, r5, fp
    5d90:	80232432 	eorhi	r2, r3, r2, lsr r4
    5d94:	04a0a080 	strteq	sl, [r0], #128	; 0x80
    5d98:	0000cc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    5d9c:	0000cf00 	andeq	ip, r0, r0, lsl #30
    5da0:	7b000200 	blvc	65a8 <SVC_STACK_SIZE+0x25a8>
    5da4:	0001944c 	andeq	r9, r1, ip, asr #8
    5da8:	00028000 	andeq	r8, r2, r0
    5dac:	59000100 	stmdbpl	r0, {r8}
    5db0:	00000280 	andeq	r0, r0, r0, lsl #5
    5db4:	00000290 	muleq	r0, r0, r2
    5db8:	9f300002 	svcls	0x00300002
    5dbc:	00000290 	muleq	r0, r0, r2
    5dc0:	0000029f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    5dc4:	9f510001 	svcls	0x00510001
    5dc8:	b4000002 	strlt	r0, [r0], #-2
    5dcc:	09000002 	stmdbeq	r0, {r1}
    5dd0:	32007500 	andcc	r7, r0, #0, 10
    5dd4:	244a4124 	strbcs	r4, [sl], #-292	; 0xfffffedc
    5dd8:	00009f22 	andeq	r9, r0, r2, lsr #30
    5ddc:	00000000 	andeq	r0, r0, r0
    5de0:	002c0000 	eoreq	r0, ip, r0
    5de4:	01640000 	cmneq	r4, r0
    5de8:	00020000 	andeq	r0, r2, r0
    5dec:	02509f30 	subseq	r9, r0, #48, 30	; 0xc0
    5df0:	02570000 	subseq	r0, r7, #0
    5df4:	000e0000 	andeq	r0, lr, r0
    5df8:	3c5001f3 	ldfcce	f0, [r0], {243}	; 0xf3
    5dfc:	1aff0825 	bne	fffc7e98 <IRQ_STACK_BASE+0xbbfc7e98>
    5e00:	00732432 	rsbseq	r2, r3, r2, lsr r4
    5e04:	02579f22 	subseq	r9, r7, #34, 30	; 0x88
    5e08:	02800000 	addeq	r0, r0, #0
    5e0c:	00430000 	subeq	r0, r3, r0
    5e10:	3c5001f3 	ldfcce	f0, [r0], {243}	; 0xf3
    5e14:	1aff0825 	bne	fffc7eb0 <IRQ_STACK_BASE+0xbbfc7eb0>
    5e18:	80752432 	rsbshi	r2, r5, r2, lsr r4
    5e1c:	04a09080 	strteq	r9, [r0], #128	; 0x80
    5e20:	80808075 	addhi	r8, r0, r5, ror r0
    5e24:	007804a0 	rsbseq	r0, r8, r0, lsr #9
    5e28:	01282930 	teqeq	r8, r0, lsr r9
    5e2c:	23131600 	tstcs	r3, #0, 12
    5e30:	75308080 	ldrvc	r8, [r0, #-128]!	; 0xffffff80
    5e34:	a0908080 	addsge	r8, r0, r0, lsl #1
    5e38:	80807504 	addhi	r7, r0, r4, lsl #10
    5e3c:	7804a080 	stmdavc	r4, {r7, sp, pc}
    5e40:	28293000 	stmdacs	r9!, {ip, sp}
    5e44:	13160001 	tstne	r6, #1
    5e48:	2e300078 	mrccs	0, 1, r0, cr0, cr8, {3}
    5e4c:	16000128 	strne	r0, [r0], -r8, lsr #2
    5e50:	809f2213 	addshi	r2, pc, r3, lsl r2	; <UNPREDICTABLE>
    5e54:	2c000002 	stccs	0, cr0, [r0], {2}
    5e58:	02000003 	andeq	r0, r0, #3
    5e5c:	009f3000 	addseq	r3, pc, r0
    5e60:	00000000 	andeq	r0, r0, r0
    5e64:	2c000000 	stccs	0, cr0, [r0], {-0}
    5e68:	dc000000 	stcle	0, cr0, [r0], {-0}
    5e6c:	02000001 	andeq	r0, r0, #1
    5e70:	dc9f3000 	ldcle	0, cr3, [pc], {0}
    5e74:	e4000001 	str	r0, [r0], #-1
    5e78:	07000001 	streq	r0, [r0, -r1]
    5e7c:	3c007a00 	stccc	10, cr7, [r0], {-0}
    5e80:	9f253c24 	svcls	0x00253c24
    5e84:	000001e4 	andeq	r0, r0, r4, ror #3
    5e88:	00000240 	andeq	r0, r0, r0, asr #4
    5e8c:	805a0001 	subshi	r0, sl, r1
    5e90:	2c000002 	stccs	0, cr0, [r0], {2}
    5e94:	02000003 	andeq	r0, r0, #3
    5e98:	009f3000 	addseq	r3, pc, r0
    5e9c:	00000000 	andeq	r0, r0, r0
    5ea0:	50000000 	andpl	r0, r0, r0
    5ea4:	80000002 	andhi	r0, r0, r2
    5ea8:	09000002 	stmdbeq	r0, {r1}
    5eac:	5001f300 	andpl	pc, r1, r0, lsl #6
    5eb0:	ff08253c 			; <UNDEFINED> instruction: 0xff08253c
    5eb4:	00009f1a 	andeq	r9, r0, sl, lsl pc
    5eb8:	00000000 	andeq	r0, r0, r0
    5ebc:	002c0000 	eoreq	r0, ip, r0
    5ec0:	01380000 	teqeq	r8, r0
    5ec4:	00020000 	andeq	r0, r2, r0
    5ec8:	01389f30 	teqeq	r8, r0, lsr pc
    5ecc:	01fc0000 	mvnseq	r0, r0
    5ed0:	00010000 	andeq	r0, r1, r0
    5ed4:	00022c55 	andeq	r2, r2, r5, asr ip
    5ed8:	00028000 	andeq	r8, r2, r0
    5edc:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    5ee0:	00000280 	andeq	r0, r0, r0, lsl #5
    5ee4:	0000032c 	andeq	r0, r0, ip, lsr #6
    5ee8:	9f300002 	svcls	0x00300002
	...
    5ef4:	00000144 	andeq	r0, r0, r4, asr #2
    5ef8:	0000016f 	andeq	r0, r0, pc, ror #2
    5efc:	38520001 	ldmdacc	r2, {r0}^
    5f00:	57000002 	strpl	r0, [r0, -r2]
    5f04:	01000002 	tsteq	r0, r2
    5f08:	02575300 	subseq	r5, r7, #0, 6
    5f0c:	02800000 	addeq	r0, r0, #0
    5f10:	00380000 	eorseq	r0, r8, r0
    5f14:	90808075 	addls	r8, r0, r5, ror r0
    5f18:	807504a0 	rsbshi	r0, r5, r0, lsr #9
    5f1c:	04a08080 	strteq	r8, [r0], #128	; 0x80
    5f20:	29300078 	ldmdbcs	r0!, {r3, r4, r5, r6}
    5f24:	16000128 	strne	r0, [r0], -r8, lsr #2
    5f28:	80802313 	addhi	r2, r0, r3, lsl r3
    5f2c:	80807530 	addhi	r7, r0, r0, lsr r5
    5f30:	7504a090 	strvc	sl, [r4, #-144]	; 0xffffff70
    5f34:	a0808080 	addge	r8, r0, r0, lsl #1
    5f38:	30007804 	andcc	r7, r0, r4, lsl #16
    5f3c:	00012829 	andeq	r2, r1, r9, lsr #16
    5f40:	00781316 	rsbseq	r1, r8, r6, lsl r3
    5f44:	01282e30 	teqeq	r8, r0, lsr lr
    5f48:	9f131600 	svcls	0x00131600
	...
    5f54:	00000058 	andeq	r0, r0, r8, asr r0
    5f58:	00000140 	andeq	r0, r0, r0, asr #2
    5f5c:	805a0001 	subshi	r0, sl, r1
    5f60:	2c000002 	stccs	0, cr0, [r0], {2}
    5f64:	01000003 	tsteq	r0, r3
    5f68:	00005a00 	andeq	r5, r0, r0, lsl #20
    5f6c:	00000000 	andeq	r0, r0, r0
    5f70:	005c0000 	subseq	r0, ip, r0
    5f74:	01500000 	cmpeq	r0, r0
    5f78:	00010000 	andeq	r0, r1, r0
    5f7c:	00028059 	andeq	r8, r2, r9, asr r0
    5f80:	00032c00 	andeq	r2, r3, r0, lsl #24
    5f84:	59000100 	stmdbpl	r0, {r8}
	...
    5f90:	0000005c 	andeq	r0, r0, ip, asr r0
    5f94:	00000064 	andeq	r0, r0, r4, rrx
    5f98:	64550001 	ldrbvs	r0, [r5], #-1
    5f9c:	70000000 	andvc	r0, r0, r0
    5fa0:	02000001 	andeq	r0, r0, #1
    5fa4:	80507b00 	subshi	r7, r0, r0, lsl #22
    5fa8:	2c000002 	stccs	0, cr0, [r0], {2}
    5fac:	02000003 	andeq	r0, r0, #3
    5fb0:	00507b00 	subseq	r7, r0, r0, lsl #22
    5fb4:	00000000 	andeq	r0, r0, r0
    5fb8:	64000000 	strvs	r0, [r0], #-0
    5fbc:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    5fc0:	01000001 	tsteq	r0, r1
    5fc4:	01385500 	teqeq	r8, r0, lsl #10
    5fc8:	01500000 	cmpeq	r0, r0
    5fcc:	00050000 	andeq	r0, r5, r0
    5fd0:	25440079 	strbcs	r0, [r4, #-121]	; 0xffffff87
    5fd4:	0002809f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    5fd8:	0002d800 	andeq	sp, r2, r0, lsl #16
    5fdc:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    5fe0:	000002d8 	ldrdeq	r0, [r0], -r8
    5fe4:	000002dc 	ldrdeq	r0, [r0], -ip
    5fe8:	00790005 	rsbseq	r0, r9, r5
    5fec:	dc9f2544 	cfldr32le	mvfx2, [pc], {68}	; 0x44
    5ff0:	00000002 	andeq	r0, r0, r2
    5ff4:	01000003 	tsteq	r0, r3
    5ff8:	03005500 	movweq	r5, #1280	; 0x500
    5ffc:	03040000 	movweq	r0, #16384	; 0x4000
    6000:	00050000 	andeq	r0, r5, r0
    6004:	25440079 	strbcs	r0, [r4, #-121]	; 0xffffff87
    6008:	0003049f 	muleq	r3, pc, r4	; <UNPREDICTABLE>
    600c:	00032800 	andeq	r2, r3, r0, lsl #16
    6010:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    6014:	00000328 	andeq	r0, r0, r8, lsr #6
    6018:	0000032c 	andeq	r0, r0, ip, lsr #6
    601c:	00790005 	rsbseq	r0, r9, r5
    6020:	009f2544 	addseq	r2, pc, r4, asr #10
	...
    602c:	14000000 	strne	r0, [r0], #-0
    6030:	01000000 	mrseq	r0, (UNDEF: 0)
    6034:	00145000 	andseq	r5, r4, r0
    6038:	002c0000 	eoreq	r0, ip, r0
    603c:	00010000 	andeq	r0, r1, r0
    6040:	00000054 	andeq	r0, r0, r4, asr r0
    6044:	00000000 	andeq	r0, r0, r0
    6048:	00002c00 	andeq	r2, r0, r0, lsl #24
    604c:	00004000 	andeq	r4, r0, r0
    6050:	50000100 	andpl	r0, r0, r0, lsl #2
    6054:	00000040 	andeq	r0, r0, r0, asr #32
    6058:	000000a4 	andeq	r0, r0, r4, lsr #1
    605c:	00540001 	subseq	r0, r4, r1
    6060:	00000000 	andeq	r0, r0, r0
    6064:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    6068:	40000000 	andmi	r0, r0, r0
    606c:	01000000 	mrseq	r0, (UNDEF: 0)
    6070:	00405000 	subeq	r5, r0, r0
    6074:	00a40000 	adceq	r0, r4, r0
    6078:	00010000 	andeq	r0, r1, r0
    607c:	00000054 	andeq	r0, r0, r4, asr r0
    6080:	00000000 	andeq	r0, r0, r0
    6084:	00005400 	andeq	r5, r0, r0, lsl #8
    6088:	00005c00 	andeq	r5, r0, r0, lsl #24
    608c:	50000100 	andpl	r0, r0, r0, lsl #2
    6090:	0000005c 	andeq	r0, r0, ip, asr r0
    6094:	000000a4 	andeq	r0, r0, r4, lsr #1
    6098:	00530001 	subseq	r0, r3, r1
    609c:	00000000 	andeq	r0, r0, r0
    60a0:	30000000 	andcc	r0, r0, r0
    60a4:	50000000 	andpl	r0, r0, r0
    60a8:	01000000 	mrseq	r0, (UNDEF: 0)
    60ac:	00505000 	subseq	r5, r0, r0
    60b0:	00bc0000 	adcseq	r0, ip, r0
    60b4:	00010000 	andeq	r0, r1, r0
    60b8:	00000055 	andeq	r0, r0, r5, asr r0
    60bc:	00000000 	andeq	r0, r0, r0
    60c0:	00003000 	andeq	r3, r0, r0
    60c4:	00006700 	andeq	r6, r0, r0, lsl #14
    60c8:	51000100 	mrspl	r0, (UNDEF: 16)
    60cc:	00000067 	andeq	r0, r0, r7, rrx
    60d0:	00000094 	muleq	r0, r4, r0
    60d4:	94560001 	ldrbls	r0, [r6], #-1
    60d8:	bc000000 	stclt	0, cr0, [r0], {-0}
    60dc:	04000000 	streq	r0, [r0], #-0
    60e0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    60e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    60e8:	00000000 	andeq	r0, r0, r0
    60ec:	00003000 	andeq	r3, r0, r0
    60f0:	00006000 	andeq	r6, r0, r0
    60f4:	52000100 	andpl	r0, r0, #0, 2
    60f8:	00000060 	andeq	r0, r0, r0, rrx
    60fc:	000000bc 	strheq	r0, [r0], -ip
    6100:	00570001 	subseq	r0, r7, r1
	...
    610c:	1c000000 	stcne	0, cr0, [r0], {-0}
    6110:	01000000 	mrseq	r0, (UNDEF: 0)
    6114:	001c5000 	andseq	r5, ip, r0
    6118:	00300000 	eorseq	r0, r0, r0
    611c:	00030000 	andeq	r0, r3, r0
    6120:	309f7971 	addscc	r7, pc, r1, ror r9	; <UNPREDICTABLE>
    6124:	4c000000 	stcmi	0, cr0, [r0], {-0}
    6128:	04000000 	streq	r0, [r0], #-0
    612c:	5001f300 	andpl	pc, r1, r0, lsl #6
    6130:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6134:	00000000 	andeq	r0, r0, r0
    6138:	00002c00 	andeq	r2, r0, r0, lsl #24
    613c:	00004400 	andeq	r4, r0, r0, lsl #8
    6140:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    614c:	0000070c 	andeq	r0, r0, ip, lsl #14
    6150:	00000738 	andeq	r0, r0, r8, lsr r7
    6154:	38500001 	ldmdacc	r0, {r0}^
    6158:	94000007 	strls	r0, [r0], #-7
    615c:	04000007 	streq	r0, [r0], #-7
    6160:	5001f300 	andpl	pc, r1, r0, lsl #6
    6164:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6168:	00000000 	andeq	r0, r0, r0
    616c:	00085400 	andeq	r5, r8, r0, lsl #8
    6170:	0008bf00 	andeq	fp, r8, r0, lsl #30
    6174:	50000100 	andpl	r0, r0, r0, lsl #2
    6178:	000008bf 			; <UNDEFINED> instruction: 0x000008bf
    617c:	000008c0 	andeq	r0, r0, r0, asr #17
    6180:	01f30004 	mvnseq	r0, r4
    6184:	08c09f50 	stmiaeq	r0, {r4, r6, r8, r9, sl, fp, ip, pc}^
    6188:	08c40000 	stmiaeq	r4, {}^	; <UNPREDICTABLE>
    618c:	00010000 	andeq	r0, r1, r0
    6190:	0008c450 	andeq	ip, r8, r0, asr r4
    6194:	00093400 	andeq	r3, r9, r0, lsl #8
    6198:	f3000400 	vshl.u8	d0, d0, d0
    619c:	009f5001 	addseq	r5, pc, r1
    61a0:	00000000 	andeq	r0, r0, r0
    61a4:	40000000 	andmi	r0, r0, r0
    61a8:	44000009 	strmi	r0, [r0], #-9
    61ac:	01000009 	tsteq	r0, r9
    61b0:	00005200 	andeq	r5, r0, r0, lsl #4
    61b4:	00000000 	andeq	r0, r0, r0
    61b8:	0a8c0000 	beq	fe3061c0 <IRQ_STACK_BASE+0xba3061c0>
    61bc:	0ac00000 	beq	ff0061c4 <IRQ_STACK_BASE+0xbb0061c4>
    61c0:	00010000 	andeq	r0, r1, r0
    61c4:	000ac050 	andeq	ip, sl, r0, asr r0
    61c8:	000b9c00 	andeq	r9, fp, r0, lsl #24
    61cc:	f3000400 	vshl.u8	d0, d0, d0
    61d0:	009f5001 	addseq	r5, pc, r1
    61d4:	00000000 	andeq	r0, r0, r0
    61d8:	8c000000 	stchi	0, cr0, [r0], {-0}
    61dc:	0800000a 	stmdaeq	r0, {r1, r3}
    61e0:	0100000b 	tsteq	r0, fp
    61e4:	0b085100 	bleq	21a5ec <IRQ_STACK_SIZE+0x2125ec>
    61e8:	0b2c0000 	bleq	b061f0 <STACK_SIZE+0x3061f0>
    61ec:	00030000 	andeq	r0, r3, r0
    61f0:	689f0171 	ldmvs	pc, {r0, r4, r5, r6, r8}	; <UNPREDICTABLE>
    61f4:	6c00000b 	stcvs	0, cr0, [r0], {11}
    61f8:	0100000b 	tsteq	r0, fp
    61fc:	0b6c5100 	bleq	1b1a604 <STACK_SIZE+0x131a604>
    6200:	0b700000 	bleq	1c06208 <STACK_SIZE+0x1406208>
    6204:	00030000 	andeq	r0, r3, r0
    6208:	009f0171 	addseq	r0, pc, r1, ror r1	; <UNPREDICTABLE>
    620c:	00000000 	andeq	r0, r0, r0
    6210:	8c000000 	stchi	0, cr0, [r0], {-0}
    6214:	a400000a 	strge	r0, [r0], #-10
    6218:	0100000a 	tsteq	r0, sl
    621c:	0aa45200 	beq	fe91aa24 <IRQ_STACK_BASE+0xba91aa24>
    6220:	0b300000 	bleq	c06228 <STACK_SIZE+0x406228>
    6224:	00010000 	andeq	r0, r1, r0
    6228:	000b3053 	andeq	r3, fp, r3, asr r0
    622c:	000b9c00 	andeq	r9, fp, r0, lsl #24
    6230:	f3000400 	vshl.u8	d0, d0, d0
    6234:	009f5201 	addseq	r5, pc, r1, lsl #4
    6238:	00000000 	andeq	r0, r0, r0
    623c:	9c000000 	stcls	0, cr0, [r0], {-0}
    6240:	a400000a 	strge	r0, [r0], #-10
    6244:	0100000a 	tsteq	r0, sl
    6248:	0aa45200 	beq	fe91aa50 <IRQ_STACK_BASE+0xba91aa50>
    624c:	0b780000 	bleq	1e06254 <STACK_SIZE+0x1606254>
    6250:	00010000 	andeq	r0, r1, r0
    6254:	00000053 	andeq	r0, r0, r3, asr r0
    6258:	00000000 	andeq	r0, r0, r0
    625c:	000b9c00 	andeq	r9, fp, r0, lsl #24
    6260:	000bd000 	andeq	sp, fp, r0
    6264:	50000100 	andpl	r0, r0, r0, lsl #2
    6268:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    626c:	00000cc0 	andeq	r0, r0, r0, asr #25
    6270:	01f30004 	mvnseq	r0, r4
    6274:	00009f50 	andeq	r9, r0, r0, asr pc
    6278:	00000000 	andeq	r0, r0, r0
    627c:	0b9c0000 	bleq	fe706284 <IRQ_STACK_BASE+0xba706284>
    6280:	0c180000 	ldceq	0, cr0, [r8], {-0}
    6284:	00010000 	andeq	r0, r1, r0
    6288:	000c1851 	andeq	r1, ip, r1, asr r8
    628c:	000c3c00 	andeq	r3, ip, r0, lsl #24
    6290:	71000300 	mrsvc	r0, LR_irq
    6294:	0c789f01 	ldcleq	15, cr9, [r8], #-4
    6298:	0c7c0000 	ldcleq	0, cr0, [ip], #-0
    629c:	00010000 	andeq	r0, r1, r0
    62a0:	000c7c51 	andeq	r7, ip, r1, asr ip
    62a4:	000c8000 	andeq	r8, ip, r0
    62a8:	71000300 	mrsvc	r0, LR_irq
    62ac:	00009f01 	andeq	r9, r0, r1, lsl #30
    62b0:	00000000 	andeq	r0, r0, r0
    62b4:	0b9c0000 	bleq	fe7062bc <IRQ_STACK_BASE+0xba7062bc>
    62b8:	0bb40000 	bleq	fed062c0 <IRQ_STACK_BASE+0xbad062c0>
    62bc:	00010000 	andeq	r0, r1, r0
    62c0:	000bb452 	andeq	fp, fp, r2, asr r4
    62c4:	000c4000 	andeq	r4, ip, r0
    62c8:	53000100 	movwpl	r0, #256	; 0x100
    62cc:	00000c40 	andeq	r0, r0, r0, asr #24
    62d0:	00000cc0 	andeq	r0, r0, r0, asr #25
    62d4:	01f30004 	mvnseq	r0, r4
    62d8:	00009f52 	andeq	r9, r0, r2, asr pc
    62dc:	00000000 	andeq	r0, r0, r0
    62e0:	0bac0000 	bleq	feb062e8 <IRQ_STACK_BASE+0xbab062e8>
    62e4:	0bb40000 	bleq	fed062ec <IRQ_STACK_BASE+0xbad062ec>
    62e8:	00010000 	andeq	r0, r1, r0
    62ec:	000bb452 	andeq	fp, fp, r2, asr r4
    62f0:	000c6c00 	andeq	r6, ip, r0, lsl #24
    62f4:	53000100 	movwpl	r0, #256	; 0x100
    62f8:	00000c6c 	andeq	r0, r0, ip, ror #24
    62fc:	00000c74 	andeq	r0, r0, r4, ror ip
    6300:	7c730003 	ldclvc	0, cr0, [r3], #-12
    6304:	000c749f 	muleq	ip, pc, r4	; <UNPREDICTABLE>
    6308:	000c8800 	andeq	r8, ip, r0, lsl #16
    630c:	53000100 	movwpl	r0, #256	; 0x100
	...
    631c:	00000014 	andeq	r0, r0, r4, lsl r0
    6320:	14500001 	ldrbne	r0, [r0], #-1
    6324:	84000000 	strhi	r0, [r0], #-0
    6328:	04000000 	streq	r0, [r0], #-0
    632c:	5001f300 	andpl	pc, r1, r0, lsl #6
    6330:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6334:	00000000 	andeq	r0, r0, r0
    6338:	00008400 	andeq	r8, r0, r0, lsl #8
    633c:	0000a700 	andeq	sl, r0, r0, lsl #14
    6340:	50000100 	andpl	r0, r0, r0, lsl #2
    6344:	000000a7 	andeq	r0, r0, r7, lsr #1
    6348:	000000a8 	andeq	r0, r0, r8, lsr #1
    634c:	01f30004 	mvnseq	r0, r4
    6350:	00a89f50 	adceq	r9, r8, r0, asr pc
    6354:	00c00000 	sbceq	r0, r0, r0
    6358:	00010000 	andeq	r0, r1, r0
    635c:	0000c050 	andeq	ip, r0, r0, asr r0
    6360:	00013c00 	andeq	r3, r1, r0, lsl #24
    6364:	f3000400 	vshl.u8	d0, d0, d0
    6368:	009f5001 	addseq	r5, pc, r1
    636c:	00000000 	andeq	r0, r0, r0
    6370:	84000000 	strhi	r0, [r0], #-0
    6374:	9c000000 	stcls	0, cr0, [r0], {-0}
    6378:	01000000 	mrseq	r0, (UNDEF: 0)
    637c:	009c5100 	addseq	r5, ip, r0, lsl #2
    6380:	00a80000 	adceq	r0, r8, r0
    6384:	00040000 	andeq	r0, r4, r0
    6388:	9f5101f3 	svcls	0x005101f3
    638c:	000000a8 	andeq	r0, r0, r8, lsr #1
    6390:	000000c8 	andeq	r0, r0, r8, asr #1
    6394:	c8510001 	ldmdagt	r1, {r0}^
    6398:	3c000000 	stccc	0, cr0, [r0], {-0}
    639c:	04000001 	streq	r0, [r0], #-1
    63a0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    63a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    63b0:	00000400 	andeq	r0, r0, r0, lsl #8
    63b4:	50000100 	andpl	r0, r0, r0, lsl #2
    63b8:	00000004 	andeq	r0, r0, r4
    63bc:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    63c0:	01f30004 	mvnseq	r0, r4
    63c4:	00009f50 	andeq	r9, r0, r0, asr pc
    63c8:	00000000 	andeq	r0, r0, r0
    63cc:	00840000 	addeq	r0, r4, r0
    63d0:	00a00000 	adceq	r0, r0, r0
    63d4:	00080000 	andeq	r0, r8, r0
    63d8:	04934e90 	ldreq	r4, [r3], #3728	; 0xe90
    63dc:	04934f90 	ldreq	r4, [r3], #3984	; 0xf90
    63e0:	000000a0 	andeq	r0, r0, r0, lsr #1
    63e4:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    63e8:	93f50016 	mvnsls	r0, #22
    63ec:	92f52502 	rscsls	r2, r5, #8388608	; 0x800000
    63f0:	f41b2502 			; <UNDEFINED> instruction: 0xf41b2502
    63f4:	00000825 	andeq	r0, r0, r5, lsr #16
    63f8:	00000000 	andeq	r0, r0, r0
    63fc:	9f1c3ff0 	svcls	0x001c3ff0
	...
    6408:	00000124 	andeq	r0, r0, r4, lsr #2
    640c:	00000140 	andeq	r0, r0, r0, asr #2
    6410:	40500001 	subsmi	r0, r0, r1
    6414:	64000001 	strvs	r0, [r0], #-1
    6418:	03000001 	movweq	r0, #1
    641c:	9f017000 	svcls	0x00017000
    6420:	00000164 	andeq	r0, r0, r4, ror #2
    6424:	0000016c 	andeq	r0, r0, ip, ror #2
    6428:	74500001 	ldrbvc	r0, [r0], #-1
    642c:	90000001 	andls	r0, r0, r1
    6430:	03000001 	movweq	r0, #1
    6434:	9f017000 	svcls	0x00017000
	...
    6440:	00000140 	andeq	r0, r0, r0, asr #2
    6444:	00000164 	andeq	r0, r0, r4, ror #2
    6448:	645c0001 	ldrbvs	r0, [ip], #-1
    644c:	6c000001 	stcvs	0, cr0, [r0], {1}
    6450:	04000001 	streq	r0, [r0], #-1
    6454:	06207300 	strteq	r7, [r0], -r0, lsl #6
    6458:	0001749f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    645c:	00019000 	andeq	r9, r1, r0
    6460:	5c000100 	stfpls	f0, [r0], {-0}
	...
    646c:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    6470:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6474:	d8910004 	ldmle	r1, {r2}
    6478:	01d09f7d 	bicseq	r9, r0, sp, ror pc
    647c:	01d80000 	bicseq	r0, r8, r0
    6480:	00010000 	andeq	r0, r1, r0
    6484:	0001d85c 	andeq	sp, r1, ip, asr r8
    6488:	0001fc00 	andeq	pc, r1, r0, lsl #24
    648c:	7c000300 	stcvc	3, cr0, [r0], {-0}
    6490:	01fc9f01 	mvnseq	r9, r1, lsl #30
    6494:	02040000 	andeq	r0, r4, #0
    6498:	00010000 	andeq	r0, r1, r0
    649c:	00020c5c 	andeq	r0, r2, ip, asr ip
    64a0:	00022800 	andeq	r2, r2, r0, lsl #16
    64a4:	7c000300 	stcvc	3, cr0, [r0], {-0}
    64a8:	00009f01 	andeq	r9, r0, r1, lsl #30
    64ac:	00000000 	andeq	r0, r0, r0
    64b0:	01d80000 	bicseq	r0, r8, r0
    64b4:	01fc0000 	mvnseq	r0, r0
    64b8:	00010000 	andeq	r0, r1, r0
    64bc:	0001fc50 	andeq	pc, r1, r0, asr ip	; <UNPREDICTABLE>
    64c0:	00020400 	andeq	r0, r2, r0, lsl #8
    64c4:	73000400 	movwvc	r0, #1024	; 0x400
    64c8:	0c9f0620 	ldceq	6, cr0, [pc], {32}
    64cc:	28000002 	stmdacs	r0, {r1}
    64d0:	01000002 	tsteq	r0, r2
    64d4:	00005000 	andeq	r5, r0, r0
    64d8:	00000000 	andeq	r0, r0, r0
    64dc:	026c0000 	rsbeq	r0, ip, #0
    64e0:	02940000 	addseq	r0, r4, #0
    64e4:	00010000 	andeq	r0, r1, r0
    64e8:	00029450 	andeq	r9, r2, r0, asr r4
    64ec:	0002e000 	andeq	lr, r2, r0
    64f0:	56000100 	strpl	r0, [r0], -r0, lsl #2
    64f4:	000002e0 	andeq	r0, r0, r0, ror #5
    64f8:	00000338 	andeq	r0, r0, r8, lsr r3
    64fc:	01f30004 	mvnseq	r0, r4
    6500:	00009f50 	andeq	r9, r0, r0, asr pc
    6504:	00000000 	andeq	r0, r0, r0
    6508:	026c0000 	rsbeq	r0, ip, #0
    650c:	02980000 	addseq	r0, r8, #0
    6510:	00010000 	andeq	r0, r1, r0
    6514:	00029851 	andeq	r9, r2, r1, asr r8
    6518:	00030000 	andeq	r0, r3, r0
    651c:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    6520:	00000300 	andeq	r0, r0, r0, lsl #6
    6524:	00000304 	andeq	r0, r0, r4, lsl #6
    6528:	01f30004 	mvnseq	r0, r4
    652c:	03049f51 	movweq	r9, #20305	; 0x4f51
    6530:	03340000 	teqeq	r4, #0
    6534:	00010000 	andeq	r0, r1, r0
    6538:	00033455 	andeq	r3, r3, r5, asr r4
    653c:	00033800 	andeq	r3, r3, r0, lsl #16
    6540:	f3000400 	vshl.u8	d0, d0, d0
    6544:	009f5101 	addseq	r5, pc, r1, lsl #2
    6548:	00000000 	andeq	r0, r0, r0
    654c:	6c000000 	stcvs	0, cr0, [r0], {-0}
    6550:	af000002 	svcge	0x00000002
    6554:	01000002 	tsteq	r0, r2
    6558:	02af5200 	adceq	r5, pc, #0, 4
    655c:	02d00000 	sbcseq	r0, r0, #0
    6560:	00010000 	andeq	r0, r1, r0
    6564:	0002d057 	andeq	sp, r2, r7, asr r0
    6568:	00033800 	andeq	r3, r3, r0, lsl #16
    656c:	f3000400 	vshl.u8	d0, d0, d0
    6570:	009f5201 	addseq	r5, pc, r1, lsl #4
    6574:	00000000 	andeq	r0, r0, r0
    6578:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    657c:	58000003 	stmdapl	r0, {r0, r1}
    6580:	01000003 	tsteq	r0, r3
    6584:	03585000 	cmpeq	r8, #0
    6588:	03dc0000 	bicseq	r0, ip, #0
    658c:	00010000 	andeq	r0, r1, r0
    6590:	0003dc55 	andeq	sp, r3, r5, asr ip
    6594:	0003e400 	andeq	lr, r3, r0, lsl #8
    6598:	75000300 	strvc	r0, [r0, #-768]	; 0xfffffd00
    659c:	03e49f01 	mvneq	r9, #1, 30
    65a0:	04300000 	ldrteq	r0, [r0], #-0
    65a4:	00010000 	andeq	r0, r1, r0
    65a8:	00000055 	andeq	r0, r0, r5, asr r0
    65ac:	00000000 	andeq	r0, r0, r0
    65b0:	00034c00 	andeq	r4, r3, r0, lsl #24
    65b4:	00035800 	andeq	r5, r3, r0, lsl #16
    65b8:	50000100 	andpl	r0, r0, r0, lsl #2
    65bc:	00000358 	andeq	r0, r0, r8, asr r3
    65c0:	00000430 	andeq	r0, r0, r0, lsr r4
    65c4:	00560001 	subseq	r0, r6, r1
    65c8:	00000000 	andeq	r0, r0, r0
    65cc:	3c000000 	stccc	0, cr0, [r0], {-0}
    65d0:	44000004 	strmi	r0, [r0], #-4
    65d4:	03000004 	movweq	r0, #4
    65d8:	9f447b00 	svcls	0x00447b00
    65dc:	00000444 	andeq	r0, r0, r4, asr #8
    65e0:	00000530 	andeq	r0, r0, r0, lsr r5
    65e4:	30560001 	subscc	r0, r6, r1
    65e8:	40000005 	andmi	r0, r0, r5
    65ec:	03000005 	movweq	r0, #5
    65f0:	9f457b00 	svcls	0x00457b00
    65f4:	00000540 	andeq	r0, r0, r0, asr #10
    65f8:	0000062c 	andeq	r0, r0, ip, lsr #12
    65fc:	00560001 	subseq	r0, r6, r1
    6600:	00000000 	andeq	r0, r0, r0
    6604:	3c000000 	stccc	0, cr0, [r0], {-0}
    6608:	4c000004 	stcmi	0, cr0, [r0], {4}
    660c:	02000005 	andeq	r0, r0, #5
    6610:	4c9f3a00 	vldmiami	pc, {s6-s5}
    6614:	74000005 	strvc	r0, [r0], #-5
    6618:	01000005 	tsteq	r0, r5
    661c:	05745700 	ldrbeq	r5, [r4, #-1792]!	; 0xfffff900
    6620:	05780000 	ldrbeq	r0, [r8, #-0]!
    6624:	00020000 	andeq	r0, r2, r0
    6628:	05e89f40 	strbeq	r9, [r8, #3904]!	; 0xf40
    662c:	06080000 	streq	r0, [r8], -r0
    6630:	00010000 	andeq	r0, r1, r0
    6634:	00060857 	andeq	r0, r6, r7, asr r8
    6638:	00062400 	andeq	r2, r6, r0, lsl #8
    663c:	3a000200 	bcc	6e44 <SVC_STACK_SIZE+0x2e44>
    6640:	0006249f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    6644:	00062c00 	andeq	r2, r6, r0, lsl #24
    6648:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    6654:	0000043c 	andeq	r0, r0, ip, lsr r4
    6658:	00000530 	andeq	r0, r0, r0, lsr r5
    665c:	9f300002 	svcls	0x00300002
    6660:	00000530 	andeq	r0, r0, r0, lsr r5
    6664:	00000540 	andeq	r0, r0, r0, asr #10
    6668:	9f310002 	svcls	0x00310002
    666c:	00000540 	andeq	r0, r0, r0, asr #10
    6670:	0000062c 	andeq	r0, r0, ip, lsr #12
    6674:	00540001 	subseq	r0, r4, r1
    6678:	00000000 	andeq	r0, r0, r0
    667c:	3c000000 	stccc	0, cr0, [r0], {-0}
    6680:	9c000004 	stcls	0, cr0, [r0], {4}
    6684:	02000005 	andeq	r0, r0, #5
    6688:	9c9f3000 	ldcls	0, cr3, [pc], {0}
    668c:	b4000005 	strlt	r0, [r0], #-5
    6690:	01000005 	tsteq	r0, r5
    6694:	05c85c00 	strbeq	r5, [r8, #3072]	; 0xc00
    6698:	05d40000 	ldrbeq	r0, [r4]
    669c:	00010000 	andeq	r0, r1, r0
    66a0:	0005e85c 	andeq	lr, r5, ip, asr r8
    66a4:	0005f800 	andeq	pc, r5, r0, lsl #16
    66a8:	30000200 	andcc	r0, r0, r0, lsl #4
    66ac:	0005f89f 	muleq	r5, pc, r8	; <UNPREDICTABLE>
    66b0:	00060000 	andeq	r0, r6, r0
    66b4:	50000100 	andpl	r0, r0, r0, lsl #2
    66b8:	00000608 	andeq	r0, r0, r8, lsl #12
    66bc:	0000062c 	andeq	r0, r0, ip, lsr #12
    66c0:	9f300002 	svcls	0x00300002
	...
    66cc:	00000560 	andeq	r0, r0, r0, ror #10
    66d0:	00000578 	andeq	r0, r0, r8, ror r5
    66d4:	78500001 	ldmdavc	r0, {r0}^
    66d8:	88000005 	stmdahi	r0, {r0, r2}
    66dc:	01000005 	tsteq	r0, r5
    66e0:	06245500 	strteq	r5, [r4], -r0, lsl #10
    66e4:	06280000 	strteq	r0, [r8], -r0
    66e8:	00010000 	andeq	r0, r1, r0
    66ec:	00062850 	andeq	r2, r6, r0, asr r8
    66f0:	00062c00 	andeq	r2, r6, r0, lsl #24
    66f4:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    6700:	00000578 	andeq	r0, r0, r8, ror r5
    6704:	00000588 	andeq	r0, r0, r8, lsl #11
    6708:	9f300002 	svcls	0x00300002
    670c:	0000059c 	muleq	r0, ip, r5
    6710:	000005d4 	ldrdeq	r0, [r0], -r4
    6714:	00530001 	subseq	r0, r3, r1
    6718:	00000000 	andeq	r0, r0, r0
    671c:	3c000000 	stccc	0, cr0, [r0], {-0}
    6720:	44000004 	strmi	r0, [r0], #-4
    6724:	03000004 	movweq	r0, #4
    6728:	9f447b00 	svcls	0x00447b00
    672c:	00000444 	andeq	r0, r0, r4, asr #8
    6730:	00000454 	andeq	r0, r0, r4, asr r4
    6734:	54560001 	ldrbpl	r0, [r6], #-1
    6738:	d8000004 	stmdale	r0, {r2}
    673c:	01000004 	tsteq	r0, r4
    6740:	04d85500 	ldrbeq	r5, [r8], #1280	; 0x500
    6744:	04e00000 	strbteq	r0, [r0], #0
    6748:	00030000 	andeq	r0, r3, r0
    674c:	e09f0175 	adds	r0, pc, r5, ror r1	; <UNPREDICTABLE>
    6750:	60000004 	andvs	r0, r0, r4
    6754:	01000005 	tsteq	r0, r5
    6758:	06085500 	streq	r5, [r8], -r0, lsl #10
    675c:	06240000 	strteq	r0, [r4], -r0
    6760:	00010000 	andeq	r0, r1, r0
    6764:	00000055 	andeq	r0, r0, r5, asr r0
    6768:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	400001f8 	strdmi	r0, [r0], -r8
  14:	000007f4 	strdeq	r0, [r0], -r4
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	0c1b0002 	ldceq	0, cr0, [fp], {2}
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	400009ec 	andmi	r0, r0, ip, ror #19
  34:	0000241c 	andeq	r2, r0, ip, lsl r4
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	28bf0002 	ldmcs	pc!, {r1}	; <UNPREDICTABLE>
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	40002e08 	andmi	r2, r0, r8, lsl #28
  54:	00000280 	andeq	r0, r0, r0, lsl #5
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	2c4f0002 	mcrrcs	0, 0, r0, pc, cr2
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	40003088 	andmi	r3, r0, r8, lsl #1
  74:	00001c34 	andeq	r1, r0, r4, lsr ip
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	428a0002 	addmi	r0, sl, #2
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	40004cbc 			; <UNDEFINED> instruction: 0x40004cbc
  94:	000000ac 	andeq	r0, r0, ip, lsr #1
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	44ee0002 	strbtmi	r0, [lr], #2
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	40004d68 	andmi	r4, r0, r8, ror #26
  b4:	00000134 	andeq	r0, r0, r4, lsr r1
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	47320002 	ldrmi	r0, [r2, -r2]!
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	40004e9c 	mulmi	r0, ip, lr
  d4:	00000040 	andeq	r0, r0, r0, asr #32
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	48090002 	stmdami	r9, {r1}
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	40004edc 	ldrdmi	r4, [r0], -ip
  f4:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	4d5d0002 	ldclmi	0, cr0, [sp, #-8]
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	400050ac 	andmi	r5, r0, ip, lsr #1
 114:	0000032c 	andeq	r0, r0, ip, lsr #6
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	50790002 	rsbspl	r0, r9, r2
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	400053d8 	ldrdmi	r5, [r0], -r8
 134:	000000e8 	andeq	r0, r0, r8, ror #1
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	52a70002 	adcpl	r0, r7, #2
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	400054c0 	andmi	r5, r0, r0, asr #9
 154:	00000114 	andeq	r0, r0, r4, lsl r1
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	54d60002 	ldrbpl	r0, [r6], #2
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	400055d4 	ldrdmi	r5, [r0], -r4
 174:	000000b4 	strheq	r0, [r0], -r4
	...
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	56480002 	strbpl	r0, [r8], -r2
 188:	00040000 	andeq	r0, r4, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	40005688 	andmi	r5, r0, r8, lsl #13
 194:	00000cc0 	andeq	r0, r0, r0, asr #25
	...
 1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1a4:	5cdb0002 	ldclpl	0, cr0, [fp], {2}
 1a8:	00040000 	andeq	r0, r4, r0
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	40006348 	andmi	r6, r0, r8, asr #6
 1b4:	0000013c 	andeq	r0, r0, ip, lsr r1
	...
 1c0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1c4:	5e770002 	cdppl	0, 7, cr0, cr7, cr2, {0}
 1c8:	00040000 	andeq	r0, r4, r0
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	40006488 	andmi	r6, r0, r8, lsl #9
 1d4:	0000062c 	andeq	r0, r0, ip, lsr #12
	...
 1e0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1e4:	64580002 	ldrbvs	r0, [r8], #-2
 1e8:	00040000 	andeq	r0, r4, r0
 1ec:	00000000 	andeq	r0, r0, r0
 1f0:	40006ab8 			; <UNDEFINED> instruction: 0x40006ab8
 1f4:	0000012c 	andeq	r0, r0, ip, lsr #2
	...
 200:	0000001c 	andeq	r0, r0, ip, lsl r0
 204:	64dd0002 	ldrbvs	r0, [sp], #2
 208:	00040000 	andeq	r0, r4, r0
 20c:	00000000 	andeq	r0, r0, r0
 210:	40006be4 	andmi	r6, r0, r4, ror #23
 214:	00000540 	andeq	r0, r0, r0, asr #10
	...
 220:	0000001c 	andeq	r0, r0, ip, lsl r0
 224:	655b0002 	ldrbvs	r0, [fp, #-2]
 228:	00040000 	andeq	r0, r4, r0
 22c:	00000000 	andeq	r0, r0, r0
 230:	40000000 	andmi	r0, r0, r0
 234:	000001f8 	strdeq	r0, [r0], -r8
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	00000180 	andeq	r0, r0, r0, lsl #3
       4:	006b0002 	rsbeq	r0, fp, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	00010000 	andeq	r0, r1, r0
      1c:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
      20:	6f697470 	svcvs	0x00697470
      24:	00632e6e 	rsbeq	r2, r3, lr, ror #28
      28:	69000000 	stmdbvs	r0, {}	; <UNPREDICTABLE>
      2c:	715f7172 	cmpvc	pc, r2, ror r1	; <UNPREDICTABLE>
      30:	65756575 	ldrbvs	r6, [r5, #-1397]!	; 0xfffffa8b
      34:	0000682e 	andeq	r6, r0, lr, lsr #16
      38:	65640000 	strbvs	r0, [r4, #-0]!
      3c:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
      40:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
      44:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
      48:	00000068 	andeq	r0, r0, r8, rrx
      4c:	31706300 	cmncc	r0, r0, lsl #6
      50:	00682e35 	rsbeq	r2, r8, r5, lsr lr
      54:	70000000 	andvc	r0, r0, r0
      58:	2e656761 	cdpcs	7, 6, cr6, cr5, cr1, {3}
      5c:	00000068 	andeq	r0, r0, r8, rrx
      60:	62637000 	rsbvs	r7, r3, #0
      64:	6c6c615f 	stfvse	f6, [ip], #-380	; 0xfffffe84
      68:	7461636f 	strbtvc	r6, [r1], #-879	; 0xfffffc91
      6c:	682e726f 	stmdavs	lr!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}
      70:	00000000 	andeq	r0, r0, r0
      74:	02050000 	andeq	r0, r5, #0
      78:	400001f8 	strdmi	r0, [r0], -r8
      7c:	01038c03 	tsteq	r3, r3, lsl #24
      80:	da13be13 	ble	4ef8d4 <IRQ_STACK_SIZE+0x4e78d4>
      84:	da13da13 	ble	4f68d8 <IRQ_STACK_SIZE+0x4ee8d8>
      88:	0313da13 	tsteq	r3, #77824	; 0x13000
      8c:	67d67eac 	ldrbvs	r7, [r6, ip, lsr #29]
      90:	034b2f2d 	movteq	r2, #48941	; 0xbf2d
      94:	2f82019b 	svccs	0x0082019b
      98:	2f2d2f2d 	svccs	0x002d2f2d
      9c:	32494b2f 	subcc	r4, r9, #48128	; 0xbc00
      a0:	4c2f2d67 	stcmi	13, cr2, [pc], #-412	; ffffff0c <IRQ_STACK_BASE+0xbbffff0c>
      a4:	4b2d674d 	blmi	b59de0 <STACK_SIZE+0x359de0>
      a8:	03304b2d 	teqeq	r0, #46080	; 0xb400
      ac:	a1667edf 	ldrdge	r7, [r6, #-239]!	; 0xffffff11
      b0:	4c67152b 	cfstr64mi	mvdx1, [r7], #-172	; 0xffffff54
      b4:	01040200 	mrseq	r0, R12_usr
      b8:	68066606 	stmdavs	r6, {r1, r2, r9, sl, sp, lr}
      bc:	2d4b2d9f 	stclcs	13, cr2, [fp, #-636]	; 0xfffffd84
      c0:	4533322f 	ldrmi	r3, [r3, #-559]!	; 0xfffffdd1
      c4:	bcbbbb9f 	fldmiaxlt	fp!, {d11-d89}	;@ Deprecated
      c8:	6785672f 	strvs	r6, [r5, pc, lsr #14]
      cc:	312b3265 	teqcc	fp, r5, ror #4
      d0:	2f2a342c 	svccs	0x002a342c
      d4:	2f2d6768 	svccs	0x002d6768
      d8:	03f5686a 	mvnseq	r6, #6946816	; 0x6a0000
      dc:	0a038279 	beq	e0ac8 <IRQ_STACK_SIZE+0xd8ac8>
      e0:	2b4c67d6 	blcs	131a040 <STACK_SIZE+0xb1a040>
      e4:	2a342c31 	bcs	d0b1b0 <STACK_SIZE+0x50b1b0>
      e8:	672d6830 			; <UNDEFINED> instruction: 0x672d6830
      ec:	03bc686a 			; <UNDEFINED> instruction: 0x03bc686a
      f0:	0903827a 	stmdbeq	r3, {r1, r3, r4, r5, r6, r9, pc}
      f4:	2b4c67d6 	blcs	131a054 <STACK_SIZE+0xb1a054>
      f8:	2a342c31 	bcs	d0b1c4 <STACK_SIZE+0x50b1c4>
      fc:	672d6830 			; <UNDEFINED> instruction: 0x672d6830
     100:	03bc686a 			; <UNDEFINED> instruction: 0x03bc686a
     104:	8703827a 	smlsdxhi	r3, sl, r2, r8
     108:	bc13d601 	ldclt	6, cr13, [r3], {1}
     10c:	4da59b4e 	stcmi	11, cr9, [r5, #312]!	; 0x138
     110:	9c4dd813 	mcrrls	8, 1, sp, sp, cr3
     114:	d8134da3 	ldmdale	r3, {r0, r1, r5, r7, r8, sl, fp, lr}
     118:	03a39c4d 			; <UNDEFINED> instruction: 0x03a39c4d
     11c:	834a7cbf 	movthi	r7, #44223	; 0xacbf
     120:	a32f2f65 	teqge	pc, #404	; 0x194
     124:	47692b69 	strbmi	r2, [r9, -r9, ror #22]!
     128:	519f2f15 	orrspl	r2, pc, r5, lsl pc	; <UNPREDICTABLE>
     12c:	32302a2c 	eorscc	r2, r0, #44, 20	; 0x2c000
     130:	4d2b4dde 	stcmi	13, cr4, [fp, #-888]!	; 0xfffffc88
     134:	9f4b312b 	svcls	0x004b312b
     138:	312f2a4f 	teqcc	pc, pc, asr #20
     13c:	2f4983a3 	svccs	0x004983a3
     140:	3249834b 	subcc	r8, r9, #738197505	; 0x2c000001
     144:	2f2f2f84 	svccs	0x002f2f84
     148:	2f843249 	svccs	0x00843249
     14c:	03492f2f 	movteq	r2, #40751	; 0x9f2f
     150:	692e01e4 	stmdbvs	lr!, {r2, r5, r6, r7, r8}
     154:	322b2d2f 	eorcc	r2, fp, #3008	; 0xbc0
     158:	4b46322d 	blmi	118ca14 <STACK_SIZE+0x98ca14>
     15c:	f34b682f 	vsub.i8	d22, d11, d31
     160:	660d0385 	strvs	r0, [sp], -r5, lsl #7
     164:	73032d2f 	movwvc	r2, #15663	; 0x3d2f
     168:	2e0e032e 	cdpcs	3, 0, cr0, cr14, cr14, {1}
     16c:	6e2f672d 	cdpvs	7, 2, cr6, cr15, cr13, {1}
     170:	13032f31 	movwne	r2, #16177	; 0x3f31
     174:	30210866 	eorcc	r0, r1, r6, ror #16
     178:	8218032f 	andshi	r0, r8, #-1140850688	; 0xbc000000
     17c:	02144d14 	andseq	r4, r4, #20, 26	; 0x500
     180:	01010004 	tsteq	r1, r4
     184:	00000365 	andeq	r0, r0, r5, ror #6
     188:	00270002 	eoreq	r0, r7, r2
     18c:	01020000 	mrseq	r0, (UNDEF: 2)
     190:	000d0efb 	strdeq	r0, [sp], -fp
     194:	01010101 	tsteq	r1, r1, lsl #2
     198:	01000000 	mrseq	r0, (UNDEF: 0)
     19c:	00010000 	andeq	r0, r1, r0
     1a0:	35317063 	ldrcc	r7, [r1, #-99]!	; 0xffffff9d
     1a4:	0000632e 	andeq	r6, r0, lr, lsr #6
     1a8:	70630000 	rsbvc	r0, r3, r0
     1ac:	682e3531 	stmdavs	lr!, {r0, r4, r5, r8, sl, ip, sp}
     1b0:	00000000 	andeq	r0, r0, r0
     1b4:	02050000 	andeq	r0, r5, #0
     1b8:	400009ec 	andmi	r0, r0, ip, ror #19
     1bc:	0103a903 	tsteq	r3, r3, lsl #18
     1c0:	9e7df203 	cdpls	2, 7, cr15, cr13, cr3, {0}
     1c4:	2e028e03 	cdpcs	14, 0, cr8, cr2, cr3, {0}
     1c8:	7df40301 	ldclvc	3, cr0, [r4, #4]!
     1cc:	105a02f2 	ldrshne	r0, [sl], #-34	; 0xffffffde
     1d0:	106202a0 	rsbne	r0, r2, r0, lsr #5
     1d4:	0284804c 	addeq	r8, r4, #76	; 0x4c
     1d8:	804c106e 	subhi	r1, ip, lr, rrx
     1dc:	024cb8bc 	subeq	fp, ip, #188, 16	; 0xbc0000
     1e0:	4c100182 	ldfmis	f0, [r0], {130}	; 0x82
     1e4:	1002f602 	andne	pc, r2, r2, lsl #12
     1e8:	64029208 	strvs	r9, [r2], #-520	; 0xfffffdf8
     1ec:	03804c10 	orreq	r4, r0, #16, 24	; 0x1000
     1f0:	672e02a9 	strvs	r0, [lr, -r9, lsr #5]!
     1f4:	c103494b 	tstgt	r3, fp, asr #18
     1f8:	31662e7c 	smccc	25324	; 0x62ec
     1fc:	03a031db 	moveq	r3, #-1073741770	; 0xc0000036
     200:	83322e7a 	teqhi	r2, #1952	; 0x7a0
     204:	4b667903 	blmi	199e618 <STACK_SIZE+0x119e618>
     208:	4a0d0347 	bmi	340f2c <IRQ_STACK_SIZE+0x338f2c>
     20c:	2e730366 	cdpcs	3, 7, cr0, cr3, cr6, {3}
     210:	358331db 	strcc	r3, [r3, #475]	; 0x1db
     214:	674a3803 	strbvs	r3, [sl, -r3, lsl #16]
     218:	bb032f2d 	bllt	cbed4 <IRQ_STACK_SIZE+0xc3ed4>
     21c:	49494a7f 	stmdbmi	r9, {r0, r1, r2, r3, r4, r5, r6, r9, fp, lr}^
     220:	4a150348 	bmi	540f48 <IRQ_STACK_SIZE+0x538f48>
     224:	2e6b0366 	cdpcs	3, 6, cr0, cr11, cr6, {3}
     228:	038331db 	orreq	r3, r3, #-1073741770	; 0xc0000036
     22c:	c4032e0f 	strgt	r2, [r3], #-3599	; 0xfffff1f1
     230:	2d674a00 	vstmdbcs	r7!, {s9-s8}
     234:	7fa7032f 	svcvc	0x00a7032f
     238:	4849494a 	stmdami	r9, {r1, r3, r6, r8, fp, lr}^
     23c:	664a1d03 	strbvs	r1, [sl], -r3, lsl #26
     240:	db2e6303 	blle	b98e54 <STACK_SIZE+0x398e54>
     244:	17038331 	smladxne	r3, r1, r3, r8
     248:	00d6032e 	sbcseq	r0, r6, lr, lsr #6
     24c:	2f2d674a 	svccs	0x002d674a
     250:	4a7f8d03 	bmi	1fe3664 <STACK_SIZE+0x17e3664>
     254:	03484949 	movteq	r4, #35145	; 0x8949
     258:	2c304a25 	ldccs	10, cr4, [r0], #-148	; 0xffffff6c
     25c:	83302c30 	teqhi	r0, #48, 24	; 0x3000
     260:	9e0903bb 	mcrls	3, 0, r0, cr9, cr11, {5}
     264:	31673249 	cmncc	r7, r9, asr #4
     268:	13354686 	teqne	r5, #140509184	; 0x8600000
     26c:	02002d67 	andeq	r2, r0, #6592	; 0x19c0
     270:	9f2f0104 	svcls	0x002f0104
     274:	2d67134e 	stclcs	3, cr1, [r7, #-312]!	; 0xfffffec8
     278:	83134e2f 	tsthi	r3, #752	; 0x2f0
     27c:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
     280:	4e9f2f01 	cdpmi	15, 9, cr2, cr15, cr1, {0}
     284:	002d6713 	eoreq	r6, sp, r3, lsl r7
     288:	2f010402 	svccs	0x00010402
     28c:	67134e9f 			; <UNDEFINED> instruction: 0x67134e9f
     290:	134e2f2d 	movtne	r2, #61229	; 0xef2d
     294:	4e2f2d83 	cdpmi	13, 2, cr2, cr15, cr3, {4}
     298:	002d8313 	eoreq	r8, sp, r3, lsl r3
     29c:	2f010402 	svccs	0x00010402
     2a0:	67134e9f 			; <UNDEFINED> instruction: 0x67134e9f
     2a4:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
     2a8:	4e9f2f01 	cdpmi	15, 9, cr2, cr15, cr1, {0}
     2ac:	2f2d6713 	svccs	0x002d6713
     2b0:	2d83134e 	stccs	3, cr1, [r3, #312]	; 0x138
     2b4:	83134e2f 	tsthi	r3, #752	; 0x2f0
     2b8:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
     2bc:	4e9f2f01 	cdpmi	15, 9, cr2, cr15, cr1, {0}
     2c0:	2d322b1a 	vldmdbcs	r2!, {d2-d14}
     2c4:	032e7803 	teqeq	lr, #196608	; 0x30000
     2c8:	312a2e09 	teqcc	sl, r9, lsl #28
     2cc:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     2d0:	02003002 	andeq	r3, r0, #2
     2d4:	002c0204 	eoreq	r0, ip, r4, lsl #4
     2d8:	4c020402 	cfstrsmi	mvf0, [r2], {2}
     2dc:	02040200 	andeq	r0, r4, #0, 4
     2e0:	1a4d3248 	bne	134cc08 <STACK_SIZE+0xb4cc08>
     2e4:	332e7803 	teqcc	lr, #196608	; 0x30000
     2e8:	312a2f31 	teqcc	sl, r1, lsr pc
     2ec:	02002f4b 	andeq	r2, r0, #300	; 0x12c
     2f0:	00300204 	eorseq	r0, r0, r4, lsl #4
     2f4:	2c020402 	cfstrscs	mvf0, [r2], {2}
     2f8:	02040200 	andeq	r0, r4, #0, 4
     2fc:	0402004c 	streq	r0, [r2], #-76	; 0xffffffb4
     300:	4d324802 	ldcmi	8, cr4, [r2, #-8]!
     304:	2f2f4b16 	svccs	0x002f4b16
     308:	2f2f4b2b 	svccs	0x002f4b2b
     30c:	2f2f2f2b 	svccs	0x002f2f2b
     310:	2f4b164d 	svccs	0x004b164d
     314:	2f4b2b2f 	svccs	0x004b2b2f
     318:	2f2f2b2f 	svccs	0x002f2b2f
     31c:	6d014e2f 	stcvs	14, cr4, [r1, #-188]	; 0xffffff44
     320:	02040200 	andeq	r0, r4, #0, 4
     324:	58088206 	stmdapl	r8, {r1, r2, r9, pc}
     328:	0a034706 	beq	d1f48 <IRQ_STACK_SIZE+0xc9f48>
     32c:	0402009e 	streq	r0, [r2], #-158	; 0xffffff62
     330:	08820602 	stmeq	r2, {r1, r9, sl}
     334:	03470658 	movteq	r0, #30296	; 0x7658
     338:	02009e0a 	andeq	r9, r0, #10, 28	; 0xa0
     33c:	82060204 	andhi	r0, r6, #4, 4	; 0x40000000
     340:	47065808 	strmi	r5, [r6, -r8, lsl #16]
     344:	009e0a03 	addseq	r0, lr, r3, lsl #20
     348:	06020402 	streq	r0, [r2], -r2, lsl #8
     34c:	06580882 	ldrbeq	r0, [r8], -r2, lsl #17
     350:	01324f47 	teqeq	r2, r7, asr #30
     354:	0402006d 	streq	r0, [r2], #-109	; 0xffffff93
     358:	08820602 	stmeq	r2, {r1, r9, sl}
     35c:	03470658 	movteq	r0, #30296	; 0x7658
     360:	02009e0a 	andeq	r9, r0, #10, 28	; 0xa0
     364:	82060204 	andhi	r0, r6, #4, 4	; 0x40000000
     368:	47065808 	strmi	r5, [r6, -r8, lsl #16]
     36c:	009e0a03 	addseq	r0, lr, r3, lsl #20
     370:	06020402 	streq	r0, [r2], -r2, lsl #8
     374:	06580882 	ldrbeq	r0, [r8], -r2, lsl #17
     378:	9e0a0347 	cdpls	3, 0, cr0, cr10, cr7, {2}
     37c:	02040200 	andeq	r0, r4, #0, 4
     380:	58088206 	stmdapl	r8, {r1, r2, r9, pc}
     384:	344f4706 	strbcc	r4, [pc], #-1798	; 38c <NOINT+0x2cc>
     388:	002c3169 	eoreq	r3, ip, r9, ror #2
     38c:	46010402 	strmi	r0, [r1], -r2, lsl #8
     390:	02040200 	andeq	r0, r4, #0, 4
     394:	002e0a03 	eoreq	r0, lr, r3, lsl #20
     398:	2c020402 	cfstrscs	mvf0, [r2], {2}
     39c:	02040200 	andeq	r0, r4, #0, 4
     3a0:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     3a4:	6e482c02 	cdpvs	12, 4, cr2, cr8, cr2, {0}
     3a8:	2e7ea303 	cdpcs	3, 7, cr10, cr14, cr3, {0}
     3ac:	9e360331 	mrcls	3, 1, r0, cr6, cr1, {1}
     3b0:	9f2f2d67 	svcls	0x002f2d67
     3b4:	2e01a503 	cfsh32cs	mvfx10, mvfx1, #3
     3b8:	2f302f2f 	svccs	0x00302f2f
     3bc:	88324930 	ldmdahi	r2!, {r4, r5, r8, fp, lr}
     3c0:	152e7a03 	strne	r7, [lr, #-2563]!	; 0xfffff5fd
     3c4:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
     3c8:	02004601 	andeq	r4, r0, #1048576	; 0x100000
     3cc:	0a030204 	beq	c0be4 <IRQ_STACK_SIZE+0xb8be4>
     3d0:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     3d4:	02002c02 	andeq	r2, r0, #512	; 0x200
     3d8:	00300204 	eorseq	r0, r0, r4, lsl #4
     3dc:	2c020402 	cfstrscs	mvf0, [r2], {2}
     3e0:	88036e48 	stmdahi	r3, {r3, r6, r9, sl, fp, sp, lr}
     3e4:	03312e7e 	teqeq	r1, #2016	; 0x7e0
     3e8:	2d679e36 	stclcs	14, cr9, [r7, #-216]!	; 0xffffff28
     3ec:	c0039f2f 	andgt	r9, r3, pc, lsr #30
     3f0:	2f2f2e01 	svccs	0x002f2e01
     3f4:	4a7edf03 	bmi	1fb8008 <STACK_SIZE+0x17b8008>
     3f8:	2e01a103 	mvfcss	f2, f3
     3fc:	f27ee103 	vrhadd.s<illegal width 64>	d30, d14, d3
     400:	4c105202 	lfmmi	f5, 4, [r0], {2}
     404:	62028464 	andvs	r8, r2, #100, 8	; 0x64000000
     408:	84804c10 	strhi	r4, [r0], #3088	; 0xc10
     40c:	4c106e02 	ldcmi	14, cr6, [r0], {2}
     410:	4cb8bc80 	ldcmi	12, cr11, [r8], #512	; 0x200
     414:	10018002 	andne	r8, r1, r2
     418:	02f6024c 	rscseq	r0, r6, #76, 4	; 0xc0000004
     41c:	02920810 	addseq	r0, r2, #16, 16	; 0x100000
     420:	804c1064 	subhi	r1, ip, r4, rrx
     424:	2e028903 	cdpcs	9, 0, cr8, cr2, cr3, {0}
     428:	7f9b0367 	svcvc	0x009b0367
     42c:	302f2f66 	eorcc	r2, pc, r6, ror #30
     430:	32693249 	rsbcc	r3, r9, #-1879048188	; 0x90000004
     434:	02002f2b 	andeq	r2, r0, #43, 30	; 0xac
     438:	00450104 	subeq	r0, r5, r4, lsl #2
     43c:	03020402 	movweq	r0, #9218	; 0x2402
     440:	02002e0b 	andeq	r2, r0, #11, 28	; 0xb0
     444:	002c0204 	eoreq	r0, ip, r4, lsl #4
     448:	30020402 	andcc	r0, r2, r2, lsl #8
     44c:	02040200 	andeq	r0, r4, #0, 4
     450:	036e482c 	cmneq	lr, #44, 16	; 0x2c0000
     454:	312e7de9 	teqcc	lr, r9, ror #27
     458:	9e029803 	cdpls	8, 0, cr9, cr2, cr3, {0}
     45c:	30302fa3 	eorscc	r2, r0, r3, lsr #31
     460:	2e7dcc03 	cdpcs	12, 7, cr12, cr13, cr3, {0}
     464:	03a6bbbb 			; <UNDEFINED> instruction: 0x03a6bbbb
     468:	2f2e02ac 	svccs	0x002e02ac
     46c:	69324930 	ldmdbvs	r2!, {r4, r5, r8, fp, lr}
     470:	02002c31 	andeq	r2, r0, #12544	; 0x3100
     474:	00460104 	subeq	r0, r6, r4, lsl #2
     478:	03020402 	movweq	r0, #9218	; 0x2402
     47c:	02002e0a 	andeq	r2, r0, #10, 28	; 0xa0
     480:	002c0204 	eoreq	r0, ip, r4, lsl #4
     484:	30020402 	andcc	r0, r2, r2, lsl #8
     488:	02040200 	andeq	r0, r4, #0, 4
     48c:	036e482c 	cmneq	lr, #44, 16	; 0x2c0000
     490:	312e7dc5 	smlawtcc	lr, r5, sp, r7
     494:	679e3603 	ldrvs	r3, [lr, r3, lsl #12]
     498:	039f2f2d 	orrseq	r2, pc, #45, 30	; 0xb4
     49c:	2f2e0283 	svccs	0x002e0283
     4a0:	0330302f 	teqeq	r0, #47	; 0x2f
     4a4:	bb2e7dad 	bllt	b9fb60 <STACK_SIZE+0x39fb60>
     4a8:	cb03a6bb 	blgt	e9f9c <IRQ_STACK_SIZE+0xe1f9c>
     4ac:	302f2e02 	eorcc	r2, pc, r2, lsl #28
     4b0:	00c20349 	sbceq	r0, r2, r9, asr #6
     4b4:	7de3032e 	stclvc	3, cr0, [r3, #184]!	; 0xb8
     4b8:	029d034a 	addseq	r0, sp, #671088641	; 0x28000001
     4bc:	e5032e2e 	str	r2, [r3, #-3630]	; 0xfffff1d2
     4c0:	5a02f27d 	bpl	bcebc <IRQ_STACK_SIZE+0xb4ebc>
     4c4:	6202a010 	andvs	sl, r2, #16
     4c8:	84804c10 	strhi	r4, [r0], #3088	; 0xc10
     4cc:	4c106e02 	ldcmi	14, cr6, [r0], {2}
     4d0:	4cb8bc80 	ldcmi	12, cr11, [r8], #512	; 0x200
     4d4:	10018202 	andne	r8, r1, r2, lsl #4
     4d8:	0386024c 	orreq	r0, r6, #76, 4	; 0xc0000004
     4dc:	02920810 	addseq	r0, r2, #16, 16	; 0x100000
     4e0:	804c1064 	subhi	r1, ip, r4, rrx
     4e4:	2e02b503 	cfsh32cs	mvfx11, mvfx2, #3
     4e8:	01000602 	tsteq	r0, r2, lsl #12
     4ec:	00007101 	andeq	r7, r0, r1, lsl #2
     4f0:	1c000200 	sfmne	f0, 4, [r0], {-0}
     4f4:	02000000 	andeq	r0, r0, #0
     4f8:	0d0efb01 	vstreq	d15, [lr, #-4]
     4fc:	01010100 	mrseq	r0, (UNDEF: 17)
     500:	00000001 	andeq	r0, r0, r1
     504:	01000001 	tsteq	r0, r1
     508:	63696700 	cmnvs	r9, #0, 14
     50c:	0000632e 	andeq	r6, r0, lr, lsr #6
     510:	00000000 	andeq	r0, r0, r0
     514:	2e080205 	cdpcs	2, 0, cr0, cr8, cr5, {0}
     518:	15034000 	strne	r4, [r3, #-0]
     51c:	13be1301 			; <UNDEFINED> instruction: 0x13be1301
     520:	13be13a2 			; <UNDEFINED> instruction: 0x13be13a2
     524:	08342c30 	ldmdaeq	r4!, {r4, r5, sl, fp, sp}
     528:	d609031c 			; <UNDEFINED> instruction: 0xd609031c
     52c:	342c3013 	strtcc	r3, [ip], #-19	; 0xffffffed
     530:	09031c08 	stmdbeq	r3, {r3, sl, fp, ip}
     534:	312d13d6 	ldrdcc	r1, [sp, -r6]!
     538:	3e08342c 	cdpcc	4, 0, cr3, cr8, cr12, {1}
     53c:	084a7a03 	stmdaeq	sl, {r0, r1, r9, fp, ip, sp, lr}^
     540:	2d134dce 	ldccs	13, cr4, [r3, #-824]	; 0xfffffcc8
     544:	08342c31 	ldmdaeq	r4!, {r0, r4, r5, sl, fp, sp}
     548:	4a7a035a 	bmi	1e812b8 <STACK_SIZE+0x16812b8>
     54c:	134dea08 	movtne	lr, #55816	; 0xda08
     550:	ee342c30 	mrc	12, 1, r2, cr4, cr0, {1}
     554:	13d60903 	bicsne	r0, r6, #49152	; 0xc000
     558:	be134d9f 	mrclt	13, 0, r4, cr3, cr15, {4}
     55c:	000c0213 	andeq	r0, ip, r3, lsl r2
     560:	07570101 	ldrbeq	r0, [r7, -r1, lsl #2]
     564:	00020000 	andeq	r0, r2, r0
     568:	00000100 	andeq	r0, r0, r0, lsl #2
     56c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     570:	0101000d 	tsteq	r1, sp
     574:	00000101 	andeq	r0, r0, r1, lsl #2
     578:	00000100 	andeq	r0, r0, r0, lsl #2
     57c:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
     580:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
     584:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     588:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     58c:	756f535c 	strbvc	r5, [pc, #-860]!	; 238 <NOINT+0x178>
     590:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     594:	2b472079 	blcs	11c8780 <STACK_SIZE+0x9c8780>
     598:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
     59c:	6c2f6574 	cfstr32vs	mvfx6, [pc], #-464	; 3d4 <NOINT+0x314>
     5a0:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
     5a4:	612f6363 	teqvs	pc, r3, ror #6
     5a8:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     5ac:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     5b0:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     5b4:	382e342f 	stmdacc	lr!, {r0, r1, r2, r3, r5, sl, ip, sp}
     5b8:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
     5bc:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
     5c0:	43006564 	movwmi	r6, #1380	; 0x564
     5c4:	6f435c3a 	svcvs	0x00435c3a
     5c8:	6f536564 	svcvs	0x00536564
     5cc:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     5d0:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
     5d4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     5d8:	20797265 	rsbscs	r7, r9, r5, ror #4
     5dc:	202b2b47 	eorcs	r2, fp, r7, asr #22
     5e0:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
     5e4:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     5e8:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     5ec:	61652d65 	cmnvs	r5, r5, ror #26
     5f0:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
     5f4:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
     5f8:	00006564 	andeq	r6, r0, r4, ror #10
     5fc:	70617267 	rsbvc	r7, r1, r7, ror #4
     600:	73636968 	cmnvc	r3, #104, 18	; 0x1a0000
     604:	0000632e 	andeq	r6, r0, lr, lsr #6
     608:	74730000 	ldrbtvc	r0, [r3], #-0
     60c:	67726164 	ldrbvs	r6, [r2, -r4, ror #2]!
     610:	0100682e 	tsteq	r0, lr, lsr #16
     614:	65440000 	strbvs	r0, [r4, #-0]
     618:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
     61c:	6972445f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, lr}^
     620:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
     624:	00000068 	andeq	r0, r0, r8, rrx
     628:	474e4500 	strbmi	r4, [lr, -r0, lsl #10]
     62c:	36315838 			; <UNDEFINED> instruction: 0x36315838
     630:	0000482e 	andeq	r4, r0, lr, lsr #16
     634:	41480000 	mrsmi	r0, (UNDEF: 72)
     638:	5836314e 	ldmdapl	r6!, {r1, r2, r3, r6, r8, ip, sp}
     63c:	482e3631 	stmdami	lr!, {r0, r4, r5, r9, sl, ip, sp}
     640:	00000000 	andeq	r0, r0, r0
     644:	544e4148 	strbpl	r4, [lr], #-328	; 0xfffffeb8
     648:	454c4241 	strbmi	r4, [ip, #-577]	; 0xfffffdbf
     64c:	0000482e 	andeq	r4, r0, lr, lsr #16
     650:	74730000 	ldrbtvc	r0, [r3], #-0
     654:	2e6f6964 	cdpcs	9, 6, cr6, cr15, cr4, {3}
     658:	00020068 	andeq	r0, r2, r8, rrx
     65c:	75623c00 	strbvc	r3, [r2, #-3072]!	; 0xfffff400
     660:	2d746c69 	ldclcs	12, cr6, [r4, #-420]!	; 0xfffffe5c
     664:	003e6e69 	eorseq	r6, lr, r9, ror #28
     668:	00000000 	andeq	r0, r0, r0
     66c:	88020500 	stmdahi	r2, {r8, sl}
     670:	03400030 	movteq	r0, #48	; 0x30
     674:	34010491 	strcc	r0, [r1], #-1169	; 0xfffffb6f
     678:	4f2e7a03 	svcmi	0x002e7a03
     67c:	2e7a032f 	cdpcs	3, 7, cr0, cr10, cr15, {1}
     680:	2e7ecf03 	cdpcs	15, 7, cr12, cr14, cr3, {0}
     684:	2e01b103 	mvfcss	f3, f3
     688:	017ecf03 	cmneq	lr, r3, lsl #30
     68c:	2e01b703 	cdpcs	7, 0, cr11, cr1, cr3, {0}
     690:	c9032f9d 	stmdbgt	r3, {r0, r2, r3, r4, r7, r8, r9, sl, fp, sp}
     694:	3d032e7e 	stccc	14, cr2, [r3, #-504]	; 0xfffffe08
     698:	00fa034a 	rscseq	r0, sl, sl, asr #6
     69c:	7f86039e 	svcvc	0x0086039e
     6a0:	00fa0366 	rscseq	r0, sl, r6, ror #6
     6a4:	7fa00366 	svcvc	0x00a00366
     6a8:	4b2d699e 	blmi	b5ad28 <STACK_SIZE+0x35ad28>
     6ac:	7f980331 	svcvc	0x00980331
     6b0:	00e8034a 	rsceq	r0, r8, sl, asr #6
     6b4:	7f9f034a 	svcvc	0x009f034a
     6b8:	2e79032e 	cdpcs	3, 7, cr0, cr9, cr14, {1}
     6bc:	362f2d4f 	strtcc	r2, [pc], -pc, asr #26
     6c0:	2b2e7603 	blcs	b9ded4 <STACK_SIZE+0x39ded4>
     6c4:	2e0c0333 	mcrcs	3, 0, r0, cr12, cr3, {1}
     6c8:	302e7403 	eorcc	r7, lr, r3, lsl #8
     6cc:	2c322f4b 	ldccs	15, cr2, [r2], #-300	; 0xfffffed4
     6d0:	2d2f2d30 	stccs	13, cr2, [pc, #-192]!	; 618 <ABORT_STACK_SIZE+0x218>
     6d4:	2c304e49 	ldccs	14, cr4, [r0], #-292	; 0xfffffedc
     6d8:	03a13230 			; <UNDEFINED> instruction: 0x03a13230
     6dc:	013e0209 	teqeq	lr, r9, lsl #4
     6e0:	027ead03 	rsbseq	sl, lr, #3, 26	; 0xc0
     6e4:	e0030146 	and	r0, r3, r6, asr #2
     6e8:	a0032e01 	andge	r2, r3, r1, lsl #28
     6ec:	e003667e 	and	r6, r3, lr, ror r6
     6f0:	a0032e01 	andge	r2, r3, r1, lsl #28
     6f4:	e0034a7e 	and	r4, r3, lr, ror sl
     6f8:	09032e01 	stmdbeq	r3, {r0, r9, sl, fp, sp}
     6fc:	2e77034a 	cdpcs	3, 7, cr0, cr7, cr10, {2}
     700:	032e0903 	teqeq	lr, #49152	; 0xc000
     704:	0b032e75 	bleq	cc0e0 <IRQ_STACK_SIZE+0xc40e0>
     708:	6675032e 	ldrbtvs	r0, [r5], -lr, lsr #6
     70c:	034a0b03 	movteq	r0, #43779	; 0xab03
     710:	034a7e97 	movteq	r7, #44695	; 0xae97
     714:	920201de 	andls	r0, r2, #-2147483593	; 0x80000037
     718:	03640102 	cmneq	r4, #-2147483648	; 0x80000000
     71c:	0330d63e 	teqeq	r0, #65011712	; 0x3e00000
     720:	03362e78 	teqeq	r6, #120, 28	; 0x780
     724:	e3034a78 	movw	r4, #14968	; 0x3a78
     728:	83034a00 	movwhi	r4, #14848	; 0x3a00
     72c:	86034a7f 			; <UNDEFINED> instruction: 0x86034a7f
     730:	0152027e 	cmpeq	r2, lr, ror r2
     734:	2e028403 	cdpcs	4, 0, cr8, cr2, cr3, {0}
     738:	2e7dfc03 	cdpcs	12, 7, cr15, cr13, cr3, {0}
     73c:	2e028403 	cdpcs	4, 0, cr8, cr2, cr3, {0}
     740:	2e7dfc03 	cdpcs	12, 7, cr15, cr13, cr3, {0}
     744:	2e028403 	cdpcs	4, 0, cr8, cr2, cr3, {0}
     748:	2e7dfc03 	cdpcs	12, 7, cr15, cr13, cr3, {0}
     74c:	2e028403 	cdpcs	4, 0, cr8, cr2, cr3, {0}
     750:	fc033048 	stc2	0, cr3, [r3], {72}	; 0x48
     754:	82032e7d 	andhi	r2, r3, #2000	; 0x7d0
     758:	017c0202 	cmneq	ip, r2, lsl #4
     75c:	9e21032c 	cdpls	3, 2, cr0, cr1, cr12, {1}
     760:	032e7503 	teqeq	lr, #12582912	; 0xc00000
     764:	b1032e0b 	tstlt	r3, fp, lsl #28
     768:	3246667f 	subcc	r6, r6, #133169152	; 0x7f00000
     76c:	9408644f 	strls	r6, [r8], #-1103	; 0xfffffbb1
     770:	8c08322a 	sfmhi	f3, 4, [r8], {42}	; 0x2a
     774:	7dbe03be 	ldcvc	3, cr0, [lr, #760]!	; 0x2f8
     778:	2e0903d6 	mcrcs	3, 0, r0, cr9, cr6, {6}
     77c:	7a036c13 	bvc	db7d0 <IRQ_STACK_SIZE+0xd37d0>
     780:	67834c2e 	strvs	r4, [r3, lr, lsr #24]
     784:	01040200 	mrseq	r0, R12_usr
     788:	03869f84 	orreq	r9, r6, #132, 30	; 0x210
     78c:	0b030175 	bleq	c0d68 <IRQ_STACK_SIZE+0xb8d68>
     790:	2e75032e 	cdpcs	3, 7, cr0, cr5, cr14, {1}
     794:	2e7a0334 	mrccs	3, 3, r0, cr10, cr4, {1}
     798:	84678368 	strbthi	r8, [r7], #-872	; 0xfffffc98
     79c:	2f2f359f 	svccs	0x002f359f
     7a0:	4a79032c 	bmi	1e41458 <STACK_SIZE+0x1641458>
     7a4:	77032f36 	smladxvc	r3, r6, pc, r2	; <UNPREDICTABLE>
     7a8:	0b03352e 	bleq	cdc68 <IRQ_STACK_SIZE+0xc5c68>
     7ac:	2e75032e 	cdpcs	3, 7, cr0, cr5, cr14, {1}
     7b0:	032e1203 	teqeq	lr, #805306368	; 0x30000000
     7b4:	11032e6f 	tstne	r3, pc, ror #28
     7b8:	2e6f032e 	cdpcs	3, 6, cr0, cr15, cr14, {1}
     7bc:	032e1303 	teqeq	lr, #201326592	; 0xc000000
     7c0:	17032e6e 	strne	r2, [r3, -lr, ror #28]
     7c4:	2e69032e 	cdpcs	3, 6, cr0, cr9, cr14, {1}
     7c8:	032e1803 	teqeq	lr, #196608	; 0x30000
     7cc:	18032e69 	stmdane	r3, {r0, r3, r5, r6, r9, sl, fp, sp}
     7d0:	2e79032e 	cdpcs	3, 7, cr0, cr9, cr14, {1}
     7d4:	2f2f324b 	svccs	0x002f324b
     7d8:	a02e6803 	eorge	r6, lr, r3, lsl #16
     7dc:	69838383 	stmibvs	r3, {r0, r1, r7, r8, r9, pc}
     7e0:	68856983 	stmvs	r5, {r0, r1, r7, r8, fp, sp, lr}
     7e4:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
     7e8:	312f2f2f 	teqcc	pc, pc, lsr #30
     7ec:	67846983 	strvs	r6, [r4, r3, lsl #19]
     7f0:	6a334d67 	bvs	cd3d94 <STACK_SIZE+0x4d3d94>
     7f4:	7703322a 	strvc	r3, [r3, -sl, lsr #4]
     7f8:	29333382 	ldmdbcs	r3!, {r1, r7, r8, r9, ip, sp}
     7fc:	2b324632 	blcs	c920cc <STACK_SIZE+0x4920cc>
     800:	2e790334 	mrccs	3, 3, r0, cr9, cr4, {1}
     804:	2a322b32 	bcs	c8b4d4 <STACK_SIZE+0x48b4d4>
     808:	312f2f2d 	teqcc	pc, sp, lsr #30
     80c:	03309208 	teqeq	r0, #8, 4	; 0x80000000
     810:	842c9e09 	strthi	r9, [ip], #-3593	; 0xfffff1f7
     814:	3064682c 	rsbcc	r6, r4, ip, lsr #16
     818:	2d2c312d 	stfcss	f3, [ip, #-180]!	; 0xffffff4c
     81c:	3034304b 	eorscc	r3, r4, fp, asr #32
     820:	4b4b842c 	blmi	12e18d8 <STACK_SIZE+0xae18d8>
     824:	4c666d03 	stclmi	13, cr6, [r6], #-12
     828:	679e0903 	ldrvs	r0, [lr, r3, lsl #18]
     82c:	13820a03 	orrne	r0, r2, #12288	; 0x3000
     830:	4df32f2d 	ldclmi	15, cr2, [r3, #180]!	; 0xb4
     834:	31210813 	teqcc	r1, r3, lsl r8
     838:	154dd713 	strbne	sp, [sp, #-1811]	; 0xfffff8ed
     83c:	2208312b 	andcs	r3, r8, #-1073741814	; 0xc000000a
     840:	01040200 	mrseq	r0, R12_usr
     844:	064a2e06 	strbeq	r2, [sl], -r6, lsl #28
     848:	034a6d03 	movteq	r6, #44291	; 0xad03
     84c:	6d034a13 	vstrvs	s8, [r3, #-76]	; 0xffffffb4
     850:	4a13034a 	bmi	4c1580 <IRQ_STACK_SIZE+0x4b9580>
     854:	154d89b8 	strbne	r8, [sp, #-2488]	; 0xfffff648
     858:	0200312b 	andeq	r3, r0, #-1073741814	; 0xc000000a
     85c:	3e080104 	adfcce	f0, f0, f4
     860:	02004a06 	andeq	r4, r0, #24576	; 0x6000
     864:	03060204 	movweq	r0, #25092	; 0x6204
     868:	02004a60 	andeq	r4, r0, #96, 20	; 0x60000
     86c:	20030204 	andcs	r0, r3, r4, lsl #4
     870:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     874:	4a600302 	bmi	1801484 <STACK_SIZE+0x1001484>
     878:	02040200 	andeq	r0, r4, #0, 4
     87c:	b84a2003 	stmdalt	sl, {r0, r1, sp}^
     880:	4b134d89 	blmi	4d3eac <IRQ_STACK_SIZE+0x4cbeac>
     884:	322d4b6a 	eorcc	r4, sp, #108544	; 0x1a800
     888:	0200312b 	andeq	r3, r0, #-1073741814	; 0xc000000a
     88c:	06bc0104 	ldrteq	r0, [ip], r4, lsl #2
     890:	04020066 	streq	r0, [r2], #-102	; 0xffffff9a
     894:	4c030602 	stcmi	6, cr0, [r3], {2}
     898:	04020082 	streq	r0, [r2], #-130	; 0xffffff7e
     89c:	4a360302 	bmi	d814ac <STACK_SIZE+0x5814ac>
     8a0:	02040200 	andeq	r0, r4, #0, 4
     8a4:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     8a8:	664c0302 	strbvs	r0, [ip], -r2, lsl #6
     8ac:	02040200 	andeq	r0, r4, #0, 4
     8b0:	48ba3403 	ldmmi	sl!, {r0, r1, sl, ip, sp}
     8b4:	314a69a5 	smlaltbcc	r6, sl, r5, r9
     8b8:	01040200 	mrseq	r0, R12_usr
     8bc:	006606f4 	strdeq	r0, [r6], #-100	; 0xffffff9c	; <UNPREDICTABLE>
     8c0:	06020402 	streq	r0, [r2], -r2, lsl #8
     8c4:	4a7fbf03 	bmi	1ff04d8 <STACK_SIZE+0x17f04d8>
     8c8:	02040200 	andeq	r0, r4, #0, 4
     8cc:	2e00c303 	cdpcs	3, 0, cr12, cr0, cr3, {0}
     8d0:	02040200 	andeq	r0, r4, #0, 4
     8d4:	2e7fbd03 	cdpcs	13, 7, cr11, cr15, cr3, {0}
     8d8:	02040200 	andeq	r0, r4, #0, 4
     8dc:	9e00c103 	mvflss	f4, f3
     8e0:	02040200 	andeq	r0, r4, #0, 4
     8e4:	2e7fbf03 	cdpcs	15, 7, cr11, cr15, cr3, {0}
     8e8:	02040200 	andeq	r0, r4, #0, 4
     8ec:	4a00c103 	bmi	30d00 <IRQ_STACK_SIZE+0x28d00>
     8f0:	13695180 	cmnne	r9, #128, 2
     8f4:	4e312cbc 	mrcmi	12, 1, r2, cr1, cr12, {5}
     8f8:	86302c15 			; <UNDEFINED> instruction: 0x86302c15
     8fc:	2f01a24d 	svccs	0x0001a24d
     900:	9f13319f 	svcls	0x0013319f
     904:	03821103 	orreq	r1, r2, #-1073741824	; 0xc0000000
     908:	79039e15 	stmdbvc	r3, {r0, r2, r4, r9, sl, fp, ip, pc}
     90c:	7903352e 	stmdbvc	r3, {r1, r2, r3, r5, r8, sl, ip, sp}
     910:	314d2b2e 	cmpcc	sp, lr, lsr #22
     914:	6f03312b 	svcvs	0x0003312b
     918:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
     91c:	7a034d4d 	bvc	d3e58 <IRQ_STACK_SIZE+0xcbe58>
     920:	7a03344a 	bvc	cda50 <IRQ_STACK_SIZE+0xc5a50>
     924:	2a35312e 	bcs	d4cde4 <STACK_SIZE+0x54cde4>
     928:	362e7a03 	strtcc	r7, [lr], -r3, lsl #20
     92c:	2e7a032c 	cdpcs	3, 7, cr0, cr10, cr12, {1}
     930:	302c4c36 	eorcc	r4, ip, r6, lsr ip
     934:	00303048 	eorseq	r3, r0, r8, asr #32
     938:	84010402 	strhi	r0, [r1], #-1026	; 0xfffffbfe
     93c:	02006606 	andeq	r6, r0, #6291456	; 0x600000
     940:	03060204 	movweq	r0, #25092	; 0x6204
     944:	00827ef0 	strdeq	r7, [r2], r0
     948:	03020402 	movweq	r0, #9218	; 0x2402
     94c:	004a0192 	umaaleq	r0, sl, r2, r1
     950:	2c020402 	cfstrscs	mvf0, [r2], {2}
     954:	02040200 	andeq	r0, r4, #0, 4
     958:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     95c:	02002c02 	andeq	r2, r0, #512	; 0x200
     960:	f0030204 			; <UNDEFINED> instruction: 0xf0030204
     964:	02002e7e 	andeq	r2, r0, #2016	; 0x7e0
     968:	94030204 	strls	r0, [r3], #-516	; 0xfffffdfc
     96c:	02002e01 	andeq	r2, r0, #1, 28
     970:	ec030204 	sfm	f0, 4, [r3], {4}
     974:	02002e7e 	andeq	r2, r0, #2016	; 0x7e0
     978:	92030204 	andls	r0, r3, #4, 4	; 0x40000000
     97c:	02002e01 	andeq	r2, r0, #1, 28
     980:	ee030204 	cdp	2, 0, cr0, cr3, cr4, {0}
     984:	02004a7e 	andeq	r4, r0, #516096	; 0x7e000
     988:	92030204 	andls	r0, r3, #4, 4	; 0x40000000
     98c:	02002e01 	andeq	r2, r0, #1, 28
     990:	ee030204 	cdp	2, 0, cr0, cr3, cr4, {0}
     994:	02004a7e 	andeq	r4, r0, #516096	; 0x7e000
     998:	92030204 	andls	r0, r3, #4, 4	; 0x40000000
     99c:	02002e01 	andeq	r2, r0, #1, 28
     9a0:	ee030204 	cdp	2, 0, cr0, cr3, cr4, {0}
     9a4:	02004a7e 	andeq	r4, r0, #516096	; 0x7e000
     9a8:	93030204 	movwls	r0, #12804	; 0x3204
     9ac:	02002e01 	andeq	r2, r0, #1, 28
     9b0:	ed030204 	sfm	f0, 4, [r3, #-16]
     9b4:	02002e7e 	andeq	r2, r0, #2016	; 0x7e0
     9b8:	90030204 	andls	r0, r3, r4, lsl #4
     9bc:	03882e01 	orreq	r2, r8, #1, 28
     9c0:	03362e78 	teqeq	r6, #120, 28	; 0x780
     9c4:	0a032e78 	beq	cc3ac <IRQ_STACK_SIZE+0xc43ac>
     9c8:	4a15032e 	bmi	541688 <IRQ_STACK_SIZE+0x539688>
     9cc:	2e0a034a 	cdpcs	3, 0, cr0, cr10, cr10, {2}
     9d0:	314f2929 	cmpcc	pc, r9, lsr #18
     9d4:	7703322b 	strvc	r3, [r3, -fp, lsr #4]
     9d8:	0b03332e 	bleq	cd698 <IRQ_STACK_SIZE+0xc5698>
     9dc:	2e7a032e 	cdpcs	3, 7, cr0, cr10, cr14, {1}
     9e0:	032e7603 	teqeq	lr, #3145728	; 0x300000
     9e4:	03342e0a 	teqeq	r4, #10, 28	; 0xa0
     9e8:	76032e7a 			; <UNDEFINED> instruction: 0x76032e7a
     9ec:	4b514f2e 	blmi	14546ac <STACK_SIZE+0xc546ac>
     9f0:	302c322f 	eorcc	r3, ip, pc, lsr #4
     9f4:	2f2c2f2d 	svccs	0x002c2f2d
     9f8:	4c312f2d 	ldcmi	15, cr2, [r1], #-180	; 0xffffff4c
     9fc:	46324632 			; <UNDEFINED> instruction: 0x46324632
     a00:	021603c1 	andseq	r0, r6, #67108867	; 0x4000003
     a04:	00d7015c 	sbcseq	r0, r7, ip, asr r1
     a08:	d8010402 	stmdale	r1, {r1, sl}
     a0c:	02004a06 	andeq	r4, r0, #24576	; 0x6000
     a10:	03060204 	movweq	r0, #25092	; 0x6204
     a14:	00667e9d 	mlseq	r6, sp, lr, r7
     a18:	03020402 	movweq	r0, #9218	; 0x2402
     a1c:	002e01e5 	eoreq	r0, lr, r5, ror #3
     a20:	2c020402 	cfstrscs	mvf0, [r2], {2}
     a24:	02040200 	andeq	r0, r4, #0, 4
     a28:	4a7e9d03 	bmi	1fa7e3c <STACK_SIZE+0x17a7e3c>
     a2c:	02040200 	andeq	r0, r4, #0, 4
     a30:	2e01e303 	cdpcs	3, 0, cr14, cr1, cr3, {0}
     a34:	02040200 	andeq	r0, r4, #0, 4
     a38:	4a7e9d03 	bmi	1fa7e4c <STACK_SIZE+0x17a7e4c>
     a3c:	02040200 	andeq	r0, r4, #0, 4
     a40:	9e01e303 	cdpls	3, 0, cr14, cr1, cr3, {0}
     a44:	0083de2c 	addeq	sp, r3, ip, lsr #28
     a48:	08010402 	stmdaeq	r1, {r1, sl}
     a4c:	004a063e 	subeq	r0, sl, lr, lsr r6
     a50:	06020402 	streq	r0, [r2], -r2, lsl #8
     a54:	667e9403 	ldrbtvs	r9, [lr], -r3, lsl #8
     a58:	02040200 	andeq	r0, r4, #0, 4
     a5c:	2e01ee03 	cdpcs	14, 0, cr14, cr1, cr3, {0}
     a60:	02040200 	andeq	r0, r4, #0, 4
     a64:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     a68:	7e940302 	cdpvc	3, 9, cr0, cr4, cr2, {0}
     a6c:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     a70:	01ec0302 	mvneq	r0, r2, lsl #6
     a74:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     a78:	7e940302 	cdpvc	3, 9, cr0, cr4, cr2, {0}
     a7c:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     a80:	01ec0302 	mvneq	r0, r2, lsl #6
     a84:	74032c9e 	strvc	r2, [r3], #-3230	; 0xfffff362
     a88:	1703b8ba 			; <UNDEFINED> instruction: 0x1703b8ba
     a8c:	665b03f2 			; <UNDEFINED> instruction: 0x665b03f2
     a90:	46324632 			; <UNDEFINED> instruction: 0x46324632
     a94:	64820903 	strvs	r0, [r2], #2307	; 0x903
     a98:	daee7808 	ble	ffb9eac0 <IRQ_STACK_BASE+0xbbb9eac0>
     a9c:	1d036a46 	vstrne	s12, [r3, #-280]	; 0xfffffee8
     aa0:	62324ad6 	eorsvs	r4, r2, #876544	; 0xd6000
     aa4:	464e464e 	strbmi	r4, [lr], -lr, asr #12
     aa8:	0e037e86 	cdpeq	14, 0, cr7, cr3, cr6, {4}
     aac:	f3012c02 			; <UNDEFINED> instruction: 0xf3012c02
     ab0:	01040200 	mrseq	r0, R12_usr
     ab4:	004a06a0 	subeq	r0, sl, r0, lsr #13
     ab8:	06020402 	streq	r0, [r2], -r2, lsl #8
     abc:	667df903 	ldrbtvs	pc, [sp], -r3, lsl #18	; <UNPREDICTABLE>
     ac0:	02040200 	andeq	r0, r4, #0, 4
     ac4:	2e028903 	cdpcs	9, 0, cr8, cr2, cr3, {0}
     ac8:	02040200 	andeq	r0, r4, #0, 4
     acc:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     ad0:	7df90302 	ldclvc	3, cr0, [r9, #8]!
     ad4:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     ad8:	02870302 	addeq	r0, r7, #134217728	; 0x8000000
     adc:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     ae0:	7df90302 	ldclvc	3, cr0, [r9, #8]!
     ae4:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     ae8:	02870302 	addeq	r0, r7, #134217728	; 0x8000000
     aec:	9c9b2c9e 	ldcls	12, cr2, [fp], {158}	; 0x9e
     af0:	699e0e03 	ldmibvs	lr, {r0, r1, r9, sl, fp}
     af4:	820b03ba 	andhi	r0, fp, #-402653182	; 0xe8000002
     af8:	2e700333 	mrccs	3, 3, r0, cr0, cr3, {1}
     afc:	4f2e0b03 	svcmi	0x002e0b03
     b00:	032e5903 	teqeq	lr, #49152	; 0xc000
     b04:	69032e17 	stmdbvs	r3, {r0, r1, r2, r4, r9, sl, fp, sp}
     b08:	8217032e 	andshi	r0, r7, #-1207959552	; 0xb8000000
     b0c:	01040200 	mrseq	r0, R12_usr
     b10:	4b2d694d 	blmi	b5b04c <STACK_SIZE+0x35b04c>
     b14:	2d2f4b31 	fstmdbxcs	pc!, {d4-d27}	;@ Deprecated
     b18:	2d2f2f2d 	stccs	15, cr2, [pc, #-180]!	; a6c <ABORT_STACK_SIZE+0x66c>
     b1c:	032f2c2f 	teqeq	pc, #12032	; 0x2f00
     b20:	10038279 	andne	r8, r3, r9, ror r2
     b24:	82560366 	subshi	r0, r6, #-1744830463	; 0x98000001
     b28:	3c020a03 	stccc	10, cr0, [r2], {3}
     b2c:	03a0f301 	moveq	pc, #67108864	; 0x4000000
     b30:	039e7df9 	orrseq	r7, lr, #15936	; 0x3e40
     b34:	2c2e0289 	sfmcs	f0, 4, [lr], #-548	; 0xfffffddc
     b38:	4a7df903 	bmi	1f7ef4c <STACK_SIZE+0x177ef4c>
     b3c:	2e028703 	cdpcs	7, 0, cr8, cr2, cr3, {0}
     b40:	4a7df903 	bmi	1f7ef54 <STACK_SIZE+0x177ef54>
     b44:	9e028703 	cdpls	7, 0, cr8, cr2, cr3, {0}
     b48:	039c9b2c 	orrseq	r9, ip, #44, 22	; 0xb000
     b4c:	75039e21 	strvc	r9, [r3, #-3617]	; 0xfffff1df
     b50:	4a110382 	bmi	441960 <IRQ_STACK_SIZE+0x439960>
     b54:	0f032a16 	svceq	0x00032a16
     b58:	2e710382 	cdpcs	3, 7, cr0, cr1, cr2, {4}
     b5c:	002e0f03 	eoreq	r0, lr, r3, lsl #30
     b60:	03010402 	movweq	r0, #5122	; 0x1402
     b64:	4a06d60d 	bmi	1b63a0 <IRQ_STACK_SIZE+0x1ae3a0>
     b68:	02040200 	andeq	r0, r4, #0, 4
     b6c:	7dbd0306 	ldcvc	3, cr0, [sp, #24]!
     b70:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     b74:	02c30302 	sbceq	r0, r3, #134217728	; 0x8000000
     b78:	0402009e 	streq	r0, [r2], #-158	; 0xffffff62
     b7c:	7dbd0302 	ldcvc	3, cr0, [sp, #8]!
     b80:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     b84:	02c30302 	sbceq	r0, r3, #134217728	; 0x8000000
     b88:	4d6d2c4a 	stclmi	12, cr2, [sp, #-296]!	; 0xfffffed8
     b8c:	65302c14 	ldrvs	r2, [r0, #-3092]!	; 0xfffff3ec
     b90:	7e93034b 	cdpvc	3, 9, cr0, cr3, cr11, {2}
     b94:	01ec034a 	mvneq	r0, sl, asr #6
     b98:	7e9403ba 	mrcvc	3, 4, r0, cr4, cr10, {5}
     b9c:	01f0034a 	mvnseq	r0, sl, asr #6
     ba0:	7e90032e 	cdpvc	3, 9, cr0, cr0, cr14, {1}
     ba4:	01f00366 	mvnseq	r0, r6, ror #6
     ba8:	66100366 	ldrvs	r0, [r0], -r6, ror #6
     bac:	84309c85 	ldrthi	r9, [r0], #-3205	; 0xfffff37b
     bb0:	2e7d9b03 	vaddcs.f64	d25, d13, d3
     bb4:	2e02e603 	cfmadd32cs	mvax0, mvfx14, mvfx2, mvfx3
     bb8:	2e7d9a03 	vaddcs.f32	s19, s26, s6
     bbc:	2e02e503 	cfsh32cs	mvfx14, mvfx2, #3
     bc0:	2e7d9b03 	vaddcs.f64	d25, d13, d3
     bc4:	2e02e503 	cfsh32cs	mvfx14, mvfx2, #3
     bc8:	7d9d032c 	ldcvc	3, cr0, [sp, #176]	; 0xb0
     bcc:	02e3032e 	rsceq	r0, r3, #-1207959552	; 0xb8000000
     bd0:	0330302e 	teqeq	r0, #46	; 0x2e
     bd4:	032e7d99 	teqeq	lr, #9792	; 0x2640
     bd8:	036602e3 	cmneq	r6, #805306382	; 0x3000000e
     bdc:	032e7d9d 	teqeq	lr, #10048	; 0x2740
     be0:	032e02e9 	teqeq	lr, #-1879048178	; 0x9000000e
     be4:	032e7d97 	teqeq	lr, #9664	; 0x25c0
     be8:	034a02e9 	movteq	r0, #41705	; 0xa2e9
     bec:	034a7d97 	movteq	r7, #44439	; 0xad97
     bf0:	032e02e9 	teqeq	lr, #-1879048178	; 0x9000000e
     bf4:	032e7d97 	teqeq	lr, #9664	; 0x25c0
     bf8:	036602eb 	cmneq	r6, #-1342177266	; 0xb000000e
     bfc:	034a7df5 	movteq	r7, #44533	; 0xadf5
     c00:	808201f5 	strdhi	r0, [r2], r5
     c04:	2b4c2ca0 	blcs	130be8c <STACK_SIZE+0xb0be8c>
     c08:	a9033031 	stmdbge	r3, {r0, r4, r5, ip, sp}
     c0c:	d8032e7d 	stmdale	r3, {r0, r2, r3, r4, r5, r6, r9, sl, fp, sp}
     c10:	032d4a02 	teqeq	sp, #8192	; 0x2000
     c14:	032e7da9 	teqeq	lr, #10816	; 0x2a40
     c18:	302e02d7 	ldrdcc	r0, [lr], -r7	; <UNPREDICTABLE>
     c1c:	2e7da703 	cdpcs	7, 7, cr10, cr13, cr3, {0}
     c20:	2e02d703 	cdpcs	7, 0, cr13, cr2, cr3, {0}
     c24:	7dab032c 	stcvc	3, cr0, [fp, #176]!	; 0xb0
     c28:	02d5032e 	sbcseq	r0, r5, #-1207959552	; 0xb8000000
     c2c:	7dab032e 	stcvc	3, cr0, [fp, #184]!	; 0xb8
     c30:	02d5032e 	sbcseq	r0, r5, #-1207959552	; 0xb8000000
     c34:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     c38:	7e8b0303 	cdpvc	3, 8, cr0, cr11, cr3, {0}
     c3c:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     c40:	02800303 	addeq	r0, r0, #201326592	; 0xc000000
     c44:	4a0f032e 	bmi	3c1904 <IRQ_STACK_SIZE+0x3b9904>
     c48:	6b2e2a86 	blvs	b8b668 <STACK_SIZE+0x38b668>
     c4c:	7f87032d 	svcvc	0x0087032d
     c50:	00f5032e 	rscseq	r0, r5, lr, lsr #6
     c54:	a8034f4a 	stmdage	r3, {r1, r3, r6, r8, r9, sl, fp, lr}
     c58:	5e03827f 	mcrpl	2, 0, r8, cr3, cr15, {3}
     c5c:	00f5032e 	rscseq	r0, r5, lr, lsr #6
     c60:	ad034f2e 	stcge	15, cr4, [r3, #-184]	; 0xffffff48
     c64:	33292e7f 	teqcc	r9, #2032	; 0x7f0
     c68:	699e7303 	ldmibvs	lr, {r0, r1, r8, r9, ip, sp, lr}
     c6c:	4b314b2d 	blmi	c53928 <STACK_SIZE+0x453928>
     c70:	2f2d2d2f 	svccs	0x002d2d2f
     c74:	2d832d2f 	stccs	13, cr2, [r3, #188]	; 0xbc
     c78:	032e7903 	teqeq	lr, #49152	; 0xc000
     c7c:	036600e3 	cmneq	r6, #227	; 0xe3
     c80:	034a7f83 	movteq	r7, #44931	; 0xaf83
     c84:	0142020a 	cmpeq	r2, sl, lsl #4
     c88:	f903a0f3 			; <UNDEFINED> instruction: 0xf903a0f3
     c8c:	89039e7d 	stmdbhi	r3, {r0, r2, r3, r4, r5, r6, r9, sl, fp, ip, pc}
     c90:	032c2e02 	teqeq	ip, #2, 28
     c94:	034a7df9 	movteq	r7, #44537	; 0xadf9
     c98:	032e0287 	teqeq	lr, #1879048200	; 0x70000008
     c9c:	034a7df9 	movteq	r7, #44537	; 0xadf9
     ca0:	2c9e0287 	lfmcs	f0, 4, [lr], {135}	; 0x87
     ca4:	21039c9b 			; <UNDEFINED> instruction: 0x21039c9b
     ca8:	8275039e 	rsbshi	r0, r5, #2013265922	; 0x78000002
     cac:	4a00e303 	bmi	398c0 <IRQ_STACK_SIZE+0x318c0>
     cb0:	2c302c30 	ldccs	12, cr2, [r0], #-192	; 0xffffff40
     cb4:	f314644c 	vshl.u16	q3, q6, q2
     cb8:	01000402 	tsteq	r0, r2, lsl #8
     cbc:	00010e01 	andeq	r0, r1, r1, lsl #28
     cc0:	c7000200 	strgt	r0, [r0, -r0, lsl #4]
     cc4:	02000000 	andeq	r0, r0, #0
     cc8:	0d0efb01 	vstreq	d15, [lr, #-4]
     ccc:	01010100 	mrseq	r0, (UNDEF: 17)
     cd0:	00000001 	andeq	r0, r0, r1
     cd4:	01000001 	tsteq	r0, r1
     cd8:	435c3a43 	cmpmi	ip, #274432	; 0x43000
     cdc:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
     ce0:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     ce4:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
     ce8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     cec:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     cf0:	2b2b4720 	blcs	ad2978 <STACK_SIZE+0x2d2978>
     cf4:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
     cf8:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
     cfc:	63672f62 	cmnvs	r7, #392	; 0x188
     d00:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
     d04:	6f6e2d6d 	svcvs	0x006e2d6d
     d08:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
     d0c:	2f696261 	svccs	0x00696261
     d10:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
     d14:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
     d18:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     d1c:	3a430065 	bcc	10c0eb8 <STACK_SIZE+0x8c0eb8>
     d20:	646f435c 	strbtvs	r4, [pc], #-860	; d28 <ABORT_STACK_SIZE+0x928>
     d24:	756f5365 	strbvc	r5, [pc, #-869]!	; 9c7 <ABORT_STACK_SIZE+0x5c7>
     d28:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     d2c:	6f535c79 	svcvs	0x00535c79
     d30:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     d34:	47207972 			; <UNDEFINED> instruction: 0x47207972
     d38:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
     d3c:	2f657469 	svccs	0x00657469
     d40:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     d44:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     d48:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     d4c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
     d50:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     d54:	69000065 	stmdbvs	r0, {r0, r2, r5, r6}
     d58:	715f7172 	cmpvc	pc, r2, ror r1	; <UNPREDICTABLE>
     d5c:	65756575 	ldrbvs	r6, [r5, #-1397]!	; 0xfffffa8b
     d60:	0000632e 	andeq	r6, r0, lr, lsr #6
     d64:	72690000 	rsbvc	r0, r9, #0
     d68:	75715f71 	ldrbvc	r5, [r1, #-3953]!	; 0xfffff08f
     d6c:	2e657565 	cdpcs	5, 6, cr7, cr5, cr5, {3}
     d70:	00000068 	andeq	r0, r0, r8, rrx
     d74:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
     d78:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
     d7c:	00010068 	andeq	r0, r1, r8, rrx
     d80:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
     d84:	2e62696c 	cdpcs	9, 6, cr6, cr2, cr12, {3}
     d88:	00020068 	andeq	r0, r2, r8, rrx
     d8c:	05000000 	streq	r0, [r0, #-0]
     d90:	004cbc02 	subeq	fp, ip, r2, lsl #24
     d94:	01120340 	tsteq	r2, r0, asr #6
     d98:	304b2d83 	subcc	r2, fp, r3, lsl #27
     d9c:	892f2f2d 	stmdbhi	pc!, {r0, r2, r3, r5, r8, r9, sl, fp, sp}	; <UNPREDICTABLE>
     da0:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
     da4:	4a780301 	bmi	1e019b0 <STACK_SIZE+0x16019b0>
     da8:	01040200 	mrseq	r0, R12_usr
     dac:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     db0:	02002f01 	andeq	r2, r0, #1, 30
     db4:	032b0104 	teqeq	fp, #4, 2
     db8:	6d674a0c 	vstmdbvs	r7!, {s9-s20}
     dbc:	29352f2d 	ldmdbcs	r5!, {r0, r2, r3, r5, r8, r9, sl, fp, sp}
     dc0:	4b30324b 	blmi	c0d6f4 <STACK_SIZE+0x40d6f4>
     dc4:	034a7203 	movteq	r7, #41475	; 0xa203
     dc8:	02022e0f 	andeq	r2, r2, #15, 28	; 0xf0
     dcc:	79010100 	stmdbvc	r1, {r8}
     dd0:	02000000 	andeq	r0, r0, #0
     dd4:	00002f00 	andeq	r2, r0, r0, lsl #30
     dd8:	fb010200 	blx	415e2 <IRQ_STACK_SIZE+0x395e2>
     ddc:	01000d0e 	tsteq	r0, lr, lsl #26
     de0:	00010101 	andeq	r0, r1, r1, lsl #2
     de4:	00010000 	andeq	r0, r1, r0
     de8:	6b000100 	blvs	11f0 <ABORT_STACK_SIZE+0xdf0>
     dec:	632e7965 	teqvs	lr, #1654784	; 0x194000
     df0:	00000000 	andeq	r0, r0, r0
     df4:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
     df8:	645f6563 	ldrbvs	r6, [pc], #-1379	; e00 <ABORT_STACK_SIZE+0xa00>
     dfc:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
     e00:	00682e72 	rsbeq	r2, r8, r2, ror lr
     e04:	00000000 	andeq	r0, r0, r0
     e08:	68020500 	stmdavs	r2, {r8, sl}
     e0c:	1940004d 	stmdbne	r0, {r0, r2, r3, r6}^
     e10:	6713a213 			; <UNDEFINED> instruction: 0x6713a213
     e14:	0200134d 	andeq	r1, r0, #872415233	; 0x34000001
     e18:	2e060104 	adfcss	f0, f6, f4
     e1c:	15318306 	ldrne	r8, [r1, #-774]!	; 0xfffffcfa
     e20:	01040200 	mrseq	r0, R12_usr
     e24:	a0062e06 	andge	r2, r6, r6, lsl #28
     e28:	68831331 	stmvs	r3, {r0, r4, r5, r8, r9, ip}
     e2c:	2f2d4ba2 	svccs	0x002d4ba2
     e30:	4b2e0f03 	blmi	b84a44 <STACK_SIZE+0x384a44>
     e34:	7203484c 	andvc	r4, r3, #76, 16	; 0x4c0000
     e38:	302c692e 	eorcc	r6, ip, lr, lsr #18
     e3c:	672f4c48 	strvs	r4, [pc, -r8, asr #24]!
     e40:	6d678384 	stclvs	3, cr8, [r7, #-528]!	; 0xfffffdf0
     e44:	024a7903 	subeq	r7, sl, #49152	; 0xc000
     e48:	01010002 	tsteq	r1, r2
     e4c:	00000033 	andeq	r0, r0, r3, lsr r0
     e50:	001c0002 	andseq	r0, ip, r2
     e54:	01020000 	mrseq	r0, (UNDEF: 2)
     e58:	000d0efb 	strdeq	r0, [sp], -fp
     e5c:	01010101 	tsteq	r1, r1, lsl #2
     e60:	01000000 	mrseq	r0, (UNDEF: 0)
     e64:	00010000 	andeq	r0, r1, r0
     e68:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
     e6c:	00000063 	andeq	r0, r0, r3, rrx
     e70:	05000000 	streq	r0, [r0, #-0]
     e74:	004e9c02 	subeq	r9, lr, r2, lsl #24
     e78:	a4131540 	ldrge	r1, [r3], #-1344	; 0xfffffac0
     e7c:	0e021381 	cdpeq	3, 0, cr1, cr2, cr1, {4}
     e80:	e2010100 	and	r0, r1, #0, 2
     e84:	02000000 	andeq	r0, r0, #0
     e88:	00004700 	andeq	r4, r0, r0, lsl #14
     e8c:	fb010200 	blx	41696 <IRQ_STACK_SIZE+0x39696>
     e90:	01000d0e 	tsteq	r0, lr, lsl #26
     e94:	00010101 	andeq	r0, r1, r1, lsl #2
     e98:	00010000 	andeq	r0, r1, r0
     e9c:	6d000100 	stfvss	f0, [r0, #-0]
     ea0:	2e6e6961 	cdpcs	9, 6, cr6, cr14, cr1, {3}
     ea4:	00000063 	andeq	r0, r0, r3, rrx
     ea8:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
     eac:	5f656369 	svcpl	0x00656369
     eb0:	76697264 	strbtvc	r7, [r9], -r4, ror #4
     eb4:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
     eb8:	00000000 	andeq	r0, r0, r0
     ebc:	35317063 	ldrcc	r7, [r1, #-99]!	; 0xffffff9d
     ec0:	0000682e 	andeq	r6, r0, lr, lsr #16
     ec4:	72700000 	rsbsvc	r0, r0, #0
     ec8:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
     ecc:	00682e73 	rsbeq	r2, r8, r3, ror lr
     ed0:	00000000 	andeq	r0, r0, r0
     ed4:	dc020500 	cfstr32le	mvfx0, [r2], {-0}
     ed8:	0340004e 	movteq	r0, #78	; 0x4e
     edc:	2b150122 	blcs	54136c <IRQ_STACK_SIZE+0x53936c>
     ee0:	2b312b31 	blcs	c4bbac <STACK_SIZE+0x44bbac>
     ee4:	00314731 	eorseq	r4, r1, r1, lsr r7
     ee8:	30020402 	andcc	r0, r2, r2, lsl #8
     eec:	02040200 	andeq	r0, r4, #0, 4
     ef0:	04020064 	streq	r0, [r2], #-100	; 0xffffff9c
     ef4:	02003002 	andeq	r3, r0, #2
     ef8:	002c0204 	eoreq	r0, ip, r4, lsl #4
     efc:	31020402 	tstcc	r2, r2, lsl #8
     f00:	02040200 	andeq	r0, r4, #0, 4
     f04:	1103522b 	tstne	r3, fp, lsr #4
     f08:	2e6f032e 	cdpcs	3, 6, cr0, cr15, cr14, {1}
     f0c:	30672f4b 	rsbcc	r2, r7, fp, asr #30
     f10:	68834c2f 	stmvs	r3, {r0, r1, r2, r3, r5, sl, fp, lr}
     f14:	2d4c2b31 	vstrcs	d18, [ip, #-196]	; 0xffffff3c
     f18:	302d304b 	eorcc	r3, sp, fp, asr #32
     f1c:	302f3429 	eorcc	r3, pc, r9, lsr #8
     f20:	674c672f 	strbvs	r6, [ip, -pc, lsr #14]
     f24:	67674c67 	strbvs	r4, [r7, -r7, ror #24]!
     f28:	2f4a1303 	svccs	0x004a1303
     f2c:	040200d7 	streq	r0, [r2], #-215	; 0xffffff29
     f30:	02003201 	andeq	r3, r0, #268435456	; 0x10000000
     f34:	00f30104 	rscseq	r0, r3, r4, lsl #2
     f38:	2f010402 	svccs	0x00010402
     f3c:	01040200 	mrseq	r0, R12_usr
     f40:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     f44:	02002f01 	andeq	r2, r0, #1, 30
     f48:	00f30104 	rscseq	r0, r3, r4, lsl #2
     f4c:	2f010402 	svccs	0x00010402
     f50:	01040200 	mrseq	r0, R12_usr
     f54:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
     f58:	02003001 	andeq	r3, r0, #1
     f5c:	00670104 	rsbeq	r0, r7, r4, lsl #2
     f60:	4b010402 	blmi	41f70 <IRQ_STACK_SIZE+0x39f70>
     f64:	01000c02 	tsteq	r0, r2, lsl #24
     f68:	0001c101 	andeq	ip, r1, r1, lsl #2
     f6c:	da000200 	ble	1774 <ABORT_STACK_SIZE+0x1374>
     f70:	02000000 	andeq	r0, r0, #0
     f74:	0d0efb01 	vstreq	d15, [lr, #-4]
     f78:	01010100 	mrseq	r0, (UNDEF: 17)
     f7c:	00000001 	andeq	r0, r0, r1
     f80:	01000001 	tsteq	r0, r1
     f84:	435c3a43 	cmpmi	ip, #274432	; 0x43000
     f88:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
     f8c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     f90:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
     f94:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     f98:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     f9c:	2b2b4720 	blcs	ad2c24 <STACK_SIZE+0x2d2c24>
     fa0:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
     fa4:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
     fa8:	63672f62 	cmnvs	r7, #392	; 0x188
     fac:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
     fb0:	6f6e2d6d 	svcvs	0x006e2d6d
     fb4:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
     fb8:	2f696261 	svccs	0x00696261
     fbc:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
     fc0:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
     fc4:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     fc8:	3a430065 	bcc	10c1164 <STACK_SIZE+0x8c1164>
     fcc:	646f435c 	strbtvs	r4, [pc], #-860	; fd4 <ABORT_STACK_SIZE+0xbd4>
     fd0:	756f5365 	strbvc	r5, [pc, #-869]!	; c73 <ABORT_STACK_SIZE+0x873>
     fd4:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     fd8:	6f535c79 	svcvs	0x00535c79
     fdc:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     fe0:	47207972 			; <UNDEFINED> instruction: 0x47207972
     fe4:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
     fe8:	2f657469 	svccs	0x00657469
     fec:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     ff0:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     ff4:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     ff8:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
     ffc:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
    1000:	70000065 	andvc	r0, r0, r5, rrx
    1004:	2e656761 	cdpcs	7, 6, cr6, cr5, cr1, {3}
    1008:	00000063 	andeq	r0, r0, r3, rrx
    100c:	67617000 	strbvs	r7, [r1, -r0]!
    1010:	00682e65 	rsbeq	r2, r8, r5, ror #28
    1014:	63000000 	movwvs	r0, #0
    1018:	2e353170 	mrccs	1, 1, r3, cr5, cr0, {3}
    101c:	00000068 	andeq	r0, r0, r8, rrx
    1020:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
    1024:	5f656369 	svcpl	0x00656369
    1028:	76697264 	strbtvc	r7, [r9], -r4, ror #4
    102c:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
    1030:	00000000 	andeq	r0, r0, r0
    1034:	64647473 	strbtvs	r7, [r4], #-1139	; 0xfffffb8d
    1038:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
    103c:	00000100 	andeq	r0, r0, r0, lsl #2
    1040:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    1044:	682e676e 	stmdavs	lr!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
    1048:	00000200 	andeq	r0, r0, r0, lsl #4
    104c:	02050000 	andeq	r0, r5, #0
    1050:	400050ac 	andmi	r5, r0, ip, lsr #1
    1054:	03010c03 	movweq	r0, #7171	; 0x1c03
    1058:	6e038212 	mcrvs	2, 0, r8, cr3, cr2, {0}
    105c:	0112032e 	tsteq	r2, lr, lsr #6
    1060:	312e6e03 	teqcc	lr, r3, lsl #28
    1064:	2e10032d 	cdpcs	3, 1, cr0, cr0, cr13, {1}
    1068:	032e7003 	teqeq	lr, #3
    106c:	324d2e10 	subcc	r2, sp, #16, 28	; 0x100
    1070:	2f312f2a 	svccs	0x00312f2a
    1074:	2f2a322a 	svccs	0x002a322a
    1078:	36302c34 			; <UNDEFINED> instruction: 0x36302c34
    107c:	032e0c03 	teqeq	lr, #768	; 0x300
    1080:	33292e78 	teqcc	r9, #120, 28	; 0x780
    1084:	334b8436 	movtcc	r8, #46134	; 0xb436
    1088:	03040200 	movweq	r0, #16896	; 0x4200
    108c:	0200ba06 	andeq	fp, r0, #24576	; 0x6000
    1090:	4c060304 	stcmi	3, cr0, [r6], {4}
    1094:	03040200 	movweq	r0, #16896	; 0x4200
    1098:	040200a0 	streq	r0, [r2], #-160	; 0xffffff60
    109c:	6a863003 	bvs	fe18d0b0 <IRQ_STACK_BASE+0xba18d0b0>
    10a0:	70086c6a 	andvc	r6, r8, sl, ror #24
    10a4:	032e0903 	teqeq	lr, #49152	; 0xc000
    10a8:	65032e1b 	strvs	r2, [r3, #-3611]	; 0xfffff1e5
    10ac:	2e1b032e 	cdpcs	3, 1, cr0, cr11, cr14, {1}
    10b0:	032e6503 	teqeq	lr, #12582912	; 0xc00000
    10b4:	0a032e0d 	beq	cc8f0 <IRQ_STACK_SIZE+0xc48f0>
    10b8:	7003322e 	andvc	r3, r3, lr, lsr #4
    10bc:	2e100366 	cdpcs	3, 1, cr0, cr0, cr6, {3}
    10c0:	3232322a 	eorscc	r3, r2, #-1610612734	; 0xa0000002
    10c4:	2e0b032a 	cdpcs	3, 0, cr0, cr11, cr10, {1}
    10c8:	75033329 	strvc	r3, [r3, #-809]	; 0xfffffcd7
    10cc:	0333342e 	teqeq	r3, #771751936	; 0x2e000000
    10d0:	2f4b2e75 	svccs	0x004b2e75
    10d4:	452e0a03 	strmi	r0, [lr, #-2563]!	; 0xfffff5fd
    10d8:	4a0e0333 	bmi	381dac <IRQ_STACK_SIZE+0x379dac>
    10dc:	292f3269 	stmdbcs	pc!, {r0, r3, r5, r6, r9, ip, sp}	; <UNPREDICTABLE>
    10e0:	2e780336 	mrccs	3, 3, r0, cr8, cr6, {1}
    10e4:	2e7a0336 	mrccs	3, 3, r0, cr10, cr6, {1}
    10e8:	2c4c6934 	mcrrcs	9, 3, r6, ip, cr4
    10ec:	322c4c32 	eorcc	r4, ip, #12800	; 0x3200
    10f0:	30322c4c 	eorscc	r2, r2, ip, asr #24
    10f4:	32302c50 	eorscc	r2, r0, #80, 24	; 0x5000
    10f8:	032e1503 	teqeq	lr, #12582912	; 0xc00000
    10fc:	03312e70 	teqeq	r1, #112, 28	; 0x700
    1100:	70032e0d 	andvc	r2, r3, sp, lsl #28
    1104:	2e10032e 	cdpcs	3, 1, cr0, cr0, cr14, {1}
    1108:	2d832f30 	stccs	15, cr2, [r3, #192]	; 0xc0
    110c:	d7034c31 	smladxle	r3, r1, ip, r4
    1110:	76034a7e 			; <UNDEFINED> instruction: 0x76034a7e
    1114:	2e12032e 	cdpcs	3, 1, cr0, cr2, cr14, {1}
    1118:	032e6e03 	teqeq	lr, #3, 28	; 0x30
    111c:	4b4c2e12 	blmi	130c96c <STACK_SIZE+0xb0c96c>
    1120:	08100333 	ldmdaeq	r0, {r0, r1, r4, r5, r8, r9}
    1124:	08380874 	ldmdaeq	r8!, {r2, r4, r5, r6, fp}
    1128:	00040238 	andeq	r0, r4, r8, lsr r2
    112c:	01190101 	tsteq	r9, r1, lsl #2
    1130:	00020000 	andeq	r0, r2, r0
    1134:	000000cf 	andeq	r0, r0, pc, asr #1
    1138:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    113c:	0101000d 	tsteq	r1, sp
    1140:	00000101 	andeq	r0, r0, r1, lsl #2
    1144:	00000100 	andeq	r0, r0, r0, lsl #2
    1148:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
    114c:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
    1150:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1154:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
    1158:	756f535c 	strbvc	r5, [pc, #-860]!	; e04 <ABORT_STACK_SIZE+0xa04>
    115c:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
    1160:	2b472079 	blcs	11c934c <STACK_SIZE+0x9c934c>
    1164:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
    1168:	6c2f6574 	cfstr32vs	mvfx6, [pc], #-464	; fa0 <ABORT_STACK_SIZE+0xba0>
    116c:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
    1170:	612f6363 	teqvs	pc, r3, ror #6
    1174:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    1178:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    117c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    1180:	382e342f 	stmdacc	lr!, {r0, r1, r2, r3, r5, sl, ip, sp}
    1184:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
    1188:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
    118c:	43006564 	movwmi	r6, #1380	; 0x564
    1190:	6f435c3a 	svcvs	0x00435c3a
    1194:	6f536564 	svcvs	0x00536564
    1198:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    119c:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
    11a0:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    11a4:	20797265 	rsbscs	r7, r9, r5, ror #4
    11a8:	202b2b47 	eorcs	r2, fp, r7, asr #22
    11ac:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
    11b0:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    11b4:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    11b8:	61652d65 	cmnvs	r5, r5, ror #26
    11bc:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
    11c0:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
    11c4:	00006564 	andeq	r6, r0, r4, ror #10
    11c8:	5f626370 	svcpl	0x00626370
    11cc:	6f6c6c61 	svcvs	0x006c6c61
    11d0:	6f746163 	svcvs	0x00746163
    11d4:	00632e72 	rsbeq	r2, r3, r2, ror lr
    11d8:	73000000 	movwvc	r0, #0
    11dc:	65646474 	strbvs	r6, [r4, #-1140]!	; 0xfffffb8c
    11e0:	00682e66 	rsbeq	r2, r8, r6, ror #28
    11e4:	70000001 	andvc	r0, r0, r1
    11e8:	615f6263 	cmpvs	pc, r3, ror #4
    11ec:	636f6c6c 	cmnvs	pc, #108, 24	; 0x6c00
    11f0:	726f7461 	rsbvc	r7, pc, #1627389952	; 0x61000000
    11f4:	0000682e 	andeq	r6, r0, lr, lsr #16
    11f8:	74730000 	ldrbtvc	r0, [r3], #-0
    11fc:	62696c64 	rsbvs	r6, r9, #100, 24	; 0x6400
    1200:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1204:	00000000 	andeq	r0, r0, r0
    1208:	53d80205 	bicspl	r0, r8, #1342177280	; 0x50000000
    120c:	83184000 	tsthi	r8, #0
    1210:	2f302c51 	svccs	0x00302c51
    1214:	73033031 	movwvc	r3, #12337	; 0x3031
    1218:	4a100382 	bmi	402028 <IRQ_STACK_SIZE+0x3fa028>
    121c:	032e7503 	teqeq	lr, #12582912	; 0xc00000
    1220:	70032e0b 	andvc	r2, r3, fp, lsl #28
    1224:	2e10032e 	cdpcs	3, 1, cr0, cr0, cr14, {1}
    1228:	4b2e7703 	blmi	b9ee3c <STACK_SIZE+0x39ee3c>
    122c:	4a090336 	bmi	241f0c <IRQ_STACK_SIZE+0x239f0c>
    1230:	2f2b312f 	svccs	0x002b312f
    1234:	4a75034b 	bmi	1d41f68 <STACK_SIZE+0x1541f68>
    1238:	2f302f2f 	svccs	0x00302f2f
    123c:	134a0b03 	movtne	r0, #43779	; 0xab03
    1240:	a1134c67 	tstge	r3, r7, ror #24
    1244:	0402a013 	streq	sl, [r2], #-19	; 0xffffffed
    1248:	30010100 	andcc	r0, r1, r0, lsl #2
    124c:	02000001 	andeq	r0, r0, #1
    1250:	0000e900 	andeq	lr, r0, r0, lsl #18
    1254:	fb010200 	blx	41a5e <IRQ_STACK_SIZE+0x39a5e>
    1258:	01000d0e 	tsteq	r0, lr, lsl #26
    125c:	00010101 	andeq	r0, r1, r1, lsl #2
    1260:	00010000 	andeq	r0, r1, r0
    1264:	3a430100 	bcc	10c166c <STACK_SIZE+0x8c166c>
    1268:	646f435c 	strbtvs	r4, [pc], #-860	; 1270 <ABORT_STACK_SIZE+0xe70>
    126c:	756f5365 	strbvc	r5, [pc, #-869]!	; f0f <ABORT_STACK_SIZE+0xb0f>
    1270:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
    1274:	6f535c79 	svcvs	0x00535c79
    1278:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    127c:	47207972 			; <UNDEFINED> instruction: 0x47207972
    1280:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
    1284:	2f657469 	svccs	0x00657469
    1288:	2f62696c 	svccs	0x0062696c
    128c:	2f636367 	svccs	0x00636367
    1290:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
    1294:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
    1298:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    129c:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
    12a0:	2f312e38 	svccs	0x00312e38
    12a4:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
    12a8:	00656475 	rsbeq	r6, r5, r5, ror r4
    12ac:	435c3a43 	cmpmi	ip, #274432	; 0x43000
    12b0:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
    12b4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    12b8:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
    12bc:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    12c0:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
    12c4:	2b2b4720 	blcs	ad2f4c <STACK_SIZE+0x2d2f4c>
    12c8:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
    12cc:	72612f65 	rsbvc	r2, r1, #404	; 0x194
    12d0:	6f6e2d6d 	svcvs	0x006e2d6d
    12d4:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
    12d8:	2f696261 	svccs	0x00696261
    12dc:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
    12e0:	00656475 	rsbeq	r6, r5, r5, ror r4
    12e4:	6f727000 	svcvs	0x00727000
    12e8:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    12ec:	0000632e 	andeq	r6, r0, lr, lsr #6
    12f0:	72700000 	rsbsvc	r0, r0, #0
    12f4:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
    12f8:	00682e73 	rsbeq	r2, r8, r3, ror lr
    12fc:	73000000 	movwvc	r0, #0
    1300:	65646474 	strbvs	r6, [r4, #-1140]!	; 0xfffffb8c
    1304:	00682e66 	rsbeq	r2, r8, r6, ror #28
    1308:	70000001 	andvc	r0, r0, r1
    130c:	615f6263 	cmpvs	pc, r3, ror #4
    1310:	636f6c6c 	cmnvs	pc, #108, 24	; 0x6c00
    1314:	726f7461 	rsbvc	r7, pc, #1627389952	; 0x61000000
    1318:	0000682e 	andeq	r6, r0, lr, lsr #16
    131c:	616d0000 	cmnvs	sp, r0
    1320:	636f6c6c 	cmnvs	pc, #108, 24	; 0x6c00
    1324:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1328:	65640000 	strbvs	r0, [r4, #-0]!
    132c:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
    1330:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
    1334:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
    1338:	00000068 	andeq	r0, r0, r8, rrx
    133c:	05000000 	streq	r0, [r0, #-0]
    1340:	0054c002 	subseq	ip, r4, r2
    1344:	2d2f1a40 	vstmdbcs	pc!, {s2-s65}
    1348:	672f2d2f 	strvs	r2, [pc, -pc, lsr #26]!
    134c:	30484c86 	subcc	r4, r8, r6, lsl #25
    1350:	2e2c302c 	cdpcs	0, 2, cr3, cr12, cr12, {1}
    1354:	2f2d3030 	svccs	0x002d3030
    1358:	7a03332f 	bvc	ce01c <IRQ_STACK_SIZE+0xc601c>
    135c:	2f29342e 	svccs	0x0029342e
    1360:	304f2c2f 	subcc	r2, pc, pc, lsr #24
    1364:	2d2f2f2d 	stccs	15, cr2, [pc, #-180]!	; 12b8 <ABORT_STACK_SIZE+0xeb8>
    1368:	2c2f2f2f 	stccs	15, cr2, [pc], #-188	; 12b4 <ABORT_STACK_SIZE+0xeb4>
    136c:	2f494b6c 	svccs	0x00494b6c
    1370:	32492f4b 	subcc	r2, r9, #300	; 0x12c
    1374:	4b2f494b 	blmi	bd38a8 <STACK_SIZE+0x3d38a8>
    1378:	0202492f 	andeq	r4, r2, #770048	; 0xbc000
    137c:	9d010100 	stflss	f0, [r1, #-0]
    1380:	02000000 	andeq	r0, r0, #0
    1384:	00006700 	andeq	r6, r0, r0, lsl #14
    1388:	fb010200 	blx	41b92 <IRQ_STACK_SIZE+0x39b92>
    138c:	01000d0e 	tsteq	r0, lr, lsl #26
    1390:	00010101 	andeq	r0, r1, r1, lsl #2
    1394:	00010000 	andeq	r0, r1, r0
    1398:	3a430100 	bcc	10c17a0 <STACK_SIZE+0x8c17a0>
    139c:	646f435c 	strbtvs	r4, [pc], #-860	; 13a4 <ABORT_STACK_SIZE+0xfa4>
    13a0:	756f5365 	strbvc	r5, [pc, #-869]!	; 1043 <ABORT_STACK_SIZE+0xc43>
    13a4:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
    13a8:	6f535c79 	svcvs	0x00535c79
    13ac:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    13b0:	47207972 			; <UNDEFINED> instruction: 0x47207972
    13b4:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
    13b8:	2f657469 	svccs	0x00657469
    13bc:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
    13c0:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
    13c4:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    13c8:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
    13cc:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
    13d0:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
    13d4:	72000073 	andvc	r0, r0, #115	; 0x73
    13d8:	69746e75 	ldmdbvs	r4!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
    13dc:	632e656d 	teqvs	lr, #457179136	; 0x1b400000
    13e0:	00000000 	andeq	r0, r0, r0
    13e4:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
    13e8:	00682e73 	rsbeq	r2, r8, r3, ror lr
    13ec:	00000001 	andeq	r0, r0, r1
    13f0:	d4020500 	strle	r0, [r2], #-1280	; 0xfffffb00
    13f4:	03400055 	movteq	r0, #85	; 0x55
    13f8:	2a16010a 	bcs	581828 <IRQ_STACK_SIZE+0x579828>
    13fc:	872b3132 			; <UNDEFINED> instruction: 0x872b3132
    1400:	312b3145 	teqcc	fp, r5, asr #2
    1404:	322c3030 	eorcc	r3, ip, #48	; 0x30
    1408:	144d144d 	strbne	r1, [sp], #-1101	; 0xfffffbb3
    140c:	692f1369 	stmdbvs	pc!, {r0, r3, r5, r6, r8, r9, ip}	; <UNPREDICTABLE>
    1410:	00316914 	eorseq	r6, r1, r4, lsl r9
    1414:	06020402 	streq	r0, [r2], -r2, lsl #8
    1418:	02bb069e 	adcseq	r0, fp, #165675008	; 0x9e00000
    141c:	01010004 	tsteq	r1, r4
    1420:	0000032e 	andeq	r0, r0, lr, lsr #6
    1424:	00300002 	eorseq	r0, r0, r2
    1428:	01020000 	mrseq	r0, (UNDEF: 2)
    142c:	000d0efb 	strdeq	r0, [sp], -fp
    1430:	01010101 	tsteq	r1, r1, lsl #2
    1434:	01000000 	mrseq	r0, (UNDEF: 0)
    1438:	00010000 	andeq	r0, r1, r0
    143c:	63686473 	cmnvs	r8, #1929379840	; 0x73000000
    1440:	0000632e 	andeq	r6, r0, lr, lsr #6
    1444:	65640000 	strbvs	r0, [r4, #-0]!
    1448:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
    144c:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
    1450:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
    1454:	00000068 	andeq	r0, r0, r8, rrx
    1458:	05000000 	streq	r0, [r0, #-0]
    145c:	00568802 	subseq	r8, r6, r2, lsl #16
    1460:	01260340 	teqeq	r6, r0, asr #6
    1464:	03011c03 	movweq	r1, #7171	; 0x1c03
    1468:	1c032e64 	stcne	14, cr2, [r3], {100}	; 0x64
    146c:	6666032e 	strbtvs	r0, [r6], -lr, lsr #6
    1470:	2e17034d 	cdpcs	3, 1, cr0, cr7, cr13, {2}
    1474:	032e6903 	teqeq	lr, #49152	; 0xc000
    1478:	6a032e17 	bvs	cccdc <IRQ_STACK_SIZE+0xc4cdc>
    147c:	2e16032e 	cdpcs	3, 1, cr0, cr6, cr14, {1}
    1480:	032e6a03 	teqeq	lr, #12288	; 0x3000
    1484:	03832e17 	orreq	r2, r3, #368	; 0x170
    1488:	83838264 	orrhi	r8, r3, #100, 4	; 0x40000006
    148c:	2d2f8367 	stccs	3, cr8, [pc, #-412]!	; 12f8 <ABORT_STACK_SIZE+0xef8>
    1490:	1903314b 	stmdbne	r3, {r0, r1, r3, r6, r8, ip, sp}
    1494:	66670301 	strbtvs	r0, [r7], -r1, lsl #6
    1498:	302e1903 	eorcc	r1, lr, r3, lsl #18
    149c:	039f672d 	orrseq	r6, pc, #11796480	; 0xb40000
    14a0:	5b032e0c 	blpl	cccd8 <IRQ_STACK_SIZE+0xc4cd8>
    14a4:	1703302e 	strne	r3, [r3, -lr, lsr #32]
    14a8:	4a66032e 	bmi	1982168 <STACK_SIZE+0x1182168>
    14ac:	23033067 	movwcs	r3, #12391	; 0x3067
    14b0:	2f4bbb2e 	svccs	0x004bbb2e
    14b4:	2d2f49a0 	stccs	9, cr4, [pc, #-640]!	; 123c <ABORT_STACK_SIZE+0xe3c>
    14b8:	032e2403 	teqeq	lr, #50331648	; 0x3000000
    14bc:	16032e5d 			; <UNDEFINED> instruction: 0x16032e5d
    14c0:	660d032e 	strvs	r0, [sp], -lr, lsr #6
    14c4:	032e7503 	teqeq	lr, #12582912	; 0xc00000
    14c8:	5c032e0c 	stcpl	14, cr2, [r3], {12}
    14cc:	4a16032e 	bmi	58218c <IRQ_STACK_SIZE+0x57a18c>
    14d0:	672f6767 	strvs	r6, [pc, -r7, ror #14]!
    14d4:	2f2f6736 	svccs	0x002f6736
    14d8:	b3033067 	movwlt	r3, #12391	; 0x3067
    14dc:	d4032e7f 	strle	r2, [r3], #-3711	; 0xfffff181
    14e0:	2cd94a00 	vldmiacs	r9, {s9-s8}
    14e4:	a02f2f2f 	eorge	r2, pc, pc, lsr #30
    14e8:	362d2f2d 	strtcc	r2, [sp], -sp, lsr #30
    14ec:	6d2e7903 	stcvs	9, cr7, [lr, #-12]!
    14f0:	2f2f2ca2 	svccs	0x002f2ca2
    14f4:	2f2da02f 	svccs	0x002da02f
    14f8:	2e0a032d 	cdpcs	3, 0, cr0, cr10, cr13, {1}
    14fc:	682e7703 	stmdavs	lr!, {r0, r1, r8, r9, sl, ip, sp, lr}
    1500:	2e7f9803 	cdpcs	8, 7, cr9, cr15, cr3, {0}
    1504:	4a00ef03 	bmi	3d118 <IRQ_STACK_SIZE+0x35118>
    1508:	672d339f 			; <UNDEFINED> instruction: 0x672d339f
    150c:	a02e0903 	eorge	r0, lr, r3, lsl #18
    1510:	032d2f2d 	teqeq	sp, #45, 30	; 0xb4
    1514:	032e7fba 	teqeq	lr, #744	; 0x2e8
    1518:	032e00c7 	teqeq	lr, #199	; 0xc7
    151c:	9f667fb9 	svcls	0x00667fb9
    1520:	2f4b2d2f 	svccs	0x004b2d2f
    1524:	9e00cc03 	cdpls	12, 0, cr12, cr0, cr3, {0}
    1528:	2e7fb503 	cdpcs	5, 7, cr11, cr15, cr3, {0}
    152c:	2e00cb03 	vmlacs.f64	d12, d0, d3
    1530:	2e7fb503 	cdpcs	5, 7, cr11, cr15, cr3, {0}
    1534:	2e00cb03 	vmlacs.f64	d12, d0, d3
    1538:	2f2c2fa0 	svccs	0x002c2fa0
    153c:	2ca12f2f 	stccs	15, cr2, [r1], #188	; 0xbc
    1540:	03302c30 	teqeq	r0, #48, 24	; 0x3000
    1544:	be036637 	mcrlt	6, 0, r6, cr3, cr7, {1}
    1548:	134d667e 	movtne	r6, #54910	; 0xd67e
    154c:	13a283d7 			; <UNDEFINED> instruction: 0x13a283d7
    1550:	02002d84 	andeq	r2, r0, #132, 26	; 0x2100
    1554:	9f670104 	svcls	0x00670104
    1558:	15be1386 	ldrne	r1, [lr, #902]!	; 0x386
    155c:	01040200 	mrseq	r0, R12_usr
    1560:	bb064a06 	bllt	193d80 <IRQ_STACK_SIZE+0x18bd80>
    1564:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
    1568:	2da02f01 	stccs	15, cr2, [r0, #4]!
    156c:	862f2d2f 	strthi	r2, [pc], -pc, lsr #26
    1570:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
    1574:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1578:	002f49bd 	strhteq	r4, [pc], -sp
    157c:	2f010402 	svccs	0x00010402
    1580:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; 1308 <ABORT_STACK_SIZE+0xf08>
    1584:	312f682f 	teqcc	pc, pc, lsr #16
    1588:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
    158c:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1590:	4b2d9f9f 	blmi	b69414 <STACK_SIZE+0x369414>
    1594:	01040200 	mrseq	r0, R12_usr
    1598:	036a9f2f 	cmneq	sl, #47, 30	; 0xbc
    159c:	9fd70178 	svcls	0x00d70178
    15a0:	032f4b2d 	teqeq	pc, #46080	; 0xb400
    15a4:	78039e09 	stmdavc	r3, {r0, r3, r9, sl, fp, ip, pc}
    15a8:	7803362e 	stmdavc	r3, {r1, r2, r3, r5, r9, sl, ip, sp}
    15ac:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
    15b0:	2f9f3601 	svccs	0x009f3601
    15b4:	02004b2d 	andeq	r4, r0, #46080	; 0xb400
    15b8:	a12f0104 	teqge	pc, r4, lsl #2
    15bc:	302c302c 	eorcc	r3, ip, ip, lsr #32
    15c0:	00154d2f 	andseq	r4, r5, pc, lsr #26
    15c4:	06010402 	streq	r0, [r1], -r2, lsl #8
    15c8:	309f064a 	addscc	r0, pc, sl, asr #12
    15cc:	002f4b2c 	eoreq	r4, pc, ip, lsr #22
    15d0:	2f010402 	svccs	0x00010402
    15d4:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; 135c <ABORT_STACK_SIZE+0xf5c>
    15d8:	0015862f 	andseq	r8, r5, pc, lsr #12
    15dc:	06010402 	streq	r0, [r1], -r2, lsl #8
    15e0:	30a0064a 	adccc	r0, r0, sl, asr #12
    15e4:	002f4b2c 	eoreq	r4, pc, ip, lsr #22
    15e8:	2f010402 	svccs	0x00010402
    15ec:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; 1374 <ABORT_STACK_SIZE+0xf74>
    15f0:	312f682f 	teqcc	pc, pc, lsr #16
    15f4:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
    15f8:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    15fc:	332c309f 	teqcc	ip, #159	; 0x9f
    1600:	03513229 	cmpeq	r1, #-1879048190	; 0x90000002
    1604:	2f342e79 	svccs	0x00342e79
    1608:	4b2e7903 	blmi	b9fa1c <STACK_SIZE+0x39fa1c>
    160c:	01040200 	mrseq	r0, R12_usr
    1610:	a02e0903 	eorge	r0, lr, r3, lsl #18
    1614:	2f2d2f2d 	svccs	0x002d2f2d
    1618:	7fb50386 	svcvc	0x00b50386
    161c:	2d9fd701 	ldccs	7, cr13, [pc, #4]	; 1628 <ABORT_STACK_SIZE+0x1228>
    1620:	cc032f4b 	stcgt	15, cr2, [r3], {75}	; 0x4b
    1624:	b5039e00 	strlt	r9, [r3, #-3584]	; 0xfffff200
    1628:	cb032e7f 	blgt	cd02c <IRQ_STACK_SIZE+0xc502c>
    162c:	b5032e00 	strlt	r2, [r3, #-3584]	; 0xfffff200
    1630:	02002e7f 	andeq	r2, r0, #2032	; 0x7f0
    1634:	cb030104 	blgt	c1a4c <IRQ_STACK_SIZE+0xb9a4c>
    1638:	2fa02e00 	svccs	0x00a02e00
    163c:	002f2f2c 	eoreq	r2, pc, ip, lsr #30
    1640:	2f010402 	svccs	0x00010402
    1644:	2c302ca1 	ldccs	12, cr2, [r0], #-644	; 0xfffffd7c
    1648:	2d138630 	ldccs	6, cr8, [r3, #-192]	; 0xffffff40
    164c:	0d032c69 	stceq	12, cr2, [r3, #-420]	; 0xfffffe5c
    1650:	302f672e 	eorcc	r6, pc, lr, lsr #14
    1654:	674b2b2d 	strbvs	r2, [fp, -sp, lsr #22]
    1658:	03486967 	movteq	r6, #35175	; 0x8967
    165c:	4e2a2e75 	mcrmi	14, 1, r2, cr10, cr5, {3}
    1660:	67674b2a 	strbvs	r4, [r7, -sl, lsr #22]!
    1664:	67832f67 	strvs	r2, [r3, r7, ror #30]
    1668:	03660a03 	cmneq	r6, #12288	; 0x3000
    166c:	0d034a76 	vstreq	s8, [r3, #-472]	; 0xfffffe28
    1670:	0368152e 	cmneq	r8, #192937984	; 0xb800000
    1674:	03740811 	cmneq	r4, #1114112	; 0x110000
    1678:	3467ba75 	strbtcc	fp, [r7], #-2677	; 0xfffff58b
    167c:	03832a83 	orreq	r2, r3, #536576	; 0x83000
    1680:	f5032e0a 			; <UNDEFINED> instruction: 0xf5032e0a
    1684:	9fd7017e 	svcls	0x00d7017e
    1688:	032f4b2d 	teqeq	pc, #46080	; 0xb400
    168c:	039e00cc 	orrseq	r0, lr, #204	; 0xcc
    1690:	032e7fb5 	teqeq	lr, #724	; 0x2d4
    1694:	032e00cb 	teqeq	lr, #203	; 0xcb
    1698:	032e7fb5 	teqeq	lr, #724	; 0x2d4
    169c:	a02e00cb 	eorge	r0, lr, fp, asr #1
    16a0:	2f2f2c2f 	svccs	0x002f2c2f
    16a4:	302ca12f 	eorcc	sl, ip, pc, lsr #2
    16a8:	3703302c 	strcc	r3, [r3, -ip, lsr #32]
    16ac:	29178666 	ldmdbcs	r7, {r1, r2, r5, r6, r9, sl, pc}
    16b0:	2d342933 	ldccs	9, cr2, [r4, #-204]!	; 0xffffff34
    16b4:	01040200 	mrseq	r0, R12_usr
    16b8:	302f9f4b 	eorcc	r9, pc, fp, asr #30
    16bc:	332f2d2c 	teqcc	pc, #44, 26	; 0xb00
    16c0:	2d2f342d 	cfstrscs	mvf3, [pc, #-180]!	; 1614 <ABORT_STACK_SIZE+0x1214>
    16c4:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
    16c8:	30a03101 	adccc	r3, r0, r1, lsl #2
    16cc:	4b2d2f2b 	blmi	b4d380 <STACK_SIZE+0x34d380>
    16d0:	4a7a0334 	bmi	1e823a8 <STACK_SIZE+0x16823a8>
    16d4:	0402004c 	streq	r0, [r2], #-76	; 0xffffffb4
    16d8:	009f3001 	addseq	r3, pc, r1
    16dc:	2f010402 	svccs	0x00010402
    16e0:	02040200 	andeq	r0, r4, #0, 4
    16e4:	04020086 	streq	r0, [r2], #-134	; 0xffffff7a
    16e8:	7a034802 	bvc	d36f8 <IRQ_STACK_SIZE+0xcb6f8>
    16ec:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
    16f0:	820c0301 	andhi	r0, ip, #67108864	; 0x4000000
    16f4:	174d4b9f 			; <UNDEFINED> instruction: 0x174d4b9f
    16f8:	34293329 	strtcc	r3, [r9], #-809	; 0xfffffcd7
    16fc:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
    1700:	2f9f4b01 	svccs	0x009f4b01
    1704:	2f2d2c30 	svccs	0x002d2c30
    1708:	2f332d33 	svccs	0x00332d33
    170c:	02002f2d 	andeq	r2, r0, #45, 30	; 0xb4
    1710:	a0310104 	eorsge	r0, r1, r4, lsl #2
    1714:	2d2f2b30 	vstmdbcs	pc!, {d2-d25}
    1718:	7a03344b 	bvc	ce84c <IRQ_STACK_SIZE+0xc684c>
    171c:	02004c4a 	andeq	r4, r0, #18944	; 0x4a00
    1720:	9f300104 	svcls	0x00300104
    1724:	01040200 	mrseq	r0, R12_usr
    1728:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
    172c:	02008602 	andeq	r8, r0, #2097152	; 0x200000
    1730:	002c0204 	eoreq	r0, ip, r4, lsl #4
    1734:	30020402 	andcc	r0, r2, r2, lsl #8
    1738:	02040200 	andeq	r0, r4, #0, 4
    173c:	2e7a032c 	cdpcs	3, 7, cr0, cr10, cr12, {1}
    1740:	01040200 	mrseq	r0, R12_usr
    1744:	a0820c03 	addge	r0, r2, r3, lsl #24
    1748:	2f2d2f2d 	svccs	0x002d2f2d
    174c:	00040267 	andeq	r0, r4, r7, ror #4
    1750:	007a0101 	rsbseq	r0, sl, r1, lsl #2
    1754:	00020000 	andeq	r0, r2, r0
    1758:	00000031 	andeq	r0, r0, r1, lsr r0
    175c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1760:	0101000d 	tsteq	r1, sp
    1764:	00000101 	andeq	r0, r0, r1, lsl #2
    1768:	00000100 	andeq	r0, r0, r0, lsl #2
    176c:	69740001 	ldmdbvs	r4!, {r0}^
    1770:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
    1774:	00000063 	andeq	r0, r0, r3, rrx
    1778:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
    177c:	5f656369 	svcpl	0x00656369
    1780:	76697264 	strbtvc	r7, [r9], -r4, ror #4
    1784:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
    1788:	00000000 	andeq	r0, r0, r0
    178c:	02050000 	andeq	r0, r5, #0
    1790:	40006348 	andmi	r6, r0, r8, asr #6
    1794:	2b311315 	blcs	c463f0 <STACK_SIZE+0x4463f0>
    1798:	03362b31 	teqeq	r6, #50176	; 0xc400
    179c:	84672e78 	strbthi	r2, [r7], #-3704	; 0xfffff188
    17a0:	02008330 	andeq	r8, r0, #48, 6	; 0xc0000000
    17a4:	9f840104 	svcls	0x00840104
    17a8:	2d13864b 	ldccs	6, cr8, [r3, #-300]	; 0xfffffed4
    17ac:	2e130367 	cdpcs	3, 1, cr0, cr3, cr7, {3}
    17b0:	6f034830 	svcvs	0x00034830
    17b4:	312b312e 	teqcc	fp, lr, lsr #2
    17b8:	2e0a032b 	cdpcs	3, 0, cr0, cr10, cr11, {1}
    17bc:	67667603 	strbvs	r7, [r6, -r3, lsl #12]!
    17c0:	83683084 	cmnhi	r8, #132	; 0x84
    17c4:	6d672f84 	stclvs	15, cr2, [r7, #-528]!	; 0xfffffdf0
    17c8:	024a7903 	subeq	r7, sl, #49152	; 0xc000
    17cc:	01010002 	tsteq	r1, r2
    17d0:	00000284 	andeq	r0, r0, r4, lsl #5
    17d4:	01020002 	tsteq	r2, r2
    17d8:	01020000 	mrseq	r0, (UNDEF: 2)
    17dc:	000d0efb 	strdeq	r0, [sp], -fp
    17e0:	01010101 	tsteq	r1, r1, lsl #2
    17e4:	01000000 	mrseq	r0, (UNDEF: 0)
    17e8:	43010000 	movwmi	r0, #4096	; 0x1000
    17ec:	6f435c3a 	svcvs	0x00435c3a
    17f0:	6f536564 	svcvs	0x00536564
    17f4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    17f8:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
    17fc:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1800:	20797265 	rsbscs	r7, r9, r5, ror #4
    1804:	202b2b47 	eorcs	r2, fp, r7, asr #22
    1808:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
    180c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1810:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1814:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    1818:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    181c:	61652d65 	cmnvs	r5, r5, ror #26
    1820:	342f6962 	strtcc	r6, [pc], #-2402	; 1828 <ABORT_STACK_SIZE+0x1428>
    1824:	312e382e 	teqcc	lr, lr, lsr #16
    1828:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    182c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    1830:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
    1834:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
    1838:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    183c:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
    1840:	756f535c 	strbvc	r5, [pc, #-860]!	; 14ec <ABORT_STACK_SIZE+0x10ec>
    1844:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
    1848:	2b472079 	blcs	11c9a34 <STACK_SIZE+0x9c9a34>
    184c:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
    1850:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
    1854:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    1858:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    185c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    1860:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1864:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    1868:	61750000 	cmnvs	r5, r0
    186c:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
    1870:	00000000 	andeq	r0, r0, r0
    1874:	64647473 	strbtvs	r7, [r4], #-1139	; 0xfffffb8d
    1878:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
    187c:	00000100 	andeq	r0, r0, r0, lsl #2
    1880:	61647473 	smcvs	18243	; 0x4743
    1884:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
    1888:	00000100 	andeq	r0, r0, r0, lsl #2
    188c:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
    1890:	645f6563 	ldrbvs	r6, [pc], #-1379	; 1898 <ABORT_STACK_SIZE+0x1498>
    1894:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
    1898:	00682e72 	rsbeq	r2, r8, r2, ror lr
    189c:	73000000 	movwvc	r0, #0
    18a0:	6f696474 	svcvs	0x00696474
    18a4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    18a8:	74730000 	ldrbtvc	r0, [r3], #-0
    18ac:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
    18b0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    18b4:	74730000 	ldrbtvc	r0, [r3], #-0
    18b8:	62696c64 	rsbvs	r6, r9, #100, 24	; 0x6400
    18bc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    18c0:	623c0000 	eorsvs	r0, ip, #0
    18c4:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
    18c8:	3e6e692d 	cdpcc	9, 6, cr6, cr14, cr13, {1}
    18cc:	00000000 	andeq	r0, r0, r0
    18d0:	70797463 	rsbsvc	r7, r9, r3, ror #8
    18d4:	00682e65 	rsbeq	r2, r8, r5, ror #28
    18d8:	00000002 	andeq	r0, r0, r2
    18dc:	88020500 	stmdahi	r2, {r8, sl}
    18e0:	15400064 	strbne	r0, [r0, #-100]	; 0xffffff9c
    18e4:	03010a03 	movweq	r0, #6659	; 0x1a03
    18e8:	03344a7a 	teqeq	r4, #499712	; 0x7a000
    18ec:	032a2e7a 	teqeq	sl, #1952	; 0x7a0
    18f0:	302c2e0a 	eorcc	r2, ip, sl, lsl #28
    18f4:	032e7603 	teqeq	lr, #3145728	; 0x300000
    18f8:	7a032e0a 	bvc	cd128 <IRQ_STACK_SIZE+0xc5128>
    18fc:	2e0b034a 	cdpcs	3, 0, cr0, cr11, cr10, {2}
    1900:	2a2f302a 	bcs	bcd9b0 <STACK_SIZE+0x3cd9b0>
    1904:	4b2e7a03 	blmi	ba0118 <STACK_SIZE+0x3a0118>
    1908:	83848483 	orrhi	r8, r4, #-2097152000	; 0x83000000
    190c:	2f2f2fd8 	svccs	0x002f2fd8
    1910:	0013a12f 	andseq	sl, r3, pc, lsr #2
    1914:	4f010402 	svcmi	0x00010402
    1918:	020046d7 	andeq	r4, r0, #225443840	; 0xd700000
    191c:	4a060104 	bmi	181d34 <IRQ_STACK_SIZE+0x179d34>
    1920:	136d9f06 	cmnne	sp, #6, 30
    1924:	77032f2d 	strvc	r2, [r3, -sp, lsr #30]
    1928:	002d2f4a 	eoreq	r2, sp, sl, asr #30
    192c:	2c020402 	cfstrscs	mvf0, [r2], {2}
    1930:	67339f4f 	ldrvs	r9, [r3, -pc, asr #30]!
    1934:	9f4a7603 	svcls	0x004a7603
    1938:	a24a0c03 	subge	r0, sl, #768	; 0x300
    193c:	2f65172a 	svccs	0x0065172a
    1940:	032e7703 	teqeq	lr, #786432	; 0xc0000
    1944:	2b676677 	blcs	19db328 <STACK_SIZE+0x11db328>
    1948:	03339f4f 	teqeq	r3, #316	; 0x13c
    194c:	6b03660c 	blvs	db184 <IRQ_STACK_SIZE+0xd3184>
    1950:	17039f4a 	strne	r9, [r3, -sl, asr #30]
    1954:	0200134a 	andeq	r1, r0, #671088641	; 0x28000001
    1958:	4a060104 	bmi	181d70 <IRQ_STACK_SIZE+0x179d70>
    195c:	4d2f9f06 	stcmi	15, cr9, [pc, #-24]!	; 194c <ABORT_STACK_SIZE+0x154c>
    1960:	314b8313 	cmpcc	fp, r3, lsl r3
    1964:	492f2c30 	stmdbmi	pc!, {r4, r5, sl, fp, sp}	; <UNPREDICTABLE>
    1968:	46314b2e 	ldrtmi	r4, [r1], -lr, lsr #22
    196c:	2f2f4b2f 	svccs	0x002f4b2f
    1970:	d82ca02f 	stmdale	ip!, {r0, r1, r2, r3, r5, sp, pc}
    1974:	30364c2c 	eorscc	r4, r6, ip, lsr #24
    1978:	2e7a0348 	cdpcs	3, 7, cr0, cr10, cr8, {2}
    197c:	036c6783 	cmneq	ip, #34340864	; 0x20c0000
    1980:	09034a7a 	stmdbeq	r3, {r1, r3, r4, r5, r6, r9, fp, lr}
    1984:	4a61032e 	bmi	1842644 <STACK_SIZE+0x1042644>
    1988:	2e2e1f03 	cdpcs	15, 2, cr1, cr14, cr3, {0}
    198c:	2e5e0331 	mrccs	3, 2, r0, cr14, cr1, {1}
    1990:	032e6803 	teqeq	lr, #196608	; 0x30000
    1994:	039f2e18 	orrseq	r2, pc, #24, 28	; 0x180
    1998:	034c4a21 	movteq	r4, #51745	; 0xca21
    199c:	c9034a41 	stmdbgt	r3, {r0, r6, r9, fp, lr}
    19a0:	b7032e00 	strlt	r2, [r3, -r0, lsl #28]
    19a4:	9f334a7f 	svcls	0x00334a7f
    19a8:	3e039f46 	cdpcc	15, 0, cr9, cr3, cr6, {2}
    19ac:	2d2f4c4a 	stccs	12, cr4, [pc, #-296]!	; 188c <ABORT_STACK_SIZE+0x148c>
    19b0:	03660a03 	cmneq	r6, #12288	; 0x3000
    19b4:	a14a7fb5 	strhge	r7, [sl, #-245]	; 0xffffff0b
    19b8:	039f4c2c 	orrseq	r4, pc, #44, 24	; 0x2c00
    19bc:	036600cc 	cmneq	r6, #204	; 0xcc
    19c0:	52038277 	andpl	r8, r3, #1879048199	; 0x70000007
    19c4:	2e37032e 	cdpcs	3, 3, cr0, cr7, cr14, {1}
    19c8:	03017703 	movweq	r7, #5891	; 0x1703
    19cc:	68032e52 	stmdavs	r3, {r1, r4, r6, r9, sl, fp, sp}
    19d0:	2e18032e 	cdpcs	3, 1, cr0, cr8, cr14, {1}
    19d4:	4a21039f 	bmi	842858 <STACK_SIZE+0x42858>
    19d8:	4a41034c 	bmi	1042710 <STACK_SIZE+0x842710>
    19dc:	2e00c903 	cdpcs	9, 0, cr12, cr0, cr3, {0}
    19e0:	4a7fb703 	bmi	1fef5f4 <STACK_SIZE+0x17ef5f4>
    19e4:	9f469f33 	svcls	0x00469f33
    19e8:	4c4a3e03 	mcrrmi	14, 0, r3, sl, cr3
    19ec:	0a032d2f 	beq	cceb0 <IRQ_STACK_SIZE+0xc4eb0>
    19f0:	7fb50366 	svcvc	0x00b50366
    19f4:	4c2ca14a 	stfmid	f2, [ip], #-296	; 0xfffffed8
    19f8:	00d7039f 	smullseq	r0, r7, pc, r3	; <UNPREDICTABLE>
    19fc:	2f2d4d4a 	svccs	0x002d4d4a
    1a00:	032e7603 	teqeq	lr, #3145728	; 0x300000
    1a04:	72032e0d 	andvc	r2, r3, #13, 28	; 0xd0
    1a08:	2e14034a 	cdpcs	3, 1, cr0, cr4, cr10, {2}
    1a0c:	31302c68 	teqcc	r0, r8, ror #24
    1a10:	0b032d86 	bleq	cd030 <IRQ_STACK_SIZE+0xc5030>
    1a14:	2e75032e 	cdpcs	3, 7, cr0, cr5, cr14, {1}
    1a18:	032e0b03 	teqeq	lr, #3072	; 0xc00
    1a1c:	19034a69 	stmdbne	r3, {r0, r3, r5, r6, r9, fp, lr}
    1a20:	78036e82 	stmdavc	r3, {r1, r7, r9, sl, fp, sp, lr}
    1a24:	7803362e 	stmdavc	r3, {r1, r2, r3, r5, r9, sl, ip, sp}
    1a28:	302f302e 	eorcc	r3, pc, lr, lsr #32
    1a2c:	0c03292c 	stceq	9, cr2, [r3], {44}	; 0x2c
    1a30:	6a036966 	bvs	dbfd0 <IRQ_STACK_SIZE+0xd3fd0>
    1a34:	034b4c4a 	movteq	r4, #48202	; 0xbc4a
    1a38:	02004a13 	andeq	r4, r0, #77824	; 0x13000
    1a3c:	58030104 	stmdapl	r3, {r2, r8}
    1a40:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
    1a44:	02006901 	andeq	r6, r0, #16384	; 0x4000
    1a48:	002d0104 	eoreq	r0, sp, r4, lsl #2
    1a4c:	2c010402 	cfstrscs	mvf0, [r1], {2}
    1a50:	024a0903 	subeq	r0, sl, #49152	; 0xc000
    1a54:	01010004 	tsteq	r1, r4
    1a58:	0000009c 	muleq	r0, ip, r0
    1a5c:	00250002 	eoreq	r0, r5, r2
    1a60:	01020000 	mrseq	r0, (UNDEF: 2)
    1a64:	000d0efb 	strdeq	r0, [sp], -fp
    1a68:	01010101 	tsteq	r1, r1, lsl #2
    1a6c:	01000000 	mrseq	r0, (UNDEF: 0)
    1a70:	00010000 	andeq	r0, r1, r0
    1a74:	5f6d7361 	svcpl	0x006d7361
    1a78:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
    1a7c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1a80:	0000732e 	andeq	r7, r0, lr, lsr #6
    1a84:	00000000 	andeq	r0, r0, r0
    1a88:	6ab80205 	bvs	fee022a4 <IRQ_STACK_BASE+0xbae022a4>
    1a8c:	0d034000 	stceq	0, cr4, [r3, #-0]
    1a90:	2f2f2f01 	svccs	0x002f2f01
    1a94:	332f2f2f 	teqcc	pc, #47, 30	; 0xbc
    1a98:	2f2f2f2f 	svccs	0x002f2f2f
    1a9c:	2f332f33 	svccs	0x00332f33
    1aa0:	2f2e0a03 	svccs	0x002e0a03
    1aa4:	2f2e0a03 	svccs	0x002e0a03
    1aa8:	2f2e0a03 	svccs	0x002e0a03
    1aac:	2f2e0a03 	svccs	0x002e0a03
    1ab0:	2f2e0a03 	svccs	0x002e0a03
    1ab4:	2f2e0a03 	svccs	0x002e0a03
    1ab8:	2f2e0a03 	svccs	0x002e0a03
    1abc:	0c032f36 	stceq	15, cr2, [r3], {54}	; 0x36
    1ac0:	2f2f312e 	svccs	0x002f312e
    1ac4:	302f2f31 	eorcc	r2, pc, r1, lsr pc	; <UNPREDICTABLE>
    1ac8:	312f3131 	teqcc	pc, r1, lsr r1	; <UNPREDICTABLE>
    1acc:	0b03312f 	bleq	cdf90 <IRQ_STACK_SIZE+0xc5f90>
    1ad0:	312f2f2e 	teqcc	pc, lr, lsr #30
    1ad4:	31312f2f 	teqcc	r1, pc, lsr #30
    1ad8:	31312f2f 	teqcc	r1, pc, lsr #30
    1adc:	2f362f2f 	svccs	0x00362f2f
    1ae0:	2f362f2f 	svccs	0x00362f2f
    1ae4:	2f2f2f2f 	svccs	0x002f2f2f
    1ae8:	be032f32 	mcrlt	15, 0, r2, cr3, cr2, {1}
    1aec:	03342e7e 	teqeq	r4, #2016	; 0x7e0
    1af0:	022e00e6 	eoreq	r0, lr, #230	; 0xe6
    1af4:	01010002 	tsteq	r1, r2
    1af8:	00000186 	andeq	r0, r0, r6, lsl #3
    1afc:	001e0002 	andseq	r0, lr, r2
    1b00:	01020000 	mrseq	r0, (UNDEF: 2)
    1b04:	000d0efb 	strdeq	r0, [sp], -fp
    1b08:	01010101 	tsteq	r1, r1, lsl #2
    1b0c:	01000000 	mrseq	r0, (UNDEF: 0)
    1b10:	00010000 	andeq	r0, r1, r0
    1b14:	35317063 	ldrcc	r7, [r1, #-99]!	; 0xffffff9d
    1b18:	00732e61 	rsbseq	r2, r3, r1, ror #28
    1b1c:	00000000 	andeq	r0, r0, r0
    1b20:	e4020500 	str	r0, [r2], #-1280	; 0xfffffb00
    1b24:	1a40006b 	bne	1001cd8 <STACK_SIZE+0x801cd8>
    1b28:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1b2c:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1b30:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1b34:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1b38:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1b3c:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1b40:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1b44:	2f2f2f2f 	svccs	0x002f2f2f
    1b48:	2f322f2f 	svccs	0x00322f2f
    1b4c:	2f2f2f2f 	svccs	0x002f2f2f
    1b50:	2f2f322f 	svccs	0x002f322f
    1b54:	2f2f322f 	svccs	0x002f322f
    1b58:	322f322f 	eorcc	r3, pc, #-268435454	; 0xf0000002
    1b5c:	322f322f 	eorcc	r3, pc, #-268435454	; 0xf0000002
    1b60:	2f2f342f 	svccs	0x002f342f
    1b64:	2f2f322f 	svccs	0x002f322f
    1b68:	2f2f322f 	svccs	0x002f322f
    1b6c:	2f2f322f 	svccs	0x002f322f
    1b70:	2f2f352f 	svccs	0x002f352f
    1b74:	2f332f2f 	svccs	0x00332f2f
    1b78:	2f2f2f32 	svccs	0x002f2f32
    1b7c:	2f2f2f32 	svccs	0x002f2f32
    1b80:	2f2f2f32 	svccs	0x002f2f32
    1b84:	2f2f2f32 	svccs	0x002f2f32
    1b88:	2f2f2f32 	svccs	0x002f2f32
    1b8c:	2f2f2f32 	svccs	0x002f2f32
    1b90:	2f2f2f32 	svccs	0x002f2f32
    1b94:	2f2f2f32 	svccs	0x002f2f32
    1b98:	2f2f2f32 	svccs	0x002f2f32
    1b9c:	2f2f2f32 	svccs	0x002f2f32
    1ba0:	2f2f2f32 	svccs	0x002f2f32
    1ba4:	2f2f2f32 	svccs	0x002f2f32
    1ba8:	2f2f2f32 	svccs	0x002f2f32
    1bac:	2f2f2f32 	svccs	0x002f2f32
    1bb0:	2f2f2f32 	svccs	0x002f2f32
    1bb4:	332f2f33 	teqcc	pc, #51, 30	; 0xcc
    1bb8:	2f332f2f 	svccs	0x00332f2f
    1bbc:	2f322f33 	svccs	0x00322f33
    1bc0:	2f2f322f 	svccs	0x002f322f
    1bc4:	2f2f322f 	svccs	0x002f322f
    1bc8:	2f2f332f 	svccs	0x002f332f
    1bcc:	322f2f33 	eorcc	r2, pc, #51, 30	; 0xcc
    1bd0:	332f2f2f 	teqcc	pc, #47, 30	; 0xbc
    1bd4:	2f332f2f 	svccs	0x00332f2f
    1bd8:	332f322f 	teqcc	pc, #-268435454	; 0xf0000002
    1bdc:	2f2f332f 	svccs	0x002f332f
    1be0:	322f2f33 	eorcc	r2, pc, #51, 30	; 0xcc
    1be4:	2f332f2f 	svccs	0x00332f2f
    1be8:	2f322f33 	svccs	0x00322f33
    1bec:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    1bf0:	2f2f322f 	svccs	0x002f322f
    1bf4:	2f322f33 	svccs	0x00322f33
    1bf8:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    1bfc:	2f2f332f 	svccs	0x002f332f
    1c00:	2f2f332f 	svccs	0x002f332f
    1c04:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    1c08:	342f332f 	strtcc	r3, [pc], #-815	; 1c10 <ABORT_STACK_SIZE+0x1810>
    1c0c:	15032f2f 	strne	r2, [r3, #-3887]	; 0xfffff0d1
    1c10:	2f2f2f2e 	svccs	0x002f2f2e
    1c14:	2f2f2f2f 	svccs	0x002f2f2f
    1c18:	2f2f2f2f 	svccs	0x002f2f2f
    1c1c:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    1c20:	2f2f2f2f 	svccs	0x002f2f2f
    1c24:	2f2f3430 	svccs	0x002f3430
    1c28:	2f2f2f2f 	svccs	0x002f2f2f
    1c2c:	2f2f2f2f 	svccs	0x002f2f2f
    1c30:	2f302f2f 	svccs	0x00302f2f
    1c34:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    1c38:	34302f34 	ldrtcc	r2, [r0], #-3892	; 0xfffff0cc
    1c3c:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    1c40:	34302f34 	ldrtcc	r2, [r0], #-3892	; 0xfffff0cc
    1c44:	2f34302f 	svccs	0x0034302f
    1c48:	2f2f3330 	svccs	0x002f3330
    1c4c:	2f302f2f 	svccs	0x00302f2f
    1c50:	2f2f2f2f 	svccs	0x002f2f2f
    1c54:	2f2f2f30 	svccs	0x002f2f30
    1c58:	2f2f2f2f 	svccs	0x002f2f2f
    1c5c:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    1c60:	2f2f2f2f 	svccs	0x002f2f2f
    1c64:	2f2f2f2f 	svccs	0x002f2f2f
    1c68:	03302f2f 	teqeq	r0, #47, 30	; 0xbc
    1c6c:	03312e6e 	teqeq	r1, #1760	; 0x6e0
    1c70:	332f2e15 	teqcc	pc, #336	; 0x150
    1c74:	2f2f332f 	svccs	0x002f332f
    1c78:	2f2f302f 	svccs	0x002f302f
    1c7c:	0002022f 	andeq	r0, r2, pc, lsr #4
    1c80:	00ca0101 	sbceq	r0, sl, r1, lsl #2
    1c84:	00020000 	andeq	r0, r2, r0
    1c88:	0000001d 	andeq	r0, r0, sp, lsl r0
    1c8c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1c90:	0101000d 	tsteq	r1, sp
    1c94:	00000101 	andeq	r0, r0, r1, lsl #2
    1c98:	00000100 	andeq	r0, r0, r0, lsl #2
    1c9c:	72630001 	rsbvc	r0, r3, #1
    1ca0:	732e3074 	teqvc	lr, #116	; 0x74
    1ca4:	00000000 	andeq	r0, r0, r0
    1ca8:	02050000 	andeq	r0, r5, #0
    1cac:	40000000 	andmi	r0, r0, r0
    1cb0:	2f010d03 	svccs	0x00010d03
    1cb4:	2f2f2f2f 	svccs	0x002f2f2f
    1cb8:	09032f2f 	stmdbeq	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
    1cbc:	2f2f2f2e 	svccs	0x002f2f2e
    1cc0:	2f2f2f2f 	svccs	0x002f2f2f
    1cc4:	0c032f2f 	stceq	15, cr2, [r3], {47}	; 0x2f
    1cc8:	2f2f2f2e 	svccs	0x002f2f2e
    1ccc:	332f2f2f 	teqcc	pc, #47, 30	; 0xbc
    1cd0:	2f2f2f30 	svccs	0x002f2f30
    1cd4:	2f2f302f 	svccs	0x002f302f
    1cd8:	31302f2f 	teqcc	r0, pc, lsr #30
    1cdc:	312f2f2f 	teqcc	pc, pc, lsr #30
    1ce0:	2f2f2f30 	svccs	0x002f2f30
    1ce4:	2f2f302f 	svccs	0x002f302f
    1ce8:	312f2f2f 	teqcc	pc, pc, lsr #30
    1cec:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1cf0:	2f2f2f2f 	svccs	0x002f2f2f
    1cf4:	2f2f2f2f 	svccs	0x002f2f2f
    1cf8:	0c032f2f 	stceq	15, cr2, [r3], {47}	; 0x2f
    1cfc:	362f2f2e 	strtcc	r2, [pc], -lr, lsr #30
    1d00:	312f2f2f 	teqcc	pc, pc, lsr #30
    1d04:	322f312f 	eorcc	r3, pc, #-1073741813	; 0xc000000b
    1d08:	2e10032f 	cdpcs	3, 1, cr0, cr0, cr15, {1}
    1d0c:	2f2f2f2f 	svccs	0x002f2f2f
    1d10:	2f2f2f32 	svccs	0x002f2f32
    1d14:	2e0b032f 	cdpcs	3, 0, cr0, cr11, cr15, {1}
    1d18:	2f302f2f 	svccs	0x00302f2f
    1d1c:	302f322f 	eorcc	r3, pc, pc, lsr #4
    1d20:	302f302f 	eorcc	r3, pc, pc, lsr #32
    1d24:	322f302f 	eorcc	r3, pc, #47	; 0x2f
    1d28:	0332322f 	teqeq	r2, #-268435454	; 0xf0000002
    1d2c:	302e7eb9 	strhtcc	r7, [lr], -r9
    1d30:	2e1d0330 	mrccs	3, 0, r0, cr13, cr0, {1}
    1d34:	032e2d03 	teqeq	lr, #3, 26	; 0xc0
    1d38:	0a032e14 	beq	cd590 <IRQ_STACK_SIZE+0xc5590>
    1d3c:	2e20032e 	cdpcs	3, 2, cr0, cr0, cr14, {1}
    1d40:	2e0f0336 	mcrcs	3, 0, r0, cr15, cr6, {1}
    1d44:	2e0d032f 	cdpcs	3, 0, cr0, cr13, cr15, {1}
    1d48:	02313131 	eorseq	r3, r1, #1073741836	; 0x4000000c
    1d4c:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	695f6473 	ldmdbvs	pc, {r0, r1, r4, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>
       4:	7265736e 	rsbvc	r7, r5, #-1207959551	; 0xb8000001
       8:	6c665f74 	stclvs	15, cr5, [r6], #-464	; 0xfffffe30
       c:	47006761 	strmi	r6, [r0, -r1, ror #14]
      10:	435f7465 	cmpmi	pc, #1694498816	; 0x65000000
      14:	65746e6f 	ldrbvs	r6, [r4, #-3695]!	; 0xfffff191
      18:	415f7478 	cmpmi	pc, r8, ror r4	; <UNPREDICTABLE>
      1c:	535f646e 	cmppl	pc, #1845493760	; 0x6e000000
      20:	63746977 	cmnvs	r4, #1949696	; 0x1dc000
      24:	70610068 	rsbvc	r0, r1, r8, rrx
      28:	756e5f70 	strbvc	r5, [lr, #-3952]!	; 0xfffff090
      2c:	7266006d 	rsbvc	r0, r6, #109	; 0x6d
      30:	5f746e6f 	svcpl	0x00746e6f
      34:	3379656b 	cmncc	r9, #448790528	; 0x1ac00000
      38:	7070615f 	rsbsvc	r6, r0, pc, asr r1
      3c:	64730030 	ldrbtvs	r0, [r3], #-48	; 0xffffffd0
      40:	5f64725f 	svcpl	0x0064725f
      44:	66667562 	strbtvs	r7, [r6], -r2, ror #10
      48:	665f7265 	ldrbvs	r7, [pc], -r5, ror #4
      4c:	0067616c 	rsbeq	r6, r7, ip, ror #2
      50:	775f6473 			; <UNDEFINED> instruction: 0x775f6473
      54:	75625f72 	strbvc	r5, [r2, #-3954]!	; 0xfffff08e
      58:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
      5c:	616c665f 	cmnvs	ip, pc, asr r6
      60:	65720067 	ldrbvs	r0, [r2, #-103]!	; 0xffffff99
      64:	755f7261 	ldrbvc	r7, [pc, #-609]	; fffffe0b <IRQ_STACK_BASE+0xbbfffe0b>
      68:	5f747261 	svcpl	0x00747261
      6c:	30707061 	rsbscc	r7, r0, r1, rrx
      70:	61657200 	cmnvs	r5, r0, lsl #4
      74:	61755f72 	cmnvs	r5, r2, ror pc
      78:	615f7472 	cmpvs	pc, r2, ror r4	; <UNPREDICTABLE>
      7c:	00317070 	eorseq	r7, r1, r0, ror r0
      80:	65676150 	strbvs	r6, [r7, #-336]!	; 0xfffffeb0
      84:	7561465f 	strbvc	r4, [r1, #-1631]!	; 0xfffff9a1
      88:	485f746c 	ldmdami	pc, {r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
      8c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
      90:	445f7265 	ldrbmi	r7, [pc], #-613	; 98 <IRQ_BIT+0x18>
      94:	00544241 	subseq	r4, r4, r1, asr #4
      98:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
      9c:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
      a0:	65670074 	strbvs	r0, [r7, #-116]!	; 0xffffff8c
      a4:	656e5f74 	strbvs	r5, [lr, #-3956]!	; 0xfffff08c
      a8:	705f7478 	subsvc	r7, pc, r8, ror r4	; <UNPREDICTABLE>
      ac:	615f6263 	cmpvs	pc, r3, ror #4
      b0:	73007264 	movwvc	r7, #612	; 0x264
      b4:	74657a69 	strbtvc	r7, [r5], #-2665	; 0xfffff597
      b8:	00657079 	rsbeq	r7, r5, r9, ror r0
      bc:	6f626144 	svcvs	0x00626144
      c0:	485f7472 	ldmdami	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
      c4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
      c8:	64007265 	strvs	r7, [r0], #-613	; 0xfffffd9b
      cc:	6e616d65 	cdpvs	13, 6, cr6, cr1, cr5, {3}
      d0:	61705f64 	cmnvs	r0, r4, ror #30
      d4:	676e6967 	strbvs	r6, [lr, -r7, ror #18]!
      d8:	656c4300 	strbvs	r4, [ip, #-768]!	; 0xfffffd00
      dc:	555f7261 	ldrbpl	r7, [pc, #-609]	; fffffe83 <IRQ_STACK_BASE+0xbbfffe83>
      e0:	5f747261 	svcpl	0x00747261
      e4:	75716552 	ldrbvc	r6, [r1, #-1362]!	; 0xfffffaae
      e8:	00747365 	rsbseq	r7, r4, r5, ror #6
      ec:	5f424350 	svcpl	0x00424350
      f0:	00524441 	subseq	r4, r2, r1, asr #8
      f4:	5f44454c 	svcpl	0x0044454c
      f8:	70736944 	rsbsvc	r6, r3, r4, asr #18
      fc:	0079616c 	rsbseq	r6, r9, ip, ror #2
     100:	756c6176 	strbvc	r6, [ip, #-374]!	; 0xfffffe8a
     104:	69540065 	ldmdbvs	r4, {r0, r2, r5, r6}^
     108:	3072656d 	rsbscc	r6, r2, sp, ror #10
     10c:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
     110:	42415000 	submi	r5, r1, #0
     114:	61465f54 	cmpvs	r6, r4, asr pc
     118:	5f74756c 	svcpl	0x0074756c
     11c:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
     120:	00737365 	rsbseq	r7, r3, r5, ror #6
     124:	646e6553 	strbtvs	r6, [lr], #-1363	; 0xfffffaad
     128:	79654b5f 	stmdbvc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
     12c:	65525f34 	ldrbvs	r5, [r2, #-3892]	; 0xfffff0cc
     130:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
     134:	6f430074 	svcvs	0x00430074
     138:	54746553 	ldrbtpl	r6, [r4], #-1363	; 0xfffffaad
     13c:	73614254 	cmnvc	r1, #84, 4	; 0x40000005
     140:	61630065 	cmnvs	r3, r5, rrx
     144:	695f6c6c 	ldmdbvs	pc, {r2, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>
     148:	44006273 	strmi	r6, [r0], #-627	; 0xfffffd8d
     14c:	5f544241 	svcpl	0x00544241
     150:	756c6146 	strbvc	r6, [ip, #-326]!	; 0xfffffeba
     154:	64415f74 	strbvs	r5, [r1], #-3956	; 0xfffff08c
     158:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
     15c:	6f6c0073 	svcvs	0x006c0073
     160:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
     164:	20676e6f 	rsbcs	r6, r7, pc, ror #28
     168:	00746e69 	rsbseq	r6, r4, r9, ror #28
     16c:	72616572 	rsbvc	r6, r1, #478150656	; 0x1c800000
     170:	79656b5f 	stmdbvc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, sp, lr}^
     174:	70615f33 	rsbvc	r5, r1, r3, lsr pc
     178:	72003070 	andvc	r3, r0, #112	; 0x70
     17c:	5f726165 	svcpl	0x00726165
     180:	3379656b 	cmncc	r9, #448790528	; 0x1ac00000
     184:	7070615f 	rsbsvc	r6, r0, pc, asr r1
     188:	64730031 	ldrbtvs	r0, [r3], #-49	; 0xffffffcf
     18c:	5f72745f 	svcpl	0x0072745f
     190:	67616c66 	strbvs	r6, [r1, -r6, ror #24]!
     194:	74654700 	strbtvc	r4, [r5], #-1792	; 0xfffff900
     198:	6d614e5f 	stclvs	14, cr4, [r1, #-380]!	; 0xfffffe84
     19c:	73490065 	movtvc	r0, #36965	; 0x9065
     1a0:	6d614e5f 	stclvs	14, cr4, [r1, #-380]!	; 0xfffffe84
     1a4:	6e495f65 	cdpvs	15, 4, cr5, cr9, cr5, {3}
     1a8:	5f747570 	svcpl	0x00747570
     1ac:	656e6f44 	strbvs	r6, [lr, #-3908]!	; 0xfffff0bc
     1b0:	52534900 	subspl	r4, r3, #0, 18
     1b4:	6365565f 	cmnvs	r5, #99614720	; 0x5f00000
     1b8:	00726f74 	rsbseq	r6, r2, r4, ror pc
     1bc:	6e6f7266 	cdpvs	2, 6, cr7, cr15, cr6, {3}
     1c0:	656b5f74 	strbvs	r5, [fp, #-3956]!	; 0xfffff08c
     1c4:	615f3479 	cmpvs	pc, r9, ror r4	; <UNPREDICTABLE>
     1c8:	00307070 	eorseq	r7, r0, r0, ror r0
     1cc:	61766e49 	cmnvs	r6, r9, asr #28
     1d0:	5f64696c 	svcpl	0x0064696c
     1d4:	00525349 	subseq	r5, r2, r9, asr #6
     1d8:	75716e65 	ldrbvc	r6, [r1, #-3685]!	; 0xfffff19b
     1dc:	00657565 	rsbeq	r7, r5, r5, ror #10
     1e0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     1e4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
     1e8:	61686320 	cmnvs	r8, r0, lsr #6
     1ec:	52490072 	subpl	r0, r9, #114	; 0x72
     1f0:	6f4e5f51 	svcvs	0x004e5f51
     1f4:	53006564 	movwpl	r6, #1380	; 0x564
     1f8:	415f7465 	cmpmi	pc, r5, ror #8
     1fc:	00444953 	subeq	r4, r4, r3, asr r9
     200:	65676150 	strbvs	r6, [r7, #-336]!	; 0xfffffeb0
     204:	7561465f 	strbvc	r4, [r1, #-1631]!	; 0xfffff9a1
     208:	485f746c 	ldmdami	pc, {r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
     20c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     210:	505f7265 	subspl	r7, pc, r5, ror #4
     214:	00544241 	subseq	r4, r4, r1, asr #4
     218:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
     21c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
     220:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
     224:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     228:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
     22c:	5400746e 	strpl	r7, [r0], #-1134	; 0xfffffb92
     230:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
     234:	53495f30 	movtpl	r5, #40752	; 0x9f30
     238:	6f635f52 	svcvs	0x00635f52
     23c:	7865746e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
     240:	77735f74 			; <UNDEFINED> instruction: 0x77735f74
     244:	68637469 	stmdavs	r3!, {r0, r3, r5, r6, sl, ip, sp, lr}^
     248:	43565300 	cmpmi	r6, #0, 6
     24c:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
     250:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     254:	43565300 	cmpmi	r6, #0, 6
     258:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
     25c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     260:	6365565f 	cmnvs	r5, #99614720	; 0x5f00000
     264:	00726f74 	rsbseq	r6, r2, r4, ror pc
     268:	5f434947 	svcpl	0x00434947
     26c:	61656c43 	cmnvs	r5, r3, asr #24
     270:	65505f72 	ldrbvs	r5, [r0, #-3954]	; 0xfffff08e
     274:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
     278:	6c435f67 	mcrrvs	15, 6, r5, r3, cr7
     27c:	00726165 	rsbseq	r6, r2, r5, ror #2
     280:	6e697250 	mcrvs	2, 3, r7, cr9, cr0, {2}
     284:	65485f74 	strbvs	r5, [r8, #-3956]	; 0xfffff08c
     288:	006f6c6c 	rsbeq	r6, pc, ip, ror #24
     28c:	646e6553 	strbtvs	r6, [lr], #-1363	; 0xfffffaad
     290:	7261555f 	rsbvc	r5, r1, #398458880	; 0x17c00000
     294:	65525f74 	ldrbvs	r5, [r2, #-3956]	; 0xfffff08c
     298:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
     29c:	72690074 	rsbvc	r0, r9, #116	; 0x74
     2a0:	65725f71 	ldrbvs	r5, [r2, #-3953]!	; 0xfffff08f
     2a4:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
     2a8:	61745f74 	cmnvs	r4, r4, ror pc
     2ac:	00656c62 	rsbeq	r6, r5, r2, ror #24
     2b0:	5f746547 	svcpl	0x00746547
     2b4:	3379654b 	cmncc	r9, #314572800	; 0x12c00000
     2b8:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
     2bc:	736e6f70 	cmnvc	lr, #112, 30	; 0x1c0
     2c0:	64730065 	ldrbtvs	r0, [r3], #-101	; 0xffffff9b
     2c4:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!	; 150 <NOINT+0x90>
     2c8:	646e616d 	strbtvs	r6, [lr], #-365	; 0xfffffe93
     2cc:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!	; 158 <NOINT+0x98>
     2d0:	74656c70 	strbtvc	r6, [r5], #-3184	; 0xfffff390
     2d4:	6c665f65 	stclvs	15, cr5, [r6], #-404	; 0xfffffe6c
     2d8:	55006761 	strpl	r6, [r0, #-1889]	; 0xfffff89f
     2dc:	6665646e 	strbtvs	r6, [r5], -lr, ror #8
     2e0:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
     2e4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     2e8:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
     2ec:	53495f33 	movtpl	r5, #40755	; 0x9f33
     2f0:	68730052 	ldmdavs	r3!, {r1, r4, r6}^
     2f4:	2074726f 	rsbscs	r7, r4, pc, ror #4
     2f8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     2fc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
     300:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
     304:	74654700 	strbtvc	r4, [r5], #-1792	; 0xfffff900
     308:	7261555f 	rsbvc	r5, r1, #398458880	; 0x17c00000
     30c:	65525f74 	ldrbvs	r5, [r2, #-3956]	; 0xfffff08c
     310:	6e6f7073 	mcrvs	0, 3, r7, cr15, cr3, {3}
     314:	66006573 			; <UNDEFINED> instruction: 0x66006573
     318:	746e6f72 	strbtvc	r6, [lr], #-3954	; 0xfffff08e
     31c:	7261755f 	rsbvc	r7, r1, #398458880	; 0x17c00000
     320:	70615f74 	rsbvc	r5, r1, r4, ror pc
     324:	66003070 			; <UNDEFINED> instruction: 0x66003070
     328:	746e6f72 	strbtvc	r6, [lr], #-3954	; 0xfffff08e
     32c:	7261755f 	rsbvc	r7, r1, #398458880	; 0x17c00000
     330:	70615f74 	rsbvc	r5, r1, r4, ror pc
     334:	47003170 	smlsdxmi	r0, r0, r1, r3
     338:	575f4349 	ldrbpl	r4, [pc, -r9, asr #6]
     33c:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
     340:	494f455f 	stmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, lr}^	; <UNPREDICTABLE>
     344:	74616400 	strbtvc	r6, [r1], #-1024	; 0xfffffc00
     348:	6f430061 	svcvs	0x00430061
     34c:	61766e49 	cmnvs	r6, r9, asr #28
     350:	6164696c 	cmnvs	r4, ip, ror #18
     354:	614d6574 	hvcvs	54868	; 0xd654
     358:	6c546e69 	mrrcvs	14, 6, r6, r4, cr9
     35c:	72660062 	rsbvc	r0, r6, #98	; 0x62
     360:	5f746e6f 	svcpl	0x00746e6f
     364:	3479656b 	ldrbtcc	r6, [r9], #-1387	; 0xfffffa95
     368:	7070615f 	rsbsvc	r6, r0, pc, asr r1
     36c:	44530031 	ldrbmi	r0, [r3], #-49	; 0xffffffcf
     370:	495f4348 	ldmdbmi	pc, {r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     374:	4c005253 	sfmmi	f5, 4, [r0], {83}	; 0x53
     378:	5f676e6f 	svcpl	0x00676e6f
     37c:	676e6f4c 	strbvs	r6, [lr, -ip, asr #30]!
     380:	6464415f 	strbtvs	r4, [r4], #-351	; 0xfffffea1
     384:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
     388:	34204320 	strtcc	r4, [r0], #-800	; 0xfffffce0
     38c:	312e382e 	teqcc	lr, lr, lsr #16
     390:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
     394:	633d7570 	teqvs	sp, #112, 10	; 0x1c000000
     398:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0xfffffd91
     39c:	39612d78 	stmdbcc	r1!, {r3, r4, r5, r6, r8, sl, fp, sp}^
     3a0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
     3a4:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
     3a8:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
     3ac:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
     3b0:	20706674 	rsbscs	r6, r0, r4, ror r6
     3b4:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
     3b8:	656e3d75 	strbvs	r3, [lr, #-3445]!	; 0xfffff28b
     3bc:	762d6e6f 	strtvc	r6, [sp], -pc, ror #28
     3c0:	34767066 	ldrbtcc	r7, [r6], #-102	; 0xffffff9a
     3c4:	616d2d20 	cmnvs	sp, r0, lsr #26
     3c8:	20736370 	rsbscs	r6, r3, r0, ror r3
     3cc:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
     3d0:	2d20334f 	stccs	3, cr3, [r0, #-316]!	; 0xfffffec4
     3d4:	2d6f6e66 	stclcs	14, cr6, [pc, #-408]!	; 244 <NOINT+0x184>
     3d8:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
     3dc:	206e6974 	rsbcs	r6, lr, r4, ror r9
     3e0:	6e75662d 	cdpvs	6, 7, cr6, cr5, cr13, {1}
     3e4:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     3e8:	632d6465 	teqvs	sp, #1694498816	; 0x65000000
     3ec:	20726168 	rsbscs	r6, r2, r8, ror #2
     3f0:	7274662d 	rsbsvc	r6, r4, #47185920	; 0x2d00000
     3f4:	762d6565 	strtvc	r6, [sp], -r5, ror #10
     3f8:	6f746365 	svcvs	0x00746365
     3fc:	657a6972 	ldrbvs	r6, [sl, #-2418]!	; 0xfffff68e
     400:	74662d20 	strbtvc	r2, [r6], #-3360	; 0xfffff2e0
     404:	2d656572 	cfstr64cs	mvdx6, [r5, #-456]!	; 0xfffffe38
     408:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
     40c:	7a69726f 	bvc	1a5cdd0 <STACK_SIZE+0x125cdd0>
     410:	762d7265 	strtvc	r7, [sp], -r5, ror #4
     414:	6f627265 	svcvs	0x00627265
     418:	303d6573 	eorscc	r6, sp, r3, ror r5
     41c:	6e662d20 	cdpvs	13, 6, cr2, cr6, cr0, {1}
     420:	74732d6f 	ldrbtvc	r2, [r3], #-3439	; 0xfffff291
     424:	74636972 	strbtvc	r6, [r3], #-2418	; 0xfffff68e
     428:	696c612d 	stmdbvs	ip!, {r0, r2, r3, r5, r8, sp, lr}^
     42c:	6e697361 	cdpvs	3, 6, cr7, cr9, cr1, {3}
     430:	662d2067 	strtvs	r2, [sp], -r7, rrx
     434:	632d6f6e 	teqvs	sp, #440	; 0x1b8
     438:	6f6d6d6f 	svcvs	0x006d6d6f
     43c:	6547006e 	strbvs	r0, [r7, #-110]	; 0xffffff92
     440:	654b5f74 	strbvs	r5, [fp, #-3956]	; 0xfffff08c
     444:	525f3479 	subspl	r3, pc, #2030043136	; 0x79000000
     448:	6f707365 	svcvs	0x00707365
     44c:	0065736e 	rsbeq	r7, r5, lr, ror #6
     450:	3479654b 	ldrbtcc	r6, [r9], #-1355	; 0xfffffab5
     454:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
     458:	6e655300 	cdpvs	3, 6, cr5, cr5, cr0, {0}
     45c:	654b5f64 	strbvs	r5, [fp, #-3940]	; 0xfffff09c
     460:	525f3379 	subspl	r3, pc, #-469762047	; 0xe4000001
     464:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0xfffffe9b
     468:	72007473 	andvc	r7, r0, #1929379840	; 0x73000000
     46c:	5f726165 	svcpl	0x00726165
     470:	3479656b 	ldrbtcc	r6, [r9], #-1387	; 0xfffffa95
     474:	7070615f 	rsbsvc	r6, r0, pc, asr r1
     478:	65720030 	ldrbvs	r0, [r2, #-48]!	; 0xffffffd0
     47c:	6b5f7261 	blvs	17dce08 <STACK_SIZE+0xfdce08>
     480:	5f347965 	svcpl	0x00347965
     484:	31707061 	cmncc	r0, r1, rrx
     488:	62615000 	rsbvs	r5, r1, #0
     48c:	5f74726f 	svcpl	0x0074726f
     490:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     494:	0072656c 	rsbseq	r6, r2, ip, ror #10
     498:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
     49c:	53495f31 	movtpl	r5, #40753	; 0x9f31
     4a0:	3a430052 	bcc	10c05f0 <STACK_SIZE+0x8c05f0>
     4a4:	6573555c 	ldrbvs	r5, [r3, #-1372]!	; 0xfffffaa4
     4a8:	525c7372 	subspl	r7, ip, #-939524095	; 0xc8000001
     4ac:	41544e45 	cmpmi	r4, r5, asr #28
     4b0:	4255484c 	subsmi	r4, r5, #76, 16	; 0x4c0000
     4b4:	7365445c 	cmnvc	r5, #92, 8	; 0x5c000000
     4b8:	706f746b 	rsbvc	r7, pc, fp, ror #8
     4bc:	726f635c 	rsbvc	r6, pc, #92, 6	; 0x70000001
     4c0:	5c786574 	cfldr64pl	mvdx6, [r8], #-464	; 0xfffffe30
     4c4:	6a6f7250 	bvs	1bdce0c <STACK_SIZE+0x13dce0c>
     4c8:	31746365 	cmncc	r4, r5, ror #6
     4cc:	5f474c5c 	svcpl	0x00474c5c
     4d0:	425f5753 	subsmi	r5, pc, #21757952	; 0x14c0000
     4d4:	63746f6f 	cmnvs	r4, #444	; 0x1bc
     4d8:	5f706d61 	svcpl	0x00706d61
     4dc:	305c534f 	subscc	r5, ip, pc, asr #6
     4e0:	4f2e3230 	svcmi	0x002e3230
     4e4:	65545f53 	ldrbvs	r5, [r4, #-3923]	; 0xfffff0ad
     4e8:	616c706d 	cmnvs	ip, sp, rrx
     4ec:	47006574 	smlsdxmi	r0, r4, r5, r6
     4f0:	415f7465 	cmpmi	pc, r5, ror #8
     4f4:	00444953 	subeq	r4, r4, r3, asr r9
     4f8:	61656c43 	cmnvs	r5, r3, asr #24
     4fc:	654b5f72 	strbvs	r5, [fp, #-3954]	; 0xfffff08e
     500:	525f3379 	subspl	r3, pc, #-469762047	; 0xe4000001
     504:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0xfffffe9b
     508:	43007473 	movwmi	r7, #1139	; 0x473
     50c:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
     510:	79654b5f 	stmdbvc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
     514:	65525f34 	ldrbvs	r5, [r2, #-3892]	; 0xfffff0cc
     518:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
     51c:	61550074 	cmpvs	r5, r4, ror r0
     520:	5f317472 	svcpl	0x00317472
     524:	6e697250 	mcrvs	2, 3, r7, cr9, cr0, {2}
     528:	45006674 	strmi	r6, [r0, #-1652]	; 0xfffff98c
     52c:	70656378 	rsbvc	r6, r5, r8, ror r3
     530:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     534:	4400632e 	strmi	r6, [r0], #-814	; 0xfffffcd2
     538:	5f544241 	svcpl	0x00544241
     53c:	756c6146 	strbvc	r6, [ip, #-326]!	; 0xfffffeba
     540:	74535f74 	ldrbvc	r5, [r3], #-3956	; 0xfffff08c
     544:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     548:	6f726600 	svcvs	0x00726600
     54c:	6b5f746e 	blvs	17dd70c <STACK_SIZE+0xfdd70c>
     550:	5f337965 	svcpl	0x00337965
     554:	31707061 	cmncc	r0, r1, rrx
     558:	71656400 	cmnvc	r5, r0, lsl #8
     55c:	65756575 	ldrbvs	r6, [r5, #-1397]!	; 0xfffffa8b
     560:	42415000 	submi	r5, r1, #0
     564:	61465f54 	cmpvs	r6, r4, asr pc
     568:	5f74756c 	svcpl	0x0074756c
     56c:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
     570:	6e007375 	mcrvs	3, 0, r7, cr0, cr5, {3}
     574:	00747865 	rsbseq	r7, r4, r5, ror #16
     578:	5f746573 	svcpl	0x00746573
     57c:	6f636573 	svcvs	0x00636573
     580:	745f646e 	ldrbvc	r6, [pc], #-1134	; 588 <ABORT_STACK_SIZE+0x188>
     584:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     588:	6464615f 	strbtvs	r6, [r4], #-351	; 0xfffffea1
     58c:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     590:	7070415f 	rsbsvc	r4, r0, pc, asr r1
     594:	65730030 	ldrbvs	r0, [r3, #-48]!	; 0xffffffd0
     598:	65735f74 	ldrbvs	r5, [r3, #-3956]!	; 0xfffff08c
     59c:	646e6f63 	strbtvs	r6, [lr], #-3939	; 0xfffff09d
     5a0:	6261745f 	rsbvs	r7, r1, #1593835520	; 0x5f000000
     5a4:	615f656c 	cmpvs	pc, ip, ror #10
     5a8:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
     5ac:	415f7373 	cmpmi	pc, r3, ror r3	; <UNPREDICTABLE>
     5b0:	00317070 	eorseq	r7, r1, r0, ror r0
     5b4:	5f43324c 	svcpl	0x0043324c
     5b8:	61656c43 	cmnvs	r5, r3, asr #24
     5bc:	646e416e 	strbtvs	r4, [lr], #-366	; 0xfffffe92
     5c0:	61766e49 	cmnvs	r6, r9, asr #28
     5c4:	6164696c 	cmnvs	r4, ip, ror #18
     5c8:	535f6574 	cmppl	pc, #116, 10	; 0x1d000000
     5cc:	61577465 	cmpvs	r7, r5, ror #8
     5d0:	6f430079 	svcvs	0x00430079
     5d4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     5d8:	41756d4d 	cmnmi	r5, sp, asr #26
     5dc:	314c646e 	cmpcc	ip, lr, ror #8
     5e0:	6143324c 	cmpvs	r3, ip, asr #4
     5e4:	00656863 	rsbeq	r6, r5, r3, ror #16
     5e8:	65476f43 	strbvs	r6, [r7, #-3907]	; 0xfffff0bd
     5ec:	66415074 			; <UNDEFINED> instruction: 0x66415074
     5f0:	566d6f72 	uqsub16pl	r6, sp, r2
     5f4:	324c0041 	subcc	r0, ip, #65	; 0x41
     5f8:	6e455f43 	cdpvs	15, 4, cr5, cr5, cr3, {2}
     5fc:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     600:	79786500 	ldmdbvc	r8!, {r8, sl, sp, lr}^
     604:	5f736f6e 	svcpl	0x00736f6e
     608:	00636d73 	rsbeq	r6, r3, r3, ror sp
     60c:	69446f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
     610:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
     614:	61724265 	cmnvs	r2, r5, ror #4
     618:	5068636e 	rsbpl	r6, r8, lr, ror #6
     61c:	69646572 	stmdbvs	r4!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     620:	6f697463 	svcvs	0x00697463
     624:	4e6e006e 	cdpmi	0, 6, cr0, cr14, cr14, {3}
     628:	664f6d75 			; <UNDEFINED> instruction: 0x664f6d75
     62c:	00636553 	rsbeq	r6, r3, r3, asr r5
     630:	5f43324c 	svcpl	0x0043324c
     634:	61656c43 	cmnvs	r5, r3, asr #24
     638:	646e416e 	strbtvs	r4, [lr], #-366	; 0xfffffe92
     63c:	61766e49 	cmnvs	r6, r9, asr #28
     640:	6164696c 	cmnvs	r4, ip, ror #18
     644:	505f6574 	subspl	r6, pc, r4, ror r5	; <UNPREDICTABLE>
     648:	6f430041 	svcvs	0x00430041
     64c:	4f746547 	svcmi	0x00746547
     650:	61655253 	cmnvs	r5, r3, asr r2
     654:	00415064 	subeq	r5, r1, r4, rrx
     658:	65476f43 	strbvs	r6, [r7, #-3907]	; 0xfffff0bd
     65c:	65735574 	ldrbvs	r5, [r3, #-1396]!	; 0xfffffa8c
     660:	69725772 	ldmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, ip, lr}^
     664:	41506574 	cmpmi	r0, r4, ror r5
     668:	696e6900 	stmdbvs	lr!, {r8, fp, sp, lr}^
     66c:	65735f74 	ldrbvs	r5, [r3, #-3956]!	; 0xfffff08c
     670:	646e6f63 	strbtvs	r6, [lr], #-3939	; 0xfffff09d
     674:	6261745f 	rsbvs	r7, r1, #1593835520	; 0x5f000000
     678:	645f656c 	ldrbvs	r6, [pc], #-1388	; 680 <ABORT_STACK_SIZE+0x280>
     67c:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
     680:	6f747069 	svcvs	0x00747069
     684:	70415f72 	subvc	r5, r1, r2, ror pc
     688:	69003070 	stmdbvs	r0, {r4, r5, r6, ip, sp}
     68c:	5f74696e 	svcpl	0x0074696e
     690:	6f636573 	svcvs	0x00636573
     694:	745f646e 	ldrbvc	r6, [pc], #-1134	; 69c <ABORT_STACK_SIZE+0x29c>
     698:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     69c:	7365645f 	cmnvc	r5, #1593835520	; 0x5f000000
     6a0:	70697263 	rsbvc	r7, r9, r3, ror #4
     6a4:	5f726f74 	svcpl	0x00726f74
     6a8:	31707041 	cmncc	r0, r1, asr #32
     6ac:	61567500 	cmpvs	r6, r0, lsl #10
     6b0:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     6b4:	6f430074 	svcvs	0x00430074
     6b8:	61736944 	cmnvs	r3, r4, asr #18
     6bc:	4c656c62 	stclmi	12, cr6, [r5], #-392	; 0xfffffe78
     6c0:	65725032 	ldrbvs	r5, [r2, #-50]!	; 0xffffffce
     6c4:	63746566 	cmnvs	r4, #427819008	; 0x19800000
     6c8:	6e694868 	cdpvs	8, 6, cr4, cr9, cr8, {3}
     6cc:	324c0074 	subcc	r0, ip, #116	; 0x74
     6d0:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
     6d4:	5f6e6165 	svcpl	0x006e6165
     6d8:	4c004150 	stfmis	f4, [r0], {80}	; 0x50
     6dc:	495f4332 	ldmdbmi	pc, {r1, r4, r5, r8, r9, lr}^	; <UNPREDICTABLE>
     6e0:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
     6e4:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
     6e8:	6c415f65 	mcrrvs	15, 6, r5, r1, cr5
     6ec:	7461006c 	strbtvc	r0, [r1], #-108	; 0xffffff94
     6f0:	75007274 	strvc	r7, [r0, #-628]	; 0xfffffd8c
     6f4:	6e456156 	mcrvs	1, 2, r6, cr5, cr6, {2}
     6f8:	6f430064 	svcvs	0x00430064
     6fc:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
     700:	324c656c 	subcc	r6, ip, #108, 10	; 0x1b000000
     704:	66657250 			; <UNDEFINED> instruction: 0x66657250
     708:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
     70c:	746e6948 	strbtvc	r6, [lr], #-2376	; 0xfffff6b8
     710:	43324c00 	teqmi	r2, #0, 24
     714:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
     718:	6e416e61 	cdpvs	14, 4, cr6, cr1, cr1, {3}
     71c:	766e4964 	strbtvc	r4, [lr], -r4, ror #18
     720:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
     724:	5f657461 	svcpl	0x00657461
     728:	43004156 	movwmi	r4, #342	; 0x156
     72c:	766e496f 	strbtvc	r4, [lr], -pc, ror #18
     730:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
     734:	44657461 	strbtmi	r7, [r5], #-1121	; 0xfffffb9f
     738:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
     73c:	646e4965 	strbtvs	r4, [lr], #-2405	; 0xfffff69b
     740:	43007865 	movwmi	r7, #2149	; 0x865
     744:	616e456f 	cmnvs	lr, pc, ror #10
     748:	44656c62 	strbtmi	r6, [r5], #-3170	; 0xfffff39e
     74c:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
     750:	6f430065 	svcvs	0x00430065
     754:	61656c43 	cmnvs	r5, r3, asr #24
     758:	646e416e 	strbtvs	r4, [lr], #-366	; 0xfffffe92
     75c:	61766e49 	cmnvs	r6, r9, asr #28
     760:	6164696c 	cmnvs	r4, ip, ror #18
     764:	43446574 	movtmi	r6, #17780	; 0x4574
     768:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
     76c:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xfffff1b7
     770:	6f430078 	svcvs	0x00430078
     774:	61736944 	cmnvs	r3, r4, asr #18
     778:	49656c62 	stmdbmi	r5!, {r1, r5, r6, sl, fp, sp, lr}^
     77c:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
     780:	6f430065 	svcvs	0x00430065
     784:	65535454 	ldrbvs	r5, [r3, #-1108]	; 0xfffffbac
     788:	314c5f74 	hvccc	50676	; 0xc5f4
     78c:	4c00324c 	sfmmi	f3, 4, [r0], {76}	; 0x4c
     790:	445f4332 	ldrbmi	r4, [pc], #-818	; 798 <ABORT_STACK_SIZE+0x398>
     794:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
     798:	6300656c 	movwvs	r6, #1388	; 0x56c
     79c:	2e353170 	mrccs	1, 1, r3, cr5, cr0, {3}
     7a0:	6f430063 	svcvs	0x00430063
     7a4:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
     7a8:	7242656c 	subvc	r6, r2, #108, 10	; 0x1b000000
     7ac:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
     7b0:	64657250 	strbtvs	r7, [r5], #-592	; 0xfffffdb0
     7b4:	69746369 	ldmdbvs	r4!, {r0, r3, r5, r6, r8, r9, sp, lr}^
     7b8:	43006e6f 	movwmi	r6, #3695	; 0xe6f
     7bc:	5354546f 	cmppl	r4, #1862270976	; 0x6f000000
     7c0:	4c5f7465 	cfldrdmi	mvd7, [pc], {101}	; 0x65
     7c4:	6f430031 	svcvs	0x00430031
     7c8:	61736944 	cmnvs	r3, r4, asr #18
     7cc:	4d656c62 	stclmi	12, cr6, [r5, #-392]!	; 0xfffffe78
     7d0:	4c00756d 	cfstr32mi	mvfx7, [r0], {109}	; 0x6d
     7d4:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
     7d8:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
     7dc:	7961575f 	stmdbvc	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
     7e0:	476f4300 	strbmi	r4, [pc, -r0, lsl #6]!
     7e4:	73557465 	cmpvc	r5, #1694498816	; 0x65000000
     7e8:	65527265 	ldrbvs	r7, [r2, #-613]	; 0xfffffd9b
     7ec:	41506461 	cmpmi	r0, r1, ror #8
     7f0:	456f4300 	strbmi	r4, [pc, #-768]!	; 4f8 <ABORT_STACK_SIZE+0xf8>
     7f4:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
     7f8:	756d4d65 	strbvc	r4, [sp, #-3429]!	; 0xfffff29b
     7fc:	43324c00 	teqmi	r2, #0, 24
     800:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
     804:	6e416e61 	cdpvs	14, 4, cr6, cr1, cr1, {3}
     808:	766e4964 	strbtvc	r4, [lr], -r4, ror #18
     80c:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
     810:	5f657461 	svcpl	0x00657461
     814:	00796157 	rsbseq	r6, r9, r7, asr r1
     818:	53615075 	cmnpl	r1, #117	; 0x75
     81c:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
     820:	43324c00 	teqmi	r2, #0, 24
     824:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
     828:	535f6e61 	cmppl	pc, #1552	; 0x610
     82c:	61577465 	cmpvs	r7, r5, ror #8
     830:	6f430079 	svcvs	0x00430079
     834:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
     838:	41756d4d 	cmnmi	r5, sp, asr #26
     83c:	314c646e 	cmpcc	ip, lr, ror #8
     840:	6143324c 	cmpvs	r3, ip, asr #4
     844:	00656863 	rsbeq	r6, r5, r3, ror #16
     848:	5f43324c 	svcpl	0x0043324c
     84c:	61766e49 	cmnvs	r6, r9, asr #28
     850:	6164696c 	cmnvs	r4, ip, ror #18
     854:	505f6574 	subspl	r6, pc, r4, ror r5	; <UNPREDICTABLE>
     858:	6f430041 	svcvs	0x00430041
     85c:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     860:	756d4d74 	strbvc	r4, [sp, #-3444]!	; 0xfffff28c
     864:	4c646e41 	stclmi	14, cr6, [r4], #-260	; 0xfffffefc
     868:	43324c31 	teqmi	r2, #12544	; 0x3100
     86c:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
     870:	43324c00 	teqmi	r2, #0, 24
     874:	766e495f 			; <UNDEFINED> instruction: 0x766e495f
     878:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
     87c:	5f657461 	svcpl	0x00657461
     880:	00796157 	rsbseq	r6, r9, r7, asr r1
     884:	5f43324c 	svcpl	0x0043324c
     888:	61656c43 	cmnvs	r5, r3, asr #24
     88c:	646e416e 	strbtvs	r4, [lr], #-366	; 0xfffffe92
     890:	61766e49 	cmnvs	r6, r9, asr #28
     894:	6164696c 	cmnvs	r4, ip, ror #18
     898:	415f6574 	cmpmi	pc, r4, ror r5	; <UNPREDICTABLE>
     89c:	43006c6c 	movwmi	r6, #3180	; 0xc6c
     8a0:	5354546f 	cmppl	r4, #1862270976	; 0x6f000000
     8a4:	4c5f7465 	cfldrdmi	mvd7, [pc], {101}	; 0x65
     8a8:	5f324c31 	svcpl	0x00324c31
     8ac:	31707061 	cmncc	r0, r1, rrx
     8b0:	74655300 	strbtvc	r5, [r5], #-768	; 0xfffffd00
     8b4:	6e617254 	mcrvs	2, 3, r7, cr1, cr4, {2}
     8b8:	62615473 	rsbvs	r5, r1, #1929379840	; 0x73000000
     8bc:	4300656c 	movwmi	r6, #1388	; 0x56c
     8c0:	6174536f 	cmnvs	r4, pc, ror #6
     8c4:	6d4d7472 	cfstrdvs	mvd7, [sp, #-456]	; 0xfffffe38
     8c8:	646e4175 	strbtvs	r4, [lr], #-373	; 0xfffffe8b
     8cc:	63614344 	cmnvs	r1, #68, 6	; 0x10000001
     8d0:	4c006568 	cfstr32mi	mvfx6, [r0], {104}	; 0x68
     8d4:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
     8d8:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
     8dc:	6c6c415f 	stfvse	f4, [ip], #-380	; 0xfffffe84
     8e0:	43324c00 	teqmi	r2, #0, 24
     8e4:	766e495f 			; <UNDEFINED> instruction: 0x766e495f
     8e8:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
     8ec:	5f657461 	svcpl	0x00657461
     8f0:	43004156 	movwmi	r4, #342	; 0x156
     8f4:	7465536f 	strbtvc	r5, [r5], #-879	; 0xfffffc91
     8f8:	616d6f44 	cmnvs	sp, r4, asr #30
     8fc:	43006e69 	movwmi	r6, #3689	; 0xe69
     900:	616e456f 	cmnvs	lr, pc, ror #10
     904:	49656c62 	stmdbmi	r5!, {r1, r5, r6, sl, fp, sp, lr}^
     908:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
     90c:	65530065 	ldrbvs	r0, [r3, #-101]	; 0xffffff9b
     910:	61725474 	cmnvs	r2, r4, ror r4
     914:	6154736e 	cmpvs	r4, lr, ror #6
     918:	5f656c62 	svcpl	0x00656c62
     91c:	31707061 	cmncc	r0, r1, rrx
     920:	476f4300 	strbmi	r4, [pc, -r0, lsl #6]!
     924:	534f7465 	movtpl	r7, #62565	; 0xf465
     928:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
     92c:	00415065 	subeq	r5, r1, r5, rrx
     930:	69446f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
     934:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
     938:	61434465 	cmpvs	r3, r5, ror #8
     93c:	00656863 	rsbeq	r6, r5, r3, ror #16
     940:	6e496f43 	cdpvs	15, 4, cr6, cr9, cr3, {2}
     944:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
     948:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
     94c:	63614349 	cmnvs	r1, #603979777	; 0x24000001
     950:	4c006568 	cfstr32mi	mvfx6, [r0], {104}	; 0x68
     954:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
     958:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
     95c:	0041565f 	subeq	r5, r1, pc, asr r6
     960:	6f697270 	svcvs	0x00697270
     964:	43434900 	movtmi	r4, #14592	; 0x3900
     968:	00524149 	subseq	r4, r2, r9, asr #2
     96c:	5f434947 	svcpl	0x00434947
     970:	5f746553 	svcpl	0x00746553
     974:	6f697250 	svcvs	0x00697250
     978:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     97c:	73614d5f 	cmnvc	r1, #6080	; 0x17c0
     980:	7063006b 	rsbvc	r0, r3, fp, rrx
     984:	6e695f75 	mcrvs	15, 3, r5, cr9, cr5, {3}
     988:	64695f74 	strbtvs	r5, [r9], #-3956	; 0xfffff08c
     98c:	43434900 	movtmi	r4, #14592	; 0x3900
     990:	00524349 	subseq	r4, r2, r9, asr #6
     994:	49444349 	stmdbmi	r4, {r0, r3, r6, r8, r9, lr}^
     998:	30524553 	subscc	r4, r2, r3, asr r5
     99c:	44434900 	strbmi	r4, [r3], #-2304	; 0xfffff700
     9a0:	52454349 	subpl	r4, r5, #603979777	; 0x24000001
     9a4:	4947006e 	stmdbmi	r7, {r1, r2, r3, r5, r6}^
     9a8:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xfffff0bd
     9ac:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
     9b0:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
     9b4:	5f747075 	svcpl	0x00747075
     9b8:	6f697250 	svcvs	0x00697250
     9bc:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     9c0:	43494700 	movtmi	r4, #38656	; 0x9700
     9c4:	746e495f 	strbtvc	r4, [lr], #-2399	; 0xfffff6a1
     9c8:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
     9cc:	445f7470 	ldrbmi	r7, [pc], #-1136	; 9d4 <ABORT_STACK_SIZE+0x5d4>
     9d0:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
     9d4:	4700656c 	strmi	r6, [r0, -ip, ror #10]
     9d8:	535f4349 	cmppl	pc, #603979777	; 0x24000001
     9dc:	505f7465 	subspl	r7, pc, r5, ror #8
     9e0:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xfffff08e
     9e4:	726f7373 	rsbvc	r7, pc, #-872415231	; 0xcc000001
     9e8:	7261545f 	rsbvc	r5, r1, #1593835520	; 0x5f000000
     9ec:	00746567 	rsbseq	r6, r4, r7, ror #10
     9f0:	49444349 	stmdbmi	r4, {r0, r3, r6, r8, r9, lr}^
     9f4:	00305250 	eorseq	r5, r0, r0, asr r2
     9f8:	49444349 	stmdbmi	r4, {r0, r3, r6, r8, r9, lr}^
     9fc:	30525450 	subscc	r5, r2, r0, asr r4
     a00:	43434900 	movtmi	r4, #14592	; 0x3900
     a04:	52494f45 	subpl	r4, r9, #276	; 0x114
     a08:	75706300 	ldrbvc	r6, [r0, #-768]!	; 0xfffffd00
     a0c:	49006469 	stmdbmi	r0, {r0, r3, r5, r6, sl, sp, lr}
     a10:	43494443 	movtmi	r4, #37955	; 0x9443
     a14:	00305250 	eorseq	r5, r0, r0, asr r2
     a18:	5f434947 	svcpl	0x00434947
     a1c:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7
     a20:	70757272 	rsbsvc	r7, r5, r2, ror r2
     a24:	6e455f74 	mcrvs	15, 2, r5, cr5, cr4, {3}
     a28:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     a2c:	43494700 	movtmi	r4, #38656	; 0x9700
     a30:	6165525f 	cmnvs	r5, pc, asr r2
     a34:	4e495f64 	cdpmi	15, 4, cr5, cr9, cr4, {3}
     a38:	4b434154 	blmi	10d0f90 <STACK_SIZE+0x8d0f90>
     a3c:	44434900 	strbmi	r4, [r3], #-2304	; 0xfffff700
     a40:	52455349 	subpl	r5, r5, #603979777	; 0x24000001
     a44:	6967006e 	stmdbvs	r7!, {r1, r2, r3, r5, r6}^
     a48:	00632e63 	rsbeq	r2, r3, r3, ror #28
     a4c:	49444349 	stmdbmi	r4, {r0, r3, r6, r8, r9, lr}^
     a50:	30524543 	subscc	r4, r2, r3, asr #10
     a54:	43494700 	movtmi	r4, #38656	; 0x9700
     a58:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
     a5c:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
     a60:	47535f65 	ldrbmi	r5, [r3, -r5, ror #30]
     a64:	43490049 	movtmi	r0, #36937	; 0x9049
     a68:	524d5043 	subpl	r5, sp, #67	; 0x43
     a6c:	43494700 	movtmi	r4, #38656	; 0x9700
     a70:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
     a74:	62697274 	rsbvs	r7, r9, #116, 4	; 0x40000007
     a78:	726f7475 	rsbvc	r7, pc, #1962934272	; 0x75000000
     a7c:	616e455f 	cmnvs	lr, pc, asr r5
     a80:	00656c62 	rsbeq	r6, r5, r2, ror #24
     a84:	62757063 	rsbsvs	r7, r5, #99	; 0x63
     a88:	69007469 	stmdbvs	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
     a8c:	6469746e 	strbtvs	r7, [r9], #-1134	; 0xfffffb92
     a90:	72617400 	rsbvc	r7, r1, #0, 8
     a94:	66746765 	ldrbtvs	r6, [r4], -r5, ror #14
     a98:	65746c69 	ldrbvs	r6, [r4, #-3177]!	; 0xfffff397
     a9c:	49470072 	stmdbmi	r7, {r1, r4, r5, r6}^
     aa0:	50435f43 	subpl	r5, r3, r3, asr #30
     aa4:	6e495f55 	mcrvs	15, 2, r5, cr9, cr5, {2}
     aa8:	66726574 			; <UNDEFINED> instruction: 0x66726574
     aac:	5f656361 	svcpl	0x00656361
     ab0:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
     ab4:	4c00656c 	cfstr32mi	mvfx6, [r0], {108}	; 0x6c
     ab8:	505f6463 	subspl	r6, pc, r3, ror #8
     abc:	00737475 	rsbseq	r7, r3, r5, ror r4
     ac0:	546e6148 	strbtpl	r6, [lr], #-328	; 0xfffffeb8
     ac4:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     ac8:	72724100 	rsbsvc	r4, r2, #0, 2
     acc:	496e6957 	stmdbmi	lr!, {r0, r1, r2, r4, r6, r8, fp, sp, lr}^
     ad0:	006f666e 	rsbeq	r6, pc, lr, ror #12
     ad4:	5f64634c 	svcpl	0x0064634c
     ad8:	5f726c43 	svcpl	0x00726c43
     adc:	65726353 	ldrbvs	r6, [r2, #-851]!	; 0xfffffcad
     ae0:	61006e65 	tstvs	r0, r5, ror #28
     ae4:	00667362 	rsbeq	r7, r6, r2, ror #6
     ae8:	69735f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     aec:	0078657a 	rsbseq	r6, r8, sl, ror r5
     af0:	69735f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     af4:	0079657a 	rsbseq	r6, r9, sl, ror r5
     af8:	676e6f6a 	strbvs	r6, [lr, -sl, ror #30]!
     afc:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
     b00:	6e69575f 	mcrvs	7, 3, r5, cr9, cr15, {2}
     b04:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     b08:	634c0074 	movtvs	r0, #49268	; 0xc074
     b0c:	72445f64 	subvc	r5, r4, #100, 30	; 0x190
     b10:	425f7761 	subsmi	r7, pc, #25427968	; 0x1840000
     b14:	5f6b6361 	svcpl	0x006b6361
     b18:	6f6c6f43 	svcvs	0x006c6f43
     b1c:	656c0072 	strbvs	r0, [ip, #-114]!	; 0xffffff8e
     b20:	006c6576 	rsbeq	r6, ip, r6, ror r5
     b24:	5f64634c 	svcpl	0x0064634c
     b28:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0xfffffaad
     b2c:	445f7463 	ldrbmi	r7, [pc], #-1123	; b34 <ABORT_STACK_SIZE+0x734>
     b30:	5f776172 	svcpl	0x00776172
     b34:	6d617246 	sfmvs	f7, 2, [r1, #-280]!	; 0xfffffee8
     b38:	75425f65 	strbvc	r5, [r2, #-3941]	; 0xfffff09b
     b3c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     b40:	70737600 	rsbsvc	r7, r3, r0, lsl #12
     b44:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
     b48:	634c0066 	movtvs	r0, #49254	; 0xc066
     b4c:	65475f64 	strbvs	r5, [r7, #-3940]	; 0xfffff09c
     b50:	69505f74 	ldmdbvs	r0, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     b54:	006c6578 	rsbeq	r6, ip, r8, ror r5
     b58:	5f64634c 	svcpl	0x0064634c
     b5c:	77617244 	strbvc	r7, [r1, -r4, asr #4]!
     b60:	616d495f 	cmnvs	sp, pc, asr r9
     b64:	62006567 	andvs	r6, r0, #432013312	; 0x19c00000
     b68:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
     b6c:	7265705f 	rsbvc	r7, r5, #95	; 0x5f
     b70:	7869705f 	stmdavc	r9!, {r0, r1, r2, r3, r4, r6, ip, sp, lr}^
     b74:	67006c65 	strvs	r6, [r0, -r5, ror #24]
     b78:	68706172 	ldmdavs	r0!, {r1, r4, r5, r6, r8, sp, lr}^
     b7c:	2e736369 	cdpcs	3, 7, cr6, cr3, cr9, {3}
     b80:	634c0063 	movtvs	r0, #49251	; 0xc063
     b84:	72445f64 	subvc	r5, r4, #100, 30	; 0x190
     b88:	535f7761 	cmppl	pc, #25427968	; 0x1840000
     b8c:	4b434154 	blmi	10d10e4 <STACK_SIZE+0x8d10e4>
     b90:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
     b94:	6972425f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r9, lr}^
     b98:	6e746867 	cdpvs	8, 7, cr6, cr4, cr7, {3}
     b9c:	5f737365 	svcpl	0x00737365
     ba0:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xfffff0bd
     ba4:	006c6f72 	rsbeq	r6, ip, r2, ror pc
     ba8:	5f64634c 	svcpl	0x0064634c
     bac:	77617244 	strbvc	r7, [r1, -r4, asr #4]!
     bb0:	504d425f 	subpl	r4, sp, pc, asr r2
     bb4:	6f686300 	svcvs	0x00686300
     bb8:	69620032 	stmdbvs	r2!, {r1, r4, r5}^
     bbc:	73616d74 	cmnvc	r1, #116, 26	; 0x1d00
     bc0:	6c5f006b 	mrrcvs	0, 6, r0, pc, cr11	; <UNPREDICTABLE>
     bc4:	00747361 	rsbseq	r7, r4, r1, ror #6
     bc8:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
     bcc:	634c7000 	movtvs	r7, #49152	; 0xc000
     bd0:	00624664 	rsbeq	r4, r2, r4, ror #12
     bd4:	63657375 	cmnvs	r5, #-738197503	; 0xd4000001
     bd8:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
     bdc:	5f63756e 	svcpl	0x0063756e
     be0:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
     be4:	00747369 	rsbseq	r7, r4, r9, ror #6
     be8:	5f4e4957 	svcpl	0x004e4957
     bec:	4f464e49 	svcmi	0x00464e49
     bf0:	0054535f 	subseq	r5, r4, pc, asr r3
     bf4:	65676170 	strbvs	r6, [r7, #-368]!	; 0xfffffe90
     bf8:	6469775f 	strbtvs	r7, [r9], #-1887	; 0xfffff8a1
     bfc:	53006874 	movwpl	r6, #2164	; 0x874
     c00:	63656c65 	cmnvs	r5, #25856	; 0x6500
     c04:	5f646574 	svcpl	0x00646574
     c08:	006e6977 	rsbeq	r6, lr, r7, ror r9
     c0c:	5f44434c 	svcpl	0x0044434c
     c10:	636f6c43 	cmnvs	pc, #17152	; 0x4300
     c14:	6e495f6b 	cdpvs	15, 4, cr5, cr9, cr11, {3}
     c18:	6f007469 	svcvs	0x00007469
     c1c:	735f6666 	cmpvc	pc, #106954752	; 0x6600000
     c20:	00657a69 	rsbeq	r7, r5, r9, ror #20
     c24:	64696d5f 	strbtvs	r6, [r9], #-3423	; 0xfffff2a1
     c28:	00656c64 	rsbeq	r6, r5, r4, ror #24
     c2c:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
     c30:	7700676e 	strvc	r6, [r0, -lr, ror #14]
     c34:	695f6e69 	ldmdbvs	pc, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
     c38:	5f760064 	svcpl	0x00760064
     c3c:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
     c40:	5f760078 	svcpl	0x00760078
     c44:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
     c48:	634c0079 	movtvs	r0, #49273	; 0xc079
     c4c:	6e495f64 	cdpvs	15, 4, cr5, cr9, cr4, {3}
     c50:	41007469 	tstmi	r0, r9, ror #8
     c54:	62467272 	subvs	r7, r6, #536870919	; 0x20000007
     c58:	006c6553 	rsbeq	r6, ip, r3, asr r5
     c5c:	70615f5f 	rsbvc	r5, r1, pc, asr pc
     c60:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
     c64:	7475505f 	ldrbtvc	r5, [r5], #-95	; 0xffffffa1
     c68:	7869505f 	stmdavc	r9!, {r0, r1, r2, r3, r4, r6, ip, lr}^
     c6c:	4c006c65 	stcmi	12, cr6, [r0], {101}	; 0x65
     c70:	505f6463 	subspl	r6, pc, r3, ror #8
     c74:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
     c78:	634c0066 	movtvs	r0, #49254	; 0xc066
     c7c:	65475f64 	strbvs	r5, [r7, #-3940]	; 0xfffff09c
     c80:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
     c84:	425f6f66 	subsmi	r6, pc, #408	; 0x198
     c88:	6800504d 	stmdavs	r0, {r0, r2, r3, r6, ip, lr}
     c8c:	68676965 	stmdavs	r7!, {r0, r2, r5, r6, r8, fp, sp, lr}^
     c90:	69440074 	stmdbvs	r4, {r2, r4, r5, r6}^
     c94:	616c7073 	smcvs	50947	; 0xc703
     c98:	72665f79 	rsbvc	r5, r6, #484	; 0x1e4
     c9c:	00656d61 	rsbeq	r6, r5, r1, ror #26
     ca0:	5f64634c 	svcpl	0x0064634c
     ca4:	77617244 	strbvc	r7, [r1, -r4, asr #4]!
     ca8:	7261425f 	rsbvc	r4, r1, #-268435451	; 0xf0000005
     cac:	66756200 	ldrbtvs	r6, [r5], -r0, lsl #4
     cb0:	6d756e5f 	ldclvs	14, cr6, [r5, #-380]!	; 0xfffffe84
     cb4:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
     cb8:	6172445f 	cmnvs	r2, pc, asr r4
     cbc:	694c5f77 	stmdbvs	ip, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     cc0:	6200656e 	andvs	r6, r0, #461373440	; 0x1b800000
     cc4:	6c6f636b 	stclvs	3, cr6, [pc], #-428	; b20 <ABORT_STACK_SIZE+0x720>
     cc8:	6500726f 	strvs	r7, [r0, #-623]	; 0xfffffd91
     ccc:	7838676e 	ldmdavc	r8!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
     cd0:	66003631 			; <UNDEFINED> instruction: 0x66003631
     cd4:	69735f62 	ldmdbvs	r3!, {r1, r5, r6, r8, r9, sl, fp, ip, lr}^
     cd8:	7400657a 	strvc	r6, [r0], #-1402	; 0xfffffa86
     cdc:	00706d65 	rsbseq	r6, r0, r5, ror #26
     ce0:	4377656e 	cmnmi	r7, #461373440	; 0x1b800000
     ce4:	726f6c6f 	rsbvc	r6, pc, #28416	; 0x6f00
     ce8:	765f5f00 	ldrbvc	r5, [pc], -r0, lsl #30
     cec:	696c5f61 	stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
     cf0:	53007473 	movwpl	r7, #1139	; 0x473
     cf4:	63656c65 	cmnvs	r5, #25856	; 0x6500
     cf8:	5f646574 	svcpl	0x00646574
     cfc:	6d617266 	sfmvs	f7, 2, [r1, #-408]!	; 0xfffffe68
     d00:	70620065 	rsbvc	r0, r2, r5, rrx
     d04:	6f6d5f70 	svcvs	0x006d5f70
     d08:	4c006564 	cfstr32mi	mvfx6, [r0], {100}	; 0x64
     d0c:	445f6463 	ldrbmi	r6, [pc], #-1123	; d14 <ABORT_STACK_SIZE+0x914>
     d10:	5f776172 	svcpl	0x00776172
     d14:	5f504d42 	svcpl	0x00504d42
     d18:	656c6946 	strbvs	r6, [ip, #-2374]!	; 0xfffff6ba
     d1c:	6234325f 	eorsvs	r3, r4, #-268435451	; 0xf0000005
     d20:	4c007070 	stcmi	0, cr7, [r0], {112}	; 0x70
     d24:	455f6463 	ldrbmi	r6, [pc, #-1123]	; 8c9 <ABORT_STACK_SIZE+0x4c9>
     d28:	505f676e 	subspl	r6, pc, lr, ror #14
     d2c:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
     d30:	6f6f6c00 	svcvs	0x006f6c00
     d34:	75007370 	strvc	r7, [r0, #-880]	; 0xfffffc90
     d38:	616c6564 	cmnvs	ip, r4, ror #10
     d3c:	00665f79 	rsbeq	r5, r6, r9, ror pc
     d40:	5f64634c 	svcpl	0x0064634c
     d44:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0xfffffaad
     d48:	445f7463 	ldrbmi	r7, [pc], #-1123	; d50 <ABORT_STACK_SIZE+0x950>
     d4c:	6c707369 	ldclvs	3, cr7, [r0], #-420	; 0xfffffe5c
     d50:	465f7961 	ldrbmi	r7, [pc], -r1, ror #18
     d54:	656d6172 	strbvs	r6, [sp, #-370]!	; 0xfffffe8e
     d58:	6675425f 			; <UNDEFINED> instruction: 0x6675425f
     d5c:	00726566 	rsbseq	r6, r2, r6, ror #10
     d60:	78736f70 	ldmdavc	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
     d64:	736f7000 	cmnvc	pc, #0
     d68:	665f0079 			; <UNDEFINED> instruction: 0x665f0079
     d6c:	74737269 	ldrbtvc	r7, [r3], #-617	; 0xfffffd97
     d70:	6e616800 	cdpvs	8, 6, cr6, cr1, cr0, {0}
     d74:	31783631 	cmncc	r8, r1, lsr r6
     d78:	634c0036 	movtvs	r0, #49206	; 0xc036
     d7c:	65475f64 	strbvs	r5, [r7, #-3940]	; 0xfffff09c
     d80:	69505f74 	ldmdbvs	r0, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     d84:	5f6c6578 	svcpl	0x006c6578
     d88:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
     d8c:	00737365 	rsbseq	r7, r3, r5, ror #6
     d90:	62756f64 	rsbsvs	r6, r5, #100, 30	; 0x190
     d94:	4c00656c 	cfstr32mi	mvfx6, [r0], {108}	; 0x6c
     d98:	485f6463 	ldmdami	pc, {r0, r1, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>
     d9c:	505f6e61 	subspl	r6, pc, r1, ror #28
     da0:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
     da4:	7a697300 	bvc	1a5d9ac <STACK_SIZE+0x125d9ac>
     da8:	00745f65 	rsbseq	r5, r4, r5, ror #30
     dac:	5f717269 	svcpl	0x00717269
     db0:	75657571 	strbvc	r7, [r5, #-1393]!	; 0xfffffa8f
     db4:	00632e65 	rsbeq	r2, r3, r5, ror #28
     db8:	6e6f7266 	cdpvs	2, 6, cr7, cr15, cr6, {3}
     dbc:	65720074 	ldrbvs	r0, [r2, #-116]!	; 0xffffff8c
     dc0:	6e007261 	cdpvs	2, 0, cr7, cr0, cr1, {3}
     dc4:	6e5f7765 	cdpvs	7, 5, cr7, cr15, cr5, {3}
     dc8:	0065646f 	rsbeq	r6, r5, pc, ror #8
     dcc:	6d656c65 	stclvs	12, cr6, [r5, #-404]!	; 0xfffffe6c
     dd0:	00746e65 	rsbseq	r6, r4, r5, ror #28
     dd4:	5f79654b 	svcpl	0x0079654b
     dd8:	74696157 	strbtvc	r6, [r9], #-343	; 0xfffffea9
     ddc:	79654b5f 	stmdbvc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
     de0:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0xffffffa1
     de4:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
     de8:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
     dec:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
     df0:	79654b5f 	stmdbvc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
     df4:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0xffffffa1
     df8:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
     dfc:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
     e00:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
     e04:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     e08:	656b0074 	strbvs	r0, [fp, #-116]!	; 0xffffff8c
     e0c:	00632e79 	rsbeq	r2, r3, r9, ror lr
     e10:	5f79654b 	svcpl	0x0079654b
     e14:	6c6c6f50 	stclvs	15, cr6, [ip], #-320	; 0xfffffec0
     e18:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     e1c:	654b0074 	strbvs	r0, [fp, #-116]	; 0xffffff8c
     e20:	61575f79 	cmpvs	r7, r9, ror pc
     e24:	4b5f7469 	blmi	17ddfd0 <STACK_SIZE+0xfddfd0>
     e28:	525f7965 	subspl	r7, pc, #1654784	; 0x194000
     e2c:	61656c65 	cmnvs	r5, r5, ror #24
     e30:	00646573 	rsbeq	r6, r4, r3, ror r5
     e34:	5f79654b 	svcpl	0x0079654b
     e38:	5f525349 	svcpl	0x00525349
     e3c:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
     e40:	4c00656c 	cfstr32mi	mvfx6, [r0], {108}	; 0x6c
     e44:	495f4445 	ldmdbmi	pc, {r0, r2, r6, sl, lr}^	; <UNPREDICTABLE>
     e48:	0074696e 	rsbseq	r6, r4, lr, ror #18
     e4c:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
     e50:	63700063 	cmnvs	r0, #99	; 0x63
     e54:	6e695f62 	cdpvs	15, 6, cr5, cr9, cr2, {3}
     e58:	52007469 	andpl	r7, r0, #1761607680	; 0x69000000
     e5c:	415f6e75 	cmpmi	pc, r5, ror lr	; <UNPREDICTABLE>
     e60:	4d007070 	stcmi	0, cr7, [r0, #-448]	; 0xfffffe40
     e64:	006e6961 	rsbeq	r6, lr, r1, ror #18
     e68:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
     e6c:	6e495f31 	mcrvs	15, 2, r5, cr9, cr1, {1}
     e70:	6d007469 	cfstrsvs	mvf7, [r0, #-420]	; 0xfffffe5c
     e74:	2e6e6961 	cdpcs	9, 6, cr6, cr14, cr1, {3}
     e78:	70410063 	subvc	r0, r1, r3, rrx
     e7c:	65525f70 	ldrbvs	r5, [r2, #-3952]	; 0xfffff090
     e80:	73006461 	movwvc	r6, #1121	; 0x461
     e84:	6f746365 	svcvs	0x00746365
     e88:	44530072 	ldrbmi	r0, [r3], #-114	; 0xffffff8e
     e8c:	6165525f 	cmnvs	r5, pc, asr r2
     e90:	65535f64 	ldrbvs	r5, [r3, #-3940]	; 0xfffff09c
     e94:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
     e98:	72615500 	rsbvc	r5, r1, #0, 10
     e9c:	495f3174 	ldmdbmi	pc, {r2, r4, r5, r6, r8, ip, sp}^	; <UNPREDICTABLE>
     ea0:	455f5253 	ldrbmi	r5, [pc, #-595]	; c55 <ABORT_STACK_SIZE+0x855>
     ea4:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
     ea8:	69540065 	ldmdbvs	r4, {r0, r2, r5, r6}^
     eac:	3072656d 	rsbscc	r6, r2, sp, ror #10
     eb0:	746e495f 	strbtvc	r4, [lr], #-2399	; 0xfffff6a1
     eb4:	6c65445f 	cfstrdvs	mvd4, [r5], #-380	; 0xfffffe84
     eb8:	70007961 	andvc	r7, r0, r1, ror #18
     ebc:	615f6263 	cmpvs	pc, r3, ror #4
     ec0:	745f6464 	ldrbvc	r6, [pc], #-1124	; ec8 <ABORT_STACK_SIZE+0xac8>
     ec4:	696c5f6f 	stmdbvs	ip!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     ec8:	70007473 	andvc	r7, r0, r3, ror r4
     ecc:	6d5f6263 	lfmvs	f6, 2, [pc, #-396]	; d48 <ABORT_STACK_SIZE+0x948>
     ed0:	6f6c6c61 	svcvs	0x006c6c61
     ed4:	77730063 	ldrbvc	r0, [r3, -r3, rrx]!
     ed8:	665f7061 	ldrbvs	r7, [pc], -r1, rrx
     edc:	0067616c 	rsbeq	r6, r7, ip, ror #2
     ee0:	705f4150 	subsvc	r4, pc, r0, asr r1	; <UNPREDICTABLE>
     ee4:	5f656761 	svcpl	0x00656761
     ee8:	6f666e69 	svcvs	0x00666e69
     eec:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
     ef0:	6e730074 	mrcvs	0, 3, r0, cr3, cr4, {3}
     ef4:	61705f64 	cmnvs	r0, r4, ror #30
     ef8:	745f6567 	ldrbvc	r6, [pc], #-1383	; f00 <ABORT_STACK_SIZE+0xb00>
     efc:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     f00:	7361625f 	cmnvc	r1, #-268435451	; 0xf0000005
     f04:	77730065 	ldrbvc	r0, [r3, -r5, rrx]!
     f08:	756f7061 	strbvc	r7, [pc, #-97]!	; eaf <ABORT_STACK_SIZE+0xaaf>
     f0c:	69765f74 	ldmdbvs	r6!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     f10:	61757472 	cmnvs	r5, r2, ror r4
     f14:	64615f6c 	strbtvs	r5, [r1], #-3948	; 0xfffff094
     f18:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
     f1c:	6e730073 	mrcvs	0, 3, r0, cr3, cr3, {3}
     f20:	54545f64 	ldrbpl	r5, [r4], #-3940	; 0xfffff09c
     f24:	746e655f 	strbtvc	r6, [lr], #-1375	; 0xfffffaa1
     f28:	70007972 	andvc	r7, r0, r2, ror r9
     f2c:	2e656761 	cdpcs	7, 6, cr6, cr5, cr1, {3}
     f30:	77730063 	ldrbvc	r0, [r3, -r3, rrx]!
     f34:	756f7061 	strbvc	r7, [pc, #-97]!	; edb <ABORT_STACK_SIZE+0xadb>
     f38:	68705f74 	ldmdavs	r0!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     f3c:	63697379 	cmnvs	r9, #-469762047	; 0xe4000001
     f40:	615f6c61 	cmpvs	pc, r1, ror #24
     f44:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
     f48:	73007373 	movwvc	r7, #883	; 0x373
     f4c:	6f706177 	svcvs	0x00706177
     f50:	615f7475 	cmpvs	pc, r5, ror r4	; <UNPREDICTABLE>
     f54:	00646973 	rsbeq	r6, r4, r3, ror r9
     f58:	70617773 	rsbvc	r7, r1, r3, ror r7
     f5c:	5f74756f 	svcpl	0x0074756f
     f60:	74636573 	strbtvc	r6, [r3], #-1395	; 0xfffffa8d
     f64:	5f6e6f69 	svcpl	0x006e6f69
     f68:	73006469 	movwvc	r6, #1129	; 0x469
     f6c:	705f646e 	subsvc	r6, pc, lr, ror #8
     f70:	5f656761 	svcpl	0x00656761
     f74:	6c626174 	stfvse	f6, [r2], #-464	; 0xfffffe30
     f78:	6e695f65 	cdpvs	15, 6, cr5, cr9, cr5, {3}
     f7c:	00786564 	rsbseq	r6, r8, r4, ror #10
     f80:	5f747366 	svcpl	0x00747366
     f84:	655f5454 	ldrbvs	r5, [pc, #-1108]	; b38 <ABORT_STACK_SIZE+0x738>
     f88:	7972746e 	ldmdbvc	r2!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
     f8c:	6d656d00 	stclvs	13, cr6, [r5, #-0]
     f90:	00797063 	rsbseq	r7, r9, r3, rrx
     f94:	705f4150 	subsvc	r4, pc, r0, asr r1	; <UNPREDICTABLE>
     f98:	5f656761 	svcpl	0x00656761
     f9c:	6f666e69 	svcvs	0x00666e69
     fa0:	5f736900 	svcpl	0x00736900
     fa4:	6f6c6c61 	svcvs	0x006c6c61
     fa8:	65746163 	ldrbvs	r6, [r4, #-355]!	; 0xfffffe9d
     fac:	61700064 	cmnvs	r0, r4, rrx
     fb0:	635f6567 	cmpvs	pc, #432013312	; 0x19c00000
     fb4:	746e756f 	strbtvc	r7, [lr], #-1391	; 0xfffffa91
     fb8:	66007265 	strvs	r7, [r0], -r5, ror #4
     fbc:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
     fc0:	6464615f 	strbtvs	r6, [r4], #-351	; 0xfffffea1
     fc4:	6e730072 	mrcvs	0, 3, r0, cr3, cr2, {3}
     fc8:	61745f64 	cmnvs	r4, r4, ror #30
     fcc:	5f656c62 	svcpl	0x00656c62
     fd0:	7366666f 	cmnvc	r6, #116391936	; 0x6f00000
     fd4:	63007465 	movwvs	r7, #1125	; 0x465
     fd8:	615f7275 	cmpvs	pc, r5, ror r2	; <UNPREDICTABLE>
     fdc:	00646973 	rsbeq	r6, r4, r3, ror r9
     fe0:	6f6c6c61 	svcvs	0x006c6c61
     fe4:	65746163 	ldrbvs	r6, [r4, #-355]!	; 0xfffffe9d
     fe8:	6263705f 	rsbvs	r7, r3, #95	; 0x5f
     fec:	72747000 	rsbsvc	r7, r4, #0
     ff0:	4243505f 	submi	r5, r3, #95	; 0x5f
     ff4:	6572435f 	ldrbvs	r4, [r2, #-863]!	; 0xfffffca1
     ff8:	726f7461 	rsbvc	r7, pc, #1627389952	; 0x61000000
     ffc:	72747000 	rsbsvc	r7, r4, #0
    1000:	4243505f 	submi	r5, r3, #95	; 0x5f
    1004:	7275435f 	rsbsvc	r4, r5, #2080374785	; 0x7c000001
    1008:	746e6572 	strbtvc	r6, [lr], #-1394	; 0xfffffa8e
    100c:	62637000 	rsbvs	r7, r3, #0
    1010:	6464615f 	strbtvs	r6, [r4], #-351	; 0xfffffea1
    1014:	65670072 	strbvs	r0, [r7, #-114]!	; 0xffffff8e
    1018:	75635f74 	strbvc	r5, [r3, #-3956]!	; 0xfffff08c
    101c:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1020:	63705f74 	cmnvs	r0, #116, 30	; 0x1d0
    1024:	64615f62 	strbtvs	r5, [r1], #-3938	; 0xfffff09e
    1028:	65730072 	ldrbvs	r0, [r3, #-114]!	; 0xffffff8e
    102c:	75635f74 	strbvc	r5, [r3, #-3956]!	; 0xfffff08c
    1030:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1034:	63705f74 	cmnvs	r0, #116, 30	; 0x1d0
    1038:	64615f62 	strbtvs	r5, [r1], #-3938	; 0xfffff09e
    103c:	74700072 	ldrbtvc	r0, [r0], #-114	; 0xffffff8e
    1040:	43505f72 	cmpmi	r0, #456	; 0x1c8
    1044:	65485f42 	strbvs	r5, [r8, #-3906]	; 0xfffff0be
    1048:	50006461 	andpl	r6, r0, r1, ror #8
    104c:	4e5f4243 	cdpmi	2, 5, cr4, cr15, cr3, {2}
    1050:	0045444f 	subeq	r4, r5, pc, asr #8
    1054:	6f666562 	svcvs	0x00666562
    1058:	61006572 	tstvs	r0, r2, ror r5
    105c:	72657466 	rsbvc	r7, r5, #1711276032	; 0x66000000
    1060:	64646100 	strbtvs	r6, [r4], #-256	; 0xffffff00
    1064:	6263705f 	rsbvs	r7, r3, #95	; 0x5f
    1068:	62637000 	rsbvs	r7, r3, #0
    106c:	6c6c615f 	stfvse	f6, [ip], #-380	; 0xfffffe84
    1070:	7461636f 	strbtvc	r6, [r1], #-879	; 0xfffffc91
    1074:	632e726f 	teqvs	lr, #-268435450	; 0xf0000006
    1078:	41545300 	cmpmi	r4, r0, lsl #6
    107c:	425f4b43 	subsmi	r4, pc, #68608	; 0x10c00
    1080:	5f455341 	svcpl	0x00455341
    1084:	30505041 	subscc	r5, r0, r1, asr #32
    1088:	41545300 	cmpmi	r4, r0, lsl #6
    108c:	425f4b43 	subsmi	r4, pc, #68608	; 0x10c00
    1090:	5f455341 	svcpl	0x00455341
    1094:	31505041 	cmpcc	r0, r1, asr #32
    1098:	74654700 	strbtvc	r4, [r5], #-1792	; 0xfffff900
    109c:	5350435f 	cmppl	r0, #2080374785	; 0x7c000001
    10a0:	63700052 	cmnvs	r0, #82	; 0x52
    10a4:	72665f62 	rsbvc	r5, r6, #392	; 0x188
    10a8:	52006565 	andpl	r6, r0, #423624704	; 0x19400000
    10ac:	415f4d41 	cmpmi	pc, r1, asr #26
    10b0:	00305050 	eorseq	r5, r0, r0, asr r0
    10b4:	5f626370 	svcpl	0x00626370
    10b8:	30707061 	rsbscc	r7, r0, r1, rrx
    10bc:	6464615f 	strbtvs	r6, [r4], #-351	; 0xfffffea1
    10c0:	72700072 	rsbsvc	r0, r0, #114	; 0x72
    10c4:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
    10c8:	00632e73 	rsbeq	r2, r3, r3, ror lr
    10cc:	69676572 	stmdbvs	r7!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    10d0:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
    10d4:	63700073 	cmnvs	r0, #115	; 0x73
    10d8:	70615f62 	rsbvc	r5, r1, r2, ror #30
    10dc:	615f3170 	cmpvs	pc, r0, ror r1	; <UNPREDICTABLE>
    10e0:	00726464 	rsbseq	r6, r2, r4, ror #8
    10e4:	7262735f 	rsbvc	r7, r2, #2080374785	; 0x7c000001
    10e8:	6547006b 	strbvs	r0, [r7, #-107]	; 0xffffff95
    10ec:	65485f74 	strbvs	r5, [r8, #-3956]	; 0xfffff08c
    10f0:	4c5f7061 	mrrcmi	0, 6, r7, pc, cr1	; <UNPREDICTABLE>
    10f4:	74696d69 	strbtvc	r6, [r9], #-3433	; 0xfffff297
    10f8:	74654700 	strbtvc	r4, [r5], #-1792	; 0xfffff900
    10fc:	6174535f 	cmnvs	r4, pc, asr r3
    1100:	4c5f6b63 	mrrcmi	11, 6, r6, pc, cr3	; <UNPREDICTABLE>
    1104:	74696d69 	strbtvc	r6, [r9], #-3433	; 0xfffff297
    1108:	6e757200 	cdpvs	2, 7, cr7, cr5, cr0, {0}
    110c:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
    1110:	6800632e 	stmdavs	r0, {r1, r2, r3, r5, r8, r9, sp, lr}
    1114:	00706165 	rsbseq	r6, r0, r5, ror #2
    1118:	64646163 	strbtvs	r6, [r4], #-355	; 0xfffffe9d
    111c:	00745f72 	rsbseq	r5, r4, r2, ror pc
    1120:	5f746547 	svcpl	0x00746547
    1124:	63617453 	cmnvs	r1, #1392508928	; 0x53000000
    1128:	61425f6b 	cmpvs	r2, fp, ror #30
    112c:	70006573 	andvc	r6, r0, r3, ror r5
    1130:	48766572 	ldmdami	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    1134:	00706165 	rsbseq	r6, r0, r5, ror #2
    1138:	7478656e 	ldrbtvc	r6, [r8], #-1390	; 0xfffffa92
    113c:	70616548 	rsbvc	r6, r1, r8, asr #10
    1140:	74654700 	strbtvc	r4, [r5], #-1792	; 0xfffff900
    1144:	6165485f 	cmnvs	r5, pc, asr r8
    1148:	61425f70 	hvcvs	9712	; 0x25f0
    114c:	5f006573 	svcpl	0x00006573
    1150:	5f495a5f 	svcpl	0x00495a5f
    1154:	494d494c 	stmdbmi	sp, {r2, r3, r6, r8, fp, lr}^
    1158:	005f5f54 	subseq	r5, pc, r4, asr pc	; <UNPREDICTABLE>
    115c:	43484453 	movtmi	r4, #33875	; 0x8453
    1160:	444d435f 	strbmi	r4, [sp], #-863	; 0xfffffca1
    1164:	44530030 	ldrbmi	r0, [r3], #-48	; 0xffffffd0
    1168:	435f4348 	cmpmi	pc, #72, 6	; 0x20000001
    116c:	6b636f6c 	blvs	18dcf24 <STACK_SIZE+0x10dcf24>
    1170:	6f74535f 	svcvs	0x0074535f
    1174:	44530070 	ldrbmi	r0, [r3], #-112	; 0xffffff90
    1178:	435f4348 	cmpmi	pc, #72, 6	; 0x20000001
    117c:	0032444d 	eorseq	r4, r2, sp, asr #8
    1180:	43484453 	movtmi	r4, #33875	; 0x8453
    1184:	444d435f 	strbmi	r4, [sp], #-863	; 0xfffffca1
    1188:	44530033 	ldrbmi	r0, [r3], #-51	; 0xffffffcd
    118c:	435f4348 	cmpmi	pc, #72, 6	; 0x20000001
    1190:	0037444d 	eorseq	r4, r7, sp, asr #8
    1194:	43484453 	movtmi	r4, #33875	; 0x8453
    1198:	444d435f 	strbmi	r4, [sp], #-863	; 0xfffffca1
    119c:	44530038 	ldrbmi	r0, [r3], #-56	; 0xffffffc8
    11a0:	495f4348 	ldmdbmi	pc, {r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    11a4:	455f5253 	ldrbmi	r5, [pc, #-595]	; f59 <ABORT_STACK_SIZE+0xb59>
    11a8:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
    11ac:	44530065 	ldrbmi	r0, [r3], #-101	; 0xffffff9b
    11b0:	425f4348 	subsmi	r4, pc, #72, 6	; 0x20000001
    11b4:	6f507375 	svcvs	0x00507375
    11b8:	5f726577 	svcpl	0x00726577
    11bc:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xfffff0bd
    11c0:	006c6f72 	rsbeq	r6, ip, r2, ror pc
    11c4:	43484453 	movtmi	r4, #33875	; 0x8453
    11c8:	444d435f 	strbmi	r4, [sp], #-863	; 0xfffffca1
    11cc:	74003535 	strvc	r3, [r0], #-1333	; 0xfffffacb
    11d0:	635f706d 	cmpvs	pc, #109	; 0x6d
    11d4:	00617061 	rsbeq	r7, r1, r1, rrx
    11d8:	63686473 	cmnvs	r8, #1929379840	; 0x73000000
    11dc:	5300632e 	movwpl	r6, #814	; 0x32e
    11e0:	5f434844 	svcpl	0x00434844
    11e4:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xfffff0b0
    11e8:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    11ec:	44530074 	ldrbmi	r0, [r3], #-116	; 0xffffff8c
    11f0:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    11f4:	535f6574 	cmppl	pc, #116, 10	; 0x1d000000
    11f8:	6f746365 	svcvs	0x00746365
    11fc:	44530072 	ldrbmi	r0, [r3], #-114	; 0xffffff8e
    1200:	415f4348 	cmpmi	pc, r8, asr #6
    1204:	36444d43 	strbcc	r4, [r4], -r3, asr #26
    1208:	6962345f 	stmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, ip, sp}^
    120c:	64730074 	ldrbtvs	r0, [r3], #-116	; 0xffffff8c
    1210:	6163725f 	cmnvs	r3, pc, asr r2
    1214:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
    1218:	68435f43 	stmdavs	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    121c:	65676e61 	strbvs	r6, [r7, #-3681]!	; 0xfffff19f
    1220:	7461445f 	strbtvc	r4, [r1], #-1119	; 0xfffffba1
    1224:	6469575f 	strbtvs	r5, [r9], #-1887	; 0xfffff8a1
    1228:	345f6874 	ldrbcc	r6, [pc], #-2164	; 1230 <ABORT_STACK_SIZE+0xe30>
    122c:	00746962 	rsbseq	r6, r4, r2, ror #18
    1230:	43484453 	movtmi	r4, #33875	; 0x8453
    1234:	6f6c435f 	svcvs	0x006c435f
    1238:	535f6b63 	cmppl	pc, #101376	; 0x18c00
    123c:	6c707075 	ldclvs	0, cr7, [r0], #-468	; 0xfffffe2c
    1240:	44530079 	ldrbmi	r0, [r3], #-121	; 0xffffff87
    1244:	495f4348 	ldmdbmi	pc, {r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    1248:	0074696e 	rsbseq	r6, r4, lr, ror #18
    124c:	5f667562 	svcpl	0x00667562
    1250:	62007277 	andvs	r7, r0, #1879048199	; 0x70000007
    1254:	725f6675 	subsvc	r6, pc, #122683392	; 0x7500000
    1258:	00646165 	rsbeq	r6, r4, r5, ror #2
    125c:	43484453 	movtmi	r4, #33875	; 0x8453
    1260:	7261435f 	rsbvc	r4, r1, #2080374785	; 0x7c000001
    1264:	6e495f64 	cdpvs	15, 4, cr5, cr9, cr4, {3}
    1268:	53007469 	movwpl	r7, #1129	; 0x469
    126c:	5f434844 	svcpl	0x00434844
    1270:	444d4341 	strbmi	r4, [sp], #-833	; 0xfffffcbf
    1274:	6d003134 	stfvss	f3, [r0, #-208]	; 0xffffff30
    1278:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
    127c:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
    1280:	5f307265 	svcpl	0x00307265
    1284:	616c6544 	cmnvs	ip, r4, asr #10
    1288:	69740079 	ldmdbvs	r4!, {r0, r3, r4, r5, r6}^
    128c:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
    1290:	5f640063 	svcpl	0x00640063
    1294:	00766964 	rsbseq	r6, r6, r4, ror #18
    1298:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
    129c:	65475f31 	strbvs	r5, [r7, #-3889]	; 0xfffff0cf
    12a0:	746e4974 	strbtvc	r4, [lr], #-2420	; 0xfffff68c
    12a4:	006d754e 	rsbeq	r7, sp, lr, asr #10
    12a8:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
    12ac:	65535f31 	ldrbvs	r5, [r3, #-3889]	; 0xfffff0cf
    12b0:	535f646e 	cmppl	pc, #1845493760	; 0x6e000000
    12b4:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
    12b8:	61750067 	cmnvs	r5, r7, rrx
    12bc:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
    12c0:	72615500 	rsbvc	r5, r1, #0, 10
    12c4:	475f3174 			; <UNDEFINED> instruction: 0x475f3174
    12c8:	505f7465 	subspl	r7, pc, r5, ror #8
    12cc:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    12d0:	55006465 	strpl	r6, [r0, #-1125]	; 0xfffffb9b
    12d4:	31747261 	cmncc	r4, r1, ror #4
    12d8:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    12dc:	79425f64 	stmdbvc	r2, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
    12e0:	73006574 	movwvc	r6, #1396	; 0x574
    12e4:	656c7274 	strbvs	r7, [ip, #-628]!	; 0xfffffd8c
    12e8:	5f5f006e 	svcpl	0x005f006e
    12ec:	70797463 	rsbsvc	r7, r9, r3, ror #8
    12f0:	74705f65 	ldrbtvc	r5, [r0], #-3941	; 0xfffff09b
    12f4:	005f5f72 	subseq	r5, pc, r2, ror pc	; <UNPREDICTABLE>
    12f8:	64756162 	ldrbtvs	r6, [r5], #-354	; 0xfffffe9e
    12fc:	645f7500 	ldrbvs	r7, [pc], #-1280	; 1304 <ABORT_STACK_SIZE+0xf04>
    1300:	6c007669 	stcvs	6, cr7, [r0], {105}	; 0x69
    1304:	49747361 	ldmdbmi	r4!, {r0, r5, r6, r8, r9, ip, sp, lr}^
    1308:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
    130c:	6e696d00 	cdpvs	13, 6, cr6, cr9, cr0, {0}
    1310:	61007375 	tstvs	r0, r5, ror r3
    1314:	00696f74 	rsbeq	r6, r9, r4, ror pc
    1318:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
    131c:	65475f31 	strbvs	r5, [r7, #-3889]	; 0xfffff0cf
    1320:	68435f74 	stmdavs	r3, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1324:	73007261 	movwvc	r7, #609	; 0x261
    1328:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
    132c:	55003267 	strpl	r3, [r0, #-615]	; 0xfffffd99
    1330:	31747261 	cmncc	r4, r1, ror #4
    1334:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    1338:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
    133c:	7200676e 	andvc	r6, r0, #28835840	; 0x1b80000
    1340:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
    1344:	Address 0x00001344 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <STACK_SIZE+0x8d0d24>
   4:	6f532820 	svcvs	0x00532820
   8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
   c:	43207972 	teqmi	r0, #1867776	; 0x1c8000
  10:	4265646f 	rsbmi	r6, r5, #1862270976	; 0x6f000000
  14:	68636e65 	stmdavs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  18:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
  1c:	30322065 	eorscc	r2, r2, r5, rrx
  20:	312e3331 	teqcc	lr, r1, lsr r3
  24:	34322d31 	ldrtcc	r2, [r2], #-3377	; 0xfffff2cf
  28:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  2c:	00312e38 	eorseq	r2, r1, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003c41 	andeq	r3, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000032 	andeq	r0, r0, r2, lsr r0
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	06003941 	streq	r3, [r0], -r1, asr #18
  1c:	0841070a 	stmdaeq	r1, {r1, r3, r8, r9, sl}^
  20:	0a020901 	beq	8242c <IRQ_STACK_SIZE+0x7a42c>
  24:	12020c05 	andne	r0, r2, #1280	; 0x500
  28:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  2c:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  30:	1b011a01 	blne	4683c <IRQ_STACK_SIZE+0x3e83c>
  34:	22021e03 	andcs	r1, r2, #3, 28	; 0x30
  38:	44012a01 	strmi	r2, [r1], #-2561	; 0xfffff5ff
  3c:	Address 0x0000003c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	400001f8 	strdmi	r0, [r0], -r8
      1c:	00000018 	andeq	r0, r0, r8, lsl r0
      20:	0000000c 	andeq	r0, r0, ip
      24:	00000000 	andeq	r0, r0, r0
      28:	40000210 	andmi	r0, r0, r0, lsl r2
      2c:	0000001c 	andeq	r0, r0, ip, lsl r0
      30:	0000000c 	andeq	r0, r0, ip
      34:	00000000 	andeq	r0, r0, r0
      38:	4000022c 	andmi	r0, r0, ip, lsr #4
      3c:	0000001c 	andeq	r0, r0, ip, lsl r0
      40:	0000000c 	andeq	r0, r0, ip
      44:	00000000 	andeq	r0, r0, r0
      48:	40000248 	andmi	r0, r0, r8, asr #4
      4c:	0000001c 	andeq	r0, r0, ip, lsl r0
      50:	0000000c 	andeq	r0, r0, ip
      54:	00000000 	andeq	r0, r0, r0
      58:	40000264 	andmi	r0, r0, r4, ror #4
      5c:	0000001c 	andeq	r0, r0, ip, lsl r0
      60:	0000000c 	andeq	r0, r0, ip
      64:	00000000 	andeq	r0, r0, r0
      68:	40000280 	andmi	r0, r0, r0, lsl #5
      6c:	0000001c 	andeq	r0, r0, ip, lsl r0
      70:	00000024 	andeq	r0, r0, r4, lsr #32
      74:	00000000 	andeq	r0, r0, r0
      78:	4000029c 	mulmi	r0, ip, r2
      7c:	0000002c 	andeq	r0, r0, ip, lsr #32
      80:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      84:	07810880 	streq	r0, [r1, r0, lsl #17]
      88:	05830682 	streq	r0, [r3, #1666]	; 0x682
      8c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      90:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
      94:	0000040b 	andeq	r0, r0, fp, lsl #8
      98:	0000001c 	andeq	r0, r0, ip, lsl r0
      9c:	00000000 	andeq	r0, r0, r0
      a0:	400002c8 	andmi	r0, r0, r8, asr #5
      a4:	0000002c 	andeq	r0, r0, ip, lsr #32
      a8:	460c0d42 	strmi	r0, [ip], -r2, asr #26
      ac:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      b0:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
      b4:	0000040b 	andeq	r0, r0, fp, lsl #8
      b8:	00000020 	andeq	r0, r0, r0, lsr #32
      bc:	00000000 	andeq	r0, r0, r0
      c0:	400002f4 	strdmi	r0, [r0], -r4
      c4:	00000024 	andeq	r0, r0, r4, lsr #32
      c8:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
      cc:	05840683 	streq	r0, [r4, #1667]	; 0x683
      d0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      d4:	0c46028e 	sfmeq	f0, 2, [r6], {142}	; 0x8e
      d8:	0000040b 	andeq	r0, r0, fp, lsl #8
      dc:	00000024 	andeq	r0, r0, r4, lsr #32
      e0:	00000000 	andeq	r0, r0, r0
      e4:	40000318 	andmi	r0, r0, r8, lsl r3
      e8:	00000034 	andeq	r0, r0, r4, lsr r0
      ec:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
      f0:	07850884 	streq	r0, [r5, r4, lsl #17]
      f4:	05870686 	streq	r0, [r7, #1670]	; 0x686
      f8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      fc:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     100:	0000040b 	andeq	r0, r0, fp, lsl #8
     104:	00000024 	andeq	r0, r0, r4, lsr #32
     108:	00000000 	andeq	r0, r0, r0
     10c:	4000034c 	andmi	r0, r0, ip, asr #6
     110:	000000f8 	strdeq	r0, [r0], -r8
     114:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     118:	07810880 	streq	r0, [r1, r0, lsl #17]
     11c:	05830682 	streq	r0, [r3, #1666]	; 0x682
     120:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     124:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     128:	0000040b 	andeq	r0, r0, fp, lsl #8
     12c:	00000028 	andeq	r0, r0, r8, lsr #32
     130:	00000000 	andeq	r0, r0, r0
     134:	40000444 	andmi	r0, r0, r4, asr #8
     138:	000000b8 	strheq	r0, [r0], -r8
     13c:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     140:	09810a80 	stmibeq	r1, {r7, r9, fp}
     144:	07830882 	streq	r0, [r3, r2, lsl #17]
     148:	05850684 	streq	r0, [r5, #1668]	; 0x684
     14c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     150:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     154:	0000040b 	andeq	r0, r0, fp, lsl #8
     158:	00000028 	andeq	r0, r0, r8, lsr #32
     15c:	00000000 	andeq	r0, r0, r0
     160:	400004fc 	strdmi	r0, [r0], -ip
     164:	000000a4 	andeq	r0, r0, r4, lsr #1
     168:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     16c:	09810a80 	stmibeq	r1, {r7, r9, fp}
     170:	07830882 	streq	r0, [r3, r2, lsl #17]
     174:	05850684 	streq	r0, [r5, #1668]	; 0x684
     178:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     17c:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     180:	0000040b 	andeq	r0, r0, fp, lsl #8
     184:	00000028 	andeq	r0, r0, r8, lsr #32
     188:	00000000 	andeq	r0, r0, r0
     18c:	400005a0 	andmi	r0, r0, r0, lsr #11
     190:	000000a4 	andeq	r0, r0, r4, lsr #1
     194:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     198:	09810a80 	stmibeq	r1, {r7, r9, fp}
     19c:	07830882 	streq	r0, [r3, r2, lsl #17]
     1a0:	05850684 	streq	r0, [r5, #1668]	; 0x684
     1a4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     1a8:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     1ac:	0000040b 	andeq	r0, r0, fp, lsl #8
     1b0:	0000000c 	andeq	r0, r0, ip
     1b4:	00000000 	andeq	r0, r0, r0
     1b8:	40000644 	andmi	r0, r0, r4, asr #12
     1bc:	00000050 	andeq	r0, r0, r0, asr r0
     1c0:	0000000c 	andeq	r0, r0, ip
     1c4:	00000000 	andeq	r0, r0, r0
     1c8:	40000694 	mulmi	r0, r4, r6
     1cc:	00000054 	andeq	r0, r0, r4, asr r0
     1d0:	0000000c 	andeq	r0, r0, ip
     1d4:	00000000 	andeq	r0, r0, r0
     1d8:	400006e8 	andmi	r0, r0, r8, ror #13
     1dc:	00000054 	andeq	r0, r0, r4, asr r0
     1e0:	00000020 	andeq	r0, r0, r0, lsr #32
     1e4:	00000000 	andeq	r0, r0, r0
     1e8:	4000073c 	andmi	r0, r0, ip, lsr r7
     1ec:	00000038 	andeq	r0, r0, r8, lsr r0
     1f0:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     1f4:	05840683 	streq	r0, [r4, #1667]	; 0x683
     1f8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     1fc:	0c4a028e 	sfmeq	f0, 2, [sl], {142}	; 0x8e
     200:	0000040b 	andeq	r0, r0, fp, lsl #8
     204:	0000001c 	andeq	r0, r0, ip, lsl r0
     208:	00000000 	andeq	r0, r0, r0
     20c:	40000774 	andmi	r0, r0, r4, ror r7
     210:	00000070 	andeq	r0, r0, r0, ror r0
     214:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     218:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     21c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     220:	0000040b 	andeq	r0, r0, fp, lsl #8
     224:	0000001c 	andeq	r0, r0, ip, lsl r0
     228:	00000000 	andeq	r0, r0, r0
     22c:	400007e4 	andmi	r0, r0, r4, ror #15
     230:	00000060 	andeq	r0, r0, r0, rrx
     234:	480c0d44 	stmdami	ip, {r2, r6, r8, sl, fp}
     238:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     23c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     240:	0000040b 	andeq	r0, r0, fp, lsl #8
     244:	00000020 	andeq	r0, r0, r0, lsr #32
     248:	00000000 	andeq	r0, r0, r0
     24c:	40000844 	andmi	r0, r0, r4, asr #16
     250:	00000040 	andeq	r0, r0, r0, asr #32
     254:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     258:	05840683 	streq	r0, [r4, #1667]	; 0x683
     25c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     260:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     264:	0000040b 	andeq	r0, r0, fp, lsl #8
     268:	00000020 	andeq	r0, r0, r0, lsr #32
     26c:	00000000 	andeq	r0, r0, r0
     270:	40000884 	andmi	r0, r0, r4, lsl #17
     274:	00000028 	andeq	r0, r0, r8, lsr #32
     278:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     27c:	05840683 	streq	r0, [r4, #1667]	; 0x683
     280:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     284:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     288:	0000040b 	andeq	r0, r0, fp, lsl #8
     28c:	00000020 	andeq	r0, r0, r0, lsr #32
     290:	00000000 	andeq	r0, r0, r0
     294:	400008ac 	andmi	r0, r0, ip, lsr #17
     298:	00000028 	andeq	r0, r0, r8, lsr #32
     29c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     2a0:	05840683 	streq	r0, [r4, #1667]	; 0x683
     2a4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     2a8:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     2ac:	0000040b 	andeq	r0, r0, fp, lsl #8
     2b0:	00000028 	andeq	r0, r0, r8, lsr #32
     2b4:	00000000 	andeq	r0, r0, r0
     2b8:	400008d4 	ldrdmi	r0, [r0], -r4
     2bc:	0000007c 	andeq	r0, r0, ip, ror r0
     2c0:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     2c4:	09810a80 	stmibeq	r1, {r7, r9, fp}
     2c8:	07830882 	streq	r0, [r3, r2, lsl #17]
     2cc:	05850684 	streq	r0, [r5, #1668]	; 0x684
     2d0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     2d4:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     2d8:	0000040b 	andeq	r0, r0, fp, lsl #8
     2dc:	00000024 	andeq	r0, r0, r4, lsr #32
     2e0:	00000000 	andeq	r0, r0, r0
     2e4:	40000950 	andmi	r0, r0, r0, asr r9
     2e8:	0000008c 	andeq	r0, r0, ip, lsl #1
     2ec:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     2f0:	07810880 	streq	r0, [r1, r0, lsl #17]
     2f4:	05830682 	streq	r0, [r3, #1666]	; 0x682
     2f8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     2fc:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     300:	0000040b 	andeq	r0, r0, fp, lsl #8
     304:	0000000c 	andeq	r0, r0, ip
     308:	00000000 	andeq	r0, r0, r0
     30c:	400009dc 	ldrdmi	r0, [r0], -ip
     310:	00000008 	andeq	r0, r0, r8
     314:	0000000c 	andeq	r0, r0, ip
     318:	00000000 	andeq	r0, r0, r0
     31c:	400009e4 	andmi	r0, r0, r4, ror #19
     320:	00000008 	andeq	r0, r0, r8
     324:	0000000c 	andeq	r0, r0, ip
     328:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     32c:	7c020001 	stcvc	0, cr0, [r2], {1}
     330:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     334:	00000028 	andeq	r0, r0, r8, lsr #32
     338:	00000324 	andeq	r0, r0, r4, lsr #6
     33c:	400009ec 	andmi	r0, r0, ip, ror #19
     340:	00000848 	andeq	r0, r0, r8, asr #16
     344:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     348:	0a850b84 	beq	fe143160 <IRQ_STACK_BASE+0xba143160>
     34c:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     350:	06890788 	streq	r0, [r9], r8, lsl #15
     354:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     358:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     35c:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     360:	00000020 	andeq	r0, r0, r0, lsr #32
     364:	00000324 	andeq	r0, r0, r4, lsr #6
     368:	40001234 	andmi	r1, r0, r4, lsr r2
     36c:	00000080 	andeq	r0, r0, r0, lsl #1
     370:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     374:	05840683 	streq	r0, [r4, #1667]	; 0x683
     378:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     37c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     380:	0000040b 	andeq	r0, r0, fp, lsl #8
     384:	00000020 	andeq	r0, r0, r0, lsr #32
     388:	00000324 	andeq	r0, r0, r4, lsr #6
     38c:	400012b4 			; <UNDEFINED> instruction: 0x400012b4
     390:	00000088 	andeq	r0, r0, r8, lsl #1
     394:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     398:	05840683 	streq	r0, [r4, #1667]	; 0x683
     39c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     3a0:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     3a4:	0000040b 	andeq	r0, r0, fp, lsl #8
     3a8:	00000020 	andeq	r0, r0, r0, lsr #32
     3ac:	00000324 	andeq	r0, r0, r4, lsr #6
     3b0:	4000133c 	andmi	r1, r0, ip, lsr r3
     3b4:	00000088 	andeq	r0, r0, r8, lsl #1
     3b8:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     3bc:	05840683 	streq	r0, [r4, #1667]	; 0x683
     3c0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     3c4:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     3c8:	0000040b 	andeq	r0, r0, fp, lsl #8
     3cc:	00000020 	andeq	r0, r0, r0, lsr #32
     3d0:	00000324 	andeq	r0, r0, r4, lsr #6
     3d4:	400013c4 	andmi	r1, r0, r4, asr #7
     3d8:	00000088 	andeq	r0, r0, r8, lsl #1
     3dc:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     3e0:	05840683 	streq	r0, [r4, #1667]	; 0x683
     3e4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     3e8:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     3ec:	0000040b 	andeq	r0, r0, fp, lsl #8
     3f0:	0000001c 	andeq	r0, r0, ip, lsl r0
     3f4:	00000324 	andeq	r0, r0, r4, lsr #6
     3f8:	4000144c 	andmi	r1, r0, ip, asr #8
     3fc:	0000005c 	andeq	r0, r0, ip, asr r0
     400:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     404:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     408:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     40c:	0000040b 	andeq	r0, r0, fp, lsl #8
     410:	0000001c 	andeq	r0, r0, ip, lsl r0
     414:	00000324 	andeq	r0, r0, r4, lsr #6
     418:	400014a8 	andmi	r1, r0, r8, lsr #9
     41c:	0000002c 	andeq	r0, r0, ip, lsr #32
     420:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     424:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     428:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     42c:	0000040b 	andeq	r0, r0, fp, lsl #8
     430:	0000000c 	andeq	r0, r0, ip
     434:	00000324 	andeq	r0, r0, r4, lsr #6
     438:	400014d4 	ldrdmi	r1, [r0], -r4
     43c:	00000030 	andeq	r0, r0, r0, lsr r0
     440:	0000000c 	andeq	r0, r0, ip
     444:	00000324 	andeq	r0, r0, r4, lsr #6
     448:	40001504 	andmi	r1, r0, r4, lsl #10
     44c:	0000001c 	andeq	r0, r0, ip, lsl r0
     450:	0000000c 	andeq	r0, r0, ip
     454:	00000324 	andeq	r0, r0, r4, lsr #6
     458:	40001520 	andmi	r1, r0, r0, lsr #10
     45c:	00000034 	andeq	r0, r0, r4, lsr r0
     460:	0000000c 	andeq	r0, r0, ip
     464:	00000324 	andeq	r0, r0, r4, lsr #6
     468:	40001554 	andmi	r1, r0, r4, asr r5
     46c:	00000030 	andeq	r0, r0, r0, lsr r0
     470:	0000000c 	andeq	r0, r0, ip
     474:	00000324 	andeq	r0, r0, r4, lsr #6
     478:	40001584 	andmi	r1, r0, r4, lsl #11
     47c:	0000001c 	andeq	r0, r0, ip, lsl r0
     480:	0000000c 	andeq	r0, r0, ip
     484:	00000324 	andeq	r0, r0, r4, lsr #6
     488:	400015a0 	andmi	r1, r0, r0, lsr #11
     48c:	00000020 	andeq	r0, r0, r0, lsr #32
     490:	0000000c 	andeq	r0, r0, ip
     494:	00000324 	andeq	r0, r0, r4, lsr #6
     498:	400015c0 	andmi	r1, r0, r0, asr #11
     49c:	00000034 	andeq	r0, r0, r4, lsr r0
     4a0:	0000000c 	andeq	r0, r0, ip
     4a4:	00000324 	andeq	r0, r0, r4, lsr #6
     4a8:	400015f4 	strdmi	r1, [r0], -r4
     4ac:	00000030 	andeq	r0, r0, r0, lsr r0
     4b0:	0000000c 	andeq	r0, r0, ip
     4b4:	00000324 	andeq	r0, r0, r4, lsr #6
     4b8:	40001624 	andmi	r1, r0, r4, lsr #12
     4bc:	0000001c 	andeq	r0, r0, ip, lsl r0
     4c0:	0000000c 	andeq	r0, r0, ip
     4c4:	00000324 	andeq	r0, r0, r4, lsr #6
     4c8:	40001640 	andmi	r1, r0, r0, asr #12
     4cc:	00000020 	andeq	r0, r0, r0, lsr #32
     4d0:	0000000c 	andeq	r0, r0, ip
     4d4:	00000324 	andeq	r0, r0, r4, lsr #6
     4d8:	40001660 	andmi	r1, r0, r0, ror #12
     4dc:	00000034 	andeq	r0, r0, r4, lsr r0
     4e0:	00000014 	andeq	r0, r0, r4, lsl r0
     4e4:	00000324 	andeq	r0, r0, r4, lsr #6
     4e8:	40001694 	mulmi	r0, r4, r6
     4ec:	00000044 	andeq	r0, r0, r4, asr #32
     4f0:	84040e4a 	strhi	r0, [r4], #-3658	; 0xfffff1b6
     4f4:	00000001 	andeq	r0, r0, r1
     4f8:	00000014 	andeq	r0, r0, r4, lsl r0
     4fc:	00000324 	andeq	r0, r0, r4, lsr #6
     500:	400016d8 	ldrdmi	r1, [r0], -r8
     504:	00000048 	andeq	r0, r0, r8, asr #32
     508:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
     50c:	00018502 	andeq	r8, r1, r2, lsl #10
     510:	0000000c 	andeq	r0, r0, ip
     514:	00000324 	andeq	r0, r0, r4, lsr #6
     518:	40001720 	andmi	r1, r0, r0, lsr #14
     51c:	0000003c 	andeq	r0, r0, ip, lsr r0
     520:	0000000c 	andeq	r0, r0, ip
     524:	00000324 	andeq	r0, r0, r4, lsr #6
     528:	4000175c 	andmi	r1, r0, ip, asr r7
     52c:	0000003c 	andeq	r0, r0, ip, lsr r0
     530:	0000000c 	andeq	r0, r0, ip
     534:	00000324 	andeq	r0, r0, r4, lsr #6
     538:	40001798 	mulmi	r0, r8, r7
     53c:	00000164 	andeq	r0, r0, r4, ror #2
     540:	0000000c 	andeq	r0, r0, ip
     544:	00000324 	andeq	r0, r0, r4, lsr #6
     548:	400018fc 	strdmi	r1, [r0], -ip
     54c:	00000164 	andeq	r0, r0, r4, ror #2
     550:	00000024 	andeq	r0, r0, r4, lsr #32
     554:	00000324 	andeq	r0, r0, r4, lsr #6
     558:	40001a60 	andmi	r1, r0, r0, ror #20
     55c:	000000a8 	andeq	r0, r0, r8, lsr #1
     560:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     564:	07840883 	streq	r0, [r4, r3, lsl #17]
     568:	05860685 	streq	r0, [r6, #1669]	; 0x685
     56c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     570:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     574:	0000040b 	andeq	r0, r0, fp, lsl #8
     578:	00000028 	andeq	r0, r0, r8, lsr #32
     57c:	00000324 	andeq	r0, r0, r4, lsr #6
     580:	40001b08 	andmi	r1, r0, r8, lsl #22
     584:	000008dc 	ldrdeq	r0, [r0], -ip
     588:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     58c:	0a850b84 	beq	fe1433a4 <IRQ_STACK_BASE+0xba1433a4>
     590:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     594:	06890788 	streq	r0, [r9], r8, lsl #15
     598:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     59c:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     5a0:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     5a4:	00000024 	andeq	r0, r0, r4, lsr #32
     5a8:	00000324 	andeq	r0, r0, r4, lsr #6
     5ac:	400023e4 	andmi	r2, r0, r4, ror #7
     5b0:	000000e0 	andeq	r0, r0, r0, ror #1
     5b4:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     5b8:	07840883 	streq	r0, [r4, r3, lsl #17]
     5bc:	05860685 	streq	r0, [r6, #1669]	; 0x685
     5c0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     5c4:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     5c8:	0000040b 	andeq	r0, r0, fp, lsl #8
     5cc:	00000024 	andeq	r0, r0, r4, lsr #32
     5d0:	00000324 	andeq	r0, r0, r4, lsr #6
     5d4:	400024c4 	andmi	r2, r0, r4, asr #9
     5d8:	000000f8 	strdeq	r0, [r0], -r8
     5dc:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     5e0:	07840883 	streq	r0, [r4, r3, lsl #17]
     5e4:	05860685 	streq	r0, [r6, #1669]	; 0x685
     5e8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     5ec:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     5f0:	0000040b 	andeq	r0, r0, fp, lsl #8
     5f4:	00000020 	andeq	r0, r0, r0, lsr #32
     5f8:	00000324 	andeq	r0, r0, r4, lsr #6
     5fc:	400025bc 			; <UNDEFINED> instruction: 0x400025bc
     600:	0000084c 	andeq	r0, r0, ip, asr #16
     604:	841c0e44 	ldrhi	r0, [ip], #-3652	; 0xfffff1bc
     608:	86068507 	strhi	r8, [r6], -r7, lsl #10
     60c:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     610:	8a028903 	bhi	a2a24 <IRQ_STACK_SIZE+0x9aa24>
     614:	400e4401 	andmi	r4, lr, r1, lsl #8
     618:	0000000c 	andeq	r0, r0, ip
     61c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     620:	7c020001 	stcvc	0, cr0, [r2], {1}
     624:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     628:	0000000c 	andeq	r0, r0, ip
     62c:	00000618 	andeq	r0, r0, r8, lsl r6
     630:	40002e08 	andmi	r2, r0, r8, lsl #28
     634:	00000018 	andeq	r0, r0, r8, lsl r0
     638:	0000000c 	andeq	r0, r0, ip
     63c:	00000618 	andeq	r0, r0, r8, lsl r6
     640:	40002e20 	andmi	r2, r0, r0, lsr #28
     644:	00000014 	andeq	r0, r0, r4, lsl r0
     648:	0000000c 	andeq	r0, r0, ip
     64c:	00000618 	andeq	r0, r0, r8, lsl r6
     650:	40002e34 	andmi	r2, r0, r4, lsr lr
     654:	00000018 	andeq	r0, r0, r8, lsl r0
     658:	0000000c 	andeq	r0, r0, ip
     65c:	00000618 	andeq	r0, r0, r8, lsl r6
     660:	40002e4c 	andmi	r2, r0, ip, asr #28
     664:	0000004c 	andeq	r0, r0, ip, asr #32
     668:	0000000c 	andeq	r0, r0, ip
     66c:	00000618 	andeq	r0, r0, r8, lsl r6
     670:	40002e98 	mulmi	r0, r8, lr
     674:	0000004c 	andeq	r0, r0, ip, asr #32
     678:	00000014 	andeq	r0, r0, r4, lsl r0
     67c:	00000618 	andeq	r0, r0, r8, lsl r6
     680:	40002ee4 	andmi	r2, r0, r4, ror #29
     684:	00000084 	andeq	r0, r0, r4, lsl #1
     688:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
     68c:	00018502 	andeq	r8, r1, r2, lsl #10
     690:	00000014 	andeq	r0, r0, r4, lsl r0
     694:	00000618 	andeq	r0, r0, r8, lsl r6
     698:	40002f68 	andmi	r2, r0, r8, ror #30
     69c:	0000008c 	andeq	r0, r0, ip, lsl #1
     6a0:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
     6a4:	00018502 	andeq	r8, r1, r2, lsl #10
     6a8:	0000000c 	andeq	r0, r0, ip
     6ac:	00000618 	andeq	r0, r0, r8, lsl r6
     6b0:	40002ff4 	strdmi	r2, [r0], -r4
     6b4:	00000048 	andeq	r0, r0, r8, asr #32
     6b8:	0000000c 	andeq	r0, r0, ip
     6bc:	00000618 	andeq	r0, r0, r8, lsl r6
     6c0:	4000303c 	andmi	r3, r0, ip, lsr r0
     6c4:	0000001c 	andeq	r0, r0, ip, lsl r0
     6c8:	0000000c 	andeq	r0, r0, ip
     6cc:	00000618 	andeq	r0, r0, r8, lsl r6
     6d0:	40003058 	andmi	r3, r0, r8, asr r0
     6d4:	00000018 	andeq	r0, r0, r8, lsl r0
     6d8:	0000000c 	andeq	r0, r0, ip
     6dc:	00000618 	andeq	r0, r0, r8, lsl r6
     6e0:	40003070 	andmi	r3, r0, r0, ror r0
     6e4:	00000018 	andeq	r0, r0, r8, lsl r0
     6e8:	0000000c 	andeq	r0, r0, ip
     6ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     6f0:	7c020001 	stcvc	0, cr0, [r2], {1}
     6f4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     6f8:	00000028 	andeq	r0, r0, r8, lsr #32
     6fc:	000006e8 	andeq	r0, r0, r8, ror #13
     700:	40003088 	andmi	r3, r0, r8, lsl #1
     704:	000007c4 	andeq	r0, r0, r4, asr #15
     708:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     70c:	0a850b84 	beq	fe143524 <IRQ_STACK_BASE+0xba143524>
     710:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     714:	06890788 	streq	r0, [r9], r8, lsl #15
     718:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     71c:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     720:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     724:	0000000c 	andeq	r0, r0, ip
     728:	000006e8 	andeq	r0, r0, r8, ror #13
     72c:	4000384c 	andmi	r3, r0, ip, asr #16
     730:	00000004 	andeq	r0, r0, r4
     734:	0000000c 	andeq	r0, r0, ip
     738:	000006e8 	andeq	r0, r0, r8, ror #13
     73c:	40003850 	andmi	r3, r0, r0, asr r8
     740:	00000068 	andeq	r0, r0, r8, rrx
     744:	0000001c 	andeq	r0, r0, ip, lsl r0
     748:	000006e8 	andeq	r0, r0, r8, ror #13
     74c:	400038b8 			; <UNDEFINED> instruction: 0x400038b8
     750:	000001c8 	andeq	r0, r0, r8, asr #3
     754:	84180e44 	ldrhi	r0, [r8], #-3652	; 0xfffff1bc
     758:	86058506 	strhi	r8, [r5], -r6, lsl #10
     75c:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     760:	00018902 	andeq	r8, r1, r2, lsl #18
     764:	00000020 	andeq	r0, r0, r0, lsr #32
     768:	000006e8 	andeq	r0, r0, r8, ror #13
     76c:	40003a80 	andmi	r3, r0, r0, lsl #21
     770:	0000017c 	andeq	r0, r0, ip, ror r1
     774:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     778:	86068507 	strhi	r8, [r6], -r7, lsl #10
     77c:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     780:	8a028903 	bhi	a2b94 <IRQ_STACK_SIZE+0x9ab94>
     784:	280e5401 	stmdacs	lr, {r0, sl, ip, lr}
     788:	00000014 	andeq	r0, r0, r4, lsl r0
     78c:	000006e8 	andeq	r0, r0, r8, ror #13
     790:	40003bfc 	strdmi	r3, [r0], -ip
     794:	00000030 	andeq	r0, r0, r0, lsr r0
     798:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     79c:	00000001 	andeq	r0, r0, r1
     7a0:	0000000c 	andeq	r0, r0, ip
     7a4:	000006e8 	andeq	r0, r0, r8, ror #13
     7a8:	40003c2c 	andmi	r3, r0, ip, lsr #24
     7ac:	00000028 	andeq	r0, r0, r8, lsr #32
     7b0:	0000000c 	andeq	r0, r0, ip
     7b4:	000006e8 	andeq	r0, r0, r8, ror #13
     7b8:	40003c54 	andmi	r3, r0, r4, asr ip
     7bc:	00000024 	andeq	r0, r0, r4, lsr #32
     7c0:	00000018 	andeq	r0, r0, r8, lsl r0
     7c4:	000006e8 	andeq	r0, r0, r8, ror #13
     7c8:	40003c78 	andmi	r3, r0, r8, ror ip
     7cc:	00000088 	andeq	r0, r0, r8, lsl #1
     7d0:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     7d4:	86028503 	strhi	r8, [r2], -r3, lsl #10
     7d8:	00000001 	andeq	r0, r0, r1
     7dc:	00000018 	andeq	r0, r0, r8, lsl r0
     7e0:	000006e8 	andeq	r0, r0, r8, ror #13
     7e4:	40003d00 	andmi	r3, r0, r0, lsl #26
     7e8:	00000088 	andeq	r0, r0, r8, lsl #1
     7ec:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     7f0:	86028503 	strhi	r8, [r2], -r3, lsl #10
     7f4:	00000001 	andeq	r0, r0, r1
     7f8:	0000000c 	andeq	r0, r0, ip
     7fc:	000006e8 	andeq	r0, r0, r8, ror #13
     800:	40003d88 	andmi	r3, r0, r8, lsl #27
     804:	00000014 	andeq	r0, r0, r4, lsl r0
     808:	00000020 	andeq	r0, r0, r0, lsr #32
     80c:	000006e8 	andeq	r0, r0, r8, ror #13
     810:	40003d9c 	mulmi	r0, ip, sp
     814:	000000a4 	andeq	r0, r0, r4, lsr #1
     818:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     81c:	86068507 	strhi	r8, [r6], -r7, lsl #10
     820:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     824:	8a028903 	bhi	a2c38 <IRQ_STACK_SIZE+0x9ac38>
     828:	300e4201 	andcc	r4, lr, r1, lsl #4
     82c:	00000020 	andeq	r0, r0, r0, lsr #32
     830:	000006e8 	andeq	r0, r0, r8, ror #13
     834:	40003e40 	andmi	r3, r0, r0, asr #28
     838:	0000008c 	andeq	r0, r0, ip, lsl #1
     83c:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     840:	86068507 	strhi	r8, [r6], -r7, lsl #10
     844:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     848:	8a028903 	bhi	a2c5c <IRQ_STACK_SIZE+0x9ac5c>
     84c:	280e4201 	stmdacs	lr, {r0, r9, lr}
     850:	0000000c 	andeq	r0, r0, ip
     854:	000006e8 	andeq	r0, r0, r8, ror #13
     858:	40003ecc 	andmi	r3, r0, ip, asr #29
     85c:	00000028 	andeq	r0, r0, r8, lsr #32
     860:	0000000c 	andeq	r0, r0, ip
     864:	000006e8 	andeq	r0, r0, r8, ror #13
     868:	40003ef4 	strdmi	r3, [r0], -r4
     86c:	00000034 	andeq	r0, r0, r4, lsr r0
     870:	0000000c 	andeq	r0, r0, ip
     874:	000006e8 	andeq	r0, r0, r8, ror #13
     878:	40003f28 	andmi	r3, r0, r8, lsr #30
     87c:	0000001c 	andeq	r0, r0, ip, lsl r0
     880:	0000000c 	andeq	r0, r0, ip
     884:	000006e8 	andeq	r0, r0, r8, ror #13
     888:	40003f44 	andmi	r3, r0, r4, asr #30
     88c:	00000024 	andeq	r0, r0, r4, lsr #32
     890:	00000028 	andeq	r0, r0, r8, lsr #32
     894:	000006e8 	andeq	r0, r0, r8, ror #13
     898:	40003f68 	andmi	r3, r0, r8, ror #30
     89c:	00000144 	andeq	r0, r0, r4, asr #2
     8a0:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     8a4:	0a850b84 	beq	fe1436bc <IRQ_STACK_BASE+0xba1436bc>
     8a8:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     8ac:	06890788 	streq	r0, [r9], r8, lsl #15
     8b0:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     8b4:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     8b8:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     8bc:	00000020 	andeq	r0, r0, r0, lsr #32
     8c0:	000006e8 	andeq	r0, r0, r8, ror #13
     8c4:	400040ac 	andmi	r4, r0, ip, lsr #1
     8c8:	000003c8 	andeq	r0, r0, r8, asr #7
     8cc:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     8d0:	86068507 	strhi	r8, [r6], -r7, lsl #10
     8d4:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     8d8:	8a028903 	bhi	a2cec <IRQ_STACK_SIZE+0x9acec>
     8dc:	780e4201 	stmdavc	lr, {r0, r9, lr}
     8e0:	00000020 	andeq	r0, r0, r0, lsr #32
     8e4:	000006e8 	andeq	r0, r0, r8, ror #13
     8e8:	40004474 	andmi	r4, r0, r4, ror r4
     8ec:	00000174 	andeq	r0, r0, r4, ror r1
     8f0:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     8f4:	86068507 	strhi	r8, [r6], -r7, lsl #10
     8f8:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     8fc:	8a028903 	bhi	a2d10 <IRQ_STACK_SIZE+0x9ad10>
     900:	680e4201 	stmdavs	lr, {r0, r9, lr}
     904:	00000028 	andeq	r0, r0, r8, lsr #32
     908:	000006e8 	andeq	r0, r0, r8, ror #13
     90c:	400045e8 	andmi	r4, r0, r8, ror #11
     910:	0000021c 	andeq	r0, r0, ip, lsl r2
     914:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     918:	0a850b84 	beq	fe143730 <IRQ_STACK_BASE+0xba143730>
     91c:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     920:	06890788 	streq	r0, [r9], r8, lsl #15
     924:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     928:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     92c:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     930:	0000001c 	andeq	r0, r0, ip, lsl r0
     934:	000006e8 	andeq	r0, r0, r8, ror #13
     938:	40004804 	andmi	r4, r0, r4, lsl #16
     93c:	00000080 	andeq	r0, r0, r0, lsl #1
     940:	84140e44 	ldrhi	r0, [r4], #-3652	; 0xfffff1bc
     944:	86048505 	strhi	r8, [r4], -r5, lsl #10
     948:	88028703 	stmdahi	r2, {r0, r1, r8, r9, sl, pc}
     94c:	00000001 	andeq	r0, r0, r1
     950:	00000014 	andeq	r0, r0, r4, lsl r0
     954:	000006e8 	andeq	r0, r0, r8, ror #13
     958:	40004884 	andmi	r4, r0, r4, lsl #17
     95c:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     960:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     964:	00000001 	andeq	r0, r0, r1
     968:	00000028 	andeq	r0, r0, r8, lsr #32
     96c:	000006e8 	andeq	r0, r0, r8, ror #13
     970:	40004a38 	andmi	r4, r0, r8, lsr sl
     974:	00000238 	andeq	r0, r0, r8, lsr r2
     978:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     97c:	0a850b84 	beq	fe143794 <IRQ_STACK_BASE+0xba143794>
     980:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     984:	06890788 	streq	r0, [r9], r8, lsl #15
     988:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     98c:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     990:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     994:	0000001c 	andeq	r0, r0, ip, lsl r0
     998:	000006e8 	andeq	r0, r0, r8, ror #13
     99c:	40004c70 	andmi	r4, r0, r0, ror ip
     9a0:	0000004c 	andeq	r0, r0, ip, asr #32
     9a4:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     9a8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     9ac:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     9b0:	0000040b 	andeq	r0, r0, fp, lsl #8
     9b4:	0000000c 	andeq	r0, r0, ip
     9b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     9bc:	7c020001 	stcvc	0, cr0, [r2], {1}
     9c0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     9c4:	00000024 	andeq	r0, r0, r4, lsr #32
     9c8:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
     9cc:	40004cbc 			; <UNDEFINED> instruction: 0x40004cbc
     9d0:	0000005c 	andeq	r0, r0, ip, asr r0
     9d4:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     9d8:	07840883 	streq	r0, [r4, r3, lsl #17]
     9dc:	05860685 	streq	r0, [r6, #1669]	; 0x685
     9e0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     9e4:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     9e8:	0000040b 	andeq	r0, r0, fp, lsl #8
     9ec:	00000020 	andeq	r0, r0, r0, lsr #32
     9f0:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
     9f4:	40004d18 	andmi	r4, r0, r8, lsl sp
     9f8:	00000050 	andeq	r0, r0, r0, asr r0
     9fc:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     a00:	05840683 	streq	r0, [r4, #1667]	; 0x683
     a04:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     a08:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     a0c:	0000040b 	andeq	r0, r0, fp, lsl #8
     a10:	0000000c 	andeq	r0, r0, ip
     a14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a18:	7c020001 	stcvc	0, cr0, [r2], {1}
     a1c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a20:	0000000c 	andeq	r0, r0, ip
     a24:	00000a10 	andeq	r0, r0, r0, lsl sl
     a28:	40004d68 	andmi	r4, r0, r8, ror #26
     a2c:	00000014 	andeq	r0, r0, r4, lsl r0
     a30:	0000000c 	andeq	r0, r0, ip
     a34:	00000a10 	andeq	r0, r0, r0, lsl sl
     a38:	40004d7c 	andmi	r4, r0, ip, ror sp
     a3c:	00000014 	andeq	r0, r0, r4, lsl r0
     a40:	0000000c 	andeq	r0, r0, ip
     a44:	00000a10 	andeq	r0, r0, r0, lsl sl
     a48:	40004d90 	mulmi	r0, r0, sp
     a4c:	00000018 	andeq	r0, r0, r8, lsl r0
     a50:	0000000c 	andeq	r0, r0, ip
     a54:	00000a10 	andeq	r0, r0, r0, lsl sl
     a58:	40004da8 	andmi	r4, r0, r8, lsr #27
     a5c:	0000001c 	andeq	r0, r0, ip, lsl r0
     a60:	0000000c 	andeq	r0, r0, ip
     a64:	00000a10 	andeq	r0, r0, r0, lsl sl
     a68:	40004dc4 	andmi	r4, r0, r4, asr #27
     a6c:	00000030 	andeq	r0, r0, r0, lsr r0
     a70:	00000020 	andeq	r0, r0, r0, lsr #32
     a74:	00000a10 	andeq	r0, r0, r0, lsl sl
     a78:	40004df4 	strdmi	r4, [r0], -r4	; <UNPREDICTABLE>
     a7c:	000000a8 	andeq	r0, r0, r8, lsr #1
     a80:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     a84:	05840683 	streq	r0, [r4, #1667]	; 0x683
     a88:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     a8c:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     a90:	0000040b 	andeq	r0, r0, fp, lsl #8
     a94:	0000000c 	andeq	r0, r0, ip
     a98:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a9c:	7c020001 	stcvc	0, cr0, [r2], {1}
     aa0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     aa4:	0000000c 	andeq	r0, r0, ip
     aa8:	00000a94 	muleq	r0, r4, sl
     aac:	40004e9c 	mulmi	r0, ip, lr
     ab0:	00000024 	andeq	r0, r0, r4, lsr #32
     ab4:	0000000c 	andeq	r0, r0, ip
     ab8:	00000a94 	muleq	r0, r4, sl
     abc:	40004ec0 	andmi	r4, r0, r0, asr #29
     ac0:	0000001c 	andeq	r0, r0, ip, lsl r0
     ac4:	0000000c 	andeq	r0, r0, ip
     ac8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     acc:	7c020001 	stcvc	0, cr0, [r2], {1}
     ad0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ad4:	00000024 	andeq	r0, r0, r4, lsr #32
     ad8:	00000ac4 	andeq	r0, r0, r4, asr #21
     adc:	40004edc 	ldrdmi	r4, [r0], -ip
     ae0:	0000004c 	andeq	r0, r0, ip, asr #32
     ae4:	440c0d44 	strmi	r0, [ip], #-3396	; 0xfffff2bc
     ae8:	07840883 	streq	r0, [r4, r3, lsl #17]
     aec:	05860685 	streq	r0, [r6, #1669]	; 0x685
     af0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     af4:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     af8:	0000040b 	andeq	r0, r0, fp, lsl #8
     afc:	0000001c 	andeq	r0, r0, ip, lsl r0
     b00:	00000ac4 	andeq	r0, r0, r4, asr #21
     b04:	40004f28 	andmi	r4, r0, r8, lsr #30
     b08:	00000184 	andeq	r0, r0, r4, lsl #3
     b0c:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     b10:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     b14:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     b18:	0000040b 	andeq	r0, r0, fp, lsl #8
     b1c:	0000000c 	andeq	r0, r0, ip
     b20:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b24:	7c020001 	stcvc	0, cr0, [r2], {1}
     b28:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b2c:	00000028 	andeq	r0, r0, r8, lsr #32
     b30:	00000b1c 	andeq	r0, r0, ip, lsl fp
     b34:	400050ac 	andmi	r5, r0, ip, lsr #1
     b38:	0000032c 	andeq	r0, r0, ip, lsr #6
     b3c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     b40:	0a850b84 	beq	fe143958 <IRQ_STACK_BASE+0xba143958>
     b44:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     b48:	06890788 	streq	r0, [r9], r8, lsl #15
     b4c:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     b50:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     b54:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     b58:	0000000c 	andeq	r0, r0, ip
     b5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b60:	7c020001 	stcvc	0, cr0, [r2], {1}
     b64:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b68:	00000020 	andeq	r0, r0, r0, lsr #32
     b6c:	00000b58 	andeq	r0, r0, r8, asr fp
     b70:	400053d8 	ldrdmi	r5, [r0], -r8
     b74:	0000002c 	andeq	r0, r0, ip, lsr #32
     b78:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     b7c:	05840683 	streq	r0, [r4, #1667]	; 0x683
     b80:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     b84:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     b88:	0000040b 	andeq	r0, r0, fp, lsl #8
     b8c:	00000020 	andeq	r0, r0, r0, lsr #32
     b90:	00000b58 	andeq	r0, r0, r8, asr fp
     b94:	40005404 	andmi	r5, r0, r4, lsl #8
     b98:	00000078 	andeq	r0, r0, r8, ror r0
     b9c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     ba0:	05840683 	streq	r0, [r4, #1667]	; 0x683
     ba4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     ba8:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     bac:	0000040b 	andeq	r0, r0, fp, lsl #8
     bb0:	0000000c 	andeq	r0, r0, ip
     bb4:	00000b58 	andeq	r0, r0, r8, asr fp
     bb8:	4000547c 	andmi	r5, r0, ip, ror r4
     bbc:	00000014 	andeq	r0, r0, r4, lsl r0
     bc0:	0000000c 	andeq	r0, r0, ip
     bc4:	00000b58 	andeq	r0, r0, r8, asr fp
     bc8:	40005490 	mulmi	r0, r0, r4
     bcc:	00000014 	andeq	r0, r0, r4, lsl r0
     bd0:	0000000c 	andeq	r0, r0, ip
     bd4:	00000b58 	andeq	r0, r0, r8, asr fp
     bd8:	400054a4 	andmi	r5, r0, r4, lsr #9
     bdc:	0000001c 	andeq	r0, r0, ip, lsl r0
     be0:	0000000c 	andeq	r0, r0, ip
     be4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     be8:	7c020001 	stcvc	0, cr0, [r2], {1}
     bec:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bf0:	00000020 	andeq	r0, r0, r0, lsr #32
     bf4:	00000be0 	andeq	r0, r0, r0, ror #23
     bf8:	400054c0 	andmi	r5, r0, r0, asr #9
     bfc:	00000030 	andeq	r0, r0, r0, lsr r0
     c00:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     c04:	05840683 	streq	r0, [r4, #1667]	; 0x683
     c08:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     c0c:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     c10:	0000040b 	andeq	r0, r0, fp, lsl #8
     c14:	00000028 	andeq	r0, r0, r8, lsr #32
     c18:	00000be0 	andeq	r0, r0, r0, ror #23
     c1c:	400054f0 	strdmi	r5, [r0], -r0
     c20:	0000008c 	andeq	r0, r0, ip, lsl #1
     c24:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     c28:	09840a83 	stmibeq	r4, {r0, r1, r7, r9, fp}
     c2c:	07860885 	streq	r0, [r6, r5, lsl #17]
     c30:	05880687 	streq	r0, [r8, #1671]	; 0x687
     c34:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     c38:	0c4e028e 	sfmeq	f0, 2, [lr], {142}	; 0x8e
     c3c:	0000040b 	andeq	r0, r0, fp, lsl #8
     c40:	00000020 	andeq	r0, r0, r0, lsr #32
     c44:	00000be0 	andeq	r0, r0, r0, ror #23
     c48:	4000557c 	andmi	r5, r0, ip, ror r5
     c4c:	0000002c 	andeq	r0, r0, ip, lsr #32
     c50:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     c54:	05840683 	streq	r0, [r4, #1667]	; 0x683
     c58:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     c5c:	0c46028e 	sfmeq	f0, 2, [r6], {142}	; 0x8e
     c60:	0000040b 	andeq	r0, r0, fp, lsl #8
     c64:	00000020 	andeq	r0, r0, r0, lsr #32
     c68:	00000be0 	andeq	r0, r0, r0, ror #23
     c6c:	400055a8 	andmi	r5, r0, r8, lsr #11
     c70:	0000002c 	andeq	r0, r0, ip, lsr #32
     c74:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     c78:	05840683 	streq	r0, [r4, #1667]	; 0x683
     c7c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     c80:	0c46028e 	sfmeq	f0, 2, [r6], {142}	; 0x8e
     c84:	0000040b 	andeq	r0, r0, fp, lsl #8
     c88:	0000000c 	andeq	r0, r0, ip
     c8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c90:	7c020001 	stcvc	0, cr0, [r2], {1}
     c94:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c98:	0000000c 	andeq	r0, r0, ip
     c9c:	00000c88 	andeq	r0, r0, r8, lsl #25
     ca0:	400055d4 	ldrdmi	r5, [r0], -r4
     ca4:	0000004c 	andeq	r0, r0, ip, asr #32
     ca8:	0000000c 	andeq	r0, r0, ip
     cac:	00000c88 	andeq	r0, r0, r8, lsl #25
     cb0:	40005620 	andmi	r5, r0, r0, lsr #12
     cb4:	00000008 	andeq	r0, r0, r8
     cb8:	0000000c 	andeq	r0, r0, ip
     cbc:	00000c88 	andeq	r0, r0, r8, lsl #25
     cc0:	40005628 	andmi	r5, r0, r8, lsr #12
     cc4:	0000000c 	andeq	r0, r0, ip
     cc8:	0000000c 	andeq	r0, r0, ip
     ccc:	00000c88 	andeq	r0, r0, r8, lsl #25
     cd0:	40005634 	andmi	r5, r0, r4, lsr r6
     cd4:	00000010 	andeq	r0, r0, r0, lsl r0
     cd8:	0000000c 	andeq	r0, r0, ip
     cdc:	00000c88 	andeq	r0, r0, r8, lsl #25
     ce0:	40005644 	andmi	r5, r0, r4, asr #12
     ce4:	0000000c 	andeq	r0, r0, ip
     ce8:	00000010 	andeq	r0, r0, r0, lsl r0
     cec:	00000c88 	andeq	r0, r0, r8, lsl #25
     cf0:	40005650 	andmi	r5, r0, r0, asr r6
     cf4:	00000038 	andeq	r0, r0, r8, lsr r0
     cf8:	00080e42 	andeq	r0, r8, r2, asr #28
     cfc:	0000000c 	andeq	r0, r0, ip
     d00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d04:	7c020001 	stcvc	0, cr0, [r2], {1}
     d08:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d0c:	00000014 	andeq	r0, r0, r4, lsl r0
     d10:	00000cfc 	strdeq	r0, [r0], -ip
     d14:	40005688 	andmi	r5, r0, r8, lsl #13
     d18:	000000a8 	andeq	r0, r0, r8, lsr #1
     d1c:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     d20:	00000001 	andeq	r0, r0, r1
     d24:	0000001c 	andeq	r0, r0, ip, lsl r0
     d28:	00000cfc 	strdeq	r0, [r0], -ip
     d2c:	40005730 	andmi	r5, r0, r0, lsr r7
     d30:	00000310 	andeq	r0, r0, r0, lsl r3
     d34:	84180e48 	ldrhi	r0, [r8], #-3656	; 0xfffff1b8
     d38:	86058506 	strhi	r8, [r5], -r6, lsl #10
     d3c:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     d40:	00018902 	andeq	r8, r1, r2, lsl #18
     d44:	0000000c 	andeq	r0, r0, ip
     d48:	00000cfc 	strdeq	r0, [r0], -ip
     d4c:	40005a40 	andmi	r5, r0, r0, asr #20
     d50:	00000040 	andeq	r0, r0, r0, asr #32
     d54:	0000000c 	andeq	r0, r0, ip
     d58:	00000cfc 	strdeq	r0, [r0], -ip
     d5c:	40005a80 	andmi	r5, r0, r0, lsl #21
     d60:	00000044 	andeq	r0, r0, r4, asr #32
     d64:	0000000c 	andeq	r0, r0, ip
     d68:	00000cfc 	strdeq	r0, [r0], -ip
     d6c:	40005ac4 	andmi	r5, r0, r4, asr #21
     d70:	00000018 	andeq	r0, r0, r8, lsl r0
     d74:	0000000c 	andeq	r0, r0, ip
     d78:	00000cfc 	strdeq	r0, [r0], -ip
     d7c:	40005adc 	ldrdmi	r5, [r0], -ip
     d80:	00000060 	andeq	r0, r0, r0, rrx
     d84:	0000000c 	andeq	r0, r0, ip
     d88:	00000cfc 	strdeq	r0, [r0], -ip
     d8c:	40005b3c 	andmi	r5, r0, ip, lsr fp
     d90:	00000068 	andeq	r0, r0, r8, rrx
     d94:	0000000c 	andeq	r0, r0, ip
     d98:	00000cfc 	strdeq	r0, [r0], -ip
     d9c:	40005ba4 	andmi	r5, r0, r4, lsr #23
     da0:	00000060 	andeq	r0, r0, r0, rrx
     da4:	0000000c 	andeq	r0, r0, ip
     da8:	00000cfc 	strdeq	r0, [r0], -ip
     dac:	40005c04 	andmi	r5, r0, r4, lsl #24
     db0:	000000bc 	strheq	r0, [r0], -ip
     db4:	0000000c 	andeq	r0, r0, ip
     db8:	00000cfc 	strdeq	r0, [r0], -ip
     dbc:	40005cc0 	andmi	r5, r0, r0, asr #25
     dc0:	00000068 	andeq	r0, r0, r8, rrx
     dc4:	0000000c 	andeq	r0, r0, ip
     dc8:	00000cfc 	strdeq	r0, [r0], -ip
     dcc:	40005d28 	andmi	r5, r0, r8, lsr #26
     dd0:	0000006c 	andeq	r0, r0, ip, rrx
     dd4:	0000000c 	andeq	r0, r0, ip
     dd8:	00000cfc 	strdeq	r0, [r0], -ip
     ddc:	40005d94 	mulmi	r0, r4, sp
     de0:	00000088 	andeq	r0, r0, r8, lsl #1
     de4:	0000000c 	andeq	r0, r0, ip
     de8:	00000cfc 	strdeq	r0, [r0], -ip
     dec:	40005e1c 	andmi	r5, r0, ip, lsl lr
     df0:	000000c0 	andeq	r0, r0, r0, asr #1
     df4:	00000024 	andeq	r0, r0, r4, lsr #32
     df8:	00000cfc 	strdeq	r0, [r0], -ip
     dfc:	40005edc 	ldrdmi	r5, [r0], -ip
     e00:	000000e0 	andeq	r0, r0, r0, ror #1
     e04:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     e08:	07840883 	streq	r0, [r4, r3, lsl #17]
     e0c:	05860685 	streq	r0, [r6, #1669]	; 0x685
     e10:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     e14:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     e18:	0000040b 	andeq	r0, r0, fp, lsl #8
     e1c:	0000000c 	andeq	r0, r0, ip
     e20:	00000cfc 	strdeq	r0, [r0], -ip
     e24:	40005fbc 			; <UNDEFINED> instruction: 0x40005fbc
     e28:	0000008c 	andeq	r0, r0, ip, lsl #1
     e2c:	0000000c 	andeq	r0, r0, ip
     e30:	00000cfc 	strdeq	r0, [r0], -ip
     e34:	40006048 	andmi	r6, r0, r8, asr #32
     e38:	000000cc 	andeq	r0, r0, ip, asr #1
     e3c:	00000018 	andeq	r0, r0, r8, lsl r0
     e40:	00000cfc 	strdeq	r0, [r0], -ip
     e44:	40006114 	andmi	r6, r0, r4, lsl r1
     e48:	00000110 	andeq	r0, r0, r0, lsl r1
     e4c:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     e50:	86028503 	strhi	r8, [r2], -r3, lsl #10
     e54:	00000001 	andeq	r0, r0, r1
     e58:	00000018 	andeq	r0, r0, r8, lsl r0
     e5c:	00000cfc 	strdeq	r0, [r0], -ip
     e60:	40006224 	andmi	r6, r0, r4, lsr #4
     e64:	00000124 	andeq	r0, r0, r4, lsr #2
     e68:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     e6c:	86028503 	strhi	r8, [r2], -r3, lsl #10
     e70:	00000001 	andeq	r0, r0, r1
     e74:	0000000c 	andeq	r0, r0, ip
     e78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     e7c:	7c020001 	stcvc	0, cr0, [r2], {1}
     e80:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     e84:	0000000c 	andeq	r0, r0, ip
     e88:	00000e74 	andeq	r0, r0, r4, ror lr
     e8c:	40006348 	andmi	r6, r0, r8, asr #6
     e90:	00000084 	andeq	r0, r0, r4, lsl #1
     e94:	0000001c 	andeq	r0, r0, ip, lsl r0
     e98:	00000e74 	andeq	r0, r0, r4, ror lr
     e9c:	400063cc 	andmi	r6, r0, ip, asr #7
     ea0:	000000b8 	strheq	r0, [r0], -r8
     ea4:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     ea8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     eac:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     eb0:	0000040b 	andeq	r0, r0, fp, lsl #8
     eb4:	0000000c 	andeq	r0, r0, ip
     eb8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ebc:	7c020001 	stcvc	0, cr0, [r2], {1}
     ec0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ec4:	00000018 	andeq	r0, r0, r8, lsl r0
     ec8:	00000eb4 			; <UNDEFINED> instruction: 0x00000eb4
     ecc:	40006488 	andmi	r6, r0, r8, lsl #9
     ed0:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ed4:	84080e4c 	strhi	r0, [r8], #-3660	; 0xfffff1b4
     ed8:	48018502 	stmdami	r1, {r1, r8, sl, pc}
     edc:	0000100e 	andeq	r1, r0, lr
     ee0:	0000000c 	andeq	r0, r0, ip
     ee4:	00000eb4 			; <UNDEFINED> instruction: 0x00000eb4
     ee8:	40006558 	andmi	r6, r0, r8, asr r5
     eec:	00000054 	andeq	r0, r0, r4, asr r0
     ef0:	00000014 	andeq	r0, r0, r4, lsl r0
     ef4:	00000eb4 			; <UNDEFINED> instruction: 0x00000eb4
     ef8:	400065ac 	andmi	r6, r0, ip, lsr #11
     efc:	0000006c 	andeq	r0, r0, ip, rrx
     f00:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     f04:	00000001 	andeq	r0, r0, r1
     f08:	00000024 	andeq	r0, r0, r4, lsr #32
     f0c:	00000eb4 			; <UNDEFINED> instruction: 0x00000eb4
     f10:	40006618 	andmi	r6, r0, r8, lsl r6
     f14:	00000098 	muleq	r0, r8, r0
     f18:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     f1c:	03810480 	orreq	r0, r1, #128, 8	; 0x80000000
     f20:	01830282 	orreq	r0, r3, r2, lsl #5
     f24:	088b0984 	stmeq	fp, {r2, r7, r8, fp}
     f28:	068e078d 	streq	r0, [lr], sp, lsl #15
     f2c:	140b0c42 	strne	r0, [fp], #-3138	; 0xfffff3be
     f30:	0000000c 	andeq	r0, r0, ip
     f34:	00000eb4 			; <UNDEFINED> instruction: 0x00000eb4
     f38:	400066b0 			; <UNDEFINED> instruction: 0x400066b0
     f3c:	00000028 	andeq	r0, r0, r8, lsr #32
     f40:	0000000c 	andeq	r0, r0, ip
     f44:	00000eb4 			; <UNDEFINED> instruction: 0x00000eb4
     f48:	400066d8 	ldrdmi	r6, [r0], -r8
     f4c:	0000001c 	andeq	r0, r0, ip, lsl r0
     f50:	00000024 	andeq	r0, r0, r4, lsr #32
     f54:	00000eb4 			; <UNDEFINED> instruction: 0x00000eb4
     f58:	400066f4 	strdmi	r6, [r0], -r4
     f5c:	000000cc 	andeq	r0, r0, ip, asr #1
     f60:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     f64:	07850884 	streq	r0, [r5, r4, lsl #17]
     f68:	05870686 	streq	r0, [r7, #1670]	; 0x686
     f6c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     f70:	0c46028e 	sfmeq	f0, 2, [r6], {142}	; 0x8e
     f74:	0000040b 	andeq	r0, r0, fp, lsl #8
     f78:	00000024 	andeq	r0, r0, r4, lsr #32
     f7c:	00000eb4 			; <UNDEFINED> instruction: 0x00000eb4
     f80:	400067c0 	andmi	r6, r0, r0, asr #15
     f84:	000000f8 	strdeq	r0, [r0], -r8
     f88:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     f8c:	07850884 	streq	r0, [r5, r4, lsl #17]
     f90:	05870686 	streq	r0, [r7, #1670]	; 0x686
     f94:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     f98:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     f9c:	0000040b 	andeq	r0, r0, fp, lsl #8
     fa0:	00000024 	andeq	r0, r0, r4, lsr #32
     fa4:	00000eb4 			; <UNDEFINED> instruction: 0x00000eb4
     fa8:	400068b8 			; <UNDEFINED> instruction: 0x400068b8
     fac:	000001fc 	strdeq	r0, [r0], -ip
     fb0:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     fb4:	07850884 	streq	r0, [r5, r4, lsl #17]
     fb8:	05870686 	streq	r0, [r7, #1670]	; 0x686
     fbc:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     fc0:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     fc4:	0000040b 	andeq	r0, r0, fp, lsl #8
     fc8:	0000000c 	andeq	r0, r0, ip
     fcc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fd0:	7c020001 	stcvc	0, cr0, [r2], {1}
     fd4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fd8:	00000014 	andeq	r0, r0, r4, lsl r0
     fdc:	00000fc8 	andeq	r0, r0, r8, asr #31
     fe0:	40007124 	andmi	r7, r0, r4, lsr #2
     fe4:	00000018 	andeq	r0, r0, r8, lsl r0
     fe8:	83080e42 	movwhi	r0, #36418	; 0x8e42
     fec:	00018e02 	andeq	r8, r1, r2, lsl #28
     ff0:	00000014 	andeq	r0, r0, r4, lsl r0
     ff4:	00000fc8 	andeq	r0, r0, r8, asr #31
     ff8:	4000713c 	andmi	r7, r0, ip, lsr r1
     ffc:	00000018 	andeq	r0, r0, r8, lsl r0
    1000:	83080e42 	movwhi	r0, #36418	; 0x8e42
    1004:	00018e02 	andeq	r8, r1, r2, lsl #28
    1008:	0000000c 	andeq	r0, r0, ip
    100c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1010:	7c020001 	stcvc	0, cr0, [r2], {1}
    1014:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1018:	00000014 	andeq	r0, r0, r4, lsl r0
    101c:	00001008 	andeq	r1, r0, r8
    1020:	40007154 	andmi	r7, r0, r4, asr r1
    1024:	00000020 	andeq	r0, r0, r0, lsr #32
    1028:	83080e42 	movwhi	r0, #36418	; 0x8e42
    102c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1030:	00000014 	andeq	r0, r0, r4, lsl r0
    1034:	00001008 	andeq	r1, r0, r8
    1038:	40007174 	andmi	r7, r0, r4, ror r1
    103c:	00000020 	andeq	r0, r0, r0, lsr #32
    1040:	83080e42 	movwhi	r0, #36418	; 0x8e42
    1044:	00018e02 	andeq	r8, r1, r2, lsl #28
    1048:	0000000c 	andeq	r0, r0, ip
    104c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1050:	7c020001 	stcvc	0, cr0, [r2], {1}
    1054:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1058:	00000024 	andeq	r0, r0, r4, lsr #32
    105c:	00001048 	andeq	r1, r0, r8, asr #32
    1060:	40007194 	mulmi	r0, r4, r1
    1064:	0000072c 	andeq	r0, r0, ip, lsr #14
    1068:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    106c:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1070:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1074:	8a048905 	bhi	123490 <IRQ_STACK_SIZE+0x11b490>
    1078:	8e028b03 	vmlahi.f64	d8, d2, d3
    107c:	300e5801 	andcc	r5, lr, r1, lsl #16
    1080:	0000000c 	andeq	r0, r0, ip
    1084:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1088:	7c020001 	stcvc	0, cr0, [r2], {1}
    108c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1090:	00000018 	andeq	r0, r0, r8, lsl r0
    1094:	00001080 	andeq	r1, r0, r0, lsl #1
    1098:	400078c0 	andmi	r7, r0, r0, asr #17
    109c:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    10a0:	84100e44 	ldrhi	r0, [r0], #-3652	; 0xfffff1bc
    10a4:	86038504 	strhi	r8, [r3], -r4, lsl #10
    10a8:	00018702 	andeq	r8, r1, r2, lsl #14
    10ac:	0000000c 	andeq	r0, r0, ip
    10b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    10b4:	7c020001 	stcvc	0, cr0, [r2], {1}
    10b8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    10bc:	0000000c 	andeq	r0, r0, ip
    10c0:	000010ac 	andeq	r1, r0, ip, lsr #1
    10c4:	400079b0 			; <UNDEFINED> instruction: 0x400079b0
    10c8:	00000004 	andeq	r0, r0, r4
    10cc:	0000000c 	andeq	r0, r0, ip
    10d0:	000010ac 	andeq	r1, r0, ip, lsr #1
    10d4:	400079b4 			; <UNDEFINED> instruction: 0x400079b4
    10d8:	00000004 	andeq	r0, r0, r4
    10dc:	0000000c 	andeq	r0, r0, ip
    10e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    10e4:	7c020001 	stcvc	0, cr0, [r2], {1}
    10e8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    10ec:	00000018 	andeq	r0, r0, r8, lsl r0
    10f0:	000010dc 	ldrdeq	r1, [r0], -ip
    10f4:	400079b8 			; <UNDEFINED> instruction: 0x400079b8
    10f8:	00000044 	andeq	r0, r0, r4, asr #32
    10fc:	83100e42 	tsthi	r0, #1056	; 0x420
    1100:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    1104:	00018e02 	andeq	r8, r1, r2, lsl #28
    1108:	0000000c 	andeq	r0, r0, ip
    110c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1110:	7c020001 	stcvc	0, cr0, [r2], {1}
    1114:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1118:	0000000c 	andeq	r0, r0, ip
    111c:	00001108 	andeq	r1, r0, r8, lsl #2
    1120:	400079fc 	strdmi	r7, [r0], -ip
    1124:	00000060 	andeq	r0, r0, r0, rrx
    1128:	0000000c 	andeq	r0, r0, ip
    112c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1130:	7c020001 	stcvc	0, cr0, [r2], {1}
    1134:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1138:	00000024 	andeq	r0, r0, r4, lsr #32
    113c:	00001128 	andeq	r1, r0, r8, lsr #2
    1140:	40007a5c 	andmi	r7, r0, ip, asr sl
    1144:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1148:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    114c:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1150:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1154:	8a048905 	bhi	123570 <IRQ_STACK_SIZE+0x11b570>
    1158:	8e028b03 	vmlahi.f64	d8, d2, d3
    115c:	380e4401 	stmdacc	lr, {r0, sl, lr}
    1160:	00000014 	andeq	r0, r0, r4, lsl r0
    1164:	00001128 	andeq	r1, r0, r8, lsr #2
    1168:	40007c2c 	andmi	r7, r0, ip, lsr #24
    116c:	00000028 	andeq	r0, r0, r8, lsr #32
    1170:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
    1174:	00000001 	andeq	r0, r0, r1
    1178:	0000000c 	andeq	r0, r0, ip
    117c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1180:	7c020001 	stcvc	0, cr0, [r2], {1}
    1184:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1188:	00000018 	andeq	r0, r0, r8, lsl r0
    118c:	00001178 	andeq	r1, r0, r8, ror r1
    1190:	40007c54 	andmi	r7, r0, r4, asr ip
    1194:	00000050 	andeq	r0, r0, r0, asr r0
    1198:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
    119c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    11a0:	780e4201 	stmdavc	lr, {r0, r9, lr}
    11a4:	00000014 	andeq	r0, r0, r4, lsl r0
    11a8:	00001178 	andeq	r1, r0, r8, ror r1
    11ac:	40007ca4 	andmi	r7, r0, r4, lsr #25
    11b0:	00000028 	andeq	r0, r0, r8, lsr #32
    11b4:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
    11b8:	00000001 	andeq	r0, r0, r1
    11bc:	0000000c 	andeq	r0, r0, ip
    11c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11c4:	7c020001 	stcvc	0, cr0, [r2], {1}
    11c8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11cc:	0000001c 	andeq	r0, r0, ip, lsl r0
    11d0:	000011bc 			; <UNDEFINED> instruction: 0x000011bc
    11d4:	40007ccc 	andmi	r7, r0, ip, asr #25
    11d8:	00000100 	andeq	r0, r0, r0, lsl #2
    11dc:	83180e42 	tsthi	r8, #1056	; 0x420
    11e0:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    11e4:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    11e8:	00018e02 	andeq	r8, r1, r2, lsl #28
    11ec:	0000001c 	andeq	r0, r0, ip, lsl r0
    11f0:	000011bc 			; <UNDEFINED> instruction: 0x000011bc
    11f4:	40007dcc 	andmi	r7, r0, ip, asr #27
    11f8:	0000026c 	andeq	r0, r0, ip, ror #4
    11fc:	83180e42 	tsthi	r8, #1056	; 0x420
    1200:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    1204:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1208:	00018e02 	andeq	r8, r1, r2, lsl #28
    120c:	0000000c 	andeq	r0, r0, ip
    1210:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1214:	7c020001 	stcvc	0, cr0, [r2], {1}
    1218:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    121c:	00000018 	andeq	r0, r0, r8, lsl r0
    1220:	0000120c 	andeq	r1, r0, ip, lsl #4
    1224:	40008038 	andmi	r8, r0, r8, lsr r0
    1228:	0000002c 	andeq	r0, r0, ip, lsr #32
    122c:	83100e42 	tsthi	r0, #1056	; 0x420
    1230:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    1234:	00018e02 	andeq	r8, r1, r2, lsl #28
    1238:	00000018 	andeq	r0, r0, r8, lsl r0
    123c:	0000120c 	andeq	r1, r0, ip, lsl #4
    1240:	40008064 	andmi	r8, r0, r4, rrx
    1244:	00000108 	andeq	r0, r0, r8, lsl #2
    1248:	84100e48 	ldrhi	r0, [r0], #-3656	; 0xfffff1b8
    124c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1250:	00018e02 	andeq	r8, r1, r2, lsl #28
    1254:	0000000c 	andeq	r0, r0, ip
    1258:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    125c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1260:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1264:	00000028 	andeq	r0, r0, r8, lsr #32
    1268:	00001254 	andeq	r1, r0, r4, asr r2
    126c:	4000816c 	andmi	r8, r0, ip, ror #2
    1270:	00001f0c 	andeq	r1, r0, ip, lsl #30
    1274:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1278:	86088509 	strhi	r8, [r8], -r9, lsl #10
    127c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1280:	8a048905 	bhi	12369c <IRQ_STACK_SIZE+0x11b69c>
    1284:	8e028b03 	vmlahi.f64	d8, d2, d3
    1288:	b00e4201 	andlt	r4, lr, r1, lsl #4
    128c:	00000002 	andeq	r0, r0, r2
    1290:	0000000c 	andeq	r0, r0, ip
    1294:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1298:	7c020001 	stcvc	0, cr0, [r2], {1}
    129c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    12a0:	00000024 	andeq	r0, r0, r4, lsr #32
    12a4:	00001290 	muleq	r0, r0, r2
    12a8:	4000a078 	andmi	sl, r0, r8, ror r0
    12ac:	000001e0 	andeq	r0, r0, r0, ror #3
    12b0:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    12b4:	86088509 	strhi	r8, [r8], -r9, lsl #10
    12b8:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    12bc:	8a048905 	bhi	1236d8 <IRQ_STACK_SIZE+0x11b6d8>
    12c0:	8e028b03 	vmlahi.f64	d8, d2, d3
    12c4:	300e4a01 	andcc	r4, lr, r1, lsl #20
    12c8:	00000028 	andeq	r0, r0, r8, lsr #32
    12cc:	00001290 	muleq	r0, r0, r2
    12d0:	4000a258 	andmi	sl, r0, r8, asr r2
    12d4:	000016f4 	strdeq	r1, [r0], -r4
    12d8:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    12dc:	86088509 	strhi	r8, [r8], -r9, lsl #10
    12e0:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    12e4:	8a048905 	bhi	123700 <IRQ_STACK_SIZE+0x11b700>
    12e8:	8e028b03 	vmlahi.f64	d8, d2, d3
    12ec:	980e4401 	stmdals	lr, {r0, sl, lr}
    12f0:	00000001 	andeq	r0, r0, r1
    12f4:	0000000c 	andeq	r0, r0, ip
    12f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    12fc:	7c020001 	stcvc	0, cr0, [r2], {1}
    1300:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1304:	00000014 	andeq	r0, r0, r4, lsl r0
    1308:	000012f4 	strdeq	r1, [r0], -r4
    130c:	4000b950 	andmi	fp, r0, r0, asr r9
    1310:	00000070 	andeq	r0, r0, r0, ror r0
    1314:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    1318:	00018e02 	andeq	r8, r1, r2, lsl #28
    131c:	0000000c 	andeq	r0, r0, ip
    1320:	000012f4 	strdeq	r1, [r0], -r4
    1324:	4000b9c0 	andmi	fp, r0, r0, asr #19
    1328:	0000000c 	andeq	r0, r0, ip
    132c:	0000000c 	andeq	r0, r0, ip
    1330:	000012f4 	strdeq	r1, [r0], -r4
    1334:	4000b9cc 	andmi	fp, r0, ip, asr #19
    1338:	00000010 	andeq	r0, r0, r0, lsl r0
    133c:	0000000c 	andeq	r0, r0, ip
    1340:	000012f4 	strdeq	r1, [r0], -r4
    1344:	4000b9dc 	ldrdmi	fp, [r0], -ip
    1348:	0000000c 	andeq	r0, r0, ip
    134c:	0000000c 	andeq	r0, r0, ip
    1350:	000012f4 	strdeq	r1, [r0], -r4
    1354:	4000b9e8 	andmi	fp, r0, r8, ror #19
    1358:	00000008 	andeq	r0, r0, r8
    135c:	0000000c 	andeq	r0, r0, ip
    1360:	000012f4 	strdeq	r1, [r0], -r4
    1364:	4000b9f0 	strdmi	fp, [r0], -r0
    1368:	0000000c 	andeq	r0, r0, ip
    136c:	0000000c 	andeq	r0, r0, ip
    1370:	000012f4 	strdeq	r1, [r0], -r4
    1374:	4000b9fc 	strdmi	fp, [r0], -ip
    1378:	00000018 	andeq	r0, r0, r8, lsl r0
    137c:	0000000c 	andeq	r0, r0, ip
    1380:	000012f4 	strdeq	r1, [r0], -r4
    1384:	4000ba14 	andmi	fp, r0, r4, lsl sl
    1388:	0000000c 	andeq	r0, r0, ip
    138c:	0000000c 	andeq	r0, r0, ip
    1390:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1394:	7c020001 	stcvc	0, cr0, [r2], {1}
    1398:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    139c:	00000018 	andeq	r0, r0, r8, lsl r0
    13a0:	0000138c 	andeq	r1, r0, ip, lsl #7
    13a4:	4000ba20 	andmi	fp, r0, r0, lsr #20
    13a8:	00000114 	andeq	r0, r0, r4, lsl r1
    13ac:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
    13b0:	86028503 	strhi	r8, [r2], -r3, lsl #10
    13b4:	00000001 	andeq	r0, r0, r1
    13b8:	0000000c 	andeq	r0, r0, ip
    13bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    13c0:	7c020001 	stcvc	0, cr0, [r2], {1}
    13c4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    13c8:	00000018 	andeq	r0, r0, r8, lsl r0
    13cc:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
    13d0:	4000bb34 	andmi	fp, r0, r4, lsr fp
    13d4:	0000008c 	andeq	r0, r0, ip, lsl #1
    13d8:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
    13dc:	86038504 	strhi	r8, [r3], -r4, lsl #10
    13e0:	00018e02 	andeq	r8, r1, r2, lsl #28
    13e4:	0000000c 	andeq	r0, r0, ip
    13e8:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
    13ec:	4000bbc0 	andmi	fp, r0, r0, asr #23
    13f0:	0000001c 	andeq	r0, r0, ip, lsl r0
    13f4:	00000020 	andeq	r0, r0, r0, lsr #32
    13f8:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
    13fc:	4000bbdc 	ldrdmi	fp, [r0], -ip
    1400:	000000dc 	ldrdeq	r0, [r0], -ip
    1404:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
    1408:	86068507 	strhi	r8, [r6], -r7, lsl #10
    140c:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
    1410:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
    1414:	280e4401 	stmdacs	lr, {r0, sl, lr}
    1418:	00000020 	andeq	r0, r0, r0, lsr #32
    141c:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
    1420:	4000bcb8 			; <UNDEFINED> instruction: 0x4000bcb8
    1424:	000000e8 	andeq	r0, r0, r8, ror #1
    1428:	83200e42 	teqhi	r0, #1056	; 0x420
    142c:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    1430:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    1434:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1438:	00018e02 	andeq	r8, r1, r2, lsl #28
    143c:	0000000c 	andeq	r0, r0, ip
    1440:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
    1444:	4000bda0 	andmi	fp, r0, r0, lsr #27
    1448:	0000005c 	andeq	r0, r0, ip, asr r0
    144c:	0000000c 	andeq	r0, r0, ip
    1450:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
    1454:	4000bdfc 	strdmi	fp, [r0], -ip
    1458:	00000094 	muleq	r0, r4, r0
    145c:	00000014 	andeq	r0, r0, r4, lsl r0
    1460:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
    1464:	4000be90 	mulmi	r0, r0, lr
    1468:	00000024 	andeq	r0, r0, r4, lsr #32
    146c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    1470:	00018e02 	andeq	r8, r1, r2, lsl #28
    1474:	00000024 	andeq	r0, r0, r4, lsr #32
    1478:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
    147c:	4000beb4 			; <UNDEFINED> instruction: 0x4000beb4
    1480:	000001e8 	andeq	r0, r0, r8, ror #3
    1484:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1488:	86088509 	strhi	r8, [r8], -r9, lsl #10
    148c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1490:	8a048905 	bhi	1238ac <IRQ_STACK_SIZE+0x11b8ac>
    1494:	8e028b03 	vmlahi.f64	d8, d2, d3
    1498:	380e4801 	stmdacc	lr, {r0, fp, lr}
    149c:	0000001c 	andeq	r0, r0, ip, lsl r0
    14a0:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
    14a4:	4000c09c 	mulmi	r0, ip, r0
    14a8:	00000104 	andeq	r0, r0, r4, lsl #2
    14ac:	84180e44 	ldrhi	r0, [r8], #-3652	; 0xfffff1bc
    14b0:	86058506 	strhi	r8, [r5], -r6, lsl #10
    14b4:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    14b8:	00018e02 	andeq	r8, r1, r2, lsl #28
    14bc:	00000020 	andeq	r0, r0, r0, lsr #32
    14c0:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
    14c4:	4000c1a0 	andmi	ip, r0, r0, lsr #3
    14c8:	0000010c 	andeq	r0, r0, ip, lsl #2
    14cc:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    14d0:	86078508 	strhi	r8, [r7], -r8, lsl #10
    14d4:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    14d8:	8a038904 	bhi	e38f0 <IRQ_STACK_SIZE+0xdb8f0>
    14dc:	00018e02 	andeq	r8, r1, r2, lsl #28
    14e0:	0000000c 	andeq	r0, r0, ip
    14e4:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
    14e8:	4000c2ac 	andmi	ip, r0, ip, lsr #5
    14ec:	00000060 	andeq	r0, r0, r0, rrx
    14f0:	00000020 	andeq	r0, r0, r0, lsr #32
    14f4:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
    14f8:	4000c30c 	andmi	ip, r0, ip, lsl #6
    14fc:	00000144 	andeq	r0, r0, r4, asr #2
    1500:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    1504:	86078508 	strhi	r8, [r7], -r8, lsl #10
    1508:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    150c:	8a038904 	bhi	e3924 <IRQ_STACK_SIZE+0xdb924>
    1510:	00018e02 	andeq	r8, r1, r2, lsl #28
    1514:	0000000c 	andeq	r0, r0, ip
    1518:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
    151c:	4000c450 	andmi	ip, r0, r0, asr r4
    1520:	00000064 	andeq	r0, r0, r4, rrx
    1524:	00000018 	andeq	r0, r0, r8, lsl r0
    1528:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
    152c:	4000c4b4 			; <UNDEFINED> instruction: 0x4000c4b4
    1530:	000000d4 	ldrdeq	r0, [r0], -r4
    1534:	83100e48 	tsthi	r0, #72, 28	; 0x480
    1538:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    153c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1540:	00000020 	andeq	r0, r0, r0, lsr #32
    1544:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
    1548:	4000c588 	andmi	ip, r0, r8, lsl #11
    154c:	0000010c 	andeq	r0, r0, ip, lsl #2
    1550:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
    1554:	86058506 	strhi	r8, [r5], -r6, lsl #10
    1558:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    155c:	44018e02 	strmi	r8, [r1], #-3586	; 0xfffff1fe
    1560:	0000200e 	andeq	r2, r0, lr
    1564:	0000001c 	andeq	r0, r0, ip, lsl r0
    1568:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
    156c:	4000c694 	mulmi	r0, r4, r6
    1570:	00000088 	andeq	r0, r0, r8, lsl #1
    1574:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xfffff1be
    1578:	86048505 	strhi	r8, [r4], -r5, lsl #10
    157c:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
    1580:	200e4201 	andcs	r4, lr, r1, lsl #4
    1584:	00000014 	andeq	r0, r0, r4, lsl r0
    1588:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
    158c:	4000c71c 	andmi	ip, r0, ip, lsl r7
    1590:	00000058 	andeq	r0, r0, r8, asr r0
    1594:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
    1598:	00018e02 	andeq	r8, r1, r2, lsl #28
    159c:	00000014 	andeq	r0, r0, r4, lsl r0
    15a0:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
    15a4:	4000c774 	andmi	ip, r0, r4, ror r7
    15a8:	00000070 	andeq	r0, r0, r0, ror r0
    15ac:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    15b0:	00018502 	andeq	r8, r1, r2, lsl #10
    15b4:	0000000c 	andeq	r0, r0, ip
    15b8:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
    15bc:	4000c7e4 	andmi	ip, r0, r4, ror #15
    15c0:	0000007c 	andeq	r0, r0, ip, ror r0
    15c4:	0000000c 	andeq	r0, r0, ip
    15c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    15cc:	7c020001 	stcvc	0, cr0, [r2], {1}
    15d0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    15d4:	0000000c 	andeq	r0, r0, ip
    15d8:	000015c4 	andeq	r1, r0, r4, asr #11
    15dc:	4000c860 	andmi	ip, r0, r0, ror #16
    15e0:	0000006c 	andeq	r0, r0, ip, rrx
    15e4:	0000000c 	andeq	r0, r0, ip
    15e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    15ec:	7c020001 	stcvc	0, cr0, [r2], {1}
    15f0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    15f4:	00000024 	andeq	r0, r0, r4, lsr #32
    15f8:	000015e4 	andeq	r1, r0, r4, ror #11
    15fc:	4000cafc 	strdmi	ip, [r0], -ip	; <UNPREDICTABLE>
    1600:	000001ac 	andeq	r0, r0, ip, lsr #3
    1604:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1608:	86088509 	strhi	r8, [r8], -r9, lsl #10
    160c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1610:	8a048905 	bhi	123a2c <IRQ_STACK_SIZE+0x11ba2c>
    1614:	8e028b03 	vmlahi.f64	d8, d2, d3
    1618:	300e4601 	andcc	r4, lr, r1, lsl #12
    161c:	00000028 	andeq	r0, r0, r8, lsr #32
    1620:	000015e4 	andeq	r1, r0, r4, ror #11
    1624:	4000cca8 	andmi	ip, r0, r8, lsr #25
    1628:	000010e0 	andeq	r1, r0, r0, ror #1
    162c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1630:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1634:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1638:	8a048905 	bhi	123a54 <IRQ_STACK_SIZE+0x11ba54>
    163c:	8e028b03 	vmlahi.f64	d8, d2, d3
    1640:	e80e4201 	stmda	lr, {r0, r9, lr}
    1644:	00000001 	andeq	r0, r0, r1
    1648:	0000000c 	andeq	r0, r0, ip
    164c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1650:	7c020001 	stcvc	0, cr0, [r2], {1}
    1654:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1658:	00000014 	andeq	r0, r0, r4, lsl r0
    165c:	00001648 	andeq	r1, r0, r8, asr #12
    1660:	4000dd88 	andmi	sp, r0, r8, lsl #27
    1664:	0000009c 	muleq	r0, ip, r0
    1668:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    166c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1670:	0000000c 	andeq	r0, r0, ip
    1674:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1678:	7c020001 	stcvc	0, cr0, [r2], {1}
    167c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1680:	00000018 	andeq	r0, r0, r8, lsl r0
    1684:	00001670 	andeq	r1, r0, r0, ror r6
    1688:	4000de24 	andmi	sp, r0, r4, lsr #28
    168c:	00000134 	andeq	r0, r0, r4, lsr r1
    1690:	84100e44 	ldrhi	r0, [r0], #-3652	; 0xfffff1bc
    1694:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1698:	00018702 	andeq	r8, r1, r2, lsl #14
    169c:	0000000c 	andeq	r0, r0, ip
    16a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    16a4:	7c020001 	stcvc	0, cr0, [r2], {1}
    16a8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    16ac:	00000018 	andeq	r0, r0, r8, lsl r0
    16b0:	0000169c 	muleq	r0, ip, r6
    16b4:	4000df58 	andmi	sp, r0, r8, asr pc
    16b8:	000000f4 	strdeq	r0, [r0], -r4
    16bc:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
    16c0:	86028503 	strhi	r8, [r2], -r3, lsl #10
    16c4:	00000001 	andeq	r0, r0, r1
    16c8:	0000000c 	andeq	r0, r0, ip
    16cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    16d0:	7c020001 	stcvc	0, cr0, [r2], {1}
    16d4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    16d8:	00000024 	andeq	r0, r0, r4, lsr #32
    16dc:	000016c8 	andeq	r1, r0, r8, asr #13
    16e0:	4000e04c 	andmi	lr, r0, ip, asr #32
    16e4:	0000056c 	andeq	r0, r0, ip, ror #10
    16e8:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    16ec:	86088509 	strhi	r8, [r8], -r9, lsl #10
    16f0:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    16f4:	8a048905 	bhi	123b10 <IRQ_STACK_SIZE+0x11bb10>
    16f8:	8e028b03 	vmlahi.f64	d8, d2, d3
    16fc:	300e4401 	andcc	r4, lr, r1, lsl #8
    1700:	0000000c 	andeq	r0, r0, ip
    1704:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1708:	7c010001 	stcvc	0, cr0, [r1], {1}
    170c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1710:	0000000c 	andeq	r0, r0, ip
    1714:	00001700 	andeq	r1, r0, r0, lsl #14
    1718:	4000e5b8 			; <UNDEFINED> instruction: 0x4000e5b8
    171c:	000000f4 	strdeq	r0, [r0], -r4
    1720:	0000000c 	andeq	r0, r0, ip
    1724:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1728:	7c010001 	stcvc	0, cr0, [r1], {1}
    172c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1730:	00000014 	andeq	r0, r0, r4, lsl r0
    1734:	00001720 	andeq	r1, r0, r0, lsr #14
    1738:	4000f128 	andmi	pc, r0, r8, lsr #2
    173c:	0000003c 	andeq	r0, r0, ip, lsr r0
    1740:	0e038e68 	cdpeq	14, 0, cr8, cr3, cr8, {3}
    1744:	00000010 	andeq	r0, r0, r0, lsl r0
    1748:	0000000c 	andeq	r0, r0, ip
    174c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1750:	7c020001 	stcvc	0, cr0, [r2], {1}
    1754:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1758:	00000020 	andeq	r0, r0, r0, lsr #32
    175c:	00001748 	andeq	r1, r0, r8, asr #14
    1760:	4000f164 	andmi	pc, r0, r4, ror #2
    1764:	00000044 	andeq	r0, r0, r4, asr #32
    1768:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    176c:	86078508 	strhi	r8, [r7], -r8, lsl #10
    1770:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    1774:	8a038904 	bhi	e3b8c <IRQ_STACK_SIZE+0xdbb8c>
    1778:	00018e02 	andeq	r8, r1, r2, lsl #28
    177c:	00000020 	andeq	r0, r0, r0, lsr #32
    1780:	00001748 	andeq	r1, r0, r8, asr #14
    1784:	4000f1a8 	andmi	pc, r0, r8, lsr #3
    1788:	00000040 	andeq	r0, r0, r0, asr #32
    178c:	83200e42 	teqhi	r0, #1056	; 0x420
    1790:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    1794:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    1798:	89038804 	stmdbhi	r3, {r2, fp, pc}
    179c:	00018e02 	andeq	r8, r1, r2, lsl #28
    17a0:	0000000c 	andeq	r0, r0, ip
    17a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    17a8:	7c020001 	stcvc	0, cr0, [r2], {1}
    17ac:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    17b0:	00000024 	andeq	r0, r0, r4, lsr #32
    17b4:	000017a0 	andeq	r1, r0, r0, lsr #15
    17b8:	4000f1e8 	andmi	pc, r0, r8, ror #3
    17bc:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    17c0:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    17c4:	86088509 	strhi	r8, [r8], -r9, lsl #10
    17c8:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    17cc:	8a048905 	bhi	123be8 <IRQ_STACK_SIZE+0x11bbe8>
    17d0:	8e028b03 	vmlahi.f64	d8, d2, d3
    17d4:	380e5201 	stmdacc	lr, {r0, r9, ip, lr}
    17d8:	0000000c 	andeq	r0, r0, ip
    17dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    17e0:	7c020001 	stcvc	0, cr0, [r2], {1}
    17e4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    17e8:	00000024 	andeq	r0, r0, r4, lsr #32
    17ec:	000017d8 	ldrdeq	r1, [r0], -r8
    17f0:	4000f6b8 			; <UNDEFINED> instruction: 0x4000f6b8
    17f4:	00000470 	andeq	r0, r0, r0, ror r4
    17f8:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    17fc:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1800:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1804:	8a048905 	bhi	123c20 <IRQ_STACK_SIZE+0x11bc20>
    1808:	8e028b03 	vmlahi.f64	d8, d2, d3
    180c:	300e4401 	andcc	r4, lr, r1, lsl #8

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
       0:	00000014 	andeq	r0, r0, r4, lsl r0
       4:	00000018 	andeq	r0, r0, r8, lsl r0
       8:	00000038 	andeq	r0, r0, r8, lsr r0
       c:	00000100 	andeq	r0, r0, r0, lsl #2
	...
      18:	000001ec 	andeq	r0, r0, ip, ror #3
      1c:	000002e8 	andeq	r0, r0, r8, ror #5
      20:	000002ec 	andeq	r0, r0, ip, ror #5
      24:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      28:	000002f4 	strdeq	r0, [r0], -r4
      2c:	000002f8 	strdeq	r0, [r0], -r8
	...
      38:	000002e8 	andeq	r0, r0, r8, ror #5
      3c:	000002ec 	andeq	r0, r0, ip, ror #5
      40:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      44:	000002f4 	strdeq	r0, [r0], -r4
      48:	000002f8 	strdeq	r0, [r0], -r8
      4c:	00000318 	andeq	r0, r0, r8, lsl r3
	...
      58:	00000424 	andeq	r0, r0, r4, lsr #8
      5c:	00000428 	andeq	r0, r0, r8, lsr #8
      60:	0000042c 	andeq	r0, r0, ip, lsr #8
      64:	00000430 	andeq	r0, r0, r0, lsr r4
      68:	00000438 	andeq	r0, r0, r8, lsr r4
      6c:	0000043c 	andeq	r0, r0, ip, lsr r4
      70:	000005a8 	andeq	r0, r0, r8, lsr #11
      74:	000005ac 	andeq	r0, r0, ip, lsr #11
      78:	000005c0 	andeq	r0, r0, r0, asr #11
      7c:	000005c4 	andeq	r0, r0, r4, asr #11
      80:	000005c8 	andeq	r0, r0, r8, asr #11
      84:	000005cc 	andeq	r0, r0, ip, asr #11
      88:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      8c:	000005d4 	ldrdeq	r0, [r0], -r4
      90:	000005ec 	andeq	r0, r0, ip, ror #11
      94:	000005fc 	strdeq	r0, [r0], -ip
      98:	00000600 	andeq	r0, r0, r0, lsl #12
      9c:	00000604 	andeq	r0, r0, r4, lsl #12
      a0:	0000061c 	andeq	r0, r0, ip, lsl r6
      a4:	00000630 	andeq	r0, r0, r0, lsr r6
	...
      b0:	00000428 	andeq	r0, r0, r8, lsr #8
      b4:	0000042c 	andeq	r0, r0, ip, lsr #8
      b8:	00000430 	andeq	r0, r0, r0, lsr r4
      bc:	00000438 	andeq	r0, r0, r8, lsr r4
      c0:	0000043c 	andeq	r0, r0, ip, lsr r4
      c4:	00000448 	andeq	r0, r0, r8, asr #8
      c8:	00000468 	andeq	r0, r0, r8, ror #8
      cc:	00000470 	andeq	r0, r0, r0, ror r4
      d0:	00000480 	andeq	r0, r0, r0, lsl #9
      d4:	00000484 	andeq	r0, r0, r4, lsl #9
      d8:	00000488 	andeq	r0, r0, r8, lsl #9
      dc:	0000048c 	andeq	r0, r0, ip, lsl #9
      e0:	000004a4 	andeq	r0, r0, r4, lsr #9
      e4:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
      e8:	000004e8 	andeq	r0, r0, r8, ror #9
      ec:	000004ec 	andeq	r0, r0, ip, ror #9
	...
      f8:	00000448 	andeq	r0, r0, r8, asr #8
      fc:	00000458 	andeq	r0, r0, r8, asr r4
     100:	00000470 	andeq	r0, r0, r0, ror r4
     104:	00000474 	andeq	r0, r0, r4, ror r4
     108:	0000047c 	andeq	r0, r0, ip, ror r4
     10c:	00000480 	andeq	r0, r0, r0, lsl #9
     110:	0000048c 	andeq	r0, r0, ip, lsl #9
     114:	00000494 	muleq	r0, r4, r4
     118:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
     11c:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
     120:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     124:	000004c0 	andeq	r0, r0, r0, asr #9
     128:	000004ec 	andeq	r0, r0, ip, ror #9
     12c:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
     138:	00000458 	andeq	r0, r0, r8, asr r4
     13c:	00000468 	andeq	r0, r0, r8, ror #8
     140:	00000474 	andeq	r0, r0, r4, ror r4
     144:	00000478 	andeq	r0, r0, r8, ror r4
     148:	00000484 	andeq	r0, r0, r4, lsl #9
     14c:	00000488 	andeq	r0, r0, r8, lsl #9
     150:	00000494 	muleq	r0, r4, r4
     154:	00000498 	muleq	r0, r8, r4
     158:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
     15c:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     160:	000004c0 	andeq	r0, r0, r0, asr #9
     164:	000004c8 	andeq	r0, r0, r8, asr #9
     168:	000004f4 	strdeq	r0, [r0], -r4
     16c:	000004f8 	strdeq	r0, [r0], -r8
     170:	000004fc 	strdeq	r0, [r0], -ip
     174:	00000500 	andeq	r0, r0, r0, lsl #10
	...
     180:	00000478 	andeq	r0, r0, r8, ror r4
     184:	0000047c 	andeq	r0, r0, ip, ror r4
     188:	00000498 	muleq	r0, r8, r4
     18c:	0000049c 	muleq	r0, ip, r4
     190:	000004c8 	andeq	r0, r0, r8, asr #9
     194:	000004d4 	ldrdeq	r0, [r0], -r4
     198:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     19c:	000004f4 	strdeq	r0, [r0], -r4
     1a0:	00000518 	andeq	r0, r0, r8, lsl r5
     1a4:	00000524 	andeq	r0, r0, r4, lsr #10
     1a8:	00000544 	andeq	r0, r0, r4, asr #10
     1ac:	00000548 	andeq	r0, r0, r8, asr #10
     1b0:	0000054c 	andeq	r0, r0, ip, asr #10
     1b4:	00000550 	andeq	r0, r0, r0, asr r5
     1b8:	00000554 	andeq	r0, r0, r4, asr r5
     1bc:	00000558 	andeq	r0, r0, r8, asr r5
	...
     1c8:	0000049c 	muleq	r0, ip, r4
     1cc:	000004a0 	andeq	r0, r0, r0, lsr #9
     1d0:	000004d4 	ldrdeq	r0, [r0], -r4
     1d4:	000004dc 	ldrdeq	r0, [r0], -ip
     1d8:	000004f8 	strdeq	r0, [r0], -r8
     1dc:	000004fc 	strdeq	r0, [r0], -ip
     1e0:	00000500 	andeq	r0, r0, r0, lsl #10
     1e4:	00000504 	andeq	r0, r0, r4, lsl #10
     1e8:	00000514 	andeq	r0, r0, r4, lsl r5
     1ec:	00000518 	andeq	r0, r0, r8, lsl r5
     1f0:	00000524 	andeq	r0, r0, r4, lsr #10
     1f4:	00000530 	andeq	r0, r0, r0, lsr r5
     1f8:	0000055c 	andeq	r0, r0, ip, asr r5
     1fc:	00000560 	andeq	r0, r0, r0, ror #10
     200:	00000564 	andeq	r0, r0, r4, ror #10
     204:	00000568 	andeq	r0, r0, r8, ror #10
     208:	00000574 	andeq	r0, r0, r4, ror r5
     20c:	00000578 	andeq	r0, r0, r8, ror r5
	...
     218:	000004a0 	andeq	r0, r0, r0, lsr #9
     21c:	000004a4 	andeq	r0, r0, r4, lsr #9
     220:	000004dc 	ldrdeq	r0, [r0], -ip
     224:	000004e0 	andeq	r0, r0, r0, ror #9
     228:	000004e4 	andeq	r0, r0, r4, ror #9
     22c:	000004e8 	andeq	r0, r0, r8, ror #9
     230:	00000504 	andeq	r0, r0, r4, lsl #10
     234:	00000510 	andeq	r0, r0, r0, lsl r5
     238:	00000530 	andeq	r0, r0, r0, lsr r5
     23c:	0000053c 	andeq	r0, r0, ip, lsr r5
     240:	0000057c 	andeq	r0, r0, ip, ror r5
     244:	00000580 	andeq	r0, r0, r0, lsl #11
     248:	00000584 	andeq	r0, r0, r4, lsl #11
     24c:	00000588 	andeq	r0, r0, r8, lsl #11
     250:	0000058c 	andeq	r0, r0, ip, lsl #11
     254:	00000590 	muleq	r0, r0, r5
     258:	00000594 	muleq	r0, r4, r5
     25c:	00000598 	muleq	r0, r8, r5
     260:	000005c4 	andeq	r0, r0, r4, asr #11
     264:	000005c8 	andeq	r0, r0, r8, asr #11
	...
     270:	000004e0 	andeq	r0, r0, r0, ror #9
     274:	000004e4 	andeq	r0, r0, r4, ror #9
     278:	00000548 	andeq	r0, r0, r8, asr #10
     27c:	0000054c 	andeq	r0, r0, ip, asr #10
     280:	00000550 	andeq	r0, r0, r0, asr r5
     284:	00000554 	andeq	r0, r0, r4, asr r5
     288:	00000558 	andeq	r0, r0, r8, asr r5
     28c:	0000055c 	andeq	r0, r0, ip, asr r5
     290:	00000568 	andeq	r0, r0, r8, ror #10
     294:	0000056c 	andeq	r0, r0, ip, ror #10
     298:	00000570 	andeq	r0, r0, r0, ror r5
     29c:	00000574 	andeq	r0, r0, r4, ror r5
     2a0:	00000578 	andeq	r0, r0, r8, ror r5
     2a4:	0000057c 	andeq	r0, r0, ip, ror r5
     2a8:	00000580 	andeq	r0, r0, r0, lsl #11
     2ac:	00000584 	andeq	r0, r0, r4, lsl #11
     2b0:	0000059c 	muleq	r0, ip, r5
     2b4:	000005a0 	andeq	r0, r0, r0, lsr #11
     2b8:	000005a4 	andeq	r0, r0, r4, lsr #11
     2bc:	000005a8 	andeq	r0, r0, r8, lsr #11
     2c0:	000005ac 	andeq	r0, r0, ip, lsr #11
     2c4:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
     2c8:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
     2cc:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
	...
     2d8:	00000510 	andeq	r0, r0, r0, lsl r5
     2dc:	00000514 	andeq	r0, r0, r4, lsl r5
     2e0:	0000053c 	andeq	r0, r0, ip, lsr r5
     2e4:	00000544 	andeq	r0, r0, r4, asr #10
     2e8:	00000560 	andeq	r0, r0, r0, ror #10
     2ec:	00000564 	andeq	r0, r0, r4, ror #10
     2f0:	0000056c 	andeq	r0, r0, ip, ror #10
     2f4:	00000570 	andeq	r0, r0, r0, ror r5
     2f8:	00000588 	andeq	r0, r0, r8, lsl #11
     2fc:	0000058c 	andeq	r0, r0, ip, lsl #11
     300:	00000590 	muleq	r0, r0, r5
     304:	00000594 	muleq	r0, r4, r5
     308:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     30c:	000005c0 	andeq	r0, r0, r0, asr #11
     310:	000005cc 	andeq	r0, r0, ip, asr #11
     314:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     318:	000005d4 	ldrdeq	r0, [r0], -r4
     31c:	000005dc 	ldrdeq	r0, [r0], -ip
     320:	000005fc 	strdeq	r0, [r0], -ip
     324:	00000600 	andeq	r0, r0, r0, lsl #12
     328:	00000604 	andeq	r0, r0, r4, lsl #12
     32c:	0000060c 	andeq	r0, r0, ip, lsl #12
	...
     338:	00000598 	muleq	r0, r8, r5
     33c:	0000059c 	muleq	r0, ip, r5
     340:	000005a0 	andeq	r0, r0, r0, lsr #11
     344:	000005a4 	andeq	r0, r0, r4, lsr #11
     348:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
     34c:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
     350:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
     354:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     358:	000005dc 	ldrdeq	r0, [r0], -ip
     35c:	000005ec 	andeq	r0, r0, ip, ror #11
     360:	0000060c 	andeq	r0, r0, ip, lsl #12
     364:	0000061c 	andeq	r0, r0, ip, lsl r6
	...
     370:	000008d8 	ldrdeq	r0, [r0], -r8
     374:	0000090c 	andeq	r0, r0, ip, lsl #18
     378:	00000930 	andeq	r0, r0, r0, lsr r9
     37c:	00000950 	andeq	r0, r0, r0, asr r9
	...
     388:	00000960 	andeq	r0, r0, r0, ror #18
     38c:	00000994 	muleq	r0, r4, r9
     390:	000009b8 			; <UNDEFINED> instruction: 0x000009b8
     394:	000009d8 	ldrdeq	r0, [r0], -r8
	...
     3a0:	000009e8 	andeq	r0, r0, r8, ror #19
     3a4:	00000a1c 	andeq	r0, r0, ip, lsl sl
     3a8:	00000a40 	andeq	r0, r0, r0, asr #20
     3ac:	00000a60 	andeq	r0, r0, r0, ror #20
	...
     3b8:	000011b8 			; <UNDEFINED> instruction: 0x000011b8
     3bc:	000011bc 			; <UNDEFINED> instruction: 0x000011bc
     3c0:	000011dc 	ldrdeq	r1, [r0], -ip
     3c4:	000019e0 	andeq	r1, r0, r0, ror #19
	...
     3d0:	000011b8 			; <UNDEFINED> instruction: 0x000011b8
     3d4:	000011bc 			; <UNDEFINED> instruction: 0x000011bc
     3d8:	000011dc 	ldrdeq	r1, [r0], -ip
     3dc:	000012a4 	andeq	r1, r0, r4, lsr #5
	...
     3e8:	00001390 	muleq	r0, r0, r3
     3ec:	0000148c 	andeq	r1, r0, ip, lsl #9
     3f0:	00001490 	muleq	r0, r0, r4
     3f4:	00001494 	muleq	r0, r4, r4
     3f8:	00001498 	muleq	r0, r8, r4
     3fc:	0000149c 	muleq	r0, ip, r4
	...
     408:	0000148c 	andeq	r1, r0, ip, lsl #9
     40c:	00001490 	muleq	r0, r0, r4
     410:	00001494 	muleq	r0, r4, r4
     414:	00001498 	muleq	r0, r8, r4
     418:	0000149c 	muleq	r0, ip, r4
     41c:	000014bc 			; <UNDEFINED> instruction: 0x000014bc
	...
     428:	000015c4 	andeq	r1, r0, r4, asr #11
     42c:	000015c8 	andeq	r1, r0, r8, asr #11
     430:	000015cc 	andeq	r1, r0, ip, asr #11
     434:	000015d0 	ldrdeq	r1, [r0], -r0
     438:	000015d8 	ldrdeq	r1, [r0], -r8
     43c:	000015dc 	ldrdeq	r1, [r0], -ip
     440:	00001758 	andeq	r1, r0, r8, asr r7
     444:	0000175c 	andeq	r1, r0, ip, asr r7
     448:	00001760 	andeq	r1, r0, r0, ror #14
     44c:	00001764 	andeq	r1, r0, r4, ror #14
     450:	00001768 	andeq	r1, r0, r8, ror #14
     454:	0000176c 	andeq	r1, r0, ip, ror #14
     458:	00001770 	andeq	r1, r0, r0, ror r7
     45c:	00001774 	andeq	r1, r0, r4, ror r7
     460:	00001790 	muleq	r0, r0, r7
     464:	000017a0 	andeq	r1, r0, r0, lsr #15
     468:	000017a8 	andeq	r1, r0, r8, lsr #15
     46c:	000017ac 	andeq	r1, r0, ip, lsr #15
     470:	000017bc 			; <UNDEFINED> instruction: 0x000017bc
     474:	000017d0 	ldrdeq	r1, [r0], -r0
	...
     480:	000015c8 	andeq	r1, r0, r8, asr #11
     484:	000015cc 	andeq	r1, r0, ip, asr #11
     488:	000015d0 	ldrdeq	r1, [r0], -r0
     48c:	000015d8 	ldrdeq	r1, [r0], -r8
     490:	000015dc 	ldrdeq	r1, [r0], -ip
     494:	000015e8 	andeq	r1, r0, r8, ror #11
     498:	00001608 	andeq	r1, r0, r8, lsl #12
     49c:	00001610 	andeq	r1, r0, r0, lsl r6
     4a0:	00001638 	andeq	r1, r0, r8, lsr r6
     4a4:	0000163c 	andeq	r1, r0, ip, lsr r6
     4a8:	00001640 	andeq	r1, r0, r0, asr #12
     4ac:	00001648 	andeq	r1, r0, r8, asr #12
     4b0:	0000166c 	andeq	r1, r0, ip, ror #12
     4b4:	00001670 	andeq	r1, r0, r0, ror r6
     4b8:	00001674 	andeq	r1, r0, r4, ror r6
     4bc:	00001678 	andeq	r1, r0, r8, ror r6
     4c0:	0000167c 	andeq	r1, r0, ip, ror r6
     4c4:	00001680 	andeq	r1, r0, r0, lsl #13
	...
     4d0:	000015e8 	andeq	r1, r0, r8, ror #11
     4d4:	000015f8 	strdeq	r1, [r0], -r8
     4d8:	00001610 	andeq	r1, r0, r0, lsl r6
     4dc:	00001614 	andeq	r1, r0, r4, lsl r6
     4e0:	0000161c 	andeq	r1, r0, ip, lsl r6
     4e4:	00001624 	andeq	r1, r0, r4, lsr #12
     4e8:	00001634 	andeq	r1, r0, r4, lsr r6
     4ec:	00001638 	andeq	r1, r0, r8, lsr r6
     4f0:	00001648 	andeq	r1, r0, r8, asr #12
     4f4:	00001650 	andeq	r1, r0, r0, asr r6
     4f8:	00001684 	andeq	r1, r0, r4, lsl #13
     4fc:	00001688 	andeq	r1, r0, r8, lsl #13
     500:	0000168c 	andeq	r1, r0, ip, lsl #13
     504:	00001690 	muleq	r0, r0, r6
	...
     510:	000015f8 	strdeq	r1, [r0], -r8
     514:	00001608 	andeq	r1, r0, r8, lsl #12
     518:	00001614 	andeq	r1, r0, r4, lsl r6
     51c:	00001618 	andeq	r1, r0, r8, lsl r6
     520:	00001624 	andeq	r1, r0, r4, lsr #12
     524:	00001628 	andeq	r1, r0, r8, lsr #12
     528:	00001650 	andeq	r1, r0, r0, asr r6
     52c:	0000165c 	andeq	r1, r0, ip, asr r6
     530:	00001694 	muleq	r0, r4, r6
     534:	00001698 	muleq	r0, r8, r6
     538:	0000169c 	muleq	r0, ip, r6
     53c:	000016a0 	andeq	r1, r0, r0, lsr #13
     540:	000016a4 	andeq	r1, r0, r4, lsr #13
     544:	000016a8 	andeq	r1, r0, r8, lsr #13
	...
     550:	00001618 	andeq	r1, r0, r8, lsl r6
     554:	0000161c 	andeq	r1, r0, ip, lsl r6
     558:	00001628 	andeq	r1, r0, r8, lsr #12
     55c:	0000162c 	andeq	r1, r0, ip, lsr #12
     560:	0000163c 	andeq	r1, r0, ip, lsr r6
     564:	00001640 	andeq	r1, r0, r0, asr #12
     568:	00001670 	andeq	r1, r0, r0, ror r6
     56c:	00001674 	andeq	r1, r0, r4, ror r6
     570:	00001678 	andeq	r1, r0, r8, ror r6
     574:	0000167c 	andeq	r1, r0, ip, ror r6
     578:	00001680 	andeq	r1, r0, r0, lsl #13
     57c:	00001684 	andeq	r1, r0, r4, lsl #13
     580:	000016b0 			; <UNDEFINED> instruction: 0x000016b0
     584:	000016b4 			; <UNDEFINED> instruction: 0x000016b4
     588:	000016c0 	andeq	r1, r0, r0, asr #13
     58c:	000016c8 	andeq	r1, r0, r8, asr #13
     590:	000016e4 	andeq	r1, r0, r4, ror #13
     594:	000016e8 	andeq	r1, r0, r8, ror #13
     598:	000016ec 	andeq	r1, r0, ip, ror #13
     59c:	000016f0 	strdeq	r1, [r0], -r0
     5a0:	000016f4 	strdeq	r1, [r0], -r4
     5a4:	000016f8 	strdeq	r1, [r0], -r8
	...
     5b0:	0000162c 	andeq	r1, r0, ip, lsr #12
     5b4:	00001630 	andeq	r1, r0, r0, lsr r6
     5b8:	0000165c 	andeq	r1, r0, ip, asr r6
     5bc:	00001660 	andeq	r1, r0, r0, ror #12
     5c0:	00001664 	andeq	r1, r0, r4, ror #12
     5c4:	00001668 	andeq	r1, r0, r8, ror #12
     5c8:	00001688 	andeq	r1, r0, r8, lsl #13
     5cc:	0000168c 	andeq	r1, r0, ip, lsl #13
     5d0:	00001690 	muleq	r0, r0, r6
     5d4:	00001694 	muleq	r0, r4, r6
     5d8:	000016b4 			; <UNDEFINED> instruction: 0x000016b4
     5dc:	000016b8 			; <UNDEFINED> instruction: 0x000016b8
     5e0:	000016c8 	andeq	r1, r0, r8, asr #13
     5e4:	000016d4 	ldrdeq	r1, [r0], -r4
     5e8:	000016fc 	strdeq	r1, [r0], -ip
     5ec:	00001700 	andeq	r1, r0, r0, lsl #14
     5f0:	00001704 	andeq	r1, r0, r4, lsl #14
     5f4:	00001708 	andeq	r1, r0, r8, lsl #14
     5f8:	00001714 	andeq	r1, r0, r4, lsl r7
     5fc:	00001718 	andeq	r1, r0, r8, lsl r7
	...
     608:	00001630 	andeq	r1, r0, r0, lsr r6
     60c:	00001634 	andeq	r1, r0, r4, lsr r6
     610:	00001668 	andeq	r1, r0, r8, ror #12
     614:	0000166c 	andeq	r1, r0, ip, ror #12
     618:	00001698 	muleq	r0, r8, r6
     61c:	0000169c 	muleq	r0, ip, r6
     620:	000016a0 	andeq	r1, r0, r0, lsr #13
     624:	000016a4 	andeq	r1, r0, r4, lsr #13
     628:	000016a8 	andeq	r1, r0, r8, lsr #13
     62c:	000016b0 			; <UNDEFINED> instruction: 0x000016b0
     630:	000016d4 	ldrdeq	r1, [r0], -r4
     634:	000016e0 	andeq	r1, r0, r0, ror #13
     638:	0000171c 	andeq	r1, r0, ip, lsl r7
     63c:	00001720 	andeq	r1, r0, r0, lsr #14
     640:	00001724 	andeq	r1, r0, r4, lsr #14
     644:	00001728 	andeq	r1, r0, r8, lsr #14
     648:	0000172c 	andeq	r1, r0, ip, lsr #14
     64c:	00001730 	andeq	r1, r0, r0, lsr r7
     650:	00001734 	andeq	r1, r0, r4, lsr r7
     654:	00001738 	andeq	r1, r0, r8, lsr r7
     658:	0000174c 	andeq	r1, r0, ip, asr #14
     65c:	00001750 	andeq	r1, r0, r0, asr r7
	...
     668:	00001660 	andeq	r1, r0, r0, ror #12
     66c:	00001664 	andeq	r1, r0, r4, ror #12
     670:	000016e8 	andeq	r1, r0, r8, ror #13
     674:	000016ec 	andeq	r1, r0, ip, ror #13
     678:	000016f0 	strdeq	r1, [r0], -r0
     67c:	000016f4 	strdeq	r1, [r0], -r4
     680:	000016f8 	strdeq	r1, [r0], -r8
     684:	000016fc 	strdeq	r1, [r0], -ip
     688:	00001708 	andeq	r1, r0, r8, lsl #14
     68c:	0000170c 	andeq	r1, r0, ip, lsl #14
     690:	00001710 	andeq	r1, r0, r0, lsl r7
     694:	00001714 	andeq	r1, r0, r4, lsl r7
     698:	00001718 	andeq	r1, r0, r8, lsl r7
     69c:	0000171c 	andeq	r1, r0, ip, lsl r7
     6a0:	00001720 	andeq	r1, r0, r0, lsr #14
     6a4:	00001724 	andeq	r1, r0, r4, lsr #14
     6a8:	00001744 	andeq	r1, r0, r4, asr #14
     6ac:	00001748 	andeq	r1, r0, r8, asr #14
     6b0:	00001754 	andeq	r1, r0, r4, asr r7
     6b4:	00001758 	andeq	r1, r0, r8, asr r7
     6b8:	0000175c 	andeq	r1, r0, ip, asr r7
     6bc:	00001760 	andeq	r1, r0, r0, ror #14
     6c0:	00001764 	andeq	r1, r0, r4, ror #14
     6c4:	00001768 	andeq	r1, r0, r8, ror #14
	...
     6d0:	000016b8 			; <UNDEFINED> instruction: 0x000016b8
     6d4:	000016c0 	andeq	r1, r0, r0, asr #13
     6d8:	000016e0 	andeq	r1, r0, r0, ror #13
     6dc:	000016e4 	andeq	r1, r0, r4, ror #13
     6e0:	00001700 	andeq	r1, r0, r0, lsl #14
     6e4:	00001704 	andeq	r1, r0, r4, lsl #14
     6e8:	0000170c 	andeq	r1, r0, ip, lsl #14
     6ec:	00001710 	andeq	r1, r0, r0, lsl r7
     6f0:	00001728 	andeq	r1, r0, r8, lsr #14
     6f4:	0000172c 	andeq	r1, r0, ip, lsr #14
     6f8:	00001730 	andeq	r1, r0, r0, lsr r7
     6fc:	00001734 	andeq	r1, r0, r4, lsr r7
     700:	00001738 	andeq	r1, r0, r8, lsr r7
     704:	0000173c 	andeq	r1, r0, ip, lsr r7
     708:	0000176c 	andeq	r1, r0, ip, ror #14
     70c:	00001770 	andeq	r1, r0, r0, ror r7
     710:	00001774 	andeq	r1, r0, r4, ror r7
     714:	00001780 	andeq	r1, r0, r0, lsl #15
     718:	000017a0 	andeq	r1, r0, r0, lsr #15
     71c:	000017a8 	andeq	r1, r0, r8, lsr #15
	...
     728:	0000173c 	andeq	r1, r0, ip, lsr r7
     72c:	00001744 	andeq	r1, r0, r4, asr #14
     730:	00001748 	andeq	r1, r0, r8, asr #14
     734:	0000174c 	andeq	r1, r0, ip, asr #14
     738:	00001750 	andeq	r1, r0, r0, asr r7
     73c:	00001754 	andeq	r1, r0, r4, asr r7
     740:	00001780 	andeq	r1, r0, r0, lsl #15
     744:	00001790 	muleq	r0, r0, r7
     748:	000017ac 	andeq	r1, r0, ip, lsr #15
     74c:	000017bc 			; <UNDEFINED> instruction: 0x000017bc
	...
     758:	00001bd8 	ldrdeq	r1, [r0], -r8
     75c:	00001bdc 	ldrdeq	r1, [r0], -ip
     760:	00001c00 	andeq	r1, r0, r0, lsl #24
     764:	00001cc8 	andeq	r1, r0, r8, asr #25
	...
     770:	00001db4 			; <UNDEFINED> instruction: 0x00001db4
     774:	00001eb0 			; <UNDEFINED> instruction: 0x00001eb0
     778:	00001eb4 			; <UNDEFINED> instruction: 0x00001eb4
     77c:	00001eb8 			; <UNDEFINED> instruction: 0x00001eb8
     780:	00001ebc 			; <UNDEFINED> instruction: 0x00001ebc
     784:	00001ec0 	andeq	r1, r0, r0, asr #29
	...
     790:	00001eb0 			; <UNDEFINED> instruction: 0x00001eb0
     794:	00001eb4 			; <UNDEFINED> instruction: 0x00001eb4
     798:	00001eb8 			; <UNDEFINED> instruction: 0x00001eb8
     79c:	00001ebc 			; <UNDEFINED> instruction: 0x00001ebc
     7a0:	00001ec0 	andeq	r1, r0, r0, asr #29
     7a4:	00001ee0 	andeq	r1, r0, r0, ror #29
	...
     7b0:	00001fec 	andeq	r1, r0, ip, ror #31
     7b4:	00001ff0 	strdeq	r1, [r0], -r0
     7b8:	00001ffc 	strdeq	r1, [r0], -ip
     7bc:	00002000 	andeq	r2, r0, r0
     7c0:	00002004 	andeq	r2, r0, r4
     7c4:	00002008 	andeq	r2, r0, r8
     7c8:	00002010 	andeq	r2, r0, r0, lsl r0
     7cc:	00002014 	andeq	r2, r0, r4, lsl r0
     7d0:	00002018 	andeq	r2, r0, r8, lsl r0
     7d4:	00002020 	andeq	r2, r0, r0, lsr #32
     7d8:	00002038 	andeq	r2, r0, r8, lsr r0
     7dc:	0000203c 	andeq	r2, r0, ip, lsr r0
     7e0:	00002040 	andeq	r2, r0, r0, asr #32
     7e4:	00002044 	andeq	r2, r0, r4, asr #32
     7e8:	00002050 	andeq	r2, r0, r0, asr r0
     7ec:	0000205c 	andeq	r2, r0, ip, asr r0
     7f0:	00002078 	andeq	r2, r0, r8, ror r0
     7f4:	00002080 	andeq	r2, r0, r0, lsl #1
     7f8:	00002084 	andeq	r2, r0, r4, lsl #1
     7fc:	00002088 	andeq	r2, r0, r8, lsl #1
	...
     808:	00001ff0 	strdeq	r1, [r0], -r0
     80c:	00001ff4 	strdeq	r1, [r0], -r4
     810:	00001ff8 	strdeq	r1, [r0], -r8
     814:	00001ffc 	strdeq	r1, [r0], -ip
     818:	00002000 	andeq	r2, r0, r0
     81c:	00002004 	andeq	r2, r0, r4
     820:	00002180 	andeq	r2, r0, r0, lsl #3
     824:	00002184 	andeq	r2, r0, r4, lsl #3
     828:	0000218c 	andeq	r2, r0, ip, lsl #3
     82c:	00002190 	muleq	r0, r0, r1
     830:	000021a0 	andeq	r2, r0, r0, lsr #3
     834:	000021a4 	andeq	r2, r0, r4, lsr #3
     838:	000021b0 			; <UNDEFINED> instruction: 0x000021b0
     83c:	000021b4 			; <UNDEFINED> instruction: 0x000021b4
     840:	000021c0 	andeq	r2, r0, r0, asr #3
     844:	000021c4 	andeq	r2, r0, r4, asr #3
     848:	000021c8 	andeq	r2, r0, r8, asr #3
     84c:	000021cc 	andeq	r2, r0, ip, asr #3
     850:	000021d0 	ldrdeq	r2, [r0], -r0
     854:	000021d8 	ldrdeq	r2, [r0], -r8
     858:	000021e4 	andeq	r2, r0, r4, ror #3
     85c:	000021e8 	andeq	r2, r0, r8, ror #3
     860:	00002204 	andeq	r2, r0, r4, lsl #4
     864:	00002218 	andeq	r2, r0, r8, lsl r2
	...
     870:	00001ff4 	strdeq	r1, [r0], -r4
     874:	00001ff8 	strdeq	r1, [r0], -r8
     878:	00002008 	andeq	r2, r0, r8
     87c:	00002010 	andeq	r2, r0, r0, lsl r0
     880:	00002014 	andeq	r2, r0, r4, lsl r0
     884:	00002018 	andeq	r2, r0, r8, lsl r0
     888:	00002030 	andeq	r2, r0, r0, lsr r0
     88c:	00002038 	andeq	r2, r0, r8, lsr r0
     890:	00002044 	andeq	r2, r0, r4, asr #32
     894:	0000204c 	andeq	r2, r0, ip, asr #32
     898:	0000206c 	andeq	r2, r0, ip, rrx
     89c:	00002074 	andeq	r2, r0, r4, ror r0
     8a0:	000020ac 	andeq	r2, r0, ip, lsr #1
     8a4:	000020b0 	strheq	r2, [r0], -r0
     8a8:	000020bc 	strheq	r2, [r0], -ip
     8ac:	000020c0 	andeq	r2, r0, r0, asr #1
	...
     8b8:	00002020 	andeq	r2, r0, r0, lsr #32
     8bc:	00002030 	andeq	r2, r0, r0, lsr r0
     8c0:	0000205c 	andeq	r2, r0, ip, asr r0
     8c4:	0000206c 	andeq	r2, r0, ip, rrx
     8c8:	0000208c 	andeq	r2, r0, ip, lsl #1
     8cc:	00002090 	muleq	r0, r0, r0
     8d0:	00002094 	muleq	r0, r4, r0
     8d4:	00002098 	muleq	r0, r8, r0
     8d8:	0000209c 	muleq	r0, ip, r0
     8dc:	000020a0 	andeq	r2, r0, r0, lsr #1
     8e0:	000020a4 	andeq	r2, r0, r4, lsr #1
     8e4:	000020a8 	andeq	r2, r0, r8, lsr #1
	...
     8f0:	0000203c 	andeq	r2, r0, ip, lsr r0
     8f4:	00002040 	andeq	r2, r0, r0, asr #32
     8f8:	0000204c 	andeq	r2, r0, ip, asr #32
     8fc:	00002050 	andeq	r2, r0, r0, asr r0
     900:	00002074 	andeq	r2, r0, r4, ror r0
     904:	00002078 	andeq	r2, r0, r8, ror r0
     908:	000020b4 	strheq	r2, [r0], -r4
     90c:	000020b8 	strheq	r2, [r0], -r8
     910:	000020c0 	andeq	r2, r0, r0, asr #1
     914:	000020c8 	andeq	r2, r0, r8, asr #1
     918:	000020cc 	andeq	r2, r0, ip, asr #1
     91c:	000020d0 	ldrdeq	r2, [r0], -r0
     920:	000020d4 	ldrdeq	r2, [r0], -r4
     924:	000020d8 	ldrdeq	r2, [r0], -r8
     928:	0000213c 	andeq	r2, r0, ip, lsr r1
     92c:	00002140 	andeq	r2, r0, r0, asr #2
     930:	0000214c 	andeq	r2, r0, ip, asr #2
     934:	00002150 	andeq	r2, r0, r0, asr r1
     938:	00002158 	andeq	r2, r0, r8, asr r1
     93c:	00002160 	andeq	r2, r0, r0, ror #2
     940:	00002164 	andeq	r2, r0, r4, ror #2
     944:	00002168 	andeq	r2, r0, r8, ror #2
     948:	00002174 	andeq	r2, r0, r4, ror r1
     94c:	00002178 	andeq	r2, r0, r8, ror r1
     950:	0000217c 	andeq	r2, r0, ip, ror r1
     954:	00002180 	andeq	r2, r0, r0, lsl #3
     958:	00002194 	muleq	r0, r4, r1
     95c:	00002198 	muleq	r0, r8, r1
	...
     968:	00002080 	andeq	r2, r0, r0, lsl #1
     96c:	00002084 	andeq	r2, r0, r4, lsl #1
     970:	00002088 	andeq	r2, r0, r8, lsl #1
     974:	0000208c 	andeq	r2, r0, ip, lsl #1
     978:	00002090 	muleq	r0, r0, r0
     97c:	00002094 	muleq	r0, r4, r0
     980:	00002098 	muleq	r0, r8, r0
     984:	0000209c 	muleq	r0, ip, r0
     988:	000020a0 	andeq	r2, r0, r0, lsr #1
     98c:	000020a4 	andeq	r2, r0, r4, lsr #1
     990:	000020a8 	andeq	r2, r0, r8, lsr #1
     994:	000020ac 	andeq	r2, r0, ip, lsr #1
     998:	000020b0 	strheq	r2, [r0], -r0
     99c:	000020b4 	strheq	r2, [r0], -r4
     9a0:	000020b8 	strheq	r2, [r0], -r8
     9a4:	000020bc 	strheq	r2, [r0], -ip
     9a8:	000020c8 	andeq	r2, r0, r8, asr #1
     9ac:	000020cc 	andeq	r2, r0, ip, asr #1
     9b0:	000020dc 	ldrdeq	r2, [r0], -ip
     9b4:	000020e0 	andeq	r2, r0, r0, ror #1
     9b8:	000020e8 	andeq	r2, r0, r8, ror #1
     9bc:	000020ec 	andeq	r2, r0, ip, ror #1
     9c0:	000020fc 	strdeq	r2, [r0], -ip
     9c4:	00002100 	andeq	r2, r0, r0, lsl #2
	...
     9d0:	000020d0 	ldrdeq	r2, [r0], -r0
     9d4:	000020d4 	ldrdeq	r2, [r0], -r4
     9d8:	000020d8 	ldrdeq	r2, [r0], -r8
     9dc:	000020dc 	ldrdeq	r2, [r0], -ip
     9e0:	000020f0 	strdeq	r2, [r0], -r0
     9e4:	000020f4 	strdeq	r2, [r0], -r4
     9e8:	000020f8 	strdeq	r2, [r0], -r8
     9ec:	000020fc 	strdeq	r2, [r0], -ip
     9f0:	00002108 	andeq	r2, r0, r8, lsl #2
     9f4:	0000210c 	andeq	r2, r0, ip, lsl #2
     9f8:	00002110 	andeq	r2, r0, r0, lsl r1
     9fc:	00002114 	andeq	r2, r0, r4, lsl r1
     a00:	00002118 	andeq	r2, r0, r8, lsl r1
     a04:	00002120 	andeq	r2, r0, r0, lsr #2
     a08:	00002128 	andeq	r2, r0, r8, lsr #2
     a0c:	0000212c 	andeq	r2, r0, ip, lsr #2
     a10:	00002130 	andeq	r2, r0, r0, lsr r1
     a14:	00002138 	andeq	r2, r0, r8, lsr r1
     a18:	00002144 	andeq	r2, r0, r4, asr #2
     a1c:	00002148 	andeq	r2, r0, r8, asr #2
	...
     a28:	000020e0 	andeq	r2, r0, r0, ror #1
     a2c:	000020e8 	andeq	r2, r0, r8, ror #1
     a30:	000020ec 	andeq	r2, r0, ip, ror #1
     a34:	000020f0 	strdeq	r2, [r0], -r0
     a38:	000020f4 	strdeq	r2, [r0], -r4
     a3c:	000020f8 	strdeq	r2, [r0], -r8
     a40:	00002100 	andeq	r2, r0, r0, lsl #2
     a44:	00002108 	andeq	r2, r0, r8, lsl #2
     a48:	0000210c 	andeq	r2, r0, ip, lsl #2
     a4c:	00002110 	andeq	r2, r0, r0, lsl r1
     a50:	00002114 	andeq	r2, r0, r4, lsl r1
     a54:	00002118 	andeq	r2, r0, r8, lsl r1
     a58:	00002160 	andeq	r2, r0, r0, ror #2
     a5c:	00002164 	andeq	r2, r0, r4, ror #2
     a60:	00002168 	andeq	r2, r0, r8, ror #2
     a64:	0000216c 	andeq	r2, r0, ip, ror #2
     a68:	0000219c 	muleq	r0, ip, r1
     a6c:	000021a0 	andeq	r2, r0, r0, lsr #3
     a70:	000021a4 	andeq	r2, r0, r4, lsr #3
     a74:	000021a8 	andeq	r2, r0, r8, lsr #3
     a78:	000021ac 	andeq	r2, r0, ip, lsr #3
     a7c:	000021b0 			; <UNDEFINED> instruction: 0x000021b0
     a80:	000021bc 			; <UNDEFINED> instruction: 0x000021bc
     a84:	000021c0 	andeq	r2, r0, r0, asr #3
     a88:	000021c4 	andeq	r2, r0, r4, asr #3
     a8c:	000021c8 	andeq	r2, r0, r8, asr #3
     a90:	000021d8 	ldrdeq	r2, [r0], -r8
     a94:	000021dc 	ldrdeq	r2, [r0], -ip
	...
     aa0:	00002120 	andeq	r2, r0, r0, lsr #2
     aa4:	00002128 	andeq	r2, r0, r8, lsr #2
     aa8:	0000212c 	andeq	r2, r0, ip, lsr #2
     aac:	00002130 	andeq	r2, r0, r0, lsr r1
     ab0:	00002138 	andeq	r2, r0, r8, lsr r1
     ab4:	0000213c 	andeq	r2, r0, ip, lsr r1
     ab8:	00002140 	andeq	r2, r0, r0, asr #2
     abc:	00002144 	andeq	r2, r0, r4, asr #2
     ac0:	00002148 	andeq	r2, r0, r8, asr #2
     ac4:	0000214c 	andeq	r2, r0, ip, asr #2
     ac8:	00002150 	andeq	r2, r0, r0, asr r1
     acc:	00002158 	andeq	r2, r0, r8, asr r1
     ad0:	0000216c 	andeq	r2, r0, ip, ror #2
     ad4:	00002170 	andeq	r2, r0, r0, ror r1
     ad8:	00002190 	muleq	r0, r0, r1
     adc:	00002194 	muleq	r0, r4, r1
     ae0:	000021cc 	andeq	r2, r0, ip, asr #3
     ae4:	000021d0 	ldrdeq	r2, [r0], -r0
     ae8:	000021dc 	ldrdeq	r2, [r0], -ip
     aec:	000021e4 	andeq	r2, r0, r4, ror #3
     af0:	000021e8 	andeq	r2, r0, r8, ror #3
     af4:	000021f0 	strdeq	r2, [r0], -r0
     af8:	000021f4 	strdeq	r2, [r0], -r4
     afc:	000021f8 	strdeq	r2, [r0], -r8
	...
     b08:	00002170 	andeq	r2, r0, r0, ror r1
     b0c:	00002174 	andeq	r2, r0, r4, ror r1
     b10:	00002178 	andeq	r2, r0, r8, ror r1
     b14:	0000217c 	andeq	r2, r0, ip, ror r1
     b18:	00002184 	andeq	r2, r0, r4, lsl #3
     b1c:	0000218c 	andeq	r2, r0, ip, lsl #3
     b20:	00002198 	muleq	r0, r8, r1
     b24:	0000219c 	muleq	r0, ip, r1
     b28:	000021a8 	andeq	r2, r0, r8, lsr #3
     b2c:	000021ac 	andeq	r2, r0, ip, lsr #3
     b30:	000021b4 			; <UNDEFINED> instruction: 0x000021b4
     b34:	000021bc 			; <UNDEFINED> instruction: 0x000021bc
     b38:	000021f0 	strdeq	r2, [r0], -r0
     b3c:	000021f4 	strdeq	r2, [r0], -r4
     b40:	000021f8 	strdeq	r2, [r0], -r8
     b44:	00002204 	andeq	r2, r0, r4, lsl #4
	...
     b50:	0000001c 	andeq	r0, r0, ip, lsl r0
     b54:	00000020 	andeq	r0, r0, r0, lsr #32
     b58:	00000020 	andeq	r0, r0, r0, lsr #32
     b5c:	00000024 	andeq	r0, r0, r4, lsr #32
     b60:	00000040 	andeq	r0, r0, r0, asr #32
     b64:	0000005c 	andeq	r0, r0, ip, asr r0
     b68:	00000068 	andeq	r0, r0, r8, rrx
     b6c:	00000074 	andeq	r0, r0, r4, ror r0
     b70:	00000088 	andeq	r0, r0, r8, lsl #1
     b74:	00000504 	andeq	r0, r0, r4, lsl #10
     b78:	0000050c 	andeq	r0, r0, ip, lsl #10
     b7c:	000007c4 	andeq	r0, r0, r4, asr #15
	...
     b88:	0000001c 	andeq	r0, r0, ip, lsl r0
     b8c:	00000020 	andeq	r0, r0, r0, lsr #32
     b90:	00000020 	andeq	r0, r0, r0, lsr #32
     b94:	00000024 	andeq	r0, r0, r4, lsr #32
     b98:	00000040 	andeq	r0, r0, r0, asr #32
     b9c:	00000048 	andeq	r0, r0, r8, asr #32
     ba0:	000000ac 	andeq	r0, r0, ip, lsr #1
     ba4:	000000b4 	strheq	r0, [r0], -r4
     ba8:	000000b8 	strheq	r0, [r0], -r8
     bac:	000004e8 	andeq	r0, r0, r8, ror #9
     bb0:	00000700 	andeq	r0, r0, r0, lsl #14
     bb4:	000007c4 	andeq	r0, r0, r4, asr #15
	...
     bc0:	00000248 	andeq	r0, r0, r8, asr #4
     bc4:	0000024c 	andeq	r0, r0, ip, asr #4
     bc8:	00000258 	andeq	r0, r0, r8, asr r2
     bcc:	0000025c 	andeq	r0, r0, ip, asr r2
     bd0:	00000264 	andeq	r0, r0, r4, ror #4
     bd4:	00000268 	andeq	r0, r0, r8, ror #4
     bd8:	0000029c 	muleq	r0, ip, r2
     bdc:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
	...
     be8:	00000048 	andeq	r0, r0, r8, asr #32
     bec:	0000005c 	andeq	r0, r0, ip, asr r0
     bf0:	00000068 	andeq	r0, r0, r8, rrx
     bf4:	00000074 	andeq	r0, r0, r4, ror r0
     bf8:	0000050c 	andeq	r0, r0, ip, lsl #10
     bfc:	000006ec 	andeq	r0, r0, ip, ror #13
	...
     c08:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
     c0c:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
     c10:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
     c14:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     c18:	000005c0 	andeq	r0, r0, r0, asr #11
     c1c:	000005c4 	andeq	r0, r0, r4, asr #11
     c20:	000005c8 	andeq	r0, r0, r8, asr #11
     c24:	000005cc 	andeq	r0, r0, ip, asr #11
     c28:	000005dc 	ldrdeq	r0, [r0], -ip
     c2c:	000006d4 	ldrdeq	r0, [r0], -r4
	...
     c38:	00000830 	andeq	r0, r0, r0, lsr r8
     c3c:	00000834 	andeq	r0, r0, r4, lsr r8
     c40:	00000838 	andeq	r0, r0, r8, lsr r8
     c44:	00000890 	muleq	r0, r0, r8
     c48:	000008a4 	andeq	r0, r0, r4, lsr #17
     c4c:	000008a8 	andeq	r0, r0, r8, lsr #17
     c50:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
     c54:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
	...
     c60:	00000c30 	andeq	r0, r0, r0, lsr ip
     c64:	00000c38 	andeq	r0, r0, r8, lsr ip
     c68:	00000c40 	andeq	r0, r0, r0, asr #24
     c6c:	00000c48 	andeq	r0, r0, r8, asr #24
	...
     c78:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
     c7c:	00000cc0 	andeq	r0, r0, r0, asr #25
     c80:	00000cc8 	andeq	r0, r0, r8, asr #25
     c84:	00000cd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
     c90:	00000d60 	andeq	r0, r0, r0, ror #26
     c94:	00000d68 	andeq	r0, r0, r8, ror #26
     c98:	00000d78 	andeq	r0, r0, r8, ror sp
     c9c:	00000d90 	muleq	r0, r0, sp
	...
     ca8:	00000df8 	strdeq	r0, [r0], -r8
     cac:	00000dfc 	strdeq	r0, [r0], -ip
     cb0:	00000e00 	andeq	r0, r0, r0, lsl #28
     cb4:	00000e14 	andeq	r0, r0, r4, lsl lr
     cb8:	00000e18 	andeq	r0, r0, r8, lsl lr
     cbc:	00000e20 	andeq	r0, r0, r0, lsr #28
	...
     cc8:	00000fac 	andeq	r0, r0, ip, lsr #31
     ccc:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
     cd0:	00000fc4 	andeq	r0, r0, r4, asr #31
     cd4:	00000fc8 	andeq	r0, r0, r8, asr #31
     cd8:	00000fcc 	andeq	r0, r0, ip, asr #31
     cdc:	00000fd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ce0:	00000fd8 	ldrdeq	r0, [r0], -r8
     ce4:	00000fdc 	ldrdeq	r0, [r0], -ip
     ce8:	00000fe4 	andeq	r0, r0, r4, ror #31
     cec:	00000fe8 	andeq	r0, r0, r8, ror #31
     cf0:	00000ff0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     cf4:	00000ff4 	strdeq	r0, [r0], -r4
     cf8:	00000ff8 	strdeq	r0, [r0], -r8
     cfc:	00000ffc 	strdeq	r0, [r0], -ip
	...
     d08:	000011f0 	strdeq	r1, [r0], -r0
     d0c:	000011f4 	strdeq	r1, [r0], -r4
     d10:	00001200 	andeq	r1, r0, r0, lsl #4
     d14:	00001204 	andeq	r1, r0, r4, lsl #4
     d18:	0000120c 	andeq	r1, r0, ip, lsl #4
     d1c:	00001220 	andeq	r1, r0, r0, lsr #4
	...
     d28:	0000128c 	andeq	r1, r0, ip, lsl #5
     d2c:	00001290 	muleq	r0, r0, r2
     d30:	0000129c 	muleq	r0, ip, r2
     d34:	000012a0 	andeq	r1, r0, r0, lsr #5
     d38:	000012a8 	andeq	r1, r0, r8, lsr #5
     d3c:	000012bc 			; <UNDEFINED> instruction: 0x000012bc
	...
     d48:	000014e4 	andeq	r1, r0, r4, ror #9
     d4c:	000014e8 	andeq	r1, r0, r8, ror #9
     d50:	000014f4 	strdeq	r1, [r0], -r4
     d54:	000014f8 	strdeq	r1, [r0], -r8
     d58:	00001500 	andeq	r1, r0, r0, lsl #10
     d5c:	00001514 	andeq	r1, r0, r4, lsl r5
	...
     d68:	000015a0 	andeq	r1, r0, r0, lsr #11
     d6c:	000015a4 	andeq	r1, r0, r4, lsr #11
     d70:	000015a8 	andeq	r1, r0, r8, lsr #11
     d74:	000015b8 			; <UNDEFINED> instruction: 0x000015b8
     d78:	00001634 	andeq	r1, r0, r4, lsr r6
     d7c:	00001764 	andeq	r1, r0, r4, ror #14
	...
     d88:	000016f4 	strdeq	r1, [r0], -r4
     d8c:	000016f8 	strdeq	r1, [r0], -r8
     d90:	00001704 	andeq	r1, r0, r4, lsl #14
     d94:	00001708 	andeq	r1, r0, r8, lsl #14
     d98:	00001710 	andeq	r1, r0, r0, lsl r7
     d9c:	00001724 	andeq	r1, r0, r4, lsr #14
	...
     da8:	000017c0 	andeq	r1, r0, r0, asr #15
     dac:	000017d4 	ldrdeq	r1, [r0], -r4
     db0:	000017dc 	ldrdeq	r1, [r0], -ip
     db4:	000017e4 	andeq	r1, r0, r4, ror #15
	...
     dc0:	00001820 	andeq	r1, r0, r0, lsr #16
     dc4:	0000182c 	andeq	r1, r0, ip, lsr #16
     dc8:	00001830 	andeq	r1, r0, r0, lsr r8
     dcc:	00001834 	andeq	r1, r0, r4, lsr r8
	...
     dd8:	0000182c 	andeq	r1, r0, ip, lsr #16
     ddc:	00001830 	andeq	r1, r0, r0, lsr r8
     de0:	00001834 	andeq	r1, r0, r4, lsr r8
     de4:	00001838 	andeq	r1, r0, r8, lsr r8
     de8:	00001840 	andeq	r1, r0, r0, asr #16
     dec:	00001844 	andeq	r1, r0, r4, asr #16
     df0:	00001858 	andeq	r1, r0, r8, asr r8
     df4:	0000185c 	andeq	r1, r0, ip, asr r8
	...
     e00:	00001850 	andeq	r1, r0, r0, asr r8
     e04:	00001858 	andeq	r1, r0, r8, asr r8
     e08:	00001914 	andeq	r1, r0, r4, lsl r9
     e0c:	00001924 	andeq	r1, r0, r4, lsr #18
	...
     e18:	000018a4 	andeq	r1, r0, r4, lsr #17
     e1c:	000018a8 	andeq	r1, r0, r8, lsr #17
     e20:	000018ac 	andeq	r1, r0, ip, lsr #17
     e24:	000018b0 			; <UNDEFINED> instruction: 0x000018b0
     e28:	000018b4 			; <UNDEFINED> instruction: 0x000018b4
     e2c:	000018b8 			; <UNDEFINED> instruction: 0x000018b8
     e30:	000018c0 	andeq	r1, r0, r0, asr #17
     e34:	000018c4 	andeq	r1, r0, r4, asr #17
     e38:	000018d0 	ldrdeq	r1, [r0], -r0
     e3c:	000018dc 	ldrdeq	r1, [r0], -ip
	...
     e48:	000018e0 	andeq	r1, r0, r0, ror #17
     e4c:	000018e4 	andeq	r1, r0, r4, ror #17
     e50:	000018e8 	andeq	r1, r0, r8, ror #17
     e54:	000018f0 	strdeq	r1, [r0], -r0
     e58:	000018f8 	strdeq	r1, [r0], -r8
     e5c:	000018fc 	strdeq	r1, [r0], -ip
     e60:	00001900 	andeq	r1, r0, r0, lsl #18
     e64:	0000190c 	andeq	r1, r0, ip, lsl #18
	...
     e70:	00001964 	andeq	r1, r0, r4, ror #18
     e74:	0000196c 	andeq	r1, r0, ip, ror #18
     e78:	00001974 	andeq	r1, r0, r4, ror r9
     e7c:	00001978 	andeq	r1, r0, r8, ror r9
     e80:	00001980 	andeq	r1, r0, r0, lsl #19
     e84:	00001984 	andeq	r1, r0, r4, lsl #19
     e88:	0000198c 	andeq	r1, r0, ip, lsl #19
     e8c:	00001990 	muleq	r0, r0, r9
     e90:	00001994 	muleq	r0, r4, r9
     e94:	0000199c 	muleq	r0, ip, r9
	...
     ea0:	000019dc 	ldrdeq	r1, [r0], -ip
     ea4:	000019e4 	andeq	r1, r0, r4, ror #19
     ea8:	000019fc 	strdeq	r1, [r0], -ip
     eac:	00001a04 	andeq	r1, r0, r4, lsl #20
     eb0:	00001a10 	andeq	r1, r0, r0, lsl sl
     eb4:	00001a8c 	andeq	r1, r0, ip, lsl #21
     eb8:	00001a94 	muleq	r0, r4, sl
     ebc:	00001be8 	andeq	r1, r0, r8, ror #23
	...
     ec8:	000019dc 	ldrdeq	r1, [r0], -ip
     ecc:	000019e4 	andeq	r1, r0, r4, ror #19
     ed0:	00001a00 	andeq	r1, r0, r0, lsl #20
     ed4:	00001a04 	andeq	r1, r0, r4, lsl #20
     ed8:	00001a94 	muleq	r0, r4, sl
     edc:	00001bd0 	ldrdeq	r1, [r0], -r0
	...
     ee8:	00001b60 	andeq	r1, r0, r0, ror #22
     eec:	00001b64 	andeq	r1, r0, r4, ror #22
     ef0:	00001b70 	andeq	r1, r0, r0, ror fp
     ef4:	00001b74 	andeq	r1, r0, r4, ror fp
     ef8:	00001b7c 	andeq	r1, r0, ip, ror fp
     efc:	00001b90 	muleq	r0, r0, fp
	...
     f08:	0000003c 	andeq	r0, r0, ip, lsr r0
     f0c:	00000044 	andeq	r0, r0, r4, asr #32
     f10:	00000048 	andeq	r0, r0, r8, asr #32
     f14:	0000004c 	andeq	r0, r0, ip, asr #32
     f18:	00000050 	andeq	r0, r0, r0, asr r0
     f1c:	00000054 	andeq	r0, r0, r4, asr r0
     f20:	00000058 	andeq	r0, r0, r8, asr r0
     f24:	00000064 	andeq	r0, r0, r4, rrx
	...
     f34:	00000004 	andeq	r0, r0, r4
     f38:	00000008 	andeq	r0, r0, r8
     f3c:	00000014 	andeq	r0, r0, r4, lsl r0
     f40:	00000020 	andeq	r0, r0, r0, lsr #32
     f44:	00000024 	andeq	r0, r0, r4, lsr #32
     f48:	00000028 	andeq	r0, r0, r8, lsr #32
     f4c:	0000002c 	andeq	r0, r0, ip, lsr #32
     f50:	00000030 	andeq	r0, r0, r0, lsr r0
     f54:	00000034 	andeq	r0, r0, r4, lsr r0
     f58:	00000038 	andeq	r0, r0, r8, lsr r0
     f5c:	00000058 	andeq	r0, r0, r8, asr r0
	...
     f68:	000000a8 	andeq	r0, r0, r8, lsr #1
     f6c:	000000b4 	strheq	r0, [r0], -r4
     f70:	000000b8 	strheq	r0, [r0], -r8
     f74:	000000e4 	andeq	r0, r0, r4, ror #1
     f78:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f7c:	000000f8 	strdeq	r0, [r0], -r8
	...
     f88:	000000e4 	andeq	r0, r0, r4, ror #1
     f8c:	000000e8 	andeq	r0, r0, r8, ror #1
     f90:	0000010c 	andeq	r0, r0, ip, lsl #2
     f94:	00000158 	andeq	r0, r0, r8, asr r1
     f98:	0000015c 	andeq	r0, r0, ip, asr r1
     f9c:	00000160 	andeq	r0, r0, r0, ror #2
     fa0:	00000178 	andeq	r0, r0, r8, ror r1
     fa4:	00000180 	andeq	r0, r0, r0, lsl #3
	...
     fb0:	00000158 	andeq	r0, r0, r8, asr r1
     fb4:	0000015c 	andeq	r0, r0, ip, asr r1
     fb8:	00000160 	andeq	r0, r0, r0, ror #2
     fbc:	00000178 	andeq	r0, r0, r8, ror r1
     fc0:	00000180 	andeq	r0, r0, r0, lsl #3
     fc4:	000001d4 	ldrdeq	r0, [r0], -r4
	...
     fd0:	00000160 	andeq	r0, r0, r0, ror #2
     fd4:	0000016c 	andeq	r0, r0, ip, ror #2
     fd8:	00000170 	andeq	r0, r0, r0, ror r1
     fdc:	00000174 	andeq	r0, r0, r4, ror r1
     fe0:	00000180 	andeq	r0, r0, r0, lsl #3
     fe4:	000001ac 	andeq	r0, r0, ip, lsr #3
	...
     ff0:	000001dc 	ldrdeq	r0, [r0], -ip
     ff4:	0000022c 	andeq	r0, r0, ip, lsr #4
     ff8:	00000230 	andeq	r0, r0, r0, lsr r2
     ffc:	0000023c 	andeq	r0, r0, ip, lsr r2
	...
    1008:	0000022c 	andeq	r0, r0, ip, lsr #4
    100c:	00000230 	andeq	r0, r0, r0, lsr r2
    1010:	0000023c 	andeq	r0, r0, ip, lsr r2
    1014:	00000284 	andeq	r0, r0, r4, lsl #5
    1018:	00000288 	andeq	r0, r0, r8, lsl #5
    101c:	00000298 	muleq	r0, r8, r2
	...
    1028:	00000284 	andeq	r0, r0, r4, lsl #5
    102c:	00000288 	andeq	r0, r0, r8, lsl #5
    1030:	000002a0 	andeq	r0, r0, r0, lsr #5
    1034:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1038:	000002f4 	strdeq	r0, [r0], -r4
    103c:	00000300 	andeq	r0, r0, r0, lsl #6
	...
    1048:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    104c:	000002f4 	strdeq	r0, [r0], -r4
    1050:	00000300 	andeq	r0, r0, r0, lsl #6
    1054:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
	...
    1060:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1064:	000002f4 	strdeq	r0, [r0], -r4
    1068:	00000300 	andeq	r0, r0, r0, lsl #6
    106c:	000003a4 	andeq	r0, r0, r4, lsr #7
	...
    1078:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    107c:	000002f4 	strdeq	r0, [r0], -r4
    1080:	00000300 	andeq	r0, r0, r0, lsl #6
    1084:	0000033c 	andeq	r0, r0, ip, lsr r3
    1088:	00000340 	andeq	r0, r0, r0, asr #6
    108c:	00000344 	andeq	r0, r0, r4, asr #6
    1090:	00000348 	andeq	r0, r0, r8, asr #6
    1094:	0000034c 	andeq	r0, r0, ip, asr #6
	...
    10a0:	0000057c 	andeq	r0, r0, ip, ror r5
    10a4:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    10a8:	000005d4 	ldrdeq	r0, [r0], -r4
    10ac:	000005d8 	ldrdeq	r0, [r0], -r8
    10b0:	000005dc 	ldrdeq	r0, [r0], -ip
    10b4:	000005e0 	andeq	r0, r0, r0, ror #11
	...
    10c0:	00000794 	muleq	r0, r4, r7
    10c4:	000007e8 	andeq	r0, r0, r8, ror #15
    10c8:	000007ec 	andeq	r0, r0, ip, ror #15
    10cc:	000007f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    10d0:	000007f4 	strdeq	r0, [r0], -r4
    10d4:	000007f8 	strdeq	r0, [r0], -r8
	...
    10e0:	000009c0 	andeq	r0, r0, r0, asr #19
    10e4:	00000a14 	andeq	r0, r0, r4, lsl sl
    10e8:	00000a18 	andeq	r0, r0, r8, lsl sl
    10ec:	00000a1c 	andeq	r0, r0, ip, lsl sl
    10f0:	00000a20 	andeq	r0, r0, r0, lsr #20
    10f4:	00000a24 	andeq	r0, r0, r4, lsr #20
	...
    1100:	00000134 	andeq	r0, r0, r4, lsr r1
    1104:	00000160 	andeq	r0, r0, r0, ror #2
    1108:	00000174 	andeq	r0, r0, r4, ror r1
    110c:	00000190 	muleq	r0, r0, r1
	...
    1118:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    111c:	00000204 	andeq	r0, r0, r4, lsl #4
    1120:	0000020c 	andeq	r0, r0, ip, lsl #4
    1124:	00000228 	andeq	r0, r0, r8, lsr #4
	...
    1130:	000001c8 	andeq	r0, r0, r8, asr #3
    1134:	000001f8 	strdeq	r0, [r0], -r8
    1138:	0000020c 	andeq	r0, r0, ip, lsl #4
    113c:	00000228 	andeq	r0, r0, r8, lsr #4
	...
    1148:	00000340 	andeq	r0, r0, r0, asr #6
    114c:	00000344 	andeq	r0, r0, r4, asr #6
    1150:	00000350 	andeq	r0, r0, r0, asr r3
    1154:	00000354 	andeq	r0, r0, r4, asr r3
    1158:	00000358 	andeq	r0, r0, r8, asr r3
    115c:	00000374 	andeq	r0, r0, r4, ror r3
	...
    1168:	00000354 	andeq	r0, r0, r4, asr r3
    116c:	00000358 	andeq	r0, r0, r8, asr r3
    1170:	00000384 	andeq	r0, r0, r4, lsl #7
    1174:	00000388 	andeq	r0, r0, r8, lsl #7
    1178:	00000390 	muleq	r0, r0, r3
    117c:	000003cc 	andeq	r0, r0, ip, asr #7
	...
    1188:	00000440 	andeq	r0, r0, r0, asr #8
    118c:	00000448 	andeq	r0, r0, r8, asr #8
    1190:	00000448 	andeq	r0, r0, r8, asr #8
    1194:	00000528 	andeq	r0, r0, r8, lsr #10
	...
    11a0:	00000444 	andeq	r0, r0, r4, asr #8
    11a4:	00000448 	andeq	r0, r0, r8, asr #8
    11a8:	0000044c 	andeq	r0, r0, ip, asr #8
    11ac:	00000450 	andeq	r0, r0, r0, asr r4
    11b0:	00000454 	andeq	r0, r0, r4, asr r4
    11b4:	00000470 	andeq	r0, r0, r0, ror r4
	...
    11c0:	00000450 	andeq	r0, r0, r0, asr r4
    11c4:	00000454 	andeq	r0, r0, r4, asr r4
    11c8:	00000480 	andeq	r0, r0, r0, lsl #9
    11cc:	00000484 	andeq	r0, r0, r4, lsl #9
    11d0:	0000048c 	andeq	r0, r0, ip, lsl #9
    11d4:	000004c8 	andeq	r0, r0, r8, asr #9
	...
