// Seed: 152630680
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_15;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input wand id_4,
    input supply0 id_5
    , id_15,
    inout uwire id_6,
    input tri id_7,
    input supply1 id_8,
    output tri0 id_9,
    input wor id_10,
    output tri1 id_11,
    output supply0 id_12,
    input tri0 id_13
);
  always begin
    id_15 <= 1;
  end
  wand id_16 = 1;
  module_0(
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
  wire id_17;
endmodule
