Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Sun May 21 11:10:36 2017
| Host             : foxtrot024-PC running 64-bit Service Pack 1  (build 7601)
| Command          : 
| Design           : lab_4_5_top
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 29.780 (Junction temp exceeded!) |
| Dynamic (W)              | 28.983                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     0.703 |      376 |       --- |             --- |
|   LUT as Logic           |     0.603 |      134 |     63400 |            0.21 |
|   CARRY4                 |     0.040 |       24 |     15850 |            0.15 |
|   Register               |     0.033 |      109 |    126800 |            0.09 |
|   LUT as Distributed RAM |     0.021 |       32 |     19000 |            0.17 |
|   BUFG                   |     0.006 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       13 |       --- |             --- |
| Signals                  |     0.940 |      290 |       --- |             --- |
| I/O                      |    27.341 |       20 |       210 |            9.52 |
| Static Power             |     0.797 |          |           |                 |
| Total                    |    29.780 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     2.213 |       1.651 |      0.563 |
| Vccaux    |       1.800 |     1.094 |       1.002 |      0.093 |
| Vcco33    |       3.300 |     7.740 |       7.736 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| lab_4_5_top              |    28.983 |
|   u_1HZ                  |     0.173 |
|   u_FSM                  |     0.042 |
|   u_disp                 |     0.792 |
|     u_counter            |     0.598 |
|     u_divider            |     0.194 |
|   u_dp                   |     0.612 |
|     MEM                  |     0.169 |
|       ram_reg_0_15_0_0   |     0.005 |
|       ram_reg_0_15_10_10 |     0.003 |
|       ram_reg_0_15_11_11 |     0.004 |
|       ram_reg_0_15_12_12 |     0.003 |
|       ram_reg_0_15_13_13 |     0.003 |
|       ram_reg_0_15_14_14 |     0.004 |
|       ram_reg_0_15_15_15 |     0.003 |
|       ram_reg_0_15_16_16 |     0.003 |
|       ram_reg_0_15_17_17 |     0.004 |
|       ram_reg_0_15_18_18 |     0.003 |
|       ram_reg_0_15_19_19 |     0.004 |
|       ram_reg_0_15_1_1   |     0.004 |
|       ram_reg_0_15_20_20 |     0.004 |
|       ram_reg_0_15_21_21 |     0.002 |
|       ram_reg_0_15_22_22 |     0.004 |
|       ram_reg_0_15_23_23 |     0.003 |
|       ram_reg_0_15_24_24 |     0.005 |
|       ram_reg_0_15_25_25 |     0.005 |
|       ram_reg_0_15_26_26 |     0.004 |
|       ram_reg_0_15_27_27 |     0.004 |
|       ram_reg_0_15_28_28 |     0.005 |
|       ram_reg_0_15_29_29 |     0.003 |
|       ram_reg_0_15_2_2   |     0.005 |
|       ram_reg_0_15_30_30 |     0.004 |
|       ram_reg_0_15_31_31 |     0.005 |
|       ram_reg_0_15_3_3   |     0.003 |
|       ram_reg_0_15_4_4   |     0.004 |
|       ram_reg_0_15_5_5   |     0.004 |
|       ram_reg_0_15_6_6   |     0.006 |
|       ram_reg_0_15_7_7   |     0.004 |
|       ram_reg_0_15_8_8   |     0.004 |
|       ram_reg_0_15_9_9   |     0.003 |
|     R1                   |     0.444 |
|     R2                   |     0.000 |
+--------------------------+-----------+


