
final_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d150  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000660  0800d310  0800d310  0000e310  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d970  0800d970  0000f27c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d970  0800d970  0000e970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d978  0800d978  0000f27c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d978  0800d978  0000e978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d97c  0800d97c  0000e97c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000027c  20000000  0800d980  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000aac  2000027c  0800dbfc  0000f27c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000d28  0800dbfc  0000fd28  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f27c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001be28  00000000  00000000  0000f2ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003dfc  00000000  00000000  0002b0d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001728  00000000  00000000  0002eed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011f9  00000000  00000000  000305f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005861  00000000  00000000  000317f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f323  00000000  00000000  00037052  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011c8b5  00000000  00000000  00056375  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00172c2a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000076ec  00000000  00000000  00172c70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0017a35c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	2000027c 	.word	0x2000027c
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800d2f8 	.word	0x0800d2f8

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000280 	.word	0x20000280
 80001fc:	0800d2f8 	.word	0x0800d2f8

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b9be 	b.w	800104c <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	@ (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9d08      	ldr	r5, [sp, #32]
 8000d5a:	468e      	mov	lr, r1
 8000d5c:	4604      	mov	r4, r0
 8000d5e:	4688      	mov	r8, r1
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d14a      	bne.n	8000dfa <__udivmoddi4+0xa6>
 8000d64:	428a      	cmp	r2, r1
 8000d66:	4617      	mov	r7, r2
 8000d68:	d962      	bls.n	8000e30 <__udivmoddi4+0xdc>
 8000d6a:	fab2 f682 	clz	r6, r2
 8000d6e:	b14e      	cbz	r6, 8000d84 <__udivmoddi4+0x30>
 8000d70:	f1c6 0320 	rsb	r3, r6, #32
 8000d74:	fa01 f806 	lsl.w	r8, r1, r6
 8000d78:	fa20 f303 	lsr.w	r3, r0, r3
 8000d7c:	40b7      	lsls	r7, r6
 8000d7e:	ea43 0808 	orr.w	r8, r3, r8
 8000d82:	40b4      	lsls	r4, r6
 8000d84:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d88:	fa1f fc87 	uxth.w	ip, r7
 8000d8c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d90:	0c23      	lsrs	r3, r4, #16
 8000d92:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d96:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d9a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0x62>
 8000da2:	18fb      	adds	r3, r7, r3
 8000da4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000da8:	f080 80ea 	bcs.w	8000f80 <__udivmoddi4+0x22c>
 8000dac:	429a      	cmp	r2, r3
 8000dae:	f240 80e7 	bls.w	8000f80 <__udivmoddi4+0x22c>
 8000db2:	3902      	subs	r1, #2
 8000db4:	443b      	add	r3, r7
 8000db6:	1a9a      	subs	r2, r3, r2
 8000db8:	b2a3      	uxth	r3, r4
 8000dba:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dbe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dc2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dc6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dca:	459c      	cmp	ip, r3
 8000dcc:	d909      	bls.n	8000de2 <__udivmoddi4+0x8e>
 8000dce:	18fb      	adds	r3, r7, r3
 8000dd0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dd4:	f080 80d6 	bcs.w	8000f84 <__udivmoddi4+0x230>
 8000dd8:	459c      	cmp	ip, r3
 8000dda:	f240 80d3 	bls.w	8000f84 <__udivmoddi4+0x230>
 8000dde:	443b      	add	r3, r7
 8000de0:	3802      	subs	r0, #2
 8000de2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000de6:	eba3 030c 	sub.w	r3, r3, ip
 8000dea:	2100      	movs	r1, #0
 8000dec:	b11d      	cbz	r5, 8000df6 <__udivmoddi4+0xa2>
 8000dee:	40f3      	lsrs	r3, r6
 8000df0:	2200      	movs	r2, #0
 8000df2:	e9c5 3200 	strd	r3, r2, [r5]
 8000df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfa:	428b      	cmp	r3, r1
 8000dfc:	d905      	bls.n	8000e0a <__udivmoddi4+0xb6>
 8000dfe:	b10d      	cbz	r5, 8000e04 <__udivmoddi4+0xb0>
 8000e00:	e9c5 0100 	strd	r0, r1, [r5]
 8000e04:	2100      	movs	r1, #0
 8000e06:	4608      	mov	r0, r1
 8000e08:	e7f5      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000e0a:	fab3 f183 	clz	r1, r3
 8000e0e:	2900      	cmp	r1, #0
 8000e10:	d146      	bne.n	8000ea0 <__udivmoddi4+0x14c>
 8000e12:	4573      	cmp	r3, lr
 8000e14:	d302      	bcc.n	8000e1c <__udivmoddi4+0xc8>
 8000e16:	4282      	cmp	r2, r0
 8000e18:	f200 8105 	bhi.w	8001026 <__udivmoddi4+0x2d2>
 8000e1c:	1a84      	subs	r4, r0, r2
 8000e1e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e22:	2001      	movs	r0, #1
 8000e24:	4690      	mov	r8, r2
 8000e26:	2d00      	cmp	r5, #0
 8000e28:	d0e5      	beq.n	8000df6 <__udivmoddi4+0xa2>
 8000e2a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e2e:	e7e2      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000e30:	2a00      	cmp	r2, #0
 8000e32:	f000 8090 	beq.w	8000f56 <__udivmoddi4+0x202>
 8000e36:	fab2 f682 	clz	r6, r2
 8000e3a:	2e00      	cmp	r6, #0
 8000e3c:	f040 80a4 	bne.w	8000f88 <__udivmoddi4+0x234>
 8000e40:	1a8a      	subs	r2, r1, r2
 8000e42:	0c03      	lsrs	r3, r0, #16
 8000e44:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e48:	b280      	uxth	r0, r0
 8000e4a:	b2bc      	uxth	r4, r7
 8000e4c:	2101      	movs	r1, #1
 8000e4e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e52:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e5a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e5e:	429a      	cmp	r2, r3
 8000e60:	d907      	bls.n	8000e72 <__udivmoddi4+0x11e>
 8000e62:	18fb      	adds	r3, r7, r3
 8000e64:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x11c>
 8000e6a:	429a      	cmp	r2, r3
 8000e6c:	f200 80e0 	bhi.w	8001030 <__udivmoddi4+0x2dc>
 8000e70:	46c4      	mov	ip, r8
 8000e72:	1a9b      	subs	r3, r3, r2
 8000e74:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e78:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e7c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e80:	fb02 f404 	mul.w	r4, r2, r4
 8000e84:	429c      	cmp	r4, r3
 8000e86:	d907      	bls.n	8000e98 <__udivmoddi4+0x144>
 8000e88:	18fb      	adds	r3, r7, r3
 8000e8a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e8e:	d202      	bcs.n	8000e96 <__udivmoddi4+0x142>
 8000e90:	429c      	cmp	r4, r3
 8000e92:	f200 80ca 	bhi.w	800102a <__udivmoddi4+0x2d6>
 8000e96:	4602      	mov	r2, r0
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e9e:	e7a5      	b.n	8000dec <__udivmoddi4+0x98>
 8000ea0:	f1c1 0620 	rsb	r6, r1, #32
 8000ea4:	408b      	lsls	r3, r1
 8000ea6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eaa:	431f      	orrs	r7, r3
 8000eac:	fa0e f401 	lsl.w	r4, lr, r1
 8000eb0:	fa20 f306 	lsr.w	r3, r0, r6
 8000eb4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000eb8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ebc:	4323      	orrs	r3, r4
 8000ebe:	fa00 f801 	lsl.w	r8, r0, r1
 8000ec2:	fa1f fc87 	uxth.w	ip, r7
 8000ec6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eca:	0c1c      	lsrs	r4, r3, #16
 8000ecc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ed0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ed4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ed8:	45a6      	cmp	lr, r4
 8000eda:	fa02 f201 	lsl.w	r2, r2, r1
 8000ede:	d909      	bls.n	8000ef4 <__udivmoddi4+0x1a0>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ee6:	f080 809c 	bcs.w	8001022 <__udivmoddi4+0x2ce>
 8000eea:	45a6      	cmp	lr, r4
 8000eec:	f240 8099 	bls.w	8001022 <__udivmoddi4+0x2ce>
 8000ef0:	3802      	subs	r0, #2
 8000ef2:	443c      	add	r4, r7
 8000ef4:	eba4 040e 	sub.w	r4, r4, lr
 8000ef8:	fa1f fe83 	uxth.w	lr, r3
 8000efc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f00:	fb09 4413 	mls	r4, r9, r3, r4
 8000f04:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f08:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f0c:	45a4      	cmp	ip, r4
 8000f0e:	d908      	bls.n	8000f22 <__udivmoddi4+0x1ce>
 8000f10:	193c      	adds	r4, r7, r4
 8000f12:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f16:	f080 8082 	bcs.w	800101e <__udivmoddi4+0x2ca>
 8000f1a:	45a4      	cmp	ip, r4
 8000f1c:	d97f      	bls.n	800101e <__udivmoddi4+0x2ca>
 8000f1e:	3b02      	subs	r3, #2
 8000f20:	443c      	add	r4, r7
 8000f22:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f26:	eba4 040c 	sub.w	r4, r4, ip
 8000f2a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f2e:	4564      	cmp	r4, ip
 8000f30:	4673      	mov	r3, lr
 8000f32:	46e1      	mov	r9, ip
 8000f34:	d362      	bcc.n	8000ffc <__udivmoddi4+0x2a8>
 8000f36:	d05f      	beq.n	8000ff8 <__udivmoddi4+0x2a4>
 8000f38:	b15d      	cbz	r5, 8000f52 <__udivmoddi4+0x1fe>
 8000f3a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f3e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f42:	fa04 f606 	lsl.w	r6, r4, r6
 8000f46:	fa22 f301 	lsr.w	r3, r2, r1
 8000f4a:	431e      	orrs	r6, r3
 8000f4c:	40cc      	lsrs	r4, r1
 8000f4e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f52:	2100      	movs	r1, #0
 8000f54:	e74f      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000f56:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f5a:	0c01      	lsrs	r1, r0, #16
 8000f5c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f60:	b280      	uxth	r0, r0
 8000f62:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f66:	463b      	mov	r3, r7
 8000f68:	4638      	mov	r0, r7
 8000f6a:	463c      	mov	r4, r7
 8000f6c:	46b8      	mov	r8, r7
 8000f6e:	46be      	mov	lr, r7
 8000f70:	2620      	movs	r6, #32
 8000f72:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f76:	eba2 0208 	sub.w	r2, r2, r8
 8000f7a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f7e:	e766      	b.n	8000e4e <__udivmoddi4+0xfa>
 8000f80:	4601      	mov	r1, r0
 8000f82:	e718      	b.n	8000db6 <__udivmoddi4+0x62>
 8000f84:	4610      	mov	r0, r2
 8000f86:	e72c      	b.n	8000de2 <__udivmoddi4+0x8e>
 8000f88:	f1c6 0220 	rsb	r2, r6, #32
 8000f8c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f90:	40b7      	lsls	r7, r6
 8000f92:	40b1      	lsls	r1, r6
 8000f94:	fa20 f202 	lsr.w	r2, r0, r2
 8000f98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f9c:	430a      	orrs	r2, r1
 8000f9e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fa2:	b2bc      	uxth	r4, r7
 8000fa4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fa8:	0c11      	lsrs	r1, r2, #16
 8000faa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fae:	fb08 f904 	mul.w	r9, r8, r4
 8000fb2:	40b0      	lsls	r0, r6
 8000fb4:	4589      	cmp	r9, r1
 8000fb6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fba:	b280      	uxth	r0, r0
 8000fbc:	d93e      	bls.n	800103c <__udivmoddi4+0x2e8>
 8000fbe:	1879      	adds	r1, r7, r1
 8000fc0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fc4:	d201      	bcs.n	8000fca <__udivmoddi4+0x276>
 8000fc6:	4589      	cmp	r9, r1
 8000fc8:	d81f      	bhi.n	800100a <__udivmoddi4+0x2b6>
 8000fca:	eba1 0109 	sub.w	r1, r1, r9
 8000fce:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fd2:	fb09 f804 	mul.w	r8, r9, r4
 8000fd6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fda:	b292      	uxth	r2, r2
 8000fdc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fe0:	4542      	cmp	r2, r8
 8000fe2:	d229      	bcs.n	8001038 <__udivmoddi4+0x2e4>
 8000fe4:	18ba      	adds	r2, r7, r2
 8000fe6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fea:	d2c4      	bcs.n	8000f76 <__udivmoddi4+0x222>
 8000fec:	4542      	cmp	r2, r8
 8000fee:	d2c2      	bcs.n	8000f76 <__udivmoddi4+0x222>
 8000ff0:	f1a9 0102 	sub.w	r1, r9, #2
 8000ff4:	443a      	add	r2, r7
 8000ff6:	e7be      	b.n	8000f76 <__udivmoddi4+0x222>
 8000ff8:	45f0      	cmp	r8, lr
 8000ffa:	d29d      	bcs.n	8000f38 <__udivmoddi4+0x1e4>
 8000ffc:	ebbe 0302 	subs.w	r3, lr, r2
 8001000:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001004:	3801      	subs	r0, #1
 8001006:	46e1      	mov	r9, ip
 8001008:	e796      	b.n	8000f38 <__udivmoddi4+0x1e4>
 800100a:	eba7 0909 	sub.w	r9, r7, r9
 800100e:	4449      	add	r1, r9
 8001010:	f1a8 0c02 	sub.w	ip, r8, #2
 8001014:	fbb1 f9fe 	udiv	r9, r1, lr
 8001018:	fb09 f804 	mul.w	r8, r9, r4
 800101c:	e7db      	b.n	8000fd6 <__udivmoddi4+0x282>
 800101e:	4673      	mov	r3, lr
 8001020:	e77f      	b.n	8000f22 <__udivmoddi4+0x1ce>
 8001022:	4650      	mov	r0, sl
 8001024:	e766      	b.n	8000ef4 <__udivmoddi4+0x1a0>
 8001026:	4608      	mov	r0, r1
 8001028:	e6fd      	b.n	8000e26 <__udivmoddi4+0xd2>
 800102a:	443b      	add	r3, r7
 800102c:	3a02      	subs	r2, #2
 800102e:	e733      	b.n	8000e98 <__udivmoddi4+0x144>
 8001030:	f1ac 0c02 	sub.w	ip, ip, #2
 8001034:	443b      	add	r3, r7
 8001036:	e71c      	b.n	8000e72 <__udivmoddi4+0x11e>
 8001038:	4649      	mov	r1, r9
 800103a:	e79c      	b.n	8000f76 <__udivmoddi4+0x222>
 800103c:	eba1 0109 	sub.w	r1, r1, r9
 8001040:	46c4      	mov	ip, r8
 8001042:	fbb1 f9fe 	udiv	r9, r1, lr
 8001046:	fb09 f804 	mul.w	r8, r9, r4
 800104a:	e7c4      	b.n	8000fd6 <__udivmoddi4+0x282>

0800104c <__aeabi_idiv0>:
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop

08001050 <IMU_Init>:
/* Offsets for w */
float wx_offset, wy_offset, wz_offset;
//float mx_offset, my_offset, mz_offset;

void IMU_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef acc_status;
  GYRO_StatusTypeDef gyro_status;
  
  /* 1.  buffer */
  idx = 0;
 8001056:	4b4a      	ldr	r3, [pc, #296]	@ (8001180 <IMU_Init+0x130>)
 8001058:	2200      	movs	r2, #0
 800105a:	801a      	strh	r2, [r3, #0]
  filled = 0;
 800105c:	4b49      	ldr	r3, [pc, #292]	@ (8001184 <IMU_Init+0x134>)
 800105e:	2200      	movs	r2, #0
 8001060:	801a      	strh	r2, [r3, #0]
  offset_done = 0;
 8001062:	4b49      	ldr	r3, [pc, #292]	@ (8001188 <IMU_Init+0x138>)
 8001064:	2200      	movs	r2, #0
 8001066:	701a      	strb	r2, [r3, #0]

  wx_offset = wy_offset = wz_offset = 0.0f;
 8001068:	4b48      	ldr	r3, [pc, #288]	@ (800118c <IMU_Init+0x13c>)
 800106a:	f04f 0200 	mov.w	r2, #0
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	4b46      	ldr	r3, [pc, #280]	@ (800118c <IMU_Init+0x13c>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a46      	ldr	r2, [pc, #280]	@ (8001190 <IMU_Init+0x140>)
 8001076:	6013      	str	r3, [r2, #0]
 8001078:	4b45      	ldr	r3, [pc, #276]	@ (8001190 <IMU_Init+0x140>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4a45      	ldr	r2, [pc, #276]	@ (8001194 <IMU_Init+0x144>)
 800107e:	6013      	str	r3, [r2, #0]

  for (int i = 0; i < N; i++) {
 8001080:	2300      	movs	r3, #0
 8001082:	607b      	str	r3, [r7, #4]
 8001084:	e032      	b.n	80010ec <IMU_Init+0x9c>
    ax_buf[i] = ay_buf[i] = az_buf[i] = 0;
 8001086:	4a44      	ldr	r2, [pc, #272]	@ (8001198 <IMU_Init+0x148>)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2100      	movs	r1, #0
 800108c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001090:	4a41      	ldr	r2, [pc, #260]	@ (8001198 <IMU_Init+0x148>)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8001098:	4a40      	ldr	r2, [pc, #256]	@ (800119c <IMU_Init+0x14c>)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80010a0:	4a3e      	ldr	r2, [pc, #248]	@ (800119c <IMU_Init+0x14c>)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 80010a8:	4a3d      	ldr	r2, [pc, #244]	@ (80011a0 <IMU_Init+0x150>)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    wx_buf[i] = wy_buf[i] = wz_buf[i] = 0.0f;
 80010b0:	4a3c      	ldr	r2, [pc, #240]	@ (80011a4 <IMU_Init+0x154>)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	009b      	lsls	r3, r3, #2
 80010b6:	4413      	add	r3, r2
 80010b8:	f04f 0200 	mov.w	r2, #0
 80010bc:	601a      	str	r2, [r3, #0]
 80010be:	4a39      	ldr	r2, [pc, #228]	@ (80011a4 <IMU_Init+0x154>)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	009b      	lsls	r3, r3, #2
 80010c4:	4413      	add	r3, r2
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	4937      	ldr	r1, [pc, #220]	@ (80011a8 <IMU_Init+0x158>)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	009b      	lsls	r3, r3, #2
 80010ce:	440b      	add	r3, r1
 80010d0:	601a      	str	r2, [r3, #0]
 80010d2:	4a35      	ldr	r2, [pc, #212]	@ (80011a8 <IMU_Init+0x158>)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	009b      	lsls	r3, r3, #2
 80010d8:	4413      	add	r3, r2
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	4933      	ldr	r1, [pc, #204]	@ (80011ac <IMU_Init+0x15c>)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	009b      	lsls	r3, r3, #2
 80010e2:	440b      	add	r3, r1
 80010e4:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < N; i++) {
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	3301      	adds	r3, #1
 80010ea:	607b      	str	r3, [r7, #4]
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2b63      	cmp	r3, #99	@ 0x63
 80010f0:	ddc9      	ble.n	8001086 <IMU_Init+0x36>
  }

  /* 2.  BSP  */
  acc_status = BSP_ACCELERO_Init();
 80010f2:	f001 fa1b 	bl	800252c <BSP_ACCELERO_Init>
 80010f6:	4603      	mov	r3, r0
 80010f8:	70fb      	strb	r3, [r7, #3]
  if (acc_status == ACCELERO_OK) {
 80010fa:	78fb      	ldrb	r3, [r7, #3]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d103      	bne.n	8001108 <IMU_Init+0xb8>
    printf("IMU: Accelerometer init OK\r\n");
 8001100:	482b      	ldr	r0, [pc, #172]	@ (80011b0 <IMU_Init+0x160>)
 8001102:	f008 f891 	bl	8009228 <puts>
 8001106:	e004      	b.n	8001112 <IMU_Init+0xc2>
  } else {
    printf("IMU: Accelerometer init FAILED (%d)\r\n", acc_status);
 8001108:	78fb      	ldrb	r3, [r7, #3]
 800110a:	4619      	mov	r1, r3
 800110c:	4829      	ldr	r0, [pc, #164]	@ (80011b4 <IMU_Init+0x164>)
 800110e:	f008 f823 	bl	8009158 <iprintf>
  }
  
  gyro_status = BSP_GYRO_Init();
 8001112:	f001 fa63 	bl	80025dc <BSP_GYRO_Init>
 8001116:	4603      	mov	r3, r0
 8001118:	70bb      	strb	r3, [r7, #2]
  if (gyro_status == GYRO_OK) {
 800111a:	78bb      	ldrb	r3, [r7, #2]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d103      	bne.n	8001128 <IMU_Init+0xd8>
    printf("IMU: Gyroscope init OK\r\n");
 8001120:	4825      	ldr	r0, [pc, #148]	@ (80011b8 <IMU_Init+0x168>)
 8001122:	f008 f881 	bl	8009228 <puts>
 8001126:	e004      	b.n	8001132 <IMU_Init+0xe2>
  } else {
    printf("IMU: Gyroscope init FAILED (%d)\r\n", gyro_status);
 8001128:	78bb      	ldrb	r3, [r7, #2]
 800112a:	4619      	mov	r1, r3
 800112c:	4823      	ldr	r0, [pc, #140]	@ (80011bc <IMU_Init+0x16c>)
 800112e:	f008 f813 	bl	8009158 <iprintf>
  }
  BSP_MAGNETO_Init();
 8001132:	f001 faaf 	bl	8002694 <BSP_MAGNETO_Init>

  /* 3.  */
  x_axes_out.AXIS_X = x_axes_out.AXIS_Y = x_axes_out.AXIS_Z = 0;
 8001136:	4b22      	ldr	r3, [pc, #136]	@ (80011c0 <IMU_Init+0x170>)
 8001138:	2200      	movs	r2, #0
 800113a:	609a      	str	r2, [r3, #8]
 800113c:	4b20      	ldr	r3, [pc, #128]	@ (80011c0 <IMU_Init+0x170>)
 800113e:	689b      	ldr	r3, [r3, #8]
 8001140:	4a1f      	ldr	r2, [pc, #124]	@ (80011c0 <IMU_Init+0x170>)
 8001142:	6053      	str	r3, [r2, #4]
 8001144:	4b1e      	ldr	r3, [pc, #120]	@ (80011c0 <IMU_Init+0x170>)
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	4a1d      	ldr	r2, [pc, #116]	@ (80011c0 <IMU_Init+0x170>)
 800114a:	6013      	str	r3, [r2, #0]
  g_axes_out.AXIS_X = g_axes_out.AXIS_Y = g_axes_out.AXIS_Z = 0;
 800114c:	4b1d      	ldr	r3, [pc, #116]	@ (80011c4 <IMU_Init+0x174>)
 800114e:	2200      	movs	r2, #0
 8001150:	609a      	str	r2, [r3, #8]
 8001152:	4b1c      	ldr	r3, [pc, #112]	@ (80011c4 <IMU_Init+0x174>)
 8001154:	689b      	ldr	r3, [r3, #8]
 8001156:	4a1b      	ldr	r2, [pc, #108]	@ (80011c4 <IMU_Init+0x174>)
 8001158:	6053      	str	r3, [r2, #4]
 800115a:	4b1a      	ldr	r3, [pc, #104]	@ (80011c4 <IMU_Init+0x174>)
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	4a19      	ldr	r2, [pc, #100]	@ (80011c4 <IMU_Init+0x174>)
 8001160:	6013      	str	r3, [r2, #0]
  m_axes_out.AXIS_X = m_axes_out.AXIS_Y = m_axes_out.AXIS_Z = 0;
 8001162:	4b19      	ldr	r3, [pc, #100]	@ (80011c8 <IMU_Init+0x178>)
 8001164:	2200      	movs	r2, #0
 8001166:	609a      	str	r2, [r3, #8]
 8001168:	4b17      	ldr	r3, [pc, #92]	@ (80011c8 <IMU_Init+0x178>)
 800116a:	689b      	ldr	r3, [r3, #8]
 800116c:	4a16      	ldr	r2, [pc, #88]	@ (80011c8 <IMU_Init+0x178>)
 800116e:	6053      	str	r3, [r2, #4]
 8001170:	4b15      	ldr	r3, [pc, #84]	@ (80011c8 <IMU_Init+0x178>)
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	4a14      	ldr	r2, [pc, #80]	@ (80011c8 <IMU_Init+0x178>)
 8001176:	6013      	str	r3, [r2, #0]

}
 8001178:	bf00      	nop
 800117a:	3708      	adds	r7, #8
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20000298 	.word	0x20000298
 8001184:	2000029a 	.word	0x2000029a
 8001188:	2000029c 	.word	0x2000029c
 800118c:	200009f0 	.word	0x200009f0
 8001190:	200009ec 	.word	0x200009ec
 8001194:	200009e8 	.word	0x200009e8
 8001198:	20000470 	.word	0x20000470
 800119c:	200003a8 	.word	0x200003a8
 80011a0:	200002e0 	.word	0x200002e0
 80011a4:	20000858 	.word	0x20000858
 80011a8:	200006c8 	.word	0x200006c8
 80011ac:	20000538 	.word	0x20000538
 80011b0:	0800d310 	.word	0x0800d310
 80011b4:	0800d32c 	.word	0x0800d32c
 80011b8:	0800d354 	.word	0x0800d354
 80011bc:	0800d36c 	.word	0x0800d36c
 80011c0:	200002bc 	.word	0x200002bc
 80011c4:	200002c8 	.word	0x200002c8
 80011c8:	200002d4 	.word	0x200002d4

080011cc <Update_Buffer>:


void Update_Buffer(const int16_t a[3], const float w[3])
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
 80011d4:	6039      	str	r1, [r7, #0]
	ax_buf[idx] = a[0];
 80011d6:	4b2c      	ldr	r3, [pc, #176]	@ (8001288 <Update_Buffer+0xbc>)
 80011d8:	881b      	ldrh	r3, [r3, #0]
 80011da:	461a      	mov	r2, r3
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	f9b3 1000 	ldrsh.w	r1, [r3]
 80011e2:	4b2a      	ldr	r3, [pc, #168]	@ (800128c <Update_Buffer+0xc0>)
 80011e4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	ay_buf[idx] = a[1];
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	3302      	adds	r3, #2
 80011ec:	4a26      	ldr	r2, [pc, #152]	@ (8001288 <Update_Buffer+0xbc>)
 80011ee:	8812      	ldrh	r2, [r2, #0]
 80011f0:	f9b3 1000 	ldrsh.w	r1, [r3]
 80011f4:	4b26      	ldr	r3, [pc, #152]	@ (8001290 <Update_Buffer+0xc4>)
 80011f6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	az_buf[idx] = a[2];
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	3304      	adds	r3, #4
 80011fe:	4a22      	ldr	r2, [pc, #136]	@ (8001288 <Update_Buffer+0xbc>)
 8001200:	8812      	ldrh	r2, [r2, #0]
 8001202:	f9b3 1000 	ldrsh.w	r1, [r3]
 8001206:	4b23      	ldr	r3, [pc, #140]	@ (8001294 <Update_Buffer+0xc8>)
 8001208:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	wx_buf[idx] = w[0];
 800120c:	4b1e      	ldr	r3, [pc, #120]	@ (8001288 <Update_Buffer+0xbc>)
 800120e:	881b      	ldrh	r3, [r3, #0]
 8001210:	4618      	mov	r0, r3
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	4920      	ldr	r1, [pc, #128]	@ (8001298 <Update_Buffer+0xcc>)
 8001218:	0083      	lsls	r3, r0, #2
 800121a:	440b      	add	r3, r1
 800121c:	601a      	str	r2, [r3, #0]
	wy_buf[idx] = w[1];
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	3304      	adds	r3, #4
 8001222:	4a19      	ldr	r2, [pc, #100]	@ (8001288 <Update_Buffer+0xbc>)
 8001224:	8812      	ldrh	r2, [r2, #0]
 8001226:	4610      	mov	r0, r2
 8001228:	681a      	ldr	r2, [r3, #0]
 800122a:	491c      	ldr	r1, [pc, #112]	@ (800129c <Update_Buffer+0xd0>)
 800122c:	0083      	lsls	r3, r0, #2
 800122e:	440b      	add	r3, r1
 8001230:	601a      	str	r2, [r3, #0]
	wz_buf[idx] = w[2];
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	3308      	adds	r3, #8
 8001236:	4a14      	ldr	r2, [pc, #80]	@ (8001288 <Update_Buffer+0xbc>)
 8001238:	8812      	ldrh	r2, [r2, #0]
 800123a:	4610      	mov	r0, r2
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	4918      	ldr	r1, [pc, #96]	@ (80012a0 <Update_Buffer+0xd4>)
 8001240:	0083      	lsls	r3, r0, #2
 8001242:	440b      	add	r3, r1
 8001244:	601a      	str	r2, [r3, #0]
	idx = (idx + 1) % N;
 8001246:	4b10      	ldr	r3, [pc, #64]	@ (8001288 <Update_Buffer+0xbc>)
 8001248:	881b      	ldrh	r3, [r3, #0]
 800124a:	3301      	adds	r3, #1
 800124c:	4a15      	ldr	r2, [pc, #84]	@ (80012a4 <Update_Buffer+0xd8>)
 800124e:	fb82 1203 	smull	r1, r2, r2, r3
 8001252:	1151      	asrs	r1, r2, #5
 8001254:	17da      	asrs	r2, r3, #31
 8001256:	1a8a      	subs	r2, r1, r2
 8001258:	2164      	movs	r1, #100	@ 0x64
 800125a:	fb01 f202 	mul.w	r2, r1, r2
 800125e:	1a9a      	subs	r2, r3, r2
 8001260:	b292      	uxth	r2, r2
 8001262:	4b09      	ldr	r3, [pc, #36]	@ (8001288 <Update_Buffer+0xbc>)
 8001264:	801a      	strh	r2, [r3, #0]
	if(filled < N) ++filled;
 8001266:	4b10      	ldr	r3, [pc, #64]	@ (80012a8 <Update_Buffer+0xdc>)
 8001268:	881b      	ldrh	r3, [r3, #0]
 800126a:	2b63      	cmp	r3, #99	@ 0x63
 800126c:	d805      	bhi.n	800127a <Update_Buffer+0xae>
 800126e:	4b0e      	ldr	r3, [pc, #56]	@ (80012a8 <Update_Buffer+0xdc>)
 8001270:	881b      	ldrh	r3, [r3, #0]
 8001272:	3301      	adds	r3, #1
 8001274:	b29a      	uxth	r2, r3
 8001276:	4b0c      	ldr	r3, [pc, #48]	@ (80012a8 <Update_Buffer+0xdc>)
 8001278:	801a      	strh	r2, [r3, #0]
}
 800127a:	bf00      	nop
 800127c:	370c      	adds	r7, #12
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	20000298 	.word	0x20000298
 800128c:	200002e0 	.word	0x200002e0
 8001290:	200003a8 	.word	0x200003a8
 8001294:	20000470 	.word	0x20000470
 8001298:	20000538 	.word	0x20000538
 800129c:	200006c8 	.word	0x200006c8
 80012a0:	20000858 	.word	0x20000858
 80012a4:	51eb851f 	.word	0x51eb851f
 80012a8:	2000029a 	.word	0x2000029a

080012ac <Compute_Offsets>:

void Compute_Offsets(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b085      	sub	sp, #20
 80012b0:	af00      	add	r7, sp, #0
  if (filled != N || offset_done) return;
 80012b2:	4b31      	ldr	r3, [pc, #196]	@ (8001378 <Compute_Offsets+0xcc>)
 80012b4:	881b      	ldrh	r3, [r3, #0]
 80012b6:	2b64      	cmp	r3, #100	@ 0x64
 80012b8:	d158      	bne.n	800136c <Compute_Offsets+0xc0>
 80012ba:	4b30      	ldr	r3, [pc, #192]	@ (800137c <Compute_Offsets+0xd0>)
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d154      	bne.n	800136c <Compute_Offsets+0xc0>

  float sum_wx = 0.0f, sum_wy = 0.0f, sum_wz = 0.0f;
 80012c2:	f04f 0300 	mov.w	r3, #0
 80012c6:	60fb      	str	r3, [r7, #12]
 80012c8:	f04f 0300 	mov.w	r3, #0
 80012cc:	60bb      	str	r3, [r7, #8]
 80012ce:	f04f 0300 	mov.w	r3, #0
 80012d2:	607b      	str	r3, [r7, #4]
  for (int i = 0; i < N; i++)
 80012d4:	2300      	movs	r3, #0
 80012d6:	603b      	str	r3, [r7, #0]
 80012d8:	e026      	b.n	8001328 <Compute_Offsets+0x7c>
  {
    sum_wx += wx_buf[i];
 80012da:	4a29      	ldr	r2, [pc, #164]	@ (8001380 <Compute_Offsets+0xd4>)
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	009b      	lsls	r3, r3, #2
 80012e0:	4413      	add	r3, r2
 80012e2:	edd3 7a00 	vldr	s15, [r3]
 80012e6:	ed97 7a03 	vldr	s14, [r7, #12]
 80012ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ee:	edc7 7a03 	vstr	s15, [r7, #12]
    sum_wy += wy_buf[i];
 80012f2:	4a24      	ldr	r2, [pc, #144]	@ (8001384 <Compute_Offsets+0xd8>)
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	4413      	add	r3, r2
 80012fa:	edd3 7a00 	vldr	s15, [r3]
 80012fe:	ed97 7a02 	vldr	s14, [r7, #8]
 8001302:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001306:	edc7 7a02 	vstr	s15, [r7, #8]
    sum_wz += wz_buf[i];
 800130a:	4a1f      	ldr	r2, [pc, #124]	@ (8001388 <Compute_Offsets+0xdc>)
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	009b      	lsls	r3, r3, #2
 8001310:	4413      	add	r3, r2
 8001312:	edd3 7a00 	vldr	s15, [r3]
 8001316:	ed97 7a01 	vldr	s14, [r7, #4]
 800131a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800131e:	edc7 7a01 	vstr	s15, [r7, #4]
  for (int i = 0; i < N; i++)
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	3301      	adds	r3, #1
 8001326:	603b      	str	r3, [r7, #0]
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	2b63      	cmp	r3, #99	@ 0x63
 800132c:	ddd5      	ble.n	80012da <Compute_Offsets+0x2e>
  }

  wx_offset = sum_wx / N;
 800132e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001332:	eddf 6a16 	vldr	s13, [pc, #88]	@ 800138c <Compute_Offsets+0xe0>
 8001336:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800133a:	4b15      	ldr	r3, [pc, #84]	@ (8001390 <Compute_Offsets+0xe4>)
 800133c:	edc3 7a00 	vstr	s15, [r3]
  wy_offset = sum_wy / N;
 8001340:	ed97 7a02 	vldr	s14, [r7, #8]
 8001344:	eddf 6a11 	vldr	s13, [pc, #68]	@ 800138c <Compute_Offsets+0xe0>
 8001348:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800134c:	4b11      	ldr	r3, [pc, #68]	@ (8001394 <Compute_Offsets+0xe8>)
 800134e:	edc3 7a00 	vstr	s15, [r3]
  wz_offset = sum_wz / N;
 8001352:	ed97 7a01 	vldr	s14, [r7, #4]
 8001356:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 800138c <Compute_Offsets+0xe0>
 800135a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800135e:	4b0e      	ldr	r3, [pc, #56]	@ (8001398 <Compute_Offsets+0xec>)
 8001360:	edc3 7a00 	vstr	s15, [r3]

  offset_done = 1;
 8001364:	4b05      	ldr	r3, [pc, #20]	@ (800137c <Compute_Offsets+0xd0>)
 8001366:	2201      	movs	r2, #1
 8001368:	701a      	strb	r2, [r3, #0]
 800136a:	e000      	b.n	800136e <Compute_Offsets+0xc2>
  if (filled != N || offset_done) return;
 800136c:	bf00      	nop
}
 800136e:	3714      	adds	r7, #20
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr
 8001378:	2000029a 	.word	0x2000029a
 800137c:	2000029c 	.word	0x2000029c
 8001380:	20000538 	.word	0x20000538
 8001384:	200006c8 	.word	0x200006c8
 8001388:	20000858 	.word	0x20000858
 800138c:	42c80000 	.word	0x42c80000
 8001390:	200009e8 	.word	0x200009e8
 8001394:	200009ec 	.word	0x200009ec
 8001398:	200009f0 	.word	0x200009f0

0800139c <Process_Signal>:


void Process_Signal(void)
{
 800139c:	b480      	push	{r7}
 800139e:	b089      	sub	sp, #36	@ 0x24
 80013a0:	af00      	add	r7, sp, #0
  if (!offset_done) return;
 80013a2:	4b62      	ldr	r3, [pc, #392]	@ (800152c <Process_Signal+0x190>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	f000 80ba 	beq.w	8001520 <Process_Signal+0x184>

  long sum_ax = 0, sum_ay = 0, sum_az = 0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	61fb      	str	r3, [r7, #28]
 80013b0:	2300      	movs	r3, #0
 80013b2:	61bb      	str	r3, [r7, #24]
 80013b4:	2300      	movs	r3, #0
 80013b6:	617b      	str	r3, [r7, #20]
  float sum_wx = 0, sum_wy = 0, sum_wz = 0;
 80013b8:	f04f 0300 	mov.w	r3, #0
 80013bc:	613b      	str	r3, [r7, #16]
 80013be:	f04f 0300 	mov.w	r3, #0
 80013c2:	60fb      	str	r3, [r7, #12]
 80013c4:	f04f 0300 	mov.w	r3, #0
 80013c8:	60bb      	str	r3, [r7, #8]

  for (int k = 0; k < 5; k++) {
 80013ca:	2300      	movs	r3, #0
 80013cc:	607b      	str	r3, [r7, #4]
 80013ce:	e04f      	b.n	8001470 <Process_Signal+0xd4>
    int i = (idx - 1 - k + N) % N;
 80013d0:	4b57      	ldr	r3, [pc, #348]	@ (8001530 <Process_Signal+0x194>)
 80013d2:	881b      	ldrh	r3, [r3, #0]
 80013d4:	1e5a      	subs	r2, r3, #1
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	3364      	adds	r3, #100	@ 0x64
 80013dc:	4a55      	ldr	r2, [pc, #340]	@ (8001534 <Process_Signal+0x198>)
 80013de:	fb82 1203 	smull	r1, r2, r2, r3
 80013e2:	1151      	asrs	r1, r2, #5
 80013e4:	17da      	asrs	r2, r3, #31
 80013e6:	1a8a      	subs	r2, r1, r2
 80013e8:	2164      	movs	r1, #100	@ 0x64
 80013ea:	fb01 f202 	mul.w	r2, r1, r2
 80013ee:	1a9b      	subs	r3, r3, r2
 80013f0:	603b      	str	r3, [r7, #0]
    sum_ax += ax_buf[i];
 80013f2:	4a51      	ldr	r2, [pc, #324]	@ (8001538 <Process_Signal+0x19c>)
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80013fa:	461a      	mov	r2, r3
 80013fc:	69fb      	ldr	r3, [r7, #28]
 80013fe:	4413      	add	r3, r2
 8001400:	61fb      	str	r3, [r7, #28]
    sum_ay += ay_buf[i];
 8001402:	4a4e      	ldr	r2, [pc, #312]	@ (800153c <Process_Signal+0x1a0>)
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800140a:	461a      	mov	r2, r3
 800140c:	69bb      	ldr	r3, [r7, #24]
 800140e:	4413      	add	r3, r2
 8001410:	61bb      	str	r3, [r7, #24]
    sum_az += az_buf[i];
 8001412:	4a4b      	ldr	r2, [pc, #300]	@ (8001540 <Process_Signal+0x1a4>)
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800141a:	461a      	mov	r2, r3
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	4413      	add	r3, r2
 8001420:	617b      	str	r3, [r7, #20]
    sum_wx += wx_buf[i];
 8001422:	4a48      	ldr	r2, [pc, #288]	@ (8001544 <Process_Signal+0x1a8>)
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	009b      	lsls	r3, r3, #2
 8001428:	4413      	add	r3, r2
 800142a:	edd3 7a00 	vldr	s15, [r3]
 800142e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001432:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001436:	edc7 7a04 	vstr	s15, [r7, #16]
    sum_wy += wy_buf[i];
 800143a:	4a43      	ldr	r2, [pc, #268]	@ (8001548 <Process_Signal+0x1ac>)
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	009b      	lsls	r3, r3, #2
 8001440:	4413      	add	r3, r2
 8001442:	edd3 7a00 	vldr	s15, [r3]
 8001446:	ed97 7a03 	vldr	s14, [r7, #12]
 800144a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800144e:	edc7 7a03 	vstr	s15, [r7, #12]
    sum_wz += wz_buf[i];
 8001452:	4a3e      	ldr	r2, [pc, #248]	@ (800154c <Process_Signal+0x1b0>)
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	009b      	lsls	r3, r3, #2
 8001458:	4413      	add	r3, r2
 800145a:	edd3 7a00 	vldr	s15, [r3]
 800145e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001462:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001466:	edc7 7a02 	vstr	s15, [r7, #8]
  for (int k = 0; k < 5; k++) {
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	3301      	adds	r3, #1
 800146e:	607b      	str	r3, [r7, #4]
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2b04      	cmp	r3, #4
 8001474:	ddac      	ble.n	80013d0 <Process_Signal+0x34>
  }

  x_axes_out.AXIS_X = sum_ax / 5;
 8001476:	69fb      	ldr	r3, [r7, #28]
 8001478:	4a35      	ldr	r2, [pc, #212]	@ (8001550 <Process_Signal+0x1b4>)
 800147a:	fb82 1203 	smull	r1, r2, r2, r3
 800147e:	1052      	asrs	r2, r2, #1
 8001480:	17db      	asrs	r3, r3, #31
 8001482:	1ad3      	subs	r3, r2, r3
 8001484:	4a33      	ldr	r2, [pc, #204]	@ (8001554 <Process_Signal+0x1b8>)
 8001486:	6013      	str	r3, [r2, #0]
  x_axes_out.AXIS_Y = sum_ay / 5;
 8001488:	69bb      	ldr	r3, [r7, #24]
 800148a:	4a31      	ldr	r2, [pc, #196]	@ (8001550 <Process_Signal+0x1b4>)
 800148c:	fb82 1203 	smull	r1, r2, r2, r3
 8001490:	1052      	asrs	r2, r2, #1
 8001492:	17db      	asrs	r3, r3, #31
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	4a2f      	ldr	r2, [pc, #188]	@ (8001554 <Process_Signal+0x1b8>)
 8001498:	6053      	str	r3, [r2, #4]
  x_axes_out.AXIS_Z = sum_az / 5;
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	4a2c      	ldr	r2, [pc, #176]	@ (8001550 <Process_Signal+0x1b4>)
 800149e:	fb82 1203 	smull	r1, r2, r2, r3
 80014a2:	1052      	asrs	r2, r2, #1
 80014a4:	17db      	asrs	r3, r3, #31
 80014a6:	1ad3      	subs	r3, r2, r3
 80014a8:	4a2a      	ldr	r2, [pc, #168]	@ (8001554 <Process_Signal+0x1b8>)
 80014aa:	6093      	str	r3, [r2, #8]

  g_axes_out.AXIS_X = (int16_t)(sum_wx / 5.0f - wx_offset);
 80014ac:	edd7 7a04 	vldr	s15, [r7, #16]
 80014b0:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80014b4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80014b8:	4b27      	ldr	r3, [pc, #156]	@ (8001558 <Process_Signal+0x1bc>)
 80014ba:	edd3 7a00 	vldr	s15, [r3]
 80014be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014c6:	ee17 3a90 	vmov	r3, s15
 80014ca:	b21b      	sxth	r3, r3
 80014cc:	461a      	mov	r2, r3
 80014ce:	4b23      	ldr	r3, [pc, #140]	@ (800155c <Process_Signal+0x1c0>)
 80014d0:	601a      	str	r2, [r3, #0]
  g_axes_out.AXIS_Y = (int16_t)(sum_wy / 5.0f - wy_offset);
 80014d2:	edd7 7a03 	vldr	s15, [r7, #12]
 80014d6:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80014da:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80014de:	4b20      	ldr	r3, [pc, #128]	@ (8001560 <Process_Signal+0x1c4>)
 80014e0:	edd3 7a00 	vldr	s15, [r3]
 80014e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014ec:	ee17 3a90 	vmov	r3, s15
 80014f0:	b21b      	sxth	r3, r3
 80014f2:	461a      	mov	r2, r3
 80014f4:	4b19      	ldr	r3, [pc, #100]	@ (800155c <Process_Signal+0x1c0>)
 80014f6:	605a      	str	r2, [r3, #4]
  g_axes_out.AXIS_Z = (int16_t)(sum_wz / 5.0f - wz_offset);
 80014f8:	edd7 7a02 	vldr	s15, [r7, #8]
 80014fc:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8001500:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001504:	4b17      	ldr	r3, [pc, #92]	@ (8001564 <Process_Signal+0x1c8>)
 8001506:	edd3 7a00 	vldr	s15, [r3]
 800150a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800150e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001512:	ee17 3a90 	vmov	r3, s15
 8001516:	b21b      	sxth	r3, r3
 8001518:	461a      	mov	r2, r3
 800151a:	4b10      	ldr	r3, [pc, #64]	@ (800155c <Process_Signal+0x1c0>)
 800151c:	609a      	str	r2, [r3, #8]
 800151e:	e000      	b.n	8001522 <Process_Signal+0x186>
  if (!offset_done) return;
 8001520:	bf00      	nop
}
 8001522:	3724      	adds	r7, #36	@ 0x24
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr
 800152c:	2000029c 	.word	0x2000029c
 8001530:	20000298 	.word	0x20000298
 8001534:	51eb851f 	.word	0x51eb851f
 8001538:	200002e0 	.word	0x200002e0
 800153c:	200003a8 	.word	0x200003a8
 8001540:	20000470 	.word	0x20000470
 8001544:	20000538 	.word	0x20000538
 8001548:	200006c8 	.word	0x200006c8
 800154c:	20000858 	.word	0x20000858
 8001550:	66666667 	.word	0x66666667
 8001554:	200002bc 	.word	0x200002bc
 8001558:	200009e8 	.word	0x200009e8
 800155c:	200002c8 	.word	0x200002c8
 8001560:	200009ec 	.word	0x200009ec
 8001564:	200009f0 	.word	0x200009f0

08001568 <IMU_RunStep>:

void IMU_RunStep()
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
	BSP_ACCELERO_AccGetXYZ(acc);
 800156c:	482e      	ldr	r0, [pc, #184]	@ (8001628 <IMU_RunStep+0xc0>)
 800156e:	f001 f81d 	bl	80025ac <BSP_ACCELERO_AccGetXYZ>
	BSP_GYRO_GetXYZ(gyro);
 8001572:	482e      	ldr	r0, [pc, #184]	@ (800162c <IMU_RunStep+0xc4>)
 8001574:	f001 f876 	bl	8002664 <BSP_GYRO_GetXYZ>
	BSP_MAGNETO_GetXYZ(mag);
 8001578:	482d      	ldr	r0, [pc, #180]	@ (8001630 <IMU_RunStep+0xc8>)
 800157a:	f001 f8b7 	bl	80026ec <BSP_MAGNETO_GetXYZ>

	//  buffer
	Update_Buffer(acc, gyro);
 800157e:	492b      	ldr	r1, [pc, #172]	@ (800162c <IMU_RunStep+0xc4>)
 8001580:	4829      	ldr	r0, [pc, #164]	@ (8001628 <IMU_RunStep+0xc0>)
 8001582:	f7ff fe23 	bl	80011cc <Update_Buffer>

	//  offset
	Compute_Offsets();
 8001586:	f7ff fe91 	bl	80012ac <Compute_Offsets>

	// Output raw values immediately (before offset calibration is done)
	if (!offset_done) {
 800158a:	4b2a      	ldr	r3, [pc, #168]	@ (8001634 <IMU_RunStep+0xcc>)
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d145      	bne.n	800161e <IMU_RunStep+0xb6>
		// Before calibration: output raw values
		x_axes_out.AXIS_X = acc[0];
 8001592:	4b25      	ldr	r3, [pc, #148]	@ (8001628 <IMU_RunStep+0xc0>)
 8001594:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001598:	461a      	mov	r2, r3
 800159a:	4b27      	ldr	r3, [pc, #156]	@ (8001638 <IMU_RunStep+0xd0>)
 800159c:	601a      	str	r2, [r3, #0]
		x_axes_out.AXIS_Y = acc[1];
 800159e:	4b22      	ldr	r3, [pc, #136]	@ (8001628 <IMU_RunStep+0xc0>)
 80015a0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80015a4:	461a      	mov	r2, r3
 80015a6:	4b24      	ldr	r3, [pc, #144]	@ (8001638 <IMU_RunStep+0xd0>)
 80015a8:	605a      	str	r2, [r3, #4]
		x_axes_out.AXIS_Z = acc[2];
 80015aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001628 <IMU_RunStep+0xc0>)
 80015ac:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80015b0:	461a      	mov	r2, r3
 80015b2:	4b21      	ldr	r3, [pc, #132]	@ (8001638 <IMU_RunStep+0xd0>)
 80015b4:	609a      	str	r2, [r3, #8]
		g_axes_out.AXIS_X = (int16_t)gyro[0];
 80015b6:	4b1d      	ldr	r3, [pc, #116]	@ (800162c <IMU_RunStep+0xc4>)
 80015b8:	edd3 7a00 	vldr	s15, [r3]
 80015bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015c0:	ee17 3a90 	vmov	r3, s15
 80015c4:	b21b      	sxth	r3, r3
 80015c6:	461a      	mov	r2, r3
 80015c8:	4b1c      	ldr	r3, [pc, #112]	@ (800163c <IMU_RunStep+0xd4>)
 80015ca:	601a      	str	r2, [r3, #0]
		g_axes_out.AXIS_Y = (int16_t)gyro[1];
 80015cc:	4b17      	ldr	r3, [pc, #92]	@ (800162c <IMU_RunStep+0xc4>)
 80015ce:	edd3 7a01 	vldr	s15, [r3, #4]
 80015d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015d6:	ee17 3a90 	vmov	r3, s15
 80015da:	b21b      	sxth	r3, r3
 80015dc:	461a      	mov	r2, r3
 80015de:	4b17      	ldr	r3, [pc, #92]	@ (800163c <IMU_RunStep+0xd4>)
 80015e0:	605a      	str	r2, [r3, #4]
		g_axes_out.AXIS_Z = (int16_t)gyro[2];
 80015e2:	4b12      	ldr	r3, [pc, #72]	@ (800162c <IMU_RunStep+0xc4>)
 80015e4:	edd3 7a02 	vldr	s15, [r3, #8]
 80015e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015ec:	ee17 3a90 	vmov	r3, s15
 80015f0:	b21b      	sxth	r3, r3
 80015f2:	461a      	mov	r2, r3
 80015f4:	4b11      	ldr	r3, [pc, #68]	@ (800163c <IMU_RunStep+0xd4>)
 80015f6:	609a      	str	r2, [r3, #8]
		
		m_axes_out.AXIS_X = mag[0];
 80015f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001630 <IMU_RunStep+0xc8>)
 80015fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015fe:	461a      	mov	r2, r3
 8001600:	4b0f      	ldr	r3, [pc, #60]	@ (8001640 <IMU_RunStep+0xd8>)
 8001602:	601a      	str	r2, [r3, #0]
		m_axes_out.AXIS_Y = mag[1];
 8001604:	4b0a      	ldr	r3, [pc, #40]	@ (8001630 <IMU_RunStep+0xc8>)
 8001606:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800160a:	461a      	mov	r2, r3
 800160c:	4b0c      	ldr	r3, [pc, #48]	@ (8001640 <IMU_RunStep+0xd8>)
 800160e:	605a      	str	r2, [r3, #4]
		m_axes_out.AXIS_Z = mag[2];
 8001610:	4b07      	ldr	r3, [pc, #28]	@ (8001630 <IMU_RunStep+0xc8>)
 8001612:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001616:	461a      	mov	r2, r3
 8001618:	4b09      	ldr	r3, [pc, #36]	@ (8001640 <IMU_RunStep+0xd8>)
 800161a:	609a      	str	r2, [r3, #8]
	} else {
		// After calibration: use smoothed + offset-corrected values
		Process_Signal();
	}
}
 800161c:	e001      	b.n	8001622 <IMU_RunStep+0xba>
		Process_Signal();
 800161e:	f7ff febd 	bl	800139c <Process_Signal>
}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	200002a0 	.word	0x200002a0
 800162c:	200002a8 	.word	0x200002a8
 8001630:	200002b4 	.word	0x200002b4
 8001634:	2000029c 	.word	0x2000029c
 8001638:	200002bc 	.word	0x200002bc
 800163c:	200002c8 	.word	0x200002c8
 8001640:	200002d4 	.word	0x200002d4

08001644 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	60f8      	str	r0, [r7, #12]
 800164c:	60b9      	str	r1, [r7, #8]
 800164e:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	b29a      	uxth	r2, r3
 8001654:	f04f 33ff 	mov.w	r3, #4294967295
 8001658:	68b9      	ldr	r1, [r7, #8]
 800165a:	4804      	ldr	r0, [pc, #16]	@ (800166c <_write+0x28>)
 800165c:	f005 fbe4 	bl	8006e28 <HAL_UART_Transmit>
    return len;
 8001660:	687b      	ldr	r3, [r7, #4]
}
 8001662:	4618      	mov	r0, r3
 8001664:	3710      	adds	r7, #16
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	20000a9c 	.word	0x20000a9c

08001670 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001670:	b5b0      	push	{r4, r5, r7, lr}
 8001672:	b08e      	sub	sp, #56	@ 0x38
 8001674:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001676:	f001 fb9b 	bl	8002db0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800167a:	f000 f969 	bl	8001950 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800167e:	f000 fac7 	bl	8001c10 <MX_GPIO_Init>
  MX_I2C2_Init();
 8001682:	f000 f9b7 	bl	80019f4 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8001686:	f000 fa77 	bl	8001b78 <MX_USART1_UART_Init>
  
  /* Early diagnostic - before any potentially blocking init */
  setvbuf(stdout, NULL, _IONBF, 0);
 800168a:	4b9d      	ldr	r3, [pc, #628]	@ (8001900 <main+0x290>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	6898      	ldr	r0, [r3, #8]
 8001690:	2300      	movs	r3, #0
 8001692:	2202      	movs	r2, #2
 8001694:	2100      	movs	r1, #0
 8001696:	f007 fdcf 	bl	8009238 <setvbuf>
  printf("\r\n--- UART OK ---\r\n");
 800169a:	489a      	ldr	r0, [pc, #616]	@ (8001904 <main+0x294>)
 800169c:	f007 fdc4 	bl	8009228 <puts>
  
  MX_TIM2_Init();
 80016a0:	f000 f9e8 	bl	8001a74 <MX_TIM2_Init>
  printf("--- TIM2 OK ---\r\n");
 80016a4:	4898      	ldr	r0, [pc, #608]	@ (8001908 <main+0x298>)
 80016a6:	f007 fdbf 	bl	8009228 <puts>
  
  printf("--- Starting BlueNRG Init... ---\r\n");
 80016aa:	4898      	ldr	r0, [pc, #608]	@ (800190c <main+0x29c>)
 80016ac:	f007 fdbc 	bl	8009228 <puts>
  //MX_BlueNRG_MS_Init();
  printf("--- BlueNRG SKIPPED ---\r\n");
 80016b0:	4897      	ldr	r0, [pc, #604]	@ (8001910 <main+0x2a0>)
 80016b2:	f007 fdb9 	bl	8009228 <puts>
  
  /* USER CODE BEGIN 2 */
  BSP_LED_On(LED2); // Turn on LED to indicate power/boot
 80016b6:	2000      	movs	r0, #0
 80016b8:	f001 f830 	bl	800271c <BSP_LED_On>
  printf("\r\nBOOT: System Started\r\n");
 80016bc:	4895      	ldr	r0, [pc, #596]	@ (8001914 <main+0x2a4>)
 80016be:	f007 fdb3 	bl	8009228 <puts>
  
  IMU_Init();
 80016c2:	f7ff fcc5 	bl	8001050 <IMU_Init>
  printf("BOOT: IMU Init Done\r\n");
 80016c6:	4894      	ldr	r0, [pc, #592]	@ (8001918 <main+0x2a8>)
 80016c8:	f007 fdae 	bl	8009228 <puts>
  
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80016cc:	2100      	movs	r1, #0
 80016ce:	4893      	ldr	r0, [pc, #588]	@ (800191c <main+0x2ac>)
 80016d0:	f004 fb7c 	bl	8005dcc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80016d4:	2108      	movs	r1, #8
 80016d6:	4891      	ldr	r0, [pc, #580]	@ (800191c <main+0x2ac>)
 80016d8:	f004 fb78 	bl	8005dcc <HAL_TIM_PWM_Start>

  //MX_BlueNRG_MS_Process();
    /* USER CODE BEGIN 3 */
    
    /* Heartbeat: Toggle LED2 to indicate main loop is running */
    BSP_LED_Toggle(LED2);
 80016dc:	2000      	movs	r0, #0
 80016de:	f001 f833 	bl	8002748 <BSP_LED_Toggle>

    /* 1. Get Data */
    IMU_RunStep(); // Updates x_axes_out, g_axes_out, m_axes_out
 80016e2:	f7ff ff41 	bl	8001568 <IMU_RunStep>

    float ax = x_axes_out.AXIS_X;
 80016e6:	4b8e      	ldr	r3, [pc, #568]	@ (8001920 <main+0x2b0>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	ee07 3a90 	vmov	s15, r3
 80016ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016f2:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float ay = x_axes_out.AXIS_Y;
 80016f6:	4b8a      	ldr	r3, [pc, #552]	@ (8001920 <main+0x2b0>)
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	ee07 3a90 	vmov	s15, r3
 80016fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001702:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float az = x_axes_out.AXIS_Z;
 8001706:	4b86      	ldr	r3, [pc, #536]	@ (8001920 <main+0x2b0>)
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	ee07 3a90 	vmov	s15, r3
 800170e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001712:	edc7 7a08 	vstr	s15, [r7, #32]
    float mx = m_axes_out.AXIS_X;
 8001716:	4b83      	ldr	r3, [pc, #524]	@ (8001924 <main+0x2b4>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	ee07 3a90 	vmov	s15, r3
 800171e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001722:	edc7 7a07 	vstr	s15, [r7, #28]
    float my = m_axes_out.AXIS_Y;
 8001726:	4b7f      	ldr	r3, [pc, #508]	@ (8001924 <main+0x2b4>)
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	ee07 3a90 	vmov	s15, r3
 800172e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001732:	edc7 7a06 	vstr	s15, [r7, #24]
    float mz = m_axes_out.AXIS_Z;
 8001736:	4b7b      	ldr	r3, [pc, #492]	@ (8001924 <main+0x2b4>)
 8001738:	689b      	ldr	r3, [r3, #8]
 800173a:	ee07 3a90 	vmov	s15, r3
 800173e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001742:	edc7 7a05 	vstr	s15, [r7, #20]
       Pitch is rotation around Y-axis mostly, or X depending on orientation.
       Standard formula: pitch = atan2(x, sqrt(y*y + z*z))
       Let's assume board flat is x,y=0, z=1g.
       If we tilt nose up (positive pitch), X increases (or decreases).
    */
    float pitch_rad = atan2(ax, sqrt(ay*ay + az*az));
 8001746:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001748:	f7fe ff16 	bl	8000578 <__aeabi_f2d>
 800174c:	4604      	mov	r4, r0
 800174e:	460d      	mov	r5, r1
 8001750:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001754:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001758:	edd7 7a08 	vldr	s15, [r7, #32]
 800175c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001760:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001764:	ee17 0a90 	vmov	r0, s15
 8001768:	f7fe ff06 	bl	8000578 <__aeabi_f2d>
 800176c:	4602      	mov	r2, r0
 800176e:	460b      	mov	r3, r1
 8001770:	ec43 2b10 	vmov	d0, r2, r3
 8001774:	f00b fa56 	bl	800cc24 <sqrt>
 8001778:	eeb0 7a40 	vmov.f32	s14, s0
 800177c:	eef0 7a60 	vmov.f32	s15, s1
 8001780:	eeb0 1a47 	vmov.f32	s2, s14
 8001784:	eef0 1a67 	vmov.f32	s3, s15
 8001788:	ec45 4b10 	vmov	d0, r4, r5
 800178c:	f00b fa48 	bl	800cc20 <atan2>
 8001790:	ec53 2b10 	vmov	r2, r3, d0
 8001794:	4610      	mov	r0, r2
 8001796:	4619      	mov	r1, r3
 8001798:	f7ff fa3e 	bl	8000c18 <__aeabi_d2f>
 800179c:	4603      	mov	r3, r0
 800179e:	613b      	str	r3, [r7, #16]
    float pitch_deg = pitch_rad * 180.0f / M_PI;
 80017a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80017a4:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8001928 <main+0x2b8>
 80017a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017ac:	ee17 0a90 	vmov	r0, s15
 80017b0:	f7fe fee2 	bl	8000578 <__aeabi_f2d>
 80017b4:	a350      	add	r3, pc, #320	@ (adr r3, 80018f8 <main+0x288>)
 80017b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ba:	f7ff f85f 	bl	800087c <__aeabi_ddiv>
 80017be:	4602      	mov	r2, r0
 80017c0:	460b      	mov	r3, r1
 80017c2:	4610      	mov	r0, r2
 80017c4:	4619      	mov	r1, r3
 80017c6:	f7ff fa27 	bl	8000c18 <__aeabi_d2f>
 80017ca:	4603      	mov	r3, r0
 80017cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* 3. Calculate Yaw (Heading)
       Yaw is rotation around Z-axis.
       Simplified: yaw = atan2(my, mx)
       Ideally should be tilt-compensated usage pitch/roll, but let's start simple.
    */
    float yaw_rad = atan2(my, mx);
 80017ce:	69b8      	ldr	r0, [r7, #24]
 80017d0:	f7fe fed2 	bl	8000578 <__aeabi_f2d>
 80017d4:	4604      	mov	r4, r0
 80017d6:	460d      	mov	r5, r1
 80017d8:	69f8      	ldr	r0, [r7, #28]
 80017da:	f7fe fecd 	bl	8000578 <__aeabi_f2d>
 80017de:	4602      	mov	r2, r0
 80017e0:	460b      	mov	r3, r1
 80017e2:	ec43 2b11 	vmov	d1, r2, r3
 80017e6:	ec45 4b10 	vmov	d0, r4, r5
 80017ea:	f00b fa19 	bl	800cc20 <atan2>
 80017ee:	ec53 2b10 	vmov	r2, r3, d0
 80017f2:	4610      	mov	r0, r2
 80017f4:	4619      	mov	r1, r3
 80017f6:	f7ff fa0f 	bl	8000c18 <__aeabi_d2f>
 80017fa:	4603      	mov	r3, r0
 80017fc:	60fb      	str	r3, [r7, #12]
    float yaw_deg = yaw_rad * 180.0f / M_PI;
 80017fe:	edd7 7a03 	vldr	s15, [r7, #12]
 8001802:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8001928 <main+0x2b8>
 8001806:	ee67 7a87 	vmul.f32	s15, s15, s14
 800180a:	ee17 0a90 	vmov	r0, s15
 800180e:	f7fe feb3 	bl	8000578 <__aeabi_f2d>
 8001812:	a339      	add	r3, pc, #228	@ (adr r3, 80018f8 <main+0x288>)
 8001814:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001818:	f7ff f830 	bl	800087c <__aeabi_ddiv>
 800181c:	4602      	mov	r2, r0
 800181e:	460b      	mov	r3, r1
 8001820:	4610      	mov	r0, r2
 8001822:	4619      	mov	r1, r3
 8001824:	f7ff f9f8 	bl	8000c18 <__aeabi_d2f>
 8001828:	4603      	mov	r3, r0
 800182a:	60bb      	str	r3, [r7, #8]
       Pitch: -90 to +90 deg -> 1000 to 2000.
       Yaw: -180 to +180 deg -> 1000 to 2000.
    */
    
    // Clamp Pitch
    if (pitch_deg < -90.0f) pitch_deg = -90.0f;
 800182c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001830:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 800192c <main+0x2bc>
 8001834:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800183c:	d501      	bpl.n	8001842 <main+0x1d2>
 800183e:	4b3c      	ldr	r3, [pc, #240]	@ (8001930 <main+0x2c0>)
 8001840:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (pitch_deg > 90.0f) pitch_deg = 90.0f;
 8001842:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001846:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8001934 <main+0x2c4>
 800184a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800184e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001852:	dd01      	ble.n	8001858 <main+0x1e8>
 8001854:	4b38      	ldr	r3, [pc, #224]	@ (8001938 <main+0x2c8>)
 8001856:	62fb      	str	r3, [r7, #44]	@ 0x2c
    
    // Map Pitch: -90 -> 1000, +90 -> 2000.
    // Range 180 deg, 1000us diff. Scale = 1000/180 = 5.55...
    uint32_t pitch_pwm = (uint32_t)(1500 + (pitch_deg * 1000.0f / 180.0f));
 8001858:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800185c:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 800193c <main+0x2cc>
 8001860:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001864:	eddf 6a30 	vldr	s13, [pc, #192]	@ 8001928 <main+0x2b8>
 8001868:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800186c:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8001940 <main+0x2d0>
 8001870:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001874:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001878:	ee17 3a90 	vmov	r3, s15
 800187c:	607b      	str	r3, [r7, #4]

    // Map Yaw: -180 -> 1000, +180 -> 2000
    // Range 360 deg, 1000us diff. Scale = 1000/360 = 2.77...
    uint32_t yaw_pwm = (uint32_t)(1500 + (yaw_deg * 1000.0f / 360.0f));
 800187e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001882:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 800193c <main+0x2cc>
 8001886:	ee27 7a87 	vmul.f32	s14, s15, s14
 800188a:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 8001944 <main+0x2d4>
 800188e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001892:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001940 <main+0x2d0>
 8001896:	ee77 7a87 	vadd.f32	s15, s15, s14
 800189a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800189e:	ee17 3a90 	vmov	r3, s15
 80018a2:	603b      	str	r3, [r7, #0]

    // Set PWM
    TIM2->CCR1 = pitch_pwm; // Channel 1 (D9)
 80018a4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6353      	str	r3, [r2, #52]	@ 0x34
    TIM2->CCR3 = yaw_pwm;   // Channel 3 (D10)
 80018ac:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	63d3      	str	r3, [r2, #60]	@ 0x3c
    
    // Debug Output every 10 iterations (~500ms)
    static int loop_count = 0;
    if (++loop_count >= 10) {
 80018b4:	4b24      	ldr	r3, [pc, #144]	@ (8001948 <main+0x2d8>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	3301      	adds	r3, #1
 80018ba:	4a23      	ldr	r2, [pc, #140]	@ (8001948 <main+0x2d8>)
 80018bc:	6013      	str	r3, [r2, #0]
 80018be:	4b22      	ldr	r3, [pc, #136]	@ (8001948 <main+0x2d8>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	2b09      	cmp	r3, #9
 80018c4:	dd14      	ble.n	80018f0 <main+0x280>
        printf("P: %ld deg (%ld) | Y: %ld deg (%ld)\r\n", (long)pitch_deg, pitch_pwm, (long)yaw_deg, yaw_pwm);
 80018c6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80018ca:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80018ce:	edd7 7a02 	vldr	s15, [r7, #8]
 80018d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	9300      	str	r3, [sp, #0]
 80018da:	ee17 3a90 	vmov	r3, s15
 80018de:	687a      	ldr	r2, [r7, #4]
 80018e0:	ee17 1a10 	vmov	r1, s14
 80018e4:	4819      	ldr	r0, [pc, #100]	@ (800194c <main+0x2dc>)
 80018e6:	f007 fc37 	bl	8009158 <iprintf>
        loop_count = 0;
 80018ea:	4b17      	ldr	r3, [pc, #92]	@ (8001948 <main+0x2d8>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	601a      	str	r2, [r3, #0]
    }
    
    HAL_Delay(50); // Small delay to not overwhelm servo
 80018f0:	2032      	movs	r0, #50	@ 0x32
 80018f2:	f001 fad1 	bl	8002e98 <HAL_Delay>
  {
 80018f6:	e6f1      	b.n	80016dc <main+0x6c>
 80018f8:	54442d18 	.word	0x54442d18
 80018fc:	400921fb 	.word	0x400921fb
 8001900:	200000c0 	.word	0x200000c0
 8001904:	0800d390 	.word	0x0800d390
 8001908:	0800d3a4 	.word	0x0800d3a4
 800190c:	0800d3b8 	.word	0x0800d3b8
 8001910:	0800d3dc 	.word	0x0800d3dc
 8001914:	0800d3f8 	.word	0x0800d3f8
 8001918:	0800d410 	.word	0x0800d410
 800191c:	20000a50 	.word	0x20000a50
 8001920:	200002bc 	.word	0x200002bc
 8001924:	200002d4 	.word	0x200002d4
 8001928:	43340000 	.word	0x43340000
 800192c:	c2b40000 	.word	0xc2b40000
 8001930:	c2b40000 	.word	0xc2b40000
 8001934:	42b40000 	.word	0x42b40000
 8001938:	42b40000 	.word	0x42b40000
 800193c:	447a0000 	.word	0x447a0000
 8001940:	44bb8000 	.word	0x44bb8000
 8001944:	43b40000 	.word	0x43b40000
 8001948:	20000b30 	.word	0x20000b30
 800194c:	0800d428 	.word	0x0800d428

08001950 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b096      	sub	sp, #88	@ 0x58
 8001954:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001956:	f107 0314 	add.w	r3, r7, #20
 800195a:	2244      	movs	r2, #68	@ 0x44
 800195c:	2100      	movs	r1, #0
 800195e:	4618      	mov	r0, r3
 8001960:	f007 fe18 	bl	8009594 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001964:	463b      	mov	r3, r7
 8001966:	2200      	movs	r2, #0
 8001968:	601a      	str	r2, [r3, #0]
 800196a:	605a      	str	r2, [r3, #4]
 800196c:	609a      	str	r2, [r3, #8]
 800196e:	60da      	str	r2, [r3, #12]
 8001970:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8001972:	2000      	movs	r0, #0
 8001974:	f002 fcde 	bl	8004334 <HAL_PWREx_ControlVoltageScaling>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <SystemClock_Config+0x32>
  {
    Error_Handler();
 800197e:	f000 facd 	bl	8001f1c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001982:	2310      	movs	r3, #16
 8001984:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001986:	2301      	movs	r3, #1
 8001988:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800198a:	2300      	movs	r3, #0
 800198c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800198e:	2360      	movs	r3, #96	@ 0x60
 8001990:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001992:	2302      	movs	r3, #2
 8001994:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001996:	2301      	movs	r3, #1
 8001998:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800199a:	2301      	movs	r3, #1
 800199c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 800199e:	233c      	movs	r3, #60	@ 0x3c
 80019a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019a2:	2302      	movs	r3, #2
 80019a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80019a6:	2302      	movs	r3, #2
 80019a8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80019aa:	2302      	movs	r3, #2
 80019ac:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019ae:	f107 0314 	add.w	r3, r7, #20
 80019b2:	4618      	mov	r0, r3
 80019b4:	f002 fd62 	bl	800447c <HAL_RCC_OscConfig>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80019be:	f000 faad 	bl	8001f1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019c2:	230f      	movs	r3, #15
 80019c4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019c6:	2303      	movs	r3, #3
 80019c8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019ca:	2300      	movs	r3, #0
 80019cc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019ce:	2300      	movs	r3, #0
 80019d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019d2:	2300      	movs	r3, #0
 80019d4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80019d6:	463b      	mov	r3, r7
 80019d8:	2105      	movs	r1, #5
 80019da:	4618      	mov	r0, r3
 80019dc:	f003 f968 	bl	8004cb0 <HAL_RCC_ClockConfig>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80019e6:	f000 fa99 	bl	8001f1c <Error_Handler>
  }
}
 80019ea:	bf00      	nop
 80019ec:	3758      	adds	r7, #88	@ 0x58
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
	...

080019f4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80019f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001a68 <MX_I2C2_Init+0x74>)
 80019fa:	4a1c      	ldr	r2, [pc, #112]	@ (8001a6c <MX_I2C2_Init+0x78>)
 80019fc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30A175AB;
 80019fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001a68 <MX_I2C2_Init+0x74>)
 8001a00:	4a1b      	ldr	r2, [pc, #108]	@ (8001a70 <MX_I2C2_Init+0x7c>)
 8001a02:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001a04:	4b18      	ldr	r3, [pc, #96]	@ (8001a68 <MX_I2C2_Init+0x74>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a0a:	4b17      	ldr	r3, [pc, #92]	@ (8001a68 <MX_I2C2_Init+0x74>)
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a10:	4b15      	ldr	r3, [pc, #84]	@ (8001a68 <MX_I2C2_Init+0x74>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001a16:	4b14      	ldr	r3, [pc, #80]	@ (8001a68 <MX_I2C2_Init+0x74>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001a1c:	4b12      	ldr	r3, [pc, #72]	@ (8001a68 <MX_I2C2_Init+0x74>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a22:	4b11      	ldr	r3, [pc, #68]	@ (8001a68 <MX_I2C2_Init+0x74>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a28:	4b0f      	ldr	r3, [pc, #60]	@ (8001a68 <MX_I2C2_Init+0x74>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001a2e:	480e      	ldr	r0, [pc, #56]	@ (8001a68 <MX_I2C2_Init+0x74>)
 8001a30:	f001 fe3d 	bl	80036ae <HAL_I2C_Init>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d001      	beq.n	8001a3e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001a3a:	f000 fa6f 	bl	8001f1c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a3e:	2100      	movs	r1, #0
 8001a40:	4809      	ldr	r0, [pc, #36]	@ (8001a68 <MX_I2C2_Init+0x74>)
 8001a42:	f002 fbbf 	bl	80041c4 <HAL_I2CEx_ConfigAnalogFilter>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001a4c:	f000 fa66 	bl	8001f1c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001a50:	2100      	movs	r1, #0
 8001a52:	4805      	ldr	r0, [pc, #20]	@ (8001a68 <MX_I2C2_Init+0x74>)
 8001a54:	f002 fc01 	bl	800425a <HAL_I2CEx_ConfigDigitalFilter>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001a5e:	f000 fa5d 	bl	8001f1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	200009fc 	.word	0x200009fc
 8001a6c:	40005800 	.word	0x40005800
 8001a70:	30a175ab 	.word	0x30a175ab

08001a74 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b08e      	sub	sp, #56	@ 0x38
 8001a78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a7a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a7e:	2200      	movs	r2, #0
 8001a80:	601a      	str	r2, [r3, #0]
 8001a82:	605a      	str	r2, [r3, #4]
 8001a84:	609a      	str	r2, [r3, #8]
 8001a86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a88:	f107 031c 	add.w	r3, r7, #28
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	605a      	str	r2, [r3, #4]
 8001a92:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a94:	463b      	mov	r3, r7
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
 8001a9a:	605a      	str	r2, [r3, #4]
 8001a9c:	609a      	str	r2, [r3, #8]
 8001a9e:	60da      	str	r2, [r3, #12]
 8001aa0:	611a      	str	r2, [r3, #16]
 8001aa2:	615a      	str	r2, [r3, #20]
 8001aa4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001aa6:	4b33      	ldr	r3, [pc, #204]	@ (8001b74 <MX_TIM2_Init+0x100>)
 8001aa8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001aac:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 119;
 8001aae:	4b31      	ldr	r3, [pc, #196]	@ (8001b74 <MX_TIM2_Init+0x100>)
 8001ab0:	2277      	movs	r2, #119	@ 0x77
 8001ab2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ab4:	4b2f      	ldr	r3, [pc, #188]	@ (8001b74 <MX_TIM2_Init+0x100>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8001aba:	4b2e      	ldr	r3, [pc, #184]	@ (8001b74 <MX_TIM2_Init+0x100>)
 8001abc:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001ac0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ac2:	4b2c      	ldr	r3, [pc, #176]	@ (8001b74 <MX_TIM2_Init+0x100>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ac8:	4b2a      	ldr	r3, [pc, #168]	@ (8001b74 <MX_TIM2_Init+0x100>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ace:	4829      	ldr	r0, [pc, #164]	@ (8001b74 <MX_TIM2_Init+0x100>)
 8001ad0:	f004 f8c4 	bl	8005c5c <HAL_TIM_Base_Init>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001ada:	f000 fa1f 	bl	8001f1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ade:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ae2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ae4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4822      	ldr	r0, [pc, #136]	@ (8001b74 <MX_TIM2_Init+0x100>)
 8001aec:	f004 fb88 	bl	8006200 <HAL_TIM_ConfigClockSource>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001af6:	f000 fa11 	bl	8001f1c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001afa:	481e      	ldr	r0, [pc, #120]	@ (8001b74 <MX_TIM2_Init+0x100>)
 8001afc:	f004 f905 	bl	8005d0a <HAL_TIM_PWM_Init>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001b06:	f000 fa09 	bl	8001f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b12:	f107 031c 	add.w	r3, r7, #28
 8001b16:	4619      	mov	r1, r3
 8001b18:	4816      	ldr	r0, [pc, #88]	@ (8001b74 <MX_TIM2_Init+0x100>)
 8001b1a:	f005 f8ad 	bl	8006c78 <HAL_TIMEx_MasterConfigSynchronization>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001b24:	f000 f9fa 	bl	8001f1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b28:	2360      	movs	r3, #96	@ 0x60
 8001b2a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b30:	2300      	movs	r3, #0
 8001b32:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b34:	2300      	movs	r3, #0
 8001b36:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b38:	463b      	mov	r3, r7
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	480d      	ldr	r0, [pc, #52]	@ (8001b74 <MX_TIM2_Init+0x100>)
 8001b40:	f004 fa4a 	bl	8005fd8 <HAL_TIM_PWM_ConfigChannel>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001b4a:	f000 f9e7 	bl	8001f1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001b4e:	463b      	mov	r3, r7
 8001b50:	2208      	movs	r2, #8
 8001b52:	4619      	mov	r1, r3
 8001b54:	4807      	ldr	r0, [pc, #28]	@ (8001b74 <MX_TIM2_Init+0x100>)
 8001b56:	f004 fa3f 	bl	8005fd8 <HAL_TIM_PWM_ConfigChannel>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d001      	beq.n	8001b64 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8001b60:	f000 f9dc 	bl	8001f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001b64:	4803      	ldr	r0, [pc, #12]	@ (8001b74 <MX_TIM2_Init+0x100>)
 8001b66:	f000 fae9 	bl	800213c <HAL_TIM_MspPostInit>

}
 8001b6a:	bf00      	nop
 8001b6c:	3738      	adds	r7, #56	@ 0x38
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	20000a50 	.word	0x20000a50

08001b78 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b7c:	4b22      	ldr	r3, [pc, #136]	@ (8001c08 <MX_USART1_UART_Init+0x90>)
 8001b7e:	4a23      	ldr	r2, [pc, #140]	@ (8001c0c <MX_USART1_UART_Init+0x94>)
 8001b80:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b82:	4b21      	ldr	r3, [pc, #132]	@ (8001c08 <MX_USART1_UART_Init+0x90>)
 8001b84:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b88:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b8a:	4b1f      	ldr	r3, [pc, #124]	@ (8001c08 <MX_USART1_UART_Init+0x90>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b90:	4b1d      	ldr	r3, [pc, #116]	@ (8001c08 <MX_USART1_UART_Init+0x90>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b96:	4b1c      	ldr	r3, [pc, #112]	@ (8001c08 <MX_USART1_UART_Init+0x90>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b9c:	4b1a      	ldr	r3, [pc, #104]	@ (8001c08 <MX_USART1_UART_Init+0x90>)
 8001b9e:	220c      	movs	r2, #12
 8001ba0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ba2:	4b19      	ldr	r3, [pc, #100]	@ (8001c08 <MX_USART1_UART_Init+0x90>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ba8:	4b17      	ldr	r3, [pc, #92]	@ (8001c08 <MX_USART1_UART_Init+0x90>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bae:	4b16      	ldr	r3, [pc, #88]	@ (8001c08 <MX_USART1_UART_Init+0x90>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001bb4:	4b14      	ldr	r3, [pc, #80]	@ (8001c08 <MX_USART1_UART_Init+0x90>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bba:	4b13      	ldr	r3, [pc, #76]	@ (8001c08 <MX_USART1_UART_Init+0x90>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001bc0:	4811      	ldr	r0, [pc, #68]	@ (8001c08 <MX_USART1_UART_Init+0x90>)
 8001bc2:	f005 f8e1 	bl	8006d88 <HAL_UART_Init>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001bcc:	f000 f9a6 	bl	8001f1c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001bd0:	2100      	movs	r1, #0
 8001bd2:	480d      	ldr	r0, [pc, #52]	@ (8001c08 <MX_USART1_UART_Init+0x90>)
 8001bd4:	f006 facf 	bl	8008176 <HAL_UARTEx_SetTxFifoThreshold>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001bde:	f000 f99d 	bl	8001f1c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001be2:	2100      	movs	r1, #0
 8001be4:	4808      	ldr	r0, [pc, #32]	@ (8001c08 <MX_USART1_UART_Init+0x90>)
 8001be6:	f006 fb04 	bl	80081f2 <HAL_UARTEx_SetRxFifoThreshold>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001bf0:	f000 f994 	bl	8001f1c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001bf4:	4804      	ldr	r0, [pc, #16]	@ (8001c08 <MX_USART1_UART_Init+0x90>)
 8001bf6:	f006 fa85 	bl	8008104 <HAL_UARTEx_DisableFifoMode>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d001      	beq.n	8001c04 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001c00:	f000 f98c 	bl	8001f1c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001c04:	bf00      	nop
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	20000a9c 	.word	0x20000a9c
 8001c0c:	40013800 	.word	0x40013800

08001c10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b08a      	sub	sp, #40	@ 0x28
 8001c14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c16:	f107 0314 	add.w	r3, r7, #20
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	601a      	str	r2, [r3, #0]
 8001c1e:	605a      	str	r2, [r3, #4]
 8001c20:	609a      	str	r2, [r3, #8]
 8001c22:	60da      	str	r2, [r3, #12]
 8001c24:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c26:	4bb8      	ldr	r3, [pc, #736]	@ (8001f08 <MX_GPIO_Init+0x2f8>)
 8001c28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c2a:	4ab7      	ldr	r2, [pc, #732]	@ (8001f08 <MX_GPIO_Init+0x2f8>)
 8001c2c:	f043 0310 	orr.w	r3, r3, #16
 8001c30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c32:	4bb5      	ldr	r3, [pc, #724]	@ (8001f08 <MX_GPIO_Init+0x2f8>)
 8001c34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c36:	f003 0310 	and.w	r3, r3, #16
 8001c3a:	613b      	str	r3, [r7, #16]
 8001c3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c3e:	4bb2      	ldr	r3, [pc, #712]	@ (8001f08 <MX_GPIO_Init+0x2f8>)
 8001c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c42:	4ab1      	ldr	r2, [pc, #708]	@ (8001f08 <MX_GPIO_Init+0x2f8>)
 8001c44:	f043 0304 	orr.w	r3, r3, #4
 8001c48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c4a:	4baf      	ldr	r3, [pc, #700]	@ (8001f08 <MX_GPIO_Init+0x2f8>)
 8001c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c4e:	f003 0304 	and.w	r3, r3, #4
 8001c52:	60fb      	str	r3, [r7, #12]
 8001c54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c56:	4bac      	ldr	r3, [pc, #688]	@ (8001f08 <MX_GPIO_Init+0x2f8>)
 8001c58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c5a:	4aab      	ldr	r2, [pc, #684]	@ (8001f08 <MX_GPIO_Init+0x2f8>)
 8001c5c:	f043 0301 	orr.w	r3, r3, #1
 8001c60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c62:	4ba9      	ldr	r3, [pc, #676]	@ (8001f08 <MX_GPIO_Init+0x2f8>)
 8001c64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c66:	f003 0301 	and.w	r3, r3, #1
 8001c6a:	60bb      	str	r3, [r7, #8]
 8001c6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c6e:	4ba6      	ldr	r3, [pc, #664]	@ (8001f08 <MX_GPIO_Init+0x2f8>)
 8001c70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c72:	4aa5      	ldr	r2, [pc, #660]	@ (8001f08 <MX_GPIO_Init+0x2f8>)
 8001c74:	f043 0302 	orr.w	r3, r3, #2
 8001c78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c7a:	4ba3      	ldr	r3, [pc, #652]	@ (8001f08 <MX_GPIO_Init+0x2f8>)
 8001c7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c7e:	f003 0302 	and.w	r3, r3, #2
 8001c82:	607b      	str	r3, [r7, #4]
 8001c84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c86:	4ba0      	ldr	r3, [pc, #640]	@ (8001f08 <MX_GPIO_Init+0x2f8>)
 8001c88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c8a:	4a9f      	ldr	r2, [pc, #636]	@ (8001f08 <MX_GPIO_Init+0x2f8>)
 8001c8c:	f043 0308 	orr.w	r3, r3, #8
 8001c90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c92:	4b9d      	ldr	r3, [pc, #628]	@ (8001f08 <MX_GPIO_Init+0x2f8>)
 8001c94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c96:	f003 0308 	and.w	r3, r3, #8
 8001c9a:	603b      	str	r3, [r7, #0]
 8001c9c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	f240 1105 	movw	r1, #261	@ 0x105
 8001ca4:	4899      	ldr	r0, [pc, #612]	@ (8001f0c <MX_GPIO_Init+0x2fc>)
 8001ca6:	f001 fcad 	bl	8003604 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin, GPIO_PIN_RESET);
 8001caa:	2200      	movs	r2, #0
 8001cac:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8001cb0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cb4:	f001 fca6 	bl	8003604 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 8001cb8:	2200      	movs	r2, #0
 8001cba:	f24b 0134 	movw	r1, #45108	@ 0xb034
 8001cbe:	4894      	ldr	r0, [pc, #592]	@ (8001f10 <MX_GPIO_Init+0x300>)
 8001cc0:	f001 fca0 	bl	8003604 <HAL_GPIO_WritePin>
                          |ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin, GPIO_PIN_RESET);
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	f242 0183 	movw	r1, #8323	@ 0x2083
 8001cca:	4892      	ldr	r0, [pc, #584]	@ (8001f14 <MX_GPIO_Init+0x304>)
 8001ccc:	f001 fc9a 	bl	8003604 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	f44f 7110 	mov.w	r1, #576	@ 0x240
 8001cd6:	4890      	ldr	r0, [pc, #576]	@ (8001f18 <MX_GPIO_Init+0x308>)
 8001cd8:	f001 fc94 	bl	8003604 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ST25DV04K_RF_DISABLE_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8001cdc:	f240 1305 	movw	r3, #261	@ 0x105
 8001ce0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cea:	2300      	movs	r3, #0
 8001cec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cee:	f107 0314 	add.w	r3, r7, #20
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4885      	ldr	r0, [pc, #532]	@ (8001f0c <MX_GPIO_Init+0x2fc>)
 8001cf6:	f001 faf3 	bl	80032e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin ST25DV04K_GPO_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin
                           ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|ST25DV04K_GPO_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin
 8001cfa:	237a      	movs	r3, #122	@ 0x7a
 8001cfc:	617b      	str	r3, [r7, #20]
                          |ISM43362_DRDY_EXTI1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001cfe:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001d02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d04:	2300      	movs	r3, #0
 8001d06:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d08:	f107 0314 	add.w	r3, r7, #20
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	487f      	ldr	r0, [pc, #508]	@ (8001f0c <MX_GPIO_Init+0x2fc>)
 8001d10:	f001 fae6 	bl	80032e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8001d14:	233f      	movs	r3, #63	@ 0x3f
 8001d16:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001d18:	230b      	movs	r3, #11
 8001d1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d20:	f107 0314 	add.w	r3, r7, #20
 8001d24:	4619      	mov	r1, r3
 8001d26:	487c      	ldr	r0, [pc, #496]	@ (8001f18 <MX_GPIO_Init+0x308>)
 8001d28:	f001 fada 	bl	80032e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin ARD_D4_Pin ARD_D7_Pin SPBTLE_RF_RST_Pin
                           ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin;
 8001d2c:	f44f 738c 	mov.w	r3, #280	@ 0x118
 8001d30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d32:	2301      	movs	r3, #1
 8001d34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d36:	2300      	movs	r3, #0
 8001d38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d3e:	f107 0314 	add.w	r3, r7, #20
 8001d42:	4619      	mov	r1, r3
 8001d44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d48:	f001 faca 	bl	80032e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8001d4c:	23e0      	movs	r3, #224	@ 0xe0
 8001d4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d50:	2302      	movs	r3, #2
 8001d52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d54:	2300      	movs	r3, #0
 8001d56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d58:	2303      	movs	r3, #3
 8001d5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d5c:	2305      	movs	r3, #5
 8001d5e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d60:	f107 0314 	add.w	r3, r7, #20
 8001d64:	4619      	mov	r1, r3
 8001d66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d6a:	f001 fab9 	bl	80032e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d72:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001d76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8001d7c:	f107 0314 	add.w	r3, r7, #20
 8001d80:	4619      	mov	r1, r3
 8001d82:	4863      	ldr	r0, [pc, #396]	@ (8001f10 <MX_GPIO_Init+0x300>)
 8001d84:	f001 faac 	bl	80032e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8001d88:	2302      	movs	r3, #2
 8001d8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d90:	2300      	movs	r3, #0
 8001d92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d94:	2300      	movs	r3, #0
 8001d96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001d98:	2302      	movs	r3, #2
 8001d9a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001d9c:	f107 0314 	add.w	r3, r7, #20
 8001da0:	4619      	mov	r1, r3
 8001da2:	485b      	ldr	r0, [pc, #364]	@ (8001f10 <MX_GPIO_Init+0x300>)
 8001da4:	f001 fa9c 	bl	80032e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin SPSGRF_915_SDN_Pin
                           ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 8001da8:	f24b 0334 	movw	r3, #45108	@ 0xb034
 8001dac:	617b      	str	r3, [r7, #20]
                          |ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dae:	2301      	movs	r3, #1
 8001db0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db2:	2300      	movs	r3, #0
 8001db4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db6:	2300      	movs	r3, #0
 8001db8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dba:	f107 0314 	add.w	r3, r7, #20
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	4853      	ldr	r0, [pc, #332]	@ (8001f10 <MX_GPIO_Init+0x300>)
 8001dc2:	f001 fa8d 	bl	80032e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DFSDM1_DATIN2_Pin DFSDM1_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001dc6:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001dca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dcc:	2302      	movs	r3, #2
 8001dce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001dd8:	2306      	movs	r3, #6
 8001dda:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ddc:	f107 0314 	add.w	r3, r7, #20
 8001de0:	4619      	mov	r1, r3
 8001de2:	484a      	ldr	r0, [pc, #296]	@ (8001f0c <MX_GPIO_Init+0x2fc>)
 8001de4:	f001 fa7c 	bl	80032e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : QUADSPI_CLK_Pin QUADSPI_NCS_Pin OQUADSPI_BK1_IO0_Pin QUADSPI_BK1_IO1_Pin
                           QUAD_SPI_BK1_IO2_Pin QUAD_SPI_BK1_IO3_Pin */
  GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8001de8:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001dec:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dee:	2302      	movs	r3, #2
 8001df0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df2:	2300      	movs	r3, #0
 8001df4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001df6:	2303      	movs	r3, #3
 8001df8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001dfa:	230a      	movs	r3, #10
 8001dfc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001dfe:	f107 0314 	add.w	r3, r7, #20
 8001e02:	4619      	mov	r1, r3
 8001e04:	4841      	ldr	r0, [pc, #260]	@ (8001f0c <MX_GPIO_Init+0x2fc>)
 8001e06:	f001 fa6b 	bl	80032e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : INTERNAL_UART3_TX_Pin INTERNAL_UART3_RX_Pin */
  GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8001e0a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001e0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e10:	2302      	movs	r3, #2
 8001e12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e14:	2300      	movs	r3, #0
 8001e16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e18:	2303      	movs	r3, #3
 8001e1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001e1c:	2307      	movs	r3, #7
 8001e1e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e20:	f107 0314 	add.w	r3, r7, #20
 8001e24:	4619      	mov	r1, r3
 8001e26:	483b      	ldr	r0, [pc, #236]	@ (8001f14 <MX_GPIO_Init+0x304>)
 8001e28:	f001 fa5a 	bl	80032e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI10_Pin LSM6DSL_INT1_EXTI11_Pin USB_OTG_FS_PWR_EN_Pin ARD_D2_Pin
                           HTS221_DRDY_EXTI15_Pin PMOD_IRQ_EXTI2_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI10_Pin|LSM6DSL_INT1_EXTI11_Pin|USB_OTG_FS_PWR_EN_Pin|ARD_D2_Pin
 8001e2c:	f64d 4304 	movw	r3, #56324	@ 0xdc04
 8001e30:	617b      	str	r3, [r7, #20]
                          |HTS221_DRDY_EXTI15_Pin|PMOD_IRQ_EXTI2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e32:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001e36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e3c:	f107 0314 	add.w	r3, r7, #20
 8001e40:	4619      	mov	r1, r3
 8001e42:	4834      	ldr	r0, [pc, #208]	@ (8001f14 <MX_GPIO_Init+0x304>)
 8001e44:	f001 fa4c 	bl	80032e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin PMOD_SPI2_SCK_Pin STSAFE_A110_RESET_Pin */
  GPIO_InitStruct.Pin = SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin;
 8001e48:	f242 0383 	movw	r3, #8323	@ 0x2083
 8001e4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e52:	2300      	movs	r3, #0
 8001e54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e56:	2300      	movs	r3, #0
 8001e58:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e5a:	f107 0314 	add.w	r3, r7, #20
 8001e5e:	4619      	mov	r1, r3
 8001e60:	482c      	ldr	r0, [pc, #176]	@ (8001f14 <MX_GPIO_Init+0x304>)
 8001e62:	f001 fa3d 	bl	80032e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8001e66:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001e6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e70:	2300      	movs	r3, #0
 8001e72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e74:	2300      	movs	r3, #0
 8001e76:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e78:	f107 0314 	add.w	r3, r7, #20
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	4826      	ldr	r0, [pc, #152]	@ (8001f18 <MX_GPIO_Init+0x308>)
 8001e80:	f001 fa2e 	bl	80032e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001e84:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001e88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e8a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001e8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e90:	2300      	movs	r3, #0
 8001e92:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e94:	f107 0314 	add.w	r3, r7, #20
 8001e98:	4619      	mov	r1, r3
 8001e9a:	481f      	ldr	r0, [pc, #124]	@ (8001f18 <MX_GPIO_Init+0x308>)
 8001e9c:	f001 fa20 	bl	80032e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8001ea0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ea4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001eae:	f107 0314 	add.w	r3, r7, #20
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001eb8:	f001 fa12 	bl	80032e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8001ebc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ec0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ec2:	2312      	movs	r3, #18
 8001ec4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eca:	2303      	movs	r3, #3
 8001ecc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ece:	2304      	movs	r3, #4
 8001ed0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ed2:	f107 0314 	add.w	r3, r7, #20
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	480d      	ldr	r0, [pc, #52]	@ (8001f10 <MX_GPIO_Init+0x300>)
 8001eda:	f001 fa01 	bl	80032e0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001ede:	2200      	movs	r2, #0
 8001ee0:	2100      	movs	r1, #0
 8001ee2:	2017      	movs	r0, #23
 8001ee4:	f001 f8d7 	bl	8003096 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001ee8:	2017      	movs	r0, #23
 8001eea:	f001 f8f0 	bl	80030ce <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001eee:	2200      	movs	r2, #0
 8001ef0:	2100      	movs	r1, #0
 8001ef2:	2028      	movs	r0, #40	@ 0x28
 8001ef4:	f001 f8cf 	bl	8003096 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001ef8:	2028      	movs	r0, #40	@ 0x28
 8001efa:	f001 f8e8 	bl	80030ce <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001efe:	bf00      	nop
 8001f00:	3728      	adds	r7, #40	@ 0x28
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	40021000 	.word	0x40021000
 8001f0c:	48001000 	.word	0x48001000
 8001f10:	48000400 	.word	0x48000400
 8001f14:	48000c00 	.word	0x48000c00
 8001f18:	48000800 	.word	0x48000800

08001f1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f20:	b672      	cpsid	i
}
 8001f22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f24:	bf00      	nop
 8001f26:	e7fd      	b.n	8001f24 <Error_Handler+0x8>

08001f28 <SENSOR_IO_Init>:

/**
  * @brief  Configures the I2C interface.
  */
void SENSOR_IO_Init(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
  /* I2C2 is initialized in main.c MX_I2C2_Init() */
}
 8001f2c:	bf00      	nop
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
	...

08001f38 <SENSOR_IO_Write>:
  * @param  Addr: Device address
  * @param  Reg: Register address
  * @param  Value: Data to write
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b086      	sub	sp, #24
 8001f3c:	af04      	add	r7, sp, #16
 8001f3e:	4603      	mov	r3, r0
 8001f40:	71fb      	strb	r3, [r7, #7]
 8001f42:	460b      	mov	r3, r1
 8001f44:	71bb      	strb	r3, [r7, #6]
 8001f46:	4613      	mov	r3, r2
 8001f48:	717b      	strb	r3, [r7, #5]
  HAL_I2C_Mem_Write(&hi2c2, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, 1000);
 8001f4a:	79fb      	ldrb	r3, [r7, #7]
 8001f4c:	b299      	uxth	r1, r3
 8001f4e:	79bb      	ldrb	r3, [r7, #6]
 8001f50:	b29a      	uxth	r2, r3
 8001f52:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f56:	9302      	str	r3, [sp, #8]
 8001f58:	2301      	movs	r3, #1
 8001f5a:	9301      	str	r3, [sp, #4]
 8001f5c:	1d7b      	adds	r3, r7, #5
 8001f5e:	9300      	str	r3, [sp, #0]
 8001f60:	2301      	movs	r3, #1
 8001f62:	4803      	ldr	r0, [pc, #12]	@ (8001f70 <SENSOR_IO_Write+0x38>)
 8001f64:	f001 fc3e 	bl	80037e4 <HAL_I2C_Mem_Write>
}
 8001f68:	bf00      	nop
 8001f6a:	3708      	adds	r7, #8
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	200009fc 	.word	0x200009fc

08001f74 <SENSOR_IO_Read>:
  * @param  Addr: Device address
  * @param  Reg: Register address
  * @retval Data read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b088      	sub	sp, #32
 8001f78:	af04      	add	r7, sp, #16
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	460a      	mov	r2, r1
 8001f7e:	71fb      	strb	r3, [r7, #7]
 8001f80:	4613      	mov	r3, r2
 8001f82:	71bb      	strb	r3, [r7, #6]
  uint8_t Value = 0;
 8001f84:	2300      	movs	r3, #0
 8001f86:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Read(&hi2c2, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, 1000);
 8001f88:	79fb      	ldrb	r3, [r7, #7]
 8001f8a:	b299      	uxth	r1, r3
 8001f8c:	79bb      	ldrb	r3, [r7, #6]
 8001f8e:	b29a      	uxth	r2, r3
 8001f90:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f94:	9302      	str	r3, [sp, #8]
 8001f96:	2301      	movs	r3, #1
 8001f98:	9301      	str	r3, [sp, #4]
 8001f9a:	f107 030f 	add.w	r3, r7, #15
 8001f9e:	9300      	str	r3, [sp, #0]
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	4804      	ldr	r0, [pc, #16]	@ (8001fb4 <SENSOR_IO_Read+0x40>)
 8001fa4:	f001 fd32 	bl	8003a0c <HAL_I2C_Mem_Read>
  return Value;
 8001fa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3710      	adds	r7, #16
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	200009fc 	.word	0x200009fc

08001fb8 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Number of bytes to read
  * @retval 0 ON Success
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b086      	sub	sp, #24
 8001fbc:	af04      	add	r7, sp, #16
 8001fbe:	603a      	str	r2, [r7, #0]
 8001fc0:	461a      	mov	r2, r3
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	71fb      	strb	r3, [r7, #7]
 8001fc6:	460b      	mov	r3, r1
 8001fc8:	71bb      	strb	r3, [r7, #6]
 8001fca:	4613      	mov	r3, r2
 8001fcc:	80bb      	strh	r3, [r7, #4]
  return HAL_I2C_Mem_Read(&hi2c2, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length, 1000);
 8001fce:	79fb      	ldrb	r3, [r7, #7]
 8001fd0:	b299      	uxth	r1, r3
 8001fd2:	79bb      	ldrb	r3, [r7, #6]
 8001fd4:	b29a      	uxth	r2, r3
 8001fd6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fda:	9302      	str	r3, [sp, #8]
 8001fdc:	88bb      	ldrh	r3, [r7, #4]
 8001fde:	9301      	str	r3, [sp, #4]
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	9300      	str	r3, [sp, #0]
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	4804      	ldr	r0, [pc, #16]	@ (8001ff8 <SENSOR_IO_ReadMultiple+0x40>)
 8001fe8:	f001 fd10 	bl	8003a0c <HAL_I2C_Mem_Read>
 8001fec:	4603      	mov	r3, r0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	200009fc 	.word	0x200009fc

08001ffc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002002:	4b0f      	ldr	r3, [pc, #60]	@ (8002040 <HAL_MspInit+0x44>)
 8002004:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002006:	4a0e      	ldr	r2, [pc, #56]	@ (8002040 <HAL_MspInit+0x44>)
 8002008:	f043 0301 	orr.w	r3, r3, #1
 800200c:	6613      	str	r3, [r2, #96]	@ 0x60
 800200e:	4b0c      	ldr	r3, [pc, #48]	@ (8002040 <HAL_MspInit+0x44>)
 8002010:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002012:	f003 0301 	and.w	r3, r3, #1
 8002016:	607b      	str	r3, [r7, #4]
 8002018:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800201a:	4b09      	ldr	r3, [pc, #36]	@ (8002040 <HAL_MspInit+0x44>)
 800201c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800201e:	4a08      	ldr	r2, [pc, #32]	@ (8002040 <HAL_MspInit+0x44>)
 8002020:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002024:	6593      	str	r3, [r2, #88]	@ 0x58
 8002026:	4b06      	ldr	r3, [pc, #24]	@ (8002040 <HAL_MspInit+0x44>)
 8002028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800202a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800202e:	603b      	str	r3, [r7, #0]
 8002030:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002032:	bf00      	nop
 8002034:	370c      	adds	r7, #12
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr
 800203e:	bf00      	nop
 8002040:	40021000 	.word	0x40021000

08002044 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b0ae      	sub	sp, #184	@ 0xb8
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800204c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002050:	2200      	movs	r2, #0
 8002052:	601a      	str	r2, [r3, #0]
 8002054:	605a      	str	r2, [r3, #4]
 8002056:	609a      	str	r2, [r3, #8]
 8002058:	60da      	str	r2, [r3, #12]
 800205a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800205c:	f107 0310 	add.w	r3, r7, #16
 8002060:	2294      	movs	r2, #148	@ 0x94
 8002062:	2100      	movs	r1, #0
 8002064:	4618      	mov	r0, r3
 8002066:	f007 fa95 	bl	8009594 <memset>
  if(hi2c->Instance==I2C2)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a21      	ldr	r2, [pc, #132]	@ (80020f4 <HAL_I2C_MspInit+0xb0>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d13b      	bne.n	80020ec <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002074:	2380      	movs	r3, #128	@ 0x80
 8002076:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002078:	2300      	movs	r3, #0
 800207a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800207c:	f107 0310 	add.w	r3, r7, #16
 8002080:	4618      	mov	r0, r3
 8002082:	f003 f8d3 	bl	800522c <HAL_RCCEx_PeriphCLKConfig>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d001      	beq.n	8002090 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800208c:	f7ff ff46 	bl	8001f1c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002090:	4b19      	ldr	r3, [pc, #100]	@ (80020f8 <HAL_I2C_MspInit+0xb4>)
 8002092:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002094:	4a18      	ldr	r2, [pc, #96]	@ (80020f8 <HAL_I2C_MspInit+0xb4>)
 8002096:	f043 0302 	orr.w	r3, r3, #2
 800209a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800209c:	4b16      	ldr	r3, [pc, #88]	@ (80020f8 <HAL_I2C_MspInit+0xb4>)
 800209e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020a0:	f003 0302 	and.w	r3, r3, #2
 80020a4:	60fb      	str	r3, [r7, #12]
 80020a6:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 80020a8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80020ac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020b0:	2312      	movs	r3, #18
 80020b2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b6:	2300      	movs	r3, #0
 80020b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020bc:	2303      	movs	r3, #3
 80020be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80020c2:	2304      	movs	r3, #4
 80020c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020c8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80020cc:	4619      	mov	r1, r3
 80020ce:	480b      	ldr	r0, [pc, #44]	@ (80020fc <HAL_I2C_MspInit+0xb8>)
 80020d0:	f001 f906 	bl	80032e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80020d4:	4b08      	ldr	r3, [pc, #32]	@ (80020f8 <HAL_I2C_MspInit+0xb4>)
 80020d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020d8:	4a07      	ldr	r2, [pc, #28]	@ (80020f8 <HAL_I2C_MspInit+0xb4>)
 80020da:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80020de:	6593      	str	r3, [r2, #88]	@ 0x58
 80020e0:	4b05      	ldr	r3, [pc, #20]	@ (80020f8 <HAL_I2C_MspInit+0xb4>)
 80020e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020e8:	60bb      	str	r3, [r7, #8]
 80020ea:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80020ec:	bf00      	nop
 80020ee:	37b8      	adds	r7, #184	@ 0xb8
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	40005800 	.word	0x40005800
 80020f8:	40021000 	.word	0x40021000
 80020fc:	48000400 	.word	0x48000400

08002100 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002100:	b480      	push	{r7}
 8002102:	b085      	sub	sp, #20
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002110:	d10b      	bne.n	800212a <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002112:	4b09      	ldr	r3, [pc, #36]	@ (8002138 <HAL_TIM_Base_MspInit+0x38>)
 8002114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002116:	4a08      	ldr	r2, [pc, #32]	@ (8002138 <HAL_TIM_Base_MspInit+0x38>)
 8002118:	f043 0301 	orr.w	r3, r3, #1
 800211c:	6593      	str	r3, [r2, #88]	@ 0x58
 800211e:	4b06      	ldr	r3, [pc, #24]	@ (8002138 <HAL_TIM_Base_MspInit+0x38>)
 8002120:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002122:	f003 0301 	and.w	r3, r3, #1
 8002126:	60fb      	str	r3, [r7, #12]
 8002128:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800212a:	bf00      	nop
 800212c:	3714      	adds	r7, #20
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	40021000 	.word	0x40021000

0800213c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b088      	sub	sp, #32
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002144:	f107 030c 	add.w	r3, r7, #12
 8002148:	2200      	movs	r2, #0
 800214a:	601a      	str	r2, [r3, #0]
 800214c:	605a      	str	r2, [r3, #4]
 800214e:	609a      	str	r2, [r3, #8]
 8002150:	60da      	str	r2, [r3, #12]
 8002152:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800215c:	d11d      	bne.n	800219a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800215e:	4b11      	ldr	r3, [pc, #68]	@ (80021a4 <HAL_TIM_MspPostInit+0x68>)
 8002160:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002162:	4a10      	ldr	r2, [pc, #64]	@ (80021a4 <HAL_TIM_MspPostInit+0x68>)
 8002164:	f043 0301 	orr.w	r3, r3, #1
 8002168:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800216a:	4b0e      	ldr	r3, [pc, #56]	@ (80021a4 <HAL_TIM_MspPostInit+0x68>)
 800216c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800216e:	f003 0301 	and.w	r3, r3, #1
 8002172:	60bb      	str	r3, [r7, #8]
 8002174:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1 (D9)
    PA2      ------> TIM2_CH3 (D10)
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_2;
 8002176:	f248 0304 	movw	r3, #32772	@ 0x8004
 800217a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800217c:	2302      	movs	r3, #2
 800217e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002180:	2300      	movs	r3, #0
 8002182:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002184:	2300      	movs	r3, #0
 8002186:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002188:	2301      	movs	r3, #1
 800218a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800218c:	f107 030c 	add.w	r3, r7, #12
 8002190:	4619      	mov	r1, r3
 8002192:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002196:	f001 f8a3 	bl	80032e0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800219a:	bf00      	nop
 800219c:	3720      	adds	r7, #32
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	40021000 	.word	0x40021000

080021a8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b0ae      	sub	sp, #184	@ 0xb8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80021b4:	2200      	movs	r2, #0
 80021b6:	601a      	str	r2, [r3, #0]
 80021b8:	605a      	str	r2, [r3, #4]
 80021ba:	609a      	str	r2, [r3, #8]
 80021bc:	60da      	str	r2, [r3, #12]
 80021be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021c0:	f107 0310 	add.w	r3, r7, #16
 80021c4:	2294      	movs	r2, #148	@ 0x94
 80021c6:	2100      	movs	r1, #0
 80021c8:	4618      	mov	r0, r3
 80021ca:	f007 f9e3 	bl	8009594 <memset>
  if(huart->Instance==USART1)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a25      	ldr	r2, [pc, #148]	@ (8002268 <HAL_UART_MspInit+0xc0>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d142      	bne.n	800225e <HAL_UART_MspInit+0xb6>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80021d8:	2301      	movs	r3, #1
 80021da:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80021dc:	2300      	movs	r3, #0
 80021de:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021e0:	f107 0310 	add.w	r3, r7, #16
 80021e4:	4618      	mov	r0, r3
 80021e6:	f003 f821 	bl	800522c <HAL_RCCEx_PeriphCLKConfig>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80021f0:	f7ff fe94 	bl	8001f1c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80021f4:	4b1d      	ldr	r3, [pc, #116]	@ (800226c <HAL_UART_MspInit+0xc4>)
 80021f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021f8:	4a1c      	ldr	r2, [pc, #112]	@ (800226c <HAL_UART_MspInit+0xc4>)
 80021fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021fe:	6613      	str	r3, [r2, #96]	@ 0x60
 8002200:	4b1a      	ldr	r3, [pc, #104]	@ (800226c <HAL_UART_MspInit+0xc4>)
 8002202:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002204:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002208:	60fb      	str	r3, [r7, #12]
 800220a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800220c:	4b17      	ldr	r3, [pc, #92]	@ (800226c <HAL_UART_MspInit+0xc4>)
 800220e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002210:	4a16      	ldr	r2, [pc, #88]	@ (800226c <HAL_UART_MspInit+0xc4>)
 8002212:	f043 0302 	orr.w	r3, r3, #2
 8002216:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002218:	4b14      	ldr	r3, [pc, #80]	@ (800226c <HAL_UART_MspInit+0xc4>)
 800221a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800221c:	f003 0302 	and.w	r3, r3, #2
 8002220:	60bb      	str	r3, [r7, #8]
 8002222:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8002224:	23c0      	movs	r3, #192	@ 0xc0
 8002226:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800222a:	2302      	movs	r3, #2
 800222c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002230:	2300      	movs	r3, #0
 8002232:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002236:	2303      	movs	r3, #3
 8002238:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800223c:	2307      	movs	r3, #7
 800223e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002242:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002246:	4619      	mov	r1, r3
 8002248:	4809      	ldr	r0, [pc, #36]	@ (8002270 <HAL_UART_MspInit+0xc8>)
 800224a:	f001 f849 	bl	80032e0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800224e:	2200      	movs	r2, #0
 8002250:	2100      	movs	r1, #0
 8002252:	2025      	movs	r0, #37	@ 0x25
 8002254:	f000 ff1f 	bl	8003096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002258:	2025      	movs	r0, #37	@ 0x25
 800225a:	f000 ff38 	bl	80030ce <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800225e:	bf00      	nop
 8002260:	37b8      	adds	r7, #184	@ 0xb8
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	40013800 	.word	0x40013800
 800226c:	40021000 	.word	0x40021000
 8002270:	48000400 	.word	0x48000400

08002274 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002278:	bf00      	nop
 800227a:	e7fd      	b.n	8002278 <NMI_Handler+0x4>

0800227c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002280:	bf00      	nop
 8002282:	e7fd      	b.n	8002280 <HardFault_Handler+0x4>

08002284 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002288:	bf00      	nop
 800228a:	e7fd      	b.n	8002288 <MemManage_Handler+0x4>

0800228c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002290:	bf00      	nop
 8002292:	e7fd      	b.n	8002290 <BusFault_Handler+0x4>

08002294 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002298:	bf00      	nop
 800229a:	e7fd      	b.n	8002298 <UsageFault_Handler+0x4>

0800229c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022a0:	bf00      	nop
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr

080022aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022aa:	b480      	push	{r7}
 80022ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022ae:	bf00      	nop
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr

080022b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022bc:	bf00      	nop
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr

080022c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022c6:	b580      	push	{r7, lr}
 80022c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022ca:	f000 fdc5 	bl	8002e58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022ce:	bf00      	nop
 80022d0:	bd80      	pop	{r7, pc}
	...

080022d4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 80022d8:	2020      	movs	r0, #32
 80022da:	f001 f9c5 	bl	8003668 <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_6);
 80022de:	4806      	ldr	r0, [pc, #24]	@ (80022f8 <EXTI9_5_IRQHandler+0x24>)
 80022e0:	f000 ffce 	bl	8003280 <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 80022e4:	2080      	movs	r0, #128	@ 0x80
 80022e6:	f001 f9bf 	bl	8003668 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 80022ea:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80022ee:	f001 f9bb 	bl	8003668 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	200009f4 	.word	0x200009f4

080022fc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002300:	4802      	ldr	r0, [pc, #8]	@ (800230c <USART1_IRQHandler+0x10>)
 8002302:	f004 fe2b 	bl	8006f5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002306:	bf00      	nop
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	20000a9c 	.word	0x20000a9c

08002310 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002314:	4802      	ldr	r0, [pc, #8]	@ (8002320 <USART2_IRQHandler+0x10>)
 8002316:	f004 fe21 	bl	8006f5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800231a:	bf00      	nop
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	20000b44 	.word	0x20000b44

08002324 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI10_Pin);
 8002328:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800232c:	f001 f99c 	bl	8003668 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8002330:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002334:	f001 f998 	bl	8003668 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USB_OTG_FS_PWR_EN_Pin);
 8002338:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800233c:	f001 f994 	bl	8003668 <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 8002340:	4806      	ldr	r0, [pc, #24]	@ (800235c <EXTI15_10_IRQHandler+0x38>)
 8002342:	f000 ff9d 	bl	8003280 <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8002346:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800234a:	f001 f98d 	bl	8003668 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 800234e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002352:	f001 f989 	bl	8003668 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002356:	bf00      	nop
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	20000008 	.word	0x20000008

08002360 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  return 1;
 8002364:	2301      	movs	r3, #1
}
 8002366:	4618      	mov	r0, r3
 8002368:	46bd      	mov	sp, r7
 800236a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236e:	4770      	bx	lr

08002370 <_kill>:

int _kill(int pid, int sig)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800237a:	f007 f95d 	bl	8009638 <__errno>
 800237e:	4603      	mov	r3, r0
 8002380:	2216      	movs	r2, #22
 8002382:	601a      	str	r2, [r3, #0]
  return -1;
 8002384:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002388:	4618      	mov	r0, r3
 800238a:	3708      	adds	r7, #8
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}

08002390 <_exit>:

void _exit (int status)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002398:	f04f 31ff 	mov.w	r1, #4294967295
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f7ff ffe7 	bl	8002370 <_kill>
  while (1) {}    /* Make sure we hang here */
 80023a2:	bf00      	nop
 80023a4:	e7fd      	b.n	80023a2 <_exit+0x12>

080023a6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023a6:	b580      	push	{r7, lr}
 80023a8:	b086      	sub	sp, #24
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	60f8      	str	r0, [r7, #12]
 80023ae:	60b9      	str	r1, [r7, #8]
 80023b0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023b2:	2300      	movs	r3, #0
 80023b4:	617b      	str	r3, [r7, #20]
 80023b6:	e00a      	b.n	80023ce <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80023b8:	f3af 8000 	nop.w
 80023bc:	4601      	mov	r1, r0
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	1c5a      	adds	r2, r3, #1
 80023c2:	60ba      	str	r2, [r7, #8]
 80023c4:	b2ca      	uxtb	r2, r1
 80023c6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	3301      	adds	r3, #1
 80023cc:	617b      	str	r3, [r7, #20]
 80023ce:	697a      	ldr	r2, [r7, #20]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	429a      	cmp	r2, r3
 80023d4:	dbf0      	blt.n	80023b8 <_read+0x12>
  }

  return len;
 80023d6:	687b      	ldr	r3, [r7, #4]
}
 80023d8:	4618      	mov	r0, r3
 80023da:	3718      	adds	r7, #24
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}

080023e0 <_close>:
  }
  return len;
}

int _close(int file)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80023e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	370c      	adds	r7, #12
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr

080023f8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002408:	605a      	str	r2, [r3, #4]
  return 0;
 800240a:	2300      	movs	r3, #0
}
 800240c:	4618      	mov	r0, r3
 800240e:	370c      	adds	r7, #12
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr

08002418 <_isatty>:

int _isatty(int file)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002420:	2301      	movs	r3, #1
}
 8002422:	4618      	mov	r0, r3
 8002424:	370c      	adds	r7, #12
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr

0800242e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800242e:	b480      	push	{r7}
 8002430:	b085      	sub	sp, #20
 8002432:	af00      	add	r7, sp, #0
 8002434:	60f8      	str	r0, [r7, #12]
 8002436:	60b9      	str	r1, [r7, #8]
 8002438:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800243a:	2300      	movs	r3, #0
}
 800243c:	4618      	mov	r0, r3
 800243e:	3714      	adds	r7, #20
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b086      	sub	sp, #24
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002450:	4a14      	ldr	r2, [pc, #80]	@ (80024a4 <_sbrk+0x5c>)
 8002452:	4b15      	ldr	r3, [pc, #84]	@ (80024a8 <_sbrk+0x60>)
 8002454:	1ad3      	subs	r3, r2, r3
 8002456:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800245c:	4b13      	ldr	r3, [pc, #76]	@ (80024ac <_sbrk+0x64>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d102      	bne.n	800246a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002464:	4b11      	ldr	r3, [pc, #68]	@ (80024ac <_sbrk+0x64>)
 8002466:	4a12      	ldr	r2, [pc, #72]	@ (80024b0 <_sbrk+0x68>)
 8002468:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800246a:	4b10      	ldr	r3, [pc, #64]	@ (80024ac <_sbrk+0x64>)
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	4413      	add	r3, r2
 8002472:	693a      	ldr	r2, [r7, #16]
 8002474:	429a      	cmp	r2, r3
 8002476:	d207      	bcs.n	8002488 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002478:	f007 f8de 	bl	8009638 <__errno>
 800247c:	4603      	mov	r3, r0
 800247e:	220c      	movs	r2, #12
 8002480:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002482:	f04f 33ff 	mov.w	r3, #4294967295
 8002486:	e009      	b.n	800249c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002488:	4b08      	ldr	r3, [pc, #32]	@ (80024ac <_sbrk+0x64>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800248e:	4b07      	ldr	r3, [pc, #28]	@ (80024ac <_sbrk+0x64>)
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4413      	add	r3, r2
 8002496:	4a05      	ldr	r2, [pc, #20]	@ (80024ac <_sbrk+0x64>)
 8002498:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800249a:	68fb      	ldr	r3, [r7, #12]
}
 800249c:	4618      	mov	r0, r3
 800249e:	3718      	adds	r7, #24
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	200a0000 	.word	0x200a0000
 80024a8:	00000400 	.word	0x00000400
 80024ac:	20000b34 	.word	0x20000b34
 80024b0:	20000d28 	.word	0x20000d28

080024b4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80024b8:	4b06      	ldr	r3, [pc, #24]	@ (80024d4 <SystemInit+0x20>)
 80024ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024be:	4a05      	ldr	r2, [pc, #20]	@ (80024d4 <SystemInit+0x20>)
 80024c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80024c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80024c8:	bf00      	nop
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr
 80024d2:	bf00      	nop
 80024d4:	e000ed00 	.word	0xe000ed00

080024d8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80024d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002510 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80024dc:	f7ff ffea 	bl	80024b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024e0:	480c      	ldr	r0, [pc, #48]	@ (8002514 <LoopForever+0x6>)
  ldr r1, =_edata
 80024e2:	490d      	ldr	r1, [pc, #52]	@ (8002518 <LoopForever+0xa>)
  ldr r2, =_sidata
 80024e4:	4a0d      	ldr	r2, [pc, #52]	@ (800251c <LoopForever+0xe>)
  movs r3, #0
 80024e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024e8:	e002      	b.n	80024f0 <LoopCopyDataInit>

080024ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024ee:	3304      	adds	r3, #4

080024f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024f4:	d3f9      	bcc.n	80024ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002520 <LoopForever+0x12>)
  ldr r4, =_ebss
 80024f8:	4c0a      	ldr	r4, [pc, #40]	@ (8002524 <LoopForever+0x16>)
  movs r3, #0
 80024fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024fc:	e001      	b.n	8002502 <LoopFillZerobss>

080024fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002500:	3204      	adds	r2, #4

08002502 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002502:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002504:	d3fb      	bcc.n	80024fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002506:	f007 f89d 	bl	8009644 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800250a:	f7ff f8b1 	bl	8001670 <main>

0800250e <LoopForever>:

LoopForever:
    b LoopForever
 800250e:	e7fe      	b.n	800250e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002510:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002514:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002518:	2000027c 	.word	0x2000027c
  ldr r2, =_sidata
 800251c:	0800d980 	.word	0x0800d980
  ldr r2, =_sbss
 8002520:	2000027c 	.word	0x2000027c
  ldr r4, =_ebss
 8002524:	20000d28 	.word	0x20000d28

08002528 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002528:	e7fe      	b.n	8002528 <ADC1_IRQHandler>
	...

0800252c <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 8002532:	2300      	movs	r3, #0
 8002534:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8002536:	2300      	movs	r3, #0
 8002538:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 800253a:	4b1a      	ldr	r3, [pc, #104]	@ (80025a4 <BSP_ACCELERO_Init+0x78>)
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	4798      	blx	r3
 8002540:	4603      	mov	r3, r0
 8002542:	2b6a      	cmp	r3, #106	@ 0x6a
 8002544:	d002      	beq.n	800254c <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	73fb      	strb	r3, [r7, #15]
 800254a:	e025      	b.n	8002598 <BSP_ACCELERO_Init+0x6c>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 800254c:	4b16      	ldr	r3, [pc, #88]	@ (80025a8 <BSP_ACCELERO_Init+0x7c>)
 800254e:	4a15      	ldr	r2, [pc, #84]	@ (80025a4 <BSP_ACCELERO_Init+0x78>)
 8002550:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 8002552:	2330      	movs	r3, #48	@ 0x30
 8002554:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 8002556:	2300      	movs	r3, #0
 8002558:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 800255a:	2300      	movs	r3, #0
 800255c:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 800255e:	2340      	movs	r3, #64	@ 0x40
 8002560:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 8002562:	2300      	movs	r3, #0
 8002564:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 8002566:	2300      	movs	r3, #0
 8002568:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 800256a:	797a      	ldrb	r2, [r7, #5]
 800256c:	7abb      	ldrb	r3, [r7, #10]
 800256e:	4313      	orrs	r3, r2
 8002570:	b2db      	uxtb	r3, r3
 8002572:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8002574:	7a3b      	ldrb	r3, [r7, #8]
 8002576:	f043 0304 	orr.w	r3, r3, #4
 800257a:	b2db      	uxtb	r3, r3
 800257c:	b21b      	sxth	r3, r3
 800257e:	021b      	lsls	r3, r3, #8
 8002580:	b21a      	sxth	r2, r3
 8002582:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002586:	4313      	orrs	r3, r2
 8002588:	b21b      	sxth	r3, r3
 800258a:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 800258c:	4b06      	ldr	r3, [pc, #24]	@ (80025a8 <BSP_ACCELERO_Init+0x7c>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	89ba      	ldrh	r2, [r7, #12]
 8002594:	4610      	mov	r0, r2
 8002596:	4798      	blx	r3
  }  

  return ret;
 8002598:	7bfb      	ldrb	r3, [r7, #15]
}
 800259a:	4618      	mov	r0, r3
 800259c:	3710      	adds	r7, #16
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	20000044 	.word	0x20000044
 80025a8:	20000b38 	.word	0x20000b38

080025ac <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 80025b4:	4b08      	ldr	r3, [pc, #32]	@ (80025d8 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d009      	beq.n	80025d0 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 80025bc:	4b06      	ldr	r3, [pc, #24]	@ (80025d8 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d004      	beq.n	80025d0 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 80025c6:	4b04      	ldr	r3, [pc, #16]	@ (80025d8 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025cc:	6878      	ldr	r0, [r7, #4]
 80025ce:	4798      	blx	r3
    }
  }
}
 80025d0:	bf00      	nop
 80025d2:	3708      	adds	r7, #8
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	20000b38 	.word	0x20000b38

080025dc <BSP_GYRO_Init>:
/**
  * @brief  Initialize Gyroscope.
  * @retval GYRO_OK or GYRO_ERROR
  */
uint8_t BSP_GYRO_Init(void)
{  
 80025dc:	b580      	push	{r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 80025e6:	2300      	movs	r3, #0
 80025e8:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslGyroDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 80025ea:	4b1c      	ldr	r3, [pc, #112]	@ (800265c <BSP_GYRO_Init+0x80>)
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	4798      	blx	r3
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b6a      	cmp	r3, #106	@ 0x6a
 80025f4:	d002      	beq.n	80025fc <BSP_GYRO_Init+0x20>
  {
    ret = GYRO_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	73fb      	strb	r3, [r7, #15]
 80025fa:	e029      	b.n	8002650 <BSP_GYRO_Init+0x74>
  }
  else
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &Lsm6dslGyroDrv;
 80025fc:	4b18      	ldr	r3, [pc, #96]	@ (8002660 <BSP_GYRO_Init+0x84>)
 80025fe:	4a17      	ldr	r2, [pc, #92]	@ (800265c <BSP_GYRO_Init+0x80>)
 8002600:	601a      	str	r2, [r3, #0]

    /* Configure Mems : data rate, power mode, full scale and axes */
    LSM6DSL_InitStructure.Power_Mode = 0;
 8002602:	2300      	movs	r3, #0
 8002604:	713b      	strb	r3, [r7, #4]
    LSM6DSL_InitStructure.Output_DataRate = LSM6DSL_ODR_52Hz;
 8002606:	2330      	movs	r3, #48	@ 0x30
 8002608:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 800260a:	2300      	movs	r3, #0
 800260c:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.Band_Width = 0;
 800260e:	2300      	movs	r3, #0
 8002610:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8002612:	2340      	movs	r3, #64	@ 0x40
 8002614:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.Endianness = 0;
 8002616:	2300      	movs	r3, #0
 8002618:	727b      	strb	r3, [r7, #9]
    LSM6DSL_InitStructure.Full_Scale = LSM6DSL_GYRO_FS_2000; 
 800261a:	230c      	movs	r3, #12
 800261c:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, full scale  */
    ctrl = (LSM6DSL_InitStructure.Full_Scale | LSM6DSL_InitStructure.Output_DataRate);
 800261e:	7aba      	ldrb	r2, [r7, #10]
 8002620:	797b      	ldrb	r3, [r7, #5]
 8002622:	4313      	orrs	r3, r2
 8002624:	b2db      	uxtb	r3, r3
 8002626:	81bb      	strh	r3, [r7, #12]

    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8002628:	7a3b      	ldrb	r3, [r7, #8]
 800262a:	f043 0304 	orr.w	r3, r3, #4
 800262e:	b2db      	uxtb	r3, r3
 8002630:	b21b      	sxth	r3, r3
 8002632:	021b      	lsls	r3, r3, #8
 8002634:	b21a      	sxth	r2, r3
 8002636:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800263a:	4313      	orrs	r3, r2
 800263c:	b21b      	sxth	r3, r3
 800263e:	81bb      	strh	r3, [r7, #12]

    /* Initialize component */
    GyroscopeDrv->Init(ctrl);
 8002640:	4b07      	ldr	r3, [pc, #28]	@ (8002660 <BSP_GYRO_Init+0x84>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	89ba      	ldrh	r2, [r7, #12]
 8002648:	4610      	mov	r0, r2
 800264a:	4798      	blx	r3
    
    ret = GYRO_OK;
 800264c:	2300      	movs	r3, #0
 800264e:	73fb      	strb	r3, [r7, #15]
  }
  
  return ret;
 8002650:	7bfb      	ldrb	r3, [r7, #15]
}
 8002652:	4618      	mov	r0, r3
 8002654:	3710      	adds	r7, #16
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	20000078 	.word	0x20000078
 8002660:	20000b3c 	.word	0x20000b3c

08002664 <BSP_GYRO_GetXYZ>:
/**
  * @brief  Get XYZ angular acceleration from the Gyroscope.
  * @param  pfData: pointer on floating array         
  */
void BSP_GYRO_GetXYZ(float* pfData)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  if(GyroscopeDrv != NULL)
 800266c:	4b08      	ldr	r3, [pc, #32]	@ (8002690 <BSP_GYRO_GetXYZ+0x2c>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d009      	beq.n	8002688 <BSP_GYRO_GetXYZ+0x24>
  {
    if(GyroscopeDrv->GetXYZ!= NULL)
 8002674:	4b06      	ldr	r3, [pc, #24]	@ (8002690 <BSP_GYRO_GetXYZ+0x2c>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800267a:	2b00      	cmp	r3, #0
 800267c:	d004      	beq.n	8002688 <BSP_GYRO_GetXYZ+0x24>
    {
      GyroscopeDrv->GetXYZ(pfData);
 800267e:	4b04      	ldr	r3, [pc, #16]	@ (8002690 <BSP_GYRO_GetXYZ+0x2c>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	4798      	blx	r3
    }
  }
}
 8002688:	bf00      	nop
 800268a:	3708      	adds	r7, #8
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	20000b3c 	.word	0x20000b3c

08002694 <BSP_MAGNETO_Init>:
/**
 * @brief Initialize a magnetometer sensor
 * @retval COMPONENT_ERROR in case of failure
 */
MAGNETO_StatusTypeDef BSP_MAGNETO_Init(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
  MAGNETO_StatusTypeDef ret = MAGNETO_OK;
 800269a:	2300      	movs	r3, #0
 800269c:	71fb      	strb	r3, [r7, #7]
  MAGNETO_InitTypeDef LIS3MDL_InitStructureMag;

  if(Lis3mdlMagDrv.ReadID() != I_AM_LIS3MDL)
 800269e:	4b11      	ldr	r3, [pc, #68]	@ (80026e4 <BSP_MAGNETO_Init+0x50>)
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	4798      	blx	r3
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b3d      	cmp	r3, #61	@ 0x3d
 80026a8:	d002      	beq.n	80026b0 <BSP_MAGNETO_Init+0x1c>
  {
    ret = MAGNETO_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	71fb      	strb	r3, [r7, #7]
 80026ae:	e013      	b.n	80026d8 <BSP_MAGNETO_Init+0x44>
  }
  else
  {
    /* Initialize the MAGNETO magnetometer driver structure */
    MagnetoDrv = &Lis3mdlMagDrv;
 80026b0:	4b0d      	ldr	r3, [pc, #52]	@ (80026e8 <BSP_MAGNETO_Init+0x54>)
 80026b2:	4a0c      	ldr	r2, [pc, #48]	@ (80026e4 <BSP_MAGNETO_Init+0x50>)
 80026b4:	601a      	str	r2, [r3, #0]
    
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the MAGNETO magnetometer structure */
    LIS3MDL_InitStructureMag.Register1 = LIS3MDL_MAG_TEMPSENSOR_DISABLE | LIS3MDL_MAG_OM_XY_HIGH | LIS3MDL_MAG_ODR_40_HZ;
 80026b6:	2358      	movs	r3, #88	@ 0x58
 80026b8:	703b      	strb	r3, [r7, #0]
    LIS3MDL_InitStructureMag.Register2 = LIS3MDL_MAG_FS_4_GA | LIS3MDL_MAG_REBOOT_DEFAULT | LIS3MDL_MAG_SOFT_RESET_DEFAULT;
 80026ba:	2300      	movs	r3, #0
 80026bc:	707b      	strb	r3, [r7, #1]
    LIS3MDL_InitStructureMag.Register3 = LIS3MDL_MAG_CONFIG_NORMAL_MODE | LIS3MDL_MAG_CONTINUOUS_MODE;
 80026be:	2300      	movs	r3, #0
 80026c0:	70bb      	strb	r3, [r7, #2]
    LIS3MDL_InitStructureMag.Register4 = LIS3MDL_MAG_OM_Z_HIGH | LIS3MDL_MAG_BLE_LSB;
 80026c2:	2308      	movs	r3, #8
 80026c4:	70fb      	strb	r3, [r7, #3]
    LIS3MDL_InitStructureMag.Register5 = LIS3MDL_MAG_BDU_MSBLSB;
 80026c6:	2340      	movs	r3, #64	@ 0x40
 80026c8:	713b      	strb	r3, [r7, #4]
    /* Configure the MAGNETO magnetometer main parameters */
    MagnetoDrv->Init(LIS3MDL_InitStructureMag);
 80026ca:	4b07      	ldr	r3, [pc, #28]	@ (80026e8 <BSP_MAGNETO_Init+0x54>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	463a      	mov	r2, r7
 80026d2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80026d6:	4798      	blx	r3
  } 

  return ret;  
 80026d8:	79fb      	ldrb	r3, [r7, #7]
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3708      	adds	r7, #8
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	20000010 	.word	0x20000010
 80026e8:	20000b40 	.word	0x20000b40

080026ec <BSP_MAGNETO_GetXYZ>:
  * @brief  Get XYZ magnetometer values.
  * @param  pDataXYZ Pointer on 3 magnetometer values table with
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis 
  */
void BSP_MAGNETO_GetXYZ(int16_t *pDataXYZ)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  if(MagnetoDrv != NULL)
 80026f4:	4b08      	ldr	r3, [pc, #32]	@ (8002718 <BSP_MAGNETO_GetXYZ+0x2c>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d009      	beq.n	8002710 <BSP_MAGNETO_GetXYZ+0x24>
  {
    if(MagnetoDrv->GetXYZ != NULL)
 80026fc:	4b06      	ldr	r3, [pc, #24]	@ (8002718 <BSP_MAGNETO_GetXYZ+0x2c>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002702:	2b00      	cmp	r3, #0
 8002704:	d004      	beq.n	8002710 <BSP_MAGNETO_GetXYZ+0x24>
    {   
      MagnetoDrv->GetXYZ(pDataXYZ);
 8002706:	4b04      	ldr	r3, [pc, #16]	@ (8002718 <BSP_MAGNETO_GetXYZ+0x2c>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	4798      	blx	r3
    }
  }
}
 8002710:	bf00      	nop
 8002712:	3708      	adds	r7, #8
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}
 8002718:	20000b40 	.word	0x20000b40

0800271c <BSP_LED_On>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b082      	sub	sp, #8
 8002720:	af00      	add	r7, sp, #0
 8002722:	4603      	mov	r3, r0
 8002724:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN [Led], GPIO_PIN_SET);
 8002726:	79fb      	ldrb	r3, [r7, #7]
 8002728:	4a06      	ldr	r2, [pc, #24]	@ (8002744 <BSP_LED_On+0x28>)
 800272a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800272e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002732:	2201      	movs	r2, #1
 8002734:	4618      	mov	r0, r3
 8002736:	f000 ff65 	bl	8003604 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 800273a:	2300      	movs	r3, #0
}
 800273c:	4618      	mov	r0, r3
 800273e:	3708      	adds	r7, #8
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	20000004 	.word	0x20000004

08002748 <BSP_LED_Toggle>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	4603      	mov	r3, r0
 8002750:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8002752:	79fb      	ldrb	r3, [r7, #7]
 8002754:	4a06      	ldr	r2, [pc, #24]	@ (8002770 <BSP_LED_Toggle+0x28>)
 8002756:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800275a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800275e:	4611      	mov	r1, r2
 8002760:	4618      	mov	r0, r3
 8002762:	f000 ff67 	bl	8003634 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 8002766:	2300      	movs	r3, #0
}
 8002768:	4618      	mov	r0, r3
 800276a:	3708      	adds	r7, #8
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}
 8002770:	20000004 	.word	0x20000004

08002774 <LIS3MDL_MagInit>:
  * @brief  Set LIS3MDL Magnetometer Initialization.
  * @param  LIS3MDL_InitStruct: pointer to a LIS3MDL_MagInitTypeDef structure 
  *         that contains the configuration setting for the LIS3MDL.
  */
void LIS3MDL_MagInit(MAGNETO_InitTypeDef LIS3MDL_InitStruct)
{  
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
 800277a:	463b      	mov	r3, r7
 800277c:	e883 0003 	stmia.w	r3, {r0, r1}
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG1, LIS3MDL_InitStruct.Register1);
 8002780:	783b      	ldrb	r3, [r7, #0]
 8002782:	461a      	mov	r2, r3
 8002784:	2120      	movs	r1, #32
 8002786:	203c      	movs	r0, #60	@ 0x3c
 8002788:	f7ff fbd6 	bl	8001f38 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2, LIS3MDL_InitStruct.Register2);
 800278c:	787b      	ldrb	r3, [r7, #1]
 800278e:	461a      	mov	r2, r3
 8002790:	2121      	movs	r1, #33	@ 0x21
 8002792:	203c      	movs	r0, #60	@ 0x3c
 8002794:	f7ff fbd0 	bl	8001f38 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, LIS3MDL_InitStruct.Register3);
 8002798:	78bb      	ldrb	r3, [r7, #2]
 800279a:	461a      	mov	r2, r3
 800279c:	2122      	movs	r1, #34	@ 0x22
 800279e:	203c      	movs	r0, #60	@ 0x3c
 80027a0:	f7ff fbca 	bl	8001f38 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG4, LIS3MDL_InitStruct.Register4);
 80027a4:	78fb      	ldrb	r3, [r7, #3]
 80027a6:	461a      	mov	r2, r3
 80027a8:	2123      	movs	r1, #35	@ 0x23
 80027aa:	203c      	movs	r0, #60	@ 0x3c
 80027ac:	f7ff fbc4 	bl	8001f38 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG5, LIS3MDL_InitStruct.Register5);
 80027b0:	793b      	ldrb	r3, [r7, #4]
 80027b2:	461a      	mov	r2, r3
 80027b4:	2124      	movs	r1, #36	@ 0x24
 80027b6:	203c      	movs	r0, #60	@ 0x3c
 80027b8:	f7ff fbbe 	bl	8001f38 <SENSOR_IO_Write>
}
 80027bc:	bf00      	nop
 80027be:	3708      	adds	r7, #8
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}

080027c4 <LIS3MDL_MagDeInit>:

/**
  * @brief  LIS3MDL Magnetometer De-initialization.
  */
void LIS3MDL_MagDeInit(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b082      	sub	sp, #8
 80027c8:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 80027ca:	2300      	movs	r3, #0
 80027cc:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 80027ce:	2122      	movs	r1, #34	@ 0x22
 80027d0:	203c      	movs	r0, #60	@ 0x3c
 80027d2:	f7ff fbcf 	bl	8001f74 <SENSOR_IO_Read>
 80027d6:	4603      	mov	r3, r0
 80027d8:	71fb      	strb	r3, [r7, #7]

  /* Clear Selection Mode bits */
  ctrl &= ~(LIS3MDL_MAG_SELECTION_MODE);
 80027da:	79fb      	ldrb	r3, [r7, #7]
 80027dc:	f023 0303 	bic.w	r3, r3, #3
 80027e0:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LIS3MDL_MAG_POWERDOWN2_MODE;
 80027e2:	79fb      	ldrb	r3, [r7, #7]
 80027e4:	f043 0303 	orr.w	r3, r3, #3
 80027e8:	71fb      	strb	r3, [r7, #7]
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 80027ea:	79fb      	ldrb	r3, [r7, #7]
 80027ec:	461a      	mov	r2, r3
 80027ee:	2122      	movs	r1, #34	@ 0x22
 80027f0:	203c      	movs	r0, #60	@ 0x3c
 80027f2:	f7ff fba1 	bl	8001f38 <SENSOR_IO_Write>
}
 80027f6:	bf00      	nop
 80027f8:	3708      	adds	r7, #8
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}

080027fe <LIS3MDL_MagReadID>:
/**
  * @brief  Read LIS3MDL ID.
  * @retval ID 
  */
uint8_t LIS3MDL_MagReadID(void)
{
 80027fe:	b580      	push	{r7, lr}
 8002800:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 8002802:	f7ff fb91 	bl	8001f28 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_WHO_AM_I_REG));
 8002806:	210f      	movs	r1, #15
 8002808:	203c      	movs	r0, #60	@ 0x3c
 800280a:	f7ff fbb3 	bl	8001f74 <SENSOR_IO_Read>
 800280e:	4603      	mov	r3, r0
}
 8002810:	4618      	mov	r0, r3
 8002812:	bd80      	pop	{r7, pc}

08002814 <LIS3MDL_MagLowPower>:
/**
  * @brief  Set/Unset Magnetometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LIS3MDL_MagLowPower(uint16_t status)
{  
 8002814:	b580      	push	{r7, lr}
 8002816:	b084      	sub	sp, #16
 8002818:	af00      	add	r7, sp, #0
 800281a:	4603      	mov	r3, r0
 800281c:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0;
 800281e:	2300      	movs	r3, #0
 8002820:	73fb      	strb	r3, [r7, #15]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 8002822:	2122      	movs	r1, #34	@ 0x22
 8002824:	203c      	movs	r0, #60	@ 0x3c
 8002826:	f7ff fba5 	bl	8001f74 <SENSOR_IO_Read>
 800282a:	4603      	mov	r3, r0
 800282c:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x20);
 800282e:	7bfb      	ldrb	r3, [r7, #15]
 8002830:	f023 0320 	bic.w	r3, r3, #32
 8002834:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8002836:	88fb      	ldrh	r3, [r7, #6]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d003      	beq.n	8002844 <LIS3MDL_MagLowPower+0x30>
  {
    ctrl |= LIS3MDL_MAG_CONFIG_LOWPOWER_MODE;
 800283c:	7bfb      	ldrb	r3, [r7, #15]
 800283e:	f043 0320 	orr.w	r3, r3, #32
 8002842:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LIS3MDL_MAG_CONFIG_NORMAL_MODE;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 8002844:	7bfb      	ldrb	r3, [r7, #15]
 8002846:	461a      	mov	r2, r3
 8002848:	2122      	movs	r1, #34	@ 0x22
 800284a:	203c      	movs	r0, #60	@ 0x3c
 800284c:	f7ff fb74 	bl	8001f38 <SENSOR_IO_Write>
}
 8002850:	bf00      	nop
 8002852:	3710      	adds	r7, #16
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}

08002858 <LIS3MDL_MagReadXYZ>:
/**
  * @brief  Read X, Y & Z Magnetometer values 
  * @param  pData: Data out pointer
  */
void LIS3MDL_MagReadXYZ(int16_t* pData)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b088      	sub	sp, #32
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlm= 0;
 8002860:	2300      	movs	r3, #0
 8002862:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8002864:	2300      	movs	r3, #0
 8002866:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8002868:	f04f 0300 	mov.w	r3, #0
 800286c:	61bb      	str	r3, [r7, #24]
  
  /* Read the magnetometer control register content */
  ctrlm = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2);
 800286e:	2121      	movs	r1, #33	@ 0x21
 8002870:	203c      	movs	r0, #60	@ 0x3c
 8002872:	f7ff fb7f 	bl	8001f74 <SENSOR_IO_Read>
 8002876:	4603      	mov	r3, r0
 8002878:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LIS3MDL_MAG_I2C_ADDRESS_HIGH, (LIS3MDL_MAG_OUTX_L | 0x80), buffer, 6);
 800287a:	f107 0208 	add.w	r2, r7, #8
 800287e:	2306      	movs	r3, #6
 8002880:	21a8      	movs	r1, #168	@ 0xa8
 8002882:	203c      	movs	r0, #60	@ 0x3c
 8002884:	f7ff fb98 	bl	8001fb8 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8002888:	2300      	movs	r3, #0
 800288a:	77fb      	strb	r3, [r7, #31]
 800288c:	e01a      	b.n	80028c4 <LIS3MDL_MagReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 800288e:	7ffb      	ldrb	r3, [r7, #31]
 8002890:	005b      	lsls	r3, r3, #1
 8002892:	3301      	adds	r3, #1
 8002894:	3320      	adds	r3, #32
 8002896:	443b      	add	r3, r7
 8002898:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800289c:	021b      	lsls	r3, r3, #8
 800289e:	b29b      	uxth	r3, r3
 80028a0:	7ffa      	ldrb	r2, [r7, #31]
 80028a2:	0052      	lsls	r2, r2, #1
 80028a4:	3220      	adds	r2, #32
 80028a6:	443a      	add	r2, r7
 80028a8:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 80028ac:	4413      	add	r3, r2
 80028ae:	b29a      	uxth	r2, r3
 80028b0:	7ffb      	ldrb	r3, [r7, #31]
 80028b2:	b212      	sxth	r2, r2
 80028b4:	005b      	lsls	r3, r3, #1
 80028b6:	3320      	adds	r3, #32
 80028b8:	443b      	add	r3, r7
 80028ba:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 80028be:	7ffb      	ldrb	r3, [r7, #31]
 80028c0:	3301      	adds	r3, #1
 80028c2:	77fb      	strb	r3, [r7, #31]
 80028c4:	7ffb      	ldrb	r3, [r7, #31]
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d9e1      	bls.n	800288e <LIS3MDL_MagReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL_REG2 */
  switch(ctrlm & 0x60)
 80028ca:	7dfb      	ldrb	r3, [r7, #23]
 80028cc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80028d0:	2b60      	cmp	r3, #96	@ 0x60
 80028d2:	d013      	beq.n	80028fc <LIS3MDL_MagReadXYZ+0xa4>
 80028d4:	2b60      	cmp	r3, #96	@ 0x60
 80028d6:	dc14      	bgt.n	8002902 <LIS3MDL_MagReadXYZ+0xaa>
 80028d8:	2b40      	cmp	r3, #64	@ 0x40
 80028da:	d00c      	beq.n	80028f6 <LIS3MDL_MagReadXYZ+0x9e>
 80028dc:	2b40      	cmp	r3, #64	@ 0x40
 80028de:	dc10      	bgt.n	8002902 <LIS3MDL_MagReadXYZ+0xaa>
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d002      	beq.n	80028ea <LIS3MDL_MagReadXYZ+0x92>
 80028e4:	2b20      	cmp	r3, #32
 80028e6:	d003      	beq.n	80028f0 <LIS3MDL_MagReadXYZ+0x98>
 80028e8:	e00b      	b.n	8002902 <LIS3MDL_MagReadXYZ+0xaa>
  {
  case LIS3MDL_MAG_FS_4_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_4GA;
 80028ea:	4b19      	ldr	r3, [pc, #100]	@ (8002950 <LIS3MDL_MagReadXYZ+0xf8>)
 80028ec:	61bb      	str	r3, [r7, #24]
    break;
 80028ee:	e008      	b.n	8002902 <LIS3MDL_MagReadXYZ+0xaa>
  case LIS3MDL_MAG_FS_8_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_8GA;
 80028f0:	4b18      	ldr	r3, [pc, #96]	@ (8002954 <LIS3MDL_MagReadXYZ+0xfc>)
 80028f2:	61bb      	str	r3, [r7, #24]
    break;
 80028f4:	e005      	b.n	8002902 <LIS3MDL_MagReadXYZ+0xaa>
  case LIS3MDL_MAG_FS_12_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_12GA;
 80028f6:	4b18      	ldr	r3, [pc, #96]	@ (8002958 <LIS3MDL_MagReadXYZ+0x100>)
 80028f8:	61bb      	str	r3, [r7, #24]
    break;
 80028fa:	e002      	b.n	8002902 <LIS3MDL_MagReadXYZ+0xaa>
  case LIS3MDL_MAG_FS_16_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_16GA;
 80028fc:	4b17      	ldr	r3, [pc, #92]	@ (800295c <LIS3MDL_MagReadXYZ+0x104>)
 80028fe:	61bb      	str	r3, [r7, #24]
    break;    
 8002900:	bf00      	nop
  }
  
  /* Obtain the mGauss value for the three axis */
  for(i=0; i<3; i++)
 8002902:	2300      	movs	r3, #0
 8002904:	77fb      	strb	r3, [r7, #31]
 8002906:	e01a      	b.n	800293e <LIS3MDL_MagReadXYZ+0xe6>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8002908:	7ffb      	ldrb	r3, [r7, #31]
 800290a:	005b      	lsls	r3, r3, #1
 800290c:	3320      	adds	r3, #32
 800290e:	443b      	add	r3, r7
 8002910:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8002914:	ee07 3a90 	vmov	s15, r3
 8002918:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800291c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002920:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002924:	7ffb      	ldrb	r3, [r7, #31]
 8002926:	005b      	lsls	r3, r3, #1
 8002928:	687a      	ldr	r2, [r7, #4]
 800292a:	4413      	add	r3, r2
 800292c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002930:	ee17 2a90 	vmov	r2, s15
 8002934:	b212      	sxth	r2, r2
 8002936:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8002938:	7ffb      	ldrb	r3, [r7, #31]
 800293a:	3301      	adds	r3, #1
 800293c:	77fb      	strb	r3, [r7, #31]
 800293e:	7ffb      	ldrb	r3, [r7, #31]
 8002940:	2b02      	cmp	r3, #2
 8002942:	d9e1      	bls.n	8002908 <LIS3MDL_MagReadXYZ+0xb0>
  }
}
 8002944:	bf00      	nop
 8002946:	bf00      	nop
 8002948:	3720      	adds	r7, #32
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	3e0f5c29 	.word	0x3e0f5c29
 8002954:	3e947ae1 	.word	0x3e947ae1
 8002958:	3edc28f6 	.word	0x3edc28f6
 800295c:	3f147ae1 	.word	0x3f147ae1

08002960 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8002960:	b580      	push	{r7, lr}
 8002962:	b084      	sub	sp, #16
 8002964:	af00      	add	r7, sp, #0
 8002966:	4603      	mov	r3, r0
 8002968:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800296a:	2300      	movs	r3, #0
 800296c:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800296e:	2110      	movs	r1, #16
 8002970:	20d4      	movs	r0, #212	@ 0xd4
 8002972:	f7ff faff 	bl	8001f74 <SENSOR_IO_Read>
 8002976:	4603      	mov	r3, r0
 8002978:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 800297a:	88fb      	ldrh	r3, [r7, #6]
 800297c:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 800297e:	7bbb      	ldrb	r3, [r7, #14]
 8002980:	f003 0303 	and.w	r3, r3, #3
 8002984:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8002986:	7bba      	ldrb	r2, [r7, #14]
 8002988:	7bfb      	ldrb	r3, [r7, #15]
 800298a:	4313      	orrs	r3, r2
 800298c:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 800298e:	7bbb      	ldrb	r3, [r7, #14]
 8002990:	461a      	mov	r2, r3
 8002992:	2110      	movs	r1, #16
 8002994:	20d4      	movs	r0, #212	@ 0xd4
 8002996:	f7ff facf 	bl	8001f38 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 800299a:	2112      	movs	r1, #18
 800299c:	20d4      	movs	r0, #212	@ 0xd4
 800299e:	f7ff fae9 	bl	8001f74 <SENSOR_IO_Read>
 80029a2:	4603      	mov	r3, r0
 80029a4:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 80029a6:	88fb      	ldrh	r3, [r7, #6]
 80029a8:	0a1b      	lsrs	r3, r3, #8
 80029aa:	b29b      	uxth	r3, r3
 80029ac:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 80029ae:	7bbb      	ldrb	r3, [r7, #14]
 80029b0:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 80029b4:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 80029b6:	7bba      	ldrb	r2, [r7, #14]
 80029b8:	7bfb      	ldrb	r3, [r7, #15]
 80029ba:	4313      	orrs	r3, r2
 80029bc:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 80029be:	7bbb      	ldrb	r3, [r7, #14]
 80029c0:	461a      	mov	r2, r3
 80029c2:	2112      	movs	r1, #18
 80029c4:	20d4      	movs	r0, #212	@ 0xd4
 80029c6:	f7ff fab7 	bl	8001f38 <SENSOR_IO_Write>
}
 80029ca:	bf00      	nop
 80029cc:	3710      	adds	r7, #16
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}

080029d2 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 80029d2:	b580      	push	{r7, lr}
 80029d4:	b082      	sub	sp, #8
 80029d6:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 80029d8:	2300      	movs	r3, #0
 80029da:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80029dc:	2110      	movs	r1, #16
 80029de:	20d4      	movs	r0, #212	@ 0xd4
 80029e0:	f7ff fac8 	bl	8001f74 <SENSOR_IO_Read>
 80029e4:	4603      	mov	r3, r0
 80029e6:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 80029e8:	79fb      	ldrb	r3, [r7, #7]
 80029ea:	f003 030f 	and.w	r3, r3, #15
 80029ee:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 80029f0:	79fb      	ldrb	r3, [r7, #7]
 80029f2:	461a      	mov	r2, r3
 80029f4:	2110      	movs	r1, #16
 80029f6:	20d4      	movs	r0, #212	@ 0xd4
 80029f8:	f7ff fa9e 	bl	8001f38 <SENSOR_IO_Write>
}
 80029fc:	bf00      	nop
 80029fe:	3708      	adds	r7, #8
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}

08002a04 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8002a04:	b580      	push	{r7, lr}
 8002a06:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8002a08:	f7ff fa8e 	bl	8001f28 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 8002a0c:	210f      	movs	r1, #15
 8002a0e:	20d4      	movs	r0, #212	@ 0xd4
 8002a10:	f7ff fab0 	bl	8001f74 <SENSOR_IO_Read>
 8002a14:	4603      	mov	r3, r0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	bd80      	pop	{r7, pc}

08002a1a <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8002a1a:	b580      	push	{r7, lr}
 8002a1c:	b084      	sub	sp, #16
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	4603      	mov	r3, r0
 8002a22:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002a24:	2300      	movs	r3, #0
 8002a26:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8002a28:	2115      	movs	r1, #21
 8002a2a:	20d4      	movs	r0, #212	@ 0xd4
 8002a2c:	f7ff faa2 	bl	8001f74 <SENSOR_IO_Read>
 8002a30:	4603      	mov	r3, r0
 8002a32:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8002a34:	7bfb      	ldrb	r3, [r7, #15]
 8002a36:	f023 0310 	bic.w	r3, r3, #16
 8002a3a:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8002a3c:	88fb      	ldrh	r3, [r7, #6]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d003      	beq.n	8002a4a <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8002a42:	7bfb      	ldrb	r3, [r7, #15]
 8002a44:	f043 0310 	orr.w	r3, r3, #16
 8002a48:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8002a4a:	7bfb      	ldrb	r3, [r7, #15]
 8002a4c:	461a      	mov	r2, r3
 8002a4e:	2115      	movs	r1, #21
 8002a50:	20d4      	movs	r0, #212	@ 0xd4
 8002a52:	f7ff fa71 	bl	8001f38 <SENSOR_IO_Write>
}
 8002a56:	bf00      	nop
 8002a58:	3710      	adds	r7, #16
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
	...

08002a60 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b088      	sub	sp, #32
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8002a70:	f04f 0300 	mov.w	r3, #0
 8002a74:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8002a76:	2110      	movs	r1, #16
 8002a78:	20d4      	movs	r0, #212	@ 0xd4
 8002a7a:	f7ff fa7b 	bl	8001f74 <SENSOR_IO_Read>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8002a82:	f107 0208 	add.w	r2, r7, #8
 8002a86:	2306      	movs	r3, #6
 8002a88:	2128      	movs	r1, #40	@ 0x28
 8002a8a:	20d4      	movs	r0, #212	@ 0xd4
 8002a8c:	f7ff fa94 	bl	8001fb8 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8002a90:	2300      	movs	r3, #0
 8002a92:	77fb      	strb	r3, [r7, #31]
 8002a94:	e01a      	b.n	8002acc <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8002a96:	7ffb      	ldrb	r3, [r7, #31]
 8002a98:	005b      	lsls	r3, r3, #1
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	3320      	adds	r3, #32
 8002a9e:	443b      	add	r3, r7
 8002aa0:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8002aa4:	021b      	lsls	r3, r3, #8
 8002aa6:	b29b      	uxth	r3, r3
 8002aa8:	7ffa      	ldrb	r2, [r7, #31]
 8002aaa:	0052      	lsls	r2, r2, #1
 8002aac:	3220      	adds	r2, #32
 8002aae:	443a      	add	r2, r7
 8002ab0:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8002ab4:	4413      	add	r3, r2
 8002ab6:	b29a      	uxth	r2, r3
 8002ab8:	7ffb      	ldrb	r3, [r7, #31]
 8002aba:	b212      	sxth	r2, r2
 8002abc:	005b      	lsls	r3, r3, #1
 8002abe:	3320      	adds	r3, #32
 8002ac0:	443b      	add	r3, r7
 8002ac2:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8002ac6:	7ffb      	ldrb	r3, [r7, #31]
 8002ac8:	3301      	adds	r3, #1
 8002aca:	77fb      	strb	r3, [r7, #31]
 8002acc:	7ffb      	ldrb	r3, [r7, #31]
 8002ace:	2b02      	cmp	r3, #2
 8002ad0:	d9e1      	bls.n	8002a96 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8002ad2:	7dfb      	ldrb	r3, [r7, #23]
 8002ad4:	f003 030c 	and.w	r3, r3, #12
 8002ad8:	2b0c      	cmp	r3, #12
 8002ada:	d829      	bhi.n	8002b30 <LSM6DSL_AccReadXYZ+0xd0>
 8002adc:	a201      	add	r2, pc, #4	@ (adr r2, 8002ae4 <LSM6DSL_AccReadXYZ+0x84>)
 8002ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ae2:	bf00      	nop
 8002ae4:	08002b19 	.word	0x08002b19
 8002ae8:	08002b31 	.word	0x08002b31
 8002aec:	08002b31 	.word	0x08002b31
 8002af0:	08002b31 	.word	0x08002b31
 8002af4:	08002b2b 	.word	0x08002b2b
 8002af8:	08002b31 	.word	0x08002b31
 8002afc:	08002b31 	.word	0x08002b31
 8002b00:	08002b31 	.word	0x08002b31
 8002b04:	08002b1f 	.word	0x08002b1f
 8002b08:	08002b31 	.word	0x08002b31
 8002b0c:	08002b31 	.word	0x08002b31
 8002b10:	08002b31 	.word	0x08002b31
 8002b14:	08002b25 	.word	0x08002b25
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8002b18:	4b18      	ldr	r3, [pc, #96]	@ (8002b7c <LSM6DSL_AccReadXYZ+0x11c>)
 8002b1a:	61bb      	str	r3, [r7, #24]
    break;
 8002b1c:	e008      	b.n	8002b30 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 8002b1e:	4b18      	ldr	r3, [pc, #96]	@ (8002b80 <LSM6DSL_AccReadXYZ+0x120>)
 8002b20:	61bb      	str	r3, [r7, #24]
    break;
 8002b22:	e005      	b.n	8002b30 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8002b24:	4b17      	ldr	r3, [pc, #92]	@ (8002b84 <LSM6DSL_AccReadXYZ+0x124>)
 8002b26:	61bb      	str	r3, [r7, #24]
    break;
 8002b28:	e002      	b.n	8002b30 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 8002b2a:	4b17      	ldr	r3, [pc, #92]	@ (8002b88 <LSM6DSL_AccReadXYZ+0x128>)
 8002b2c:	61bb      	str	r3, [r7, #24]
    break;    
 8002b2e:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8002b30:	2300      	movs	r3, #0
 8002b32:	77fb      	strb	r3, [r7, #31]
 8002b34:	e01a      	b.n	8002b6c <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8002b36:	7ffb      	ldrb	r3, [r7, #31]
 8002b38:	005b      	lsls	r3, r3, #1
 8002b3a:	3320      	adds	r3, #32
 8002b3c:	443b      	add	r3, r7
 8002b3e:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8002b42:	ee07 3a90 	vmov	s15, r3
 8002b46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b4a:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b52:	7ffb      	ldrb	r3, [r7, #31]
 8002b54:	005b      	lsls	r3, r3, #1
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	4413      	add	r3, r2
 8002b5a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b5e:	ee17 2a90 	vmov	r2, s15
 8002b62:	b212      	sxth	r2, r2
 8002b64:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8002b66:	7ffb      	ldrb	r3, [r7, #31]
 8002b68:	3301      	adds	r3, #1
 8002b6a:	77fb      	strb	r3, [r7, #31]
 8002b6c:	7ffb      	ldrb	r3, [r7, #31]
 8002b6e:	2b02      	cmp	r3, #2
 8002b70:	d9e1      	bls.n	8002b36 <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 8002b72:	bf00      	nop
 8002b74:	bf00      	nop
 8002b76:	3720      	adds	r7, #32
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	3d79db23 	.word	0x3d79db23
 8002b80:	3df9db23 	.word	0x3df9db23
 8002b84:	3e79db23 	.word	0x3e79db23
 8002b88:	3ef9db23 	.word	0x3ef9db23

08002b8c <LSM6DSL_GyroInit>:
  * @brief  Set LSM6DSL Gyroscope Initialization.
  * @param  InitStruct: pointer to a LSM6DSL_InitTypeDef structure 
  *         that contains the configuration setting for the LSM6DSL.
  */
void LSM6DSL_GyroInit(uint16_t InitStruct)
{  
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b084      	sub	sp, #16
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	4603      	mov	r3, r0
 8002b94:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002b96:	2300      	movs	r3, #0
 8002b98:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL2_G */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8002b9a:	2111      	movs	r1, #17
 8002b9c:	20d4      	movs	r0, #212	@ 0xd4
 8002b9e:	f7ff f9e9 	bl	8001f74 <SENSOR_IO_Read>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	73bb      	strb	r3, [r7, #14]

  /* Write value to GYRO MEMS CTRL2_G register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8002ba6:	88fb      	ldrh	r3, [r7, #6]
 8002ba8:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8002baa:	7bbb      	ldrb	r3, [r7, #14]
 8002bac:	f003 0303 	and.w	r3, r3, #3
 8002bb0:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8002bb2:	7bba      	ldrb	r2, [r7, #14]
 8002bb4:	7bfb      	ldrb	r3, [r7, #15]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, tmp);
 8002bba:	7bbb      	ldrb	r3, [r7, #14]
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	2111      	movs	r1, #17
 8002bc0:	20d4      	movs	r0, #212	@ 0xd4
 8002bc2:	f7ff f9b9 	bl	8001f38 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8002bc6:	2112      	movs	r1, #18
 8002bc8:	20d4      	movs	r0, #212	@ 0xd4
 8002bca:	f7ff f9d3 	bl	8001f74 <SENSOR_IO_Read>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	73bb      	strb	r3, [r7, #14]

  /* Write value to GYRO MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8002bd2:	88fb      	ldrh	r3, [r7, #6]
 8002bd4:	0a1b      	lsrs	r3, r3, #8
 8002bd6:	b29b      	uxth	r3, r3
 8002bd8:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8002bda:	7bbb      	ldrb	r3, [r7, #14]
 8002bdc:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 8002be0:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8002be2:	7bba      	ldrb	r2, [r7, #14]
 8002be4:	7bfb      	ldrb	r3, [r7, #15]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8002bea:	7bbb      	ldrb	r3, [r7, #14]
 8002bec:	461a      	mov	r2, r3
 8002bee:	2112      	movs	r1, #18
 8002bf0:	20d4      	movs	r0, #212	@ 0xd4
 8002bf2:	f7ff f9a1 	bl	8001f38 <SENSOR_IO_Write>
}
 8002bf6:	bf00      	nop
 8002bf8:	3710      	adds	r7, #16
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}

08002bfe <LSM6DSL_GyroDeInit>:

/**
  * @brief LSM6DSL Gyroscope De-initialization
  */
void LSM6DSL_GyroDeInit(void)
{
 8002bfe:	b580      	push	{r7, lr}
 8002c00:	b082      	sub	sp, #8
 8002c02:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8002c04:	2300      	movs	r3, #0
 8002c06:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8002c08:	2111      	movs	r1, #17
 8002c0a:	20d4      	movs	r0, #212	@ 0xd4
 8002c0c:	f7ff f9b2 	bl	8001f74 <SENSOR_IO_Read>
 8002c10:	4603      	mov	r3, r0
 8002c12:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8002c14:	79fb      	ldrb	r3, [r7, #7]
 8002c16:	f003 030f 	and.w	r3, r3, #15
 8002c1a:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, ctrl);
 8002c1c:	79fb      	ldrb	r3, [r7, #7]
 8002c1e:	461a      	mov	r2, r3
 8002c20:	2111      	movs	r1, #17
 8002c22:	20d4      	movs	r0, #212	@ 0xd4
 8002c24:	f7ff f988 	bl	8001f38 <SENSOR_IO_Write>
}
 8002c28:	bf00      	nop
 8002c2a:	3708      	adds	r7, #8
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}

08002c30 <LSM6DSL_GyroReadID>:
/**
  * @brief  Read ID address of LSM6DSL
  * @retval ID 
  */
uint8_t LSM6DSL_GyroReadID(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 8002c34:	f7ff f978 	bl	8001f28 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG);
 8002c38:	210f      	movs	r1, #15
 8002c3a:	20d4      	movs	r0, #212	@ 0xd4
 8002c3c:	f7ff f99a 	bl	8001f74 <SENSOR_IO_Read>
 8002c40:	4603      	mov	r3, r0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	bd80      	pop	{r7, pc}

08002c46 <LSM6DSL_GyroLowPower>:
/**
  * @brief Set/Unset LSM6DSL Gyroscope in low power mode
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled 
  */
void LSM6DSL_GyroLowPower(uint16_t status)
{  
 8002c46:	b580      	push	{r7, lr}
 8002c48:	b084      	sub	sp, #16
 8002c4a:	af00      	add	r7, sp, #0
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002c50:	2300      	movs	r3, #0
 8002c52:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL7_G value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G);
 8002c54:	2116      	movs	r1, #22
 8002c56:	20d4      	movs	r0, #212	@ 0xd4
 8002c58:	f7ff f98c 	bl	8001f74 <SENSOR_IO_Read>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x80);
 8002c60:	7bfb      	ldrb	r3, [r7, #15]
 8002c62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c66:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8002c68:	88fb      	ldrh	r3, [r7, #6]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d003      	beq.n	8002c76 <LSM6DSL_GyroLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_ENABLED;
 8002c6e:	7bfb      	ldrb	r3, [r7, #15]
 8002c70:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002c74:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G, ctrl);
 8002c76:	7bfb      	ldrb	r3, [r7, #15]
 8002c78:	461a      	mov	r2, r3
 8002c7a:	2116      	movs	r1, #22
 8002c7c:	20d4      	movs	r0, #212	@ 0xd4
 8002c7e:	f7ff f95b 	bl	8001f38 <SENSOR_IO_Write>
}
 8002c82:	bf00      	nop
 8002c84:	3710      	adds	r7, #16
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
	...

08002c8c <LSM6DSL_GyroReadXYZAngRate>:
/**
* @brief  Calculate the LSM6DSL angular data.
* @param  pfData: Data out pointer
*/
void LSM6DSL_GyroReadXYZAngRate(float *pfData)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b088      	sub	sp, #32
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlg= 0;
 8002c94:	2300      	movs	r3, #0
 8002c96:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8002c9c:	f04f 0300 	mov.w	r3, #0
 8002ca0:	61bb      	str	r3, [r7, #24]
  
  /* Read the gyro control register content */
  ctrlg = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8002ca2:	2111      	movs	r1, #17
 8002ca4:	20d4      	movs	r0, #212	@ 0xd4
 8002ca6:	f7ff f965 	bl	8001f74 <SENSOR_IO_Read>
 8002caa:	4603      	mov	r3, r0
 8002cac:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_G, buffer, 6);
 8002cae:	f107 0208 	add.w	r2, r7, #8
 8002cb2:	2306      	movs	r3, #6
 8002cb4:	2122      	movs	r1, #34	@ 0x22
 8002cb6:	20d4      	movs	r0, #212	@ 0xd4
 8002cb8:	f7ff f97e 	bl	8001fb8 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	77fb      	strb	r3, [r7, #31]
 8002cc0:	e01a      	b.n	8002cf8 <LSM6DSL_GyroReadXYZAngRate+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8002cc2:	7ffb      	ldrb	r3, [r7, #31]
 8002cc4:	005b      	lsls	r3, r3, #1
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	3320      	adds	r3, #32
 8002cca:	443b      	add	r3, r7
 8002ccc:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8002cd0:	021b      	lsls	r3, r3, #8
 8002cd2:	b29b      	uxth	r3, r3
 8002cd4:	7ffa      	ldrb	r2, [r7, #31]
 8002cd6:	0052      	lsls	r2, r2, #1
 8002cd8:	3220      	adds	r2, #32
 8002cda:	443a      	add	r2, r7
 8002cdc:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8002ce0:	4413      	add	r3, r2
 8002ce2:	b29a      	uxth	r2, r3
 8002ce4:	7ffb      	ldrb	r3, [r7, #31]
 8002ce6:	b212      	sxth	r2, r2
 8002ce8:	005b      	lsls	r3, r3, #1
 8002cea:	3320      	adds	r3, #32
 8002cec:	443b      	add	r3, r7
 8002cee:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8002cf2:	7ffb      	ldrb	r3, [r7, #31]
 8002cf4:	3301      	adds	r3, #1
 8002cf6:	77fb      	strb	r3, [r7, #31]
 8002cf8:	7ffb      	ldrb	r3, [r7, #31]
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d9e1      	bls.n	8002cc2 <LSM6DSL_GyroReadXYZAngRate+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL2_G */
  switch(ctrlg & 0x0C)
 8002cfe:	7dfb      	ldrb	r3, [r7, #23]
 8002d00:	f003 030c 	and.w	r3, r3, #12
 8002d04:	2b0c      	cmp	r3, #12
 8002d06:	d829      	bhi.n	8002d5c <LSM6DSL_GyroReadXYZAngRate+0xd0>
 8002d08:	a201      	add	r2, pc, #4	@ (adr r2, 8002d10 <LSM6DSL_GyroReadXYZAngRate+0x84>)
 8002d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d0e:	bf00      	nop
 8002d10:	08002d45 	.word	0x08002d45
 8002d14:	08002d5d 	.word	0x08002d5d
 8002d18:	08002d5d 	.word	0x08002d5d
 8002d1c:	08002d5d 	.word	0x08002d5d
 8002d20:	08002d4b 	.word	0x08002d4b
 8002d24:	08002d5d 	.word	0x08002d5d
 8002d28:	08002d5d 	.word	0x08002d5d
 8002d2c:	08002d5d 	.word	0x08002d5d
 8002d30:	08002d51 	.word	0x08002d51
 8002d34:	08002d5d 	.word	0x08002d5d
 8002d38:	08002d5d 	.word	0x08002d5d
 8002d3c:	08002d5d 	.word	0x08002d5d
 8002d40:	08002d57 	.word	0x08002d57
  {
  case LSM6DSL_GYRO_FS_245:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_245DPS;
 8002d44:	4b16      	ldr	r3, [pc, #88]	@ (8002da0 <LSM6DSL_GyroReadXYZAngRate+0x114>)
 8002d46:	61bb      	str	r3, [r7, #24]
    break;
 8002d48:	e008      	b.n	8002d5c <LSM6DSL_GyroReadXYZAngRate+0xd0>
  case LSM6DSL_GYRO_FS_500:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_500DPS;
 8002d4a:	4b16      	ldr	r3, [pc, #88]	@ (8002da4 <LSM6DSL_GyroReadXYZAngRate+0x118>)
 8002d4c:	61bb      	str	r3, [r7, #24]
    break;
 8002d4e:	e005      	b.n	8002d5c <LSM6DSL_GyroReadXYZAngRate+0xd0>
  case LSM6DSL_GYRO_FS_1000:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_1000DPS;
 8002d50:	4b15      	ldr	r3, [pc, #84]	@ (8002da8 <LSM6DSL_GyroReadXYZAngRate+0x11c>)
 8002d52:	61bb      	str	r3, [r7, #24]
    break;
 8002d54:	e002      	b.n	8002d5c <LSM6DSL_GyroReadXYZAngRate+0xd0>
  case LSM6DSL_GYRO_FS_2000:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_2000DPS;
 8002d56:	4b15      	ldr	r3, [pc, #84]	@ (8002dac <LSM6DSL_GyroReadXYZAngRate+0x120>)
 8002d58:	61bb      	str	r3, [r7, #24]
    break;    
 8002d5a:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	77fb      	strb	r3, [r7, #31]
 8002d60:	e016      	b.n	8002d90 <LSM6DSL_GyroReadXYZAngRate+0x104>
  {
    pfData[i]=( float )(pnRawData[i] * sensitivity);
 8002d62:	7ffb      	ldrb	r3, [r7, #31]
 8002d64:	005b      	lsls	r3, r3, #1
 8002d66:	3320      	adds	r3, #32
 8002d68:	443b      	add	r3, r7
 8002d6a:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8002d6e:	ee07 3a90 	vmov	s15, r3
 8002d72:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d76:	7ffb      	ldrb	r3, [r7, #31]
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	4413      	add	r3, r2
 8002d7e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002d82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d86:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 8002d8a:	7ffb      	ldrb	r3, [r7, #31]
 8002d8c:	3301      	adds	r3, #1
 8002d8e:	77fb      	strb	r3, [r7, #31]
 8002d90:	7ffb      	ldrb	r3, [r7, #31]
 8002d92:	2b02      	cmp	r3, #2
 8002d94:	d9e5      	bls.n	8002d62 <LSM6DSL_GyroReadXYZAngRate+0xd6>
  }
}
 8002d96:	bf00      	nop
 8002d98:	bf00      	nop
 8002d9a:	3720      	adds	r7, #32
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	410c0000 	.word	0x410c0000
 8002da4:	418c0000 	.word	0x418c0000
 8002da8:	420c0000 	.word	0x420c0000
 8002dac:	428c0000 	.word	0x428c0000

08002db0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002db6:	2300      	movs	r3, #0
 8002db8:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002dba:	2003      	movs	r0, #3
 8002dbc:	f000 f960 	bl	8003080 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002dc0:	2000      	movs	r0, #0
 8002dc2:	f000 f80d 	bl	8002de0 <HAL_InitTick>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d002      	beq.n	8002dd2 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	71fb      	strb	r3, [r7, #7]
 8002dd0:	e001      	b.n	8002dd6 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002dd2:	f7ff f913 	bl	8001ffc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002dd6:	79fb      	ldrb	r3, [r7, #7]
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3708      	adds	r7, #8
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}

08002de0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002de8:	2300      	movs	r3, #0
 8002dea:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002dec:	4b17      	ldr	r3, [pc, #92]	@ (8002e4c <HAL_InitTick+0x6c>)
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d023      	beq.n	8002e3c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002df4:	4b16      	ldr	r3, [pc, #88]	@ (8002e50 <HAL_InitTick+0x70>)
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	4b14      	ldr	r3, [pc, #80]	@ (8002e4c <HAL_InitTick+0x6c>)
 8002dfa:	781b      	ldrb	r3, [r3, #0]
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e02:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f000 f96d 	bl	80030ea <HAL_SYSTICK_Config>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d10f      	bne.n	8002e36 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2b0f      	cmp	r3, #15
 8002e1a:	d809      	bhi.n	8002e30 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	6879      	ldr	r1, [r7, #4]
 8002e20:	f04f 30ff 	mov.w	r0, #4294967295
 8002e24:	f000 f937 	bl	8003096 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002e28:	4a0a      	ldr	r2, [pc, #40]	@ (8002e54 <HAL_InitTick+0x74>)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6013      	str	r3, [r2, #0]
 8002e2e:	e007      	b.n	8002e40 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	73fb      	strb	r3, [r7, #15]
 8002e34:	e004      	b.n	8002e40 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	73fb      	strb	r3, [r7, #15]
 8002e3a:	e001      	b.n	8002e40 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002e40:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3710      	adds	r7, #16
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	200000b0 	.word	0x200000b0
 8002e50:	20000000 	.word	0x20000000
 8002e54:	200000ac 	.word	0x200000ac

08002e58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002e5c:	4b06      	ldr	r3, [pc, #24]	@ (8002e78 <HAL_IncTick+0x20>)
 8002e5e:	781b      	ldrb	r3, [r3, #0]
 8002e60:	461a      	mov	r2, r3
 8002e62:	4b06      	ldr	r3, [pc, #24]	@ (8002e7c <HAL_IncTick+0x24>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4413      	add	r3, r2
 8002e68:	4a04      	ldr	r2, [pc, #16]	@ (8002e7c <HAL_IncTick+0x24>)
 8002e6a:	6013      	str	r3, [r2, #0]
}
 8002e6c:	bf00      	nop
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop
 8002e78:	200000b0 	.word	0x200000b0
 8002e7c:	20000bd8 	.word	0x20000bd8

08002e80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e80:	b480      	push	{r7}
 8002e82:	af00      	add	r7, sp, #0
  return uwTick;
 8002e84:	4b03      	ldr	r3, [pc, #12]	@ (8002e94 <HAL_GetTick+0x14>)
 8002e86:	681b      	ldr	r3, [r3, #0]
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e90:	4770      	bx	lr
 8002e92:	bf00      	nop
 8002e94:	20000bd8 	.word	0x20000bd8

08002e98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b084      	sub	sp, #16
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ea0:	f7ff ffee 	bl	8002e80 <HAL_GetTick>
 8002ea4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eb0:	d005      	beq.n	8002ebe <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002eb2:	4b0a      	ldr	r3, [pc, #40]	@ (8002edc <HAL_Delay+0x44>)
 8002eb4:	781b      	ldrb	r3, [r3, #0]
 8002eb6:	461a      	mov	r2, r3
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	4413      	add	r3, r2
 8002ebc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ebe:	bf00      	nop
 8002ec0:	f7ff ffde 	bl	8002e80 <HAL_GetTick>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	68fa      	ldr	r2, [r7, #12]
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d8f7      	bhi.n	8002ec0 <HAL_Delay+0x28>
  {
  }
}
 8002ed0:	bf00      	nop
 8002ed2:	bf00      	nop
 8002ed4:	3710      	adds	r7, #16
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	200000b0 	.word	0x200000b0

08002ee0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b085      	sub	sp, #20
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	f003 0307 	and.w	r3, r3, #7
 8002eee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ef0:	4b0c      	ldr	r3, [pc, #48]	@ (8002f24 <__NVIC_SetPriorityGrouping+0x44>)
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ef6:	68ba      	ldr	r2, [r7, #8]
 8002ef8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002efc:	4013      	ands	r3, r2
 8002efe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f12:	4a04      	ldr	r2, [pc, #16]	@ (8002f24 <__NVIC_SetPriorityGrouping+0x44>)
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	60d3      	str	r3, [r2, #12]
}
 8002f18:	bf00      	nop
 8002f1a:	3714      	adds	r7, #20
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr
 8002f24:	e000ed00 	.word	0xe000ed00

08002f28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f2c:	4b04      	ldr	r3, [pc, #16]	@ (8002f40 <__NVIC_GetPriorityGrouping+0x18>)
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	0a1b      	lsrs	r3, r3, #8
 8002f32:	f003 0307 	and.w	r3, r3, #7
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr
 8002f40:	e000ed00 	.word	0xe000ed00

08002f44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	db0b      	blt.n	8002f6e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f56:	79fb      	ldrb	r3, [r7, #7]
 8002f58:	f003 021f 	and.w	r2, r3, #31
 8002f5c:	4907      	ldr	r1, [pc, #28]	@ (8002f7c <__NVIC_EnableIRQ+0x38>)
 8002f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f62:	095b      	lsrs	r3, r3, #5
 8002f64:	2001      	movs	r0, #1
 8002f66:	fa00 f202 	lsl.w	r2, r0, r2
 8002f6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f6e:	bf00      	nop
 8002f70:	370c      	adds	r7, #12
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	e000e100 	.word	0xe000e100

08002f80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	4603      	mov	r3, r0
 8002f88:	6039      	str	r1, [r7, #0]
 8002f8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	db0a      	blt.n	8002faa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	b2da      	uxtb	r2, r3
 8002f98:	490c      	ldr	r1, [pc, #48]	@ (8002fcc <__NVIC_SetPriority+0x4c>)
 8002f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f9e:	0112      	lsls	r2, r2, #4
 8002fa0:	b2d2      	uxtb	r2, r2
 8002fa2:	440b      	add	r3, r1
 8002fa4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fa8:	e00a      	b.n	8002fc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	b2da      	uxtb	r2, r3
 8002fae:	4908      	ldr	r1, [pc, #32]	@ (8002fd0 <__NVIC_SetPriority+0x50>)
 8002fb0:	79fb      	ldrb	r3, [r7, #7]
 8002fb2:	f003 030f 	and.w	r3, r3, #15
 8002fb6:	3b04      	subs	r3, #4
 8002fb8:	0112      	lsls	r2, r2, #4
 8002fba:	b2d2      	uxtb	r2, r2
 8002fbc:	440b      	add	r3, r1
 8002fbe:	761a      	strb	r2, [r3, #24]
}
 8002fc0:	bf00      	nop
 8002fc2:	370c      	adds	r7, #12
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr
 8002fcc:	e000e100 	.word	0xe000e100
 8002fd0:	e000ed00 	.word	0xe000ed00

08002fd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b089      	sub	sp, #36	@ 0x24
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	60f8      	str	r0, [r7, #12]
 8002fdc:	60b9      	str	r1, [r7, #8]
 8002fde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f003 0307 	and.w	r3, r3, #7
 8002fe6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	f1c3 0307 	rsb	r3, r3, #7
 8002fee:	2b04      	cmp	r3, #4
 8002ff0:	bf28      	it	cs
 8002ff2:	2304      	movcs	r3, #4
 8002ff4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	3304      	adds	r3, #4
 8002ffa:	2b06      	cmp	r3, #6
 8002ffc:	d902      	bls.n	8003004 <NVIC_EncodePriority+0x30>
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	3b03      	subs	r3, #3
 8003002:	e000      	b.n	8003006 <NVIC_EncodePriority+0x32>
 8003004:	2300      	movs	r3, #0
 8003006:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003008:	f04f 32ff 	mov.w	r2, #4294967295
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	fa02 f303 	lsl.w	r3, r2, r3
 8003012:	43da      	mvns	r2, r3
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	401a      	ands	r2, r3
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800301c:	f04f 31ff 	mov.w	r1, #4294967295
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	fa01 f303 	lsl.w	r3, r1, r3
 8003026:	43d9      	mvns	r1, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800302c:	4313      	orrs	r3, r2
         );
}
 800302e:	4618      	mov	r0, r3
 8003030:	3724      	adds	r7, #36	@ 0x24
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr
	...

0800303c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	3b01      	subs	r3, #1
 8003048:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800304c:	d301      	bcc.n	8003052 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800304e:	2301      	movs	r3, #1
 8003050:	e00f      	b.n	8003072 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003052:	4a0a      	ldr	r2, [pc, #40]	@ (800307c <SysTick_Config+0x40>)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	3b01      	subs	r3, #1
 8003058:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800305a:	210f      	movs	r1, #15
 800305c:	f04f 30ff 	mov.w	r0, #4294967295
 8003060:	f7ff ff8e 	bl	8002f80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003064:	4b05      	ldr	r3, [pc, #20]	@ (800307c <SysTick_Config+0x40>)
 8003066:	2200      	movs	r2, #0
 8003068:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800306a:	4b04      	ldr	r3, [pc, #16]	@ (800307c <SysTick_Config+0x40>)
 800306c:	2207      	movs	r2, #7
 800306e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003070:	2300      	movs	r3, #0
}
 8003072:	4618      	mov	r0, r3
 8003074:	3708      	adds	r7, #8
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	e000e010 	.word	0xe000e010

08003080 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b082      	sub	sp, #8
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003088:	6878      	ldr	r0, [r7, #4]
 800308a:	f7ff ff29 	bl	8002ee0 <__NVIC_SetPriorityGrouping>
}
 800308e:	bf00      	nop
 8003090:	3708      	adds	r7, #8
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}

08003096 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003096:	b580      	push	{r7, lr}
 8003098:	b086      	sub	sp, #24
 800309a:	af00      	add	r7, sp, #0
 800309c:	4603      	mov	r3, r0
 800309e:	60b9      	str	r1, [r7, #8]
 80030a0:	607a      	str	r2, [r7, #4]
 80030a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80030a4:	2300      	movs	r3, #0
 80030a6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80030a8:	f7ff ff3e 	bl	8002f28 <__NVIC_GetPriorityGrouping>
 80030ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	68b9      	ldr	r1, [r7, #8]
 80030b2:	6978      	ldr	r0, [r7, #20]
 80030b4:	f7ff ff8e 	bl	8002fd4 <NVIC_EncodePriority>
 80030b8:	4602      	mov	r2, r0
 80030ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030be:	4611      	mov	r1, r2
 80030c0:	4618      	mov	r0, r3
 80030c2:	f7ff ff5d 	bl	8002f80 <__NVIC_SetPriority>
}
 80030c6:	bf00      	nop
 80030c8:	3718      	adds	r7, #24
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}

080030ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030ce:	b580      	push	{r7, lr}
 80030d0:	b082      	sub	sp, #8
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	4603      	mov	r3, r0
 80030d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030dc:	4618      	mov	r0, r3
 80030de:	f7ff ff31 	bl	8002f44 <__NVIC_EnableIRQ>
}
 80030e2:	bf00      	nop
 80030e4:	3708      	adds	r7, #8
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}

080030ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030ea:	b580      	push	{r7, lr}
 80030ec:	b082      	sub	sp, #8
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f7ff ffa2 	bl	800303c <SysTick_Config>
 80030f8:	4603      	mov	r3, r0
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3708      	adds	r7, #8
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}

08003102 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003102:	b480      	push	{r7}
 8003104:	b083      	sub	sp, #12
 8003106:	af00      	add	r7, sp, #0
 8003108:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d101      	bne.n	8003114 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e04f      	b.n	80031b4 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800311a:	b2db      	uxtb	r3, r3
 800311c:	2b02      	cmp	r3, #2
 800311e:	d008      	beq.n	8003132 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2204      	movs	r2, #4
 8003124:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2200      	movs	r2, #0
 800312a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e040      	b.n	80031b4 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f022 0201 	bic.w	r2, r2, #1
 8003140:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f022 020e 	bic.w	r2, r2, #14
 8003150:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800315c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003160:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003166:	f003 021c 	and.w	r2, r3, #28
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316e:	2101      	movs	r1, #1
 8003170:	fa01 f202 	lsl.w	r2, r1, r2
 8003174:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800317a:	687a      	ldr	r2, [r7, #4]
 800317c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800317e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003184:	2b00      	cmp	r3, #0
 8003186:	d00c      	beq.n	80031a2 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003192:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003196:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80031a0:	605a      	str	r2, [r3, #4]
    }
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2201      	movs	r2, #1
 80031a6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2200      	movs	r2, #0
 80031ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 80031b2:	2300      	movs	r3, #0
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	370c      	adds	r7, #12
 80031b8:	46bd      	mov	sp, r7
 80031ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031be:	4770      	bx	lr

080031c0 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b084      	sub	sp, #16
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031c8:	2300      	movs	r3, #0
 80031ca:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	2b02      	cmp	r3, #2
 80031d6:	d005      	beq.n	80031e4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2204      	movs	r2, #4
 80031dc:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	73fb      	strb	r3, [r7, #15]
 80031e2:	e047      	b.n	8003274 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f022 0201 	bic.w	r2, r2, #1
 80031f2:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f022 020e 	bic.w	r2, r2, #14
 8003202:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800320e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003212:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003218:	f003 021c 	and.w	r2, r3, #28
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003220:	2101      	movs	r1, #1
 8003222:	fa01 f202 	lsl.w	r2, r1, r2
 8003226:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800322c:	687a      	ldr	r2, [r7, #4]
 800322e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003230:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003236:	2b00      	cmp	r3, #0
 8003238:	d00c      	beq.n	8003254 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003244:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003248:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800324e:	687a      	ldr	r2, [r7, #4]
 8003250:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003252:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2201      	movs	r2, #1
 8003258:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2200      	movs	r2, #0
 8003260:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003268:	2b00      	cmp	r3, #0
 800326a:	d003      	beq.n	8003274 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003270:	6878      	ldr	r0, [r7, #4]
 8003272:	4798      	blx	r3
    }
  }
  return status;
 8003274:	7bfb      	ldrb	r3, [r7, #15]
}
 8003276:	4618      	mov	r0, r3
 8003278:	3710      	adds	r7, #16
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
	...

08003280 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b086      	sub	sp, #24
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	0c1b      	lsrs	r3, r3, #16
 800328e:	f003 0301 	and.w	r3, r3, #1
 8003292:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 031f 	and.w	r3, r3, #31
 800329c:	2201      	movs	r2, #1
 800329e:	fa02 f303 	lsl.w	r3, r2, r3
 80032a2:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	015a      	lsls	r2, r3, #5
 80032a8:	4b0c      	ldr	r3, [pc, #48]	@ (80032dc <HAL_EXTI_IRQHandler+0x5c>)
 80032aa:	4413      	add	r3, r2
 80032ac:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	693a      	ldr	r2, [r7, #16]
 80032b4:	4013      	ands	r3, r2
 80032b6:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d009      	beq.n	80032d2 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	693a      	ldr	r2, [r7, #16]
 80032c2:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d002      	beq.n	80032d2 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	4798      	blx	r3
    }
  }
}
 80032d2:	bf00      	nop
 80032d4:	3718      	adds	r7, #24
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	40010414 	.word	0x40010414

080032e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b087      	sub	sp, #28
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80032ea:	2300      	movs	r3, #0
 80032ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032ee:	e166      	b.n	80035be <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	2101      	movs	r1, #1
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	fa01 f303 	lsl.w	r3, r1, r3
 80032fc:	4013      	ands	r3, r2
 80032fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2b00      	cmp	r3, #0
 8003304:	f000 8158 	beq.w	80035b8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	f003 0303 	and.w	r3, r3, #3
 8003310:	2b01      	cmp	r3, #1
 8003312:	d005      	beq.n	8003320 <HAL_GPIO_Init+0x40>
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	f003 0303 	and.w	r3, r3, #3
 800331c:	2b02      	cmp	r3, #2
 800331e:	d130      	bne.n	8003382 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	005b      	lsls	r3, r3, #1
 800332a:	2203      	movs	r2, #3
 800332c:	fa02 f303 	lsl.w	r3, r2, r3
 8003330:	43db      	mvns	r3, r3
 8003332:	693a      	ldr	r2, [r7, #16]
 8003334:	4013      	ands	r3, r2
 8003336:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	68da      	ldr	r2, [r3, #12]
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	005b      	lsls	r3, r3, #1
 8003340:	fa02 f303 	lsl.w	r3, r2, r3
 8003344:	693a      	ldr	r2, [r7, #16]
 8003346:	4313      	orrs	r3, r2
 8003348:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	693a      	ldr	r2, [r7, #16]
 800334e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003356:	2201      	movs	r2, #1
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	fa02 f303 	lsl.w	r3, r2, r3
 800335e:	43db      	mvns	r3, r3
 8003360:	693a      	ldr	r2, [r7, #16]
 8003362:	4013      	ands	r3, r2
 8003364:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	091b      	lsrs	r3, r3, #4
 800336c:	f003 0201 	and.w	r2, r3, #1
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	fa02 f303 	lsl.w	r3, r2, r3
 8003376:	693a      	ldr	r2, [r7, #16]
 8003378:	4313      	orrs	r3, r2
 800337a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	693a      	ldr	r2, [r7, #16]
 8003380:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	f003 0303 	and.w	r3, r3, #3
 800338a:	2b03      	cmp	r3, #3
 800338c:	d017      	beq.n	80033be <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	68db      	ldr	r3, [r3, #12]
 8003392:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	005b      	lsls	r3, r3, #1
 8003398:	2203      	movs	r2, #3
 800339a:	fa02 f303 	lsl.w	r3, r2, r3
 800339e:	43db      	mvns	r3, r3
 80033a0:	693a      	ldr	r2, [r7, #16]
 80033a2:	4013      	ands	r3, r2
 80033a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	689a      	ldr	r2, [r3, #8]
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	005b      	lsls	r3, r3, #1
 80033ae:	fa02 f303 	lsl.w	r3, r2, r3
 80033b2:	693a      	ldr	r2, [r7, #16]
 80033b4:	4313      	orrs	r3, r2
 80033b6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	693a      	ldr	r2, [r7, #16]
 80033bc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	f003 0303 	and.w	r3, r3, #3
 80033c6:	2b02      	cmp	r3, #2
 80033c8:	d123      	bne.n	8003412 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	08da      	lsrs	r2, r3, #3
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	3208      	adds	r2, #8
 80033d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	f003 0307 	and.w	r3, r3, #7
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	220f      	movs	r2, #15
 80033e2:	fa02 f303 	lsl.w	r3, r2, r3
 80033e6:	43db      	mvns	r3, r3
 80033e8:	693a      	ldr	r2, [r7, #16]
 80033ea:	4013      	ands	r3, r2
 80033ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	691a      	ldr	r2, [r3, #16]
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	f003 0307 	and.w	r3, r3, #7
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	fa02 f303 	lsl.w	r3, r2, r3
 80033fe:	693a      	ldr	r2, [r7, #16]
 8003400:	4313      	orrs	r3, r2
 8003402:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	08da      	lsrs	r2, r3, #3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	3208      	adds	r2, #8
 800340c:	6939      	ldr	r1, [r7, #16]
 800340e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	005b      	lsls	r3, r3, #1
 800341c:	2203      	movs	r2, #3
 800341e:	fa02 f303 	lsl.w	r3, r2, r3
 8003422:	43db      	mvns	r3, r3
 8003424:	693a      	ldr	r2, [r7, #16]
 8003426:	4013      	ands	r3, r2
 8003428:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	f003 0203 	and.w	r2, r3, #3
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	005b      	lsls	r3, r3, #1
 8003436:	fa02 f303 	lsl.w	r3, r2, r3
 800343a:	693a      	ldr	r2, [r7, #16]
 800343c:	4313      	orrs	r3, r2
 800343e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	693a      	ldr	r2, [r7, #16]
 8003444:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800344e:	2b00      	cmp	r3, #0
 8003450:	f000 80b2 	beq.w	80035b8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003454:	4b61      	ldr	r3, [pc, #388]	@ (80035dc <HAL_GPIO_Init+0x2fc>)
 8003456:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003458:	4a60      	ldr	r2, [pc, #384]	@ (80035dc <HAL_GPIO_Init+0x2fc>)
 800345a:	f043 0301 	orr.w	r3, r3, #1
 800345e:	6613      	str	r3, [r2, #96]	@ 0x60
 8003460:	4b5e      	ldr	r3, [pc, #376]	@ (80035dc <HAL_GPIO_Init+0x2fc>)
 8003462:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003464:	f003 0301 	and.w	r3, r3, #1
 8003468:	60bb      	str	r3, [r7, #8]
 800346a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800346c:	4a5c      	ldr	r2, [pc, #368]	@ (80035e0 <HAL_GPIO_Init+0x300>)
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	089b      	lsrs	r3, r3, #2
 8003472:	3302      	adds	r3, #2
 8003474:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003478:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	f003 0303 	and.w	r3, r3, #3
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	220f      	movs	r2, #15
 8003484:	fa02 f303 	lsl.w	r3, r2, r3
 8003488:	43db      	mvns	r3, r3
 800348a:	693a      	ldr	r2, [r7, #16]
 800348c:	4013      	ands	r3, r2
 800348e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003496:	d02b      	beq.n	80034f0 <HAL_GPIO_Init+0x210>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	4a52      	ldr	r2, [pc, #328]	@ (80035e4 <HAL_GPIO_Init+0x304>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d025      	beq.n	80034ec <HAL_GPIO_Init+0x20c>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	4a51      	ldr	r2, [pc, #324]	@ (80035e8 <HAL_GPIO_Init+0x308>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d01f      	beq.n	80034e8 <HAL_GPIO_Init+0x208>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	4a50      	ldr	r2, [pc, #320]	@ (80035ec <HAL_GPIO_Init+0x30c>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d019      	beq.n	80034e4 <HAL_GPIO_Init+0x204>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	4a4f      	ldr	r2, [pc, #316]	@ (80035f0 <HAL_GPIO_Init+0x310>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d013      	beq.n	80034e0 <HAL_GPIO_Init+0x200>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	4a4e      	ldr	r2, [pc, #312]	@ (80035f4 <HAL_GPIO_Init+0x314>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d00d      	beq.n	80034dc <HAL_GPIO_Init+0x1fc>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	4a4d      	ldr	r2, [pc, #308]	@ (80035f8 <HAL_GPIO_Init+0x318>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d007      	beq.n	80034d8 <HAL_GPIO_Init+0x1f8>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	4a4c      	ldr	r2, [pc, #304]	@ (80035fc <HAL_GPIO_Init+0x31c>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d101      	bne.n	80034d4 <HAL_GPIO_Init+0x1f4>
 80034d0:	2307      	movs	r3, #7
 80034d2:	e00e      	b.n	80034f2 <HAL_GPIO_Init+0x212>
 80034d4:	2308      	movs	r3, #8
 80034d6:	e00c      	b.n	80034f2 <HAL_GPIO_Init+0x212>
 80034d8:	2306      	movs	r3, #6
 80034da:	e00a      	b.n	80034f2 <HAL_GPIO_Init+0x212>
 80034dc:	2305      	movs	r3, #5
 80034de:	e008      	b.n	80034f2 <HAL_GPIO_Init+0x212>
 80034e0:	2304      	movs	r3, #4
 80034e2:	e006      	b.n	80034f2 <HAL_GPIO_Init+0x212>
 80034e4:	2303      	movs	r3, #3
 80034e6:	e004      	b.n	80034f2 <HAL_GPIO_Init+0x212>
 80034e8:	2302      	movs	r3, #2
 80034ea:	e002      	b.n	80034f2 <HAL_GPIO_Init+0x212>
 80034ec:	2301      	movs	r3, #1
 80034ee:	e000      	b.n	80034f2 <HAL_GPIO_Init+0x212>
 80034f0:	2300      	movs	r3, #0
 80034f2:	697a      	ldr	r2, [r7, #20]
 80034f4:	f002 0203 	and.w	r2, r2, #3
 80034f8:	0092      	lsls	r2, r2, #2
 80034fa:	4093      	lsls	r3, r2
 80034fc:	693a      	ldr	r2, [r7, #16]
 80034fe:	4313      	orrs	r3, r2
 8003500:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003502:	4937      	ldr	r1, [pc, #220]	@ (80035e0 <HAL_GPIO_Init+0x300>)
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	089b      	lsrs	r3, r3, #2
 8003508:	3302      	adds	r3, #2
 800350a:	693a      	ldr	r2, [r7, #16]
 800350c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003510:	4b3b      	ldr	r3, [pc, #236]	@ (8003600 <HAL_GPIO_Init+0x320>)
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	43db      	mvns	r3, r3
 800351a:	693a      	ldr	r2, [r7, #16]
 800351c:	4013      	ands	r3, r2
 800351e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003528:	2b00      	cmp	r3, #0
 800352a:	d003      	beq.n	8003534 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800352c:	693a      	ldr	r2, [r7, #16]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	4313      	orrs	r3, r2
 8003532:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003534:	4a32      	ldr	r2, [pc, #200]	@ (8003600 <HAL_GPIO_Init+0x320>)
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800353a:	4b31      	ldr	r3, [pc, #196]	@ (8003600 <HAL_GPIO_Init+0x320>)
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	43db      	mvns	r3, r3
 8003544:	693a      	ldr	r2, [r7, #16]
 8003546:	4013      	ands	r3, r2
 8003548:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d003      	beq.n	800355e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003556:	693a      	ldr	r2, [r7, #16]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	4313      	orrs	r3, r2
 800355c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800355e:	4a28      	ldr	r2, [pc, #160]	@ (8003600 <HAL_GPIO_Init+0x320>)
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003564:	4b26      	ldr	r3, [pc, #152]	@ (8003600 <HAL_GPIO_Init+0x320>)
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	43db      	mvns	r3, r3
 800356e:	693a      	ldr	r2, [r7, #16]
 8003570:	4013      	ands	r3, r2
 8003572:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800357c:	2b00      	cmp	r3, #0
 800357e:	d003      	beq.n	8003588 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003580:	693a      	ldr	r2, [r7, #16]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	4313      	orrs	r3, r2
 8003586:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003588:	4a1d      	ldr	r2, [pc, #116]	@ (8003600 <HAL_GPIO_Init+0x320>)
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800358e:	4b1c      	ldr	r3, [pc, #112]	@ (8003600 <HAL_GPIO_Init+0x320>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	43db      	mvns	r3, r3
 8003598:	693a      	ldr	r2, [r7, #16]
 800359a:	4013      	ands	r3, r2
 800359c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d003      	beq.n	80035b2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80035aa:	693a      	ldr	r2, [r7, #16]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	4313      	orrs	r3, r2
 80035b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80035b2:	4a13      	ldr	r2, [pc, #76]	@ (8003600 <HAL_GPIO_Init+0x320>)
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80035b8:	697b      	ldr	r3, [r7, #20]
 80035ba:	3301      	adds	r3, #1
 80035bc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	fa22 f303 	lsr.w	r3, r2, r3
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	f47f ae91 	bne.w	80032f0 <HAL_GPIO_Init+0x10>
  }
}
 80035ce:	bf00      	nop
 80035d0:	bf00      	nop
 80035d2:	371c      	adds	r7, #28
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr
 80035dc:	40021000 	.word	0x40021000
 80035e0:	40010000 	.word	0x40010000
 80035e4:	48000400 	.word	0x48000400
 80035e8:	48000800 	.word	0x48000800
 80035ec:	48000c00 	.word	0x48000c00
 80035f0:	48001000 	.word	0x48001000
 80035f4:	48001400 	.word	0x48001400
 80035f8:	48001800 	.word	0x48001800
 80035fc:	48001c00 	.word	0x48001c00
 8003600:	40010400 	.word	0x40010400

08003604 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003604:	b480      	push	{r7}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
 800360c:	460b      	mov	r3, r1
 800360e:	807b      	strh	r3, [r7, #2]
 8003610:	4613      	mov	r3, r2
 8003612:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003614:	787b      	ldrb	r3, [r7, #1]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d003      	beq.n	8003622 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800361a:	887a      	ldrh	r2, [r7, #2]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003620:	e002      	b.n	8003628 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003622:	887a      	ldrh	r2, [r7, #2]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003628:	bf00      	nop
 800362a:	370c      	adds	r7, #12
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr

08003634 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003634:	b480      	push	{r7}
 8003636:	b085      	sub	sp, #20
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	460b      	mov	r3, r1
 800363e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	695b      	ldr	r3, [r3, #20]
 8003644:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003646:	887a      	ldrh	r2, [r7, #2]
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	4013      	ands	r3, r2
 800364c:	041a      	lsls	r2, r3, #16
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	43d9      	mvns	r1, r3
 8003652:	887b      	ldrh	r3, [r7, #2]
 8003654:	400b      	ands	r3, r1
 8003656:	431a      	orrs	r2, r3
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	619a      	str	r2, [r3, #24]
}
 800365c:	bf00      	nop
 800365e:	3714      	adds	r7, #20
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr

08003668 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b082      	sub	sp, #8
 800366c:	af00      	add	r7, sp, #0
 800366e:	4603      	mov	r3, r0
 8003670:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003672:	4b08      	ldr	r3, [pc, #32]	@ (8003694 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003674:	695a      	ldr	r2, [r3, #20]
 8003676:	88fb      	ldrh	r3, [r7, #6]
 8003678:	4013      	ands	r3, r2
 800367a:	2b00      	cmp	r3, #0
 800367c:	d006      	beq.n	800368c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800367e:	4a05      	ldr	r2, [pc, #20]	@ (8003694 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003680:	88fb      	ldrh	r3, [r7, #6]
 8003682:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003684:	88fb      	ldrh	r3, [r7, #6]
 8003686:	4618      	mov	r0, r3
 8003688:	f000 f806 	bl	8003698 <HAL_GPIO_EXTI_Callback>
  }
}
 800368c:	bf00      	nop
 800368e:	3708      	adds	r7, #8
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}
 8003694:	40010400 	.word	0x40010400

08003698 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003698:	b480      	push	{r7}
 800369a:	b083      	sub	sp, #12
 800369c:	af00      	add	r7, sp, #0
 800369e:	4603      	mov	r3, r0
 80036a0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80036a2:	bf00      	nop
 80036a4:	370c      	adds	r7, #12
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr

080036ae <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80036ae:	b580      	push	{r7, lr}
 80036b0:	b082      	sub	sp, #8
 80036b2:	af00      	add	r7, sp, #0
 80036b4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d101      	bne.n	80036c0 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	e08d      	b.n	80037dc <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036c6:	b2db      	uxtb	r3, r3
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d106      	bne.n	80036da <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2200      	movs	r2, #0
 80036d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80036d4:	6878      	ldr	r0, [r7, #4]
 80036d6:	f7fe fcb5 	bl	8002044 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2224      	movs	r2, #36	@ 0x24
 80036de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f022 0201 	bic.w	r2, r2, #1
 80036f0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	685a      	ldr	r2, [r3, #4]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80036fe:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	689a      	ldr	r2, [r3, #8]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800370e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	68db      	ldr	r3, [r3, #12]
 8003714:	2b01      	cmp	r3, #1
 8003716:	d107      	bne.n	8003728 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	689a      	ldr	r2, [r3, #8]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003724:	609a      	str	r2, [r3, #8]
 8003726:	e006      	b.n	8003736 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	689a      	ldr	r2, [r3, #8]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003734:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	68db      	ldr	r3, [r3, #12]
 800373a:	2b02      	cmp	r3, #2
 800373c:	d108      	bne.n	8003750 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	685a      	ldr	r2, [r3, #4]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800374c:	605a      	str	r2, [r3, #4]
 800374e:	e007      	b.n	8003760 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	685a      	ldr	r2, [r3, #4]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800375e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	687a      	ldr	r2, [r7, #4]
 8003768:	6812      	ldr	r2, [r2, #0]
 800376a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800376e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003772:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	68da      	ldr	r2, [r3, #12]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003782:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	691a      	ldr	r2, [r3, #16]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	695b      	ldr	r3, [r3, #20]
 800378c:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	699b      	ldr	r3, [r3, #24]
 8003794:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	430a      	orrs	r2, r1
 800379c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	69d9      	ldr	r1, [r3, #28]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a1a      	ldr	r2, [r3, #32]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	430a      	orrs	r2, r1
 80037ac:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f042 0201 	orr.w	r2, r2, #1
 80037bc:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2200      	movs	r2, #0
 80037c2:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2220      	movs	r2, #32
 80037c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2200      	movs	r2, #0
 80037d0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80037da:	2300      	movs	r3, #0
}
 80037dc:	4618      	mov	r0, r3
 80037de:	3708      	adds	r7, #8
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}

080037e4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b088      	sub	sp, #32
 80037e8:	af02      	add	r7, sp, #8
 80037ea:	60f8      	str	r0, [r7, #12]
 80037ec:	4608      	mov	r0, r1
 80037ee:	4611      	mov	r1, r2
 80037f0:	461a      	mov	r2, r3
 80037f2:	4603      	mov	r3, r0
 80037f4:	817b      	strh	r3, [r7, #10]
 80037f6:	460b      	mov	r3, r1
 80037f8:	813b      	strh	r3, [r7, #8]
 80037fa:	4613      	mov	r3, r2
 80037fc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003804:	b2db      	uxtb	r3, r3
 8003806:	2b20      	cmp	r3, #32
 8003808:	f040 80f9 	bne.w	80039fe <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800380c:	6a3b      	ldr	r3, [r7, #32]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d002      	beq.n	8003818 <HAL_I2C_Mem_Write+0x34>
 8003812:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003814:	2b00      	cmp	r3, #0
 8003816:	d105      	bne.n	8003824 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800381e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e0ed      	b.n	8003a00 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800382a:	2b01      	cmp	r3, #1
 800382c:	d101      	bne.n	8003832 <HAL_I2C_Mem_Write+0x4e>
 800382e:	2302      	movs	r3, #2
 8003830:	e0e6      	b.n	8003a00 <HAL_I2C_Mem_Write+0x21c>
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2201      	movs	r2, #1
 8003836:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800383a:	f7ff fb21 	bl	8002e80 <HAL_GetTick>
 800383e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	9300      	str	r3, [sp, #0]
 8003844:	2319      	movs	r3, #25
 8003846:	2201      	movs	r2, #1
 8003848:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800384c:	68f8      	ldr	r0, [r7, #12]
 800384e:	f000 fac3 	bl	8003dd8 <I2C_WaitOnFlagUntilTimeout>
 8003852:	4603      	mov	r3, r0
 8003854:	2b00      	cmp	r3, #0
 8003856:	d001      	beq.n	800385c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	e0d1      	b.n	8003a00 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2221      	movs	r2, #33	@ 0x21
 8003860:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2240      	movs	r2, #64	@ 0x40
 8003868:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2200      	movs	r2, #0
 8003870:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	6a3a      	ldr	r2, [r7, #32]
 8003876:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800387c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	2200      	movs	r2, #0
 8003882:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003884:	88f8      	ldrh	r0, [r7, #6]
 8003886:	893a      	ldrh	r2, [r7, #8]
 8003888:	8979      	ldrh	r1, [r7, #10]
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	9301      	str	r3, [sp, #4]
 800388e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003890:	9300      	str	r3, [sp, #0]
 8003892:	4603      	mov	r3, r0
 8003894:	68f8      	ldr	r0, [r7, #12]
 8003896:	f000 f9d3 	bl	8003c40 <I2C_RequestMemoryWrite>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d005      	beq.n	80038ac <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2200      	movs	r2, #0
 80038a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e0a9      	b.n	8003a00 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038b0:	b29b      	uxth	r3, r3
 80038b2:	2bff      	cmp	r3, #255	@ 0xff
 80038b4:	d90e      	bls.n	80038d4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	22ff      	movs	r2, #255	@ 0xff
 80038ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038c0:	b2da      	uxtb	r2, r3
 80038c2:	8979      	ldrh	r1, [r7, #10]
 80038c4:	2300      	movs	r3, #0
 80038c6:	9300      	str	r3, [sp, #0]
 80038c8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80038cc:	68f8      	ldr	r0, [r7, #12]
 80038ce:	f000 fc47 	bl	8004160 <I2C_TransferConfig>
 80038d2:	e00f      	b.n	80038f4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038d8:	b29a      	uxth	r2, r3
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038e2:	b2da      	uxtb	r2, r3
 80038e4:	8979      	ldrh	r1, [r7, #10]
 80038e6:	2300      	movs	r3, #0
 80038e8:	9300      	str	r3, [sp, #0]
 80038ea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80038ee:	68f8      	ldr	r0, [r7, #12]
 80038f0:	f000 fc36 	bl	8004160 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038f4:	697a      	ldr	r2, [r7, #20]
 80038f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80038f8:	68f8      	ldr	r0, [r7, #12]
 80038fa:	f000 fac6 	bl	8003e8a <I2C_WaitOnTXISFlagUntilTimeout>
 80038fe:	4603      	mov	r3, r0
 8003900:	2b00      	cmp	r3, #0
 8003902:	d001      	beq.n	8003908 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e07b      	b.n	8003a00 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800390c:	781a      	ldrb	r2, [r3, #0]
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003918:	1c5a      	adds	r2, r3, #1
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003922:	b29b      	uxth	r3, r3
 8003924:	3b01      	subs	r3, #1
 8003926:	b29a      	uxth	r2, r3
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003930:	3b01      	subs	r3, #1
 8003932:	b29a      	uxth	r2, r3
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800393c:	b29b      	uxth	r3, r3
 800393e:	2b00      	cmp	r3, #0
 8003940:	d034      	beq.n	80039ac <HAL_I2C_Mem_Write+0x1c8>
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003946:	2b00      	cmp	r3, #0
 8003948:	d130      	bne.n	80039ac <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	9300      	str	r3, [sp, #0]
 800394e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003950:	2200      	movs	r2, #0
 8003952:	2180      	movs	r1, #128	@ 0x80
 8003954:	68f8      	ldr	r0, [r7, #12]
 8003956:	f000 fa3f 	bl	8003dd8 <I2C_WaitOnFlagUntilTimeout>
 800395a:	4603      	mov	r3, r0
 800395c:	2b00      	cmp	r3, #0
 800395e:	d001      	beq.n	8003964 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	e04d      	b.n	8003a00 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003968:	b29b      	uxth	r3, r3
 800396a:	2bff      	cmp	r3, #255	@ 0xff
 800396c:	d90e      	bls.n	800398c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	22ff      	movs	r2, #255	@ 0xff
 8003972:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003978:	b2da      	uxtb	r2, r3
 800397a:	8979      	ldrh	r1, [r7, #10]
 800397c:	2300      	movs	r3, #0
 800397e:	9300      	str	r3, [sp, #0]
 8003980:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003984:	68f8      	ldr	r0, [r7, #12]
 8003986:	f000 fbeb 	bl	8004160 <I2C_TransferConfig>
 800398a:	e00f      	b.n	80039ac <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003990:	b29a      	uxth	r2, r3
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800399a:	b2da      	uxtb	r2, r3
 800399c:	8979      	ldrh	r1, [r7, #10]
 800399e:	2300      	movs	r3, #0
 80039a0:	9300      	str	r3, [sp, #0]
 80039a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80039a6:	68f8      	ldr	r0, [r7, #12]
 80039a8:	f000 fbda 	bl	8004160 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039b0:	b29b      	uxth	r3, r3
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d19e      	bne.n	80038f4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039b6:	697a      	ldr	r2, [r7, #20]
 80039b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80039ba:	68f8      	ldr	r0, [r7, #12]
 80039bc:	f000 faac 	bl	8003f18 <I2C_WaitOnSTOPFlagUntilTimeout>
 80039c0:	4603      	mov	r3, r0
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d001      	beq.n	80039ca <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e01a      	b.n	8003a00 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	2220      	movs	r2, #32
 80039d0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	6859      	ldr	r1, [r3, #4]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	4b0a      	ldr	r3, [pc, #40]	@ (8003a08 <HAL_I2C_Mem_Write+0x224>)
 80039de:	400b      	ands	r3, r1
 80039e0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2220      	movs	r2, #32
 80039e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2200      	movs	r2, #0
 80039ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2200      	movs	r2, #0
 80039f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80039fa:	2300      	movs	r3, #0
 80039fc:	e000      	b.n	8003a00 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80039fe:	2302      	movs	r3, #2
  }
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3718      	adds	r7, #24
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	fe00e800 	.word	0xfe00e800

08003a0c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b088      	sub	sp, #32
 8003a10:	af02      	add	r7, sp, #8
 8003a12:	60f8      	str	r0, [r7, #12]
 8003a14:	4608      	mov	r0, r1
 8003a16:	4611      	mov	r1, r2
 8003a18:	461a      	mov	r2, r3
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	817b      	strh	r3, [r7, #10]
 8003a1e:	460b      	mov	r3, r1
 8003a20:	813b      	strh	r3, [r7, #8]
 8003a22:	4613      	mov	r3, r2
 8003a24:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	2b20      	cmp	r3, #32
 8003a30:	f040 80fd 	bne.w	8003c2e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a34:	6a3b      	ldr	r3, [r7, #32]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d002      	beq.n	8003a40 <HAL_I2C_Mem_Read+0x34>
 8003a3a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d105      	bne.n	8003a4c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a46:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e0f1      	b.n	8003c30 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d101      	bne.n	8003a5a <HAL_I2C_Mem_Read+0x4e>
 8003a56:	2302      	movs	r3, #2
 8003a58:	e0ea      	b.n	8003c30 <HAL_I2C_Mem_Read+0x224>
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003a62:	f7ff fa0d 	bl	8002e80 <HAL_GetTick>
 8003a66:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	9300      	str	r3, [sp, #0]
 8003a6c:	2319      	movs	r3, #25
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003a74:	68f8      	ldr	r0, [r7, #12]
 8003a76:	f000 f9af 	bl	8003dd8 <I2C_WaitOnFlagUntilTimeout>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d001      	beq.n	8003a84 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e0d5      	b.n	8003c30 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2222      	movs	r2, #34	@ 0x22
 8003a88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2240      	movs	r2, #64	@ 0x40
 8003a90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2200      	movs	r2, #0
 8003a98:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	6a3a      	ldr	r2, [r7, #32]
 8003a9e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003aa4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003aac:	88f8      	ldrh	r0, [r7, #6]
 8003aae:	893a      	ldrh	r2, [r7, #8]
 8003ab0:	8979      	ldrh	r1, [r7, #10]
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	9301      	str	r3, [sp, #4]
 8003ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ab8:	9300      	str	r3, [sp, #0]
 8003aba:	4603      	mov	r3, r0
 8003abc:	68f8      	ldr	r0, [r7, #12]
 8003abe:	f000 f913 	bl	8003ce8 <I2C_RequestMemoryRead>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d005      	beq.n	8003ad4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	2200      	movs	r2, #0
 8003acc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e0ad      	b.n	8003c30 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ad8:	b29b      	uxth	r3, r3
 8003ada:	2bff      	cmp	r3, #255	@ 0xff
 8003adc:	d90e      	bls.n	8003afc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2201      	movs	r2, #1
 8003ae2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ae8:	b2da      	uxtb	r2, r3
 8003aea:	8979      	ldrh	r1, [r7, #10]
 8003aec:	4b52      	ldr	r3, [pc, #328]	@ (8003c38 <HAL_I2C_Mem_Read+0x22c>)
 8003aee:	9300      	str	r3, [sp, #0]
 8003af0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003af4:	68f8      	ldr	r0, [r7, #12]
 8003af6:	f000 fb33 	bl	8004160 <I2C_TransferConfig>
 8003afa:	e00f      	b.n	8003b1c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b00:	b29a      	uxth	r2, r3
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b0a:	b2da      	uxtb	r2, r3
 8003b0c:	8979      	ldrh	r1, [r7, #10]
 8003b0e:	4b4a      	ldr	r3, [pc, #296]	@ (8003c38 <HAL_I2C_Mem_Read+0x22c>)
 8003b10:	9300      	str	r3, [sp, #0]
 8003b12:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b16:	68f8      	ldr	r0, [r7, #12]
 8003b18:	f000 fb22 	bl	8004160 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	9300      	str	r3, [sp, #0]
 8003b20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b22:	2200      	movs	r2, #0
 8003b24:	2104      	movs	r1, #4
 8003b26:	68f8      	ldr	r0, [r7, #12]
 8003b28:	f000 f956 	bl	8003dd8 <I2C_WaitOnFlagUntilTimeout>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d001      	beq.n	8003b36 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e07c      	b.n	8003c30 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b40:	b2d2      	uxtb	r2, r2
 8003b42:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b48:	1c5a      	adds	r2, r3, #1
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b52:	3b01      	subs	r3, #1
 8003b54:	b29a      	uxth	r2, r3
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	3b01      	subs	r3, #1
 8003b62:	b29a      	uxth	r2, r3
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b6c:	b29b      	uxth	r3, r3
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d034      	beq.n	8003bdc <HAL_I2C_Mem_Read+0x1d0>
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d130      	bne.n	8003bdc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	9300      	str	r3, [sp, #0]
 8003b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b80:	2200      	movs	r2, #0
 8003b82:	2180      	movs	r1, #128	@ 0x80
 8003b84:	68f8      	ldr	r0, [r7, #12]
 8003b86:	f000 f927 	bl	8003dd8 <I2C_WaitOnFlagUntilTimeout>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d001      	beq.n	8003b94 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e04d      	b.n	8003c30 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b98:	b29b      	uxth	r3, r3
 8003b9a:	2bff      	cmp	r3, #255	@ 0xff
 8003b9c:	d90e      	bls.n	8003bbc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ba8:	b2da      	uxtb	r2, r3
 8003baa:	8979      	ldrh	r1, [r7, #10]
 8003bac:	2300      	movs	r3, #0
 8003bae:	9300      	str	r3, [sp, #0]
 8003bb0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003bb4:	68f8      	ldr	r0, [r7, #12]
 8003bb6:	f000 fad3 	bl	8004160 <I2C_TransferConfig>
 8003bba:	e00f      	b.n	8003bdc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bc0:	b29a      	uxth	r2, r3
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bca:	b2da      	uxtb	r2, r3
 8003bcc:	8979      	ldrh	r1, [r7, #10]
 8003bce:	2300      	movs	r3, #0
 8003bd0:	9300      	str	r3, [sp, #0]
 8003bd2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003bd6:	68f8      	ldr	r0, [r7, #12]
 8003bd8:	f000 fac2 	bl	8004160 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003be0:	b29b      	uxth	r3, r3
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d19a      	bne.n	8003b1c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003be6:	697a      	ldr	r2, [r7, #20]
 8003be8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003bea:	68f8      	ldr	r0, [r7, #12]
 8003bec:	f000 f994 	bl	8003f18 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d001      	beq.n	8003bfa <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e01a      	b.n	8003c30 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	2220      	movs	r2, #32
 8003c00:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	6859      	ldr	r1, [r3, #4]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003c3c <HAL_I2C_Mem_Read+0x230>)
 8003c0e:	400b      	ands	r3, r1
 8003c10:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2220      	movs	r2, #32
 8003c16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2200      	movs	r2, #0
 8003c26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	e000      	b.n	8003c30 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003c2e:	2302      	movs	r3, #2
  }
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3718      	adds	r7, #24
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	80002400 	.word	0x80002400
 8003c3c:	fe00e800 	.word	0xfe00e800

08003c40 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b086      	sub	sp, #24
 8003c44:	af02      	add	r7, sp, #8
 8003c46:	60f8      	str	r0, [r7, #12]
 8003c48:	4608      	mov	r0, r1
 8003c4a:	4611      	mov	r1, r2
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	4603      	mov	r3, r0
 8003c50:	817b      	strh	r3, [r7, #10]
 8003c52:	460b      	mov	r3, r1
 8003c54:	813b      	strh	r3, [r7, #8]
 8003c56:	4613      	mov	r3, r2
 8003c58:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003c5a:	88fb      	ldrh	r3, [r7, #6]
 8003c5c:	b2da      	uxtb	r2, r3
 8003c5e:	8979      	ldrh	r1, [r7, #10]
 8003c60:	4b20      	ldr	r3, [pc, #128]	@ (8003ce4 <I2C_RequestMemoryWrite+0xa4>)
 8003c62:	9300      	str	r3, [sp, #0]
 8003c64:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003c68:	68f8      	ldr	r0, [r7, #12]
 8003c6a:	f000 fa79 	bl	8004160 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c6e:	69fa      	ldr	r2, [r7, #28]
 8003c70:	69b9      	ldr	r1, [r7, #24]
 8003c72:	68f8      	ldr	r0, [r7, #12]
 8003c74:	f000 f909 	bl	8003e8a <I2C_WaitOnTXISFlagUntilTimeout>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d001      	beq.n	8003c82 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e02c      	b.n	8003cdc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003c82:	88fb      	ldrh	r3, [r7, #6]
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d105      	bne.n	8003c94 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003c88:	893b      	ldrh	r3, [r7, #8]
 8003c8a:	b2da      	uxtb	r2, r3
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	629a      	str	r2, [r3, #40]	@ 0x28
 8003c92:	e015      	b.n	8003cc0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003c94:	893b      	ldrh	r3, [r7, #8]
 8003c96:	0a1b      	lsrs	r3, r3, #8
 8003c98:	b29b      	uxth	r3, r3
 8003c9a:	b2da      	uxtb	r2, r3
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ca2:	69fa      	ldr	r2, [r7, #28]
 8003ca4:	69b9      	ldr	r1, [r7, #24]
 8003ca6:	68f8      	ldr	r0, [r7, #12]
 8003ca8:	f000 f8ef 	bl	8003e8a <I2C_WaitOnTXISFlagUntilTimeout>
 8003cac:	4603      	mov	r3, r0
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d001      	beq.n	8003cb6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e012      	b.n	8003cdc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003cb6:	893b      	ldrh	r3, [r7, #8]
 8003cb8:	b2da      	uxtb	r2, r3
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003cc0:	69fb      	ldr	r3, [r7, #28]
 8003cc2:	9300      	str	r3, [sp, #0]
 8003cc4:	69bb      	ldr	r3, [r7, #24]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	2180      	movs	r1, #128	@ 0x80
 8003cca:	68f8      	ldr	r0, [r7, #12]
 8003ccc:	f000 f884 	bl	8003dd8 <I2C_WaitOnFlagUntilTimeout>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d001      	beq.n	8003cda <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e000      	b.n	8003cdc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003cda:	2300      	movs	r3, #0
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	3710      	adds	r7, #16
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}
 8003ce4:	80002000 	.word	0x80002000

08003ce8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b086      	sub	sp, #24
 8003cec:	af02      	add	r7, sp, #8
 8003cee:	60f8      	str	r0, [r7, #12]
 8003cf0:	4608      	mov	r0, r1
 8003cf2:	4611      	mov	r1, r2
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	817b      	strh	r3, [r7, #10]
 8003cfa:	460b      	mov	r3, r1
 8003cfc:	813b      	strh	r3, [r7, #8]
 8003cfe:	4613      	mov	r3, r2
 8003d00:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003d02:	88fb      	ldrh	r3, [r7, #6]
 8003d04:	b2da      	uxtb	r2, r3
 8003d06:	8979      	ldrh	r1, [r7, #10]
 8003d08:	4b20      	ldr	r3, [pc, #128]	@ (8003d8c <I2C_RequestMemoryRead+0xa4>)
 8003d0a:	9300      	str	r3, [sp, #0]
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	68f8      	ldr	r0, [r7, #12]
 8003d10:	f000 fa26 	bl	8004160 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d14:	69fa      	ldr	r2, [r7, #28]
 8003d16:	69b9      	ldr	r1, [r7, #24]
 8003d18:	68f8      	ldr	r0, [r7, #12]
 8003d1a:	f000 f8b6 	bl	8003e8a <I2C_WaitOnTXISFlagUntilTimeout>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d001      	beq.n	8003d28 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	e02c      	b.n	8003d82 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d28:	88fb      	ldrh	r3, [r7, #6]
 8003d2a:	2b01      	cmp	r3, #1
 8003d2c:	d105      	bne.n	8003d3a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003d2e:	893b      	ldrh	r3, [r7, #8]
 8003d30:	b2da      	uxtb	r2, r3
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	629a      	str	r2, [r3, #40]	@ 0x28
 8003d38:	e015      	b.n	8003d66 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003d3a:	893b      	ldrh	r3, [r7, #8]
 8003d3c:	0a1b      	lsrs	r3, r3, #8
 8003d3e:	b29b      	uxth	r3, r3
 8003d40:	b2da      	uxtb	r2, r3
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d48:	69fa      	ldr	r2, [r7, #28]
 8003d4a:	69b9      	ldr	r1, [r7, #24]
 8003d4c:	68f8      	ldr	r0, [r7, #12]
 8003d4e:	f000 f89c 	bl	8003e8a <I2C_WaitOnTXISFlagUntilTimeout>
 8003d52:	4603      	mov	r3, r0
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d001      	beq.n	8003d5c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e012      	b.n	8003d82 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003d5c:	893b      	ldrh	r3, [r7, #8]
 8003d5e:	b2da      	uxtb	r2, r3
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003d66:	69fb      	ldr	r3, [r7, #28]
 8003d68:	9300      	str	r3, [sp, #0]
 8003d6a:	69bb      	ldr	r3, [r7, #24]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	2140      	movs	r1, #64	@ 0x40
 8003d70:	68f8      	ldr	r0, [r7, #12]
 8003d72:	f000 f831 	bl	8003dd8 <I2C_WaitOnFlagUntilTimeout>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d001      	beq.n	8003d80 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e000      	b.n	8003d82 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003d80:	2300      	movs	r3, #0
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3710      	adds	r7, #16
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	80002000 	.word	0x80002000

08003d90 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003d90:	b480      	push	{r7}
 8003d92:	b083      	sub	sp, #12
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	699b      	ldr	r3, [r3, #24]
 8003d9e:	f003 0302 	and.w	r3, r3, #2
 8003da2:	2b02      	cmp	r3, #2
 8003da4:	d103      	bne.n	8003dae <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	2200      	movs	r2, #0
 8003dac:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	699b      	ldr	r3, [r3, #24]
 8003db4:	f003 0301 	and.w	r3, r3, #1
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d007      	beq.n	8003dcc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	699a      	ldr	r2, [r3, #24]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f042 0201 	orr.w	r2, r2, #1
 8003dca:	619a      	str	r2, [r3, #24]
  }
}
 8003dcc:	bf00      	nop
 8003dce:	370c      	adds	r7, #12
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr

08003dd8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b084      	sub	sp, #16
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	60f8      	str	r0, [r7, #12]
 8003de0:	60b9      	str	r1, [r7, #8]
 8003de2:	603b      	str	r3, [r7, #0]
 8003de4:	4613      	mov	r3, r2
 8003de6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003de8:	e03b      	b.n	8003e62 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003dea:	69ba      	ldr	r2, [r7, #24]
 8003dec:	6839      	ldr	r1, [r7, #0]
 8003dee:	68f8      	ldr	r0, [r7, #12]
 8003df0:	f000 f8d6 	bl	8003fa0 <I2C_IsErrorOccurred>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d001      	beq.n	8003dfe <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e041      	b.n	8003e82 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e04:	d02d      	beq.n	8003e62 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e06:	f7ff f83b 	bl	8002e80 <HAL_GetTick>
 8003e0a:	4602      	mov	r2, r0
 8003e0c:	69bb      	ldr	r3, [r7, #24]
 8003e0e:	1ad3      	subs	r3, r2, r3
 8003e10:	683a      	ldr	r2, [r7, #0]
 8003e12:	429a      	cmp	r2, r3
 8003e14:	d302      	bcc.n	8003e1c <I2C_WaitOnFlagUntilTimeout+0x44>
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d122      	bne.n	8003e62 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	699a      	ldr	r2, [r3, #24]
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	4013      	ands	r3, r2
 8003e26:	68ba      	ldr	r2, [r7, #8]
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	bf0c      	ite	eq
 8003e2c:	2301      	moveq	r3, #1
 8003e2e:	2300      	movne	r3, #0
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	461a      	mov	r2, r3
 8003e34:	79fb      	ldrb	r3, [r7, #7]
 8003e36:	429a      	cmp	r2, r3
 8003e38:	d113      	bne.n	8003e62 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e3e:	f043 0220 	orr.w	r2, r3, #32
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	2220      	movs	r2, #32
 8003e4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2200      	movs	r2, #0
 8003e52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e00f      	b.n	8003e82 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	699a      	ldr	r2, [r3, #24]
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	4013      	ands	r3, r2
 8003e6c:	68ba      	ldr	r2, [r7, #8]
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	bf0c      	ite	eq
 8003e72:	2301      	moveq	r3, #1
 8003e74:	2300      	movne	r3, #0
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	461a      	mov	r2, r3
 8003e7a:	79fb      	ldrb	r3, [r7, #7]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d0b4      	beq.n	8003dea <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e80:	2300      	movs	r3, #0
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3710      	adds	r7, #16
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}

08003e8a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003e8a:	b580      	push	{r7, lr}
 8003e8c:	b084      	sub	sp, #16
 8003e8e:	af00      	add	r7, sp, #0
 8003e90:	60f8      	str	r0, [r7, #12]
 8003e92:	60b9      	str	r1, [r7, #8]
 8003e94:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003e96:	e033      	b.n	8003f00 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e98:	687a      	ldr	r2, [r7, #4]
 8003e9a:	68b9      	ldr	r1, [r7, #8]
 8003e9c:	68f8      	ldr	r0, [r7, #12]
 8003e9e:	f000 f87f 	bl	8003fa0 <I2C_IsErrorOccurred>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d001      	beq.n	8003eac <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e031      	b.n	8003f10 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eb2:	d025      	beq.n	8003f00 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eb4:	f7fe ffe4 	bl	8002e80 <HAL_GetTick>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	68ba      	ldr	r2, [r7, #8]
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d302      	bcc.n	8003eca <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d11a      	bne.n	8003f00 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	699b      	ldr	r3, [r3, #24]
 8003ed0:	f003 0302 	and.w	r3, r3, #2
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	d013      	beq.n	8003f00 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003edc:	f043 0220 	orr.w	r2, r3, #32
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2220      	movs	r2, #32
 8003ee8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e007      	b.n	8003f10 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	699b      	ldr	r3, [r3, #24]
 8003f06:	f003 0302 	and.w	r3, r3, #2
 8003f0a:	2b02      	cmp	r3, #2
 8003f0c:	d1c4      	bne.n	8003e98 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003f0e:	2300      	movs	r3, #0
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3710      	adds	r7, #16
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}

08003f18 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	60f8      	str	r0, [r7, #12]
 8003f20:	60b9      	str	r1, [r7, #8]
 8003f22:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f24:	e02f      	b.n	8003f86 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	68b9      	ldr	r1, [r7, #8]
 8003f2a:	68f8      	ldr	r0, [r7, #12]
 8003f2c:	f000 f838 	bl	8003fa0 <I2C_IsErrorOccurred>
 8003f30:	4603      	mov	r3, r0
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d001      	beq.n	8003f3a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e02d      	b.n	8003f96 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f3a:	f7fe ffa1 	bl	8002e80 <HAL_GetTick>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	1ad3      	subs	r3, r2, r3
 8003f44:	68ba      	ldr	r2, [r7, #8]
 8003f46:	429a      	cmp	r2, r3
 8003f48:	d302      	bcc.n	8003f50 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d11a      	bne.n	8003f86 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	699b      	ldr	r3, [r3, #24]
 8003f56:	f003 0320 	and.w	r3, r3, #32
 8003f5a:	2b20      	cmp	r3, #32
 8003f5c:	d013      	beq.n	8003f86 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f62:	f043 0220 	orr.w	r2, r3, #32
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	2220      	movs	r2, #32
 8003f6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2200      	movs	r2, #0
 8003f76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e007      	b.n	8003f96 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	699b      	ldr	r3, [r3, #24]
 8003f8c:	f003 0320 	and.w	r3, r3, #32
 8003f90:	2b20      	cmp	r3, #32
 8003f92:	d1c8      	bne.n	8003f26 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f94:	2300      	movs	r3, #0
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	3710      	adds	r7, #16
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}
	...

08003fa0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b08a      	sub	sp, #40	@ 0x28
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	60f8      	str	r0, [r7, #12]
 8003fa8:	60b9      	str	r1, [r7, #8]
 8003faa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fac:	2300      	movs	r3, #0
 8003fae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	699b      	ldr	r3, [r3, #24]
 8003fb8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003fc2:	69bb      	ldr	r3, [r7, #24]
 8003fc4:	f003 0310 	and.w	r3, r3, #16
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d068      	beq.n	800409e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	2210      	movs	r2, #16
 8003fd2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003fd4:	e049      	b.n	800406a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fdc:	d045      	beq.n	800406a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003fde:	f7fe ff4f 	bl	8002e80 <HAL_GetTick>
 8003fe2:	4602      	mov	r2, r0
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	1ad3      	subs	r3, r2, r3
 8003fe8:	68ba      	ldr	r2, [r7, #8]
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d302      	bcc.n	8003ff4 <I2C_IsErrorOccurred+0x54>
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d13a      	bne.n	800406a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ffe:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004006:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	699b      	ldr	r3, [r3, #24]
 800400e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004012:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004016:	d121      	bne.n	800405c <I2C_IsErrorOccurred+0xbc>
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800401e:	d01d      	beq.n	800405c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004020:	7cfb      	ldrb	r3, [r7, #19]
 8004022:	2b20      	cmp	r3, #32
 8004024:	d01a      	beq.n	800405c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	685a      	ldr	r2, [r3, #4]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004034:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004036:	f7fe ff23 	bl	8002e80 <HAL_GetTick>
 800403a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800403c:	e00e      	b.n	800405c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800403e:	f7fe ff1f 	bl	8002e80 <HAL_GetTick>
 8004042:	4602      	mov	r2, r0
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	1ad3      	subs	r3, r2, r3
 8004048:	2b19      	cmp	r3, #25
 800404a:	d907      	bls.n	800405c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800404c:	6a3b      	ldr	r3, [r7, #32]
 800404e:	f043 0320 	orr.w	r3, r3, #32
 8004052:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800405a:	e006      	b.n	800406a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	699b      	ldr	r3, [r3, #24]
 8004062:	f003 0320 	and.w	r3, r3, #32
 8004066:	2b20      	cmp	r3, #32
 8004068:	d1e9      	bne.n	800403e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	699b      	ldr	r3, [r3, #24]
 8004070:	f003 0320 	and.w	r3, r3, #32
 8004074:	2b20      	cmp	r3, #32
 8004076:	d003      	beq.n	8004080 <I2C_IsErrorOccurred+0xe0>
 8004078:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800407c:	2b00      	cmp	r3, #0
 800407e:	d0aa      	beq.n	8003fd6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004080:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004084:	2b00      	cmp	r3, #0
 8004086:	d103      	bne.n	8004090 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	2220      	movs	r2, #32
 800408e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004090:	6a3b      	ldr	r3, [r7, #32]
 8004092:	f043 0304 	orr.w	r3, r3, #4
 8004096:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	699b      	ldr	r3, [r3, #24]
 80040a4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80040a6:	69bb      	ldr	r3, [r7, #24]
 80040a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d00b      	beq.n	80040c8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80040b0:	6a3b      	ldr	r3, [r7, #32]
 80040b2:	f043 0301 	orr.w	r3, r3, #1
 80040b6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80040c0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80040c8:	69bb      	ldr	r3, [r7, #24]
 80040ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d00b      	beq.n	80040ea <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80040d2:	6a3b      	ldr	r3, [r7, #32]
 80040d4:	f043 0308 	orr.w	r3, r3, #8
 80040d8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80040e2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80040ea:	69bb      	ldr	r3, [r7, #24]
 80040ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d00b      	beq.n	800410c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80040f4:	6a3b      	ldr	r3, [r7, #32]
 80040f6:	f043 0302 	orr.w	r3, r3, #2
 80040fa:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004104:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800410c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004110:	2b00      	cmp	r3, #0
 8004112:	d01c      	beq.n	800414e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004114:	68f8      	ldr	r0, [r7, #12]
 8004116:	f7ff fe3b 	bl	8003d90 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	6859      	ldr	r1, [r3, #4]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	4b0d      	ldr	r3, [pc, #52]	@ (800415c <I2C_IsErrorOccurred+0x1bc>)
 8004126:	400b      	ands	r3, r1
 8004128:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800412e:	6a3b      	ldr	r3, [r7, #32]
 8004130:	431a      	orrs	r2, r3
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2220      	movs	r2, #32
 800413a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2200      	movs	r2, #0
 8004142:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2200      	movs	r2, #0
 800414a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800414e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004152:	4618      	mov	r0, r3
 8004154:	3728      	adds	r7, #40	@ 0x28
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
 800415a:	bf00      	nop
 800415c:	fe00e800 	.word	0xfe00e800

08004160 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004160:	b480      	push	{r7}
 8004162:	b087      	sub	sp, #28
 8004164:	af00      	add	r7, sp, #0
 8004166:	60f8      	str	r0, [r7, #12]
 8004168:	607b      	str	r3, [r7, #4]
 800416a:	460b      	mov	r3, r1
 800416c:	817b      	strh	r3, [r7, #10]
 800416e:	4613      	mov	r3, r2
 8004170:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004172:	897b      	ldrh	r3, [r7, #10]
 8004174:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004178:	7a7b      	ldrb	r3, [r7, #9]
 800417a:	041b      	lsls	r3, r3, #16
 800417c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004180:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004186:	6a3b      	ldr	r3, [r7, #32]
 8004188:	4313      	orrs	r3, r2
 800418a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800418e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	685a      	ldr	r2, [r3, #4]
 8004196:	6a3b      	ldr	r3, [r7, #32]
 8004198:	0d5b      	lsrs	r3, r3, #21
 800419a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800419e:	4b08      	ldr	r3, [pc, #32]	@ (80041c0 <I2C_TransferConfig+0x60>)
 80041a0:	430b      	orrs	r3, r1
 80041a2:	43db      	mvns	r3, r3
 80041a4:	ea02 0103 	and.w	r1, r2, r3
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	697a      	ldr	r2, [r7, #20]
 80041ae:	430a      	orrs	r2, r1
 80041b0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80041b2:	bf00      	nop
 80041b4:	371c      	adds	r7, #28
 80041b6:	46bd      	mov	sp, r7
 80041b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041bc:	4770      	bx	lr
 80041be:	bf00      	nop
 80041c0:	03ff63ff 	.word	0x03ff63ff

080041c4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b083      	sub	sp, #12
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
 80041cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	2b20      	cmp	r3, #32
 80041d8:	d138      	bne.n	800424c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d101      	bne.n	80041e8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80041e4:	2302      	movs	r3, #2
 80041e6:	e032      	b.n	800424e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2201      	movs	r2, #1
 80041ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2224      	movs	r2, #36	@ 0x24
 80041f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f022 0201 	bic.w	r2, r2, #1
 8004206:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004216:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	6819      	ldr	r1, [r3, #0]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	683a      	ldr	r2, [r7, #0]
 8004224:	430a      	orrs	r2, r1
 8004226:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f042 0201 	orr.w	r2, r2, #1
 8004236:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2220      	movs	r2, #32
 800423c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2200      	movs	r2, #0
 8004244:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004248:	2300      	movs	r3, #0
 800424a:	e000      	b.n	800424e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800424c:	2302      	movs	r3, #2
  }
}
 800424e:	4618      	mov	r0, r3
 8004250:	370c      	adds	r7, #12
 8004252:	46bd      	mov	sp, r7
 8004254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004258:	4770      	bx	lr

0800425a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800425a:	b480      	push	{r7}
 800425c:	b085      	sub	sp, #20
 800425e:	af00      	add	r7, sp, #0
 8004260:	6078      	str	r0, [r7, #4]
 8004262:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800426a:	b2db      	uxtb	r3, r3
 800426c:	2b20      	cmp	r3, #32
 800426e:	d139      	bne.n	80042e4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004276:	2b01      	cmp	r3, #1
 8004278:	d101      	bne.n	800427e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800427a:	2302      	movs	r3, #2
 800427c:	e033      	b.n	80042e6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2201      	movs	r2, #1
 8004282:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2224      	movs	r2, #36	@ 0x24
 800428a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f022 0201 	bic.w	r2, r2, #1
 800429c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80042ac:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	021b      	lsls	r3, r3, #8
 80042b2:	68fa      	ldr	r2, [r7, #12]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	68fa      	ldr	r2, [r7, #12]
 80042be:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f042 0201 	orr.w	r2, r2, #1
 80042ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2220      	movs	r2, #32
 80042d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2200      	movs	r2, #0
 80042dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80042e0:	2300      	movs	r3, #0
 80042e2:	e000      	b.n	80042e6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80042e4:	2302      	movs	r3, #2
  }
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3714      	adds	r7, #20
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr
	...

080042f4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80042f4:	b480      	push	{r7}
 80042f6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80042f8:	4b0d      	ldr	r3, [pc, #52]	@ (8004330 <HAL_PWREx_GetVoltageRange+0x3c>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004300:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004304:	d102      	bne.n	800430c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004306:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800430a:	e00b      	b.n	8004324 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800430c:	4b08      	ldr	r3, [pc, #32]	@ (8004330 <HAL_PWREx_GetVoltageRange+0x3c>)
 800430e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004312:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004316:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800431a:	d102      	bne.n	8004322 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 800431c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004320:	e000      	b.n	8004324 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004322:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004324:	4618      	mov	r0, r3
 8004326:	46bd      	mov	sp, r7
 8004328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432c:	4770      	bx	lr
 800432e:	bf00      	nop
 8004330:	40007000 	.word	0x40007000

08004334 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004334:	b480      	push	{r7}
 8004336:	b085      	sub	sp, #20
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d141      	bne.n	80043c6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004342:	4b4b      	ldr	r3, [pc, #300]	@ (8004470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800434a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800434e:	d131      	bne.n	80043b4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004350:	4b47      	ldr	r3, [pc, #284]	@ (8004470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004352:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004356:	4a46      	ldr	r2, [pc, #280]	@ (8004470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004358:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800435c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004360:	4b43      	ldr	r3, [pc, #268]	@ (8004470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004368:	4a41      	ldr	r2, [pc, #260]	@ (8004470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800436a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800436e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004370:	4b40      	ldr	r3, [pc, #256]	@ (8004474 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	2232      	movs	r2, #50	@ 0x32
 8004376:	fb02 f303 	mul.w	r3, r2, r3
 800437a:	4a3f      	ldr	r2, [pc, #252]	@ (8004478 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800437c:	fba2 2303 	umull	r2, r3, r2, r3
 8004380:	0c9b      	lsrs	r3, r3, #18
 8004382:	3301      	adds	r3, #1
 8004384:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004386:	e002      	b.n	800438e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	3b01      	subs	r3, #1
 800438c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800438e:	4b38      	ldr	r3, [pc, #224]	@ (8004470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004390:	695b      	ldr	r3, [r3, #20]
 8004392:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004396:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800439a:	d102      	bne.n	80043a2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d1f2      	bne.n	8004388 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80043a2:	4b33      	ldr	r3, [pc, #204]	@ (8004470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043a4:	695b      	ldr	r3, [r3, #20]
 80043a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043ae:	d158      	bne.n	8004462 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	e057      	b.n	8004464 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80043b4:	4b2e      	ldr	r3, [pc, #184]	@ (8004470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043ba:	4a2d      	ldr	r2, [pc, #180]	@ (8004470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80043c0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80043c4:	e04d      	b.n	8004462 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043cc:	d141      	bne.n	8004452 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80043ce:	4b28      	ldr	r3, [pc, #160]	@ (8004470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80043d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043da:	d131      	bne.n	8004440 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80043dc:	4b24      	ldr	r3, [pc, #144]	@ (8004470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043e2:	4a23      	ldr	r2, [pc, #140]	@ (8004470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80043ec:	4b20      	ldr	r3, [pc, #128]	@ (8004470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80043f4:	4a1e      	ldr	r2, [pc, #120]	@ (8004470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80043fa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80043fc:	4b1d      	ldr	r3, [pc, #116]	@ (8004474 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	2232      	movs	r2, #50	@ 0x32
 8004402:	fb02 f303 	mul.w	r3, r2, r3
 8004406:	4a1c      	ldr	r2, [pc, #112]	@ (8004478 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004408:	fba2 2303 	umull	r2, r3, r2, r3
 800440c:	0c9b      	lsrs	r3, r3, #18
 800440e:	3301      	adds	r3, #1
 8004410:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004412:	e002      	b.n	800441a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	3b01      	subs	r3, #1
 8004418:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800441a:	4b15      	ldr	r3, [pc, #84]	@ (8004470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800441c:	695b      	ldr	r3, [r3, #20]
 800441e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004422:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004426:	d102      	bne.n	800442e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d1f2      	bne.n	8004414 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800442e:	4b10      	ldr	r3, [pc, #64]	@ (8004470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004430:	695b      	ldr	r3, [r3, #20]
 8004432:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004436:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800443a:	d112      	bne.n	8004462 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800443c:	2303      	movs	r3, #3
 800443e:	e011      	b.n	8004464 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004440:	4b0b      	ldr	r3, [pc, #44]	@ (8004470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004442:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004446:	4a0a      	ldr	r2, [pc, #40]	@ (8004470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004448:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800444c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004450:	e007      	b.n	8004462 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004452:	4b07      	ldr	r3, [pc, #28]	@ (8004470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800445a:	4a05      	ldr	r2, [pc, #20]	@ (8004470 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800445c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004460:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004462:	2300      	movs	r3, #0
}
 8004464:	4618      	mov	r0, r3
 8004466:	3714      	adds	r7, #20
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr
 8004470:	40007000 	.word	0x40007000
 8004474:	20000000 	.word	0x20000000
 8004478:	431bde83 	.word	0x431bde83

0800447c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b088      	sub	sp, #32
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d102      	bne.n	8004490 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	f000 bc08 	b.w	8004ca0 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004490:	4b96      	ldr	r3, [pc, #600]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	f003 030c 	and.w	r3, r3, #12
 8004498:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800449a:	4b94      	ldr	r3, [pc, #592]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 800449c:	68db      	ldr	r3, [r3, #12]
 800449e:	f003 0303 	and.w	r3, r3, #3
 80044a2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 0310 	and.w	r3, r3, #16
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	f000 80e4 	beq.w	800467a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80044b2:	69bb      	ldr	r3, [r7, #24]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d007      	beq.n	80044c8 <HAL_RCC_OscConfig+0x4c>
 80044b8:	69bb      	ldr	r3, [r7, #24]
 80044ba:	2b0c      	cmp	r3, #12
 80044bc:	f040 808b 	bne.w	80045d6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	2b01      	cmp	r3, #1
 80044c4:	f040 8087 	bne.w	80045d6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80044c8:	4b88      	ldr	r3, [pc, #544]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f003 0302 	and.w	r3, r3, #2
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d005      	beq.n	80044e0 <HAL_RCC_OscConfig+0x64>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	699b      	ldr	r3, [r3, #24]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d101      	bne.n	80044e0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e3df      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6a1a      	ldr	r2, [r3, #32]
 80044e4:	4b81      	ldr	r3, [pc, #516]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 0308 	and.w	r3, r3, #8
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d004      	beq.n	80044fa <HAL_RCC_OscConfig+0x7e>
 80044f0:	4b7e      	ldr	r3, [pc, #504]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80044f8:	e005      	b.n	8004506 <HAL_RCC_OscConfig+0x8a>
 80044fa:	4b7c      	ldr	r3, [pc, #496]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 80044fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004500:	091b      	lsrs	r3, r3, #4
 8004502:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004506:	4293      	cmp	r3, r2
 8004508:	d223      	bcs.n	8004552 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6a1b      	ldr	r3, [r3, #32]
 800450e:	4618      	mov	r0, r3
 8004510:	f000 fdcc 	bl	80050ac <RCC_SetFlashLatencyFromMSIRange>
 8004514:	4603      	mov	r3, r0
 8004516:	2b00      	cmp	r3, #0
 8004518:	d001      	beq.n	800451e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	e3c0      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800451e:	4b73      	ldr	r3, [pc, #460]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a72      	ldr	r2, [pc, #456]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 8004524:	f043 0308 	orr.w	r3, r3, #8
 8004528:	6013      	str	r3, [r2, #0]
 800452a:	4b70      	ldr	r3, [pc, #448]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a1b      	ldr	r3, [r3, #32]
 8004536:	496d      	ldr	r1, [pc, #436]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 8004538:	4313      	orrs	r3, r2
 800453a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800453c:	4b6b      	ldr	r3, [pc, #428]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	69db      	ldr	r3, [r3, #28]
 8004548:	021b      	lsls	r3, r3, #8
 800454a:	4968      	ldr	r1, [pc, #416]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 800454c:	4313      	orrs	r3, r2
 800454e:	604b      	str	r3, [r1, #4]
 8004550:	e025      	b.n	800459e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004552:	4b66      	ldr	r3, [pc, #408]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a65      	ldr	r2, [pc, #404]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 8004558:	f043 0308 	orr.w	r3, r3, #8
 800455c:	6013      	str	r3, [r2, #0]
 800455e:	4b63      	ldr	r3, [pc, #396]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a1b      	ldr	r3, [r3, #32]
 800456a:	4960      	ldr	r1, [pc, #384]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 800456c:	4313      	orrs	r3, r2
 800456e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004570:	4b5e      	ldr	r3, [pc, #376]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	69db      	ldr	r3, [r3, #28]
 800457c:	021b      	lsls	r3, r3, #8
 800457e:	495b      	ldr	r1, [pc, #364]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 8004580:	4313      	orrs	r3, r2
 8004582:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004584:	69bb      	ldr	r3, [r7, #24]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d109      	bne.n	800459e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6a1b      	ldr	r3, [r3, #32]
 800458e:	4618      	mov	r0, r3
 8004590:	f000 fd8c 	bl	80050ac <RCC_SetFlashLatencyFromMSIRange>
 8004594:	4603      	mov	r3, r0
 8004596:	2b00      	cmp	r3, #0
 8004598:	d001      	beq.n	800459e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e380      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800459e:	f000 fcc1 	bl	8004f24 <HAL_RCC_GetSysClockFreq>
 80045a2:	4602      	mov	r2, r0
 80045a4:	4b51      	ldr	r3, [pc, #324]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	091b      	lsrs	r3, r3, #4
 80045aa:	f003 030f 	and.w	r3, r3, #15
 80045ae:	4950      	ldr	r1, [pc, #320]	@ (80046f0 <HAL_RCC_OscConfig+0x274>)
 80045b0:	5ccb      	ldrb	r3, [r1, r3]
 80045b2:	f003 031f 	and.w	r3, r3, #31
 80045b6:	fa22 f303 	lsr.w	r3, r2, r3
 80045ba:	4a4e      	ldr	r2, [pc, #312]	@ (80046f4 <HAL_RCC_OscConfig+0x278>)
 80045bc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80045be:	4b4e      	ldr	r3, [pc, #312]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4618      	mov	r0, r3
 80045c4:	f7fe fc0c 	bl	8002de0 <HAL_InitTick>
 80045c8:	4603      	mov	r3, r0
 80045ca:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80045cc:	7bfb      	ldrb	r3, [r7, #15]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d052      	beq.n	8004678 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80045d2:	7bfb      	ldrb	r3, [r7, #15]
 80045d4:	e364      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	699b      	ldr	r3, [r3, #24]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d032      	beq.n	8004644 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80045de:	4b43      	ldr	r3, [pc, #268]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a42      	ldr	r2, [pc, #264]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 80045e4:	f043 0301 	orr.w	r3, r3, #1
 80045e8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80045ea:	f7fe fc49 	bl	8002e80 <HAL_GetTick>
 80045ee:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80045f0:	e008      	b.n	8004604 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80045f2:	f7fe fc45 	bl	8002e80 <HAL_GetTick>
 80045f6:	4602      	mov	r2, r0
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	1ad3      	subs	r3, r2, r3
 80045fc:	2b02      	cmp	r3, #2
 80045fe:	d901      	bls.n	8004604 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004600:	2303      	movs	r3, #3
 8004602:	e34d      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004604:	4b39      	ldr	r3, [pc, #228]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 0302 	and.w	r3, r3, #2
 800460c:	2b00      	cmp	r3, #0
 800460e:	d0f0      	beq.n	80045f2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004610:	4b36      	ldr	r3, [pc, #216]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a35      	ldr	r2, [pc, #212]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 8004616:	f043 0308 	orr.w	r3, r3, #8
 800461a:	6013      	str	r3, [r2, #0]
 800461c:	4b33      	ldr	r3, [pc, #204]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6a1b      	ldr	r3, [r3, #32]
 8004628:	4930      	ldr	r1, [pc, #192]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 800462a:	4313      	orrs	r3, r2
 800462c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800462e:	4b2f      	ldr	r3, [pc, #188]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	69db      	ldr	r3, [r3, #28]
 800463a:	021b      	lsls	r3, r3, #8
 800463c:	492b      	ldr	r1, [pc, #172]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 800463e:	4313      	orrs	r3, r2
 8004640:	604b      	str	r3, [r1, #4]
 8004642:	e01a      	b.n	800467a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004644:	4b29      	ldr	r3, [pc, #164]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a28      	ldr	r2, [pc, #160]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 800464a:	f023 0301 	bic.w	r3, r3, #1
 800464e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004650:	f7fe fc16 	bl	8002e80 <HAL_GetTick>
 8004654:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004656:	e008      	b.n	800466a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004658:	f7fe fc12 	bl	8002e80 <HAL_GetTick>
 800465c:	4602      	mov	r2, r0
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	1ad3      	subs	r3, r2, r3
 8004662:	2b02      	cmp	r3, #2
 8004664:	d901      	bls.n	800466a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004666:	2303      	movs	r3, #3
 8004668:	e31a      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800466a:	4b20      	ldr	r3, [pc, #128]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f003 0302 	and.w	r3, r3, #2
 8004672:	2b00      	cmp	r3, #0
 8004674:	d1f0      	bne.n	8004658 <HAL_RCC_OscConfig+0x1dc>
 8004676:	e000      	b.n	800467a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004678:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 0301 	and.w	r3, r3, #1
 8004682:	2b00      	cmp	r3, #0
 8004684:	d073      	beq.n	800476e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004686:	69bb      	ldr	r3, [r7, #24]
 8004688:	2b08      	cmp	r3, #8
 800468a:	d005      	beq.n	8004698 <HAL_RCC_OscConfig+0x21c>
 800468c:	69bb      	ldr	r3, [r7, #24]
 800468e:	2b0c      	cmp	r3, #12
 8004690:	d10e      	bne.n	80046b0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	2b03      	cmp	r3, #3
 8004696:	d10b      	bne.n	80046b0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004698:	4b14      	ldr	r3, [pc, #80]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d063      	beq.n	800476c <HAL_RCC_OscConfig+0x2f0>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d15f      	bne.n	800476c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	e2f7      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046b8:	d106      	bne.n	80046c8 <HAL_RCC_OscConfig+0x24c>
 80046ba:	4b0c      	ldr	r3, [pc, #48]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a0b      	ldr	r2, [pc, #44]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 80046c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046c4:	6013      	str	r3, [r2, #0]
 80046c6:	e025      	b.n	8004714 <HAL_RCC_OscConfig+0x298>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80046d0:	d114      	bne.n	80046fc <HAL_RCC_OscConfig+0x280>
 80046d2:	4b06      	ldr	r3, [pc, #24]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a05      	ldr	r2, [pc, #20]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 80046d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80046dc:	6013      	str	r3, [r2, #0]
 80046de:	4b03      	ldr	r3, [pc, #12]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a02      	ldr	r2, [pc, #8]	@ (80046ec <HAL_RCC_OscConfig+0x270>)
 80046e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046e8:	6013      	str	r3, [r2, #0]
 80046ea:	e013      	b.n	8004714 <HAL_RCC_OscConfig+0x298>
 80046ec:	40021000 	.word	0x40021000
 80046f0:	0800d450 	.word	0x0800d450
 80046f4:	20000000 	.word	0x20000000
 80046f8:	200000ac 	.word	0x200000ac
 80046fc:	4ba0      	ldr	r3, [pc, #640]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a9f      	ldr	r2, [pc, #636]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 8004702:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004706:	6013      	str	r3, [r2, #0]
 8004708:	4b9d      	ldr	r3, [pc, #628]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a9c      	ldr	r2, [pc, #624]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 800470e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004712:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d013      	beq.n	8004744 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800471c:	f7fe fbb0 	bl	8002e80 <HAL_GetTick>
 8004720:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004722:	e008      	b.n	8004736 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004724:	f7fe fbac 	bl	8002e80 <HAL_GetTick>
 8004728:	4602      	mov	r2, r0
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	1ad3      	subs	r3, r2, r3
 800472e:	2b64      	cmp	r3, #100	@ 0x64
 8004730:	d901      	bls.n	8004736 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004732:	2303      	movs	r3, #3
 8004734:	e2b4      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004736:	4b92      	ldr	r3, [pc, #584]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800473e:	2b00      	cmp	r3, #0
 8004740:	d0f0      	beq.n	8004724 <HAL_RCC_OscConfig+0x2a8>
 8004742:	e014      	b.n	800476e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004744:	f7fe fb9c 	bl	8002e80 <HAL_GetTick>
 8004748:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800474a:	e008      	b.n	800475e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800474c:	f7fe fb98 	bl	8002e80 <HAL_GetTick>
 8004750:	4602      	mov	r2, r0
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	1ad3      	subs	r3, r2, r3
 8004756:	2b64      	cmp	r3, #100	@ 0x64
 8004758:	d901      	bls.n	800475e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800475a:	2303      	movs	r3, #3
 800475c:	e2a0      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800475e:	4b88      	ldr	r3, [pc, #544]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004766:	2b00      	cmp	r3, #0
 8004768:	d1f0      	bne.n	800474c <HAL_RCC_OscConfig+0x2d0>
 800476a:	e000      	b.n	800476e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800476c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f003 0302 	and.w	r3, r3, #2
 8004776:	2b00      	cmp	r3, #0
 8004778:	d060      	beq.n	800483c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800477a:	69bb      	ldr	r3, [r7, #24]
 800477c:	2b04      	cmp	r3, #4
 800477e:	d005      	beq.n	800478c <HAL_RCC_OscConfig+0x310>
 8004780:	69bb      	ldr	r3, [r7, #24]
 8004782:	2b0c      	cmp	r3, #12
 8004784:	d119      	bne.n	80047ba <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	2b02      	cmp	r3, #2
 800478a:	d116      	bne.n	80047ba <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800478c:	4b7c      	ldr	r3, [pc, #496]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004794:	2b00      	cmp	r3, #0
 8004796:	d005      	beq.n	80047a4 <HAL_RCC_OscConfig+0x328>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	68db      	ldr	r3, [r3, #12]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d101      	bne.n	80047a4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	e27d      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047a4:	4b76      	ldr	r3, [pc, #472]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	691b      	ldr	r3, [r3, #16]
 80047b0:	061b      	lsls	r3, r3, #24
 80047b2:	4973      	ldr	r1, [pc, #460]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 80047b4:	4313      	orrs	r3, r2
 80047b6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80047b8:	e040      	b.n	800483c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	68db      	ldr	r3, [r3, #12]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d023      	beq.n	800480a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047c2:	4b6f      	ldr	r3, [pc, #444]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a6e      	ldr	r2, [pc, #440]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 80047c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047ce:	f7fe fb57 	bl	8002e80 <HAL_GetTick>
 80047d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80047d4:	e008      	b.n	80047e8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047d6:	f7fe fb53 	bl	8002e80 <HAL_GetTick>
 80047da:	4602      	mov	r2, r0
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	2b02      	cmp	r3, #2
 80047e2:	d901      	bls.n	80047e8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80047e4:	2303      	movs	r3, #3
 80047e6:	e25b      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80047e8:	4b65      	ldr	r3, [pc, #404]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d0f0      	beq.n	80047d6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047f4:	4b62      	ldr	r3, [pc, #392]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	691b      	ldr	r3, [r3, #16]
 8004800:	061b      	lsls	r3, r3, #24
 8004802:	495f      	ldr	r1, [pc, #380]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 8004804:	4313      	orrs	r3, r2
 8004806:	604b      	str	r3, [r1, #4]
 8004808:	e018      	b.n	800483c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800480a:	4b5d      	ldr	r3, [pc, #372]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a5c      	ldr	r2, [pc, #368]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 8004810:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004814:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004816:	f7fe fb33 	bl	8002e80 <HAL_GetTick>
 800481a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800481c:	e008      	b.n	8004830 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800481e:	f7fe fb2f 	bl	8002e80 <HAL_GetTick>
 8004822:	4602      	mov	r2, r0
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	1ad3      	subs	r3, r2, r3
 8004828:	2b02      	cmp	r3, #2
 800482a:	d901      	bls.n	8004830 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800482c:	2303      	movs	r3, #3
 800482e:	e237      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004830:	4b53      	ldr	r3, [pc, #332]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004838:	2b00      	cmp	r3, #0
 800483a:	d1f0      	bne.n	800481e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 0308 	and.w	r3, r3, #8
 8004844:	2b00      	cmp	r3, #0
 8004846:	d03c      	beq.n	80048c2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	695b      	ldr	r3, [r3, #20]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d01c      	beq.n	800488a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004850:	4b4b      	ldr	r3, [pc, #300]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 8004852:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004856:	4a4a      	ldr	r2, [pc, #296]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 8004858:	f043 0301 	orr.w	r3, r3, #1
 800485c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004860:	f7fe fb0e 	bl	8002e80 <HAL_GetTick>
 8004864:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004866:	e008      	b.n	800487a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004868:	f7fe fb0a 	bl	8002e80 <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	2b02      	cmp	r3, #2
 8004874:	d901      	bls.n	800487a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e212      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800487a:	4b41      	ldr	r3, [pc, #260]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 800487c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004880:	f003 0302 	and.w	r3, r3, #2
 8004884:	2b00      	cmp	r3, #0
 8004886:	d0ef      	beq.n	8004868 <HAL_RCC_OscConfig+0x3ec>
 8004888:	e01b      	b.n	80048c2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800488a:	4b3d      	ldr	r3, [pc, #244]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 800488c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004890:	4a3b      	ldr	r2, [pc, #236]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 8004892:	f023 0301 	bic.w	r3, r3, #1
 8004896:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800489a:	f7fe faf1 	bl	8002e80 <HAL_GetTick>
 800489e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80048a0:	e008      	b.n	80048b4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048a2:	f7fe faed 	bl	8002e80 <HAL_GetTick>
 80048a6:	4602      	mov	r2, r0
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	1ad3      	subs	r3, r2, r3
 80048ac:	2b02      	cmp	r3, #2
 80048ae:	d901      	bls.n	80048b4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80048b0:	2303      	movs	r3, #3
 80048b2:	e1f5      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80048b4:	4b32      	ldr	r3, [pc, #200]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 80048b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048ba:	f003 0302 	and.w	r3, r3, #2
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d1ef      	bne.n	80048a2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 0304 	and.w	r3, r3, #4
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	f000 80a6 	beq.w	8004a1c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048d0:	2300      	movs	r3, #0
 80048d2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80048d4:	4b2a      	ldr	r3, [pc, #168]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 80048d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d10d      	bne.n	80048fc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048e0:	4b27      	ldr	r3, [pc, #156]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 80048e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048e4:	4a26      	ldr	r2, [pc, #152]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 80048e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80048ec:	4b24      	ldr	r3, [pc, #144]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 80048ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048f4:	60bb      	str	r3, [r7, #8]
 80048f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048f8:	2301      	movs	r3, #1
 80048fa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048fc:	4b21      	ldr	r3, [pc, #132]	@ (8004984 <HAL_RCC_OscConfig+0x508>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004904:	2b00      	cmp	r3, #0
 8004906:	d118      	bne.n	800493a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004908:	4b1e      	ldr	r3, [pc, #120]	@ (8004984 <HAL_RCC_OscConfig+0x508>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a1d      	ldr	r2, [pc, #116]	@ (8004984 <HAL_RCC_OscConfig+0x508>)
 800490e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004912:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004914:	f7fe fab4 	bl	8002e80 <HAL_GetTick>
 8004918:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800491a:	e008      	b.n	800492e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800491c:	f7fe fab0 	bl	8002e80 <HAL_GetTick>
 8004920:	4602      	mov	r2, r0
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	1ad3      	subs	r3, r2, r3
 8004926:	2b02      	cmp	r3, #2
 8004928:	d901      	bls.n	800492e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e1b8      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800492e:	4b15      	ldr	r3, [pc, #84]	@ (8004984 <HAL_RCC_OscConfig+0x508>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004936:	2b00      	cmp	r3, #0
 8004938:	d0f0      	beq.n	800491c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	2b01      	cmp	r3, #1
 8004940:	d108      	bne.n	8004954 <HAL_RCC_OscConfig+0x4d8>
 8004942:	4b0f      	ldr	r3, [pc, #60]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 8004944:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004948:	4a0d      	ldr	r2, [pc, #52]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 800494a:	f043 0301 	orr.w	r3, r3, #1
 800494e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004952:	e029      	b.n	80049a8 <HAL_RCC_OscConfig+0x52c>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	2b05      	cmp	r3, #5
 800495a:	d115      	bne.n	8004988 <HAL_RCC_OscConfig+0x50c>
 800495c:	4b08      	ldr	r3, [pc, #32]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 800495e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004962:	4a07      	ldr	r2, [pc, #28]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 8004964:	f043 0304 	orr.w	r3, r3, #4
 8004968:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800496c:	4b04      	ldr	r3, [pc, #16]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 800496e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004972:	4a03      	ldr	r2, [pc, #12]	@ (8004980 <HAL_RCC_OscConfig+0x504>)
 8004974:	f043 0301 	orr.w	r3, r3, #1
 8004978:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800497c:	e014      	b.n	80049a8 <HAL_RCC_OscConfig+0x52c>
 800497e:	bf00      	nop
 8004980:	40021000 	.word	0x40021000
 8004984:	40007000 	.word	0x40007000
 8004988:	4b9d      	ldr	r3, [pc, #628]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 800498a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800498e:	4a9c      	ldr	r2, [pc, #624]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 8004990:	f023 0301 	bic.w	r3, r3, #1
 8004994:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004998:	4b99      	ldr	r3, [pc, #612]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 800499a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800499e:	4a98      	ldr	r2, [pc, #608]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 80049a0:	f023 0304 	bic.w	r3, r3, #4
 80049a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d016      	beq.n	80049de <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049b0:	f7fe fa66 	bl	8002e80 <HAL_GetTick>
 80049b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049b6:	e00a      	b.n	80049ce <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049b8:	f7fe fa62 	bl	8002e80 <HAL_GetTick>
 80049bc:	4602      	mov	r2, r0
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	1ad3      	subs	r3, r2, r3
 80049c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d901      	bls.n	80049ce <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80049ca:	2303      	movs	r3, #3
 80049cc:	e168      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049ce:	4b8c      	ldr	r3, [pc, #560]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 80049d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049d4:	f003 0302 	and.w	r3, r3, #2
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d0ed      	beq.n	80049b8 <HAL_RCC_OscConfig+0x53c>
 80049dc:	e015      	b.n	8004a0a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049de:	f7fe fa4f 	bl	8002e80 <HAL_GetTick>
 80049e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80049e4:	e00a      	b.n	80049fc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049e6:	f7fe fa4b 	bl	8002e80 <HAL_GetTick>
 80049ea:	4602      	mov	r2, r0
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	1ad3      	subs	r3, r2, r3
 80049f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d901      	bls.n	80049fc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80049f8:	2303      	movs	r3, #3
 80049fa:	e151      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80049fc:	4b80      	ldr	r3, [pc, #512]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 80049fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a02:	f003 0302 	and.w	r3, r3, #2
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d1ed      	bne.n	80049e6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a0a:	7ffb      	ldrb	r3, [r7, #31]
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	d105      	bne.n	8004a1c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a10:	4b7b      	ldr	r3, [pc, #492]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 8004a12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a14:	4a7a      	ldr	r2, [pc, #488]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 8004a16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a1a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f003 0320 	and.w	r3, r3, #32
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d03c      	beq.n	8004aa2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d01c      	beq.n	8004a6a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004a30:	4b73      	ldr	r3, [pc, #460]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 8004a32:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a36:	4a72      	ldr	r2, [pc, #456]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 8004a38:	f043 0301 	orr.w	r3, r3, #1
 8004a3c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a40:	f7fe fa1e 	bl	8002e80 <HAL_GetTick>
 8004a44:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004a46:	e008      	b.n	8004a5a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a48:	f7fe fa1a 	bl	8002e80 <HAL_GetTick>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	1ad3      	subs	r3, r2, r3
 8004a52:	2b02      	cmp	r3, #2
 8004a54:	d901      	bls.n	8004a5a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e122      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004a5a:	4b69      	ldr	r3, [pc, #420]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 8004a5c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a60:	f003 0302 	and.w	r3, r3, #2
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d0ef      	beq.n	8004a48 <HAL_RCC_OscConfig+0x5cc>
 8004a68:	e01b      	b.n	8004aa2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004a6a:	4b65      	ldr	r3, [pc, #404]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 8004a6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a70:	4a63      	ldr	r2, [pc, #396]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 8004a72:	f023 0301 	bic.w	r3, r3, #1
 8004a76:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a7a:	f7fe fa01 	bl	8002e80 <HAL_GetTick>
 8004a7e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a80:	e008      	b.n	8004a94 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a82:	f7fe f9fd 	bl	8002e80 <HAL_GetTick>
 8004a86:	4602      	mov	r2, r0
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	1ad3      	subs	r3, r2, r3
 8004a8c:	2b02      	cmp	r3, #2
 8004a8e:	d901      	bls.n	8004a94 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004a90:	2303      	movs	r3, #3
 8004a92:	e105      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a94:	4b5a      	ldr	r3, [pc, #360]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 8004a96:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a9a:	f003 0302 	and.w	r3, r3, #2
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d1ef      	bne.n	8004a82 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	f000 80f9 	beq.w	8004c9e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab0:	2b02      	cmp	r3, #2
 8004ab2:	f040 80cf 	bne.w	8004c54 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004ab6:	4b52      	ldr	r3, [pc, #328]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	f003 0203 	and.w	r2, r3, #3
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d12c      	bne.n	8004b24 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ad4:	3b01      	subs	r3, #1
 8004ad6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d123      	bne.n	8004b24 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ae6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	d11b      	bne.n	8004b24 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004af6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d113      	bne.n	8004b24 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b06:	085b      	lsrs	r3, r3, #1
 8004b08:	3b01      	subs	r3, #1
 8004b0a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004b0c:	429a      	cmp	r2, r3
 8004b0e:	d109      	bne.n	8004b24 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b1a:	085b      	lsrs	r3, r3, #1
 8004b1c:	3b01      	subs	r3, #1
 8004b1e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b20:	429a      	cmp	r2, r3
 8004b22:	d071      	beq.n	8004c08 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b24:	69bb      	ldr	r3, [r7, #24]
 8004b26:	2b0c      	cmp	r3, #12
 8004b28:	d068      	beq.n	8004bfc <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004b2a:	4b35      	ldr	r3, [pc, #212]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d105      	bne.n	8004b42 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004b36:	4b32      	ldr	r3, [pc, #200]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d001      	beq.n	8004b46 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e0ac      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004b46:	4b2e      	ldr	r3, [pc, #184]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a2d      	ldr	r2, [pc, #180]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 8004b4c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b50:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b52:	f7fe f995 	bl	8002e80 <HAL_GetTick>
 8004b56:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b58:	e008      	b.n	8004b6c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b5a:	f7fe f991 	bl	8002e80 <HAL_GetTick>
 8004b5e:	4602      	mov	r2, r0
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	1ad3      	subs	r3, r2, r3
 8004b64:	2b02      	cmp	r3, #2
 8004b66:	d901      	bls.n	8004b6c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004b68:	2303      	movs	r3, #3
 8004b6a:	e099      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b6c:	4b24      	ldr	r3, [pc, #144]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d1f0      	bne.n	8004b5a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b78:	4b21      	ldr	r3, [pc, #132]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 8004b7a:	68da      	ldr	r2, [r3, #12]
 8004b7c:	4b21      	ldr	r3, [pc, #132]	@ (8004c04 <HAL_RCC_OscConfig+0x788>)
 8004b7e:	4013      	ands	r3, r2
 8004b80:	687a      	ldr	r2, [r7, #4]
 8004b82:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004b84:	687a      	ldr	r2, [r7, #4]
 8004b86:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004b88:	3a01      	subs	r2, #1
 8004b8a:	0112      	lsls	r2, r2, #4
 8004b8c:	4311      	orrs	r1, r2
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004b92:	0212      	lsls	r2, r2, #8
 8004b94:	4311      	orrs	r1, r2
 8004b96:	687a      	ldr	r2, [r7, #4]
 8004b98:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004b9a:	0852      	lsrs	r2, r2, #1
 8004b9c:	3a01      	subs	r2, #1
 8004b9e:	0552      	lsls	r2, r2, #21
 8004ba0:	4311      	orrs	r1, r2
 8004ba2:	687a      	ldr	r2, [r7, #4]
 8004ba4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004ba6:	0852      	lsrs	r2, r2, #1
 8004ba8:	3a01      	subs	r2, #1
 8004baa:	0652      	lsls	r2, r2, #25
 8004bac:	4311      	orrs	r1, r2
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004bb2:	06d2      	lsls	r2, r2, #27
 8004bb4:	430a      	orrs	r2, r1
 8004bb6:	4912      	ldr	r1, [pc, #72]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004bbc:	4b10      	ldr	r3, [pc, #64]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a0f      	ldr	r2, [pc, #60]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 8004bc2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bc6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004bc8:	4b0d      	ldr	r3, [pc, #52]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 8004bca:	68db      	ldr	r3, [r3, #12]
 8004bcc:	4a0c      	ldr	r2, [pc, #48]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 8004bce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bd2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004bd4:	f7fe f954 	bl	8002e80 <HAL_GetTick>
 8004bd8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bda:	e008      	b.n	8004bee <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bdc:	f7fe f950 	bl	8002e80 <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	2b02      	cmp	r3, #2
 8004be8:	d901      	bls.n	8004bee <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	e058      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bee:	4b04      	ldr	r3, [pc, #16]	@ (8004c00 <HAL_RCC_OscConfig+0x784>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d0f0      	beq.n	8004bdc <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004bfa:	e050      	b.n	8004c9e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	e04f      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
 8004c00:	40021000 	.word	0x40021000
 8004c04:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c08:	4b27      	ldr	r3, [pc, #156]	@ (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d144      	bne.n	8004c9e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004c14:	4b24      	ldr	r3, [pc, #144]	@ (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a23      	ldr	r2, [pc, #140]	@ (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004c1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c1e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004c20:	4b21      	ldr	r3, [pc, #132]	@ (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004c22:	68db      	ldr	r3, [r3, #12]
 8004c24:	4a20      	ldr	r2, [pc, #128]	@ (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004c26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c2a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004c2c:	f7fe f928 	bl	8002e80 <HAL_GetTick>
 8004c30:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c32:	e008      	b.n	8004c46 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c34:	f7fe f924 	bl	8002e80 <HAL_GetTick>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	1ad3      	subs	r3, r2, r3
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	d901      	bls.n	8004c46 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8004c42:	2303      	movs	r3, #3
 8004c44:	e02c      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c46:	4b18      	ldr	r3, [pc, #96]	@ (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d0f0      	beq.n	8004c34 <HAL_RCC_OscConfig+0x7b8>
 8004c52:	e024      	b.n	8004c9e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c54:	69bb      	ldr	r3, [r7, #24]
 8004c56:	2b0c      	cmp	r3, #12
 8004c58:	d01f      	beq.n	8004c9a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c5a:	4b13      	ldr	r3, [pc, #76]	@ (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a12      	ldr	r2, [pc, #72]	@ (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004c60:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c66:	f7fe f90b 	bl	8002e80 <HAL_GetTick>
 8004c6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c6c:	e008      	b.n	8004c80 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c6e:	f7fe f907 	bl	8002e80 <HAL_GetTick>
 8004c72:	4602      	mov	r2, r0
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	1ad3      	subs	r3, r2, r3
 8004c78:	2b02      	cmp	r3, #2
 8004c7a:	d901      	bls.n	8004c80 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8004c7c:	2303      	movs	r3, #3
 8004c7e:	e00f      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c80:	4b09      	ldr	r3, [pc, #36]	@ (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d1f0      	bne.n	8004c6e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004c8c:	4b06      	ldr	r3, [pc, #24]	@ (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004c8e:	68da      	ldr	r2, [r3, #12]
 8004c90:	4905      	ldr	r1, [pc, #20]	@ (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004c92:	4b06      	ldr	r3, [pc, #24]	@ (8004cac <HAL_RCC_OscConfig+0x830>)
 8004c94:	4013      	ands	r3, r2
 8004c96:	60cb      	str	r3, [r1, #12]
 8004c98:	e001      	b.n	8004c9e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e000      	b.n	8004ca0 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8004c9e:	2300      	movs	r3, #0
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3720      	adds	r7, #32
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}
 8004ca8:	40021000 	.word	0x40021000
 8004cac:	feeefffc 	.word	0xfeeefffc

08004cb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b086      	sub	sp, #24
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
 8004cb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d101      	bne.n	8004cc8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	e11d      	b.n	8004f04 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004cc8:	4b90      	ldr	r3, [pc, #576]	@ (8004f0c <HAL_RCC_ClockConfig+0x25c>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f003 030f 	and.w	r3, r3, #15
 8004cd0:	683a      	ldr	r2, [r7, #0]
 8004cd2:	429a      	cmp	r2, r3
 8004cd4:	d910      	bls.n	8004cf8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cd6:	4b8d      	ldr	r3, [pc, #564]	@ (8004f0c <HAL_RCC_ClockConfig+0x25c>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f023 020f 	bic.w	r2, r3, #15
 8004cde:	498b      	ldr	r1, [pc, #556]	@ (8004f0c <HAL_RCC_ClockConfig+0x25c>)
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ce6:	4b89      	ldr	r3, [pc, #548]	@ (8004f0c <HAL_RCC_ClockConfig+0x25c>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f003 030f 	and.w	r3, r3, #15
 8004cee:	683a      	ldr	r2, [r7, #0]
 8004cf0:	429a      	cmp	r2, r3
 8004cf2:	d001      	beq.n	8004cf8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	e105      	b.n	8004f04 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f003 0302 	and.w	r3, r3, #2
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d010      	beq.n	8004d26 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	689a      	ldr	r2, [r3, #8]
 8004d08:	4b81      	ldr	r3, [pc, #516]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d10:	429a      	cmp	r2, r3
 8004d12:	d908      	bls.n	8004d26 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d14:	4b7e      	ldr	r3, [pc, #504]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	497b      	ldr	r1, [pc, #492]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004d22:	4313      	orrs	r3, r2
 8004d24:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 0301 	and.w	r3, r3, #1
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d079      	beq.n	8004e26 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	2b03      	cmp	r3, #3
 8004d38:	d11e      	bne.n	8004d78 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d3a:	4b75      	ldr	r3, [pc, #468]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d101      	bne.n	8004d4a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	e0dc      	b.n	8004f04 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8004d4a:	f000 fa09 	bl	8005160 <RCC_GetSysClockFreqFromPLLSource>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	4a70      	ldr	r2, [pc, #448]	@ (8004f14 <HAL_RCC_ClockConfig+0x264>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d946      	bls.n	8004de4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004d56:	4b6e      	ldr	r3, [pc, #440]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004d58:	689b      	ldr	r3, [r3, #8]
 8004d5a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d140      	bne.n	8004de4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004d62:	4b6b      	ldr	r3, [pc, #428]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d6a:	4a69      	ldr	r2, [pc, #420]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004d6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d70:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004d72:	2380      	movs	r3, #128	@ 0x80
 8004d74:	617b      	str	r3, [r7, #20]
 8004d76:	e035      	b.n	8004de4 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	2b02      	cmp	r3, #2
 8004d7e:	d107      	bne.n	8004d90 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d80:	4b63      	ldr	r3, [pc, #396]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d115      	bne.n	8004db8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	e0b9      	b.n	8004f04 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d107      	bne.n	8004da8 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d98:	4b5d      	ldr	r3, [pc, #372]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f003 0302 	and.w	r3, r3, #2
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d109      	bne.n	8004db8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	e0ad      	b.n	8004f04 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004da8:	4b59      	ldr	r3, [pc, #356]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d101      	bne.n	8004db8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	e0a5      	b.n	8004f04 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004db8:	f000 f8b4 	bl	8004f24 <HAL_RCC_GetSysClockFreq>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	4a55      	ldr	r2, [pc, #340]	@ (8004f14 <HAL_RCC_ClockConfig+0x264>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d90f      	bls.n	8004de4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004dc4:	4b52      	ldr	r3, [pc, #328]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d109      	bne.n	8004de4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004dd0:	4b4f      	ldr	r3, [pc, #316]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004dd8:	4a4d      	ldr	r2, [pc, #308]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004dda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004dde:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004de0:	2380      	movs	r3, #128	@ 0x80
 8004de2:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004de4:	4b4a      	ldr	r3, [pc, #296]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	f023 0203 	bic.w	r2, r3, #3
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	4947      	ldr	r1, [pc, #284]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004df6:	f7fe f843 	bl	8002e80 <HAL_GetTick>
 8004dfa:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dfc:	e00a      	b.n	8004e14 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dfe:	f7fe f83f 	bl	8002e80 <HAL_GetTick>
 8004e02:	4602      	mov	r2, r0
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	1ad3      	subs	r3, r2, r3
 8004e08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d901      	bls.n	8004e14 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004e10:	2303      	movs	r3, #3
 8004e12:	e077      	b.n	8004f04 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e14:	4b3e      	ldr	r3, [pc, #248]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	f003 020c 	and.w	r2, r3, #12
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	009b      	lsls	r3, r3, #2
 8004e22:	429a      	cmp	r2, r3
 8004e24:	d1eb      	bne.n	8004dfe <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	2b80      	cmp	r3, #128	@ 0x80
 8004e2a:	d105      	bne.n	8004e38 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004e2c:	4b38      	ldr	r3, [pc, #224]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	4a37      	ldr	r2, [pc, #220]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004e32:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e36:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 0302 	and.w	r3, r3, #2
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d010      	beq.n	8004e66 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	689a      	ldr	r2, [r3, #8]
 8004e48:	4b31      	ldr	r3, [pc, #196]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e50:	429a      	cmp	r2, r3
 8004e52:	d208      	bcs.n	8004e66 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e54:	4b2e      	ldr	r3, [pc, #184]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	689b      	ldr	r3, [r3, #8]
 8004e60:	492b      	ldr	r1, [pc, #172]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004e62:	4313      	orrs	r3, r2
 8004e64:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e66:	4b29      	ldr	r3, [pc, #164]	@ (8004f0c <HAL_RCC_ClockConfig+0x25c>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 030f 	and.w	r3, r3, #15
 8004e6e:	683a      	ldr	r2, [r7, #0]
 8004e70:	429a      	cmp	r2, r3
 8004e72:	d210      	bcs.n	8004e96 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e74:	4b25      	ldr	r3, [pc, #148]	@ (8004f0c <HAL_RCC_ClockConfig+0x25c>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f023 020f 	bic.w	r2, r3, #15
 8004e7c:	4923      	ldr	r1, [pc, #140]	@ (8004f0c <HAL_RCC_ClockConfig+0x25c>)
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	4313      	orrs	r3, r2
 8004e82:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e84:	4b21      	ldr	r3, [pc, #132]	@ (8004f0c <HAL_RCC_ClockConfig+0x25c>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f003 030f 	and.w	r3, r3, #15
 8004e8c:	683a      	ldr	r2, [r7, #0]
 8004e8e:	429a      	cmp	r2, r3
 8004e90:	d001      	beq.n	8004e96 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e036      	b.n	8004f04 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f003 0304 	and.w	r3, r3, #4
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d008      	beq.n	8004eb4 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ea2:	4b1b      	ldr	r3, [pc, #108]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	68db      	ldr	r3, [r3, #12]
 8004eae:	4918      	ldr	r1, [pc, #96]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f003 0308 	and.w	r3, r3, #8
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d009      	beq.n	8004ed4 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ec0:	4b13      	ldr	r3, [pc, #76]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	691b      	ldr	r3, [r3, #16]
 8004ecc:	00db      	lsls	r3, r3, #3
 8004ece:	4910      	ldr	r1, [pc, #64]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004ed4:	f000 f826 	bl	8004f24 <HAL_RCC_GetSysClockFreq>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	4b0d      	ldr	r3, [pc, #52]	@ (8004f10 <HAL_RCC_ClockConfig+0x260>)
 8004edc:	689b      	ldr	r3, [r3, #8]
 8004ede:	091b      	lsrs	r3, r3, #4
 8004ee0:	f003 030f 	and.w	r3, r3, #15
 8004ee4:	490c      	ldr	r1, [pc, #48]	@ (8004f18 <HAL_RCC_ClockConfig+0x268>)
 8004ee6:	5ccb      	ldrb	r3, [r1, r3]
 8004ee8:	f003 031f 	and.w	r3, r3, #31
 8004eec:	fa22 f303 	lsr.w	r3, r2, r3
 8004ef0:	4a0a      	ldr	r2, [pc, #40]	@ (8004f1c <HAL_RCC_ClockConfig+0x26c>)
 8004ef2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004ef4:	4b0a      	ldr	r3, [pc, #40]	@ (8004f20 <HAL_RCC_ClockConfig+0x270>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f7fd ff71 	bl	8002de0 <HAL_InitTick>
 8004efe:	4603      	mov	r3, r0
 8004f00:	73fb      	strb	r3, [r7, #15]

  return status;
 8004f02:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	3718      	adds	r7, #24
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}
 8004f0c:	40022000 	.word	0x40022000
 8004f10:	40021000 	.word	0x40021000
 8004f14:	04c4b400 	.word	0x04c4b400
 8004f18:	0800d450 	.word	0x0800d450
 8004f1c:	20000000 	.word	0x20000000
 8004f20:	200000ac 	.word	0x200000ac

08004f24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b089      	sub	sp, #36	@ 0x24
 8004f28:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	61fb      	str	r3, [r7, #28]
 8004f2e:	2300      	movs	r3, #0
 8004f30:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f32:	4b3e      	ldr	r3, [pc, #248]	@ (800502c <HAL_RCC_GetSysClockFreq+0x108>)
 8004f34:	689b      	ldr	r3, [r3, #8]
 8004f36:	f003 030c 	and.w	r3, r3, #12
 8004f3a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f3c:	4b3b      	ldr	r3, [pc, #236]	@ (800502c <HAL_RCC_GetSysClockFreq+0x108>)
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	f003 0303 	and.w	r3, r3, #3
 8004f44:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d005      	beq.n	8004f58 <HAL_RCC_GetSysClockFreq+0x34>
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	2b0c      	cmp	r3, #12
 8004f50:	d121      	bne.n	8004f96 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d11e      	bne.n	8004f96 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004f58:	4b34      	ldr	r3, [pc, #208]	@ (800502c <HAL_RCC_GetSysClockFreq+0x108>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 0308 	and.w	r3, r3, #8
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d107      	bne.n	8004f74 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004f64:	4b31      	ldr	r3, [pc, #196]	@ (800502c <HAL_RCC_GetSysClockFreq+0x108>)
 8004f66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f6a:	0a1b      	lsrs	r3, r3, #8
 8004f6c:	f003 030f 	and.w	r3, r3, #15
 8004f70:	61fb      	str	r3, [r7, #28]
 8004f72:	e005      	b.n	8004f80 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004f74:	4b2d      	ldr	r3, [pc, #180]	@ (800502c <HAL_RCC_GetSysClockFreq+0x108>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	091b      	lsrs	r3, r3, #4
 8004f7a:	f003 030f 	and.w	r3, r3, #15
 8004f7e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004f80:	4a2b      	ldr	r2, [pc, #172]	@ (8005030 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004f82:	69fb      	ldr	r3, [r7, #28]
 8004f84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f88:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d10d      	bne.n	8004fac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004f90:	69fb      	ldr	r3, [r7, #28]
 8004f92:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f94:	e00a      	b.n	8004fac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	2b04      	cmp	r3, #4
 8004f9a:	d102      	bne.n	8004fa2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004f9c:	4b25      	ldr	r3, [pc, #148]	@ (8005034 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f9e:	61bb      	str	r3, [r7, #24]
 8004fa0:	e004      	b.n	8004fac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	2b08      	cmp	r3, #8
 8004fa6:	d101      	bne.n	8004fac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004fa8:	4b23      	ldr	r3, [pc, #140]	@ (8005038 <HAL_RCC_GetSysClockFreq+0x114>)
 8004faa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	2b0c      	cmp	r3, #12
 8004fb0:	d134      	bne.n	800501c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004fb2:	4b1e      	ldr	r3, [pc, #120]	@ (800502c <HAL_RCC_GetSysClockFreq+0x108>)
 8004fb4:	68db      	ldr	r3, [r3, #12]
 8004fb6:	f003 0303 	and.w	r3, r3, #3
 8004fba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	2b02      	cmp	r3, #2
 8004fc0:	d003      	beq.n	8004fca <HAL_RCC_GetSysClockFreq+0xa6>
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	2b03      	cmp	r3, #3
 8004fc6:	d003      	beq.n	8004fd0 <HAL_RCC_GetSysClockFreq+0xac>
 8004fc8:	e005      	b.n	8004fd6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004fca:	4b1a      	ldr	r3, [pc, #104]	@ (8005034 <HAL_RCC_GetSysClockFreq+0x110>)
 8004fcc:	617b      	str	r3, [r7, #20]
      break;
 8004fce:	e005      	b.n	8004fdc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004fd0:	4b19      	ldr	r3, [pc, #100]	@ (8005038 <HAL_RCC_GetSysClockFreq+0x114>)
 8004fd2:	617b      	str	r3, [r7, #20]
      break;
 8004fd4:	e002      	b.n	8004fdc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004fd6:	69fb      	ldr	r3, [r7, #28]
 8004fd8:	617b      	str	r3, [r7, #20]
      break;
 8004fda:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004fdc:	4b13      	ldr	r3, [pc, #76]	@ (800502c <HAL_RCC_GetSysClockFreq+0x108>)
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	091b      	lsrs	r3, r3, #4
 8004fe2:	f003 030f 	and.w	r3, r3, #15
 8004fe6:	3301      	adds	r3, #1
 8004fe8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004fea:	4b10      	ldr	r3, [pc, #64]	@ (800502c <HAL_RCC_GetSysClockFreq+0x108>)
 8004fec:	68db      	ldr	r3, [r3, #12]
 8004fee:	0a1b      	lsrs	r3, r3, #8
 8004ff0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ff4:	697a      	ldr	r2, [r7, #20]
 8004ff6:	fb03 f202 	mul.w	r2, r3, r2
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005000:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005002:	4b0a      	ldr	r3, [pc, #40]	@ (800502c <HAL_RCC_GetSysClockFreq+0x108>)
 8005004:	68db      	ldr	r3, [r3, #12]
 8005006:	0e5b      	lsrs	r3, r3, #25
 8005008:	f003 0303 	and.w	r3, r3, #3
 800500c:	3301      	adds	r3, #1
 800500e:	005b      	lsls	r3, r3, #1
 8005010:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005012:	697a      	ldr	r2, [r7, #20]
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	fbb2 f3f3 	udiv	r3, r2, r3
 800501a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800501c:	69bb      	ldr	r3, [r7, #24]
}
 800501e:	4618      	mov	r0, r3
 8005020:	3724      	adds	r7, #36	@ 0x24
 8005022:	46bd      	mov	sp, r7
 8005024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005028:	4770      	bx	lr
 800502a:	bf00      	nop
 800502c:	40021000 	.word	0x40021000
 8005030:	0800d468 	.word	0x0800d468
 8005034:	00f42400 	.word	0x00f42400
 8005038:	007a1200 	.word	0x007a1200

0800503c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800503c:	b480      	push	{r7}
 800503e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005040:	4b03      	ldr	r3, [pc, #12]	@ (8005050 <HAL_RCC_GetHCLKFreq+0x14>)
 8005042:	681b      	ldr	r3, [r3, #0]
}
 8005044:	4618      	mov	r0, r3
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr
 800504e:	bf00      	nop
 8005050:	20000000 	.word	0x20000000

08005054 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005058:	f7ff fff0 	bl	800503c <HAL_RCC_GetHCLKFreq>
 800505c:	4602      	mov	r2, r0
 800505e:	4b06      	ldr	r3, [pc, #24]	@ (8005078 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	0a1b      	lsrs	r3, r3, #8
 8005064:	f003 0307 	and.w	r3, r3, #7
 8005068:	4904      	ldr	r1, [pc, #16]	@ (800507c <HAL_RCC_GetPCLK1Freq+0x28>)
 800506a:	5ccb      	ldrb	r3, [r1, r3]
 800506c:	f003 031f 	and.w	r3, r3, #31
 8005070:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005074:	4618      	mov	r0, r3
 8005076:	bd80      	pop	{r7, pc}
 8005078:	40021000 	.word	0x40021000
 800507c:	0800d460 	.word	0x0800d460

08005080 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005084:	f7ff ffda 	bl	800503c <HAL_RCC_GetHCLKFreq>
 8005088:	4602      	mov	r2, r0
 800508a:	4b06      	ldr	r3, [pc, #24]	@ (80050a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	0adb      	lsrs	r3, r3, #11
 8005090:	f003 0307 	and.w	r3, r3, #7
 8005094:	4904      	ldr	r1, [pc, #16]	@ (80050a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005096:	5ccb      	ldrb	r3, [r1, r3]
 8005098:	f003 031f 	and.w	r3, r3, #31
 800509c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	bd80      	pop	{r7, pc}
 80050a4:	40021000 	.word	0x40021000
 80050a8:	0800d460 	.word	0x0800d460

080050ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b086      	sub	sp, #24
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80050b4:	2300      	movs	r3, #0
 80050b6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80050b8:	4b27      	ldr	r3, [pc, #156]	@ (8005158 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80050ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d003      	beq.n	80050cc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80050c4:	f7ff f916 	bl	80042f4 <HAL_PWREx_GetVoltageRange>
 80050c8:	6178      	str	r0, [r7, #20]
 80050ca:	e014      	b.n	80050f6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80050cc:	4b22      	ldr	r3, [pc, #136]	@ (8005158 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80050ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050d0:	4a21      	ldr	r2, [pc, #132]	@ (8005158 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80050d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80050d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80050d8:	4b1f      	ldr	r3, [pc, #124]	@ (8005158 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80050da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050e0:	60fb      	str	r3, [r7, #12]
 80050e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80050e4:	f7ff f906 	bl	80042f4 <HAL_PWREx_GetVoltageRange>
 80050e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80050ea:	4b1b      	ldr	r3, [pc, #108]	@ (8005158 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80050ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050ee:	4a1a      	ldr	r2, [pc, #104]	@ (8005158 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80050f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050f4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050fc:	d10b      	bne.n	8005116 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2b80      	cmp	r3, #128	@ 0x80
 8005102:	d913      	bls.n	800512c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2ba0      	cmp	r3, #160	@ 0xa0
 8005108:	d902      	bls.n	8005110 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800510a:	2302      	movs	r3, #2
 800510c:	613b      	str	r3, [r7, #16]
 800510e:	e00d      	b.n	800512c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005110:	2301      	movs	r3, #1
 8005112:	613b      	str	r3, [r7, #16]
 8005114:	e00a      	b.n	800512c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2b7f      	cmp	r3, #127	@ 0x7f
 800511a:	d902      	bls.n	8005122 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800511c:	2302      	movs	r3, #2
 800511e:	613b      	str	r3, [r7, #16]
 8005120:	e004      	b.n	800512c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2b70      	cmp	r3, #112	@ 0x70
 8005126:	d101      	bne.n	800512c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005128:	2301      	movs	r3, #1
 800512a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800512c:	4b0b      	ldr	r3, [pc, #44]	@ (800515c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f023 020f 	bic.w	r2, r3, #15
 8005134:	4909      	ldr	r1, [pc, #36]	@ (800515c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	4313      	orrs	r3, r2
 800513a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800513c:	4b07      	ldr	r3, [pc, #28]	@ (800515c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f003 030f 	and.w	r3, r3, #15
 8005144:	693a      	ldr	r2, [r7, #16]
 8005146:	429a      	cmp	r2, r3
 8005148:	d001      	beq.n	800514e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e000      	b.n	8005150 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800514e:	2300      	movs	r3, #0
}
 8005150:	4618      	mov	r0, r3
 8005152:	3718      	adds	r7, #24
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}
 8005158:	40021000 	.word	0x40021000
 800515c:	40022000 	.word	0x40022000

08005160 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005160:	b480      	push	{r7}
 8005162:	b087      	sub	sp, #28
 8005164:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005166:	4b2d      	ldr	r3, [pc, #180]	@ (800521c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005168:	68db      	ldr	r3, [r3, #12]
 800516a:	f003 0303 	and.w	r3, r3, #3
 800516e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2b03      	cmp	r3, #3
 8005174:	d00b      	beq.n	800518e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2b03      	cmp	r3, #3
 800517a:	d825      	bhi.n	80051c8 <RCC_GetSysClockFreqFromPLLSource+0x68>
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2b01      	cmp	r3, #1
 8005180:	d008      	beq.n	8005194 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2b02      	cmp	r3, #2
 8005186:	d11f      	bne.n	80051c8 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005188:	4b25      	ldr	r3, [pc, #148]	@ (8005220 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800518a:	613b      	str	r3, [r7, #16]
    break;
 800518c:	e01f      	b.n	80051ce <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800518e:	4b25      	ldr	r3, [pc, #148]	@ (8005224 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005190:	613b      	str	r3, [r7, #16]
    break;
 8005192:	e01c      	b.n	80051ce <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005194:	4b21      	ldr	r3, [pc, #132]	@ (800521c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 0308 	and.w	r3, r3, #8
 800519c:	2b00      	cmp	r3, #0
 800519e:	d107      	bne.n	80051b0 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80051a0:	4b1e      	ldr	r3, [pc, #120]	@ (800521c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80051a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051a6:	0a1b      	lsrs	r3, r3, #8
 80051a8:	f003 030f 	and.w	r3, r3, #15
 80051ac:	617b      	str	r3, [r7, #20]
 80051ae:	e005      	b.n	80051bc <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80051b0:	4b1a      	ldr	r3, [pc, #104]	@ (800521c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	091b      	lsrs	r3, r3, #4
 80051b6:	f003 030f 	and.w	r3, r3, #15
 80051ba:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80051bc:	4a1a      	ldr	r2, [pc, #104]	@ (8005228 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051c4:	613b      	str	r3, [r7, #16]
    break;
 80051c6:	e002      	b.n	80051ce <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80051c8:	2300      	movs	r3, #0
 80051ca:	613b      	str	r3, [r7, #16]
    break;
 80051cc:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80051ce:	4b13      	ldr	r3, [pc, #76]	@ (800521c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	091b      	lsrs	r3, r3, #4
 80051d4:	f003 030f 	and.w	r3, r3, #15
 80051d8:	3301      	adds	r3, #1
 80051da:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80051dc:	4b0f      	ldr	r3, [pc, #60]	@ (800521c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	0a1b      	lsrs	r3, r3, #8
 80051e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051e6:	693a      	ldr	r2, [r7, #16]
 80051e8:	fb03 f202 	mul.w	r2, r3, r2
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80051f2:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80051f4:	4b09      	ldr	r3, [pc, #36]	@ (800521c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	0e5b      	lsrs	r3, r3, #25
 80051fa:	f003 0303 	and.w	r3, r3, #3
 80051fe:	3301      	adds	r3, #1
 8005200:	005b      	lsls	r3, r3, #1
 8005202:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005204:	693a      	ldr	r2, [r7, #16]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	fbb2 f3f3 	udiv	r3, r2, r3
 800520c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800520e:	683b      	ldr	r3, [r7, #0]
}
 8005210:	4618      	mov	r0, r3
 8005212:	371c      	adds	r7, #28
 8005214:	46bd      	mov	sp, r7
 8005216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521a:	4770      	bx	lr
 800521c:	40021000 	.word	0x40021000
 8005220:	00f42400 	.word	0x00f42400
 8005224:	007a1200 	.word	0x007a1200
 8005228:	0800d468 	.word	0x0800d468

0800522c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b086      	sub	sp, #24
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005234:	2300      	movs	r3, #0
 8005236:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005238:	2300      	movs	r3, #0
 800523a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005244:	2b00      	cmp	r3, #0
 8005246:	d040      	beq.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800524c:	2b80      	cmp	r3, #128	@ 0x80
 800524e:	d02a      	beq.n	80052a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005250:	2b80      	cmp	r3, #128	@ 0x80
 8005252:	d825      	bhi.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005254:	2b60      	cmp	r3, #96	@ 0x60
 8005256:	d026      	beq.n	80052a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005258:	2b60      	cmp	r3, #96	@ 0x60
 800525a:	d821      	bhi.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800525c:	2b40      	cmp	r3, #64	@ 0x40
 800525e:	d006      	beq.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005260:	2b40      	cmp	r3, #64	@ 0x40
 8005262:	d81d      	bhi.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005264:	2b00      	cmp	r3, #0
 8005266:	d009      	beq.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005268:	2b20      	cmp	r3, #32
 800526a:	d010      	beq.n	800528e <HAL_RCCEx_PeriphCLKConfig+0x62>
 800526c:	e018      	b.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800526e:	4b89      	ldr	r3, [pc, #548]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005270:	68db      	ldr	r3, [r3, #12]
 8005272:	4a88      	ldr	r2, [pc, #544]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005274:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005278:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800527a:	e015      	b.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	3304      	adds	r3, #4
 8005280:	2100      	movs	r1, #0
 8005282:	4618      	mov	r0, r3
 8005284:	f000 fb02 	bl	800588c <RCCEx_PLLSAI1_Config>
 8005288:	4603      	mov	r3, r0
 800528a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800528c:	e00c      	b.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	3320      	adds	r3, #32
 8005292:	2100      	movs	r1, #0
 8005294:	4618      	mov	r0, r3
 8005296:	f000 fbed 	bl	8005a74 <RCCEx_PLLSAI2_Config>
 800529a:	4603      	mov	r3, r0
 800529c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800529e:	e003      	b.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80052a0:	2301      	movs	r3, #1
 80052a2:	74fb      	strb	r3, [r7, #19]
      break;
 80052a4:	e000      	b.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80052a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80052a8:	7cfb      	ldrb	r3, [r7, #19]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d10b      	bne.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80052ae:	4b79      	ldr	r3, [pc, #484]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80052b4:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052bc:	4975      	ldr	r1, [pc, #468]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052be:	4313      	orrs	r3, r2
 80052c0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80052c4:	e001      	b.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052c6:	7cfb      	ldrb	r3, [r7, #19]
 80052c8:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d047      	beq.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052de:	d030      	beq.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80052e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052e4:	d82a      	bhi.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80052e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052ea:	d02a      	beq.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80052ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052f0:	d824      	bhi.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80052f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052f6:	d008      	beq.n	800530a <HAL_RCCEx_PeriphCLKConfig+0xde>
 80052f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052fc:	d81e      	bhi.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d00a      	beq.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005302:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005306:	d010      	beq.n	800532a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005308:	e018      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800530a:	4b62      	ldr	r3, [pc, #392]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800530c:	68db      	ldr	r3, [r3, #12]
 800530e:	4a61      	ldr	r2, [pc, #388]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005310:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005314:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005316:	e015      	b.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	3304      	adds	r3, #4
 800531c:	2100      	movs	r1, #0
 800531e:	4618      	mov	r0, r3
 8005320:	f000 fab4 	bl	800588c <RCCEx_PLLSAI1_Config>
 8005324:	4603      	mov	r3, r0
 8005326:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005328:	e00c      	b.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	3320      	adds	r3, #32
 800532e:	2100      	movs	r1, #0
 8005330:	4618      	mov	r0, r3
 8005332:	f000 fb9f 	bl	8005a74 <RCCEx_PLLSAI2_Config>
 8005336:	4603      	mov	r3, r0
 8005338:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800533a:	e003      	b.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	74fb      	strb	r3, [r7, #19]
      break;
 8005340:	e000      	b.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8005342:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005344:	7cfb      	ldrb	r3, [r7, #19]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d10b      	bne.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800534a:	4b52      	ldr	r3, [pc, #328]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800534c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005350:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005358:	494e      	ldr	r1, [pc, #312]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800535a:	4313      	orrs	r3, r2
 800535c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005360:	e001      	b.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005362:	7cfb      	ldrb	r3, [r7, #19]
 8005364:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800536e:	2b00      	cmp	r3, #0
 8005370:	f000 809f 	beq.w	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005374:	2300      	movs	r3, #0
 8005376:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005378:	4b46      	ldr	r3, [pc, #280]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800537a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800537c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005380:	2b00      	cmp	r3, #0
 8005382:	d101      	bne.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005384:	2301      	movs	r3, #1
 8005386:	e000      	b.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005388:	2300      	movs	r3, #0
 800538a:	2b00      	cmp	r3, #0
 800538c:	d00d      	beq.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800538e:	4b41      	ldr	r3, [pc, #260]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005390:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005392:	4a40      	ldr	r2, [pc, #256]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005394:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005398:	6593      	str	r3, [r2, #88]	@ 0x58
 800539a:	4b3e      	ldr	r3, [pc, #248]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800539c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800539e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053a2:	60bb      	str	r3, [r7, #8]
 80053a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053a6:	2301      	movs	r3, #1
 80053a8:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80053aa:	4b3b      	ldr	r3, [pc, #236]	@ (8005498 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a3a      	ldr	r2, [pc, #232]	@ (8005498 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80053b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053b4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80053b6:	f7fd fd63 	bl	8002e80 <HAL_GetTick>
 80053ba:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80053bc:	e009      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053be:	f7fd fd5f 	bl	8002e80 <HAL_GetTick>
 80053c2:	4602      	mov	r2, r0
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	1ad3      	subs	r3, r2, r3
 80053c8:	2b02      	cmp	r3, #2
 80053ca:	d902      	bls.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80053cc:	2303      	movs	r3, #3
 80053ce:	74fb      	strb	r3, [r7, #19]
        break;
 80053d0:	e005      	b.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80053d2:	4b31      	ldr	r3, [pc, #196]	@ (8005498 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d0ef      	beq.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80053de:	7cfb      	ldrb	r3, [r7, #19]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d15b      	bne.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80053e4:	4b2b      	ldr	r3, [pc, #172]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80053e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053ee:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d01f      	beq.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053fc:	697a      	ldr	r2, [r7, #20]
 80053fe:	429a      	cmp	r2, r3
 8005400:	d019      	beq.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005402:	4b24      	ldr	r3, [pc, #144]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005404:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005408:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800540c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800540e:	4b21      	ldr	r3, [pc, #132]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005410:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005414:	4a1f      	ldr	r2, [pc, #124]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005416:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800541a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800541e:	4b1d      	ldr	r3, [pc, #116]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005420:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005424:	4a1b      	ldr	r2, [pc, #108]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005426:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800542a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800542e:	4a19      	ldr	r2, [pc, #100]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	f003 0301 	and.w	r3, r3, #1
 800543c:	2b00      	cmp	r3, #0
 800543e:	d016      	beq.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005440:	f7fd fd1e 	bl	8002e80 <HAL_GetTick>
 8005444:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005446:	e00b      	b.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005448:	f7fd fd1a 	bl	8002e80 <HAL_GetTick>
 800544c:	4602      	mov	r2, r0
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	1ad3      	subs	r3, r2, r3
 8005452:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005456:	4293      	cmp	r3, r2
 8005458:	d902      	bls.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800545a:	2303      	movs	r3, #3
 800545c:	74fb      	strb	r3, [r7, #19]
            break;
 800545e:	e006      	b.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005460:	4b0c      	ldr	r3, [pc, #48]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005462:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005466:	f003 0302 	and.w	r3, r3, #2
 800546a:	2b00      	cmp	r3, #0
 800546c:	d0ec      	beq.n	8005448 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800546e:	7cfb      	ldrb	r3, [r7, #19]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d10c      	bne.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005474:	4b07      	ldr	r3, [pc, #28]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005476:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800547a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005484:	4903      	ldr	r1, [pc, #12]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005486:	4313      	orrs	r3, r2
 8005488:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800548c:	e008      	b.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800548e:	7cfb      	ldrb	r3, [r7, #19]
 8005490:	74bb      	strb	r3, [r7, #18]
 8005492:	e005      	b.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8005494:	40021000 	.word	0x40021000
 8005498:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800549c:	7cfb      	ldrb	r3, [r7, #19]
 800549e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80054a0:	7c7b      	ldrb	r3, [r7, #17]
 80054a2:	2b01      	cmp	r3, #1
 80054a4:	d105      	bne.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054a6:	4ba0      	ldr	r3, [pc, #640]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054aa:	4a9f      	ldr	r2, [pc, #636]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80054b0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f003 0301 	and.w	r3, r3, #1
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d00a      	beq.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80054be:	4b9a      	ldr	r3, [pc, #616]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054c4:	f023 0203 	bic.w	r2, r3, #3
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054cc:	4996      	ldr	r1, [pc, #600]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054ce:	4313      	orrs	r3, r2
 80054d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f003 0302 	and.w	r3, r3, #2
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d00a      	beq.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80054e0:	4b91      	ldr	r3, [pc, #580]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054e6:	f023 020c 	bic.w	r2, r3, #12
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ee:	498e      	ldr	r1, [pc, #568]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054f0:	4313      	orrs	r3, r2
 80054f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f003 0304 	and.w	r3, r3, #4
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d00a      	beq.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005502:	4b89      	ldr	r3, [pc, #548]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005504:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005508:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005510:	4985      	ldr	r1, [pc, #532]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005512:	4313      	orrs	r3, r2
 8005514:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f003 0308 	and.w	r3, r3, #8
 8005520:	2b00      	cmp	r3, #0
 8005522:	d00a      	beq.n	800553a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005524:	4b80      	ldr	r3, [pc, #512]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005526:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800552a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005532:	497d      	ldr	r1, [pc, #500]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005534:	4313      	orrs	r3, r2
 8005536:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f003 0310 	and.w	r3, r3, #16
 8005542:	2b00      	cmp	r3, #0
 8005544:	d00a      	beq.n	800555c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005546:	4b78      	ldr	r3, [pc, #480]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005548:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800554c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005554:	4974      	ldr	r1, [pc, #464]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005556:	4313      	orrs	r3, r2
 8005558:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f003 0320 	and.w	r3, r3, #32
 8005564:	2b00      	cmp	r3, #0
 8005566:	d00a      	beq.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005568:	4b6f      	ldr	r3, [pc, #444]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800556a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800556e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005576:	496c      	ldr	r1, [pc, #432]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005578:	4313      	orrs	r3, r2
 800557a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005586:	2b00      	cmp	r3, #0
 8005588:	d00a      	beq.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800558a:	4b67      	ldr	r3, [pc, #412]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800558c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005590:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005598:	4963      	ldr	r1, [pc, #396]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800559a:	4313      	orrs	r3, r2
 800559c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d00a      	beq.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80055ac:	4b5e      	ldr	r3, [pc, #376]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80055ba:	495b      	ldr	r1, [pc, #364]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055bc:	4313      	orrs	r3, r2
 80055be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d00a      	beq.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80055ce:	4b56      	ldr	r3, [pc, #344]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055d4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055dc:	4952      	ldr	r1, [pc, #328]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055de:	4313      	orrs	r3, r2
 80055e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d00a      	beq.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80055f0:	4b4d      	ldr	r3, [pc, #308]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055f6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055fe:	494a      	ldr	r1, [pc, #296]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005600:	4313      	orrs	r3, r2
 8005602:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800560e:	2b00      	cmp	r3, #0
 8005610:	d00a      	beq.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005612:	4b45      	ldr	r3, [pc, #276]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005614:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005618:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005620:	4941      	ldr	r1, [pc, #260]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005622:	4313      	orrs	r3, r2
 8005624:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005630:	2b00      	cmp	r3, #0
 8005632:	d00a      	beq.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005634:	4b3c      	ldr	r3, [pc, #240]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005636:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800563a:	f023 0203 	bic.w	r2, r3, #3
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005642:	4939      	ldr	r1, [pc, #228]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005644:	4313      	orrs	r3, r2
 8005646:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005652:	2b00      	cmp	r3, #0
 8005654:	d028      	beq.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005656:	4b34      	ldr	r3, [pc, #208]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005658:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800565c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005664:	4930      	ldr	r1, [pc, #192]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005666:	4313      	orrs	r3, r2
 8005668:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005670:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005674:	d106      	bne.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005676:	4b2c      	ldr	r3, [pc, #176]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005678:	68db      	ldr	r3, [r3, #12]
 800567a:	4a2b      	ldr	r2, [pc, #172]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800567c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005680:	60d3      	str	r3, [r2, #12]
 8005682:	e011      	b.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005688:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800568c:	d10c      	bne.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	3304      	adds	r3, #4
 8005692:	2101      	movs	r1, #1
 8005694:	4618      	mov	r0, r3
 8005696:	f000 f8f9 	bl	800588c <RCCEx_PLLSAI1_Config>
 800569a:	4603      	mov	r3, r0
 800569c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800569e:	7cfb      	ldrb	r3, [r7, #19]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d001      	beq.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80056a4:	7cfb      	ldrb	r3, [r7, #19]
 80056a6:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d04d      	beq.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80056b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056bc:	d108      	bne.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80056be:	4b1a      	ldr	r3, [pc, #104]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80056c4:	4a18      	ldr	r2, [pc, #96]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80056ca:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80056ce:	e012      	b.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80056d0:	4b15      	ldr	r3, [pc, #84]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80056d6:	4a14      	ldr	r2, [pc, #80]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056d8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80056dc:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80056e0:	4b11      	ldr	r3, [pc, #68]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056e6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80056ee:	490e      	ldr	r1, [pc, #56]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056f0:	4313      	orrs	r3, r2
 80056f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80056fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80056fe:	d106      	bne.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005700:	4b09      	ldr	r3, [pc, #36]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005702:	68db      	ldr	r3, [r3, #12]
 8005704:	4a08      	ldr	r2, [pc, #32]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005706:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800570a:	60d3      	str	r3, [r2, #12]
 800570c:	e020      	b.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005712:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005716:	d109      	bne.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005718:	4b03      	ldr	r3, [pc, #12]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800571a:	68db      	ldr	r3, [r3, #12]
 800571c:	4a02      	ldr	r2, [pc, #8]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800571e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005722:	60d3      	str	r3, [r2, #12]
 8005724:	e014      	b.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8005726:	bf00      	nop
 8005728:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005730:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005734:	d10c      	bne.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	3304      	adds	r3, #4
 800573a:	2101      	movs	r1, #1
 800573c:	4618      	mov	r0, r3
 800573e:	f000 f8a5 	bl	800588c <RCCEx_PLLSAI1_Config>
 8005742:	4603      	mov	r3, r0
 8005744:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005746:	7cfb      	ldrb	r3, [r7, #19]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d001      	beq.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 800574c:	7cfb      	ldrb	r3, [r7, #19]
 800574e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005758:	2b00      	cmp	r3, #0
 800575a:	d028      	beq.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800575c:	4b4a      	ldr	r3, [pc, #296]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800575e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005762:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800576a:	4947      	ldr	r1, [pc, #284]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800576c:	4313      	orrs	r3, r2
 800576e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005776:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800577a:	d106      	bne.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800577c:	4b42      	ldr	r3, [pc, #264]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800577e:	68db      	ldr	r3, [r3, #12]
 8005780:	4a41      	ldr	r2, [pc, #260]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005782:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005786:	60d3      	str	r3, [r2, #12]
 8005788:	e011      	b.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800578e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005792:	d10c      	bne.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	3304      	adds	r3, #4
 8005798:	2101      	movs	r1, #1
 800579a:	4618      	mov	r0, r3
 800579c:	f000 f876 	bl	800588c <RCCEx_PLLSAI1_Config>
 80057a0:	4603      	mov	r3, r0
 80057a2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80057a4:	7cfb      	ldrb	r3, [r7, #19]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d001      	beq.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80057aa:	7cfb      	ldrb	r3, [r7, #19]
 80057ac:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d01e      	beq.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80057ba:	4b33      	ldr	r3, [pc, #204]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80057bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057c0:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057ca:	492f      	ldr	r1, [pc, #188]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80057cc:	4313      	orrs	r3, r2
 80057ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80057dc:	d10c      	bne.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	3304      	adds	r3, #4
 80057e2:	2102      	movs	r1, #2
 80057e4:	4618      	mov	r0, r3
 80057e6:	f000 f851 	bl	800588c <RCCEx_PLLSAI1_Config>
 80057ea:	4603      	mov	r3, r0
 80057ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80057ee:	7cfb      	ldrb	r3, [r7, #19]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d001      	beq.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80057f4:	7cfb      	ldrb	r3, [r7, #19]
 80057f6:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005800:	2b00      	cmp	r3, #0
 8005802:	d00b      	beq.n	800581c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005804:	4b20      	ldr	r3, [pc, #128]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005806:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800580a:	f023 0204 	bic.w	r2, r3, #4
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005814:	491c      	ldr	r1, [pc, #112]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005816:	4313      	orrs	r3, r2
 8005818:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005824:	2b00      	cmp	r3, #0
 8005826:	d00b      	beq.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005828:	4b17      	ldr	r3, [pc, #92]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800582a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800582e:	f023 0218 	bic.w	r2, r3, #24
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005838:	4913      	ldr	r1, [pc, #76]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800583a:	4313      	orrs	r3, r2
 800583c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005848:	2b00      	cmp	r3, #0
 800584a:	d017      	beq.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800584c:	4b0e      	ldr	r3, [pc, #56]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800584e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005852:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800585c:	490a      	ldr	r1, [pc, #40]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800585e:	4313      	orrs	r3, r2
 8005860:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800586a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800586e:	d105      	bne.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005870:	4b05      	ldr	r3, [pc, #20]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005872:	68db      	ldr	r3, [r3, #12]
 8005874:	4a04      	ldr	r2, [pc, #16]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005876:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800587a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800587c:	7cbb      	ldrb	r3, [r7, #18]
}
 800587e:	4618      	mov	r0, r3
 8005880:	3718      	adds	r7, #24
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}
 8005886:	bf00      	nop
 8005888:	40021000 	.word	0x40021000

0800588c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b084      	sub	sp, #16
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
 8005894:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005896:	2300      	movs	r3, #0
 8005898:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800589a:	4b72      	ldr	r3, [pc, #456]	@ (8005a64 <RCCEx_PLLSAI1_Config+0x1d8>)
 800589c:	68db      	ldr	r3, [r3, #12]
 800589e:	f003 0303 	and.w	r3, r3, #3
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d00e      	beq.n	80058c4 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80058a6:	4b6f      	ldr	r3, [pc, #444]	@ (8005a64 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058a8:	68db      	ldr	r3, [r3, #12]
 80058aa:	f003 0203 	and.w	r2, r3, #3
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d103      	bne.n	80058be <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
       ||
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d142      	bne.n	8005944 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80058be:	2301      	movs	r3, #1
 80058c0:	73fb      	strb	r3, [r7, #15]
 80058c2:	e03f      	b.n	8005944 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	2b03      	cmp	r3, #3
 80058ca:	d018      	beq.n	80058fe <RCCEx_PLLSAI1_Config+0x72>
 80058cc:	2b03      	cmp	r3, #3
 80058ce:	d825      	bhi.n	800591c <RCCEx_PLLSAI1_Config+0x90>
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	d002      	beq.n	80058da <RCCEx_PLLSAI1_Config+0x4e>
 80058d4:	2b02      	cmp	r3, #2
 80058d6:	d009      	beq.n	80058ec <RCCEx_PLLSAI1_Config+0x60>
 80058d8:	e020      	b.n	800591c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80058da:	4b62      	ldr	r3, [pc, #392]	@ (8005a64 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f003 0302 	and.w	r3, r3, #2
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d11d      	bne.n	8005922 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80058e6:	2301      	movs	r3, #1
 80058e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058ea:	e01a      	b.n	8005922 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80058ec:	4b5d      	ldr	r3, [pc, #372]	@ (8005a64 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d116      	bne.n	8005926 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80058f8:	2301      	movs	r3, #1
 80058fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058fc:	e013      	b.n	8005926 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80058fe:	4b59      	ldr	r3, [pc, #356]	@ (8005a64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005906:	2b00      	cmp	r3, #0
 8005908:	d10f      	bne.n	800592a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800590a:	4b56      	ldr	r3, [pc, #344]	@ (8005a64 <RCCEx_PLLSAI1_Config+0x1d8>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005912:	2b00      	cmp	r3, #0
 8005914:	d109      	bne.n	800592a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800591a:	e006      	b.n	800592a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	73fb      	strb	r3, [r7, #15]
      break;
 8005920:	e004      	b.n	800592c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005922:	bf00      	nop
 8005924:	e002      	b.n	800592c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005926:	bf00      	nop
 8005928:	e000      	b.n	800592c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800592a:	bf00      	nop
    }

    if(status == HAL_OK)
 800592c:	7bfb      	ldrb	r3, [r7, #15]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d108      	bne.n	8005944 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8005932:	4b4c      	ldr	r3, [pc, #304]	@ (8005a64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005934:	68db      	ldr	r3, [r3, #12]
 8005936:	f023 0203 	bic.w	r2, r3, #3
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4949      	ldr	r1, [pc, #292]	@ (8005a64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005940:	4313      	orrs	r3, r2
 8005942:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005944:	7bfb      	ldrb	r3, [r7, #15]
 8005946:	2b00      	cmp	r3, #0
 8005948:	f040 8086 	bne.w	8005a58 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800594c:	4b45      	ldr	r3, [pc, #276]	@ (8005a64 <RCCEx_PLLSAI1_Config+0x1d8>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a44      	ldr	r2, [pc, #272]	@ (8005a64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005952:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005956:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005958:	f7fd fa92 	bl	8002e80 <HAL_GetTick>
 800595c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800595e:	e009      	b.n	8005974 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005960:	f7fd fa8e 	bl	8002e80 <HAL_GetTick>
 8005964:	4602      	mov	r2, r0
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	1ad3      	subs	r3, r2, r3
 800596a:	2b02      	cmp	r3, #2
 800596c:	d902      	bls.n	8005974 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800596e:	2303      	movs	r3, #3
 8005970:	73fb      	strb	r3, [r7, #15]
        break;
 8005972:	e005      	b.n	8005980 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005974:	4b3b      	ldr	r3, [pc, #236]	@ (8005a64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800597c:	2b00      	cmp	r3, #0
 800597e:	d1ef      	bne.n	8005960 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005980:	7bfb      	ldrb	r3, [r7, #15]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d168      	bne.n	8005a58 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d113      	bne.n	80059b4 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800598c:	4b35      	ldr	r3, [pc, #212]	@ (8005a64 <RCCEx_PLLSAI1_Config+0x1d8>)
 800598e:	691a      	ldr	r2, [r3, #16]
 8005990:	4b35      	ldr	r3, [pc, #212]	@ (8005a68 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005992:	4013      	ands	r3, r2
 8005994:	687a      	ldr	r2, [r7, #4]
 8005996:	6892      	ldr	r2, [r2, #8]
 8005998:	0211      	lsls	r1, r2, #8
 800599a:	687a      	ldr	r2, [r7, #4]
 800599c:	68d2      	ldr	r2, [r2, #12]
 800599e:	06d2      	lsls	r2, r2, #27
 80059a0:	4311      	orrs	r1, r2
 80059a2:	687a      	ldr	r2, [r7, #4]
 80059a4:	6852      	ldr	r2, [r2, #4]
 80059a6:	3a01      	subs	r2, #1
 80059a8:	0112      	lsls	r2, r2, #4
 80059aa:	430a      	orrs	r2, r1
 80059ac:	492d      	ldr	r1, [pc, #180]	@ (8005a64 <RCCEx_PLLSAI1_Config+0x1d8>)
 80059ae:	4313      	orrs	r3, r2
 80059b0:	610b      	str	r3, [r1, #16]
 80059b2:	e02d      	b.n	8005a10 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	d115      	bne.n	80059e6 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80059ba:	4b2a      	ldr	r3, [pc, #168]	@ (8005a64 <RCCEx_PLLSAI1_Config+0x1d8>)
 80059bc:	691a      	ldr	r2, [r3, #16]
 80059be:	4b2b      	ldr	r3, [pc, #172]	@ (8005a6c <RCCEx_PLLSAI1_Config+0x1e0>)
 80059c0:	4013      	ands	r3, r2
 80059c2:	687a      	ldr	r2, [r7, #4]
 80059c4:	6892      	ldr	r2, [r2, #8]
 80059c6:	0211      	lsls	r1, r2, #8
 80059c8:	687a      	ldr	r2, [r7, #4]
 80059ca:	6912      	ldr	r2, [r2, #16]
 80059cc:	0852      	lsrs	r2, r2, #1
 80059ce:	3a01      	subs	r2, #1
 80059d0:	0552      	lsls	r2, r2, #21
 80059d2:	4311      	orrs	r1, r2
 80059d4:	687a      	ldr	r2, [r7, #4]
 80059d6:	6852      	ldr	r2, [r2, #4]
 80059d8:	3a01      	subs	r2, #1
 80059da:	0112      	lsls	r2, r2, #4
 80059dc:	430a      	orrs	r2, r1
 80059de:	4921      	ldr	r1, [pc, #132]	@ (8005a64 <RCCEx_PLLSAI1_Config+0x1d8>)
 80059e0:	4313      	orrs	r3, r2
 80059e2:	610b      	str	r3, [r1, #16]
 80059e4:	e014      	b.n	8005a10 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80059e6:	4b1f      	ldr	r3, [pc, #124]	@ (8005a64 <RCCEx_PLLSAI1_Config+0x1d8>)
 80059e8:	691a      	ldr	r2, [r3, #16]
 80059ea:	4b21      	ldr	r3, [pc, #132]	@ (8005a70 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059ec:	4013      	ands	r3, r2
 80059ee:	687a      	ldr	r2, [r7, #4]
 80059f0:	6892      	ldr	r2, [r2, #8]
 80059f2:	0211      	lsls	r1, r2, #8
 80059f4:	687a      	ldr	r2, [r7, #4]
 80059f6:	6952      	ldr	r2, [r2, #20]
 80059f8:	0852      	lsrs	r2, r2, #1
 80059fa:	3a01      	subs	r2, #1
 80059fc:	0652      	lsls	r2, r2, #25
 80059fe:	4311      	orrs	r1, r2
 8005a00:	687a      	ldr	r2, [r7, #4]
 8005a02:	6852      	ldr	r2, [r2, #4]
 8005a04:	3a01      	subs	r2, #1
 8005a06:	0112      	lsls	r2, r2, #4
 8005a08:	430a      	orrs	r2, r1
 8005a0a:	4916      	ldr	r1, [pc, #88]	@ (8005a64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005a10:	4b14      	ldr	r3, [pc, #80]	@ (8005a64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a13      	ldr	r2, [pc, #76]	@ (8005a64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005a16:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005a1a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a1c:	f7fd fa30 	bl	8002e80 <HAL_GetTick>
 8005a20:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005a22:	e009      	b.n	8005a38 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005a24:	f7fd fa2c 	bl	8002e80 <HAL_GetTick>
 8005a28:	4602      	mov	r2, r0
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	1ad3      	subs	r3, r2, r3
 8005a2e:	2b02      	cmp	r3, #2
 8005a30:	d902      	bls.n	8005a38 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005a32:	2303      	movs	r3, #3
 8005a34:	73fb      	strb	r3, [r7, #15]
          break;
 8005a36:	e005      	b.n	8005a44 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005a38:	4b0a      	ldr	r3, [pc, #40]	@ (8005a64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d0ef      	beq.n	8005a24 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005a44:	7bfb      	ldrb	r3, [r7, #15]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d106      	bne.n	8005a58 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005a4a:	4b06      	ldr	r3, [pc, #24]	@ (8005a64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005a4c:	691a      	ldr	r2, [r3, #16]
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	699b      	ldr	r3, [r3, #24]
 8005a52:	4904      	ldr	r1, [pc, #16]	@ (8005a64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005a54:	4313      	orrs	r3, r2
 8005a56:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005a58:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	3710      	adds	r7, #16
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd80      	pop	{r7, pc}
 8005a62:	bf00      	nop
 8005a64:	40021000 	.word	0x40021000
 8005a68:	07ff800f 	.word	0x07ff800f
 8005a6c:	ff9f800f 	.word	0xff9f800f
 8005a70:	f9ff800f 	.word	0xf9ff800f

08005a74 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b084      	sub	sp, #16
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
 8005a7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005a82:	4b72      	ldr	r3, [pc, #456]	@ (8005c4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a84:	68db      	ldr	r3, [r3, #12]
 8005a86:	f003 0303 	and.w	r3, r3, #3
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d00e      	beq.n	8005aac <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005a8e:	4b6f      	ldr	r3, [pc, #444]	@ (8005c4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a90:	68db      	ldr	r3, [r3, #12]
 8005a92:	f003 0203 	and.w	r2, r3, #3
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	429a      	cmp	r2, r3
 8005a9c:	d103      	bne.n	8005aa6 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
       ||
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d142      	bne.n	8005b2c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	73fb      	strb	r3, [r7, #15]
 8005aaa:	e03f      	b.n	8005b2c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	2b03      	cmp	r3, #3
 8005ab2:	d018      	beq.n	8005ae6 <RCCEx_PLLSAI2_Config+0x72>
 8005ab4:	2b03      	cmp	r3, #3
 8005ab6:	d825      	bhi.n	8005b04 <RCCEx_PLLSAI2_Config+0x90>
 8005ab8:	2b01      	cmp	r3, #1
 8005aba:	d002      	beq.n	8005ac2 <RCCEx_PLLSAI2_Config+0x4e>
 8005abc:	2b02      	cmp	r3, #2
 8005abe:	d009      	beq.n	8005ad4 <RCCEx_PLLSAI2_Config+0x60>
 8005ac0:	e020      	b.n	8005b04 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005ac2:	4b62      	ldr	r3, [pc, #392]	@ (8005c4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f003 0302 	and.w	r3, r3, #2
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d11d      	bne.n	8005b0a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ad2:	e01a      	b.n	8005b0a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005ad4:	4b5d      	ldr	r3, [pc, #372]	@ (8005c4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d116      	bne.n	8005b0e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ae4:	e013      	b.n	8005b0e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005ae6:	4b59      	ldr	r3, [pc, #356]	@ (8005c4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d10f      	bne.n	8005b12 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005af2:	4b56      	ldr	r3, [pc, #344]	@ (8005c4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d109      	bne.n	8005b12 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005b02:	e006      	b.n	8005b12 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005b04:	2301      	movs	r3, #1
 8005b06:	73fb      	strb	r3, [r7, #15]
      break;
 8005b08:	e004      	b.n	8005b14 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005b0a:	bf00      	nop
 8005b0c:	e002      	b.n	8005b14 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005b0e:	bf00      	nop
 8005b10:	e000      	b.n	8005b14 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005b12:	bf00      	nop
    }

    if(status == HAL_OK)
 8005b14:	7bfb      	ldrb	r3, [r7, #15]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d108      	bne.n	8005b2c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8005b1a:	4b4c      	ldr	r3, [pc, #304]	@ (8005c4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b1c:	68db      	ldr	r3, [r3, #12]
 8005b1e:	f023 0203 	bic.w	r2, r3, #3
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4949      	ldr	r1, [pc, #292]	@ (8005c4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005b2c:	7bfb      	ldrb	r3, [r7, #15]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	f040 8086 	bne.w	8005c40 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005b34:	4b45      	ldr	r3, [pc, #276]	@ (8005c4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a44      	ldr	r2, [pc, #272]	@ (8005c4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b3e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b40:	f7fd f99e 	bl	8002e80 <HAL_GetTick>
 8005b44:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005b46:	e009      	b.n	8005b5c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005b48:	f7fd f99a 	bl	8002e80 <HAL_GetTick>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	1ad3      	subs	r3, r2, r3
 8005b52:	2b02      	cmp	r3, #2
 8005b54:	d902      	bls.n	8005b5c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005b56:	2303      	movs	r3, #3
 8005b58:	73fb      	strb	r3, [r7, #15]
        break;
 8005b5a:	e005      	b.n	8005b68 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005b5c:	4b3b      	ldr	r3, [pc, #236]	@ (8005c4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d1ef      	bne.n	8005b48 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005b68:	7bfb      	ldrb	r3, [r7, #15]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d168      	bne.n	8005c40 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d113      	bne.n	8005b9c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005b74:	4b35      	ldr	r3, [pc, #212]	@ (8005c4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b76:	695a      	ldr	r2, [r3, #20]
 8005b78:	4b35      	ldr	r3, [pc, #212]	@ (8005c50 <RCCEx_PLLSAI2_Config+0x1dc>)
 8005b7a:	4013      	ands	r3, r2
 8005b7c:	687a      	ldr	r2, [r7, #4]
 8005b7e:	6892      	ldr	r2, [r2, #8]
 8005b80:	0211      	lsls	r1, r2, #8
 8005b82:	687a      	ldr	r2, [r7, #4]
 8005b84:	68d2      	ldr	r2, [r2, #12]
 8005b86:	06d2      	lsls	r2, r2, #27
 8005b88:	4311      	orrs	r1, r2
 8005b8a:	687a      	ldr	r2, [r7, #4]
 8005b8c:	6852      	ldr	r2, [r2, #4]
 8005b8e:	3a01      	subs	r2, #1
 8005b90:	0112      	lsls	r2, r2, #4
 8005b92:	430a      	orrs	r2, r1
 8005b94:	492d      	ldr	r1, [pc, #180]	@ (8005c4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b96:	4313      	orrs	r3, r2
 8005b98:	614b      	str	r3, [r1, #20]
 8005b9a:	e02d      	b.n	8005bf8 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d115      	bne.n	8005bce <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005ba2:	4b2a      	ldr	r3, [pc, #168]	@ (8005c4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ba4:	695a      	ldr	r2, [r3, #20]
 8005ba6:	4b2b      	ldr	r3, [pc, #172]	@ (8005c54 <RCCEx_PLLSAI2_Config+0x1e0>)
 8005ba8:	4013      	ands	r3, r2
 8005baa:	687a      	ldr	r2, [r7, #4]
 8005bac:	6892      	ldr	r2, [r2, #8]
 8005bae:	0211      	lsls	r1, r2, #8
 8005bb0:	687a      	ldr	r2, [r7, #4]
 8005bb2:	6912      	ldr	r2, [r2, #16]
 8005bb4:	0852      	lsrs	r2, r2, #1
 8005bb6:	3a01      	subs	r2, #1
 8005bb8:	0552      	lsls	r2, r2, #21
 8005bba:	4311      	orrs	r1, r2
 8005bbc:	687a      	ldr	r2, [r7, #4]
 8005bbe:	6852      	ldr	r2, [r2, #4]
 8005bc0:	3a01      	subs	r2, #1
 8005bc2:	0112      	lsls	r2, r2, #4
 8005bc4:	430a      	orrs	r2, r1
 8005bc6:	4921      	ldr	r1, [pc, #132]	@ (8005c4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	614b      	str	r3, [r1, #20]
 8005bcc:	e014      	b.n	8005bf8 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005bce:	4b1f      	ldr	r3, [pc, #124]	@ (8005c4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005bd0:	695a      	ldr	r2, [r3, #20]
 8005bd2:	4b21      	ldr	r3, [pc, #132]	@ (8005c58 <RCCEx_PLLSAI2_Config+0x1e4>)
 8005bd4:	4013      	ands	r3, r2
 8005bd6:	687a      	ldr	r2, [r7, #4]
 8005bd8:	6892      	ldr	r2, [r2, #8]
 8005bda:	0211      	lsls	r1, r2, #8
 8005bdc:	687a      	ldr	r2, [r7, #4]
 8005bde:	6952      	ldr	r2, [r2, #20]
 8005be0:	0852      	lsrs	r2, r2, #1
 8005be2:	3a01      	subs	r2, #1
 8005be4:	0652      	lsls	r2, r2, #25
 8005be6:	4311      	orrs	r1, r2
 8005be8:	687a      	ldr	r2, [r7, #4]
 8005bea:	6852      	ldr	r2, [r2, #4]
 8005bec:	3a01      	subs	r2, #1
 8005bee:	0112      	lsls	r2, r2, #4
 8005bf0:	430a      	orrs	r2, r1
 8005bf2:	4916      	ldr	r1, [pc, #88]	@ (8005c4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005bf8:	4b14      	ldr	r3, [pc, #80]	@ (8005c4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a13      	ldr	r2, [pc, #76]	@ (8005c4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005bfe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c02:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c04:	f7fd f93c 	bl	8002e80 <HAL_GetTick>
 8005c08:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005c0a:	e009      	b.n	8005c20 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005c0c:	f7fd f938 	bl	8002e80 <HAL_GetTick>
 8005c10:	4602      	mov	r2, r0
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	1ad3      	subs	r3, r2, r3
 8005c16:	2b02      	cmp	r3, #2
 8005c18:	d902      	bls.n	8005c20 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005c1a:	2303      	movs	r3, #3
 8005c1c:	73fb      	strb	r3, [r7, #15]
          break;
 8005c1e:	e005      	b.n	8005c2c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005c20:	4b0a      	ldr	r3, [pc, #40]	@ (8005c4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d0ef      	beq.n	8005c0c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005c2c:	7bfb      	ldrb	r3, [r7, #15]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d106      	bne.n	8005c40 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005c32:	4b06      	ldr	r3, [pc, #24]	@ (8005c4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005c34:	695a      	ldr	r2, [r3, #20]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	699b      	ldr	r3, [r3, #24]
 8005c3a:	4904      	ldr	r1, [pc, #16]	@ (8005c4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005c40:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	3710      	adds	r7, #16
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}
 8005c4a:	bf00      	nop
 8005c4c:	40021000 	.word	0x40021000
 8005c50:	07ff800f 	.word	0x07ff800f
 8005c54:	ff9f800f 	.word	0xff9f800f
 8005c58:	f9ff800f 	.word	0xf9ff800f

08005c5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b082      	sub	sp, #8
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d101      	bne.n	8005c6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e049      	b.n	8005d02 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d106      	bne.n	8005c88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f7fc fa3c 	bl	8002100 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2202      	movs	r2, #2
 8005c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	3304      	adds	r3, #4
 8005c98:	4619      	mov	r1, r3
 8005c9a:	4610      	mov	r0, r2
 8005c9c:	f000 fb7a 	bl	8006394 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2201      	movs	r2, #1
 8005ccc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2201      	movs	r2, #1
 8005cd4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2201      	movs	r2, #1
 8005cdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2201      	movs	r2, #1
 8005cec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d00:	2300      	movs	r3, #0
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	3708      	adds	r7, #8
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}

08005d0a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005d0a:	b580      	push	{r7, lr}
 8005d0c:	b082      	sub	sp, #8
 8005d0e:	af00      	add	r7, sp, #0
 8005d10:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d101      	bne.n	8005d1c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005d18:	2301      	movs	r3, #1
 8005d1a:	e049      	b.n	8005db0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d22:	b2db      	uxtb	r3, r3
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d106      	bne.n	8005d36 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005d30:	6878      	ldr	r0, [r7, #4]
 8005d32:	f000 f841 	bl	8005db8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2202      	movs	r2, #2
 8005d3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681a      	ldr	r2, [r3, #0]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	3304      	adds	r3, #4
 8005d46:	4619      	mov	r1, r3
 8005d48:	4610      	mov	r0, r2
 8005d4a:	f000 fb23 	bl	8006394 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2201      	movs	r2, #1
 8005d52:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2201      	movs	r2, #1
 8005d5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2201      	movs	r2, #1
 8005d62:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2201      	movs	r2, #1
 8005d6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2201      	movs	r2, #1
 8005d72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2201      	movs	r2, #1
 8005d7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2201      	movs	r2, #1
 8005d82:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2201      	movs	r2, #1
 8005d8a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2201      	movs	r2, #1
 8005d92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2201      	movs	r2, #1
 8005d9a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2201      	movs	r2, #1
 8005da2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2201      	movs	r2, #1
 8005daa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005dae:	2300      	movs	r3, #0
}
 8005db0:	4618      	mov	r0, r3
 8005db2:	3708      	adds	r7, #8
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}

08005db8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b083      	sub	sp, #12
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005dc0:	bf00      	nop
 8005dc2:	370c      	adds	r7, #12
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dca:	4770      	bx	lr

08005dcc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b084      	sub	sp, #16
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
 8005dd4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d109      	bne.n	8005df0 <HAL_TIM_PWM_Start+0x24>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005de2:	b2db      	uxtb	r3, r3
 8005de4:	2b01      	cmp	r3, #1
 8005de6:	bf14      	ite	ne
 8005de8:	2301      	movne	r3, #1
 8005dea:	2300      	moveq	r3, #0
 8005dec:	b2db      	uxtb	r3, r3
 8005dee:	e03c      	b.n	8005e6a <HAL_TIM_PWM_Start+0x9e>
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	2b04      	cmp	r3, #4
 8005df4:	d109      	bne.n	8005e0a <HAL_TIM_PWM_Start+0x3e>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005dfc:	b2db      	uxtb	r3, r3
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	bf14      	ite	ne
 8005e02:	2301      	movne	r3, #1
 8005e04:	2300      	moveq	r3, #0
 8005e06:	b2db      	uxtb	r3, r3
 8005e08:	e02f      	b.n	8005e6a <HAL_TIM_PWM_Start+0x9e>
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	2b08      	cmp	r3, #8
 8005e0e:	d109      	bne.n	8005e24 <HAL_TIM_PWM_Start+0x58>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	2b01      	cmp	r3, #1
 8005e1a:	bf14      	ite	ne
 8005e1c:	2301      	movne	r3, #1
 8005e1e:	2300      	moveq	r3, #0
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	e022      	b.n	8005e6a <HAL_TIM_PWM_Start+0x9e>
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	2b0c      	cmp	r3, #12
 8005e28:	d109      	bne.n	8005e3e <HAL_TIM_PWM_Start+0x72>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	2b01      	cmp	r3, #1
 8005e34:	bf14      	ite	ne
 8005e36:	2301      	movne	r3, #1
 8005e38:	2300      	moveq	r3, #0
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	e015      	b.n	8005e6a <HAL_TIM_PWM_Start+0x9e>
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	2b10      	cmp	r3, #16
 8005e42:	d109      	bne.n	8005e58 <HAL_TIM_PWM_Start+0x8c>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e4a:	b2db      	uxtb	r3, r3
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	bf14      	ite	ne
 8005e50:	2301      	movne	r3, #1
 8005e52:	2300      	moveq	r3, #0
 8005e54:	b2db      	uxtb	r3, r3
 8005e56:	e008      	b.n	8005e6a <HAL_TIM_PWM_Start+0x9e>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005e5e:	b2db      	uxtb	r3, r3
 8005e60:	2b01      	cmp	r3, #1
 8005e62:	bf14      	ite	ne
 8005e64:	2301      	movne	r3, #1
 8005e66:	2300      	moveq	r3, #0
 8005e68:	b2db      	uxtb	r3, r3
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d001      	beq.n	8005e72 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	e09c      	b.n	8005fac <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d104      	bne.n	8005e82 <HAL_TIM_PWM_Start+0xb6>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2202      	movs	r2, #2
 8005e7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e80:	e023      	b.n	8005eca <HAL_TIM_PWM_Start+0xfe>
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	2b04      	cmp	r3, #4
 8005e86:	d104      	bne.n	8005e92 <HAL_TIM_PWM_Start+0xc6>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2202      	movs	r2, #2
 8005e8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e90:	e01b      	b.n	8005eca <HAL_TIM_PWM_Start+0xfe>
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	2b08      	cmp	r3, #8
 8005e96:	d104      	bne.n	8005ea2 <HAL_TIM_PWM_Start+0xd6>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2202      	movs	r2, #2
 8005e9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ea0:	e013      	b.n	8005eca <HAL_TIM_PWM_Start+0xfe>
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	2b0c      	cmp	r3, #12
 8005ea6:	d104      	bne.n	8005eb2 <HAL_TIM_PWM_Start+0xe6>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2202      	movs	r2, #2
 8005eac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005eb0:	e00b      	b.n	8005eca <HAL_TIM_PWM_Start+0xfe>
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	2b10      	cmp	r3, #16
 8005eb6:	d104      	bne.n	8005ec2 <HAL_TIM_PWM_Start+0xf6>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2202      	movs	r2, #2
 8005ebc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ec0:	e003      	b.n	8005eca <HAL_TIM_PWM_Start+0xfe>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2202      	movs	r2, #2
 8005ec6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	6839      	ldr	r1, [r7, #0]
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	f000 feab 	bl	8006c2e <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4a35      	ldr	r2, [pc, #212]	@ (8005fb4 <HAL_TIM_PWM_Start+0x1e8>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d013      	beq.n	8005f0a <HAL_TIM_PWM_Start+0x13e>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4a34      	ldr	r2, [pc, #208]	@ (8005fb8 <HAL_TIM_PWM_Start+0x1ec>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d00e      	beq.n	8005f0a <HAL_TIM_PWM_Start+0x13e>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a32      	ldr	r2, [pc, #200]	@ (8005fbc <HAL_TIM_PWM_Start+0x1f0>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d009      	beq.n	8005f0a <HAL_TIM_PWM_Start+0x13e>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4a31      	ldr	r2, [pc, #196]	@ (8005fc0 <HAL_TIM_PWM_Start+0x1f4>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d004      	beq.n	8005f0a <HAL_TIM_PWM_Start+0x13e>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a2f      	ldr	r2, [pc, #188]	@ (8005fc4 <HAL_TIM_PWM_Start+0x1f8>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d101      	bne.n	8005f0e <HAL_TIM_PWM_Start+0x142>
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e000      	b.n	8005f10 <HAL_TIM_PWM_Start+0x144>
 8005f0e:	2300      	movs	r3, #0
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d007      	beq.n	8005f24 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005f22:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a22      	ldr	r2, [pc, #136]	@ (8005fb4 <HAL_TIM_PWM_Start+0x1e8>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d01d      	beq.n	8005f6a <HAL_TIM_PWM_Start+0x19e>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f36:	d018      	beq.n	8005f6a <HAL_TIM_PWM_Start+0x19e>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a22      	ldr	r2, [pc, #136]	@ (8005fc8 <HAL_TIM_PWM_Start+0x1fc>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d013      	beq.n	8005f6a <HAL_TIM_PWM_Start+0x19e>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4a21      	ldr	r2, [pc, #132]	@ (8005fcc <HAL_TIM_PWM_Start+0x200>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d00e      	beq.n	8005f6a <HAL_TIM_PWM_Start+0x19e>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a1f      	ldr	r2, [pc, #124]	@ (8005fd0 <HAL_TIM_PWM_Start+0x204>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d009      	beq.n	8005f6a <HAL_TIM_PWM_Start+0x19e>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a17      	ldr	r2, [pc, #92]	@ (8005fb8 <HAL_TIM_PWM_Start+0x1ec>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d004      	beq.n	8005f6a <HAL_TIM_PWM_Start+0x19e>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a15      	ldr	r2, [pc, #84]	@ (8005fbc <HAL_TIM_PWM_Start+0x1f0>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d115      	bne.n	8005f96 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	689a      	ldr	r2, [r3, #8]
 8005f70:	4b18      	ldr	r3, [pc, #96]	@ (8005fd4 <HAL_TIM_PWM_Start+0x208>)
 8005f72:	4013      	ands	r3, r2
 8005f74:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2b06      	cmp	r3, #6
 8005f7a:	d015      	beq.n	8005fa8 <HAL_TIM_PWM_Start+0x1dc>
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f82:	d011      	beq.n	8005fa8 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f042 0201 	orr.w	r2, r2, #1
 8005f92:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f94:	e008      	b.n	8005fa8 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f042 0201 	orr.w	r2, r2, #1
 8005fa4:	601a      	str	r2, [r3, #0]
 8005fa6:	e000      	b.n	8005faa <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fa8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005faa:	2300      	movs	r3, #0
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3710      	adds	r7, #16
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}
 8005fb4:	40012c00 	.word	0x40012c00
 8005fb8:	40013400 	.word	0x40013400
 8005fbc:	40014000 	.word	0x40014000
 8005fc0:	40014400 	.word	0x40014400
 8005fc4:	40014800 	.word	0x40014800
 8005fc8:	40000400 	.word	0x40000400
 8005fcc:	40000800 	.word	0x40000800
 8005fd0:	40000c00 	.word	0x40000c00
 8005fd4:	00010007 	.word	0x00010007

08005fd8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b086      	sub	sp, #24
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	60f8      	str	r0, [r7, #12]
 8005fe0:	60b9      	str	r1, [r7, #8]
 8005fe2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fee:	2b01      	cmp	r3, #1
 8005ff0:	d101      	bne.n	8005ff6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005ff2:	2302      	movs	r3, #2
 8005ff4:	e0ff      	b.n	80061f6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	2201      	movs	r2, #1
 8005ffa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2b14      	cmp	r3, #20
 8006002:	f200 80f0 	bhi.w	80061e6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006006:	a201      	add	r2, pc, #4	@ (adr r2, 800600c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800600c:	08006061 	.word	0x08006061
 8006010:	080061e7 	.word	0x080061e7
 8006014:	080061e7 	.word	0x080061e7
 8006018:	080061e7 	.word	0x080061e7
 800601c:	080060a1 	.word	0x080060a1
 8006020:	080061e7 	.word	0x080061e7
 8006024:	080061e7 	.word	0x080061e7
 8006028:	080061e7 	.word	0x080061e7
 800602c:	080060e3 	.word	0x080060e3
 8006030:	080061e7 	.word	0x080061e7
 8006034:	080061e7 	.word	0x080061e7
 8006038:	080061e7 	.word	0x080061e7
 800603c:	08006123 	.word	0x08006123
 8006040:	080061e7 	.word	0x080061e7
 8006044:	080061e7 	.word	0x080061e7
 8006048:	080061e7 	.word	0x080061e7
 800604c:	08006165 	.word	0x08006165
 8006050:	080061e7 	.word	0x080061e7
 8006054:	080061e7 	.word	0x080061e7
 8006058:	080061e7 	.word	0x080061e7
 800605c:	080061a5 	.word	0x080061a5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	68b9      	ldr	r1, [r7, #8]
 8006066:	4618      	mov	r0, r3
 8006068:	f000 fa34 	bl	80064d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	699a      	ldr	r2, [r3, #24]
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f042 0208 	orr.w	r2, r2, #8
 800607a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	699a      	ldr	r2, [r3, #24]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f022 0204 	bic.w	r2, r2, #4
 800608a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	6999      	ldr	r1, [r3, #24]
 8006092:	68bb      	ldr	r3, [r7, #8]
 8006094:	691a      	ldr	r2, [r3, #16]
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	430a      	orrs	r2, r1
 800609c:	619a      	str	r2, [r3, #24]
      break;
 800609e:	e0a5      	b.n	80061ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	68b9      	ldr	r1, [r7, #8]
 80060a6:	4618      	mov	r0, r3
 80060a8:	f000 faa6 	bl	80065f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	699a      	ldr	r2, [r3, #24]
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80060ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	699a      	ldr	r2, [r3, #24]
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	6999      	ldr	r1, [r3, #24]
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	691b      	ldr	r3, [r3, #16]
 80060d6:	021a      	lsls	r2, r3, #8
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	430a      	orrs	r2, r1
 80060de:	619a      	str	r2, [r3, #24]
      break;
 80060e0:	e084      	b.n	80061ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	68b9      	ldr	r1, [r7, #8]
 80060e8:	4618      	mov	r0, r3
 80060ea:	f000 fb11 	bl	8006710 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	69da      	ldr	r2, [r3, #28]
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f042 0208 	orr.w	r2, r2, #8
 80060fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	69da      	ldr	r2, [r3, #28]
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f022 0204 	bic.w	r2, r2, #4
 800610c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	69d9      	ldr	r1, [r3, #28]
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	691a      	ldr	r2, [r3, #16]
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	430a      	orrs	r2, r1
 800611e:	61da      	str	r2, [r3, #28]
      break;
 8006120:	e064      	b.n	80061ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	68b9      	ldr	r1, [r7, #8]
 8006128:	4618      	mov	r0, r3
 800612a:	f000 fb7b 	bl	8006824 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	69da      	ldr	r2, [r3, #28]
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800613c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	69da      	ldr	r2, [r3, #28]
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800614c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	69d9      	ldr	r1, [r3, #28]
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	691b      	ldr	r3, [r3, #16]
 8006158:	021a      	lsls	r2, r3, #8
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	430a      	orrs	r2, r1
 8006160:	61da      	str	r2, [r3, #28]
      break;
 8006162:	e043      	b.n	80061ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	68b9      	ldr	r1, [r7, #8]
 800616a:	4618      	mov	r0, r3
 800616c:	f000 fbc4 	bl	80068f8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f042 0208 	orr.w	r2, r2, #8
 800617e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f022 0204 	bic.w	r2, r2, #4
 800618e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	691a      	ldr	r2, [r3, #16]
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	430a      	orrs	r2, r1
 80061a0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80061a2:	e023      	b.n	80061ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	68b9      	ldr	r1, [r7, #8]
 80061aa:	4618      	mov	r0, r3
 80061ac:	f000 fc08 	bl	80069c0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061be:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061ce:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	691b      	ldr	r3, [r3, #16]
 80061da:	021a      	lsls	r2, r3, #8
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	430a      	orrs	r2, r1
 80061e2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80061e4:	e002      	b.n	80061ec <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80061e6:	2301      	movs	r3, #1
 80061e8:	75fb      	strb	r3, [r7, #23]
      break;
 80061ea:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2200      	movs	r2, #0
 80061f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80061f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80061f6:	4618      	mov	r0, r3
 80061f8:	3718      	adds	r7, #24
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}
 80061fe:	bf00      	nop

08006200 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b084      	sub	sp, #16
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
 8006208:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800620a:	2300      	movs	r3, #0
 800620c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006214:	2b01      	cmp	r3, #1
 8006216:	d101      	bne.n	800621c <HAL_TIM_ConfigClockSource+0x1c>
 8006218:	2302      	movs	r3, #2
 800621a:	e0b6      	b.n	800638a <HAL_TIM_ConfigClockSource+0x18a>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2201      	movs	r2, #1
 8006220:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2202      	movs	r2, #2
 8006228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	689b      	ldr	r3, [r3, #8]
 8006232:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800623a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800623e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006246:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	68ba      	ldr	r2, [r7, #8]
 800624e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006258:	d03e      	beq.n	80062d8 <HAL_TIM_ConfigClockSource+0xd8>
 800625a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800625e:	f200 8087 	bhi.w	8006370 <HAL_TIM_ConfigClockSource+0x170>
 8006262:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006266:	f000 8086 	beq.w	8006376 <HAL_TIM_ConfigClockSource+0x176>
 800626a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800626e:	d87f      	bhi.n	8006370 <HAL_TIM_ConfigClockSource+0x170>
 8006270:	2b70      	cmp	r3, #112	@ 0x70
 8006272:	d01a      	beq.n	80062aa <HAL_TIM_ConfigClockSource+0xaa>
 8006274:	2b70      	cmp	r3, #112	@ 0x70
 8006276:	d87b      	bhi.n	8006370 <HAL_TIM_ConfigClockSource+0x170>
 8006278:	2b60      	cmp	r3, #96	@ 0x60
 800627a:	d050      	beq.n	800631e <HAL_TIM_ConfigClockSource+0x11e>
 800627c:	2b60      	cmp	r3, #96	@ 0x60
 800627e:	d877      	bhi.n	8006370 <HAL_TIM_ConfigClockSource+0x170>
 8006280:	2b50      	cmp	r3, #80	@ 0x50
 8006282:	d03c      	beq.n	80062fe <HAL_TIM_ConfigClockSource+0xfe>
 8006284:	2b50      	cmp	r3, #80	@ 0x50
 8006286:	d873      	bhi.n	8006370 <HAL_TIM_ConfigClockSource+0x170>
 8006288:	2b40      	cmp	r3, #64	@ 0x40
 800628a:	d058      	beq.n	800633e <HAL_TIM_ConfigClockSource+0x13e>
 800628c:	2b40      	cmp	r3, #64	@ 0x40
 800628e:	d86f      	bhi.n	8006370 <HAL_TIM_ConfigClockSource+0x170>
 8006290:	2b30      	cmp	r3, #48	@ 0x30
 8006292:	d064      	beq.n	800635e <HAL_TIM_ConfigClockSource+0x15e>
 8006294:	2b30      	cmp	r3, #48	@ 0x30
 8006296:	d86b      	bhi.n	8006370 <HAL_TIM_ConfigClockSource+0x170>
 8006298:	2b20      	cmp	r3, #32
 800629a:	d060      	beq.n	800635e <HAL_TIM_ConfigClockSource+0x15e>
 800629c:	2b20      	cmp	r3, #32
 800629e:	d867      	bhi.n	8006370 <HAL_TIM_ConfigClockSource+0x170>
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d05c      	beq.n	800635e <HAL_TIM_ConfigClockSource+0x15e>
 80062a4:	2b10      	cmp	r3, #16
 80062a6:	d05a      	beq.n	800635e <HAL_TIM_ConfigClockSource+0x15e>
 80062a8:	e062      	b.n	8006370 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80062ba:	f000 fc98 	bl	8006bee <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	689b      	ldr	r3, [r3, #8]
 80062c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80062cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	68ba      	ldr	r2, [r7, #8]
 80062d4:	609a      	str	r2, [r3, #8]
      break;
 80062d6:	e04f      	b.n	8006378 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80062e8:	f000 fc81 	bl	8006bee <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	689a      	ldr	r2, [r3, #8]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80062fa:	609a      	str	r2, [r3, #8]
      break;
 80062fc:	e03c      	b.n	8006378 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800630a:	461a      	mov	r2, r3
 800630c:	f000 fbbe 	bl	8006a8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	2150      	movs	r1, #80	@ 0x50
 8006316:	4618      	mov	r0, r3
 8006318:	f000 fc4e 	bl	8006bb8 <TIM_ITRx_SetConfig>
      break;
 800631c:	e02c      	b.n	8006378 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800632a:	461a      	mov	r2, r3
 800632c:	f000 fc02 	bl	8006b34 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	2160      	movs	r1, #96	@ 0x60
 8006336:	4618      	mov	r0, r3
 8006338:	f000 fc3e 	bl	8006bb8 <TIM_ITRx_SetConfig>
      break;
 800633c:	e01c      	b.n	8006378 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800634a:	461a      	mov	r2, r3
 800634c:	f000 fb9e 	bl	8006a8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	2140      	movs	r1, #64	@ 0x40
 8006356:	4618      	mov	r0, r3
 8006358:	f000 fc2e 	bl	8006bb8 <TIM_ITRx_SetConfig>
      break;
 800635c:	e00c      	b.n	8006378 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681a      	ldr	r2, [r3, #0]
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	4619      	mov	r1, r3
 8006368:	4610      	mov	r0, r2
 800636a:	f000 fc25 	bl	8006bb8 <TIM_ITRx_SetConfig>
      break;
 800636e:	e003      	b.n	8006378 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006370:	2301      	movs	r3, #1
 8006372:	73fb      	strb	r3, [r7, #15]
      break;
 8006374:	e000      	b.n	8006378 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006376:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2201      	movs	r2, #1
 800637c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2200      	movs	r2, #0
 8006384:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006388:	7bfb      	ldrb	r3, [r7, #15]
}
 800638a:	4618      	mov	r0, r3
 800638c:	3710      	adds	r7, #16
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}
	...

08006394 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006394:	b480      	push	{r7}
 8006396:	b085      	sub	sp, #20
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
 800639c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	4a43      	ldr	r2, [pc, #268]	@ (80064b4 <TIM_Base_SetConfig+0x120>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d013      	beq.n	80063d4 <TIM_Base_SetConfig+0x40>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063b2:	d00f      	beq.n	80063d4 <TIM_Base_SetConfig+0x40>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	4a40      	ldr	r2, [pc, #256]	@ (80064b8 <TIM_Base_SetConfig+0x124>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d00b      	beq.n	80063d4 <TIM_Base_SetConfig+0x40>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	4a3f      	ldr	r2, [pc, #252]	@ (80064bc <TIM_Base_SetConfig+0x128>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d007      	beq.n	80063d4 <TIM_Base_SetConfig+0x40>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	4a3e      	ldr	r2, [pc, #248]	@ (80064c0 <TIM_Base_SetConfig+0x12c>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d003      	beq.n	80063d4 <TIM_Base_SetConfig+0x40>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	4a3d      	ldr	r2, [pc, #244]	@ (80064c4 <TIM_Base_SetConfig+0x130>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d108      	bne.n	80063e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	68fa      	ldr	r2, [r7, #12]
 80063e2:	4313      	orrs	r3, r2
 80063e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	4a32      	ldr	r2, [pc, #200]	@ (80064b4 <TIM_Base_SetConfig+0x120>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d01f      	beq.n	800642e <TIM_Base_SetConfig+0x9a>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063f4:	d01b      	beq.n	800642e <TIM_Base_SetConfig+0x9a>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	4a2f      	ldr	r2, [pc, #188]	@ (80064b8 <TIM_Base_SetConfig+0x124>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d017      	beq.n	800642e <TIM_Base_SetConfig+0x9a>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	4a2e      	ldr	r2, [pc, #184]	@ (80064bc <TIM_Base_SetConfig+0x128>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d013      	beq.n	800642e <TIM_Base_SetConfig+0x9a>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	4a2d      	ldr	r2, [pc, #180]	@ (80064c0 <TIM_Base_SetConfig+0x12c>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d00f      	beq.n	800642e <TIM_Base_SetConfig+0x9a>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	4a2c      	ldr	r2, [pc, #176]	@ (80064c4 <TIM_Base_SetConfig+0x130>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d00b      	beq.n	800642e <TIM_Base_SetConfig+0x9a>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	4a2b      	ldr	r2, [pc, #172]	@ (80064c8 <TIM_Base_SetConfig+0x134>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d007      	beq.n	800642e <TIM_Base_SetConfig+0x9a>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	4a2a      	ldr	r2, [pc, #168]	@ (80064cc <TIM_Base_SetConfig+0x138>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d003      	beq.n	800642e <TIM_Base_SetConfig+0x9a>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	4a29      	ldr	r2, [pc, #164]	@ (80064d0 <TIM_Base_SetConfig+0x13c>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d108      	bne.n	8006440 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006434:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	68db      	ldr	r3, [r3, #12]
 800643a:	68fa      	ldr	r2, [r7, #12]
 800643c:	4313      	orrs	r3, r2
 800643e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	695b      	ldr	r3, [r3, #20]
 800644a:	4313      	orrs	r3, r2
 800644c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	689a      	ldr	r2, [r3, #8]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	681a      	ldr	r2, [r3, #0]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	4a14      	ldr	r2, [pc, #80]	@ (80064b4 <TIM_Base_SetConfig+0x120>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d00f      	beq.n	8006486 <TIM_Base_SetConfig+0xf2>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	4a16      	ldr	r2, [pc, #88]	@ (80064c4 <TIM_Base_SetConfig+0x130>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d00b      	beq.n	8006486 <TIM_Base_SetConfig+0xf2>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	4a15      	ldr	r2, [pc, #84]	@ (80064c8 <TIM_Base_SetConfig+0x134>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d007      	beq.n	8006486 <TIM_Base_SetConfig+0xf2>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	4a14      	ldr	r2, [pc, #80]	@ (80064cc <TIM_Base_SetConfig+0x138>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d003      	beq.n	8006486 <TIM_Base_SetConfig+0xf2>
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	4a13      	ldr	r2, [pc, #76]	@ (80064d0 <TIM_Base_SetConfig+0x13c>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d103      	bne.n	800648e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	691a      	ldr	r2, [r3, #16]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f043 0204 	orr.w	r2, r3, #4
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2201      	movs	r2, #1
 800649e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	68fa      	ldr	r2, [r7, #12]
 80064a4:	601a      	str	r2, [r3, #0]
}
 80064a6:	bf00      	nop
 80064a8:	3714      	adds	r7, #20
 80064aa:	46bd      	mov	sp, r7
 80064ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b0:	4770      	bx	lr
 80064b2:	bf00      	nop
 80064b4:	40012c00 	.word	0x40012c00
 80064b8:	40000400 	.word	0x40000400
 80064bc:	40000800 	.word	0x40000800
 80064c0:	40000c00 	.word	0x40000c00
 80064c4:	40013400 	.word	0x40013400
 80064c8:	40014000 	.word	0x40014000
 80064cc:	40014400 	.word	0x40014400
 80064d0:	40014800 	.word	0x40014800

080064d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80064d4:	b480      	push	{r7}
 80064d6:	b087      	sub	sp, #28
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
 80064dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6a1b      	ldr	r3, [r3, #32]
 80064e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6a1b      	ldr	r3, [r3, #32]
 80064e8:	f023 0201 	bic.w	r2, r3, #1
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	699b      	ldr	r3, [r3, #24]
 80064fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006502:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006506:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	f023 0303 	bic.w	r3, r3, #3
 800650e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	68fa      	ldr	r2, [r7, #12]
 8006516:	4313      	orrs	r3, r2
 8006518:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	f023 0302 	bic.w	r3, r3, #2
 8006520:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	689b      	ldr	r3, [r3, #8]
 8006526:	697a      	ldr	r2, [r7, #20]
 8006528:	4313      	orrs	r3, r2
 800652a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	4a2d      	ldr	r2, [pc, #180]	@ (80065e4 <TIM_OC1_SetConfig+0x110>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d00f      	beq.n	8006554 <TIM_OC1_SetConfig+0x80>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	4a2c      	ldr	r2, [pc, #176]	@ (80065e8 <TIM_OC1_SetConfig+0x114>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d00b      	beq.n	8006554 <TIM_OC1_SetConfig+0x80>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	4a2b      	ldr	r2, [pc, #172]	@ (80065ec <TIM_OC1_SetConfig+0x118>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d007      	beq.n	8006554 <TIM_OC1_SetConfig+0x80>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	4a2a      	ldr	r2, [pc, #168]	@ (80065f0 <TIM_OC1_SetConfig+0x11c>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d003      	beq.n	8006554 <TIM_OC1_SetConfig+0x80>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	4a29      	ldr	r2, [pc, #164]	@ (80065f4 <TIM_OC1_SetConfig+0x120>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d10e      	bne.n	8006572 <TIM_OC1_SetConfig+0x9e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6a1b      	ldr	r3, [r3, #32]
 8006558:	f023 0204 	bic.w	r2, r3, #4
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	f023 0308 	bic.w	r3, r3, #8
 8006566:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	68db      	ldr	r3, [r3, #12]
 800656c:	697a      	ldr	r2, [r7, #20]
 800656e:	4313      	orrs	r3, r2
 8006570:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	4a1b      	ldr	r2, [pc, #108]	@ (80065e4 <TIM_OC1_SetConfig+0x110>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d00f      	beq.n	800659a <TIM_OC1_SetConfig+0xc6>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	4a1a      	ldr	r2, [pc, #104]	@ (80065e8 <TIM_OC1_SetConfig+0x114>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d00b      	beq.n	800659a <TIM_OC1_SetConfig+0xc6>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	4a19      	ldr	r2, [pc, #100]	@ (80065ec <TIM_OC1_SetConfig+0x118>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d007      	beq.n	800659a <TIM_OC1_SetConfig+0xc6>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	4a18      	ldr	r2, [pc, #96]	@ (80065f0 <TIM_OC1_SetConfig+0x11c>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d003      	beq.n	800659a <TIM_OC1_SetConfig+0xc6>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	4a17      	ldr	r2, [pc, #92]	@ (80065f4 <TIM_OC1_SetConfig+0x120>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d111      	bne.n	80065be <TIM_OC1_SetConfig+0xea>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800659a:	693b      	ldr	r3, [r7, #16]
 800659c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80065a2:	693b      	ldr	r3, [r7, #16]
 80065a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80065a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	695b      	ldr	r3, [r3, #20]
 80065ae:	693a      	ldr	r2, [r7, #16]
 80065b0:	4313      	orrs	r3, r2
 80065b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	699b      	ldr	r3, [r3, #24]
 80065b8:	693a      	ldr	r2, [r7, #16]
 80065ba:	4313      	orrs	r3, r2
 80065bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	693a      	ldr	r2, [r7, #16]
 80065c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	68fa      	ldr	r2, [r7, #12]
 80065c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	685a      	ldr	r2, [r3, #4]
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	697a      	ldr	r2, [r7, #20]
 80065d6:	621a      	str	r2, [r3, #32]
}
 80065d8:	bf00      	nop
 80065da:	371c      	adds	r7, #28
 80065dc:	46bd      	mov	sp, r7
 80065de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e2:	4770      	bx	lr
 80065e4:	40012c00 	.word	0x40012c00
 80065e8:	40013400 	.word	0x40013400
 80065ec:	40014000 	.word	0x40014000
 80065f0:	40014400 	.word	0x40014400
 80065f4:	40014800 	.word	0x40014800

080065f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065f8:	b480      	push	{r7}
 80065fa:	b087      	sub	sp, #28
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
 8006600:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6a1b      	ldr	r3, [r3, #32]
 8006606:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6a1b      	ldr	r3, [r3, #32]
 800660c:	f023 0210 	bic.w	r2, r3, #16
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	685b      	ldr	r3, [r3, #4]
 8006618:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	699b      	ldr	r3, [r3, #24]
 800661e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006626:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800662a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006632:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	021b      	lsls	r3, r3, #8
 800663a:	68fa      	ldr	r2, [r7, #12]
 800663c:	4313      	orrs	r3, r2
 800663e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006640:	697b      	ldr	r3, [r7, #20]
 8006642:	f023 0320 	bic.w	r3, r3, #32
 8006646:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	011b      	lsls	r3, r3, #4
 800664e:	697a      	ldr	r2, [r7, #20]
 8006650:	4313      	orrs	r3, r2
 8006652:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	4a29      	ldr	r2, [pc, #164]	@ (80066fc <TIM_OC2_SetConfig+0x104>)
 8006658:	4293      	cmp	r3, r2
 800665a:	d003      	beq.n	8006664 <TIM_OC2_SetConfig+0x6c>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	4a28      	ldr	r2, [pc, #160]	@ (8006700 <TIM_OC2_SetConfig+0x108>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d10f      	bne.n	8006684 <TIM_OC2_SetConfig+0x8c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6a1b      	ldr	r3, [r3, #32]
 8006668:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006676:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	68db      	ldr	r3, [r3, #12]
 800667c:	011b      	lsls	r3, r3, #4
 800667e:	697a      	ldr	r2, [r7, #20]
 8006680:	4313      	orrs	r3, r2
 8006682:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	4a1d      	ldr	r2, [pc, #116]	@ (80066fc <TIM_OC2_SetConfig+0x104>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d00f      	beq.n	80066ac <TIM_OC2_SetConfig+0xb4>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	4a1c      	ldr	r2, [pc, #112]	@ (8006700 <TIM_OC2_SetConfig+0x108>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d00b      	beq.n	80066ac <TIM_OC2_SetConfig+0xb4>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	4a1b      	ldr	r2, [pc, #108]	@ (8006704 <TIM_OC2_SetConfig+0x10c>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d007      	beq.n	80066ac <TIM_OC2_SetConfig+0xb4>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	4a1a      	ldr	r2, [pc, #104]	@ (8006708 <TIM_OC2_SetConfig+0x110>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d003      	beq.n	80066ac <TIM_OC2_SetConfig+0xb4>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	4a19      	ldr	r2, [pc, #100]	@ (800670c <TIM_OC2_SetConfig+0x114>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d113      	bne.n	80066d4 <TIM_OC2_SetConfig+0xdc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80066ac:	693b      	ldr	r3, [r7, #16]
 80066ae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80066b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80066ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	695b      	ldr	r3, [r3, #20]
 80066c0:	009b      	lsls	r3, r3, #2
 80066c2:	693a      	ldr	r2, [r7, #16]
 80066c4:	4313      	orrs	r3, r2
 80066c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	699b      	ldr	r3, [r3, #24]
 80066cc:	009b      	lsls	r3, r3, #2
 80066ce:	693a      	ldr	r2, [r7, #16]
 80066d0:	4313      	orrs	r3, r2
 80066d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	693a      	ldr	r2, [r7, #16]
 80066d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	68fa      	ldr	r2, [r7, #12]
 80066de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	685a      	ldr	r2, [r3, #4]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	697a      	ldr	r2, [r7, #20]
 80066ec:	621a      	str	r2, [r3, #32]
}
 80066ee:	bf00      	nop
 80066f0:	371c      	adds	r7, #28
 80066f2:	46bd      	mov	sp, r7
 80066f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f8:	4770      	bx	lr
 80066fa:	bf00      	nop
 80066fc:	40012c00 	.word	0x40012c00
 8006700:	40013400 	.word	0x40013400
 8006704:	40014000 	.word	0x40014000
 8006708:	40014400 	.word	0x40014400
 800670c:	40014800 	.word	0x40014800

08006710 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006710:	b480      	push	{r7}
 8006712:	b087      	sub	sp, #28
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
 8006718:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6a1b      	ldr	r3, [r3, #32]
 800671e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6a1b      	ldr	r3, [r3, #32]
 8006724:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	685b      	ldr	r3, [r3, #4]
 8006730:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	69db      	ldr	r3, [r3, #28]
 8006736:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800673e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006742:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	f023 0303 	bic.w	r3, r3, #3
 800674a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	68fa      	ldr	r2, [r7, #12]
 8006752:	4313      	orrs	r3, r2
 8006754:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006756:	697b      	ldr	r3, [r7, #20]
 8006758:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800675c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	689b      	ldr	r3, [r3, #8]
 8006762:	021b      	lsls	r3, r3, #8
 8006764:	697a      	ldr	r2, [r7, #20]
 8006766:	4313      	orrs	r3, r2
 8006768:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	4a28      	ldr	r2, [pc, #160]	@ (8006810 <TIM_OC3_SetConfig+0x100>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d003      	beq.n	800677a <TIM_OC3_SetConfig+0x6a>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	4a27      	ldr	r2, [pc, #156]	@ (8006814 <TIM_OC3_SetConfig+0x104>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d10f      	bne.n	800679a <TIM_OC3_SetConfig+0x8a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6a1b      	ldr	r3, [r3, #32]
 800677e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006786:	697b      	ldr	r3, [r7, #20]
 8006788:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800678c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	68db      	ldr	r3, [r3, #12]
 8006792:	021b      	lsls	r3, r3, #8
 8006794:	697a      	ldr	r2, [r7, #20]
 8006796:	4313      	orrs	r3, r2
 8006798:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	4a1c      	ldr	r2, [pc, #112]	@ (8006810 <TIM_OC3_SetConfig+0x100>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d00f      	beq.n	80067c2 <TIM_OC3_SetConfig+0xb2>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	4a1b      	ldr	r2, [pc, #108]	@ (8006814 <TIM_OC3_SetConfig+0x104>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d00b      	beq.n	80067c2 <TIM_OC3_SetConfig+0xb2>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	4a1a      	ldr	r2, [pc, #104]	@ (8006818 <TIM_OC3_SetConfig+0x108>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d007      	beq.n	80067c2 <TIM_OC3_SetConfig+0xb2>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	4a19      	ldr	r2, [pc, #100]	@ (800681c <TIM_OC3_SetConfig+0x10c>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d003      	beq.n	80067c2 <TIM_OC3_SetConfig+0xb2>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	4a18      	ldr	r2, [pc, #96]	@ (8006820 <TIM_OC3_SetConfig+0x110>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d113      	bne.n	80067ea <TIM_OC3_SetConfig+0xda>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80067c2:	693b      	ldr	r3, [r7, #16]
 80067c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80067c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80067d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	695b      	ldr	r3, [r3, #20]
 80067d6:	011b      	lsls	r3, r3, #4
 80067d8:	693a      	ldr	r2, [r7, #16]
 80067da:	4313      	orrs	r3, r2
 80067dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	699b      	ldr	r3, [r3, #24]
 80067e2:	011b      	lsls	r3, r3, #4
 80067e4:	693a      	ldr	r2, [r7, #16]
 80067e6:	4313      	orrs	r3, r2
 80067e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	693a      	ldr	r2, [r7, #16]
 80067ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	68fa      	ldr	r2, [r7, #12]
 80067f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	685a      	ldr	r2, [r3, #4]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	697a      	ldr	r2, [r7, #20]
 8006802:	621a      	str	r2, [r3, #32]
}
 8006804:	bf00      	nop
 8006806:	371c      	adds	r7, #28
 8006808:	46bd      	mov	sp, r7
 800680a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680e:	4770      	bx	lr
 8006810:	40012c00 	.word	0x40012c00
 8006814:	40013400 	.word	0x40013400
 8006818:	40014000 	.word	0x40014000
 800681c:	40014400 	.word	0x40014400
 8006820:	40014800 	.word	0x40014800

08006824 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006824:	b480      	push	{r7}
 8006826:	b087      	sub	sp, #28
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
 800682c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6a1b      	ldr	r3, [r3, #32]
 8006832:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6a1b      	ldr	r3, [r3, #32]
 8006838:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	69db      	ldr	r3, [r3, #28]
 800684a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006852:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006856:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800685e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	021b      	lsls	r3, r3, #8
 8006866:	68fa      	ldr	r2, [r7, #12]
 8006868:	4313      	orrs	r3, r2
 800686a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006872:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	031b      	lsls	r3, r3, #12
 800687a:	693a      	ldr	r2, [r7, #16]
 800687c:	4313      	orrs	r3, r2
 800687e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	4a18      	ldr	r2, [pc, #96]	@ (80068e4 <TIM_OC4_SetConfig+0xc0>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d00f      	beq.n	80068a8 <TIM_OC4_SetConfig+0x84>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	4a17      	ldr	r2, [pc, #92]	@ (80068e8 <TIM_OC4_SetConfig+0xc4>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d00b      	beq.n	80068a8 <TIM_OC4_SetConfig+0x84>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	4a16      	ldr	r2, [pc, #88]	@ (80068ec <TIM_OC4_SetConfig+0xc8>)
 8006894:	4293      	cmp	r3, r2
 8006896:	d007      	beq.n	80068a8 <TIM_OC4_SetConfig+0x84>
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	4a15      	ldr	r2, [pc, #84]	@ (80068f0 <TIM_OC4_SetConfig+0xcc>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d003      	beq.n	80068a8 <TIM_OC4_SetConfig+0x84>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	4a14      	ldr	r2, [pc, #80]	@ (80068f4 <TIM_OC4_SetConfig+0xd0>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d109      	bne.n	80068bc <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80068ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	695b      	ldr	r3, [r3, #20]
 80068b4:	019b      	lsls	r3, r3, #6
 80068b6:	697a      	ldr	r2, [r7, #20]
 80068b8:	4313      	orrs	r3, r2
 80068ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	697a      	ldr	r2, [r7, #20]
 80068c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	68fa      	ldr	r2, [r7, #12]
 80068c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	685a      	ldr	r2, [r3, #4]
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	693a      	ldr	r2, [r7, #16]
 80068d4:	621a      	str	r2, [r3, #32]
}
 80068d6:	bf00      	nop
 80068d8:	371c      	adds	r7, #28
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr
 80068e2:	bf00      	nop
 80068e4:	40012c00 	.word	0x40012c00
 80068e8:	40013400 	.word	0x40013400
 80068ec:	40014000 	.word	0x40014000
 80068f0:	40014400 	.word	0x40014400
 80068f4:	40014800 	.word	0x40014800

080068f8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80068f8:	b480      	push	{r7}
 80068fa:	b087      	sub	sp, #28
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
 8006900:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6a1b      	ldr	r3, [r3, #32]
 8006906:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6a1b      	ldr	r3, [r3, #32]
 800690c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	685b      	ldr	r3, [r3, #4]
 8006918:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800691e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006926:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800692a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	68fa      	ldr	r2, [r7, #12]
 8006932:	4313      	orrs	r3, r2
 8006934:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800693c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	689b      	ldr	r3, [r3, #8]
 8006942:	041b      	lsls	r3, r3, #16
 8006944:	693a      	ldr	r2, [r7, #16]
 8006946:	4313      	orrs	r3, r2
 8006948:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	4a17      	ldr	r2, [pc, #92]	@ (80069ac <TIM_OC5_SetConfig+0xb4>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d00f      	beq.n	8006972 <TIM_OC5_SetConfig+0x7a>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	4a16      	ldr	r2, [pc, #88]	@ (80069b0 <TIM_OC5_SetConfig+0xb8>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d00b      	beq.n	8006972 <TIM_OC5_SetConfig+0x7a>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	4a15      	ldr	r2, [pc, #84]	@ (80069b4 <TIM_OC5_SetConfig+0xbc>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d007      	beq.n	8006972 <TIM_OC5_SetConfig+0x7a>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	4a14      	ldr	r2, [pc, #80]	@ (80069b8 <TIM_OC5_SetConfig+0xc0>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d003      	beq.n	8006972 <TIM_OC5_SetConfig+0x7a>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	4a13      	ldr	r2, [pc, #76]	@ (80069bc <TIM_OC5_SetConfig+0xc4>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d109      	bne.n	8006986 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006978:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	695b      	ldr	r3, [r3, #20]
 800697e:	021b      	lsls	r3, r3, #8
 8006980:	697a      	ldr	r2, [r7, #20]
 8006982:	4313      	orrs	r3, r2
 8006984:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	697a      	ldr	r2, [r7, #20]
 800698a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	68fa      	ldr	r2, [r7, #12]
 8006990:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	685a      	ldr	r2, [r3, #4]
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	693a      	ldr	r2, [r7, #16]
 800699e:	621a      	str	r2, [r3, #32]
}
 80069a0:	bf00      	nop
 80069a2:	371c      	adds	r7, #28
 80069a4:	46bd      	mov	sp, r7
 80069a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069aa:	4770      	bx	lr
 80069ac:	40012c00 	.word	0x40012c00
 80069b0:	40013400 	.word	0x40013400
 80069b4:	40014000 	.word	0x40014000
 80069b8:	40014400 	.word	0x40014400
 80069bc:	40014800 	.word	0x40014800

080069c0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80069c0:	b480      	push	{r7}
 80069c2:	b087      	sub	sp, #28
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
 80069c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6a1b      	ldr	r3, [r3, #32]
 80069ce:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6a1b      	ldr	r3, [r3, #32]
 80069d4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80069ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	021b      	lsls	r3, r3, #8
 80069fa:	68fa      	ldr	r2, [r7, #12]
 80069fc:	4313      	orrs	r3, r2
 80069fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006a00:	693b      	ldr	r3, [r7, #16]
 8006a02:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006a06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	689b      	ldr	r3, [r3, #8]
 8006a0c:	051b      	lsls	r3, r3, #20
 8006a0e:	693a      	ldr	r2, [r7, #16]
 8006a10:	4313      	orrs	r3, r2
 8006a12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	4a18      	ldr	r2, [pc, #96]	@ (8006a78 <TIM_OC6_SetConfig+0xb8>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d00f      	beq.n	8006a3c <TIM_OC6_SetConfig+0x7c>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	4a17      	ldr	r2, [pc, #92]	@ (8006a7c <TIM_OC6_SetConfig+0xbc>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d00b      	beq.n	8006a3c <TIM_OC6_SetConfig+0x7c>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	4a16      	ldr	r2, [pc, #88]	@ (8006a80 <TIM_OC6_SetConfig+0xc0>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d007      	beq.n	8006a3c <TIM_OC6_SetConfig+0x7c>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	4a15      	ldr	r2, [pc, #84]	@ (8006a84 <TIM_OC6_SetConfig+0xc4>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d003      	beq.n	8006a3c <TIM_OC6_SetConfig+0x7c>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	4a14      	ldr	r2, [pc, #80]	@ (8006a88 <TIM_OC6_SetConfig+0xc8>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d109      	bne.n	8006a50 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006a42:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	695b      	ldr	r3, [r3, #20]
 8006a48:	029b      	lsls	r3, r3, #10
 8006a4a:	697a      	ldr	r2, [r7, #20]
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	697a      	ldr	r2, [r7, #20]
 8006a54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	68fa      	ldr	r2, [r7, #12]
 8006a5a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	685a      	ldr	r2, [r3, #4]
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	693a      	ldr	r2, [r7, #16]
 8006a68:	621a      	str	r2, [r3, #32]
}
 8006a6a:	bf00      	nop
 8006a6c:	371c      	adds	r7, #28
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a74:	4770      	bx	lr
 8006a76:	bf00      	nop
 8006a78:	40012c00 	.word	0x40012c00
 8006a7c:	40013400 	.word	0x40013400
 8006a80:	40014000 	.word	0x40014000
 8006a84:	40014400 	.word	0x40014400
 8006a88:	40014800 	.word	0x40014800

08006a8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a8c:	b480      	push	{r7}
 8006a8e:	b087      	sub	sp, #28
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	60f8      	str	r0, [r7, #12]
 8006a94:	60b9      	str	r1, [r7, #8]
 8006a96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	6a1b      	ldr	r3, [r3, #32]
 8006a9c:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	6a1b      	ldr	r3, [r3, #32]
 8006aa2:	f023 0201 	bic.w	r2, r3, #1
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	4a1c      	ldr	r2, [pc, #112]	@ (8006b20 <TIM_TI1_ConfigInputStage+0x94>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d00f      	beq.n	8006ad2 <TIM_TI1_ConfigInputStage+0x46>
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	4a1b      	ldr	r2, [pc, #108]	@ (8006b24 <TIM_TI1_ConfigInputStage+0x98>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d00b      	beq.n	8006ad2 <TIM_TI1_ConfigInputStage+0x46>
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	4a1a      	ldr	r2, [pc, #104]	@ (8006b28 <TIM_TI1_ConfigInputStage+0x9c>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d007      	beq.n	8006ad2 <TIM_TI1_ConfigInputStage+0x46>
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	4a19      	ldr	r2, [pc, #100]	@ (8006b2c <TIM_TI1_ConfigInputStage+0xa0>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d003      	beq.n	8006ad2 <TIM_TI1_ConfigInputStage+0x46>
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	4a18      	ldr	r2, [pc, #96]	@ (8006b30 <TIM_TI1_ConfigInputStage+0xa4>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d105      	bne.n	8006ade <TIM_TI1_ConfigInputStage+0x52>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	6a1b      	ldr	r3, [r3, #32]
 8006ad6:	f023 0204 	bic.w	r2, r3, #4
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	699b      	ldr	r3, [r3, #24]
 8006ae2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ae4:	693b      	ldr	r3, [r7, #16]
 8006ae6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006aea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	011b      	lsls	r3, r3, #4
 8006af0:	693a      	ldr	r2, [r7, #16]
 8006af2:	4313      	orrs	r3, r2
 8006af4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006af6:	697b      	ldr	r3, [r7, #20]
 8006af8:	f023 030a 	bic.w	r3, r3, #10
 8006afc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006afe:	697a      	ldr	r2, [r7, #20]
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	4313      	orrs	r3, r2
 8006b04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	693a      	ldr	r2, [r7, #16]
 8006b0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	697a      	ldr	r2, [r7, #20]
 8006b10:	621a      	str	r2, [r3, #32]
}
 8006b12:	bf00      	nop
 8006b14:	371c      	adds	r7, #28
 8006b16:	46bd      	mov	sp, r7
 8006b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1c:	4770      	bx	lr
 8006b1e:	bf00      	nop
 8006b20:	40012c00 	.word	0x40012c00
 8006b24:	40013400 	.word	0x40013400
 8006b28:	40014000 	.word	0x40014000
 8006b2c:	40014400 	.word	0x40014400
 8006b30:	40014800 	.word	0x40014800

08006b34 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b087      	sub	sp, #28
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	60f8      	str	r0, [r7, #12]
 8006b3c:	60b9      	str	r1, [r7, #8]
 8006b3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	6a1b      	ldr	r3, [r3, #32]
 8006b44:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	6a1b      	ldr	r3, [r3, #32]
 8006b4a:	f023 0210 	bic.w	r2, r3, #16
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	4a16      	ldr	r2, [pc, #88]	@ (8006bb0 <TIM_TI2_ConfigInputStage+0x7c>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d003      	beq.n	8006b62 <TIM_TI2_ConfigInputStage+0x2e>
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	4a15      	ldr	r2, [pc, #84]	@ (8006bb4 <TIM_TI2_ConfigInputStage+0x80>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d105      	bne.n	8006b6e <TIM_TI2_ConfigInputStage+0x3a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	6a1b      	ldr	r3, [r3, #32]
 8006b66:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	699b      	ldr	r3, [r3, #24]
 8006b72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006b74:	693b      	ldr	r3, [r7, #16]
 8006b76:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006b7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	031b      	lsls	r3, r3, #12
 8006b80:	693a      	ldr	r2, [r7, #16]
 8006b82:	4313      	orrs	r3, r2
 8006b84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006b8c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	011b      	lsls	r3, r3, #4
 8006b92:	697a      	ldr	r2, [r7, #20]
 8006b94:	4313      	orrs	r3, r2
 8006b96:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	693a      	ldr	r2, [r7, #16]
 8006b9c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	697a      	ldr	r2, [r7, #20]
 8006ba2:	621a      	str	r2, [r3, #32]
}
 8006ba4:	bf00      	nop
 8006ba6:	371c      	adds	r7, #28
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr
 8006bb0:	40012c00 	.word	0x40012c00
 8006bb4:	40013400 	.word	0x40013400

08006bb8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b085      	sub	sp, #20
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
 8006bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	689b      	ldr	r3, [r3, #8]
 8006bc6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bce:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006bd0:	683a      	ldr	r2, [r7, #0]
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	f043 0307 	orr.w	r3, r3, #7
 8006bda:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	68fa      	ldr	r2, [r7, #12]
 8006be0:	609a      	str	r2, [r3, #8]
}
 8006be2:	bf00      	nop
 8006be4:	3714      	adds	r7, #20
 8006be6:	46bd      	mov	sp, r7
 8006be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bec:	4770      	bx	lr

08006bee <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006bee:	b480      	push	{r7}
 8006bf0:	b087      	sub	sp, #28
 8006bf2:	af00      	add	r7, sp, #0
 8006bf4:	60f8      	str	r0, [r7, #12]
 8006bf6:	60b9      	str	r1, [r7, #8]
 8006bf8:	607a      	str	r2, [r7, #4]
 8006bfa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	689b      	ldr	r3, [r3, #8]
 8006c00:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006c08:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	021a      	lsls	r2, r3, #8
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	431a      	orrs	r2, r3
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	4313      	orrs	r3, r2
 8006c16:	697a      	ldr	r2, [r7, #20]
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	697a      	ldr	r2, [r7, #20]
 8006c20:	609a      	str	r2, [r3, #8]
}
 8006c22:	bf00      	nop
 8006c24:	371c      	adds	r7, #28
 8006c26:	46bd      	mov	sp, r7
 8006c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2c:	4770      	bx	lr

08006c2e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006c2e:	b480      	push	{r7}
 8006c30:	b087      	sub	sp, #28
 8006c32:	af00      	add	r7, sp, #0
 8006c34:	60f8      	str	r0, [r7, #12]
 8006c36:	60b9      	str	r1, [r7, #8]
 8006c38:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	f003 031f 	and.w	r3, r3, #31
 8006c40:	2201      	movs	r2, #1
 8006c42:	fa02 f303 	lsl.w	r3, r2, r3
 8006c46:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	6a1a      	ldr	r2, [r3, #32]
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	43db      	mvns	r3, r3
 8006c50:	401a      	ands	r2, r3
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	6a1a      	ldr	r2, [r3, #32]
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	f003 031f 	and.w	r3, r3, #31
 8006c60:	6879      	ldr	r1, [r7, #4]
 8006c62:	fa01 f303 	lsl.w	r3, r1, r3
 8006c66:	431a      	orrs	r2, r3
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	621a      	str	r2, [r3, #32]
}
 8006c6c:	bf00      	nop
 8006c6e:	371c      	adds	r7, #28
 8006c70:	46bd      	mov	sp, r7
 8006c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c76:	4770      	bx	lr

08006c78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c78:	b480      	push	{r7}
 8006c7a:	b085      	sub	sp, #20
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
 8006c80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c88:	2b01      	cmp	r3, #1
 8006c8a:	d101      	bne.n	8006c90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006c8c:	2302      	movs	r3, #2
 8006c8e:	e068      	b.n	8006d62 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2201      	movs	r2, #1
 8006c94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2202      	movs	r2, #2
 8006c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	689b      	ldr	r3, [r3, #8]
 8006cae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a2e      	ldr	r2, [pc, #184]	@ (8006d70 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d004      	beq.n	8006cc4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a2d      	ldr	r2, [pc, #180]	@ (8006d74 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d108      	bne.n	8006cd6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006cca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	685b      	ldr	r3, [r3, #4]
 8006cd0:	68fa      	ldr	r2, [r7, #12]
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cdc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	68fa      	ldr	r2, [r7, #12]
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	68fa      	ldr	r2, [r7, #12]
 8006cee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	4a1e      	ldr	r2, [pc, #120]	@ (8006d70 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d01d      	beq.n	8006d36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d02:	d018      	beq.n	8006d36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4a1b      	ldr	r2, [pc, #108]	@ (8006d78 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d013      	beq.n	8006d36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	4a1a      	ldr	r2, [pc, #104]	@ (8006d7c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d00e      	beq.n	8006d36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	4a18      	ldr	r2, [pc, #96]	@ (8006d80 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d009      	beq.n	8006d36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4a13      	ldr	r2, [pc, #76]	@ (8006d74 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d004      	beq.n	8006d36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4a14      	ldr	r2, [pc, #80]	@ (8006d84 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d10c      	bne.n	8006d50 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006d36:	68bb      	ldr	r3, [r7, #8]
 8006d38:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	689b      	ldr	r3, [r3, #8]
 8006d42:	68ba      	ldr	r2, [r7, #8]
 8006d44:	4313      	orrs	r3, r2
 8006d46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	68ba      	ldr	r2, [r7, #8]
 8006d4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2201      	movs	r2, #1
 8006d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006d60:	2300      	movs	r3, #0
}
 8006d62:	4618      	mov	r0, r3
 8006d64:	3714      	adds	r7, #20
 8006d66:	46bd      	mov	sp, r7
 8006d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6c:	4770      	bx	lr
 8006d6e:	bf00      	nop
 8006d70:	40012c00 	.word	0x40012c00
 8006d74:	40013400 	.word	0x40013400
 8006d78:	40000400 	.word	0x40000400
 8006d7c:	40000800 	.word	0x40000800
 8006d80:	40000c00 	.word	0x40000c00
 8006d84:	40014000 	.word	0x40014000

08006d88 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b082      	sub	sp, #8
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d101      	bne.n	8006d9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d96:	2301      	movs	r3, #1
 8006d98:	e042      	b.n	8006e20 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d106      	bne.n	8006db2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2200      	movs	r2, #0
 8006da8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006dac:	6878      	ldr	r0, [r7, #4]
 8006dae:	f7fb f9fb 	bl	80021a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2224      	movs	r2, #36	@ 0x24
 8006db6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	681a      	ldr	r2, [r3, #0]
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f022 0201 	bic.w	r2, r2, #1
 8006dc8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d002      	beq.n	8006dd8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f000 ff20 	bl	8007c18 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	f000 fc21 	bl	8007620 <UART_SetConfig>
 8006dde:	4603      	mov	r3, r0
 8006de0:	2b01      	cmp	r3, #1
 8006de2:	d101      	bne.n	8006de8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006de4:	2301      	movs	r3, #1
 8006de6:	e01b      	b.n	8006e20 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	685a      	ldr	r2, [r3, #4]
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006df6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	689a      	ldr	r2, [r3, #8]
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006e06:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	681a      	ldr	r2, [r3, #0]
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f042 0201 	orr.w	r2, r2, #1
 8006e16:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f000 ff9f 	bl	8007d5c <UART_CheckIdleState>
 8006e1e:	4603      	mov	r3, r0
}
 8006e20:	4618      	mov	r0, r3
 8006e22:	3708      	adds	r7, #8
 8006e24:	46bd      	mov	sp, r7
 8006e26:	bd80      	pop	{r7, pc}

08006e28 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b08a      	sub	sp, #40	@ 0x28
 8006e2c:	af02      	add	r7, sp, #8
 8006e2e:	60f8      	str	r0, [r7, #12]
 8006e30:	60b9      	str	r1, [r7, #8]
 8006e32:	603b      	str	r3, [r7, #0]
 8006e34:	4613      	mov	r3, r2
 8006e36:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e3e:	2b20      	cmp	r3, #32
 8006e40:	f040 8086 	bne.w	8006f50 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d002      	beq.n	8006e50 <HAL_UART_Transmit+0x28>
 8006e4a:	88fb      	ldrh	r3, [r7, #6]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d101      	bne.n	8006e54 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006e50:	2301      	movs	r3, #1
 8006e52:	e07e      	b.n	8006f52 <HAL_UART_Transmit+0x12a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	2200      	movs	r2, #0
 8006e58:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	2221      	movs	r2, #33	@ 0x21
 8006e60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006e64:	f7fc f80c 	bl	8002e80 <HAL_GetTick>
 8006e68:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	88fa      	ldrh	r2, [r7, #6]
 8006e6e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	88fa      	ldrh	r2, [r7, #6]
 8006e76:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	689b      	ldr	r3, [r3, #8]
 8006e7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e82:	d108      	bne.n	8006e96 <HAL_UART_Transmit+0x6e>
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	691b      	ldr	r3, [r3, #16]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d104      	bne.n	8006e96 <HAL_UART_Transmit+0x6e>
    {
      pdata8bits  = NULL;
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	61bb      	str	r3, [r7, #24]
 8006e94:	e003      	b.n	8006e9e <HAL_UART_Transmit+0x76>
    }
    else
    {
      pdata8bits  = pData;
 8006e96:	68bb      	ldr	r3, [r7, #8]
 8006e98:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006e9e:	e03a      	b.n	8006f16 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	9300      	str	r3, [sp, #0]
 8006ea4:	697b      	ldr	r3, [r7, #20]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	2180      	movs	r1, #128	@ 0x80
 8006eaa:	68f8      	ldr	r0, [r7, #12]
 8006eac:	f001 f800 	bl	8007eb0 <UART_WaitOnFlagUntilTimeout>
 8006eb0:	4603      	mov	r3, r0
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d005      	beq.n	8006ec2 <HAL_UART_Transmit+0x9a>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	2220      	movs	r2, #32
 8006eba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006ebe:	2303      	movs	r3, #3
 8006ec0:	e047      	b.n	8006f52 <HAL_UART_Transmit+0x12a>
      }
      if (pdata8bits == NULL)
 8006ec2:	69fb      	ldr	r3, [r7, #28]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d10b      	bne.n	8006ee0 <HAL_UART_Transmit+0xb8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006ec8:	69bb      	ldr	r3, [r7, #24]
 8006eca:	881b      	ldrh	r3, [r3, #0]
 8006ecc:	461a      	mov	r2, r3
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ed6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006ed8:	69bb      	ldr	r3, [r7, #24]
 8006eda:	3302      	adds	r3, #2
 8006edc:	61bb      	str	r3, [r7, #24]
 8006ede:	e007      	b.n	8006ef0 <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006ee0:	69fb      	ldr	r3, [r7, #28]
 8006ee2:	781a      	ldrb	r2, [r3, #0]
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006eea:	69fb      	ldr	r3, [r7, #28]
 8006eec:	3301      	adds	r3, #1
 8006eee:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ef6:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8006efa:	2b21      	cmp	r3, #33	@ 0x21
 8006efc:	d109      	bne.n	8006f12 <HAL_UART_Transmit+0xea>
      {
        huart->TxXferCount--;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006f04:	b29b      	uxth	r3, r3
 8006f06:	3b01      	subs	r3, #1
 8006f08:	b29a      	uxth	r2, r3
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8006f10:	e001      	b.n	8006f16 <HAL_UART_Transmit+0xee>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 8006f12:	2301      	movs	r3, #1
 8006f14:	e01d      	b.n	8006f52 <HAL_UART_Transmit+0x12a>
    while (huart->TxXferCount > 0U)
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006f1c:	b29b      	uxth	r3, r3
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d1be      	bne.n	8006ea0 <HAL_UART_Transmit+0x78>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	9300      	str	r3, [sp, #0]
 8006f26:	697b      	ldr	r3, [r7, #20]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	2140      	movs	r1, #64	@ 0x40
 8006f2c:	68f8      	ldr	r0, [r7, #12]
 8006f2e:	f000 ffbf 	bl	8007eb0 <UART_WaitOnFlagUntilTimeout>
 8006f32:	4603      	mov	r3, r0
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d005      	beq.n	8006f44 <HAL_UART_Transmit+0x11c>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2220      	movs	r2, #32
 8006f3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006f40:	2303      	movs	r3, #3
 8006f42:	e006      	b.n	8006f52 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	2220      	movs	r2, #32
 8006f48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	e000      	b.n	8006f52 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8006f50:	2302      	movs	r3, #2
  }
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	3720      	adds	r7, #32
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}
	...

08006f5c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b0ba      	sub	sp, #232	@ 0xe8
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	69db      	ldr	r3, [r3, #28]
 8006f6a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	689b      	ldr	r3, [r3, #8]
 8006f7e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006f82:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006f86:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006f8a:	4013      	ands	r3, r2
 8006f8c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006f90:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d11b      	bne.n	8006fd0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006f98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f9c:	f003 0320 	and.w	r3, r3, #32
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d015      	beq.n	8006fd0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006fa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fa8:	f003 0320 	and.w	r3, r3, #32
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d105      	bne.n	8006fbc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006fb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006fb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d009      	beq.n	8006fd0 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	f000 8300 	beq.w	80075c6 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	4798      	blx	r3
      }
      return;
 8006fce:	e2fa      	b.n	80075c6 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8006fd0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	f000 8123 	beq.w	8007220 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006fda:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006fde:	4b8d      	ldr	r3, [pc, #564]	@ (8007214 <HAL_UART_IRQHandler+0x2b8>)
 8006fe0:	4013      	ands	r3, r2
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d106      	bne.n	8006ff4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006fe6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006fea:	4b8b      	ldr	r3, [pc, #556]	@ (8007218 <HAL_UART_IRQHandler+0x2bc>)
 8006fec:	4013      	ands	r3, r2
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	f000 8116 	beq.w	8007220 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006ff4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ff8:	f003 0301 	and.w	r3, r3, #1
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d011      	beq.n	8007024 <HAL_UART_IRQHandler+0xc8>
 8007000:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007004:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007008:	2b00      	cmp	r3, #0
 800700a:	d00b      	beq.n	8007024 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	2201      	movs	r2, #1
 8007012:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800701a:	f043 0201 	orr.w	r2, r3, #1
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007024:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007028:	f003 0302 	and.w	r3, r3, #2
 800702c:	2b00      	cmp	r3, #0
 800702e:	d011      	beq.n	8007054 <HAL_UART_IRQHandler+0xf8>
 8007030:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007034:	f003 0301 	and.w	r3, r3, #1
 8007038:	2b00      	cmp	r3, #0
 800703a:	d00b      	beq.n	8007054 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	2202      	movs	r2, #2
 8007042:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800704a:	f043 0204 	orr.w	r2, r3, #4
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007054:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007058:	f003 0304 	and.w	r3, r3, #4
 800705c:	2b00      	cmp	r3, #0
 800705e:	d011      	beq.n	8007084 <HAL_UART_IRQHandler+0x128>
 8007060:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007064:	f003 0301 	and.w	r3, r3, #1
 8007068:	2b00      	cmp	r3, #0
 800706a:	d00b      	beq.n	8007084 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	2204      	movs	r2, #4
 8007072:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800707a:	f043 0202 	orr.w	r2, r3, #2
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007084:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007088:	f003 0308 	and.w	r3, r3, #8
 800708c:	2b00      	cmp	r3, #0
 800708e:	d017      	beq.n	80070c0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007090:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007094:	f003 0320 	and.w	r3, r3, #32
 8007098:	2b00      	cmp	r3, #0
 800709a:	d105      	bne.n	80070a8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800709c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80070a0:	4b5c      	ldr	r3, [pc, #368]	@ (8007214 <HAL_UART_IRQHandler+0x2b8>)
 80070a2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d00b      	beq.n	80070c0 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	2208      	movs	r2, #8
 80070ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070b6:	f043 0208 	orr.w	r2, r3, #8
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80070c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d012      	beq.n	80070f2 <HAL_UART_IRQHandler+0x196>
 80070cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d00c      	beq.n	80070f2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80070e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070e8:	f043 0220 	orr.w	r2, r3, #32
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	f000 8266 	beq.w	80075ca <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80070fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007102:	f003 0320 	and.w	r3, r3, #32
 8007106:	2b00      	cmp	r3, #0
 8007108:	d013      	beq.n	8007132 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800710a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800710e:	f003 0320 	and.w	r3, r3, #32
 8007112:	2b00      	cmp	r3, #0
 8007114:	d105      	bne.n	8007122 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007116:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800711a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800711e:	2b00      	cmp	r3, #0
 8007120:	d007      	beq.n	8007132 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007126:	2b00      	cmp	r3, #0
 8007128:	d003      	beq.n	8007132 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007138:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	689b      	ldr	r3, [r3, #8]
 8007142:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007146:	2b40      	cmp	r3, #64	@ 0x40
 8007148:	d005      	beq.n	8007156 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800714a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800714e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007152:	2b00      	cmp	r3, #0
 8007154:	d054      	beq.n	8007200 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	f000 ff17 	bl	8007f8a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	689b      	ldr	r3, [r3, #8]
 8007162:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007166:	2b40      	cmp	r3, #64	@ 0x40
 8007168:	d146      	bne.n	80071f8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	3308      	adds	r3, #8
 8007170:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007174:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007178:	e853 3f00 	ldrex	r3, [r3]
 800717c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007180:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007184:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007188:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	3308      	adds	r3, #8
 8007192:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007196:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800719a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800719e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80071a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80071a6:	e841 2300 	strex	r3, r2, [r1]
 80071aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80071ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d1d9      	bne.n	800716a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d017      	beq.n	80071f0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80071c6:	4a15      	ldr	r2, [pc, #84]	@ (800721c <HAL_UART_IRQHandler+0x2c0>)
 80071c8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80071d0:	4618      	mov	r0, r3
 80071d2:	f7fb fff5 	bl	80031c0 <HAL_DMA_Abort_IT>
 80071d6:	4603      	mov	r3, r0
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d019      	beq.n	8007210 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80071e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071e4:	687a      	ldr	r2, [r7, #4]
 80071e6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80071ea:	4610      	mov	r0, r2
 80071ec:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071ee:	e00f      	b.n	8007210 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	f000 f9ff 	bl	80075f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071f6:	e00b      	b.n	8007210 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80071f8:	6878      	ldr	r0, [r7, #4]
 80071fa:	f000 f9fb 	bl	80075f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071fe:	e007      	b.n	8007210 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007200:	6878      	ldr	r0, [r7, #4]
 8007202:	f000 f9f7 	bl	80075f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2200      	movs	r2, #0
 800720a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800720e:	e1dc      	b.n	80075ca <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007210:	bf00      	nop
    return;
 8007212:	e1da      	b.n	80075ca <HAL_UART_IRQHandler+0x66e>
 8007214:	10000001 	.word	0x10000001
 8007218:	04000120 	.word	0x04000120
 800721c:	08008057 	.word	0x08008057

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007224:	2b01      	cmp	r3, #1
 8007226:	f040 8170 	bne.w	800750a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800722a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800722e:	f003 0310 	and.w	r3, r3, #16
 8007232:	2b00      	cmp	r3, #0
 8007234:	f000 8169 	beq.w	800750a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007238:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800723c:	f003 0310 	and.w	r3, r3, #16
 8007240:	2b00      	cmp	r3, #0
 8007242:	f000 8162 	beq.w	800750a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	2210      	movs	r2, #16
 800724c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	689b      	ldr	r3, [r3, #8]
 8007254:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007258:	2b40      	cmp	r3, #64	@ 0x40
 800725a:	f040 80d8 	bne.w	800740e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	685b      	ldr	r3, [r3, #4]
 8007268:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800726c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007270:	2b00      	cmp	r3, #0
 8007272:	f000 80af 	beq.w	80073d4 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800727c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007280:	429a      	cmp	r2, r3
 8007282:	f080 80a7 	bcs.w	80073d4 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800728c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f003 0320 	and.w	r3, r3, #32
 800729e:	2b00      	cmp	r3, #0
 80072a0:	f040 8087 	bne.w	80073b2 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80072b0:	e853 3f00 	ldrex	r3, [r3]
 80072b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80072b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80072bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80072c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	461a      	mov	r2, r3
 80072ca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80072ce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80072d2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072d6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80072da:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80072de:	e841 2300 	strex	r3, r2, [r1]
 80072e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80072e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d1da      	bne.n	80072a4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	3308      	adds	r3, #8
 80072f4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80072f8:	e853 3f00 	ldrex	r3, [r3]
 80072fc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80072fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007300:	f023 0301 	bic.w	r3, r3, #1
 8007304:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	3308      	adds	r3, #8
 800730e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007312:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007316:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007318:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800731a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800731e:	e841 2300 	strex	r3, r2, [r1]
 8007322:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007324:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007326:	2b00      	cmp	r3, #0
 8007328:	d1e1      	bne.n	80072ee <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	3308      	adds	r3, #8
 8007330:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007332:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007334:	e853 3f00 	ldrex	r3, [r3]
 8007338:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800733a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800733c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007340:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	3308      	adds	r3, #8
 800734a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800734e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007350:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007352:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007354:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007356:	e841 2300 	strex	r3, r2, [r1]
 800735a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800735c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800735e:	2b00      	cmp	r3, #0
 8007360:	d1e3      	bne.n	800732a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2220      	movs	r2, #32
 8007366:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2200      	movs	r2, #0
 800736e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007376:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007378:	e853 3f00 	ldrex	r3, [r3]
 800737c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800737e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007380:	f023 0310 	bic.w	r3, r3, #16
 8007384:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	461a      	mov	r2, r3
 800738e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007392:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007394:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007396:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007398:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800739a:	e841 2300 	strex	r3, r2, [r1]
 800739e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80073a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d1e4      	bne.n	8007370 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073ac:	4618      	mov	r0, r3
 80073ae:	f7fb fea8 	bl	8003102 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2202      	movs	r2, #2
 80073b6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80073c4:	b29b      	uxth	r3, r3
 80073c6:	1ad3      	subs	r3, r2, r3
 80073c8:	b29b      	uxth	r3, r3
 80073ca:	4619      	mov	r1, r3
 80073cc:	6878      	ldr	r0, [r7, #4]
 80073ce:	f000 f91b 	bl	8007608 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80073d2:	e0fc      	b.n	80075ce <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80073da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80073de:	429a      	cmp	r2, r3
 80073e0:	f040 80f5 	bne.w	80075ce <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f003 0320 	and.w	r3, r3, #32
 80073f2:	2b20      	cmp	r3, #32
 80073f4:	f040 80eb 	bne.w	80075ce <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2202      	movs	r2, #2
 80073fc:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007404:	4619      	mov	r1, r3
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f000 f8fe 	bl	8007608 <HAL_UARTEx_RxEventCallback>
      return;
 800740c:	e0df      	b.n	80075ce <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800741a:	b29b      	uxth	r3, r3
 800741c:	1ad3      	subs	r3, r2, r3
 800741e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007428:	b29b      	uxth	r3, r3
 800742a:	2b00      	cmp	r3, #0
 800742c:	f000 80d1 	beq.w	80075d2 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8007430:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007434:	2b00      	cmp	r3, #0
 8007436:	f000 80cc 	beq.w	80075d2 <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007440:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007442:	e853 3f00 	ldrex	r3, [r3]
 8007446:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007448:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800744a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800744e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	461a      	mov	r2, r3
 8007458:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800745c:	647b      	str	r3, [r7, #68]	@ 0x44
 800745e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007460:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007462:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007464:	e841 2300 	strex	r3, r2, [r1]
 8007468:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800746a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800746c:	2b00      	cmp	r3, #0
 800746e:	d1e4      	bne.n	800743a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	3308      	adds	r3, #8
 8007476:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800747a:	e853 3f00 	ldrex	r3, [r3]
 800747e:	623b      	str	r3, [r7, #32]
   return(result);
 8007480:	6a3b      	ldr	r3, [r7, #32]
 8007482:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007486:	f023 0301 	bic.w	r3, r3, #1
 800748a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	3308      	adds	r3, #8
 8007494:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007498:	633a      	str	r2, [r7, #48]	@ 0x30
 800749a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800749c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800749e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074a0:	e841 2300 	strex	r3, r2, [r1]
 80074a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80074a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d1e1      	bne.n	8007470 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2220      	movs	r2, #32
 80074b0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2200      	movs	r2, #0
 80074b8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2200      	movs	r2, #0
 80074be:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074c6:	693b      	ldr	r3, [r7, #16]
 80074c8:	e853 3f00 	ldrex	r3, [r3]
 80074cc:	60fb      	str	r3, [r7, #12]
   return(result);
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	f023 0310 	bic.w	r3, r3, #16
 80074d4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	461a      	mov	r2, r3
 80074de:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80074e2:	61fb      	str	r3, [r7, #28]
 80074e4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074e6:	69b9      	ldr	r1, [r7, #24]
 80074e8:	69fa      	ldr	r2, [r7, #28]
 80074ea:	e841 2300 	strex	r3, r2, [r1]
 80074ee:	617b      	str	r3, [r7, #20]
   return(result);
 80074f0:	697b      	ldr	r3, [r7, #20]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d1e4      	bne.n	80074c0 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2202      	movs	r2, #2
 80074fa:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80074fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007500:	4619      	mov	r1, r3
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f000 f880 	bl	8007608 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007508:	e063      	b.n	80075d2 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800750a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800750e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007512:	2b00      	cmp	r3, #0
 8007514:	d00e      	beq.n	8007534 <HAL_UART_IRQHandler+0x5d8>
 8007516:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800751a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800751e:	2b00      	cmp	r3, #0
 8007520:	d008      	beq.n	8007534 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800752a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800752c:	6878      	ldr	r0, [r7, #4]
 800752e:	f000 fdcb 	bl	80080c8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007532:	e051      	b.n	80075d8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007534:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007538:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800753c:	2b00      	cmp	r3, #0
 800753e:	d014      	beq.n	800756a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007540:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007544:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007548:	2b00      	cmp	r3, #0
 800754a:	d105      	bne.n	8007558 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800754c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007550:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007554:	2b00      	cmp	r3, #0
 8007556:	d008      	beq.n	800756a <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800755c:	2b00      	cmp	r3, #0
 800755e:	d03a      	beq.n	80075d6 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007564:	6878      	ldr	r0, [r7, #4]
 8007566:	4798      	blx	r3
    }
    return;
 8007568:	e035      	b.n	80075d6 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800756a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800756e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007572:	2b00      	cmp	r3, #0
 8007574:	d009      	beq.n	800758a <HAL_UART_IRQHandler+0x62e>
 8007576:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800757a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800757e:	2b00      	cmp	r3, #0
 8007580:	d003      	beq.n	800758a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f000 fd75 	bl	8008072 <UART_EndTransmit_IT>
    return;
 8007588:	e026      	b.n	80075d8 <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800758a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800758e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007592:	2b00      	cmp	r3, #0
 8007594:	d009      	beq.n	80075aa <HAL_UART_IRQHandler+0x64e>
 8007596:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800759a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d003      	beq.n	80075aa <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f000 fda4 	bl	80080f0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80075a8:	e016      	b.n	80075d8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80075aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075ae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d010      	beq.n	80075d8 <HAL_UART_IRQHandler+0x67c>
 80075b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	da0c      	bge.n	80075d8 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	f000 fd8c 	bl	80080dc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80075c4:	e008      	b.n	80075d8 <HAL_UART_IRQHandler+0x67c>
      return;
 80075c6:	bf00      	nop
 80075c8:	e006      	b.n	80075d8 <HAL_UART_IRQHandler+0x67c>
    return;
 80075ca:	bf00      	nop
 80075cc:	e004      	b.n	80075d8 <HAL_UART_IRQHandler+0x67c>
      return;
 80075ce:	bf00      	nop
 80075d0:	e002      	b.n	80075d8 <HAL_UART_IRQHandler+0x67c>
      return;
 80075d2:	bf00      	nop
 80075d4:	e000      	b.n	80075d8 <HAL_UART_IRQHandler+0x67c>
    return;
 80075d6:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 80075d8:	37e8      	adds	r7, #232	@ 0xe8
 80075da:	46bd      	mov	sp, r7
 80075dc:	bd80      	pop	{r7, pc}
 80075de:	bf00      	nop

080075e0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b083      	sub	sp, #12
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80075e8:	bf00      	nop
 80075ea:	370c      	adds	r7, #12
 80075ec:	46bd      	mov	sp, r7
 80075ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f2:	4770      	bx	lr

080075f4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80075f4:	b480      	push	{r7}
 80075f6:	b083      	sub	sp, #12
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80075fc:	bf00      	nop
 80075fe:	370c      	adds	r7, #12
 8007600:	46bd      	mov	sp, r7
 8007602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007606:	4770      	bx	lr

08007608 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007608:	b480      	push	{r7}
 800760a:	b083      	sub	sp, #12
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
 8007610:	460b      	mov	r3, r1
 8007612:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007614:	bf00      	nop
 8007616:	370c      	adds	r7, #12
 8007618:	46bd      	mov	sp, r7
 800761a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761e:	4770      	bx	lr

08007620 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007620:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007624:	b08c      	sub	sp, #48	@ 0x30
 8007626:	af00      	add	r7, sp, #0
 8007628:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800762a:	2300      	movs	r3, #0
 800762c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007630:	697b      	ldr	r3, [r7, #20]
 8007632:	689a      	ldr	r2, [r3, #8]
 8007634:	697b      	ldr	r3, [r7, #20]
 8007636:	691b      	ldr	r3, [r3, #16]
 8007638:	431a      	orrs	r2, r3
 800763a:	697b      	ldr	r3, [r7, #20]
 800763c:	695b      	ldr	r3, [r3, #20]
 800763e:	431a      	orrs	r2, r3
 8007640:	697b      	ldr	r3, [r7, #20]
 8007642:	69db      	ldr	r3, [r3, #28]
 8007644:	4313      	orrs	r3, r2
 8007646:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	681a      	ldr	r2, [r3, #0]
 800764e:	4baa      	ldr	r3, [pc, #680]	@ (80078f8 <UART_SetConfig+0x2d8>)
 8007650:	4013      	ands	r3, r2
 8007652:	697a      	ldr	r2, [r7, #20]
 8007654:	6812      	ldr	r2, [r2, #0]
 8007656:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007658:	430b      	orrs	r3, r1
 800765a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	685b      	ldr	r3, [r3, #4]
 8007662:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	68da      	ldr	r2, [r3, #12]
 800766a:	697b      	ldr	r3, [r7, #20]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	430a      	orrs	r2, r1
 8007670:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007672:	697b      	ldr	r3, [r7, #20]
 8007674:	699b      	ldr	r3, [r3, #24]
 8007676:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4a9f      	ldr	r2, [pc, #636]	@ (80078fc <UART_SetConfig+0x2dc>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d004      	beq.n	800768c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007682:	697b      	ldr	r3, [r7, #20]
 8007684:	6a1b      	ldr	r3, [r3, #32]
 8007686:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007688:	4313      	orrs	r3, r2
 800768a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800768c:	697b      	ldr	r3, [r7, #20]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	689b      	ldr	r3, [r3, #8]
 8007692:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007696:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800769a:	697a      	ldr	r2, [r7, #20]
 800769c:	6812      	ldr	r2, [r2, #0]
 800769e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80076a0:	430b      	orrs	r3, r1
 80076a2:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80076a4:	697b      	ldr	r3, [r7, #20]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076aa:	f023 010f 	bic.w	r1, r3, #15
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	430a      	orrs	r2, r1
 80076b8:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80076ba:	697b      	ldr	r3, [r7, #20]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	4a90      	ldr	r2, [pc, #576]	@ (8007900 <UART_SetConfig+0x2e0>)
 80076c0:	4293      	cmp	r3, r2
 80076c2:	d125      	bne.n	8007710 <UART_SetConfig+0xf0>
 80076c4:	4b8f      	ldr	r3, [pc, #572]	@ (8007904 <UART_SetConfig+0x2e4>)
 80076c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076ca:	f003 0303 	and.w	r3, r3, #3
 80076ce:	2b03      	cmp	r3, #3
 80076d0:	d81a      	bhi.n	8007708 <UART_SetConfig+0xe8>
 80076d2:	a201      	add	r2, pc, #4	@ (adr r2, 80076d8 <UART_SetConfig+0xb8>)
 80076d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076d8:	080076e9 	.word	0x080076e9
 80076dc:	080076f9 	.word	0x080076f9
 80076e0:	080076f1 	.word	0x080076f1
 80076e4:	08007701 	.word	0x08007701
 80076e8:	2301      	movs	r3, #1
 80076ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076ee:	e116      	b.n	800791e <UART_SetConfig+0x2fe>
 80076f0:	2302      	movs	r3, #2
 80076f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076f6:	e112      	b.n	800791e <UART_SetConfig+0x2fe>
 80076f8:	2304      	movs	r3, #4
 80076fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076fe:	e10e      	b.n	800791e <UART_SetConfig+0x2fe>
 8007700:	2308      	movs	r3, #8
 8007702:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007706:	e10a      	b.n	800791e <UART_SetConfig+0x2fe>
 8007708:	2310      	movs	r3, #16
 800770a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800770e:	e106      	b.n	800791e <UART_SetConfig+0x2fe>
 8007710:	697b      	ldr	r3, [r7, #20]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a7c      	ldr	r2, [pc, #496]	@ (8007908 <UART_SetConfig+0x2e8>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d138      	bne.n	800778c <UART_SetConfig+0x16c>
 800771a:	4b7a      	ldr	r3, [pc, #488]	@ (8007904 <UART_SetConfig+0x2e4>)
 800771c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007720:	f003 030c 	and.w	r3, r3, #12
 8007724:	2b0c      	cmp	r3, #12
 8007726:	d82d      	bhi.n	8007784 <UART_SetConfig+0x164>
 8007728:	a201      	add	r2, pc, #4	@ (adr r2, 8007730 <UART_SetConfig+0x110>)
 800772a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800772e:	bf00      	nop
 8007730:	08007765 	.word	0x08007765
 8007734:	08007785 	.word	0x08007785
 8007738:	08007785 	.word	0x08007785
 800773c:	08007785 	.word	0x08007785
 8007740:	08007775 	.word	0x08007775
 8007744:	08007785 	.word	0x08007785
 8007748:	08007785 	.word	0x08007785
 800774c:	08007785 	.word	0x08007785
 8007750:	0800776d 	.word	0x0800776d
 8007754:	08007785 	.word	0x08007785
 8007758:	08007785 	.word	0x08007785
 800775c:	08007785 	.word	0x08007785
 8007760:	0800777d 	.word	0x0800777d
 8007764:	2300      	movs	r3, #0
 8007766:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800776a:	e0d8      	b.n	800791e <UART_SetConfig+0x2fe>
 800776c:	2302      	movs	r3, #2
 800776e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007772:	e0d4      	b.n	800791e <UART_SetConfig+0x2fe>
 8007774:	2304      	movs	r3, #4
 8007776:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800777a:	e0d0      	b.n	800791e <UART_SetConfig+0x2fe>
 800777c:	2308      	movs	r3, #8
 800777e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007782:	e0cc      	b.n	800791e <UART_SetConfig+0x2fe>
 8007784:	2310      	movs	r3, #16
 8007786:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800778a:	e0c8      	b.n	800791e <UART_SetConfig+0x2fe>
 800778c:	697b      	ldr	r3, [r7, #20]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a5e      	ldr	r2, [pc, #376]	@ (800790c <UART_SetConfig+0x2ec>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d125      	bne.n	80077e2 <UART_SetConfig+0x1c2>
 8007796:	4b5b      	ldr	r3, [pc, #364]	@ (8007904 <UART_SetConfig+0x2e4>)
 8007798:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800779c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80077a0:	2b30      	cmp	r3, #48	@ 0x30
 80077a2:	d016      	beq.n	80077d2 <UART_SetConfig+0x1b2>
 80077a4:	2b30      	cmp	r3, #48	@ 0x30
 80077a6:	d818      	bhi.n	80077da <UART_SetConfig+0x1ba>
 80077a8:	2b20      	cmp	r3, #32
 80077aa:	d00a      	beq.n	80077c2 <UART_SetConfig+0x1a2>
 80077ac:	2b20      	cmp	r3, #32
 80077ae:	d814      	bhi.n	80077da <UART_SetConfig+0x1ba>
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d002      	beq.n	80077ba <UART_SetConfig+0x19a>
 80077b4:	2b10      	cmp	r3, #16
 80077b6:	d008      	beq.n	80077ca <UART_SetConfig+0x1aa>
 80077b8:	e00f      	b.n	80077da <UART_SetConfig+0x1ba>
 80077ba:	2300      	movs	r3, #0
 80077bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077c0:	e0ad      	b.n	800791e <UART_SetConfig+0x2fe>
 80077c2:	2302      	movs	r3, #2
 80077c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077c8:	e0a9      	b.n	800791e <UART_SetConfig+0x2fe>
 80077ca:	2304      	movs	r3, #4
 80077cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077d0:	e0a5      	b.n	800791e <UART_SetConfig+0x2fe>
 80077d2:	2308      	movs	r3, #8
 80077d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077d8:	e0a1      	b.n	800791e <UART_SetConfig+0x2fe>
 80077da:	2310      	movs	r3, #16
 80077dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077e0:	e09d      	b.n	800791e <UART_SetConfig+0x2fe>
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	4a4a      	ldr	r2, [pc, #296]	@ (8007910 <UART_SetConfig+0x2f0>)
 80077e8:	4293      	cmp	r3, r2
 80077ea:	d125      	bne.n	8007838 <UART_SetConfig+0x218>
 80077ec:	4b45      	ldr	r3, [pc, #276]	@ (8007904 <UART_SetConfig+0x2e4>)
 80077ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077f2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80077f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80077f8:	d016      	beq.n	8007828 <UART_SetConfig+0x208>
 80077fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80077fc:	d818      	bhi.n	8007830 <UART_SetConfig+0x210>
 80077fe:	2b80      	cmp	r3, #128	@ 0x80
 8007800:	d00a      	beq.n	8007818 <UART_SetConfig+0x1f8>
 8007802:	2b80      	cmp	r3, #128	@ 0x80
 8007804:	d814      	bhi.n	8007830 <UART_SetConfig+0x210>
 8007806:	2b00      	cmp	r3, #0
 8007808:	d002      	beq.n	8007810 <UART_SetConfig+0x1f0>
 800780a:	2b40      	cmp	r3, #64	@ 0x40
 800780c:	d008      	beq.n	8007820 <UART_SetConfig+0x200>
 800780e:	e00f      	b.n	8007830 <UART_SetConfig+0x210>
 8007810:	2300      	movs	r3, #0
 8007812:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007816:	e082      	b.n	800791e <UART_SetConfig+0x2fe>
 8007818:	2302      	movs	r3, #2
 800781a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800781e:	e07e      	b.n	800791e <UART_SetConfig+0x2fe>
 8007820:	2304      	movs	r3, #4
 8007822:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007826:	e07a      	b.n	800791e <UART_SetConfig+0x2fe>
 8007828:	2308      	movs	r3, #8
 800782a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800782e:	e076      	b.n	800791e <UART_SetConfig+0x2fe>
 8007830:	2310      	movs	r3, #16
 8007832:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007836:	e072      	b.n	800791e <UART_SetConfig+0x2fe>
 8007838:	697b      	ldr	r3, [r7, #20]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4a35      	ldr	r2, [pc, #212]	@ (8007914 <UART_SetConfig+0x2f4>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d12a      	bne.n	8007898 <UART_SetConfig+0x278>
 8007842:	4b30      	ldr	r3, [pc, #192]	@ (8007904 <UART_SetConfig+0x2e4>)
 8007844:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007848:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800784c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007850:	d01a      	beq.n	8007888 <UART_SetConfig+0x268>
 8007852:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007856:	d81b      	bhi.n	8007890 <UART_SetConfig+0x270>
 8007858:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800785c:	d00c      	beq.n	8007878 <UART_SetConfig+0x258>
 800785e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007862:	d815      	bhi.n	8007890 <UART_SetConfig+0x270>
 8007864:	2b00      	cmp	r3, #0
 8007866:	d003      	beq.n	8007870 <UART_SetConfig+0x250>
 8007868:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800786c:	d008      	beq.n	8007880 <UART_SetConfig+0x260>
 800786e:	e00f      	b.n	8007890 <UART_SetConfig+0x270>
 8007870:	2300      	movs	r3, #0
 8007872:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007876:	e052      	b.n	800791e <UART_SetConfig+0x2fe>
 8007878:	2302      	movs	r3, #2
 800787a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800787e:	e04e      	b.n	800791e <UART_SetConfig+0x2fe>
 8007880:	2304      	movs	r3, #4
 8007882:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007886:	e04a      	b.n	800791e <UART_SetConfig+0x2fe>
 8007888:	2308      	movs	r3, #8
 800788a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800788e:	e046      	b.n	800791e <UART_SetConfig+0x2fe>
 8007890:	2310      	movs	r3, #16
 8007892:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007896:	e042      	b.n	800791e <UART_SetConfig+0x2fe>
 8007898:	697b      	ldr	r3, [r7, #20]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	4a17      	ldr	r2, [pc, #92]	@ (80078fc <UART_SetConfig+0x2dc>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	d13a      	bne.n	8007918 <UART_SetConfig+0x2f8>
 80078a2:	4b18      	ldr	r3, [pc, #96]	@ (8007904 <UART_SetConfig+0x2e4>)
 80078a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078a8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80078ac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80078b0:	d01a      	beq.n	80078e8 <UART_SetConfig+0x2c8>
 80078b2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80078b6:	d81b      	bhi.n	80078f0 <UART_SetConfig+0x2d0>
 80078b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80078bc:	d00c      	beq.n	80078d8 <UART_SetConfig+0x2b8>
 80078be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80078c2:	d815      	bhi.n	80078f0 <UART_SetConfig+0x2d0>
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d003      	beq.n	80078d0 <UART_SetConfig+0x2b0>
 80078c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078cc:	d008      	beq.n	80078e0 <UART_SetConfig+0x2c0>
 80078ce:	e00f      	b.n	80078f0 <UART_SetConfig+0x2d0>
 80078d0:	2300      	movs	r3, #0
 80078d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078d6:	e022      	b.n	800791e <UART_SetConfig+0x2fe>
 80078d8:	2302      	movs	r3, #2
 80078da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078de:	e01e      	b.n	800791e <UART_SetConfig+0x2fe>
 80078e0:	2304      	movs	r3, #4
 80078e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078e6:	e01a      	b.n	800791e <UART_SetConfig+0x2fe>
 80078e8:	2308      	movs	r3, #8
 80078ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078ee:	e016      	b.n	800791e <UART_SetConfig+0x2fe>
 80078f0:	2310      	movs	r3, #16
 80078f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078f6:	e012      	b.n	800791e <UART_SetConfig+0x2fe>
 80078f8:	cfff69f3 	.word	0xcfff69f3
 80078fc:	40008000 	.word	0x40008000
 8007900:	40013800 	.word	0x40013800
 8007904:	40021000 	.word	0x40021000
 8007908:	40004400 	.word	0x40004400
 800790c:	40004800 	.word	0x40004800
 8007910:	40004c00 	.word	0x40004c00
 8007914:	40005000 	.word	0x40005000
 8007918:	2310      	movs	r3, #16
 800791a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800791e:	697b      	ldr	r3, [r7, #20]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	4aae      	ldr	r2, [pc, #696]	@ (8007bdc <UART_SetConfig+0x5bc>)
 8007924:	4293      	cmp	r3, r2
 8007926:	f040 8097 	bne.w	8007a58 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800792a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800792e:	2b08      	cmp	r3, #8
 8007930:	d823      	bhi.n	800797a <UART_SetConfig+0x35a>
 8007932:	a201      	add	r2, pc, #4	@ (adr r2, 8007938 <UART_SetConfig+0x318>)
 8007934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007938:	0800795d 	.word	0x0800795d
 800793c:	0800797b 	.word	0x0800797b
 8007940:	08007965 	.word	0x08007965
 8007944:	0800797b 	.word	0x0800797b
 8007948:	0800796b 	.word	0x0800796b
 800794c:	0800797b 	.word	0x0800797b
 8007950:	0800797b 	.word	0x0800797b
 8007954:	0800797b 	.word	0x0800797b
 8007958:	08007973 	.word	0x08007973
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800795c:	f7fd fb7a 	bl	8005054 <HAL_RCC_GetPCLK1Freq>
 8007960:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007962:	e010      	b.n	8007986 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007964:	4b9e      	ldr	r3, [pc, #632]	@ (8007be0 <UART_SetConfig+0x5c0>)
 8007966:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007968:	e00d      	b.n	8007986 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800796a:	f7fd fadb 	bl	8004f24 <HAL_RCC_GetSysClockFreq>
 800796e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007970:	e009      	b.n	8007986 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007972:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007976:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007978:	e005      	b.n	8007986 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800797a:	2300      	movs	r3, #0
 800797c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800797e:	2301      	movs	r3, #1
 8007980:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007984:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007988:	2b00      	cmp	r3, #0
 800798a:	f000 8130 	beq.w	8007bee <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800798e:	697b      	ldr	r3, [r7, #20]
 8007990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007992:	4a94      	ldr	r2, [pc, #592]	@ (8007be4 <UART_SetConfig+0x5c4>)
 8007994:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007998:	461a      	mov	r2, r3
 800799a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800799c:	fbb3 f3f2 	udiv	r3, r3, r2
 80079a0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80079a2:	697b      	ldr	r3, [r7, #20]
 80079a4:	685a      	ldr	r2, [r3, #4]
 80079a6:	4613      	mov	r3, r2
 80079a8:	005b      	lsls	r3, r3, #1
 80079aa:	4413      	add	r3, r2
 80079ac:	69ba      	ldr	r2, [r7, #24]
 80079ae:	429a      	cmp	r2, r3
 80079b0:	d305      	bcc.n	80079be <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	685b      	ldr	r3, [r3, #4]
 80079b6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80079b8:	69ba      	ldr	r2, [r7, #24]
 80079ba:	429a      	cmp	r2, r3
 80079bc:	d903      	bls.n	80079c6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80079be:	2301      	movs	r3, #1
 80079c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80079c4:	e113      	b.n	8007bee <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80079c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079c8:	2200      	movs	r2, #0
 80079ca:	60bb      	str	r3, [r7, #8]
 80079cc:	60fa      	str	r2, [r7, #12]
 80079ce:	697b      	ldr	r3, [r7, #20]
 80079d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079d2:	4a84      	ldr	r2, [pc, #528]	@ (8007be4 <UART_SetConfig+0x5c4>)
 80079d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80079d8:	b29b      	uxth	r3, r3
 80079da:	2200      	movs	r2, #0
 80079dc:	603b      	str	r3, [r7, #0]
 80079de:	607a      	str	r2, [r7, #4]
 80079e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079e4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80079e8:	f7f9 f966 	bl	8000cb8 <__aeabi_uldivmod>
 80079ec:	4602      	mov	r2, r0
 80079ee:	460b      	mov	r3, r1
 80079f0:	4610      	mov	r0, r2
 80079f2:	4619      	mov	r1, r3
 80079f4:	f04f 0200 	mov.w	r2, #0
 80079f8:	f04f 0300 	mov.w	r3, #0
 80079fc:	020b      	lsls	r3, r1, #8
 80079fe:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007a02:	0202      	lsls	r2, r0, #8
 8007a04:	6979      	ldr	r1, [r7, #20]
 8007a06:	6849      	ldr	r1, [r1, #4]
 8007a08:	0849      	lsrs	r1, r1, #1
 8007a0a:	2000      	movs	r0, #0
 8007a0c:	460c      	mov	r4, r1
 8007a0e:	4605      	mov	r5, r0
 8007a10:	eb12 0804 	adds.w	r8, r2, r4
 8007a14:	eb43 0905 	adc.w	r9, r3, r5
 8007a18:	697b      	ldr	r3, [r7, #20]
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	469a      	mov	sl, r3
 8007a20:	4693      	mov	fp, r2
 8007a22:	4652      	mov	r2, sl
 8007a24:	465b      	mov	r3, fp
 8007a26:	4640      	mov	r0, r8
 8007a28:	4649      	mov	r1, r9
 8007a2a:	f7f9 f945 	bl	8000cb8 <__aeabi_uldivmod>
 8007a2e:	4602      	mov	r2, r0
 8007a30:	460b      	mov	r3, r1
 8007a32:	4613      	mov	r3, r2
 8007a34:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007a36:	6a3b      	ldr	r3, [r7, #32]
 8007a38:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a3c:	d308      	bcc.n	8007a50 <UART_SetConfig+0x430>
 8007a3e:	6a3b      	ldr	r3, [r7, #32]
 8007a40:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a44:	d204      	bcs.n	8007a50 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007a46:	697b      	ldr	r3, [r7, #20]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	6a3a      	ldr	r2, [r7, #32]
 8007a4c:	60da      	str	r2, [r3, #12]
 8007a4e:	e0ce      	b.n	8007bee <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007a50:	2301      	movs	r3, #1
 8007a52:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007a56:	e0ca      	b.n	8007bee <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	69db      	ldr	r3, [r3, #28]
 8007a5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007a60:	d166      	bne.n	8007b30 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007a62:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007a66:	2b08      	cmp	r3, #8
 8007a68:	d827      	bhi.n	8007aba <UART_SetConfig+0x49a>
 8007a6a:	a201      	add	r2, pc, #4	@ (adr r2, 8007a70 <UART_SetConfig+0x450>)
 8007a6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a70:	08007a95 	.word	0x08007a95
 8007a74:	08007a9d 	.word	0x08007a9d
 8007a78:	08007aa5 	.word	0x08007aa5
 8007a7c:	08007abb 	.word	0x08007abb
 8007a80:	08007aab 	.word	0x08007aab
 8007a84:	08007abb 	.word	0x08007abb
 8007a88:	08007abb 	.word	0x08007abb
 8007a8c:	08007abb 	.word	0x08007abb
 8007a90:	08007ab3 	.word	0x08007ab3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a94:	f7fd fade 	bl	8005054 <HAL_RCC_GetPCLK1Freq>
 8007a98:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007a9a:	e014      	b.n	8007ac6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a9c:	f7fd faf0 	bl	8005080 <HAL_RCC_GetPCLK2Freq>
 8007aa0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007aa2:	e010      	b.n	8007ac6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007aa4:	4b4e      	ldr	r3, [pc, #312]	@ (8007be0 <UART_SetConfig+0x5c0>)
 8007aa6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007aa8:	e00d      	b.n	8007ac6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007aaa:	f7fd fa3b 	bl	8004f24 <HAL_RCC_GetSysClockFreq>
 8007aae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ab0:	e009      	b.n	8007ac6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007ab2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ab6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007ab8:	e005      	b.n	8007ac6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007aba:	2300      	movs	r3, #0
 8007abc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007abe:	2301      	movs	r3, #1
 8007ac0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007ac4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	f000 8090 	beq.w	8007bee <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ace:	697b      	ldr	r3, [r7, #20]
 8007ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ad2:	4a44      	ldr	r2, [pc, #272]	@ (8007be4 <UART_SetConfig+0x5c4>)
 8007ad4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ad8:	461a      	mov	r2, r3
 8007ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007adc:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ae0:	005a      	lsls	r2, r3, #1
 8007ae2:	697b      	ldr	r3, [r7, #20]
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	085b      	lsrs	r3, r3, #1
 8007ae8:	441a      	add	r2, r3
 8007aea:	697b      	ldr	r3, [r7, #20]
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	fbb2 f3f3 	udiv	r3, r2, r3
 8007af2:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007af4:	6a3b      	ldr	r3, [r7, #32]
 8007af6:	2b0f      	cmp	r3, #15
 8007af8:	d916      	bls.n	8007b28 <UART_SetConfig+0x508>
 8007afa:	6a3b      	ldr	r3, [r7, #32]
 8007afc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b00:	d212      	bcs.n	8007b28 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b02:	6a3b      	ldr	r3, [r7, #32]
 8007b04:	b29b      	uxth	r3, r3
 8007b06:	f023 030f 	bic.w	r3, r3, #15
 8007b0a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007b0c:	6a3b      	ldr	r3, [r7, #32]
 8007b0e:	085b      	lsrs	r3, r3, #1
 8007b10:	b29b      	uxth	r3, r3
 8007b12:	f003 0307 	and.w	r3, r3, #7
 8007b16:	b29a      	uxth	r2, r3
 8007b18:	8bfb      	ldrh	r3, [r7, #30]
 8007b1a:	4313      	orrs	r3, r2
 8007b1c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	8bfa      	ldrh	r2, [r7, #30]
 8007b24:	60da      	str	r2, [r3, #12]
 8007b26:	e062      	b.n	8007bee <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007b28:	2301      	movs	r3, #1
 8007b2a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007b2e:	e05e      	b.n	8007bee <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007b30:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007b34:	2b08      	cmp	r3, #8
 8007b36:	d828      	bhi.n	8007b8a <UART_SetConfig+0x56a>
 8007b38:	a201      	add	r2, pc, #4	@ (adr r2, 8007b40 <UART_SetConfig+0x520>)
 8007b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b3e:	bf00      	nop
 8007b40:	08007b65 	.word	0x08007b65
 8007b44:	08007b6d 	.word	0x08007b6d
 8007b48:	08007b75 	.word	0x08007b75
 8007b4c:	08007b8b 	.word	0x08007b8b
 8007b50:	08007b7b 	.word	0x08007b7b
 8007b54:	08007b8b 	.word	0x08007b8b
 8007b58:	08007b8b 	.word	0x08007b8b
 8007b5c:	08007b8b 	.word	0x08007b8b
 8007b60:	08007b83 	.word	0x08007b83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b64:	f7fd fa76 	bl	8005054 <HAL_RCC_GetPCLK1Freq>
 8007b68:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007b6a:	e014      	b.n	8007b96 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b6c:	f7fd fa88 	bl	8005080 <HAL_RCC_GetPCLK2Freq>
 8007b70:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007b72:	e010      	b.n	8007b96 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b74:	4b1a      	ldr	r3, [pc, #104]	@ (8007be0 <UART_SetConfig+0x5c0>)
 8007b76:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007b78:	e00d      	b.n	8007b96 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b7a:	f7fd f9d3 	bl	8004f24 <HAL_RCC_GetSysClockFreq>
 8007b7e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007b80:	e009      	b.n	8007b96 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b86:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007b88:	e005      	b.n	8007b96 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007b8e:	2301      	movs	r3, #1
 8007b90:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007b94:	bf00      	nop
    }

    if (pclk != 0U)
 8007b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d028      	beq.n	8007bee <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007b9c:	697b      	ldr	r3, [r7, #20]
 8007b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ba0:	4a10      	ldr	r2, [pc, #64]	@ (8007be4 <UART_SetConfig+0x5c4>)
 8007ba2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ba6:	461a      	mov	r2, r3
 8007ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007baa:	fbb3 f2f2 	udiv	r2, r3, r2
 8007bae:	697b      	ldr	r3, [r7, #20]
 8007bb0:	685b      	ldr	r3, [r3, #4]
 8007bb2:	085b      	lsrs	r3, r3, #1
 8007bb4:	441a      	add	r2, r3
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	685b      	ldr	r3, [r3, #4]
 8007bba:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bbe:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007bc0:	6a3b      	ldr	r3, [r7, #32]
 8007bc2:	2b0f      	cmp	r3, #15
 8007bc4:	d910      	bls.n	8007be8 <UART_SetConfig+0x5c8>
 8007bc6:	6a3b      	ldr	r3, [r7, #32]
 8007bc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007bcc:	d20c      	bcs.n	8007be8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007bce:	6a3b      	ldr	r3, [r7, #32]
 8007bd0:	b29a      	uxth	r2, r3
 8007bd2:	697b      	ldr	r3, [r7, #20]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	60da      	str	r2, [r3, #12]
 8007bd8:	e009      	b.n	8007bee <UART_SetConfig+0x5ce>
 8007bda:	bf00      	nop
 8007bdc:	40008000 	.word	0x40008000
 8007be0:	00f42400 	.word	0x00f42400
 8007be4:	0800d498 	.word	0x0800d498
      }
      else
      {
        ret = HAL_ERROR;
 8007be8:	2301      	movs	r3, #1
 8007bea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007bee:	697b      	ldr	r3, [r7, #20]
 8007bf0:	2201      	movs	r2, #1
 8007bf2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	2201      	movs	r2, #1
 8007bfa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007bfe:	697b      	ldr	r3, [r7, #20]
 8007c00:	2200      	movs	r2, #0
 8007c02:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007c04:	697b      	ldr	r3, [r7, #20]
 8007c06:	2200      	movs	r2, #0
 8007c08:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007c0a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007c0e:	4618      	mov	r0, r3
 8007c10:	3730      	adds	r7, #48	@ 0x30
 8007c12:	46bd      	mov	sp, r7
 8007c14:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007c18 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b083      	sub	sp, #12
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c24:	f003 0308 	and.w	r3, r3, #8
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d00a      	beq.n	8007c42 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	685b      	ldr	r3, [r3, #4]
 8007c32:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	430a      	orrs	r2, r1
 8007c40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c46:	f003 0301 	and.w	r3, r3, #1
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d00a      	beq.n	8007c64 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	685b      	ldr	r3, [r3, #4]
 8007c54:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	430a      	orrs	r2, r1
 8007c62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c68:	f003 0302 	and.w	r3, r3, #2
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d00a      	beq.n	8007c86 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	685b      	ldr	r3, [r3, #4]
 8007c76:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	430a      	orrs	r2, r1
 8007c84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c8a:	f003 0304 	and.w	r3, r3, #4
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d00a      	beq.n	8007ca8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	685b      	ldr	r3, [r3, #4]
 8007c98:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	430a      	orrs	r2, r1
 8007ca6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cac:	f003 0310 	and.w	r3, r3, #16
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d00a      	beq.n	8007cca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	689b      	ldr	r3, [r3, #8]
 8007cba:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	430a      	orrs	r2, r1
 8007cc8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cce:	f003 0320 	and.w	r3, r3, #32
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d00a      	beq.n	8007cec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	689b      	ldr	r3, [r3, #8]
 8007cdc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	430a      	orrs	r2, r1
 8007cea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d01a      	beq.n	8007d2e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	685b      	ldr	r3, [r3, #4]
 8007cfe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	430a      	orrs	r2, r1
 8007d0c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d16:	d10a      	bne.n	8007d2e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	685b      	ldr	r3, [r3, #4]
 8007d1e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	430a      	orrs	r2, r1
 8007d2c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d00a      	beq.n	8007d50 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	685b      	ldr	r3, [r3, #4]
 8007d40:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	430a      	orrs	r2, r1
 8007d4e:	605a      	str	r2, [r3, #4]
  }
}
 8007d50:	bf00      	nop
 8007d52:	370c      	adds	r7, #12
 8007d54:	46bd      	mov	sp, r7
 8007d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5a:	4770      	bx	lr

08007d5c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b098      	sub	sp, #96	@ 0x60
 8007d60:	af02      	add	r7, sp, #8
 8007d62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2200      	movs	r2, #0
 8007d68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007d6c:	f7fb f888 	bl	8002e80 <HAL_GetTick>
 8007d70:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f003 0308 	and.w	r3, r3, #8
 8007d7c:	2b08      	cmp	r3, #8
 8007d7e:	d12f      	bne.n	8007de0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d80:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007d84:	9300      	str	r3, [sp, #0]
 8007d86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d88:	2200      	movs	r2, #0
 8007d8a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	f000 f88e 	bl	8007eb0 <UART_WaitOnFlagUntilTimeout>
 8007d94:	4603      	mov	r3, r0
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d022      	beq.n	8007de0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007da0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007da2:	e853 3f00 	ldrex	r3, [r3]
 8007da6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007da8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007daa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007dae:	653b      	str	r3, [r7, #80]	@ 0x50
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	461a      	mov	r2, r3
 8007db6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007db8:	647b      	str	r3, [r7, #68]	@ 0x44
 8007dba:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dbc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007dbe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007dc0:	e841 2300 	strex	r3, r2, [r1]
 8007dc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007dc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d1e6      	bne.n	8007d9a <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2220      	movs	r2, #32
 8007dd0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ddc:	2303      	movs	r3, #3
 8007dde:	e063      	b.n	8007ea8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f003 0304 	and.w	r3, r3, #4
 8007dea:	2b04      	cmp	r3, #4
 8007dec:	d149      	bne.n	8007e82 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007dee:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007df2:	9300      	str	r3, [sp, #0]
 8007df4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007df6:	2200      	movs	r2, #0
 8007df8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	f000 f857 	bl	8007eb0 <UART_WaitOnFlagUntilTimeout>
 8007e02:	4603      	mov	r3, r0
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d03c      	beq.n	8007e82 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e10:	e853 3f00 	ldrex	r3, [r3]
 8007e14:	623b      	str	r3, [r7, #32]
   return(result);
 8007e16:	6a3b      	ldr	r3, [r7, #32]
 8007e18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	461a      	mov	r2, r3
 8007e24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e26:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e28:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e2e:	e841 2300 	strex	r3, r2, [r1]
 8007e32:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d1e6      	bne.n	8007e08 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	3308      	adds	r3, #8
 8007e40:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e42:	693b      	ldr	r3, [r7, #16]
 8007e44:	e853 3f00 	ldrex	r3, [r3]
 8007e48:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	f023 0301 	bic.w	r3, r3, #1
 8007e50:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	3308      	adds	r3, #8
 8007e58:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e5a:	61fa      	str	r2, [r7, #28]
 8007e5c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e5e:	69b9      	ldr	r1, [r7, #24]
 8007e60:	69fa      	ldr	r2, [r7, #28]
 8007e62:	e841 2300 	strex	r3, r2, [r1]
 8007e66:	617b      	str	r3, [r7, #20]
   return(result);
 8007e68:	697b      	ldr	r3, [r7, #20]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d1e5      	bne.n	8007e3a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2220      	movs	r2, #32
 8007e72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e7e:	2303      	movs	r3, #3
 8007e80:	e012      	b.n	8007ea8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2220      	movs	r2, #32
 8007e86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2220      	movs	r2, #32
 8007e8e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2200      	movs	r2, #0
 8007e96:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007ea6:	2300      	movs	r3, #0
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	3758      	adds	r7, #88	@ 0x58
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bd80      	pop	{r7, pc}

08007eb0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b084      	sub	sp, #16
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	60f8      	str	r0, [r7, #12]
 8007eb8:	60b9      	str	r1, [r7, #8]
 8007eba:	603b      	str	r3, [r7, #0]
 8007ebc:	4613      	mov	r3, r2
 8007ebe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ec0:	e04f      	b.n	8007f62 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ec2:	69bb      	ldr	r3, [r7, #24]
 8007ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ec8:	d04b      	beq.n	8007f62 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007eca:	f7fa ffd9 	bl	8002e80 <HAL_GetTick>
 8007ece:	4602      	mov	r2, r0
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	1ad3      	subs	r3, r2, r3
 8007ed4:	69ba      	ldr	r2, [r7, #24]
 8007ed6:	429a      	cmp	r2, r3
 8007ed8:	d302      	bcc.n	8007ee0 <UART_WaitOnFlagUntilTimeout+0x30>
 8007eda:	69bb      	ldr	r3, [r7, #24]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d101      	bne.n	8007ee4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007ee0:	2303      	movs	r3, #3
 8007ee2:	e04e      	b.n	8007f82 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f003 0304 	and.w	r3, r3, #4
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d037      	beq.n	8007f62 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	2b80      	cmp	r3, #128	@ 0x80
 8007ef6:	d034      	beq.n	8007f62 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007ef8:	68bb      	ldr	r3, [r7, #8]
 8007efa:	2b40      	cmp	r3, #64	@ 0x40
 8007efc:	d031      	beq.n	8007f62 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	69db      	ldr	r3, [r3, #28]
 8007f04:	f003 0308 	and.w	r3, r3, #8
 8007f08:	2b08      	cmp	r3, #8
 8007f0a:	d110      	bne.n	8007f2e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	2208      	movs	r2, #8
 8007f12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f14:	68f8      	ldr	r0, [r7, #12]
 8007f16:	f000 f838 	bl	8007f8a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	2208      	movs	r2, #8
 8007f1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	2200      	movs	r2, #0
 8007f26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007f2a:	2301      	movs	r3, #1
 8007f2c:	e029      	b.n	8007f82 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	69db      	ldr	r3, [r3, #28]
 8007f34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f3c:	d111      	bne.n	8007f62 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007f46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f48:	68f8      	ldr	r0, [r7, #12]
 8007f4a:	f000 f81e 	bl	8007f8a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2220      	movs	r2, #32
 8007f52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007f5e:	2303      	movs	r3, #3
 8007f60:	e00f      	b.n	8007f82 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	69da      	ldr	r2, [r3, #28]
 8007f68:	68bb      	ldr	r3, [r7, #8]
 8007f6a:	4013      	ands	r3, r2
 8007f6c:	68ba      	ldr	r2, [r7, #8]
 8007f6e:	429a      	cmp	r2, r3
 8007f70:	bf0c      	ite	eq
 8007f72:	2301      	moveq	r3, #1
 8007f74:	2300      	movne	r3, #0
 8007f76:	b2db      	uxtb	r3, r3
 8007f78:	461a      	mov	r2, r3
 8007f7a:	79fb      	ldrb	r3, [r7, #7]
 8007f7c:	429a      	cmp	r2, r3
 8007f7e:	d0a0      	beq.n	8007ec2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f80:	2300      	movs	r3, #0
}
 8007f82:	4618      	mov	r0, r3
 8007f84:	3710      	adds	r7, #16
 8007f86:	46bd      	mov	sp, r7
 8007f88:	bd80      	pop	{r7, pc}

08007f8a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f8a:	b480      	push	{r7}
 8007f8c:	b095      	sub	sp, #84	@ 0x54
 8007f8e:	af00      	add	r7, sp, #0
 8007f90:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f9a:	e853 3f00 	ldrex	r3, [r3]
 8007f9e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fa2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007fa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	461a      	mov	r2, r3
 8007fae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007fb0:	643b      	str	r3, [r7, #64]	@ 0x40
 8007fb2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fb4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007fb6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007fb8:	e841 2300 	strex	r3, r2, [r1]
 8007fbc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007fbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d1e6      	bne.n	8007f92 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	3308      	adds	r3, #8
 8007fca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fcc:	6a3b      	ldr	r3, [r7, #32]
 8007fce:	e853 3f00 	ldrex	r3, [r3]
 8007fd2:	61fb      	str	r3, [r7, #28]
   return(result);
 8007fd4:	69fb      	ldr	r3, [r7, #28]
 8007fd6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007fda:	f023 0301 	bic.w	r3, r3, #1
 8007fde:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	3308      	adds	r3, #8
 8007fe6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007fe8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007fea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007fee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ff0:	e841 2300 	strex	r3, r2, [r1]
 8007ff4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d1e3      	bne.n	8007fc4 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008000:	2b01      	cmp	r3, #1
 8008002:	d118      	bne.n	8008036 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	e853 3f00 	ldrex	r3, [r3]
 8008010:	60bb      	str	r3, [r7, #8]
   return(result);
 8008012:	68bb      	ldr	r3, [r7, #8]
 8008014:	f023 0310 	bic.w	r3, r3, #16
 8008018:	647b      	str	r3, [r7, #68]	@ 0x44
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	461a      	mov	r2, r3
 8008020:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008022:	61bb      	str	r3, [r7, #24]
 8008024:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008026:	6979      	ldr	r1, [r7, #20]
 8008028:	69ba      	ldr	r2, [r7, #24]
 800802a:	e841 2300 	strex	r3, r2, [r1]
 800802e:	613b      	str	r3, [r7, #16]
   return(result);
 8008030:	693b      	ldr	r3, [r7, #16]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d1e6      	bne.n	8008004 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2220      	movs	r2, #32
 800803a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2200      	movs	r2, #0
 8008042:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2200      	movs	r2, #0
 8008048:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800804a:	bf00      	nop
 800804c:	3754      	adds	r7, #84	@ 0x54
 800804e:	46bd      	mov	sp, r7
 8008050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008054:	4770      	bx	lr

08008056 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008056:	b580      	push	{r7, lr}
 8008058:	b084      	sub	sp, #16
 800805a:	af00      	add	r7, sp, #0
 800805c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008062:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008064:	68f8      	ldr	r0, [r7, #12]
 8008066:	f7ff fac5 	bl	80075f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800806a:	bf00      	nop
 800806c:	3710      	adds	r7, #16
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}

08008072 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008072:	b580      	push	{r7, lr}
 8008074:	b088      	sub	sp, #32
 8008076:	af00      	add	r7, sp, #0
 8008078:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	e853 3f00 	ldrex	r3, [r3]
 8008086:	60bb      	str	r3, [r7, #8]
   return(result);
 8008088:	68bb      	ldr	r3, [r7, #8]
 800808a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800808e:	61fb      	str	r3, [r7, #28]
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	461a      	mov	r2, r3
 8008096:	69fb      	ldr	r3, [r7, #28]
 8008098:	61bb      	str	r3, [r7, #24]
 800809a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800809c:	6979      	ldr	r1, [r7, #20]
 800809e:	69ba      	ldr	r2, [r7, #24]
 80080a0:	e841 2300 	strex	r3, r2, [r1]
 80080a4:	613b      	str	r3, [r7, #16]
   return(result);
 80080a6:	693b      	ldr	r3, [r7, #16]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d1e6      	bne.n	800807a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2220      	movs	r2, #32
 80080b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2200      	movs	r2, #0
 80080b8:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	f7ff fa90 	bl	80075e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080c0:	bf00      	nop
 80080c2:	3720      	adds	r7, #32
 80080c4:	46bd      	mov	sp, r7
 80080c6:	bd80      	pop	{r7, pc}

080080c8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80080c8:	b480      	push	{r7}
 80080ca:	b083      	sub	sp, #12
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80080d0:	bf00      	nop
 80080d2:	370c      	adds	r7, #12
 80080d4:	46bd      	mov	sp, r7
 80080d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080da:	4770      	bx	lr

080080dc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80080dc:	b480      	push	{r7}
 80080de:	b083      	sub	sp, #12
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80080e4:	bf00      	nop
 80080e6:	370c      	adds	r7, #12
 80080e8:	46bd      	mov	sp, r7
 80080ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ee:	4770      	bx	lr

080080f0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80080f0:	b480      	push	{r7}
 80080f2:	b083      	sub	sp, #12
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80080f8:	bf00      	nop
 80080fa:	370c      	adds	r7, #12
 80080fc:	46bd      	mov	sp, r7
 80080fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008102:	4770      	bx	lr

08008104 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008104:	b480      	push	{r7}
 8008106:	b085      	sub	sp, #20
 8008108:	af00      	add	r7, sp, #0
 800810a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008112:	2b01      	cmp	r3, #1
 8008114:	d101      	bne.n	800811a <HAL_UARTEx_DisableFifoMode+0x16>
 8008116:	2302      	movs	r3, #2
 8008118:	e027      	b.n	800816a <HAL_UARTEx_DisableFifoMode+0x66>
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2201      	movs	r2, #1
 800811e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2224      	movs	r2, #36	@ 0x24
 8008126:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	681a      	ldr	r2, [r3, #0]
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f022 0201 	bic.w	r2, r2, #1
 8008140:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008148:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2200      	movs	r2, #0
 800814e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	68fa      	ldr	r2, [r7, #12]
 8008156:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2220      	movs	r2, #32
 800815c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2200      	movs	r2, #0
 8008164:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008168:	2300      	movs	r3, #0
}
 800816a:	4618      	mov	r0, r3
 800816c:	3714      	adds	r7, #20
 800816e:	46bd      	mov	sp, r7
 8008170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008174:	4770      	bx	lr

08008176 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008176:	b580      	push	{r7, lr}
 8008178:	b084      	sub	sp, #16
 800817a:	af00      	add	r7, sp, #0
 800817c:	6078      	str	r0, [r7, #4]
 800817e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008186:	2b01      	cmp	r3, #1
 8008188:	d101      	bne.n	800818e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800818a:	2302      	movs	r3, #2
 800818c:	e02d      	b.n	80081ea <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2201      	movs	r2, #1
 8008192:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2224      	movs	r2, #36	@ 0x24
 800819a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	681a      	ldr	r2, [r3, #0]
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	f022 0201 	bic.w	r2, r2, #1
 80081b4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	689b      	ldr	r3, [r3, #8]
 80081bc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	683a      	ldr	r2, [r7, #0]
 80081c6:	430a      	orrs	r2, r1
 80081c8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80081ca:	6878      	ldr	r0, [r7, #4]
 80081cc:	f000 f850 	bl	8008270 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	68fa      	ldr	r2, [r7, #12]
 80081d6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2220      	movs	r2, #32
 80081dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2200      	movs	r2, #0
 80081e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80081e8:	2300      	movs	r3, #0
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	3710      	adds	r7, #16
 80081ee:	46bd      	mov	sp, r7
 80081f0:	bd80      	pop	{r7, pc}

080081f2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80081f2:	b580      	push	{r7, lr}
 80081f4:	b084      	sub	sp, #16
 80081f6:	af00      	add	r7, sp, #0
 80081f8:	6078      	str	r0, [r7, #4]
 80081fa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008202:	2b01      	cmp	r3, #1
 8008204:	d101      	bne.n	800820a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008206:	2302      	movs	r3, #2
 8008208:	e02d      	b.n	8008266 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2201      	movs	r2, #1
 800820e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2224      	movs	r2, #36	@ 0x24
 8008216:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	681a      	ldr	r2, [r3, #0]
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f022 0201 	bic.w	r2, r2, #1
 8008230:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	689b      	ldr	r3, [r3, #8]
 8008238:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	683a      	ldr	r2, [r7, #0]
 8008242:	430a      	orrs	r2, r1
 8008244:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008246:	6878      	ldr	r0, [r7, #4]
 8008248:	f000 f812 	bl	8008270 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	68fa      	ldr	r2, [r7, #12]
 8008252:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2220      	movs	r2, #32
 8008258:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2200      	movs	r2, #0
 8008260:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008264:	2300      	movs	r3, #0
}
 8008266:	4618      	mov	r0, r3
 8008268:	3710      	adds	r7, #16
 800826a:	46bd      	mov	sp, r7
 800826c:	bd80      	pop	{r7, pc}
	...

08008270 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008270:	b480      	push	{r7}
 8008272:	b085      	sub	sp, #20
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800827c:	2b00      	cmp	r3, #0
 800827e:	d108      	bne.n	8008292 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2201      	movs	r2, #1
 8008284:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2201      	movs	r2, #1
 800828c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008290:	e031      	b.n	80082f6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008292:	2308      	movs	r3, #8
 8008294:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008296:	2308      	movs	r3, #8
 8008298:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	689b      	ldr	r3, [r3, #8]
 80082a0:	0e5b      	lsrs	r3, r3, #25
 80082a2:	b2db      	uxtb	r3, r3
 80082a4:	f003 0307 	and.w	r3, r3, #7
 80082a8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	689b      	ldr	r3, [r3, #8]
 80082b0:	0f5b      	lsrs	r3, r3, #29
 80082b2:	b2db      	uxtb	r3, r3
 80082b4:	f003 0307 	and.w	r3, r3, #7
 80082b8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80082ba:	7bbb      	ldrb	r3, [r7, #14]
 80082bc:	7b3a      	ldrb	r2, [r7, #12]
 80082be:	4911      	ldr	r1, [pc, #68]	@ (8008304 <UARTEx_SetNbDataToProcess+0x94>)
 80082c0:	5c8a      	ldrb	r2, [r1, r2]
 80082c2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80082c6:	7b3a      	ldrb	r2, [r7, #12]
 80082c8:	490f      	ldr	r1, [pc, #60]	@ (8008308 <UARTEx_SetNbDataToProcess+0x98>)
 80082ca:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80082cc:	fb93 f3f2 	sdiv	r3, r3, r2
 80082d0:	b29a      	uxth	r2, r3
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80082d8:	7bfb      	ldrb	r3, [r7, #15]
 80082da:	7b7a      	ldrb	r2, [r7, #13]
 80082dc:	4909      	ldr	r1, [pc, #36]	@ (8008304 <UARTEx_SetNbDataToProcess+0x94>)
 80082de:	5c8a      	ldrb	r2, [r1, r2]
 80082e0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80082e4:	7b7a      	ldrb	r2, [r7, #13]
 80082e6:	4908      	ldr	r1, [pc, #32]	@ (8008308 <UARTEx_SetNbDataToProcess+0x98>)
 80082e8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80082ea:	fb93 f3f2 	sdiv	r3, r3, r2
 80082ee:	b29a      	uxth	r2, r3
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80082f6:	bf00      	nop
 80082f8:	3714      	adds	r7, #20
 80082fa:	46bd      	mov	sp, r7
 80082fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008300:	4770      	bx	lr
 8008302:	bf00      	nop
 8008304:	0800d4b0 	.word	0x0800d4b0
 8008308:	0800d4b8 	.word	0x0800d4b8

0800830c <__cvt>:
 800830c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008310:	ec57 6b10 	vmov	r6, r7, d0
 8008314:	2f00      	cmp	r7, #0
 8008316:	460c      	mov	r4, r1
 8008318:	4619      	mov	r1, r3
 800831a:	463b      	mov	r3, r7
 800831c:	bfbb      	ittet	lt
 800831e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008322:	461f      	movlt	r7, r3
 8008324:	2300      	movge	r3, #0
 8008326:	232d      	movlt	r3, #45	@ 0x2d
 8008328:	700b      	strb	r3, [r1, #0]
 800832a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800832c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008330:	4691      	mov	r9, r2
 8008332:	f023 0820 	bic.w	r8, r3, #32
 8008336:	bfbc      	itt	lt
 8008338:	4632      	movlt	r2, r6
 800833a:	4616      	movlt	r6, r2
 800833c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008340:	d005      	beq.n	800834e <__cvt+0x42>
 8008342:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008346:	d100      	bne.n	800834a <__cvt+0x3e>
 8008348:	3401      	adds	r4, #1
 800834a:	2102      	movs	r1, #2
 800834c:	e000      	b.n	8008350 <__cvt+0x44>
 800834e:	2103      	movs	r1, #3
 8008350:	ab03      	add	r3, sp, #12
 8008352:	9301      	str	r3, [sp, #4]
 8008354:	ab02      	add	r3, sp, #8
 8008356:	9300      	str	r3, [sp, #0]
 8008358:	ec47 6b10 	vmov	d0, r6, r7
 800835c:	4653      	mov	r3, sl
 800835e:	4622      	mov	r2, r4
 8008360:	f001 fa52 	bl	8009808 <_dtoa_r>
 8008364:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008368:	4605      	mov	r5, r0
 800836a:	d119      	bne.n	80083a0 <__cvt+0x94>
 800836c:	f019 0f01 	tst.w	r9, #1
 8008370:	d00e      	beq.n	8008390 <__cvt+0x84>
 8008372:	eb00 0904 	add.w	r9, r0, r4
 8008376:	2200      	movs	r2, #0
 8008378:	2300      	movs	r3, #0
 800837a:	4630      	mov	r0, r6
 800837c:	4639      	mov	r1, r7
 800837e:	f7f8 fbbb 	bl	8000af8 <__aeabi_dcmpeq>
 8008382:	b108      	cbz	r0, 8008388 <__cvt+0x7c>
 8008384:	f8cd 900c 	str.w	r9, [sp, #12]
 8008388:	2230      	movs	r2, #48	@ 0x30
 800838a:	9b03      	ldr	r3, [sp, #12]
 800838c:	454b      	cmp	r3, r9
 800838e:	d31e      	bcc.n	80083ce <__cvt+0xc2>
 8008390:	9b03      	ldr	r3, [sp, #12]
 8008392:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008394:	1b5b      	subs	r3, r3, r5
 8008396:	4628      	mov	r0, r5
 8008398:	6013      	str	r3, [r2, #0]
 800839a:	b004      	add	sp, #16
 800839c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083a0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80083a4:	eb00 0904 	add.w	r9, r0, r4
 80083a8:	d1e5      	bne.n	8008376 <__cvt+0x6a>
 80083aa:	7803      	ldrb	r3, [r0, #0]
 80083ac:	2b30      	cmp	r3, #48	@ 0x30
 80083ae:	d10a      	bne.n	80083c6 <__cvt+0xba>
 80083b0:	2200      	movs	r2, #0
 80083b2:	2300      	movs	r3, #0
 80083b4:	4630      	mov	r0, r6
 80083b6:	4639      	mov	r1, r7
 80083b8:	f7f8 fb9e 	bl	8000af8 <__aeabi_dcmpeq>
 80083bc:	b918      	cbnz	r0, 80083c6 <__cvt+0xba>
 80083be:	f1c4 0401 	rsb	r4, r4, #1
 80083c2:	f8ca 4000 	str.w	r4, [sl]
 80083c6:	f8da 3000 	ldr.w	r3, [sl]
 80083ca:	4499      	add	r9, r3
 80083cc:	e7d3      	b.n	8008376 <__cvt+0x6a>
 80083ce:	1c59      	adds	r1, r3, #1
 80083d0:	9103      	str	r1, [sp, #12]
 80083d2:	701a      	strb	r2, [r3, #0]
 80083d4:	e7d9      	b.n	800838a <__cvt+0x7e>

080083d6 <__exponent>:
 80083d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80083d8:	2900      	cmp	r1, #0
 80083da:	bfba      	itte	lt
 80083dc:	4249      	neglt	r1, r1
 80083de:	232d      	movlt	r3, #45	@ 0x2d
 80083e0:	232b      	movge	r3, #43	@ 0x2b
 80083e2:	2909      	cmp	r1, #9
 80083e4:	7002      	strb	r2, [r0, #0]
 80083e6:	7043      	strb	r3, [r0, #1]
 80083e8:	dd29      	ble.n	800843e <__exponent+0x68>
 80083ea:	f10d 0307 	add.w	r3, sp, #7
 80083ee:	461d      	mov	r5, r3
 80083f0:	270a      	movs	r7, #10
 80083f2:	461a      	mov	r2, r3
 80083f4:	fbb1 f6f7 	udiv	r6, r1, r7
 80083f8:	fb07 1416 	mls	r4, r7, r6, r1
 80083fc:	3430      	adds	r4, #48	@ 0x30
 80083fe:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008402:	460c      	mov	r4, r1
 8008404:	2c63      	cmp	r4, #99	@ 0x63
 8008406:	f103 33ff 	add.w	r3, r3, #4294967295
 800840a:	4631      	mov	r1, r6
 800840c:	dcf1      	bgt.n	80083f2 <__exponent+0x1c>
 800840e:	3130      	adds	r1, #48	@ 0x30
 8008410:	1e94      	subs	r4, r2, #2
 8008412:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008416:	1c41      	adds	r1, r0, #1
 8008418:	4623      	mov	r3, r4
 800841a:	42ab      	cmp	r3, r5
 800841c:	d30a      	bcc.n	8008434 <__exponent+0x5e>
 800841e:	f10d 0309 	add.w	r3, sp, #9
 8008422:	1a9b      	subs	r3, r3, r2
 8008424:	42ac      	cmp	r4, r5
 8008426:	bf88      	it	hi
 8008428:	2300      	movhi	r3, #0
 800842a:	3302      	adds	r3, #2
 800842c:	4403      	add	r3, r0
 800842e:	1a18      	subs	r0, r3, r0
 8008430:	b003      	add	sp, #12
 8008432:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008434:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008438:	f801 6f01 	strb.w	r6, [r1, #1]!
 800843c:	e7ed      	b.n	800841a <__exponent+0x44>
 800843e:	2330      	movs	r3, #48	@ 0x30
 8008440:	3130      	adds	r1, #48	@ 0x30
 8008442:	7083      	strb	r3, [r0, #2]
 8008444:	70c1      	strb	r1, [r0, #3]
 8008446:	1d03      	adds	r3, r0, #4
 8008448:	e7f1      	b.n	800842e <__exponent+0x58>
	...

0800844c <_printf_float>:
 800844c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008450:	b08d      	sub	sp, #52	@ 0x34
 8008452:	460c      	mov	r4, r1
 8008454:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008458:	4616      	mov	r6, r2
 800845a:	461f      	mov	r7, r3
 800845c:	4605      	mov	r5, r0
 800845e:	f001 f8a1 	bl	80095a4 <_localeconv_r>
 8008462:	6803      	ldr	r3, [r0, #0]
 8008464:	9304      	str	r3, [sp, #16]
 8008466:	4618      	mov	r0, r3
 8008468:	f7f7 ff1a 	bl	80002a0 <strlen>
 800846c:	2300      	movs	r3, #0
 800846e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008470:	f8d8 3000 	ldr.w	r3, [r8]
 8008474:	9005      	str	r0, [sp, #20]
 8008476:	3307      	adds	r3, #7
 8008478:	f023 0307 	bic.w	r3, r3, #7
 800847c:	f103 0208 	add.w	r2, r3, #8
 8008480:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008484:	f8d4 b000 	ldr.w	fp, [r4]
 8008488:	f8c8 2000 	str.w	r2, [r8]
 800848c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008490:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008494:	9307      	str	r3, [sp, #28]
 8008496:	f8cd 8018 	str.w	r8, [sp, #24]
 800849a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800849e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80084a2:	4b9c      	ldr	r3, [pc, #624]	@ (8008714 <_printf_float+0x2c8>)
 80084a4:	f04f 32ff 	mov.w	r2, #4294967295
 80084a8:	f7f8 fb58 	bl	8000b5c <__aeabi_dcmpun>
 80084ac:	bb70      	cbnz	r0, 800850c <_printf_float+0xc0>
 80084ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80084b2:	4b98      	ldr	r3, [pc, #608]	@ (8008714 <_printf_float+0x2c8>)
 80084b4:	f04f 32ff 	mov.w	r2, #4294967295
 80084b8:	f7f8 fb32 	bl	8000b20 <__aeabi_dcmple>
 80084bc:	bb30      	cbnz	r0, 800850c <_printf_float+0xc0>
 80084be:	2200      	movs	r2, #0
 80084c0:	2300      	movs	r3, #0
 80084c2:	4640      	mov	r0, r8
 80084c4:	4649      	mov	r1, r9
 80084c6:	f7f8 fb21 	bl	8000b0c <__aeabi_dcmplt>
 80084ca:	b110      	cbz	r0, 80084d2 <_printf_float+0x86>
 80084cc:	232d      	movs	r3, #45	@ 0x2d
 80084ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80084d2:	4a91      	ldr	r2, [pc, #580]	@ (8008718 <_printf_float+0x2cc>)
 80084d4:	4b91      	ldr	r3, [pc, #580]	@ (800871c <_printf_float+0x2d0>)
 80084d6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80084da:	bf8c      	ite	hi
 80084dc:	4690      	movhi	r8, r2
 80084de:	4698      	movls	r8, r3
 80084e0:	2303      	movs	r3, #3
 80084e2:	6123      	str	r3, [r4, #16]
 80084e4:	f02b 0304 	bic.w	r3, fp, #4
 80084e8:	6023      	str	r3, [r4, #0]
 80084ea:	f04f 0900 	mov.w	r9, #0
 80084ee:	9700      	str	r7, [sp, #0]
 80084f0:	4633      	mov	r3, r6
 80084f2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80084f4:	4621      	mov	r1, r4
 80084f6:	4628      	mov	r0, r5
 80084f8:	f000 f9d2 	bl	80088a0 <_printf_common>
 80084fc:	3001      	adds	r0, #1
 80084fe:	f040 808d 	bne.w	800861c <_printf_float+0x1d0>
 8008502:	f04f 30ff 	mov.w	r0, #4294967295
 8008506:	b00d      	add	sp, #52	@ 0x34
 8008508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800850c:	4642      	mov	r2, r8
 800850e:	464b      	mov	r3, r9
 8008510:	4640      	mov	r0, r8
 8008512:	4649      	mov	r1, r9
 8008514:	f7f8 fb22 	bl	8000b5c <__aeabi_dcmpun>
 8008518:	b140      	cbz	r0, 800852c <_printf_float+0xe0>
 800851a:	464b      	mov	r3, r9
 800851c:	2b00      	cmp	r3, #0
 800851e:	bfbc      	itt	lt
 8008520:	232d      	movlt	r3, #45	@ 0x2d
 8008522:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008526:	4a7e      	ldr	r2, [pc, #504]	@ (8008720 <_printf_float+0x2d4>)
 8008528:	4b7e      	ldr	r3, [pc, #504]	@ (8008724 <_printf_float+0x2d8>)
 800852a:	e7d4      	b.n	80084d6 <_printf_float+0x8a>
 800852c:	6863      	ldr	r3, [r4, #4]
 800852e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008532:	9206      	str	r2, [sp, #24]
 8008534:	1c5a      	adds	r2, r3, #1
 8008536:	d13b      	bne.n	80085b0 <_printf_float+0x164>
 8008538:	2306      	movs	r3, #6
 800853a:	6063      	str	r3, [r4, #4]
 800853c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008540:	2300      	movs	r3, #0
 8008542:	6022      	str	r2, [r4, #0]
 8008544:	9303      	str	r3, [sp, #12]
 8008546:	ab0a      	add	r3, sp, #40	@ 0x28
 8008548:	e9cd a301 	strd	sl, r3, [sp, #4]
 800854c:	ab09      	add	r3, sp, #36	@ 0x24
 800854e:	9300      	str	r3, [sp, #0]
 8008550:	6861      	ldr	r1, [r4, #4]
 8008552:	ec49 8b10 	vmov	d0, r8, r9
 8008556:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800855a:	4628      	mov	r0, r5
 800855c:	f7ff fed6 	bl	800830c <__cvt>
 8008560:	9b06      	ldr	r3, [sp, #24]
 8008562:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008564:	2b47      	cmp	r3, #71	@ 0x47
 8008566:	4680      	mov	r8, r0
 8008568:	d129      	bne.n	80085be <_printf_float+0x172>
 800856a:	1cc8      	adds	r0, r1, #3
 800856c:	db02      	blt.n	8008574 <_printf_float+0x128>
 800856e:	6863      	ldr	r3, [r4, #4]
 8008570:	4299      	cmp	r1, r3
 8008572:	dd41      	ble.n	80085f8 <_printf_float+0x1ac>
 8008574:	f1aa 0a02 	sub.w	sl, sl, #2
 8008578:	fa5f fa8a 	uxtb.w	sl, sl
 800857c:	3901      	subs	r1, #1
 800857e:	4652      	mov	r2, sl
 8008580:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008584:	9109      	str	r1, [sp, #36]	@ 0x24
 8008586:	f7ff ff26 	bl	80083d6 <__exponent>
 800858a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800858c:	1813      	adds	r3, r2, r0
 800858e:	2a01      	cmp	r2, #1
 8008590:	4681      	mov	r9, r0
 8008592:	6123      	str	r3, [r4, #16]
 8008594:	dc02      	bgt.n	800859c <_printf_float+0x150>
 8008596:	6822      	ldr	r2, [r4, #0]
 8008598:	07d2      	lsls	r2, r2, #31
 800859a:	d501      	bpl.n	80085a0 <_printf_float+0x154>
 800859c:	3301      	adds	r3, #1
 800859e:	6123      	str	r3, [r4, #16]
 80085a0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d0a2      	beq.n	80084ee <_printf_float+0xa2>
 80085a8:	232d      	movs	r3, #45	@ 0x2d
 80085aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80085ae:	e79e      	b.n	80084ee <_printf_float+0xa2>
 80085b0:	9a06      	ldr	r2, [sp, #24]
 80085b2:	2a47      	cmp	r2, #71	@ 0x47
 80085b4:	d1c2      	bne.n	800853c <_printf_float+0xf0>
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d1c0      	bne.n	800853c <_printf_float+0xf0>
 80085ba:	2301      	movs	r3, #1
 80085bc:	e7bd      	b.n	800853a <_printf_float+0xee>
 80085be:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80085c2:	d9db      	bls.n	800857c <_printf_float+0x130>
 80085c4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80085c8:	d118      	bne.n	80085fc <_printf_float+0x1b0>
 80085ca:	2900      	cmp	r1, #0
 80085cc:	6863      	ldr	r3, [r4, #4]
 80085ce:	dd0b      	ble.n	80085e8 <_printf_float+0x19c>
 80085d0:	6121      	str	r1, [r4, #16]
 80085d2:	b913      	cbnz	r3, 80085da <_printf_float+0x18e>
 80085d4:	6822      	ldr	r2, [r4, #0]
 80085d6:	07d0      	lsls	r0, r2, #31
 80085d8:	d502      	bpl.n	80085e0 <_printf_float+0x194>
 80085da:	3301      	adds	r3, #1
 80085dc:	440b      	add	r3, r1
 80085de:	6123      	str	r3, [r4, #16]
 80085e0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80085e2:	f04f 0900 	mov.w	r9, #0
 80085e6:	e7db      	b.n	80085a0 <_printf_float+0x154>
 80085e8:	b913      	cbnz	r3, 80085f0 <_printf_float+0x1a4>
 80085ea:	6822      	ldr	r2, [r4, #0]
 80085ec:	07d2      	lsls	r2, r2, #31
 80085ee:	d501      	bpl.n	80085f4 <_printf_float+0x1a8>
 80085f0:	3302      	adds	r3, #2
 80085f2:	e7f4      	b.n	80085de <_printf_float+0x192>
 80085f4:	2301      	movs	r3, #1
 80085f6:	e7f2      	b.n	80085de <_printf_float+0x192>
 80085f8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80085fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80085fe:	4299      	cmp	r1, r3
 8008600:	db05      	blt.n	800860e <_printf_float+0x1c2>
 8008602:	6823      	ldr	r3, [r4, #0]
 8008604:	6121      	str	r1, [r4, #16]
 8008606:	07d8      	lsls	r0, r3, #31
 8008608:	d5ea      	bpl.n	80085e0 <_printf_float+0x194>
 800860a:	1c4b      	adds	r3, r1, #1
 800860c:	e7e7      	b.n	80085de <_printf_float+0x192>
 800860e:	2900      	cmp	r1, #0
 8008610:	bfd4      	ite	le
 8008612:	f1c1 0202 	rsble	r2, r1, #2
 8008616:	2201      	movgt	r2, #1
 8008618:	4413      	add	r3, r2
 800861a:	e7e0      	b.n	80085de <_printf_float+0x192>
 800861c:	6823      	ldr	r3, [r4, #0]
 800861e:	055a      	lsls	r2, r3, #21
 8008620:	d407      	bmi.n	8008632 <_printf_float+0x1e6>
 8008622:	6923      	ldr	r3, [r4, #16]
 8008624:	4642      	mov	r2, r8
 8008626:	4631      	mov	r1, r6
 8008628:	4628      	mov	r0, r5
 800862a:	47b8      	blx	r7
 800862c:	3001      	adds	r0, #1
 800862e:	d12b      	bne.n	8008688 <_printf_float+0x23c>
 8008630:	e767      	b.n	8008502 <_printf_float+0xb6>
 8008632:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008636:	f240 80dd 	bls.w	80087f4 <_printf_float+0x3a8>
 800863a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800863e:	2200      	movs	r2, #0
 8008640:	2300      	movs	r3, #0
 8008642:	f7f8 fa59 	bl	8000af8 <__aeabi_dcmpeq>
 8008646:	2800      	cmp	r0, #0
 8008648:	d033      	beq.n	80086b2 <_printf_float+0x266>
 800864a:	4a37      	ldr	r2, [pc, #220]	@ (8008728 <_printf_float+0x2dc>)
 800864c:	2301      	movs	r3, #1
 800864e:	4631      	mov	r1, r6
 8008650:	4628      	mov	r0, r5
 8008652:	47b8      	blx	r7
 8008654:	3001      	adds	r0, #1
 8008656:	f43f af54 	beq.w	8008502 <_printf_float+0xb6>
 800865a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800865e:	4543      	cmp	r3, r8
 8008660:	db02      	blt.n	8008668 <_printf_float+0x21c>
 8008662:	6823      	ldr	r3, [r4, #0]
 8008664:	07d8      	lsls	r0, r3, #31
 8008666:	d50f      	bpl.n	8008688 <_printf_float+0x23c>
 8008668:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800866c:	4631      	mov	r1, r6
 800866e:	4628      	mov	r0, r5
 8008670:	47b8      	blx	r7
 8008672:	3001      	adds	r0, #1
 8008674:	f43f af45 	beq.w	8008502 <_printf_float+0xb6>
 8008678:	f04f 0900 	mov.w	r9, #0
 800867c:	f108 38ff 	add.w	r8, r8, #4294967295
 8008680:	f104 0a1a 	add.w	sl, r4, #26
 8008684:	45c8      	cmp	r8, r9
 8008686:	dc09      	bgt.n	800869c <_printf_float+0x250>
 8008688:	6823      	ldr	r3, [r4, #0]
 800868a:	079b      	lsls	r3, r3, #30
 800868c:	f100 8103 	bmi.w	8008896 <_printf_float+0x44a>
 8008690:	68e0      	ldr	r0, [r4, #12]
 8008692:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008694:	4298      	cmp	r0, r3
 8008696:	bfb8      	it	lt
 8008698:	4618      	movlt	r0, r3
 800869a:	e734      	b.n	8008506 <_printf_float+0xba>
 800869c:	2301      	movs	r3, #1
 800869e:	4652      	mov	r2, sl
 80086a0:	4631      	mov	r1, r6
 80086a2:	4628      	mov	r0, r5
 80086a4:	47b8      	blx	r7
 80086a6:	3001      	adds	r0, #1
 80086a8:	f43f af2b 	beq.w	8008502 <_printf_float+0xb6>
 80086ac:	f109 0901 	add.w	r9, r9, #1
 80086b0:	e7e8      	b.n	8008684 <_printf_float+0x238>
 80086b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	dc39      	bgt.n	800872c <_printf_float+0x2e0>
 80086b8:	4a1b      	ldr	r2, [pc, #108]	@ (8008728 <_printf_float+0x2dc>)
 80086ba:	2301      	movs	r3, #1
 80086bc:	4631      	mov	r1, r6
 80086be:	4628      	mov	r0, r5
 80086c0:	47b8      	blx	r7
 80086c2:	3001      	adds	r0, #1
 80086c4:	f43f af1d 	beq.w	8008502 <_printf_float+0xb6>
 80086c8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80086cc:	ea59 0303 	orrs.w	r3, r9, r3
 80086d0:	d102      	bne.n	80086d8 <_printf_float+0x28c>
 80086d2:	6823      	ldr	r3, [r4, #0]
 80086d4:	07d9      	lsls	r1, r3, #31
 80086d6:	d5d7      	bpl.n	8008688 <_printf_float+0x23c>
 80086d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80086dc:	4631      	mov	r1, r6
 80086de:	4628      	mov	r0, r5
 80086e0:	47b8      	blx	r7
 80086e2:	3001      	adds	r0, #1
 80086e4:	f43f af0d 	beq.w	8008502 <_printf_float+0xb6>
 80086e8:	f04f 0a00 	mov.w	sl, #0
 80086ec:	f104 0b1a 	add.w	fp, r4, #26
 80086f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086f2:	425b      	negs	r3, r3
 80086f4:	4553      	cmp	r3, sl
 80086f6:	dc01      	bgt.n	80086fc <_printf_float+0x2b0>
 80086f8:	464b      	mov	r3, r9
 80086fa:	e793      	b.n	8008624 <_printf_float+0x1d8>
 80086fc:	2301      	movs	r3, #1
 80086fe:	465a      	mov	r2, fp
 8008700:	4631      	mov	r1, r6
 8008702:	4628      	mov	r0, r5
 8008704:	47b8      	blx	r7
 8008706:	3001      	adds	r0, #1
 8008708:	f43f aefb 	beq.w	8008502 <_printf_float+0xb6>
 800870c:	f10a 0a01 	add.w	sl, sl, #1
 8008710:	e7ee      	b.n	80086f0 <_printf_float+0x2a4>
 8008712:	bf00      	nop
 8008714:	7fefffff 	.word	0x7fefffff
 8008718:	0800d4c4 	.word	0x0800d4c4
 800871c:	0800d4c0 	.word	0x0800d4c0
 8008720:	0800d4cc 	.word	0x0800d4cc
 8008724:	0800d4c8 	.word	0x0800d4c8
 8008728:	0800d4d0 	.word	0x0800d4d0
 800872c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800872e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008732:	4553      	cmp	r3, sl
 8008734:	bfa8      	it	ge
 8008736:	4653      	movge	r3, sl
 8008738:	2b00      	cmp	r3, #0
 800873a:	4699      	mov	r9, r3
 800873c:	dc36      	bgt.n	80087ac <_printf_float+0x360>
 800873e:	f04f 0b00 	mov.w	fp, #0
 8008742:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008746:	f104 021a 	add.w	r2, r4, #26
 800874a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800874c:	9306      	str	r3, [sp, #24]
 800874e:	eba3 0309 	sub.w	r3, r3, r9
 8008752:	455b      	cmp	r3, fp
 8008754:	dc31      	bgt.n	80087ba <_printf_float+0x36e>
 8008756:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008758:	459a      	cmp	sl, r3
 800875a:	dc3a      	bgt.n	80087d2 <_printf_float+0x386>
 800875c:	6823      	ldr	r3, [r4, #0]
 800875e:	07da      	lsls	r2, r3, #31
 8008760:	d437      	bmi.n	80087d2 <_printf_float+0x386>
 8008762:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008764:	ebaa 0903 	sub.w	r9, sl, r3
 8008768:	9b06      	ldr	r3, [sp, #24]
 800876a:	ebaa 0303 	sub.w	r3, sl, r3
 800876e:	4599      	cmp	r9, r3
 8008770:	bfa8      	it	ge
 8008772:	4699      	movge	r9, r3
 8008774:	f1b9 0f00 	cmp.w	r9, #0
 8008778:	dc33      	bgt.n	80087e2 <_printf_float+0x396>
 800877a:	f04f 0800 	mov.w	r8, #0
 800877e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008782:	f104 0b1a 	add.w	fp, r4, #26
 8008786:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008788:	ebaa 0303 	sub.w	r3, sl, r3
 800878c:	eba3 0309 	sub.w	r3, r3, r9
 8008790:	4543      	cmp	r3, r8
 8008792:	f77f af79 	ble.w	8008688 <_printf_float+0x23c>
 8008796:	2301      	movs	r3, #1
 8008798:	465a      	mov	r2, fp
 800879a:	4631      	mov	r1, r6
 800879c:	4628      	mov	r0, r5
 800879e:	47b8      	blx	r7
 80087a0:	3001      	adds	r0, #1
 80087a2:	f43f aeae 	beq.w	8008502 <_printf_float+0xb6>
 80087a6:	f108 0801 	add.w	r8, r8, #1
 80087aa:	e7ec      	b.n	8008786 <_printf_float+0x33a>
 80087ac:	4642      	mov	r2, r8
 80087ae:	4631      	mov	r1, r6
 80087b0:	4628      	mov	r0, r5
 80087b2:	47b8      	blx	r7
 80087b4:	3001      	adds	r0, #1
 80087b6:	d1c2      	bne.n	800873e <_printf_float+0x2f2>
 80087b8:	e6a3      	b.n	8008502 <_printf_float+0xb6>
 80087ba:	2301      	movs	r3, #1
 80087bc:	4631      	mov	r1, r6
 80087be:	4628      	mov	r0, r5
 80087c0:	9206      	str	r2, [sp, #24]
 80087c2:	47b8      	blx	r7
 80087c4:	3001      	adds	r0, #1
 80087c6:	f43f ae9c 	beq.w	8008502 <_printf_float+0xb6>
 80087ca:	9a06      	ldr	r2, [sp, #24]
 80087cc:	f10b 0b01 	add.w	fp, fp, #1
 80087d0:	e7bb      	b.n	800874a <_printf_float+0x2fe>
 80087d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087d6:	4631      	mov	r1, r6
 80087d8:	4628      	mov	r0, r5
 80087da:	47b8      	blx	r7
 80087dc:	3001      	adds	r0, #1
 80087de:	d1c0      	bne.n	8008762 <_printf_float+0x316>
 80087e0:	e68f      	b.n	8008502 <_printf_float+0xb6>
 80087e2:	9a06      	ldr	r2, [sp, #24]
 80087e4:	464b      	mov	r3, r9
 80087e6:	4442      	add	r2, r8
 80087e8:	4631      	mov	r1, r6
 80087ea:	4628      	mov	r0, r5
 80087ec:	47b8      	blx	r7
 80087ee:	3001      	adds	r0, #1
 80087f0:	d1c3      	bne.n	800877a <_printf_float+0x32e>
 80087f2:	e686      	b.n	8008502 <_printf_float+0xb6>
 80087f4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80087f8:	f1ba 0f01 	cmp.w	sl, #1
 80087fc:	dc01      	bgt.n	8008802 <_printf_float+0x3b6>
 80087fe:	07db      	lsls	r3, r3, #31
 8008800:	d536      	bpl.n	8008870 <_printf_float+0x424>
 8008802:	2301      	movs	r3, #1
 8008804:	4642      	mov	r2, r8
 8008806:	4631      	mov	r1, r6
 8008808:	4628      	mov	r0, r5
 800880a:	47b8      	blx	r7
 800880c:	3001      	adds	r0, #1
 800880e:	f43f ae78 	beq.w	8008502 <_printf_float+0xb6>
 8008812:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008816:	4631      	mov	r1, r6
 8008818:	4628      	mov	r0, r5
 800881a:	47b8      	blx	r7
 800881c:	3001      	adds	r0, #1
 800881e:	f43f ae70 	beq.w	8008502 <_printf_float+0xb6>
 8008822:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008826:	2200      	movs	r2, #0
 8008828:	2300      	movs	r3, #0
 800882a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800882e:	f7f8 f963 	bl	8000af8 <__aeabi_dcmpeq>
 8008832:	b9c0      	cbnz	r0, 8008866 <_printf_float+0x41a>
 8008834:	4653      	mov	r3, sl
 8008836:	f108 0201 	add.w	r2, r8, #1
 800883a:	4631      	mov	r1, r6
 800883c:	4628      	mov	r0, r5
 800883e:	47b8      	blx	r7
 8008840:	3001      	adds	r0, #1
 8008842:	d10c      	bne.n	800885e <_printf_float+0x412>
 8008844:	e65d      	b.n	8008502 <_printf_float+0xb6>
 8008846:	2301      	movs	r3, #1
 8008848:	465a      	mov	r2, fp
 800884a:	4631      	mov	r1, r6
 800884c:	4628      	mov	r0, r5
 800884e:	47b8      	blx	r7
 8008850:	3001      	adds	r0, #1
 8008852:	f43f ae56 	beq.w	8008502 <_printf_float+0xb6>
 8008856:	f108 0801 	add.w	r8, r8, #1
 800885a:	45d0      	cmp	r8, sl
 800885c:	dbf3      	blt.n	8008846 <_printf_float+0x3fa>
 800885e:	464b      	mov	r3, r9
 8008860:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008864:	e6df      	b.n	8008626 <_printf_float+0x1da>
 8008866:	f04f 0800 	mov.w	r8, #0
 800886a:	f104 0b1a 	add.w	fp, r4, #26
 800886e:	e7f4      	b.n	800885a <_printf_float+0x40e>
 8008870:	2301      	movs	r3, #1
 8008872:	4642      	mov	r2, r8
 8008874:	e7e1      	b.n	800883a <_printf_float+0x3ee>
 8008876:	2301      	movs	r3, #1
 8008878:	464a      	mov	r2, r9
 800887a:	4631      	mov	r1, r6
 800887c:	4628      	mov	r0, r5
 800887e:	47b8      	blx	r7
 8008880:	3001      	adds	r0, #1
 8008882:	f43f ae3e 	beq.w	8008502 <_printf_float+0xb6>
 8008886:	f108 0801 	add.w	r8, r8, #1
 800888a:	68e3      	ldr	r3, [r4, #12]
 800888c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800888e:	1a5b      	subs	r3, r3, r1
 8008890:	4543      	cmp	r3, r8
 8008892:	dcf0      	bgt.n	8008876 <_printf_float+0x42a>
 8008894:	e6fc      	b.n	8008690 <_printf_float+0x244>
 8008896:	f04f 0800 	mov.w	r8, #0
 800889a:	f104 0919 	add.w	r9, r4, #25
 800889e:	e7f4      	b.n	800888a <_printf_float+0x43e>

080088a0 <_printf_common>:
 80088a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088a4:	4616      	mov	r6, r2
 80088a6:	4698      	mov	r8, r3
 80088a8:	688a      	ldr	r2, [r1, #8]
 80088aa:	690b      	ldr	r3, [r1, #16]
 80088ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80088b0:	4293      	cmp	r3, r2
 80088b2:	bfb8      	it	lt
 80088b4:	4613      	movlt	r3, r2
 80088b6:	6033      	str	r3, [r6, #0]
 80088b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80088bc:	4607      	mov	r7, r0
 80088be:	460c      	mov	r4, r1
 80088c0:	b10a      	cbz	r2, 80088c6 <_printf_common+0x26>
 80088c2:	3301      	adds	r3, #1
 80088c4:	6033      	str	r3, [r6, #0]
 80088c6:	6823      	ldr	r3, [r4, #0]
 80088c8:	0699      	lsls	r1, r3, #26
 80088ca:	bf42      	ittt	mi
 80088cc:	6833      	ldrmi	r3, [r6, #0]
 80088ce:	3302      	addmi	r3, #2
 80088d0:	6033      	strmi	r3, [r6, #0]
 80088d2:	6825      	ldr	r5, [r4, #0]
 80088d4:	f015 0506 	ands.w	r5, r5, #6
 80088d8:	d106      	bne.n	80088e8 <_printf_common+0x48>
 80088da:	f104 0a19 	add.w	sl, r4, #25
 80088de:	68e3      	ldr	r3, [r4, #12]
 80088e0:	6832      	ldr	r2, [r6, #0]
 80088e2:	1a9b      	subs	r3, r3, r2
 80088e4:	42ab      	cmp	r3, r5
 80088e6:	dc26      	bgt.n	8008936 <_printf_common+0x96>
 80088e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80088ec:	6822      	ldr	r2, [r4, #0]
 80088ee:	3b00      	subs	r3, #0
 80088f0:	bf18      	it	ne
 80088f2:	2301      	movne	r3, #1
 80088f4:	0692      	lsls	r2, r2, #26
 80088f6:	d42b      	bmi.n	8008950 <_printf_common+0xb0>
 80088f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80088fc:	4641      	mov	r1, r8
 80088fe:	4638      	mov	r0, r7
 8008900:	47c8      	blx	r9
 8008902:	3001      	adds	r0, #1
 8008904:	d01e      	beq.n	8008944 <_printf_common+0xa4>
 8008906:	6823      	ldr	r3, [r4, #0]
 8008908:	6922      	ldr	r2, [r4, #16]
 800890a:	f003 0306 	and.w	r3, r3, #6
 800890e:	2b04      	cmp	r3, #4
 8008910:	bf02      	ittt	eq
 8008912:	68e5      	ldreq	r5, [r4, #12]
 8008914:	6833      	ldreq	r3, [r6, #0]
 8008916:	1aed      	subeq	r5, r5, r3
 8008918:	68a3      	ldr	r3, [r4, #8]
 800891a:	bf0c      	ite	eq
 800891c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008920:	2500      	movne	r5, #0
 8008922:	4293      	cmp	r3, r2
 8008924:	bfc4      	itt	gt
 8008926:	1a9b      	subgt	r3, r3, r2
 8008928:	18ed      	addgt	r5, r5, r3
 800892a:	2600      	movs	r6, #0
 800892c:	341a      	adds	r4, #26
 800892e:	42b5      	cmp	r5, r6
 8008930:	d11a      	bne.n	8008968 <_printf_common+0xc8>
 8008932:	2000      	movs	r0, #0
 8008934:	e008      	b.n	8008948 <_printf_common+0xa8>
 8008936:	2301      	movs	r3, #1
 8008938:	4652      	mov	r2, sl
 800893a:	4641      	mov	r1, r8
 800893c:	4638      	mov	r0, r7
 800893e:	47c8      	blx	r9
 8008940:	3001      	adds	r0, #1
 8008942:	d103      	bne.n	800894c <_printf_common+0xac>
 8008944:	f04f 30ff 	mov.w	r0, #4294967295
 8008948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800894c:	3501      	adds	r5, #1
 800894e:	e7c6      	b.n	80088de <_printf_common+0x3e>
 8008950:	18e1      	adds	r1, r4, r3
 8008952:	1c5a      	adds	r2, r3, #1
 8008954:	2030      	movs	r0, #48	@ 0x30
 8008956:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800895a:	4422      	add	r2, r4
 800895c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008960:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008964:	3302      	adds	r3, #2
 8008966:	e7c7      	b.n	80088f8 <_printf_common+0x58>
 8008968:	2301      	movs	r3, #1
 800896a:	4622      	mov	r2, r4
 800896c:	4641      	mov	r1, r8
 800896e:	4638      	mov	r0, r7
 8008970:	47c8      	blx	r9
 8008972:	3001      	adds	r0, #1
 8008974:	d0e6      	beq.n	8008944 <_printf_common+0xa4>
 8008976:	3601      	adds	r6, #1
 8008978:	e7d9      	b.n	800892e <_printf_common+0x8e>
	...

0800897c <_printf_i>:
 800897c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008980:	7e0f      	ldrb	r7, [r1, #24]
 8008982:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008984:	2f78      	cmp	r7, #120	@ 0x78
 8008986:	4691      	mov	r9, r2
 8008988:	4680      	mov	r8, r0
 800898a:	460c      	mov	r4, r1
 800898c:	469a      	mov	sl, r3
 800898e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008992:	d807      	bhi.n	80089a4 <_printf_i+0x28>
 8008994:	2f62      	cmp	r7, #98	@ 0x62
 8008996:	d80a      	bhi.n	80089ae <_printf_i+0x32>
 8008998:	2f00      	cmp	r7, #0
 800899a:	f000 80d1 	beq.w	8008b40 <_printf_i+0x1c4>
 800899e:	2f58      	cmp	r7, #88	@ 0x58
 80089a0:	f000 80b8 	beq.w	8008b14 <_printf_i+0x198>
 80089a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80089a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80089ac:	e03a      	b.n	8008a24 <_printf_i+0xa8>
 80089ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80089b2:	2b15      	cmp	r3, #21
 80089b4:	d8f6      	bhi.n	80089a4 <_printf_i+0x28>
 80089b6:	a101      	add	r1, pc, #4	@ (adr r1, 80089bc <_printf_i+0x40>)
 80089b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80089bc:	08008a15 	.word	0x08008a15
 80089c0:	08008a29 	.word	0x08008a29
 80089c4:	080089a5 	.word	0x080089a5
 80089c8:	080089a5 	.word	0x080089a5
 80089cc:	080089a5 	.word	0x080089a5
 80089d0:	080089a5 	.word	0x080089a5
 80089d4:	08008a29 	.word	0x08008a29
 80089d8:	080089a5 	.word	0x080089a5
 80089dc:	080089a5 	.word	0x080089a5
 80089e0:	080089a5 	.word	0x080089a5
 80089e4:	080089a5 	.word	0x080089a5
 80089e8:	08008b27 	.word	0x08008b27
 80089ec:	08008a53 	.word	0x08008a53
 80089f0:	08008ae1 	.word	0x08008ae1
 80089f4:	080089a5 	.word	0x080089a5
 80089f8:	080089a5 	.word	0x080089a5
 80089fc:	08008b49 	.word	0x08008b49
 8008a00:	080089a5 	.word	0x080089a5
 8008a04:	08008a53 	.word	0x08008a53
 8008a08:	080089a5 	.word	0x080089a5
 8008a0c:	080089a5 	.word	0x080089a5
 8008a10:	08008ae9 	.word	0x08008ae9
 8008a14:	6833      	ldr	r3, [r6, #0]
 8008a16:	1d1a      	adds	r2, r3, #4
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	6032      	str	r2, [r6, #0]
 8008a1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008a20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008a24:	2301      	movs	r3, #1
 8008a26:	e09c      	b.n	8008b62 <_printf_i+0x1e6>
 8008a28:	6833      	ldr	r3, [r6, #0]
 8008a2a:	6820      	ldr	r0, [r4, #0]
 8008a2c:	1d19      	adds	r1, r3, #4
 8008a2e:	6031      	str	r1, [r6, #0]
 8008a30:	0606      	lsls	r6, r0, #24
 8008a32:	d501      	bpl.n	8008a38 <_printf_i+0xbc>
 8008a34:	681d      	ldr	r5, [r3, #0]
 8008a36:	e003      	b.n	8008a40 <_printf_i+0xc4>
 8008a38:	0645      	lsls	r5, r0, #25
 8008a3a:	d5fb      	bpl.n	8008a34 <_printf_i+0xb8>
 8008a3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008a40:	2d00      	cmp	r5, #0
 8008a42:	da03      	bge.n	8008a4c <_printf_i+0xd0>
 8008a44:	232d      	movs	r3, #45	@ 0x2d
 8008a46:	426d      	negs	r5, r5
 8008a48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a4c:	4858      	ldr	r0, [pc, #352]	@ (8008bb0 <_printf_i+0x234>)
 8008a4e:	230a      	movs	r3, #10
 8008a50:	e011      	b.n	8008a76 <_printf_i+0xfa>
 8008a52:	6821      	ldr	r1, [r4, #0]
 8008a54:	6833      	ldr	r3, [r6, #0]
 8008a56:	0608      	lsls	r0, r1, #24
 8008a58:	f853 5b04 	ldr.w	r5, [r3], #4
 8008a5c:	d402      	bmi.n	8008a64 <_printf_i+0xe8>
 8008a5e:	0649      	lsls	r1, r1, #25
 8008a60:	bf48      	it	mi
 8008a62:	b2ad      	uxthmi	r5, r5
 8008a64:	2f6f      	cmp	r7, #111	@ 0x6f
 8008a66:	4852      	ldr	r0, [pc, #328]	@ (8008bb0 <_printf_i+0x234>)
 8008a68:	6033      	str	r3, [r6, #0]
 8008a6a:	bf14      	ite	ne
 8008a6c:	230a      	movne	r3, #10
 8008a6e:	2308      	moveq	r3, #8
 8008a70:	2100      	movs	r1, #0
 8008a72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008a76:	6866      	ldr	r6, [r4, #4]
 8008a78:	60a6      	str	r6, [r4, #8]
 8008a7a:	2e00      	cmp	r6, #0
 8008a7c:	db05      	blt.n	8008a8a <_printf_i+0x10e>
 8008a7e:	6821      	ldr	r1, [r4, #0]
 8008a80:	432e      	orrs	r6, r5
 8008a82:	f021 0104 	bic.w	r1, r1, #4
 8008a86:	6021      	str	r1, [r4, #0]
 8008a88:	d04b      	beq.n	8008b22 <_printf_i+0x1a6>
 8008a8a:	4616      	mov	r6, r2
 8008a8c:	fbb5 f1f3 	udiv	r1, r5, r3
 8008a90:	fb03 5711 	mls	r7, r3, r1, r5
 8008a94:	5dc7      	ldrb	r7, [r0, r7]
 8008a96:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008a9a:	462f      	mov	r7, r5
 8008a9c:	42bb      	cmp	r3, r7
 8008a9e:	460d      	mov	r5, r1
 8008aa0:	d9f4      	bls.n	8008a8c <_printf_i+0x110>
 8008aa2:	2b08      	cmp	r3, #8
 8008aa4:	d10b      	bne.n	8008abe <_printf_i+0x142>
 8008aa6:	6823      	ldr	r3, [r4, #0]
 8008aa8:	07df      	lsls	r7, r3, #31
 8008aaa:	d508      	bpl.n	8008abe <_printf_i+0x142>
 8008aac:	6923      	ldr	r3, [r4, #16]
 8008aae:	6861      	ldr	r1, [r4, #4]
 8008ab0:	4299      	cmp	r1, r3
 8008ab2:	bfde      	ittt	le
 8008ab4:	2330      	movle	r3, #48	@ 0x30
 8008ab6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008aba:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008abe:	1b92      	subs	r2, r2, r6
 8008ac0:	6122      	str	r2, [r4, #16]
 8008ac2:	f8cd a000 	str.w	sl, [sp]
 8008ac6:	464b      	mov	r3, r9
 8008ac8:	aa03      	add	r2, sp, #12
 8008aca:	4621      	mov	r1, r4
 8008acc:	4640      	mov	r0, r8
 8008ace:	f7ff fee7 	bl	80088a0 <_printf_common>
 8008ad2:	3001      	adds	r0, #1
 8008ad4:	d14a      	bne.n	8008b6c <_printf_i+0x1f0>
 8008ad6:	f04f 30ff 	mov.w	r0, #4294967295
 8008ada:	b004      	add	sp, #16
 8008adc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ae0:	6823      	ldr	r3, [r4, #0]
 8008ae2:	f043 0320 	orr.w	r3, r3, #32
 8008ae6:	6023      	str	r3, [r4, #0]
 8008ae8:	4832      	ldr	r0, [pc, #200]	@ (8008bb4 <_printf_i+0x238>)
 8008aea:	2778      	movs	r7, #120	@ 0x78
 8008aec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008af0:	6823      	ldr	r3, [r4, #0]
 8008af2:	6831      	ldr	r1, [r6, #0]
 8008af4:	061f      	lsls	r7, r3, #24
 8008af6:	f851 5b04 	ldr.w	r5, [r1], #4
 8008afa:	d402      	bmi.n	8008b02 <_printf_i+0x186>
 8008afc:	065f      	lsls	r7, r3, #25
 8008afe:	bf48      	it	mi
 8008b00:	b2ad      	uxthmi	r5, r5
 8008b02:	6031      	str	r1, [r6, #0]
 8008b04:	07d9      	lsls	r1, r3, #31
 8008b06:	bf44      	itt	mi
 8008b08:	f043 0320 	orrmi.w	r3, r3, #32
 8008b0c:	6023      	strmi	r3, [r4, #0]
 8008b0e:	b11d      	cbz	r5, 8008b18 <_printf_i+0x19c>
 8008b10:	2310      	movs	r3, #16
 8008b12:	e7ad      	b.n	8008a70 <_printf_i+0xf4>
 8008b14:	4826      	ldr	r0, [pc, #152]	@ (8008bb0 <_printf_i+0x234>)
 8008b16:	e7e9      	b.n	8008aec <_printf_i+0x170>
 8008b18:	6823      	ldr	r3, [r4, #0]
 8008b1a:	f023 0320 	bic.w	r3, r3, #32
 8008b1e:	6023      	str	r3, [r4, #0]
 8008b20:	e7f6      	b.n	8008b10 <_printf_i+0x194>
 8008b22:	4616      	mov	r6, r2
 8008b24:	e7bd      	b.n	8008aa2 <_printf_i+0x126>
 8008b26:	6833      	ldr	r3, [r6, #0]
 8008b28:	6825      	ldr	r5, [r4, #0]
 8008b2a:	6961      	ldr	r1, [r4, #20]
 8008b2c:	1d18      	adds	r0, r3, #4
 8008b2e:	6030      	str	r0, [r6, #0]
 8008b30:	062e      	lsls	r6, r5, #24
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	d501      	bpl.n	8008b3a <_printf_i+0x1be>
 8008b36:	6019      	str	r1, [r3, #0]
 8008b38:	e002      	b.n	8008b40 <_printf_i+0x1c4>
 8008b3a:	0668      	lsls	r0, r5, #25
 8008b3c:	d5fb      	bpl.n	8008b36 <_printf_i+0x1ba>
 8008b3e:	8019      	strh	r1, [r3, #0]
 8008b40:	2300      	movs	r3, #0
 8008b42:	6123      	str	r3, [r4, #16]
 8008b44:	4616      	mov	r6, r2
 8008b46:	e7bc      	b.n	8008ac2 <_printf_i+0x146>
 8008b48:	6833      	ldr	r3, [r6, #0]
 8008b4a:	1d1a      	adds	r2, r3, #4
 8008b4c:	6032      	str	r2, [r6, #0]
 8008b4e:	681e      	ldr	r6, [r3, #0]
 8008b50:	6862      	ldr	r2, [r4, #4]
 8008b52:	2100      	movs	r1, #0
 8008b54:	4630      	mov	r0, r6
 8008b56:	f7f7 fb53 	bl	8000200 <memchr>
 8008b5a:	b108      	cbz	r0, 8008b60 <_printf_i+0x1e4>
 8008b5c:	1b80      	subs	r0, r0, r6
 8008b5e:	6060      	str	r0, [r4, #4]
 8008b60:	6863      	ldr	r3, [r4, #4]
 8008b62:	6123      	str	r3, [r4, #16]
 8008b64:	2300      	movs	r3, #0
 8008b66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b6a:	e7aa      	b.n	8008ac2 <_printf_i+0x146>
 8008b6c:	6923      	ldr	r3, [r4, #16]
 8008b6e:	4632      	mov	r2, r6
 8008b70:	4649      	mov	r1, r9
 8008b72:	4640      	mov	r0, r8
 8008b74:	47d0      	blx	sl
 8008b76:	3001      	adds	r0, #1
 8008b78:	d0ad      	beq.n	8008ad6 <_printf_i+0x15a>
 8008b7a:	6823      	ldr	r3, [r4, #0]
 8008b7c:	079b      	lsls	r3, r3, #30
 8008b7e:	d413      	bmi.n	8008ba8 <_printf_i+0x22c>
 8008b80:	68e0      	ldr	r0, [r4, #12]
 8008b82:	9b03      	ldr	r3, [sp, #12]
 8008b84:	4298      	cmp	r0, r3
 8008b86:	bfb8      	it	lt
 8008b88:	4618      	movlt	r0, r3
 8008b8a:	e7a6      	b.n	8008ada <_printf_i+0x15e>
 8008b8c:	2301      	movs	r3, #1
 8008b8e:	4632      	mov	r2, r6
 8008b90:	4649      	mov	r1, r9
 8008b92:	4640      	mov	r0, r8
 8008b94:	47d0      	blx	sl
 8008b96:	3001      	adds	r0, #1
 8008b98:	d09d      	beq.n	8008ad6 <_printf_i+0x15a>
 8008b9a:	3501      	adds	r5, #1
 8008b9c:	68e3      	ldr	r3, [r4, #12]
 8008b9e:	9903      	ldr	r1, [sp, #12]
 8008ba0:	1a5b      	subs	r3, r3, r1
 8008ba2:	42ab      	cmp	r3, r5
 8008ba4:	dcf2      	bgt.n	8008b8c <_printf_i+0x210>
 8008ba6:	e7eb      	b.n	8008b80 <_printf_i+0x204>
 8008ba8:	2500      	movs	r5, #0
 8008baa:	f104 0619 	add.w	r6, r4, #25
 8008bae:	e7f5      	b.n	8008b9c <_printf_i+0x220>
 8008bb0:	0800d4d2 	.word	0x0800d4d2
 8008bb4:	0800d4e3 	.word	0x0800d4e3

08008bb8 <_scanf_float>:
 8008bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bbc:	b087      	sub	sp, #28
 8008bbe:	4691      	mov	r9, r2
 8008bc0:	9303      	str	r3, [sp, #12]
 8008bc2:	688b      	ldr	r3, [r1, #8]
 8008bc4:	1e5a      	subs	r2, r3, #1
 8008bc6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008bca:	bf81      	itttt	hi
 8008bcc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008bd0:	eb03 0b05 	addhi.w	fp, r3, r5
 8008bd4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008bd8:	608b      	strhi	r3, [r1, #8]
 8008bda:	680b      	ldr	r3, [r1, #0]
 8008bdc:	460a      	mov	r2, r1
 8008bde:	f04f 0500 	mov.w	r5, #0
 8008be2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008be6:	f842 3b1c 	str.w	r3, [r2], #28
 8008bea:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008bee:	4680      	mov	r8, r0
 8008bf0:	460c      	mov	r4, r1
 8008bf2:	bf98      	it	ls
 8008bf4:	f04f 0b00 	movls.w	fp, #0
 8008bf8:	9201      	str	r2, [sp, #4]
 8008bfa:	4616      	mov	r6, r2
 8008bfc:	46aa      	mov	sl, r5
 8008bfe:	462f      	mov	r7, r5
 8008c00:	9502      	str	r5, [sp, #8]
 8008c02:	68a2      	ldr	r2, [r4, #8]
 8008c04:	b15a      	cbz	r2, 8008c1e <_scanf_float+0x66>
 8008c06:	f8d9 3000 	ldr.w	r3, [r9]
 8008c0a:	781b      	ldrb	r3, [r3, #0]
 8008c0c:	2b4e      	cmp	r3, #78	@ 0x4e
 8008c0e:	d863      	bhi.n	8008cd8 <_scanf_float+0x120>
 8008c10:	2b40      	cmp	r3, #64	@ 0x40
 8008c12:	d83b      	bhi.n	8008c8c <_scanf_float+0xd4>
 8008c14:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008c18:	b2c8      	uxtb	r0, r1
 8008c1a:	280e      	cmp	r0, #14
 8008c1c:	d939      	bls.n	8008c92 <_scanf_float+0xda>
 8008c1e:	b11f      	cbz	r7, 8008c28 <_scanf_float+0x70>
 8008c20:	6823      	ldr	r3, [r4, #0]
 8008c22:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008c26:	6023      	str	r3, [r4, #0]
 8008c28:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008c2c:	f1ba 0f01 	cmp.w	sl, #1
 8008c30:	f200 8114 	bhi.w	8008e5c <_scanf_float+0x2a4>
 8008c34:	9b01      	ldr	r3, [sp, #4]
 8008c36:	429e      	cmp	r6, r3
 8008c38:	f200 8105 	bhi.w	8008e46 <_scanf_float+0x28e>
 8008c3c:	2001      	movs	r0, #1
 8008c3e:	b007      	add	sp, #28
 8008c40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c44:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008c48:	2a0d      	cmp	r2, #13
 8008c4a:	d8e8      	bhi.n	8008c1e <_scanf_float+0x66>
 8008c4c:	a101      	add	r1, pc, #4	@ (adr r1, 8008c54 <_scanf_float+0x9c>)
 8008c4e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008c52:	bf00      	nop
 8008c54:	08008d9d 	.word	0x08008d9d
 8008c58:	08008c1f 	.word	0x08008c1f
 8008c5c:	08008c1f 	.word	0x08008c1f
 8008c60:	08008c1f 	.word	0x08008c1f
 8008c64:	08008df9 	.word	0x08008df9
 8008c68:	08008dd3 	.word	0x08008dd3
 8008c6c:	08008c1f 	.word	0x08008c1f
 8008c70:	08008c1f 	.word	0x08008c1f
 8008c74:	08008dab 	.word	0x08008dab
 8008c78:	08008c1f 	.word	0x08008c1f
 8008c7c:	08008c1f 	.word	0x08008c1f
 8008c80:	08008c1f 	.word	0x08008c1f
 8008c84:	08008c1f 	.word	0x08008c1f
 8008c88:	08008d67 	.word	0x08008d67
 8008c8c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008c90:	e7da      	b.n	8008c48 <_scanf_float+0x90>
 8008c92:	290e      	cmp	r1, #14
 8008c94:	d8c3      	bhi.n	8008c1e <_scanf_float+0x66>
 8008c96:	a001      	add	r0, pc, #4	@ (adr r0, 8008c9c <_scanf_float+0xe4>)
 8008c98:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008c9c:	08008d57 	.word	0x08008d57
 8008ca0:	08008c1f 	.word	0x08008c1f
 8008ca4:	08008d57 	.word	0x08008d57
 8008ca8:	08008de7 	.word	0x08008de7
 8008cac:	08008c1f 	.word	0x08008c1f
 8008cb0:	08008cf9 	.word	0x08008cf9
 8008cb4:	08008d3d 	.word	0x08008d3d
 8008cb8:	08008d3d 	.word	0x08008d3d
 8008cbc:	08008d3d 	.word	0x08008d3d
 8008cc0:	08008d3d 	.word	0x08008d3d
 8008cc4:	08008d3d 	.word	0x08008d3d
 8008cc8:	08008d3d 	.word	0x08008d3d
 8008ccc:	08008d3d 	.word	0x08008d3d
 8008cd0:	08008d3d 	.word	0x08008d3d
 8008cd4:	08008d3d 	.word	0x08008d3d
 8008cd8:	2b6e      	cmp	r3, #110	@ 0x6e
 8008cda:	d809      	bhi.n	8008cf0 <_scanf_float+0x138>
 8008cdc:	2b60      	cmp	r3, #96	@ 0x60
 8008cde:	d8b1      	bhi.n	8008c44 <_scanf_float+0x8c>
 8008ce0:	2b54      	cmp	r3, #84	@ 0x54
 8008ce2:	d07b      	beq.n	8008ddc <_scanf_float+0x224>
 8008ce4:	2b59      	cmp	r3, #89	@ 0x59
 8008ce6:	d19a      	bne.n	8008c1e <_scanf_float+0x66>
 8008ce8:	2d07      	cmp	r5, #7
 8008cea:	d198      	bne.n	8008c1e <_scanf_float+0x66>
 8008cec:	2508      	movs	r5, #8
 8008cee:	e02f      	b.n	8008d50 <_scanf_float+0x198>
 8008cf0:	2b74      	cmp	r3, #116	@ 0x74
 8008cf2:	d073      	beq.n	8008ddc <_scanf_float+0x224>
 8008cf4:	2b79      	cmp	r3, #121	@ 0x79
 8008cf6:	e7f6      	b.n	8008ce6 <_scanf_float+0x12e>
 8008cf8:	6821      	ldr	r1, [r4, #0]
 8008cfa:	05c8      	lsls	r0, r1, #23
 8008cfc:	d51e      	bpl.n	8008d3c <_scanf_float+0x184>
 8008cfe:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8008d02:	6021      	str	r1, [r4, #0]
 8008d04:	3701      	adds	r7, #1
 8008d06:	f1bb 0f00 	cmp.w	fp, #0
 8008d0a:	d003      	beq.n	8008d14 <_scanf_float+0x15c>
 8008d0c:	3201      	adds	r2, #1
 8008d0e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008d12:	60a2      	str	r2, [r4, #8]
 8008d14:	68a3      	ldr	r3, [r4, #8]
 8008d16:	3b01      	subs	r3, #1
 8008d18:	60a3      	str	r3, [r4, #8]
 8008d1a:	6923      	ldr	r3, [r4, #16]
 8008d1c:	3301      	adds	r3, #1
 8008d1e:	6123      	str	r3, [r4, #16]
 8008d20:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8008d24:	3b01      	subs	r3, #1
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	f8c9 3004 	str.w	r3, [r9, #4]
 8008d2c:	f340 8082 	ble.w	8008e34 <_scanf_float+0x27c>
 8008d30:	f8d9 3000 	ldr.w	r3, [r9]
 8008d34:	3301      	adds	r3, #1
 8008d36:	f8c9 3000 	str.w	r3, [r9]
 8008d3a:	e762      	b.n	8008c02 <_scanf_float+0x4a>
 8008d3c:	eb1a 0105 	adds.w	r1, sl, r5
 8008d40:	f47f af6d 	bne.w	8008c1e <_scanf_float+0x66>
 8008d44:	6822      	ldr	r2, [r4, #0]
 8008d46:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008d4a:	6022      	str	r2, [r4, #0]
 8008d4c:	460d      	mov	r5, r1
 8008d4e:	468a      	mov	sl, r1
 8008d50:	f806 3b01 	strb.w	r3, [r6], #1
 8008d54:	e7de      	b.n	8008d14 <_scanf_float+0x15c>
 8008d56:	6822      	ldr	r2, [r4, #0]
 8008d58:	0610      	lsls	r0, r2, #24
 8008d5a:	f57f af60 	bpl.w	8008c1e <_scanf_float+0x66>
 8008d5e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008d62:	6022      	str	r2, [r4, #0]
 8008d64:	e7f4      	b.n	8008d50 <_scanf_float+0x198>
 8008d66:	f1ba 0f00 	cmp.w	sl, #0
 8008d6a:	d10c      	bne.n	8008d86 <_scanf_float+0x1ce>
 8008d6c:	b977      	cbnz	r7, 8008d8c <_scanf_float+0x1d4>
 8008d6e:	6822      	ldr	r2, [r4, #0]
 8008d70:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008d74:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008d78:	d108      	bne.n	8008d8c <_scanf_float+0x1d4>
 8008d7a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008d7e:	6022      	str	r2, [r4, #0]
 8008d80:	f04f 0a01 	mov.w	sl, #1
 8008d84:	e7e4      	b.n	8008d50 <_scanf_float+0x198>
 8008d86:	f1ba 0f02 	cmp.w	sl, #2
 8008d8a:	d050      	beq.n	8008e2e <_scanf_float+0x276>
 8008d8c:	2d01      	cmp	r5, #1
 8008d8e:	d002      	beq.n	8008d96 <_scanf_float+0x1de>
 8008d90:	2d04      	cmp	r5, #4
 8008d92:	f47f af44 	bne.w	8008c1e <_scanf_float+0x66>
 8008d96:	3501      	adds	r5, #1
 8008d98:	b2ed      	uxtb	r5, r5
 8008d9a:	e7d9      	b.n	8008d50 <_scanf_float+0x198>
 8008d9c:	f1ba 0f01 	cmp.w	sl, #1
 8008da0:	f47f af3d 	bne.w	8008c1e <_scanf_float+0x66>
 8008da4:	f04f 0a02 	mov.w	sl, #2
 8008da8:	e7d2      	b.n	8008d50 <_scanf_float+0x198>
 8008daa:	b975      	cbnz	r5, 8008dca <_scanf_float+0x212>
 8008dac:	2f00      	cmp	r7, #0
 8008dae:	f47f af37 	bne.w	8008c20 <_scanf_float+0x68>
 8008db2:	6822      	ldr	r2, [r4, #0]
 8008db4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008db8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008dbc:	f040 8103 	bne.w	8008fc6 <_scanf_float+0x40e>
 8008dc0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008dc4:	6022      	str	r2, [r4, #0]
 8008dc6:	2501      	movs	r5, #1
 8008dc8:	e7c2      	b.n	8008d50 <_scanf_float+0x198>
 8008dca:	2d03      	cmp	r5, #3
 8008dcc:	d0e3      	beq.n	8008d96 <_scanf_float+0x1de>
 8008dce:	2d05      	cmp	r5, #5
 8008dd0:	e7df      	b.n	8008d92 <_scanf_float+0x1da>
 8008dd2:	2d02      	cmp	r5, #2
 8008dd4:	f47f af23 	bne.w	8008c1e <_scanf_float+0x66>
 8008dd8:	2503      	movs	r5, #3
 8008dda:	e7b9      	b.n	8008d50 <_scanf_float+0x198>
 8008ddc:	2d06      	cmp	r5, #6
 8008dde:	f47f af1e 	bne.w	8008c1e <_scanf_float+0x66>
 8008de2:	2507      	movs	r5, #7
 8008de4:	e7b4      	b.n	8008d50 <_scanf_float+0x198>
 8008de6:	6822      	ldr	r2, [r4, #0]
 8008de8:	0591      	lsls	r1, r2, #22
 8008dea:	f57f af18 	bpl.w	8008c1e <_scanf_float+0x66>
 8008dee:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008df2:	6022      	str	r2, [r4, #0]
 8008df4:	9702      	str	r7, [sp, #8]
 8008df6:	e7ab      	b.n	8008d50 <_scanf_float+0x198>
 8008df8:	6822      	ldr	r2, [r4, #0]
 8008dfa:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008dfe:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008e02:	d005      	beq.n	8008e10 <_scanf_float+0x258>
 8008e04:	0550      	lsls	r0, r2, #21
 8008e06:	f57f af0a 	bpl.w	8008c1e <_scanf_float+0x66>
 8008e0a:	2f00      	cmp	r7, #0
 8008e0c:	f000 80db 	beq.w	8008fc6 <_scanf_float+0x40e>
 8008e10:	0591      	lsls	r1, r2, #22
 8008e12:	bf58      	it	pl
 8008e14:	9902      	ldrpl	r1, [sp, #8]
 8008e16:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008e1a:	bf58      	it	pl
 8008e1c:	1a79      	subpl	r1, r7, r1
 8008e1e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008e22:	bf58      	it	pl
 8008e24:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008e28:	6022      	str	r2, [r4, #0]
 8008e2a:	2700      	movs	r7, #0
 8008e2c:	e790      	b.n	8008d50 <_scanf_float+0x198>
 8008e2e:	f04f 0a03 	mov.w	sl, #3
 8008e32:	e78d      	b.n	8008d50 <_scanf_float+0x198>
 8008e34:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008e38:	4649      	mov	r1, r9
 8008e3a:	4640      	mov	r0, r8
 8008e3c:	4798      	blx	r3
 8008e3e:	2800      	cmp	r0, #0
 8008e40:	f43f aedf 	beq.w	8008c02 <_scanf_float+0x4a>
 8008e44:	e6eb      	b.n	8008c1e <_scanf_float+0x66>
 8008e46:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008e4a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008e4e:	464a      	mov	r2, r9
 8008e50:	4640      	mov	r0, r8
 8008e52:	4798      	blx	r3
 8008e54:	6923      	ldr	r3, [r4, #16]
 8008e56:	3b01      	subs	r3, #1
 8008e58:	6123      	str	r3, [r4, #16]
 8008e5a:	e6eb      	b.n	8008c34 <_scanf_float+0x7c>
 8008e5c:	1e6b      	subs	r3, r5, #1
 8008e5e:	2b06      	cmp	r3, #6
 8008e60:	d824      	bhi.n	8008eac <_scanf_float+0x2f4>
 8008e62:	2d02      	cmp	r5, #2
 8008e64:	d836      	bhi.n	8008ed4 <_scanf_float+0x31c>
 8008e66:	9b01      	ldr	r3, [sp, #4]
 8008e68:	429e      	cmp	r6, r3
 8008e6a:	f67f aee7 	bls.w	8008c3c <_scanf_float+0x84>
 8008e6e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008e72:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008e76:	464a      	mov	r2, r9
 8008e78:	4640      	mov	r0, r8
 8008e7a:	4798      	blx	r3
 8008e7c:	6923      	ldr	r3, [r4, #16]
 8008e7e:	3b01      	subs	r3, #1
 8008e80:	6123      	str	r3, [r4, #16]
 8008e82:	e7f0      	b.n	8008e66 <_scanf_float+0x2ae>
 8008e84:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008e88:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008e8c:	464a      	mov	r2, r9
 8008e8e:	4640      	mov	r0, r8
 8008e90:	4798      	blx	r3
 8008e92:	6923      	ldr	r3, [r4, #16]
 8008e94:	3b01      	subs	r3, #1
 8008e96:	6123      	str	r3, [r4, #16]
 8008e98:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008e9c:	fa5f fa8a 	uxtb.w	sl, sl
 8008ea0:	f1ba 0f02 	cmp.w	sl, #2
 8008ea4:	d1ee      	bne.n	8008e84 <_scanf_float+0x2cc>
 8008ea6:	3d03      	subs	r5, #3
 8008ea8:	b2ed      	uxtb	r5, r5
 8008eaa:	1b76      	subs	r6, r6, r5
 8008eac:	6823      	ldr	r3, [r4, #0]
 8008eae:	05da      	lsls	r2, r3, #23
 8008eb0:	d530      	bpl.n	8008f14 <_scanf_float+0x35c>
 8008eb2:	055b      	lsls	r3, r3, #21
 8008eb4:	d511      	bpl.n	8008eda <_scanf_float+0x322>
 8008eb6:	9b01      	ldr	r3, [sp, #4]
 8008eb8:	429e      	cmp	r6, r3
 8008eba:	f67f aebf 	bls.w	8008c3c <_scanf_float+0x84>
 8008ebe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008ec2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008ec6:	464a      	mov	r2, r9
 8008ec8:	4640      	mov	r0, r8
 8008eca:	4798      	blx	r3
 8008ecc:	6923      	ldr	r3, [r4, #16]
 8008ece:	3b01      	subs	r3, #1
 8008ed0:	6123      	str	r3, [r4, #16]
 8008ed2:	e7f0      	b.n	8008eb6 <_scanf_float+0x2fe>
 8008ed4:	46aa      	mov	sl, r5
 8008ed6:	46b3      	mov	fp, r6
 8008ed8:	e7de      	b.n	8008e98 <_scanf_float+0x2e0>
 8008eda:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008ede:	6923      	ldr	r3, [r4, #16]
 8008ee0:	2965      	cmp	r1, #101	@ 0x65
 8008ee2:	f103 33ff 	add.w	r3, r3, #4294967295
 8008ee6:	f106 35ff 	add.w	r5, r6, #4294967295
 8008eea:	6123      	str	r3, [r4, #16]
 8008eec:	d00c      	beq.n	8008f08 <_scanf_float+0x350>
 8008eee:	2945      	cmp	r1, #69	@ 0x45
 8008ef0:	d00a      	beq.n	8008f08 <_scanf_float+0x350>
 8008ef2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008ef6:	464a      	mov	r2, r9
 8008ef8:	4640      	mov	r0, r8
 8008efa:	4798      	blx	r3
 8008efc:	6923      	ldr	r3, [r4, #16]
 8008efe:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008f02:	3b01      	subs	r3, #1
 8008f04:	1eb5      	subs	r5, r6, #2
 8008f06:	6123      	str	r3, [r4, #16]
 8008f08:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008f0c:	464a      	mov	r2, r9
 8008f0e:	4640      	mov	r0, r8
 8008f10:	4798      	blx	r3
 8008f12:	462e      	mov	r6, r5
 8008f14:	6822      	ldr	r2, [r4, #0]
 8008f16:	f012 0210 	ands.w	r2, r2, #16
 8008f1a:	d001      	beq.n	8008f20 <_scanf_float+0x368>
 8008f1c:	2000      	movs	r0, #0
 8008f1e:	e68e      	b.n	8008c3e <_scanf_float+0x86>
 8008f20:	7032      	strb	r2, [r6, #0]
 8008f22:	6823      	ldr	r3, [r4, #0]
 8008f24:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008f28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f2c:	d125      	bne.n	8008f7a <_scanf_float+0x3c2>
 8008f2e:	9b02      	ldr	r3, [sp, #8]
 8008f30:	429f      	cmp	r7, r3
 8008f32:	d00a      	beq.n	8008f4a <_scanf_float+0x392>
 8008f34:	1bda      	subs	r2, r3, r7
 8008f36:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008f3a:	429e      	cmp	r6, r3
 8008f3c:	bf28      	it	cs
 8008f3e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008f42:	4922      	ldr	r1, [pc, #136]	@ (8008fcc <_scanf_float+0x414>)
 8008f44:	4630      	mov	r0, r6
 8008f46:	f000 fa2b 	bl	80093a0 <siprintf>
 8008f4a:	9901      	ldr	r1, [sp, #4]
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	4640      	mov	r0, r8
 8008f50:	f002 fdd6 	bl	800bb00 <_strtod_r>
 8008f54:	9b03      	ldr	r3, [sp, #12]
 8008f56:	6821      	ldr	r1, [r4, #0]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f011 0f02 	tst.w	r1, #2
 8008f5e:	ec57 6b10 	vmov	r6, r7, d0
 8008f62:	f103 0204 	add.w	r2, r3, #4
 8008f66:	d015      	beq.n	8008f94 <_scanf_float+0x3dc>
 8008f68:	9903      	ldr	r1, [sp, #12]
 8008f6a:	600a      	str	r2, [r1, #0]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	e9c3 6700 	strd	r6, r7, [r3]
 8008f72:	68e3      	ldr	r3, [r4, #12]
 8008f74:	3301      	adds	r3, #1
 8008f76:	60e3      	str	r3, [r4, #12]
 8008f78:	e7d0      	b.n	8008f1c <_scanf_float+0x364>
 8008f7a:	9b04      	ldr	r3, [sp, #16]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d0e4      	beq.n	8008f4a <_scanf_float+0x392>
 8008f80:	9905      	ldr	r1, [sp, #20]
 8008f82:	230a      	movs	r3, #10
 8008f84:	3101      	adds	r1, #1
 8008f86:	4640      	mov	r0, r8
 8008f88:	f002 fe3a 	bl	800bc00 <_strtol_r>
 8008f8c:	9b04      	ldr	r3, [sp, #16]
 8008f8e:	9e05      	ldr	r6, [sp, #20]
 8008f90:	1ac2      	subs	r2, r0, r3
 8008f92:	e7d0      	b.n	8008f36 <_scanf_float+0x37e>
 8008f94:	f011 0f04 	tst.w	r1, #4
 8008f98:	9903      	ldr	r1, [sp, #12]
 8008f9a:	600a      	str	r2, [r1, #0]
 8008f9c:	d1e6      	bne.n	8008f6c <_scanf_float+0x3b4>
 8008f9e:	681d      	ldr	r5, [r3, #0]
 8008fa0:	4632      	mov	r2, r6
 8008fa2:	463b      	mov	r3, r7
 8008fa4:	4630      	mov	r0, r6
 8008fa6:	4639      	mov	r1, r7
 8008fa8:	f7f7 fdd8 	bl	8000b5c <__aeabi_dcmpun>
 8008fac:	b128      	cbz	r0, 8008fba <_scanf_float+0x402>
 8008fae:	4808      	ldr	r0, [pc, #32]	@ (8008fd0 <_scanf_float+0x418>)
 8008fb0:	f000 fb7e 	bl	80096b0 <nanf>
 8008fb4:	ed85 0a00 	vstr	s0, [r5]
 8008fb8:	e7db      	b.n	8008f72 <_scanf_float+0x3ba>
 8008fba:	4630      	mov	r0, r6
 8008fbc:	4639      	mov	r1, r7
 8008fbe:	f7f7 fe2b 	bl	8000c18 <__aeabi_d2f>
 8008fc2:	6028      	str	r0, [r5, #0]
 8008fc4:	e7d5      	b.n	8008f72 <_scanf_float+0x3ba>
 8008fc6:	2700      	movs	r7, #0
 8008fc8:	e62e      	b.n	8008c28 <_scanf_float+0x70>
 8008fca:	bf00      	nop
 8008fcc:	0800d4f4 	.word	0x0800d4f4
 8008fd0:	0800d534 	.word	0x0800d534

08008fd4 <std>:
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	b510      	push	{r4, lr}
 8008fd8:	4604      	mov	r4, r0
 8008fda:	e9c0 3300 	strd	r3, r3, [r0]
 8008fde:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008fe2:	6083      	str	r3, [r0, #8]
 8008fe4:	8181      	strh	r1, [r0, #12]
 8008fe6:	6643      	str	r3, [r0, #100]	@ 0x64
 8008fe8:	81c2      	strh	r2, [r0, #14]
 8008fea:	6183      	str	r3, [r0, #24]
 8008fec:	4619      	mov	r1, r3
 8008fee:	2208      	movs	r2, #8
 8008ff0:	305c      	adds	r0, #92	@ 0x5c
 8008ff2:	f000 facf 	bl	8009594 <memset>
 8008ff6:	4b0d      	ldr	r3, [pc, #52]	@ (800902c <std+0x58>)
 8008ff8:	6263      	str	r3, [r4, #36]	@ 0x24
 8008ffa:	4b0d      	ldr	r3, [pc, #52]	@ (8009030 <std+0x5c>)
 8008ffc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008ffe:	4b0d      	ldr	r3, [pc, #52]	@ (8009034 <std+0x60>)
 8009000:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009002:	4b0d      	ldr	r3, [pc, #52]	@ (8009038 <std+0x64>)
 8009004:	6323      	str	r3, [r4, #48]	@ 0x30
 8009006:	4b0d      	ldr	r3, [pc, #52]	@ (800903c <std+0x68>)
 8009008:	6224      	str	r4, [r4, #32]
 800900a:	429c      	cmp	r4, r3
 800900c:	d006      	beq.n	800901c <std+0x48>
 800900e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009012:	4294      	cmp	r4, r2
 8009014:	d002      	beq.n	800901c <std+0x48>
 8009016:	33d0      	adds	r3, #208	@ 0xd0
 8009018:	429c      	cmp	r4, r3
 800901a:	d105      	bne.n	8009028 <std+0x54>
 800901c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009020:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009024:	f000 bb32 	b.w	800968c <__retarget_lock_init_recursive>
 8009028:	bd10      	pop	{r4, pc}
 800902a:	bf00      	nop
 800902c:	080093e5 	.word	0x080093e5
 8009030:	08009407 	.word	0x08009407
 8009034:	0800943f 	.word	0x0800943f
 8009038:	08009463 	.word	0x08009463
 800903c:	20000bdc 	.word	0x20000bdc

08009040 <stdio_exit_handler>:
 8009040:	4a02      	ldr	r2, [pc, #8]	@ (800904c <stdio_exit_handler+0xc>)
 8009042:	4903      	ldr	r1, [pc, #12]	@ (8009050 <stdio_exit_handler+0x10>)
 8009044:	4803      	ldr	r0, [pc, #12]	@ (8009054 <stdio_exit_handler+0x14>)
 8009046:	f000 b869 	b.w	800911c <_fwalk_sglue>
 800904a:	bf00      	nop
 800904c:	200000b4 	.word	0x200000b4
 8009050:	0800c241 	.word	0x0800c241
 8009054:	200000c4 	.word	0x200000c4

08009058 <cleanup_stdio>:
 8009058:	6841      	ldr	r1, [r0, #4]
 800905a:	4b0c      	ldr	r3, [pc, #48]	@ (800908c <cleanup_stdio+0x34>)
 800905c:	4299      	cmp	r1, r3
 800905e:	b510      	push	{r4, lr}
 8009060:	4604      	mov	r4, r0
 8009062:	d001      	beq.n	8009068 <cleanup_stdio+0x10>
 8009064:	f003 f8ec 	bl	800c240 <_fflush_r>
 8009068:	68a1      	ldr	r1, [r4, #8]
 800906a:	4b09      	ldr	r3, [pc, #36]	@ (8009090 <cleanup_stdio+0x38>)
 800906c:	4299      	cmp	r1, r3
 800906e:	d002      	beq.n	8009076 <cleanup_stdio+0x1e>
 8009070:	4620      	mov	r0, r4
 8009072:	f003 f8e5 	bl	800c240 <_fflush_r>
 8009076:	68e1      	ldr	r1, [r4, #12]
 8009078:	4b06      	ldr	r3, [pc, #24]	@ (8009094 <cleanup_stdio+0x3c>)
 800907a:	4299      	cmp	r1, r3
 800907c:	d004      	beq.n	8009088 <cleanup_stdio+0x30>
 800907e:	4620      	mov	r0, r4
 8009080:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009084:	f003 b8dc 	b.w	800c240 <_fflush_r>
 8009088:	bd10      	pop	{r4, pc}
 800908a:	bf00      	nop
 800908c:	20000bdc 	.word	0x20000bdc
 8009090:	20000c44 	.word	0x20000c44
 8009094:	20000cac 	.word	0x20000cac

08009098 <global_stdio_init.part.0>:
 8009098:	b510      	push	{r4, lr}
 800909a:	4b0b      	ldr	r3, [pc, #44]	@ (80090c8 <global_stdio_init.part.0+0x30>)
 800909c:	4c0b      	ldr	r4, [pc, #44]	@ (80090cc <global_stdio_init.part.0+0x34>)
 800909e:	4a0c      	ldr	r2, [pc, #48]	@ (80090d0 <global_stdio_init.part.0+0x38>)
 80090a0:	601a      	str	r2, [r3, #0]
 80090a2:	4620      	mov	r0, r4
 80090a4:	2200      	movs	r2, #0
 80090a6:	2104      	movs	r1, #4
 80090a8:	f7ff ff94 	bl	8008fd4 <std>
 80090ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80090b0:	2201      	movs	r2, #1
 80090b2:	2109      	movs	r1, #9
 80090b4:	f7ff ff8e 	bl	8008fd4 <std>
 80090b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80090bc:	2202      	movs	r2, #2
 80090be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090c2:	2112      	movs	r1, #18
 80090c4:	f7ff bf86 	b.w	8008fd4 <std>
 80090c8:	20000d14 	.word	0x20000d14
 80090cc:	20000bdc 	.word	0x20000bdc
 80090d0:	08009041 	.word	0x08009041

080090d4 <__sfp_lock_acquire>:
 80090d4:	4801      	ldr	r0, [pc, #4]	@ (80090dc <__sfp_lock_acquire+0x8>)
 80090d6:	f000 bada 	b.w	800968e <__retarget_lock_acquire_recursive>
 80090da:	bf00      	nop
 80090dc:	20000d1d 	.word	0x20000d1d

080090e0 <__sfp_lock_release>:
 80090e0:	4801      	ldr	r0, [pc, #4]	@ (80090e8 <__sfp_lock_release+0x8>)
 80090e2:	f000 bad5 	b.w	8009690 <__retarget_lock_release_recursive>
 80090e6:	bf00      	nop
 80090e8:	20000d1d 	.word	0x20000d1d

080090ec <__sinit>:
 80090ec:	b510      	push	{r4, lr}
 80090ee:	4604      	mov	r4, r0
 80090f0:	f7ff fff0 	bl	80090d4 <__sfp_lock_acquire>
 80090f4:	6a23      	ldr	r3, [r4, #32]
 80090f6:	b11b      	cbz	r3, 8009100 <__sinit+0x14>
 80090f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090fc:	f7ff bff0 	b.w	80090e0 <__sfp_lock_release>
 8009100:	4b04      	ldr	r3, [pc, #16]	@ (8009114 <__sinit+0x28>)
 8009102:	6223      	str	r3, [r4, #32]
 8009104:	4b04      	ldr	r3, [pc, #16]	@ (8009118 <__sinit+0x2c>)
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d1f5      	bne.n	80090f8 <__sinit+0xc>
 800910c:	f7ff ffc4 	bl	8009098 <global_stdio_init.part.0>
 8009110:	e7f2      	b.n	80090f8 <__sinit+0xc>
 8009112:	bf00      	nop
 8009114:	08009059 	.word	0x08009059
 8009118:	20000d14 	.word	0x20000d14

0800911c <_fwalk_sglue>:
 800911c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009120:	4607      	mov	r7, r0
 8009122:	4688      	mov	r8, r1
 8009124:	4614      	mov	r4, r2
 8009126:	2600      	movs	r6, #0
 8009128:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800912c:	f1b9 0901 	subs.w	r9, r9, #1
 8009130:	d505      	bpl.n	800913e <_fwalk_sglue+0x22>
 8009132:	6824      	ldr	r4, [r4, #0]
 8009134:	2c00      	cmp	r4, #0
 8009136:	d1f7      	bne.n	8009128 <_fwalk_sglue+0xc>
 8009138:	4630      	mov	r0, r6
 800913a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800913e:	89ab      	ldrh	r3, [r5, #12]
 8009140:	2b01      	cmp	r3, #1
 8009142:	d907      	bls.n	8009154 <_fwalk_sglue+0x38>
 8009144:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009148:	3301      	adds	r3, #1
 800914a:	d003      	beq.n	8009154 <_fwalk_sglue+0x38>
 800914c:	4629      	mov	r1, r5
 800914e:	4638      	mov	r0, r7
 8009150:	47c0      	blx	r8
 8009152:	4306      	orrs	r6, r0
 8009154:	3568      	adds	r5, #104	@ 0x68
 8009156:	e7e9      	b.n	800912c <_fwalk_sglue+0x10>

08009158 <iprintf>:
 8009158:	b40f      	push	{r0, r1, r2, r3}
 800915a:	b507      	push	{r0, r1, r2, lr}
 800915c:	4906      	ldr	r1, [pc, #24]	@ (8009178 <iprintf+0x20>)
 800915e:	ab04      	add	r3, sp, #16
 8009160:	6808      	ldr	r0, [r1, #0]
 8009162:	f853 2b04 	ldr.w	r2, [r3], #4
 8009166:	6881      	ldr	r1, [r0, #8]
 8009168:	9301      	str	r3, [sp, #4]
 800916a:	f002 fecd 	bl	800bf08 <_vfiprintf_r>
 800916e:	b003      	add	sp, #12
 8009170:	f85d eb04 	ldr.w	lr, [sp], #4
 8009174:	b004      	add	sp, #16
 8009176:	4770      	bx	lr
 8009178:	200000c0 	.word	0x200000c0

0800917c <_puts_r>:
 800917c:	6a03      	ldr	r3, [r0, #32]
 800917e:	b570      	push	{r4, r5, r6, lr}
 8009180:	6884      	ldr	r4, [r0, #8]
 8009182:	4605      	mov	r5, r0
 8009184:	460e      	mov	r6, r1
 8009186:	b90b      	cbnz	r3, 800918c <_puts_r+0x10>
 8009188:	f7ff ffb0 	bl	80090ec <__sinit>
 800918c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800918e:	07db      	lsls	r3, r3, #31
 8009190:	d405      	bmi.n	800919e <_puts_r+0x22>
 8009192:	89a3      	ldrh	r3, [r4, #12]
 8009194:	0598      	lsls	r0, r3, #22
 8009196:	d402      	bmi.n	800919e <_puts_r+0x22>
 8009198:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800919a:	f000 fa78 	bl	800968e <__retarget_lock_acquire_recursive>
 800919e:	89a3      	ldrh	r3, [r4, #12]
 80091a0:	0719      	lsls	r1, r3, #28
 80091a2:	d502      	bpl.n	80091aa <_puts_r+0x2e>
 80091a4:	6923      	ldr	r3, [r4, #16]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d135      	bne.n	8009216 <_puts_r+0x9a>
 80091aa:	4621      	mov	r1, r4
 80091ac:	4628      	mov	r0, r5
 80091ae:	f000 f99b 	bl	80094e8 <__swsetup_r>
 80091b2:	b380      	cbz	r0, 8009216 <_puts_r+0x9a>
 80091b4:	f04f 35ff 	mov.w	r5, #4294967295
 80091b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80091ba:	07da      	lsls	r2, r3, #31
 80091bc:	d405      	bmi.n	80091ca <_puts_r+0x4e>
 80091be:	89a3      	ldrh	r3, [r4, #12]
 80091c0:	059b      	lsls	r3, r3, #22
 80091c2:	d402      	bmi.n	80091ca <_puts_r+0x4e>
 80091c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80091c6:	f000 fa63 	bl	8009690 <__retarget_lock_release_recursive>
 80091ca:	4628      	mov	r0, r5
 80091cc:	bd70      	pop	{r4, r5, r6, pc}
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	da04      	bge.n	80091dc <_puts_r+0x60>
 80091d2:	69a2      	ldr	r2, [r4, #24]
 80091d4:	429a      	cmp	r2, r3
 80091d6:	dc17      	bgt.n	8009208 <_puts_r+0x8c>
 80091d8:	290a      	cmp	r1, #10
 80091da:	d015      	beq.n	8009208 <_puts_r+0x8c>
 80091dc:	6823      	ldr	r3, [r4, #0]
 80091de:	1c5a      	adds	r2, r3, #1
 80091e0:	6022      	str	r2, [r4, #0]
 80091e2:	7019      	strb	r1, [r3, #0]
 80091e4:	68a3      	ldr	r3, [r4, #8]
 80091e6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80091ea:	3b01      	subs	r3, #1
 80091ec:	60a3      	str	r3, [r4, #8]
 80091ee:	2900      	cmp	r1, #0
 80091f0:	d1ed      	bne.n	80091ce <_puts_r+0x52>
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	da11      	bge.n	800921a <_puts_r+0x9e>
 80091f6:	4622      	mov	r2, r4
 80091f8:	210a      	movs	r1, #10
 80091fa:	4628      	mov	r0, r5
 80091fc:	f000 f935 	bl	800946a <__swbuf_r>
 8009200:	3001      	adds	r0, #1
 8009202:	d0d7      	beq.n	80091b4 <_puts_r+0x38>
 8009204:	250a      	movs	r5, #10
 8009206:	e7d7      	b.n	80091b8 <_puts_r+0x3c>
 8009208:	4622      	mov	r2, r4
 800920a:	4628      	mov	r0, r5
 800920c:	f000 f92d 	bl	800946a <__swbuf_r>
 8009210:	3001      	adds	r0, #1
 8009212:	d1e7      	bne.n	80091e4 <_puts_r+0x68>
 8009214:	e7ce      	b.n	80091b4 <_puts_r+0x38>
 8009216:	3e01      	subs	r6, #1
 8009218:	e7e4      	b.n	80091e4 <_puts_r+0x68>
 800921a:	6823      	ldr	r3, [r4, #0]
 800921c:	1c5a      	adds	r2, r3, #1
 800921e:	6022      	str	r2, [r4, #0]
 8009220:	220a      	movs	r2, #10
 8009222:	701a      	strb	r2, [r3, #0]
 8009224:	e7ee      	b.n	8009204 <_puts_r+0x88>
	...

08009228 <puts>:
 8009228:	4b02      	ldr	r3, [pc, #8]	@ (8009234 <puts+0xc>)
 800922a:	4601      	mov	r1, r0
 800922c:	6818      	ldr	r0, [r3, #0]
 800922e:	f7ff bfa5 	b.w	800917c <_puts_r>
 8009232:	bf00      	nop
 8009234:	200000c0 	.word	0x200000c0

08009238 <setvbuf>:
 8009238:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800923c:	461d      	mov	r5, r3
 800923e:	4b57      	ldr	r3, [pc, #348]	@ (800939c <setvbuf+0x164>)
 8009240:	681f      	ldr	r7, [r3, #0]
 8009242:	4604      	mov	r4, r0
 8009244:	460e      	mov	r6, r1
 8009246:	4690      	mov	r8, r2
 8009248:	b127      	cbz	r7, 8009254 <setvbuf+0x1c>
 800924a:	6a3b      	ldr	r3, [r7, #32]
 800924c:	b913      	cbnz	r3, 8009254 <setvbuf+0x1c>
 800924e:	4638      	mov	r0, r7
 8009250:	f7ff ff4c 	bl	80090ec <__sinit>
 8009254:	f1b8 0f02 	cmp.w	r8, #2
 8009258:	d006      	beq.n	8009268 <setvbuf+0x30>
 800925a:	f1b8 0f01 	cmp.w	r8, #1
 800925e:	f200 809a 	bhi.w	8009396 <setvbuf+0x15e>
 8009262:	2d00      	cmp	r5, #0
 8009264:	f2c0 8097 	blt.w	8009396 <setvbuf+0x15e>
 8009268:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800926a:	07d9      	lsls	r1, r3, #31
 800926c:	d405      	bmi.n	800927a <setvbuf+0x42>
 800926e:	89a3      	ldrh	r3, [r4, #12]
 8009270:	059a      	lsls	r2, r3, #22
 8009272:	d402      	bmi.n	800927a <setvbuf+0x42>
 8009274:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009276:	f000 fa0a 	bl	800968e <__retarget_lock_acquire_recursive>
 800927a:	4621      	mov	r1, r4
 800927c:	4638      	mov	r0, r7
 800927e:	f002 ffdf 	bl	800c240 <_fflush_r>
 8009282:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009284:	b141      	cbz	r1, 8009298 <setvbuf+0x60>
 8009286:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800928a:	4299      	cmp	r1, r3
 800928c:	d002      	beq.n	8009294 <setvbuf+0x5c>
 800928e:	4638      	mov	r0, r7
 8009290:	f001 f88a 	bl	800a3a8 <_free_r>
 8009294:	2300      	movs	r3, #0
 8009296:	6363      	str	r3, [r4, #52]	@ 0x34
 8009298:	2300      	movs	r3, #0
 800929a:	61a3      	str	r3, [r4, #24]
 800929c:	6063      	str	r3, [r4, #4]
 800929e:	89a3      	ldrh	r3, [r4, #12]
 80092a0:	061b      	lsls	r3, r3, #24
 80092a2:	d503      	bpl.n	80092ac <setvbuf+0x74>
 80092a4:	6921      	ldr	r1, [r4, #16]
 80092a6:	4638      	mov	r0, r7
 80092a8:	f001 f87e 	bl	800a3a8 <_free_r>
 80092ac:	89a3      	ldrh	r3, [r4, #12]
 80092ae:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 80092b2:	f023 0303 	bic.w	r3, r3, #3
 80092b6:	f1b8 0f02 	cmp.w	r8, #2
 80092ba:	81a3      	strh	r3, [r4, #12]
 80092bc:	d061      	beq.n	8009382 <setvbuf+0x14a>
 80092be:	ab01      	add	r3, sp, #4
 80092c0:	466a      	mov	r2, sp
 80092c2:	4621      	mov	r1, r4
 80092c4:	4638      	mov	r0, r7
 80092c6:	f002 fff5 	bl	800c2b4 <__swhatbuf_r>
 80092ca:	89a3      	ldrh	r3, [r4, #12]
 80092cc:	4318      	orrs	r0, r3
 80092ce:	81a0      	strh	r0, [r4, #12]
 80092d0:	bb2d      	cbnz	r5, 800931e <setvbuf+0xe6>
 80092d2:	9d00      	ldr	r5, [sp, #0]
 80092d4:	4628      	mov	r0, r5
 80092d6:	f001 f8b1 	bl	800a43c <malloc>
 80092da:	4606      	mov	r6, r0
 80092dc:	2800      	cmp	r0, #0
 80092de:	d152      	bne.n	8009386 <setvbuf+0x14e>
 80092e0:	f8dd 9000 	ldr.w	r9, [sp]
 80092e4:	45a9      	cmp	r9, r5
 80092e6:	d140      	bne.n	800936a <setvbuf+0x132>
 80092e8:	f04f 35ff 	mov.w	r5, #4294967295
 80092ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092f0:	f043 0202 	orr.w	r2, r3, #2
 80092f4:	81a2      	strh	r2, [r4, #12]
 80092f6:	2200      	movs	r2, #0
 80092f8:	60a2      	str	r2, [r4, #8]
 80092fa:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 80092fe:	6022      	str	r2, [r4, #0]
 8009300:	6122      	str	r2, [r4, #16]
 8009302:	2201      	movs	r2, #1
 8009304:	6162      	str	r2, [r4, #20]
 8009306:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009308:	07d6      	lsls	r6, r2, #31
 800930a:	d404      	bmi.n	8009316 <setvbuf+0xde>
 800930c:	0598      	lsls	r0, r3, #22
 800930e:	d402      	bmi.n	8009316 <setvbuf+0xde>
 8009310:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009312:	f000 f9bd 	bl	8009690 <__retarget_lock_release_recursive>
 8009316:	4628      	mov	r0, r5
 8009318:	b003      	add	sp, #12
 800931a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800931e:	2e00      	cmp	r6, #0
 8009320:	d0d8      	beq.n	80092d4 <setvbuf+0x9c>
 8009322:	6a3b      	ldr	r3, [r7, #32]
 8009324:	b913      	cbnz	r3, 800932c <setvbuf+0xf4>
 8009326:	4638      	mov	r0, r7
 8009328:	f7ff fee0 	bl	80090ec <__sinit>
 800932c:	f1b8 0f01 	cmp.w	r8, #1
 8009330:	bf08      	it	eq
 8009332:	89a3      	ldrheq	r3, [r4, #12]
 8009334:	6026      	str	r6, [r4, #0]
 8009336:	bf04      	itt	eq
 8009338:	f043 0301 	orreq.w	r3, r3, #1
 800933c:	81a3      	strheq	r3, [r4, #12]
 800933e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009342:	f013 0208 	ands.w	r2, r3, #8
 8009346:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800934a:	d01e      	beq.n	800938a <setvbuf+0x152>
 800934c:	07d9      	lsls	r1, r3, #31
 800934e:	bf41      	itttt	mi
 8009350:	2200      	movmi	r2, #0
 8009352:	426d      	negmi	r5, r5
 8009354:	60a2      	strmi	r2, [r4, #8]
 8009356:	61a5      	strmi	r5, [r4, #24]
 8009358:	bf58      	it	pl
 800935a:	60a5      	strpl	r5, [r4, #8]
 800935c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800935e:	07d2      	lsls	r2, r2, #31
 8009360:	d401      	bmi.n	8009366 <setvbuf+0x12e>
 8009362:	059b      	lsls	r3, r3, #22
 8009364:	d513      	bpl.n	800938e <setvbuf+0x156>
 8009366:	2500      	movs	r5, #0
 8009368:	e7d5      	b.n	8009316 <setvbuf+0xde>
 800936a:	4648      	mov	r0, r9
 800936c:	f001 f866 	bl	800a43c <malloc>
 8009370:	4606      	mov	r6, r0
 8009372:	2800      	cmp	r0, #0
 8009374:	d0b8      	beq.n	80092e8 <setvbuf+0xb0>
 8009376:	89a3      	ldrh	r3, [r4, #12]
 8009378:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800937c:	81a3      	strh	r3, [r4, #12]
 800937e:	464d      	mov	r5, r9
 8009380:	e7cf      	b.n	8009322 <setvbuf+0xea>
 8009382:	2500      	movs	r5, #0
 8009384:	e7b2      	b.n	80092ec <setvbuf+0xb4>
 8009386:	46a9      	mov	r9, r5
 8009388:	e7f5      	b.n	8009376 <setvbuf+0x13e>
 800938a:	60a2      	str	r2, [r4, #8]
 800938c:	e7e6      	b.n	800935c <setvbuf+0x124>
 800938e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009390:	f000 f97e 	bl	8009690 <__retarget_lock_release_recursive>
 8009394:	e7e7      	b.n	8009366 <setvbuf+0x12e>
 8009396:	f04f 35ff 	mov.w	r5, #4294967295
 800939a:	e7bc      	b.n	8009316 <setvbuf+0xde>
 800939c:	200000c0 	.word	0x200000c0

080093a0 <siprintf>:
 80093a0:	b40e      	push	{r1, r2, r3}
 80093a2:	b510      	push	{r4, lr}
 80093a4:	b09d      	sub	sp, #116	@ 0x74
 80093a6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80093a8:	9002      	str	r0, [sp, #8]
 80093aa:	9006      	str	r0, [sp, #24]
 80093ac:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80093b0:	480a      	ldr	r0, [pc, #40]	@ (80093dc <siprintf+0x3c>)
 80093b2:	9107      	str	r1, [sp, #28]
 80093b4:	9104      	str	r1, [sp, #16]
 80093b6:	490a      	ldr	r1, [pc, #40]	@ (80093e0 <siprintf+0x40>)
 80093b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80093bc:	9105      	str	r1, [sp, #20]
 80093be:	2400      	movs	r4, #0
 80093c0:	a902      	add	r1, sp, #8
 80093c2:	6800      	ldr	r0, [r0, #0]
 80093c4:	9301      	str	r3, [sp, #4]
 80093c6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80093c8:	f002 fc78 	bl	800bcbc <_svfiprintf_r>
 80093cc:	9b02      	ldr	r3, [sp, #8]
 80093ce:	701c      	strb	r4, [r3, #0]
 80093d0:	b01d      	add	sp, #116	@ 0x74
 80093d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093d6:	b003      	add	sp, #12
 80093d8:	4770      	bx	lr
 80093da:	bf00      	nop
 80093dc:	200000c0 	.word	0x200000c0
 80093e0:	ffff0208 	.word	0xffff0208

080093e4 <__sread>:
 80093e4:	b510      	push	{r4, lr}
 80093e6:	460c      	mov	r4, r1
 80093e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093ec:	f000 f900 	bl	80095f0 <_read_r>
 80093f0:	2800      	cmp	r0, #0
 80093f2:	bfab      	itete	ge
 80093f4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80093f6:	89a3      	ldrhlt	r3, [r4, #12]
 80093f8:	181b      	addge	r3, r3, r0
 80093fa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80093fe:	bfac      	ite	ge
 8009400:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009402:	81a3      	strhlt	r3, [r4, #12]
 8009404:	bd10      	pop	{r4, pc}

08009406 <__swrite>:
 8009406:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800940a:	461f      	mov	r7, r3
 800940c:	898b      	ldrh	r3, [r1, #12]
 800940e:	05db      	lsls	r3, r3, #23
 8009410:	4605      	mov	r5, r0
 8009412:	460c      	mov	r4, r1
 8009414:	4616      	mov	r6, r2
 8009416:	d505      	bpl.n	8009424 <__swrite+0x1e>
 8009418:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800941c:	2302      	movs	r3, #2
 800941e:	2200      	movs	r2, #0
 8009420:	f000 f8d4 	bl	80095cc <_lseek_r>
 8009424:	89a3      	ldrh	r3, [r4, #12]
 8009426:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800942a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800942e:	81a3      	strh	r3, [r4, #12]
 8009430:	4632      	mov	r2, r6
 8009432:	463b      	mov	r3, r7
 8009434:	4628      	mov	r0, r5
 8009436:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800943a:	f000 b8eb 	b.w	8009614 <_write_r>

0800943e <__sseek>:
 800943e:	b510      	push	{r4, lr}
 8009440:	460c      	mov	r4, r1
 8009442:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009446:	f000 f8c1 	bl	80095cc <_lseek_r>
 800944a:	1c43      	adds	r3, r0, #1
 800944c:	89a3      	ldrh	r3, [r4, #12]
 800944e:	bf15      	itete	ne
 8009450:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009452:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009456:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800945a:	81a3      	strheq	r3, [r4, #12]
 800945c:	bf18      	it	ne
 800945e:	81a3      	strhne	r3, [r4, #12]
 8009460:	bd10      	pop	{r4, pc}

08009462 <__sclose>:
 8009462:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009466:	f000 b8a1 	b.w	80095ac <_close_r>

0800946a <__swbuf_r>:
 800946a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800946c:	460e      	mov	r6, r1
 800946e:	4614      	mov	r4, r2
 8009470:	4605      	mov	r5, r0
 8009472:	b118      	cbz	r0, 800947c <__swbuf_r+0x12>
 8009474:	6a03      	ldr	r3, [r0, #32]
 8009476:	b90b      	cbnz	r3, 800947c <__swbuf_r+0x12>
 8009478:	f7ff fe38 	bl	80090ec <__sinit>
 800947c:	69a3      	ldr	r3, [r4, #24]
 800947e:	60a3      	str	r3, [r4, #8]
 8009480:	89a3      	ldrh	r3, [r4, #12]
 8009482:	071a      	lsls	r2, r3, #28
 8009484:	d501      	bpl.n	800948a <__swbuf_r+0x20>
 8009486:	6923      	ldr	r3, [r4, #16]
 8009488:	b943      	cbnz	r3, 800949c <__swbuf_r+0x32>
 800948a:	4621      	mov	r1, r4
 800948c:	4628      	mov	r0, r5
 800948e:	f000 f82b 	bl	80094e8 <__swsetup_r>
 8009492:	b118      	cbz	r0, 800949c <__swbuf_r+0x32>
 8009494:	f04f 37ff 	mov.w	r7, #4294967295
 8009498:	4638      	mov	r0, r7
 800949a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800949c:	6823      	ldr	r3, [r4, #0]
 800949e:	6922      	ldr	r2, [r4, #16]
 80094a0:	1a98      	subs	r0, r3, r2
 80094a2:	6963      	ldr	r3, [r4, #20]
 80094a4:	b2f6      	uxtb	r6, r6
 80094a6:	4283      	cmp	r3, r0
 80094a8:	4637      	mov	r7, r6
 80094aa:	dc05      	bgt.n	80094b8 <__swbuf_r+0x4e>
 80094ac:	4621      	mov	r1, r4
 80094ae:	4628      	mov	r0, r5
 80094b0:	f002 fec6 	bl	800c240 <_fflush_r>
 80094b4:	2800      	cmp	r0, #0
 80094b6:	d1ed      	bne.n	8009494 <__swbuf_r+0x2a>
 80094b8:	68a3      	ldr	r3, [r4, #8]
 80094ba:	3b01      	subs	r3, #1
 80094bc:	60a3      	str	r3, [r4, #8]
 80094be:	6823      	ldr	r3, [r4, #0]
 80094c0:	1c5a      	adds	r2, r3, #1
 80094c2:	6022      	str	r2, [r4, #0]
 80094c4:	701e      	strb	r6, [r3, #0]
 80094c6:	6962      	ldr	r2, [r4, #20]
 80094c8:	1c43      	adds	r3, r0, #1
 80094ca:	429a      	cmp	r2, r3
 80094cc:	d004      	beq.n	80094d8 <__swbuf_r+0x6e>
 80094ce:	89a3      	ldrh	r3, [r4, #12]
 80094d0:	07db      	lsls	r3, r3, #31
 80094d2:	d5e1      	bpl.n	8009498 <__swbuf_r+0x2e>
 80094d4:	2e0a      	cmp	r6, #10
 80094d6:	d1df      	bne.n	8009498 <__swbuf_r+0x2e>
 80094d8:	4621      	mov	r1, r4
 80094da:	4628      	mov	r0, r5
 80094dc:	f002 feb0 	bl	800c240 <_fflush_r>
 80094e0:	2800      	cmp	r0, #0
 80094e2:	d0d9      	beq.n	8009498 <__swbuf_r+0x2e>
 80094e4:	e7d6      	b.n	8009494 <__swbuf_r+0x2a>
	...

080094e8 <__swsetup_r>:
 80094e8:	b538      	push	{r3, r4, r5, lr}
 80094ea:	4b29      	ldr	r3, [pc, #164]	@ (8009590 <__swsetup_r+0xa8>)
 80094ec:	4605      	mov	r5, r0
 80094ee:	6818      	ldr	r0, [r3, #0]
 80094f0:	460c      	mov	r4, r1
 80094f2:	b118      	cbz	r0, 80094fc <__swsetup_r+0x14>
 80094f4:	6a03      	ldr	r3, [r0, #32]
 80094f6:	b90b      	cbnz	r3, 80094fc <__swsetup_r+0x14>
 80094f8:	f7ff fdf8 	bl	80090ec <__sinit>
 80094fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009500:	0719      	lsls	r1, r3, #28
 8009502:	d422      	bmi.n	800954a <__swsetup_r+0x62>
 8009504:	06da      	lsls	r2, r3, #27
 8009506:	d407      	bmi.n	8009518 <__swsetup_r+0x30>
 8009508:	2209      	movs	r2, #9
 800950a:	602a      	str	r2, [r5, #0]
 800950c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009510:	81a3      	strh	r3, [r4, #12]
 8009512:	f04f 30ff 	mov.w	r0, #4294967295
 8009516:	e033      	b.n	8009580 <__swsetup_r+0x98>
 8009518:	0758      	lsls	r0, r3, #29
 800951a:	d512      	bpl.n	8009542 <__swsetup_r+0x5a>
 800951c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800951e:	b141      	cbz	r1, 8009532 <__swsetup_r+0x4a>
 8009520:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009524:	4299      	cmp	r1, r3
 8009526:	d002      	beq.n	800952e <__swsetup_r+0x46>
 8009528:	4628      	mov	r0, r5
 800952a:	f000 ff3d 	bl	800a3a8 <_free_r>
 800952e:	2300      	movs	r3, #0
 8009530:	6363      	str	r3, [r4, #52]	@ 0x34
 8009532:	89a3      	ldrh	r3, [r4, #12]
 8009534:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009538:	81a3      	strh	r3, [r4, #12]
 800953a:	2300      	movs	r3, #0
 800953c:	6063      	str	r3, [r4, #4]
 800953e:	6923      	ldr	r3, [r4, #16]
 8009540:	6023      	str	r3, [r4, #0]
 8009542:	89a3      	ldrh	r3, [r4, #12]
 8009544:	f043 0308 	orr.w	r3, r3, #8
 8009548:	81a3      	strh	r3, [r4, #12]
 800954a:	6923      	ldr	r3, [r4, #16]
 800954c:	b94b      	cbnz	r3, 8009562 <__swsetup_r+0x7a>
 800954e:	89a3      	ldrh	r3, [r4, #12]
 8009550:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009554:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009558:	d003      	beq.n	8009562 <__swsetup_r+0x7a>
 800955a:	4621      	mov	r1, r4
 800955c:	4628      	mov	r0, r5
 800955e:	f002 fecf 	bl	800c300 <__smakebuf_r>
 8009562:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009566:	f013 0201 	ands.w	r2, r3, #1
 800956a:	d00a      	beq.n	8009582 <__swsetup_r+0x9a>
 800956c:	2200      	movs	r2, #0
 800956e:	60a2      	str	r2, [r4, #8]
 8009570:	6962      	ldr	r2, [r4, #20]
 8009572:	4252      	negs	r2, r2
 8009574:	61a2      	str	r2, [r4, #24]
 8009576:	6922      	ldr	r2, [r4, #16]
 8009578:	b942      	cbnz	r2, 800958c <__swsetup_r+0xa4>
 800957a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800957e:	d1c5      	bne.n	800950c <__swsetup_r+0x24>
 8009580:	bd38      	pop	{r3, r4, r5, pc}
 8009582:	0799      	lsls	r1, r3, #30
 8009584:	bf58      	it	pl
 8009586:	6962      	ldrpl	r2, [r4, #20]
 8009588:	60a2      	str	r2, [r4, #8]
 800958a:	e7f4      	b.n	8009576 <__swsetup_r+0x8e>
 800958c:	2000      	movs	r0, #0
 800958e:	e7f7      	b.n	8009580 <__swsetup_r+0x98>
 8009590:	200000c0 	.word	0x200000c0

08009594 <memset>:
 8009594:	4402      	add	r2, r0
 8009596:	4603      	mov	r3, r0
 8009598:	4293      	cmp	r3, r2
 800959a:	d100      	bne.n	800959e <memset+0xa>
 800959c:	4770      	bx	lr
 800959e:	f803 1b01 	strb.w	r1, [r3], #1
 80095a2:	e7f9      	b.n	8009598 <memset+0x4>

080095a4 <_localeconv_r>:
 80095a4:	4800      	ldr	r0, [pc, #0]	@ (80095a8 <_localeconv_r+0x4>)
 80095a6:	4770      	bx	lr
 80095a8:	20000200 	.word	0x20000200

080095ac <_close_r>:
 80095ac:	b538      	push	{r3, r4, r5, lr}
 80095ae:	4d06      	ldr	r5, [pc, #24]	@ (80095c8 <_close_r+0x1c>)
 80095b0:	2300      	movs	r3, #0
 80095b2:	4604      	mov	r4, r0
 80095b4:	4608      	mov	r0, r1
 80095b6:	602b      	str	r3, [r5, #0]
 80095b8:	f7f8 ff12 	bl	80023e0 <_close>
 80095bc:	1c43      	adds	r3, r0, #1
 80095be:	d102      	bne.n	80095c6 <_close_r+0x1a>
 80095c0:	682b      	ldr	r3, [r5, #0]
 80095c2:	b103      	cbz	r3, 80095c6 <_close_r+0x1a>
 80095c4:	6023      	str	r3, [r4, #0]
 80095c6:	bd38      	pop	{r3, r4, r5, pc}
 80095c8:	20000d18 	.word	0x20000d18

080095cc <_lseek_r>:
 80095cc:	b538      	push	{r3, r4, r5, lr}
 80095ce:	4d07      	ldr	r5, [pc, #28]	@ (80095ec <_lseek_r+0x20>)
 80095d0:	4604      	mov	r4, r0
 80095d2:	4608      	mov	r0, r1
 80095d4:	4611      	mov	r1, r2
 80095d6:	2200      	movs	r2, #0
 80095d8:	602a      	str	r2, [r5, #0]
 80095da:	461a      	mov	r2, r3
 80095dc:	f7f8 ff27 	bl	800242e <_lseek>
 80095e0:	1c43      	adds	r3, r0, #1
 80095e2:	d102      	bne.n	80095ea <_lseek_r+0x1e>
 80095e4:	682b      	ldr	r3, [r5, #0]
 80095e6:	b103      	cbz	r3, 80095ea <_lseek_r+0x1e>
 80095e8:	6023      	str	r3, [r4, #0]
 80095ea:	bd38      	pop	{r3, r4, r5, pc}
 80095ec:	20000d18 	.word	0x20000d18

080095f0 <_read_r>:
 80095f0:	b538      	push	{r3, r4, r5, lr}
 80095f2:	4d07      	ldr	r5, [pc, #28]	@ (8009610 <_read_r+0x20>)
 80095f4:	4604      	mov	r4, r0
 80095f6:	4608      	mov	r0, r1
 80095f8:	4611      	mov	r1, r2
 80095fa:	2200      	movs	r2, #0
 80095fc:	602a      	str	r2, [r5, #0]
 80095fe:	461a      	mov	r2, r3
 8009600:	f7f8 fed1 	bl	80023a6 <_read>
 8009604:	1c43      	adds	r3, r0, #1
 8009606:	d102      	bne.n	800960e <_read_r+0x1e>
 8009608:	682b      	ldr	r3, [r5, #0]
 800960a:	b103      	cbz	r3, 800960e <_read_r+0x1e>
 800960c:	6023      	str	r3, [r4, #0]
 800960e:	bd38      	pop	{r3, r4, r5, pc}
 8009610:	20000d18 	.word	0x20000d18

08009614 <_write_r>:
 8009614:	b538      	push	{r3, r4, r5, lr}
 8009616:	4d07      	ldr	r5, [pc, #28]	@ (8009634 <_write_r+0x20>)
 8009618:	4604      	mov	r4, r0
 800961a:	4608      	mov	r0, r1
 800961c:	4611      	mov	r1, r2
 800961e:	2200      	movs	r2, #0
 8009620:	602a      	str	r2, [r5, #0]
 8009622:	461a      	mov	r2, r3
 8009624:	f7f8 f80e 	bl	8001644 <_write>
 8009628:	1c43      	adds	r3, r0, #1
 800962a:	d102      	bne.n	8009632 <_write_r+0x1e>
 800962c:	682b      	ldr	r3, [r5, #0]
 800962e:	b103      	cbz	r3, 8009632 <_write_r+0x1e>
 8009630:	6023      	str	r3, [r4, #0]
 8009632:	bd38      	pop	{r3, r4, r5, pc}
 8009634:	20000d18 	.word	0x20000d18

08009638 <__errno>:
 8009638:	4b01      	ldr	r3, [pc, #4]	@ (8009640 <__errno+0x8>)
 800963a:	6818      	ldr	r0, [r3, #0]
 800963c:	4770      	bx	lr
 800963e:	bf00      	nop
 8009640:	200000c0 	.word	0x200000c0

08009644 <__libc_init_array>:
 8009644:	b570      	push	{r4, r5, r6, lr}
 8009646:	4d0d      	ldr	r5, [pc, #52]	@ (800967c <__libc_init_array+0x38>)
 8009648:	4c0d      	ldr	r4, [pc, #52]	@ (8009680 <__libc_init_array+0x3c>)
 800964a:	1b64      	subs	r4, r4, r5
 800964c:	10a4      	asrs	r4, r4, #2
 800964e:	2600      	movs	r6, #0
 8009650:	42a6      	cmp	r6, r4
 8009652:	d109      	bne.n	8009668 <__libc_init_array+0x24>
 8009654:	4d0b      	ldr	r5, [pc, #44]	@ (8009684 <__libc_init_array+0x40>)
 8009656:	4c0c      	ldr	r4, [pc, #48]	@ (8009688 <__libc_init_array+0x44>)
 8009658:	f003 fe4e 	bl	800d2f8 <_init>
 800965c:	1b64      	subs	r4, r4, r5
 800965e:	10a4      	asrs	r4, r4, #2
 8009660:	2600      	movs	r6, #0
 8009662:	42a6      	cmp	r6, r4
 8009664:	d105      	bne.n	8009672 <__libc_init_array+0x2e>
 8009666:	bd70      	pop	{r4, r5, r6, pc}
 8009668:	f855 3b04 	ldr.w	r3, [r5], #4
 800966c:	4798      	blx	r3
 800966e:	3601      	adds	r6, #1
 8009670:	e7ee      	b.n	8009650 <__libc_init_array+0xc>
 8009672:	f855 3b04 	ldr.w	r3, [r5], #4
 8009676:	4798      	blx	r3
 8009678:	3601      	adds	r6, #1
 800967a:	e7f2      	b.n	8009662 <__libc_init_array+0x1e>
 800967c:	0800d978 	.word	0x0800d978
 8009680:	0800d978 	.word	0x0800d978
 8009684:	0800d978 	.word	0x0800d978
 8009688:	0800d97c 	.word	0x0800d97c

0800968c <__retarget_lock_init_recursive>:
 800968c:	4770      	bx	lr

0800968e <__retarget_lock_acquire_recursive>:
 800968e:	4770      	bx	lr

08009690 <__retarget_lock_release_recursive>:
 8009690:	4770      	bx	lr

08009692 <memcpy>:
 8009692:	440a      	add	r2, r1
 8009694:	4291      	cmp	r1, r2
 8009696:	f100 33ff 	add.w	r3, r0, #4294967295
 800969a:	d100      	bne.n	800969e <memcpy+0xc>
 800969c:	4770      	bx	lr
 800969e:	b510      	push	{r4, lr}
 80096a0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80096a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80096a8:	4291      	cmp	r1, r2
 80096aa:	d1f9      	bne.n	80096a0 <memcpy+0xe>
 80096ac:	bd10      	pop	{r4, pc}
	...

080096b0 <nanf>:
 80096b0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80096b8 <nanf+0x8>
 80096b4:	4770      	bx	lr
 80096b6:	bf00      	nop
 80096b8:	7fc00000 	.word	0x7fc00000

080096bc <__assert_func>:
 80096bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80096be:	4614      	mov	r4, r2
 80096c0:	461a      	mov	r2, r3
 80096c2:	4b09      	ldr	r3, [pc, #36]	@ (80096e8 <__assert_func+0x2c>)
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	4605      	mov	r5, r0
 80096c8:	68d8      	ldr	r0, [r3, #12]
 80096ca:	b14c      	cbz	r4, 80096e0 <__assert_func+0x24>
 80096cc:	4b07      	ldr	r3, [pc, #28]	@ (80096ec <__assert_func+0x30>)
 80096ce:	9100      	str	r1, [sp, #0]
 80096d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80096d4:	4906      	ldr	r1, [pc, #24]	@ (80096f0 <__assert_func+0x34>)
 80096d6:	462b      	mov	r3, r5
 80096d8:	f002 fdda 	bl	800c290 <fiprintf>
 80096dc:	f002 feb4 	bl	800c448 <abort>
 80096e0:	4b04      	ldr	r3, [pc, #16]	@ (80096f4 <__assert_func+0x38>)
 80096e2:	461c      	mov	r4, r3
 80096e4:	e7f3      	b.n	80096ce <__assert_func+0x12>
 80096e6:	bf00      	nop
 80096e8:	200000c0 	.word	0x200000c0
 80096ec:	0800d4f9 	.word	0x0800d4f9
 80096f0:	0800d506 	.word	0x0800d506
 80096f4:	0800d534 	.word	0x0800d534

080096f8 <quorem>:
 80096f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096fc:	6903      	ldr	r3, [r0, #16]
 80096fe:	690c      	ldr	r4, [r1, #16]
 8009700:	42a3      	cmp	r3, r4
 8009702:	4607      	mov	r7, r0
 8009704:	db7e      	blt.n	8009804 <quorem+0x10c>
 8009706:	3c01      	subs	r4, #1
 8009708:	f101 0814 	add.w	r8, r1, #20
 800970c:	00a3      	lsls	r3, r4, #2
 800970e:	f100 0514 	add.w	r5, r0, #20
 8009712:	9300      	str	r3, [sp, #0]
 8009714:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009718:	9301      	str	r3, [sp, #4]
 800971a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800971e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009722:	3301      	adds	r3, #1
 8009724:	429a      	cmp	r2, r3
 8009726:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800972a:	fbb2 f6f3 	udiv	r6, r2, r3
 800972e:	d32e      	bcc.n	800978e <quorem+0x96>
 8009730:	f04f 0a00 	mov.w	sl, #0
 8009734:	46c4      	mov	ip, r8
 8009736:	46ae      	mov	lr, r5
 8009738:	46d3      	mov	fp, sl
 800973a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800973e:	b298      	uxth	r0, r3
 8009740:	fb06 a000 	mla	r0, r6, r0, sl
 8009744:	0c02      	lsrs	r2, r0, #16
 8009746:	0c1b      	lsrs	r3, r3, #16
 8009748:	fb06 2303 	mla	r3, r6, r3, r2
 800974c:	f8de 2000 	ldr.w	r2, [lr]
 8009750:	b280      	uxth	r0, r0
 8009752:	b292      	uxth	r2, r2
 8009754:	1a12      	subs	r2, r2, r0
 8009756:	445a      	add	r2, fp
 8009758:	f8de 0000 	ldr.w	r0, [lr]
 800975c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009760:	b29b      	uxth	r3, r3
 8009762:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009766:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800976a:	b292      	uxth	r2, r2
 800976c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009770:	45e1      	cmp	r9, ip
 8009772:	f84e 2b04 	str.w	r2, [lr], #4
 8009776:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800977a:	d2de      	bcs.n	800973a <quorem+0x42>
 800977c:	9b00      	ldr	r3, [sp, #0]
 800977e:	58eb      	ldr	r3, [r5, r3]
 8009780:	b92b      	cbnz	r3, 800978e <quorem+0x96>
 8009782:	9b01      	ldr	r3, [sp, #4]
 8009784:	3b04      	subs	r3, #4
 8009786:	429d      	cmp	r5, r3
 8009788:	461a      	mov	r2, r3
 800978a:	d32f      	bcc.n	80097ec <quorem+0xf4>
 800978c:	613c      	str	r4, [r7, #16]
 800978e:	4638      	mov	r0, r7
 8009790:	f001 f9c6 	bl	800ab20 <__mcmp>
 8009794:	2800      	cmp	r0, #0
 8009796:	db25      	blt.n	80097e4 <quorem+0xec>
 8009798:	4629      	mov	r1, r5
 800979a:	2000      	movs	r0, #0
 800979c:	f858 2b04 	ldr.w	r2, [r8], #4
 80097a0:	f8d1 c000 	ldr.w	ip, [r1]
 80097a4:	fa1f fe82 	uxth.w	lr, r2
 80097a8:	fa1f f38c 	uxth.w	r3, ip
 80097ac:	eba3 030e 	sub.w	r3, r3, lr
 80097b0:	4403      	add	r3, r0
 80097b2:	0c12      	lsrs	r2, r2, #16
 80097b4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80097b8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80097bc:	b29b      	uxth	r3, r3
 80097be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80097c2:	45c1      	cmp	r9, r8
 80097c4:	f841 3b04 	str.w	r3, [r1], #4
 80097c8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80097cc:	d2e6      	bcs.n	800979c <quorem+0xa4>
 80097ce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80097d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80097d6:	b922      	cbnz	r2, 80097e2 <quorem+0xea>
 80097d8:	3b04      	subs	r3, #4
 80097da:	429d      	cmp	r5, r3
 80097dc:	461a      	mov	r2, r3
 80097de:	d30b      	bcc.n	80097f8 <quorem+0x100>
 80097e0:	613c      	str	r4, [r7, #16]
 80097e2:	3601      	adds	r6, #1
 80097e4:	4630      	mov	r0, r6
 80097e6:	b003      	add	sp, #12
 80097e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097ec:	6812      	ldr	r2, [r2, #0]
 80097ee:	3b04      	subs	r3, #4
 80097f0:	2a00      	cmp	r2, #0
 80097f2:	d1cb      	bne.n	800978c <quorem+0x94>
 80097f4:	3c01      	subs	r4, #1
 80097f6:	e7c6      	b.n	8009786 <quorem+0x8e>
 80097f8:	6812      	ldr	r2, [r2, #0]
 80097fa:	3b04      	subs	r3, #4
 80097fc:	2a00      	cmp	r2, #0
 80097fe:	d1ef      	bne.n	80097e0 <quorem+0xe8>
 8009800:	3c01      	subs	r4, #1
 8009802:	e7ea      	b.n	80097da <quorem+0xe2>
 8009804:	2000      	movs	r0, #0
 8009806:	e7ee      	b.n	80097e6 <quorem+0xee>

08009808 <_dtoa_r>:
 8009808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800980c:	69c7      	ldr	r7, [r0, #28]
 800980e:	b097      	sub	sp, #92	@ 0x5c
 8009810:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009814:	ec55 4b10 	vmov	r4, r5, d0
 8009818:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800981a:	9107      	str	r1, [sp, #28]
 800981c:	4681      	mov	r9, r0
 800981e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009820:	9311      	str	r3, [sp, #68]	@ 0x44
 8009822:	b97f      	cbnz	r7, 8009844 <_dtoa_r+0x3c>
 8009824:	2010      	movs	r0, #16
 8009826:	f000 fe09 	bl	800a43c <malloc>
 800982a:	4602      	mov	r2, r0
 800982c:	f8c9 001c 	str.w	r0, [r9, #28]
 8009830:	b920      	cbnz	r0, 800983c <_dtoa_r+0x34>
 8009832:	4ba9      	ldr	r3, [pc, #676]	@ (8009ad8 <_dtoa_r+0x2d0>)
 8009834:	21ef      	movs	r1, #239	@ 0xef
 8009836:	48a9      	ldr	r0, [pc, #676]	@ (8009adc <_dtoa_r+0x2d4>)
 8009838:	f7ff ff40 	bl	80096bc <__assert_func>
 800983c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009840:	6007      	str	r7, [r0, #0]
 8009842:	60c7      	str	r7, [r0, #12]
 8009844:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009848:	6819      	ldr	r1, [r3, #0]
 800984a:	b159      	cbz	r1, 8009864 <_dtoa_r+0x5c>
 800984c:	685a      	ldr	r2, [r3, #4]
 800984e:	604a      	str	r2, [r1, #4]
 8009850:	2301      	movs	r3, #1
 8009852:	4093      	lsls	r3, r2
 8009854:	608b      	str	r3, [r1, #8]
 8009856:	4648      	mov	r0, r9
 8009858:	f000 fee6 	bl	800a628 <_Bfree>
 800985c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009860:	2200      	movs	r2, #0
 8009862:	601a      	str	r2, [r3, #0]
 8009864:	1e2b      	subs	r3, r5, #0
 8009866:	bfb9      	ittee	lt
 8009868:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800986c:	9305      	strlt	r3, [sp, #20]
 800986e:	2300      	movge	r3, #0
 8009870:	6033      	strge	r3, [r6, #0]
 8009872:	9f05      	ldr	r7, [sp, #20]
 8009874:	4b9a      	ldr	r3, [pc, #616]	@ (8009ae0 <_dtoa_r+0x2d8>)
 8009876:	bfbc      	itt	lt
 8009878:	2201      	movlt	r2, #1
 800987a:	6032      	strlt	r2, [r6, #0]
 800987c:	43bb      	bics	r3, r7
 800987e:	d112      	bne.n	80098a6 <_dtoa_r+0x9e>
 8009880:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009882:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009886:	6013      	str	r3, [r2, #0]
 8009888:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800988c:	4323      	orrs	r3, r4
 800988e:	f000 855a 	beq.w	800a346 <_dtoa_r+0xb3e>
 8009892:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009894:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009af4 <_dtoa_r+0x2ec>
 8009898:	2b00      	cmp	r3, #0
 800989a:	f000 855c 	beq.w	800a356 <_dtoa_r+0xb4e>
 800989e:	f10a 0303 	add.w	r3, sl, #3
 80098a2:	f000 bd56 	b.w	800a352 <_dtoa_r+0xb4a>
 80098a6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80098aa:	2200      	movs	r2, #0
 80098ac:	ec51 0b17 	vmov	r0, r1, d7
 80098b0:	2300      	movs	r3, #0
 80098b2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80098b6:	f7f7 f91f 	bl	8000af8 <__aeabi_dcmpeq>
 80098ba:	4680      	mov	r8, r0
 80098bc:	b158      	cbz	r0, 80098d6 <_dtoa_r+0xce>
 80098be:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80098c0:	2301      	movs	r3, #1
 80098c2:	6013      	str	r3, [r2, #0]
 80098c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80098c6:	b113      	cbz	r3, 80098ce <_dtoa_r+0xc6>
 80098c8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80098ca:	4b86      	ldr	r3, [pc, #536]	@ (8009ae4 <_dtoa_r+0x2dc>)
 80098cc:	6013      	str	r3, [r2, #0]
 80098ce:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009af8 <_dtoa_r+0x2f0>
 80098d2:	f000 bd40 	b.w	800a356 <_dtoa_r+0xb4e>
 80098d6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80098da:	aa14      	add	r2, sp, #80	@ 0x50
 80098dc:	a915      	add	r1, sp, #84	@ 0x54
 80098de:	4648      	mov	r0, r9
 80098e0:	f001 fa3e 	bl	800ad60 <__d2b>
 80098e4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80098e8:	9002      	str	r0, [sp, #8]
 80098ea:	2e00      	cmp	r6, #0
 80098ec:	d078      	beq.n	80099e0 <_dtoa_r+0x1d8>
 80098ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80098f0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80098f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80098f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80098fc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009900:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009904:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009908:	4619      	mov	r1, r3
 800990a:	2200      	movs	r2, #0
 800990c:	4b76      	ldr	r3, [pc, #472]	@ (8009ae8 <_dtoa_r+0x2e0>)
 800990e:	f7f6 fcd3 	bl	80002b8 <__aeabi_dsub>
 8009912:	a36b      	add	r3, pc, #428	@ (adr r3, 8009ac0 <_dtoa_r+0x2b8>)
 8009914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009918:	f7f6 fe86 	bl	8000628 <__aeabi_dmul>
 800991c:	a36a      	add	r3, pc, #424	@ (adr r3, 8009ac8 <_dtoa_r+0x2c0>)
 800991e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009922:	f7f6 fccb 	bl	80002bc <__adddf3>
 8009926:	4604      	mov	r4, r0
 8009928:	4630      	mov	r0, r6
 800992a:	460d      	mov	r5, r1
 800992c:	f7f6 fe12 	bl	8000554 <__aeabi_i2d>
 8009930:	a367      	add	r3, pc, #412	@ (adr r3, 8009ad0 <_dtoa_r+0x2c8>)
 8009932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009936:	f7f6 fe77 	bl	8000628 <__aeabi_dmul>
 800993a:	4602      	mov	r2, r0
 800993c:	460b      	mov	r3, r1
 800993e:	4620      	mov	r0, r4
 8009940:	4629      	mov	r1, r5
 8009942:	f7f6 fcbb 	bl	80002bc <__adddf3>
 8009946:	4604      	mov	r4, r0
 8009948:	460d      	mov	r5, r1
 800994a:	f7f7 f91d 	bl	8000b88 <__aeabi_d2iz>
 800994e:	2200      	movs	r2, #0
 8009950:	4607      	mov	r7, r0
 8009952:	2300      	movs	r3, #0
 8009954:	4620      	mov	r0, r4
 8009956:	4629      	mov	r1, r5
 8009958:	f7f7 f8d8 	bl	8000b0c <__aeabi_dcmplt>
 800995c:	b140      	cbz	r0, 8009970 <_dtoa_r+0x168>
 800995e:	4638      	mov	r0, r7
 8009960:	f7f6 fdf8 	bl	8000554 <__aeabi_i2d>
 8009964:	4622      	mov	r2, r4
 8009966:	462b      	mov	r3, r5
 8009968:	f7f7 f8c6 	bl	8000af8 <__aeabi_dcmpeq>
 800996c:	b900      	cbnz	r0, 8009970 <_dtoa_r+0x168>
 800996e:	3f01      	subs	r7, #1
 8009970:	2f16      	cmp	r7, #22
 8009972:	d852      	bhi.n	8009a1a <_dtoa_r+0x212>
 8009974:	4b5d      	ldr	r3, [pc, #372]	@ (8009aec <_dtoa_r+0x2e4>)
 8009976:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800997a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800997e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009982:	f7f7 f8c3 	bl	8000b0c <__aeabi_dcmplt>
 8009986:	2800      	cmp	r0, #0
 8009988:	d049      	beq.n	8009a1e <_dtoa_r+0x216>
 800998a:	3f01      	subs	r7, #1
 800998c:	2300      	movs	r3, #0
 800998e:	9310      	str	r3, [sp, #64]	@ 0x40
 8009990:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009992:	1b9b      	subs	r3, r3, r6
 8009994:	1e5a      	subs	r2, r3, #1
 8009996:	bf45      	ittet	mi
 8009998:	f1c3 0301 	rsbmi	r3, r3, #1
 800999c:	9300      	strmi	r3, [sp, #0]
 800999e:	2300      	movpl	r3, #0
 80099a0:	2300      	movmi	r3, #0
 80099a2:	9206      	str	r2, [sp, #24]
 80099a4:	bf54      	ite	pl
 80099a6:	9300      	strpl	r3, [sp, #0]
 80099a8:	9306      	strmi	r3, [sp, #24]
 80099aa:	2f00      	cmp	r7, #0
 80099ac:	db39      	blt.n	8009a22 <_dtoa_r+0x21a>
 80099ae:	9b06      	ldr	r3, [sp, #24]
 80099b0:	970d      	str	r7, [sp, #52]	@ 0x34
 80099b2:	443b      	add	r3, r7
 80099b4:	9306      	str	r3, [sp, #24]
 80099b6:	2300      	movs	r3, #0
 80099b8:	9308      	str	r3, [sp, #32]
 80099ba:	9b07      	ldr	r3, [sp, #28]
 80099bc:	2b09      	cmp	r3, #9
 80099be:	d863      	bhi.n	8009a88 <_dtoa_r+0x280>
 80099c0:	2b05      	cmp	r3, #5
 80099c2:	bfc4      	itt	gt
 80099c4:	3b04      	subgt	r3, #4
 80099c6:	9307      	strgt	r3, [sp, #28]
 80099c8:	9b07      	ldr	r3, [sp, #28]
 80099ca:	f1a3 0302 	sub.w	r3, r3, #2
 80099ce:	bfcc      	ite	gt
 80099d0:	2400      	movgt	r4, #0
 80099d2:	2401      	movle	r4, #1
 80099d4:	2b03      	cmp	r3, #3
 80099d6:	d863      	bhi.n	8009aa0 <_dtoa_r+0x298>
 80099d8:	e8df f003 	tbb	[pc, r3]
 80099dc:	2b375452 	.word	0x2b375452
 80099e0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80099e4:	441e      	add	r6, r3
 80099e6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80099ea:	2b20      	cmp	r3, #32
 80099ec:	bfc1      	itttt	gt
 80099ee:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80099f2:	409f      	lslgt	r7, r3
 80099f4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80099f8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80099fc:	bfd6      	itet	le
 80099fe:	f1c3 0320 	rsble	r3, r3, #32
 8009a02:	ea47 0003 	orrgt.w	r0, r7, r3
 8009a06:	fa04 f003 	lslle.w	r0, r4, r3
 8009a0a:	f7f6 fd93 	bl	8000534 <__aeabi_ui2d>
 8009a0e:	2201      	movs	r2, #1
 8009a10:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009a14:	3e01      	subs	r6, #1
 8009a16:	9212      	str	r2, [sp, #72]	@ 0x48
 8009a18:	e776      	b.n	8009908 <_dtoa_r+0x100>
 8009a1a:	2301      	movs	r3, #1
 8009a1c:	e7b7      	b.n	800998e <_dtoa_r+0x186>
 8009a1e:	9010      	str	r0, [sp, #64]	@ 0x40
 8009a20:	e7b6      	b.n	8009990 <_dtoa_r+0x188>
 8009a22:	9b00      	ldr	r3, [sp, #0]
 8009a24:	1bdb      	subs	r3, r3, r7
 8009a26:	9300      	str	r3, [sp, #0]
 8009a28:	427b      	negs	r3, r7
 8009a2a:	9308      	str	r3, [sp, #32]
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	930d      	str	r3, [sp, #52]	@ 0x34
 8009a30:	e7c3      	b.n	80099ba <_dtoa_r+0x1b2>
 8009a32:	2301      	movs	r3, #1
 8009a34:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a36:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009a38:	eb07 0b03 	add.w	fp, r7, r3
 8009a3c:	f10b 0301 	add.w	r3, fp, #1
 8009a40:	2b01      	cmp	r3, #1
 8009a42:	9303      	str	r3, [sp, #12]
 8009a44:	bfb8      	it	lt
 8009a46:	2301      	movlt	r3, #1
 8009a48:	e006      	b.n	8009a58 <_dtoa_r+0x250>
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a4e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	dd28      	ble.n	8009aa6 <_dtoa_r+0x29e>
 8009a54:	469b      	mov	fp, r3
 8009a56:	9303      	str	r3, [sp, #12]
 8009a58:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009a5c:	2100      	movs	r1, #0
 8009a5e:	2204      	movs	r2, #4
 8009a60:	f102 0514 	add.w	r5, r2, #20
 8009a64:	429d      	cmp	r5, r3
 8009a66:	d926      	bls.n	8009ab6 <_dtoa_r+0x2ae>
 8009a68:	6041      	str	r1, [r0, #4]
 8009a6a:	4648      	mov	r0, r9
 8009a6c:	f000 fd9c 	bl	800a5a8 <_Balloc>
 8009a70:	4682      	mov	sl, r0
 8009a72:	2800      	cmp	r0, #0
 8009a74:	d142      	bne.n	8009afc <_dtoa_r+0x2f4>
 8009a76:	4b1e      	ldr	r3, [pc, #120]	@ (8009af0 <_dtoa_r+0x2e8>)
 8009a78:	4602      	mov	r2, r0
 8009a7a:	f240 11af 	movw	r1, #431	@ 0x1af
 8009a7e:	e6da      	b.n	8009836 <_dtoa_r+0x2e>
 8009a80:	2300      	movs	r3, #0
 8009a82:	e7e3      	b.n	8009a4c <_dtoa_r+0x244>
 8009a84:	2300      	movs	r3, #0
 8009a86:	e7d5      	b.n	8009a34 <_dtoa_r+0x22c>
 8009a88:	2401      	movs	r4, #1
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	9307      	str	r3, [sp, #28]
 8009a8e:	9409      	str	r4, [sp, #36]	@ 0x24
 8009a90:	f04f 3bff 	mov.w	fp, #4294967295
 8009a94:	2200      	movs	r2, #0
 8009a96:	f8cd b00c 	str.w	fp, [sp, #12]
 8009a9a:	2312      	movs	r3, #18
 8009a9c:	920c      	str	r2, [sp, #48]	@ 0x30
 8009a9e:	e7db      	b.n	8009a58 <_dtoa_r+0x250>
 8009aa0:	2301      	movs	r3, #1
 8009aa2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009aa4:	e7f4      	b.n	8009a90 <_dtoa_r+0x288>
 8009aa6:	f04f 0b01 	mov.w	fp, #1
 8009aaa:	f8cd b00c 	str.w	fp, [sp, #12]
 8009aae:	465b      	mov	r3, fp
 8009ab0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009ab4:	e7d0      	b.n	8009a58 <_dtoa_r+0x250>
 8009ab6:	3101      	adds	r1, #1
 8009ab8:	0052      	lsls	r2, r2, #1
 8009aba:	e7d1      	b.n	8009a60 <_dtoa_r+0x258>
 8009abc:	f3af 8000 	nop.w
 8009ac0:	636f4361 	.word	0x636f4361
 8009ac4:	3fd287a7 	.word	0x3fd287a7
 8009ac8:	8b60c8b3 	.word	0x8b60c8b3
 8009acc:	3fc68a28 	.word	0x3fc68a28
 8009ad0:	509f79fb 	.word	0x509f79fb
 8009ad4:	3fd34413 	.word	0x3fd34413
 8009ad8:	0800d542 	.word	0x0800d542
 8009adc:	0800d559 	.word	0x0800d559
 8009ae0:	7ff00000 	.word	0x7ff00000
 8009ae4:	0800d4d1 	.word	0x0800d4d1
 8009ae8:	3ff80000 	.word	0x3ff80000
 8009aec:	0800d6d0 	.word	0x0800d6d0
 8009af0:	0800d5b1 	.word	0x0800d5b1
 8009af4:	0800d53e 	.word	0x0800d53e
 8009af8:	0800d4d0 	.word	0x0800d4d0
 8009afc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009b00:	6018      	str	r0, [r3, #0]
 8009b02:	9b03      	ldr	r3, [sp, #12]
 8009b04:	2b0e      	cmp	r3, #14
 8009b06:	f200 80a1 	bhi.w	8009c4c <_dtoa_r+0x444>
 8009b0a:	2c00      	cmp	r4, #0
 8009b0c:	f000 809e 	beq.w	8009c4c <_dtoa_r+0x444>
 8009b10:	2f00      	cmp	r7, #0
 8009b12:	dd33      	ble.n	8009b7c <_dtoa_r+0x374>
 8009b14:	4b9c      	ldr	r3, [pc, #624]	@ (8009d88 <_dtoa_r+0x580>)
 8009b16:	f007 020f 	and.w	r2, r7, #15
 8009b1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009b1e:	ed93 7b00 	vldr	d7, [r3]
 8009b22:	05f8      	lsls	r0, r7, #23
 8009b24:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009b28:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009b2c:	d516      	bpl.n	8009b5c <_dtoa_r+0x354>
 8009b2e:	4b97      	ldr	r3, [pc, #604]	@ (8009d8c <_dtoa_r+0x584>)
 8009b30:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009b34:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009b38:	f7f6 fea0 	bl	800087c <__aeabi_ddiv>
 8009b3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009b40:	f004 040f 	and.w	r4, r4, #15
 8009b44:	2603      	movs	r6, #3
 8009b46:	4d91      	ldr	r5, [pc, #580]	@ (8009d8c <_dtoa_r+0x584>)
 8009b48:	b954      	cbnz	r4, 8009b60 <_dtoa_r+0x358>
 8009b4a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009b4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b52:	f7f6 fe93 	bl	800087c <__aeabi_ddiv>
 8009b56:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009b5a:	e028      	b.n	8009bae <_dtoa_r+0x3a6>
 8009b5c:	2602      	movs	r6, #2
 8009b5e:	e7f2      	b.n	8009b46 <_dtoa_r+0x33e>
 8009b60:	07e1      	lsls	r1, r4, #31
 8009b62:	d508      	bpl.n	8009b76 <_dtoa_r+0x36e>
 8009b64:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009b68:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009b6c:	f7f6 fd5c 	bl	8000628 <__aeabi_dmul>
 8009b70:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009b74:	3601      	adds	r6, #1
 8009b76:	1064      	asrs	r4, r4, #1
 8009b78:	3508      	adds	r5, #8
 8009b7a:	e7e5      	b.n	8009b48 <_dtoa_r+0x340>
 8009b7c:	f000 80af 	beq.w	8009cde <_dtoa_r+0x4d6>
 8009b80:	427c      	negs	r4, r7
 8009b82:	4b81      	ldr	r3, [pc, #516]	@ (8009d88 <_dtoa_r+0x580>)
 8009b84:	4d81      	ldr	r5, [pc, #516]	@ (8009d8c <_dtoa_r+0x584>)
 8009b86:	f004 020f 	and.w	r2, r4, #15
 8009b8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b92:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009b96:	f7f6 fd47 	bl	8000628 <__aeabi_dmul>
 8009b9a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009b9e:	1124      	asrs	r4, r4, #4
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	2602      	movs	r6, #2
 8009ba4:	2c00      	cmp	r4, #0
 8009ba6:	f040 808f 	bne.w	8009cc8 <_dtoa_r+0x4c0>
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d1d3      	bne.n	8009b56 <_dtoa_r+0x34e>
 8009bae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009bb0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	f000 8094 	beq.w	8009ce2 <_dtoa_r+0x4da>
 8009bba:	4b75      	ldr	r3, [pc, #468]	@ (8009d90 <_dtoa_r+0x588>)
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	4620      	mov	r0, r4
 8009bc0:	4629      	mov	r1, r5
 8009bc2:	f7f6 ffa3 	bl	8000b0c <__aeabi_dcmplt>
 8009bc6:	2800      	cmp	r0, #0
 8009bc8:	f000 808b 	beq.w	8009ce2 <_dtoa_r+0x4da>
 8009bcc:	9b03      	ldr	r3, [sp, #12]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	f000 8087 	beq.w	8009ce2 <_dtoa_r+0x4da>
 8009bd4:	f1bb 0f00 	cmp.w	fp, #0
 8009bd8:	dd34      	ble.n	8009c44 <_dtoa_r+0x43c>
 8009bda:	4620      	mov	r0, r4
 8009bdc:	4b6d      	ldr	r3, [pc, #436]	@ (8009d94 <_dtoa_r+0x58c>)
 8009bde:	2200      	movs	r2, #0
 8009be0:	4629      	mov	r1, r5
 8009be2:	f7f6 fd21 	bl	8000628 <__aeabi_dmul>
 8009be6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009bea:	f107 38ff 	add.w	r8, r7, #4294967295
 8009bee:	3601      	adds	r6, #1
 8009bf0:	465c      	mov	r4, fp
 8009bf2:	4630      	mov	r0, r6
 8009bf4:	f7f6 fcae 	bl	8000554 <__aeabi_i2d>
 8009bf8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009bfc:	f7f6 fd14 	bl	8000628 <__aeabi_dmul>
 8009c00:	4b65      	ldr	r3, [pc, #404]	@ (8009d98 <_dtoa_r+0x590>)
 8009c02:	2200      	movs	r2, #0
 8009c04:	f7f6 fb5a 	bl	80002bc <__adddf3>
 8009c08:	4605      	mov	r5, r0
 8009c0a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009c0e:	2c00      	cmp	r4, #0
 8009c10:	d16a      	bne.n	8009ce8 <_dtoa_r+0x4e0>
 8009c12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c16:	4b61      	ldr	r3, [pc, #388]	@ (8009d9c <_dtoa_r+0x594>)
 8009c18:	2200      	movs	r2, #0
 8009c1a:	f7f6 fb4d 	bl	80002b8 <__aeabi_dsub>
 8009c1e:	4602      	mov	r2, r0
 8009c20:	460b      	mov	r3, r1
 8009c22:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009c26:	462a      	mov	r2, r5
 8009c28:	4633      	mov	r3, r6
 8009c2a:	f7f6 ff8d 	bl	8000b48 <__aeabi_dcmpgt>
 8009c2e:	2800      	cmp	r0, #0
 8009c30:	f040 8298 	bne.w	800a164 <_dtoa_r+0x95c>
 8009c34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c38:	462a      	mov	r2, r5
 8009c3a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009c3e:	f7f6 ff65 	bl	8000b0c <__aeabi_dcmplt>
 8009c42:	bb38      	cbnz	r0, 8009c94 <_dtoa_r+0x48c>
 8009c44:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009c48:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009c4c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	f2c0 8157 	blt.w	8009f02 <_dtoa_r+0x6fa>
 8009c54:	2f0e      	cmp	r7, #14
 8009c56:	f300 8154 	bgt.w	8009f02 <_dtoa_r+0x6fa>
 8009c5a:	4b4b      	ldr	r3, [pc, #300]	@ (8009d88 <_dtoa_r+0x580>)
 8009c5c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009c60:	ed93 7b00 	vldr	d7, [r3]
 8009c64:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	ed8d 7b00 	vstr	d7, [sp]
 8009c6c:	f280 80e5 	bge.w	8009e3a <_dtoa_r+0x632>
 8009c70:	9b03      	ldr	r3, [sp, #12]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	f300 80e1 	bgt.w	8009e3a <_dtoa_r+0x632>
 8009c78:	d10c      	bne.n	8009c94 <_dtoa_r+0x48c>
 8009c7a:	4b48      	ldr	r3, [pc, #288]	@ (8009d9c <_dtoa_r+0x594>)
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	ec51 0b17 	vmov	r0, r1, d7
 8009c82:	f7f6 fcd1 	bl	8000628 <__aeabi_dmul>
 8009c86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c8a:	f7f6 ff53 	bl	8000b34 <__aeabi_dcmpge>
 8009c8e:	2800      	cmp	r0, #0
 8009c90:	f000 8266 	beq.w	800a160 <_dtoa_r+0x958>
 8009c94:	2400      	movs	r4, #0
 8009c96:	4625      	mov	r5, r4
 8009c98:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009c9a:	4656      	mov	r6, sl
 8009c9c:	ea6f 0803 	mvn.w	r8, r3
 8009ca0:	2700      	movs	r7, #0
 8009ca2:	4621      	mov	r1, r4
 8009ca4:	4648      	mov	r0, r9
 8009ca6:	f000 fcbf 	bl	800a628 <_Bfree>
 8009caa:	2d00      	cmp	r5, #0
 8009cac:	f000 80bd 	beq.w	8009e2a <_dtoa_r+0x622>
 8009cb0:	b12f      	cbz	r7, 8009cbe <_dtoa_r+0x4b6>
 8009cb2:	42af      	cmp	r7, r5
 8009cb4:	d003      	beq.n	8009cbe <_dtoa_r+0x4b6>
 8009cb6:	4639      	mov	r1, r7
 8009cb8:	4648      	mov	r0, r9
 8009cba:	f000 fcb5 	bl	800a628 <_Bfree>
 8009cbe:	4629      	mov	r1, r5
 8009cc0:	4648      	mov	r0, r9
 8009cc2:	f000 fcb1 	bl	800a628 <_Bfree>
 8009cc6:	e0b0      	b.n	8009e2a <_dtoa_r+0x622>
 8009cc8:	07e2      	lsls	r2, r4, #31
 8009cca:	d505      	bpl.n	8009cd8 <_dtoa_r+0x4d0>
 8009ccc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009cd0:	f7f6 fcaa 	bl	8000628 <__aeabi_dmul>
 8009cd4:	3601      	adds	r6, #1
 8009cd6:	2301      	movs	r3, #1
 8009cd8:	1064      	asrs	r4, r4, #1
 8009cda:	3508      	adds	r5, #8
 8009cdc:	e762      	b.n	8009ba4 <_dtoa_r+0x39c>
 8009cde:	2602      	movs	r6, #2
 8009ce0:	e765      	b.n	8009bae <_dtoa_r+0x3a6>
 8009ce2:	9c03      	ldr	r4, [sp, #12]
 8009ce4:	46b8      	mov	r8, r7
 8009ce6:	e784      	b.n	8009bf2 <_dtoa_r+0x3ea>
 8009ce8:	4b27      	ldr	r3, [pc, #156]	@ (8009d88 <_dtoa_r+0x580>)
 8009cea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009cec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009cf0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009cf4:	4454      	add	r4, sl
 8009cf6:	2900      	cmp	r1, #0
 8009cf8:	d054      	beq.n	8009da4 <_dtoa_r+0x59c>
 8009cfa:	4929      	ldr	r1, [pc, #164]	@ (8009da0 <_dtoa_r+0x598>)
 8009cfc:	2000      	movs	r0, #0
 8009cfe:	f7f6 fdbd 	bl	800087c <__aeabi_ddiv>
 8009d02:	4633      	mov	r3, r6
 8009d04:	462a      	mov	r2, r5
 8009d06:	f7f6 fad7 	bl	80002b8 <__aeabi_dsub>
 8009d0a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009d0e:	4656      	mov	r6, sl
 8009d10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d14:	f7f6 ff38 	bl	8000b88 <__aeabi_d2iz>
 8009d18:	4605      	mov	r5, r0
 8009d1a:	f7f6 fc1b 	bl	8000554 <__aeabi_i2d>
 8009d1e:	4602      	mov	r2, r0
 8009d20:	460b      	mov	r3, r1
 8009d22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d26:	f7f6 fac7 	bl	80002b8 <__aeabi_dsub>
 8009d2a:	3530      	adds	r5, #48	@ 0x30
 8009d2c:	4602      	mov	r2, r0
 8009d2e:	460b      	mov	r3, r1
 8009d30:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009d34:	f806 5b01 	strb.w	r5, [r6], #1
 8009d38:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009d3c:	f7f6 fee6 	bl	8000b0c <__aeabi_dcmplt>
 8009d40:	2800      	cmp	r0, #0
 8009d42:	d172      	bne.n	8009e2a <_dtoa_r+0x622>
 8009d44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d48:	4911      	ldr	r1, [pc, #68]	@ (8009d90 <_dtoa_r+0x588>)
 8009d4a:	2000      	movs	r0, #0
 8009d4c:	f7f6 fab4 	bl	80002b8 <__aeabi_dsub>
 8009d50:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009d54:	f7f6 feda 	bl	8000b0c <__aeabi_dcmplt>
 8009d58:	2800      	cmp	r0, #0
 8009d5a:	f040 80b4 	bne.w	8009ec6 <_dtoa_r+0x6be>
 8009d5e:	42a6      	cmp	r6, r4
 8009d60:	f43f af70 	beq.w	8009c44 <_dtoa_r+0x43c>
 8009d64:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009d68:	4b0a      	ldr	r3, [pc, #40]	@ (8009d94 <_dtoa_r+0x58c>)
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	f7f6 fc5c 	bl	8000628 <__aeabi_dmul>
 8009d70:	4b08      	ldr	r3, [pc, #32]	@ (8009d94 <_dtoa_r+0x58c>)
 8009d72:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009d76:	2200      	movs	r2, #0
 8009d78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d7c:	f7f6 fc54 	bl	8000628 <__aeabi_dmul>
 8009d80:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009d84:	e7c4      	b.n	8009d10 <_dtoa_r+0x508>
 8009d86:	bf00      	nop
 8009d88:	0800d6d0 	.word	0x0800d6d0
 8009d8c:	0800d6a8 	.word	0x0800d6a8
 8009d90:	3ff00000 	.word	0x3ff00000
 8009d94:	40240000 	.word	0x40240000
 8009d98:	401c0000 	.word	0x401c0000
 8009d9c:	40140000 	.word	0x40140000
 8009da0:	3fe00000 	.word	0x3fe00000
 8009da4:	4631      	mov	r1, r6
 8009da6:	4628      	mov	r0, r5
 8009da8:	f7f6 fc3e 	bl	8000628 <__aeabi_dmul>
 8009dac:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009db0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009db2:	4656      	mov	r6, sl
 8009db4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009db8:	f7f6 fee6 	bl	8000b88 <__aeabi_d2iz>
 8009dbc:	4605      	mov	r5, r0
 8009dbe:	f7f6 fbc9 	bl	8000554 <__aeabi_i2d>
 8009dc2:	4602      	mov	r2, r0
 8009dc4:	460b      	mov	r3, r1
 8009dc6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009dca:	f7f6 fa75 	bl	80002b8 <__aeabi_dsub>
 8009dce:	3530      	adds	r5, #48	@ 0x30
 8009dd0:	f806 5b01 	strb.w	r5, [r6], #1
 8009dd4:	4602      	mov	r2, r0
 8009dd6:	460b      	mov	r3, r1
 8009dd8:	42a6      	cmp	r6, r4
 8009dda:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009dde:	f04f 0200 	mov.w	r2, #0
 8009de2:	d124      	bne.n	8009e2e <_dtoa_r+0x626>
 8009de4:	4baf      	ldr	r3, [pc, #700]	@ (800a0a4 <_dtoa_r+0x89c>)
 8009de6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009dea:	f7f6 fa67 	bl	80002bc <__adddf3>
 8009dee:	4602      	mov	r2, r0
 8009df0:	460b      	mov	r3, r1
 8009df2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009df6:	f7f6 fea7 	bl	8000b48 <__aeabi_dcmpgt>
 8009dfa:	2800      	cmp	r0, #0
 8009dfc:	d163      	bne.n	8009ec6 <_dtoa_r+0x6be>
 8009dfe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009e02:	49a8      	ldr	r1, [pc, #672]	@ (800a0a4 <_dtoa_r+0x89c>)
 8009e04:	2000      	movs	r0, #0
 8009e06:	f7f6 fa57 	bl	80002b8 <__aeabi_dsub>
 8009e0a:	4602      	mov	r2, r0
 8009e0c:	460b      	mov	r3, r1
 8009e0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e12:	f7f6 fe7b 	bl	8000b0c <__aeabi_dcmplt>
 8009e16:	2800      	cmp	r0, #0
 8009e18:	f43f af14 	beq.w	8009c44 <_dtoa_r+0x43c>
 8009e1c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009e1e:	1e73      	subs	r3, r6, #1
 8009e20:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009e22:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009e26:	2b30      	cmp	r3, #48	@ 0x30
 8009e28:	d0f8      	beq.n	8009e1c <_dtoa_r+0x614>
 8009e2a:	4647      	mov	r7, r8
 8009e2c:	e03b      	b.n	8009ea6 <_dtoa_r+0x69e>
 8009e2e:	4b9e      	ldr	r3, [pc, #632]	@ (800a0a8 <_dtoa_r+0x8a0>)
 8009e30:	f7f6 fbfa 	bl	8000628 <__aeabi_dmul>
 8009e34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009e38:	e7bc      	b.n	8009db4 <_dtoa_r+0x5ac>
 8009e3a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009e3e:	4656      	mov	r6, sl
 8009e40:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e44:	4620      	mov	r0, r4
 8009e46:	4629      	mov	r1, r5
 8009e48:	f7f6 fd18 	bl	800087c <__aeabi_ddiv>
 8009e4c:	f7f6 fe9c 	bl	8000b88 <__aeabi_d2iz>
 8009e50:	4680      	mov	r8, r0
 8009e52:	f7f6 fb7f 	bl	8000554 <__aeabi_i2d>
 8009e56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e5a:	f7f6 fbe5 	bl	8000628 <__aeabi_dmul>
 8009e5e:	4602      	mov	r2, r0
 8009e60:	460b      	mov	r3, r1
 8009e62:	4620      	mov	r0, r4
 8009e64:	4629      	mov	r1, r5
 8009e66:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009e6a:	f7f6 fa25 	bl	80002b8 <__aeabi_dsub>
 8009e6e:	f806 4b01 	strb.w	r4, [r6], #1
 8009e72:	9d03      	ldr	r5, [sp, #12]
 8009e74:	eba6 040a 	sub.w	r4, r6, sl
 8009e78:	42a5      	cmp	r5, r4
 8009e7a:	4602      	mov	r2, r0
 8009e7c:	460b      	mov	r3, r1
 8009e7e:	d133      	bne.n	8009ee8 <_dtoa_r+0x6e0>
 8009e80:	f7f6 fa1c 	bl	80002bc <__adddf3>
 8009e84:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e88:	4604      	mov	r4, r0
 8009e8a:	460d      	mov	r5, r1
 8009e8c:	f7f6 fe5c 	bl	8000b48 <__aeabi_dcmpgt>
 8009e90:	b9c0      	cbnz	r0, 8009ec4 <_dtoa_r+0x6bc>
 8009e92:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e96:	4620      	mov	r0, r4
 8009e98:	4629      	mov	r1, r5
 8009e9a:	f7f6 fe2d 	bl	8000af8 <__aeabi_dcmpeq>
 8009e9e:	b110      	cbz	r0, 8009ea6 <_dtoa_r+0x69e>
 8009ea0:	f018 0f01 	tst.w	r8, #1
 8009ea4:	d10e      	bne.n	8009ec4 <_dtoa_r+0x6bc>
 8009ea6:	9902      	ldr	r1, [sp, #8]
 8009ea8:	4648      	mov	r0, r9
 8009eaa:	f000 fbbd 	bl	800a628 <_Bfree>
 8009eae:	2300      	movs	r3, #0
 8009eb0:	7033      	strb	r3, [r6, #0]
 8009eb2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009eb4:	3701      	adds	r7, #1
 8009eb6:	601f      	str	r7, [r3, #0]
 8009eb8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	f000 824b 	beq.w	800a356 <_dtoa_r+0xb4e>
 8009ec0:	601e      	str	r6, [r3, #0]
 8009ec2:	e248      	b.n	800a356 <_dtoa_r+0xb4e>
 8009ec4:	46b8      	mov	r8, r7
 8009ec6:	4633      	mov	r3, r6
 8009ec8:	461e      	mov	r6, r3
 8009eca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009ece:	2a39      	cmp	r2, #57	@ 0x39
 8009ed0:	d106      	bne.n	8009ee0 <_dtoa_r+0x6d8>
 8009ed2:	459a      	cmp	sl, r3
 8009ed4:	d1f8      	bne.n	8009ec8 <_dtoa_r+0x6c0>
 8009ed6:	2230      	movs	r2, #48	@ 0x30
 8009ed8:	f108 0801 	add.w	r8, r8, #1
 8009edc:	f88a 2000 	strb.w	r2, [sl]
 8009ee0:	781a      	ldrb	r2, [r3, #0]
 8009ee2:	3201      	adds	r2, #1
 8009ee4:	701a      	strb	r2, [r3, #0]
 8009ee6:	e7a0      	b.n	8009e2a <_dtoa_r+0x622>
 8009ee8:	4b6f      	ldr	r3, [pc, #444]	@ (800a0a8 <_dtoa_r+0x8a0>)
 8009eea:	2200      	movs	r2, #0
 8009eec:	f7f6 fb9c 	bl	8000628 <__aeabi_dmul>
 8009ef0:	2200      	movs	r2, #0
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	4604      	mov	r4, r0
 8009ef6:	460d      	mov	r5, r1
 8009ef8:	f7f6 fdfe 	bl	8000af8 <__aeabi_dcmpeq>
 8009efc:	2800      	cmp	r0, #0
 8009efe:	d09f      	beq.n	8009e40 <_dtoa_r+0x638>
 8009f00:	e7d1      	b.n	8009ea6 <_dtoa_r+0x69e>
 8009f02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f04:	2a00      	cmp	r2, #0
 8009f06:	f000 80ea 	beq.w	800a0de <_dtoa_r+0x8d6>
 8009f0a:	9a07      	ldr	r2, [sp, #28]
 8009f0c:	2a01      	cmp	r2, #1
 8009f0e:	f300 80cd 	bgt.w	800a0ac <_dtoa_r+0x8a4>
 8009f12:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009f14:	2a00      	cmp	r2, #0
 8009f16:	f000 80c1 	beq.w	800a09c <_dtoa_r+0x894>
 8009f1a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009f1e:	9c08      	ldr	r4, [sp, #32]
 8009f20:	9e00      	ldr	r6, [sp, #0]
 8009f22:	9a00      	ldr	r2, [sp, #0]
 8009f24:	441a      	add	r2, r3
 8009f26:	9200      	str	r2, [sp, #0]
 8009f28:	9a06      	ldr	r2, [sp, #24]
 8009f2a:	2101      	movs	r1, #1
 8009f2c:	441a      	add	r2, r3
 8009f2e:	4648      	mov	r0, r9
 8009f30:	9206      	str	r2, [sp, #24]
 8009f32:	f000 fc77 	bl	800a824 <__i2b>
 8009f36:	4605      	mov	r5, r0
 8009f38:	b166      	cbz	r6, 8009f54 <_dtoa_r+0x74c>
 8009f3a:	9b06      	ldr	r3, [sp, #24]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	dd09      	ble.n	8009f54 <_dtoa_r+0x74c>
 8009f40:	42b3      	cmp	r3, r6
 8009f42:	9a00      	ldr	r2, [sp, #0]
 8009f44:	bfa8      	it	ge
 8009f46:	4633      	movge	r3, r6
 8009f48:	1ad2      	subs	r2, r2, r3
 8009f4a:	9200      	str	r2, [sp, #0]
 8009f4c:	9a06      	ldr	r2, [sp, #24]
 8009f4e:	1af6      	subs	r6, r6, r3
 8009f50:	1ad3      	subs	r3, r2, r3
 8009f52:	9306      	str	r3, [sp, #24]
 8009f54:	9b08      	ldr	r3, [sp, #32]
 8009f56:	b30b      	cbz	r3, 8009f9c <_dtoa_r+0x794>
 8009f58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	f000 80c6 	beq.w	800a0ec <_dtoa_r+0x8e4>
 8009f60:	2c00      	cmp	r4, #0
 8009f62:	f000 80c0 	beq.w	800a0e6 <_dtoa_r+0x8de>
 8009f66:	4629      	mov	r1, r5
 8009f68:	4622      	mov	r2, r4
 8009f6a:	4648      	mov	r0, r9
 8009f6c:	f000 fd12 	bl	800a994 <__pow5mult>
 8009f70:	9a02      	ldr	r2, [sp, #8]
 8009f72:	4601      	mov	r1, r0
 8009f74:	4605      	mov	r5, r0
 8009f76:	4648      	mov	r0, r9
 8009f78:	f000 fc6a 	bl	800a850 <__multiply>
 8009f7c:	9902      	ldr	r1, [sp, #8]
 8009f7e:	4680      	mov	r8, r0
 8009f80:	4648      	mov	r0, r9
 8009f82:	f000 fb51 	bl	800a628 <_Bfree>
 8009f86:	9b08      	ldr	r3, [sp, #32]
 8009f88:	1b1b      	subs	r3, r3, r4
 8009f8a:	9308      	str	r3, [sp, #32]
 8009f8c:	f000 80b1 	beq.w	800a0f2 <_dtoa_r+0x8ea>
 8009f90:	9a08      	ldr	r2, [sp, #32]
 8009f92:	4641      	mov	r1, r8
 8009f94:	4648      	mov	r0, r9
 8009f96:	f000 fcfd 	bl	800a994 <__pow5mult>
 8009f9a:	9002      	str	r0, [sp, #8]
 8009f9c:	2101      	movs	r1, #1
 8009f9e:	4648      	mov	r0, r9
 8009fa0:	f000 fc40 	bl	800a824 <__i2b>
 8009fa4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009fa6:	4604      	mov	r4, r0
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	f000 81d8 	beq.w	800a35e <_dtoa_r+0xb56>
 8009fae:	461a      	mov	r2, r3
 8009fb0:	4601      	mov	r1, r0
 8009fb2:	4648      	mov	r0, r9
 8009fb4:	f000 fcee 	bl	800a994 <__pow5mult>
 8009fb8:	9b07      	ldr	r3, [sp, #28]
 8009fba:	2b01      	cmp	r3, #1
 8009fbc:	4604      	mov	r4, r0
 8009fbe:	f300 809f 	bgt.w	800a100 <_dtoa_r+0x8f8>
 8009fc2:	9b04      	ldr	r3, [sp, #16]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	f040 8097 	bne.w	800a0f8 <_dtoa_r+0x8f0>
 8009fca:	9b05      	ldr	r3, [sp, #20]
 8009fcc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	f040 8093 	bne.w	800a0fc <_dtoa_r+0x8f4>
 8009fd6:	9b05      	ldr	r3, [sp, #20]
 8009fd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009fdc:	0d1b      	lsrs	r3, r3, #20
 8009fde:	051b      	lsls	r3, r3, #20
 8009fe0:	b133      	cbz	r3, 8009ff0 <_dtoa_r+0x7e8>
 8009fe2:	9b00      	ldr	r3, [sp, #0]
 8009fe4:	3301      	adds	r3, #1
 8009fe6:	9300      	str	r3, [sp, #0]
 8009fe8:	9b06      	ldr	r3, [sp, #24]
 8009fea:	3301      	adds	r3, #1
 8009fec:	9306      	str	r3, [sp, #24]
 8009fee:	2301      	movs	r3, #1
 8009ff0:	9308      	str	r3, [sp, #32]
 8009ff2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	f000 81b8 	beq.w	800a36a <_dtoa_r+0xb62>
 8009ffa:	6923      	ldr	r3, [r4, #16]
 8009ffc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a000:	6918      	ldr	r0, [r3, #16]
 800a002:	f000 fbc3 	bl	800a78c <__hi0bits>
 800a006:	f1c0 0020 	rsb	r0, r0, #32
 800a00a:	9b06      	ldr	r3, [sp, #24]
 800a00c:	4418      	add	r0, r3
 800a00e:	f010 001f 	ands.w	r0, r0, #31
 800a012:	f000 8082 	beq.w	800a11a <_dtoa_r+0x912>
 800a016:	f1c0 0320 	rsb	r3, r0, #32
 800a01a:	2b04      	cmp	r3, #4
 800a01c:	dd73      	ble.n	800a106 <_dtoa_r+0x8fe>
 800a01e:	9b00      	ldr	r3, [sp, #0]
 800a020:	f1c0 001c 	rsb	r0, r0, #28
 800a024:	4403      	add	r3, r0
 800a026:	9300      	str	r3, [sp, #0]
 800a028:	9b06      	ldr	r3, [sp, #24]
 800a02a:	4403      	add	r3, r0
 800a02c:	4406      	add	r6, r0
 800a02e:	9306      	str	r3, [sp, #24]
 800a030:	9b00      	ldr	r3, [sp, #0]
 800a032:	2b00      	cmp	r3, #0
 800a034:	dd05      	ble.n	800a042 <_dtoa_r+0x83a>
 800a036:	9902      	ldr	r1, [sp, #8]
 800a038:	461a      	mov	r2, r3
 800a03a:	4648      	mov	r0, r9
 800a03c:	f000 fd04 	bl	800aa48 <__lshift>
 800a040:	9002      	str	r0, [sp, #8]
 800a042:	9b06      	ldr	r3, [sp, #24]
 800a044:	2b00      	cmp	r3, #0
 800a046:	dd05      	ble.n	800a054 <_dtoa_r+0x84c>
 800a048:	4621      	mov	r1, r4
 800a04a:	461a      	mov	r2, r3
 800a04c:	4648      	mov	r0, r9
 800a04e:	f000 fcfb 	bl	800aa48 <__lshift>
 800a052:	4604      	mov	r4, r0
 800a054:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a056:	2b00      	cmp	r3, #0
 800a058:	d061      	beq.n	800a11e <_dtoa_r+0x916>
 800a05a:	9802      	ldr	r0, [sp, #8]
 800a05c:	4621      	mov	r1, r4
 800a05e:	f000 fd5f 	bl	800ab20 <__mcmp>
 800a062:	2800      	cmp	r0, #0
 800a064:	da5b      	bge.n	800a11e <_dtoa_r+0x916>
 800a066:	2300      	movs	r3, #0
 800a068:	9902      	ldr	r1, [sp, #8]
 800a06a:	220a      	movs	r2, #10
 800a06c:	4648      	mov	r0, r9
 800a06e:	f000 fafd 	bl	800a66c <__multadd>
 800a072:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a074:	9002      	str	r0, [sp, #8]
 800a076:	f107 38ff 	add.w	r8, r7, #4294967295
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	f000 8177 	beq.w	800a36e <_dtoa_r+0xb66>
 800a080:	4629      	mov	r1, r5
 800a082:	2300      	movs	r3, #0
 800a084:	220a      	movs	r2, #10
 800a086:	4648      	mov	r0, r9
 800a088:	f000 faf0 	bl	800a66c <__multadd>
 800a08c:	f1bb 0f00 	cmp.w	fp, #0
 800a090:	4605      	mov	r5, r0
 800a092:	dc6f      	bgt.n	800a174 <_dtoa_r+0x96c>
 800a094:	9b07      	ldr	r3, [sp, #28]
 800a096:	2b02      	cmp	r3, #2
 800a098:	dc49      	bgt.n	800a12e <_dtoa_r+0x926>
 800a09a:	e06b      	b.n	800a174 <_dtoa_r+0x96c>
 800a09c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a09e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a0a2:	e73c      	b.n	8009f1e <_dtoa_r+0x716>
 800a0a4:	3fe00000 	.word	0x3fe00000
 800a0a8:	40240000 	.word	0x40240000
 800a0ac:	9b03      	ldr	r3, [sp, #12]
 800a0ae:	1e5c      	subs	r4, r3, #1
 800a0b0:	9b08      	ldr	r3, [sp, #32]
 800a0b2:	42a3      	cmp	r3, r4
 800a0b4:	db09      	blt.n	800a0ca <_dtoa_r+0x8c2>
 800a0b6:	1b1c      	subs	r4, r3, r4
 800a0b8:	9b03      	ldr	r3, [sp, #12]
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	f6bf af30 	bge.w	8009f20 <_dtoa_r+0x718>
 800a0c0:	9b00      	ldr	r3, [sp, #0]
 800a0c2:	9a03      	ldr	r2, [sp, #12]
 800a0c4:	1a9e      	subs	r6, r3, r2
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	e72b      	b.n	8009f22 <_dtoa_r+0x71a>
 800a0ca:	9b08      	ldr	r3, [sp, #32]
 800a0cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a0ce:	9408      	str	r4, [sp, #32]
 800a0d0:	1ae3      	subs	r3, r4, r3
 800a0d2:	441a      	add	r2, r3
 800a0d4:	9e00      	ldr	r6, [sp, #0]
 800a0d6:	9b03      	ldr	r3, [sp, #12]
 800a0d8:	920d      	str	r2, [sp, #52]	@ 0x34
 800a0da:	2400      	movs	r4, #0
 800a0dc:	e721      	b.n	8009f22 <_dtoa_r+0x71a>
 800a0de:	9c08      	ldr	r4, [sp, #32]
 800a0e0:	9e00      	ldr	r6, [sp, #0]
 800a0e2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a0e4:	e728      	b.n	8009f38 <_dtoa_r+0x730>
 800a0e6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a0ea:	e751      	b.n	8009f90 <_dtoa_r+0x788>
 800a0ec:	9a08      	ldr	r2, [sp, #32]
 800a0ee:	9902      	ldr	r1, [sp, #8]
 800a0f0:	e750      	b.n	8009f94 <_dtoa_r+0x78c>
 800a0f2:	f8cd 8008 	str.w	r8, [sp, #8]
 800a0f6:	e751      	b.n	8009f9c <_dtoa_r+0x794>
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	e779      	b.n	8009ff0 <_dtoa_r+0x7e8>
 800a0fc:	9b04      	ldr	r3, [sp, #16]
 800a0fe:	e777      	b.n	8009ff0 <_dtoa_r+0x7e8>
 800a100:	2300      	movs	r3, #0
 800a102:	9308      	str	r3, [sp, #32]
 800a104:	e779      	b.n	8009ffa <_dtoa_r+0x7f2>
 800a106:	d093      	beq.n	800a030 <_dtoa_r+0x828>
 800a108:	9a00      	ldr	r2, [sp, #0]
 800a10a:	331c      	adds	r3, #28
 800a10c:	441a      	add	r2, r3
 800a10e:	9200      	str	r2, [sp, #0]
 800a110:	9a06      	ldr	r2, [sp, #24]
 800a112:	441a      	add	r2, r3
 800a114:	441e      	add	r6, r3
 800a116:	9206      	str	r2, [sp, #24]
 800a118:	e78a      	b.n	800a030 <_dtoa_r+0x828>
 800a11a:	4603      	mov	r3, r0
 800a11c:	e7f4      	b.n	800a108 <_dtoa_r+0x900>
 800a11e:	9b03      	ldr	r3, [sp, #12]
 800a120:	2b00      	cmp	r3, #0
 800a122:	46b8      	mov	r8, r7
 800a124:	dc20      	bgt.n	800a168 <_dtoa_r+0x960>
 800a126:	469b      	mov	fp, r3
 800a128:	9b07      	ldr	r3, [sp, #28]
 800a12a:	2b02      	cmp	r3, #2
 800a12c:	dd1e      	ble.n	800a16c <_dtoa_r+0x964>
 800a12e:	f1bb 0f00 	cmp.w	fp, #0
 800a132:	f47f adb1 	bne.w	8009c98 <_dtoa_r+0x490>
 800a136:	4621      	mov	r1, r4
 800a138:	465b      	mov	r3, fp
 800a13a:	2205      	movs	r2, #5
 800a13c:	4648      	mov	r0, r9
 800a13e:	f000 fa95 	bl	800a66c <__multadd>
 800a142:	4601      	mov	r1, r0
 800a144:	4604      	mov	r4, r0
 800a146:	9802      	ldr	r0, [sp, #8]
 800a148:	f000 fcea 	bl	800ab20 <__mcmp>
 800a14c:	2800      	cmp	r0, #0
 800a14e:	f77f ada3 	ble.w	8009c98 <_dtoa_r+0x490>
 800a152:	4656      	mov	r6, sl
 800a154:	2331      	movs	r3, #49	@ 0x31
 800a156:	f806 3b01 	strb.w	r3, [r6], #1
 800a15a:	f108 0801 	add.w	r8, r8, #1
 800a15e:	e59f      	b.n	8009ca0 <_dtoa_r+0x498>
 800a160:	9c03      	ldr	r4, [sp, #12]
 800a162:	46b8      	mov	r8, r7
 800a164:	4625      	mov	r5, r4
 800a166:	e7f4      	b.n	800a152 <_dtoa_r+0x94a>
 800a168:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a16c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a16e:	2b00      	cmp	r3, #0
 800a170:	f000 8101 	beq.w	800a376 <_dtoa_r+0xb6e>
 800a174:	2e00      	cmp	r6, #0
 800a176:	dd05      	ble.n	800a184 <_dtoa_r+0x97c>
 800a178:	4629      	mov	r1, r5
 800a17a:	4632      	mov	r2, r6
 800a17c:	4648      	mov	r0, r9
 800a17e:	f000 fc63 	bl	800aa48 <__lshift>
 800a182:	4605      	mov	r5, r0
 800a184:	9b08      	ldr	r3, [sp, #32]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d05c      	beq.n	800a244 <_dtoa_r+0xa3c>
 800a18a:	6869      	ldr	r1, [r5, #4]
 800a18c:	4648      	mov	r0, r9
 800a18e:	f000 fa0b 	bl	800a5a8 <_Balloc>
 800a192:	4606      	mov	r6, r0
 800a194:	b928      	cbnz	r0, 800a1a2 <_dtoa_r+0x99a>
 800a196:	4b82      	ldr	r3, [pc, #520]	@ (800a3a0 <_dtoa_r+0xb98>)
 800a198:	4602      	mov	r2, r0
 800a19a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a19e:	f7ff bb4a 	b.w	8009836 <_dtoa_r+0x2e>
 800a1a2:	692a      	ldr	r2, [r5, #16]
 800a1a4:	3202      	adds	r2, #2
 800a1a6:	0092      	lsls	r2, r2, #2
 800a1a8:	f105 010c 	add.w	r1, r5, #12
 800a1ac:	300c      	adds	r0, #12
 800a1ae:	f7ff fa70 	bl	8009692 <memcpy>
 800a1b2:	2201      	movs	r2, #1
 800a1b4:	4631      	mov	r1, r6
 800a1b6:	4648      	mov	r0, r9
 800a1b8:	f000 fc46 	bl	800aa48 <__lshift>
 800a1bc:	f10a 0301 	add.w	r3, sl, #1
 800a1c0:	9300      	str	r3, [sp, #0]
 800a1c2:	eb0a 030b 	add.w	r3, sl, fp
 800a1c6:	9308      	str	r3, [sp, #32]
 800a1c8:	9b04      	ldr	r3, [sp, #16]
 800a1ca:	f003 0301 	and.w	r3, r3, #1
 800a1ce:	462f      	mov	r7, r5
 800a1d0:	9306      	str	r3, [sp, #24]
 800a1d2:	4605      	mov	r5, r0
 800a1d4:	9b00      	ldr	r3, [sp, #0]
 800a1d6:	9802      	ldr	r0, [sp, #8]
 800a1d8:	4621      	mov	r1, r4
 800a1da:	f103 3bff 	add.w	fp, r3, #4294967295
 800a1de:	f7ff fa8b 	bl	80096f8 <quorem>
 800a1e2:	4603      	mov	r3, r0
 800a1e4:	3330      	adds	r3, #48	@ 0x30
 800a1e6:	9003      	str	r0, [sp, #12]
 800a1e8:	4639      	mov	r1, r7
 800a1ea:	9802      	ldr	r0, [sp, #8]
 800a1ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800a1ee:	f000 fc97 	bl	800ab20 <__mcmp>
 800a1f2:	462a      	mov	r2, r5
 800a1f4:	9004      	str	r0, [sp, #16]
 800a1f6:	4621      	mov	r1, r4
 800a1f8:	4648      	mov	r0, r9
 800a1fa:	f000 fcad 	bl	800ab58 <__mdiff>
 800a1fe:	68c2      	ldr	r2, [r0, #12]
 800a200:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a202:	4606      	mov	r6, r0
 800a204:	bb02      	cbnz	r2, 800a248 <_dtoa_r+0xa40>
 800a206:	4601      	mov	r1, r0
 800a208:	9802      	ldr	r0, [sp, #8]
 800a20a:	f000 fc89 	bl	800ab20 <__mcmp>
 800a20e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a210:	4602      	mov	r2, r0
 800a212:	4631      	mov	r1, r6
 800a214:	4648      	mov	r0, r9
 800a216:	920c      	str	r2, [sp, #48]	@ 0x30
 800a218:	9309      	str	r3, [sp, #36]	@ 0x24
 800a21a:	f000 fa05 	bl	800a628 <_Bfree>
 800a21e:	9b07      	ldr	r3, [sp, #28]
 800a220:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a222:	9e00      	ldr	r6, [sp, #0]
 800a224:	ea42 0103 	orr.w	r1, r2, r3
 800a228:	9b06      	ldr	r3, [sp, #24]
 800a22a:	4319      	orrs	r1, r3
 800a22c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a22e:	d10d      	bne.n	800a24c <_dtoa_r+0xa44>
 800a230:	2b39      	cmp	r3, #57	@ 0x39
 800a232:	d027      	beq.n	800a284 <_dtoa_r+0xa7c>
 800a234:	9a04      	ldr	r2, [sp, #16]
 800a236:	2a00      	cmp	r2, #0
 800a238:	dd01      	ble.n	800a23e <_dtoa_r+0xa36>
 800a23a:	9b03      	ldr	r3, [sp, #12]
 800a23c:	3331      	adds	r3, #49	@ 0x31
 800a23e:	f88b 3000 	strb.w	r3, [fp]
 800a242:	e52e      	b.n	8009ca2 <_dtoa_r+0x49a>
 800a244:	4628      	mov	r0, r5
 800a246:	e7b9      	b.n	800a1bc <_dtoa_r+0x9b4>
 800a248:	2201      	movs	r2, #1
 800a24a:	e7e2      	b.n	800a212 <_dtoa_r+0xa0a>
 800a24c:	9904      	ldr	r1, [sp, #16]
 800a24e:	2900      	cmp	r1, #0
 800a250:	db04      	blt.n	800a25c <_dtoa_r+0xa54>
 800a252:	9807      	ldr	r0, [sp, #28]
 800a254:	4301      	orrs	r1, r0
 800a256:	9806      	ldr	r0, [sp, #24]
 800a258:	4301      	orrs	r1, r0
 800a25a:	d120      	bne.n	800a29e <_dtoa_r+0xa96>
 800a25c:	2a00      	cmp	r2, #0
 800a25e:	ddee      	ble.n	800a23e <_dtoa_r+0xa36>
 800a260:	9902      	ldr	r1, [sp, #8]
 800a262:	9300      	str	r3, [sp, #0]
 800a264:	2201      	movs	r2, #1
 800a266:	4648      	mov	r0, r9
 800a268:	f000 fbee 	bl	800aa48 <__lshift>
 800a26c:	4621      	mov	r1, r4
 800a26e:	9002      	str	r0, [sp, #8]
 800a270:	f000 fc56 	bl	800ab20 <__mcmp>
 800a274:	2800      	cmp	r0, #0
 800a276:	9b00      	ldr	r3, [sp, #0]
 800a278:	dc02      	bgt.n	800a280 <_dtoa_r+0xa78>
 800a27a:	d1e0      	bne.n	800a23e <_dtoa_r+0xa36>
 800a27c:	07da      	lsls	r2, r3, #31
 800a27e:	d5de      	bpl.n	800a23e <_dtoa_r+0xa36>
 800a280:	2b39      	cmp	r3, #57	@ 0x39
 800a282:	d1da      	bne.n	800a23a <_dtoa_r+0xa32>
 800a284:	2339      	movs	r3, #57	@ 0x39
 800a286:	f88b 3000 	strb.w	r3, [fp]
 800a28a:	4633      	mov	r3, r6
 800a28c:	461e      	mov	r6, r3
 800a28e:	3b01      	subs	r3, #1
 800a290:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a294:	2a39      	cmp	r2, #57	@ 0x39
 800a296:	d04e      	beq.n	800a336 <_dtoa_r+0xb2e>
 800a298:	3201      	adds	r2, #1
 800a29a:	701a      	strb	r2, [r3, #0]
 800a29c:	e501      	b.n	8009ca2 <_dtoa_r+0x49a>
 800a29e:	2a00      	cmp	r2, #0
 800a2a0:	dd03      	ble.n	800a2aa <_dtoa_r+0xaa2>
 800a2a2:	2b39      	cmp	r3, #57	@ 0x39
 800a2a4:	d0ee      	beq.n	800a284 <_dtoa_r+0xa7c>
 800a2a6:	3301      	adds	r3, #1
 800a2a8:	e7c9      	b.n	800a23e <_dtoa_r+0xa36>
 800a2aa:	9a00      	ldr	r2, [sp, #0]
 800a2ac:	9908      	ldr	r1, [sp, #32]
 800a2ae:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a2b2:	428a      	cmp	r2, r1
 800a2b4:	d028      	beq.n	800a308 <_dtoa_r+0xb00>
 800a2b6:	9902      	ldr	r1, [sp, #8]
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	220a      	movs	r2, #10
 800a2bc:	4648      	mov	r0, r9
 800a2be:	f000 f9d5 	bl	800a66c <__multadd>
 800a2c2:	42af      	cmp	r7, r5
 800a2c4:	9002      	str	r0, [sp, #8]
 800a2c6:	f04f 0300 	mov.w	r3, #0
 800a2ca:	f04f 020a 	mov.w	r2, #10
 800a2ce:	4639      	mov	r1, r7
 800a2d0:	4648      	mov	r0, r9
 800a2d2:	d107      	bne.n	800a2e4 <_dtoa_r+0xadc>
 800a2d4:	f000 f9ca 	bl	800a66c <__multadd>
 800a2d8:	4607      	mov	r7, r0
 800a2da:	4605      	mov	r5, r0
 800a2dc:	9b00      	ldr	r3, [sp, #0]
 800a2de:	3301      	adds	r3, #1
 800a2e0:	9300      	str	r3, [sp, #0]
 800a2e2:	e777      	b.n	800a1d4 <_dtoa_r+0x9cc>
 800a2e4:	f000 f9c2 	bl	800a66c <__multadd>
 800a2e8:	4629      	mov	r1, r5
 800a2ea:	4607      	mov	r7, r0
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	220a      	movs	r2, #10
 800a2f0:	4648      	mov	r0, r9
 800a2f2:	f000 f9bb 	bl	800a66c <__multadd>
 800a2f6:	4605      	mov	r5, r0
 800a2f8:	e7f0      	b.n	800a2dc <_dtoa_r+0xad4>
 800a2fa:	f1bb 0f00 	cmp.w	fp, #0
 800a2fe:	bfcc      	ite	gt
 800a300:	465e      	movgt	r6, fp
 800a302:	2601      	movle	r6, #1
 800a304:	4456      	add	r6, sl
 800a306:	2700      	movs	r7, #0
 800a308:	9902      	ldr	r1, [sp, #8]
 800a30a:	9300      	str	r3, [sp, #0]
 800a30c:	2201      	movs	r2, #1
 800a30e:	4648      	mov	r0, r9
 800a310:	f000 fb9a 	bl	800aa48 <__lshift>
 800a314:	4621      	mov	r1, r4
 800a316:	9002      	str	r0, [sp, #8]
 800a318:	f000 fc02 	bl	800ab20 <__mcmp>
 800a31c:	2800      	cmp	r0, #0
 800a31e:	dcb4      	bgt.n	800a28a <_dtoa_r+0xa82>
 800a320:	d102      	bne.n	800a328 <_dtoa_r+0xb20>
 800a322:	9b00      	ldr	r3, [sp, #0]
 800a324:	07db      	lsls	r3, r3, #31
 800a326:	d4b0      	bmi.n	800a28a <_dtoa_r+0xa82>
 800a328:	4633      	mov	r3, r6
 800a32a:	461e      	mov	r6, r3
 800a32c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a330:	2a30      	cmp	r2, #48	@ 0x30
 800a332:	d0fa      	beq.n	800a32a <_dtoa_r+0xb22>
 800a334:	e4b5      	b.n	8009ca2 <_dtoa_r+0x49a>
 800a336:	459a      	cmp	sl, r3
 800a338:	d1a8      	bne.n	800a28c <_dtoa_r+0xa84>
 800a33a:	2331      	movs	r3, #49	@ 0x31
 800a33c:	f108 0801 	add.w	r8, r8, #1
 800a340:	f88a 3000 	strb.w	r3, [sl]
 800a344:	e4ad      	b.n	8009ca2 <_dtoa_r+0x49a>
 800a346:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a348:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a3a4 <_dtoa_r+0xb9c>
 800a34c:	b11b      	cbz	r3, 800a356 <_dtoa_r+0xb4e>
 800a34e:	f10a 0308 	add.w	r3, sl, #8
 800a352:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a354:	6013      	str	r3, [r2, #0]
 800a356:	4650      	mov	r0, sl
 800a358:	b017      	add	sp, #92	@ 0x5c
 800a35a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a35e:	9b07      	ldr	r3, [sp, #28]
 800a360:	2b01      	cmp	r3, #1
 800a362:	f77f ae2e 	ble.w	8009fc2 <_dtoa_r+0x7ba>
 800a366:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a368:	9308      	str	r3, [sp, #32]
 800a36a:	2001      	movs	r0, #1
 800a36c:	e64d      	b.n	800a00a <_dtoa_r+0x802>
 800a36e:	f1bb 0f00 	cmp.w	fp, #0
 800a372:	f77f aed9 	ble.w	800a128 <_dtoa_r+0x920>
 800a376:	4656      	mov	r6, sl
 800a378:	9802      	ldr	r0, [sp, #8]
 800a37a:	4621      	mov	r1, r4
 800a37c:	f7ff f9bc 	bl	80096f8 <quorem>
 800a380:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a384:	f806 3b01 	strb.w	r3, [r6], #1
 800a388:	eba6 020a 	sub.w	r2, r6, sl
 800a38c:	4593      	cmp	fp, r2
 800a38e:	ddb4      	ble.n	800a2fa <_dtoa_r+0xaf2>
 800a390:	9902      	ldr	r1, [sp, #8]
 800a392:	2300      	movs	r3, #0
 800a394:	220a      	movs	r2, #10
 800a396:	4648      	mov	r0, r9
 800a398:	f000 f968 	bl	800a66c <__multadd>
 800a39c:	9002      	str	r0, [sp, #8]
 800a39e:	e7eb      	b.n	800a378 <_dtoa_r+0xb70>
 800a3a0:	0800d5b1 	.word	0x0800d5b1
 800a3a4:	0800d535 	.word	0x0800d535

0800a3a8 <_free_r>:
 800a3a8:	b538      	push	{r3, r4, r5, lr}
 800a3aa:	4605      	mov	r5, r0
 800a3ac:	2900      	cmp	r1, #0
 800a3ae:	d041      	beq.n	800a434 <_free_r+0x8c>
 800a3b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a3b4:	1f0c      	subs	r4, r1, #4
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	bfb8      	it	lt
 800a3ba:	18e4      	addlt	r4, r4, r3
 800a3bc:	f000 f8e8 	bl	800a590 <__malloc_lock>
 800a3c0:	4a1d      	ldr	r2, [pc, #116]	@ (800a438 <_free_r+0x90>)
 800a3c2:	6813      	ldr	r3, [r2, #0]
 800a3c4:	b933      	cbnz	r3, 800a3d4 <_free_r+0x2c>
 800a3c6:	6063      	str	r3, [r4, #4]
 800a3c8:	6014      	str	r4, [r2, #0]
 800a3ca:	4628      	mov	r0, r5
 800a3cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a3d0:	f000 b8e4 	b.w	800a59c <__malloc_unlock>
 800a3d4:	42a3      	cmp	r3, r4
 800a3d6:	d908      	bls.n	800a3ea <_free_r+0x42>
 800a3d8:	6820      	ldr	r0, [r4, #0]
 800a3da:	1821      	adds	r1, r4, r0
 800a3dc:	428b      	cmp	r3, r1
 800a3de:	bf01      	itttt	eq
 800a3e0:	6819      	ldreq	r1, [r3, #0]
 800a3e2:	685b      	ldreq	r3, [r3, #4]
 800a3e4:	1809      	addeq	r1, r1, r0
 800a3e6:	6021      	streq	r1, [r4, #0]
 800a3e8:	e7ed      	b.n	800a3c6 <_free_r+0x1e>
 800a3ea:	461a      	mov	r2, r3
 800a3ec:	685b      	ldr	r3, [r3, #4]
 800a3ee:	b10b      	cbz	r3, 800a3f4 <_free_r+0x4c>
 800a3f0:	42a3      	cmp	r3, r4
 800a3f2:	d9fa      	bls.n	800a3ea <_free_r+0x42>
 800a3f4:	6811      	ldr	r1, [r2, #0]
 800a3f6:	1850      	adds	r0, r2, r1
 800a3f8:	42a0      	cmp	r0, r4
 800a3fa:	d10b      	bne.n	800a414 <_free_r+0x6c>
 800a3fc:	6820      	ldr	r0, [r4, #0]
 800a3fe:	4401      	add	r1, r0
 800a400:	1850      	adds	r0, r2, r1
 800a402:	4283      	cmp	r3, r0
 800a404:	6011      	str	r1, [r2, #0]
 800a406:	d1e0      	bne.n	800a3ca <_free_r+0x22>
 800a408:	6818      	ldr	r0, [r3, #0]
 800a40a:	685b      	ldr	r3, [r3, #4]
 800a40c:	6053      	str	r3, [r2, #4]
 800a40e:	4408      	add	r0, r1
 800a410:	6010      	str	r0, [r2, #0]
 800a412:	e7da      	b.n	800a3ca <_free_r+0x22>
 800a414:	d902      	bls.n	800a41c <_free_r+0x74>
 800a416:	230c      	movs	r3, #12
 800a418:	602b      	str	r3, [r5, #0]
 800a41a:	e7d6      	b.n	800a3ca <_free_r+0x22>
 800a41c:	6820      	ldr	r0, [r4, #0]
 800a41e:	1821      	adds	r1, r4, r0
 800a420:	428b      	cmp	r3, r1
 800a422:	bf04      	itt	eq
 800a424:	6819      	ldreq	r1, [r3, #0]
 800a426:	685b      	ldreq	r3, [r3, #4]
 800a428:	6063      	str	r3, [r4, #4]
 800a42a:	bf04      	itt	eq
 800a42c:	1809      	addeq	r1, r1, r0
 800a42e:	6021      	streq	r1, [r4, #0]
 800a430:	6054      	str	r4, [r2, #4]
 800a432:	e7ca      	b.n	800a3ca <_free_r+0x22>
 800a434:	bd38      	pop	{r3, r4, r5, pc}
 800a436:	bf00      	nop
 800a438:	20000d24 	.word	0x20000d24

0800a43c <malloc>:
 800a43c:	4b02      	ldr	r3, [pc, #8]	@ (800a448 <malloc+0xc>)
 800a43e:	4601      	mov	r1, r0
 800a440:	6818      	ldr	r0, [r3, #0]
 800a442:	f000 b825 	b.w	800a490 <_malloc_r>
 800a446:	bf00      	nop
 800a448:	200000c0 	.word	0x200000c0

0800a44c <sbrk_aligned>:
 800a44c:	b570      	push	{r4, r5, r6, lr}
 800a44e:	4e0f      	ldr	r6, [pc, #60]	@ (800a48c <sbrk_aligned+0x40>)
 800a450:	460c      	mov	r4, r1
 800a452:	6831      	ldr	r1, [r6, #0]
 800a454:	4605      	mov	r5, r0
 800a456:	b911      	cbnz	r1, 800a45e <sbrk_aligned+0x12>
 800a458:	f001 ffdc 	bl	800c414 <_sbrk_r>
 800a45c:	6030      	str	r0, [r6, #0]
 800a45e:	4621      	mov	r1, r4
 800a460:	4628      	mov	r0, r5
 800a462:	f001 ffd7 	bl	800c414 <_sbrk_r>
 800a466:	1c43      	adds	r3, r0, #1
 800a468:	d103      	bne.n	800a472 <sbrk_aligned+0x26>
 800a46a:	f04f 34ff 	mov.w	r4, #4294967295
 800a46e:	4620      	mov	r0, r4
 800a470:	bd70      	pop	{r4, r5, r6, pc}
 800a472:	1cc4      	adds	r4, r0, #3
 800a474:	f024 0403 	bic.w	r4, r4, #3
 800a478:	42a0      	cmp	r0, r4
 800a47a:	d0f8      	beq.n	800a46e <sbrk_aligned+0x22>
 800a47c:	1a21      	subs	r1, r4, r0
 800a47e:	4628      	mov	r0, r5
 800a480:	f001 ffc8 	bl	800c414 <_sbrk_r>
 800a484:	3001      	adds	r0, #1
 800a486:	d1f2      	bne.n	800a46e <sbrk_aligned+0x22>
 800a488:	e7ef      	b.n	800a46a <sbrk_aligned+0x1e>
 800a48a:	bf00      	nop
 800a48c:	20000d20 	.word	0x20000d20

0800a490 <_malloc_r>:
 800a490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a494:	1ccd      	adds	r5, r1, #3
 800a496:	f025 0503 	bic.w	r5, r5, #3
 800a49a:	3508      	adds	r5, #8
 800a49c:	2d0c      	cmp	r5, #12
 800a49e:	bf38      	it	cc
 800a4a0:	250c      	movcc	r5, #12
 800a4a2:	2d00      	cmp	r5, #0
 800a4a4:	4606      	mov	r6, r0
 800a4a6:	db01      	blt.n	800a4ac <_malloc_r+0x1c>
 800a4a8:	42a9      	cmp	r1, r5
 800a4aa:	d904      	bls.n	800a4b6 <_malloc_r+0x26>
 800a4ac:	230c      	movs	r3, #12
 800a4ae:	6033      	str	r3, [r6, #0]
 800a4b0:	2000      	movs	r0, #0
 800a4b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a58c <_malloc_r+0xfc>
 800a4ba:	f000 f869 	bl	800a590 <__malloc_lock>
 800a4be:	f8d8 3000 	ldr.w	r3, [r8]
 800a4c2:	461c      	mov	r4, r3
 800a4c4:	bb44      	cbnz	r4, 800a518 <_malloc_r+0x88>
 800a4c6:	4629      	mov	r1, r5
 800a4c8:	4630      	mov	r0, r6
 800a4ca:	f7ff ffbf 	bl	800a44c <sbrk_aligned>
 800a4ce:	1c43      	adds	r3, r0, #1
 800a4d0:	4604      	mov	r4, r0
 800a4d2:	d158      	bne.n	800a586 <_malloc_r+0xf6>
 800a4d4:	f8d8 4000 	ldr.w	r4, [r8]
 800a4d8:	4627      	mov	r7, r4
 800a4da:	2f00      	cmp	r7, #0
 800a4dc:	d143      	bne.n	800a566 <_malloc_r+0xd6>
 800a4de:	2c00      	cmp	r4, #0
 800a4e0:	d04b      	beq.n	800a57a <_malloc_r+0xea>
 800a4e2:	6823      	ldr	r3, [r4, #0]
 800a4e4:	4639      	mov	r1, r7
 800a4e6:	4630      	mov	r0, r6
 800a4e8:	eb04 0903 	add.w	r9, r4, r3
 800a4ec:	f001 ff92 	bl	800c414 <_sbrk_r>
 800a4f0:	4581      	cmp	r9, r0
 800a4f2:	d142      	bne.n	800a57a <_malloc_r+0xea>
 800a4f4:	6821      	ldr	r1, [r4, #0]
 800a4f6:	1a6d      	subs	r5, r5, r1
 800a4f8:	4629      	mov	r1, r5
 800a4fa:	4630      	mov	r0, r6
 800a4fc:	f7ff ffa6 	bl	800a44c <sbrk_aligned>
 800a500:	3001      	adds	r0, #1
 800a502:	d03a      	beq.n	800a57a <_malloc_r+0xea>
 800a504:	6823      	ldr	r3, [r4, #0]
 800a506:	442b      	add	r3, r5
 800a508:	6023      	str	r3, [r4, #0]
 800a50a:	f8d8 3000 	ldr.w	r3, [r8]
 800a50e:	685a      	ldr	r2, [r3, #4]
 800a510:	bb62      	cbnz	r2, 800a56c <_malloc_r+0xdc>
 800a512:	f8c8 7000 	str.w	r7, [r8]
 800a516:	e00f      	b.n	800a538 <_malloc_r+0xa8>
 800a518:	6822      	ldr	r2, [r4, #0]
 800a51a:	1b52      	subs	r2, r2, r5
 800a51c:	d420      	bmi.n	800a560 <_malloc_r+0xd0>
 800a51e:	2a0b      	cmp	r2, #11
 800a520:	d917      	bls.n	800a552 <_malloc_r+0xc2>
 800a522:	1961      	adds	r1, r4, r5
 800a524:	42a3      	cmp	r3, r4
 800a526:	6025      	str	r5, [r4, #0]
 800a528:	bf18      	it	ne
 800a52a:	6059      	strne	r1, [r3, #4]
 800a52c:	6863      	ldr	r3, [r4, #4]
 800a52e:	bf08      	it	eq
 800a530:	f8c8 1000 	streq.w	r1, [r8]
 800a534:	5162      	str	r2, [r4, r5]
 800a536:	604b      	str	r3, [r1, #4]
 800a538:	4630      	mov	r0, r6
 800a53a:	f000 f82f 	bl	800a59c <__malloc_unlock>
 800a53e:	f104 000b 	add.w	r0, r4, #11
 800a542:	1d23      	adds	r3, r4, #4
 800a544:	f020 0007 	bic.w	r0, r0, #7
 800a548:	1ac2      	subs	r2, r0, r3
 800a54a:	bf1c      	itt	ne
 800a54c:	1a1b      	subne	r3, r3, r0
 800a54e:	50a3      	strne	r3, [r4, r2]
 800a550:	e7af      	b.n	800a4b2 <_malloc_r+0x22>
 800a552:	6862      	ldr	r2, [r4, #4]
 800a554:	42a3      	cmp	r3, r4
 800a556:	bf0c      	ite	eq
 800a558:	f8c8 2000 	streq.w	r2, [r8]
 800a55c:	605a      	strne	r2, [r3, #4]
 800a55e:	e7eb      	b.n	800a538 <_malloc_r+0xa8>
 800a560:	4623      	mov	r3, r4
 800a562:	6864      	ldr	r4, [r4, #4]
 800a564:	e7ae      	b.n	800a4c4 <_malloc_r+0x34>
 800a566:	463c      	mov	r4, r7
 800a568:	687f      	ldr	r7, [r7, #4]
 800a56a:	e7b6      	b.n	800a4da <_malloc_r+0x4a>
 800a56c:	461a      	mov	r2, r3
 800a56e:	685b      	ldr	r3, [r3, #4]
 800a570:	42a3      	cmp	r3, r4
 800a572:	d1fb      	bne.n	800a56c <_malloc_r+0xdc>
 800a574:	2300      	movs	r3, #0
 800a576:	6053      	str	r3, [r2, #4]
 800a578:	e7de      	b.n	800a538 <_malloc_r+0xa8>
 800a57a:	230c      	movs	r3, #12
 800a57c:	6033      	str	r3, [r6, #0]
 800a57e:	4630      	mov	r0, r6
 800a580:	f000 f80c 	bl	800a59c <__malloc_unlock>
 800a584:	e794      	b.n	800a4b0 <_malloc_r+0x20>
 800a586:	6005      	str	r5, [r0, #0]
 800a588:	e7d6      	b.n	800a538 <_malloc_r+0xa8>
 800a58a:	bf00      	nop
 800a58c:	20000d24 	.word	0x20000d24

0800a590 <__malloc_lock>:
 800a590:	4801      	ldr	r0, [pc, #4]	@ (800a598 <__malloc_lock+0x8>)
 800a592:	f7ff b87c 	b.w	800968e <__retarget_lock_acquire_recursive>
 800a596:	bf00      	nop
 800a598:	20000d1c 	.word	0x20000d1c

0800a59c <__malloc_unlock>:
 800a59c:	4801      	ldr	r0, [pc, #4]	@ (800a5a4 <__malloc_unlock+0x8>)
 800a59e:	f7ff b877 	b.w	8009690 <__retarget_lock_release_recursive>
 800a5a2:	bf00      	nop
 800a5a4:	20000d1c 	.word	0x20000d1c

0800a5a8 <_Balloc>:
 800a5a8:	b570      	push	{r4, r5, r6, lr}
 800a5aa:	69c6      	ldr	r6, [r0, #28]
 800a5ac:	4604      	mov	r4, r0
 800a5ae:	460d      	mov	r5, r1
 800a5b0:	b976      	cbnz	r6, 800a5d0 <_Balloc+0x28>
 800a5b2:	2010      	movs	r0, #16
 800a5b4:	f7ff ff42 	bl	800a43c <malloc>
 800a5b8:	4602      	mov	r2, r0
 800a5ba:	61e0      	str	r0, [r4, #28]
 800a5bc:	b920      	cbnz	r0, 800a5c8 <_Balloc+0x20>
 800a5be:	4b18      	ldr	r3, [pc, #96]	@ (800a620 <_Balloc+0x78>)
 800a5c0:	4818      	ldr	r0, [pc, #96]	@ (800a624 <_Balloc+0x7c>)
 800a5c2:	216b      	movs	r1, #107	@ 0x6b
 800a5c4:	f7ff f87a 	bl	80096bc <__assert_func>
 800a5c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a5cc:	6006      	str	r6, [r0, #0]
 800a5ce:	60c6      	str	r6, [r0, #12]
 800a5d0:	69e6      	ldr	r6, [r4, #28]
 800a5d2:	68f3      	ldr	r3, [r6, #12]
 800a5d4:	b183      	cbz	r3, 800a5f8 <_Balloc+0x50>
 800a5d6:	69e3      	ldr	r3, [r4, #28]
 800a5d8:	68db      	ldr	r3, [r3, #12]
 800a5da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a5de:	b9b8      	cbnz	r0, 800a610 <_Balloc+0x68>
 800a5e0:	2101      	movs	r1, #1
 800a5e2:	fa01 f605 	lsl.w	r6, r1, r5
 800a5e6:	1d72      	adds	r2, r6, #5
 800a5e8:	0092      	lsls	r2, r2, #2
 800a5ea:	4620      	mov	r0, r4
 800a5ec:	f001 ff33 	bl	800c456 <_calloc_r>
 800a5f0:	b160      	cbz	r0, 800a60c <_Balloc+0x64>
 800a5f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a5f6:	e00e      	b.n	800a616 <_Balloc+0x6e>
 800a5f8:	2221      	movs	r2, #33	@ 0x21
 800a5fa:	2104      	movs	r1, #4
 800a5fc:	4620      	mov	r0, r4
 800a5fe:	f001 ff2a 	bl	800c456 <_calloc_r>
 800a602:	69e3      	ldr	r3, [r4, #28]
 800a604:	60f0      	str	r0, [r6, #12]
 800a606:	68db      	ldr	r3, [r3, #12]
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d1e4      	bne.n	800a5d6 <_Balloc+0x2e>
 800a60c:	2000      	movs	r0, #0
 800a60e:	bd70      	pop	{r4, r5, r6, pc}
 800a610:	6802      	ldr	r2, [r0, #0]
 800a612:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a616:	2300      	movs	r3, #0
 800a618:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a61c:	e7f7      	b.n	800a60e <_Balloc+0x66>
 800a61e:	bf00      	nop
 800a620:	0800d542 	.word	0x0800d542
 800a624:	0800d5c2 	.word	0x0800d5c2

0800a628 <_Bfree>:
 800a628:	b570      	push	{r4, r5, r6, lr}
 800a62a:	69c6      	ldr	r6, [r0, #28]
 800a62c:	4605      	mov	r5, r0
 800a62e:	460c      	mov	r4, r1
 800a630:	b976      	cbnz	r6, 800a650 <_Bfree+0x28>
 800a632:	2010      	movs	r0, #16
 800a634:	f7ff ff02 	bl	800a43c <malloc>
 800a638:	4602      	mov	r2, r0
 800a63a:	61e8      	str	r0, [r5, #28]
 800a63c:	b920      	cbnz	r0, 800a648 <_Bfree+0x20>
 800a63e:	4b09      	ldr	r3, [pc, #36]	@ (800a664 <_Bfree+0x3c>)
 800a640:	4809      	ldr	r0, [pc, #36]	@ (800a668 <_Bfree+0x40>)
 800a642:	218f      	movs	r1, #143	@ 0x8f
 800a644:	f7ff f83a 	bl	80096bc <__assert_func>
 800a648:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a64c:	6006      	str	r6, [r0, #0]
 800a64e:	60c6      	str	r6, [r0, #12]
 800a650:	b13c      	cbz	r4, 800a662 <_Bfree+0x3a>
 800a652:	69eb      	ldr	r3, [r5, #28]
 800a654:	6862      	ldr	r2, [r4, #4]
 800a656:	68db      	ldr	r3, [r3, #12]
 800a658:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a65c:	6021      	str	r1, [r4, #0]
 800a65e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a662:	bd70      	pop	{r4, r5, r6, pc}
 800a664:	0800d542 	.word	0x0800d542
 800a668:	0800d5c2 	.word	0x0800d5c2

0800a66c <__multadd>:
 800a66c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a670:	690d      	ldr	r5, [r1, #16]
 800a672:	4607      	mov	r7, r0
 800a674:	460c      	mov	r4, r1
 800a676:	461e      	mov	r6, r3
 800a678:	f101 0c14 	add.w	ip, r1, #20
 800a67c:	2000      	movs	r0, #0
 800a67e:	f8dc 3000 	ldr.w	r3, [ip]
 800a682:	b299      	uxth	r1, r3
 800a684:	fb02 6101 	mla	r1, r2, r1, r6
 800a688:	0c1e      	lsrs	r6, r3, #16
 800a68a:	0c0b      	lsrs	r3, r1, #16
 800a68c:	fb02 3306 	mla	r3, r2, r6, r3
 800a690:	b289      	uxth	r1, r1
 800a692:	3001      	adds	r0, #1
 800a694:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a698:	4285      	cmp	r5, r0
 800a69a:	f84c 1b04 	str.w	r1, [ip], #4
 800a69e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a6a2:	dcec      	bgt.n	800a67e <__multadd+0x12>
 800a6a4:	b30e      	cbz	r6, 800a6ea <__multadd+0x7e>
 800a6a6:	68a3      	ldr	r3, [r4, #8]
 800a6a8:	42ab      	cmp	r3, r5
 800a6aa:	dc19      	bgt.n	800a6e0 <__multadd+0x74>
 800a6ac:	6861      	ldr	r1, [r4, #4]
 800a6ae:	4638      	mov	r0, r7
 800a6b0:	3101      	adds	r1, #1
 800a6b2:	f7ff ff79 	bl	800a5a8 <_Balloc>
 800a6b6:	4680      	mov	r8, r0
 800a6b8:	b928      	cbnz	r0, 800a6c6 <__multadd+0x5a>
 800a6ba:	4602      	mov	r2, r0
 800a6bc:	4b0c      	ldr	r3, [pc, #48]	@ (800a6f0 <__multadd+0x84>)
 800a6be:	480d      	ldr	r0, [pc, #52]	@ (800a6f4 <__multadd+0x88>)
 800a6c0:	21ba      	movs	r1, #186	@ 0xba
 800a6c2:	f7fe fffb 	bl	80096bc <__assert_func>
 800a6c6:	6922      	ldr	r2, [r4, #16]
 800a6c8:	3202      	adds	r2, #2
 800a6ca:	f104 010c 	add.w	r1, r4, #12
 800a6ce:	0092      	lsls	r2, r2, #2
 800a6d0:	300c      	adds	r0, #12
 800a6d2:	f7fe ffde 	bl	8009692 <memcpy>
 800a6d6:	4621      	mov	r1, r4
 800a6d8:	4638      	mov	r0, r7
 800a6da:	f7ff ffa5 	bl	800a628 <_Bfree>
 800a6de:	4644      	mov	r4, r8
 800a6e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a6e4:	3501      	adds	r5, #1
 800a6e6:	615e      	str	r6, [r3, #20]
 800a6e8:	6125      	str	r5, [r4, #16]
 800a6ea:	4620      	mov	r0, r4
 800a6ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6f0:	0800d5b1 	.word	0x0800d5b1
 800a6f4:	0800d5c2 	.word	0x0800d5c2

0800a6f8 <__s2b>:
 800a6f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a6fc:	460c      	mov	r4, r1
 800a6fe:	4615      	mov	r5, r2
 800a700:	461f      	mov	r7, r3
 800a702:	2209      	movs	r2, #9
 800a704:	3308      	adds	r3, #8
 800a706:	4606      	mov	r6, r0
 800a708:	fb93 f3f2 	sdiv	r3, r3, r2
 800a70c:	2100      	movs	r1, #0
 800a70e:	2201      	movs	r2, #1
 800a710:	429a      	cmp	r2, r3
 800a712:	db09      	blt.n	800a728 <__s2b+0x30>
 800a714:	4630      	mov	r0, r6
 800a716:	f7ff ff47 	bl	800a5a8 <_Balloc>
 800a71a:	b940      	cbnz	r0, 800a72e <__s2b+0x36>
 800a71c:	4602      	mov	r2, r0
 800a71e:	4b19      	ldr	r3, [pc, #100]	@ (800a784 <__s2b+0x8c>)
 800a720:	4819      	ldr	r0, [pc, #100]	@ (800a788 <__s2b+0x90>)
 800a722:	21d3      	movs	r1, #211	@ 0xd3
 800a724:	f7fe ffca 	bl	80096bc <__assert_func>
 800a728:	0052      	lsls	r2, r2, #1
 800a72a:	3101      	adds	r1, #1
 800a72c:	e7f0      	b.n	800a710 <__s2b+0x18>
 800a72e:	9b08      	ldr	r3, [sp, #32]
 800a730:	6143      	str	r3, [r0, #20]
 800a732:	2d09      	cmp	r5, #9
 800a734:	f04f 0301 	mov.w	r3, #1
 800a738:	6103      	str	r3, [r0, #16]
 800a73a:	dd16      	ble.n	800a76a <__s2b+0x72>
 800a73c:	f104 0909 	add.w	r9, r4, #9
 800a740:	46c8      	mov	r8, r9
 800a742:	442c      	add	r4, r5
 800a744:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a748:	4601      	mov	r1, r0
 800a74a:	3b30      	subs	r3, #48	@ 0x30
 800a74c:	220a      	movs	r2, #10
 800a74e:	4630      	mov	r0, r6
 800a750:	f7ff ff8c 	bl	800a66c <__multadd>
 800a754:	45a0      	cmp	r8, r4
 800a756:	d1f5      	bne.n	800a744 <__s2b+0x4c>
 800a758:	f1a5 0408 	sub.w	r4, r5, #8
 800a75c:	444c      	add	r4, r9
 800a75e:	1b2d      	subs	r5, r5, r4
 800a760:	1963      	adds	r3, r4, r5
 800a762:	42bb      	cmp	r3, r7
 800a764:	db04      	blt.n	800a770 <__s2b+0x78>
 800a766:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a76a:	340a      	adds	r4, #10
 800a76c:	2509      	movs	r5, #9
 800a76e:	e7f6      	b.n	800a75e <__s2b+0x66>
 800a770:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a774:	4601      	mov	r1, r0
 800a776:	3b30      	subs	r3, #48	@ 0x30
 800a778:	220a      	movs	r2, #10
 800a77a:	4630      	mov	r0, r6
 800a77c:	f7ff ff76 	bl	800a66c <__multadd>
 800a780:	e7ee      	b.n	800a760 <__s2b+0x68>
 800a782:	bf00      	nop
 800a784:	0800d5b1 	.word	0x0800d5b1
 800a788:	0800d5c2 	.word	0x0800d5c2

0800a78c <__hi0bits>:
 800a78c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a790:	4603      	mov	r3, r0
 800a792:	bf36      	itet	cc
 800a794:	0403      	lslcc	r3, r0, #16
 800a796:	2000      	movcs	r0, #0
 800a798:	2010      	movcc	r0, #16
 800a79a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a79e:	bf3c      	itt	cc
 800a7a0:	021b      	lslcc	r3, r3, #8
 800a7a2:	3008      	addcc	r0, #8
 800a7a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a7a8:	bf3c      	itt	cc
 800a7aa:	011b      	lslcc	r3, r3, #4
 800a7ac:	3004      	addcc	r0, #4
 800a7ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a7b2:	bf3c      	itt	cc
 800a7b4:	009b      	lslcc	r3, r3, #2
 800a7b6:	3002      	addcc	r0, #2
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	db05      	blt.n	800a7c8 <__hi0bits+0x3c>
 800a7bc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a7c0:	f100 0001 	add.w	r0, r0, #1
 800a7c4:	bf08      	it	eq
 800a7c6:	2020      	moveq	r0, #32
 800a7c8:	4770      	bx	lr

0800a7ca <__lo0bits>:
 800a7ca:	6803      	ldr	r3, [r0, #0]
 800a7cc:	4602      	mov	r2, r0
 800a7ce:	f013 0007 	ands.w	r0, r3, #7
 800a7d2:	d00b      	beq.n	800a7ec <__lo0bits+0x22>
 800a7d4:	07d9      	lsls	r1, r3, #31
 800a7d6:	d421      	bmi.n	800a81c <__lo0bits+0x52>
 800a7d8:	0798      	lsls	r0, r3, #30
 800a7da:	bf49      	itett	mi
 800a7dc:	085b      	lsrmi	r3, r3, #1
 800a7de:	089b      	lsrpl	r3, r3, #2
 800a7e0:	2001      	movmi	r0, #1
 800a7e2:	6013      	strmi	r3, [r2, #0]
 800a7e4:	bf5c      	itt	pl
 800a7e6:	6013      	strpl	r3, [r2, #0]
 800a7e8:	2002      	movpl	r0, #2
 800a7ea:	4770      	bx	lr
 800a7ec:	b299      	uxth	r1, r3
 800a7ee:	b909      	cbnz	r1, 800a7f4 <__lo0bits+0x2a>
 800a7f0:	0c1b      	lsrs	r3, r3, #16
 800a7f2:	2010      	movs	r0, #16
 800a7f4:	b2d9      	uxtb	r1, r3
 800a7f6:	b909      	cbnz	r1, 800a7fc <__lo0bits+0x32>
 800a7f8:	3008      	adds	r0, #8
 800a7fa:	0a1b      	lsrs	r3, r3, #8
 800a7fc:	0719      	lsls	r1, r3, #28
 800a7fe:	bf04      	itt	eq
 800a800:	091b      	lsreq	r3, r3, #4
 800a802:	3004      	addeq	r0, #4
 800a804:	0799      	lsls	r1, r3, #30
 800a806:	bf04      	itt	eq
 800a808:	089b      	lsreq	r3, r3, #2
 800a80a:	3002      	addeq	r0, #2
 800a80c:	07d9      	lsls	r1, r3, #31
 800a80e:	d403      	bmi.n	800a818 <__lo0bits+0x4e>
 800a810:	085b      	lsrs	r3, r3, #1
 800a812:	f100 0001 	add.w	r0, r0, #1
 800a816:	d003      	beq.n	800a820 <__lo0bits+0x56>
 800a818:	6013      	str	r3, [r2, #0]
 800a81a:	4770      	bx	lr
 800a81c:	2000      	movs	r0, #0
 800a81e:	4770      	bx	lr
 800a820:	2020      	movs	r0, #32
 800a822:	4770      	bx	lr

0800a824 <__i2b>:
 800a824:	b510      	push	{r4, lr}
 800a826:	460c      	mov	r4, r1
 800a828:	2101      	movs	r1, #1
 800a82a:	f7ff febd 	bl	800a5a8 <_Balloc>
 800a82e:	4602      	mov	r2, r0
 800a830:	b928      	cbnz	r0, 800a83e <__i2b+0x1a>
 800a832:	4b05      	ldr	r3, [pc, #20]	@ (800a848 <__i2b+0x24>)
 800a834:	4805      	ldr	r0, [pc, #20]	@ (800a84c <__i2b+0x28>)
 800a836:	f240 1145 	movw	r1, #325	@ 0x145
 800a83a:	f7fe ff3f 	bl	80096bc <__assert_func>
 800a83e:	2301      	movs	r3, #1
 800a840:	6144      	str	r4, [r0, #20]
 800a842:	6103      	str	r3, [r0, #16]
 800a844:	bd10      	pop	{r4, pc}
 800a846:	bf00      	nop
 800a848:	0800d5b1 	.word	0x0800d5b1
 800a84c:	0800d5c2 	.word	0x0800d5c2

0800a850 <__multiply>:
 800a850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a854:	4617      	mov	r7, r2
 800a856:	690a      	ldr	r2, [r1, #16]
 800a858:	693b      	ldr	r3, [r7, #16]
 800a85a:	429a      	cmp	r2, r3
 800a85c:	bfa8      	it	ge
 800a85e:	463b      	movge	r3, r7
 800a860:	4689      	mov	r9, r1
 800a862:	bfa4      	itt	ge
 800a864:	460f      	movge	r7, r1
 800a866:	4699      	movge	r9, r3
 800a868:	693d      	ldr	r5, [r7, #16]
 800a86a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a86e:	68bb      	ldr	r3, [r7, #8]
 800a870:	6879      	ldr	r1, [r7, #4]
 800a872:	eb05 060a 	add.w	r6, r5, sl
 800a876:	42b3      	cmp	r3, r6
 800a878:	b085      	sub	sp, #20
 800a87a:	bfb8      	it	lt
 800a87c:	3101      	addlt	r1, #1
 800a87e:	f7ff fe93 	bl	800a5a8 <_Balloc>
 800a882:	b930      	cbnz	r0, 800a892 <__multiply+0x42>
 800a884:	4602      	mov	r2, r0
 800a886:	4b41      	ldr	r3, [pc, #260]	@ (800a98c <__multiply+0x13c>)
 800a888:	4841      	ldr	r0, [pc, #260]	@ (800a990 <__multiply+0x140>)
 800a88a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a88e:	f7fe ff15 	bl	80096bc <__assert_func>
 800a892:	f100 0414 	add.w	r4, r0, #20
 800a896:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a89a:	4623      	mov	r3, r4
 800a89c:	2200      	movs	r2, #0
 800a89e:	4573      	cmp	r3, lr
 800a8a0:	d320      	bcc.n	800a8e4 <__multiply+0x94>
 800a8a2:	f107 0814 	add.w	r8, r7, #20
 800a8a6:	f109 0114 	add.w	r1, r9, #20
 800a8aa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a8ae:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a8b2:	9302      	str	r3, [sp, #8]
 800a8b4:	1beb      	subs	r3, r5, r7
 800a8b6:	3b15      	subs	r3, #21
 800a8b8:	f023 0303 	bic.w	r3, r3, #3
 800a8bc:	3304      	adds	r3, #4
 800a8be:	3715      	adds	r7, #21
 800a8c0:	42bd      	cmp	r5, r7
 800a8c2:	bf38      	it	cc
 800a8c4:	2304      	movcc	r3, #4
 800a8c6:	9301      	str	r3, [sp, #4]
 800a8c8:	9b02      	ldr	r3, [sp, #8]
 800a8ca:	9103      	str	r1, [sp, #12]
 800a8cc:	428b      	cmp	r3, r1
 800a8ce:	d80c      	bhi.n	800a8ea <__multiply+0x9a>
 800a8d0:	2e00      	cmp	r6, #0
 800a8d2:	dd03      	ble.n	800a8dc <__multiply+0x8c>
 800a8d4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d055      	beq.n	800a988 <__multiply+0x138>
 800a8dc:	6106      	str	r6, [r0, #16]
 800a8de:	b005      	add	sp, #20
 800a8e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8e4:	f843 2b04 	str.w	r2, [r3], #4
 800a8e8:	e7d9      	b.n	800a89e <__multiply+0x4e>
 800a8ea:	f8b1 a000 	ldrh.w	sl, [r1]
 800a8ee:	f1ba 0f00 	cmp.w	sl, #0
 800a8f2:	d01f      	beq.n	800a934 <__multiply+0xe4>
 800a8f4:	46c4      	mov	ip, r8
 800a8f6:	46a1      	mov	r9, r4
 800a8f8:	2700      	movs	r7, #0
 800a8fa:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a8fe:	f8d9 3000 	ldr.w	r3, [r9]
 800a902:	fa1f fb82 	uxth.w	fp, r2
 800a906:	b29b      	uxth	r3, r3
 800a908:	fb0a 330b 	mla	r3, sl, fp, r3
 800a90c:	443b      	add	r3, r7
 800a90e:	f8d9 7000 	ldr.w	r7, [r9]
 800a912:	0c12      	lsrs	r2, r2, #16
 800a914:	0c3f      	lsrs	r7, r7, #16
 800a916:	fb0a 7202 	mla	r2, sl, r2, r7
 800a91a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a91e:	b29b      	uxth	r3, r3
 800a920:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a924:	4565      	cmp	r5, ip
 800a926:	f849 3b04 	str.w	r3, [r9], #4
 800a92a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a92e:	d8e4      	bhi.n	800a8fa <__multiply+0xaa>
 800a930:	9b01      	ldr	r3, [sp, #4]
 800a932:	50e7      	str	r7, [r4, r3]
 800a934:	9b03      	ldr	r3, [sp, #12]
 800a936:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a93a:	3104      	adds	r1, #4
 800a93c:	f1b9 0f00 	cmp.w	r9, #0
 800a940:	d020      	beq.n	800a984 <__multiply+0x134>
 800a942:	6823      	ldr	r3, [r4, #0]
 800a944:	4647      	mov	r7, r8
 800a946:	46a4      	mov	ip, r4
 800a948:	f04f 0a00 	mov.w	sl, #0
 800a94c:	f8b7 b000 	ldrh.w	fp, [r7]
 800a950:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a954:	fb09 220b 	mla	r2, r9, fp, r2
 800a958:	4452      	add	r2, sl
 800a95a:	b29b      	uxth	r3, r3
 800a95c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a960:	f84c 3b04 	str.w	r3, [ip], #4
 800a964:	f857 3b04 	ldr.w	r3, [r7], #4
 800a968:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a96c:	f8bc 3000 	ldrh.w	r3, [ip]
 800a970:	fb09 330a 	mla	r3, r9, sl, r3
 800a974:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a978:	42bd      	cmp	r5, r7
 800a97a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a97e:	d8e5      	bhi.n	800a94c <__multiply+0xfc>
 800a980:	9a01      	ldr	r2, [sp, #4]
 800a982:	50a3      	str	r3, [r4, r2]
 800a984:	3404      	adds	r4, #4
 800a986:	e79f      	b.n	800a8c8 <__multiply+0x78>
 800a988:	3e01      	subs	r6, #1
 800a98a:	e7a1      	b.n	800a8d0 <__multiply+0x80>
 800a98c:	0800d5b1 	.word	0x0800d5b1
 800a990:	0800d5c2 	.word	0x0800d5c2

0800a994 <__pow5mult>:
 800a994:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a998:	4615      	mov	r5, r2
 800a99a:	f012 0203 	ands.w	r2, r2, #3
 800a99e:	4607      	mov	r7, r0
 800a9a0:	460e      	mov	r6, r1
 800a9a2:	d007      	beq.n	800a9b4 <__pow5mult+0x20>
 800a9a4:	4c25      	ldr	r4, [pc, #148]	@ (800aa3c <__pow5mult+0xa8>)
 800a9a6:	3a01      	subs	r2, #1
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a9ae:	f7ff fe5d 	bl	800a66c <__multadd>
 800a9b2:	4606      	mov	r6, r0
 800a9b4:	10ad      	asrs	r5, r5, #2
 800a9b6:	d03d      	beq.n	800aa34 <__pow5mult+0xa0>
 800a9b8:	69fc      	ldr	r4, [r7, #28]
 800a9ba:	b97c      	cbnz	r4, 800a9dc <__pow5mult+0x48>
 800a9bc:	2010      	movs	r0, #16
 800a9be:	f7ff fd3d 	bl	800a43c <malloc>
 800a9c2:	4602      	mov	r2, r0
 800a9c4:	61f8      	str	r0, [r7, #28]
 800a9c6:	b928      	cbnz	r0, 800a9d4 <__pow5mult+0x40>
 800a9c8:	4b1d      	ldr	r3, [pc, #116]	@ (800aa40 <__pow5mult+0xac>)
 800a9ca:	481e      	ldr	r0, [pc, #120]	@ (800aa44 <__pow5mult+0xb0>)
 800a9cc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a9d0:	f7fe fe74 	bl	80096bc <__assert_func>
 800a9d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a9d8:	6004      	str	r4, [r0, #0]
 800a9da:	60c4      	str	r4, [r0, #12]
 800a9dc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a9e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a9e4:	b94c      	cbnz	r4, 800a9fa <__pow5mult+0x66>
 800a9e6:	f240 2171 	movw	r1, #625	@ 0x271
 800a9ea:	4638      	mov	r0, r7
 800a9ec:	f7ff ff1a 	bl	800a824 <__i2b>
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	f8c8 0008 	str.w	r0, [r8, #8]
 800a9f6:	4604      	mov	r4, r0
 800a9f8:	6003      	str	r3, [r0, #0]
 800a9fa:	f04f 0900 	mov.w	r9, #0
 800a9fe:	07eb      	lsls	r3, r5, #31
 800aa00:	d50a      	bpl.n	800aa18 <__pow5mult+0x84>
 800aa02:	4631      	mov	r1, r6
 800aa04:	4622      	mov	r2, r4
 800aa06:	4638      	mov	r0, r7
 800aa08:	f7ff ff22 	bl	800a850 <__multiply>
 800aa0c:	4631      	mov	r1, r6
 800aa0e:	4680      	mov	r8, r0
 800aa10:	4638      	mov	r0, r7
 800aa12:	f7ff fe09 	bl	800a628 <_Bfree>
 800aa16:	4646      	mov	r6, r8
 800aa18:	106d      	asrs	r5, r5, #1
 800aa1a:	d00b      	beq.n	800aa34 <__pow5mult+0xa0>
 800aa1c:	6820      	ldr	r0, [r4, #0]
 800aa1e:	b938      	cbnz	r0, 800aa30 <__pow5mult+0x9c>
 800aa20:	4622      	mov	r2, r4
 800aa22:	4621      	mov	r1, r4
 800aa24:	4638      	mov	r0, r7
 800aa26:	f7ff ff13 	bl	800a850 <__multiply>
 800aa2a:	6020      	str	r0, [r4, #0]
 800aa2c:	f8c0 9000 	str.w	r9, [r0]
 800aa30:	4604      	mov	r4, r0
 800aa32:	e7e4      	b.n	800a9fe <__pow5mult+0x6a>
 800aa34:	4630      	mov	r0, r6
 800aa36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa3a:	bf00      	nop
 800aa3c:	0800d698 	.word	0x0800d698
 800aa40:	0800d542 	.word	0x0800d542
 800aa44:	0800d5c2 	.word	0x0800d5c2

0800aa48 <__lshift>:
 800aa48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa4c:	460c      	mov	r4, r1
 800aa4e:	6849      	ldr	r1, [r1, #4]
 800aa50:	6923      	ldr	r3, [r4, #16]
 800aa52:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800aa56:	68a3      	ldr	r3, [r4, #8]
 800aa58:	4607      	mov	r7, r0
 800aa5a:	4691      	mov	r9, r2
 800aa5c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aa60:	f108 0601 	add.w	r6, r8, #1
 800aa64:	42b3      	cmp	r3, r6
 800aa66:	db0b      	blt.n	800aa80 <__lshift+0x38>
 800aa68:	4638      	mov	r0, r7
 800aa6a:	f7ff fd9d 	bl	800a5a8 <_Balloc>
 800aa6e:	4605      	mov	r5, r0
 800aa70:	b948      	cbnz	r0, 800aa86 <__lshift+0x3e>
 800aa72:	4602      	mov	r2, r0
 800aa74:	4b28      	ldr	r3, [pc, #160]	@ (800ab18 <__lshift+0xd0>)
 800aa76:	4829      	ldr	r0, [pc, #164]	@ (800ab1c <__lshift+0xd4>)
 800aa78:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800aa7c:	f7fe fe1e 	bl	80096bc <__assert_func>
 800aa80:	3101      	adds	r1, #1
 800aa82:	005b      	lsls	r3, r3, #1
 800aa84:	e7ee      	b.n	800aa64 <__lshift+0x1c>
 800aa86:	2300      	movs	r3, #0
 800aa88:	f100 0114 	add.w	r1, r0, #20
 800aa8c:	f100 0210 	add.w	r2, r0, #16
 800aa90:	4618      	mov	r0, r3
 800aa92:	4553      	cmp	r3, sl
 800aa94:	db33      	blt.n	800aafe <__lshift+0xb6>
 800aa96:	6920      	ldr	r0, [r4, #16]
 800aa98:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aa9c:	f104 0314 	add.w	r3, r4, #20
 800aaa0:	f019 091f 	ands.w	r9, r9, #31
 800aaa4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800aaa8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800aaac:	d02b      	beq.n	800ab06 <__lshift+0xbe>
 800aaae:	f1c9 0e20 	rsb	lr, r9, #32
 800aab2:	468a      	mov	sl, r1
 800aab4:	2200      	movs	r2, #0
 800aab6:	6818      	ldr	r0, [r3, #0]
 800aab8:	fa00 f009 	lsl.w	r0, r0, r9
 800aabc:	4310      	orrs	r0, r2
 800aabe:	f84a 0b04 	str.w	r0, [sl], #4
 800aac2:	f853 2b04 	ldr.w	r2, [r3], #4
 800aac6:	459c      	cmp	ip, r3
 800aac8:	fa22 f20e 	lsr.w	r2, r2, lr
 800aacc:	d8f3      	bhi.n	800aab6 <__lshift+0x6e>
 800aace:	ebac 0304 	sub.w	r3, ip, r4
 800aad2:	3b15      	subs	r3, #21
 800aad4:	f023 0303 	bic.w	r3, r3, #3
 800aad8:	3304      	adds	r3, #4
 800aada:	f104 0015 	add.w	r0, r4, #21
 800aade:	4560      	cmp	r0, ip
 800aae0:	bf88      	it	hi
 800aae2:	2304      	movhi	r3, #4
 800aae4:	50ca      	str	r2, [r1, r3]
 800aae6:	b10a      	cbz	r2, 800aaec <__lshift+0xa4>
 800aae8:	f108 0602 	add.w	r6, r8, #2
 800aaec:	3e01      	subs	r6, #1
 800aaee:	4638      	mov	r0, r7
 800aaf0:	612e      	str	r6, [r5, #16]
 800aaf2:	4621      	mov	r1, r4
 800aaf4:	f7ff fd98 	bl	800a628 <_Bfree>
 800aaf8:	4628      	mov	r0, r5
 800aafa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aafe:	f842 0f04 	str.w	r0, [r2, #4]!
 800ab02:	3301      	adds	r3, #1
 800ab04:	e7c5      	b.n	800aa92 <__lshift+0x4a>
 800ab06:	3904      	subs	r1, #4
 800ab08:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab0c:	f841 2f04 	str.w	r2, [r1, #4]!
 800ab10:	459c      	cmp	ip, r3
 800ab12:	d8f9      	bhi.n	800ab08 <__lshift+0xc0>
 800ab14:	e7ea      	b.n	800aaec <__lshift+0xa4>
 800ab16:	bf00      	nop
 800ab18:	0800d5b1 	.word	0x0800d5b1
 800ab1c:	0800d5c2 	.word	0x0800d5c2

0800ab20 <__mcmp>:
 800ab20:	690a      	ldr	r2, [r1, #16]
 800ab22:	4603      	mov	r3, r0
 800ab24:	6900      	ldr	r0, [r0, #16]
 800ab26:	1a80      	subs	r0, r0, r2
 800ab28:	b530      	push	{r4, r5, lr}
 800ab2a:	d10e      	bne.n	800ab4a <__mcmp+0x2a>
 800ab2c:	3314      	adds	r3, #20
 800ab2e:	3114      	adds	r1, #20
 800ab30:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ab34:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ab38:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ab3c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ab40:	4295      	cmp	r5, r2
 800ab42:	d003      	beq.n	800ab4c <__mcmp+0x2c>
 800ab44:	d205      	bcs.n	800ab52 <__mcmp+0x32>
 800ab46:	f04f 30ff 	mov.w	r0, #4294967295
 800ab4a:	bd30      	pop	{r4, r5, pc}
 800ab4c:	42a3      	cmp	r3, r4
 800ab4e:	d3f3      	bcc.n	800ab38 <__mcmp+0x18>
 800ab50:	e7fb      	b.n	800ab4a <__mcmp+0x2a>
 800ab52:	2001      	movs	r0, #1
 800ab54:	e7f9      	b.n	800ab4a <__mcmp+0x2a>
	...

0800ab58 <__mdiff>:
 800ab58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab5c:	4689      	mov	r9, r1
 800ab5e:	4606      	mov	r6, r0
 800ab60:	4611      	mov	r1, r2
 800ab62:	4648      	mov	r0, r9
 800ab64:	4614      	mov	r4, r2
 800ab66:	f7ff ffdb 	bl	800ab20 <__mcmp>
 800ab6a:	1e05      	subs	r5, r0, #0
 800ab6c:	d112      	bne.n	800ab94 <__mdiff+0x3c>
 800ab6e:	4629      	mov	r1, r5
 800ab70:	4630      	mov	r0, r6
 800ab72:	f7ff fd19 	bl	800a5a8 <_Balloc>
 800ab76:	4602      	mov	r2, r0
 800ab78:	b928      	cbnz	r0, 800ab86 <__mdiff+0x2e>
 800ab7a:	4b3f      	ldr	r3, [pc, #252]	@ (800ac78 <__mdiff+0x120>)
 800ab7c:	f240 2137 	movw	r1, #567	@ 0x237
 800ab80:	483e      	ldr	r0, [pc, #248]	@ (800ac7c <__mdiff+0x124>)
 800ab82:	f7fe fd9b 	bl	80096bc <__assert_func>
 800ab86:	2301      	movs	r3, #1
 800ab88:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ab8c:	4610      	mov	r0, r2
 800ab8e:	b003      	add	sp, #12
 800ab90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab94:	bfbc      	itt	lt
 800ab96:	464b      	movlt	r3, r9
 800ab98:	46a1      	movlt	r9, r4
 800ab9a:	4630      	mov	r0, r6
 800ab9c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800aba0:	bfba      	itte	lt
 800aba2:	461c      	movlt	r4, r3
 800aba4:	2501      	movlt	r5, #1
 800aba6:	2500      	movge	r5, #0
 800aba8:	f7ff fcfe 	bl	800a5a8 <_Balloc>
 800abac:	4602      	mov	r2, r0
 800abae:	b918      	cbnz	r0, 800abb8 <__mdiff+0x60>
 800abb0:	4b31      	ldr	r3, [pc, #196]	@ (800ac78 <__mdiff+0x120>)
 800abb2:	f240 2145 	movw	r1, #581	@ 0x245
 800abb6:	e7e3      	b.n	800ab80 <__mdiff+0x28>
 800abb8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800abbc:	6926      	ldr	r6, [r4, #16]
 800abbe:	60c5      	str	r5, [r0, #12]
 800abc0:	f109 0310 	add.w	r3, r9, #16
 800abc4:	f109 0514 	add.w	r5, r9, #20
 800abc8:	f104 0e14 	add.w	lr, r4, #20
 800abcc:	f100 0b14 	add.w	fp, r0, #20
 800abd0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800abd4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800abd8:	9301      	str	r3, [sp, #4]
 800abda:	46d9      	mov	r9, fp
 800abdc:	f04f 0c00 	mov.w	ip, #0
 800abe0:	9b01      	ldr	r3, [sp, #4]
 800abe2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800abe6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800abea:	9301      	str	r3, [sp, #4]
 800abec:	fa1f f38a 	uxth.w	r3, sl
 800abf0:	4619      	mov	r1, r3
 800abf2:	b283      	uxth	r3, r0
 800abf4:	1acb      	subs	r3, r1, r3
 800abf6:	0c00      	lsrs	r0, r0, #16
 800abf8:	4463      	add	r3, ip
 800abfa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800abfe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ac02:	b29b      	uxth	r3, r3
 800ac04:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ac08:	4576      	cmp	r6, lr
 800ac0a:	f849 3b04 	str.w	r3, [r9], #4
 800ac0e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ac12:	d8e5      	bhi.n	800abe0 <__mdiff+0x88>
 800ac14:	1b33      	subs	r3, r6, r4
 800ac16:	3b15      	subs	r3, #21
 800ac18:	f023 0303 	bic.w	r3, r3, #3
 800ac1c:	3415      	adds	r4, #21
 800ac1e:	3304      	adds	r3, #4
 800ac20:	42a6      	cmp	r6, r4
 800ac22:	bf38      	it	cc
 800ac24:	2304      	movcc	r3, #4
 800ac26:	441d      	add	r5, r3
 800ac28:	445b      	add	r3, fp
 800ac2a:	461e      	mov	r6, r3
 800ac2c:	462c      	mov	r4, r5
 800ac2e:	4544      	cmp	r4, r8
 800ac30:	d30e      	bcc.n	800ac50 <__mdiff+0xf8>
 800ac32:	f108 0103 	add.w	r1, r8, #3
 800ac36:	1b49      	subs	r1, r1, r5
 800ac38:	f021 0103 	bic.w	r1, r1, #3
 800ac3c:	3d03      	subs	r5, #3
 800ac3e:	45a8      	cmp	r8, r5
 800ac40:	bf38      	it	cc
 800ac42:	2100      	movcc	r1, #0
 800ac44:	440b      	add	r3, r1
 800ac46:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ac4a:	b191      	cbz	r1, 800ac72 <__mdiff+0x11a>
 800ac4c:	6117      	str	r7, [r2, #16]
 800ac4e:	e79d      	b.n	800ab8c <__mdiff+0x34>
 800ac50:	f854 1b04 	ldr.w	r1, [r4], #4
 800ac54:	46e6      	mov	lr, ip
 800ac56:	0c08      	lsrs	r0, r1, #16
 800ac58:	fa1c fc81 	uxtah	ip, ip, r1
 800ac5c:	4471      	add	r1, lr
 800ac5e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ac62:	b289      	uxth	r1, r1
 800ac64:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ac68:	f846 1b04 	str.w	r1, [r6], #4
 800ac6c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ac70:	e7dd      	b.n	800ac2e <__mdiff+0xd6>
 800ac72:	3f01      	subs	r7, #1
 800ac74:	e7e7      	b.n	800ac46 <__mdiff+0xee>
 800ac76:	bf00      	nop
 800ac78:	0800d5b1 	.word	0x0800d5b1
 800ac7c:	0800d5c2 	.word	0x0800d5c2

0800ac80 <__ulp>:
 800ac80:	b082      	sub	sp, #8
 800ac82:	ed8d 0b00 	vstr	d0, [sp]
 800ac86:	9a01      	ldr	r2, [sp, #4]
 800ac88:	4b0f      	ldr	r3, [pc, #60]	@ (800acc8 <__ulp+0x48>)
 800ac8a:	4013      	ands	r3, r2
 800ac8c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	dc08      	bgt.n	800aca6 <__ulp+0x26>
 800ac94:	425b      	negs	r3, r3
 800ac96:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800ac9a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ac9e:	da04      	bge.n	800acaa <__ulp+0x2a>
 800aca0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800aca4:	4113      	asrs	r3, r2
 800aca6:	2200      	movs	r2, #0
 800aca8:	e008      	b.n	800acbc <__ulp+0x3c>
 800acaa:	f1a2 0314 	sub.w	r3, r2, #20
 800acae:	2b1e      	cmp	r3, #30
 800acb0:	bfda      	itte	le
 800acb2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800acb6:	40da      	lsrle	r2, r3
 800acb8:	2201      	movgt	r2, #1
 800acba:	2300      	movs	r3, #0
 800acbc:	4619      	mov	r1, r3
 800acbe:	4610      	mov	r0, r2
 800acc0:	ec41 0b10 	vmov	d0, r0, r1
 800acc4:	b002      	add	sp, #8
 800acc6:	4770      	bx	lr
 800acc8:	7ff00000 	.word	0x7ff00000

0800accc <__b2d>:
 800accc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acd0:	6906      	ldr	r6, [r0, #16]
 800acd2:	f100 0814 	add.w	r8, r0, #20
 800acd6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800acda:	1f37      	subs	r7, r6, #4
 800acdc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ace0:	4610      	mov	r0, r2
 800ace2:	f7ff fd53 	bl	800a78c <__hi0bits>
 800ace6:	f1c0 0320 	rsb	r3, r0, #32
 800acea:	280a      	cmp	r0, #10
 800acec:	600b      	str	r3, [r1, #0]
 800acee:	491b      	ldr	r1, [pc, #108]	@ (800ad5c <__b2d+0x90>)
 800acf0:	dc15      	bgt.n	800ad1e <__b2d+0x52>
 800acf2:	f1c0 0c0b 	rsb	ip, r0, #11
 800acf6:	fa22 f30c 	lsr.w	r3, r2, ip
 800acfa:	45b8      	cmp	r8, r7
 800acfc:	ea43 0501 	orr.w	r5, r3, r1
 800ad00:	bf34      	ite	cc
 800ad02:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ad06:	2300      	movcs	r3, #0
 800ad08:	3015      	adds	r0, #21
 800ad0a:	fa02 f000 	lsl.w	r0, r2, r0
 800ad0e:	fa23 f30c 	lsr.w	r3, r3, ip
 800ad12:	4303      	orrs	r3, r0
 800ad14:	461c      	mov	r4, r3
 800ad16:	ec45 4b10 	vmov	d0, r4, r5
 800ad1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad1e:	45b8      	cmp	r8, r7
 800ad20:	bf3a      	itte	cc
 800ad22:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ad26:	f1a6 0708 	subcc.w	r7, r6, #8
 800ad2a:	2300      	movcs	r3, #0
 800ad2c:	380b      	subs	r0, #11
 800ad2e:	d012      	beq.n	800ad56 <__b2d+0x8a>
 800ad30:	f1c0 0120 	rsb	r1, r0, #32
 800ad34:	fa23 f401 	lsr.w	r4, r3, r1
 800ad38:	4082      	lsls	r2, r0
 800ad3a:	4322      	orrs	r2, r4
 800ad3c:	4547      	cmp	r7, r8
 800ad3e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ad42:	bf8c      	ite	hi
 800ad44:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ad48:	2200      	movls	r2, #0
 800ad4a:	4083      	lsls	r3, r0
 800ad4c:	40ca      	lsrs	r2, r1
 800ad4e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ad52:	4313      	orrs	r3, r2
 800ad54:	e7de      	b.n	800ad14 <__b2d+0x48>
 800ad56:	ea42 0501 	orr.w	r5, r2, r1
 800ad5a:	e7db      	b.n	800ad14 <__b2d+0x48>
 800ad5c:	3ff00000 	.word	0x3ff00000

0800ad60 <__d2b>:
 800ad60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ad64:	460f      	mov	r7, r1
 800ad66:	2101      	movs	r1, #1
 800ad68:	ec59 8b10 	vmov	r8, r9, d0
 800ad6c:	4616      	mov	r6, r2
 800ad6e:	f7ff fc1b 	bl	800a5a8 <_Balloc>
 800ad72:	4604      	mov	r4, r0
 800ad74:	b930      	cbnz	r0, 800ad84 <__d2b+0x24>
 800ad76:	4602      	mov	r2, r0
 800ad78:	4b23      	ldr	r3, [pc, #140]	@ (800ae08 <__d2b+0xa8>)
 800ad7a:	4824      	ldr	r0, [pc, #144]	@ (800ae0c <__d2b+0xac>)
 800ad7c:	f240 310f 	movw	r1, #783	@ 0x30f
 800ad80:	f7fe fc9c 	bl	80096bc <__assert_func>
 800ad84:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ad88:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ad8c:	b10d      	cbz	r5, 800ad92 <__d2b+0x32>
 800ad8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ad92:	9301      	str	r3, [sp, #4]
 800ad94:	f1b8 0300 	subs.w	r3, r8, #0
 800ad98:	d023      	beq.n	800ade2 <__d2b+0x82>
 800ad9a:	4668      	mov	r0, sp
 800ad9c:	9300      	str	r3, [sp, #0]
 800ad9e:	f7ff fd14 	bl	800a7ca <__lo0bits>
 800ada2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ada6:	b1d0      	cbz	r0, 800adde <__d2b+0x7e>
 800ada8:	f1c0 0320 	rsb	r3, r0, #32
 800adac:	fa02 f303 	lsl.w	r3, r2, r3
 800adb0:	430b      	orrs	r3, r1
 800adb2:	40c2      	lsrs	r2, r0
 800adb4:	6163      	str	r3, [r4, #20]
 800adb6:	9201      	str	r2, [sp, #4]
 800adb8:	9b01      	ldr	r3, [sp, #4]
 800adba:	61a3      	str	r3, [r4, #24]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	bf0c      	ite	eq
 800adc0:	2201      	moveq	r2, #1
 800adc2:	2202      	movne	r2, #2
 800adc4:	6122      	str	r2, [r4, #16]
 800adc6:	b1a5      	cbz	r5, 800adf2 <__d2b+0x92>
 800adc8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800adcc:	4405      	add	r5, r0
 800adce:	603d      	str	r5, [r7, #0]
 800add0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800add4:	6030      	str	r0, [r6, #0]
 800add6:	4620      	mov	r0, r4
 800add8:	b003      	add	sp, #12
 800adda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800adde:	6161      	str	r1, [r4, #20]
 800ade0:	e7ea      	b.n	800adb8 <__d2b+0x58>
 800ade2:	a801      	add	r0, sp, #4
 800ade4:	f7ff fcf1 	bl	800a7ca <__lo0bits>
 800ade8:	9b01      	ldr	r3, [sp, #4]
 800adea:	6163      	str	r3, [r4, #20]
 800adec:	3020      	adds	r0, #32
 800adee:	2201      	movs	r2, #1
 800adf0:	e7e8      	b.n	800adc4 <__d2b+0x64>
 800adf2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800adf6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800adfa:	6038      	str	r0, [r7, #0]
 800adfc:	6918      	ldr	r0, [r3, #16]
 800adfe:	f7ff fcc5 	bl	800a78c <__hi0bits>
 800ae02:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ae06:	e7e5      	b.n	800add4 <__d2b+0x74>
 800ae08:	0800d5b1 	.word	0x0800d5b1
 800ae0c:	0800d5c2 	.word	0x0800d5c2

0800ae10 <__ratio>:
 800ae10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae14:	b085      	sub	sp, #20
 800ae16:	e9cd 1000 	strd	r1, r0, [sp]
 800ae1a:	a902      	add	r1, sp, #8
 800ae1c:	f7ff ff56 	bl	800accc <__b2d>
 800ae20:	9800      	ldr	r0, [sp, #0]
 800ae22:	a903      	add	r1, sp, #12
 800ae24:	ec55 4b10 	vmov	r4, r5, d0
 800ae28:	f7ff ff50 	bl	800accc <__b2d>
 800ae2c:	9b01      	ldr	r3, [sp, #4]
 800ae2e:	6919      	ldr	r1, [r3, #16]
 800ae30:	9b00      	ldr	r3, [sp, #0]
 800ae32:	691b      	ldr	r3, [r3, #16]
 800ae34:	1ac9      	subs	r1, r1, r3
 800ae36:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800ae3a:	1a9b      	subs	r3, r3, r2
 800ae3c:	ec5b ab10 	vmov	sl, fp, d0
 800ae40:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	bfce      	itee	gt
 800ae48:	462a      	movgt	r2, r5
 800ae4a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ae4e:	465a      	movle	r2, fp
 800ae50:	462f      	mov	r7, r5
 800ae52:	46d9      	mov	r9, fp
 800ae54:	bfcc      	ite	gt
 800ae56:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ae5a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800ae5e:	464b      	mov	r3, r9
 800ae60:	4652      	mov	r2, sl
 800ae62:	4620      	mov	r0, r4
 800ae64:	4639      	mov	r1, r7
 800ae66:	f7f5 fd09 	bl	800087c <__aeabi_ddiv>
 800ae6a:	ec41 0b10 	vmov	d0, r0, r1
 800ae6e:	b005      	add	sp, #20
 800ae70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ae74 <__copybits>:
 800ae74:	3901      	subs	r1, #1
 800ae76:	b570      	push	{r4, r5, r6, lr}
 800ae78:	1149      	asrs	r1, r1, #5
 800ae7a:	6914      	ldr	r4, [r2, #16]
 800ae7c:	3101      	adds	r1, #1
 800ae7e:	f102 0314 	add.w	r3, r2, #20
 800ae82:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ae86:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ae8a:	1f05      	subs	r5, r0, #4
 800ae8c:	42a3      	cmp	r3, r4
 800ae8e:	d30c      	bcc.n	800aeaa <__copybits+0x36>
 800ae90:	1aa3      	subs	r3, r4, r2
 800ae92:	3b11      	subs	r3, #17
 800ae94:	f023 0303 	bic.w	r3, r3, #3
 800ae98:	3211      	adds	r2, #17
 800ae9a:	42a2      	cmp	r2, r4
 800ae9c:	bf88      	it	hi
 800ae9e:	2300      	movhi	r3, #0
 800aea0:	4418      	add	r0, r3
 800aea2:	2300      	movs	r3, #0
 800aea4:	4288      	cmp	r0, r1
 800aea6:	d305      	bcc.n	800aeb4 <__copybits+0x40>
 800aea8:	bd70      	pop	{r4, r5, r6, pc}
 800aeaa:	f853 6b04 	ldr.w	r6, [r3], #4
 800aeae:	f845 6f04 	str.w	r6, [r5, #4]!
 800aeb2:	e7eb      	b.n	800ae8c <__copybits+0x18>
 800aeb4:	f840 3b04 	str.w	r3, [r0], #4
 800aeb8:	e7f4      	b.n	800aea4 <__copybits+0x30>

0800aeba <__any_on>:
 800aeba:	f100 0214 	add.w	r2, r0, #20
 800aebe:	6900      	ldr	r0, [r0, #16]
 800aec0:	114b      	asrs	r3, r1, #5
 800aec2:	4298      	cmp	r0, r3
 800aec4:	b510      	push	{r4, lr}
 800aec6:	db11      	blt.n	800aeec <__any_on+0x32>
 800aec8:	dd0a      	ble.n	800aee0 <__any_on+0x26>
 800aeca:	f011 011f 	ands.w	r1, r1, #31
 800aece:	d007      	beq.n	800aee0 <__any_on+0x26>
 800aed0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800aed4:	fa24 f001 	lsr.w	r0, r4, r1
 800aed8:	fa00 f101 	lsl.w	r1, r0, r1
 800aedc:	428c      	cmp	r4, r1
 800aede:	d10b      	bne.n	800aef8 <__any_on+0x3e>
 800aee0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800aee4:	4293      	cmp	r3, r2
 800aee6:	d803      	bhi.n	800aef0 <__any_on+0x36>
 800aee8:	2000      	movs	r0, #0
 800aeea:	bd10      	pop	{r4, pc}
 800aeec:	4603      	mov	r3, r0
 800aeee:	e7f7      	b.n	800aee0 <__any_on+0x26>
 800aef0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800aef4:	2900      	cmp	r1, #0
 800aef6:	d0f5      	beq.n	800aee4 <__any_on+0x2a>
 800aef8:	2001      	movs	r0, #1
 800aefa:	e7f6      	b.n	800aeea <__any_on+0x30>

0800aefc <sulp>:
 800aefc:	b570      	push	{r4, r5, r6, lr}
 800aefe:	4604      	mov	r4, r0
 800af00:	460d      	mov	r5, r1
 800af02:	ec45 4b10 	vmov	d0, r4, r5
 800af06:	4616      	mov	r6, r2
 800af08:	f7ff feba 	bl	800ac80 <__ulp>
 800af0c:	ec51 0b10 	vmov	r0, r1, d0
 800af10:	b17e      	cbz	r6, 800af32 <sulp+0x36>
 800af12:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800af16:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	dd09      	ble.n	800af32 <sulp+0x36>
 800af1e:	051b      	lsls	r3, r3, #20
 800af20:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800af24:	2400      	movs	r4, #0
 800af26:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800af2a:	4622      	mov	r2, r4
 800af2c:	462b      	mov	r3, r5
 800af2e:	f7f5 fb7b 	bl	8000628 <__aeabi_dmul>
 800af32:	ec41 0b10 	vmov	d0, r0, r1
 800af36:	bd70      	pop	{r4, r5, r6, pc}

0800af38 <_strtod_l>:
 800af38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af3c:	b09f      	sub	sp, #124	@ 0x7c
 800af3e:	460c      	mov	r4, r1
 800af40:	9217      	str	r2, [sp, #92]	@ 0x5c
 800af42:	2200      	movs	r2, #0
 800af44:	921a      	str	r2, [sp, #104]	@ 0x68
 800af46:	9005      	str	r0, [sp, #20]
 800af48:	f04f 0a00 	mov.w	sl, #0
 800af4c:	f04f 0b00 	mov.w	fp, #0
 800af50:	460a      	mov	r2, r1
 800af52:	9219      	str	r2, [sp, #100]	@ 0x64
 800af54:	7811      	ldrb	r1, [r2, #0]
 800af56:	292b      	cmp	r1, #43	@ 0x2b
 800af58:	d04a      	beq.n	800aff0 <_strtod_l+0xb8>
 800af5a:	d838      	bhi.n	800afce <_strtod_l+0x96>
 800af5c:	290d      	cmp	r1, #13
 800af5e:	d832      	bhi.n	800afc6 <_strtod_l+0x8e>
 800af60:	2908      	cmp	r1, #8
 800af62:	d832      	bhi.n	800afca <_strtod_l+0x92>
 800af64:	2900      	cmp	r1, #0
 800af66:	d03b      	beq.n	800afe0 <_strtod_l+0xa8>
 800af68:	2200      	movs	r2, #0
 800af6a:	920e      	str	r2, [sp, #56]	@ 0x38
 800af6c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800af6e:	782a      	ldrb	r2, [r5, #0]
 800af70:	2a30      	cmp	r2, #48	@ 0x30
 800af72:	f040 80b2 	bne.w	800b0da <_strtod_l+0x1a2>
 800af76:	786a      	ldrb	r2, [r5, #1]
 800af78:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800af7c:	2a58      	cmp	r2, #88	@ 0x58
 800af7e:	d16e      	bne.n	800b05e <_strtod_l+0x126>
 800af80:	9302      	str	r3, [sp, #8]
 800af82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800af84:	9301      	str	r3, [sp, #4]
 800af86:	ab1a      	add	r3, sp, #104	@ 0x68
 800af88:	9300      	str	r3, [sp, #0]
 800af8a:	4a8f      	ldr	r2, [pc, #572]	@ (800b1c8 <_strtod_l+0x290>)
 800af8c:	9805      	ldr	r0, [sp, #20]
 800af8e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800af90:	a919      	add	r1, sp, #100	@ 0x64
 800af92:	f001 fadb 	bl	800c54c <__gethex>
 800af96:	f010 060f 	ands.w	r6, r0, #15
 800af9a:	4604      	mov	r4, r0
 800af9c:	d005      	beq.n	800afaa <_strtod_l+0x72>
 800af9e:	2e06      	cmp	r6, #6
 800afa0:	d128      	bne.n	800aff4 <_strtod_l+0xbc>
 800afa2:	3501      	adds	r5, #1
 800afa4:	2300      	movs	r3, #0
 800afa6:	9519      	str	r5, [sp, #100]	@ 0x64
 800afa8:	930e      	str	r3, [sp, #56]	@ 0x38
 800afaa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800afac:	2b00      	cmp	r3, #0
 800afae:	f040 858e 	bne.w	800bace <_strtod_l+0xb96>
 800afb2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800afb4:	b1cb      	cbz	r3, 800afea <_strtod_l+0xb2>
 800afb6:	4652      	mov	r2, sl
 800afb8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800afbc:	ec43 2b10 	vmov	d0, r2, r3
 800afc0:	b01f      	add	sp, #124	@ 0x7c
 800afc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afc6:	2920      	cmp	r1, #32
 800afc8:	d1ce      	bne.n	800af68 <_strtod_l+0x30>
 800afca:	3201      	adds	r2, #1
 800afcc:	e7c1      	b.n	800af52 <_strtod_l+0x1a>
 800afce:	292d      	cmp	r1, #45	@ 0x2d
 800afd0:	d1ca      	bne.n	800af68 <_strtod_l+0x30>
 800afd2:	2101      	movs	r1, #1
 800afd4:	910e      	str	r1, [sp, #56]	@ 0x38
 800afd6:	1c51      	adds	r1, r2, #1
 800afd8:	9119      	str	r1, [sp, #100]	@ 0x64
 800afda:	7852      	ldrb	r2, [r2, #1]
 800afdc:	2a00      	cmp	r2, #0
 800afde:	d1c5      	bne.n	800af6c <_strtod_l+0x34>
 800afe0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800afe2:	9419      	str	r4, [sp, #100]	@ 0x64
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	f040 8570 	bne.w	800baca <_strtod_l+0xb92>
 800afea:	4652      	mov	r2, sl
 800afec:	465b      	mov	r3, fp
 800afee:	e7e5      	b.n	800afbc <_strtod_l+0x84>
 800aff0:	2100      	movs	r1, #0
 800aff2:	e7ef      	b.n	800afd4 <_strtod_l+0x9c>
 800aff4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800aff6:	b13a      	cbz	r2, 800b008 <_strtod_l+0xd0>
 800aff8:	2135      	movs	r1, #53	@ 0x35
 800affa:	a81c      	add	r0, sp, #112	@ 0x70
 800affc:	f7ff ff3a 	bl	800ae74 <__copybits>
 800b000:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b002:	9805      	ldr	r0, [sp, #20]
 800b004:	f7ff fb10 	bl	800a628 <_Bfree>
 800b008:	3e01      	subs	r6, #1
 800b00a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b00c:	2e04      	cmp	r6, #4
 800b00e:	d806      	bhi.n	800b01e <_strtod_l+0xe6>
 800b010:	e8df f006 	tbb	[pc, r6]
 800b014:	201d0314 	.word	0x201d0314
 800b018:	14          	.byte	0x14
 800b019:	00          	.byte	0x00
 800b01a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800b01e:	05e1      	lsls	r1, r4, #23
 800b020:	bf48      	it	mi
 800b022:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800b026:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b02a:	0d1b      	lsrs	r3, r3, #20
 800b02c:	051b      	lsls	r3, r3, #20
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d1bb      	bne.n	800afaa <_strtod_l+0x72>
 800b032:	f7fe fb01 	bl	8009638 <__errno>
 800b036:	2322      	movs	r3, #34	@ 0x22
 800b038:	6003      	str	r3, [r0, #0]
 800b03a:	e7b6      	b.n	800afaa <_strtod_l+0x72>
 800b03c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800b040:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b044:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b048:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b04c:	e7e7      	b.n	800b01e <_strtod_l+0xe6>
 800b04e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800b1d0 <_strtod_l+0x298>
 800b052:	e7e4      	b.n	800b01e <_strtod_l+0xe6>
 800b054:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800b058:	f04f 3aff 	mov.w	sl, #4294967295
 800b05c:	e7df      	b.n	800b01e <_strtod_l+0xe6>
 800b05e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b060:	1c5a      	adds	r2, r3, #1
 800b062:	9219      	str	r2, [sp, #100]	@ 0x64
 800b064:	785b      	ldrb	r3, [r3, #1]
 800b066:	2b30      	cmp	r3, #48	@ 0x30
 800b068:	d0f9      	beq.n	800b05e <_strtod_l+0x126>
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d09d      	beq.n	800afaa <_strtod_l+0x72>
 800b06e:	2301      	movs	r3, #1
 800b070:	2700      	movs	r7, #0
 800b072:	9308      	str	r3, [sp, #32]
 800b074:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b076:	930c      	str	r3, [sp, #48]	@ 0x30
 800b078:	970b      	str	r7, [sp, #44]	@ 0x2c
 800b07a:	46b9      	mov	r9, r7
 800b07c:	220a      	movs	r2, #10
 800b07e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b080:	7805      	ldrb	r5, [r0, #0]
 800b082:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800b086:	b2d9      	uxtb	r1, r3
 800b088:	2909      	cmp	r1, #9
 800b08a:	d928      	bls.n	800b0de <_strtod_l+0x1a6>
 800b08c:	494f      	ldr	r1, [pc, #316]	@ (800b1cc <_strtod_l+0x294>)
 800b08e:	2201      	movs	r2, #1
 800b090:	f001 f98c 	bl	800c3ac <strncmp>
 800b094:	2800      	cmp	r0, #0
 800b096:	d032      	beq.n	800b0fe <_strtod_l+0x1c6>
 800b098:	2000      	movs	r0, #0
 800b09a:	462a      	mov	r2, r5
 800b09c:	900a      	str	r0, [sp, #40]	@ 0x28
 800b09e:	464d      	mov	r5, r9
 800b0a0:	4603      	mov	r3, r0
 800b0a2:	2a65      	cmp	r2, #101	@ 0x65
 800b0a4:	d001      	beq.n	800b0aa <_strtod_l+0x172>
 800b0a6:	2a45      	cmp	r2, #69	@ 0x45
 800b0a8:	d114      	bne.n	800b0d4 <_strtod_l+0x19c>
 800b0aa:	b91d      	cbnz	r5, 800b0b4 <_strtod_l+0x17c>
 800b0ac:	9a08      	ldr	r2, [sp, #32]
 800b0ae:	4302      	orrs	r2, r0
 800b0b0:	d096      	beq.n	800afe0 <_strtod_l+0xa8>
 800b0b2:	2500      	movs	r5, #0
 800b0b4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800b0b6:	1c62      	adds	r2, r4, #1
 800b0b8:	9219      	str	r2, [sp, #100]	@ 0x64
 800b0ba:	7862      	ldrb	r2, [r4, #1]
 800b0bc:	2a2b      	cmp	r2, #43	@ 0x2b
 800b0be:	d07a      	beq.n	800b1b6 <_strtod_l+0x27e>
 800b0c0:	2a2d      	cmp	r2, #45	@ 0x2d
 800b0c2:	d07e      	beq.n	800b1c2 <_strtod_l+0x28a>
 800b0c4:	f04f 0c00 	mov.w	ip, #0
 800b0c8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800b0cc:	2909      	cmp	r1, #9
 800b0ce:	f240 8085 	bls.w	800b1dc <_strtod_l+0x2a4>
 800b0d2:	9419      	str	r4, [sp, #100]	@ 0x64
 800b0d4:	f04f 0800 	mov.w	r8, #0
 800b0d8:	e0a5      	b.n	800b226 <_strtod_l+0x2ee>
 800b0da:	2300      	movs	r3, #0
 800b0dc:	e7c8      	b.n	800b070 <_strtod_l+0x138>
 800b0de:	f1b9 0f08 	cmp.w	r9, #8
 800b0e2:	bfd8      	it	le
 800b0e4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800b0e6:	f100 0001 	add.w	r0, r0, #1
 800b0ea:	bfda      	itte	le
 800b0ec:	fb02 3301 	mlale	r3, r2, r1, r3
 800b0f0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800b0f2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800b0f6:	f109 0901 	add.w	r9, r9, #1
 800b0fa:	9019      	str	r0, [sp, #100]	@ 0x64
 800b0fc:	e7bf      	b.n	800b07e <_strtod_l+0x146>
 800b0fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b100:	1c5a      	adds	r2, r3, #1
 800b102:	9219      	str	r2, [sp, #100]	@ 0x64
 800b104:	785a      	ldrb	r2, [r3, #1]
 800b106:	f1b9 0f00 	cmp.w	r9, #0
 800b10a:	d03b      	beq.n	800b184 <_strtod_l+0x24c>
 800b10c:	900a      	str	r0, [sp, #40]	@ 0x28
 800b10e:	464d      	mov	r5, r9
 800b110:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b114:	2b09      	cmp	r3, #9
 800b116:	d912      	bls.n	800b13e <_strtod_l+0x206>
 800b118:	2301      	movs	r3, #1
 800b11a:	e7c2      	b.n	800b0a2 <_strtod_l+0x16a>
 800b11c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b11e:	1c5a      	adds	r2, r3, #1
 800b120:	9219      	str	r2, [sp, #100]	@ 0x64
 800b122:	785a      	ldrb	r2, [r3, #1]
 800b124:	3001      	adds	r0, #1
 800b126:	2a30      	cmp	r2, #48	@ 0x30
 800b128:	d0f8      	beq.n	800b11c <_strtod_l+0x1e4>
 800b12a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b12e:	2b08      	cmp	r3, #8
 800b130:	f200 84d2 	bhi.w	800bad8 <_strtod_l+0xba0>
 800b134:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b136:	900a      	str	r0, [sp, #40]	@ 0x28
 800b138:	2000      	movs	r0, #0
 800b13a:	930c      	str	r3, [sp, #48]	@ 0x30
 800b13c:	4605      	mov	r5, r0
 800b13e:	3a30      	subs	r2, #48	@ 0x30
 800b140:	f100 0301 	add.w	r3, r0, #1
 800b144:	d018      	beq.n	800b178 <_strtod_l+0x240>
 800b146:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b148:	4419      	add	r1, r3
 800b14a:	910a      	str	r1, [sp, #40]	@ 0x28
 800b14c:	462e      	mov	r6, r5
 800b14e:	f04f 0e0a 	mov.w	lr, #10
 800b152:	1c71      	adds	r1, r6, #1
 800b154:	eba1 0c05 	sub.w	ip, r1, r5
 800b158:	4563      	cmp	r3, ip
 800b15a:	dc15      	bgt.n	800b188 <_strtod_l+0x250>
 800b15c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800b160:	182b      	adds	r3, r5, r0
 800b162:	2b08      	cmp	r3, #8
 800b164:	f105 0501 	add.w	r5, r5, #1
 800b168:	4405      	add	r5, r0
 800b16a:	dc1a      	bgt.n	800b1a2 <_strtod_l+0x26a>
 800b16c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b16e:	230a      	movs	r3, #10
 800b170:	fb03 2301 	mla	r3, r3, r1, r2
 800b174:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b176:	2300      	movs	r3, #0
 800b178:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b17a:	1c51      	adds	r1, r2, #1
 800b17c:	9119      	str	r1, [sp, #100]	@ 0x64
 800b17e:	7852      	ldrb	r2, [r2, #1]
 800b180:	4618      	mov	r0, r3
 800b182:	e7c5      	b.n	800b110 <_strtod_l+0x1d8>
 800b184:	4648      	mov	r0, r9
 800b186:	e7ce      	b.n	800b126 <_strtod_l+0x1ee>
 800b188:	2e08      	cmp	r6, #8
 800b18a:	dc05      	bgt.n	800b198 <_strtod_l+0x260>
 800b18c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b18e:	fb0e f606 	mul.w	r6, lr, r6
 800b192:	960b      	str	r6, [sp, #44]	@ 0x2c
 800b194:	460e      	mov	r6, r1
 800b196:	e7dc      	b.n	800b152 <_strtod_l+0x21a>
 800b198:	2910      	cmp	r1, #16
 800b19a:	bfd8      	it	le
 800b19c:	fb0e f707 	mulle.w	r7, lr, r7
 800b1a0:	e7f8      	b.n	800b194 <_strtod_l+0x25c>
 800b1a2:	2b0f      	cmp	r3, #15
 800b1a4:	bfdc      	itt	le
 800b1a6:	230a      	movle	r3, #10
 800b1a8:	fb03 2707 	mlale	r7, r3, r7, r2
 800b1ac:	e7e3      	b.n	800b176 <_strtod_l+0x23e>
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	930a      	str	r3, [sp, #40]	@ 0x28
 800b1b2:	2301      	movs	r3, #1
 800b1b4:	e77a      	b.n	800b0ac <_strtod_l+0x174>
 800b1b6:	f04f 0c00 	mov.w	ip, #0
 800b1ba:	1ca2      	adds	r2, r4, #2
 800b1bc:	9219      	str	r2, [sp, #100]	@ 0x64
 800b1be:	78a2      	ldrb	r2, [r4, #2]
 800b1c0:	e782      	b.n	800b0c8 <_strtod_l+0x190>
 800b1c2:	f04f 0c01 	mov.w	ip, #1
 800b1c6:	e7f8      	b.n	800b1ba <_strtod_l+0x282>
 800b1c8:	0800d7ac 	.word	0x0800d7ac
 800b1cc:	0800d61b 	.word	0x0800d61b
 800b1d0:	7ff00000 	.word	0x7ff00000
 800b1d4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b1d6:	1c51      	adds	r1, r2, #1
 800b1d8:	9119      	str	r1, [sp, #100]	@ 0x64
 800b1da:	7852      	ldrb	r2, [r2, #1]
 800b1dc:	2a30      	cmp	r2, #48	@ 0x30
 800b1de:	d0f9      	beq.n	800b1d4 <_strtod_l+0x29c>
 800b1e0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800b1e4:	2908      	cmp	r1, #8
 800b1e6:	f63f af75 	bhi.w	800b0d4 <_strtod_l+0x19c>
 800b1ea:	3a30      	subs	r2, #48	@ 0x30
 800b1ec:	9209      	str	r2, [sp, #36]	@ 0x24
 800b1ee:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b1f0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b1f2:	f04f 080a 	mov.w	r8, #10
 800b1f6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b1f8:	1c56      	adds	r6, r2, #1
 800b1fa:	9619      	str	r6, [sp, #100]	@ 0x64
 800b1fc:	7852      	ldrb	r2, [r2, #1]
 800b1fe:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800b202:	f1be 0f09 	cmp.w	lr, #9
 800b206:	d939      	bls.n	800b27c <_strtod_l+0x344>
 800b208:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b20a:	1a76      	subs	r6, r6, r1
 800b20c:	2e08      	cmp	r6, #8
 800b20e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800b212:	dc03      	bgt.n	800b21c <_strtod_l+0x2e4>
 800b214:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b216:	4588      	cmp	r8, r1
 800b218:	bfa8      	it	ge
 800b21a:	4688      	movge	r8, r1
 800b21c:	f1bc 0f00 	cmp.w	ip, #0
 800b220:	d001      	beq.n	800b226 <_strtod_l+0x2ee>
 800b222:	f1c8 0800 	rsb	r8, r8, #0
 800b226:	2d00      	cmp	r5, #0
 800b228:	d14e      	bne.n	800b2c8 <_strtod_l+0x390>
 800b22a:	9908      	ldr	r1, [sp, #32]
 800b22c:	4308      	orrs	r0, r1
 800b22e:	f47f aebc 	bne.w	800afaa <_strtod_l+0x72>
 800b232:	2b00      	cmp	r3, #0
 800b234:	f47f aed4 	bne.w	800afe0 <_strtod_l+0xa8>
 800b238:	2a69      	cmp	r2, #105	@ 0x69
 800b23a:	d028      	beq.n	800b28e <_strtod_l+0x356>
 800b23c:	dc25      	bgt.n	800b28a <_strtod_l+0x352>
 800b23e:	2a49      	cmp	r2, #73	@ 0x49
 800b240:	d025      	beq.n	800b28e <_strtod_l+0x356>
 800b242:	2a4e      	cmp	r2, #78	@ 0x4e
 800b244:	f47f aecc 	bne.w	800afe0 <_strtod_l+0xa8>
 800b248:	499a      	ldr	r1, [pc, #616]	@ (800b4b4 <_strtod_l+0x57c>)
 800b24a:	a819      	add	r0, sp, #100	@ 0x64
 800b24c:	f001 fba0 	bl	800c990 <__match>
 800b250:	2800      	cmp	r0, #0
 800b252:	f43f aec5 	beq.w	800afe0 <_strtod_l+0xa8>
 800b256:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b258:	781b      	ldrb	r3, [r3, #0]
 800b25a:	2b28      	cmp	r3, #40	@ 0x28
 800b25c:	d12e      	bne.n	800b2bc <_strtod_l+0x384>
 800b25e:	4996      	ldr	r1, [pc, #600]	@ (800b4b8 <_strtod_l+0x580>)
 800b260:	aa1c      	add	r2, sp, #112	@ 0x70
 800b262:	a819      	add	r0, sp, #100	@ 0x64
 800b264:	f001 fba8 	bl	800c9b8 <__hexnan>
 800b268:	2805      	cmp	r0, #5
 800b26a:	d127      	bne.n	800b2bc <_strtod_l+0x384>
 800b26c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b26e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b272:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b276:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b27a:	e696      	b.n	800afaa <_strtod_l+0x72>
 800b27c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b27e:	fb08 2101 	mla	r1, r8, r1, r2
 800b282:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800b286:	9209      	str	r2, [sp, #36]	@ 0x24
 800b288:	e7b5      	b.n	800b1f6 <_strtod_l+0x2be>
 800b28a:	2a6e      	cmp	r2, #110	@ 0x6e
 800b28c:	e7da      	b.n	800b244 <_strtod_l+0x30c>
 800b28e:	498b      	ldr	r1, [pc, #556]	@ (800b4bc <_strtod_l+0x584>)
 800b290:	a819      	add	r0, sp, #100	@ 0x64
 800b292:	f001 fb7d 	bl	800c990 <__match>
 800b296:	2800      	cmp	r0, #0
 800b298:	f43f aea2 	beq.w	800afe0 <_strtod_l+0xa8>
 800b29c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b29e:	4988      	ldr	r1, [pc, #544]	@ (800b4c0 <_strtod_l+0x588>)
 800b2a0:	3b01      	subs	r3, #1
 800b2a2:	a819      	add	r0, sp, #100	@ 0x64
 800b2a4:	9319      	str	r3, [sp, #100]	@ 0x64
 800b2a6:	f001 fb73 	bl	800c990 <__match>
 800b2aa:	b910      	cbnz	r0, 800b2b2 <_strtod_l+0x37a>
 800b2ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b2ae:	3301      	adds	r3, #1
 800b2b0:	9319      	str	r3, [sp, #100]	@ 0x64
 800b2b2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800b4d0 <_strtod_l+0x598>
 800b2b6:	f04f 0a00 	mov.w	sl, #0
 800b2ba:	e676      	b.n	800afaa <_strtod_l+0x72>
 800b2bc:	4881      	ldr	r0, [pc, #516]	@ (800b4c4 <_strtod_l+0x58c>)
 800b2be:	f001 f8bb 	bl	800c438 <nan>
 800b2c2:	ec5b ab10 	vmov	sl, fp, d0
 800b2c6:	e670      	b.n	800afaa <_strtod_l+0x72>
 800b2c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b2ca:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800b2cc:	eba8 0303 	sub.w	r3, r8, r3
 800b2d0:	f1b9 0f00 	cmp.w	r9, #0
 800b2d4:	bf08      	it	eq
 800b2d6:	46a9      	moveq	r9, r5
 800b2d8:	2d10      	cmp	r5, #16
 800b2da:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2dc:	462c      	mov	r4, r5
 800b2de:	bfa8      	it	ge
 800b2e0:	2410      	movge	r4, #16
 800b2e2:	f7f5 f927 	bl	8000534 <__aeabi_ui2d>
 800b2e6:	2d09      	cmp	r5, #9
 800b2e8:	4682      	mov	sl, r0
 800b2ea:	468b      	mov	fp, r1
 800b2ec:	dc13      	bgt.n	800b316 <_strtod_l+0x3de>
 800b2ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	f43f ae5a 	beq.w	800afaa <_strtod_l+0x72>
 800b2f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2f8:	dd78      	ble.n	800b3ec <_strtod_l+0x4b4>
 800b2fa:	2b16      	cmp	r3, #22
 800b2fc:	dc5f      	bgt.n	800b3be <_strtod_l+0x486>
 800b2fe:	4972      	ldr	r1, [pc, #456]	@ (800b4c8 <_strtod_l+0x590>)
 800b300:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b304:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b308:	4652      	mov	r2, sl
 800b30a:	465b      	mov	r3, fp
 800b30c:	f7f5 f98c 	bl	8000628 <__aeabi_dmul>
 800b310:	4682      	mov	sl, r0
 800b312:	468b      	mov	fp, r1
 800b314:	e649      	b.n	800afaa <_strtod_l+0x72>
 800b316:	4b6c      	ldr	r3, [pc, #432]	@ (800b4c8 <_strtod_l+0x590>)
 800b318:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b31c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b320:	f7f5 f982 	bl	8000628 <__aeabi_dmul>
 800b324:	4682      	mov	sl, r0
 800b326:	4638      	mov	r0, r7
 800b328:	468b      	mov	fp, r1
 800b32a:	f7f5 f903 	bl	8000534 <__aeabi_ui2d>
 800b32e:	4602      	mov	r2, r0
 800b330:	460b      	mov	r3, r1
 800b332:	4650      	mov	r0, sl
 800b334:	4659      	mov	r1, fp
 800b336:	f7f4 ffc1 	bl	80002bc <__adddf3>
 800b33a:	2d0f      	cmp	r5, #15
 800b33c:	4682      	mov	sl, r0
 800b33e:	468b      	mov	fp, r1
 800b340:	ddd5      	ble.n	800b2ee <_strtod_l+0x3b6>
 800b342:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b344:	1b2c      	subs	r4, r5, r4
 800b346:	441c      	add	r4, r3
 800b348:	2c00      	cmp	r4, #0
 800b34a:	f340 8093 	ble.w	800b474 <_strtod_l+0x53c>
 800b34e:	f014 030f 	ands.w	r3, r4, #15
 800b352:	d00a      	beq.n	800b36a <_strtod_l+0x432>
 800b354:	495c      	ldr	r1, [pc, #368]	@ (800b4c8 <_strtod_l+0x590>)
 800b356:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b35a:	4652      	mov	r2, sl
 800b35c:	465b      	mov	r3, fp
 800b35e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b362:	f7f5 f961 	bl	8000628 <__aeabi_dmul>
 800b366:	4682      	mov	sl, r0
 800b368:	468b      	mov	fp, r1
 800b36a:	f034 040f 	bics.w	r4, r4, #15
 800b36e:	d073      	beq.n	800b458 <_strtod_l+0x520>
 800b370:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b374:	dd49      	ble.n	800b40a <_strtod_l+0x4d2>
 800b376:	2400      	movs	r4, #0
 800b378:	46a0      	mov	r8, r4
 800b37a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b37c:	46a1      	mov	r9, r4
 800b37e:	9a05      	ldr	r2, [sp, #20]
 800b380:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800b4d0 <_strtod_l+0x598>
 800b384:	2322      	movs	r3, #34	@ 0x22
 800b386:	6013      	str	r3, [r2, #0]
 800b388:	f04f 0a00 	mov.w	sl, #0
 800b38c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b38e:	2b00      	cmp	r3, #0
 800b390:	f43f ae0b 	beq.w	800afaa <_strtod_l+0x72>
 800b394:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b396:	9805      	ldr	r0, [sp, #20]
 800b398:	f7ff f946 	bl	800a628 <_Bfree>
 800b39c:	9805      	ldr	r0, [sp, #20]
 800b39e:	4649      	mov	r1, r9
 800b3a0:	f7ff f942 	bl	800a628 <_Bfree>
 800b3a4:	9805      	ldr	r0, [sp, #20]
 800b3a6:	4641      	mov	r1, r8
 800b3a8:	f7ff f93e 	bl	800a628 <_Bfree>
 800b3ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b3ae:	9805      	ldr	r0, [sp, #20]
 800b3b0:	f7ff f93a 	bl	800a628 <_Bfree>
 800b3b4:	9805      	ldr	r0, [sp, #20]
 800b3b6:	4621      	mov	r1, r4
 800b3b8:	f7ff f936 	bl	800a628 <_Bfree>
 800b3bc:	e5f5      	b.n	800afaa <_strtod_l+0x72>
 800b3be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b3c0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800b3c4:	4293      	cmp	r3, r2
 800b3c6:	dbbc      	blt.n	800b342 <_strtod_l+0x40a>
 800b3c8:	4c3f      	ldr	r4, [pc, #252]	@ (800b4c8 <_strtod_l+0x590>)
 800b3ca:	f1c5 050f 	rsb	r5, r5, #15
 800b3ce:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b3d2:	4652      	mov	r2, sl
 800b3d4:	465b      	mov	r3, fp
 800b3d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b3da:	f7f5 f925 	bl	8000628 <__aeabi_dmul>
 800b3de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3e0:	1b5d      	subs	r5, r3, r5
 800b3e2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b3e6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b3ea:	e78f      	b.n	800b30c <_strtod_l+0x3d4>
 800b3ec:	3316      	adds	r3, #22
 800b3ee:	dba8      	blt.n	800b342 <_strtod_l+0x40a>
 800b3f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b3f2:	eba3 0808 	sub.w	r8, r3, r8
 800b3f6:	4b34      	ldr	r3, [pc, #208]	@ (800b4c8 <_strtod_l+0x590>)
 800b3f8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b3fc:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b400:	4650      	mov	r0, sl
 800b402:	4659      	mov	r1, fp
 800b404:	f7f5 fa3a 	bl	800087c <__aeabi_ddiv>
 800b408:	e782      	b.n	800b310 <_strtod_l+0x3d8>
 800b40a:	2300      	movs	r3, #0
 800b40c:	4f2f      	ldr	r7, [pc, #188]	@ (800b4cc <_strtod_l+0x594>)
 800b40e:	1124      	asrs	r4, r4, #4
 800b410:	4650      	mov	r0, sl
 800b412:	4659      	mov	r1, fp
 800b414:	461e      	mov	r6, r3
 800b416:	2c01      	cmp	r4, #1
 800b418:	dc21      	bgt.n	800b45e <_strtod_l+0x526>
 800b41a:	b10b      	cbz	r3, 800b420 <_strtod_l+0x4e8>
 800b41c:	4682      	mov	sl, r0
 800b41e:	468b      	mov	fp, r1
 800b420:	492a      	ldr	r1, [pc, #168]	@ (800b4cc <_strtod_l+0x594>)
 800b422:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b426:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b42a:	4652      	mov	r2, sl
 800b42c:	465b      	mov	r3, fp
 800b42e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b432:	f7f5 f8f9 	bl	8000628 <__aeabi_dmul>
 800b436:	4b26      	ldr	r3, [pc, #152]	@ (800b4d0 <_strtod_l+0x598>)
 800b438:	460a      	mov	r2, r1
 800b43a:	400b      	ands	r3, r1
 800b43c:	4925      	ldr	r1, [pc, #148]	@ (800b4d4 <_strtod_l+0x59c>)
 800b43e:	428b      	cmp	r3, r1
 800b440:	4682      	mov	sl, r0
 800b442:	d898      	bhi.n	800b376 <_strtod_l+0x43e>
 800b444:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b448:	428b      	cmp	r3, r1
 800b44a:	bf86      	itte	hi
 800b44c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800b4d8 <_strtod_l+0x5a0>
 800b450:	f04f 3aff 	movhi.w	sl, #4294967295
 800b454:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b458:	2300      	movs	r3, #0
 800b45a:	9308      	str	r3, [sp, #32]
 800b45c:	e076      	b.n	800b54c <_strtod_l+0x614>
 800b45e:	07e2      	lsls	r2, r4, #31
 800b460:	d504      	bpl.n	800b46c <_strtod_l+0x534>
 800b462:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b466:	f7f5 f8df 	bl	8000628 <__aeabi_dmul>
 800b46a:	2301      	movs	r3, #1
 800b46c:	3601      	adds	r6, #1
 800b46e:	1064      	asrs	r4, r4, #1
 800b470:	3708      	adds	r7, #8
 800b472:	e7d0      	b.n	800b416 <_strtod_l+0x4de>
 800b474:	d0f0      	beq.n	800b458 <_strtod_l+0x520>
 800b476:	4264      	negs	r4, r4
 800b478:	f014 020f 	ands.w	r2, r4, #15
 800b47c:	d00a      	beq.n	800b494 <_strtod_l+0x55c>
 800b47e:	4b12      	ldr	r3, [pc, #72]	@ (800b4c8 <_strtod_l+0x590>)
 800b480:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b484:	4650      	mov	r0, sl
 800b486:	4659      	mov	r1, fp
 800b488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b48c:	f7f5 f9f6 	bl	800087c <__aeabi_ddiv>
 800b490:	4682      	mov	sl, r0
 800b492:	468b      	mov	fp, r1
 800b494:	1124      	asrs	r4, r4, #4
 800b496:	d0df      	beq.n	800b458 <_strtod_l+0x520>
 800b498:	2c1f      	cmp	r4, #31
 800b49a:	dd1f      	ble.n	800b4dc <_strtod_l+0x5a4>
 800b49c:	2400      	movs	r4, #0
 800b49e:	46a0      	mov	r8, r4
 800b4a0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b4a2:	46a1      	mov	r9, r4
 800b4a4:	9a05      	ldr	r2, [sp, #20]
 800b4a6:	2322      	movs	r3, #34	@ 0x22
 800b4a8:	f04f 0a00 	mov.w	sl, #0
 800b4ac:	f04f 0b00 	mov.w	fp, #0
 800b4b0:	6013      	str	r3, [r2, #0]
 800b4b2:	e76b      	b.n	800b38c <_strtod_l+0x454>
 800b4b4:	0800d4cd 	.word	0x0800d4cd
 800b4b8:	0800d798 	.word	0x0800d798
 800b4bc:	0800d4c5 	.word	0x0800d4c5
 800b4c0:	0800d538 	.word	0x0800d538
 800b4c4:	0800d534 	.word	0x0800d534
 800b4c8:	0800d6d0 	.word	0x0800d6d0
 800b4cc:	0800d6a8 	.word	0x0800d6a8
 800b4d0:	7ff00000 	.word	0x7ff00000
 800b4d4:	7ca00000 	.word	0x7ca00000
 800b4d8:	7fefffff 	.word	0x7fefffff
 800b4dc:	f014 0310 	ands.w	r3, r4, #16
 800b4e0:	bf18      	it	ne
 800b4e2:	236a      	movne	r3, #106	@ 0x6a
 800b4e4:	4ea9      	ldr	r6, [pc, #676]	@ (800b78c <_strtod_l+0x854>)
 800b4e6:	9308      	str	r3, [sp, #32]
 800b4e8:	4650      	mov	r0, sl
 800b4ea:	4659      	mov	r1, fp
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	07e7      	lsls	r7, r4, #31
 800b4f0:	d504      	bpl.n	800b4fc <_strtod_l+0x5c4>
 800b4f2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b4f6:	f7f5 f897 	bl	8000628 <__aeabi_dmul>
 800b4fa:	2301      	movs	r3, #1
 800b4fc:	1064      	asrs	r4, r4, #1
 800b4fe:	f106 0608 	add.w	r6, r6, #8
 800b502:	d1f4      	bne.n	800b4ee <_strtod_l+0x5b6>
 800b504:	b10b      	cbz	r3, 800b50a <_strtod_l+0x5d2>
 800b506:	4682      	mov	sl, r0
 800b508:	468b      	mov	fp, r1
 800b50a:	9b08      	ldr	r3, [sp, #32]
 800b50c:	b1b3      	cbz	r3, 800b53c <_strtod_l+0x604>
 800b50e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b512:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b516:	2b00      	cmp	r3, #0
 800b518:	4659      	mov	r1, fp
 800b51a:	dd0f      	ble.n	800b53c <_strtod_l+0x604>
 800b51c:	2b1f      	cmp	r3, #31
 800b51e:	dd56      	ble.n	800b5ce <_strtod_l+0x696>
 800b520:	2b34      	cmp	r3, #52	@ 0x34
 800b522:	bfde      	ittt	le
 800b524:	f04f 33ff 	movle.w	r3, #4294967295
 800b528:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b52c:	4093      	lslle	r3, r2
 800b52e:	f04f 0a00 	mov.w	sl, #0
 800b532:	bfcc      	ite	gt
 800b534:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b538:	ea03 0b01 	andle.w	fp, r3, r1
 800b53c:	2200      	movs	r2, #0
 800b53e:	2300      	movs	r3, #0
 800b540:	4650      	mov	r0, sl
 800b542:	4659      	mov	r1, fp
 800b544:	f7f5 fad8 	bl	8000af8 <__aeabi_dcmpeq>
 800b548:	2800      	cmp	r0, #0
 800b54a:	d1a7      	bne.n	800b49c <_strtod_l+0x564>
 800b54c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b54e:	9300      	str	r3, [sp, #0]
 800b550:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b552:	9805      	ldr	r0, [sp, #20]
 800b554:	462b      	mov	r3, r5
 800b556:	464a      	mov	r2, r9
 800b558:	f7ff f8ce 	bl	800a6f8 <__s2b>
 800b55c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800b55e:	2800      	cmp	r0, #0
 800b560:	f43f af09 	beq.w	800b376 <_strtod_l+0x43e>
 800b564:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b566:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b568:	2a00      	cmp	r2, #0
 800b56a:	eba3 0308 	sub.w	r3, r3, r8
 800b56e:	bfa8      	it	ge
 800b570:	2300      	movge	r3, #0
 800b572:	9312      	str	r3, [sp, #72]	@ 0x48
 800b574:	2400      	movs	r4, #0
 800b576:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b57a:	9316      	str	r3, [sp, #88]	@ 0x58
 800b57c:	46a0      	mov	r8, r4
 800b57e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b580:	9805      	ldr	r0, [sp, #20]
 800b582:	6859      	ldr	r1, [r3, #4]
 800b584:	f7ff f810 	bl	800a5a8 <_Balloc>
 800b588:	4681      	mov	r9, r0
 800b58a:	2800      	cmp	r0, #0
 800b58c:	f43f aef7 	beq.w	800b37e <_strtod_l+0x446>
 800b590:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b592:	691a      	ldr	r2, [r3, #16]
 800b594:	3202      	adds	r2, #2
 800b596:	f103 010c 	add.w	r1, r3, #12
 800b59a:	0092      	lsls	r2, r2, #2
 800b59c:	300c      	adds	r0, #12
 800b59e:	f7fe f878 	bl	8009692 <memcpy>
 800b5a2:	ec4b ab10 	vmov	d0, sl, fp
 800b5a6:	9805      	ldr	r0, [sp, #20]
 800b5a8:	aa1c      	add	r2, sp, #112	@ 0x70
 800b5aa:	a91b      	add	r1, sp, #108	@ 0x6c
 800b5ac:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b5b0:	f7ff fbd6 	bl	800ad60 <__d2b>
 800b5b4:	901a      	str	r0, [sp, #104]	@ 0x68
 800b5b6:	2800      	cmp	r0, #0
 800b5b8:	f43f aee1 	beq.w	800b37e <_strtod_l+0x446>
 800b5bc:	9805      	ldr	r0, [sp, #20]
 800b5be:	2101      	movs	r1, #1
 800b5c0:	f7ff f930 	bl	800a824 <__i2b>
 800b5c4:	4680      	mov	r8, r0
 800b5c6:	b948      	cbnz	r0, 800b5dc <_strtod_l+0x6a4>
 800b5c8:	f04f 0800 	mov.w	r8, #0
 800b5cc:	e6d7      	b.n	800b37e <_strtod_l+0x446>
 800b5ce:	f04f 32ff 	mov.w	r2, #4294967295
 800b5d2:	fa02 f303 	lsl.w	r3, r2, r3
 800b5d6:	ea03 0a0a 	and.w	sl, r3, sl
 800b5da:	e7af      	b.n	800b53c <_strtod_l+0x604>
 800b5dc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b5de:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b5e0:	2d00      	cmp	r5, #0
 800b5e2:	bfab      	itete	ge
 800b5e4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b5e6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b5e8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b5ea:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b5ec:	bfac      	ite	ge
 800b5ee:	18ef      	addge	r7, r5, r3
 800b5f0:	1b5e      	sublt	r6, r3, r5
 800b5f2:	9b08      	ldr	r3, [sp, #32]
 800b5f4:	1aed      	subs	r5, r5, r3
 800b5f6:	4415      	add	r5, r2
 800b5f8:	4b65      	ldr	r3, [pc, #404]	@ (800b790 <_strtod_l+0x858>)
 800b5fa:	3d01      	subs	r5, #1
 800b5fc:	429d      	cmp	r5, r3
 800b5fe:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b602:	da50      	bge.n	800b6a6 <_strtod_l+0x76e>
 800b604:	1b5b      	subs	r3, r3, r5
 800b606:	2b1f      	cmp	r3, #31
 800b608:	eba2 0203 	sub.w	r2, r2, r3
 800b60c:	f04f 0101 	mov.w	r1, #1
 800b610:	dc3d      	bgt.n	800b68e <_strtod_l+0x756>
 800b612:	fa01 f303 	lsl.w	r3, r1, r3
 800b616:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b618:	2300      	movs	r3, #0
 800b61a:	9310      	str	r3, [sp, #64]	@ 0x40
 800b61c:	18bd      	adds	r5, r7, r2
 800b61e:	9b08      	ldr	r3, [sp, #32]
 800b620:	42af      	cmp	r7, r5
 800b622:	4416      	add	r6, r2
 800b624:	441e      	add	r6, r3
 800b626:	463b      	mov	r3, r7
 800b628:	bfa8      	it	ge
 800b62a:	462b      	movge	r3, r5
 800b62c:	42b3      	cmp	r3, r6
 800b62e:	bfa8      	it	ge
 800b630:	4633      	movge	r3, r6
 800b632:	2b00      	cmp	r3, #0
 800b634:	bfc2      	ittt	gt
 800b636:	1aed      	subgt	r5, r5, r3
 800b638:	1af6      	subgt	r6, r6, r3
 800b63a:	1aff      	subgt	r7, r7, r3
 800b63c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b63e:	2b00      	cmp	r3, #0
 800b640:	dd16      	ble.n	800b670 <_strtod_l+0x738>
 800b642:	4641      	mov	r1, r8
 800b644:	9805      	ldr	r0, [sp, #20]
 800b646:	461a      	mov	r2, r3
 800b648:	f7ff f9a4 	bl	800a994 <__pow5mult>
 800b64c:	4680      	mov	r8, r0
 800b64e:	2800      	cmp	r0, #0
 800b650:	d0ba      	beq.n	800b5c8 <_strtod_l+0x690>
 800b652:	4601      	mov	r1, r0
 800b654:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b656:	9805      	ldr	r0, [sp, #20]
 800b658:	f7ff f8fa 	bl	800a850 <__multiply>
 800b65c:	900a      	str	r0, [sp, #40]	@ 0x28
 800b65e:	2800      	cmp	r0, #0
 800b660:	f43f ae8d 	beq.w	800b37e <_strtod_l+0x446>
 800b664:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b666:	9805      	ldr	r0, [sp, #20]
 800b668:	f7fe ffde 	bl	800a628 <_Bfree>
 800b66c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b66e:	931a      	str	r3, [sp, #104]	@ 0x68
 800b670:	2d00      	cmp	r5, #0
 800b672:	dc1d      	bgt.n	800b6b0 <_strtod_l+0x778>
 800b674:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b676:	2b00      	cmp	r3, #0
 800b678:	dd23      	ble.n	800b6c2 <_strtod_l+0x78a>
 800b67a:	4649      	mov	r1, r9
 800b67c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b67e:	9805      	ldr	r0, [sp, #20]
 800b680:	f7ff f988 	bl	800a994 <__pow5mult>
 800b684:	4681      	mov	r9, r0
 800b686:	b9e0      	cbnz	r0, 800b6c2 <_strtod_l+0x78a>
 800b688:	f04f 0900 	mov.w	r9, #0
 800b68c:	e677      	b.n	800b37e <_strtod_l+0x446>
 800b68e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b692:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b696:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b69a:	35e2      	adds	r5, #226	@ 0xe2
 800b69c:	fa01 f305 	lsl.w	r3, r1, r5
 800b6a0:	9310      	str	r3, [sp, #64]	@ 0x40
 800b6a2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b6a4:	e7ba      	b.n	800b61c <_strtod_l+0x6e4>
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	9310      	str	r3, [sp, #64]	@ 0x40
 800b6aa:	2301      	movs	r3, #1
 800b6ac:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b6ae:	e7b5      	b.n	800b61c <_strtod_l+0x6e4>
 800b6b0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b6b2:	9805      	ldr	r0, [sp, #20]
 800b6b4:	462a      	mov	r2, r5
 800b6b6:	f7ff f9c7 	bl	800aa48 <__lshift>
 800b6ba:	901a      	str	r0, [sp, #104]	@ 0x68
 800b6bc:	2800      	cmp	r0, #0
 800b6be:	d1d9      	bne.n	800b674 <_strtod_l+0x73c>
 800b6c0:	e65d      	b.n	800b37e <_strtod_l+0x446>
 800b6c2:	2e00      	cmp	r6, #0
 800b6c4:	dd07      	ble.n	800b6d6 <_strtod_l+0x79e>
 800b6c6:	4649      	mov	r1, r9
 800b6c8:	9805      	ldr	r0, [sp, #20]
 800b6ca:	4632      	mov	r2, r6
 800b6cc:	f7ff f9bc 	bl	800aa48 <__lshift>
 800b6d0:	4681      	mov	r9, r0
 800b6d2:	2800      	cmp	r0, #0
 800b6d4:	d0d8      	beq.n	800b688 <_strtod_l+0x750>
 800b6d6:	2f00      	cmp	r7, #0
 800b6d8:	dd08      	ble.n	800b6ec <_strtod_l+0x7b4>
 800b6da:	4641      	mov	r1, r8
 800b6dc:	9805      	ldr	r0, [sp, #20]
 800b6de:	463a      	mov	r2, r7
 800b6e0:	f7ff f9b2 	bl	800aa48 <__lshift>
 800b6e4:	4680      	mov	r8, r0
 800b6e6:	2800      	cmp	r0, #0
 800b6e8:	f43f ae49 	beq.w	800b37e <_strtod_l+0x446>
 800b6ec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b6ee:	9805      	ldr	r0, [sp, #20]
 800b6f0:	464a      	mov	r2, r9
 800b6f2:	f7ff fa31 	bl	800ab58 <__mdiff>
 800b6f6:	4604      	mov	r4, r0
 800b6f8:	2800      	cmp	r0, #0
 800b6fa:	f43f ae40 	beq.w	800b37e <_strtod_l+0x446>
 800b6fe:	68c3      	ldr	r3, [r0, #12]
 800b700:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b702:	2300      	movs	r3, #0
 800b704:	60c3      	str	r3, [r0, #12]
 800b706:	4641      	mov	r1, r8
 800b708:	f7ff fa0a 	bl	800ab20 <__mcmp>
 800b70c:	2800      	cmp	r0, #0
 800b70e:	da45      	bge.n	800b79c <_strtod_l+0x864>
 800b710:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b712:	ea53 030a 	orrs.w	r3, r3, sl
 800b716:	d16b      	bne.n	800b7f0 <_strtod_l+0x8b8>
 800b718:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d167      	bne.n	800b7f0 <_strtod_l+0x8b8>
 800b720:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b724:	0d1b      	lsrs	r3, r3, #20
 800b726:	051b      	lsls	r3, r3, #20
 800b728:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b72c:	d960      	bls.n	800b7f0 <_strtod_l+0x8b8>
 800b72e:	6963      	ldr	r3, [r4, #20]
 800b730:	b913      	cbnz	r3, 800b738 <_strtod_l+0x800>
 800b732:	6923      	ldr	r3, [r4, #16]
 800b734:	2b01      	cmp	r3, #1
 800b736:	dd5b      	ble.n	800b7f0 <_strtod_l+0x8b8>
 800b738:	4621      	mov	r1, r4
 800b73a:	2201      	movs	r2, #1
 800b73c:	9805      	ldr	r0, [sp, #20]
 800b73e:	f7ff f983 	bl	800aa48 <__lshift>
 800b742:	4641      	mov	r1, r8
 800b744:	4604      	mov	r4, r0
 800b746:	f7ff f9eb 	bl	800ab20 <__mcmp>
 800b74a:	2800      	cmp	r0, #0
 800b74c:	dd50      	ble.n	800b7f0 <_strtod_l+0x8b8>
 800b74e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b752:	9a08      	ldr	r2, [sp, #32]
 800b754:	0d1b      	lsrs	r3, r3, #20
 800b756:	051b      	lsls	r3, r3, #20
 800b758:	2a00      	cmp	r2, #0
 800b75a:	d06a      	beq.n	800b832 <_strtod_l+0x8fa>
 800b75c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b760:	d867      	bhi.n	800b832 <_strtod_l+0x8fa>
 800b762:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b766:	f67f ae9d 	bls.w	800b4a4 <_strtod_l+0x56c>
 800b76a:	4b0a      	ldr	r3, [pc, #40]	@ (800b794 <_strtod_l+0x85c>)
 800b76c:	4650      	mov	r0, sl
 800b76e:	4659      	mov	r1, fp
 800b770:	2200      	movs	r2, #0
 800b772:	f7f4 ff59 	bl	8000628 <__aeabi_dmul>
 800b776:	4b08      	ldr	r3, [pc, #32]	@ (800b798 <_strtod_l+0x860>)
 800b778:	400b      	ands	r3, r1
 800b77a:	4682      	mov	sl, r0
 800b77c:	468b      	mov	fp, r1
 800b77e:	2b00      	cmp	r3, #0
 800b780:	f47f ae08 	bne.w	800b394 <_strtod_l+0x45c>
 800b784:	9a05      	ldr	r2, [sp, #20]
 800b786:	2322      	movs	r3, #34	@ 0x22
 800b788:	6013      	str	r3, [r2, #0]
 800b78a:	e603      	b.n	800b394 <_strtod_l+0x45c>
 800b78c:	0800d7c0 	.word	0x0800d7c0
 800b790:	fffffc02 	.word	0xfffffc02
 800b794:	39500000 	.word	0x39500000
 800b798:	7ff00000 	.word	0x7ff00000
 800b79c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b7a0:	d165      	bne.n	800b86e <_strtod_l+0x936>
 800b7a2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b7a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b7a8:	b35a      	cbz	r2, 800b802 <_strtod_l+0x8ca>
 800b7aa:	4a9f      	ldr	r2, [pc, #636]	@ (800ba28 <_strtod_l+0xaf0>)
 800b7ac:	4293      	cmp	r3, r2
 800b7ae:	d12b      	bne.n	800b808 <_strtod_l+0x8d0>
 800b7b0:	9b08      	ldr	r3, [sp, #32]
 800b7b2:	4651      	mov	r1, sl
 800b7b4:	b303      	cbz	r3, 800b7f8 <_strtod_l+0x8c0>
 800b7b6:	4b9d      	ldr	r3, [pc, #628]	@ (800ba2c <_strtod_l+0xaf4>)
 800b7b8:	465a      	mov	r2, fp
 800b7ba:	4013      	ands	r3, r2
 800b7bc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b7c0:	f04f 32ff 	mov.w	r2, #4294967295
 800b7c4:	d81b      	bhi.n	800b7fe <_strtod_l+0x8c6>
 800b7c6:	0d1b      	lsrs	r3, r3, #20
 800b7c8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b7cc:	fa02 f303 	lsl.w	r3, r2, r3
 800b7d0:	4299      	cmp	r1, r3
 800b7d2:	d119      	bne.n	800b808 <_strtod_l+0x8d0>
 800b7d4:	4b96      	ldr	r3, [pc, #600]	@ (800ba30 <_strtod_l+0xaf8>)
 800b7d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b7d8:	429a      	cmp	r2, r3
 800b7da:	d102      	bne.n	800b7e2 <_strtod_l+0x8aa>
 800b7dc:	3101      	adds	r1, #1
 800b7de:	f43f adce 	beq.w	800b37e <_strtod_l+0x446>
 800b7e2:	4b92      	ldr	r3, [pc, #584]	@ (800ba2c <_strtod_l+0xaf4>)
 800b7e4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b7e6:	401a      	ands	r2, r3
 800b7e8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b7ec:	f04f 0a00 	mov.w	sl, #0
 800b7f0:	9b08      	ldr	r3, [sp, #32]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d1b9      	bne.n	800b76a <_strtod_l+0x832>
 800b7f6:	e5cd      	b.n	800b394 <_strtod_l+0x45c>
 800b7f8:	f04f 33ff 	mov.w	r3, #4294967295
 800b7fc:	e7e8      	b.n	800b7d0 <_strtod_l+0x898>
 800b7fe:	4613      	mov	r3, r2
 800b800:	e7e6      	b.n	800b7d0 <_strtod_l+0x898>
 800b802:	ea53 030a 	orrs.w	r3, r3, sl
 800b806:	d0a2      	beq.n	800b74e <_strtod_l+0x816>
 800b808:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b80a:	b1db      	cbz	r3, 800b844 <_strtod_l+0x90c>
 800b80c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b80e:	4213      	tst	r3, r2
 800b810:	d0ee      	beq.n	800b7f0 <_strtod_l+0x8b8>
 800b812:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b814:	9a08      	ldr	r2, [sp, #32]
 800b816:	4650      	mov	r0, sl
 800b818:	4659      	mov	r1, fp
 800b81a:	b1bb      	cbz	r3, 800b84c <_strtod_l+0x914>
 800b81c:	f7ff fb6e 	bl	800aefc <sulp>
 800b820:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b824:	ec53 2b10 	vmov	r2, r3, d0
 800b828:	f7f4 fd48 	bl	80002bc <__adddf3>
 800b82c:	4682      	mov	sl, r0
 800b82e:	468b      	mov	fp, r1
 800b830:	e7de      	b.n	800b7f0 <_strtod_l+0x8b8>
 800b832:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b836:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b83a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b83e:	f04f 3aff 	mov.w	sl, #4294967295
 800b842:	e7d5      	b.n	800b7f0 <_strtod_l+0x8b8>
 800b844:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b846:	ea13 0f0a 	tst.w	r3, sl
 800b84a:	e7e1      	b.n	800b810 <_strtod_l+0x8d8>
 800b84c:	f7ff fb56 	bl	800aefc <sulp>
 800b850:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b854:	ec53 2b10 	vmov	r2, r3, d0
 800b858:	f7f4 fd2e 	bl	80002b8 <__aeabi_dsub>
 800b85c:	2200      	movs	r2, #0
 800b85e:	2300      	movs	r3, #0
 800b860:	4682      	mov	sl, r0
 800b862:	468b      	mov	fp, r1
 800b864:	f7f5 f948 	bl	8000af8 <__aeabi_dcmpeq>
 800b868:	2800      	cmp	r0, #0
 800b86a:	d0c1      	beq.n	800b7f0 <_strtod_l+0x8b8>
 800b86c:	e61a      	b.n	800b4a4 <_strtod_l+0x56c>
 800b86e:	4641      	mov	r1, r8
 800b870:	4620      	mov	r0, r4
 800b872:	f7ff facd 	bl	800ae10 <__ratio>
 800b876:	ec57 6b10 	vmov	r6, r7, d0
 800b87a:	2200      	movs	r2, #0
 800b87c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b880:	4630      	mov	r0, r6
 800b882:	4639      	mov	r1, r7
 800b884:	f7f5 f94c 	bl	8000b20 <__aeabi_dcmple>
 800b888:	2800      	cmp	r0, #0
 800b88a:	d06f      	beq.n	800b96c <_strtod_l+0xa34>
 800b88c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d17a      	bne.n	800b988 <_strtod_l+0xa50>
 800b892:	f1ba 0f00 	cmp.w	sl, #0
 800b896:	d158      	bne.n	800b94a <_strtod_l+0xa12>
 800b898:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b89a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d15a      	bne.n	800b958 <_strtod_l+0xa20>
 800b8a2:	4b64      	ldr	r3, [pc, #400]	@ (800ba34 <_strtod_l+0xafc>)
 800b8a4:	2200      	movs	r2, #0
 800b8a6:	4630      	mov	r0, r6
 800b8a8:	4639      	mov	r1, r7
 800b8aa:	f7f5 f92f 	bl	8000b0c <__aeabi_dcmplt>
 800b8ae:	2800      	cmp	r0, #0
 800b8b0:	d159      	bne.n	800b966 <_strtod_l+0xa2e>
 800b8b2:	4630      	mov	r0, r6
 800b8b4:	4639      	mov	r1, r7
 800b8b6:	4b60      	ldr	r3, [pc, #384]	@ (800ba38 <_strtod_l+0xb00>)
 800b8b8:	2200      	movs	r2, #0
 800b8ba:	f7f4 feb5 	bl	8000628 <__aeabi_dmul>
 800b8be:	4606      	mov	r6, r0
 800b8c0:	460f      	mov	r7, r1
 800b8c2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b8c6:	9606      	str	r6, [sp, #24]
 800b8c8:	9307      	str	r3, [sp, #28]
 800b8ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b8ce:	4d57      	ldr	r5, [pc, #348]	@ (800ba2c <_strtod_l+0xaf4>)
 800b8d0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b8d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b8d6:	401d      	ands	r5, r3
 800b8d8:	4b58      	ldr	r3, [pc, #352]	@ (800ba3c <_strtod_l+0xb04>)
 800b8da:	429d      	cmp	r5, r3
 800b8dc:	f040 80b2 	bne.w	800ba44 <_strtod_l+0xb0c>
 800b8e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b8e2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b8e6:	ec4b ab10 	vmov	d0, sl, fp
 800b8ea:	f7ff f9c9 	bl	800ac80 <__ulp>
 800b8ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b8f2:	ec51 0b10 	vmov	r0, r1, d0
 800b8f6:	f7f4 fe97 	bl	8000628 <__aeabi_dmul>
 800b8fa:	4652      	mov	r2, sl
 800b8fc:	465b      	mov	r3, fp
 800b8fe:	f7f4 fcdd 	bl	80002bc <__adddf3>
 800b902:	460b      	mov	r3, r1
 800b904:	4949      	ldr	r1, [pc, #292]	@ (800ba2c <_strtod_l+0xaf4>)
 800b906:	4a4e      	ldr	r2, [pc, #312]	@ (800ba40 <_strtod_l+0xb08>)
 800b908:	4019      	ands	r1, r3
 800b90a:	4291      	cmp	r1, r2
 800b90c:	4682      	mov	sl, r0
 800b90e:	d942      	bls.n	800b996 <_strtod_l+0xa5e>
 800b910:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b912:	4b47      	ldr	r3, [pc, #284]	@ (800ba30 <_strtod_l+0xaf8>)
 800b914:	429a      	cmp	r2, r3
 800b916:	d103      	bne.n	800b920 <_strtod_l+0x9e8>
 800b918:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b91a:	3301      	adds	r3, #1
 800b91c:	f43f ad2f 	beq.w	800b37e <_strtod_l+0x446>
 800b920:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800ba30 <_strtod_l+0xaf8>
 800b924:	f04f 3aff 	mov.w	sl, #4294967295
 800b928:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b92a:	9805      	ldr	r0, [sp, #20]
 800b92c:	f7fe fe7c 	bl	800a628 <_Bfree>
 800b930:	9805      	ldr	r0, [sp, #20]
 800b932:	4649      	mov	r1, r9
 800b934:	f7fe fe78 	bl	800a628 <_Bfree>
 800b938:	9805      	ldr	r0, [sp, #20]
 800b93a:	4641      	mov	r1, r8
 800b93c:	f7fe fe74 	bl	800a628 <_Bfree>
 800b940:	9805      	ldr	r0, [sp, #20]
 800b942:	4621      	mov	r1, r4
 800b944:	f7fe fe70 	bl	800a628 <_Bfree>
 800b948:	e619      	b.n	800b57e <_strtod_l+0x646>
 800b94a:	f1ba 0f01 	cmp.w	sl, #1
 800b94e:	d103      	bne.n	800b958 <_strtod_l+0xa20>
 800b950:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b952:	2b00      	cmp	r3, #0
 800b954:	f43f ada6 	beq.w	800b4a4 <_strtod_l+0x56c>
 800b958:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800ba08 <_strtod_l+0xad0>
 800b95c:	4f35      	ldr	r7, [pc, #212]	@ (800ba34 <_strtod_l+0xafc>)
 800b95e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b962:	2600      	movs	r6, #0
 800b964:	e7b1      	b.n	800b8ca <_strtod_l+0x992>
 800b966:	4f34      	ldr	r7, [pc, #208]	@ (800ba38 <_strtod_l+0xb00>)
 800b968:	2600      	movs	r6, #0
 800b96a:	e7aa      	b.n	800b8c2 <_strtod_l+0x98a>
 800b96c:	4b32      	ldr	r3, [pc, #200]	@ (800ba38 <_strtod_l+0xb00>)
 800b96e:	4630      	mov	r0, r6
 800b970:	4639      	mov	r1, r7
 800b972:	2200      	movs	r2, #0
 800b974:	f7f4 fe58 	bl	8000628 <__aeabi_dmul>
 800b978:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b97a:	4606      	mov	r6, r0
 800b97c:	460f      	mov	r7, r1
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d09f      	beq.n	800b8c2 <_strtod_l+0x98a>
 800b982:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b986:	e7a0      	b.n	800b8ca <_strtod_l+0x992>
 800b988:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800ba10 <_strtod_l+0xad8>
 800b98c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b990:	ec57 6b17 	vmov	r6, r7, d7
 800b994:	e799      	b.n	800b8ca <_strtod_l+0x992>
 800b996:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b99a:	9b08      	ldr	r3, [sp, #32]
 800b99c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d1c1      	bne.n	800b928 <_strtod_l+0x9f0>
 800b9a4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b9a8:	0d1b      	lsrs	r3, r3, #20
 800b9aa:	051b      	lsls	r3, r3, #20
 800b9ac:	429d      	cmp	r5, r3
 800b9ae:	d1bb      	bne.n	800b928 <_strtod_l+0x9f0>
 800b9b0:	4630      	mov	r0, r6
 800b9b2:	4639      	mov	r1, r7
 800b9b4:	f7f5 f998 	bl	8000ce8 <__aeabi_d2lz>
 800b9b8:	f7f4 fe08 	bl	80005cc <__aeabi_l2d>
 800b9bc:	4602      	mov	r2, r0
 800b9be:	460b      	mov	r3, r1
 800b9c0:	4630      	mov	r0, r6
 800b9c2:	4639      	mov	r1, r7
 800b9c4:	f7f4 fc78 	bl	80002b8 <__aeabi_dsub>
 800b9c8:	460b      	mov	r3, r1
 800b9ca:	4602      	mov	r2, r0
 800b9cc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b9d0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b9d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b9d6:	ea46 060a 	orr.w	r6, r6, sl
 800b9da:	431e      	orrs	r6, r3
 800b9dc:	d06f      	beq.n	800babe <_strtod_l+0xb86>
 800b9de:	a30e      	add	r3, pc, #56	@ (adr r3, 800ba18 <_strtod_l+0xae0>)
 800b9e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9e4:	f7f5 f892 	bl	8000b0c <__aeabi_dcmplt>
 800b9e8:	2800      	cmp	r0, #0
 800b9ea:	f47f acd3 	bne.w	800b394 <_strtod_l+0x45c>
 800b9ee:	a30c      	add	r3, pc, #48	@ (adr r3, 800ba20 <_strtod_l+0xae8>)
 800b9f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b9f8:	f7f5 f8a6 	bl	8000b48 <__aeabi_dcmpgt>
 800b9fc:	2800      	cmp	r0, #0
 800b9fe:	d093      	beq.n	800b928 <_strtod_l+0x9f0>
 800ba00:	e4c8      	b.n	800b394 <_strtod_l+0x45c>
 800ba02:	bf00      	nop
 800ba04:	f3af 8000 	nop.w
 800ba08:	00000000 	.word	0x00000000
 800ba0c:	bff00000 	.word	0xbff00000
 800ba10:	00000000 	.word	0x00000000
 800ba14:	3ff00000 	.word	0x3ff00000
 800ba18:	94a03595 	.word	0x94a03595
 800ba1c:	3fdfffff 	.word	0x3fdfffff
 800ba20:	35afe535 	.word	0x35afe535
 800ba24:	3fe00000 	.word	0x3fe00000
 800ba28:	000fffff 	.word	0x000fffff
 800ba2c:	7ff00000 	.word	0x7ff00000
 800ba30:	7fefffff 	.word	0x7fefffff
 800ba34:	3ff00000 	.word	0x3ff00000
 800ba38:	3fe00000 	.word	0x3fe00000
 800ba3c:	7fe00000 	.word	0x7fe00000
 800ba40:	7c9fffff 	.word	0x7c9fffff
 800ba44:	9b08      	ldr	r3, [sp, #32]
 800ba46:	b323      	cbz	r3, 800ba92 <_strtod_l+0xb5a>
 800ba48:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800ba4c:	d821      	bhi.n	800ba92 <_strtod_l+0xb5a>
 800ba4e:	a328      	add	r3, pc, #160	@ (adr r3, 800baf0 <_strtod_l+0xbb8>)
 800ba50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba54:	4630      	mov	r0, r6
 800ba56:	4639      	mov	r1, r7
 800ba58:	f7f5 f862 	bl	8000b20 <__aeabi_dcmple>
 800ba5c:	b1a0      	cbz	r0, 800ba88 <_strtod_l+0xb50>
 800ba5e:	4639      	mov	r1, r7
 800ba60:	4630      	mov	r0, r6
 800ba62:	f7f5 f8b9 	bl	8000bd8 <__aeabi_d2uiz>
 800ba66:	2801      	cmp	r0, #1
 800ba68:	bf38      	it	cc
 800ba6a:	2001      	movcc	r0, #1
 800ba6c:	f7f4 fd62 	bl	8000534 <__aeabi_ui2d>
 800ba70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba72:	4606      	mov	r6, r0
 800ba74:	460f      	mov	r7, r1
 800ba76:	b9fb      	cbnz	r3, 800bab8 <_strtod_l+0xb80>
 800ba78:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ba7c:	9014      	str	r0, [sp, #80]	@ 0x50
 800ba7e:	9315      	str	r3, [sp, #84]	@ 0x54
 800ba80:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800ba84:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ba88:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ba8a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800ba8e:	1b5b      	subs	r3, r3, r5
 800ba90:	9311      	str	r3, [sp, #68]	@ 0x44
 800ba92:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800ba96:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800ba9a:	f7ff f8f1 	bl	800ac80 <__ulp>
 800ba9e:	4650      	mov	r0, sl
 800baa0:	ec53 2b10 	vmov	r2, r3, d0
 800baa4:	4659      	mov	r1, fp
 800baa6:	f7f4 fdbf 	bl	8000628 <__aeabi_dmul>
 800baaa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800baae:	f7f4 fc05 	bl	80002bc <__adddf3>
 800bab2:	4682      	mov	sl, r0
 800bab4:	468b      	mov	fp, r1
 800bab6:	e770      	b.n	800b99a <_strtod_l+0xa62>
 800bab8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800babc:	e7e0      	b.n	800ba80 <_strtod_l+0xb48>
 800babe:	a30e      	add	r3, pc, #56	@ (adr r3, 800baf8 <_strtod_l+0xbc0>)
 800bac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bac4:	f7f5 f822 	bl	8000b0c <__aeabi_dcmplt>
 800bac8:	e798      	b.n	800b9fc <_strtod_l+0xac4>
 800baca:	2300      	movs	r3, #0
 800bacc:	930e      	str	r3, [sp, #56]	@ 0x38
 800bace:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800bad0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bad2:	6013      	str	r3, [r2, #0]
 800bad4:	f7ff ba6d 	b.w	800afb2 <_strtod_l+0x7a>
 800bad8:	2a65      	cmp	r2, #101	@ 0x65
 800bada:	f43f ab68 	beq.w	800b1ae <_strtod_l+0x276>
 800bade:	2a45      	cmp	r2, #69	@ 0x45
 800bae0:	f43f ab65 	beq.w	800b1ae <_strtod_l+0x276>
 800bae4:	2301      	movs	r3, #1
 800bae6:	f7ff bba0 	b.w	800b22a <_strtod_l+0x2f2>
 800baea:	bf00      	nop
 800baec:	f3af 8000 	nop.w
 800baf0:	ffc00000 	.word	0xffc00000
 800baf4:	41dfffff 	.word	0x41dfffff
 800baf8:	94a03595 	.word	0x94a03595
 800bafc:	3fcfffff 	.word	0x3fcfffff

0800bb00 <_strtod_r>:
 800bb00:	4b01      	ldr	r3, [pc, #4]	@ (800bb08 <_strtod_r+0x8>)
 800bb02:	f7ff ba19 	b.w	800af38 <_strtod_l>
 800bb06:	bf00      	nop
 800bb08:	20000110 	.word	0x20000110

0800bb0c <_strtol_l.isra.0>:
 800bb0c:	2b24      	cmp	r3, #36	@ 0x24
 800bb0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb12:	4686      	mov	lr, r0
 800bb14:	4690      	mov	r8, r2
 800bb16:	d801      	bhi.n	800bb1c <_strtol_l.isra.0+0x10>
 800bb18:	2b01      	cmp	r3, #1
 800bb1a:	d106      	bne.n	800bb2a <_strtol_l.isra.0+0x1e>
 800bb1c:	f7fd fd8c 	bl	8009638 <__errno>
 800bb20:	2316      	movs	r3, #22
 800bb22:	6003      	str	r3, [r0, #0]
 800bb24:	2000      	movs	r0, #0
 800bb26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb2a:	4834      	ldr	r0, [pc, #208]	@ (800bbfc <_strtol_l.isra.0+0xf0>)
 800bb2c:	460d      	mov	r5, r1
 800bb2e:	462a      	mov	r2, r5
 800bb30:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bb34:	5d06      	ldrb	r6, [r0, r4]
 800bb36:	f016 0608 	ands.w	r6, r6, #8
 800bb3a:	d1f8      	bne.n	800bb2e <_strtol_l.isra.0+0x22>
 800bb3c:	2c2d      	cmp	r4, #45	@ 0x2d
 800bb3e:	d110      	bne.n	800bb62 <_strtol_l.isra.0+0x56>
 800bb40:	782c      	ldrb	r4, [r5, #0]
 800bb42:	2601      	movs	r6, #1
 800bb44:	1c95      	adds	r5, r2, #2
 800bb46:	f033 0210 	bics.w	r2, r3, #16
 800bb4a:	d115      	bne.n	800bb78 <_strtol_l.isra.0+0x6c>
 800bb4c:	2c30      	cmp	r4, #48	@ 0x30
 800bb4e:	d10d      	bne.n	800bb6c <_strtol_l.isra.0+0x60>
 800bb50:	782a      	ldrb	r2, [r5, #0]
 800bb52:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800bb56:	2a58      	cmp	r2, #88	@ 0x58
 800bb58:	d108      	bne.n	800bb6c <_strtol_l.isra.0+0x60>
 800bb5a:	786c      	ldrb	r4, [r5, #1]
 800bb5c:	3502      	adds	r5, #2
 800bb5e:	2310      	movs	r3, #16
 800bb60:	e00a      	b.n	800bb78 <_strtol_l.isra.0+0x6c>
 800bb62:	2c2b      	cmp	r4, #43	@ 0x2b
 800bb64:	bf04      	itt	eq
 800bb66:	782c      	ldrbeq	r4, [r5, #0]
 800bb68:	1c95      	addeq	r5, r2, #2
 800bb6a:	e7ec      	b.n	800bb46 <_strtol_l.isra.0+0x3a>
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d1f6      	bne.n	800bb5e <_strtol_l.isra.0+0x52>
 800bb70:	2c30      	cmp	r4, #48	@ 0x30
 800bb72:	bf14      	ite	ne
 800bb74:	230a      	movne	r3, #10
 800bb76:	2308      	moveq	r3, #8
 800bb78:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800bb7c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800bb80:	2200      	movs	r2, #0
 800bb82:	fbbc f9f3 	udiv	r9, ip, r3
 800bb86:	4610      	mov	r0, r2
 800bb88:	fb03 ca19 	mls	sl, r3, r9, ip
 800bb8c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800bb90:	2f09      	cmp	r7, #9
 800bb92:	d80f      	bhi.n	800bbb4 <_strtol_l.isra.0+0xa8>
 800bb94:	463c      	mov	r4, r7
 800bb96:	42a3      	cmp	r3, r4
 800bb98:	dd1b      	ble.n	800bbd2 <_strtol_l.isra.0+0xc6>
 800bb9a:	1c57      	adds	r7, r2, #1
 800bb9c:	d007      	beq.n	800bbae <_strtol_l.isra.0+0xa2>
 800bb9e:	4581      	cmp	r9, r0
 800bba0:	d314      	bcc.n	800bbcc <_strtol_l.isra.0+0xc0>
 800bba2:	d101      	bne.n	800bba8 <_strtol_l.isra.0+0x9c>
 800bba4:	45a2      	cmp	sl, r4
 800bba6:	db11      	blt.n	800bbcc <_strtol_l.isra.0+0xc0>
 800bba8:	fb00 4003 	mla	r0, r0, r3, r4
 800bbac:	2201      	movs	r2, #1
 800bbae:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bbb2:	e7eb      	b.n	800bb8c <_strtol_l.isra.0+0x80>
 800bbb4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800bbb8:	2f19      	cmp	r7, #25
 800bbba:	d801      	bhi.n	800bbc0 <_strtol_l.isra.0+0xb4>
 800bbbc:	3c37      	subs	r4, #55	@ 0x37
 800bbbe:	e7ea      	b.n	800bb96 <_strtol_l.isra.0+0x8a>
 800bbc0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800bbc4:	2f19      	cmp	r7, #25
 800bbc6:	d804      	bhi.n	800bbd2 <_strtol_l.isra.0+0xc6>
 800bbc8:	3c57      	subs	r4, #87	@ 0x57
 800bbca:	e7e4      	b.n	800bb96 <_strtol_l.isra.0+0x8a>
 800bbcc:	f04f 32ff 	mov.w	r2, #4294967295
 800bbd0:	e7ed      	b.n	800bbae <_strtol_l.isra.0+0xa2>
 800bbd2:	1c53      	adds	r3, r2, #1
 800bbd4:	d108      	bne.n	800bbe8 <_strtol_l.isra.0+0xdc>
 800bbd6:	2322      	movs	r3, #34	@ 0x22
 800bbd8:	f8ce 3000 	str.w	r3, [lr]
 800bbdc:	4660      	mov	r0, ip
 800bbde:	f1b8 0f00 	cmp.w	r8, #0
 800bbe2:	d0a0      	beq.n	800bb26 <_strtol_l.isra.0+0x1a>
 800bbe4:	1e69      	subs	r1, r5, #1
 800bbe6:	e006      	b.n	800bbf6 <_strtol_l.isra.0+0xea>
 800bbe8:	b106      	cbz	r6, 800bbec <_strtol_l.isra.0+0xe0>
 800bbea:	4240      	negs	r0, r0
 800bbec:	f1b8 0f00 	cmp.w	r8, #0
 800bbf0:	d099      	beq.n	800bb26 <_strtol_l.isra.0+0x1a>
 800bbf2:	2a00      	cmp	r2, #0
 800bbf4:	d1f6      	bne.n	800bbe4 <_strtol_l.isra.0+0xd8>
 800bbf6:	f8c8 1000 	str.w	r1, [r8]
 800bbfa:	e794      	b.n	800bb26 <_strtol_l.isra.0+0x1a>
 800bbfc:	0800d7e9 	.word	0x0800d7e9

0800bc00 <_strtol_r>:
 800bc00:	f7ff bf84 	b.w	800bb0c <_strtol_l.isra.0>

0800bc04 <__ssputs_r>:
 800bc04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc08:	688e      	ldr	r6, [r1, #8]
 800bc0a:	461f      	mov	r7, r3
 800bc0c:	42be      	cmp	r6, r7
 800bc0e:	680b      	ldr	r3, [r1, #0]
 800bc10:	4682      	mov	sl, r0
 800bc12:	460c      	mov	r4, r1
 800bc14:	4690      	mov	r8, r2
 800bc16:	d82d      	bhi.n	800bc74 <__ssputs_r+0x70>
 800bc18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bc1c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bc20:	d026      	beq.n	800bc70 <__ssputs_r+0x6c>
 800bc22:	6965      	ldr	r5, [r4, #20]
 800bc24:	6909      	ldr	r1, [r1, #16]
 800bc26:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bc2a:	eba3 0901 	sub.w	r9, r3, r1
 800bc2e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bc32:	1c7b      	adds	r3, r7, #1
 800bc34:	444b      	add	r3, r9
 800bc36:	106d      	asrs	r5, r5, #1
 800bc38:	429d      	cmp	r5, r3
 800bc3a:	bf38      	it	cc
 800bc3c:	461d      	movcc	r5, r3
 800bc3e:	0553      	lsls	r3, r2, #21
 800bc40:	d527      	bpl.n	800bc92 <__ssputs_r+0x8e>
 800bc42:	4629      	mov	r1, r5
 800bc44:	f7fe fc24 	bl	800a490 <_malloc_r>
 800bc48:	4606      	mov	r6, r0
 800bc4a:	b360      	cbz	r0, 800bca6 <__ssputs_r+0xa2>
 800bc4c:	6921      	ldr	r1, [r4, #16]
 800bc4e:	464a      	mov	r2, r9
 800bc50:	f7fd fd1f 	bl	8009692 <memcpy>
 800bc54:	89a3      	ldrh	r3, [r4, #12]
 800bc56:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bc5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc5e:	81a3      	strh	r3, [r4, #12]
 800bc60:	6126      	str	r6, [r4, #16]
 800bc62:	6165      	str	r5, [r4, #20]
 800bc64:	444e      	add	r6, r9
 800bc66:	eba5 0509 	sub.w	r5, r5, r9
 800bc6a:	6026      	str	r6, [r4, #0]
 800bc6c:	60a5      	str	r5, [r4, #8]
 800bc6e:	463e      	mov	r6, r7
 800bc70:	42be      	cmp	r6, r7
 800bc72:	d900      	bls.n	800bc76 <__ssputs_r+0x72>
 800bc74:	463e      	mov	r6, r7
 800bc76:	6820      	ldr	r0, [r4, #0]
 800bc78:	4632      	mov	r2, r6
 800bc7a:	4641      	mov	r1, r8
 800bc7c:	f000 fb7c 	bl	800c378 <memmove>
 800bc80:	68a3      	ldr	r3, [r4, #8]
 800bc82:	1b9b      	subs	r3, r3, r6
 800bc84:	60a3      	str	r3, [r4, #8]
 800bc86:	6823      	ldr	r3, [r4, #0]
 800bc88:	4433      	add	r3, r6
 800bc8a:	6023      	str	r3, [r4, #0]
 800bc8c:	2000      	movs	r0, #0
 800bc8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc92:	462a      	mov	r2, r5
 800bc94:	f000 ff3d 	bl	800cb12 <_realloc_r>
 800bc98:	4606      	mov	r6, r0
 800bc9a:	2800      	cmp	r0, #0
 800bc9c:	d1e0      	bne.n	800bc60 <__ssputs_r+0x5c>
 800bc9e:	6921      	ldr	r1, [r4, #16]
 800bca0:	4650      	mov	r0, sl
 800bca2:	f7fe fb81 	bl	800a3a8 <_free_r>
 800bca6:	230c      	movs	r3, #12
 800bca8:	f8ca 3000 	str.w	r3, [sl]
 800bcac:	89a3      	ldrh	r3, [r4, #12]
 800bcae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bcb2:	81a3      	strh	r3, [r4, #12]
 800bcb4:	f04f 30ff 	mov.w	r0, #4294967295
 800bcb8:	e7e9      	b.n	800bc8e <__ssputs_r+0x8a>
	...

0800bcbc <_svfiprintf_r>:
 800bcbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcc0:	4698      	mov	r8, r3
 800bcc2:	898b      	ldrh	r3, [r1, #12]
 800bcc4:	061b      	lsls	r3, r3, #24
 800bcc6:	b09d      	sub	sp, #116	@ 0x74
 800bcc8:	4607      	mov	r7, r0
 800bcca:	460d      	mov	r5, r1
 800bccc:	4614      	mov	r4, r2
 800bcce:	d510      	bpl.n	800bcf2 <_svfiprintf_r+0x36>
 800bcd0:	690b      	ldr	r3, [r1, #16]
 800bcd2:	b973      	cbnz	r3, 800bcf2 <_svfiprintf_r+0x36>
 800bcd4:	2140      	movs	r1, #64	@ 0x40
 800bcd6:	f7fe fbdb 	bl	800a490 <_malloc_r>
 800bcda:	6028      	str	r0, [r5, #0]
 800bcdc:	6128      	str	r0, [r5, #16]
 800bcde:	b930      	cbnz	r0, 800bcee <_svfiprintf_r+0x32>
 800bce0:	230c      	movs	r3, #12
 800bce2:	603b      	str	r3, [r7, #0]
 800bce4:	f04f 30ff 	mov.w	r0, #4294967295
 800bce8:	b01d      	add	sp, #116	@ 0x74
 800bcea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcee:	2340      	movs	r3, #64	@ 0x40
 800bcf0:	616b      	str	r3, [r5, #20]
 800bcf2:	2300      	movs	r3, #0
 800bcf4:	9309      	str	r3, [sp, #36]	@ 0x24
 800bcf6:	2320      	movs	r3, #32
 800bcf8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bcfc:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd00:	2330      	movs	r3, #48	@ 0x30
 800bd02:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bea0 <_svfiprintf_r+0x1e4>
 800bd06:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bd0a:	f04f 0901 	mov.w	r9, #1
 800bd0e:	4623      	mov	r3, r4
 800bd10:	469a      	mov	sl, r3
 800bd12:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd16:	b10a      	cbz	r2, 800bd1c <_svfiprintf_r+0x60>
 800bd18:	2a25      	cmp	r2, #37	@ 0x25
 800bd1a:	d1f9      	bne.n	800bd10 <_svfiprintf_r+0x54>
 800bd1c:	ebba 0b04 	subs.w	fp, sl, r4
 800bd20:	d00b      	beq.n	800bd3a <_svfiprintf_r+0x7e>
 800bd22:	465b      	mov	r3, fp
 800bd24:	4622      	mov	r2, r4
 800bd26:	4629      	mov	r1, r5
 800bd28:	4638      	mov	r0, r7
 800bd2a:	f7ff ff6b 	bl	800bc04 <__ssputs_r>
 800bd2e:	3001      	adds	r0, #1
 800bd30:	f000 80a7 	beq.w	800be82 <_svfiprintf_r+0x1c6>
 800bd34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bd36:	445a      	add	r2, fp
 800bd38:	9209      	str	r2, [sp, #36]	@ 0x24
 800bd3a:	f89a 3000 	ldrb.w	r3, [sl]
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	f000 809f 	beq.w	800be82 <_svfiprintf_r+0x1c6>
 800bd44:	2300      	movs	r3, #0
 800bd46:	f04f 32ff 	mov.w	r2, #4294967295
 800bd4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bd4e:	f10a 0a01 	add.w	sl, sl, #1
 800bd52:	9304      	str	r3, [sp, #16]
 800bd54:	9307      	str	r3, [sp, #28]
 800bd56:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bd5a:	931a      	str	r3, [sp, #104]	@ 0x68
 800bd5c:	4654      	mov	r4, sl
 800bd5e:	2205      	movs	r2, #5
 800bd60:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd64:	484e      	ldr	r0, [pc, #312]	@ (800bea0 <_svfiprintf_r+0x1e4>)
 800bd66:	f7f4 fa4b 	bl	8000200 <memchr>
 800bd6a:	9a04      	ldr	r2, [sp, #16]
 800bd6c:	b9d8      	cbnz	r0, 800bda6 <_svfiprintf_r+0xea>
 800bd6e:	06d0      	lsls	r0, r2, #27
 800bd70:	bf44      	itt	mi
 800bd72:	2320      	movmi	r3, #32
 800bd74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bd78:	0711      	lsls	r1, r2, #28
 800bd7a:	bf44      	itt	mi
 800bd7c:	232b      	movmi	r3, #43	@ 0x2b
 800bd7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bd82:	f89a 3000 	ldrb.w	r3, [sl]
 800bd86:	2b2a      	cmp	r3, #42	@ 0x2a
 800bd88:	d015      	beq.n	800bdb6 <_svfiprintf_r+0xfa>
 800bd8a:	9a07      	ldr	r2, [sp, #28]
 800bd8c:	4654      	mov	r4, sl
 800bd8e:	2000      	movs	r0, #0
 800bd90:	f04f 0c0a 	mov.w	ip, #10
 800bd94:	4621      	mov	r1, r4
 800bd96:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bd9a:	3b30      	subs	r3, #48	@ 0x30
 800bd9c:	2b09      	cmp	r3, #9
 800bd9e:	d94b      	bls.n	800be38 <_svfiprintf_r+0x17c>
 800bda0:	b1b0      	cbz	r0, 800bdd0 <_svfiprintf_r+0x114>
 800bda2:	9207      	str	r2, [sp, #28]
 800bda4:	e014      	b.n	800bdd0 <_svfiprintf_r+0x114>
 800bda6:	eba0 0308 	sub.w	r3, r0, r8
 800bdaa:	fa09 f303 	lsl.w	r3, r9, r3
 800bdae:	4313      	orrs	r3, r2
 800bdb0:	9304      	str	r3, [sp, #16]
 800bdb2:	46a2      	mov	sl, r4
 800bdb4:	e7d2      	b.n	800bd5c <_svfiprintf_r+0xa0>
 800bdb6:	9b03      	ldr	r3, [sp, #12]
 800bdb8:	1d19      	adds	r1, r3, #4
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	9103      	str	r1, [sp, #12]
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	bfbb      	ittet	lt
 800bdc2:	425b      	neglt	r3, r3
 800bdc4:	f042 0202 	orrlt.w	r2, r2, #2
 800bdc8:	9307      	strge	r3, [sp, #28]
 800bdca:	9307      	strlt	r3, [sp, #28]
 800bdcc:	bfb8      	it	lt
 800bdce:	9204      	strlt	r2, [sp, #16]
 800bdd0:	7823      	ldrb	r3, [r4, #0]
 800bdd2:	2b2e      	cmp	r3, #46	@ 0x2e
 800bdd4:	d10a      	bne.n	800bdec <_svfiprintf_r+0x130>
 800bdd6:	7863      	ldrb	r3, [r4, #1]
 800bdd8:	2b2a      	cmp	r3, #42	@ 0x2a
 800bdda:	d132      	bne.n	800be42 <_svfiprintf_r+0x186>
 800bddc:	9b03      	ldr	r3, [sp, #12]
 800bdde:	1d1a      	adds	r2, r3, #4
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	9203      	str	r2, [sp, #12]
 800bde4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bde8:	3402      	adds	r4, #2
 800bdea:	9305      	str	r3, [sp, #20]
 800bdec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800beb0 <_svfiprintf_r+0x1f4>
 800bdf0:	7821      	ldrb	r1, [r4, #0]
 800bdf2:	2203      	movs	r2, #3
 800bdf4:	4650      	mov	r0, sl
 800bdf6:	f7f4 fa03 	bl	8000200 <memchr>
 800bdfa:	b138      	cbz	r0, 800be0c <_svfiprintf_r+0x150>
 800bdfc:	9b04      	ldr	r3, [sp, #16]
 800bdfe:	eba0 000a 	sub.w	r0, r0, sl
 800be02:	2240      	movs	r2, #64	@ 0x40
 800be04:	4082      	lsls	r2, r0
 800be06:	4313      	orrs	r3, r2
 800be08:	3401      	adds	r4, #1
 800be0a:	9304      	str	r3, [sp, #16]
 800be0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be10:	4824      	ldr	r0, [pc, #144]	@ (800bea4 <_svfiprintf_r+0x1e8>)
 800be12:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800be16:	2206      	movs	r2, #6
 800be18:	f7f4 f9f2 	bl	8000200 <memchr>
 800be1c:	2800      	cmp	r0, #0
 800be1e:	d036      	beq.n	800be8e <_svfiprintf_r+0x1d2>
 800be20:	4b21      	ldr	r3, [pc, #132]	@ (800bea8 <_svfiprintf_r+0x1ec>)
 800be22:	bb1b      	cbnz	r3, 800be6c <_svfiprintf_r+0x1b0>
 800be24:	9b03      	ldr	r3, [sp, #12]
 800be26:	3307      	adds	r3, #7
 800be28:	f023 0307 	bic.w	r3, r3, #7
 800be2c:	3308      	adds	r3, #8
 800be2e:	9303      	str	r3, [sp, #12]
 800be30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be32:	4433      	add	r3, r6
 800be34:	9309      	str	r3, [sp, #36]	@ 0x24
 800be36:	e76a      	b.n	800bd0e <_svfiprintf_r+0x52>
 800be38:	fb0c 3202 	mla	r2, ip, r2, r3
 800be3c:	460c      	mov	r4, r1
 800be3e:	2001      	movs	r0, #1
 800be40:	e7a8      	b.n	800bd94 <_svfiprintf_r+0xd8>
 800be42:	2300      	movs	r3, #0
 800be44:	3401      	adds	r4, #1
 800be46:	9305      	str	r3, [sp, #20]
 800be48:	4619      	mov	r1, r3
 800be4a:	f04f 0c0a 	mov.w	ip, #10
 800be4e:	4620      	mov	r0, r4
 800be50:	f810 2b01 	ldrb.w	r2, [r0], #1
 800be54:	3a30      	subs	r2, #48	@ 0x30
 800be56:	2a09      	cmp	r2, #9
 800be58:	d903      	bls.n	800be62 <_svfiprintf_r+0x1a6>
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d0c6      	beq.n	800bdec <_svfiprintf_r+0x130>
 800be5e:	9105      	str	r1, [sp, #20]
 800be60:	e7c4      	b.n	800bdec <_svfiprintf_r+0x130>
 800be62:	fb0c 2101 	mla	r1, ip, r1, r2
 800be66:	4604      	mov	r4, r0
 800be68:	2301      	movs	r3, #1
 800be6a:	e7f0      	b.n	800be4e <_svfiprintf_r+0x192>
 800be6c:	ab03      	add	r3, sp, #12
 800be6e:	9300      	str	r3, [sp, #0]
 800be70:	462a      	mov	r2, r5
 800be72:	4b0e      	ldr	r3, [pc, #56]	@ (800beac <_svfiprintf_r+0x1f0>)
 800be74:	a904      	add	r1, sp, #16
 800be76:	4638      	mov	r0, r7
 800be78:	f7fc fae8 	bl	800844c <_printf_float>
 800be7c:	1c42      	adds	r2, r0, #1
 800be7e:	4606      	mov	r6, r0
 800be80:	d1d6      	bne.n	800be30 <_svfiprintf_r+0x174>
 800be82:	89ab      	ldrh	r3, [r5, #12]
 800be84:	065b      	lsls	r3, r3, #25
 800be86:	f53f af2d 	bmi.w	800bce4 <_svfiprintf_r+0x28>
 800be8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800be8c:	e72c      	b.n	800bce8 <_svfiprintf_r+0x2c>
 800be8e:	ab03      	add	r3, sp, #12
 800be90:	9300      	str	r3, [sp, #0]
 800be92:	462a      	mov	r2, r5
 800be94:	4b05      	ldr	r3, [pc, #20]	@ (800beac <_svfiprintf_r+0x1f0>)
 800be96:	a904      	add	r1, sp, #16
 800be98:	4638      	mov	r0, r7
 800be9a:	f7fc fd6f 	bl	800897c <_printf_i>
 800be9e:	e7ed      	b.n	800be7c <_svfiprintf_r+0x1c0>
 800bea0:	0800d61d 	.word	0x0800d61d
 800bea4:	0800d627 	.word	0x0800d627
 800bea8:	0800844d 	.word	0x0800844d
 800beac:	0800bc05 	.word	0x0800bc05
 800beb0:	0800d623 	.word	0x0800d623

0800beb4 <__sfputc_r>:
 800beb4:	6893      	ldr	r3, [r2, #8]
 800beb6:	3b01      	subs	r3, #1
 800beb8:	2b00      	cmp	r3, #0
 800beba:	b410      	push	{r4}
 800bebc:	6093      	str	r3, [r2, #8]
 800bebe:	da08      	bge.n	800bed2 <__sfputc_r+0x1e>
 800bec0:	6994      	ldr	r4, [r2, #24]
 800bec2:	42a3      	cmp	r3, r4
 800bec4:	db01      	blt.n	800beca <__sfputc_r+0x16>
 800bec6:	290a      	cmp	r1, #10
 800bec8:	d103      	bne.n	800bed2 <__sfputc_r+0x1e>
 800beca:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bece:	f7fd bacc 	b.w	800946a <__swbuf_r>
 800bed2:	6813      	ldr	r3, [r2, #0]
 800bed4:	1c58      	adds	r0, r3, #1
 800bed6:	6010      	str	r0, [r2, #0]
 800bed8:	7019      	strb	r1, [r3, #0]
 800beda:	4608      	mov	r0, r1
 800bedc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bee0:	4770      	bx	lr

0800bee2 <__sfputs_r>:
 800bee2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bee4:	4606      	mov	r6, r0
 800bee6:	460f      	mov	r7, r1
 800bee8:	4614      	mov	r4, r2
 800beea:	18d5      	adds	r5, r2, r3
 800beec:	42ac      	cmp	r4, r5
 800beee:	d101      	bne.n	800bef4 <__sfputs_r+0x12>
 800bef0:	2000      	movs	r0, #0
 800bef2:	e007      	b.n	800bf04 <__sfputs_r+0x22>
 800bef4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bef8:	463a      	mov	r2, r7
 800befa:	4630      	mov	r0, r6
 800befc:	f7ff ffda 	bl	800beb4 <__sfputc_r>
 800bf00:	1c43      	adds	r3, r0, #1
 800bf02:	d1f3      	bne.n	800beec <__sfputs_r+0xa>
 800bf04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bf08 <_vfiprintf_r>:
 800bf08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf0c:	460d      	mov	r5, r1
 800bf0e:	b09d      	sub	sp, #116	@ 0x74
 800bf10:	4614      	mov	r4, r2
 800bf12:	4698      	mov	r8, r3
 800bf14:	4606      	mov	r6, r0
 800bf16:	b118      	cbz	r0, 800bf20 <_vfiprintf_r+0x18>
 800bf18:	6a03      	ldr	r3, [r0, #32]
 800bf1a:	b90b      	cbnz	r3, 800bf20 <_vfiprintf_r+0x18>
 800bf1c:	f7fd f8e6 	bl	80090ec <__sinit>
 800bf20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bf22:	07d9      	lsls	r1, r3, #31
 800bf24:	d405      	bmi.n	800bf32 <_vfiprintf_r+0x2a>
 800bf26:	89ab      	ldrh	r3, [r5, #12]
 800bf28:	059a      	lsls	r2, r3, #22
 800bf2a:	d402      	bmi.n	800bf32 <_vfiprintf_r+0x2a>
 800bf2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf2e:	f7fd fbae 	bl	800968e <__retarget_lock_acquire_recursive>
 800bf32:	89ab      	ldrh	r3, [r5, #12]
 800bf34:	071b      	lsls	r3, r3, #28
 800bf36:	d501      	bpl.n	800bf3c <_vfiprintf_r+0x34>
 800bf38:	692b      	ldr	r3, [r5, #16]
 800bf3a:	b99b      	cbnz	r3, 800bf64 <_vfiprintf_r+0x5c>
 800bf3c:	4629      	mov	r1, r5
 800bf3e:	4630      	mov	r0, r6
 800bf40:	f7fd fad2 	bl	80094e8 <__swsetup_r>
 800bf44:	b170      	cbz	r0, 800bf64 <_vfiprintf_r+0x5c>
 800bf46:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bf48:	07dc      	lsls	r4, r3, #31
 800bf4a:	d504      	bpl.n	800bf56 <_vfiprintf_r+0x4e>
 800bf4c:	f04f 30ff 	mov.w	r0, #4294967295
 800bf50:	b01d      	add	sp, #116	@ 0x74
 800bf52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf56:	89ab      	ldrh	r3, [r5, #12]
 800bf58:	0598      	lsls	r0, r3, #22
 800bf5a:	d4f7      	bmi.n	800bf4c <_vfiprintf_r+0x44>
 800bf5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf5e:	f7fd fb97 	bl	8009690 <__retarget_lock_release_recursive>
 800bf62:	e7f3      	b.n	800bf4c <_vfiprintf_r+0x44>
 800bf64:	2300      	movs	r3, #0
 800bf66:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf68:	2320      	movs	r3, #32
 800bf6a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bf6e:	f8cd 800c 	str.w	r8, [sp, #12]
 800bf72:	2330      	movs	r3, #48	@ 0x30
 800bf74:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c124 <_vfiprintf_r+0x21c>
 800bf78:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bf7c:	f04f 0901 	mov.w	r9, #1
 800bf80:	4623      	mov	r3, r4
 800bf82:	469a      	mov	sl, r3
 800bf84:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf88:	b10a      	cbz	r2, 800bf8e <_vfiprintf_r+0x86>
 800bf8a:	2a25      	cmp	r2, #37	@ 0x25
 800bf8c:	d1f9      	bne.n	800bf82 <_vfiprintf_r+0x7a>
 800bf8e:	ebba 0b04 	subs.w	fp, sl, r4
 800bf92:	d00b      	beq.n	800bfac <_vfiprintf_r+0xa4>
 800bf94:	465b      	mov	r3, fp
 800bf96:	4622      	mov	r2, r4
 800bf98:	4629      	mov	r1, r5
 800bf9a:	4630      	mov	r0, r6
 800bf9c:	f7ff ffa1 	bl	800bee2 <__sfputs_r>
 800bfa0:	3001      	adds	r0, #1
 800bfa2:	f000 80a7 	beq.w	800c0f4 <_vfiprintf_r+0x1ec>
 800bfa6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bfa8:	445a      	add	r2, fp
 800bfaa:	9209      	str	r2, [sp, #36]	@ 0x24
 800bfac:	f89a 3000 	ldrb.w	r3, [sl]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	f000 809f 	beq.w	800c0f4 <_vfiprintf_r+0x1ec>
 800bfb6:	2300      	movs	r3, #0
 800bfb8:	f04f 32ff 	mov.w	r2, #4294967295
 800bfbc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bfc0:	f10a 0a01 	add.w	sl, sl, #1
 800bfc4:	9304      	str	r3, [sp, #16]
 800bfc6:	9307      	str	r3, [sp, #28]
 800bfc8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bfcc:	931a      	str	r3, [sp, #104]	@ 0x68
 800bfce:	4654      	mov	r4, sl
 800bfd0:	2205      	movs	r2, #5
 800bfd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfd6:	4853      	ldr	r0, [pc, #332]	@ (800c124 <_vfiprintf_r+0x21c>)
 800bfd8:	f7f4 f912 	bl	8000200 <memchr>
 800bfdc:	9a04      	ldr	r2, [sp, #16]
 800bfde:	b9d8      	cbnz	r0, 800c018 <_vfiprintf_r+0x110>
 800bfe0:	06d1      	lsls	r1, r2, #27
 800bfe2:	bf44      	itt	mi
 800bfe4:	2320      	movmi	r3, #32
 800bfe6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bfea:	0713      	lsls	r3, r2, #28
 800bfec:	bf44      	itt	mi
 800bfee:	232b      	movmi	r3, #43	@ 0x2b
 800bff0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bff4:	f89a 3000 	ldrb.w	r3, [sl]
 800bff8:	2b2a      	cmp	r3, #42	@ 0x2a
 800bffa:	d015      	beq.n	800c028 <_vfiprintf_r+0x120>
 800bffc:	9a07      	ldr	r2, [sp, #28]
 800bffe:	4654      	mov	r4, sl
 800c000:	2000      	movs	r0, #0
 800c002:	f04f 0c0a 	mov.w	ip, #10
 800c006:	4621      	mov	r1, r4
 800c008:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c00c:	3b30      	subs	r3, #48	@ 0x30
 800c00e:	2b09      	cmp	r3, #9
 800c010:	d94b      	bls.n	800c0aa <_vfiprintf_r+0x1a2>
 800c012:	b1b0      	cbz	r0, 800c042 <_vfiprintf_r+0x13a>
 800c014:	9207      	str	r2, [sp, #28]
 800c016:	e014      	b.n	800c042 <_vfiprintf_r+0x13a>
 800c018:	eba0 0308 	sub.w	r3, r0, r8
 800c01c:	fa09 f303 	lsl.w	r3, r9, r3
 800c020:	4313      	orrs	r3, r2
 800c022:	9304      	str	r3, [sp, #16]
 800c024:	46a2      	mov	sl, r4
 800c026:	e7d2      	b.n	800bfce <_vfiprintf_r+0xc6>
 800c028:	9b03      	ldr	r3, [sp, #12]
 800c02a:	1d19      	adds	r1, r3, #4
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	9103      	str	r1, [sp, #12]
 800c030:	2b00      	cmp	r3, #0
 800c032:	bfbb      	ittet	lt
 800c034:	425b      	neglt	r3, r3
 800c036:	f042 0202 	orrlt.w	r2, r2, #2
 800c03a:	9307      	strge	r3, [sp, #28]
 800c03c:	9307      	strlt	r3, [sp, #28]
 800c03e:	bfb8      	it	lt
 800c040:	9204      	strlt	r2, [sp, #16]
 800c042:	7823      	ldrb	r3, [r4, #0]
 800c044:	2b2e      	cmp	r3, #46	@ 0x2e
 800c046:	d10a      	bne.n	800c05e <_vfiprintf_r+0x156>
 800c048:	7863      	ldrb	r3, [r4, #1]
 800c04a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c04c:	d132      	bne.n	800c0b4 <_vfiprintf_r+0x1ac>
 800c04e:	9b03      	ldr	r3, [sp, #12]
 800c050:	1d1a      	adds	r2, r3, #4
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	9203      	str	r2, [sp, #12]
 800c056:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c05a:	3402      	adds	r4, #2
 800c05c:	9305      	str	r3, [sp, #20]
 800c05e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c134 <_vfiprintf_r+0x22c>
 800c062:	7821      	ldrb	r1, [r4, #0]
 800c064:	2203      	movs	r2, #3
 800c066:	4650      	mov	r0, sl
 800c068:	f7f4 f8ca 	bl	8000200 <memchr>
 800c06c:	b138      	cbz	r0, 800c07e <_vfiprintf_r+0x176>
 800c06e:	9b04      	ldr	r3, [sp, #16]
 800c070:	eba0 000a 	sub.w	r0, r0, sl
 800c074:	2240      	movs	r2, #64	@ 0x40
 800c076:	4082      	lsls	r2, r0
 800c078:	4313      	orrs	r3, r2
 800c07a:	3401      	adds	r4, #1
 800c07c:	9304      	str	r3, [sp, #16]
 800c07e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c082:	4829      	ldr	r0, [pc, #164]	@ (800c128 <_vfiprintf_r+0x220>)
 800c084:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c088:	2206      	movs	r2, #6
 800c08a:	f7f4 f8b9 	bl	8000200 <memchr>
 800c08e:	2800      	cmp	r0, #0
 800c090:	d03f      	beq.n	800c112 <_vfiprintf_r+0x20a>
 800c092:	4b26      	ldr	r3, [pc, #152]	@ (800c12c <_vfiprintf_r+0x224>)
 800c094:	bb1b      	cbnz	r3, 800c0de <_vfiprintf_r+0x1d6>
 800c096:	9b03      	ldr	r3, [sp, #12]
 800c098:	3307      	adds	r3, #7
 800c09a:	f023 0307 	bic.w	r3, r3, #7
 800c09e:	3308      	adds	r3, #8
 800c0a0:	9303      	str	r3, [sp, #12]
 800c0a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0a4:	443b      	add	r3, r7
 800c0a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c0a8:	e76a      	b.n	800bf80 <_vfiprintf_r+0x78>
 800c0aa:	fb0c 3202 	mla	r2, ip, r2, r3
 800c0ae:	460c      	mov	r4, r1
 800c0b0:	2001      	movs	r0, #1
 800c0b2:	e7a8      	b.n	800c006 <_vfiprintf_r+0xfe>
 800c0b4:	2300      	movs	r3, #0
 800c0b6:	3401      	adds	r4, #1
 800c0b8:	9305      	str	r3, [sp, #20]
 800c0ba:	4619      	mov	r1, r3
 800c0bc:	f04f 0c0a 	mov.w	ip, #10
 800c0c0:	4620      	mov	r0, r4
 800c0c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c0c6:	3a30      	subs	r2, #48	@ 0x30
 800c0c8:	2a09      	cmp	r2, #9
 800c0ca:	d903      	bls.n	800c0d4 <_vfiprintf_r+0x1cc>
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d0c6      	beq.n	800c05e <_vfiprintf_r+0x156>
 800c0d0:	9105      	str	r1, [sp, #20]
 800c0d2:	e7c4      	b.n	800c05e <_vfiprintf_r+0x156>
 800c0d4:	fb0c 2101 	mla	r1, ip, r1, r2
 800c0d8:	4604      	mov	r4, r0
 800c0da:	2301      	movs	r3, #1
 800c0dc:	e7f0      	b.n	800c0c0 <_vfiprintf_r+0x1b8>
 800c0de:	ab03      	add	r3, sp, #12
 800c0e0:	9300      	str	r3, [sp, #0]
 800c0e2:	462a      	mov	r2, r5
 800c0e4:	4b12      	ldr	r3, [pc, #72]	@ (800c130 <_vfiprintf_r+0x228>)
 800c0e6:	a904      	add	r1, sp, #16
 800c0e8:	4630      	mov	r0, r6
 800c0ea:	f7fc f9af 	bl	800844c <_printf_float>
 800c0ee:	4607      	mov	r7, r0
 800c0f0:	1c78      	adds	r0, r7, #1
 800c0f2:	d1d6      	bne.n	800c0a2 <_vfiprintf_r+0x19a>
 800c0f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c0f6:	07d9      	lsls	r1, r3, #31
 800c0f8:	d405      	bmi.n	800c106 <_vfiprintf_r+0x1fe>
 800c0fa:	89ab      	ldrh	r3, [r5, #12]
 800c0fc:	059a      	lsls	r2, r3, #22
 800c0fe:	d402      	bmi.n	800c106 <_vfiprintf_r+0x1fe>
 800c100:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c102:	f7fd fac5 	bl	8009690 <__retarget_lock_release_recursive>
 800c106:	89ab      	ldrh	r3, [r5, #12]
 800c108:	065b      	lsls	r3, r3, #25
 800c10a:	f53f af1f 	bmi.w	800bf4c <_vfiprintf_r+0x44>
 800c10e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c110:	e71e      	b.n	800bf50 <_vfiprintf_r+0x48>
 800c112:	ab03      	add	r3, sp, #12
 800c114:	9300      	str	r3, [sp, #0]
 800c116:	462a      	mov	r2, r5
 800c118:	4b05      	ldr	r3, [pc, #20]	@ (800c130 <_vfiprintf_r+0x228>)
 800c11a:	a904      	add	r1, sp, #16
 800c11c:	4630      	mov	r0, r6
 800c11e:	f7fc fc2d 	bl	800897c <_printf_i>
 800c122:	e7e4      	b.n	800c0ee <_vfiprintf_r+0x1e6>
 800c124:	0800d61d 	.word	0x0800d61d
 800c128:	0800d627 	.word	0x0800d627
 800c12c:	0800844d 	.word	0x0800844d
 800c130:	0800bee3 	.word	0x0800bee3
 800c134:	0800d623 	.word	0x0800d623

0800c138 <__sflush_r>:
 800c138:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c13c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c140:	0716      	lsls	r6, r2, #28
 800c142:	4605      	mov	r5, r0
 800c144:	460c      	mov	r4, r1
 800c146:	d454      	bmi.n	800c1f2 <__sflush_r+0xba>
 800c148:	684b      	ldr	r3, [r1, #4]
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	dc02      	bgt.n	800c154 <__sflush_r+0x1c>
 800c14e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c150:	2b00      	cmp	r3, #0
 800c152:	dd48      	ble.n	800c1e6 <__sflush_r+0xae>
 800c154:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c156:	2e00      	cmp	r6, #0
 800c158:	d045      	beq.n	800c1e6 <__sflush_r+0xae>
 800c15a:	2300      	movs	r3, #0
 800c15c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c160:	682f      	ldr	r7, [r5, #0]
 800c162:	6a21      	ldr	r1, [r4, #32]
 800c164:	602b      	str	r3, [r5, #0]
 800c166:	d030      	beq.n	800c1ca <__sflush_r+0x92>
 800c168:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c16a:	89a3      	ldrh	r3, [r4, #12]
 800c16c:	0759      	lsls	r1, r3, #29
 800c16e:	d505      	bpl.n	800c17c <__sflush_r+0x44>
 800c170:	6863      	ldr	r3, [r4, #4]
 800c172:	1ad2      	subs	r2, r2, r3
 800c174:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c176:	b10b      	cbz	r3, 800c17c <__sflush_r+0x44>
 800c178:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c17a:	1ad2      	subs	r2, r2, r3
 800c17c:	2300      	movs	r3, #0
 800c17e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c180:	6a21      	ldr	r1, [r4, #32]
 800c182:	4628      	mov	r0, r5
 800c184:	47b0      	blx	r6
 800c186:	1c43      	adds	r3, r0, #1
 800c188:	89a3      	ldrh	r3, [r4, #12]
 800c18a:	d106      	bne.n	800c19a <__sflush_r+0x62>
 800c18c:	6829      	ldr	r1, [r5, #0]
 800c18e:	291d      	cmp	r1, #29
 800c190:	d82b      	bhi.n	800c1ea <__sflush_r+0xb2>
 800c192:	4a2a      	ldr	r2, [pc, #168]	@ (800c23c <__sflush_r+0x104>)
 800c194:	40ca      	lsrs	r2, r1
 800c196:	07d6      	lsls	r6, r2, #31
 800c198:	d527      	bpl.n	800c1ea <__sflush_r+0xb2>
 800c19a:	2200      	movs	r2, #0
 800c19c:	6062      	str	r2, [r4, #4]
 800c19e:	04d9      	lsls	r1, r3, #19
 800c1a0:	6922      	ldr	r2, [r4, #16]
 800c1a2:	6022      	str	r2, [r4, #0]
 800c1a4:	d504      	bpl.n	800c1b0 <__sflush_r+0x78>
 800c1a6:	1c42      	adds	r2, r0, #1
 800c1a8:	d101      	bne.n	800c1ae <__sflush_r+0x76>
 800c1aa:	682b      	ldr	r3, [r5, #0]
 800c1ac:	b903      	cbnz	r3, 800c1b0 <__sflush_r+0x78>
 800c1ae:	6560      	str	r0, [r4, #84]	@ 0x54
 800c1b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c1b2:	602f      	str	r7, [r5, #0]
 800c1b4:	b1b9      	cbz	r1, 800c1e6 <__sflush_r+0xae>
 800c1b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c1ba:	4299      	cmp	r1, r3
 800c1bc:	d002      	beq.n	800c1c4 <__sflush_r+0x8c>
 800c1be:	4628      	mov	r0, r5
 800c1c0:	f7fe f8f2 	bl	800a3a8 <_free_r>
 800c1c4:	2300      	movs	r3, #0
 800c1c6:	6363      	str	r3, [r4, #52]	@ 0x34
 800c1c8:	e00d      	b.n	800c1e6 <__sflush_r+0xae>
 800c1ca:	2301      	movs	r3, #1
 800c1cc:	4628      	mov	r0, r5
 800c1ce:	47b0      	blx	r6
 800c1d0:	4602      	mov	r2, r0
 800c1d2:	1c50      	adds	r0, r2, #1
 800c1d4:	d1c9      	bne.n	800c16a <__sflush_r+0x32>
 800c1d6:	682b      	ldr	r3, [r5, #0]
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d0c6      	beq.n	800c16a <__sflush_r+0x32>
 800c1dc:	2b1d      	cmp	r3, #29
 800c1de:	d001      	beq.n	800c1e4 <__sflush_r+0xac>
 800c1e0:	2b16      	cmp	r3, #22
 800c1e2:	d11e      	bne.n	800c222 <__sflush_r+0xea>
 800c1e4:	602f      	str	r7, [r5, #0]
 800c1e6:	2000      	movs	r0, #0
 800c1e8:	e022      	b.n	800c230 <__sflush_r+0xf8>
 800c1ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c1ee:	b21b      	sxth	r3, r3
 800c1f0:	e01b      	b.n	800c22a <__sflush_r+0xf2>
 800c1f2:	690f      	ldr	r7, [r1, #16]
 800c1f4:	2f00      	cmp	r7, #0
 800c1f6:	d0f6      	beq.n	800c1e6 <__sflush_r+0xae>
 800c1f8:	0793      	lsls	r3, r2, #30
 800c1fa:	680e      	ldr	r6, [r1, #0]
 800c1fc:	bf08      	it	eq
 800c1fe:	694b      	ldreq	r3, [r1, #20]
 800c200:	600f      	str	r7, [r1, #0]
 800c202:	bf18      	it	ne
 800c204:	2300      	movne	r3, #0
 800c206:	eba6 0807 	sub.w	r8, r6, r7
 800c20a:	608b      	str	r3, [r1, #8]
 800c20c:	f1b8 0f00 	cmp.w	r8, #0
 800c210:	dde9      	ble.n	800c1e6 <__sflush_r+0xae>
 800c212:	6a21      	ldr	r1, [r4, #32]
 800c214:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c216:	4643      	mov	r3, r8
 800c218:	463a      	mov	r2, r7
 800c21a:	4628      	mov	r0, r5
 800c21c:	47b0      	blx	r6
 800c21e:	2800      	cmp	r0, #0
 800c220:	dc08      	bgt.n	800c234 <__sflush_r+0xfc>
 800c222:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c226:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c22a:	81a3      	strh	r3, [r4, #12]
 800c22c:	f04f 30ff 	mov.w	r0, #4294967295
 800c230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c234:	4407      	add	r7, r0
 800c236:	eba8 0800 	sub.w	r8, r8, r0
 800c23a:	e7e7      	b.n	800c20c <__sflush_r+0xd4>
 800c23c:	20400001 	.word	0x20400001

0800c240 <_fflush_r>:
 800c240:	b538      	push	{r3, r4, r5, lr}
 800c242:	690b      	ldr	r3, [r1, #16]
 800c244:	4605      	mov	r5, r0
 800c246:	460c      	mov	r4, r1
 800c248:	b913      	cbnz	r3, 800c250 <_fflush_r+0x10>
 800c24a:	2500      	movs	r5, #0
 800c24c:	4628      	mov	r0, r5
 800c24e:	bd38      	pop	{r3, r4, r5, pc}
 800c250:	b118      	cbz	r0, 800c25a <_fflush_r+0x1a>
 800c252:	6a03      	ldr	r3, [r0, #32]
 800c254:	b90b      	cbnz	r3, 800c25a <_fflush_r+0x1a>
 800c256:	f7fc ff49 	bl	80090ec <__sinit>
 800c25a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d0f3      	beq.n	800c24a <_fflush_r+0xa>
 800c262:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c264:	07d0      	lsls	r0, r2, #31
 800c266:	d404      	bmi.n	800c272 <_fflush_r+0x32>
 800c268:	0599      	lsls	r1, r3, #22
 800c26a:	d402      	bmi.n	800c272 <_fflush_r+0x32>
 800c26c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c26e:	f7fd fa0e 	bl	800968e <__retarget_lock_acquire_recursive>
 800c272:	4628      	mov	r0, r5
 800c274:	4621      	mov	r1, r4
 800c276:	f7ff ff5f 	bl	800c138 <__sflush_r>
 800c27a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c27c:	07da      	lsls	r2, r3, #31
 800c27e:	4605      	mov	r5, r0
 800c280:	d4e4      	bmi.n	800c24c <_fflush_r+0xc>
 800c282:	89a3      	ldrh	r3, [r4, #12]
 800c284:	059b      	lsls	r3, r3, #22
 800c286:	d4e1      	bmi.n	800c24c <_fflush_r+0xc>
 800c288:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c28a:	f7fd fa01 	bl	8009690 <__retarget_lock_release_recursive>
 800c28e:	e7dd      	b.n	800c24c <_fflush_r+0xc>

0800c290 <fiprintf>:
 800c290:	b40e      	push	{r1, r2, r3}
 800c292:	b503      	push	{r0, r1, lr}
 800c294:	4601      	mov	r1, r0
 800c296:	ab03      	add	r3, sp, #12
 800c298:	4805      	ldr	r0, [pc, #20]	@ (800c2b0 <fiprintf+0x20>)
 800c29a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c29e:	6800      	ldr	r0, [r0, #0]
 800c2a0:	9301      	str	r3, [sp, #4]
 800c2a2:	f7ff fe31 	bl	800bf08 <_vfiprintf_r>
 800c2a6:	b002      	add	sp, #8
 800c2a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800c2ac:	b003      	add	sp, #12
 800c2ae:	4770      	bx	lr
 800c2b0:	200000c0 	.word	0x200000c0

0800c2b4 <__swhatbuf_r>:
 800c2b4:	b570      	push	{r4, r5, r6, lr}
 800c2b6:	460c      	mov	r4, r1
 800c2b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2bc:	2900      	cmp	r1, #0
 800c2be:	b096      	sub	sp, #88	@ 0x58
 800c2c0:	4615      	mov	r5, r2
 800c2c2:	461e      	mov	r6, r3
 800c2c4:	da0d      	bge.n	800c2e2 <__swhatbuf_r+0x2e>
 800c2c6:	89a3      	ldrh	r3, [r4, #12]
 800c2c8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c2cc:	f04f 0100 	mov.w	r1, #0
 800c2d0:	bf14      	ite	ne
 800c2d2:	2340      	movne	r3, #64	@ 0x40
 800c2d4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c2d8:	2000      	movs	r0, #0
 800c2da:	6031      	str	r1, [r6, #0]
 800c2dc:	602b      	str	r3, [r5, #0]
 800c2de:	b016      	add	sp, #88	@ 0x58
 800c2e0:	bd70      	pop	{r4, r5, r6, pc}
 800c2e2:	466a      	mov	r2, sp
 800c2e4:	f000 f874 	bl	800c3d0 <_fstat_r>
 800c2e8:	2800      	cmp	r0, #0
 800c2ea:	dbec      	blt.n	800c2c6 <__swhatbuf_r+0x12>
 800c2ec:	9901      	ldr	r1, [sp, #4]
 800c2ee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c2f2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c2f6:	4259      	negs	r1, r3
 800c2f8:	4159      	adcs	r1, r3
 800c2fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c2fe:	e7eb      	b.n	800c2d8 <__swhatbuf_r+0x24>

0800c300 <__smakebuf_r>:
 800c300:	898b      	ldrh	r3, [r1, #12]
 800c302:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c304:	079d      	lsls	r5, r3, #30
 800c306:	4606      	mov	r6, r0
 800c308:	460c      	mov	r4, r1
 800c30a:	d507      	bpl.n	800c31c <__smakebuf_r+0x1c>
 800c30c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c310:	6023      	str	r3, [r4, #0]
 800c312:	6123      	str	r3, [r4, #16]
 800c314:	2301      	movs	r3, #1
 800c316:	6163      	str	r3, [r4, #20]
 800c318:	b003      	add	sp, #12
 800c31a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c31c:	ab01      	add	r3, sp, #4
 800c31e:	466a      	mov	r2, sp
 800c320:	f7ff ffc8 	bl	800c2b4 <__swhatbuf_r>
 800c324:	9f00      	ldr	r7, [sp, #0]
 800c326:	4605      	mov	r5, r0
 800c328:	4639      	mov	r1, r7
 800c32a:	4630      	mov	r0, r6
 800c32c:	f7fe f8b0 	bl	800a490 <_malloc_r>
 800c330:	b948      	cbnz	r0, 800c346 <__smakebuf_r+0x46>
 800c332:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c336:	059a      	lsls	r2, r3, #22
 800c338:	d4ee      	bmi.n	800c318 <__smakebuf_r+0x18>
 800c33a:	f023 0303 	bic.w	r3, r3, #3
 800c33e:	f043 0302 	orr.w	r3, r3, #2
 800c342:	81a3      	strh	r3, [r4, #12]
 800c344:	e7e2      	b.n	800c30c <__smakebuf_r+0xc>
 800c346:	89a3      	ldrh	r3, [r4, #12]
 800c348:	6020      	str	r0, [r4, #0]
 800c34a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c34e:	81a3      	strh	r3, [r4, #12]
 800c350:	9b01      	ldr	r3, [sp, #4]
 800c352:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c356:	b15b      	cbz	r3, 800c370 <__smakebuf_r+0x70>
 800c358:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c35c:	4630      	mov	r0, r6
 800c35e:	f000 f849 	bl	800c3f4 <_isatty_r>
 800c362:	b128      	cbz	r0, 800c370 <__smakebuf_r+0x70>
 800c364:	89a3      	ldrh	r3, [r4, #12]
 800c366:	f023 0303 	bic.w	r3, r3, #3
 800c36a:	f043 0301 	orr.w	r3, r3, #1
 800c36e:	81a3      	strh	r3, [r4, #12]
 800c370:	89a3      	ldrh	r3, [r4, #12]
 800c372:	431d      	orrs	r5, r3
 800c374:	81a5      	strh	r5, [r4, #12]
 800c376:	e7cf      	b.n	800c318 <__smakebuf_r+0x18>

0800c378 <memmove>:
 800c378:	4288      	cmp	r0, r1
 800c37a:	b510      	push	{r4, lr}
 800c37c:	eb01 0402 	add.w	r4, r1, r2
 800c380:	d902      	bls.n	800c388 <memmove+0x10>
 800c382:	4284      	cmp	r4, r0
 800c384:	4623      	mov	r3, r4
 800c386:	d807      	bhi.n	800c398 <memmove+0x20>
 800c388:	1e43      	subs	r3, r0, #1
 800c38a:	42a1      	cmp	r1, r4
 800c38c:	d008      	beq.n	800c3a0 <memmove+0x28>
 800c38e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c392:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c396:	e7f8      	b.n	800c38a <memmove+0x12>
 800c398:	4402      	add	r2, r0
 800c39a:	4601      	mov	r1, r0
 800c39c:	428a      	cmp	r2, r1
 800c39e:	d100      	bne.n	800c3a2 <memmove+0x2a>
 800c3a0:	bd10      	pop	{r4, pc}
 800c3a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c3a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c3aa:	e7f7      	b.n	800c39c <memmove+0x24>

0800c3ac <strncmp>:
 800c3ac:	b510      	push	{r4, lr}
 800c3ae:	b16a      	cbz	r2, 800c3cc <strncmp+0x20>
 800c3b0:	3901      	subs	r1, #1
 800c3b2:	1884      	adds	r4, r0, r2
 800c3b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c3b8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c3bc:	429a      	cmp	r2, r3
 800c3be:	d103      	bne.n	800c3c8 <strncmp+0x1c>
 800c3c0:	42a0      	cmp	r0, r4
 800c3c2:	d001      	beq.n	800c3c8 <strncmp+0x1c>
 800c3c4:	2a00      	cmp	r2, #0
 800c3c6:	d1f5      	bne.n	800c3b4 <strncmp+0x8>
 800c3c8:	1ad0      	subs	r0, r2, r3
 800c3ca:	bd10      	pop	{r4, pc}
 800c3cc:	4610      	mov	r0, r2
 800c3ce:	e7fc      	b.n	800c3ca <strncmp+0x1e>

0800c3d0 <_fstat_r>:
 800c3d0:	b538      	push	{r3, r4, r5, lr}
 800c3d2:	4d07      	ldr	r5, [pc, #28]	@ (800c3f0 <_fstat_r+0x20>)
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	4604      	mov	r4, r0
 800c3d8:	4608      	mov	r0, r1
 800c3da:	4611      	mov	r1, r2
 800c3dc:	602b      	str	r3, [r5, #0]
 800c3de:	f7f6 f80b 	bl	80023f8 <_fstat>
 800c3e2:	1c43      	adds	r3, r0, #1
 800c3e4:	d102      	bne.n	800c3ec <_fstat_r+0x1c>
 800c3e6:	682b      	ldr	r3, [r5, #0]
 800c3e8:	b103      	cbz	r3, 800c3ec <_fstat_r+0x1c>
 800c3ea:	6023      	str	r3, [r4, #0]
 800c3ec:	bd38      	pop	{r3, r4, r5, pc}
 800c3ee:	bf00      	nop
 800c3f0:	20000d18 	.word	0x20000d18

0800c3f4 <_isatty_r>:
 800c3f4:	b538      	push	{r3, r4, r5, lr}
 800c3f6:	4d06      	ldr	r5, [pc, #24]	@ (800c410 <_isatty_r+0x1c>)
 800c3f8:	2300      	movs	r3, #0
 800c3fa:	4604      	mov	r4, r0
 800c3fc:	4608      	mov	r0, r1
 800c3fe:	602b      	str	r3, [r5, #0]
 800c400:	f7f6 f80a 	bl	8002418 <_isatty>
 800c404:	1c43      	adds	r3, r0, #1
 800c406:	d102      	bne.n	800c40e <_isatty_r+0x1a>
 800c408:	682b      	ldr	r3, [r5, #0]
 800c40a:	b103      	cbz	r3, 800c40e <_isatty_r+0x1a>
 800c40c:	6023      	str	r3, [r4, #0]
 800c40e:	bd38      	pop	{r3, r4, r5, pc}
 800c410:	20000d18 	.word	0x20000d18

0800c414 <_sbrk_r>:
 800c414:	b538      	push	{r3, r4, r5, lr}
 800c416:	4d06      	ldr	r5, [pc, #24]	@ (800c430 <_sbrk_r+0x1c>)
 800c418:	2300      	movs	r3, #0
 800c41a:	4604      	mov	r4, r0
 800c41c:	4608      	mov	r0, r1
 800c41e:	602b      	str	r3, [r5, #0]
 800c420:	f7f6 f812 	bl	8002448 <_sbrk>
 800c424:	1c43      	adds	r3, r0, #1
 800c426:	d102      	bne.n	800c42e <_sbrk_r+0x1a>
 800c428:	682b      	ldr	r3, [r5, #0]
 800c42a:	b103      	cbz	r3, 800c42e <_sbrk_r+0x1a>
 800c42c:	6023      	str	r3, [r4, #0]
 800c42e:	bd38      	pop	{r3, r4, r5, pc}
 800c430:	20000d18 	.word	0x20000d18
 800c434:	00000000 	.word	0x00000000

0800c438 <nan>:
 800c438:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c440 <nan+0x8>
 800c43c:	4770      	bx	lr
 800c43e:	bf00      	nop
 800c440:	00000000 	.word	0x00000000
 800c444:	7ff80000 	.word	0x7ff80000

0800c448 <abort>:
 800c448:	b508      	push	{r3, lr}
 800c44a:	2006      	movs	r0, #6
 800c44c:	f000 fbc4 	bl	800cbd8 <raise>
 800c450:	2001      	movs	r0, #1
 800c452:	f7f5 ff9d 	bl	8002390 <_exit>

0800c456 <_calloc_r>:
 800c456:	b570      	push	{r4, r5, r6, lr}
 800c458:	fba1 5402 	umull	r5, r4, r1, r2
 800c45c:	b934      	cbnz	r4, 800c46c <_calloc_r+0x16>
 800c45e:	4629      	mov	r1, r5
 800c460:	f7fe f816 	bl	800a490 <_malloc_r>
 800c464:	4606      	mov	r6, r0
 800c466:	b928      	cbnz	r0, 800c474 <_calloc_r+0x1e>
 800c468:	4630      	mov	r0, r6
 800c46a:	bd70      	pop	{r4, r5, r6, pc}
 800c46c:	220c      	movs	r2, #12
 800c46e:	6002      	str	r2, [r0, #0]
 800c470:	2600      	movs	r6, #0
 800c472:	e7f9      	b.n	800c468 <_calloc_r+0x12>
 800c474:	462a      	mov	r2, r5
 800c476:	4621      	mov	r1, r4
 800c478:	f7fd f88c 	bl	8009594 <memset>
 800c47c:	e7f4      	b.n	800c468 <_calloc_r+0x12>

0800c47e <rshift>:
 800c47e:	6903      	ldr	r3, [r0, #16]
 800c480:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c484:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c488:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c48c:	f100 0414 	add.w	r4, r0, #20
 800c490:	dd45      	ble.n	800c51e <rshift+0xa0>
 800c492:	f011 011f 	ands.w	r1, r1, #31
 800c496:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c49a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c49e:	d10c      	bne.n	800c4ba <rshift+0x3c>
 800c4a0:	f100 0710 	add.w	r7, r0, #16
 800c4a4:	4629      	mov	r1, r5
 800c4a6:	42b1      	cmp	r1, r6
 800c4a8:	d334      	bcc.n	800c514 <rshift+0x96>
 800c4aa:	1a9b      	subs	r3, r3, r2
 800c4ac:	009b      	lsls	r3, r3, #2
 800c4ae:	1eea      	subs	r2, r5, #3
 800c4b0:	4296      	cmp	r6, r2
 800c4b2:	bf38      	it	cc
 800c4b4:	2300      	movcc	r3, #0
 800c4b6:	4423      	add	r3, r4
 800c4b8:	e015      	b.n	800c4e6 <rshift+0x68>
 800c4ba:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c4be:	f1c1 0820 	rsb	r8, r1, #32
 800c4c2:	40cf      	lsrs	r7, r1
 800c4c4:	f105 0e04 	add.w	lr, r5, #4
 800c4c8:	46a1      	mov	r9, r4
 800c4ca:	4576      	cmp	r6, lr
 800c4cc:	46f4      	mov	ip, lr
 800c4ce:	d815      	bhi.n	800c4fc <rshift+0x7e>
 800c4d0:	1a9a      	subs	r2, r3, r2
 800c4d2:	0092      	lsls	r2, r2, #2
 800c4d4:	3a04      	subs	r2, #4
 800c4d6:	3501      	adds	r5, #1
 800c4d8:	42ae      	cmp	r6, r5
 800c4da:	bf38      	it	cc
 800c4dc:	2200      	movcc	r2, #0
 800c4de:	18a3      	adds	r3, r4, r2
 800c4e0:	50a7      	str	r7, [r4, r2]
 800c4e2:	b107      	cbz	r7, 800c4e6 <rshift+0x68>
 800c4e4:	3304      	adds	r3, #4
 800c4e6:	1b1a      	subs	r2, r3, r4
 800c4e8:	42a3      	cmp	r3, r4
 800c4ea:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c4ee:	bf08      	it	eq
 800c4f0:	2300      	moveq	r3, #0
 800c4f2:	6102      	str	r2, [r0, #16]
 800c4f4:	bf08      	it	eq
 800c4f6:	6143      	streq	r3, [r0, #20]
 800c4f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c4fc:	f8dc c000 	ldr.w	ip, [ip]
 800c500:	fa0c fc08 	lsl.w	ip, ip, r8
 800c504:	ea4c 0707 	orr.w	r7, ip, r7
 800c508:	f849 7b04 	str.w	r7, [r9], #4
 800c50c:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c510:	40cf      	lsrs	r7, r1
 800c512:	e7da      	b.n	800c4ca <rshift+0x4c>
 800c514:	f851 cb04 	ldr.w	ip, [r1], #4
 800c518:	f847 cf04 	str.w	ip, [r7, #4]!
 800c51c:	e7c3      	b.n	800c4a6 <rshift+0x28>
 800c51e:	4623      	mov	r3, r4
 800c520:	e7e1      	b.n	800c4e6 <rshift+0x68>

0800c522 <__hexdig_fun>:
 800c522:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c526:	2b09      	cmp	r3, #9
 800c528:	d802      	bhi.n	800c530 <__hexdig_fun+0xe>
 800c52a:	3820      	subs	r0, #32
 800c52c:	b2c0      	uxtb	r0, r0
 800c52e:	4770      	bx	lr
 800c530:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c534:	2b05      	cmp	r3, #5
 800c536:	d801      	bhi.n	800c53c <__hexdig_fun+0x1a>
 800c538:	3847      	subs	r0, #71	@ 0x47
 800c53a:	e7f7      	b.n	800c52c <__hexdig_fun+0xa>
 800c53c:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c540:	2b05      	cmp	r3, #5
 800c542:	d801      	bhi.n	800c548 <__hexdig_fun+0x26>
 800c544:	3827      	subs	r0, #39	@ 0x27
 800c546:	e7f1      	b.n	800c52c <__hexdig_fun+0xa>
 800c548:	2000      	movs	r0, #0
 800c54a:	4770      	bx	lr

0800c54c <__gethex>:
 800c54c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c550:	b085      	sub	sp, #20
 800c552:	468a      	mov	sl, r1
 800c554:	9302      	str	r3, [sp, #8]
 800c556:	680b      	ldr	r3, [r1, #0]
 800c558:	9001      	str	r0, [sp, #4]
 800c55a:	4690      	mov	r8, r2
 800c55c:	1c9c      	adds	r4, r3, #2
 800c55e:	46a1      	mov	r9, r4
 800c560:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c564:	2830      	cmp	r0, #48	@ 0x30
 800c566:	d0fa      	beq.n	800c55e <__gethex+0x12>
 800c568:	eba9 0303 	sub.w	r3, r9, r3
 800c56c:	f1a3 0b02 	sub.w	fp, r3, #2
 800c570:	f7ff ffd7 	bl	800c522 <__hexdig_fun>
 800c574:	4605      	mov	r5, r0
 800c576:	2800      	cmp	r0, #0
 800c578:	d168      	bne.n	800c64c <__gethex+0x100>
 800c57a:	49a0      	ldr	r1, [pc, #640]	@ (800c7fc <__gethex+0x2b0>)
 800c57c:	2201      	movs	r2, #1
 800c57e:	4648      	mov	r0, r9
 800c580:	f7ff ff14 	bl	800c3ac <strncmp>
 800c584:	4607      	mov	r7, r0
 800c586:	2800      	cmp	r0, #0
 800c588:	d167      	bne.n	800c65a <__gethex+0x10e>
 800c58a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c58e:	4626      	mov	r6, r4
 800c590:	f7ff ffc7 	bl	800c522 <__hexdig_fun>
 800c594:	2800      	cmp	r0, #0
 800c596:	d062      	beq.n	800c65e <__gethex+0x112>
 800c598:	4623      	mov	r3, r4
 800c59a:	7818      	ldrb	r0, [r3, #0]
 800c59c:	2830      	cmp	r0, #48	@ 0x30
 800c59e:	4699      	mov	r9, r3
 800c5a0:	f103 0301 	add.w	r3, r3, #1
 800c5a4:	d0f9      	beq.n	800c59a <__gethex+0x4e>
 800c5a6:	f7ff ffbc 	bl	800c522 <__hexdig_fun>
 800c5aa:	fab0 f580 	clz	r5, r0
 800c5ae:	096d      	lsrs	r5, r5, #5
 800c5b0:	f04f 0b01 	mov.w	fp, #1
 800c5b4:	464a      	mov	r2, r9
 800c5b6:	4616      	mov	r6, r2
 800c5b8:	3201      	adds	r2, #1
 800c5ba:	7830      	ldrb	r0, [r6, #0]
 800c5bc:	f7ff ffb1 	bl	800c522 <__hexdig_fun>
 800c5c0:	2800      	cmp	r0, #0
 800c5c2:	d1f8      	bne.n	800c5b6 <__gethex+0x6a>
 800c5c4:	498d      	ldr	r1, [pc, #564]	@ (800c7fc <__gethex+0x2b0>)
 800c5c6:	2201      	movs	r2, #1
 800c5c8:	4630      	mov	r0, r6
 800c5ca:	f7ff feef 	bl	800c3ac <strncmp>
 800c5ce:	2800      	cmp	r0, #0
 800c5d0:	d13f      	bne.n	800c652 <__gethex+0x106>
 800c5d2:	b944      	cbnz	r4, 800c5e6 <__gethex+0x9a>
 800c5d4:	1c74      	adds	r4, r6, #1
 800c5d6:	4622      	mov	r2, r4
 800c5d8:	4616      	mov	r6, r2
 800c5da:	3201      	adds	r2, #1
 800c5dc:	7830      	ldrb	r0, [r6, #0]
 800c5de:	f7ff ffa0 	bl	800c522 <__hexdig_fun>
 800c5e2:	2800      	cmp	r0, #0
 800c5e4:	d1f8      	bne.n	800c5d8 <__gethex+0x8c>
 800c5e6:	1ba4      	subs	r4, r4, r6
 800c5e8:	00a7      	lsls	r7, r4, #2
 800c5ea:	7833      	ldrb	r3, [r6, #0]
 800c5ec:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c5f0:	2b50      	cmp	r3, #80	@ 0x50
 800c5f2:	d13e      	bne.n	800c672 <__gethex+0x126>
 800c5f4:	7873      	ldrb	r3, [r6, #1]
 800c5f6:	2b2b      	cmp	r3, #43	@ 0x2b
 800c5f8:	d033      	beq.n	800c662 <__gethex+0x116>
 800c5fa:	2b2d      	cmp	r3, #45	@ 0x2d
 800c5fc:	d034      	beq.n	800c668 <__gethex+0x11c>
 800c5fe:	1c71      	adds	r1, r6, #1
 800c600:	2400      	movs	r4, #0
 800c602:	7808      	ldrb	r0, [r1, #0]
 800c604:	f7ff ff8d 	bl	800c522 <__hexdig_fun>
 800c608:	1e43      	subs	r3, r0, #1
 800c60a:	b2db      	uxtb	r3, r3
 800c60c:	2b18      	cmp	r3, #24
 800c60e:	d830      	bhi.n	800c672 <__gethex+0x126>
 800c610:	f1a0 0210 	sub.w	r2, r0, #16
 800c614:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c618:	f7ff ff83 	bl	800c522 <__hexdig_fun>
 800c61c:	f100 3cff 	add.w	ip, r0, #4294967295
 800c620:	fa5f fc8c 	uxtb.w	ip, ip
 800c624:	f1bc 0f18 	cmp.w	ip, #24
 800c628:	f04f 030a 	mov.w	r3, #10
 800c62c:	d91e      	bls.n	800c66c <__gethex+0x120>
 800c62e:	b104      	cbz	r4, 800c632 <__gethex+0xe6>
 800c630:	4252      	negs	r2, r2
 800c632:	4417      	add	r7, r2
 800c634:	f8ca 1000 	str.w	r1, [sl]
 800c638:	b1ed      	cbz	r5, 800c676 <__gethex+0x12a>
 800c63a:	f1bb 0f00 	cmp.w	fp, #0
 800c63e:	bf0c      	ite	eq
 800c640:	2506      	moveq	r5, #6
 800c642:	2500      	movne	r5, #0
 800c644:	4628      	mov	r0, r5
 800c646:	b005      	add	sp, #20
 800c648:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c64c:	2500      	movs	r5, #0
 800c64e:	462c      	mov	r4, r5
 800c650:	e7b0      	b.n	800c5b4 <__gethex+0x68>
 800c652:	2c00      	cmp	r4, #0
 800c654:	d1c7      	bne.n	800c5e6 <__gethex+0x9a>
 800c656:	4627      	mov	r7, r4
 800c658:	e7c7      	b.n	800c5ea <__gethex+0x9e>
 800c65a:	464e      	mov	r6, r9
 800c65c:	462f      	mov	r7, r5
 800c65e:	2501      	movs	r5, #1
 800c660:	e7c3      	b.n	800c5ea <__gethex+0x9e>
 800c662:	2400      	movs	r4, #0
 800c664:	1cb1      	adds	r1, r6, #2
 800c666:	e7cc      	b.n	800c602 <__gethex+0xb6>
 800c668:	2401      	movs	r4, #1
 800c66a:	e7fb      	b.n	800c664 <__gethex+0x118>
 800c66c:	fb03 0002 	mla	r0, r3, r2, r0
 800c670:	e7ce      	b.n	800c610 <__gethex+0xc4>
 800c672:	4631      	mov	r1, r6
 800c674:	e7de      	b.n	800c634 <__gethex+0xe8>
 800c676:	eba6 0309 	sub.w	r3, r6, r9
 800c67a:	3b01      	subs	r3, #1
 800c67c:	4629      	mov	r1, r5
 800c67e:	2b07      	cmp	r3, #7
 800c680:	dc0a      	bgt.n	800c698 <__gethex+0x14c>
 800c682:	9801      	ldr	r0, [sp, #4]
 800c684:	f7fd ff90 	bl	800a5a8 <_Balloc>
 800c688:	4604      	mov	r4, r0
 800c68a:	b940      	cbnz	r0, 800c69e <__gethex+0x152>
 800c68c:	4b5c      	ldr	r3, [pc, #368]	@ (800c800 <__gethex+0x2b4>)
 800c68e:	4602      	mov	r2, r0
 800c690:	21e4      	movs	r1, #228	@ 0xe4
 800c692:	485c      	ldr	r0, [pc, #368]	@ (800c804 <__gethex+0x2b8>)
 800c694:	f7fd f812 	bl	80096bc <__assert_func>
 800c698:	3101      	adds	r1, #1
 800c69a:	105b      	asrs	r3, r3, #1
 800c69c:	e7ef      	b.n	800c67e <__gethex+0x132>
 800c69e:	f100 0a14 	add.w	sl, r0, #20
 800c6a2:	2300      	movs	r3, #0
 800c6a4:	4655      	mov	r5, sl
 800c6a6:	469b      	mov	fp, r3
 800c6a8:	45b1      	cmp	r9, r6
 800c6aa:	d337      	bcc.n	800c71c <__gethex+0x1d0>
 800c6ac:	f845 bb04 	str.w	fp, [r5], #4
 800c6b0:	eba5 050a 	sub.w	r5, r5, sl
 800c6b4:	10ad      	asrs	r5, r5, #2
 800c6b6:	6125      	str	r5, [r4, #16]
 800c6b8:	4658      	mov	r0, fp
 800c6ba:	f7fe f867 	bl	800a78c <__hi0bits>
 800c6be:	016d      	lsls	r5, r5, #5
 800c6c0:	f8d8 6000 	ldr.w	r6, [r8]
 800c6c4:	1a2d      	subs	r5, r5, r0
 800c6c6:	42b5      	cmp	r5, r6
 800c6c8:	dd54      	ble.n	800c774 <__gethex+0x228>
 800c6ca:	1bad      	subs	r5, r5, r6
 800c6cc:	4629      	mov	r1, r5
 800c6ce:	4620      	mov	r0, r4
 800c6d0:	f7fe fbf3 	bl	800aeba <__any_on>
 800c6d4:	4681      	mov	r9, r0
 800c6d6:	b178      	cbz	r0, 800c6f8 <__gethex+0x1ac>
 800c6d8:	1e6b      	subs	r3, r5, #1
 800c6da:	1159      	asrs	r1, r3, #5
 800c6dc:	f003 021f 	and.w	r2, r3, #31
 800c6e0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c6e4:	f04f 0901 	mov.w	r9, #1
 800c6e8:	fa09 f202 	lsl.w	r2, r9, r2
 800c6ec:	420a      	tst	r2, r1
 800c6ee:	d003      	beq.n	800c6f8 <__gethex+0x1ac>
 800c6f0:	454b      	cmp	r3, r9
 800c6f2:	dc36      	bgt.n	800c762 <__gethex+0x216>
 800c6f4:	f04f 0902 	mov.w	r9, #2
 800c6f8:	4629      	mov	r1, r5
 800c6fa:	4620      	mov	r0, r4
 800c6fc:	f7ff febf 	bl	800c47e <rshift>
 800c700:	442f      	add	r7, r5
 800c702:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c706:	42bb      	cmp	r3, r7
 800c708:	da42      	bge.n	800c790 <__gethex+0x244>
 800c70a:	9801      	ldr	r0, [sp, #4]
 800c70c:	4621      	mov	r1, r4
 800c70e:	f7fd ff8b 	bl	800a628 <_Bfree>
 800c712:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c714:	2300      	movs	r3, #0
 800c716:	6013      	str	r3, [r2, #0]
 800c718:	25a3      	movs	r5, #163	@ 0xa3
 800c71a:	e793      	b.n	800c644 <__gethex+0xf8>
 800c71c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c720:	2a2e      	cmp	r2, #46	@ 0x2e
 800c722:	d012      	beq.n	800c74a <__gethex+0x1fe>
 800c724:	2b20      	cmp	r3, #32
 800c726:	d104      	bne.n	800c732 <__gethex+0x1e6>
 800c728:	f845 bb04 	str.w	fp, [r5], #4
 800c72c:	f04f 0b00 	mov.w	fp, #0
 800c730:	465b      	mov	r3, fp
 800c732:	7830      	ldrb	r0, [r6, #0]
 800c734:	9303      	str	r3, [sp, #12]
 800c736:	f7ff fef4 	bl	800c522 <__hexdig_fun>
 800c73a:	9b03      	ldr	r3, [sp, #12]
 800c73c:	f000 000f 	and.w	r0, r0, #15
 800c740:	4098      	lsls	r0, r3
 800c742:	ea4b 0b00 	orr.w	fp, fp, r0
 800c746:	3304      	adds	r3, #4
 800c748:	e7ae      	b.n	800c6a8 <__gethex+0x15c>
 800c74a:	45b1      	cmp	r9, r6
 800c74c:	d8ea      	bhi.n	800c724 <__gethex+0x1d8>
 800c74e:	492b      	ldr	r1, [pc, #172]	@ (800c7fc <__gethex+0x2b0>)
 800c750:	9303      	str	r3, [sp, #12]
 800c752:	2201      	movs	r2, #1
 800c754:	4630      	mov	r0, r6
 800c756:	f7ff fe29 	bl	800c3ac <strncmp>
 800c75a:	9b03      	ldr	r3, [sp, #12]
 800c75c:	2800      	cmp	r0, #0
 800c75e:	d1e1      	bne.n	800c724 <__gethex+0x1d8>
 800c760:	e7a2      	b.n	800c6a8 <__gethex+0x15c>
 800c762:	1ea9      	subs	r1, r5, #2
 800c764:	4620      	mov	r0, r4
 800c766:	f7fe fba8 	bl	800aeba <__any_on>
 800c76a:	2800      	cmp	r0, #0
 800c76c:	d0c2      	beq.n	800c6f4 <__gethex+0x1a8>
 800c76e:	f04f 0903 	mov.w	r9, #3
 800c772:	e7c1      	b.n	800c6f8 <__gethex+0x1ac>
 800c774:	da09      	bge.n	800c78a <__gethex+0x23e>
 800c776:	1b75      	subs	r5, r6, r5
 800c778:	4621      	mov	r1, r4
 800c77a:	9801      	ldr	r0, [sp, #4]
 800c77c:	462a      	mov	r2, r5
 800c77e:	f7fe f963 	bl	800aa48 <__lshift>
 800c782:	1b7f      	subs	r7, r7, r5
 800c784:	4604      	mov	r4, r0
 800c786:	f100 0a14 	add.w	sl, r0, #20
 800c78a:	f04f 0900 	mov.w	r9, #0
 800c78e:	e7b8      	b.n	800c702 <__gethex+0x1b6>
 800c790:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c794:	42bd      	cmp	r5, r7
 800c796:	dd6f      	ble.n	800c878 <__gethex+0x32c>
 800c798:	1bed      	subs	r5, r5, r7
 800c79a:	42ae      	cmp	r6, r5
 800c79c:	dc34      	bgt.n	800c808 <__gethex+0x2bc>
 800c79e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c7a2:	2b02      	cmp	r3, #2
 800c7a4:	d022      	beq.n	800c7ec <__gethex+0x2a0>
 800c7a6:	2b03      	cmp	r3, #3
 800c7a8:	d024      	beq.n	800c7f4 <__gethex+0x2a8>
 800c7aa:	2b01      	cmp	r3, #1
 800c7ac:	d115      	bne.n	800c7da <__gethex+0x28e>
 800c7ae:	42ae      	cmp	r6, r5
 800c7b0:	d113      	bne.n	800c7da <__gethex+0x28e>
 800c7b2:	2e01      	cmp	r6, #1
 800c7b4:	d10b      	bne.n	800c7ce <__gethex+0x282>
 800c7b6:	9a02      	ldr	r2, [sp, #8]
 800c7b8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c7bc:	6013      	str	r3, [r2, #0]
 800c7be:	2301      	movs	r3, #1
 800c7c0:	6123      	str	r3, [r4, #16]
 800c7c2:	f8ca 3000 	str.w	r3, [sl]
 800c7c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c7c8:	2562      	movs	r5, #98	@ 0x62
 800c7ca:	601c      	str	r4, [r3, #0]
 800c7cc:	e73a      	b.n	800c644 <__gethex+0xf8>
 800c7ce:	1e71      	subs	r1, r6, #1
 800c7d0:	4620      	mov	r0, r4
 800c7d2:	f7fe fb72 	bl	800aeba <__any_on>
 800c7d6:	2800      	cmp	r0, #0
 800c7d8:	d1ed      	bne.n	800c7b6 <__gethex+0x26a>
 800c7da:	9801      	ldr	r0, [sp, #4]
 800c7dc:	4621      	mov	r1, r4
 800c7de:	f7fd ff23 	bl	800a628 <_Bfree>
 800c7e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c7e4:	2300      	movs	r3, #0
 800c7e6:	6013      	str	r3, [r2, #0]
 800c7e8:	2550      	movs	r5, #80	@ 0x50
 800c7ea:	e72b      	b.n	800c644 <__gethex+0xf8>
 800c7ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d1f3      	bne.n	800c7da <__gethex+0x28e>
 800c7f2:	e7e0      	b.n	800c7b6 <__gethex+0x26a>
 800c7f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d1dd      	bne.n	800c7b6 <__gethex+0x26a>
 800c7fa:	e7ee      	b.n	800c7da <__gethex+0x28e>
 800c7fc:	0800d61b 	.word	0x0800d61b
 800c800:	0800d5b1 	.word	0x0800d5b1
 800c804:	0800d636 	.word	0x0800d636
 800c808:	1e6f      	subs	r7, r5, #1
 800c80a:	f1b9 0f00 	cmp.w	r9, #0
 800c80e:	d130      	bne.n	800c872 <__gethex+0x326>
 800c810:	b127      	cbz	r7, 800c81c <__gethex+0x2d0>
 800c812:	4639      	mov	r1, r7
 800c814:	4620      	mov	r0, r4
 800c816:	f7fe fb50 	bl	800aeba <__any_on>
 800c81a:	4681      	mov	r9, r0
 800c81c:	117a      	asrs	r2, r7, #5
 800c81e:	2301      	movs	r3, #1
 800c820:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c824:	f007 071f 	and.w	r7, r7, #31
 800c828:	40bb      	lsls	r3, r7
 800c82a:	4213      	tst	r3, r2
 800c82c:	4629      	mov	r1, r5
 800c82e:	4620      	mov	r0, r4
 800c830:	bf18      	it	ne
 800c832:	f049 0902 	orrne.w	r9, r9, #2
 800c836:	f7ff fe22 	bl	800c47e <rshift>
 800c83a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c83e:	1b76      	subs	r6, r6, r5
 800c840:	2502      	movs	r5, #2
 800c842:	f1b9 0f00 	cmp.w	r9, #0
 800c846:	d047      	beq.n	800c8d8 <__gethex+0x38c>
 800c848:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c84c:	2b02      	cmp	r3, #2
 800c84e:	d015      	beq.n	800c87c <__gethex+0x330>
 800c850:	2b03      	cmp	r3, #3
 800c852:	d017      	beq.n	800c884 <__gethex+0x338>
 800c854:	2b01      	cmp	r3, #1
 800c856:	d109      	bne.n	800c86c <__gethex+0x320>
 800c858:	f019 0f02 	tst.w	r9, #2
 800c85c:	d006      	beq.n	800c86c <__gethex+0x320>
 800c85e:	f8da 3000 	ldr.w	r3, [sl]
 800c862:	ea49 0903 	orr.w	r9, r9, r3
 800c866:	f019 0f01 	tst.w	r9, #1
 800c86a:	d10e      	bne.n	800c88a <__gethex+0x33e>
 800c86c:	f045 0510 	orr.w	r5, r5, #16
 800c870:	e032      	b.n	800c8d8 <__gethex+0x38c>
 800c872:	f04f 0901 	mov.w	r9, #1
 800c876:	e7d1      	b.n	800c81c <__gethex+0x2d0>
 800c878:	2501      	movs	r5, #1
 800c87a:	e7e2      	b.n	800c842 <__gethex+0x2f6>
 800c87c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c87e:	f1c3 0301 	rsb	r3, r3, #1
 800c882:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c884:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c886:	2b00      	cmp	r3, #0
 800c888:	d0f0      	beq.n	800c86c <__gethex+0x320>
 800c88a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c88e:	f104 0314 	add.w	r3, r4, #20
 800c892:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c896:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c89a:	f04f 0c00 	mov.w	ip, #0
 800c89e:	4618      	mov	r0, r3
 800c8a0:	f853 2b04 	ldr.w	r2, [r3], #4
 800c8a4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c8a8:	d01b      	beq.n	800c8e2 <__gethex+0x396>
 800c8aa:	3201      	adds	r2, #1
 800c8ac:	6002      	str	r2, [r0, #0]
 800c8ae:	2d02      	cmp	r5, #2
 800c8b0:	f104 0314 	add.w	r3, r4, #20
 800c8b4:	d13c      	bne.n	800c930 <__gethex+0x3e4>
 800c8b6:	f8d8 2000 	ldr.w	r2, [r8]
 800c8ba:	3a01      	subs	r2, #1
 800c8bc:	42b2      	cmp	r2, r6
 800c8be:	d109      	bne.n	800c8d4 <__gethex+0x388>
 800c8c0:	1171      	asrs	r1, r6, #5
 800c8c2:	2201      	movs	r2, #1
 800c8c4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c8c8:	f006 061f 	and.w	r6, r6, #31
 800c8cc:	fa02 f606 	lsl.w	r6, r2, r6
 800c8d0:	421e      	tst	r6, r3
 800c8d2:	d13a      	bne.n	800c94a <__gethex+0x3fe>
 800c8d4:	f045 0520 	orr.w	r5, r5, #32
 800c8d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c8da:	601c      	str	r4, [r3, #0]
 800c8dc:	9b02      	ldr	r3, [sp, #8]
 800c8de:	601f      	str	r7, [r3, #0]
 800c8e0:	e6b0      	b.n	800c644 <__gethex+0xf8>
 800c8e2:	4299      	cmp	r1, r3
 800c8e4:	f843 cc04 	str.w	ip, [r3, #-4]
 800c8e8:	d8d9      	bhi.n	800c89e <__gethex+0x352>
 800c8ea:	68a3      	ldr	r3, [r4, #8]
 800c8ec:	459b      	cmp	fp, r3
 800c8ee:	db17      	blt.n	800c920 <__gethex+0x3d4>
 800c8f0:	6861      	ldr	r1, [r4, #4]
 800c8f2:	9801      	ldr	r0, [sp, #4]
 800c8f4:	3101      	adds	r1, #1
 800c8f6:	f7fd fe57 	bl	800a5a8 <_Balloc>
 800c8fa:	4681      	mov	r9, r0
 800c8fc:	b918      	cbnz	r0, 800c906 <__gethex+0x3ba>
 800c8fe:	4b1a      	ldr	r3, [pc, #104]	@ (800c968 <__gethex+0x41c>)
 800c900:	4602      	mov	r2, r0
 800c902:	2184      	movs	r1, #132	@ 0x84
 800c904:	e6c5      	b.n	800c692 <__gethex+0x146>
 800c906:	6922      	ldr	r2, [r4, #16]
 800c908:	3202      	adds	r2, #2
 800c90a:	f104 010c 	add.w	r1, r4, #12
 800c90e:	0092      	lsls	r2, r2, #2
 800c910:	300c      	adds	r0, #12
 800c912:	f7fc febe 	bl	8009692 <memcpy>
 800c916:	4621      	mov	r1, r4
 800c918:	9801      	ldr	r0, [sp, #4]
 800c91a:	f7fd fe85 	bl	800a628 <_Bfree>
 800c91e:	464c      	mov	r4, r9
 800c920:	6923      	ldr	r3, [r4, #16]
 800c922:	1c5a      	adds	r2, r3, #1
 800c924:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c928:	6122      	str	r2, [r4, #16]
 800c92a:	2201      	movs	r2, #1
 800c92c:	615a      	str	r2, [r3, #20]
 800c92e:	e7be      	b.n	800c8ae <__gethex+0x362>
 800c930:	6922      	ldr	r2, [r4, #16]
 800c932:	455a      	cmp	r2, fp
 800c934:	dd0b      	ble.n	800c94e <__gethex+0x402>
 800c936:	2101      	movs	r1, #1
 800c938:	4620      	mov	r0, r4
 800c93a:	f7ff fda0 	bl	800c47e <rshift>
 800c93e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c942:	3701      	adds	r7, #1
 800c944:	42bb      	cmp	r3, r7
 800c946:	f6ff aee0 	blt.w	800c70a <__gethex+0x1be>
 800c94a:	2501      	movs	r5, #1
 800c94c:	e7c2      	b.n	800c8d4 <__gethex+0x388>
 800c94e:	f016 061f 	ands.w	r6, r6, #31
 800c952:	d0fa      	beq.n	800c94a <__gethex+0x3fe>
 800c954:	4453      	add	r3, sl
 800c956:	f1c6 0620 	rsb	r6, r6, #32
 800c95a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c95e:	f7fd ff15 	bl	800a78c <__hi0bits>
 800c962:	42b0      	cmp	r0, r6
 800c964:	dbe7      	blt.n	800c936 <__gethex+0x3ea>
 800c966:	e7f0      	b.n	800c94a <__gethex+0x3fe>
 800c968:	0800d5b1 	.word	0x0800d5b1

0800c96c <L_shift>:
 800c96c:	f1c2 0208 	rsb	r2, r2, #8
 800c970:	0092      	lsls	r2, r2, #2
 800c972:	b570      	push	{r4, r5, r6, lr}
 800c974:	f1c2 0620 	rsb	r6, r2, #32
 800c978:	6843      	ldr	r3, [r0, #4]
 800c97a:	6804      	ldr	r4, [r0, #0]
 800c97c:	fa03 f506 	lsl.w	r5, r3, r6
 800c980:	432c      	orrs	r4, r5
 800c982:	40d3      	lsrs	r3, r2
 800c984:	6004      	str	r4, [r0, #0]
 800c986:	f840 3f04 	str.w	r3, [r0, #4]!
 800c98a:	4288      	cmp	r0, r1
 800c98c:	d3f4      	bcc.n	800c978 <L_shift+0xc>
 800c98e:	bd70      	pop	{r4, r5, r6, pc}

0800c990 <__match>:
 800c990:	b530      	push	{r4, r5, lr}
 800c992:	6803      	ldr	r3, [r0, #0]
 800c994:	3301      	adds	r3, #1
 800c996:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c99a:	b914      	cbnz	r4, 800c9a2 <__match+0x12>
 800c99c:	6003      	str	r3, [r0, #0]
 800c99e:	2001      	movs	r0, #1
 800c9a0:	bd30      	pop	{r4, r5, pc}
 800c9a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c9a6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c9aa:	2d19      	cmp	r5, #25
 800c9ac:	bf98      	it	ls
 800c9ae:	3220      	addls	r2, #32
 800c9b0:	42a2      	cmp	r2, r4
 800c9b2:	d0f0      	beq.n	800c996 <__match+0x6>
 800c9b4:	2000      	movs	r0, #0
 800c9b6:	e7f3      	b.n	800c9a0 <__match+0x10>

0800c9b8 <__hexnan>:
 800c9b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9bc:	680b      	ldr	r3, [r1, #0]
 800c9be:	6801      	ldr	r1, [r0, #0]
 800c9c0:	115e      	asrs	r6, r3, #5
 800c9c2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c9c6:	f013 031f 	ands.w	r3, r3, #31
 800c9ca:	b087      	sub	sp, #28
 800c9cc:	bf18      	it	ne
 800c9ce:	3604      	addne	r6, #4
 800c9d0:	2500      	movs	r5, #0
 800c9d2:	1f37      	subs	r7, r6, #4
 800c9d4:	4682      	mov	sl, r0
 800c9d6:	4690      	mov	r8, r2
 800c9d8:	9301      	str	r3, [sp, #4]
 800c9da:	f846 5c04 	str.w	r5, [r6, #-4]
 800c9de:	46b9      	mov	r9, r7
 800c9e0:	463c      	mov	r4, r7
 800c9e2:	9502      	str	r5, [sp, #8]
 800c9e4:	46ab      	mov	fp, r5
 800c9e6:	784a      	ldrb	r2, [r1, #1]
 800c9e8:	1c4b      	adds	r3, r1, #1
 800c9ea:	9303      	str	r3, [sp, #12]
 800c9ec:	b342      	cbz	r2, 800ca40 <__hexnan+0x88>
 800c9ee:	4610      	mov	r0, r2
 800c9f0:	9105      	str	r1, [sp, #20]
 800c9f2:	9204      	str	r2, [sp, #16]
 800c9f4:	f7ff fd95 	bl	800c522 <__hexdig_fun>
 800c9f8:	2800      	cmp	r0, #0
 800c9fa:	d151      	bne.n	800caa0 <__hexnan+0xe8>
 800c9fc:	9a04      	ldr	r2, [sp, #16]
 800c9fe:	9905      	ldr	r1, [sp, #20]
 800ca00:	2a20      	cmp	r2, #32
 800ca02:	d818      	bhi.n	800ca36 <__hexnan+0x7e>
 800ca04:	9b02      	ldr	r3, [sp, #8]
 800ca06:	459b      	cmp	fp, r3
 800ca08:	dd13      	ble.n	800ca32 <__hexnan+0x7a>
 800ca0a:	454c      	cmp	r4, r9
 800ca0c:	d206      	bcs.n	800ca1c <__hexnan+0x64>
 800ca0e:	2d07      	cmp	r5, #7
 800ca10:	dc04      	bgt.n	800ca1c <__hexnan+0x64>
 800ca12:	462a      	mov	r2, r5
 800ca14:	4649      	mov	r1, r9
 800ca16:	4620      	mov	r0, r4
 800ca18:	f7ff ffa8 	bl	800c96c <L_shift>
 800ca1c:	4544      	cmp	r4, r8
 800ca1e:	d952      	bls.n	800cac6 <__hexnan+0x10e>
 800ca20:	2300      	movs	r3, #0
 800ca22:	f1a4 0904 	sub.w	r9, r4, #4
 800ca26:	f844 3c04 	str.w	r3, [r4, #-4]
 800ca2a:	f8cd b008 	str.w	fp, [sp, #8]
 800ca2e:	464c      	mov	r4, r9
 800ca30:	461d      	mov	r5, r3
 800ca32:	9903      	ldr	r1, [sp, #12]
 800ca34:	e7d7      	b.n	800c9e6 <__hexnan+0x2e>
 800ca36:	2a29      	cmp	r2, #41	@ 0x29
 800ca38:	d157      	bne.n	800caea <__hexnan+0x132>
 800ca3a:	3102      	adds	r1, #2
 800ca3c:	f8ca 1000 	str.w	r1, [sl]
 800ca40:	f1bb 0f00 	cmp.w	fp, #0
 800ca44:	d051      	beq.n	800caea <__hexnan+0x132>
 800ca46:	454c      	cmp	r4, r9
 800ca48:	d206      	bcs.n	800ca58 <__hexnan+0xa0>
 800ca4a:	2d07      	cmp	r5, #7
 800ca4c:	dc04      	bgt.n	800ca58 <__hexnan+0xa0>
 800ca4e:	462a      	mov	r2, r5
 800ca50:	4649      	mov	r1, r9
 800ca52:	4620      	mov	r0, r4
 800ca54:	f7ff ff8a 	bl	800c96c <L_shift>
 800ca58:	4544      	cmp	r4, r8
 800ca5a:	d936      	bls.n	800caca <__hexnan+0x112>
 800ca5c:	f1a8 0204 	sub.w	r2, r8, #4
 800ca60:	4623      	mov	r3, r4
 800ca62:	f853 1b04 	ldr.w	r1, [r3], #4
 800ca66:	f842 1f04 	str.w	r1, [r2, #4]!
 800ca6a:	429f      	cmp	r7, r3
 800ca6c:	d2f9      	bcs.n	800ca62 <__hexnan+0xaa>
 800ca6e:	1b3b      	subs	r3, r7, r4
 800ca70:	f023 0303 	bic.w	r3, r3, #3
 800ca74:	3304      	adds	r3, #4
 800ca76:	3401      	adds	r4, #1
 800ca78:	3e03      	subs	r6, #3
 800ca7a:	42b4      	cmp	r4, r6
 800ca7c:	bf88      	it	hi
 800ca7e:	2304      	movhi	r3, #4
 800ca80:	4443      	add	r3, r8
 800ca82:	2200      	movs	r2, #0
 800ca84:	f843 2b04 	str.w	r2, [r3], #4
 800ca88:	429f      	cmp	r7, r3
 800ca8a:	d2fb      	bcs.n	800ca84 <__hexnan+0xcc>
 800ca8c:	683b      	ldr	r3, [r7, #0]
 800ca8e:	b91b      	cbnz	r3, 800ca98 <__hexnan+0xe0>
 800ca90:	4547      	cmp	r7, r8
 800ca92:	d128      	bne.n	800cae6 <__hexnan+0x12e>
 800ca94:	2301      	movs	r3, #1
 800ca96:	603b      	str	r3, [r7, #0]
 800ca98:	2005      	movs	r0, #5
 800ca9a:	b007      	add	sp, #28
 800ca9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800caa0:	3501      	adds	r5, #1
 800caa2:	2d08      	cmp	r5, #8
 800caa4:	f10b 0b01 	add.w	fp, fp, #1
 800caa8:	dd06      	ble.n	800cab8 <__hexnan+0x100>
 800caaa:	4544      	cmp	r4, r8
 800caac:	d9c1      	bls.n	800ca32 <__hexnan+0x7a>
 800caae:	2300      	movs	r3, #0
 800cab0:	f844 3c04 	str.w	r3, [r4, #-4]
 800cab4:	2501      	movs	r5, #1
 800cab6:	3c04      	subs	r4, #4
 800cab8:	6822      	ldr	r2, [r4, #0]
 800caba:	f000 000f 	and.w	r0, r0, #15
 800cabe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800cac2:	6020      	str	r0, [r4, #0]
 800cac4:	e7b5      	b.n	800ca32 <__hexnan+0x7a>
 800cac6:	2508      	movs	r5, #8
 800cac8:	e7b3      	b.n	800ca32 <__hexnan+0x7a>
 800caca:	9b01      	ldr	r3, [sp, #4]
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d0dd      	beq.n	800ca8c <__hexnan+0xd4>
 800cad0:	f1c3 0320 	rsb	r3, r3, #32
 800cad4:	f04f 32ff 	mov.w	r2, #4294967295
 800cad8:	40da      	lsrs	r2, r3
 800cada:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800cade:	4013      	ands	r3, r2
 800cae0:	f846 3c04 	str.w	r3, [r6, #-4]
 800cae4:	e7d2      	b.n	800ca8c <__hexnan+0xd4>
 800cae6:	3f04      	subs	r7, #4
 800cae8:	e7d0      	b.n	800ca8c <__hexnan+0xd4>
 800caea:	2004      	movs	r0, #4
 800caec:	e7d5      	b.n	800ca9a <__hexnan+0xe2>

0800caee <__ascii_mbtowc>:
 800caee:	b082      	sub	sp, #8
 800caf0:	b901      	cbnz	r1, 800caf4 <__ascii_mbtowc+0x6>
 800caf2:	a901      	add	r1, sp, #4
 800caf4:	b142      	cbz	r2, 800cb08 <__ascii_mbtowc+0x1a>
 800caf6:	b14b      	cbz	r3, 800cb0c <__ascii_mbtowc+0x1e>
 800caf8:	7813      	ldrb	r3, [r2, #0]
 800cafa:	600b      	str	r3, [r1, #0]
 800cafc:	7812      	ldrb	r2, [r2, #0]
 800cafe:	1e10      	subs	r0, r2, #0
 800cb00:	bf18      	it	ne
 800cb02:	2001      	movne	r0, #1
 800cb04:	b002      	add	sp, #8
 800cb06:	4770      	bx	lr
 800cb08:	4610      	mov	r0, r2
 800cb0a:	e7fb      	b.n	800cb04 <__ascii_mbtowc+0x16>
 800cb0c:	f06f 0001 	mvn.w	r0, #1
 800cb10:	e7f8      	b.n	800cb04 <__ascii_mbtowc+0x16>

0800cb12 <_realloc_r>:
 800cb12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb16:	4607      	mov	r7, r0
 800cb18:	4614      	mov	r4, r2
 800cb1a:	460d      	mov	r5, r1
 800cb1c:	b921      	cbnz	r1, 800cb28 <_realloc_r+0x16>
 800cb1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cb22:	4611      	mov	r1, r2
 800cb24:	f7fd bcb4 	b.w	800a490 <_malloc_r>
 800cb28:	b92a      	cbnz	r2, 800cb36 <_realloc_r+0x24>
 800cb2a:	f7fd fc3d 	bl	800a3a8 <_free_r>
 800cb2e:	4625      	mov	r5, r4
 800cb30:	4628      	mov	r0, r5
 800cb32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb36:	f000 f86b 	bl	800cc10 <_malloc_usable_size_r>
 800cb3a:	4284      	cmp	r4, r0
 800cb3c:	4606      	mov	r6, r0
 800cb3e:	d802      	bhi.n	800cb46 <_realloc_r+0x34>
 800cb40:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cb44:	d8f4      	bhi.n	800cb30 <_realloc_r+0x1e>
 800cb46:	4621      	mov	r1, r4
 800cb48:	4638      	mov	r0, r7
 800cb4a:	f7fd fca1 	bl	800a490 <_malloc_r>
 800cb4e:	4680      	mov	r8, r0
 800cb50:	b908      	cbnz	r0, 800cb56 <_realloc_r+0x44>
 800cb52:	4645      	mov	r5, r8
 800cb54:	e7ec      	b.n	800cb30 <_realloc_r+0x1e>
 800cb56:	42b4      	cmp	r4, r6
 800cb58:	4622      	mov	r2, r4
 800cb5a:	4629      	mov	r1, r5
 800cb5c:	bf28      	it	cs
 800cb5e:	4632      	movcs	r2, r6
 800cb60:	f7fc fd97 	bl	8009692 <memcpy>
 800cb64:	4629      	mov	r1, r5
 800cb66:	4638      	mov	r0, r7
 800cb68:	f7fd fc1e 	bl	800a3a8 <_free_r>
 800cb6c:	e7f1      	b.n	800cb52 <_realloc_r+0x40>

0800cb6e <__ascii_wctomb>:
 800cb6e:	4603      	mov	r3, r0
 800cb70:	4608      	mov	r0, r1
 800cb72:	b141      	cbz	r1, 800cb86 <__ascii_wctomb+0x18>
 800cb74:	2aff      	cmp	r2, #255	@ 0xff
 800cb76:	d904      	bls.n	800cb82 <__ascii_wctomb+0x14>
 800cb78:	228a      	movs	r2, #138	@ 0x8a
 800cb7a:	601a      	str	r2, [r3, #0]
 800cb7c:	f04f 30ff 	mov.w	r0, #4294967295
 800cb80:	4770      	bx	lr
 800cb82:	700a      	strb	r2, [r1, #0]
 800cb84:	2001      	movs	r0, #1
 800cb86:	4770      	bx	lr

0800cb88 <_raise_r>:
 800cb88:	291f      	cmp	r1, #31
 800cb8a:	b538      	push	{r3, r4, r5, lr}
 800cb8c:	4605      	mov	r5, r0
 800cb8e:	460c      	mov	r4, r1
 800cb90:	d904      	bls.n	800cb9c <_raise_r+0x14>
 800cb92:	2316      	movs	r3, #22
 800cb94:	6003      	str	r3, [r0, #0]
 800cb96:	f04f 30ff 	mov.w	r0, #4294967295
 800cb9a:	bd38      	pop	{r3, r4, r5, pc}
 800cb9c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cb9e:	b112      	cbz	r2, 800cba6 <_raise_r+0x1e>
 800cba0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cba4:	b94b      	cbnz	r3, 800cbba <_raise_r+0x32>
 800cba6:	4628      	mov	r0, r5
 800cba8:	f000 f830 	bl	800cc0c <_getpid_r>
 800cbac:	4622      	mov	r2, r4
 800cbae:	4601      	mov	r1, r0
 800cbb0:	4628      	mov	r0, r5
 800cbb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cbb6:	f000 b817 	b.w	800cbe8 <_kill_r>
 800cbba:	2b01      	cmp	r3, #1
 800cbbc:	d00a      	beq.n	800cbd4 <_raise_r+0x4c>
 800cbbe:	1c59      	adds	r1, r3, #1
 800cbc0:	d103      	bne.n	800cbca <_raise_r+0x42>
 800cbc2:	2316      	movs	r3, #22
 800cbc4:	6003      	str	r3, [r0, #0]
 800cbc6:	2001      	movs	r0, #1
 800cbc8:	e7e7      	b.n	800cb9a <_raise_r+0x12>
 800cbca:	2100      	movs	r1, #0
 800cbcc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cbd0:	4620      	mov	r0, r4
 800cbd2:	4798      	blx	r3
 800cbd4:	2000      	movs	r0, #0
 800cbd6:	e7e0      	b.n	800cb9a <_raise_r+0x12>

0800cbd8 <raise>:
 800cbd8:	4b02      	ldr	r3, [pc, #8]	@ (800cbe4 <raise+0xc>)
 800cbda:	4601      	mov	r1, r0
 800cbdc:	6818      	ldr	r0, [r3, #0]
 800cbde:	f7ff bfd3 	b.w	800cb88 <_raise_r>
 800cbe2:	bf00      	nop
 800cbe4:	200000c0 	.word	0x200000c0

0800cbe8 <_kill_r>:
 800cbe8:	b538      	push	{r3, r4, r5, lr}
 800cbea:	4d07      	ldr	r5, [pc, #28]	@ (800cc08 <_kill_r+0x20>)
 800cbec:	2300      	movs	r3, #0
 800cbee:	4604      	mov	r4, r0
 800cbf0:	4608      	mov	r0, r1
 800cbf2:	4611      	mov	r1, r2
 800cbf4:	602b      	str	r3, [r5, #0]
 800cbf6:	f7f5 fbbb 	bl	8002370 <_kill>
 800cbfa:	1c43      	adds	r3, r0, #1
 800cbfc:	d102      	bne.n	800cc04 <_kill_r+0x1c>
 800cbfe:	682b      	ldr	r3, [r5, #0]
 800cc00:	b103      	cbz	r3, 800cc04 <_kill_r+0x1c>
 800cc02:	6023      	str	r3, [r4, #0]
 800cc04:	bd38      	pop	{r3, r4, r5, pc}
 800cc06:	bf00      	nop
 800cc08:	20000d18 	.word	0x20000d18

0800cc0c <_getpid_r>:
 800cc0c:	f7f5 bba8 	b.w	8002360 <_getpid>

0800cc10 <_malloc_usable_size_r>:
 800cc10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cc14:	1f18      	subs	r0, r3, #4
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	bfbc      	itt	lt
 800cc1a:	580b      	ldrlt	r3, [r1, r0]
 800cc1c:	18c0      	addlt	r0, r0, r3
 800cc1e:	4770      	bx	lr

0800cc20 <atan2>:
 800cc20:	f000 b902 	b.w	800ce28 <__ieee754_atan2>

0800cc24 <sqrt>:
 800cc24:	b538      	push	{r3, r4, r5, lr}
 800cc26:	ed2d 8b02 	vpush	{d8}
 800cc2a:	ec55 4b10 	vmov	r4, r5, d0
 800cc2e:	f000 f825 	bl	800cc7c <__ieee754_sqrt>
 800cc32:	4622      	mov	r2, r4
 800cc34:	462b      	mov	r3, r5
 800cc36:	4620      	mov	r0, r4
 800cc38:	4629      	mov	r1, r5
 800cc3a:	eeb0 8a40 	vmov.f32	s16, s0
 800cc3e:	eef0 8a60 	vmov.f32	s17, s1
 800cc42:	f7f3 ff8b 	bl	8000b5c <__aeabi_dcmpun>
 800cc46:	b990      	cbnz	r0, 800cc6e <sqrt+0x4a>
 800cc48:	2200      	movs	r2, #0
 800cc4a:	2300      	movs	r3, #0
 800cc4c:	4620      	mov	r0, r4
 800cc4e:	4629      	mov	r1, r5
 800cc50:	f7f3 ff5c 	bl	8000b0c <__aeabi_dcmplt>
 800cc54:	b158      	cbz	r0, 800cc6e <sqrt+0x4a>
 800cc56:	f7fc fcef 	bl	8009638 <__errno>
 800cc5a:	2321      	movs	r3, #33	@ 0x21
 800cc5c:	6003      	str	r3, [r0, #0]
 800cc5e:	2200      	movs	r2, #0
 800cc60:	2300      	movs	r3, #0
 800cc62:	4610      	mov	r0, r2
 800cc64:	4619      	mov	r1, r3
 800cc66:	f7f3 fe09 	bl	800087c <__aeabi_ddiv>
 800cc6a:	ec41 0b18 	vmov	d8, r0, r1
 800cc6e:	eeb0 0a48 	vmov.f32	s0, s16
 800cc72:	eef0 0a68 	vmov.f32	s1, s17
 800cc76:	ecbd 8b02 	vpop	{d8}
 800cc7a:	bd38      	pop	{r3, r4, r5, pc}

0800cc7c <__ieee754_sqrt>:
 800cc7c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc80:	4a66      	ldr	r2, [pc, #408]	@ (800ce1c <__ieee754_sqrt+0x1a0>)
 800cc82:	ec55 4b10 	vmov	r4, r5, d0
 800cc86:	43aa      	bics	r2, r5
 800cc88:	462b      	mov	r3, r5
 800cc8a:	4621      	mov	r1, r4
 800cc8c:	d110      	bne.n	800ccb0 <__ieee754_sqrt+0x34>
 800cc8e:	4622      	mov	r2, r4
 800cc90:	4620      	mov	r0, r4
 800cc92:	4629      	mov	r1, r5
 800cc94:	f7f3 fcc8 	bl	8000628 <__aeabi_dmul>
 800cc98:	4602      	mov	r2, r0
 800cc9a:	460b      	mov	r3, r1
 800cc9c:	4620      	mov	r0, r4
 800cc9e:	4629      	mov	r1, r5
 800cca0:	f7f3 fb0c 	bl	80002bc <__adddf3>
 800cca4:	4604      	mov	r4, r0
 800cca6:	460d      	mov	r5, r1
 800cca8:	ec45 4b10 	vmov	d0, r4, r5
 800ccac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccb0:	2d00      	cmp	r5, #0
 800ccb2:	dc0e      	bgt.n	800ccd2 <__ieee754_sqrt+0x56>
 800ccb4:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800ccb8:	4322      	orrs	r2, r4
 800ccba:	d0f5      	beq.n	800cca8 <__ieee754_sqrt+0x2c>
 800ccbc:	b19d      	cbz	r5, 800cce6 <__ieee754_sqrt+0x6a>
 800ccbe:	4622      	mov	r2, r4
 800ccc0:	4620      	mov	r0, r4
 800ccc2:	4629      	mov	r1, r5
 800ccc4:	f7f3 faf8 	bl	80002b8 <__aeabi_dsub>
 800ccc8:	4602      	mov	r2, r0
 800ccca:	460b      	mov	r3, r1
 800cccc:	f7f3 fdd6 	bl	800087c <__aeabi_ddiv>
 800ccd0:	e7e8      	b.n	800cca4 <__ieee754_sqrt+0x28>
 800ccd2:	152a      	asrs	r2, r5, #20
 800ccd4:	d115      	bne.n	800cd02 <__ieee754_sqrt+0x86>
 800ccd6:	2000      	movs	r0, #0
 800ccd8:	e009      	b.n	800ccee <__ieee754_sqrt+0x72>
 800ccda:	0acb      	lsrs	r3, r1, #11
 800ccdc:	3a15      	subs	r2, #21
 800ccde:	0549      	lsls	r1, r1, #21
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d0fa      	beq.n	800ccda <__ieee754_sqrt+0x5e>
 800cce4:	e7f7      	b.n	800ccd6 <__ieee754_sqrt+0x5a>
 800cce6:	462a      	mov	r2, r5
 800cce8:	e7fa      	b.n	800cce0 <__ieee754_sqrt+0x64>
 800ccea:	005b      	lsls	r3, r3, #1
 800ccec:	3001      	adds	r0, #1
 800ccee:	02dc      	lsls	r4, r3, #11
 800ccf0:	d5fb      	bpl.n	800ccea <__ieee754_sqrt+0x6e>
 800ccf2:	1e44      	subs	r4, r0, #1
 800ccf4:	1b12      	subs	r2, r2, r4
 800ccf6:	f1c0 0420 	rsb	r4, r0, #32
 800ccfa:	fa21 f404 	lsr.w	r4, r1, r4
 800ccfe:	4323      	orrs	r3, r4
 800cd00:	4081      	lsls	r1, r0
 800cd02:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd06:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800cd0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cd0e:	07d2      	lsls	r2, r2, #31
 800cd10:	bf5c      	itt	pl
 800cd12:	005b      	lslpl	r3, r3, #1
 800cd14:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800cd18:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cd1c:	bf58      	it	pl
 800cd1e:	0049      	lslpl	r1, r1, #1
 800cd20:	2600      	movs	r6, #0
 800cd22:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800cd26:	107f      	asrs	r7, r7, #1
 800cd28:	0049      	lsls	r1, r1, #1
 800cd2a:	2016      	movs	r0, #22
 800cd2c:	4632      	mov	r2, r6
 800cd2e:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800cd32:	1915      	adds	r5, r2, r4
 800cd34:	429d      	cmp	r5, r3
 800cd36:	bfde      	ittt	le
 800cd38:	192a      	addle	r2, r5, r4
 800cd3a:	1b5b      	suble	r3, r3, r5
 800cd3c:	1936      	addle	r6, r6, r4
 800cd3e:	0fcd      	lsrs	r5, r1, #31
 800cd40:	3801      	subs	r0, #1
 800cd42:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800cd46:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800cd4a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800cd4e:	d1f0      	bne.n	800cd32 <__ieee754_sqrt+0xb6>
 800cd50:	4605      	mov	r5, r0
 800cd52:	2420      	movs	r4, #32
 800cd54:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800cd58:	4293      	cmp	r3, r2
 800cd5a:	eb0c 0e00 	add.w	lr, ip, r0
 800cd5e:	dc02      	bgt.n	800cd66 <__ieee754_sqrt+0xea>
 800cd60:	d113      	bne.n	800cd8a <__ieee754_sqrt+0x10e>
 800cd62:	458e      	cmp	lr, r1
 800cd64:	d811      	bhi.n	800cd8a <__ieee754_sqrt+0x10e>
 800cd66:	f1be 0f00 	cmp.w	lr, #0
 800cd6a:	eb0e 000c 	add.w	r0, lr, ip
 800cd6e:	da3f      	bge.n	800cdf0 <__ieee754_sqrt+0x174>
 800cd70:	2800      	cmp	r0, #0
 800cd72:	db3d      	blt.n	800cdf0 <__ieee754_sqrt+0x174>
 800cd74:	f102 0801 	add.w	r8, r2, #1
 800cd78:	1a9b      	subs	r3, r3, r2
 800cd7a:	458e      	cmp	lr, r1
 800cd7c:	bf88      	it	hi
 800cd7e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800cd82:	eba1 010e 	sub.w	r1, r1, lr
 800cd86:	4465      	add	r5, ip
 800cd88:	4642      	mov	r2, r8
 800cd8a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800cd8e:	3c01      	subs	r4, #1
 800cd90:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800cd94:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800cd98:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800cd9c:	d1dc      	bne.n	800cd58 <__ieee754_sqrt+0xdc>
 800cd9e:	4319      	orrs	r1, r3
 800cda0:	d01b      	beq.n	800cdda <__ieee754_sqrt+0x15e>
 800cda2:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800ce20 <__ieee754_sqrt+0x1a4>
 800cda6:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800ce24 <__ieee754_sqrt+0x1a8>
 800cdaa:	e9da 0100 	ldrd	r0, r1, [sl]
 800cdae:	e9db 2300 	ldrd	r2, r3, [fp]
 800cdb2:	f7f3 fa81 	bl	80002b8 <__aeabi_dsub>
 800cdb6:	e9da 8900 	ldrd	r8, r9, [sl]
 800cdba:	4602      	mov	r2, r0
 800cdbc:	460b      	mov	r3, r1
 800cdbe:	4640      	mov	r0, r8
 800cdc0:	4649      	mov	r1, r9
 800cdc2:	f7f3 fead 	bl	8000b20 <__aeabi_dcmple>
 800cdc6:	b140      	cbz	r0, 800cdda <__ieee754_sqrt+0x15e>
 800cdc8:	f1b5 3fff 	cmp.w	r5, #4294967295
 800cdcc:	e9da 0100 	ldrd	r0, r1, [sl]
 800cdd0:	e9db 2300 	ldrd	r2, r3, [fp]
 800cdd4:	d10e      	bne.n	800cdf4 <__ieee754_sqrt+0x178>
 800cdd6:	3601      	adds	r6, #1
 800cdd8:	4625      	mov	r5, r4
 800cdda:	1073      	asrs	r3, r6, #1
 800cddc:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800cde0:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800cde4:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800cde8:	086b      	lsrs	r3, r5, #1
 800cdea:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800cdee:	e759      	b.n	800cca4 <__ieee754_sqrt+0x28>
 800cdf0:	4690      	mov	r8, r2
 800cdf2:	e7c1      	b.n	800cd78 <__ieee754_sqrt+0xfc>
 800cdf4:	f7f3 fa62 	bl	80002bc <__adddf3>
 800cdf8:	e9da 8900 	ldrd	r8, r9, [sl]
 800cdfc:	4602      	mov	r2, r0
 800cdfe:	460b      	mov	r3, r1
 800ce00:	4640      	mov	r0, r8
 800ce02:	4649      	mov	r1, r9
 800ce04:	f7f3 fe82 	bl	8000b0c <__aeabi_dcmplt>
 800ce08:	b120      	cbz	r0, 800ce14 <__ieee754_sqrt+0x198>
 800ce0a:	1cab      	adds	r3, r5, #2
 800ce0c:	bf08      	it	eq
 800ce0e:	3601      	addeq	r6, #1
 800ce10:	3502      	adds	r5, #2
 800ce12:	e7e2      	b.n	800cdda <__ieee754_sqrt+0x15e>
 800ce14:	1c6b      	adds	r3, r5, #1
 800ce16:	f023 0501 	bic.w	r5, r3, #1
 800ce1a:	e7de      	b.n	800cdda <__ieee754_sqrt+0x15e>
 800ce1c:	7ff00000 	.word	0x7ff00000
 800ce20:	0800d8f8 	.word	0x0800d8f8
 800ce24:	0800d8f0 	.word	0x0800d8f0

0800ce28 <__ieee754_atan2>:
 800ce28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce2c:	ec57 6b11 	vmov	r6, r7, d1
 800ce30:	4273      	negs	r3, r6
 800ce32:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800cfb0 <__ieee754_atan2+0x188>
 800ce36:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800ce3a:	4333      	orrs	r3, r6
 800ce3c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800ce40:	4543      	cmp	r3, r8
 800ce42:	ec51 0b10 	vmov	r0, r1, d0
 800ce46:	4635      	mov	r5, r6
 800ce48:	d809      	bhi.n	800ce5e <__ieee754_atan2+0x36>
 800ce4a:	4244      	negs	r4, r0
 800ce4c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800ce50:	4304      	orrs	r4, r0
 800ce52:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800ce56:	4544      	cmp	r4, r8
 800ce58:	468e      	mov	lr, r1
 800ce5a:	4681      	mov	r9, r0
 800ce5c:	d907      	bls.n	800ce6e <__ieee754_atan2+0x46>
 800ce5e:	4632      	mov	r2, r6
 800ce60:	463b      	mov	r3, r7
 800ce62:	f7f3 fa2b 	bl	80002bc <__adddf3>
 800ce66:	ec41 0b10 	vmov	d0, r0, r1
 800ce6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce6e:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800ce72:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800ce76:	4334      	orrs	r4, r6
 800ce78:	d103      	bne.n	800ce82 <__ieee754_atan2+0x5a>
 800ce7a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce7e:	f000 b89b 	b.w	800cfb8 <atan>
 800ce82:	17bc      	asrs	r4, r7, #30
 800ce84:	f004 0402 	and.w	r4, r4, #2
 800ce88:	ea53 0909 	orrs.w	r9, r3, r9
 800ce8c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800ce90:	d107      	bne.n	800cea2 <__ieee754_atan2+0x7a>
 800ce92:	2c02      	cmp	r4, #2
 800ce94:	d05f      	beq.n	800cf56 <__ieee754_atan2+0x12e>
 800ce96:	2c03      	cmp	r4, #3
 800ce98:	d1e5      	bne.n	800ce66 <__ieee754_atan2+0x3e>
 800ce9a:	a143      	add	r1, pc, #268	@ (adr r1, 800cfa8 <__ieee754_atan2+0x180>)
 800ce9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cea0:	e7e1      	b.n	800ce66 <__ieee754_atan2+0x3e>
 800cea2:	4315      	orrs	r5, r2
 800cea4:	d106      	bne.n	800ceb4 <__ieee754_atan2+0x8c>
 800cea6:	f1be 0f00 	cmp.w	lr, #0
 800ceaa:	db5f      	blt.n	800cf6c <__ieee754_atan2+0x144>
 800ceac:	a136      	add	r1, pc, #216	@ (adr r1, 800cf88 <__ieee754_atan2+0x160>)
 800ceae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ceb2:	e7d8      	b.n	800ce66 <__ieee754_atan2+0x3e>
 800ceb4:	4542      	cmp	r2, r8
 800ceb6:	d10f      	bne.n	800ced8 <__ieee754_atan2+0xb0>
 800ceb8:	4293      	cmp	r3, r2
 800ceba:	f104 34ff 	add.w	r4, r4, #4294967295
 800cebe:	d107      	bne.n	800ced0 <__ieee754_atan2+0xa8>
 800cec0:	2c02      	cmp	r4, #2
 800cec2:	d84c      	bhi.n	800cf5e <__ieee754_atan2+0x136>
 800cec4:	4b36      	ldr	r3, [pc, #216]	@ (800cfa0 <__ieee754_atan2+0x178>)
 800cec6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ceca:	e9d3 0100 	ldrd	r0, r1, [r3]
 800cece:	e7ca      	b.n	800ce66 <__ieee754_atan2+0x3e>
 800ced0:	2c02      	cmp	r4, #2
 800ced2:	d848      	bhi.n	800cf66 <__ieee754_atan2+0x13e>
 800ced4:	4b33      	ldr	r3, [pc, #204]	@ (800cfa4 <__ieee754_atan2+0x17c>)
 800ced6:	e7f6      	b.n	800cec6 <__ieee754_atan2+0x9e>
 800ced8:	4543      	cmp	r3, r8
 800ceda:	d0e4      	beq.n	800cea6 <__ieee754_atan2+0x7e>
 800cedc:	1a9b      	subs	r3, r3, r2
 800cede:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800cee2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800cee6:	da1e      	bge.n	800cf26 <__ieee754_atan2+0xfe>
 800cee8:	2f00      	cmp	r7, #0
 800ceea:	da01      	bge.n	800cef0 <__ieee754_atan2+0xc8>
 800ceec:	323c      	adds	r2, #60	@ 0x3c
 800ceee:	db1e      	blt.n	800cf2e <__ieee754_atan2+0x106>
 800cef0:	4632      	mov	r2, r6
 800cef2:	463b      	mov	r3, r7
 800cef4:	f7f3 fcc2 	bl	800087c <__aeabi_ddiv>
 800cef8:	ec41 0b10 	vmov	d0, r0, r1
 800cefc:	f000 f9f4 	bl	800d2e8 <fabs>
 800cf00:	f000 f85a 	bl	800cfb8 <atan>
 800cf04:	ec51 0b10 	vmov	r0, r1, d0
 800cf08:	2c01      	cmp	r4, #1
 800cf0a:	d013      	beq.n	800cf34 <__ieee754_atan2+0x10c>
 800cf0c:	2c02      	cmp	r4, #2
 800cf0e:	d015      	beq.n	800cf3c <__ieee754_atan2+0x114>
 800cf10:	2c00      	cmp	r4, #0
 800cf12:	d0a8      	beq.n	800ce66 <__ieee754_atan2+0x3e>
 800cf14:	a318      	add	r3, pc, #96	@ (adr r3, 800cf78 <__ieee754_atan2+0x150>)
 800cf16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf1a:	f7f3 f9cd 	bl	80002b8 <__aeabi_dsub>
 800cf1e:	a318      	add	r3, pc, #96	@ (adr r3, 800cf80 <__ieee754_atan2+0x158>)
 800cf20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf24:	e014      	b.n	800cf50 <__ieee754_atan2+0x128>
 800cf26:	a118      	add	r1, pc, #96	@ (adr r1, 800cf88 <__ieee754_atan2+0x160>)
 800cf28:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf2c:	e7ec      	b.n	800cf08 <__ieee754_atan2+0xe0>
 800cf2e:	2000      	movs	r0, #0
 800cf30:	2100      	movs	r1, #0
 800cf32:	e7e9      	b.n	800cf08 <__ieee754_atan2+0xe0>
 800cf34:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cf38:	4619      	mov	r1, r3
 800cf3a:	e794      	b.n	800ce66 <__ieee754_atan2+0x3e>
 800cf3c:	a30e      	add	r3, pc, #56	@ (adr r3, 800cf78 <__ieee754_atan2+0x150>)
 800cf3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf42:	f7f3 f9b9 	bl	80002b8 <__aeabi_dsub>
 800cf46:	4602      	mov	r2, r0
 800cf48:	460b      	mov	r3, r1
 800cf4a:	a10d      	add	r1, pc, #52	@ (adr r1, 800cf80 <__ieee754_atan2+0x158>)
 800cf4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf50:	f7f3 f9b2 	bl	80002b8 <__aeabi_dsub>
 800cf54:	e787      	b.n	800ce66 <__ieee754_atan2+0x3e>
 800cf56:	a10a      	add	r1, pc, #40	@ (adr r1, 800cf80 <__ieee754_atan2+0x158>)
 800cf58:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf5c:	e783      	b.n	800ce66 <__ieee754_atan2+0x3e>
 800cf5e:	a10c      	add	r1, pc, #48	@ (adr r1, 800cf90 <__ieee754_atan2+0x168>)
 800cf60:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf64:	e77f      	b.n	800ce66 <__ieee754_atan2+0x3e>
 800cf66:	2000      	movs	r0, #0
 800cf68:	2100      	movs	r1, #0
 800cf6a:	e77c      	b.n	800ce66 <__ieee754_atan2+0x3e>
 800cf6c:	a10a      	add	r1, pc, #40	@ (adr r1, 800cf98 <__ieee754_atan2+0x170>)
 800cf6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf72:	e778      	b.n	800ce66 <__ieee754_atan2+0x3e>
 800cf74:	f3af 8000 	nop.w
 800cf78:	33145c07 	.word	0x33145c07
 800cf7c:	3ca1a626 	.word	0x3ca1a626
 800cf80:	54442d18 	.word	0x54442d18
 800cf84:	400921fb 	.word	0x400921fb
 800cf88:	54442d18 	.word	0x54442d18
 800cf8c:	3ff921fb 	.word	0x3ff921fb
 800cf90:	54442d18 	.word	0x54442d18
 800cf94:	3fe921fb 	.word	0x3fe921fb
 800cf98:	54442d18 	.word	0x54442d18
 800cf9c:	bff921fb 	.word	0xbff921fb
 800cfa0:	0800d918 	.word	0x0800d918
 800cfa4:	0800d900 	.word	0x0800d900
 800cfa8:	54442d18 	.word	0x54442d18
 800cfac:	c00921fb 	.word	0xc00921fb
 800cfb0:	7ff00000 	.word	0x7ff00000
 800cfb4:	00000000 	.word	0x00000000

0800cfb8 <atan>:
 800cfb8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfbc:	ec55 4b10 	vmov	r4, r5, d0
 800cfc0:	4bbf      	ldr	r3, [pc, #764]	@ (800d2c0 <atan+0x308>)
 800cfc2:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800cfc6:	429e      	cmp	r6, r3
 800cfc8:	46ab      	mov	fp, r5
 800cfca:	d918      	bls.n	800cffe <atan+0x46>
 800cfcc:	4bbd      	ldr	r3, [pc, #756]	@ (800d2c4 <atan+0x30c>)
 800cfce:	429e      	cmp	r6, r3
 800cfd0:	d801      	bhi.n	800cfd6 <atan+0x1e>
 800cfd2:	d109      	bne.n	800cfe8 <atan+0x30>
 800cfd4:	b144      	cbz	r4, 800cfe8 <atan+0x30>
 800cfd6:	4622      	mov	r2, r4
 800cfd8:	462b      	mov	r3, r5
 800cfda:	4620      	mov	r0, r4
 800cfdc:	4629      	mov	r1, r5
 800cfde:	f7f3 f96d 	bl	80002bc <__adddf3>
 800cfe2:	4604      	mov	r4, r0
 800cfe4:	460d      	mov	r5, r1
 800cfe6:	e006      	b.n	800cff6 <atan+0x3e>
 800cfe8:	f1bb 0f00 	cmp.w	fp, #0
 800cfec:	f340 812b 	ble.w	800d246 <atan+0x28e>
 800cff0:	a597      	add	r5, pc, #604	@ (adr r5, 800d250 <atan+0x298>)
 800cff2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cff6:	ec45 4b10 	vmov	d0, r4, r5
 800cffa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cffe:	4bb2      	ldr	r3, [pc, #712]	@ (800d2c8 <atan+0x310>)
 800d000:	429e      	cmp	r6, r3
 800d002:	d813      	bhi.n	800d02c <atan+0x74>
 800d004:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800d008:	429e      	cmp	r6, r3
 800d00a:	d80c      	bhi.n	800d026 <atan+0x6e>
 800d00c:	a392      	add	r3, pc, #584	@ (adr r3, 800d258 <atan+0x2a0>)
 800d00e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d012:	4620      	mov	r0, r4
 800d014:	4629      	mov	r1, r5
 800d016:	f7f3 f951 	bl	80002bc <__adddf3>
 800d01a:	4bac      	ldr	r3, [pc, #688]	@ (800d2cc <atan+0x314>)
 800d01c:	2200      	movs	r2, #0
 800d01e:	f7f3 fd93 	bl	8000b48 <__aeabi_dcmpgt>
 800d022:	2800      	cmp	r0, #0
 800d024:	d1e7      	bne.n	800cff6 <atan+0x3e>
 800d026:	f04f 3aff 	mov.w	sl, #4294967295
 800d02a:	e029      	b.n	800d080 <atan+0xc8>
 800d02c:	f000 f95c 	bl	800d2e8 <fabs>
 800d030:	4ba7      	ldr	r3, [pc, #668]	@ (800d2d0 <atan+0x318>)
 800d032:	429e      	cmp	r6, r3
 800d034:	ec55 4b10 	vmov	r4, r5, d0
 800d038:	f200 80bc 	bhi.w	800d1b4 <atan+0x1fc>
 800d03c:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800d040:	429e      	cmp	r6, r3
 800d042:	f200 809e 	bhi.w	800d182 <atan+0x1ca>
 800d046:	4622      	mov	r2, r4
 800d048:	462b      	mov	r3, r5
 800d04a:	4620      	mov	r0, r4
 800d04c:	4629      	mov	r1, r5
 800d04e:	f7f3 f935 	bl	80002bc <__adddf3>
 800d052:	4b9e      	ldr	r3, [pc, #632]	@ (800d2cc <atan+0x314>)
 800d054:	2200      	movs	r2, #0
 800d056:	f7f3 f92f 	bl	80002b8 <__aeabi_dsub>
 800d05a:	2200      	movs	r2, #0
 800d05c:	4606      	mov	r6, r0
 800d05e:	460f      	mov	r7, r1
 800d060:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d064:	4620      	mov	r0, r4
 800d066:	4629      	mov	r1, r5
 800d068:	f7f3 f928 	bl	80002bc <__adddf3>
 800d06c:	4602      	mov	r2, r0
 800d06e:	460b      	mov	r3, r1
 800d070:	4630      	mov	r0, r6
 800d072:	4639      	mov	r1, r7
 800d074:	f7f3 fc02 	bl	800087c <__aeabi_ddiv>
 800d078:	f04f 0a00 	mov.w	sl, #0
 800d07c:	4604      	mov	r4, r0
 800d07e:	460d      	mov	r5, r1
 800d080:	4622      	mov	r2, r4
 800d082:	462b      	mov	r3, r5
 800d084:	4620      	mov	r0, r4
 800d086:	4629      	mov	r1, r5
 800d088:	f7f3 face 	bl	8000628 <__aeabi_dmul>
 800d08c:	4602      	mov	r2, r0
 800d08e:	460b      	mov	r3, r1
 800d090:	4680      	mov	r8, r0
 800d092:	4689      	mov	r9, r1
 800d094:	f7f3 fac8 	bl	8000628 <__aeabi_dmul>
 800d098:	a371      	add	r3, pc, #452	@ (adr r3, 800d260 <atan+0x2a8>)
 800d09a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d09e:	4606      	mov	r6, r0
 800d0a0:	460f      	mov	r7, r1
 800d0a2:	f7f3 fac1 	bl	8000628 <__aeabi_dmul>
 800d0a6:	a370      	add	r3, pc, #448	@ (adr r3, 800d268 <atan+0x2b0>)
 800d0a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0ac:	f7f3 f906 	bl	80002bc <__adddf3>
 800d0b0:	4632      	mov	r2, r6
 800d0b2:	463b      	mov	r3, r7
 800d0b4:	f7f3 fab8 	bl	8000628 <__aeabi_dmul>
 800d0b8:	a36d      	add	r3, pc, #436	@ (adr r3, 800d270 <atan+0x2b8>)
 800d0ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0be:	f7f3 f8fd 	bl	80002bc <__adddf3>
 800d0c2:	4632      	mov	r2, r6
 800d0c4:	463b      	mov	r3, r7
 800d0c6:	f7f3 faaf 	bl	8000628 <__aeabi_dmul>
 800d0ca:	a36b      	add	r3, pc, #428	@ (adr r3, 800d278 <atan+0x2c0>)
 800d0cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0d0:	f7f3 f8f4 	bl	80002bc <__adddf3>
 800d0d4:	4632      	mov	r2, r6
 800d0d6:	463b      	mov	r3, r7
 800d0d8:	f7f3 faa6 	bl	8000628 <__aeabi_dmul>
 800d0dc:	a368      	add	r3, pc, #416	@ (adr r3, 800d280 <atan+0x2c8>)
 800d0de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0e2:	f7f3 f8eb 	bl	80002bc <__adddf3>
 800d0e6:	4632      	mov	r2, r6
 800d0e8:	463b      	mov	r3, r7
 800d0ea:	f7f3 fa9d 	bl	8000628 <__aeabi_dmul>
 800d0ee:	a366      	add	r3, pc, #408	@ (adr r3, 800d288 <atan+0x2d0>)
 800d0f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0f4:	f7f3 f8e2 	bl	80002bc <__adddf3>
 800d0f8:	4642      	mov	r2, r8
 800d0fa:	464b      	mov	r3, r9
 800d0fc:	f7f3 fa94 	bl	8000628 <__aeabi_dmul>
 800d100:	a363      	add	r3, pc, #396	@ (adr r3, 800d290 <atan+0x2d8>)
 800d102:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d106:	4680      	mov	r8, r0
 800d108:	4689      	mov	r9, r1
 800d10a:	4630      	mov	r0, r6
 800d10c:	4639      	mov	r1, r7
 800d10e:	f7f3 fa8b 	bl	8000628 <__aeabi_dmul>
 800d112:	a361      	add	r3, pc, #388	@ (adr r3, 800d298 <atan+0x2e0>)
 800d114:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d118:	f7f3 f8ce 	bl	80002b8 <__aeabi_dsub>
 800d11c:	4632      	mov	r2, r6
 800d11e:	463b      	mov	r3, r7
 800d120:	f7f3 fa82 	bl	8000628 <__aeabi_dmul>
 800d124:	a35e      	add	r3, pc, #376	@ (adr r3, 800d2a0 <atan+0x2e8>)
 800d126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d12a:	f7f3 f8c5 	bl	80002b8 <__aeabi_dsub>
 800d12e:	4632      	mov	r2, r6
 800d130:	463b      	mov	r3, r7
 800d132:	f7f3 fa79 	bl	8000628 <__aeabi_dmul>
 800d136:	a35c      	add	r3, pc, #368	@ (adr r3, 800d2a8 <atan+0x2f0>)
 800d138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d13c:	f7f3 f8bc 	bl	80002b8 <__aeabi_dsub>
 800d140:	4632      	mov	r2, r6
 800d142:	463b      	mov	r3, r7
 800d144:	f7f3 fa70 	bl	8000628 <__aeabi_dmul>
 800d148:	a359      	add	r3, pc, #356	@ (adr r3, 800d2b0 <atan+0x2f8>)
 800d14a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d14e:	f7f3 f8b3 	bl	80002b8 <__aeabi_dsub>
 800d152:	4632      	mov	r2, r6
 800d154:	463b      	mov	r3, r7
 800d156:	f7f3 fa67 	bl	8000628 <__aeabi_dmul>
 800d15a:	4602      	mov	r2, r0
 800d15c:	460b      	mov	r3, r1
 800d15e:	4640      	mov	r0, r8
 800d160:	4649      	mov	r1, r9
 800d162:	f7f3 f8ab 	bl	80002bc <__adddf3>
 800d166:	4622      	mov	r2, r4
 800d168:	462b      	mov	r3, r5
 800d16a:	f7f3 fa5d 	bl	8000628 <__aeabi_dmul>
 800d16e:	f1ba 3fff 	cmp.w	sl, #4294967295
 800d172:	4602      	mov	r2, r0
 800d174:	460b      	mov	r3, r1
 800d176:	d148      	bne.n	800d20a <atan+0x252>
 800d178:	4620      	mov	r0, r4
 800d17a:	4629      	mov	r1, r5
 800d17c:	f7f3 f89c 	bl	80002b8 <__aeabi_dsub>
 800d180:	e72f      	b.n	800cfe2 <atan+0x2a>
 800d182:	4b52      	ldr	r3, [pc, #328]	@ (800d2cc <atan+0x314>)
 800d184:	2200      	movs	r2, #0
 800d186:	4620      	mov	r0, r4
 800d188:	4629      	mov	r1, r5
 800d18a:	f7f3 f895 	bl	80002b8 <__aeabi_dsub>
 800d18e:	4b4f      	ldr	r3, [pc, #316]	@ (800d2cc <atan+0x314>)
 800d190:	4606      	mov	r6, r0
 800d192:	460f      	mov	r7, r1
 800d194:	2200      	movs	r2, #0
 800d196:	4620      	mov	r0, r4
 800d198:	4629      	mov	r1, r5
 800d19a:	f7f3 f88f 	bl	80002bc <__adddf3>
 800d19e:	4602      	mov	r2, r0
 800d1a0:	460b      	mov	r3, r1
 800d1a2:	4630      	mov	r0, r6
 800d1a4:	4639      	mov	r1, r7
 800d1a6:	f7f3 fb69 	bl	800087c <__aeabi_ddiv>
 800d1aa:	f04f 0a01 	mov.w	sl, #1
 800d1ae:	4604      	mov	r4, r0
 800d1b0:	460d      	mov	r5, r1
 800d1b2:	e765      	b.n	800d080 <atan+0xc8>
 800d1b4:	4b47      	ldr	r3, [pc, #284]	@ (800d2d4 <atan+0x31c>)
 800d1b6:	429e      	cmp	r6, r3
 800d1b8:	d21c      	bcs.n	800d1f4 <atan+0x23c>
 800d1ba:	4b47      	ldr	r3, [pc, #284]	@ (800d2d8 <atan+0x320>)
 800d1bc:	2200      	movs	r2, #0
 800d1be:	4620      	mov	r0, r4
 800d1c0:	4629      	mov	r1, r5
 800d1c2:	f7f3 f879 	bl	80002b8 <__aeabi_dsub>
 800d1c6:	4b44      	ldr	r3, [pc, #272]	@ (800d2d8 <atan+0x320>)
 800d1c8:	4606      	mov	r6, r0
 800d1ca:	460f      	mov	r7, r1
 800d1cc:	2200      	movs	r2, #0
 800d1ce:	4620      	mov	r0, r4
 800d1d0:	4629      	mov	r1, r5
 800d1d2:	f7f3 fa29 	bl	8000628 <__aeabi_dmul>
 800d1d6:	4b3d      	ldr	r3, [pc, #244]	@ (800d2cc <atan+0x314>)
 800d1d8:	2200      	movs	r2, #0
 800d1da:	f7f3 f86f 	bl	80002bc <__adddf3>
 800d1de:	4602      	mov	r2, r0
 800d1e0:	460b      	mov	r3, r1
 800d1e2:	4630      	mov	r0, r6
 800d1e4:	4639      	mov	r1, r7
 800d1e6:	f7f3 fb49 	bl	800087c <__aeabi_ddiv>
 800d1ea:	f04f 0a02 	mov.w	sl, #2
 800d1ee:	4604      	mov	r4, r0
 800d1f0:	460d      	mov	r5, r1
 800d1f2:	e745      	b.n	800d080 <atan+0xc8>
 800d1f4:	4622      	mov	r2, r4
 800d1f6:	462b      	mov	r3, r5
 800d1f8:	4938      	ldr	r1, [pc, #224]	@ (800d2dc <atan+0x324>)
 800d1fa:	2000      	movs	r0, #0
 800d1fc:	f7f3 fb3e 	bl	800087c <__aeabi_ddiv>
 800d200:	f04f 0a03 	mov.w	sl, #3
 800d204:	4604      	mov	r4, r0
 800d206:	460d      	mov	r5, r1
 800d208:	e73a      	b.n	800d080 <atan+0xc8>
 800d20a:	4b35      	ldr	r3, [pc, #212]	@ (800d2e0 <atan+0x328>)
 800d20c:	4e35      	ldr	r6, [pc, #212]	@ (800d2e4 <atan+0x32c>)
 800d20e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d212:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d216:	f7f3 f84f 	bl	80002b8 <__aeabi_dsub>
 800d21a:	4622      	mov	r2, r4
 800d21c:	462b      	mov	r3, r5
 800d21e:	f7f3 f84b 	bl	80002b8 <__aeabi_dsub>
 800d222:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800d226:	4602      	mov	r2, r0
 800d228:	460b      	mov	r3, r1
 800d22a:	e9d6 0100 	ldrd	r0, r1, [r6]
 800d22e:	f7f3 f843 	bl	80002b8 <__aeabi_dsub>
 800d232:	f1bb 0f00 	cmp.w	fp, #0
 800d236:	4604      	mov	r4, r0
 800d238:	460d      	mov	r5, r1
 800d23a:	f6bf aedc 	bge.w	800cff6 <atan+0x3e>
 800d23e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d242:	461d      	mov	r5, r3
 800d244:	e6d7      	b.n	800cff6 <atan+0x3e>
 800d246:	a51c      	add	r5, pc, #112	@ (adr r5, 800d2b8 <atan+0x300>)
 800d248:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d24c:	e6d3      	b.n	800cff6 <atan+0x3e>
 800d24e:	bf00      	nop
 800d250:	54442d18 	.word	0x54442d18
 800d254:	3ff921fb 	.word	0x3ff921fb
 800d258:	8800759c 	.word	0x8800759c
 800d25c:	7e37e43c 	.word	0x7e37e43c
 800d260:	e322da11 	.word	0xe322da11
 800d264:	3f90ad3a 	.word	0x3f90ad3a
 800d268:	24760deb 	.word	0x24760deb
 800d26c:	3fa97b4b 	.word	0x3fa97b4b
 800d270:	a0d03d51 	.word	0xa0d03d51
 800d274:	3fb10d66 	.word	0x3fb10d66
 800d278:	c54c206e 	.word	0xc54c206e
 800d27c:	3fb745cd 	.word	0x3fb745cd
 800d280:	920083ff 	.word	0x920083ff
 800d284:	3fc24924 	.word	0x3fc24924
 800d288:	5555550d 	.word	0x5555550d
 800d28c:	3fd55555 	.word	0x3fd55555
 800d290:	2c6a6c2f 	.word	0x2c6a6c2f
 800d294:	bfa2b444 	.word	0xbfa2b444
 800d298:	52defd9a 	.word	0x52defd9a
 800d29c:	3fadde2d 	.word	0x3fadde2d
 800d2a0:	af749a6d 	.word	0xaf749a6d
 800d2a4:	3fb3b0f2 	.word	0x3fb3b0f2
 800d2a8:	fe231671 	.word	0xfe231671
 800d2ac:	3fbc71c6 	.word	0x3fbc71c6
 800d2b0:	9998ebc4 	.word	0x9998ebc4
 800d2b4:	3fc99999 	.word	0x3fc99999
 800d2b8:	54442d18 	.word	0x54442d18
 800d2bc:	bff921fb 	.word	0xbff921fb
 800d2c0:	440fffff 	.word	0x440fffff
 800d2c4:	7ff00000 	.word	0x7ff00000
 800d2c8:	3fdbffff 	.word	0x3fdbffff
 800d2cc:	3ff00000 	.word	0x3ff00000
 800d2d0:	3ff2ffff 	.word	0x3ff2ffff
 800d2d4:	40038000 	.word	0x40038000
 800d2d8:	3ff80000 	.word	0x3ff80000
 800d2dc:	bff00000 	.word	0xbff00000
 800d2e0:	0800d930 	.word	0x0800d930
 800d2e4:	0800d950 	.word	0x0800d950

0800d2e8 <fabs>:
 800d2e8:	ec51 0b10 	vmov	r0, r1, d0
 800d2ec:	4602      	mov	r2, r0
 800d2ee:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800d2f2:	ec43 2b10 	vmov	d0, r2, r3
 800d2f6:	4770      	bx	lr

0800d2f8 <_init>:
 800d2f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2fa:	bf00      	nop
 800d2fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d2fe:	bc08      	pop	{r3}
 800d300:	469e      	mov	lr, r3
 800d302:	4770      	bx	lr

0800d304 <_fini>:
 800d304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d306:	bf00      	nop
 800d308:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d30a:	bc08      	pop	{r3}
 800d30c:	469e      	mov	lr, r3
 800d30e:	4770      	bx	lr
