FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * PLL clock driver for TI Davinci SoCs
 *
 * Copyright (C) 2018 David Lechner <david@lechnology.com>
 */

#ifndef __LINUX_PLATFORM_DATA_CLK_DAVINCI_PLL_H__
#define __LINUX_PLATFORM_DATA_CLK_DAVINCI_PLL_H__

#include <linux/regmap.h>
/* bench 9888.4.0 fbd21749981c */
/* bench 9888.4.1 1b4151671bcd */
/* bench 9888.4.2 a771c723215a */
/* bench 9888.4.3 487f57efcdd8 */
/* bench 9888.4.4 98d86c18310f */
/* bench 9888.4.5 5c39eeb7b1e8 */
/* bench 9888.4.6 034c79e96fcf */
/* bench 9888.4.7 69b20f69a570 */
/* bench 9888.4.8 150d2391e654 */
/* bench 9888.4.9 80ae28baafcc */
/* bench 9888.4.10 535b1b8238e6 */
/* bench 9888.4.11 b491bc9f56ae */
/* bench 9888.4.12 22bd09611655 */
/* bench 9888.4.13 c01fe91679cd */
/* bench 9888.4.14 be6cd5e0f133 */
/* bench 9888.4.15 931bdec0def1 */
/**
 * davinci_pll_platform_data
 * @cfgchip: CFGCHIP syscon regmap
 */
struct davinci_pll_platform_data {
	struct regmap *cfgchip;
};

#endif /* __LINUX_PLATFORM_DATA_CLK_DAVINCI_PLL_H__ */
