// Seed: 704972770
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2, id_3;
  assign id_2 = id_2;
  logic id_4;
  logic id_5;
  logic id_6;
  logic id_7;
  logic id_8;
  assign id_7 = id_4;
  logic id_9, id_10;
endmodule
module module_1 (
    input id_0,
    input id_1,
    input id_2
);
  logic id_3;
  assign id_3 = id_2;
  assign id_3 = 1;
endmodule
