/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.17
Hash     : 7566e6a
Date     : Mar 20 2024
Type     : Engineering
Log Time   : Wed Mar 20 11:09:49 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 16

#Path 1
Startpoint: $techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_1[13].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$128901$new_new_n2285__.in[0] (.names)                                                                                                 0.890     2.074
$abc$128901$new_new_n2285__.out[0] (.names)                                                                                                0.218     2.292
$abc$128901$new_new_n2303__.in[0] (.names)                                                                                                 0.890     3.182
$abc$128901$new_new_n2303__.out[0] (.names)                                                                                                0.173     3.355
$abc$128901$new_new_n2304__.in[0] (.names)                                                                                                 0.890     4.245
$abc$128901$new_new_n2304__.out[0] (.names)                                                                                                0.218     4.463
$abc$128901$new_new_n2314__.in[5] (.names)                                                                                                 0.890     5.354
$abc$128901$new_new_n2314__.out[0] (.names)                                                                                                0.025     5.379
$abc$128901$new_new_n2316__.in[1] (.names)                                                                                                 0.890     6.269
$abc$128901$new_new_n2316__.out[0] (.names)                                                                                                0.197     6.466
$abc$128901$abc$39355$li0051_li0051.in[1] (.names)                                                                                         0.890     7.357
$abc$128901$abc$39355$li0051_li0051.out[0] (.names)                                                                                        0.197     7.554
u_dct1d.dcto_1[13].D[0] (dffre)                                                                                                            0.890     8.444
data arrival time                                                                                                                                    8.444

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
u_dct1d.dcto_1[13].C[0] (dffre)                                                                                                            0.890     0.890
clock uncertainty                                                                                                                          0.000     0.890
cell setup time                                                                                                                           -0.032     0.859
data required time                                                                                                                                   0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.859
data arrival time                                                                                                                                   -8.444
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -7.585


#Path 2
Startpoint: $techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.databuf_reg[54].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                        0.000     0.000
$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.183
u_dct2d.ramdatao[0].in[2] (.names)                                                                             0.890     2.074
u_dct2d.ramdatao[0].out[0] (.names)                                                                            0.148     2.221
$abc$128901$new_new_n2056__.in[0] (.names)                                                                     0.890     3.112
$abc$128901$new_new_n2056__.out[0] (.names)                                                                    0.173     3.284
$abc$128901$abc$45570$li49_li49.in[1] (.names)                                                                 0.890     4.175
$abc$128901$abc$45570$li49_li49.out[0] (.names)                                                                0.152     4.327
$abc$128901$abc$45570$li51_li51.in[1] (.names)                                                                 0.890     5.217
$abc$128901$abc$45570$li51_li51.out[0] (.names)                                                                0.152     5.369
$abc$128901$abc$45570$li53_li53.in[1] (.names)                                                                 0.890     6.259
$abc$128901$abc$45570$li53_li53.out[0] (.names)                                                                0.152     6.411
$abc$128901$abc$45570$li54_li54.in[0] (.names)                                                                 0.890     7.301
$abc$128901$abc$45570$li54_li54.out[0] (.names)                                                                0.218     7.520
u_dct2d.databuf_reg[54].D[0] (dffre)                                                                           0.890     8.410
data arrival time                                                                                                        8.410

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                        0.000     0.000
u_dct2d.databuf_reg[54].C[0] (dffre)                                                                           0.890     0.890
clock uncertainty                                                                                              0.000     0.890
cell setup time                                                                                               -0.032     0.859
data required time                                                                                                       0.859
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.859
data arrival time                                                                                                       -8.410
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -7.551


#Path 3
Startpoint: $techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.databuf_reg[10].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                        0.000     0.000
$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.183
u_dct2d.ramdatao[0].in[2] (.names)                                                                             0.890     2.074
u_dct2d.ramdatao[0].out[0] (.names)                                                                            0.148     2.221
$abc$128901$new_new_n1995__.in[1] (.names)                                                                     0.890     3.112
$abc$128901$new_new_n1995__.out[0] (.names)                                                                    0.152     3.264
$abc$128901$abc$45570$li05_li05.in[1] (.names)                                                                 0.890     4.154
$abc$128901$abc$45570$li05_li05.out[0] (.names)                                                                0.152     4.306
$abc$128901$abc$45570$li07_li07.in[1] (.names)                                                                 0.890     5.196
$abc$128901$abc$45570$li07_li07.out[0] (.names)                                                                0.152     5.348
$abc$128901$abc$45570$li09_li09.in[1] (.names)                                                                 0.890     6.238
$abc$128901$abc$45570$li09_li09.out[0] (.names)                                                                0.152     6.390
$abc$128901$abc$45570$li10_li10.in[0] (.names)                                                                 0.890     7.281
$abc$128901$abc$45570$li10_li10.out[0] (.names)                                                                0.218     7.499
u_dct2d.databuf_reg[10].D[0] (dffre)                                                                           0.890     8.389
data arrival time                                                                                                        8.389

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                        0.000     0.000
u_dct2d.databuf_reg[10].C[0] (dffre)                                                                           0.890     0.890
clock uncertainty                                                                                              0.000     0.890
cell setup time                                                                                               -0.032     0.859
data required time                                                                                                       0.859
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.859
data arrival time                                                                                                       -8.389
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -7.530


#Path 4
Startpoint: $techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[8] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_1[23].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[8] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$128901$new_new_n1602__.in[0] (.names)                                                                                                 0.890     2.074
$abc$128901$new_new_n1602__.out[0] (.names)                                                                                                0.218     2.292
$abc$128901$new_new_n1617__.in[0] (.names)                                                                                                 0.890     3.182
$abc$128901$new_new_n1617__.out[0] (.names)                                                                                                0.218     3.400
$abc$128901$new_new_n1630__.in[0] (.names)                                                                                                 0.890     4.291
$abc$128901$new_new_n1630__.out[0] (.names)                                                                                                0.172     4.463
$abc$128901$new_new_n1638__.in[0] (.names)                                                                                                 0.890     5.354
$abc$128901$new_new_n1638__.out[0] (.names)                                                                                                0.172     5.526
$abc$128901$new_new_n1646__.in[3] (.names)                                                                                                 0.890     6.417
$abc$128901$new_new_n1646__.out[0] (.names)                                                                                                0.090     6.507
$abc$128901$abc$39355$li0506_li0506.in[4] (.names)                                                                                         0.890     7.397
$abc$128901$abc$39355$li0506_li0506.out[0] (.names)                                                                                        0.099     7.497
u_dct2d.dcto_1[23].D[0] (dffre)                                                                                                            0.890     8.387
data arrival time                                                                                                                                    8.387

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
u_dct2d.dcto_1[23].C[0] (dffre)                                                                                                            0.890     0.890
clock uncertainty                                                                                                                          0.000     0.890
cell setup time                                                                                                                           -0.032     0.859
data required time                                                                                                                                   0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.859
data arrival time                                                                                                                                   -8.387
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -7.528


#Path 5
Startpoint: $techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[8] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_1[15].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[8] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$128901$new_new_n1602__.in[0] (.names)                                                                                                 0.890     2.074
$abc$128901$new_new_n1602__.out[0] (.names)                                                                                                0.218     2.292
$abc$128901$new_new_n1617__.in[0] (.names)                                                                                                 0.890     3.182
$abc$128901$new_new_n1617__.out[0] (.names)                                                                                                0.218     3.400
$abc$128901$new_new_n1630__.in[0] (.names)                                                                                                 0.890     4.291
$abc$128901$new_new_n1630__.out[0] (.names)                                                                                                0.172     4.463
$abc$128901$new_new_n1638__.in[0] (.names)                                                                                                 0.890     5.354
$abc$128901$new_new_n1638__.out[0] (.names)                                                                                                0.172     5.526
$abc$128901$new_new_n1642__.in[2] (.names)                                                                                                 0.890     6.417
$abc$128901$new_new_n1642__.out[0] (.names)                                                                                                0.103     6.519
$abc$128901$abc$39355$li0505_li0505.in[4] (.names)                                                                                         0.890     7.410
$abc$128901$abc$39355$li0505_li0505.out[0] (.names)                                                                                        0.054     7.464
u_dct2d.dcto_1[15].D[0] (dffre)                                                                                                            0.890     8.354
data arrival time                                                                                                                                    8.354

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
u_dct2d.dcto_1[15].C[0] (dffre)                                                                                                            0.890     0.890
clock uncertainty                                                                                                                          0.000     0.890
cell setup time                                                                                                                           -0.032     0.859
data required time                                                                                                                                   0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.859
data arrival time                                                                                                                                   -8.354
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -7.495


#Path 6
Startpoint: $techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_1[21].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$128901$new_new_n2285__.in[0] (.names)                                                                                                 0.890     2.074
$abc$128901$new_new_n2285__.out[0] (.names)                                                                                                0.218     2.292
$abc$128901$new_new_n2303__.in[0] (.names)                                                                                                 0.890     3.182
$abc$128901$new_new_n2303__.out[0] (.names)                                                                                                0.173     3.355
$abc$128901$new_new_n2304__.in[0] (.names)                                                                                                 0.890     4.245
$abc$128901$new_new_n2304__.out[0] (.names)                                                                                                0.218     4.463
$abc$128901$new_new_n2314__.in[5] (.names)                                                                                                 0.890     5.354
$abc$128901$new_new_n2314__.out[0] (.names)                                                                                                0.025     5.379
$abc$128901$new_new_n2328__.in[3] (.names)                                                                                                 0.890     6.269
$abc$128901$new_new_n2328__.out[0] (.names)                                                                                                0.090     6.360
$abc$128901$abc$39355$li0054_li0054.in[1] (.names)                                                                                         0.890     7.250
$abc$128901$abc$39355$li0054_li0054.out[0] (.names)                                                                                        0.197     7.447
u_dct1d.dcto_1[21].D[0] (dffre)                                                                                                            0.890     8.337
data arrival time                                                                                                                                    8.337

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
u_dct1d.dcto_1[21].C[0] (dffre)                                                                                                            0.890     0.890
clock uncertainty                                                                                                                          0.000     0.890
cell setup time                                                                                                                           -0.032     0.859
data required time                                                                                                                                   0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.859
data arrival time                                                                                                                                   -8.337
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -7.479


#Path 7
Startpoint: u_dct2d.latchbuf_reg[44].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.databuf_reg[43].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.latchbuf_reg[44].C[0] (dffre)                                         0.890     0.890
u_dct2d.latchbuf_reg[44].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2043__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2043__.out[0] (.names)                                   0.173     2.107
$abc$128901$abc$45570$li37_li37.in[2] (.names)                                0.890     2.998
$abc$128901$abc$45570$li37_li37.out[0] (.names)                               0.148     3.146
$abc$128901$abc$45570$li38_li38.in[2] (.names)                                0.890     4.036
$abc$128901$abc$45570$li38_li38.out[0] (.names)                               0.148     4.184
$abc$128901$new_new_n2048__.in[0] (.names)                                    0.890     5.074
$abc$128901$new_new_n2048__.out[0] (.names)                                   0.218     5.293
$abc$128901$abc$45570$li42_li42.in[1] (.names)                                0.890     6.183
$abc$128901$abc$45570$li42_li42.out[0] (.names)                               0.152     6.335
$abc$128901$abc$45570$li43_li43.in[0] (.names)                                0.890     7.225
$abc$128901$abc$45570$li43_li43.out[0] (.names)                               0.218     7.443
u_dct2d.databuf_reg[43].D[0] (dffre)                                          0.890     8.334
data arrival time                                                                       8.334

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.databuf_reg[43].C[0] (dffre)                                          0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.334
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.475


#Path 8
Startpoint: u_dct2d.latchbuf_reg[66].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.databuf_reg[32].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.latchbuf_reg[66].C[0] (dffre)                                         0.890     0.890
u_dct2d.latchbuf_reg[66].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2030__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2030__.out[0] (.names)                                   0.173     2.107
$abc$128901$abc$45570$li26_li26.in[2] (.names)                                0.890     2.998
$abc$128901$abc$45570$li26_li26.out[0] (.names)                               0.148     3.146
$abc$128901$abc$45570$li27_li27.in[2] (.names)                                0.890     4.036
$abc$128901$abc$45570$li27_li27.out[0] (.names)                               0.148     4.184
$abc$128901$new_new_n2035__.in[0] (.names)                                    0.890     5.074
$abc$128901$new_new_n2035__.out[0] (.names)                                   0.218     5.293
$abc$128901$abc$45570$li31_li31.in[1] (.names)                                0.890     6.183
$abc$128901$abc$45570$li31_li31.out[0] (.names)                               0.152     6.335
$abc$128901$abc$45570$li32_li32.in[0] (.names)                                0.890     7.225
$abc$128901$abc$45570$li32_li32.out[0] (.names)                               0.218     7.443
u_dct2d.databuf_reg[32].D[0] (dffre)                                          0.890     8.334
data arrival time                                                                       8.334

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.databuf_reg[32].C[0] (dffre)                                          0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.334
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.475


#Path 9
Startpoint: u_dct2d.latchbuf_reg[22].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.databuf_reg[21].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.latchbuf_reg[22].C[0] (dffre)                                         0.890     0.890
u_dct2d.latchbuf_reg[22].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2017__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2017__.out[0] (.names)                                   0.173     2.107
$abc$128901$abc$45570$li15_li15.in[2] (.names)                                0.890     2.998
$abc$128901$abc$45570$li15_li15.out[0] (.names)                               0.148     3.146
$abc$128901$abc$45570$li16_li16.in[2] (.names)                                0.890     4.036
$abc$128901$abc$45570$li16_li16.out[0] (.names)                               0.148     4.184
$abc$128901$new_new_n2022__.in[0] (.names)                                    0.890     5.074
$abc$128901$new_new_n2022__.out[0] (.names)                                   0.218     5.293
$abc$128901$abc$45570$li20_li20.in[1] (.names)                                0.890     6.183
$abc$128901$abc$45570$li20_li20.out[0] (.names)                               0.152     6.335
$abc$128901$abc$45570$li21_li21.in[0] (.names)                                0.890     7.225
$abc$128901$abc$45570$li21_li21.out[0] (.names)                               0.218     7.443
u_dct2d.databuf_reg[21].D[0] (dffre)                                          0.890     8.334
data arrival time                                                                       8.334

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.databuf_reg[21].C[0] (dffre)                                          0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.334
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.475


#Path 10
Startpoint: u_dct2d.romedatao_d1[106].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_2[16].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romedatao_d1[106].C[0] (dffre)                                        0.890     0.890
u_dct2d.romedatao_d1[106].Q[0] (dffre) [clock-to-output]                      0.154     1.044
$abc$128901$new_new_n1686__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1686__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1693__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1693__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n1694__.in[0] (.names)                                    0.890     4.152
$abc$128901$new_new_n1694__.out[0] (.names)                                   0.218     4.370
$abc$128901$new_new_n1723__.in[2] (.names)                                    0.890     5.261
$abc$128901$new_new_n1723__.out[0] (.names)                                   0.148     5.408
$abc$128901$new_new_n1726__.in[3] (.names)                                    0.890     6.299
$abc$128901$new_new_n1726__.out[0] (.names)                                   0.090     6.389
$abc$128901$abc$39355$li0522_li0522.in[3] (.names)                            0.890     7.280
$abc$128901$abc$39355$li0522_li0522.out[0] (.names)                           0.136     7.415
u_dct2d.dcto_2[16].D[0] (dffre)                                               0.890     8.306
data arrival time                                                                       8.306

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_2[16].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.306
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.447


#Path 11
Startpoint: $techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_1[15].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$128901$new_new_n2285__.in[0] (.names)                                                                                                 0.890     2.074
$abc$128901$new_new_n2285__.out[0] (.names)                                                                                                0.218     2.292
$abc$128901$new_new_n2303__.in[0] (.names)                                                                                                 0.890     3.182
$abc$128901$new_new_n2303__.out[0] (.names)                                                                                                0.173     3.355
$abc$128901$new_new_n2304__.in[0] (.names)                                                                                                 0.890     4.245
$abc$128901$new_new_n2304__.out[0] (.names)                                                                                                0.218     4.463
$abc$128901$new_new_n2314__.in[5] (.names)                                                                                                 0.890     5.354
$abc$128901$new_new_n2314__.out[0] (.names)                                                                                                0.025     5.379
$abc$128901$new_new_n2328__.in[3] (.names)                                                                                                 0.890     6.269
$abc$128901$new_new_n2328__.out[0] (.names)                                                                                                0.090     6.360
$abc$128901$abc$39355$li0053_li0053.in[2] (.names)                                                                                         0.890     7.250
$abc$128901$abc$39355$li0053_li0053.out[0] (.names)                                                                                        0.148     7.398
u_dct1d.dcto_1[15].D[0] (dffre)                                                                                                            0.890     8.288
data arrival time                                                                                                                                    8.288

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
u_dct1d.dcto_1[15].C[0] (dffre)                                                                                                            0.890     0.890
clock uncertainty                                                                                                                          0.000     0.890
cell setup time                                                                                                                           -0.032     0.859
data required time                                                                                                                                   0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.859
data arrival time                                                                                                                                   -8.288
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -7.429


#Path 12
Startpoint: u_dct1d.romodatao_d1[76].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_2[14].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.romodatao_d1[76].C[0] (dffre)                                         0.890     0.890
u_dct1d.romodatao_d1[76].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2355__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2355__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n2364__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n2364__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n2365__.in[0] (.names)                                    0.890     4.152
$abc$128901$new_new_n2365__.out[0] (.names)                                   0.172     4.325
$abc$128901$new_new_n2382__.in[2] (.names)                                    0.890     5.215
$abc$128901$new_new_n2382__.out[0] (.names)                                   0.148     5.363
$abc$128901$new_new_n2390__.in[2] (.names)                                    0.890     6.253
$abc$128901$new_new_n2390__.out[0] (.names)                                   0.103     6.356
$abc$128901$abc$39355$li0068_li0068.in[3] (.names)                            0.890     7.246
$abc$128901$abc$39355$li0068_li0068.out[0] (.names)                           0.136     7.382
u_dct1d.dcto_2[14].D[0] (dffre)                                               0.890     8.272
data arrival time                                                                       8.272

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.dcto_2[14].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.272
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.414


#Path 13
Startpoint: u_dct1d.romedatao_d2[50].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_3[19].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.romedatao_d2[50].C[0] (dffre)                                         0.890     0.890
u_dct1d.romedatao_d2[50].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2455__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2455__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n2463__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n2463__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n2484__.in[1] (.names)                                    0.890     4.152
$abc$128901$new_new_n2484__.out[0] (.names)                                   0.152     4.304
$abc$128901$new_new_n2496__.in[2] (.names)                                    0.890     5.194
$abc$128901$new_new_n2496__.out[0] (.names)                                   0.103     5.297
$abc$128901$new_new_n2500__.in[2] (.names)                                    0.890     6.187
$abc$128901$new_new_n2500__.out[0] (.names)                                   0.103     6.290
$abc$128901$abc$39355$li0091_li0091.in[1] (.names)                            0.890     7.180
$abc$128901$abc$39355$li0091_li0091.out[0] (.names)                           0.197     7.377
u_dct1d.dcto_3[19].D[0] (dffre)                                               0.890     8.268
data arrival time                                                                       8.268

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.dcto_3[19].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.268
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.409


#Path 14
Startpoint: u_dct2d.romodatao_d1[104].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_2[17].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romodatao_d1[104].C[0] (dffre)                                        0.890     0.890
u_dct2d.romodatao_d1[104].Q[0] (dffre) [clock-to-output]                      0.154     1.044
$abc$128901$new_new_n1672__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1672__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1681__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1681__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n1705__.in[0] (.names)                                    0.890     4.152
$abc$128901$new_new_n1705__.out[0] (.names)                                   0.172     4.325
$abc$128901$new_new_n1727__.in[2] (.names)                                    0.890     5.215
$abc$128901$new_new_n1727__.out[0] (.names)                                   0.148     5.363
$abc$128901$new_new_n1730__.in[3] (.names)                                    0.890     6.253
$abc$128901$new_new_n1730__.out[0] (.names)                                   0.090     6.344
$abc$128901$abc$39355$li0523_li0523.in[3] (.names)                            0.890     7.234
$abc$128901$abc$39355$li0523_li0523.out[0] (.names)                           0.136     7.370
u_dct2d.dcto_2[17].D[0] (dffre)                                               0.890     8.260
data arrival time                                                                       8.260

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_2[17].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.260
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.401


#Path 15
Startpoint: u_dct2d.romedatao_d2[78].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_3[18].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romedatao_d2[78].C[0] (dffre)                                         0.890     0.890
u_dct2d.romedatao_d2[78].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n1770__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1770__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1778__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1778__.out[0] (.names)                                   0.173     3.216
$abc$128901$new_new_n1795__.in[2] (.names)                                    0.890     4.107
$abc$128901$new_new_n1795__.out[0] (.names)                                   0.103     4.209
$abc$128901$new_new_n1807__.in[0] (.names)                                    0.890     5.100
$abc$128901$new_new_n1807__.out[0] (.names)                                   0.172     5.272
$abc$128901$new_new_n1812__.in[2] (.names)                                    0.890     6.163
$abc$128901$new_new_n1812__.out[0] (.names)                                   0.103     6.265
$abc$128901$abc$39355$li0542_li0542.in[1] (.names)                            0.890     7.156
$abc$128901$abc$39355$li0542_li0542.out[0] (.names)                           0.197     7.353
u_dct2d.dcto_3[18].D[0] (dffre)                                               0.890     8.243
data arrival time                                                                       8.243

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_3[18].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.243
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.384


#Path 16
Startpoint: u_dct2d.romedatao_d2[78].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_3[23].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romedatao_d2[78].C[0] (dffre)                                         0.890     0.890
u_dct2d.romedatao_d2[78].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n1770__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1770__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1778__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1778__.out[0] (.names)                                   0.173     3.216
$abc$128901$new_new_n1795__.in[2] (.names)                                    0.890     4.107
$abc$128901$new_new_n1795__.out[0] (.names)                                   0.103     4.209
$abc$128901$new_new_n1807__.in[0] (.names)                                    0.890     5.100
$abc$128901$new_new_n1807__.out[0] (.names)                                   0.172     5.272
$abc$128901$new_new_n1818__.in[2] (.names)                                    0.890     6.163
$abc$128901$new_new_n1818__.out[0] (.names)                                   0.103     6.265
$abc$128901$abc$39355$li0544_li0544.in[1] (.names)                            0.890     7.156
$abc$128901$abc$39355$li0544_li0544.out[0] (.names)                           0.197     7.353
u_dct2d.dcto_3[23].D[0] (dffre)                                               0.890     8.243
data arrival time                                                                       8.243

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_3[23].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.243
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.384


#Path 17
Startpoint: u_dct2d.romedatao_d1[106].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_2[23].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romedatao_d1[106].C[0] (dffre)                                        0.890     0.890
u_dct2d.romedatao_d1[106].Q[0] (dffre) [clock-to-output]                      0.154     1.044
$abc$128901$new_new_n1686__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1686__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1693__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1693__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n1694__.in[0] (.names)                                    0.890     4.152
$abc$128901$new_new_n1694__.out[0] (.names)                                   0.218     4.370
$abc$128901$new_new_n1723__.in[2] (.names)                                    0.890     5.261
$abc$128901$new_new_n1723__.out[0] (.names)                                   0.148     5.408
$abc$128901$new_new_n1731__.in[5] (.names)                                    0.890     6.299
$abc$128901$new_new_n1731__.out[0] (.names)                                   0.025     6.324
$abc$128901$abc$39355$li0524_li0524.in[3] (.names)                            0.890     7.215
$abc$128901$abc$39355$li0524_li0524.out[0] (.names)                           0.136     7.350
u_dct2d.dcto_2[23].D[0] (dffre)                                               0.890     8.241
data arrival time                                                                       8.241

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_2[23].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.241
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.382


#Path 18
Startpoint: u_dct2d.romodatao_d2[81].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_3[19].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romodatao_d2[81].C[0] (dffre)                                         0.890     0.890
u_dct2d.romodatao_d2[81].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n1799__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1799__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1802__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1802__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n1804__.in[2] (.names)                                    0.890     4.152
$abc$128901$new_new_n1804__.out[0] (.names)                                   0.103     4.255
$abc$128901$new_new_n1816__.in[2] (.names)                                    0.890     5.145
$abc$128901$new_new_n1816__.out[0] (.names)                                   0.103     5.248
$abc$128901$new_new_n1817__.in[0] (.names)                                    0.890     6.138
$abc$128901$new_new_n1817__.out[0] (.names)                                   0.218     6.356
$abc$128901$abc$39355$li0543_li0543.in[4] (.names)                            0.890     7.247
$abc$128901$abc$39355$li0543_li0543.out[0] (.names)                           0.099     7.346
u_dct2d.dcto_3[19].D[0] (dffre)                                               0.890     8.237
data arrival time                                                                       8.237

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_3[19].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.237
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.378


#Path 19
Startpoint: u_dct1d.romedatao_d3[4].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_4[19].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.romedatao_d3[4].C[0] (dffre)                                          0.890     0.890
u_dct1d.romedatao_d3[4].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$128901$new_new_n1547__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1547__.out[0] (.names)                                   0.173     2.107
$abc$128901$new_new_n1548__.in[0] (.names)                                    0.890     2.998
$abc$128901$new_new_n1548__.out[0] (.names)                                   0.173     3.170
$abc$128901$new_new_n1550__.in[2] (.names)                                    0.890     4.061
$abc$128901$new_new_n1550__.out[0] (.names)                                   0.103     4.164
$abc$128901$new_new_n1552__.in[1] (.names)                                    0.890     5.054
$abc$128901$new_new_n1552__.out[0] (.names)                                   0.152     5.206
$abc$128901$new_new_n1554__.in[1] (.names)                                    0.890     6.096
$abc$128901$new_new_n1554__.out[0] (.names)                                   0.152     6.248
$abc$128901$abc$39355$li0100_li0100.in[1] (.names)                            0.890     7.138
$abc$128901$abc$39355$li0100_li0100.out[0] (.names)                           0.197     7.335
u_dct1d.dcto_4[19].D[0] (dffre)                                               0.890     8.226
data arrival time                                                                       8.226

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.dcto_4[19].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.226
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.367


#Path 20
Startpoint: u_dct1d.romedatao_d3[4].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_4[18].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.romedatao_d3[4].C[0] (dffre)                                          0.890     0.890
u_dct1d.romedatao_d3[4].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$128901$new_new_n1547__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1547__.out[0] (.names)                                   0.173     2.107
$abc$128901$new_new_n1548__.in[0] (.names)                                    0.890     2.998
$abc$128901$new_new_n1548__.out[0] (.names)                                   0.173     3.170
$abc$128901$new_new_n1550__.in[2] (.names)                                    0.890     4.061
$abc$128901$new_new_n1550__.out[0] (.names)                                   0.103     4.164
$abc$128901$new_new_n1552__.in[1] (.names)                                    0.890     5.054
$abc$128901$new_new_n1552__.out[0] (.names)                                   0.152     5.206
$abc$128901$new_new_n2525__.in[1] (.names)                                    0.890     6.096
$abc$128901$new_new_n2525__.out[0] (.names)                                   0.152     6.248
$abc$128901$abc$39355$li0099_li0099.in[1] (.names)                            0.890     7.138
$abc$128901$abc$39355$li0099_li0099.out[0] (.names)                           0.197     7.335
u_dct1d.dcto_4[18].D[0] (dffre)                                               0.890     8.226
data arrival time                                                                       8.226

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.dcto_4[18].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.226
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.367


#Path 21
Startpoint: u_dct1d.romedatao_d2[50].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_3[21].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.romedatao_d2[50].C[0] (dffre)                                         0.890     0.890
u_dct1d.romedatao_d2[50].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2455__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2455__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n2463__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n2463__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n2484__.in[1] (.names)                                    0.890     4.152
$abc$128901$new_new_n2484__.out[0] (.names)                                   0.152     4.304
$abc$128901$new_new_n2496__.in[2] (.names)                                    0.890     5.194
$abc$128901$new_new_n2496__.out[0] (.names)                                   0.103     5.297
$abc$128901$new_new_n2504__.in[4] (.names)                                    0.890     6.187
$abc$128901$new_new_n2504__.out[0] (.names)                                   0.054     6.241
$abc$128901$abc$39355$li0092_li0092.in[1] (.names)                            0.890     7.132
$abc$128901$abc$39355$li0092_li0092.out[0] (.names)                           0.197     7.329
u_dct1d.dcto_3[21].D[0] (dffre)                                               0.890     8.219
data arrival time                                                                       8.219

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.dcto_3[21].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.219
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.360


#Path 22
Startpoint: $techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_1[12].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$128901$new_new_n1579__.in[0] (.names)                                                                                                 0.890     2.074
$abc$128901$new_new_n1579__.out[0] (.names)                                                                                                0.218     2.292
$abc$128901$new_new_n1588__.in[0] (.names)                                                                                                 0.890     3.182
$abc$128901$new_new_n1588__.out[0] (.names)                                                                                                0.173     3.355
$abc$128901$new_new_n1598__.in[5] (.names)                                                                                                 0.890     4.245
$abc$128901$new_new_n1598__.out[0] (.names)                                                                                                0.025     4.270
$abc$128901$new_new_n1618__.in[2] (.names)                                                                                                 0.890     5.161
$abc$128901$new_new_n1618__.out[0] (.names)                                                                                                0.148     5.309
$abc$128901$new_new_n1623__.in[2] (.names)                                                                                                 0.890     6.199
$abc$128901$new_new_n1623__.out[0] (.names)                                                                                                0.103     6.302
$abc$128901$abc$39355$li0502_li0502.in[3] (.names)                                                                                         0.890     7.192
$abc$128901$abc$39355$li0502_li0502.out[0] (.names)                                                                                        0.136     7.328
u_dct2d.dcto_1[12].D[0] (dffre)                                                                                                            0.890     8.218
data arrival time                                                                                                                                    8.218

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
u_dct2d.dcto_1[12].C[0] (dffre)                                                                                                            0.890     0.890
clock uncertainty                                                                                                                          0.000     0.890
cell setup time                                                                                                                           -0.032     0.859
data required time                                                                                                                                   0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.859
data arrival time                                                                                                                                   -8.218
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -7.359


#Path 23
Startpoint: $techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_1[14].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$128901$new_new_n2285__.in[0] (.names)                                                                                                 0.890     2.074
$abc$128901$new_new_n2285__.out[0] (.names)                                                                                                0.218     2.292
$abc$128901$new_new_n2303__.in[0] (.names)                                                                                                 0.890     3.182
$abc$128901$new_new_n2303__.out[0] (.names)                                                                                                0.173     3.355
$abc$128901$new_new_n2304__.in[0] (.names)                                                                                                 0.890     4.245
$abc$128901$new_new_n2304__.out[0] (.names)                                                                                                0.218     4.463
$abc$128901$new_new_n2314__.in[5] (.names)                                                                                                 0.890     5.354
$abc$128901$new_new_n2314__.out[0] (.names)                                                                                                0.025     5.379
$abc$128901$new_new_n2321__.in[2] (.names)                                                                                                 0.890     6.269
$abc$128901$new_new_n2321__.out[0] (.names)                                                                                                0.103     6.372
$abc$128901$abc$39355$li0052_li0052.in[5] (.names)                                                                                         0.890     7.262
$abc$128901$abc$39355$li0052_li0052.out[0] (.names)                                                                                        0.025     7.288
u_dct1d.dcto_1[14].D[0] (dffre)                                                                                                            0.890     8.178
data arrival time                                                                                                                                    8.178

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
u_dct1d.dcto_1[14].C[0] (dffre)                                                                                                            0.890     0.890
clock uncertainty                                                                                                                          0.000     0.890
cell setup time                                                                                                                           -0.032     0.859
data required time                                                                                                                                   0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.859
data arrival time                                                                                                                                   -8.178
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -7.319


#Path 24
Startpoint: u_dct1d.romodatao_d1[76].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_2[17].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.romodatao_d1[76].C[0] (dffre)                                         0.890     0.890
u_dct1d.romodatao_d1[76].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2355__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2355__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n2364__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n2364__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n2365__.in[0] (.names)                                    0.890     4.152
$abc$128901$new_new_n2365__.out[0] (.names)                                   0.172     4.325
$abc$128901$new_new_n2408__.in[3] (.names)                                    0.890     5.215
$abc$128901$new_new_n2408__.out[0] (.names)                                   0.090     5.305
$abc$128901$new_new_n2411__.in[3] (.names)                                    0.890     6.196
$abc$128901$new_new_n2411__.out[0] (.names)                                   0.090     6.286
$abc$128901$abc$39355$li0071_li0071.in[4] (.names)                            0.890     7.177
$abc$128901$abc$39355$li0071_li0071.out[0] (.names)                           0.099     7.276
u_dct1d.dcto_2[17].D[0] (dffre)                                               0.890     8.166
data arrival time                                                                       8.166

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.dcto_2[17].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.166
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.307


#Path 25
Startpoint: u_dct1d.romodatao_d1[76].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_2[12].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.romodatao_d1[76].C[0] (dffre)                                         0.890     0.890
u_dct1d.romodatao_d1[76].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2355__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2355__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n2364__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n2364__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n2365__.in[0] (.names)                                    0.890     4.152
$abc$128901$new_new_n2365__.out[0] (.names)                                   0.172     4.325
$abc$128901$new_new_n2369__.in[2] (.names)                                    0.890     5.215
$abc$128901$new_new_n2369__.out[0] (.names)                                   0.148     5.363
$abc$128901$new_new_n2377__.in[2] (.names)                                    0.890     6.253
$abc$128901$new_new_n2377__.out[0] (.names)                                   0.103     6.356
$abc$128901$abc$39355$li0066_li0066.in[5] (.names)                            0.890     7.246
$abc$128901$abc$39355$li0066_li0066.out[0] (.names)                           0.025     7.272
u_dct1d.dcto_2[12].D[0] (dffre)                                               0.890     8.162
data arrival time                                                                       8.162

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.dcto_2[12].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.162
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.303


#Path 26
Startpoint: u_dct2d.romodatao_d3[48].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_4[21].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romodatao_d3[48].C[0] (dffre)                                         0.890     0.890
u_dct2d.romodatao_d3[48].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n1845__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1845__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1854__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1854__.out[0] (.names)                                   0.173     3.216
$abc$128901$new_new_n1877__.in[1] (.names)                                    0.890     4.107
$abc$128901$new_new_n1877__.out[0] (.names)                                   0.197     4.303
$abc$128901$new_new_n1887__.in[2] (.names)                                    0.890     5.194
$abc$128901$new_new_n1887__.out[0] (.names)                                   0.103     5.296
$abc$128901$new_new_n1902__.in[5] (.names)                                    0.890     6.187
$abc$128901$new_new_n1902__.out[0] (.names)                                   0.025     6.212
$abc$128901$abc$39355$li0565_li0565.in[2] (.names)                            0.890     7.103
$abc$128901$abc$39355$li0565_li0565.out[0] (.names)                           0.148     7.250
u_dct2d.dcto_4[21].D[0] (dffre)                                               0.890     8.141
data arrival time                                                                       8.141

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_4[21].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.141
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.282


#Path 27
Startpoint: u_dct2d.romodatao_d3[48].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_4[20].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romodatao_d3[48].C[0] (dffre)                                         0.890     0.890
u_dct2d.romodatao_d3[48].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n1845__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1845__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1854__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1854__.out[0] (.names)                                   0.173     3.216
$abc$128901$new_new_n1877__.in[1] (.names)                                    0.890     4.107
$abc$128901$new_new_n1877__.out[0] (.names)                                   0.197     4.303
$abc$128901$new_new_n1887__.in[2] (.names)                                    0.890     5.194
$abc$128901$new_new_n1887__.out[0] (.names)                                   0.103     5.296
$abc$128901$new_new_n1895__.in[5] (.names)                                    0.890     6.187
$abc$128901$new_new_n1895__.out[0] (.names)                                   0.025     6.212
$abc$128901$abc$39355$li0564_li0564.in[3] (.names)                            0.890     7.103
$abc$128901$abc$39355$li0564_li0564.out[0] (.names)                           0.136     7.238
u_dct2d.dcto_4[20].D[0] (dffre)                                               0.890     8.129
data arrival time                                                                       8.129

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_4[20].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.129
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.270


#Path 28
Startpoint: u_dct1d.romedatao_d3[4].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_4[20].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.romedatao_d3[4].C[0] (dffre)                                          0.890     0.890
u_dct1d.romedatao_d3[4].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$128901$new_new_n1547__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1547__.out[0] (.names)                                   0.173     2.107
$abc$128901$new_new_n1548__.in[0] (.names)                                    0.890     2.998
$abc$128901$new_new_n1548__.out[0] (.names)                                   0.173     3.170
$abc$128901$new_new_n1550__.in[2] (.names)                                    0.890     4.061
$abc$128901$new_new_n1550__.out[0] (.names)                                   0.103     4.164
$abc$128901$new_new_n1552__.in[1] (.names)                                    0.890     5.054
$abc$128901$new_new_n1552__.out[0] (.names)                                   0.152     5.206
$abc$128901$new_new_n1554__.in[1] (.names)                                    0.890     6.096
$abc$128901$new_new_n1554__.out[0] (.names)                                   0.152     6.248
$abc$128901$abc$39355$li0101_li0101.in[3] (.names)                            0.890     7.138
$abc$128901$abc$39355$li0101_li0101.out[0] (.names)                           0.090     7.229
u_dct1d.dcto_4[20].D[0] (dffre)                                               0.890     8.119
data arrival time                                                                       8.119

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.dcto_4[20].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.119
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.260


#Path 29
Startpoint: u_dct1d.romodatao_d1[76].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_2[21].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.romodatao_d1[76].C[0] (dffre)                                         0.890     0.890
u_dct1d.romodatao_d1[76].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2355__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2355__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n2364__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n2364__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n2365__.in[0] (.names)                                    0.890     4.152
$abc$128901$new_new_n2365__.out[0] (.names)                                   0.172     4.325
$abc$128901$new_new_n2408__.in[3] (.names)                                    0.890     5.215
$abc$128901$new_new_n2408__.out[0] (.names)                                   0.090     5.305
$abc$128901$new_new_n2415__.in[5] (.names)                                    0.890     6.196
$abc$128901$new_new_n2415__.out[0] (.names)                                   0.025     6.221
$abc$128901$abc$39355$li0072_li0072.in[4] (.names)                            0.890     7.111
$abc$128901$abc$39355$li0072_li0072.out[0] (.names)                           0.099     7.211
u_dct1d.dcto_2[21].D[0] (dffre)                                               0.890     8.101
data arrival time                                                                       8.101

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.dcto_2[21].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.101
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.242


#Path 30
Startpoint: u_dct2d.romedatao_d4[8].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : $iopadmap$dcto[11].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romedatao_d4[8].C[0] (dffre)                                          0.890     0.890
u_dct2d.romedatao_d4[8].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$128901$new_new_n1947__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1947__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1956__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1956__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n1957__.in[1] (.names)                                    0.890     4.152
$abc$128901$new_new_n1957__.out[0] (.names)                                   0.152     4.304
$abc$128901$new_new_n1971__.in[2] (.names)                                    0.890     5.194
$abc$128901$new_new_n1971__.out[0] (.names)                                   0.103     5.297
$abc$128901$new_new_n1974__.in[5] (.names)                                    0.890     6.187
$abc$128901$new_new_n1974__.out[0] (.names)                                   0.025     6.212
$abc$128901$abc$39355$li0578_li0578.in[3] (.names)                            0.890     7.103
$abc$128901$abc$39355$li0578_li0578.out[0] (.names)                           0.090     7.193
$iopadmap$dcto[11].D[0] (dffre)                                               0.890     8.084
data arrival time                                                                       8.084

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
$iopadmap$dcto[11].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.084
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.225


#Path 31
Startpoint: u_dct2d.romodatao_d3[48].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_4[23].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romodatao_d3[48].C[0] (dffre)                                         0.890     0.890
u_dct2d.romodatao_d3[48].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n1845__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1845__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1854__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1854__.out[0] (.names)                                   0.173     3.216
$abc$128901$new_new_n1877__.in[1] (.names)                                    0.890     4.107
$abc$128901$new_new_n1877__.out[0] (.names)                                   0.197     4.303
$abc$128901$new_new_n1887__.in[2] (.names)                                    0.890     5.194
$abc$128901$new_new_n1887__.out[0] (.names)                                   0.103     5.296
$abc$128901$new_new_n1902__.in[5] (.names)                                    0.890     6.187
$abc$128901$new_new_n1902__.out[0] (.names)                                   0.025     6.212
$abc$128901$abc$39355$li0566_li0566.in[3] (.names)                            0.890     7.103
$abc$128901$abc$39355$li0566_li0566.out[0] (.names)                           0.090     7.193
u_dct2d.dcto_4[23].D[0] (dffre)                                               0.890     8.083
data arrival time                                                                       8.083

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_4[23].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.083
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.224


#Path 32
Startpoint: u_dct1d.romedatao_d3[4].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_4[21].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.romedatao_d3[4].C[0] (dffre)                                          0.890     0.890
u_dct1d.romedatao_d3[4].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$128901$new_new_n1547__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1547__.out[0] (.names)                                   0.173     2.107
$abc$128901$new_new_n1548__.in[0] (.names)                                    0.890     2.998
$abc$128901$new_new_n1548__.out[0] (.names)                                   0.173     3.170
$abc$128901$new_new_n1550__.in[2] (.names)                                    0.890     4.061
$abc$128901$new_new_n1550__.out[0] (.names)                                   0.103     4.164
$abc$128901$new_new_n1552__.in[1] (.names)                                    0.890     5.054
$abc$128901$new_new_n1552__.out[0] (.names)                                   0.152     5.206
$abc$128901$new_new_n1554__.in[1] (.names)                                    0.890     6.096
$abc$128901$new_new_n1554__.out[0] (.names)                                   0.152     6.248
$abc$128901$abc$39355$li0102_li0102.in[4] (.names)                            0.890     7.138
$abc$128901$abc$39355$li0102_li0102.out[0] (.names)                           0.054     7.192
u_dct1d.dcto_4[21].D[0] (dffre)                                               0.890     8.083
data arrival time                                                                       8.083

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.dcto_4[21].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.083
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.224


#Path 33
Startpoint: $techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A2[9] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_1[14].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K)                         0.890     0.890
$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A2[9] (RS_TDP36K) [clock-to-output]     0.051     0.941
$abc$128901$new_new_n1596__.in[0] (.names)                                                                                                 0.890     1.832
$abc$128901$new_new_n1596__.out[0] (.names)                                                                                                0.218     2.050
$abc$128901$new_new_n1609__.in[0] (.names)                                                                                                 0.890     2.940
$abc$128901$new_new_n1609__.out[0] (.names)                                                                                                0.218     3.158
$abc$128901$new_new_n1610__.in[0] (.names)                                                                                                 0.890     4.049
$abc$128901$new_new_n1610__.out[0] (.names)                                                                                                0.172     4.221
$abc$128901$new_new_n1624__.in[2] (.names)                                                                                                 0.890     5.112
$abc$128901$new_new_n1624__.out[0] (.names)                                                                                                0.103     5.214
$abc$128901$new_new_n1637__.in[3] (.names)                                                                                                 0.890     6.105
$abc$128901$new_new_n1637__.out[0] (.names)                                                                                                0.136     6.240
$abc$128901$abc$39355$li0504_li0504.in[5] (.names)                                                                                         0.890     7.131
$abc$128901$abc$39355$li0504_li0504.out[0] (.names)                                                                                        0.025     7.156
u_dct2d.dcto_1[14].D[0] (dffre)                                                                                                            0.890     8.046
data arrival time                                                                                                                                    8.046

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
u_dct2d.dcto_1[14].C[0] (dffre)                                                                                                            0.890     0.890
clock uncertainty                                                                                                                          0.000     0.890
cell setup time                                                                                                                           -0.032     0.859
data required time                                                                                                                                   0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.859
data arrival time                                                                                                                                   -8.046
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -7.187


#Path 34
Startpoint: $techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A2[4] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_1[9].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K)                         0.890     0.890
$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A2[4] (RS_TDP36K) [clock-to-output]     0.051     0.941
$abc$128901$new_new_n1569__.in[0] (.names)                                                                                                 0.890     1.832
$abc$128901$new_new_n1569__.out[0] (.names)                                                                                                0.218     2.050
$abc$128901$new_new_n1574__.in[1] (.names)                                                                                                 0.890     2.940
$abc$128901$new_new_n1574__.out[0] (.names)                                                                                                0.152     3.092
$abc$128901$new_new_n1583__.in[2] (.names)                                                                                                 0.890     3.982
$abc$128901$new_new_n1583__.out[0] (.names)                                                                                                0.148     4.130
$abc$128901$new_new_n1592__.in[2] (.names)                                                                                                 0.890     5.021
$abc$128901$new_new_n1592__.out[0] (.names)                                                                                                0.103     5.123
$abc$128901$new_new_n1597__.in[2] (.names)                                                                                                 0.890     6.014
$abc$128901$new_new_n1597__.out[0] (.names)                                                                                                0.103     6.116
$abc$128901$abc$39355$li0499_li0499.in[3] (.names)                                                                                         0.890     7.007
$abc$128901$abc$39355$li0499_li0499.out[0] (.names)                                                                                        0.136     7.142
u_dct2d.dcto_1[9].D[0] (dffre)                                                                                                             0.890     8.033
data arrival time                                                                                                                                    8.033

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
u_dct2d.dcto_1[9].C[0] (dffre)                                                                                                             0.890     0.890
clock uncertainty                                                                                                                          0.000     0.890
cell setup time                                                                                                                           -0.032     0.859
data required time                                                                                                                                   0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.859
data arrival time                                                                                                                                   -8.033
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -7.174


#Path 35
Startpoint: u_dct1d.romedatao_d1[75].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_2[16].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.romedatao_d1[75].C[0] (dffre)                                         0.890     0.890
u_dct1d.romedatao_d1[75].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2347__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2347__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n2357__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n2357__.out[0] (.names)                                   0.173     3.216
$abc$128901$new_new_n2371__.in[4] (.names)                                    0.890     4.107
$abc$128901$new_new_n2371__.out[0] (.names)                                   0.099     4.206
$abc$128901$new_new_n2402__.in[5] (.names)                                    0.890     5.096
$abc$128901$new_new_n2402__.out[0] (.names)                                   0.025     5.121
$abc$128901$new_new_n2407__.in[2] (.names)                                    0.890     6.012
$abc$128901$new_new_n2407__.out[0] (.names)                                   0.103     6.114
$abc$128901$abc$39355$li0070_li0070.in[3] (.names)                            0.890     7.005
$abc$128901$abc$39355$li0070_li0070.out[0] (.names)                           0.136     7.140
u_dct1d.dcto_2[16].D[0] (dffre)                                               0.890     8.031
data arrival time                                                                       8.031

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.dcto_2[16].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.031
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.172


#Path 36
Startpoint: u_dct2d.romedatao_d4[8].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : $iopadmap$dcto[10].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romedatao_d4[8].C[0] (dffre)                                          0.890     0.890
u_dct2d.romedatao_d4[8].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$128901$new_new_n1947__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1947__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1956__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1956__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n1957__.in[1] (.names)                                    0.890     4.152
$abc$128901$new_new_n1957__.out[0] (.names)                                   0.152     4.304
$abc$128901$new_new_n1971__.in[2] (.names)                                    0.890     5.194
$abc$128901$new_new_n1971__.out[0] (.names)                                   0.103     5.297
$abc$128901$new_new_n1974__.in[5] (.names)                                    0.890     6.187
$abc$128901$new_new_n1974__.out[0] (.names)                                   0.025     6.212
$abc$128901$abc$39355$li0577_li0577.in[5] (.names)                            0.890     7.103
$abc$128901$abc$39355$li0577_li0577.out[0] (.names)                           0.025     7.128
$iopadmap$dcto[10].D[0] (dffre)                                               0.890     8.019
data arrival time                                                                       8.019

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
$iopadmap$dcto[10].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.019
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.160


#Path 37
Startpoint: u_dct2d.romodatao_d4[0].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : $iopadmap$dcto[7].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romodatao_d4[0].C[0] (dffre)                                          0.890     0.890
u_dct2d.romodatao_d4[0].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$128901$new_new_n1909__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1909__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1917__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1917__.out[0] (.names)                                   0.173     3.216
$abc$128901$new_new_n1932__.in[4] (.names)                                    0.890     4.107
$abc$128901$new_new_n1932__.out[0] (.names)                                   0.054     4.160
$abc$128901$new_new_n1949__.in[4] (.names)                                    0.890     5.051
$abc$128901$new_new_n1949__.out[0] (.names)                                   0.054     5.105
$abc$128901$new_new_n1954__.in[2] (.names)                                    0.890     5.995
$abc$128901$new_new_n1954__.out[0] (.names)                                   0.103     6.098
$abc$128901$abc$39355$li0574_li0574.in[3] (.names)                            0.890     6.988
$abc$128901$abc$39355$li0574_li0574.out[0] (.names)                           0.136     7.124
$iopadmap$dcto[7].D[0] (dffre)                                                0.890     8.014
data arrival time                                                                       8.014

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
$iopadmap$dcto[7].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.014
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.155


#Path 38
Startpoint: u_dct2d.romodatao_d4[0].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : $iopadmap$dcto[9].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romodatao_d4[0].C[0] (dffre)                                          0.890     0.890
u_dct2d.romodatao_d4[0].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$128901$new_new_n1909__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1909__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1917__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1917__.out[0] (.names)                                   0.173     3.216
$abc$128901$new_new_n1932__.in[4] (.names)                                    0.890     4.107
$abc$128901$new_new_n1932__.out[0] (.names)                                   0.054     4.160
$abc$128901$new_new_n1949__.in[4] (.names)                                    0.890     5.051
$abc$128901$new_new_n1949__.out[0] (.names)                                   0.054     5.105
$abc$128901$new_new_n1969__.in[4] (.names)                                    0.890     5.995
$abc$128901$new_new_n1969__.out[0] (.names)                                   0.099     6.095
$abc$128901$abc$39355$li0576_li0576.in[3] (.names)                            0.890     6.985
$abc$128901$abc$39355$li0576_li0576.out[0] (.names)                           0.136     7.121
$iopadmap$dcto[9].D[0] (dffre)                                                0.890     8.011
data arrival time                                                                       8.011

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
$iopadmap$dcto[9].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.011
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.152


#Path 39
Startpoint: u_dct1d.romodatao_d2[44].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_3[14].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.romodatao_d2[44].C[0] (dffre)                                         0.890     0.890
u_dct1d.romodatao_d2[44].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2428__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2428__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n2429__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n2429__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n2441__.in[2] (.names)                                    0.890     4.152
$abc$128901$new_new_n2441__.out[0] (.names)                                   0.103     4.255
$abc$128901$new_new_n2457__.in[5] (.names)                                    0.890     5.145
$abc$128901$new_new_n2457__.out[0] (.names)                                   0.025     5.170
$abc$128901$new_new_n2461__.in[5] (.names)                                    0.890     6.061
$abc$128901$new_new_n2461__.out[0] (.names)                                   0.025     6.086
$abc$128901$abc$39355$li0086_li0086.in[3] (.names)                            0.890     6.976
$abc$128901$abc$39355$li0086_li0086.out[0] (.names)                           0.136     7.112
u_dct1d.dcto_3[14].D[0] (dffre)                                               0.890     8.002
data arrival time                                                                       8.002

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.dcto_3[14].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -8.002
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.143


#Path 40
Startpoint: u_dct2d.dcto_2[6].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_3[14].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_2[6].C[0] (dffre)                                                0.890     0.890
u_dct2d.dcto_2[6].Q[0] (dffre) [clock-to-output]                              0.154     1.044
$abc$128901$new_new_n1739__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1739__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1748__.in[1] (.names)                                    0.890     3.044
$abc$128901$new_new_n1748__.out[0] (.names)                                   0.197     3.240
$abc$128901$new_new_n1757__.in[3] (.names)                                    0.890     4.131
$abc$128901$new_new_n1757__.out[0] (.names)                                   0.136     4.266
$abc$128901$new_new_n1772__.in[2] (.names)                                    0.890     5.157
$abc$128901$new_new_n1772__.out[0] (.names)                                   0.103     5.259
$abc$128901$new_new_n1776__.in[5] (.names)                                    0.890     6.150
$abc$128901$new_new_n1776__.out[0] (.names)                                   0.025     6.175
$abc$128901$abc$39355$li0538_li0538.in[5] (.names)                            0.890     7.066
$abc$128901$abc$39355$li0538_li0538.out[0] (.names)                           0.025     7.091
u_dct2d.dcto_3[14].D[0] (dffre)                                               0.890     7.981
data arrival time                                                                       7.981

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_3[14].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.981
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.122


#Path 41
Startpoint: $techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_1[9].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$128901$new_new_n2271__.in[0] (.names)                                                                                                 0.890     2.074
$abc$128901$new_new_n2271__.out[0] (.names)                                                                                                0.218     2.292
$abc$128901$new_new_n2281__.in[0] (.names)                                                                                                 0.890     3.182
$abc$128901$new_new_n2281__.out[0] (.names)                                                                                                0.218     3.400
$abc$128901$new_new_n2282__.in[0] (.names)                                                                                                 0.890     4.291
$abc$128901$new_new_n2282__.out[0] (.names)                                                                                                0.218     4.509
$abc$128901$new_new_n2286__.in[3] (.names)                                                                                                 0.890     5.399
$abc$128901$new_new_n2286__.out[0] (.names)                                                                                                0.090     5.490
$abc$128901$abc$39355$li0047_li0047.in[1] (.names)                                                                                         0.890     6.380
$abc$128901$abc$39355$li0047_li0047.out[0] (.names)                                                                                        0.197     6.577
u_dct1d.dcto_1[9].D[0] (dffre)                                                                                                             0.890     7.467
data arrival time                                                                                                                                    7.467

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
u_dct1d.dcto_1[9].C[0] (dffre)                                                                                                             0.890     0.890
clock uncertainty                                                                                                                          0.000     0.890
cell setup time                                                                                                                           -0.032     0.859
data required time                                                                                                                                   0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.859
data arrival time                                                                                                                                   -7.467
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -6.609


#Path 42
Startpoint: u_dct2d.romedatao_d1[106].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_2[12].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romedatao_d1[106].C[0] (dffre)                                        0.890     0.890
u_dct2d.romedatao_d1[106].Q[0] (dffre) [clock-to-output]                      0.154     1.044
$abc$128901$new_new_n1686__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1686__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1693__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1693__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n1694__.in[0] (.names)                                    0.890     4.152
$abc$128901$new_new_n1694__.out[0] (.names)                                   0.218     4.370
$abc$128901$new_new_n1696__.in[1] (.names)                                    0.890     5.261
$abc$128901$new_new_n1696__.out[0] (.names)                                   0.197     5.458
$abc$128901$abc$39355$li0518_li0518.in[1] (.names)                            0.890     6.348
$abc$128901$abc$39355$li0518_li0518.out[0] (.names)                           0.197     6.545
u_dct2d.dcto_2[12].D[0] (dffre)                                               0.890     7.435
data arrival time                                                                       7.435

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_2[12].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.435
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.577


#Path 43
Startpoint: $techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_1[10].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$128901$new_new_n2271__.in[0] (.names)                                                                                                 0.890     2.074
$abc$128901$new_new_n2271__.out[0] (.names)                                                                                                0.218     2.292
$abc$128901$new_new_n2281__.in[0] (.names)                                                                                                 0.890     3.182
$abc$128901$new_new_n2281__.out[0] (.names)                                                                                                0.218     3.400
$abc$128901$new_new_n2282__.in[0] (.names)                                                                                                 0.890     4.291
$abc$128901$new_new_n2282__.out[0] (.names)                                                                                                0.218     4.509
$abc$128901$new_new_n2296__.in[5] (.names)                                                                                                 0.890     5.399
$abc$128901$new_new_n2296__.out[0] (.names)                                                                                                0.025     5.424
$abc$128901$abc$39355$li0048_li0048.in[1] (.names)                                                                                         0.890     6.315
$abc$128901$abc$39355$li0048_li0048.out[0] (.names)                                                                                        0.197     6.512
u_dct1d.dcto_1[10].D[0] (dffre)                                                                                                            0.890     7.402
data arrival time                                                                                                                                    7.402

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
u_dct1d.dcto_1[10].C[0] (dffre)                                                                                                            0.890     0.890
clock uncertainty                                                                                                                          0.000     0.890
cell setup time                                                                                                                           -0.032     0.859
data required time                                                                                                                                   0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.859
data arrival time                                                                                                                                   -7.402
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -6.543


#Path 44
Startpoint: u_dct2d.romedatao_d1[106].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_2[15].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romedatao_d1[106].C[0] (dffre)                                        0.890     0.890
u_dct2d.romedatao_d1[106].Q[0] (dffre) [clock-to-output]                      0.154     1.044
$abc$128901$new_new_n1686__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1686__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1693__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1693__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n1694__.in[0] (.names)                                    0.890     4.152
$abc$128901$new_new_n1694__.out[0] (.names)                                   0.218     4.370
$abc$128901$new_new_n1723__.in[2] (.names)                                    0.890     5.261
$abc$128901$new_new_n1723__.out[0] (.names)                                   0.148     5.408
$abc$128901$abc$39355$li0521_li0521.in[1] (.names)                            0.890     6.299
$abc$128901$abc$39355$li0521_li0521.out[0] (.names)                           0.197     6.496
u_dct2d.dcto_2[15].D[0] (dffre)                                               0.890     7.386
data arrival time                                                                       7.386

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_2[15].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.386
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.527


#Path 45
Startpoint: u_dct2d.romedatao_d1[106].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_2[14].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romedatao_d1[106].C[0] (dffre)                                        0.890     0.890
u_dct2d.romedatao_d1[106].Q[0] (dffre) [clock-to-output]                      0.154     1.044
$abc$128901$new_new_n1686__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1686__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1693__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1693__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n1694__.in[0] (.names)                                    0.890     4.152
$abc$128901$new_new_n1694__.out[0] (.names)                                   0.218     4.370
$abc$128901$new_new_n1715__.in[2] (.names)                                    0.890     5.261
$abc$128901$new_new_n1715__.out[0] (.names)                                   0.148     5.408
$abc$128901$abc$39355$li0520_li0520.in[1] (.names)                            0.890     6.299
$abc$128901$abc$39355$li0520_li0520.out[0] (.names)                           0.197     6.496
u_dct2d.dcto_2[14].D[0] (dffre)                                               0.890     7.386
data arrival time                                                                       7.386

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_2[14].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.386
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.527


#Path 46
Startpoint: u_dct2d.latchbuf_reg[66].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.databuf_reg[76].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.latchbuf_reg[66].C[0] (dffre)                                         0.890     0.890
u_dct2d.latchbuf_reg[66].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2080__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2080__.out[0] (.names)                                   0.173     2.107
$abc$128901$new_new_n2083__.in[0] (.names)                                    0.890     2.998
$abc$128901$new_new_n2083__.out[0] (.names)                                   0.218     3.216
$abc$128901$new_new_n2086__.in[0] (.names)                                    0.890     4.107
$abc$128901$new_new_n2086__.out[0] (.names)                                   0.218     4.325
$abc$128901$abc$45570$li75_li75.in[1] (.names)                                0.890     5.215
$abc$128901$abc$45570$li75_li75.out[0] (.names)                               0.152     5.367
$abc$128901$abc$45570$li76_li76.in[0] (.names)                                0.890     6.257
$abc$128901$abc$45570$li76_li76.out[0] (.names)                               0.218     6.475
u_dct2d.databuf_reg[76].D[0] (dffre)                                          0.890     7.366
data arrival time                                                                       7.366

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.databuf_reg[76].C[0] (dffre)                                          0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.366
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.507


#Path 47
Startpoint: $techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_1[12].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$128901$new_new_n2285__.in[0] (.names)                                                                                                 0.890     2.074
$abc$128901$new_new_n2285__.out[0] (.names)                                                                                                0.218     2.292
$abc$128901$new_new_n2303__.in[0] (.names)                                                                                                 0.890     3.182
$abc$128901$new_new_n2303__.out[0] (.names)                                                                                                0.173     3.355
$abc$128901$new_new_n2304__.in[0] (.names)                                                                                                 0.890     4.245
$abc$128901$new_new_n2304__.out[0] (.names)                                                                                                0.218     4.463
$abc$128901$new_new_n2308__.in[3] (.names)                                                                                                 0.890     5.354
$abc$128901$new_new_n2308__.out[0] (.names)                                                                                                0.090     5.444
$abc$128901$abc$39355$li0050_li0050.in[3] (.names)                                                                                         0.890     6.335
$abc$128901$abc$39355$li0050_li0050.out[0] (.names)                                                                                        0.136     6.470
u_dct1d.dcto_1[12].D[0] (dffre)                                                                                                            0.890     7.360
data arrival time                                                                                                                                    7.360

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
u_dct1d.dcto_1[12].C[0] (dffre)                                                                                                            0.890     0.890
clock uncertainty                                                                                                                          0.000     0.890
cell setup time                                                                                                                           -0.032     0.859
data required time                                                                                                                                   0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.859
data arrival time                                                                                                                                   -7.360
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -6.502


#Path 48
Startpoint: $techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.databuf_reg[52].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                        0.000     0.000
$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.183
u_dct2d.ramdatao[0].in[2] (.names)                                                                             0.890     2.074
u_dct2d.ramdatao[0].out[0] (.names)                                                                            0.148     2.221
$abc$128901$new_new_n2056__.in[0] (.names)                                                                     0.890     3.112
$abc$128901$new_new_n2056__.out[0] (.names)                                                                    0.173     3.284
$abc$128901$abc$45570$li49_li49.in[1] (.names)                                                                 0.890     4.175
$abc$128901$abc$45570$li49_li49.out[0] (.names)                                                                0.152     4.327
$abc$128901$abc$45570$li51_li51.in[1] (.names)                                                                 0.890     5.217
$abc$128901$abc$45570$li51_li51.out[0] (.names)                                                                0.152     5.369
$abc$128901$abc$45570$li52_li52.in[1] (.names)                                                                 0.890     6.259
$abc$128901$abc$45570$li52_li52.out[0] (.names)                                                                0.197     6.456
u_dct2d.databuf_reg[52].D[0] (dffre)                                                                           0.890     7.347
data arrival time                                                                                                        7.347

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                        0.000     0.000
u_dct2d.databuf_reg[52].C[0] (dffre)                                                                           0.890     0.890
clock uncertainty                                                                                              0.000     0.890
cell setup time                                                                                               -0.032     0.859
data required time                                                                                                       0.859
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.859
data arrival time                                                                                                       -7.347
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -6.488


#Path 49
Startpoint: u_dct1d.romedatao_d2[50].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_3[15].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.romedatao_d2[50].C[0] (dffre)                                         0.890     0.890
u_dct1d.romedatao_d2[50].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2455__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2455__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n2463__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n2463__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n2464__.in[0] (.names)                                    0.890     4.152
$abc$128901$new_new_n2464__.out[0] (.names)                                   0.218     4.370
$abc$128901$new_new_n2469__.in[2] (.names)                                    0.890     5.261
$abc$128901$new_new_n2469__.out[0] (.names)                                   0.103     5.363
$abc$128901$abc$39355$li0087_li0087.in[1] (.names)                            0.890     6.254
$abc$128901$abc$39355$li0087_li0087.out[0] (.names)                           0.197     6.451
u_dct1d.dcto_3[15].D[0] (dffre)                                               0.890     7.341
data arrival time                                                                       7.341

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.dcto_3[15].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.341
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.482


#Path 50
Startpoint: u_dct2d.romedatao_d1[106].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_2[13].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romedatao_d1[106].C[0] (dffre)                                        0.890     0.890
u_dct2d.romedatao_d1[106].Q[0] (dffre) [clock-to-output]                      0.154     1.044
$abc$128901$new_new_n1686__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1686__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1693__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1693__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n1694__.in[0] (.names)                                    0.890     4.152
$abc$128901$new_new_n1694__.out[0] (.names)                                   0.218     4.370
$abc$128901$new_new_n1702__.in[2] (.names)                                    0.890     5.261
$abc$128901$new_new_n1702__.out[0] (.names)                                   0.103     5.363
$abc$128901$abc$39355$li0519_li0519.in[1] (.names)                            0.890     6.254
$abc$128901$abc$39355$li0519_li0519.out[0] (.names)                           0.197     6.451
u_dct2d.dcto_2[13].D[0] (dffre)                                               0.890     7.341
data arrival time                                                                       7.341

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_2[13].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.341
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.482


#Path 51
Startpoint: u_dct1d.romodatao_d3[4].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_4[14].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.romodatao_d3[4].C[0] (dffre)                                          0.890     0.890
u_dct1d.romodatao_d3[4].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$128901$new_new_n1523__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1523__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1524__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1524__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n2510__.in[0] (.names)                                    0.890     4.152
$abc$128901$new_new_n2510__.out[0] (.names)                                   0.218     4.370
$abc$128901$new_new_n2515__.in[1] (.names)                                    0.890     5.261
$abc$128901$new_new_n2515__.out[0] (.names)                                   0.152     5.412
$abc$128901$abc$39355$li0095_li0095.in[2] (.names)                            0.890     6.303
$abc$128901$abc$39355$li0095_li0095.out[0] (.names)                           0.148     6.451
u_dct1d.dcto_4[14].D[0] (dffre)                                               0.890     7.341
data arrival time                                                                       7.341

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.dcto_4[14].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.341
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.482


#Path 52
Startpoint: $techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[8] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_1[13].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[8] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$128901$new_new_n1602__.in[0] (.names)                                                                                                 0.890     2.074
$abc$128901$new_new_n1602__.out[0] (.names)                                                                                                0.218     2.292
$abc$128901$new_new_n1617__.in[0] (.names)                                                                                                 0.890     3.182
$abc$128901$new_new_n1617__.out[0] (.names)                                                                                                0.218     3.400
$abc$128901$new_new_n1630__.in[0] (.names)                                                                                                 0.890     4.291
$abc$128901$new_new_n1630__.out[0] (.names)                                                                                                0.172     4.463
$abc$128901$new_new_n1631__.in[0] (.names)                                                                                                 0.890     5.354
$abc$128901$new_new_n1631__.out[0] (.names)                                                                                                0.172     5.526
$abc$128901$abc$39355$li0503_li0503.in[5] (.names)                                                                                         0.890     6.417
$abc$128901$abc$39355$li0503_li0503.out[0] (.names)                                                                                        0.025     6.442
u_dct2d.dcto_1[13].D[0] (dffre)                                                                                                            0.890     7.332
data arrival time                                                                                                                                    7.332

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
u_dct2d.dcto_1[13].C[0] (dffre)                                                                                                            0.890     0.890
clock uncertainty                                                                                                                          0.000     0.890
cell setup time                                                                                                                           -0.032     0.859
data required time                                                                                                                                   0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.859
data arrival time                                                                                                                                   -7.332
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -6.473


#Path 53
Startpoint: $techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.databuf_reg[8].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                        0.000     0.000
$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.183
u_dct2d.ramdatao[0].in[2] (.names)                                                                             0.890     2.074
u_dct2d.ramdatao[0].out[0] (.names)                                                                            0.148     2.221
$abc$128901$new_new_n1995__.in[1] (.names)                                                                     0.890     3.112
$abc$128901$new_new_n1995__.out[0] (.names)                                                                    0.152     3.264
$abc$128901$abc$45570$li05_li05.in[1] (.names)                                                                 0.890     4.154
$abc$128901$abc$45570$li05_li05.out[0] (.names)                                                                0.152     4.306
$abc$128901$abc$45570$li07_li07.in[1] (.names)                                                                 0.890     5.196
$abc$128901$abc$45570$li07_li07.out[0] (.names)                                                                0.152     5.348
$abc$128901$abc$45570$li08_li08.in[1] (.names)                                                                 0.890     6.238
$abc$128901$abc$45570$li08_li08.out[0] (.names)                                                                0.197     6.435
u_dct2d.databuf_reg[8].D[0] (dffre)                                                                            0.890     7.326
data arrival time                                                                                                        7.326

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                        0.000     0.000
u_dct2d.databuf_reg[8].C[0] (dffre)                                                                            0.890     0.890
clock uncertainty                                                                                              0.000     0.890
cell setup time                                                                                               -0.032     0.859
data required time                                                                                                       0.859
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.859
data arrival time                                                                                                       -7.326
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -6.467


#Path 54
Startpoint: u_dct2d.romodatao_d3[48].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_4[17].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romodatao_d3[48].C[0] (dffre)                                         0.890     0.890
u_dct2d.romodatao_d3[48].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n1845__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1845__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1854__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1854__.out[0] (.names)                                   0.173     3.216
$abc$128901$new_new_n1877__.in[1] (.names)                                    0.890     4.107
$abc$128901$new_new_n1877__.out[0] (.names)                                   0.197     4.303
$abc$128901$new_new_n1879__.in[1] (.names)                                    0.890     5.194
$abc$128901$new_new_n1879__.out[0] (.names)                                   0.197     5.391
$abc$128901$abc$39355$li0561_li0561.in[2] (.names)                            0.890     6.281
$abc$128901$abc$39355$li0561_li0561.out[0] (.names)                           0.148     6.429
u_dct2d.dcto_4[17].D[0] (dffre)                                               0.890     7.320
data arrival time                                                                       7.320

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_4[17].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.320
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.461


#Path 55
Startpoint: $techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.databuf_reg[53].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                        0.000     0.000
$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.183
u_dct2d.ramdatao[0].in[2] (.names)                                                                             0.890     2.074
u_dct2d.ramdatao[0].out[0] (.names)                                                                            0.148     2.221
$abc$128901$new_new_n2056__.in[0] (.names)                                                                     0.890     3.112
$abc$128901$new_new_n2056__.out[0] (.names)                                                                    0.173     3.284
$abc$128901$abc$45570$li49_li49.in[1] (.names)                                                                 0.890     4.175
$abc$128901$abc$45570$li49_li49.out[0] (.names)                                                                0.152     4.327
$abc$128901$abc$45570$li51_li51.in[1] (.names)                                                                 0.890     5.217
$abc$128901$abc$45570$li51_li51.out[0] (.names)                                                                0.152     5.369
$abc$128901$abc$45570$li53_li53.in[1] (.names)                                                                 0.890     6.259
$abc$128901$abc$45570$li53_li53.out[0] (.names)                                                                0.152     6.411
u_dct2d.databuf_reg[53].D[0] (dffre)                                                                           0.890     7.301
data arrival time                                                                                                        7.301

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                        0.000     0.000
u_dct2d.databuf_reg[53].C[0] (dffre)                                                                           0.890     0.890
clock uncertainty                                                                                              0.000     0.890
cell setup time                                                                                               -0.032     0.859
data required time                                                                                                       0.859
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.859
data arrival time                                                                                                       -7.301
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -6.443


#Path 56
Startpoint: u_dct2d.latchbuf_reg[77].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.databuf_reg[65].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.latchbuf_reg[77].C[0] (dffre)                                         0.890     0.890
u_dct2d.latchbuf_reg[77].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2067__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2067__.out[0] (.names)                                   0.173     2.107
$abc$128901$new_new_n2070__.in[0] (.names)                                    0.890     2.998
$abc$128901$new_new_n2070__.out[0] (.names)                                   0.218     3.216
$abc$128901$new_new_n2073__.in[2] (.names)                                    0.890     4.107
$abc$128901$new_new_n2073__.out[0] (.names)                                   0.148     4.254
$abc$128901$abc$45570$li64_li64.in[1] (.names)                                0.890     5.145
$abc$128901$abc$45570$li64_li64.out[0] (.names)                               0.152     5.296
$abc$128901$abc$45570$li65_li65.in[0] (.names)                                0.890     6.187
$abc$128901$abc$45570$li65_li65.out[0] (.names)                               0.218     6.405
u_dct2d.databuf_reg[65].D[0] (dffre)                                          0.890     7.296
data arrival time                                                                       7.296

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.databuf_reg[65].C[0] (dffre)                                          0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.296
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.437


#Path 57
Startpoint: u_dct2d.latchbuf_reg[55].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.databuf_reg[87].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.latchbuf_reg[55].C[0] (dffre)                                         0.890     0.890
u_dct2d.latchbuf_reg[55].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2093__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2093__.out[0] (.names)                                   0.173     2.107
$abc$128901$new_new_n2096__.in[0] (.names)                                    0.890     2.998
$abc$128901$new_new_n2096__.out[0] (.names)                                   0.218     3.216
$abc$128901$new_new_n2099__.in[2] (.names)                                    0.890     4.107
$abc$128901$new_new_n2099__.out[0] (.names)                                   0.148     4.254
$abc$128901$abc$45570$li86_li86.in[1] (.names)                                0.890     5.145
$abc$128901$abc$45570$li86_li86.out[0] (.names)                               0.152     5.296
$abc$128901$abc$45570$li87_li87.in[0] (.names)                                0.890     6.187
$abc$128901$abc$45570$li87_li87.out[0] (.names)                               0.218     6.405
u_dct2d.databuf_reg[87].D[0] (dffre)                                          0.890     7.296
data arrival time                                                                       7.296

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.databuf_reg[87].C[0] (dffre)                                          0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.296
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.437


#Path 58
Startpoint: u_dct2d.latchbuf_reg[44].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.databuf_reg[40].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.latchbuf_reg[44].C[0] (dffre)                                         0.890     0.890
u_dct2d.latchbuf_reg[44].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2043__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2043__.out[0] (.names)                                   0.173     2.107
$abc$128901$abc$45570$li37_li37.in[2] (.names)                                0.890     2.998
$abc$128901$abc$45570$li37_li37.out[0] (.names)                               0.148     3.146
$abc$128901$abc$45570$li38_li38.in[2] (.names)                                0.890     4.036
$abc$128901$abc$45570$li38_li38.out[0] (.names)                               0.148     4.184
$abc$128901$new_new_n2048__.in[0] (.names)                                    0.890     5.074
$abc$128901$new_new_n2048__.out[0] (.names)                                   0.218     5.293
$abc$128901$abc$45570$li40_li40.in[0] (.names)                                0.890     6.183
$abc$128901$abc$45570$li40_li40.out[0] (.names)                               0.218     6.401
u_dct2d.databuf_reg[40].D[0] (dffre)                                          0.890     7.292
data arrival time                                                                       7.292

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.databuf_reg[40].C[0] (dffre)                                          0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.292
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.433


#Path 59
Startpoint: u_dct2d.latchbuf_reg[22].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.databuf_reg[18].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.latchbuf_reg[22].C[0] (dffre)                                         0.890     0.890
u_dct2d.latchbuf_reg[22].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2017__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2017__.out[0] (.names)                                   0.173     2.107
$abc$128901$abc$45570$li15_li15.in[2] (.names)                                0.890     2.998
$abc$128901$abc$45570$li15_li15.out[0] (.names)                               0.148     3.146
$abc$128901$abc$45570$li16_li16.in[2] (.names)                                0.890     4.036
$abc$128901$abc$45570$li16_li16.out[0] (.names)                               0.148     4.184
$abc$128901$new_new_n2022__.in[0] (.names)                                    0.890     5.074
$abc$128901$new_new_n2022__.out[0] (.names)                                   0.218     5.293
$abc$128901$abc$45570$li18_li18.in[0] (.names)                                0.890     6.183
$abc$128901$abc$45570$li18_li18.out[0] (.names)                               0.218     6.401
u_dct2d.databuf_reg[18].D[0] (dffre)                                          0.890     7.292
data arrival time                                                                       7.292

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.databuf_reg[18].C[0] (dffre)                                          0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.292
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.433


#Path 60
Startpoint: u_dct2d.latchbuf_reg[66].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.databuf_reg[29].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.latchbuf_reg[66].C[0] (dffre)                                         0.890     0.890
u_dct2d.latchbuf_reg[66].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2030__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2030__.out[0] (.names)                                   0.173     2.107
$abc$128901$abc$45570$li26_li26.in[2] (.names)                                0.890     2.998
$abc$128901$abc$45570$li26_li26.out[0] (.names)                               0.148     3.146
$abc$128901$abc$45570$li27_li27.in[2] (.names)                                0.890     4.036
$abc$128901$abc$45570$li27_li27.out[0] (.names)                               0.148     4.184
$abc$128901$new_new_n2035__.in[0] (.names)                                    0.890     5.074
$abc$128901$new_new_n2035__.out[0] (.names)                                   0.218     5.293
$abc$128901$abc$45570$li29_li29.in[0] (.names)                                0.890     6.183
$abc$128901$abc$45570$li29_li29.out[0] (.names)                               0.218     6.401
u_dct2d.databuf_reg[29].D[0] (dffre)                                          0.890     7.292
data arrival time                                                                       7.292

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.databuf_reg[29].C[0] (dffre)                                          0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.292
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.433


#Path 61
Startpoint: $techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.databuf_reg[9].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                        0.000     0.000
$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.183
u_dct2d.ramdatao[0].in[2] (.names)                                                                             0.890     2.074
u_dct2d.ramdatao[0].out[0] (.names)                                                                            0.148     2.221
$abc$128901$new_new_n1995__.in[1] (.names)                                                                     0.890     3.112
$abc$128901$new_new_n1995__.out[0] (.names)                                                                    0.152     3.264
$abc$128901$abc$45570$li05_li05.in[1] (.names)                                                                 0.890     4.154
$abc$128901$abc$45570$li05_li05.out[0] (.names)                                                                0.152     4.306
$abc$128901$abc$45570$li07_li07.in[1] (.names)                                                                 0.890     5.196
$abc$128901$abc$45570$li07_li07.out[0] (.names)                                                                0.152     5.348
$abc$128901$abc$45570$li09_li09.in[1] (.names)                                                                 0.890     6.238
$abc$128901$abc$45570$li09_li09.out[0] (.names)                                                                0.152     6.390
u_dct2d.databuf_reg[9].D[0] (dffre)                                                                            0.890     7.281
data arrival time                                                                                                        7.281

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                        0.000     0.000
clock source latency                                                                                           0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                        0.000     0.000
u_dct2d.databuf_reg[9].C[0] (dffre)                                                                            0.890     0.890
clock uncertainty                                                                                              0.000     0.890
cell setup time                                                                                               -0.032     0.859
data required time                                                                                                       0.859
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.859
data arrival time                                                                                                       -7.281
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -6.422


#Path 62
Startpoint: u_dct1d.romedatao_d2[50].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_3[17].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.romedatao_d2[50].C[0] (dffre)                                         0.890     0.890
u_dct1d.romedatao_d2[50].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2455__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2455__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n2463__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n2463__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n2484__.in[1] (.names)                                    0.890     4.152
$abc$128901$new_new_n2484__.out[0] (.names)                                   0.152     4.304
$abc$128901$new_new_n2489__.in[2] (.names)                                    0.890     5.194
$abc$128901$new_new_n2489__.out[0] (.names)                                   0.103     5.297
$abc$128901$abc$39355$li0089_li0089.in[1] (.names)                            0.890     6.187
$abc$128901$abc$39355$li0089_li0089.out[0] (.names)                           0.197     6.384
u_dct1d.dcto_3[17].D[0] (dffre)                                               0.890     7.275
data arrival time                                                                       7.275

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.dcto_3[17].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.275
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.416


#Path 63
Startpoint: u_dct2d.romodatao_d2[81].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_3[17].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romodatao_d2[81].C[0] (dffre)                                         0.890     0.890
u_dct2d.romodatao_d2[81].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n1799__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1799__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1802__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1802__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n1804__.in[2] (.names)                                    0.890     4.152
$abc$128901$new_new_n1804__.out[0] (.names)                                   0.103     4.255
$abc$128901$new_new_n1806__.in[1] (.names)                                    0.890     5.145
$abc$128901$new_new_n1806__.out[0] (.names)                                   0.197     5.342
$abc$128901$abc$39355$li0541_li0541.in[3] (.names)                            0.890     6.233
$abc$128901$abc$39355$li0541_li0541.out[0] (.names)                           0.136     6.368
u_dct2d.dcto_3[17].D[0] (dffre)                                               0.890     7.259
data arrival time                                                                       7.259

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_3[17].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.259
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.400


#Path 64
Startpoint: u_dct2d.romedatao_d4[5].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : $iopadmap$dcto[6].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romedatao_d4[5].C[0] (dffre)                                          0.890     0.890
u_dct2d.romedatao_d4[5].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$128901$new_new_n1925__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1925__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1935__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1935__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n1943__.in[1] (.names)                                    0.890     4.152
$abc$128901$new_new_n1943__.out[0] (.names)                                   0.197     4.349
$abc$128901$new_new_n1948__.in[2] (.names)                                    0.890     5.239
$abc$128901$new_new_n1948__.out[0] (.names)                                   0.103     5.342
$abc$128901$abc$39355$li0573_li0573.in[3] (.names)                            0.890     6.233
$abc$128901$abc$39355$li0573_li0573.out[0] (.names)                           0.136     6.368
$iopadmap$dcto[6].D[0] (dffre)                                                0.890     7.259
data arrival time                                                                       7.259

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
$iopadmap$dcto[6].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.259
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.400


#Path 65
Startpoint: u_dct2d.romodatao_d3[48].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_4[15].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romodatao_d3[48].C[0] (dffre)                                         0.890     0.890
u_dct2d.romodatao_d3[48].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n1845__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1845__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1854__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1854__.out[0] (.names)                                   0.173     3.216
$abc$128901$new_new_n1855__.in[0] (.names)                                    0.890     4.107
$abc$128901$new_new_n1855__.out[0] (.names)                                   0.218     4.325
$abc$128901$new_new_n1861__.in[2] (.names)                                    0.890     5.215
$abc$128901$new_new_n1861__.out[0] (.names)                                   0.103     5.318
$abc$128901$abc$39355$li0559_li0559.in[2] (.names)                            0.890     6.208
$abc$128901$abc$39355$li0559_li0559.out[0] (.names)                           0.148     6.356
u_dct2d.dcto_4[15].D[0] (dffre)                                               0.890     7.246
data arrival time                                                                       7.246

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_4[15].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.246
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.388


#Path 66
Startpoint: u_dct1d.romodatao_d1[76].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_2[11].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.romodatao_d1[76].C[0] (dffre)                                         0.890     0.890
u_dct1d.romodatao_d1[76].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2355__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2355__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n2364__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n2364__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n2365__.in[0] (.names)                                    0.890     4.152
$abc$128901$new_new_n2365__.out[0] (.names)                                   0.172     4.325
$abc$128901$new_new_n2369__.in[2] (.names)                                    0.890     5.215
$abc$128901$new_new_n2369__.out[0] (.names)                                   0.148     5.363
$abc$128901$abc$39355$li0065_li0065.in[4] (.names)                            0.890     6.253
$abc$128901$abc$39355$li0065_li0065.out[0] (.names)                           0.099     6.353
u_dct1d.dcto_2[11].D[0] (dffre)                                               0.890     7.243
data arrival time                                                                       7.243

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.dcto_2[11].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.243
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.384


#Path 67
Startpoint: $techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_1[11].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$128901$new_new_n1579__.in[0] (.names)                                                                                                 0.890     2.074
$abc$128901$new_new_n1579__.out[0] (.names)                                                                                                0.218     2.292
$abc$128901$new_new_n1588__.in[0] (.names)                                                                                                 0.890     3.182
$abc$128901$new_new_n1588__.out[0] (.names)                                                                                                0.173     3.355
$abc$128901$new_new_n1598__.in[5] (.names)                                                                                                 0.890     4.245
$abc$128901$new_new_n1598__.out[0] (.names)                                                                                                0.025     4.270
$abc$128901$new_new_n1618__.in[2] (.names)                                                                                                 0.890     5.161
$abc$128901$new_new_n1618__.out[0] (.names)                                                                                                0.148     5.309
$abc$128901$abc$39355$li0501_li0501.in[2] (.names)                                                                                         0.890     6.199
$abc$128901$abc$39355$li0501_li0501.out[0] (.names)                                                                                        0.148     6.347
u_dct2d.dcto_1[11].D[0] (dffre)                                                                                                            0.890     7.237
data arrival time                                                                                                                                    7.237

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
u_dct2d.dcto_1[11].C[0] (dffre)                                                                                                            0.890     0.890
clock uncertainty                                                                                                                          0.000     0.890
cell setup time                                                                                                                           -0.032     0.859
data required time                                                                                                                                   0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.859
data arrival time                                                                                                                                   -7.237
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -6.378


#Path 68
Startpoint: u_dct2d.romodatao_d3[48].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_4[16].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romodatao_d3[48].C[0] (dffre)                                         0.890     0.890
u_dct2d.romodatao_d3[48].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n1845__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1845__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1854__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1854__.out[0] (.names)                                   0.173     3.216
$abc$128901$new_new_n1855__.in[0] (.names)                                    0.890     4.107
$abc$128901$new_new_n1855__.out[0] (.names)                                   0.218     4.325
$abc$128901$new_new_n1865__.in[2] (.names)                                    0.890     5.215
$abc$128901$new_new_n1865__.out[0] (.names)                                   0.103     5.318
$abc$128901$abc$39355$li0560_li0560.in[3] (.names)                            0.890     6.208
$abc$128901$abc$39355$li0560_li0560.out[0] (.names)                           0.136     6.344
u_dct2d.dcto_4[16].D[0] (dffre)                                               0.890     7.234
data arrival time                                                                       7.234

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_4[16].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.234
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.375


#Path 69
Startpoint: u_dct1d.romodatao_d3[4].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_4[15].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.romodatao_d3[4].C[0] (dffre)                                          0.890     0.890
u_dct1d.romodatao_d3[4].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$128901$new_new_n1523__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1523__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1524__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1524__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n2510__.in[0] (.names)                                    0.890     4.152
$abc$128901$new_new_n2510__.out[0] (.names)                                   0.218     4.370
$abc$128901$new_new_n2517__.in[3] (.names)                                    0.890     5.261
$abc$128901$new_new_n2517__.out[0] (.names)                                   0.090     5.351
$abc$128901$abc$39355$li0096_li0096.in[4] (.names)                            0.890     6.241
$abc$128901$abc$39355$li0096_li0096.out[0] (.names)                           0.099     6.341
u_dct1d.dcto_4[15].D[0] (dffre)                                               0.890     7.231
data arrival time                                                                       7.231

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.dcto_4[15].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.231
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.372


#Path 70
Startpoint: u_dct2d.romedatao_d2[78].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_3[16].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romedatao_d2[78].C[0] (dffre)                                         0.890     0.890
u_dct2d.romedatao_d2[78].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n1770__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1770__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1778__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1778__.out[0] (.names)                                   0.173     3.216
$abc$128901$new_new_n1795__.in[2] (.names)                                    0.890     4.107
$abc$128901$new_new_n1795__.out[0] (.names)                                   0.103     4.209
$abc$128901$new_new_n1798__.in[1] (.names)                                    0.890     5.100
$abc$128901$new_new_n1798__.out[0] (.names)                                   0.152     5.251
$abc$128901$abc$39355$li0540_li0540.in[1] (.names)                            0.890     6.142
$abc$128901$abc$39355$li0540_li0540.out[0] (.names)                           0.197     6.339
u_dct2d.dcto_3[16].D[0] (dffre)                                               0.890     7.229
data arrival time                                                                       7.229

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_3[16].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.229
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.370


#Path 71
Startpoint: u_dct1d.romedatao_d2[50].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_3[18].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.romedatao_d2[50].C[0] (dffre)                                         0.890     0.890
u_dct1d.romedatao_d2[50].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2455__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2455__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n2463__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n2463__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n2484__.in[1] (.names)                                    0.890     4.152
$abc$128901$new_new_n2484__.out[0] (.names)                                   0.152     4.304
$abc$128901$new_new_n2496__.in[2] (.names)                                    0.890     5.194
$abc$128901$new_new_n2496__.out[0] (.names)                                   0.103     5.297
$abc$128901$abc$39355$li0090_li0090.in[2] (.names)                            0.890     6.187
$abc$128901$abc$39355$li0090_li0090.out[0] (.names)                           0.148     6.335
u_dct1d.dcto_3[18].D[0] (dffre)                                               0.890     7.226
data arrival time                                                                       7.226

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.dcto_3[18].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.226
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.367


#Path 72
Startpoint: u_dct2d.latchbuf_reg[22].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.databuf_reg[20].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.latchbuf_reg[22].C[0] (dffre)                                         0.890     0.890
u_dct2d.latchbuf_reg[22].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2017__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2017__.out[0] (.names)                                   0.173     2.107
$abc$128901$abc$45570$li15_li15.in[2] (.names)                                0.890     2.998
$abc$128901$abc$45570$li15_li15.out[0] (.names)                               0.148     3.146
$abc$128901$abc$45570$li16_li16.in[2] (.names)                                0.890     4.036
$abc$128901$abc$45570$li16_li16.out[0] (.names)                               0.148     4.184
$abc$128901$new_new_n2022__.in[0] (.names)                                    0.890     5.074
$abc$128901$new_new_n2022__.out[0] (.names)                                   0.218     5.293
$abc$128901$abc$45570$li20_li20.in[1] (.names)                                0.890     6.183
$abc$128901$abc$45570$li20_li20.out[0] (.names)                               0.152     6.335
u_dct2d.databuf_reg[20].D[0] (dffre)                                          0.890     7.225
data arrival time                                                                       7.225

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.databuf_reg[20].C[0] (dffre)                                          0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.225
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.366


#Path 73
Startpoint: u_dct2d.latchbuf_reg[44].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.databuf_reg[42].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.latchbuf_reg[44].C[0] (dffre)                                         0.890     0.890
u_dct2d.latchbuf_reg[44].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2043__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2043__.out[0] (.names)                                   0.173     2.107
$abc$128901$abc$45570$li37_li37.in[2] (.names)                                0.890     2.998
$abc$128901$abc$45570$li37_li37.out[0] (.names)                               0.148     3.146
$abc$128901$abc$45570$li38_li38.in[2] (.names)                                0.890     4.036
$abc$128901$abc$45570$li38_li38.out[0] (.names)                               0.148     4.184
$abc$128901$new_new_n2048__.in[0] (.names)                                    0.890     5.074
$abc$128901$new_new_n2048__.out[0] (.names)                                   0.218     5.293
$abc$128901$abc$45570$li42_li42.in[1] (.names)                                0.890     6.183
$abc$128901$abc$45570$li42_li42.out[0] (.names)                               0.152     6.335
u_dct2d.databuf_reg[42].D[0] (dffre)                                          0.890     7.225
data arrival time                                                                       7.225

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.databuf_reg[42].C[0] (dffre)                                          0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.225
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.366


#Path 74
Startpoint: u_dct2d.latchbuf_reg[66].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.databuf_reg[31].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.latchbuf_reg[66].C[0] (dffre)                                         0.890     0.890
u_dct2d.latchbuf_reg[66].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2030__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2030__.out[0] (.names)                                   0.173     2.107
$abc$128901$abc$45570$li26_li26.in[2] (.names)                                0.890     2.998
$abc$128901$abc$45570$li26_li26.out[0] (.names)                               0.148     3.146
$abc$128901$abc$45570$li27_li27.in[2] (.names)                                0.890     4.036
$abc$128901$abc$45570$li27_li27.out[0] (.names)                               0.148     4.184
$abc$128901$new_new_n2035__.in[0] (.names)                                    0.890     5.074
$abc$128901$new_new_n2035__.out[0] (.names)                                   0.218     5.293
$abc$128901$abc$45570$li31_li31.in[1] (.names)                                0.890     6.183
$abc$128901$abc$45570$li31_li31.out[0] (.names)                               0.152     6.335
u_dct2d.databuf_reg[31].D[0] (dffre)                                          0.890     7.225
data arrival time                                                                       7.225

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.databuf_reg[31].C[0] (dffre)                                          0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.225
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.366


#Path 75
Startpoint: u_dct1d.romodatao_d3[4].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_4[16].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.romodatao_d3[4].C[0] (dffre)                                          0.890     0.890
u_dct1d.romodatao_d3[4].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$128901$new_new_n1523__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1523__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1524__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1524__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n2510__.in[0] (.names)                                    0.890     4.152
$abc$128901$new_new_n2510__.out[0] (.names)                                   0.218     4.370
$abc$128901$new_new_n2517__.in[3] (.names)                                    0.890     5.261
$abc$128901$new_new_n2517__.out[0] (.names)                                   0.090     5.351
$abc$128901$abc$39355$li0097_li0097.in[3] (.names)                            0.890     6.241
$abc$128901$abc$39355$li0097_li0097.out[0] (.names)                           0.090     6.332
u_dct1d.dcto_4[16].D[0] (dffre)                                               0.890     7.222
data arrival time                                                                       7.222

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.dcto_4[16].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.222
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.363


#Path 76
Startpoint: u_dct2d.latchbuf_reg[66].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.databuf_reg[30].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.latchbuf_reg[66].C[0] (dffre)                                         0.890     0.890
u_dct2d.latchbuf_reg[66].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2030__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2030__.out[0] (.names)                                   0.173     2.107
$abc$128901$abc$45570$li26_li26.in[2] (.names)                                0.890     2.998
$abc$128901$abc$45570$li26_li26.out[0] (.names)                               0.148     3.146
$abc$128901$abc$45570$li27_li27.in[2] (.names)                                0.890     4.036
$abc$128901$abc$45570$li27_li27.out[0] (.names)                               0.148     4.184
$abc$128901$new_new_n2035__.in[0] (.names)                                    0.890     5.074
$abc$128901$new_new_n2035__.out[0] (.names)                                   0.218     5.293
$abc$128901$abc$45570$li30_li30.in[2] (.names)                                0.890     6.183
$abc$128901$abc$45570$li30_li30.out[0] (.names)                               0.148     6.331
u_dct2d.databuf_reg[30].D[0] (dffre)                                          0.890     7.221
data arrival time                                                                       7.221

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.databuf_reg[30].C[0] (dffre)                                          0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.221
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.362


#Path 77
Startpoint: u_dct2d.latchbuf_reg[22].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.databuf_reg[19].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.latchbuf_reg[22].C[0] (dffre)                                         0.890     0.890
u_dct2d.latchbuf_reg[22].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2017__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2017__.out[0] (.names)                                   0.173     2.107
$abc$128901$abc$45570$li15_li15.in[2] (.names)                                0.890     2.998
$abc$128901$abc$45570$li15_li15.out[0] (.names)                               0.148     3.146
$abc$128901$abc$45570$li16_li16.in[2] (.names)                                0.890     4.036
$abc$128901$abc$45570$li16_li16.out[0] (.names)                               0.148     4.184
$abc$128901$new_new_n2022__.in[0] (.names)                                    0.890     5.074
$abc$128901$new_new_n2022__.out[0] (.names)                                   0.218     5.293
$abc$128901$abc$45570$li19_li19.in[2] (.names)                                0.890     6.183
$abc$128901$abc$45570$li19_li19.out[0] (.names)                               0.148     6.331
u_dct2d.databuf_reg[19].D[0] (dffre)                                          0.890     7.221
data arrival time                                                                       7.221

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.databuf_reg[19].C[0] (dffre)                                          0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.221
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.362


#Path 78
Startpoint: u_dct2d.latchbuf_reg[44].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.databuf_reg[41].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.latchbuf_reg[44].C[0] (dffre)                                         0.890     0.890
u_dct2d.latchbuf_reg[44].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2043__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2043__.out[0] (.names)                                   0.173     2.107
$abc$128901$abc$45570$li37_li37.in[2] (.names)                                0.890     2.998
$abc$128901$abc$45570$li37_li37.out[0] (.names)                               0.148     3.146
$abc$128901$abc$45570$li38_li38.in[2] (.names)                                0.890     4.036
$abc$128901$abc$45570$li38_li38.out[0] (.names)                               0.148     4.184
$abc$128901$new_new_n2048__.in[0] (.names)                                    0.890     5.074
$abc$128901$new_new_n2048__.out[0] (.names)                                   0.218     5.293
$abc$128901$abc$45570$li41_li41.in[2] (.names)                                0.890     6.183
$abc$128901$abc$45570$li41_li41.out[0] (.names)                               0.148     6.331
u_dct2d.databuf_reg[41].D[0] (dffre)                                          0.890     7.221
data arrival time                                                                       7.221

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.databuf_reg[41].C[0] (dffre)                                          0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.221
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.362


#Path 79
Startpoint: u_dct2d.romedatao_d2[75].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_3[13].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romedatao_d2[75].C[0] (dffre)                                         0.890     0.890
u_dct2d.romedatao_d2[75].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n1752__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1752__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1760__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1760__.out[0] (.names)                                   0.173     3.216
$abc$128901$new_new_n1766__.in[1] (.names)                                    0.890     4.107
$abc$128901$new_new_n1766__.out[0] (.names)                                   0.197     4.303
$abc$128901$new_new_n1771__.in[2] (.names)                                    0.890     5.194
$abc$128901$new_new_n1771__.out[0] (.names)                                   0.103     5.296
$abc$128901$abc$39355$li0537_li0537.in[3] (.names)                            0.890     6.187
$abc$128901$abc$39355$li0537_li0537.out[0] (.names)                           0.136     6.322
u_dct2d.dcto_3[13].D[0] (dffre)                                               0.890     7.213
data arrival time                                                                       7.213

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_3[13].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.213
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.354


#Path 80
Startpoint: u_dct2d.romodatao_d3[48].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_4[19].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romodatao_d3[48].C[0] (dffre)                                         0.890     0.890
u_dct2d.romodatao_d3[48].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n1845__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1845__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1854__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1854__.out[0] (.names)                                   0.173     3.216
$abc$128901$new_new_n1877__.in[1] (.names)                                    0.890     4.107
$abc$128901$new_new_n1877__.out[0] (.names)                                   0.197     4.303
$abc$128901$new_new_n1887__.in[2] (.names)                                    0.890     5.194
$abc$128901$new_new_n1887__.out[0] (.names)                                   0.103     5.296
$abc$128901$abc$39355$li0563_li0563.in[3] (.names)                            0.890     6.187
$abc$128901$abc$39355$li0563_li0563.out[0] (.names)                           0.136     6.322
u_dct2d.dcto_4[19].D[0] (dffre)                                               0.890     7.213
data arrival time                                                                       7.213

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_4[19].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.213
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.354


#Path 81
Startpoint: u_dct2d.romodatao_d3[48].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_4[18].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romodatao_d3[48].C[0] (dffre)                                         0.890     0.890
u_dct2d.romodatao_d3[48].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n1845__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1845__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1854__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1854__.out[0] (.names)                                   0.173     3.216
$abc$128901$new_new_n1877__.in[1] (.names)                                    0.890     4.107
$abc$128901$new_new_n1877__.out[0] (.names)                                   0.197     4.303
$abc$128901$new_new_n1882__.in[2] (.names)                                    0.890     5.194
$abc$128901$new_new_n1882__.out[0] (.names)                                   0.103     5.296
$abc$128901$abc$39355$li0562_li0562.in[3] (.names)                            0.890     6.187
$abc$128901$abc$39355$li0562_li0562.out[0] (.names)                           0.136     6.322
u_dct2d.dcto_4[18].D[0] (dffre)                                               0.890     7.213
data arrival time                                                                       7.213

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_4[18].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.213
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.354


#Path 82
Startpoint: u_dct2d.romedatao_d1[103].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_2[11].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romedatao_d1[103].C[0] (dffre)                                        0.890     0.890
u_dct2d.romedatao_d1[103].Q[0] (dffre) [clock-to-output]                      0.154     1.044
$abc$128901$new_new_n1676__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1676__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1677__.in[1] (.names)                                    0.890     3.044
$abc$128901$new_new_n1677__.out[0] (.names)                                   0.152     3.195
$abc$128901$new_new_n1683__.in[0] (.names)                                    0.890     4.086
$abc$128901$new_new_n1683__.out[0] (.names)                                   0.218     4.304
$abc$128901$new_new_n1687__.in[3] (.names)                                    0.890     5.194
$abc$128901$new_new_n1687__.out[0] (.names)                                   0.090     5.285
$abc$128901$abc$39355$li0517_li0517.in[3] (.names)                            0.890     6.175
$abc$128901$abc$39355$li0517_li0517.out[0] (.names)                           0.136     6.311
u_dct2d.dcto_2[11].D[0] (dffre)                                               0.890     7.201
data arrival time                                                                       7.201

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_2[11].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.201
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.342


#Path 83
Startpoint: $techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_1[10].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$128901$new_new_n1579__.in[0] (.names)                                                                                                 0.890     2.074
$abc$128901$new_new_n1579__.out[0] (.names)                                                                                                0.218     2.292
$abc$128901$new_new_n1588__.in[0] (.names)                                                                                                 0.890     3.182
$abc$128901$new_new_n1588__.out[0] (.names)                                                                                                0.173     3.355
$abc$128901$new_new_n1598__.in[5] (.names)                                                                                                 0.890     4.245
$abc$128901$new_new_n1598__.out[0] (.names)                                                                                                0.025     4.270
$abc$128901$new_new_n1603__.in[2] (.names)                                                                                                 0.890     5.161
$abc$128901$new_new_n1603__.out[0] (.names)                                                                                                0.103     5.263
$abc$128901$abc$39355$li0500_li0500.in[3] (.names)                                                                                         0.890     6.154
$abc$128901$abc$39355$li0500_li0500.out[0] (.names)                                                                                        0.136     6.289
u_dct2d.dcto_1[10].D[0] (dffre)                                                                                                            0.890     7.180
data arrival time                                                                                                                                    7.180

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
u_dct2d.dcto_1[10].C[0] (dffre)                                                                                                            0.890     0.890
clock uncertainty                                                                                                                          0.000     0.890
cell setup time                                                                                                                           -0.032     0.859
data required time                                                                                                                                   0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.859
data arrival time                                                                                                                                   -7.180
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -6.321


#Path 84
Startpoint: u_dct2d.dcto_2[6].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_3[12].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_2[6].C[0] (dffre)                                                0.890     0.890
u_dct2d.dcto_2[6].Q[0] (dffre) [clock-to-output]                              0.154     1.044
$abc$128901$new_new_n1739__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1739__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1748__.in[1] (.names)                                    0.890     3.044
$abc$128901$new_new_n1748__.out[0] (.names)                                   0.197     3.240
$abc$128901$new_new_n1757__.in[3] (.names)                                    0.890     4.131
$abc$128901$new_new_n1757__.out[0] (.names)                                   0.136     4.266
$abc$128901$new_new_n1764__.in[2] (.names)                                    0.890     5.157
$abc$128901$new_new_n1764__.out[0] (.names)                                   0.103     5.259
$abc$128901$abc$39355$li0536_li0536.in[3] (.names)                            0.890     6.150
$abc$128901$abc$39355$li0536_li0536.out[0] (.names)                           0.136     6.285
u_dct2d.dcto_3[12].D[0] (dffre)                                               0.890     7.176
data arrival time                                                                       7.176

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_3[12].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.176
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.317


#Path 85
Startpoint: u_dct1d.romodatao_d1[76].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_2[13].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.romodatao_d1[76].C[0] (dffre)                                         0.890     0.890
u_dct1d.romodatao_d1[76].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2355__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2355__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n2364__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n2364__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n2365__.in[0] (.names)                                    0.890     4.152
$abc$128901$new_new_n2365__.out[0] (.names)                                   0.172     4.325
$abc$128901$new_new_n2382__.in[2] (.names)                                    0.890     5.215
$abc$128901$new_new_n2382__.out[0] (.names)                                   0.148     5.363
$abc$128901$abc$39355$li0067_li0067.in[5] (.names)                            0.890     6.253
$abc$128901$abc$39355$li0067_li0067.out[0] (.names)                           0.025     6.278
u_dct1d.dcto_2[13].D[0] (dffre)                                               0.890     7.169
data arrival time                                                                       7.169

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.dcto_2[13].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.169
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.310


#Path 86
Startpoint: u_dct2d.romodatao_d3[45].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_4[13].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romodatao_d3[45].C[0] (dffre)                                         0.890     0.890
u_dct2d.romodatao_d3[45].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n1829__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1829__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1832__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1832__.out[0] (.names)                                   0.173     3.216
$abc$128901$new_new_n1843__.in[3] (.names)                                    0.890     4.107
$abc$128901$new_new_n1843__.out[0] (.names)                                   0.136     4.242
$abc$128901$new_new_n1846__.in[1] (.names)                                    0.890     5.132
$abc$128901$new_new_n1846__.out[0] (.names)                                   0.152     5.284
$abc$128901$abc$39355$li0557_li0557.in[4] (.names)                            0.890     6.175
$abc$128901$abc$39355$li0557_li0557.out[0] (.names)                           0.099     6.274
u_dct2d.dcto_4[13].D[0] (dffre)                                               0.890     7.164
data arrival time                                                                       7.164

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_4[13].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.164
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.305


#Path 87
Startpoint: u_dct1d.romodatao_d1[76].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_2[15].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.romodatao_d1[76].C[0] (dffre)                                         0.890     0.890
u_dct1d.romodatao_d1[76].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2355__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2355__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n2364__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n2364__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n2365__.in[0] (.names)                                    0.890     4.152
$abc$128901$new_new_n2365__.out[0] (.names)                                   0.172     4.325
$abc$128901$new_new_n2399__.in[5] (.names)                                    0.890     5.215
$abc$128901$new_new_n2399__.out[0] (.names)                                   0.025     5.240
$abc$128901$abc$39355$li0069_li0069.in[3] (.names)                            0.890     6.131
$abc$128901$abc$39355$li0069_li0069.out[0] (.names)                           0.136     6.266
u_dct1d.dcto_2[15].D[0] (dffre)                                               0.890     7.157
data arrival time                                                                       7.157

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.dcto_2[15].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.157
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.298


#Path 88
Startpoint: u_dct2d.romodatao_d2[79].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_3[15].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romodatao_d2[79].C[0] (dffre)                                         0.890     0.890
u_dct2d.romodatao_d2[79].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n1775__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1775__.out[0] (.names)                                   0.173     2.107
$abc$128901$new_new_n1786__.in[0] (.names)                                    0.890     2.998
$abc$128901$new_new_n1786__.out[0] (.names)                                   0.173     3.170
$abc$128901$new_new_n1790__.in[1] (.names)                                    0.890     4.061
$abc$128901$new_new_n1790__.out[0] (.names)                                   0.197     4.258
$abc$128901$new_new_n1792__.in[1] (.names)                                    0.890     5.148
$abc$128901$new_new_n1792__.out[0] (.names)                                   0.197     5.345
$abc$128901$abc$39355$li0539_li0539.in[5] (.names)                            0.890     6.236
$abc$128901$abc$39355$li0539_li0539.out[0] (.names)                           0.025     6.261
u_dct2d.dcto_3[15].D[0] (dffre)                                               0.890     7.151
data arrival time                                                                       7.151

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_3[15].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.151
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.292


#Path 89
Startpoint: u_dct2d.romodatao_d1[101].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_2[9].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romodatao_d1[101].C[0] (dffre)                                        0.890     0.890
u_dct2d.romodatao_d1[101].Q[0] (dffre) [clock-to-output]                      0.154     1.044
$abc$128901$new_new_n1654__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1654__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1660__.in[1] (.names)                                    0.890     3.044
$abc$128901$new_new_n1660__.out[0] (.names)                                   0.152     3.195
$abc$128901$new_new_n1664__.in[2] (.names)                                    0.890     4.086
$abc$128901$new_new_n1664__.out[0] (.names)                                   0.148     4.234
$abc$128901$new_new_n1673__.in[2] (.names)                                    0.890     5.124
$abc$128901$new_new_n1673__.out[0] (.names)                                   0.103     5.227
$abc$128901$abc$39355$li0515_li0515.in[3] (.names)                            0.890     6.117
$abc$128901$abc$39355$li0515_li0515.out[0] (.names)                           0.136     6.253
u_dct2d.dcto_2[9].D[0] (dffre)                                                0.890     7.143
data arrival time                                                                       7.143

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.dcto_2[9].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.143
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.284


#Path 90
Startpoint: u_dct1d.romedatao_d3[4].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_4[17].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.romedatao_d3[4].C[0] (dffre)                                          0.890     0.890
u_dct1d.romedatao_d3[4].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$128901$new_new_n1547__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1547__.out[0] (.names)                                   0.173     2.107
$abc$128901$new_new_n1548__.in[0] (.names)                                    0.890     2.998
$abc$128901$new_new_n1548__.out[0] (.names)                                   0.173     3.170
$abc$128901$new_new_n1550__.in[2] (.names)                                    0.890     4.061
$abc$128901$new_new_n1550__.out[0] (.names)                                   0.103     4.164
$abc$128901$new_new_n1552__.in[1] (.names)                                    0.890     5.054
$abc$128901$new_new_n1552__.out[0] (.names)                                   0.152     5.206
$abc$128901$abc$39355$li0098_li0098.in[2] (.names)                            0.890     6.096
$abc$128901$abc$39355$li0098_li0098.out[0] (.names)                           0.148     6.244
u_dct1d.dcto_4[17].D[0] (dffre)                                               0.890     7.134
data arrival time                                                                       7.134

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.dcto_4[17].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.134
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.276


#Path 91
Startpoint: $techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A2[9] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_1[11].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K)                         0.890     0.890
$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A2[9] (RS_TDP36K) [clock-to-output]     0.051     0.941
$abc$128901$new_new_n2288__.in[0] (.names)                                                                                                 0.890     1.832
$abc$128901$new_new_n2288__.out[0] (.names)                                                                                                0.218     2.050
$abc$128901$new_new_n2292__.in[0] (.names)                                                                                                 0.890     2.940
$abc$128901$new_new_n2292__.out[0] (.names)                                                                                                0.218     3.158
$abc$128901$new_new_n2293__.in[0] (.names)                                                                                                 0.890     4.049
$abc$128901$new_new_n2293__.out[0] (.names)                                                                                                0.172     4.221
$abc$128901$new_new_n2300__.in[2] (.names)                                                                                                 0.890     5.112
$abc$128901$new_new_n2300__.out[0] (.names)                                                                                                0.103     5.214
$abc$128901$abc$39355$li0049_li0049.in[3] (.names)                                                                                         0.890     6.105
$abc$128901$abc$39355$li0049_li0049.out[0] (.names)                                                                                        0.136     6.240
u_dct1d.dcto_1[11].D[0] (dffre)                                                                                                            0.890     7.131
data arrival time                                                                                                                                    7.131

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
u_dct1d.dcto_1[11].C[0] (dffre)                                                                                                            0.890     0.890
clock uncertainty                                                                                                                          0.000     0.890
cell setup time                                                                                                                           -0.032     0.859
data required time                                                                                                                                   0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.859
data arrival time                                                                                                                                   -7.131
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -6.272


#Path 92
Startpoint: u_dct2d.romedatao_d4[8].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : $iopadmap$dcto[8].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romedatao_d4[8].C[0] (dffre)                                          0.890     0.890
u_dct2d.romedatao_d4[8].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$128901$new_new_n1947__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1947__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1956__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1956__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n1957__.in[1] (.names)                                    0.890     4.152
$abc$128901$new_new_n1957__.out[0] (.names)                                   0.152     4.304
$abc$128901$new_new_n1962__.in[2] (.names)                                    0.890     5.194
$abc$128901$new_new_n1962__.out[0] (.names)                                   0.103     5.297
$abc$128901$abc$39355$li0575_li0575.in[5] (.names)                            0.890     6.187
$abc$128901$abc$39355$li0575_li0575.out[0] (.names)                           0.025     6.212
$iopadmap$dcto[8].D[0] (dffre)                                                0.890     7.103
data arrival time                                                                       7.103

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
$iopadmap$dcto[8].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.103
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.244


#Path 93
Startpoint: u_dct1d.romodatao_d1[72].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_2[9].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.romodatao_d1[72].C[0] (dffre)                                         0.890     0.890
u_dct1d.romodatao_d1[72].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2335__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2335__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n2340__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n2340__.out[0] (.names)                                   0.173     3.216
$abc$128901$new_new_n2353__.in[4] (.names)                                    0.890     4.107
$abc$128901$new_new_n2353__.out[0] (.names)                                   0.099     4.206
$abc$128901$new_new_n2356__.in[3] (.names)                                    0.890     5.096
$abc$128901$new_new_n2356__.out[0] (.names)                                   0.090     5.186
$abc$128901$abc$39355$li0063_li0063.in[3] (.names)                            0.890     6.077
$abc$128901$abc$39355$li0063_li0063.out[0] (.names)                           0.136     6.212
u_dct1d.dcto_2[9].D[0] (dffre)                                                0.890     7.103
data arrival time                                                                       7.103

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.dcto_2[9].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.103
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.244


#Path 94
Startpoint: u_dct1d.romodatao_d2[44].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_3[13].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.romodatao_d2[44].C[0] (dffre)                                         0.890     0.890
u_dct1d.romodatao_d2[44].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2428__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2428__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n2429__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n2429__.out[0] (.names)                                   0.218     3.262
$abc$128901$new_new_n2441__.in[2] (.names)                                    0.890     4.152
$abc$128901$new_new_n2441__.out[0] (.names)                                   0.103     4.255
$abc$128901$new_new_n2457__.in[5] (.names)                                    0.890     5.145
$abc$128901$new_new_n2457__.out[0] (.names)                                   0.025     5.170
$abc$128901$abc$39355$li0085_li0085.in[2] (.names)                            0.890     6.061
$abc$128901$abc$39355$li0085_li0085.out[0] (.names)                           0.148     6.209
u_dct1d.dcto_3[13].D[0] (dffre)                                               0.890     7.099
data arrival time                                                                       7.099

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.dcto_3[13].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.099
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.240


#Path 95
Startpoint: u_dct2d.romodatao_d4[0].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : $iopadmap$dcto[5].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct2d.romodatao_d4[0].C[0] (dffre)                                          0.890     0.890
u_dct2d.romodatao_d4[0].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$128901$new_new_n1909__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n1909__.out[0] (.names)                                   0.218     2.153
$abc$128901$new_new_n1917__.in[0] (.names)                                    0.890     3.044
$abc$128901$new_new_n1917__.out[0] (.names)                                   0.173     3.216
$abc$128901$new_new_n1932__.in[4] (.names)                                    0.890     4.107
$abc$128901$new_new_n1932__.out[0] (.names)                                   0.054     4.160
$abc$128901$new_new_n1941__.in[2] (.names)                                    0.890     5.051
$abc$128901$new_new_n1941__.out[0] (.names)                                   0.103     5.154
$abc$128901$abc$39355$li0572_li0572.in[3] (.names)                            0.890     6.044
$abc$128901$abc$39355$li0572_li0572.out[0] (.names)                           0.136     6.180
$iopadmap$dcto[5].D[0] (dffre)                                                0.890     7.070
data arrival time                                                                       7.070

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
$iopadmap$dcto[5].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.070
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.211


#Path 96
Startpoint: $techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A2[4] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_1[7].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K)                         0.890     0.890
$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A2[4] (RS_TDP36K) [clock-to-output]     0.051     0.941
$abc$128901$new_new_n2256__.in[0] (.names)                                                                                                 0.890     1.832
$abc$128901$new_new_n2256__.out[0] (.names)                                                                                                0.218     2.050
$abc$128901$new_new_n2261__.in[0] (.names)                                                                                                 0.890     2.940
$abc$128901$new_new_n2261__.out[0] (.names)                                                                                                0.173     3.113
$abc$128901$new_new_n2265__.in[2] (.names)                                                                                                 0.890     4.003
$abc$128901$new_new_n2265__.out[0] (.names)                                                                                                0.148     4.151
$abc$128901$new_new_n2274__.in[3] (.names)                                                                                                 0.890     5.041
$abc$128901$new_new_n2274__.out[0] (.names)                                                                                                0.090     5.132
$abc$128901$abc$39355$li0045_li0045.in[2] (.names)                                                                                         0.890     6.022
$abc$128901$abc$39355$li0045_li0045.out[0] (.names)                                                                                        0.148     6.170
u_dct1d.dcto_1[7].D[0] (dffre)                                                                                                             0.890     7.060
data arrival time                                                                                                                                    7.060

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
u_dct1d.dcto_1[7].C[0] (dffre)                                                                                                             0.890     0.890
clock uncertainty                                                                                                                          0.000     0.890
cell setup time                                                                                                                           -0.032     0.859
data required time                                                                                                                                   0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.859
data arrival time                                                                                                                                   -7.060
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -6.202


#Path 97
Startpoint: $techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A2[4] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_1[8].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K)                         0.890     0.890
$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A2[4] (RS_TDP36K) [clock-to-output]     0.051     0.941
$abc$128901$new_new_n1569__.in[0] (.names)                                                                                                 0.890     1.832
$abc$128901$new_new_n1569__.out[0] (.names)                                                                                                0.218     2.050
$abc$128901$new_new_n1574__.in[1] (.names)                                                                                                 0.890     2.940
$abc$128901$new_new_n1574__.out[0] (.names)                                                                                                0.152     3.092
$abc$128901$new_new_n1583__.in[2] (.names)                                                                                                 0.890     3.982
$abc$128901$new_new_n1583__.out[0] (.names)                                                                                                0.148     4.130
$abc$128901$new_new_n1592__.in[2] (.names)                                                                                                 0.890     5.021
$abc$128901$new_new_n1592__.out[0] (.names)                                                                                                0.103     5.123
$abc$128901$abc$39355$li0498_li0498.in[2] (.names)                                                                                         0.890     6.014
$abc$128901$abc$39355$li0498_li0498.out[0] (.names)                                                                                        0.148     6.162
u_dct2d.dcto_1[8].D[0] (dffre)                                                                                                             0.890     7.052
data arrival time                                                                                                                                    7.052

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
u_dct2d.dcto_1[8].C[0] (dffre)                                                                                                             0.890     0.890
clock uncertainty                                                                                                                          0.000     0.890
cell setup time                                                                                                                           -0.032     0.859
data required time                                                                                                                                   0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.859
data arrival time                                                                                                                                   -7.052
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -6.193


#Path 98
Startpoint: $techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A2[4] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct2d.dcto_1[7].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K)                         0.890     0.890
$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A2[4] (RS_TDP36K) [clock-to-output]     0.051     0.941
$abc$128901$new_new_n1569__.in[0] (.names)                                                                                                 0.890     1.832
$abc$128901$new_new_n1569__.out[0] (.names)                                                                                                0.218     2.050
$abc$128901$new_new_n1574__.in[1] (.names)                                                                                                 0.890     2.940
$abc$128901$new_new_n1574__.out[0] (.names)                                                                                                0.152     3.092
$abc$128901$new_new_n1583__.in[2] (.names)                                                                                                 0.890     3.982
$abc$128901$new_new_n1583__.out[0] (.names)                                                                                                0.148     4.130
$abc$128901$new_new_n1586__.in[2] (.names)                                                                                                 0.890     5.021
$abc$128901$new_new_n1586__.out[0] (.names)                                                                                                0.103     5.123
$abc$128901$abc$39355$li0497_li0497.in[3] (.names)                                                                                         0.890     6.014
$abc$128901$abc$39355$li0497_li0497.out[0] (.names)                                                                                        0.136     6.149
u_dct2d.dcto_1[7].D[0] (dffre)                                                                                                             0.890     7.040
data arrival time                                                                                                                                    7.040

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
u_dct2d.dcto_1[7].C[0] (dffre)                                                                                                             0.890     0.890
clock uncertainty                                                                                                                          0.000     0.890
cell setup time                                                                                                                           -0.032     0.859
data required time                                                                                                                                   0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.859
data arrival time                                                                                                                                   -7.040
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -6.181


#Path 99
Startpoint: $techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.dcto_1[8].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$128901$new_new_n2271__.in[0] (.names)                                                                                                 0.890     2.074
$abc$128901$new_new_n2271__.out[0] (.names)                                                                                                0.218     2.292
$abc$128901$new_new_n2281__.in[0] (.names)                                                                                                 0.890     3.182
$abc$128901$new_new_n2281__.out[0] (.names)                                                                                                0.218     3.400
$abc$128901$new_new_n2282__.in[0] (.names)                                                                                                 0.890     4.291
$abc$128901$new_new_n2282__.out[0] (.names)                                                                                                0.218     4.509
$abc$128901$abc$39355$li0046_li0046.in[2] (.names)                                                                                         0.890     5.399
$abc$128901$abc$39355$li0046_li0046.out[0] (.names)                                                                                        0.148     5.547
u_dct1d.dcto_1[8].D[0] (dffre)                                                                                                             0.890     6.438
data arrival time                                                                                                                                    6.438

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                                       0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                                                                                    0.000     0.000
u_dct1d.dcto_1[8].C[0] (dffre)                                                                                                             0.890     0.890
clock uncertainty                                                                                                                          0.000     0.890
cell setup time                                                                                                                           -0.032     0.859
data required time                                                                                                                                   0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.859
data arrival time                                                                                                                                   -6.438
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -5.579


#Path 100
Startpoint: u_dct1d.latchbuf_reg[45].Q[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Endpoint  : u_dct1d.databuf_reg[34].D[0] (dffre clocked by $auto$clkbufmap.cc:294:execute$130101)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.latchbuf_reg[45].C[0] (dffre)                                         0.890     0.890
u_dct1d.latchbuf_reg[45].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$128901$new_new_n2144__.in[0] (.names)                                    0.890     1.935
$abc$128901$new_new_n2144__.out[0] (.names)                                   0.173     2.107
$abc$128901$new_new_n2147__.in[0] (.names)                                    0.890     2.998
$abc$128901$new_new_n2147__.out[0] (.names)                                   0.218     3.216
$abc$128901$new_new_n2150__.in[0] (.names)                                    0.890     4.107
$abc$128901$new_new_n2150__.out[0] (.names)                                   0.218     4.325
$abc$128901$abc$45996$li34_li34.in[0] (.names)                                0.890     5.215
$abc$128901$abc$45996$li34_li34.out[0] (.names)                               0.218     5.433
u_dct1d.databuf_reg[34].D[0] (dffre)                                          0.890     6.324
data arrival time                                                                       6.324

clock $auto$clkbufmap.cc:294:execute$130101 (rise edge)                       0.000     0.000
clock source latency                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$130101.inpad[0] (.input)                       0.000     0.000
u_dct1d.databuf_reg[34].C[0] (dffre)                                          0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -6.324
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -5.465


#End of timing report
