
ascon-newuu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001700  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  0800180c  0800180c  0000280c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080018e8  080018e8  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080018e8  080018e8  0000300c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080018e8  080018e8  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080018e8  080018e8  000028e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080018ec  080018ec  000028ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080018f0  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  20000010  080018fc  00003010  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000007c  080018fc  0000307c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ce19  00000000  00000000  00003035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fbc  00000000  00000000  0000fe4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00008cca  00000000  00000000  00011e0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008f0  00000000  00000000  0001aad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f5d  00000000  00000000  0001b3c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017abf  00000000  00000000  0001c325  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f8c2  00000000  00000000  00033de4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000895d2  00000000  00000000  000436a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ccc78  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000018d8  00000000  00000000  000cccbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  000ce594  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000010 	.word	0x20000010
 8000128:	00000000 	.word	0x00000000
 800012c:	080017f4 	.word	0x080017f4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000014 	.word	0x20000014
 8000148:	080017f4 	.word	0x080017f4

0800014c <ascon_aead_encrypt>:
  return NOTZERO(s->x[3], s->x[4]);
}

int ascon_aead_encrypt(uint8_t* t, uint8_t* c, const uint8_t* m, uint64_t mlen,
                       const uint8_t* ad, uint64_t adlen, const uint8_t* npub,
                       const uint8_t* k) {
 800014c:	4603      	mov	r3, r0
 800014e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000152:	b093      	sub	sp, #76	@ 0x4c
 8000154:	f8dd a08c 	ldr.w	sl, [sp, #140]	@ 0x8c
 8000158:	460e      	mov	r6, r1
 800015a:	e9dd 5820 	ldrd	r5, r8, [sp, #128]	@ 0x80
 800015e:	e9dd b71c 	ldrd	fp, r7, [sp, #112]	@ 0x70
}

forceinline uint64_t LOADBYTES(const uint8_t* bytes, int n) {
  uint64_t x = 0;
  memcpy(&x, bytes, n);
  return U64TOWORD(x);
 8000162:	f8da 0000 	ldr.w	r0, [sl]
 8000166:	f8da 1004 	ldr.w	r1, [sl, #4]
 800016a:	9c22      	ldr	r4, [sp, #136]	@ 0x88
 800016c:	4691      	mov	r9, r2
 800016e:	9303      	str	r3, [sp, #12]
 8000170:	f000 f9a6 	bl	80004c0 <TOBI>
 8000174:	460b      	mov	r3, r1
 8000176:	9000      	str	r0, [sp, #0]
 8000178:	f8da 100c 	ldr.w	r1, [sl, #12]
 800017c:	f8da 0008 	ldr.w	r0, [sl, #8]
 8000180:	9301      	str	r3, [sp, #4]
 8000182:	f000 f99d 	bl	80004c0 <TOBI>
 8000186:	468a      	mov	sl, r1
 8000188:	4684      	mov	ip, r0
 800018a:	46d6      	mov	lr, sl
  if (ASCON_AEAD_RATE == 16) s->x[0] = ASCON_128A_IV;
 800018c:	f44f 430a 	mov.w	r3, #35328	@ 0x8a00
  s->x[1] = key->x[0];
 8000190:	9a00      	ldr	r2, [sp, #0]
 8000192:	9901      	ldr	r1, [sp, #4]
 8000194:	920a      	str	r2, [sp, #40]	@ 0x28
  if (ASCON_AEAD_RATE == 16) s->x[0] = ASCON_128A_IV;
 8000196:	4abe      	ldr	r2, [pc, #760]	@ (8000490 <ascon_aead_encrypt+0x344>)
 8000198:	9004      	str	r0, [sp, #16]
  s->x[1] = key->x[0];
 800019a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800019c:	6820      	ldr	r0, [r4, #0]
 800019e:	6861      	ldr	r1, [r4, #4]
  if (ASCON_AEAD_RATE == 16) s->x[0] = ASCON_128A_IV;
 80001a0:	e9cd 2308 	strd	r2, r3, [sp, #32]
  s->x[2] = key->x[1];
 80001a4:	46e2      	mov	sl, ip
 80001a6:	f8cd c030 	str.w	ip, [sp, #48]	@ 0x30
 80001aa:	f8cd e008 	str.w	lr, [sp, #8]
 80001ae:	f8cd e034 	str.w	lr, [sp, #52]	@ 0x34
 80001b2:	f000 f985 	bl	80004c0 <TOBI>
  s->x[3] = LOAD(npub, 8);
 80001b6:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80001ba:	68a0      	ldr	r0, [r4, #8]
 80001bc:	68e1      	ldr	r1, [r4, #12]
 80001be:	f000 f97f 	bl	80004c0 <TOBI>
  s->x[4] = LOAD(npub + 8, 8);
 80001c2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
  P(s, 12);
 80001c6:	210c      	movs	r1, #12
 80001c8:	a808      	add	r0, sp, #32
 80001ca:	f000 f9fb 	bl	80005c4 <P>
  s->x[3] ^= key->x[0];
 80001ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80001d0:	9a00      	ldr	r2, [sp, #0]
  s->x[4] ^= key->x[1];
 80001d2:	9902      	ldr	r1, [sp, #8]
  s->x[3] ^= key->x[0];
 80001d4:	4053      	eors	r3, r2
 80001d6:	930e      	str	r3, [sp, #56]	@ 0x38
 80001d8:	9a01      	ldr	r2, [sp, #4]
 80001da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80001dc:	4053      	eors	r3, r2
 80001de:	930f      	str	r3, [sp, #60]	@ 0x3c
  s->x[4] ^= key->x[1];
 80001e0:	4653      	mov	r3, sl
 80001e2:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80001e4:	405a      	eors	r2, r3
 80001e6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80001e8:	9210      	str	r2, [sp, #64]	@ 0x40
 80001ea:	404b      	eors	r3, r1
  if (adlen) {
 80001ec:	ea55 0108 	orrs.w	r1, r5, r8
  s->x[4] ^= key->x[1];
 80001f0:	9311      	str	r3, [sp, #68]	@ 0x44
  if (adlen) {
 80001f2:	d057      	beq.n	80002a4 <ascon_aead_encrypt+0x158>
    while (adlen >= ASCON_AEAD_RATE) {
 80001f4:	2d10      	cmp	r5, #16
 80001f6:	f178 0300 	sbcs.w	r3, r8, #0
 80001fa:	f0c0 811a 	bcc.w	8000432 <ascon_aead_encrypt+0x2e6>
 80001fe:	46c2      	mov	sl, r8
 8000200:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8000202:	462c      	mov	r4, r5
 8000204:	eb03 0805 	add.w	r8, r3, r5
 8000208:	9505      	str	r5, [sp, #20]
 800020a:	4655      	mov	r5, sl
 800020c:	46c2      	mov	sl, r8
 800020e:	ebaa 0804 	sub.w	r8, sl, r4
 8000212:	f8d8 0000 	ldr.w	r0, [r8]
 8000216:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800021a:	f000 f951 	bl	80004c0 <TOBI>
      s->x[0] ^= LOAD(ad, 8);
 800021e:	9b08      	ldr	r3, [sp, #32]
 8000220:	4043      	eors	r3, r0
 8000222:	9308      	str	r3, [sp, #32]
 8000224:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000226:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800022a:	404b      	eors	r3, r1
 800022c:	f8d8 100c 	ldr.w	r1, [r8, #12]
 8000230:	9309      	str	r3, [sp, #36]	@ 0x24
 8000232:	f000 f945 	bl	80004c0 <TOBI>
 8000236:	468c      	mov	ip, r1
      if (ASCON_AEAD_RATE == 16) s->x[1] ^= LOAD(ad + 8, 8);
 8000238:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
      P(s, nr); // calling from permutations.c line 27.
 800023a:	2108      	movs	r1, #8
      if (ASCON_AEAD_RATE == 16) s->x[1] ^= LOAD(ad + 8, 8);
 800023c:	4043      	eors	r3, r0
 800023e:	930a      	str	r3, [sp, #40]	@ 0x28
 8000240:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
      P(s, nr); // calling from permutations.c line 27.
 8000242:	a808      	add	r0, sp, #32
      if (ASCON_AEAD_RATE == 16) s->x[1] ^= LOAD(ad + 8, 8);
 8000244:	ea83 030c 	eor.w	r3, r3, ip
 8000248:	930b      	str	r3, [sp, #44]	@ 0x2c
      P(s, nr); // calling from permutations.c line 27.
 800024a:	f000 f9bb 	bl	80005c4 <P>
      adlen -= ASCON_AEAD_RATE;
 800024e:	3c10      	subs	r4, #16
 8000250:	f165 0500 	sbc.w	r5, r5, #0
    while (adlen >= ASCON_AEAD_RATE) {
 8000254:	2c10      	cmp	r4, #16
 8000256:	f175 0300 	sbcs.w	r3, r5, #0
 800025a:	d2d8      	bcs.n	800020e <ascon_aead_encrypt+0xc2>
 800025c:	2400      	movs	r4, #0
 800025e:	9d05      	ldr	r5, [sp, #20]
 8000260:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8000262:	f1b5 0310 	subs.w	r3, r5, #16
 8000266:	f023 030f 	bic.w	r3, r3, #15
 800026a:	3310      	adds	r3, #16
 800026c:	441a      	add	r2, r3
 800026e:	921e      	str	r2, [sp, #120]	@ 0x78
 8000270:	f005 050f 	and.w	r5, r5, #15
    if (ASCON_AEAD_RATE == 16 && adlen >= 8) {
 8000274:	2d08      	cmp	r5, #8
 8000276:	f174 0300 	sbcs.w	r3, r4, #0
 800027a:	f080 80f4 	bcs.w	8000466 <ascon_aead_encrypt+0x31a>
    uint64_t* px = &s->x[0];
 800027e:	f10d 0820 	add.w	r8, sp, #32
forceinline uint64_t PAD(int i) { return (uint32_t)0x01 << (4 * i); }
 8000282:	2201      	movs	r2, #1
    *px ^= PAD(adlen);
 8000284:	f8d8 3000 	ldr.w	r3, [r8]
 8000288:	00a9      	lsls	r1, r5, #2
 800028a:	408a      	lsls	r2, r1
 800028c:	4053      	eors	r3, r2
    if (adlen) *px ^= LOADBYTES(ad, adlen);
 800028e:	432c      	orrs	r4, r5
    *px ^= PAD(adlen);
 8000290:	f8c8 3000 	str.w	r3, [r8]
    if (adlen) *px ^= LOADBYTES(ad, adlen);
 8000294:	f040 80cf 	bne.w	8000436 <ascon_aead_encrypt+0x2ea>
    P(s, nr);
 8000298:	2108      	movs	r1, #8
 800029a:	a808      	add	r0, sp, #32
 800029c:	f000 f992 	bl	80005c4 <P>
  s->x[4] ^= DSEP();
 80002a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80002a4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
  while (mlen >= ASCON_AEAD_RATE) {
 80002a8:	f1bb 0f10 	cmp.w	fp, #16
  s->x[4] ^= DSEP();
 80002ac:	9311      	str	r3, [sp, #68]	@ 0x44
  while (mlen >= ASCON_AEAD_RATE) {
 80002ae:	f177 0300 	sbcs.w	r3, r7, #0
  s->x[4] ^= DSEP();
 80002b2:	9210      	str	r2, [sp, #64]	@ 0x40
  while (mlen >= ASCON_AEAD_RATE) {
 80002b4:	d33b      	bcc.n	800032e <ascon_aead_encrypt+0x1e2>
 80002b6:	465c      	mov	r4, fp
 80002b8:	46ba      	mov	sl, r7
 80002ba:	eb06 080b 	add.w	r8, r6, fp
 80002be:	eb09 070b 	add.w	r7, r9, fp
 80002c2:	9605      	str	r6, [sp, #20]
 80002c4:	1b3e      	subs	r6, r7, r4
  return U64TOWORD(x);
 80002c6:	6830      	ldr	r0, [r6, #0]
 80002c8:	6871      	ldr	r1, [r6, #4]
 80002ca:	f000 f8f9 	bl	80004c0 <TOBI>
    s->x[0] ^= LOAD(m, 8);
 80002ce:	9a08      	ldr	r2, [sp, #32]
 80002d0:	eba8 0504 	sub.w	r5, r8, r4
 80002d4:	4050      	eors	r0, r2
 80002d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80002d8:	9008      	str	r0, [sp, #32]
 80002da:	4051      	eors	r1, r2
 80002dc:	9109      	str	r1, [sp, #36]	@ 0x24
}

forceinline void STOREBYTES(uint8_t* bytes, uint64_t w, int n) {
  uint64_t x = WORDTOU64(w);
 80002de:	f000 f92f 	bl	8000540 <FROMBI>
  memcpy(bytes, &x, n);
 80002e2:	6028      	str	r0, [r5, #0]
 80002e4:	6069      	str	r1, [r5, #4]
  return U64TOWORD(x);
 80002e6:	68b0      	ldr	r0, [r6, #8]
 80002e8:	68f1      	ldr	r1, [r6, #12]
 80002ea:	f000 f8e9 	bl	80004c0 <TOBI>
      s->x[1] ^= LOAD(m + 8, 8);
 80002ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80002f0:	4058      	eors	r0, r3
 80002f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80002f4:	900a      	str	r0, [sp, #40]	@ 0x28
 80002f6:	4059      	eors	r1, r3
 80002f8:	910b      	str	r1, [sp, #44]	@ 0x2c
  uint64_t x = WORDTOU64(w);
 80002fa:	f000 f921 	bl	8000540 <FROMBI>
  memcpy(bytes, &x, n);
 80002fe:	60a8      	str	r0, [r5, #8]
 8000300:	60e9      	str	r1, [r5, #12]
    P(s, nr);
 8000302:	a808      	add	r0, sp, #32
 8000304:	2108      	movs	r1, #8
 8000306:	f000 f95d 	bl	80005c4 <P>
    mlen -= ASCON_AEAD_RATE;
 800030a:	3c10      	subs	r4, #16
 800030c:	f16a 0a00 	sbc.w	sl, sl, #0
  while (mlen >= ASCON_AEAD_RATE) {
 8000310:	2c10      	cmp	r4, #16
 8000312:	f17a 0300 	sbcs.w	r3, sl, #0
 8000316:	d2d5      	bcs.n	80002c4 <ascon_aead_encrypt+0x178>
 8000318:	2700      	movs	r7, #0
 800031a:	f1bb 0310 	subs.w	r3, fp, #16
 800031e:	9e05      	ldr	r6, [sp, #20]
 8000320:	f023 030f 	bic.w	r3, r3, #15
 8000324:	3310      	adds	r3, #16
 8000326:	4499      	add	r9, r3
 8000328:	441e      	add	r6, r3
 800032a:	f00b 0b0f 	and.w	fp, fp, #15
  if (ASCON_AEAD_RATE == 16 && mlen >= 8) {
 800032e:	f1bb 0f08 	cmp.w	fp, #8
 8000332:	f177 0300 	sbcs.w	r3, r7, #0
 8000336:	d262      	bcs.n	80003fe <ascon_aead_encrypt+0x2b2>
  uint64_t* px = &s->x[0];
 8000338:	f10d 0820 	add.w	r8, sp, #32
forceinline uint64_t PAD(int i) { return (uint32_t)0x01 << (4 * i); }
 800033c:	2201      	movs	r2, #1
  *px ^= PAD(mlen);
 800033e:	f8d8 3000 	ldr.w	r3, [r8]
 8000342:	ea4f 018b 	mov.w	r1, fp, lsl #2
 8000346:	408a      	lsls	r2, r1
 8000348:	4053      	eors	r3, r2
 800034a:	f8c8 3000 	str.w	r3, [r8]
  if (mlen) {
 800034e:	ea5b 0307 	orrs.w	r3, fp, r7
 8000352:	d133      	bne.n	80003bc <ascon_aead_encrypt+0x270>
    s->x[2] ^= key->x[0];
 8000354:	9c00      	ldr	r4, [sp, #0]
 8000356:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000358:	9d01      	ldr	r5, [sp, #4]
 800035a:	4063      	eors	r3, r4
 800035c:	930c      	str	r3, [sp, #48]	@ 0x30
 800035e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
    s->x[3] ^= key->x[1];
 8000360:	9e04      	ldr	r6, [sp, #16]
    s->x[2] ^= key->x[0];
 8000362:	406b      	eors	r3, r5
 8000364:	930d      	str	r3, [sp, #52]	@ 0x34
    s->x[3] ^= key->x[1];
 8000366:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8000368:	9f02      	ldr	r7, [sp, #8]
 800036a:	4073      	eors	r3, r6
 800036c:	930e      	str	r3, [sp, #56]	@ 0x38
 800036e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
  P(s, 12);
 8000370:	a808      	add	r0, sp, #32
    s->x[3] ^= key->x[1];
 8000372:	407b      	eors	r3, r7
  P(s, 12);
 8000374:	210c      	movs	r1, #12
    s->x[3] ^= key->x[1];
 8000376:	930f      	str	r3, [sp, #60]	@ 0x3c
  P(s, 12);
 8000378:	f000 f924 	bl	80005c4 <P>
  s->x[3] ^= key->x[0];
 800037c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800037e:	ea84 0003 	eor.w	r0, r4, r3
 8000382:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8000384:	900e      	str	r0, [sp, #56]	@ 0x38
 8000386:	ea85 0103 	eor.w	r1, r5, r3
  s->x[4] ^= key->x[1];
 800038a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
  s->x[3] ^= key->x[0];
 800038c:	910f      	str	r1, [sp, #60]	@ 0x3c
  s->x[4] ^= key->x[1];
 800038e:	4073      	eors	r3, r6
 8000390:	9310      	str	r3, [sp, #64]	@ 0x40
 8000392:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8000394:	407b      	eors	r3, r7
 8000396:	9311      	str	r3, [sp, #68]	@ 0x44
  uint64_t x = WORDTOU64(w);
 8000398:	f000 f8d2 	bl	8000540 <FROMBI>
 800039c:	4602      	mov	r2, r0
 800039e:	460b      	mov	r3, r1
 80003a0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
  memcpy(bytes, &x, n);
 80003a4:	9c03      	ldr	r4, [sp, #12]
 80003a6:	6063      	str	r3, [r4, #4]
 80003a8:	6022      	str	r2, [r4, #0]
  uint64_t x = WORDTOU64(w);
 80003aa:	f000 f8c9 	bl	8000540 <FROMBI>
 80003ae:	4603      	mov	r3, r0
  ascon_adata(&s, ad, adlen);
  ascon_encrypt(&s, c, m, mlen);
  ascon_final(&s, &key);
  ascon_gettag(&s, t);
  return 0;
}
 80003b0:	2000      	movs	r0, #0
  memcpy(bytes, &x, n);
 80003b2:	60a3      	str	r3, [r4, #8]
 80003b4:	60e1      	str	r1, [r4, #12]
 80003b6:	b013      	add	sp, #76	@ 0x4c
 80003b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  uint64_t x = 0;
 80003bc:	2400      	movs	r4, #0
 80003be:	2500      	movs	r5, #0
  memcpy(&x, bytes, n);
 80003c0:	465a      	mov	r2, fp
 80003c2:	4649      	mov	r1, r9
 80003c4:	a806      	add	r0, sp, #24
  uint64_t x = 0;
 80003c6:	e9cd 4506 	strd	r4, r5, [sp, #24]
  memcpy(&x, bytes, n);
 80003ca:	f001 fa05 	bl	80017d8 <memcpy>
  return U64TOWORD(x);
 80003ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80003d2:	f000 f875 	bl	80004c0 <TOBI>
    *px ^= LOADBYTES(m, mlen);
 80003d6:	f8d8 3000 	ldr.w	r3, [r8]
 80003da:	4058      	eors	r0, r3
 80003dc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80003e0:	f8c8 0000 	str.w	r0, [r8]
 80003e4:	4059      	eors	r1, r3
 80003e6:	f8c8 1004 	str.w	r1, [r8, #4]
  uint64_t x = WORDTOU64(w);
 80003ea:	f000 f8a9 	bl	8000540 <FROMBI>
  memcpy(bytes, &x, n);
 80003ee:	465a      	mov	r2, fp
  uint64_t x = WORDTOU64(w);
 80003f0:	e9cd 0106 	strd	r0, r1, [sp, #24]
  memcpy(bytes, &x, n);
 80003f4:	4630      	mov	r0, r6
 80003f6:	a906      	add	r1, sp, #24
 80003f8:	f001 f9ee 	bl	80017d8 <memcpy>
}
 80003fc:	e7aa      	b.n	8000354 <ascon_aead_encrypt+0x208>
  return U64TOWORD(x);
 80003fe:	f8d9 0000 	ldr.w	r0, [r9]
 8000402:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8000406:	f000 f85b 	bl	80004c0 <TOBI>
    s->x[0] ^= LOAD(m, 8);
 800040a:	9b08      	ldr	r3, [sp, #32]
    m += 8;
 800040c:	f109 0908 	add.w	r9, r9, #8
    s->x[0] ^= LOAD(m, 8);
 8000410:	4058      	eors	r0, r3
 8000412:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000414:	9008      	str	r0, [sp, #32]
 8000416:	4059      	eors	r1, r3
 8000418:	9109      	str	r1, [sp, #36]	@ 0x24
  uint64_t x = WORDTOU64(w);
 800041a:	f000 f891 	bl	8000540 <FROMBI>
    mlen -= 8;
 800041e:	f1bb 0b08 	subs.w	fp, fp, #8
  memcpy(bytes, &x, n);
 8000422:	6030      	str	r0, [r6, #0]
 8000424:	6071      	str	r1, [r6, #4]
 8000426:	f167 0700 	sbc.w	r7, r7, #0
    c += 8;
 800042a:	3608      	adds	r6, #8
    px = &s->x[1];
 800042c:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 8000430:	e784      	b.n	800033c <ascon_aead_encrypt+0x1f0>
    while (adlen >= ASCON_AEAD_RATE) {
 8000432:	4644      	mov	r4, r8
 8000434:	e71e      	b.n	8000274 <ascon_aead_encrypt+0x128>
  memcpy(&x, bytes, n);
 8000436:	462a      	mov	r2, r5
  uint64_t x = 0;
 8000438:	2400      	movs	r4, #0
 800043a:	2500      	movs	r5, #0
  memcpy(&x, bytes, n);
 800043c:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800043e:	a806      	add	r0, sp, #24
  uint64_t x = 0;
 8000440:	e9cd 4506 	strd	r4, r5, [sp, #24]
  memcpy(&x, bytes, n);
 8000444:	f001 f9c8 	bl	80017d8 <memcpy>
  return U64TOWORD(x);
 8000448:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800044c:	f000 f838 	bl	80004c0 <TOBI>
    if (adlen) *px ^= LOADBYTES(ad, adlen);
 8000450:	f8d8 3000 	ldr.w	r3, [r8]
 8000454:	4043      	eors	r3, r0
 8000456:	f8c8 3000 	str.w	r3, [r8]
 800045a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800045e:	404b      	eors	r3, r1
 8000460:	f8c8 3004 	str.w	r3, [r8, #4]
 8000464:	e718      	b.n	8000298 <ascon_aead_encrypt+0x14c>
 8000466:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
      px = &s->x[1];
 8000468:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 800046c:	6818      	ldr	r0, [r3, #0]
 800046e:	6859      	ldr	r1, [r3, #4]
 8000470:	f000 f826 	bl	80004c0 <TOBI>
      ad += 8;
 8000474:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
      adlen -= 8;
 8000476:	3d08      	subs	r5, #8
      ad += 8;
 8000478:	f103 0308 	add.w	r3, r3, #8
 800047c:	931e      	str	r3, [sp, #120]	@ 0x78
      s->x[0] ^= LOAD(ad, 8);
 800047e:	9b08      	ldr	r3, [sp, #32]
      adlen -= 8;
 8000480:	f164 0400 	sbc.w	r4, r4, #0
      s->x[0] ^= LOAD(ad, 8);
 8000484:	4043      	eors	r3, r0
 8000486:	9308      	str	r3, [sp, #32]
 8000488:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800048a:	404b      	eors	r3, r1
 800048c:	9309      	str	r3, [sp, #36]	@ 0x24
      adlen -= 8;
 800048e:	e6f8      	b.n	8000282 <ascon_aead_encrypt+0x136>
 8000490:	00400201 	.word	0x00400201

08000494 <crypto_aead_encrypt>:

int crypto_aead_encrypt(unsigned char* c, unsigned long long* clen,
                        const unsigned char* m, unsigned long long mlen,
                        const unsigned char* ad, unsigned long long adlen,
                        const unsigned char* nsec, const unsigned char* npub,
                        const unsigned char* k) {
 8000494:	468c      	mov	ip, r1
 8000496:	b430      	push	{r4, r5}
 8000498:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800049a:	e9dd 3402 	ldrd	r3, r4, [sp, #8]
  printbytes("k", k, CRYPTO_KEYBYTES);
  printbytes("n", npub, CRYPTO_NPUBBYTES);
  printbytes("a", ad, adlen);
  printbytes("m", m, mlen);
  /* ascon encryption */
  int result = ascon_aead_encrypt(t, c, m, mlen, ad, adlen, npub, k);
 800049e:	9108      	str	r1, [sp, #32]
  *clen = mlen + CRYPTO_ABYTES;
 80004a0:	f113 0510 	adds.w	r5, r3, #16
                        const unsigned char* k) {
 80004a4:	990a      	ldr	r1, [sp, #40]	@ 0x28
  int result = ascon_aead_encrypt(t, c, m, mlen, ad, adlen, npub, k);
 80004a6:	e9cd 3402 	strd	r3, r4, [sp, #8]
  *clen = mlen + CRYPTO_ABYTES;
 80004aa:	f144 0400 	adc.w	r4, r4, #0
  int result = ascon_aead_encrypt(t, c, m, mlen, ad, adlen, npub, k);
 80004ae:	9109      	str	r1, [sp, #36]	@ 0x24
                        const unsigned char* k) {
 80004b0:	4601      	mov	r1, r0
  *clen = mlen + CRYPTO_ABYTES;
 80004b2:	e9cc 5400 	strd	r5, r4, [ip]
  printbytes("c", c, mlen);
  printbytes("t", t, CRYPTO_ABYTES);
  print("\n");
  return result;
}
 80004b6:	bc30      	pop	{r4, r5}
  int result = ascon_aead_encrypt(t, c, m, mlen, ad, adlen, npub, k);
 80004b8:	4418      	add	r0, r3
 80004ba:	f7ff be47 	b.w	800014c <ascon_aead_encrypt>
 80004be:	bf00      	nop

080004c0 <TOBI>:

extern const uint32_t B[3];

forceinline uint32_t deinterleave16(uint32_t x) {
  uint32_t t;
  t = (x ^ (x >> 1)) & B[0], x ^= t ^ (t << 1);
 80004c0:	ea80 0350 	eor.w	r3, r0, r0, lsr #1
 80004c4:	f003 3322 	and.w	r3, r3, #572662306	@ 0x22222222
 80004c8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80004cc:	4043      	eors	r3, r0
 80004ce:	ea81 0051 	eor.w	r0, r1, r1, lsr #1
  t = (x ^ (x >> 2)) & B[1], x ^= t ^ (t << 2);
 80004d2:	ea83 0293 	eor.w	r2, r3, r3, lsr #2
  t = (x ^ (x >> 1)) & B[0], x ^= t ^ (t << 1);
 80004d6:	f000 3022 	and.w	r0, r0, #572662306	@ 0x22222222
  t = (x ^ (x >> 2)) & B[1], x ^= t ^ (t << 2);
 80004da:	f002 320c 	and.w	r2, r2, #202116108	@ 0xc0c0c0c
  t = (x ^ (x >> 1)) & B[0], x ^= t ^ (t << 1);
 80004de:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80004e2:	4048      	eors	r0, r1
 80004e4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  t = (x ^ (x >> 2)) & B[1], x ^= t ^ (t << 2);
 80004e8:	4053      	eors	r3, r2
 80004ea:	ea80 0290 	eor.w	r2, r0, r0, lsr #2
 80004ee:	f002 320c 	and.w	r2, r2, #202116108	@ 0xc0c0c0c
 80004f2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80004f6:	4050      	eors	r0, r2
  t = (x ^ (x >> 4)) & B[2], x ^= t ^ (t << 4);
 80004f8:	ea80 1210 	eor.w	r2, r0, r0, lsr #4
 80004fc:	ea83 1113 	eor.w	r1, r3, r3, lsr #4
 8000500:	f002 12f0 	and.w	r2, r2, #15728880	@ 0xf000f0
 8000504:	eb02 1202 	add.w	r2, r2, r2, lsl #4
 8000508:	f001 11f0 	and.w	r1, r1, #15728880	@ 0xf000f0
 800050c:	4050      	eors	r0, r2
 800050e:	eb01 1101 	add.w	r1, r1, r1, lsl #4
 8000512:	4059      	eors	r1, r3
  t = (x ^ (x >> 8)) & 0xff00, x ^= t ^ (t << 8);
 8000514:	ea80 2310 	eor.w	r3, r0, r0, lsr #8
 8000518:	ea81 2211 	eor.w	r2, r1, r1, lsr #8
 800051c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8000520:	eb03 2303 	add.w	r3, r3, r3, lsl #8
 8000524:	f402 427f 	and.w	r2, r2, #65280	@ 0xff00
 8000528:	eb02 2202 	add.w	r2, r2, r2, lsl #8
 800052c:	4058      	eors	r0, r3
 800052e:	4051      	eors	r1, r2
  uint32_t lo = in;
  uint32_t t0, t1, e, o;
  t0 = deinterleave16(lo);
  t1 = deinterleave16(hi);
  e = (t1 << 16) | (t0 & 0x0000FFFF);
  o = (t1 & 0xFFFF0000) | (t0 >> 16);
 8000530:	0c03      	lsrs	r3, r0, #16
  e = (t1 << 16) | (t0 & 0x0000FFFF);
 8000532:	b28a      	uxth	r2, r1
  o = (t1 & 0xFFFF0000) | (t0 >> 16);
 8000534:	041b      	lsls	r3, r3, #16

const uint32_t B[3] = {0x22222222, 0x0c0c0c0c, 0x00f000f0};

#if !ASCON_INLINE_BI

uint64_t TOBI(uint64_t in) { return deinterleave32(in); }
 8000536:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 800053a:	ea43 4111 	orr.w	r1, r3, r1, lsr #16
 800053e:	4770      	bx	lr

08000540 <FROMBI>:
/* credit to Henry S. Warren, Hacker's Delight, Addison-Wesley, 2002 */
forceinline uint64_t interleave32(uint64_t in) {
  uint32_t e = in;
  uint32_t o = in >> 32;
  uint32_t t0, t1, lo, hi;
  t0 = (o << 16) | (e & 0x0000FFFF);
 8000540:	b282      	uxth	r2, r0
  t1 = (o & 0xFFFF0000) | (e >> 16);
 8000542:	0c0b      	lsrs	r3, r1, #16
 8000544:	041b      	lsls	r3, r3, #16
  t0 = (o << 16) | (e & 0x0000FFFF);
 8000546:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
  t1 = (o & 0xFFFF0000) | (e >> 16);
 800054a:	ea43 4010 	orr.w	r0, r3, r0, lsr #16
  t = (x ^ (x >> 8)) & 0xff00, x ^= t ^ (t << 8);
 800054e:	ea81 2311 	eor.w	r3, r1, r1, lsr #8
 8000552:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8000556:	eb03 2303 	add.w	r3, r3, r3, lsl #8
 800055a:	4059      	eors	r1, r3
  t = (x ^ (x >> 4)) & B[2], x ^= t ^ (t << 4);
 800055c:	ea81 1311 	eor.w	r3, r1, r1, lsr #4
 8000560:	f003 13f0 	and.w	r3, r3, #15728880	@ 0xf000f0
 8000564:	eb03 1303 	add.w	r3, r3, r3, lsl #4
 8000568:	4059      	eors	r1, r3
  t = (x ^ (x >> 8)) & 0xff00, x ^= t ^ (t << 8);
 800056a:	ea80 2310 	eor.w	r3, r0, r0, lsr #8
 800056e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8000572:	eb03 2303 	add.w	r3, r3, r3, lsl #8
 8000576:	4043      	eors	r3, r0
  t = (x ^ (x >> 4)) & B[2], x ^= t ^ (t << 4);
 8000578:	ea83 1213 	eor.w	r2, r3, r3, lsr #4
 800057c:	f002 12f0 	and.w	r2, r2, #15728880	@ 0xf000f0
 8000580:	eb02 1202 	add.w	r2, r2, r2, lsl #4
 8000584:	4053      	eors	r3, r2
  t = (x ^ (x >> 2)) & B[1], x ^= t ^ (t << 2);
 8000586:	ea81 0091 	eor.w	r0, r1, r1, lsr #2
 800058a:	ea83 0293 	eor.w	r2, r3, r3, lsr #2
 800058e:	f000 300c 	and.w	r0, r0, #202116108	@ 0xc0c0c0c
 8000592:	f002 320c 	and.w	r2, r2, #202116108	@ 0xc0c0c0c
 8000596:	eb00 0c80 	add.w	ip, r0, r0, lsl #2
 800059a:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 800059e:	ea81 0c0c 	eor.w	ip, r1, ip
 80005a2:	4043      	eors	r3, r0
  t = (x ^ (x >> 1)) & B[0], x ^= t ^ (t << 1);
 80005a4:	ea83 0153 	eor.w	r1, r3, r3, lsr #1
 80005a8:	ea8c 005c 	eor.w	r0, ip, ip, lsr #1
 80005ac:	f000 3022 	and.w	r0, r0, #572662306	@ 0x22222222
 80005b0:	f001 3122 	and.w	r1, r1, #572662306	@ 0x22222222
 80005b4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80005b8:	eb01 0141 	add.w	r1, r1, r1, lsl #1

uint64_t FROMBI(uint64_t in) { return interleave32(in); }
 80005bc:	ea8c 0000 	eor.w	r0, ip, r0
 80005c0:	4059      	eors	r1, r3
 80005c2:	4770      	bx	lr

080005c4 <P>:

#endif

#if !ASCON_INLINE_PERM && !ASCON_UNROLL_LOOPS

void P(ascon_state_t* s, int nr) { PROUNDS(s, nr); }
 80005c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#include "word.h"

forceinline void ROUND_LOOP(ascon_state_t* s, const uint8_t* C,
                            const uint8_t* E) {
  uint32_t tmp0, tmp1;
  __asm__ __volatile__(
 80005c8:	e9d0 7603 	ldrd	r7, r6, [r0, #12]
 80005cc:	e9d0 5405 	ldrd	r5, r4, [r0, #20]
        : [C_e] "i"((uint32_t)C), [C_o] "i"((uint32_t)(C >> 32))            \
        :);                                                                 \
  } while (0)

forceinline void PROUNDS(ascon_state_t* s, int nr) {
  ROUND_LOOP(s, constants + START(nr), constants + 24);
 80005d0:	4b42      	ldr	r3, [pc, #264]	@ (80006dc <rbegin_82+0xe6>)
 80005d2:	f1c1 010c 	rsb	r1, r1, #12
  __asm__ __volatile__(
 80005d6:	f103 0918 	add.w	r9, r3, #24
  ROUND_LOOP(s, constants + START(nr), constants + 24);
 80005da:	eb03 0341 	add.w	r3, r3, r1, lsl #1
  __asm__ __volatile__(
 80005de:	469a      	mov	sl, r3
 80005e0:	e9d0 2300 	ldrd	r2, r3, [r0]
 80005e4:	469e      	mov	lr, r3
 80005e6:	6883      	ldr	r3, [r0, #8]
 80005e8:	b083      	sub	sp, #12
 80005ea:	4690      	mov	r8, r2
 80005ec:	e9d0 1207 	ldrd	r1, r2, [r0, #28]
 80005f0:	469c      	mov	ip, r3
 80005f2:	9001      	str	r0, [sp, #4]
 80005f4:	6a43      	ldr	r3, [r0, #36]	@ 0x24

080005f6 <rbegin_82>:
 80005f6:	f83a bb02 	ldrh.w	fp, [sl], #2
 80005fa:	f3cb 2007 	ubfx	r0, fp, #8, #8
 80005fe:	f00b 0bff 	and.w	fp, fp, #255	@ 0xff
 8000602:	ea88 0802 	eor.w	r8, r8, r2
 8000606:	ea8e 0e03 	eor.w	lr, lr, r3
 800060a:	ea86 060c 	eor.w	r6, r6, ip
 800060e:	ea86 060b 	eor.w	r6, r6, fp
 8000612:	ea85 0507 	eor.w	r5, r5, r7
 8000616:	ea85 0500 	eor.w	r5, r5, r0
 800061a:	ea62 0b08 	orn	fp, r2, r8
 800061e:	ea26 0b0c 	bic.w	fp, r6, ip
 8000622:	ea88 080b 	eor.w	r8, r8, fp
 8000626:	ea63 000e 	orn	r0, r3, lr
 800062a:	ea25 0b07 	bic.w	fp, r5, r7
 800062e:	ea8e 0e0b 	eor.w	lr, lr, fp
 8000632:	ea64 0b02 	orn	fp, r4, r2
 8000636:	ea86 060b 	eor.w	r6, r6, fp
 800063a:	ea2c 0b08 	bic.w	fp, ip, r8
 800063e:	ea82 020b 	eor.w	r2, r2, fp
 8000642:	ea04 0b06 	and.w	fp, r4, r6
 8000646:	ea8c 0c0b 	eor.w	ip, ip, fp
 800064a:	ea84 0400 	eor.w	r4, r4, r0
 800064e:	ea61 0b03 	orn	fp, r1, r3
 8000652:	ea85 050b 	eor.w	r5, r5, fp
 8000656:	ea27 0b0e 	bic.w	fp, r7, lr
 800065a:	ea83 030b 	eor.w	r3, r3, fp
 800065e:	ea01 0b05 	and.w	fp, r1, r5
 8000662:	ea87 070b 	eor.w	r7, r7, fp
 8000666:	ea81 0100 	eor.w	r1, r1, r0
 800066a:	ea88 103e 	eor.w	r0, r8, lr, ror #4
 800066e:	ea8e 1b78 	eor.w	fp, lr, r8, ror #5
 8000672:	ea8e 2eb0 	eor.w	lr, lr, r0, ror #10
 8000676:	ea88 287b 	eor.w	r8, r8, fp, ror #9
 800067a:	ea8c 20fc 	eor.w	r0, ip, ip, ror #11
 800067e:	ea87 2bf7 	eor.w	fp, r7, r7, ror #11
 8000682:	ea87 5730 	eor.w	r7, r7, r0, ror #20
 8000686:	ea8c 4cfb 	eor.w	ip, ip, fp, ror #19
 800068a:	ea86 00b5 	eor.w	r0, r6, r5, ror #2
 800068e:	ea85 0bf6 	eor.w	fp, r5, r6, ror #3
 8000692:	ea85 0570 	eor.w	r5, r5, r0, ror #1
 8000696:	ea86 060b 	eor.w	r6, r6, fp
 800069a:	ea84 00f1 	eor.w	r0, r4, r1, ror #3
 800069e:	ea81 1b34 	eor.w	fp, r1, r4, ror #4
 80006a2:	ea84 1470 	eor.w	r4, r4, r0, ror #5
 80006a6:	ea81 117b 	eor.w	r1, r1, fp, ror #5
 80006aa:	ea82 4072 	eor.w	r0, r2, r2, ror #17
 80006ae:	ea83 4b73 	eor.w	fp, r3, r3, ror #17
 80006b2:	ea83 1330 	eor.w	r3, r3, r0, ror #4
 80006b6:	ea82 02fb 	eor.w	r2, r2, fp, ror #3
 80006ba:	45ca      	cmp	sl, r9
 80006bc:	d19b      	bne.n	80005f6 <rbegin_82>
 80006be:	9801      	ldr	r0, [sp, #4]
 80006c0:	e9c0 8e00 	strd	r8, lr, [r0]
 80006c4:	e9c0 c702 	strd	ip, r7, [r0, #8]
 80006c8:	e9c0 6504 	strd	r6, r5, [r0, #16]
 80006cc:	e9c0 4106 	strd	r4, r1, [r0, #24]
 80006d0:	6202      	str	r2, [r0, #32]
 80006d2:	6243      	str	r3, [r0, #36]	@ 0x24
 80006d4:	b003      	add	sp, #12
 80006d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80006da:	bf00      	nop
 80006dc:	080018ac 	.word	0x080018ac

080006e0 <ascon_main>:
  for (i = 0; i < xlen; ++i) printf("%02x", x[i]);
  printf("\n");
}

// ASCON test function
int ascon_main() {
 80006e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80006e4:	b0b5      	sub	sp, #212	@ 0xd4
  /* Sample data (key, nonce, associated data, plaintext) */
  unsigned char n[32] = { 0,  1,  2,  3,  4,  5,  6,  7,  8,  9, 10,
 80006e6:	af0c      	add	r7, sp, #48	@ 0x30
 80006e8:	46b8      	mov	r8, r7
 80006ea:	4c36      	ldr	r4, [pc, #216]	@ (80007c4 <ascon_main+0xe4>)
                           11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21,
                           22, 23, 24, 25, 26, 27, 28, 29, 30, 31 };
  unsigned char k[32] = { 0,  1,  2,  3,  4,  5,  6,  7,  8,  9, 10,
 80006ec:	ae14      	add	r6, sp, #80	@ 0x50
  unsigned char n[32] = { 0,  1,  2,  3,  4,  5,  6,  7,  8,  9, 10,
 80006ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80006f0:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
 80006f4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
                           11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21,
                           22, 23, 24, 25, 26, 27, 28, 29, 30, 31 };
  unsigned char a[32] = { 0,  1,  2,  3,  4,  5,  6,  7,  8,  9, 10,
 80006f8:	f1a4 0a10 	sub.w	sl, r4, #16
  unsigned char n[32] = { 0,  1,  2,  3,  4,  5,  6,  7,  8,  9, 10,
 80006fc:	e888 000f 	stmia.w	r8, {r0, r1, r2, r3}
  unsigned char k[32] = { 0,  1,  2,  3,  4,  5,  6,  7,  8,  9, 10,
 8000700:	46b6      	mov	lr, r6
 8000702:	46d0      	mov	r8, sl
  unsigned char a[32] = { 0,  1,  2,  3,  4,  5,  6,  7,  8,  9, 10,
 8000704:	f10d 0b70 	add.w	fp, sp, #112	@ 0x70
 8000708:	46dc      	mov	ip, fp
  unsigned char k[32] = { 0,  1,  2,  3,  4,  5,  6,  7,  8,  9, 10,
 800070a:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
                           11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21,
                           22, 23, 24, 25, 26, 27, 28, 29, 30, 31 };
  unsigned char m[32] = { 0,  1,  2,  3,  4,  5,  6,  7,  8,  9, 10,
 800070e:	46d1      	mov	r9, sl
  unsigned char k[32] = { 0,  1,  2,  3,  4,  5,  6,  7,  8,  9, 10,
 8000710:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8000714:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000718:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
  unsigned char a[32] = { 0,  1,  2,  3,  4,  5,  6,  7,  8,  9, 10,
 800071c:	e8ba 000f 	ldmia.w	sl!, {r0, r1, r2, r3}
 8000720:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000724:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000728:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  unsigned char m[32] = { 0,  1,  2,  3,  4,  5,  6,  7,  8,  9, 10,
 800072c:	e8b9 000f 	ldmia.w	r9!, {r0, r1, r2, r3}
                           22, 23, 24, 25, 26, 27, 28, 29, 30, 31 };
  unsigned char c[32], h[32], t[32];
  unsigned long long alen = 16;
  unsigned long long mlen = 16;
  unsigned long long clen;
  int result = 0;
 8000730:	f04f 0900 	mov.w	r9, #0
  unsigned char m[32] = { 0,  1,  2,  3,  4,  5,  6,  7,  8,  9, 10,
 8000734:	ad24      	add	r5, sp, #144	@ 0x90
 8000736:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000738:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800073c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
  stdout = &avr_uart_output;
  stdin = &avr_uart_input_echo;
#endif

  uint32_t total_time = 0;
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);    // LED ON
 8000740:	2200      	movs	r2, #0
 8000742:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000746:	4820      	ldr	r0, [pc, #128]	@ (80007c8 <ascon_main+0xe8>)
 8000748:	f000 fc1c 	bl	8000f84 <HAL_GPIO_WritePin>
    HAL_Delay(5000);                                          // Wait 5 seconds
 800074c:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000750:	f000 f99a 	bl	8000a88 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);  // LED OFF
 8000754:	2201      	movs	r2, #1
 8000756:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800075a:	481b      	ldr	r0, [pc, #108]	@ (80007c8 <ascon_main+0xe8>)
 800075c:	f000 fc12 	bl	8000f84 <HAL_GPIO_WritePin>
  uint32_t start_time = HAL_GetTick();
 8000760:	f644 6820 	movw	r8, #20000	@ 0x4e20
 8000764:	f000 f98a 	bl	8000a7c <HAL_GetTick>
  for (int i = 0; i < 20000; i++) {

      result |= crypto_aead_encrypt(c, &clen, m, mlen, a, alen, NULL, n, k);
 8000768:	2410      	movs	r4, #16
 800076a:	2500      	movs	r5, #0
 800076c:	46ca      	mov	sl, r9
 800076e:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8000772:	e9cd 4500 	strd	r4, r5, [sp]
 8000776:	e9cd 7607 	strd	r7, r6, [sp, #28]
 800077a:	aa24      	add	r2, sp, #144	@ 0x90
 800077c:	a90a      	add	r1, sp, #40	@ 0x28
 800077e:	f8cd a018 	str.w	sl, [sp, #24]
 8000782:	f8cd b008 	str.w	fp, [sp, #8]
 8000786:	a82c      	add	r0, sp, #176	@ 0xb0
 8000788:	f7ff fe84 	bl	8000494 <crypto_aead_encrypt>
  for (int i = 0; i < 20000; i++) {
 800078c:	f1b8 0801 	subs.w	r8, r8, #1
      result |= crypto_aead_encrypt(c, &clen, m, mlen, a, alen, NULL, n, k);
 8000790:	ea49 0900 	orr.w	r9, r9, r0
  for (int i = 0; i < 20000; i++) {
 8000794:	d1eb      	bne.n	800076e <ascon_main+0x8e>

  }
  uint32_t end_time = HAL_GetTick();
 8000796:	f000 f971 	bl	8000a7c <HAL_GetTick>
        uint32_t elapsed = end_time - start_time;
        total_time += elapsed;

  /* Turn ON LED on PC13, wait 5 seconds, then turn OFF LED */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);    // LED ON
 800079a:	4642      	mov	r2, r8
 800079c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007a0:	4809      	ldr	r0, [pc, #36]	@ (80007c8 <ascon_main+0xe8>)
 80007a2:	f000 fbef 	bl	8000f84 <HAL_GPIO_WritePin>
  HAL_Delay(5000+result);                                          // Wait 5 seconds
 80007a6:	f509 509c 	add.w	r0, r9, #4992	@ 0x1380
 80007aa:	3008      	adds	r0, #8
 80007ac:	f000 f96c 	bl	8000a88 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);  // LED OFF
 80007b0:	2201      	movs	r2, #1
 80007b2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007b6:	4804      	ldr	r0, [pc, #16]	@ (80007c8 <ascon_main+0xe8>)
 80007b8:	f000 fbe4 	bl	8000f84 <HAL_GPIO_WritePin>

  return result;
}
 80007bc:	4648      	mov	r0, r9
 80007be:	b035      	add	sp, #212	@ 0xd4
 80007c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80007c4:	0800180c 	.word	0x0800180c
 80007c8:	40011000 	.word	0x40011000

080007cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007cc:	b530      	push	{r4, r5, lr}
 80007ce:	b091      	sub	sp, #68	@ 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007d0:	2224      	movs	r2, #36	@ 0x24
 80007d2:	2100      	movs	r1, #0
 80007d4:	a807      	add	r0, sp, #28
 80007d6:	f000 ffd3 	bl	8001780 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007da:	2401      	movs	r4, #1
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007dc:	2300      	movs	r3, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007de:	2202      	movs	r2, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007e0:	2510      	movs	r5, #16
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007e2:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007e4:	e9cd 450a 	strd	r4, r5, [sp, #40]	@ 0x28
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007e8:	e9cd 3301 	strd	r3, r3, [sp, #4]
 80007ec:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007f0:	9206      	str	r2, [sp, #24]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007f2:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007f4:	f000 fbca 	bl	8000f8c <HAL_RCC_OscConfig>
 80007f8:	b108      	cbz	r0, 80007fe <SystemClock_Config+0x32>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007fa:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007fc:	e7fe      	b.n	80007fc <SystemClock_Config+0x30>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007fe:	4601      	mov	r1, r0
 8000800:	230f      	movs	r3, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000802:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000804:	e9cd 1102 	strd	r1, r1, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000808:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800080c:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800080e:	f000 fdab 	bl	8001368 <HAL_RCC_ClockConfig>
 8000812:	b108      	cbz	r0, 8000818 <SystemClock_Config+0x4c>
 8000814:	b672      	cpsid	i
  while (1)
 8000816:	e7fe      	b.n	8000816 <SystemClock_Config+0x4a>
}
 8000818:	b011      	add	sp, #68	@ 0x44
 800081a:	bd30      	pop	{r4, r5, pc}

0800081c <main>:
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081c:	2400      	movs	r4, #0
{
 800081e:	b500      	push	{lr}
 8000820:	b089      	sub	sp, #36	@ 0x24
  HAL_Init();
 8000822:	f000 f90d 	bl	8000a40 <HAL_Init>
  SystemClock_Config();
 8000826:	f7ff ffd1 	bl	80007cc <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800082a:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800082e:	e9cd 4406 	strd	r4, r4, [sp, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000832:	4b34      	ldr	r3, [pc, #208]	@ (8000904 <main+0xe8>)
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000834:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000838:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800083a:	4833      	ldr	r0, [pc, #204]	@ (8000908 <main+0xec>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800083c:	f042 0210 	orr.w	r2, r2, #16
 8000840:	619a      	str	r2, [r3, #24]
 8000842:	699a      	ldr	r2, [r3, #24]
  htim1.Instance = TIM1;
 8000844:	4d31      	ldr	r5, [pc, #196]	@ (800090c <main+0xf0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000846:	f002 0210 	and.w	r2, r2, #16
 800084a:	9200      	str	r2, [sp, #0]
 800084c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800084e:	699a      	ldr	r2, [r3, #24]
 8000850:	f042 0204 	orr.w	r2, r2, #4
 8000854:	619a      	str	r2, [r3, #24]
 8000856:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000858:	4622      	mov	r2, r4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800085a:	f003 0304 	and.w	r3, r3, #4
 800085e:	9301      	str	r3, [sp, #4]
 8000860:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000862:	f000 fb8f 	bl	8000f84 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000866:	2201      	movs	r2, #1
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000868:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800086c:	2302      	movs	r3, #2
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800086e:	e9cd 1204 	strd	r1, r2, [sp, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000872:	4825      	ldr	r0, [pc, #148]	@ (8000908 <main+0xec>)
 8000874:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000876:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000878:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800087a:	f000 f97d 	bl	8000b78 <HAL_GPIO_Init>
  htim1.Init.Period = 65535;
 800087e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
  htim1.Instance = TIM1;
 8000882:	4a23      	ldr	r2, [pc, #140]	@ (8000910 <main+0xf4>)
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000884:	4628      	mov	r0, r5
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000886:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800088a:	e9cd 4406 	strd	r4, r4, [sp, #24]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800088e:	e9c5 4401 	strd	r4, r4, [r5, #4]
  htim1.Init.RepetitionCounter = 0;
 8000892:	e9c5 4404 	strd	r4, r4, [r5, #16]
  htim1.Instance = TIM1;
 8000896:	602a      	str	r2, [r5, #0]
  htim1.Init.Period = 65535;
 8000898:	60eb      	str	r3, [r5, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800089a:	9402      	str	r4, [sp, #8]
  htim1.Init.RepetitionCounter = 0;
 800089c:	61ac      	str	r4, [r5, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800089e:	9403      	str	r4, [sp, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80008a0:	f000 fe24 	bl	80014ec <HAL_TIM_Base_Init>
 80008a4:	b108      	cbz	r0, 80008aa <main+0x8e>
 80008a6:	b672      	cpsid	i
  while (1)
 80008a8:	e7fe      	b.n	80008a8 <main+0x8c>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80008ae:	4628      	mov	r0, r5
 80008b0:	a904      	add	r1, sp, #16
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008b2:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80008b4:	f000 fe88 	bl	80015c8 <HAL_TIM_ConfigClockSource>
 80008b8:	b108      	cbz	r0, 80008be <main+0xa2>
 80008ba:	b672      	cpsid	i
  while (1)
 80008bc:	e7fe      	b.n	80008bc <main+0xa0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008be:	2200      	movs	r2, #0
 80008c0:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80008c2:	4628      	mov	r0, r5
 80008c4:	a902      	add	r1, sp, #8
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80008ca:	f000 ff27 	bl	800171c <HAL_TIMEx_MasterConfigSynchronization>
 80008ce:	b108      	cbz	r0, 80008d4 <main+0xb8>
 80008d0:	b672      	cpsid	i
  while (1)
 80008d2:	e7fe      	b.n	80008d2 <main+0xb6>
  ascon_main();
 80008d4:	f7ff ff04 	bl	80006e0 <ascon_main>
	   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 80008d8:	4c0b      	ldr	r4, [pc, #44]	@ (8000908 <main+0xec>)
 80008da:	2201      	movs	r2, #1
 80008dc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008e0:	4620      	mov	r0, r4
 80008e2:	f000 fb4f 	bl	8000f84 <HAL_GPIO_WritePin>
	   HAL_Delay(1000);
 80008e6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80008ea:	f000 f8cd 	bl	8000a88 <HAL_Delay>
	   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 80008ee:	4620      	mov	r0, r4
 80008f0:	2200      	movs	r2, #0
 80008f2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008f6:	f000 fb45 	bl	8000f84 <HAL_GPIO_WritePin>
	   HAL_Delay(1000);
 80008fa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80008fe:	f000 f8c3 	bl	8000a88 <HAL_Delay>
  while (1)
 8000902:	e7ea      	b.n	80008da <main+0xbe>
 8000904:	40021000 	.word	0x40021000
 8000908:	40011000 	.word	0x40011000
 800090c:	20000030 	.word	0x20000030
 8000910:	40012c00 	.word	0x40012c00

08000914 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000914:	4b0e      	ldr	r3, [pc, #56]	@ (8000950 <HAL_MspInit+0x3c>)
{
 8000916:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8000918:	699a      	ldr	r2, [r3, #24]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800091a:	490e      	ldr	r1, [pc, #56]	@ (8000954 <HAL_MspInit+0x40>)
  __HAL_RCC_AFIO_CLK_ENABLE();
 800091c:	f042 0201 	orr.w	r2, r2, #1
 8000920:	619a      	str	r2, [r3, #24]
 8000922:	699a      	ldr	r2, [r3, #24]
 8000924:	f002 0201 	and.w	r2, r2, #1
 8000928:	9200      	str	r2, [sp, #0]
 800092a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800092c:	69da      	ldr	r2, [r3, #28]
 800092e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000932:	61da      	str	r2, [r3, #28]
 8000934:	69db      	ldr	r3, [r3, #28]
 8000936:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800093a:	9301      	str	r3, [sp, #4]
 800093c:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800093e:	684b      	ldr	r3, [r1, #4]
 8000940:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000944:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000948:	604b      	str	r3, [r1, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800094a:	b002      	add	sp, #8
 800094c:	4770      	bx	lr
 800094e:	bf00      	nop
 8000950:	40021000 	.word	0x40021000
 8000954:	40010000 	.word	0x40010000

08000958 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM1)
 8000958:	4b09      	ldr	r3, [pc, #36]	@ (8000980 <HAL_TIM_Base_MspInit+0x28>)
 800095a:	6802      	ldr	r2, [r0, #0]
 800095c:	429a      	cmp	r2, r3
 800095e:	d000      	beq.n	8000962 <HAL_TIM_Base_MspInit+0xa>
 8000960:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000962:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8000966:	699a      	ldr	r2, [r3, #24]
{
 8000968:	b082      	sub	sp, #8
    __HAL_RCC_TIM1_CLK_ENABLE();
 800096a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800096e:	619a      	str	r2, [r3, #24]
 8000970:	699b      	ldr	r3, [r3, #24]
 8000972:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000976:	9301      	str	r3, [sp, #4]
 8000978:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 800097a:	b002      	add	sp, #8
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop
 8000980:	40012c00 	.word	0x40012c00

08000984 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000984:	e7fe      	b.n	8000984 <NMI_Handler>
 8000986:	bf00      	nop

08000988 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000988:	e7fe      	b.n	8000988 <HardFault_Handler>
 800098a:	bf00      	nop

0800098c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800098c:	e7fe      	b.n	800098c <MemManage_Handler>
 800098e:	bf00      	nop

08000990 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000990:	e7fe      	b.n	8000990 <BusFault_Handler>
 8000992:	bf00      	nop

08000994 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000994:	e7fe      	b.n	8000994 <UsageFault_Handler>
 8000996:	bf00      	nop

08000998 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop

080009a0 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 80009a0:	4770      	bx	lr
 80009a2:	bf00      	nop

080009a4 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009a4:	f000 b85e 	b.w	8000a64 <HAL_IncTick>

080009a8 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop

080009ac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80009ac:	f7ff fffc 	bl	80009a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009b0:	480b      	ldr	r0, [pc, #44]	@ (80009e0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80009b2:	490c      	ldr	r1, [pc, #48]	@ (80009e4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80009b4:	4a0c      	ldr	r2, [pc, #48]	@ (80009e8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80009b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009b8:	e002      	b.n	80009c0 <LoopCopyDataInit>

080009ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009be:	3304      	adds	r3, #4

080009c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009c4:	d3f9      	bcc.n	80009ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009c6:	4a09      	ldr	r2, [pc, #36]	@ (80009ec <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80009c8:	4c09      	ldr	r4, [pc, #36]	@ (80009f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009cc:	e001      	b.n	80009d2 <LoopFillZerobss>

080009ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009d0:	3204      	adds	r2, #4

080009d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009d4:	d3fb      	bcc.n	80009ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009d6:	f000 fedb 	bl	8001790 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009da:	f7ff ff1f 	bl	800081c <main>
  bx lr
 80009de:	4770      	bx	lr
  ldr r0, =_sdata
 80009e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009e4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80009e8:	080018f0 	.word	0x080018f0
  ldr r2, =_sbss
 80009ec:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80009f0:	2000007c 	.word	0x2000007c

080009f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009f4:	e7fe      	b.n	80009f4 <ADC1_2_IRQHandler>
	...

080009f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009f8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009fe:	4a0d      	ldr	r2, [pc, #52]	@ (8000a34 <HAL_InitTick+0x3c>)
{
 8000a00:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a02:	7811      	ldrb	r1, [r2, #0]
 8000a04:	4a0c      	ldr	r2, [pc, #48]	@ (8000a38 <HAL_InitTick+0x40>)
 8000a06:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a0a:	6812      	ldr	r2, [r2, #0]
 8000a0c:	fbb2 f0f3 	udiv	r0, r2, r3
 8000a10:	f000 f89a 	bl	8000b48 <HAL_SYSTICK_Config>
 8000a14:	b908      	cbnz	r0, 8000a1a <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a16:	2d0f      	cmp	r5, #15
 8000a18:	d901      	bls.n	8000a1e <HAL_InitTick+0x26>
    return HAL_ERROR;
 8000a1a:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000a1c:	bd38      	pop	{r3, r4, r5, pc}
 8000a1e:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a20:	4602      	mov	r2, r0
 8000a22:	4629      	mov	r1, r5
 8000a24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a28:	f000 f852 	bl	8000ad0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a2c:	4b03      	ldr	r3, [pc, #12]	@ (8000a3c <HAL_InitTick+0x44>)
 8000a2e:	4620      	mov	r0, r4
 8000a30:	601d      	str	r5, [r3, #0]
}
 8000a32:	bd38      	pop	{r3, r4, r5, pc}
 8000a34:	20000004 	.word	0x20000004
 8000a38:	20000000 	.word	0x20000000
 8000a3c:	20000008 	.word	0x20000008

08000a40 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a40:	4a07      	ldr	r2, [pc, #28]	@ (8000a60 <HAL_Init+0x20>)
{
 8000a42:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a44:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a46:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a48:	f043 0310 	orr.w	r3, r3, #16
 8000a4c:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a4e:	f000 f82d 	bl	8000aac <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a52:	200f      	movs	r0, #15
 8000a54:	f7ff ffd0 	bl	80009f8 <HAL_InitTick>
  HAL_MspInit();
 8000a58:	f7ff ff5c 	bl	8000914 <HAL_MspInit>
}
 8000a5c:	2000      	movs	r0, #0
 8000a5e:	bd08      	pop	{r3, pc}
 8000a60:	40022000 	.word	0x40022000

08000a64 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000a64:	4a03      	ldr	r2, [pc, #12]	@ (8000a74 <HAL_IncTick+0x10>)
 8000a66:	4b04      	ldr	r3, [pc, #16]	@ (8000a78 <HAL_IncTick+0x14>)
 8000a68:	6811      	ldr	r1, [r2, #0]
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	440b      	add	r3, r1
 8000a6e:	6013      	str	r3, [r2, #0]
}
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop
 8000a74:	20000078 	.word	0x20000078
 8000a78:	20000004 	.word	0x20000004

08000a7c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000a7c:	4b01      	ldr	r3, [pc, #4]	@ (8000a84 <HAL_GetTick+0x8>)
 8000a7e:	6818      	ldr	r0, [r3, #0]
}
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	20000078 	.word	0x20000078

08000a88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a88:	b538      	push	{r3, r4, r5, lr}
 8000a8a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000a8c:	f7ff fff6 	bl	8000a7c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a90:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000a92:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8000a94:	d002      	beq.n	8000a9c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a96:	4b04      	ldr	r3, [pc, #16]	@ (8000aa8 <HAL_Delay+0x20>)
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a9c:	f7ff ffee 	bl	8000a7c <HAL_GetTick>
 8000aa0:	1b40      	subs	r0, r0, r5
 8000aa2:	42a0      	cmp	r0, r4
 8000aa4:	d3fa      	bcc.n	8000a9c <HAL_Delay+0x14>
  {
  }
}
 8000aa6:	bd38      	pop	{r3, r4, r5, pc}
 8000aa8:	20000004 	.word	0x20000004

08000aac <HAL_NVIC_SetPriorityGrouping>:
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aac:	f64f 0cff 	movw	ip, #63743	@ 0xf8ff
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ab0:	4906      	ldr	r1, [pc, #24]	@ (8000acc <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ab2:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ab4:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ab6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aba:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000abe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ac0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ac4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8000ac8:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000aca:	4770      	bx	lr
 8000acc:	e000ed00 	.word	0xe000ed00

08000ad0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ad0:	4b1b      	ldr	r3, [pc, #108]	@ (8000b40 <HAL_NVIC_SetPriority+0x70>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ad2:	b500      	push	{lr}
 8000ad4:	68db      	ldr	r3, [r3, #12]
 8000ad6:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ada:	f1c3 0e07 	rsb	lr, r3, #7
 8000ade:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ae2:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ae6:	bf28      	it	cs
 8000ae8:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000aec:	f1bc 0f06 	cmp.w	ip, #6
 8000af0:	d91c      	bls.n	8000b2c <HAL_NVIC_SetPriority+0x5c>
 8000af2:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000af6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000afa:	fa03 f30c 	lsl.w	r3, r3, ip
 8000afe:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b02:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b06:	fa03 f30e 	lsl.w	r3, r3, lr
 8000b0a:	ea21 0303 	bic.w	r3, r1, r3
 8000b0e:	fa03 f30c 	lsl.w	r3, r3, ip
 8000b12:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b14:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 8000b16:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b18:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8000b1a:	db0a      	blt.n	8000b32 <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b1c:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8000b20:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8000b24:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000b28:	f85d fb04 	ldr.w	pc, [sp], #4
 8000b2c:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b2e:	4694      	mov	ip, r2
 8000b30:	e7e7      	b.n	8000b02 <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b32:	4a04      	ldr	r2, [pc, #16]	@ (8000b44 <HAL_NVIC_SetPriority+0x74>)
 8000b34:	f000 000f 	and.w	r0, r0, #15
 8000b38:	4402      	add	r2, r0
 8000b3a:	7613      	strb	r3, [r2, #24]
 8000b3c:	f85d fb04 	ldr.w	pc, [sp], #4
 8000b40:	e000ed00 	.word	0xe000ed00
 8000b44:	e000ecfc 	.word	0xe000ecfc

08000b48 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b48:	3801      	subs	r0, #1
 8000b4a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b4e:	d301      	bcc.n	8000b54 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b50:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000b52:	4770      	bx	lr
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b54:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b58:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b5c:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b5e:	2107      	movs	r1, #7
{
 8000b60:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b62:	4c04      	ldr	r4, [pc, #16]	@ (8000b74 <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b64:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b66:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b6a:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b6c:	619a      	str	r2, [r3, #24]
}
 8000b6e:	bc10      	pop	{r4}
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b70:	6119      	str	r1, [r3, #16]
 8000b72:	4770      	bx	lr
 8000b74:	e000ed00 	.word	0xe000ed00

08000b78 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b7c:	680c      	ldr	r4, [r1, #0]
{
 8000b7e:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b80:	2c00      	cmp	r4, #0
 8000b82:	f000 80ad 	beq.w	8000ce0 <HAL_GPIO_Init+0x168>
 8000b86:	4bb3      	ldr	r3, [pc, #716]	@ (8000e54 <HAL_GPIO_Init+0x2dc>)
 8000b88:	4298      	cmp	r0, r3
 8000b8a:	f000 80d7 	beq.w	8000d3c <HAL_GPIO_Init+0x1c4>
 8000b8e:	2200      	movs	r2, #0
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b90:	1d03      	adds	r3, r0, #4
 8000b92:	9301      	str	r3, [sp, #4]
    ioposition = (0x01uL << position);
 8000b94:	2501      	movs	r5, #1
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b96:	270f      	movs	r7, #15
  uint32_t config = 0x00u;
 8000b98:	4692      	mov	sl, r2
  uint32_t position = 0x00u;
 8000b9a:	4613      	mov	r3, r2
 8000b9c:	4683      	mov	fp, r0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b9e:	f8df 82b8 	ldr.w	r8, [pc, #696]	@ 8000e58 <HAL_GPIO_Init+0x2e0>
 8000ba2:	e006      	b.n	8000bb2 <HAL_GPIO_Init+0x3a>
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }
      }
    }

	position++;
 8000ba4:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ba6:	fa34 f003 	lsrs.w	r0, r4, r3
 8000baa:	f102 0204 	add.w	r2, r2, #4
 8000bae:	f000 8097 	beq.w	8000ce0 <HAL_GPIO_Init+0x168>
    ioposition = (0x01uL << position);
 8000bb2:	fa05 f003 	lsl.w	r0, r5, r3
    if (iocurrent == ioposition)
 8000bb6:	ea30 0c04 	bics.w	ip, r0, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000bba:	ea00 0604 	and.w	r6, r0, r4
    if (iocurrent == ioposition)
 8000bbe:	d1f1      	bne.n	8000ba4 <HAL_GPIO_Init+0x2c>
      switch (GPIO_Init->Mode)
 8000bc0:	684c      	ldr	r4, [r1, #4]
 8000bc2:	2c12      	cmp	r4, #18
 8000bc4:	f200 80a0 	bhi.w	8000d08 <HAL_GPIO_Init+0x190>
 8000bc8:	2c12      	cmp	r4, #18
 8000bca:	d816      	bhi.n	8000bfa <HAL_GPIO_Init+0x82>
 8000bcc:	e8df f014 	tbh	[pc, r4, lsl #1]
 8000bd0:	001300af 	.word	0x001300af
 8000bd4:	01950098 	.word	0x01950098
 8000bd8:	00150015 	.word	0x00150015
 8000bdc:	00150015 	.word	0x00150015
 8000be0:	00150015 	.word	0x00150015
 8000be4:	00150015 	.word	0x00150015
 8000be8:	00150015 	.word	0x00150015
 8000bec:	00150015 	.word	0x00150015
 8000bf0:	00940015 	.word	0x00940015
 8000bf4:	0090      	.short	0x0090
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000bf6:	f8d1 a00c 	ldr.w	sl, [r1, #12]
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000bfa:	2eff      	cmp	r6, #255	@ 0xff
 8000bfc:	bf99      	ittee	ls
 8000bfe:	465c      	movls	r4, fp
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000c00:	4694      	movls	ip, r2
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000c02:	9c01      	ldrhi	r4, [sp, #4]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000c04:	f1a2 0c20 	subhi.w	ip, r2, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000c08:	6820      	ldr	r0, [r4, #0]
 8000c0a:	fa07 fe0c 	lsl.w	lr, r7, ip
 8000c0e:	ea20 000e 	bic.w	r0, r0, lr
 8000c12:	fa0a fc0c 	lsl.w	ip, sl, ip
 8000c16:	ea40 000c 	orr.w	r0, r0, ip
 8000c1a:	6020      	str	r0, [r4, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c1c:	684c      	ldr	r4, [r1, #4]
 8000c1e:	00e0      	lsls	r0, r4, #3
 8000c20:	d564      	bpl.n	8000cec <HAL_GPIO_Init+0x174>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c22:	f8d8 0018 	ldr.w	r0, [r8, #24]
 8000c26:	f023 0c03 	bic.w	ip, r3, #3
 8000c2a:	f040 0001 	orr.w	r0, r0, #1
 8000c2e:	f8c8 0018 	str.w	r0, [r8, #24]
 8000c32:	f8d8 0018 	ldr.w	r0, [r8, #24]
 8000c36:	f10c 4c80 	add.w	ip, ip, #1073741824	@ 0x40000000
 8000c3a:	f000 0001 	and.w	r0, r0, #1
 8000c3e:	9003      	str	r0, [sp, #12]
 8000c40:	f50c 3c80 	add.w	ip, ip, #65536	@ 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c44:	f003 0903 	and.w	r9, r3, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c48:	9803      	ldr	r0, [sp, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c4a:	ea4f 0989 	mov.w	r9, r9, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8000c4e:	f8dc 0008 	ldr.w	r0, [ip, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c52:	fa07 fe09 	lsl.w	lr, r7, r9
 8000c56:	ea20 0e0e 	bic.w	lr, r0, lr
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c5a:	4880      	ldr	r0, [pc, #512]	@ (8000e5c <HAL_GPIO_Init+0x2e4>)
 8000c5c:	4583      	cmp	fp, r0
 8000c5e:	f000 812c 	beq.w	8000eba <HAL_GPIO_Init+0x342>
 8000c62:	487f      	ldr	r0, [pc, #508]	@ (8000e60 <HAL_GPIO_Init+0x2e8>)
 8000c64:	4583      	cmp	fp, r0
 8000c66:	f000 8139 	beq.w	8000edc <HAL_GPIO_Init+0x364>
 8000c6a:	487e      	ldr	r0, [pc, #504]	@ (8000e64 <HAL_GPIO_Init+0x2ec>)
 8000c6c:	4583      	cmp	fp, r0
 8000c6e:	bf0c      	ite	eq
 8000c70:	2003      	moveq	r0, #3
 8000c72:	2004      	movne	r0, #4
 8000c74:	fa00 f009 	lsl.w	r0, r0, r9
 8000c78:	ea40 000e 	orr.w	r0, r0, lr
        AFIO->EXTICR[position >> 2u] = temp;
 8000c7c:	f8cc 0008 	str.w	r0, [ip, #8]
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c80:	f8df c1e4 	ldr.w	ip, [pc, #484]	@ 8000e68 <HAL_GPIO_Init+0x2f0>
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c84:	f414 1f80 	tst.w	r4, #1048576	@ 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c88:	f8dc 0008 	ldr.w	r0, [ip, #8]
 8000c8c:	bf14      	ite	ne
 8000c8e:	4330      	orrne	r0, r6
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c90:	43b0      	biceq	r0, r6
 8000c92:	f8cc 0008 	str.w	r0, [ip, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8000c96:	f8df c1d0 	ldr.w	ip, [pc, #464]	@ 8000e68 <HAL_GPIO_Init+0x2f0>
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c9a:	f414 1f00 	tst.w	r4, #2097152	@ 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000c9e:	f8dc 000c 	ldr.w	r0, [ip, #12]
 8000ca2:	bf14      	ite	ne
 8000ca4:	4330      	orrne	r0, r6
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ca6:	43b0      	biceq	r0, r6
 8000ca8:	f8cc 000c 	str.w	r0, [ip, #12]
          SET_BIT(EXTI->EMR, iocurrent);
 8000cac:	f8df c1b8 	ldr.w	ip, [pc, #440]	@ 8000e68 <HAL_GPIO_Init+0x2f0>
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000cb0:	f414 3f00 	tst.w	r4, #131072	@ 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8000cb4:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8000cb8:	bf14      	ite	ne
 8000cba:	4330      	orrne	r0, r6
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000cbc:	43b0      	biceq	r0, r6
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000cbe:	f414 3f80 	tst.w	r4, #65536	@ 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000cc2:	4c69      	ldr	r4, [pc, #420]	@ (8000e68 <HAL_GPIO_Init+0x2f0>)
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000cc4:	f8cc 0004 	str.w	r0, [ip, #4]
          SET_BIT(EXTI->IMR, iocurrent);
 8000cc8:	6820      	ldr	r0, [r4, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000cca:	d00c      	beq.n	8000ce6 <HAL_GPIO_Init+0x16e>
          SET_BIT(EXTI->IMR, iocurrent);
 8000ccc:	4330      	orrs	r0, r6
 8000cce:	6020      	str	r0, [r4, #0]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cd0:	680c      	ldr	r4, [r1, #0]
	position++;
 8000cd2:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cd4:	fa34 f003 	lsrs.w	r0, r4, r3
 8000cd8:	f102 0204 	add.w	r2, r2, #4
 8000cdc:	f47f af69 	bne.w	8000bb2 <HAL_GPIO_Init+0x3a>
  }
}
 8000ce0:	b005      	add	sp, #20
 8000ce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000ce6:	ea20 0006 	bic.w	r0, r0, r6
 8000cea:	6020      	str	r0, [r4, #0]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cec:	680c      	ldr	r4, [r1, #0]
 8000cee:	e759      	b.n	8000ba4 <HAL_GPIO_Init+0x2c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000cf0:	68c8      	ldr	r0, [r1, #12]
 8000cf2:	f100 0a0c 	add.w	sl, r0, #12
          break;
 8000cf6:	e780      	b.n	8000bfa <HAL_GPIO_Init+0x82>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000cf8:	68c8      	ldr	r0, [r1, #12]
 8000cfa:	f100 0a04 	add.w	sl, r0, #4
          break;
 8000cfe:	e77c      	b.n	8000bfa <HAL_GPIO_Init+0x82>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000d00:	68c8      	ldr	r0, [r1, #12]
 8000d02:	f100 0a08 	add.w	sl, r0, #8
          break;
 8000d06:	e778      	b.n	8000bfa <HAL_GPIO_Init+0x82>
      switch (GPIO_Init->Mode)
 8000d08:	f8df c160 	ldr.w	ip, [pc, #352]	@ 8000e6c <HAL_GPIO_Init+0x2f4>
 8000d0c:	4564      	cmp	r4, ip
 8000d0e:	d00e      	beq.n	8000d2e <HAL_GPIO_Init+0x1b6>
 8000d10:	f200 80d9 	bhi.w	8000ec6 <HAL_GPIO_Init+0x34e>
 8000d14:	f5ac 1c80 	sub.w	ip, ip, #1048576	@ 0x100000
 8000d18:	4564      	cmp	r4, ip
 8000d1a:	d008      	beq.n	8000d2e <HAL_GPIO_Init+0x1b6>
 8000d1c:	f50c 2c70 	add.w	ip, ip, #983040	@ 0xf0000
 8000d20:	4564      	cmp	r4, ip
 8000d22:	d004      	beq.n	8000d2e <HAL_GPIO_Init+0x1b6>
 8000d24:	f5ac 1c80 	sub.w	ip, ip, #1048576	@ 0x100000
 8000d28:	4564      	cmp	r4, ip
 8000d2a:	f47f af66 	bne.w	8000bfa <HAL_GPIO_Init+0x82>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000d2e:	688c      	ldr	r4, [r1, #8]
 8000d30:	2c00      	cmp	r4, #0
 8000d32:	f040 80d9 	bne.w	8000ee8 <HAL_GPIO_Init+0x370>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000d36:	f04f 0a04 	mov.w	sl, #4
 8000d3a:	e75e      	b.n	8000bfa <HAL_GPIO_Init+0x82>
  uint32_t config = 0x00u;
 8000d3c:	f04f 0900 	mov.w	r9, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d40:	f06f 051f 	mvn.w	r5, #31
    ioposition = (0x01uL << position);
 8000d44:	2701      	movs	r7, #1
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d46:	f04f 0e0f 	mov.w	lr, #15
  uint32_t position = 0x00u;
 8000d4a:	464b      	mov	r3, r9
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000d4c:	f8df c108 	ldr.w	ip, [pc, #264]	@ 8000e58 <HAL_GPIO_Init+0x2e0>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000d50:	f8df 811c 	ldr.w	r8, [pc, #284]	@ 8000e70 <HAL_GPIO_Init+0x2f8>
 8000d54:	e005      	b.n	8000d62 <HAL_GPIO_Init+0x1ea>
	position++;
 8000d56:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d58:	fa34 f203 	lsrs.w	r2, r4, r3
 8000d5c:	f105 0504 	add.w	r5, r5, #4
 8000d60:	d0be      	beq.n	8000ce0 <HAL_GPIO_Init+0x168>
    ioposition = (0x01uL << position);
 8000d62:	fa07 f203 	lsl.w	r2, r7, r3
    if (iocurrent == ioposition)
 8000d66:	ea32 0a04 	bics.w	sl, r2, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d6a:	ea04 0602 	and.w	r6, r4, r2
    if (iocurrent == ioposition)
 8000d6e:	d1f2      	bne.n	8000d56 <HAL_GPIO_Init+0x1de>
      switch (GPIO_Init->Mode)
 8000d70:	684c      	ldr	r4, [r1, #4]
 8000d72:	2c12      	cmp	r4, #18
 8000d74:	f200 80c4 	bhi.w	8000f00 <HAL_GPIO_Init+0x388>
 8000d78:	2c12      	cmp	r4, #18
 8000d7a:	d816      	bhi.n	8000daa <HAL_GPIO_Init+0x232>
 8000d7c:	e8df f014 	tbh	[pc, r4, lsl #1]
 8000d80:	001300d2 	.word	0x001300d2
 8000d84:	00f400df 	.word	0x00f400df
 8000d88:	00150015 	.word	0x00150015
 8000d8c:	00150015 	.word	0x00150015
 8000d90:	00150015 	.word	0x00150015
 8000d94:	00150015 	.word	0x00150015
 8000d98:	00150015 	.word	0x00150015
 8000d9c:	00150015 	.word	0x00150015
 8000da0:	00e30015 	.word	0x00e30015
 8000da4:	00db      	.short	0x00db
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000da6:	f8d1 900c 	ldr.w	r9, [r1, #12]
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000daa:	2eff      	cmp	r6, #255	@ 0xff
 8000dac:	d962      	bls.n	8000e74 <HAL_GPIO_Init+0x2fc>
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000dae:	46aa      	mov	sl, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000db0:	4644      	mov	r4, r8
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000db2:	6822      	ldr	r2, [r4, #0]
 8000db4:	fa0e fb0a 	lsl.w	fp, lr, sl
 8000db8:	ea22 020b 	bic.w	r2, r2, fp
 8000dbc:	fa09 fa0a 	lsl.w	sl, r9, sl
 8000dc0:	ea42 020a 	orr.w	r2, r2, sl
 8000dc4:	6022      	str	r2, [r4, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000dc6:	684a      	ldr	r2, [r1, #4]
 8000dc8:	00d4      	lsls	r4, r2, #3
 8000dca:	d557      	bpl.n	8000e7c <HAL_GPIO_Init+0x304>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000dcc:	f8dc 4018 	ldr.w	r4, [ip, #24]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000dd0:	f003 0a03 	and.w	sl, r3, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000dd4:	f044 0401 	orr.w	r4, r4, #1
 8000dd8:	f8cc 4018 	str.w	r4, [ip, #24]
 8000ddc:	f8dc 4018 	ldr.w	r4, [ip, #24]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000de0:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000de4:	f004 0401 	and.w	r4, r4, #1
 8000de8:	9403      	str	r4, [sp, #12]
 8000dea:	9c03      	ldr	r4, [sp, #12]
        temp = AFIO->EXTICR[position >> 2u];
 8000dec:	f023 0403 	bic.w	r4, r3, #3
 8000df0:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 8000df4:	f504 3480 	add.w	r4, r4, #65536	@ 0x10000
 8000df8:	f8d4 b008 	ldr.w	fp, [r4, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000dfc:	fa0e fa0a 	lsl.w	sl, lr, sl
 8000e00:	ea2b 0a0a 	bic.w	sl, fp, sl
        AFIO->EXTICR[position >> 2u] = temp;
 8000e04:	f8c4 a008 	str.w	sl, [r4, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e08:	02d4      	lsls	r4, r2, #11
 8000e0a:	d539      	bpl.n	8000e80 <HAL_GPIO_Init+0x308>
          SET_BIT(EXTI->RTSR, iocurrent);
 8000e0c:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8000e68 <HAL_GPIO_Init+0x2f0>
 8000e10:	f8da 4008 	ldr.w	r4, [sl, #8]
 8000e14:	4334      	orrs	r4, r6
 8000e16:	f8ca 4008 	str.w	r4, [sl, #8]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e1a:	0294      	lsls	r4, r2, #10
 8000e1c:	d53a      	bpl.n	8000e94 <HAL_GPIO_Init+0x31c>
          SET_BIT(EXTI->FTSR, iocurrent);
 8000e1e:	f8df a048 	ldr.w	sl, [pc, #72]	@ 8000e68 <HAL_GPIO_Init+0x2f0>
 8000e22:	f8da 400c 	ldr.w	r4, [sl, #12]
 8000e26:	4334      	orrs	r4, r6
 8000e28:	f8ca 400c 	str.w	r4, [sl, #12]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e2c:	0394      	lsls	r4, r2, #14
 8000e2e:	d53b      	bpl.n	8000ea8 <HAL_GPIO_Init+0x330>
          SET_BIT(EXTI->EMR, iocurrent);
 8000e30:	f8df a034 	ldr.w	sl, [pc, #52]	@ 8000e68 <HAL_GPIO_Init+0x2f0>
 8000e34:	f8da 4004 	ldr.w	r4, [sl, #4]
 8000e38:	4334      	orrs	r4, r6
 8000e3a:	f8ca 4004 	str.w	r4, [sl, #4]
          SET_BIT(EXTI->IMR, iocurrent);
 8000e3e:	4c0a      	ldr	r4, [pc, #40]	@ (8000e68 <HAL_GPIO_Init+0x2f0>)
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e40:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000e44:	6822      	ldr	r2, [r4, #0]
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000e46:	bf0c      	ite	eq
 8000e48:	43b2      	biceq	r2, r6
          SET_BIT(EXTI->IMR, iocurrent);
 8000e4a:	4332      	orrne	r2, r6
 8000e4c:	6022      	str	r2, [r4, #0]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e4e:	680c      	ldr	r4, [r1, #0]
 8000e50:	e781      	b.n	8000d56 <HAL_GPIO_Init+0x1de>
 8000e52:	bf00      	nop
 8000e54:	40010800 	.word	0x40010800
 8000e58:	40021000 	.word	0x40021000
 8000e5c:	40010c00 	.word	0x40010c00
 8000e60:	40011000 	.word	0x40011000
 8000e64:	40011400 	.word	0x40011400
 8000e68:	40010400 	.word	0x40010400
 8000e6c:	10220000 	.word	0x10220000
 8000e70:	40010804 	.word	0x40010804
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000e74:	4604      	mov	r4, r0
 8000e76:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 8000e7a:	e79a      	b.n	8000db2 <HAL_GPIO_Init+0x23a>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e7c:	680c      	ldr	r4, [r1, #0]
 8000e7e:	e76a      	b.n	8000d56 <HAL_GPIO_Init+0x1de>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000e80:	f8df a0f0 	ldr.w	sl, [pc, #240]	@ 8000f74 <HAL_GPIO_Init+0x3fc>
 8000e84:	f8da 4008 	ldr.w	r4, [sl, #8]
 8000e88:	ea24 0406 	bic.w	r4, r4, r6
 8000e8c:	f8ca 4008 	str.w	r4, [sl, #8]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e90:	0294      	lsls	r4, r2, #10
 8000e92:	d4c4      	bmi.n	8000e1e <HAL_GPIO_Init+0x2a6>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000e94:	f8df a0dc 	ldr.w	sl, [pc, #220]	@ 8000f74 <HAL_GPIO_Init+0x3fc>
 8000e98:	f8da 400c 	ldr.w	r4, [sl, #12]
 8000e9c:	ea24 0406 	bic.w	r4, r4, r6
 8000ea0:	f8ca 400c 	str.w	r4, [sl, #12]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ea4:	0394      	lsls	r4, r2, #14
 8000ea6:	d4c3      	bmi.n	8000e30 <HAL_GPIO_Init+0x2b8>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000ea8:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8000f74 <HAL_GPIO_Init+0x3fc>
 8000eac:	f8da 4004 	ldr.w	r4, [sl, #4]
 8000eb0:	ea24 0406 	bic.w	r4, r4, r6
 8000eb4:	f8ca 4004 	str.w	r4, [sl, #4]
 8000eb8:	e7c1      	b.n	8000e3e <HAL_GPIO_Init+0x2c6>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000eba:	2001      	movs	r0, #1
 8000ebc:	fa00 f009 	lsl.w	r0, r0, r9
 8000ec0:	ea40 000e 	orr.w	r0, r0, lr
 8000ec4:	e6da      	b.n	8000c7c <HAL_GPIO_Init+0x104>
      switch (GPIO_Init->Mode)
 8000ec6:	f8df c0b0 	ldr.w	ip, [pc, #176]	@ 8000f78 <HAL_GPIO_Init+0x400>
 8000eca:	4564      	cmp	r4, ip
 8000ecc:	f43f af2f 	beq.w	8000d2e <HAL_GPIO_Init+0x1b6>
 8000ed0:	f50c 3c80 	add.w	ip, ip, #65536	@ 0x10000
 8000ed4:	4564      	cmp	r4, ip
 8000ed6:	f47f ae90 	bne.w	8000bfa <HAL_GPIO_Init+0x82>
 8000eda:	e728      	b.n	8000d2e <HAL_GPIO_Init+0x1b6>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000edc:	2002      	movs	r0, #2
 8000ede:	fa00 f009 	lsl.w	r0, r0, r9
 8000ee2:	ea40 000e 	orr.w	r0, r0, lr
 8000ee6:	e6c9      	b.n	8000c7c <HAL_GPIO_Init+0x104>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ee8:	2c01      	cmp	r4, #1
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000eea:	f04f 0a08 	mov.w	sl, #8
            GPIOx->BSRR = ioposition;
 8000eee:	bf0c      	ite	eq
 8000ef0:	f8cb 0010 	streq.w	r0, [fp, #16]
            GPIOx->BRR = ioposition;
 8000ef4:	f8cb 0014 	strne.w	r0, [fp, #20]
 8000ef8:	e67f      	b.n	8000bfa <HAL_GPIO_Init+0x82>
      switch (GPIO_Init->Mode)
 8000efa:	f04f 0a00 	mov.w	sl, #0
 8000efe:	e67c      	b.n	8000bfa <HAL_GPIO_Init+0x82>
 8000f00:	f8df a078 	ldr.w	sl, [pc, #120]	@ 8000f7c <HAL_GPIO_Init+0x404>
 8000f04:	4554      	cmp	r4, sl
 8000f06:	d00d      	beq.n	8000f24 <HAL_GPIO_Init+0x3ac>
 8000f08:	d821      	bhi.n	8000f4e <HAL_GPIO_Init+0x3d6>
 8000f0a:	f5aa 1a80 	sub.w	sl, sl, #1048576	@ 0x100000
 8000f0e:	4554      	cmp	r4, sl
 8000f10:	d008      	beq.n	8000f24 <HAL_GPIO_Init+0x3ac>
 8000f12:	f50a 2a70 	add.w	sl, sl, #983040	@ 0xf0000
 8000f16:	4554      	cmp	r4, sl
 8000f18:	d004      	beq.n	8000f24 <HAL_GPIO_Init+0x3ac>
 8000f1a:	f5aa 1a80 	sub.w	sl, sl, #1048576	@ 0x100000
 8000f1e:	4554      	cmp	r4, sl
 8000f20:	f47f af43 	bne.w	8000daa <HAL_GPIO_Init+0x232>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000f24:	688c      	ldr	r4, [r1, #8]
 8000f26:	b1e4      	cbz	r4, 8000f62 <HAL_GPIO_Init+0x3ea>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000f28:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 8000f2a:	4c15      	ldr	r4, [pc, #84]	@ (8000f80 <HAL_GPIO_Init+0x408>)
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000f2c:	d01f      	beq.n	8000f6e <HAL_GPIO_Init+0x3f6>
            GPIOx->BRR = ioposition;
 8000f2e:	6162      	str	r2, [r4, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f30:	f04f 0908 	mov.w	r9, #8
 8000f34:	e739      	b.n	8000daa <HAL_GPIO_Init+0x232>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000f36:	68ca      	ldr	r2, [r1, #12]
 8000f38:	f102 090c 	add.w	r9, r2, #12
          break;
 8000f3c:	e735      	b.n	8000daa <HAL_GPIO_Init+0x232>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000f3e:	68ca      	ldr	r2, [r1, #12]
 8000f40:	f102 0908 	add.w	r9, r2, #8
          break;
 8000f44:	e731      	b.n	8000daa <HAL_GPIO_Init+0x232>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000f46:	68ca      	ldr	r2, [r1, #12]
 8000f48:	f102 0904 	add.w	r9, r2, #4
          break;
 8000f4c:	e72d      	b.n	8000daa <HAL_GPIO_Init+0x232>
      switch (GPIO_Init->Mode)
 8000f4e:	f8df a028 	ldr.w	sl, [pc, #40]	@ 8000f78 <HAL_GPIO_Init+0x400>
 8000f52:	4554      	cmp	r4, sl
 8000f54:	d0e6      	beq.n	8000f24 <HAL_GPIO_Init+0x3ac>
 8000f56:	f50a 3a80 	add.w	sl, sl, #65536	@ 0x10000
 8000f5a:	4554      	cmp	r4, sl
 8000f5c:	f47f af25 	bne.w	8000daa <HAL_GPIO_Init+0x232>
 8000f60:	e7e0      	b.n	8000f24 <HAL_GPIO_Init+0x3ac>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000f62:	f04f 0904 	mov.w	r9, #4
 8000f66:	e720      	b.n	8000daa <HAL_GPIO_Init+0x232>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000f68:	f04f 0900 	mov.w	r9, #0
 8000f6c:	e71d      	b.n	8000daa <HAL_GPIO_Init+0x232>
            GPIOx->BSRR = ioposition;
 8000f6e:	6122      	str	r2, [r4, #16]
 8000f70:	e7de      	b.n	8000f30 <HAL_GPIO_Init+0x3b8>
 8000f72:	bf00      	nop
 8000f74:	40010400 	.word	0x40010400
 8000f78:	10310000 	.word	0x10310000
 8000f7c:	10220000 	.word	0x10220000
 8000f80:	40010800 	.word	0x40010800

08000f84 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f84:	b902      	cbnz	r2, 8000f88 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000f86:	0409      	lsls	r1, r1, #16
 8000f88:	6101      	str	r1, [r0, #16]
  }
}
 8000f8a:	4770      	bx	lr

08000f8c <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f8c:	2800      	cmp	r0, #0
 8000f8e:	f000 81e4 	beq.w	800135a <HAL_RCC_OscConfig+0x3ce>
{
 8000f92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f96:	6803      	ldr	r3, [r0, #0]
 8000f98:	4604      	mov	r4, r0
 8000f9a:	07dd      	lsls	r5, r3, #31
{
 8000f9c:	b082      	sub	sp, #8
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f9e:	d535      	bpl.n	800100c <HAL_RCC_OscConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000fa0:	4999      	ldr	r1, [pc, #612]	@ (8001208 <HAL_RCC_OscConfig+0x27c>)
 8000fa2:	684a      	ldr	r2, [r1, #4]
 8000fa4:	f002 020c 	and.w	r2, r2, #12
 8000fa8:	2a04      	cmp	r2, #4
 8000faa:	f000 80ed 	beq.w	8001188 <HAL_RCC_OscConfig+0x1fc>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000fae:	684a      	ldr	r2, [r1, #4]
 8000fb0:	f002 020c 	and.w	r2, r2, #12
 8000fb4:	2a08      	cmp	r2, #8
 8000fb6:	f000 80e3 	beq.w	8001180 <HAL_RCC_OscConfig+0x1f4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fba:	6863      	ldr	r3, [r4, #4]
 8000fbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000fc0:	d010      	beq.n	8000fe4 <HAL_RCC_OscConfig+0x58>
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	f000 810a 	beq.w	80011dc <HAL_RCC_OscConfig+0x250>
 8000fc8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000fcc:	f000 8180 	beq.w	80012d0 <HAL_RCC_OscConfig+0x344>
 8000fd0:	4b8d      	ldr	r3, [pc, #564]	@ (8001208 <HAL_RCC_OscConfig+0x27c>)
 8000fd2:	681a      	ldr	r2, [r3, #0]
 8000fd4:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8000fd8:	601a      	str	r2, [r3, #0]
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8000fe0:	601a      	str	r2, [r3, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fe2:	e004      	b.n	8000fee <HAL_RCC_OscConfig+0x62>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fe4:	4a88      	ldr	r2, [pc, #544]	@ (8001208 <HAL_RCC_OscConfig+0x27c>)
 8000fe6:	6813      	ldr	r3, [r2, #0]
 8000fe8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000fec:	6013      	str	r3, [r2, #0]
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fee:	f7ff fd45 	bl	8000a7c <HAL_GetTick>

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ff2:	4e85      	ldr	r6, [pc, #532]	@ (8001208 <HAL_RCC_OscConfig+0x27c>)
        tickstart = HAL_GetTick();
 8000ff4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ff6:	e005      	b.n	8001004 <HAL_RCC_OscConfig+0x78>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ff8:	f7ff fd40 	bl	8000a7c <HAL_GetTick>
 8000ffc:	1b40      	subs	r0, r0, r5
 8000ffe:	2864      	cmp	r0, #100	@ 0x64
 8001000:	f200 80e8 	bhi.w	80011d4 <HAL_RCC_OscConfig+0x248>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001004:	6833      	ldr	r3, [r6, #0]
 8001006:	039a      	lsls	r2, r3, #14
 8001008:	d5f6      	bpl.n	8000ff8 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800100a:	6823      	ldr	r3, [r4, #0]
 800100c:	079f      	lsls	r7, r3, #30
 800100e:	d528      	bpl.n	8001062 <HAL_RCC_OscConfig+0xd6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001010:	4a7d      	ldr	r2, [pc, #500]	@ (8001208 <HAL_RCC_OscConfig+0x27c>)
 8001012:	6851      	ldr	r1, [r2, #4]
 8001014:	f011 0f0c 	tst.w	r1, #12
 8001018:	f000 8096 	beq.w	8001148 <HAL_RCC_OscConfig+0x1bc>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800101c:	6851      	ldr	r1, [r2, #4]
 800101e:	f001 010c 	and.w	r1, r1, #12
 8001022:	2908      	cmp	r1, #8
 8001024:	f000 808c 	beq.w	8001140 <HAL_RCC_OscConfig+0x1b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001028:	6923      	ldr	r3, [r4, #16]
 800102a:	2b00      	cmp	r3, #0
 800102c:	f000 8116 	beq.w	800125c <HAL_RCC_OscConfig+0x2d0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001030:	2201      	movs	r2, #1
 8001032:	4b76      	ldr	r3, [pc, #472]	@ (800120c <HAL_RCC_OscConfig+0x280>)

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001034:	4e74      	ldr	r6, [pc, #464]	@ (8001208 <HAL_RCC_OscConfig+0x27c>)
        __HAL_RCC_HSI_ENABLE();
 8001036:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001038:	f7ff fd20 	bl	8000a7c <HAL_GetTick>
 800103c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800103e:	e005      	b.n	800104c <HAL_RCC_OscConfig+0xc0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001040:	f7ff fd1c 	bl	8000a7c <HAL_GetTick>
 8001044:	1b40      	subs	r0, r0, r5
 8001046:	2802      	cmp	r0, #2
 8001048:	f200 80c4 	bhi.w	80011d4 <HAL_RCC_OscConfig+0x248>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800104c:	6833      	ldr	r3, [r6, #0]
 800104e:	0798      	lsls	r0, r3, #30
 8001050:	d5f6      	bpl.n	8001040 <HAL_RCC_OscConfig+0xb4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001052:	6833      	ldr	r3, [r6, #0]
 8001054:	6962      	ldr	r2, [r4, #20]
 8001056:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800105a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800105e:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001060:	6823      	ldr	r3, [r4, #0]
 8001062:	071a      	lsls	r2, r3, #28
 8001064:	d429      	bmi.n	80010ba <HAL_RCC_OscConfig+0x12e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001066:	075d      	lsls	r5, r3, #29
 8001068:	d54b      	bpl.n	8001102 <HAL_RCC_OscConfig+0x176>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800106a:	4b67      	ldr	r3, [pc, #412]	@ (8001208 <HAL_RCC_OscConfig+0x27c>)
 800106c:	69da      	ldr	r2, [r3, #28]
 800106e:	00d0      	lsls	r0, r2, #3
 8001070:	f100 8084 	bmi.w	800117c <HAL_RCC_OscConfig+0x1f0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8001074:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001076:	69da      	ldr	r2, [r3, #28]
 8001078:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800107c:	61da      	str	r2, [r3, #28]
 800107e:	69db      	ldr	r3, [r3, #28]
 8001080:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001084:	9300      	str	r3, [sp, #0]
 8001086:	9b00      	ldr	r3, [sp, #0]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001088:	4e61      	ldr	r6, [pc, #388]	@ (8001210 <HAL_RCC_OscConfig+0x284>)
 800108a:	6833      	ldr	r3, [r6, #0]
 800108c:	05d9      	lsls	r1, r3, #23
 800108e:	f140 8091 	bpl.w	80011b4 <HAL_RCC_OscConfig+0x228>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001092:	68e3      	ldr	r3, [r4, #12]
 8001094:	2b01      	cmp	r3, #1
 8001096:	f000 80f2 	beq.w	800127e <HAL_RCC_OscConfig+0x2f2>
 800109a:	2b00      	cmp	r3, #0
 800109c:	f000 80be 	beq.w	800121c <HAL_RCC_OscConfig+0x290>
 80010a0:	2b05      	cmp	r3, #5
 80010a2:	4b59      	ldr	r3, [pc, #356]	@ (8001208 <HAL_RCC_OscConfig+0x27c>)
 80010a4:	6a1a      	ldr	r2, [r3, #32]
 80010a6:	f000 8120 	beq.w	80012ea <HAL_RCC_OscConfig+0x35e>
 80010aa:	f022 0201 	bic.w	r2, r2, #1
 80010ae:	621a      	str	r2, [r3, #32]
 80010b0:	6a1a      	ldr	r2, [r3, #32]
 80010b2:	f022 0204 	bic.w	r2, r2, #4
 80010b6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010b8:	e0e6      	b.n	8001288 <HAL_RCC_OscConfig+0x2fc>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010ba:	69a3      	ldr	r3, [r4, #24]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d04c      	beq.n	800115a <HAL_RCC_OscConfig+0x1ce>
      __HAL_RCC_LSI_ENABLE();
 80010c0:	2201      	movs	r2, #1
 80010c2:	4b52      	ldr	r3, [pc, #328]	@ (800120c <HAL_RCC_OscConfig+0x280>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010c4:	4e50      	ldr	r6, [pc, #320]	@ (8001208 <HAL_RCC_OscConfig+0x27c>)
      __HAL_RCC_LSI_ENABLE();
 80010c6:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 80010ca:	f7ff fcd7 	bl	8000a7c <HAL_GetTick>
 80010ce:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010d0:	e004      	b.n	80010dc <HAL_RCC_OscConfig+0x150>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010d2:	f7ff fcd3 	bl	8000a7c <HAL_GetTick>
 80010d6:	1b40      	subs	r0, r0, r5
 80010d8:	2802      	cmp	r0, #2
 80010da:	d87b      	bhi.n	80011d4 <HAL_RCC_OscConfig+0x248>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010dc:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 80010de:	079b      	lsls	r3, r3, #30
 80010e0:	d5f7      	bpl.n	80010d2 <HAL_RCC_OscConfig+0x146>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80010e2:	4b4c      	ldr	r3, [pc, #304]	@ (8001214 <HAL_RCC_OscConfig+0x288>)
 80010e4:	4a4c      	ldr	r2, [pc, #304]	@ (8001218 <HAL_RCC_OscConfig+0x28c>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	fba2 2303 	umull	r2, r3, r2, r3
 80010ec:	0a5b      	lsrs	r3, r3, #9
 80010ee:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80010f0:	bf00      	nop
  }
  while (Delay --);
 80010f2:	9b01      	ldr	r3, [sp, #4]
 80010f4:	1e5a      	subs	r2, r3, #1
 80010f6:	9201      	str	r2, [sp, #4]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d1f9      	bne.n	80010f0 <HAL_RCC_OscConfig+0x164>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010fc:	6823      	ldr	r3, [r4, #0]
 80010fe:	075d      	lsls	r5, r3, #29
 8001100:	d4b3      	bmi.n	800106a <HAL_RCC_OscConfig+0xde>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001102:	69e3      	ldr	r3, [r4, #28]
 8001104:	b1c3      	cbz	r3, 8001138 <HAL_RCC_OscConfig+0x1ac>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001106:	4d40      	ldr	r5, [pc, #256]	@ (8001208 <HAL_RCC_OscConfig+0x27c>)
 8001108:	686a      	ldr	r2, [r5, #4]
 800110a:	f002 020c 	and.w	r2, r2, #12
 800110e:	2a08      	cmp	r2, #8
 8001110:	f000 80cd 	beq.w	80012ae <HAL_RCC_OscConfig+0x322>
        __HAL_RCC_PLL_DISABLE();
 8001114:	2200      	movs	r2, #0
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001116:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 8001118:	4b3c      	ldr	r3, [pc, #240]	@ (800120c <HAL_RCC_OscConfig+0x280>)
 800111a:	661a      	str	r2, [r3, #96]	@ 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800111c:	f000 80ed 	beq.w	80012fa <HAL_RCC_OscConfig+0x36e>
        tickstart = HAL_GetTick();
 8001120:	f7ff fcac 	bl	8000a7c <HAL_GetTick>
 8001124:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001126:	e004      	b.n	8001132 <HAL_RCC_OscConfig+0x1a6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001128:	f7ff fca8 	bl	8000a7c <HAL_GetTick>
 800112c:	1b00      	subs	r0, r0, r4
 800112e:	2802      	cmp	r0, #2
 8001130:	d850      	bhi.n	80011d4 <HAL_RCC_OscConfig+0x248>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001132:	682b      	ldr	r3, [r5, #0]
 8001134:	019b      	lsls	r3, r3, #6
 8001136:	d4f7      	bmi.n	8001128 <HAL_RCC_OscConfig+0x19c>
  return HAL_OK;
 8001138:	2000      	movs	r0, #0
}
 800113a:	b002      	add	sp, #8
 800113c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001140:	6852      	ldr	r2, [r2, #4]
 8001142:	03d6      	lsls	r6, r2, #15
 8001144:	f53f af70 	bmi.w	8001028 <HAL_RCC_OscConfig+0x9c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001148:	4a2f      	ldr	r2, [pc, #188]	@ (8001208 <HAL_RCC_OscConfig+0x27c>)
 800114a:	6812      	ldr	r2, [r2, #0]
 800114c:	0795      	lsls	r5, r2, #30
 800114e:	d525      	bpl.n	800119c <HAL_RCC_OscConfig+0x210>
 8001150:	6922      	ldr	r2, [r4, #16]
 8001152:	2a01      	cmp	r2, #1
 8001154:	d022      	beq.n	800119c <HAL_RCC_OscConfig+0x210>
    return HAL_ERROR;
 8001156:	2001      	movs	r0, #1
 8001158:	e7ef      	b.n	800113a <HAL_RCC_OscConfig+0x1ae>
      __HAL_RCC_LSI_DISABLE();
 800115a:	4a2c      	ldr	r2, [pc, #176]	@ (800120c <HAL_RCC_OscConfig+0x280>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800115c:	4e2a      	ldr	r6, [pc, #168]	@ (8001208 <HAL_RCC_OscConfig+0x27c>)
      __HAL_RCC_LSI_DISABLE();
 800115e:	f8c2 3480 	str.w	r3, [r2, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 8001162:	f7ff fc8b 	bl	8000a7c <HAL_GetTick>
 8001166:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001168:	e004      	b.n	8001174 <HAL_RCC_OscConfig+0x1e8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800116a:	f7ff fc87 	bl	8000a7c <HAL_GetTick>
 800116e:	1b40      	subs	r0, r0, r5
 8001170:	2802      	cmp	r0, #2
 8001172:	d82f      	bhi.n	80011d4 <HAL_RCC_OscConfig+0x248>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001174:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 8001176:	079f      	lsls	r7, r3, #30
 8001178:	d4f7      	bmi.n	800116a <HAL_RCC_OscConfig+0x1de>
 800117a:	e7bf      	b.n	80010fc <HAL_RCC_OscConfig+0x170>
    FlagStatus       pwrclkchanged = RESET;
 800117c:	2500      	movs	r5, #0
 800117e:	e783      	b.n	8001088 <HAL_RCC_OscConfig+0xfc>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001180:	684a      	ldr	r2, [r1, #4]
 8001182:	03d0      	lsls	r0, r2, #15
 8001184:	f57f af19 	bpl.w	8000fba <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001188:	4a1f      	ldr	r2, [pc, #124]	@ (8001208 <HAL_RCC_OscConfig+0x27c>)
 800118a:	6812      	ldr	r2, [r2, #0]
 800118c:	0391      	lsls	r1, r2, #14
 800118e:	f57f af3d 	bpl.w	800100c <HAL_RCC_OscConfig+0x80>
 8001192:	6862      	ldr	r2, [r4, #4]
 8001194:	2a00      	cmp	r2, #0
 8001196:	f47f af39 	bne.w	800100c <HAL_RCC_OscConfig+0x80>
 800119a:	e7dc      	b.n	8001156 <HAL_RCC_OscConfig+0x1ca>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800119c:	491a      	ldr	r1, [pc, #104]	@ (8001208 <HAL_RCC_OscConfig+0x27c>)
 800119e:	6960      	ldr	r0, [r4, #20]
 80011a0:	680a      	ldr	r2, [r1, #0]
 80011a2:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 80011a6:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 80011aa:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011ac:	071a      	lsls	r2, r3, #28
 80011ae:	f57f af5a 	bpl.w	8001066 <HAL_RCC_OscConfig+0xda>
 80011b2:	e782      	b.n	80010ba <HAL_RCC_OscConfig+0x12e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011b4:	6833      	ldr	r3, [r6, #0]
 80011b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011ba:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80011bc:	f7ff fc5e 	bl	8000a7c <HAL_GetTick>
 80011c0:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011c2:	6833      	ldr	r3, [r6, #0]
 80011c4:	05da      	lsls	r2, r3, #23
 80011c6:	f53f af64 	bmi.w	8001092 <HAL_RCC_OscConfig+0x106>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011ca:	f7ff fc57 	bl	8000a7c <HAL_GetTick>
 80011ce:	1bc0      	subs	r0, r0, r7
 80011d0:	2864      	cmp	r0, #100	@ 0x64
 80011d2:	d9f6      	bls.n	80011c2 <HAL_RCC_OscConfig+0x236>
            return HAL_TIMEOUT;
 80011d4:	2003      	movs	r0, #3
}
 80011d6:	b002      	add	sp, #8
 80011d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011dc:	4d0a      	ldr	r5, [pc, #40]	@ (8001208 <HAL_RCC_OscConfig+0x27c>)
 80011de:	682b      	ldr	r3, [r5, #0]
 80011e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80011e4:	602b      	str	r3, [r5, #0]
 80011e6:	682b      	ldr	r3, [r5, #0]
 80011e8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80011ec:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80011ee:	f7ff fc45 	bl	8000a7c <HAL_GetTick>
 80011f2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011f4:	e004      	b.n	8001200 <HAL_RCC_OscConfig+0x274>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011f6:	f7ff fc41 	bl	8000a7c <HAL_GetTick>
 80011fa:	1b80      	subs	r0, r0, r6
 80011fc:	2864      	cmp	r0, #100	@ 0x64
 80011fe:	d8e9      	bhi.n	80011d4 <HAL_RCC_OscConfig+0x248>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001200:	682b      	ldr	r3, [r5, #0]
 8001202:	039b      	lsls	r3, r3, #14
 8001204:	d4f7      	bmi.n	80011f6 <HAL_RCC_OscConfig+0x26a>
 8001206:	e700      	b.n	800100a <HAL_RCC_OscConfig+0x7e>
 8001208:	40021000 	.word	0x40021000
 800120c:	42420000 	.word	0x42420000
 8001210:	40007000 	.word	0x40007000
 8001214:	20000000 	.word	0x20000000
 8001218:	10624dd3 	.word	0x10624dd3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800121c:	4e50      	ldr	r6, [pc, #320]	@ (8001360 <HAL_RCC_OscConfig+0x3d4>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800121e:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001222:	6a33      	ldr	r3, [r6, #32]
 8001224:	f023 0301 	bic.w	r3, r3, #1
 8001228:	6233      	str	r3, [r6, #32]
 800122a:	6a33      	ldr	r3, [r6, #32]
 800122c:	f023 0304 	bic.w	r3, r3, #4
 8001230:	6233      	str	r3, [r6, #32]
      tickstart = HAL_GetTick();
 8001232:	f7ff fc23 	bl	8000a7c <HAL_GetTick>
 8001236:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001238:	e004      	b.n	8001244 <HAL_RCC_OscConfig+0x2b8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800123a:	f7ff fc1f 	bl	8000a7c <HAL_GetTick>
 800123e:	1bc0      	subs	r0, r0, r7
 8001240:	4540      	cmp	r0, r8
 8001242:	d8c7      	bhi.n	80011d4 <HAL_RCC_OscConfig+0x248>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001244:	6a33      	ldr	r3, [r6, #32]
 8001246:	0798      	lsls	r0, r3, #30
 8001248:	d4f7      	bmi.n	800123a <HAL_RCC_OscConfig+0x2ae>
    if (pwrclkchanged == SET)
 800124a:	2d00      	cmp	r5, #0
 800124c:	f43f af59 	beq.w	8001102 <HAL_RCC_OscConfig+0x176>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001250:	4a43      	ldr	r2, [pc, #268]	@ (8001360 <HAL_RCC_OscConfig+0x3d4>)
 8001252:	69d3      	ldr	r3, [r2, #28]
 8001254:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001258:	61d3      	str	r3, [r2, #28]
 800125a:	e752      	b.n	8001102 <HAL_RCC_OscConfig+0x176>
        __HAL_RCC_HSI_DISABLE();
 800125c:	4a41      	ldr	r2, [pc, #260]	@ (8001364 <HAL_RCC_OscConfig+0x3d8>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800125e:	4e40      	ldr	r6, [pc, #256]	@ (8001360 <HAL_RCC_OscConfig+0x3d4>)
        __HAL_RCC_HSI_DISABLE();
 8001260:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001262:	f7ff fc0b 	bl	8000a7c <HAL_GetTick>
 8001266:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001268:	e004      	b.n	8001274 <HAL_RCC_OscConfig+0x2e8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800126a:	f7ff fc07 	bl	8000a7c <HAL_GetTick>
 800126e:	1b40      	subs	r0, r0, r5
 8001270:	2802      	cmp	r0, #2
 8001272:	d8af      	bhi.n	80011d4 <HAL_RCC_OscConfig+0x248>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001274:	6833      	ldr	r3, [r6, #0]
 8001276:	0799      	lsls	r1, r3, #30
 8001278:	d4f7      	bmi.n	800126a <HAL_RCC_OscConfig+0x2de>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800127a:	6823      	ldr	r3, [r4, #0]
 800127c:	e6f1      	b.n	8001062 <HAL_RCC_OscConfig+0xd6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800127e:	4a38      	ldr	r2, [pc, #224]	@ (8001360 <HAL_RCC_OscConfig+0x3d4>)
 8001280:	6a13      	ldr	r3, [r2, #32]
 8001282:	f043 0301 	orr.w	r3, r3, #1
 8001286:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 8001288:	f7ff fbf8 	bl	8000a7c <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800128c:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8001290:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001292:	4f33      	ldr	r7, [pc, #204]	@ (8001360 <HAL_RCC_OscConfig+0x3d4>)
 8001294:	e004      	b.n	80012a0 <HAL_RCC_OscConfig+0x314>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001296:	f7ff fbf1 	bl	8000a7c <HAL_GetTick>
 800129a:	1b80      	subs	r0, r0, r6
 800129c:	4540      	cmp	r0, r8
 800129e:	d899      	bhi.n	80011d4 <HAL_RCC_OscConfig+0x248>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012a0:	6a3b      	ldr	r3, [r7, #32]
 80012a2:	079b      	lsls	r3, r3, #30
 80012a4:	d5f7      	bpl.n	8001296 <HAL_RCC_OscConfig+0x30a>
    if (pwrclkchanged == SET)
 80012a6:	2d00      	cmp	r5, #0
 80012a8:	f43f af2b 	beq.w	8001102 <HAL_RCC_OscConfig+0x176>
 80012ac:	e7d0      	b.n	8001250 <HAL_RCC_OscConfig+0x2c4>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	f43f af51 	beq.w	8001156 <HAL_RCC_OscConfig+0x1ca>
        pll_config = RCC->CFGR;
 80012b4:	686b      	ldr	r3, [r5, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012b6:	6a22      	ldr	r2, [r4, #32]
 80012b8:	f403 3180 	and.w	r1, r3, #65536	@ 0x10000
 80012bc:	4291      	cmp	r1, r2
 80012be:	f47f af4a 	bne.w	8001156 <HAL_RCC_OscConfig+0x1ca>
 80012c2:	6a60      	ldr	r0, [r4, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80012c4:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012c8:	1a18      	subs	r0, r3, r0
 80012ca:	bf18      	it	ne
 80012cc:	2001      	movne	r0, #1
 80012ce:	e734      	b.n	800113a <HAL_RCC_OscConfig+0x1ae>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012d0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80012d4:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80012de:	601a      	str	r2, [r3, #0]
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80012e6:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012e8:	e681      	b.n	8000fee <HAL_RCC_OscConfig+0x62>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012ea:	f042 0204 	orr.w	r2, r2, #4
 80012ee:	621a      	str	r2, [r3, #32]
 80012f0:	6a1a      	ldr	r2, [r3, #32]
 80012f2:	f042 0201 	orr.w	r2, r2, #1
 80012f6:	621a      	str	r2, [r3, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012f8:	e7c6      	b.n	8001288 <HAL_RCC_OscConfig+0x2fc>
        tickstart = HAL_GetTick();
 80012fa:	f7ff fbbf 	bl	8000a7c <HAL_GetTick>
 80012fe:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001300:	e005      	b.n	800130e <HAL_RCC_OscConfig+0x382>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001302:	f7ff fbbb 	bl	8000a7c <HAL_GetTick>
 8001306:	1b80      	subs	r0, r0, r6
 8001308:	2802      	cmp	r0, #2
 800130a:	f63f af63 	bhi.w	80011d4 <HAL_RCC_OscConfig+0x248>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800130e:	682b      	ldr	r3, [r5, #0]
 8001310:	0199      	lsls	r1, r3, #6
 8001312:	d4f6      	bmi.n	8001302 <HAL_RCC_OscConfig+0x376>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001314:	6a23      	ldr	r3, [r4, #32]
 8001316:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800131a:	d105      	bne.n	8001328 <HAL_RCC_OscConfig+0x39c>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800131c:	686a      	ldr	r2, [r5, #4]
 800131e:	68a1      	ldr	r1, [r4, #8]
 8001320:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8001324:	430a      	orrs	r2, r1
 8001326:	606a      	str	r2, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001328:	2001      	movs	r0, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800132a:	4d0d      	ldr	r5, [pc, #52]	@ (8001360 <HAL_RCC_OscConfig+0x3d4>)
 800132c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800132e:	686a      	ldr	r2, [r5, #4]
 8001330:	430b      	orrs	r3, r1
 8001332:	f422 1274 	bic.w	r2, r2, #3997696	@ 0x3d0000
        __HAL_RCC_PLL_ENABLE();
 8001336:	490b      	ldr	r1, [pc, #44]	@ (8001364 <HAL_RCC_OscConfig+0x3d8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001338:	4313      	orrs	r3, r2
 800133a:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800133c:	6608      	str	r0, [r1, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800133e:	f7ff fb9d 	bl	8000a7c <HAL_GetTick>
 8001342:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001344:	e005      	b.n	8001352 <HAL_RCC_OscConfig+0x3c6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001346:	f7ff fb99 	bl	8000a7c <HAL_GetTick>
 800134a:	1b00      	subs	r0, r0, r4
 800134c:	2802      	cmp	r0, #2
 800134e:	f63f af41 	bhi.w	80011d4 <HAL_RCC_OscConfig+0x248>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001352:	682b      	ldr	r3, [r5, #0]
 8001354:	019a      	lsls	r2, r3, #6
 8001356:	d5f6      	bpl.n	8001346 <HAL_RCC_OscConfig+0x3ba>
 8001358:	e6ee      	b.n	8001138 <HAL_RCC_OscConfig+0x1ac>
    return HAL_ERROR;
 800135a:	2001      	movs	r0, #1
}
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop
 8001360:	40021000 	.word	0x40021000
 8001364:	42420000 	.word	0x42420000

08001368 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8001368:	2800      	cmp	r0, #0
 800136a:	f000 80a1 	beq.w	80014b0 <HAL_RCC_ClockConfig+0x148>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800136e:	4a56      	ldr	r2, [pc, #344]	@ (80014c8 <HAL_RCC_ClockConfig+0x160>)
{
 8001370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001374:	6813      	ldr	r3, [r2, #0]
 8001376:	4604      	mov	r4, r0
 8001378:	f003 0307 	and.w	r3, r3, #7
 800137c:	428b      	cmp	r3, r1
 800137e:	460d      	mov	r5, r1
 8001380:	d20c      	bcs.n	800139c <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001382:	6813      	ldr	r3, [r2, #0]
 8001384:	f023 0307 	bic.w	r3, r3, #7
 8001388:	430b      	orrs	r3, r1
 800138a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800138c:	6813      	ldr	r3, [r2, #0]
 800138e:	f003 0307 	and.w	r3, r3, #7
 8001392:	428b      	cmp	r3, r1
 8001394:	d002      	beq.n	800139c <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8001396:	2001      	movs	r0, #1
}
 8001398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800139c:	6823      	ldr	r3, [r4, #0]
 800139e:	079e      	lsls	r6, r3, #30
 80013a0:	d514      	bpl.n	80013cc <HAL_RCC_ClockConfig+0x64>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013a2:	0758      	lsls	r0, r3, #29
 80013a4:	d504      	bpl.n	80013b0 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80013a6:	4949      	ldr	r1, [pc, #292]	@ (80014cc <HAL_RCC_ClockConfig+0x164>)
 80013a8:	684a      	ldr	r2, [r1, #4]
 80013aa:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 80013ae:	604a      	str	r2, [r1, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013b0:	0719      	lsls	r1, r3, #28
 80013b2:	d504      	bpl.n	80013be <HAL_RCC_ClockConfig+0x56>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80013b4:	4945      	ldr	r1, [pc, #276]	@ (80014cc <HAL_RCC_ClockConfig+0x164>)
 80013b6:	684a      	ldr	r2, [r1, #4]
 80013b8:	f442 5260 	orr.w	r2, r2, #14336	@ 0x3800
 80013bc:	604a      	str	r2, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013be:	4943      	ldr	r1, [pc, #268]	@ (80014cc <HAL_RCC_ClockConfig+0x164>)
 80013c0:	68a0      	ldr	r0, [r4, #8]
 80013c2:	684a      	ldr	r2, [r1, #4]
 80013c4:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 80013c8:	4302      	orrs	r2, r0
 80013ca:	604a      	str	r2, [r1, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013cc:	07da      	lsls	r2, r3, #31
 80013ce:	d520      	bpl.n	8001412 <HAL_RCC_ClockConfig+0xaa>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013d0:	6862      	ldr	r2, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013d2:	4b3e      	ldr	r3, [pc, #248]	@ (80014cc <HAL_RCC_ClockConfig+0x164>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013d4:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013d6:	681b      	ldr	r3, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013d8:	d06c      	beq.n	80014b4 <HAL_RCC_ClockConfig+0x14c>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013da:	2a02      	cmp	r2, #2
 80013dc:	d065      	beq.n	80014aa <HAL_RCC_ClockConfig+0x142>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013de:	079e      	lsls	r6, r3, #30
 80013e0:	d5d9      	bpl.n	8001396 <HAL_RCC_ClockConfig+0x2e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013e2:	4e3a      	ldr	r6, [pc, #232]	@ (80014cc <HAL_RCC_ClockConfig+0x164>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013e4:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013e8:	6873      	ldr	r3, [r6, #4]
 80013ea:	f023 0303 	bic.w	r3, r3, #3
 80013ee:	4313      	orrs	r3, r2
 80013f0:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80013f2:	f7ff fb43 	bl	8000a7c <HAL_GetTick>
 80013f6:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013f8:	e004      	b.n	8001404 <HAL_RCC_ClockConfig+0x9c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013fa:	f7ff fb3f 	bl	8000a7c <HAL_GetTick>
 80013fe:	1bc0      	subs	r0, r0, r7
 8001400:	4540      	cmp	r0, r8
 8001402:	d85a      	bhi.n	80014ba <HAL_RCC_ClockConfig+0x152>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001404:	6873      	ldr	r3, [r6, #4]
 8001406:	6862      	ldr	r2, [r4, #4]
 8001408:	f003 030c 	and.w	r3, r3, #12
 800140c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001410:	d1f3      	bne.n	80013fa <HAL_RCC_ClockConfig+0x92>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001412:	4a2d      	ldr	r2, [pc, #180]	@ (80014c8 <HAL_RCC_ClockConfig+0x160>)
 8001414:	6813      	ldr	r3, [r2, #0]
 8001416:	f003 0307 	and.w	r3, r3, #7
 800141a:	42ab      	cmp	r3, r5
 800141c:	d909      	bls.n	8001432 <HAL_RCC_ClockConfig+0xca>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800141e:	6813      	ldr	r3, [r2, #0]
 8001420:	f023 0307 	bic.w	r3, r3, #7
 8001424:	432b      	orrs	r3, r5
 8001426:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001428:	6813      	ldr	r3, [r2, #0]
 800142a:	f003 0307 	and.w	r3, r3, #7
 800142e:	42ab      	cmp	r3, r5
 8001430:	d1b1      	bne.n	8001396 <HAL_RCC_ClockConfig+0x2e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001432:	6823      	ldr	r3, [r4, #0]
 8001434:	0758      	lsls	r0, r3, #29
 8001436:	d506      	bpl.n	8001446 <HAL_RCC_ClockConfig+0xde>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001438:	4924      	ldr	r1, [pc, #144]	@ (80014cc <HAL_RCC_ClockConfig+0x164>)
 800143a:	68e0      	ldr	r0, [r4, #12]
 800143c:	684a      	ldr	r2, [r1, #4]
 800143e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8001442:	4302      	orrs	r2, r0
 8001444:	604a      	str	r2, [r1, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001446:	0719      	lsls	r1, r3, #28
 8001448:	d507      	bpl.n	800145a <HAL_RCC_ClockConfig+0xf2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800144a:	4a20      	ldr	r2, [pc, #128]	@ (80014cc <HAL_RCC_ClockConfig+0x164>)
 800144c:	6921      	ldr	r1, [r4, #16]
 800144e:	6853      	ldr	r3, [r2, #4]
 8001450:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8001454:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001458:	6053      	str	r3, [r2, #4]
  tmpreg = RCC->CFGR;
 800145a:	491c      	ldr	r1, [pc, #112]	@ (80014cc <HAL_RCC_ClockConfig+0x164>)
 800145c:	684a      	ldr	r2, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800145e:	f002 030c 	and.w	r3, r2, #12
 8001462:	2b08      	cmp	r3, #8
 8001464:	d010      	beq.n	8001488 <HAL_RCC_ClockConfig+0x120>
      sysclockfreq = HSE_VALUE;
 8001466:	4b1a      	ldr	r3, [pc, #104]	@ (80014d0 <HAL_RCC_ClockConfig+0x168>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001468:	4a18      	ldr	r2, [pc, #96]	@ (80014cc <HAL_RCC_ClockConfig+0x164>)
 800146a:	481a      	ldr	r0, [pc, #104]	@ (80014d4 <HAL_RCC_ClockConfig+0x16c>)
 800146c:	6852      	ldr	r2, [r2, #4]
  HAL_InitTick(uwTickPrio);
 800146e:	491a      	ldr	r1, [pc, #104]	@ (80014d8 <HAL_RCC_ClockConfig+0x170>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001470:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8001474:	5c80      	ldrb	r0, [r0, r2]
 8001476:	4a19      	ldr	r2, [pc, #100]	@ (80014dc <HAL_RCC_ClockConfig+0x174>)
 8001478:	40c3      	lsrs	r3, r0
  HAL_InitTick(uwTickPrio);
 800147a:	6808      	ldr	r0, [r1, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800147c:	6013      	str	r3, [r2, #0]
  HAL_InitTick(uwTickPrio);
 800147e:	f7ff fabb 	bl	80009f8 <HAL_InitTick>
  return HAL_OK;
 8001482:	2000      	movs	r0, #0
}
 8001484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001488:	4815      	ldr	r0, [pc, #84]	@ (80014e0 <HAL_RCC_ClockConfig+0x178>)
 800148a:	f3c2 4383 	ubfx	r3, r2, #18, #4
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800148e:	03d2      	lsls	r2, r2, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001490:	5cc3      	ldrb	r3, [r0, r3]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001492:	d514      	bpl.n	80014be <HAL_RCC_ClockConfig+0x156>
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001494:	480e      	ldr	r0, [pc, #56]	@ (80014d0 <HAL_RCC_ClockConfig+0x168>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001496:	684a      	ldr	r2, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001498:	fb00 f303 	mul.w	r3, r0, r3
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800149c:	4911      	ldr	r1, [pc, #68]	@ (80014e4 <HAL_RCC_ClockConfig+0x17c>)
 800149e:	f3c2 4240 	ubfx	r2, r2, #17, #1
 80014a2:	5c8a      	ldrb	r2, [r1, r2]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80014a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80014a8:	e7de      	b.n	8001468 <HAL_RCC_ClockConfig+0x100>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014aa:	019f      	lsls	r7, r3, #6
 80014ac:	d499      	bmi.n	80013e2 <HAL_RCC_ClockConfig+0x7a>
 80014ae:	e772      	b.n	8001396 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 80014b0:	2001      	movs	r0, #1
}
 80014b2:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014b4:	039b      	lsls	r3, r3, #14
 80014b6:	d494      	bmi.n	80013e2 <HAL_RCC_ClockConfig+0x7a>
 80014b8:	e76d      	b.n	8001396 <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 80014ba:	2003      	movs	r0, #3
 80014bc:	e76c      	b.n	8001398 <HAL_RCC_ClockConfig+0x30>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80014be:	4a0a      	ldr	r2, [pc, #40]	@ (80014e8 <HAL_RCC_ClockConfig+0x180>)
 80014c0:	fb02 f303 	mul.w	r3, r2, r3
 80014c4:	e7d0      	b.n	8001468 <HAL_RCC_ClockConfig+0x100>
 80014c6:	bf00      	nop
 80014c8:	40022000 	.word	0x40022000
 80014cc:	40021000 	.word	0x40021000
 80014d0:	007a1200 	.word	0x007a1200
 80014d4:	080018c4 	.word	0x080018c4
 80014d8:	20000008 	.word	0x20000008
 80014dc:	20000000 	.word	0x20000000
 80014e0:	080018d8 	.word	0x080018d8
 80014e4:	080018d4 	.word	0x080018d4
 80014e8:	003d0900 	.word	0x003d0900

080014ec <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80014ec:	2800      	cmp	r0, #0
 80014ee:	d066      	beq.n	80015be <HAL_TIM_Base_Init+0xd2>
{
 80014f0:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80014f2:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80014f6:	4604      	mov	r4, r0
 80014f8:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d059      	beq.n	80015b4 <HAL_TIM_Base_Init+0xc8>
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001500:	2302      	movs	r3, #2

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001502:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001504:	4e2f      	ldr	r6, [pc, #188]	@ (80015c4 <HAL_TIM_Base_Init+0xd8>)
  htim->State = HAL_TIM_STATE_BUSY;
 8001506:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800150a:	42b2      	cmp	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800150c:	69a5      	ldr	r5, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800150e:	68e0      	ldr	r0, [r4, #12]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001510:	6861      	ldr	r1, [r4, #4]
  tmpcr1 = TIMx->CR1;
 8001512:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001514:	d030      	beq.n	8001578 <HAL_TIM_Base_Init+0x8c>
 8001516:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800151a:	d02d      	beq.n	8001578 <HAL_TIM_Base_Init+0x8c>
 800151c:	f5a6 3694 	sub.w	r6, r6, #75776	@ 0x12800
 8001520:	42b2      	cmp	r2, r6
 8001522:	d03e      	beq.n	80015a2 <HAL_TIM_Base_Init+0xb6>
 8001524:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8001528:	42b2      	cmp	r2, r6
 800152a:	d03a      	beq.n	80015a2 <HAL_TIM_Base_Init+0xb6>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800152c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001530:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8001532:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001534:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001536:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001538:	2301      	movs	r3, #1
 800153a:	6153      	str	r3, [r2, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800153c:	6913      	ldr	r3, [r2, #16]
 800153e:	07db      	lsls	r3, r3, #31
 8001540:	d503      	bpl.n	800154a <HAL_TIM_Base_Init+0x5e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001542:	6913      	ldr	r3, [r2, #16]
 8001544:	f023 0301 	bic.w	r3, r3, #1
 8001548:	6113      	str	r3, [r2, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800154a:	2301      	movs	r3, #1
 800154c:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001550:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8001554:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8001558:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800155c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001560:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001564:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001568:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800156c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8001570:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8001574:	2000      	movs	r0, #0
}
 8001576:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr1 |= Structure->CounterMode;
 8001578:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800157a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800157e:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001580:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001582:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001586:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001588:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800158c:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800158e:	6013      	str	r3, [r2, #0]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001590:	4b0c      	ldr	r3, [pc, #48]	@ (80015c4 <HAL_TIM_Base_Init+0xd8>)
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001592:	62d0      	str	r0, [r2, #44]	@ 0x2c
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001594:	429a      	cmp	r2, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8001596:	bf08      	it	eq
 8001598:	6963      	ldreq	r3, [r4, #20]
  TIMx->PSC = Structure->Prescaler;
 800159a:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800159c:	bf08      	it	eq
 800159e:	6313      	streq	r3, [r2, #48]	@ 0x30
 80015a0:	e7ca      	b.n	8001538 <HAL_TIM_Base_Init+0x4c>
    tmpcr1 |= Structure->CounterMode;
 80015a2:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80015a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80015a8:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80015aa:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 80015ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80015b0:	4333      	orrs	r3, r6
 80015b2:	e7bb      	b.n	800152c <HAL_TIM_Base_Init+0x40>
    htim->Lock = HAL_UNLOCKED;
 80015b4:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80015b8:	f7ff f9ce 	bl	8000958 <HAL_TIM_Base_MspInit>
 80015bc:	e7a0      	b.n	8001500 <HAL_TIM_Base_Init+0x14>
    return HAL_ERROR;
 80015be:	2001      	movs	r0, #1
}
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop
 80015c4:	40012c00 	.word	0x40012c00

080015c8 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80015c8:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80015cc:	2a01      	cmp	r2, #1
 80015ce:	d06e      	beq.n	80016ae <HAL_TIM_ConfigClockSource+0xe6>
 80015d0:	4603      	mov	r3, r0
{
 80015d2:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 80015d4:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80015d6:	2402      	movs	r4, #2
  tmpsmcr = htim->Instance->SMCR;
 80015d8:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(htim);
 80015da:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80015de:	f883 403d 	strb.w	r4, [r3, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80015e2:	6894      	ldr	r4, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80015e4:	f424 447f 	bic.w	r4, r4, #65280	@ 0xff00
 80015e8:	f024 0477 	bic.w	r4, r4, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 80015ec:	6094      	str	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80015ee:	680c      	ldr	r4, [r1, #0]
 80015f0:	2c60      	cmp	r4, #96	@ 0x60
 80015f2:	d076      	beq.n	80016e2 <HAL_TIM_ConfigClockSource+0x11a>
 80015f4:	d811      	bhi.n	800161a <HAL_TIM_ConfigClockSource+0x52>
 80015f6:	2c40      	cmp	r4, #64	@ 0x40
 80015f8:	d05b      	beq.n	80016b2 <HAL_TIM_ConfigClockSource+0xea>
 80015fa:	d82e      	bhi.n	800165a <HAL_TIM_ConfigClockSource+0x92>
 80015fc:	2c20      	cmp	r4, #32
 80015fe:	d004      	beq.n	800160a <HAL_TIM_ConfigClockSource+0x42>
 8001600:	f200 8088 	bhi.w	8001714 <HAL_TIM_ConfigClockSource+0x14c>
 8001604:	f034 0110 	bics.w	r1, r4, #16
 8001608:	d11f      	bne.n	800164a <HAL_TIM_ConfigClockSource+0x82>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800160a:	6891      	ldr	r1, [r2, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800160c:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001610:	4321      	orrs	r1, r4
 8001612:	f041 0107 	orr.w	r1, r1, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001616:	6091      	str	r1, [r2, #8]
}
 8001618:	e016      	b.n	8001648 <HAL_TIM_ConfigClockSource+0x80>
  switch (sClockSourceConfig->ClockSource)
 800161a:	f5b4 5f80 	cmp.w	r4, #4096	@ 0x1000
 800161e:	d013      	beq.n	8001648 <HAL_TIM_ConfigClockSource+0x80>
 8001620:	f5b4 5f00 	cmp.w	r4, #8192	@ 0x2000
 8001624:	d033      	beq.n	800168e <HAL_TIM_ConfigClockSource+0xc6>
 8001626:	2c70      	cmp	r4, #112	@ 0x70
 8001628:	d10f      	bne.n	800164a <HAL_TIM_ConfigClockSource+0x82>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800162a:	e9d1 5001 	ldrd	r5, r0, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800162e:	6894      	ldr	r4, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001630:	4328      	orrs	r0, r5
 8001632:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001634:	f424 417f 	bic.w	r1, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001638:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
 800163c:	4308      	orrs	r0, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800163e:	6090      	str	r0, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 8001640:	6891      	ldr	r1, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001642:	f041 0177 	orr.w	r1, r1, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8001646:	6091      	str	r1, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001648:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800164a:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 800164c:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 800164e:	f883 103d 	strb.w	r1, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8001652:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8001656:	bc30      	pop	{r4, r5}
 8001658:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800165a:	2c50      	cmp	r4, #80	@ 0x50
 800165c:	d1f5      	bne.n	800164a <HAL_TIM_ConfigClockSource+0x82>
                               sClockSourceConfig->ClockPolarity,
 800165e:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8001660:	68cc      	ldr	r4, [r1, #12]
  tmpccer = TIMx->CCER;
 8001662:	6a11      	ldr	r1, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001664:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8001668:	4308      	orrs	r0, r1
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800166a:	6a11      	ldr	r1, [r2, #32]
 800166c:	f021 0101 	bic.w	r1, r1, #1
 8001670:	6211      	str	r1, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001672:	6991      	ldr	r1, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001674:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001678:	ea41 1104 	orr.w	r1, r1, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800167c:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 800167e:	6210      	str	r0, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8001680:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001682:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001686:	f041 0157 	orr.w	r1, r1, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 800168a:	6091      	str	r1, [r2, #8]
}
 800168c:	e7dc      	b.n	8001648 <HAL_TIM_ConfigClockSource+0x80>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800168e:	e9d1 5001 	ldrd	r5, r0, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8001692:	6894      	ldr	r4, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001694:	4328      	orrs	r0, r5
 8001696:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001698:	f424 417f 	bic.w	r1, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800169c:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
 80016a0:	4308      	orrs	r0, r1
  TIMx->SMCR = tmpsmcr;
 80016a2:	6090      	str	r0, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80016a4:	6891      	ldr	r1, [r2, #8]
 80016a6:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 80016aa:	6091      	str	r1, [r2, #8]
      break;
 80016ac:	e7cc      	b.n	8001648 <HAL_TIM_ConfigClockSource+0x80>
  __HAL_LOCK(htim);
 80016ae:	2002      	movs	r0, #2
}
 80016b0:	4770      	bx	lr
                               sClockSourceConfig->ClockPolarity,
 80016b2:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80016b4:	68cc      	ldr	r4, [r1, #12]
  tmpccer = TIMx->CCER;
 80016b6:	6a11      	ldr	r1, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80016b8:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 80016bc:	4308      	orrs	r0, r1
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80016be:	6a11      	ldr	r1, [r2, #32]
 80016c0:	f021 0101 	bic.w	r1, r1, #1
 80016c4:	6211      	str	r1, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 80016c6:	6991      	ldr	r1, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80016c8:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80016cc:	ea41 1104 	orr.w	r1, r1, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80016d0:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 80016d2:	6210      	str	r0, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 80016d4:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80016d6:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80016da:	f041 0147 	orr.w	r1, r1, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 80016de:	6091      	str	r1, [r2, #8]
}
 80016e0:	e7b2      	b.n	8001648 <HAL_TIM_ConfigClockSource+0x80>
                               sClockSourceConfig->ClockPolarity,
 80016e2:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80016e4:	68cc      	ldr	r4, [r1, #12]
  tmpccer = TIMx->CCER;
 80016e6:	6a11      	ldr	r1, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80016e8:	f021 01a0 	bic.w	r1, r1, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80016ec:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80016f0:	6a10      	ldr	r0, [r2, #32]
 80016f2:	f020 0010 	bic.w	r0, r0, #16
 80016f6:	6210      	str	r0, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 80016f8:	6990      	ldr	r0, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80016fa:	f420 4070 	bic.w	r0, r0, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80016fe:	ea40 3004 	orr.w	r0, r0, r4, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8001702:	6190      	str	r0, [r2, #24]
  TIMx->CCER = tmpccer;
 8001704:	6211      	str	r1, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8001706:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001708:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800170c:	f041 0167 	orr.w	r1, r1, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 8001710:	6091      	str	r1, [r2, #8]
}
 8001712:	e799      	b.n	8001648 <HAL_TIM_ConfigClockSource+0x80>
  switch (sClockSourceConfig->ClockSource)
 8001714:	2c30      	cmp	r4, #48	@ 0x30
 8001716:	f43f af78 	beq.w	800160a <HAL_TIM_ConfigClockSource+0x42>
 800171a:	e796      	b.n	800164a <HAL_TIM_ConfigClockSource+0x82>

0800171c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800171c:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8001720:	2a01      	cmp	r2, #1
 8001722:	d027      	beq.n	8001774 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 8001724:	4603      	mov	r3, r0

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001726:	2002      	movs	r0, #2

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001728:	681a      	ldr	r2, [r3, #0]
{
 800172a:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 800172c:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 8001730:	6850      	ldr	r0, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001732:	680c      	ldr	r4, [r1, #0]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001734:	4d10      	ldr	r5, [pc, #64]	@ (8001778 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
  tmpcr2 &= ~TIM_CR2_MMS;
 8001736:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800173a:	4320      	orrs	r0, r4
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800173c:	42aa      	cmp	r2, r5
  tmpsmcr = htim->Instance->SMCR;
 800173e:	6894      	ldr	r4, [r2, #8]
  htim->Instance->CR2 = tmpcr2;
 8001740:	6050      	str	r0, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001742:	d009      	beq.n	8001758 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8001744:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8001748:	d006      	beq.n	8001758 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 800174a:	480c      	ldr	r0, [pc, #48]	@ (800177c <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 800174c:	4282      	cmp	r2, r0
 800174e:	d003      	beq.n	8001758 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8001750:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8001754:	4282      	cmp	r2, r0
 8001756:	d104      	bne.n	8001762 <HAL_TIMEx_MasterConfigSynchronization+0x46>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001758:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800175a:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800175e:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001760:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8001762:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 8001764:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8001766:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_READY;
 800176a:	f883 103d 	strb.w	r1, [r3, #61]	@ 0x3d

  return HAL_OK;
 800176e:	4610      	mov	r0, r2
}
 8001770:	bc30      	pop	{r4, r5}
 8001772:	4770      	bx	lr
  __HAL_LOCK(htim);
 8001774:	2002      	movs	r0, #2
}
 8001776:	4770      	bx	lr
 8001778:	40012c00 	.word	0x40012c00
 800177c:	40000400 	.word	0x40000400

08001780 <memset>:
 8001780:	4603      	mov	r3, r0
 8001782:	4402      	add	r2, r0
 8001784:	4293      	cmp	r3, r2
 8001786:	d100      	bne.n	800178a <memset+0xa>
 8001788:	4770      	bx	lr
 800178a:	f803 1b01 	strb.w	r1, [r3], #1
 800178e:	e7f9      	b.n	8001784 <memset+0x4>

08001790 <__libc_init_array>:
 8001790:	b570      	push	{r4, r5, r6, lr}
 8001792:	2600      	movs	r6, #0
 8001794:	4d0c      	ldr	r5, [pc, #48]	@ (80017c8 <__libc_init_array+0x38>)
 8001796:	4c0d      	ldr	r4, [pc, #52]	@ (80017cc <__libc_init_array+0x3c>)
 8001798:	1b64      	subs	r4, r4, r5
 800179a:	10a4      	asrs	r4, r4, #2
 800179c:	42a6      	cmp	r6, r4
 800179e:	d109      	bne.n	80017b4 <__libc_init_array+0x24>
 80017a0:	f000 f828 	bl	80017f4 <_init>
 80017a4:	2600      	movs	r6, #0
 80017a6:	4d0a      	ldr	r5, [pc, #40]	@ (80017d0 <__libc_init_array+0x40>)
 80017a8:	4c0a      	ldr	r4, [pc, #40]	@ (80017d4 <__libc_init_array+0x44>)
 80017aa:	1b64      	subs	r4, r4, r5
 80017ac:	10a4      	asrs	r4, r4, #2
 80017ae:	42a6      	cmp	r6, r4
 80017b0:	d105      	bne.n	80017be <__libc_init_array+0x2e>
 80017b2:	bd70      	pop	{r4, r5, r6, pc}
 80017b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80017b8:	4798      	blx	r3
 80017ba:	3601      	adds	r6, #1
 80017bc:	e7ee      	b.n	800179c <__libc_init_array+0xc>
 80017be:	f855 3b04 	ldr.w	r3, [r5], #4
 80017c2:	4798      	blx	r3
 80017c4:	3601      	adds	r6, #1
 80017c6:	e7f2      	b.n	80017ae <__libc_init_array+0x1e>
 80017c8:	080018e8 	.word	0x080018e8
 80017cc:	080018e8 	.word	0x080018e8
 80017d0:	080018e8 	.word	0x080018e8
 80017d4:	080018ec 	.word	0x080018ec

080017d8 <memcpy>:
 80017d8:	440a      	add	r2, r1
 80017da:	4291      	cmp	r1, r2
 80017dc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80017e0:	d100      	bne.n	80017e4 <memcpy+0xc>
 80017e2:	4770      	bx	lr
 80017e4:	b510      	push	{r4, lr}
 80017e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80017ea:	4291      	cmp	r1, r2
 80017ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80017f0:	d1f9      	bne.n	80017e6 <memcpy+0xe>
 80017f2:	bd10      	pop	{r4, pc}

080017f4 <_init>:
 80017f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017f6:	bf00      	nop
 80017f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80017fa:	bc08      	pop	{r3}
 80017fc:	469e      	mov	lr, r3
 80017fe:	4770      	bx	lr

08001800 <_fini>:
 8001800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001802:	bf00      	nop
 8001804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001806:	bc08      	pop	{r3}
 8001808:	469e      	mov	lr, r3
 800180a:	4770      	bx	lr
