Analysis for QUEUE_SIZE = 3, ENQ_ENA = 1

Frequency: 100 MHz -> Synthesis: 10s -> 10s
Frequency: 100 MHz -> Implementation: 38s -> 38s
Frequency: 100 MHz -> Power: 0.457 W
Frequency: 100 MHz -> CLB LUTs Used: 75
Frequency: 100 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 100 MHz -> CLB Registers Used: 51
Frequency: 100 MHz -> CLB Registers Util%: 0.02 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 7.554 ns
Frequency: 100 MHz -> Achieved Frequency: 408.831 MHz


Frequency: 150 MHz -> Synthesis: 7s -> 7s
Frequency: 150 MHz -> Implementation: 35s -> 35s
Frequency: 150 MHz -> Power: 0.460 W
Frequency: 150 MHz -> CLB LUTs Used: 75
Frequency: 150 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 150 MHz -> CLB Registers Used: 51
Frequency: 150 MHz -> CLB Registers Util%: 0.02 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 3.859 ns
Frequency: 150 MHz -> Achieved Frequency: 356.168 MHz


Frequency: 200 MHz -> Synthesis: 6s -> 6s
Frequency: 200 MHz -> Implementation: 35s -> 35s
Frequency: 200 MHz -> Power: 0.463 W
Frequency: 200 MHz -> CLB LUTs Used: 75
Frequency: 200 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 200 MHz -> CLB Registers Used: 51
Frequency: 200 MHz -> CLB Registers Util%: 0.02 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 2.372 ns
Frequency: 200 MHz -> Achieved Frequency: 380.518 MHz


Frequency: 250 MHz -> Synthesis: 6s -> 6s
Frequency: 250 MHz -> Implementation: 35s -> 35s
Frequency: 250 MHz -> Power: 0.466 W
Frequency: 250 MHz -> CLB LUTs Used: 75
Frequency: 250 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 250 MHz -> CLB Registers Used: 51
Frequency: 250 MHz -> CLB Registers Util%: 0.02 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 1.195 ns
Frequency: 250 MHz -> Achieved Frequency: 356.506 MHz


Frequency: 300 MHz -> Synthesis: 7s -> 7s
Frequency: 300 MHz -> Implementation: 35s -> 35s
Frequency: 300 MHz -> Power: 0.469 W
Frequency: 300 MHz -> CLB LUTs Used: 75
Frequency: 300 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 300 MHz -> CLB Registers Used: 51
Frequency: 300 MHz -> CLB Registers Util%: 0.02 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 0.949 ns
Frequency: 300 MHz -> Achieved Frequency: 419.404 MHz


Frequency: 350 MHz -> Synthesis: 7s -> 7s
Frequency: 350 MHz -> Implementation: 36s -> 36s
Frequency: 350 MHz -> Power: 0.472 W
Frequency: 350 MHz -> CLB LUTs Used: 75
Frequency: 350 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 350 MHz -> CLB Registers Used: 51
Frequency: 350 MHz -> CLB Registers Util%: 0.02 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.586 ns
Frequency: 350 MHz -> Achieved Frequency: 440.307 MHz


Frequency: 400 MHz -> Synthesis: 8s -> 8s
Frequency: 400 MHz -> Implementation: 37s -> 37s
Frequency: 400 MHz -> Power: 0.475 W
Frequency: 400 MHz -> CLB LUTs Used: 75
Frequency: 400 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 400 MHz -> CLB Registers Used: 51
Frequency: 400 MHz -> CLB Registers Util%: 0.02 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.433 ns
Frequency: 400 MHz -> Achieved Frequency: 483.793 MHz


Frequency: 450 MHz -> Synthesis: 7s -> 7s
Frequency: 450 MHz -> Implementation: 38s -> 38s
Frequency: 450 MHz -> Power: 0.478 W
Frequency: 450 MHz -> CLB LUTs Used: 75
Frequency: 450 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 450 MHz -> CLB Registers Used: 51
Frequency: 450 MHz -> CLB Registers Util%: 0.02 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: 0.392 ns
Frequency: 450 MHz -> Achieved Frequency: 546.382 MHz


Frequency: 500 MHz -> Synthesis: 7s -> 7s
Frequency: 500 MHz -> Implementation: 53s -> 53s
Frequency: 500 MHz -> Power: 0.481 W
Frequency: 500 MHz -> CLB LUTs Used: 75
Frequency: 500 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 500 MHz -> CLB Registers Used: 51
Frequency: 500 MHz -> CLB Registers Util%: 0.02 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: 0.229 ns
Frequency: 500 MHz -> Achieved Frequency: 564.653 MHz


Frequency: 550 MHz -> Synthesis: 7s -> 7s
Frequency: 550 MHz -> Implementation: 44s -> 44s
Frequency: 550 MHz -> Power: 0.484 W
Frequency: 550 MHz -> CLB LUTs Used: 75
Frequency: 550 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 550 MHz -> CLB Registers Used: 51
Frequency: 550 MHz -> CLB Registers Util%: 0.02 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: 0.053 ns
Frequency: 550 MHz -> Achieved Frequency: 566.514 MHz


Frequency: 600 MHz -> Synthesis: 7s -> 7s
Frequency: 600 MHz -> Implementation: 55s -> 55s
Frequency: 600 MHz -> Power: 0.487 W
Frequency: 600 MHz -> CLB LUTs Used: 75
Frequency: 600 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 600 MHz -> CLB Registers Used: 51
Frequency: 600 MHz -> CLB Registers Util%: 0.02 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: -0.120 ns
Frequency: 600 MHz -> Achieved Frequency: 559.701 MHz


Frequency: 650 MHz -> Synthesis: 7s -> 7s
Frequency: 650 MHz -> Implementation: 50s -> 50s
Frequency: 650 MHz -> Power: 0.489 W
Frequency: 650 MHz -> CLB LUTs Used: 75
Frequency: 650 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 650 MHz -> CLB Registers Used: 51
Frequency: 650 MHz -> CLB Registers Util%: 0.02 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: -0.016 ns
Frequency: 650 MHz -> Achieved Frequency: 643.310 MHz


Frequency: 700 MHz -> Synthesis: 8s -> 8s
Frequency: 700 MHz -> Implementation: 47s -> 47s
Frequency: 700 MHz -> Power: 0.492 W
Frequency: 700 MHz -> CLB LUTs Used: 75
Frequency: 700 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 700 MHz -> CLB Registers Used: 51
Frequency: 700 MHz -> CLB Registers Util%: 0.02 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: 0.043 ns
Frequency: 700 MHz -> Achieved Frequency: 721.724 MHz


Frequency: 750 MHz -> Synthesis: 8s -> 8s
Frequency: 750 MHz -> Implementation: 49s -> 49s
Frequency: 750 MHz -> Power: 0.496 W
Frequency: 750 MHz -> CLB LUTs Used: 75
Frequency: 750 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 750 MHz -> CLB Registers Used: 51
Frequency: 750 MHz -> CLB Registers Util%: 0.02 %
Frequency: 750 MHz -> BRAM Util: 0
Frequency: 750 MHz -> BRAM Util%: 0.00 %
Frequency: 750 MHz -> WNS: -0.112 ns
Frequency: 750 MHz -> Achieved Frequency: 691.882 MHz


Frequency: 800 MHz -> Synthesis: 7s -> 7s
Frequency: 800 MHz -> Implementation: 1m 3s -> 63s
Frequency: 800 MHz -> Power: 0.499 W
Frequency: 800 MHz -> CLB LUTs Used: 76
Frequency: 800 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 800 MHz -> CLB Registers Used: 51
Frequency: 800 MHz -> CLB Registers Util%: 0.02 %
Frequency: 800 MHz -> BRAM Util: 0
Frequency: 800 MHz -> BRAM Util%: 0.00 %
Frequency: 800 MHz -> WNS: -0.201 ns
Frequency: 800 MHz -> Achieved Frequency: 689.180 MHz


