INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sim_1/new/receiver_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver_tb'
