design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/marwan/clear_signoff_final/openlane/sb_0__2_,sb_0__2_,sb_0__2_,flow completed,0h0m37s0ms,0h0m18s0ms,-2.0,0.013225,-1,24.48,486.13,-1,0,0,0,0,0,0,0,0,0,-1,-1,10097,1490,0.0,0.0,-1,0.0,-1,0.0,0.0,-1,0.0,-1,9288178.0,0.0,21.85,25.76,4.39,3.85,-1,348,548,348,548,0,0,0,141,0,0,0,0,0,0,0,0,-1,-1,-1,68,126,0,194,9693.230400000002,0.0002,6.33e-05,1.56e-06,0.000257,8.32e-05,1.94e-09,0.000298,9.92e-05,2.76e-09,2.76,11.0,90.9090909090909,10,AREA 0,5,50,1,25.990000000000002,23.310000000000002,0.6,0.3,sky130_fd_sc_hd,2,4
