#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x96e390 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x97dea0 .scope module, "tb" "tb" 3 102;
 .timescale -12 -12;
L_0x971110 .functor NOT 1, L_0x9c5790, C4<0>, C4<0>, C4<0>;
L_0x96c4b0 .functor XOR 1, L_0x9c53b0, L_0x9c54e0, C4<0>, C4<0>;
L_0x96c770 .functor XOR 1, L_0x96c4b0, L_0x9c5620, C4<0>, C4<0>;
v0x9b4220_0 .net *"_ivl_10", 0 0, L_0x9c5620;  1 drivers
v0x9b4320_0 .net *"_ivl_12", 0 0, L_0x96c770;  1 drivers
v0x9b4400_0 .net *"_ivl_2", 0 0, L_0x9c5310;  1 drivers
v0x9b44c0_0 .net *"_ivl_4", 0 0, L_0x9c53b0;  1 drivers
v0x9b45a0_0 .net *"_ivl_6", 0 0, L_0x9c54e0;  1 drivers
v0x9b46d0_0 .net *"_ivl_8", 0 0, L_0x96c4b0;  1 drivers
v0x9b47b0_0 .net "areset", 0 0, L_0x96c270;  1 drivers
v0x9b4850_0 .var "clk", 0 0;
v0x9b48f0_0 .net "in", 0 0, v0x9b3060_0;  1 drivers
v0x9b4a20_0 .net "out_dut", 0 0, v0x9b3d90_0;  1 drivers
v0x9b4ac0_0 .net "out_ref", 0 0, L_0x9c5180;  1 drivers
v0x9b4b60_0 .var/2u "stats1", 159 0;
v0x9b4c00_0 .var/2u "strobe", 0 0;
v0x9b4cc0_0 .net "tb_match", 0 0, L_0x9c5790;  1 drivers
v0x9b4d60_0 .net "tb_mismatch", 0 0, L_0x971110;  1 drivers
v0x9b4e00_0 .net "wavedrom_enable", 0 0, v0x9b32f0_0;  1 drivers
v0x9b4ed0_0 .net "wavedrom_title", 511 0, v0x9b3390_0;  1 drivers
L_0x9c5310 .concat [ 1 0 0 0], L_0x9c5180;
L_0x9c53b0 .concat [ 1 0 0 0], L_0x9c5180;
L_0x9c54e0 .concat [ 1 0 0 0], v0x9b3d90_0;
L_0x9c5620 .concat [ 1 0 0 0], L_0x9c5180;
L_0x9c5790 .cmp/eeq 1, L_0x9c5310, L_0x96c770;
S_0x97e030 .scope module, "good1" "reference_module" 3 143, 3 4 0, S_0x97dea0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "areset";
    .port_info 3 /OUTPUT 1 "out";
P_0x9780a0 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x9780e0 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
v0x970d00_0 .net *"_ivl_0", 31 0, L_0x9b4ff0;  1 drivers
L_0x7f1902c9a018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x970ff0_0 .net *"_ivl_3", 30 0, L_0x7f1902c9a018;  1 drivers
L_0x7f1902c9a060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x9711e0_0 .net/2u *"_ivl_4", 31 0, L_0x7f1902c9a060;  1 drivers
v0x96c2e0_0 .net "areset", 0 0, L_0x96c270;  alias, 1 drivers
v0x96c580_0 .net "clk", 0 0, v0x9b4850_0;  1 drivers
v0x96c840_0 .net "in", 0 0, v0x9b3060_0;  alias, 1 drivers
v0x96d040_0 .var "next", 0 0;
v0x9b1fc0_0 .net "out", 0 0, L_0x9c5180;  alias, 1 drivers
v0x9b2080_0 .var "state", 0 0;
E_0x97c150 .event posedge, v0x96c2e0_0, v0x96c580_0;
E_0x97ba40 .event anyedge, v0x9b2080_0, v0x96c840_0;
L_0x9b4ff0 .concat [ 1 31 0 0], v0x9b2080_0, L_0x7f1902c9a018;
L_0x9c5180 .cmp/eq 32, L_0x9b4ff0, L_0x7f1902c9a060;
S_0x9b2250 .scope module, "stim1" "stimulus_gen" 3 138, 3 32 0, S_0x97dea0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x96c270 .functor BUFZ 1, v0x9b3160_0, C4<0>, C4<0>, C4<0>;
v0x9b2ec0_0 .net "areset", 0 0, L_0x96c270;  alias, 1 drivers
v0x9b2f90_0 .net "clk", 0 0, v0x9b4850_0;  alias, 1 drivers
v0x9b3060_0 .var "in", 0 0;
v0x9b3160_0 .var "reset", 0 0;
v0x9b3200_0 .net "tb_match", 0 0, L_0x9c5790;  alias, 1 drivers
v0x9b32f0_0 .var "wavedrom_enable", 0 0;
v0x9b3390_0 .var "wavedrom_title", 511 0;
E_0x9649f0/0 .event negedge, v0x96c580_0;
E_0x9649f0/1 .event posedge, v0x96c580_0;
E_0x9649f0 .event/or E_0x9649f0/0, E_0x9649f0/1;
S_0x9b24f0 .scope task, "reset_test" "reset_test" 3 42, 3 42 0, S_0x9b2250;
 .timescale -12 -12;
v0x9b2700_0 .var/2u "arfail", 0 0;
v0x9b27e0_0 .var "async", 0 0;
v0x9b28a0_0 .var/2u "datafail", 0 0;
v0x9b2940_0 .var/2u "srfail", 0 0;
E_0x9944c0 .event posedge, v0x96c580_0;
E_0x9947e0 .event negedge, v0x96c580_0;
TD_tb.stim1.reset_test ;
    %wait E_0x9944c0;
    %wait E_0x9944c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9b3160_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9944c0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x9947e0;
    %load/vec4 v0x9b3200_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x9b28a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9b3160_0, 0;
    %wait E_0x9944c0;
    %load/vec4 v0x9b3200_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x9b2700_0, 0, 1;
    %wait E_0x9944c0;
    %load/vec4 v0x9b3200_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x9b2940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9b3160_0, 0;
    %load/vec4 v0x9b2940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 56 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x9b2700_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x9b27e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x9b28a0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x9b27e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 58 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x9b2a00 .scope task, "wavedrom_start" "wavedrom_start" 3 69, 3 69 0, S_0x9b2250;
 .timescale -12 -12;
v0x9b2c00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x9b2ce0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 72, 3 72 0, S_0x9b2250;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x9b3550 .scope module, "top_module1" "top_module" 3 149, 4 1 0, S_0x97dea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "areset";
    .port_info 3 /OUTPUT 1 "out";
P_0x9b3730 .param/l "A" 0 4 9, C4<0>;
P_0x9b3770 .param/l "B" 0 4 9, C4<1>;
v0x9b39e0_0 .net "areset", 0 0, L_0x96c270;  alias, 1 drivers
v0x9b3af0_0 .net "clk", 0 0, v0x9b4850_0;  alias, 1 drivers
v0x9b3c00_0 .net "in", 0 0, v0x9b3060_0;  alias, 1 drivers
v0x9b3cf0_0 .var "next_state", 0 0;
v0x9b3d90_0 .var "out", 0 0;
v0x9b3e80_0 .var "state", 0 0;
E_0x97bf60 .event anyedge, v0x9b3e80_0;
E_0x9b3980 .event anyedge, v0x9b3e80_0, v0x96c840_0;
S_0x9b3fc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 157, 3 157 0, S_0x97dea0;
 .timescale -12 -12;
E_0x9b41a0 .event anyedge, v0x9b4c00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x9b4c00_0;
    %nor/r;
    %assign/vec4 v0x9b4c00_0, 0;
    %wait E_0x9b41a0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x9b2250;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9b3160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9b3060_0, 0;
    %wait E_0x9944c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9b3160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9b3060_0, 0;
    %wait E_0x9944c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9b3060_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9b27e0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x9b24f0;
    %join;
    %wait E_0x9944c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9b3060_0, 0;
    %wait E_0x9944c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9b3060_0, 0;
    %wait E_0x9944c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9b3060_0, 0;
    %wait E_0x9944c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9b3060_0, 0;
    %wait E_0x9944c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9b3060_0, 0;
    %wait E_0x9947e0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x9b2ce0;
    %join;
    %pushi/vec4 200, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9649f0;
    %vpi_func 3 93 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x9b3060_0, 0;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x9b3160_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 97 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x97e030;
T_5 ;
Ewait_0 .event/or E_0x97ba40, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x9b2080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x96c840_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.3, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.4, 8;
T_5.3 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.4, 8;
 ; End of false expr.
    %blend;
T_5.4;
    %pad/s 1;
    %store/vec4 v0x96d040_0, 0, 1;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0x96c840_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %store/vec4 v0x96d040_0, 0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x97e030;
T_6 ;
    %wait E_0x97c150;
    %load/vec4 v0x96c2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9b2080_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x96d040_0;
    %assign/vec4 v0x9b2080_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x9b3550;
T_7 ;
    %wait E_0x9b3980;
    %load/vec4 v0x9b3e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9b3cf0_0, 0, 1;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x9b3c00_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %store/vec4 v0x9b3cf0_0, 0, 1;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0x9b3c00_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %store/vec4 v0x9b3cf0_0, 0, 1;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x9b3550;
T_8 ;
    %wait E_0x97c150;
    %load/vec4 v0x9b39e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9b3e80_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x9b3cf0_0;
    %assign/vec4 v0x9b3e80_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x9b3550;
T_9 ;
    %wait E_0x97bf60;
    %load/vec4 v0x9b3e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9b3d90_0, 0, 1;
    %jmp T_9.3;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9b3d90_0, 0, 1;
    %jmp T_9.3;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9b3d90_0, 0, 1;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x97dea0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9b4850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9b4c00_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x97dea0;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x9b4850_0;
    %inv;
    %store/vec4 v0x9b4850_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x97dea0;
T_12 ;
    %vpi_call/w 3 130 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 131 "$dumpvars", 32'sb00000000000000000000000000000001, v0x9b2f90_0, v0x9b4d60_0, v0x9b4850_0, v0x9b48f0_0, v0x9b47b0_0, v0x9b4ac0_0, v0x9b4a20_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x97dea0;
T_13 ;
    %load/vec4 v0x9b4b60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x9b4b60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x9b4b60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 167 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_13.1 ;
    %load/vec4 v0x9b4b60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x9b4b60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 169 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 170 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x9b4b60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x9b4b60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 171 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x97dea0;
T_14 ;
    %wait E_0x9649f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9b4b60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9b4b60_0, 4, 32;
    %load/vec4 v0x9b4cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x9b4b60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9b4b60_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9b4b60_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9b4b60_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x9b4ac0_0;
    %load/vec4 v0x9b4ac0_0;
    %load/vec4 v0x9b4a20_0;
    %xor;
    %load/vec4 v0x9b4ac0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x9b4b60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 186 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9b4b60_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x9b4b60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9b4b60_0, 4, 32;
T_14.4 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm1/fsm1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/fsm1/iter0/response52/top_module.sv";
