$date
	Fri Dec  3 20:12:37 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module CPU_testbench $end
$var wire 32 ! writedata [31:0] $end
$var wire 1 " write $end
$var wire 3 # state [2:0] $end
$var wire 32 $ register_v0 [31:0] $end
$var wire 32 % readdata_to_CPU [31:0] $end
$var wire 32 & readdata [31:0] $end
$var wire 1 ' read $end
$var wire 4 ( byteenable [3:0] $end
$var wire 32 ) address [31:0] $end
$var wire 1 * active $end
$var reg 1 + clk $end
$var reg 1 , reset $end
$var reg 1 - waitrequest $end
$var integer 32 . counter [31:0] $end
$scope module datapath $end
$var wire 1 + clk $end
$var wire 32 / register_v0 [31:0] $end
$var wire 1 , reset $end
$var wire 1 - waitrequest $end
$var wire 32 0 writedata_from_CPU [31:0] $end
$var wire 1 1 zero $end
$var wire 32 2 writedata [31:0] $end
$var wire 1 " write $end
$var wire 1 3 unsign $end
$var wire 3 4 state [2:0] $end
$var wire 32 5 readdata_to_CPU [31:0] $end
$var wire 32 6 readdata2 [31:0] $end
$var wire 32 7 readdata1 [31:0] $end
$var wire 32 8 readdata [31:0] $end
$var wire 5 9 readR2 [4:0] $end
$var wire 5 : readR1 [4:0] $end
$var wire 1 ' read $end
$var wire 32 ; pc_in [31:0] $end
$var wire 6 < instr31_26 [5:0] $end
$var wire 5 = instr25_21 [4:0] $end
$var wire 5 > instr20_16 [4:0] $end
$var wire 5 ? instr15_11 [4:0] $end
$var wire 16 @ instr15_0 [15:0] $end
$var wire 5 A instr10_6 [4:0] $end
$var wire 32 B full_instr [31:0] $end
$var wire 1 C fixed_shift $end
$var wire 4 D byteenable [3:0] $end
$var wire 32 E address [31:0] $end
$var wire 5 F Regmux2to1 [4:0] $end
$var wire 32 G RegWritemux2to1 [31:0] $end
$var wire 1 H RegWrite $end
$var wire 1 I RegDst $end
$var wire 1 J PCWriteCond $end
$var wire 1 K PCWrite $end
$var wire 2 L PCSource [1:0] $end
$var wire 32 M PC [31:0] $end
$var wire 1 N MemtoReg $end
$var wire 32 O LO [31:0] $end
$var wire 1 P IorD $end
$var wire 1 Q IRWrite $end
$var wire 32 R HI [31:0] $end
$var wire 32 S Decodemux2to1 [31:0] $end
$var wire 4 T ALUctl [3:0] $end
$var wire 32 U ALU_result [31:0] $end
$var wire 64 V ALU_MULTorDIV_result [63:0] $end
$var wire 2 W ALUSrcB [1:0] $end
$var wire 1 X ALUSrcA $end
$var wire 32 Y ALUB [31:0] $end
$var wire 32 Z ALUAmux2to1 [31:0] $end
$var reg 32 [ ALUOut [31:0] $end
$var reg 1 * active $end
$var reg 32 \ regA [31:0] $end
$var reg 32 ] regB [31:0] $end
$var reg 1 ^ stall $end
$scope module ALU $end
$var wire 32 _ a [31:0] $end
$var wire 5 ` instr10_6 [4:0] $end
$var wire 1 1 zero $end
$var wire 1 3 unsign $end
$var wire 1 C fixed_shift $end
$var wire 32 a b [31:0] $end
$var wire 33 b B_unsign [32:0] $end
$var wire 33 c A_unsign [32:0] $end
$var wire 4 d ALUOperation [3:0] $end
$var reg 64 e ALU_MULTorDIV_result [63:0] $end
$var reg 32 f ALU_result [31:0] $end
$var reg 66 g ALU_temp_MULTorDIV_result [65:0] $end
$var reg 33 h ALU_temp_result [32:0] $end
$var reg 64 i A_extend [63:0] $end
$var reg 64 j B_extend [63:0] $end
$var reg 32 k quotient [31:0] $end
$var reg 33 l quotient_unsign [32:0] $end
$var reg 32 m remainder [31:0] $end
$var reg 33 n remainder_unsign [32:0] $end
$upscope $end
$scope module ALUmux4to1 $end
$var wire 6 o opcode [5:0] $end
$var wire 32 p register_b [31:0] $end
$var wire 16 q immediate [15:0] $end
$var wire 2 r ALUSrcB [1:0] $end
$var reg 32 s ALUB [31:0] $end
$var reg 32 t shift_2 [31:0] $end
$var reg 32 u sign_extended [31:0] $end
$upscope $end
$scope module HI_LO_Control $end
$var wire 64 v ALU_MULTorDIV_result [63:0] $end
$var wire 1 + clk $end
$var wire 6 w func_code [5:0] $end
$var wire 6 x opcode [5:0] $end
$var wire 32 y regA [31:0] $end
$var wire 1 , reset $end
$var wire 3 z state [2:0] $end
$var wire 6 { final_code [5:0] $end
$var reg 32 | HI [31:0] $end
$var reg 32 } LO [31:0] $end
$upscope $end
$scope module IR $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var wire 32 ~ memdata [31:0] $end
$var wire 1 Q IRWrite $end
$var reg 16 !" instr15_0 [15:0] $end
$var reg 5 "" instr20_16 [4:0] $end
$var reg 5 #" instr25_21 [4:0] $end
$var reg 6 $" instr31_26 [5:0] $end
$upscope $end
$scope module MEMmux $end
$var wire 32 %" ALUOut [31:0] $end
$var wire 6 &" opcode [5:0] $end
$var wire 4 '" byteenable [3:0] $end
$var wire 32 (" address [31:0] $end
$var wire 32 )" PC [31:0] $end
$var wire 1 P IorD $end
$upscope $end
$scope module control $end
$var wire 6 *" func_code [5:0] $end
$var wire 6 +" opcode [5:0] $end
$var wire 3 ," state [2:0] $end
$var reg 1 X ALUSrcA $end
$var reg 2 -" ALUSrcB [1:0] $end
$var reg 4 ." ALUctl [3:0] $end
$var reg 1 Q IRWrite $end
$var reg 1 P IorD $end
$var reg 1 ' MemRead $end
$var reg 1 " MemWrite $end
$var reg 1 N MemtoReg $end
$var reg 2 /" PCSource [1:0] $end
$var reg 1 K PCWrite $end
$var reg 1 J PCWriteCond $end
$var reg 1 I RegDst $end
$var reg 1 H RegWrite $end
$var reg 4 0" byteenable [3:0] $end
$var reg 1 C fixed_shift $end
$var reg 1 3 unsign $end
$upscope $end
$scope module pc1 $end
$var wire 1 J PCWriteCond $end
$var wire 1 + clk $end
$var wire 1 K pcctl $end
$var wire 1 , reset $end
$var wire 3 1" state [2:0] $end
$var wire 32 2" pc_prev [31:0] $end
$var reg 32 3" branch_reg [31:0] $end
$var reg 32 4" pc_branch_address_reg [31:0] $end
$var reg 32 5" pc_new [31:0] $end
$upscope $end
$scope module pcmux $end
$var wire 32 6" ALUOut [31:0] $end
$var wire 32 7" ALU_result [31:0] $end
$var wire 2 8" PCSource [1:0] $end
$var wire 32 9" PC_in [31:0] $end
$var wire 16 :" instr15_0 [15:0] $end
$var wire 5 ;" instr20_16 [4:0] $end
$var wire 5 <" instr25_21 [4:0] $end
$var reg 32 =" Jump_address [31:0] $end
$var reg 32 >" PC_out [31:0] $end
$upscope $end
$scope module regfile $end
$var wire 1 H RegWrite $end
$var wire 1 + clk $end
$var wire 5 ?" readR1 [4:0] $end
$var wire 5 @" readR2 [4:0] $end
$var wire 32 A" readdata1 [31:0] $end
$var wire 32 B" readdata2 [31:0] $end
$var wire 1 , reset $end
$var wire 5 C" writeR [4:0] $end
$var wire 32 D" writedata [31:0] $end
$scope begin $unm_blk_96 $end
$var integer 32 E" i [31:0] $end
$upscope $end
$upscope $end
$scope module stm $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var wire 1 ^ stall $end
$var reg 3 F" state [2:0] $end
$upscope $end
$scope module swap $end
$var wire 4 G" byteenable_from_CPU [3:0] $end
$var wire 6 H" opcode [5:0] $end
$var wire 32 I" writedata_from_CPU [31:0] $end
$var wire 32 J" writedata_to_RAM [31:0] $end
$var wire 32 K" readdata_to_CPU [31:0] $end
$var wire 32 L" readdata_from_RAM [31:0] $end
$upscope $end
$upscope $end
$scope module ram $end
$var wire 32 M" address [31:0] $end
$var wire 4 N" byteenable [3:0] $end
$var wire 1 + clk $end
$var wire 1 ' read $end
$var wire 1 " write $end
$var wire 32 O" writedata [31:0] $end
$var reg 32 P" readdata [31:0] $end
$var reg 32 Q" readdata_temp [31:0] $end
$var reg 32 R" readdata_temp_shift [31:0] $end
$var reg 32 S" writedata_temp [31:0] $end
$scope begin $unm_blk_100 $end
$var integer 32 T" i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000000000 T"
bx S"
bx R"
bx Q"
bx P"
bx O"
b1111 N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
b1111 G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx00 ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
b0 ."
b0 -"
bx ,"
bx +"
bx *"
bx )"
bx ("
b1111 '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx00 t
bx s
b0 r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
b0 d
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx c
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx b
bx a
bx `
bx _
x^
bx ]
bx \
bx [
bx Z
bx Y
1X
b0 W
bx V
bx U
b0 T
bx S
bx R
0Q
0P
bx O
0N
bx M
bx L
0K
0J
0I
0H
bx G
bx F
bx E
b1111 D
0C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
03
bx 2
x1
bx 0
bx /
b1 .
x-
0,
0+
x*
bx )
b1111 (
0'
bx &
bx %
bx $
bx #
0"
bx !
$end
#10
1+
#20
1,
0+
#30
b0 F
b0 C"
b0 {
b100 ;
b100 2"
b100 >"
b100 U
b100 f
b100 7"
b0 +"
b0 *"
b0 &"
b0 o
b0 7
b0 A"
b0 :
b0 ?"
b0 6
b0 p
b0 B"
b0 9
b0 @"
b0 x
b0 w
b0 <"
b0 ;"
b0 :"
b0 H"
b0 G
b0 D"
b0 !
b0 2
b0 J"
b0 O"
b0 c
b0 Z
b0 _
b100 b
b100 Y
b100 a
b100 s
b0 t
b0 u
b0 )
b0 E
b0 ("
b0 M"
b0 ="
b0 S
1'
b0 L
b0 /"
b0 8"
1K
b1 W
b1 r
b1 -"
0X
b0 $
b0 /
b0 [
b0 %"
b0 6"
b0 0
b0 ]
b0 I"
b0 \
b0 y
b0 R
b0 |
b0 O
b0 }
b0 @
b0 q
b0 !"
b0 >
b0 ""
b0 =
b0 #"
b0 B
b0 <
b0 $"
b0 4"
b0 M
b0 )"
b0 5"
b0 9"
b0 #
b0 4
b0 z
b0 ,"
b0 1"
b0 F"
b100000 E"
1+
#40
0,
0+
#50
b1 F
b1 C"
b100011 {
b100 ;
b100 2"
b100 >"
b1000000000001110000 ="
b0 A
b0 `
b0 ?
b100011 +"
b11100 *"
b100011 &"
b100011 o
b0 7
b0 A"
b0 :
b0 ?"
b0 6
b0 p
b0 B"
b1 9
b1 @"
b100011 x
b11100 w
b0 <"
b1 ;"
b11100 :"
b100011 H"
b0 b
b0 Y
b0 a
b0 s
b100 U
b100 f
b100 7"
b10001100000000010000000000011100 5
b10001100000000010000000000011100 ~
b10001100000000010000000000011100 K"
b10001100000000010000000000011100 %
b10001100000000010000000000011100 S
1Q
0'
0K
b10 W
b10 r
b10 -"
0X
b100 )
b100 E
b100 ("
b100 M"
b100 c
b100 Z
b100 _
b100 G
b100 D"
bx000111000000000000000001 R"
b11100000000000000000110001100 &
b11100000000000000000110001100 8
b11100000000000000000110001100 L"
b11100000000000000000110001100 P"
b1 #
b1 4
b1 z
b1 ,"
b1 1"
b1 F"
b100 M
b100 )"
b100 5"
b100 9"
b100 $
b100 /
b100 [
b100 %"
b100 6"
b11100000000000000000110001100 Q"
1+
#60
0+
#70
b11100 ;
b11100 2"
b11100 >"
b11100 U
b11100 f
b11100 7"
b0 c
b0 Z
b0 _
b11100 b
b11100 Y
b11100 a
b11100 s
b1110000 t
b11100 u
0Q
b10 W
b10 r
b10 -"
1X
b11100 @
b11100 q
b11100 !"
b1 >
b1 ""
b10001100000000010000000000011100 B
b100011 <
b100011 $"
b10 #
b10 4
b10 z
b10 ,"
b10 1"
b10 F"
1+
#80
0+
#90
b0 ;
b0 2"
b0 >"
b0 U
b0 f
b0 7"
b11100 )
b11100 E
b11100 ("
b11100 M"
b0 b
b0 Y
b0 a
b0 s
1'
1P
b0 W
b0 r
b0 -"
b11100 G
b11100 D"
b11 #
b11 4
b11 z
b11 ,"
b11 1"
b11 F"
b11100 $
b11100 /
b11100 [
b11100 %"
b11100 6"
1+
#100
0+
#110
b100 5
b100 ~
b100 K"
b100 %
b100 )
b100 E
b100 ("
b100 M"
b1000001000000000000000000 R"
b100000000000000000000000000 &
b100000000000000000000000000 8
b100000000000000000000000000 L"
b100000000000000000000000000 P"
b100 G
b100 D"
1N
1H
0'
0P
b100000000000000000000000000 Q"
b0 $
b0 /
b0 [
b0 %"
b0 6"
b100 #
b100 4
b100 z
b100 ,"
b100 1"
b100 F"
1+
#120
b10 .
0+
#130
b1000 ;
b1000 2"
b1000 >"
b1000 U
b1000 f
b1000 7"
b100 c
b100 Z
b100 _
b0 G
b0 D"
b100 b
b100 Y
b100 a
b100 s
1'
1K
b1 W
b1 r
b1 -"
0X
0N
0H
b100 6
b100 p
b100 B"
b0 #
b0 4
b0 z
b0 ,"
b0 1"
b0 F"
1+
#140
0+
#150
b10 ?
b1 F
b1 C"
b100001 {
b100100 ;
b100100 2"
b100100 >"
b1000100000010000100 ="
b10001000000100001 5
b10001000000100001 ~
b10001000000100001 K"
b10001000000100001 %
b100100 U
b100100 f
b100100 7"
b0 +"
b100001 *"
b0 &"
b0 o
b100 6
b100 p
b100 B"
b1 9
b1 @"
b0 x
b100001 w
b1 ;"
b1000000100001 :"
b0 H"
b11100 b
b11100 Y
b11100 a
b11100 s
b1000010001000000000001 R"
b100001000100000000000100000000 &
b100001000100000000000100000000 8
b100001000100000000000100000000 L"
b100001000100000000000100000000 P"
b1000 G
b1000 D"
b100000000000000000000000000 !
b100000000000000000000000000 2
b100000000000000000000000000 J"
b100000000000000000000000000 O"
b1000 )
b1000 E
b1000 ("
b1000 M"
b1000 c
b1000 Z
b1000 _
b10001000000100001 S
1Q
0'
0K
b10 W
b10 r
b10 -"
0X
b100001000100000000000100000000 Q"
b1000 $
b1000 /
b1000 [
b1000 %"
b1000 6"
b100 0
b100 ]
b100 I"
b1000 M
b1000 )"
b1000 5"
b1000 9"
b1 #
b1 4
b1 z
b1 ,"
b1 1"
b1 F"
1+
#160
0+
#170
b100 ;
b100 2"
b100 >"
b0 c
b0 Z
b0 _
b100 U
b100 f
b100 7"
0Q
b0 W
b0 r
b0 -"
1X
b100 b
b100 Y
b100 a
b100 s
b100000010000100 t
b1000000100001 u
b100100 G
b100100 D"
b10 #
b10 4
b10 z
b10 ,"
b10 1"
b10 F"
b1000000100001 @
b1000000100001 q
b1000000100001 !"
b10001000000100001 B
b0 <
b0 $"
b100100 $
b100100 /
b100100 [
b100100 %"
b100100 6"
1+
#180
0+
#190
b10 F
b10 C"
b100 G
b100 D"
1I
1H
b100 $
b100 /
b100 [
b100 %"
b100 6"
b11 #
b11 4
b11 z
b11 ,"
b11 1"
b11 F"
1+
#200
0+
#210
b1 F
b1 C"
0H
0I
b100 #
b100 4
b100 z
b100 ,"
b100 1"
b100 F"
1+
#220
b11 .
0+
#230
b1100 ;
b1100 2"
b1100 >"
b1100 U
b1100 f
b1100 7"
b1000 c
b1000 Z
b1000 _
1'
1K
b1 W
b1 r
b1 -"
0X
b0 #
b0 4
b0 z
b0 ,"
b0 1"
b0 F"
1+
#240
0+
#250
b11 F
b11 C"
b1001 {
b1000011000000000000010000 ="
b1001 +"
b100 *"
b1001 &"
b1001 o
b100 7
b100 A"
b10 :
b10 ?"
b0 6
b0 p
b0 B"
b11 9
b11 @"
b1001 x
b100 w
b10 <"
b11 ;"
b100 :"
b1001 H"
b1000000101101 ;
b1000000101101 2"
b1000000101101 >"
b0 ?
b100100010000110000000000000100 S
b1000000100001 b
b1000000100001 Y
b1000000100001 a
b1000000100001 s
b1000000101101 U
b1000000101101 f
b1000000101101 7"
b100100010000110000000000000100 5
b100100010000110000000000000100 ~
b100100010000110000000000000100 K"
b100100010000110000000000000100 %
1Q
0'
0K
b10 W
b10 r
b10 -"
0X
b1100 )
b1100 E
b1100 ("
b1100 M"
b1100 c
b1100 Z
b1100 _
b1100 G
b1100 D"
b1000001000000000001000011 R"
b100000000000100001100100100 &
b100000000000100001100100100 8
b100000000000100001100100100 L"
b100000000000100001100100100 P"
b1 #
b1 4
b1 z
b1 ,"
b1 1"
b1 F"
b1100 M
b1100 )"
b1100 5"
b1100 9"
b1100 $
b1100 /
b1100 [
b1100 %"
b1100 6"
b100000000000100001100100100 Q"
1+
#260
0+
#270
b1000 ;
b1000 2"
b1000 >"
b1000 U
b1000 f
b1000 7"
b100 c
b100 Z
b100 _
b1000000101101 G
b1000000101101 D"
b0 !
b0 2
b0 J"
b0 O"
b100 b
b100 Y
b100 a
b100 s
b10000 t
b100 u
0Q
b10 W
b10 r
b10 -"
1X
b1000000101101 $
b1000000101101 /
b1000000101101 [
b1000000101101 %"
b1000000101101 6"
b0 0
b0 ]
b0 I"
b100 \
b100 y
b100 @
b100 q
b100 !"
b11 >
b11 ""
b10 =
b10 #"
b100100010000110000000000000100 B
b1001 <
b1001 $"
b10 #
b10 4
b10 z
b10 ,"
b10 1"
b10 F"
1+
#280
0+
#290
b100 ;
b100 2"
b100 >"
b100 U
b100 f
b100 7"
b0 b
b0 Y
b0 a
b0 s
1H
b0 W
b0 r
b0 -"
b1000 G
b1000 D"
b11 #
b11 4
b11 z
b11 ,"
b11 1"
b11 F"
b1000 $
b1000 /
b1000 [
b1000 %"
b1000 6"
1+
#300
0+
#310
b1100 ;
b1100 2"
b1100 >"
b1100 U
b1100 f
b1100 7"
b1000 b
b1000 Y
b1000 a
b1000 s
b100 G
b100 D"
0H
b1000 6
b1000 p
b1000 B"
b100 $
b100 /
b100 [
b100 %"
b100 6"
b100 #
b100 4
b100 z
b100 ,"
b100 1"
b100 F"
1+
#320
b100 .
0+
#330
b10000 ;
b10000 2"
b10000 >"
b10000 U
b10000 f
b10000 7"
b100 b
b100 Y
b100 a
b100 s
b1100 c
b1100 Z
b1100 _
1'
1K
b1 W
b1 r
b1 -"
0X
b1100 G
b1100 D"
b1000000000000000000000000000 !
b1000000000000000000000000000 2
b1000000000000000000000000000 J"
b1000000000000000000000000000 O"
b0 #
b0 4
b0 z
b0 ,"
b0 1"
b0 F"
b1100 $
b1100 /
b1100 [
b1100 %"
b1100 6"
b1000 0
b1000 ]
b1000 I"
1+
#340
0+
#350
b0 F
b0 C"
b1000 {
b100000000000000000100000 ="
b0 +"
b1000 *"
b0 &"
b0 o
b1 :
b1 ?"
b0 6
b0 p
b0 B"
b0 9
b0 @"
b0 x
b1000 w
b1 <"
b0 ;"
b1000 :"
b0 H"
b1000000000000000001000 S
b10100 ;
b10100 2"
b10100 >"
b1000000000000000001000 5
b1000000000000000001000 ~
b1000000000000000001000 K"
b1000000000000000001000 %
b10100 U
b10100 f
b10100 7"
b1000011000010000000000000100000 R"
b1000000000000010000000000000 &
b1000000000000010000000000000 8
b1000000000000010000000000000 L"
b1000000000000010000000000000 P"
b10000 G
b10000 D"
b10000 )
b10000 E
b10000 ("
b10000 M"
b10000 c
b10000 Z
b10000 _
1Q
0'
0K
b10 W
b10 r
b10 -"
0X
b1000000000000010000000000000 Q"
b10000 $
b10000 /
b10000 [
b10000 %"
b10000 6"
b10000 M
b10000 )"
b10000 5"
b10000 9"
b1 #
b1 4
b1 z
b1 ,"
b1 1"
b1 F"
1+
#360
0+
#370
b100 ;
b100 2"
b100 >"
b100 c
b100 Z
b100 _
b100 U
b100 f
b100 7"
0Q
b0 W
b0 r
b0 -"
1X
b0 b
b0 Y
b0 a
b0 s
b100000 t
b1000 u
b10100 G
b10100 D"
b0 !
b0 2
b0 J"
b0 O"
b10 #
b10 4
b10 z
b10 ,"
b10 1"
b10 F"
b1000 @
b1000 q
b1000 !"
b0 >
b0 ""
b1 =
b1 #"
b1000000000000000001000 B
b0 <
b0 $"
b10100 $
b10100 /
b10100 [
b10100 %"
b10100 6"
b0 0
b0 ]
b0 I"
1+
#380
0+
#390
b100 G
b100 D"
1J
b1 L
b1 /"
b1 8"
b100 $
b100 /
b100 [
b100 %"
b100 6"
b11 #
b11 4
b11 z
b11 ,"
b11 1"
b11 F"
1+
#400
0+
#410
0J
b100 #
b100 4
b100 z
b100 ,"
b100 1"
b100 F"
b1 3"
b100 4"
1+
#420
b101 .
0+
#430
b10100 ;
b10100 2"
b10100 >"
b10100 U
b10100 f
b10100 7"
b100 b
b100 Y
b100 a
b100 s
b10000 c
b10000 Z
b10000 _
1'
b0 L
b0 /"
b0 8"
1K
b1 W
b1 r
b1 -"
0X
b0 #
b0 4
b0 z
b0 ,"
b0 1"
b0 F"
1+
#440
0+
#450
b11 F
b11 C"
b101011 {
b1000011000000000001010000 ="
b101011 +"
b10100 *"
b101011 &"
b101011 o
b10 :
b10 ?"
b1000 6
b1000 p
b1000 B"
b11 9
b11 @"
b101011 x
b10100 w
b10 <"
b11 ;"
b10100 :"
b101011 H"
b11100 ;
b11100 2"
b11100 >"
b10101100010000110000000000010100 S
b1000 b
b1000 Y
b1000 a
b1000 s
b11100 U
b11100 f
b11100 7"
b10101100010000110000000000010100 5
b10101100010000110000000000010100 ~
b10101100010000110000000000010100 K"
b10101100010000110000000000010100 %
1Q
0'
0K
b10 W
b10 r
b10 -"
0X
b10100 )
b10100 E
b10100 ("
b10100 M"
b10100 c
b10100 Z
b10100 _
b10100 G
b10100 D"
b100000000101000000000001000011 R"
b10100000000000100001110101100 &
b10100000000000100001110101100 8
b10100000000000100001110101100 L"
b10100000000000100001110101100 P"
b1 #
b1 4
b1 z
b1 ,"
b1 1"
b1 F"
b10100 M
b10100 )"
b10100 5"
b10100 9"
b10100 $
b10100 /
b10100 [
b10100 %"
b10100 6"
b10100000000000100001110101100 Q"
1+
#460
0+
#470
b11000 ;
b11000 2"
b11000 >"
b11000 U
b11000 f
b11000 7"
b100 c
b100 Z
b100 _
b11100 G
b11100 D"
b1000000000000000000000000000 !
b1000000000000000000000000000 2
b1000000000000000000000000000 J"
b1000000000000000000000000000 O"
b10100 b
b10100 Y
b10100 a
b10100 s
b1010000 t
b10100 u
0Q
b10 W
b10 r
b10 -"
1X
b11100 $
b11100 /
b11100 [
b11100 %"
b11100 6"
b1000 0
b1000 ]
b1000 I"
b10100 @
b10100 q
b10100 !"
b11 >
b11 ""
b10 =
b10 #"
b10101100010000110000000000010100 B
b101011 <
b101011 $"
b10 #
b10 4
b10 z
b10 ,"
b10 1"
b10 F"
1+
#480
0+
#490
b1100 ;
b1100 2"
b1100 >"
b1100 U
b1100 f
b1100 7"
b11000 )
b11000 E
b11000 ("
b11000 M"
b1000 b
b1000 Y
b1000 a
b1000 s
1"
1P
b0 W
b0 r
b0 -"
b11000 G
b11000 D"
b11 #
b11 4
b11 z
b11 ,"
b11 1"
b11 F"
b11000 $
b11000 /
b11000 [
b11000 %"
b11000 6"
1+
#500
0+
#510
b100 )
b100 E
b100 ("
b100 M"
b1100 G
b1100 D"
0"
0P
b1100 $
b1100 /
b1100 [
b1100 %"
b1100 6"
b0 3"
b100 M
b100 )"
b100 5"
b100 9"
b100 #
b100 4
b100 z
b100 ,"
b100 1"
b100 F"
b1000 S"
1+
#520
b110 .
0+
#530
b1000 ;
b1000 2"
b1000 >"
b1000 U
b1000 f
b1000 7"
b100 b
b100 Y
b100 a
b100 s
1'
1K
b1 W
b1 r
b1 -"
0X
b0 #
b0 4
b0 z
b0 ,"
b0 1"
b0 F"
1+
#540
0+
#550
b1 F
b1 C"
b100001 {
b1000100000010000100 ="
b0 +"
b100001 *"
b0 &"
b0 o
b0 7
b0 A"
b0 :
b0 ?"
b100 6
b100 p
b100 B"
b1 9
b1 @"
b0 x
b100001 w
b0 <"
b1 ;"
b1000000100001 :"
b0 H"
b10 ?
b10001000000100001 S
b11100 ;
b11100 2"
b11100 >"
b10001000000100001 5
b10001000000100001 ~
b10001000000100001 K"
b10001000000100001 %
b11100 U
b11100 f
b11100 7"
b10100 b
b10100 Y
b10100 a
b10100 s
b1000011001000010001000000000001 R"
b100001000100000000000100000000 &
b100001000100000000000100000000 8
b100001000100000000000100000000 L"
b100001000100000000000100000000 P"
b1000 G
b1000 D"
b1000 )
b1000 E
b1000 ("
b1000 M"
b1000 c
b1000 Z
b1000 _
1Q
0'
0K
b10 W
b10 r
b10 -"
0X
b100001000100000000000100000000 Q"
b1000 $
b1000 /
b1000 [
b1000 %"
b1000 6"
b1000 M
b1000 )"
b1000 5"
b1000 9"
b1 #
b1 4
b1 z
b1 ,"
b1 1"
b1 F"
1+
#560
0+
#570
b100 ;
b100 2"
b100 >"
b0 c
b0 Z
b0 _
b100 U
b100 f
b100 7"
0Q
b0 W
b0 r
b0 -"
1X
b100 b
b100 Y
b100 a
b100 s
b100000010000100 t
b1000000100001 u
b11100 G
b11100 D"
b100000000000000000000000000 !
b100000000000000000000000000 2
b100000000000000000000000000 J"
b100000000000000000000000000 O"
b10 #
b10 4
b10 z
b10 ,"
b10 1"
b10 F"
b1000000100001 @
b1000000100001 q
b1000000100001 !"
b1 >
b1 ""
b0 =
b0 #"
b10001000000100001 B
b0 <
b0 $"
b11100 $
b11100 /
b11100 [
b11100 %"
b11100 6"
b100 0
b100 ]
b100 I"
b0 \
b0 y
1+
#580
0+
#590
b10 F
b10 C"
b100 G
b100 D"
1I
1H
b100 $
b100 /
b100 [
b100 %"
b100 6"
b11 #
b11 4
b11 z
b11 ,"
b11 1"
b11 F"
1+
#600
0+
#610
b1 F
b1 C"
0H
0I
b100 #
b100 4
b100 z
b100 ,"
b100 1"
b100 F"
1+
#620
b111 .
0+
#630
b1100 ;
b1100 2"
b1100 >"
b1100 U
b1100 f
b1100 7"
b1000 c
b1000 Z
b1000 _
1'
1K
b1 W
b1 r
b1 -"
0X
b0 #
b0 4
b0 z
b0 ,"
b0 1"
b0 F"
1+
#640
0+
#650
b11 F
b11 C"
b1001 {
b1000011000000000000010000 ="
b1001 +"
b100 *"
b1001 &"
b1001 o
b100 7
b100 A"
b10 :
b10 ?"
b1000 6
b1000 p
b1000 B"
b11 9
b11 @"
b1001 x
b100 w
b10 <"
b11 ;"
b100 :"
b1001 H"
b1000000101101 ;
b1000000101101 2"
b1000000101101 >"
b0 ?
b100100010000110000000000000100 S
b1000000100001 b
b1000000100001 Y
b1000000100001 a
b1000000100001 s
b1000000101101 U
b1000000101101 f
b1000000101101 7"
b100100010000110000000000000100 5
b100100010000110000000000000100 ~
b100100010000110000000000000100 K"
b100100010000110000000000000100 %
1Q
0'
0K
b10 W
b10 r
b10 -"
0X
b1100 )
b1100 E
b1100 ("
b1100 M"
b1100 c
b1100 Z
b1100 _
b1100 G
b1100 D"
b1000001000000000001000011 R"
b100000000000100001100100100 &
b100000000000100001100100100 8
b100000000000100001100100100 L"
b100000000000100001100100100 P"
b1 #
b1 4
b1 z
b1 ,"
b1 1"
b1 F"
b1100 M
b1100 )"
b1100 5"
b1100 9"
b1100 $
b1100 /
b1100 [
b1100 %"
b1100 6"
b100000000000100001100100100 Q"
1+
#660
0+
#670
b1000 ;
b1000 2"
b1000 >"
b1000 U
b1000 f
b1000 7"
b100 c
b100 Z
b100 _
b1000000101101 G
b1000000101101 D"
b1000000000000000000000000000 !
b1000000000000000000000000000 2
b1000000000000000000000000000 J"
b1000000000000000000000000000 O"
b100 b
b100 Y
b100 a
b100 s
b10000 t
b100 u
0Q
b10 W
b10 r
b10 -"
1X
b1000000101101 $
b1000000101101 /
b1000000101101 [
b1000000101101 %"
b1000000101101 6"
b1000 0
b1000 ]
b1000 I"
b100 \
b100 y
b100 @
b100 q
b100 !"
b11 >
b11 ""
b10 =
b10 #"
b100100010000110000000000000100 B
b1001 <
b1001 $"
b10 #
b10 4
b10 z
b10 ,"
b10 1"
b10 F"
1+
#680
0+
#690
b1100 ;
b1100 2"
b1100 >"
b1100 U
b1100 f
b1100 7"
b1000 b
b1000 Y
b1000 a
b1000 s
1H
b0 W
b0 r
b0 -"
b1000 G
b1000 D"
b11 #
b11 4
b11 z
b11 ,"
b11 1"
b11 F"
b1000 $
b1000 /
b1000 [
b1000 %"
b1000 6"
1+
#700
0+
#710
b1100 G
b1100 D"
0H
b1100 $
b1100 /
b1100 [
b1100 %"
b1100 6"
b100 #
b100 4
b100 z
b100 ,"
b100 1"
b100 F"
1+
#720
b1000 .
0+
#730
b10000 ;
b10000 2"
b10000 >"
b10000 U
b10000 f
b10000 7"
b100 b
b100 Y
b100 a
b100 s
b1100 c
b1100 Z
b1100 _
1'
1K
b1 W
b1 r
b1 -"
0X
b0 #
b0 4
b0 z
b0 ,"
b0 1"
b0 F"
1+
#740
0+
#750
b0 F
b0 C"
b1000 {
b100000000000000000100000 ="
b0 +"
b1000 *"
b0 &"
b0 o
b1 :
b1 ?"
b0 6
b0 p
b0 B"
b0 9
b0 @"
b0 x
b1000 w
b1 <"
b0 ;"
b1000 :"
b0 H"
b1000000000000000001000 S
b10100 ;
b10100 2"
b10100 >"
b1000000000000000001000 5
b1000000000000000001000 ~
b1000000000000000001000 K"
b1000000000000000001000 %
b10100 U
b10100 f
b10100 7"
b1000011000010000000000000100000 R"
b1000000000000010000000000000 &
b1000000000000010000000000000 8
b1000000000000010000000000000 L"
b1000000000000010000000000000 P"
b10000 G
b10000 D"
b10000 )
b10000 E
b10000 ("
b10000 M"
b10000 c
b10000 Z
b10000 _
1Q
0'
0K
b10 W
b10 r
b10 -"
0X
b1000000000000010000000000000 Q"
b10000 $
b10000 /
b10000 [
b10000 %"
b10000 6"
b10000 M
b10000 )"
b10000 5"
b10000 9"
b1 #
b1 4
b1 z
b1 ,"
b1 1"
b1 F"
1+
#760
0+
#770
b100 ;
b100 2"
b100 >"
b100 c
b100 Z
b100 _
b100 U
b100 f
b100 7"
0Q
b0 W
b0 r
b0 -"
1X
b0 b
b0 Y
b0 a
b0 s
b100000 t
b1000 u
b10100 G
b10100 D"
b0 !
b0 2
b0 J"
b0 O"
b10 #
b10 4
b10 z
b10 ,"
b10 1"
b10 F"
b1000 @
b1000 q
b1000 !"
b0 >
b0 ""
b1 =
b1 #"
b1000000000000000001000 B
b0 <
b0 $"
b10100 $
b10100 /
b10100 [
b10100 %"
b10100 6"
b0 0
b0 ]
b0 I"
1+
#780
0+
#790
b100 G
b100 D"
1J
b1 L
b1 /"
b1 8"
b100 $
b100 /
b100 [
b100 %"
b100 6"
b11 #
b11 4
b11 z
b11 ,"
b11 1"
b11 F"
1+
#800
0+
#810
0J
b100 #
b100 4
b100 z
b100 ,"
b100 1"
b100 F"
b1 3"
1+
#820
b1001 .
0+
