Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/workspace/lcd/lcd_tb_isim_par.exe -prj C:/workspace/lcd/lcd_tb_par.prj work.lcd_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/workspace/lcd/netgen/par/lcd_timesim.v" into library work
Analyzing Verilog file "C:/workspace/lcd/lcd_tb.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 139980 KB
Fuse CPU Usage: 280 ms
Compiling module ffsrce
Compiling module X_FF
Compiling module X_LUT6(INIT=64'b1111111111111111...
Compiling module X_LUT5
Compiling module X_ZERO
Compiling module X_CARRY4
Compiling module X_BUF
Compiling module X_IPAD
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module sffsrce
Compiling module X_SFF
Compiling module mux
Compiling module X_MUX2
Compiling module X_CKBUF
Compiling module X_ONE
Compiling module lcd
Compiling module lcd_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 138 Verilog Units
Built simulation executable C:/workspace/lcd/lcd_tb_isim_par.exe
Fuse Memory Usage: 145504 KB
Fuse CPU Usage: 671 ms
