{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641715908473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641715908473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 09 00:11:48 2022 " "Processing started: Sun Jan 09 00:11:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641715908473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715908473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ca6 -c ca6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ca6 -c ca6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715908473 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "myRom.qip " "Tcl Script File myRom.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE myRom.qip " "set_global_assignment -name QIP_FILE myRom.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1641715908584 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1641715908584 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "counter.qip " "Tcl Script File counter.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE counter.qip " "set_global_assignment -name QIP_FILE counter.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1641715908584 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1641715908584 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "const.qip " "Tcl Script File const.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE const.qip " "set_global_assignment -name QIP_FILE const.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1641715908584 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1641715908584 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641715908724 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641715908724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16.v 1 1 " "Found 1 design units, including 1 entities, in source file register16.v" { { "Info" "ISGN_ENTITY_NAME" "1 register16 " "Found entity 1: register16" {  } { { "register16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715915245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715915245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/mult.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715915246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715915246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter8.v 1 1 " "Found 1 design units, including 1 entities, in source file counter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter8 " "Found entity 1: counter8" {  } { { "counter8.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/counter8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715915247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715915247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/mux2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715915248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715915248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/adder.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715915249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715915249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ca6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ca6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ca6 " "Found entity 1: ca6" {  } { { "ca6.bdf" "" { Schematic "C:/apps/lesson/QuartusPrime/New folder (4)/ca6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715915249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715915249 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "register.v " "Can't analyze file -- file register.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1641715915252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const1.v 2 2 " "Found 2 design units, including 2 entities, in source file const1.v" { { "Info" "ISGN_ENTITY_NAME" "1 const1_lpm_constant_be9 " "Found entity 1: const1_lpm_constant_be9" {  } { { "const1.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/const1.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715915253 ""} { "Info" "ISGN_ENTITY_NAME" "2 const1 " "Found entity 2: const1" {  } { { "const1.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/const1.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715915253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715915253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const0.v 2 2 " "Found 2 design units, including 2 entities, in source file const0.v" { { "Info" "ISGN_ENTITY_NAME" "1 const0_lpm_constant_r09 " "Found entity 1: const0_lpm_constant_r09" {  } { { "const0.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/const0.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715915254 ""} { "Info" "ISGN_ENTITY_NAME" "2 const0 " "Found entity 2: const0" {  } { { "const0.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/const0.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715915254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715915254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.v 1 1 " "Found 1 design units, including 1 entities, in source file register32.v" { { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "register32.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715915255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715915255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32.v 1 1 " "Found 1 design units, including 1 entities, in source file adder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder32 " "Found entity 1: adder32" {  } { { "adder32.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/adder32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715915256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715915256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concat16.v 1 1 " "Found 1 design units, including 1 entities, in source file concat16.v" { { "Info" "ISGN_ENTITY_NAME" "1 concat16 " "Found entity 1: concat16" {  } { { "concat16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/concat16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715915256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715915256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file register32_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 register32_v2 " "Found entity 1: register32_v2" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715915257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715915257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concat32.v 1 1 " "Found 1 design units, including 1 entities, in source file concat32.v" { { "Info" "ISGN_ENTITY_NAME" "1 concat32 " "Found entity 1: concat32" {  } { { "concat32.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/concat32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715915258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715915258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const1_16.v 1 1 " "Found 1 design units, including 1 entities, in source file const1_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 const1_16 " "Found entity 1: const1_16" {  } { { "const1_16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/const1_16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715915259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715915259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initxx.v 1 1 " "Found 1 design units, including 1 entities, in source file initxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 initxx " "Found entity 1: initxx" {  } { { "initxx.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/initxx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715915260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715915260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ca6 " "Elaborating entity \"ca6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641715915309 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "initxx inst25 " "Block or symbol \"initxx\" of instance \"inst25\" overlaps another block or symbol" {  } { { "ca6.bdf" "" { Schematic "C:/apps/lesson/QuartusPrime/New folder (4)/ca6.bdf" { { 480 -40 128 560 "inst25" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1641715915311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter8 counter8:inst " "Elaborating entity \"counter8\" for hierarchy \"counter8:inst\"" {  } { { "ca6.bdf" "inst" { Schematic "C:/apps/lesson/QuartusPrime/New folder (4)/ca6.bdf" { { -48 200 344 80 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715915324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter8:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter8:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter8.v" "LPM_COUNTER_component" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/counter8.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715915353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter8:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter8:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter8.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/counter8.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715915354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter8:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter8:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915354 ""}  } { { "counter8.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/counter8.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641715915354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fbj " "Found entity 1: cntr_fbj" {  } { { "db/cntr_fbj.tdf" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/db/cntr_fbj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715915386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715915386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fbj counter8:inst\|lpm_counter:LPM_COUNTER_component\|cntr_fbj:auto_generated " "Elaborating entity \"cntr_fbj\" for hierarchy \"counter8:inst\|lpm_counter:LPM_COUNTER_component\|cntr_fbj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/apps/lesson/quartusprime/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715915387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concat32 concat32:inst17 " "Elaborating entity \"concat32\" for hierarchy \"concat32:inst17\"" {  } { { "ca6.bdf" "inst17" { Schematic "C:/apps/lesson/QuartusPrime/New folder (4)/ca6.bdf" { { 400 864 1032 480 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715915389 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp concat32.v(3) " "Verilog HDL or VHDL warning at concat32.v(3): object \"temp\" assigned a value but never read" {  } { { "concat32.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/concat32.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641715915390 "|ca6|concat32:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32_v2 register32_v2:inst16 " "Elaborating entity \"register32_v2\" for hierarchy \"register32_v2:inst16\"" {  } { { "ca6.bdf" "inst16" { Schematic "C:/apps/lesson/QuartusPrime/New folder (4)/ca6.bdf" { { 400 624 824 544 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715915390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const0 const0:inst10 " "Elaborating entity \"const0\" for hierarchy \"const0:inst10\"" {  } { { "ca6.bdf" "inst10" { Schematic "C:/apps/lesson/QuartusPrime/New folder (4)/ca6.bdf" { { 488 432 544 536 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715915395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const0_lpm_constant_r09 const0:inst10\|const0_lpm_constant_r09:const0_lpm_constant_r09_component " "Elaborating entity \"const0_lpm_constant_r09\" for hierarchy \"const0:inst10\|const0_lpm_constant_r09:const0_lpm_constant_r09_component\"" {  } { { "const0.v" "const0_lpm_constant_r09_component" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/const0.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715915399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder32 adder32:inst7 " "Elaborating entity \"adder32\" for hierarchy \"adder32:inst7\"" {  } { { "ca6.bdf" "inst7" { Schematic "C:/apps/lesson/QuartusPrime/New folder (4)/ca6.bdf" { { 296 864 1024 392 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715915404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub adder32:inst7\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"adder32:inst7\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "adder32.v" "LPM_ADD_SUB_component" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/adder32.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715915419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adder32:inst7\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"adder32:inst7\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "adder32.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/adder32.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715915419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adder32:inst7\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"adder32:inst7\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915419 ""}  } { { "adder32.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/adder32.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641715915419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bqh " "Found entity 1: add_sub_bqh" {  } { { "db/add_sub_bqh.tdf" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/db/add_sub_bqh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715915450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715915450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bqh adder32:inst7\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_bqh:auto_generated " "Elaborating entity \"add_sub_bqh\" for hierarchy \"adder32:inst7\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_bqh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/apps/lesson/quartusprime/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715915451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initxx initxx:inst25 " "Elaborating entity \"initxx\" for hierarchy \"initxx:inst25\"" {  } { { "ca6.bdf" "inst25" { Schematic "C:/apps/lesson/QuartusPrime/New folder (4)/ca6.bdf" { { 480 -40 128 560 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715915453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:inst2 " "Elaborating entity \"mult\" for hierarchy \"mult:inst2\"" {  } { { "ca6.bdf" "inst2" { Schematic "C:/apps/lesson/QuartusPrime/New folder (4)/ca6.bdf" { { 168 864 1024 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715915459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst5 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst5\"" {  } { { "ca6.bdf" "inst5" { Schematic "C:/apps/lesson/QuartusPrime/New folder (4)/ca6.bdf" { { 112 608 752 192 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715915465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux2:inst5\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux2:inst5\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "LPM_MUX_component" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/mux2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715915480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux2:inst5\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux2:inst5\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/mux2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715915480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux2:inst5\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux2:inst5\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915480 ""}  } { { "mux2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/mux2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641715915480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715915508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715915508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc mux2:inst5\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"mux2:inst5\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/apps/lesson/quartusprime/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715915508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16 register16:inst4 " "Elaborating entity \"register16\" for hierarchy \"register16:inst4\"" {  } { { "ca6.bdf" "inst4" { Schematic "C:/apps/lesson/QuartusPrime/New folder (4)/ca6.bdf" { { 136 200 400 280 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715915510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const1_16 const1_16:inst18 " "Elaborating entity \"const1_16\" for hierarchy \"const1_16:inst18\"" {  } { { "ca6.bdf" "inst18" { Schematic "C:/apps/lesson/QuartusPrime/New folder (4)/ca6.bdf" { { 288 -56 56 336 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715915515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant const1_16:inst18\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"const1_16:inst18\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const1_16.v" "LPM_CONSTANT_component" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/const1_16.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715915525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "const1_16:inst18\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"const1_16:inst18\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const1_16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/const1_16.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715915525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "const1_16:inst18\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"const1_16:inst18\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 65535 " "Parameter \"lpm_cvalue\" = \"65535\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915526 ""}  } { { "const1_16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/const1_16.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641715915526 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rom.v 1 1 " "Using design file rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/rom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715915531 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641715915531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst23 " "Elaborating entity \"rom\" for hierarchy \"rom:inst23\"" {  } { { "ca6.bdf" "inst23" { Schematic "C:/apps/lesson/QuartusPrime/New folder (4)/ca6.bdf" { { -48 376 552 32 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715915532 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:inst2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:inst2\|Mult0\"" {  } { { "mult.v" "Mult0" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/mult.v" 3 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641715915766 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "initxx:inst25\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"initxx:inst25\|Div0\"" {  } { { "initxx.v" "Div0" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/initxx.v" 5 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641715915766 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1641715915766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mult:inst2\|lpm_mult:Mult0\"" {  } { { "mult.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/mult.v" 3 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715915796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult:inst2\|lpm_mult:Mult0 " "Instantiated megafunction \"mult:inst2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915796 ""}  } { { "mult.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/mult.v" 3 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641715915796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715915823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715915823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "initxx:inst25\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"initxx:inst25\|lpm_divide:Div0\"" {  } { { "initxx.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/initxx.v" 5 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715915941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "initxx:inst25\|lpm_divide:Div0 " "Instantiated megafunction \"initxx:inst25\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641715915942 ""}  } { { "initxx.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/initxx.v" 5 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641715915942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/db/lpm_divide_lkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715915975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715915975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715915987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715915987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/db/alt_u_div_eaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715916014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715916014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715916070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715916070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641715916105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715916105 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[31\] register32_v2:inst13\|ParOut\[31\]~_emulated register32_v2:inst13\|ParOut\[31\]~1 " "Register \"register32_v2:inst13\|ParOut\[31\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[31\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[30\] register32_v2:inst13\|ParOut\[30\]~_emulated register32_v2:inst13\|ParOut\[30\]~6 " "Register \"register32_v2:inst13\|ParOut\[30\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[30\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[30\]~6\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[29\] register32_v2:inst13\|ParOut\[29\]~_emulated register32_v2:inst13\|ParOut\[29\]~11 " "Register \"register32_v2:inst13\|ParOut\[29\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[29\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[29\]~11\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[28\] register32_v2:inst13\|ParOut\[28\]~_emulated register32_v2:inst13\|ParOut\[28\]~16 " "Register \"register32_v2:inst13\|ParOut\[28\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[28\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[28\]~16\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[27\] register32_v2:inst13\|ParOut\[27\]~_emulated register32_v2:inst13\|ParOut\[27\]~21 " "Register \"register32_v2:inst13\|ParOut\[27\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[27\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[27\]~21\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[26\] register32_v2:inst13\|ParOut\[26\]~_emulated register32_v2:inst13\|ParOut\[26\]~26 " "Register \"register32_v2:inst13\|ParOut\[26\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[26\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[26\]~26\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[25\] register32_v2:inst13\|ParOut\[25\]~_emulated register32_v2:inst13\|ParOut\[25\]~31 " "Register \"register32_v2:inst13\|ParOut\[25\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[25\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[25\]~31\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[24\] register32_v2:inst13\|ParOut\[24\]~_emulated register32_v2:inst13\|ParOut\[24\]~36 " "Register \"register32_v2:inst13\|ParOut\[24\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[24\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[24\]~36\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[23\] register32_v2:inst13\|ParOut\[23\]~_emulated register32_v2:inst13\|ParOut\[23\]~41 " "Register \"register32_v2:inst13\|ParOut\[23\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[23\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[23\]~41\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[22\] register32_v2:inst13\|ParOut\[22\]~_emulated register32_v2:inst13\|ParOut\[22\]~46 " "Register \"register32_v2:inst13\|ParOut\[22\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[22\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[22\]~46\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[21\] register32_v2:inst13\|ParOut\[21\]~_emulated register32_v2:inst13\|ParOut\[21\]~51 " "Register \"register32_v2:inst13\|ParOut\[21\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[21\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[21\]~51\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[20\] register32_v2:inst13\|ParOut\[20\]~_emulated register32_v2:inst13\|ParOut\[20\]~56 " "Register \"register32_v2:inst13\|ParOut\[20\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[20\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[20\]~56\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[19\] register32_v2:inst13\|ParOut\[19\]~_emulated register32_v2:inst13\|ParOut\[19\]~61 " "Register \"register32_v2:inst13\|ParOut\[19\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[19\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[19\]~61\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[18\] register32_v2:inst13\|ParOut\[18\]~_emulated register32_v2:inst13\|ParOut\[18\]~66 " "Register \"register32_v2:inst13\|ParOut\[18\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[18\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[18\]~66\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[17\] register32_v2:inst13\|ParOut\[17\]~_emulated register32_v2:inst13\|ParOut\[17\]~71 " "Register \"register32_v2:inst13\|ParOut\[17\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[17\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[17\]~71\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[16\] register32_v2:inst13\|ParOut\[16\]~_emulated register32_v2:inst13\|ParOut\[16\]~76 " "Register \"register32_v2:inst13\|ParOut\[16\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[16\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[16\]~76\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[15\] register32_v2:inst13\|ParOut\[15\]~_emulated register32_v2:inst13\|ParOut\[15\]~81 " "Register \"register32_v2:inst13\|ParOut\[15\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[15\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[15\]~81\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[14\] register32_v2:inst13\|ParOut\[14\]~_emulated register32_v2:inst13\|ParOut\[15\]~81 " "Register \"register32_v2:inst13\|ParOut\[14\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[14\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[15\]~81\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[13\] register32_v2:inst13\|ParOut\[13\]~_emulated register32_v2:inst13\|ParOut\[15\]~81 " "Register \"register32_v2:inst13\|ParOut\[13\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[13\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[15\]~81\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[12\] register32_v2:inst13\|ParOut\[12\]~_emulated register32_v2:inst13\|ParOut\[15\]~81 " "Register \"register32_v2:inst13\|ParOut\[12\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[12\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[15\]~81\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[11\] register32_v2:inst13\|ParOut\[11\]~_emulated register32_v2:inst13\|ParOut\[15\]~81 " "Register \"register32_v2:inst13\|ParOut\[11\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[11\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[15\]~81\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[10\] register32_v2:inst13\|ParOut\[10\]~_emulated register32_v2:inst13\|ParOut\[15\]~81 " "Register \"register32_v2:inst13\|ParOut\[10\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[10\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[15\]~81\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[9\] register32_v2:inst13\|ParOut\[9\]~_emulated register32_v2:inst13\|ParOut\[15\]~81 " "Register \"register32_v2:inst13\|ParOut\[9\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[9\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[15\]~81\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[8\] register32_v2:inst13\|ParOut\[8\]~_emulated register32_v2:inst13\|ParOut\[15\]~81 " "Register \"register32_v2:inst13\|ParOut\[8\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[8\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[15\]~81\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[7\] register32_v2:inst13\|ParOut\[7\]~_emulated register32_v2:inst13\|ParOut\[15\]~81 " "Register \"register32_v2:inst13\|ParOut\[7\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[7\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[15\]~81\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[6\] register32_v2:inst13\|ParOut\[6\]~_emulated register32_v2:inst13\|ParOut\[15\]~81 " "Register \"register32_v2:inst13\|ParOut\[6\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[6\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[15\]~81\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[5\] register32_v2:inst13\|ParOut\[5\]~_emulated register32_v2:inst13\|ParOut\[15\]~81 " "Register \"register32_v2:inst13\|ParOut\[5\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[5\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[15\]~81\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[4\] register32_v2:inst13\|ParOut\[4\]~_emulated register32_v2:inst13\|ParOut\[15\]~81 " "Register \"register32_v2:inst13\|ParOut\[4\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[4\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[15\]~81\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[3\] register32_v2:inst13\|ParOut\[3\]~_emulated register32_v2:inst13\|ParOut\[15\]~81 " "Register \"register32_v2:inst13\|ParOut\[3\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[3\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[15\]~81\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[2\] register32_v2:inst13\|ParOut\[2\]~_emulated register32_v2:inst13\|ParOut\[15\]~81 " "Register \"register32_v2:inst13\|ParOut\[2\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[2\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[15\]~81\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[1\] register32_v2:inst13\|ParOut\[1\]~_emulated register32_v2:inst13\|ParOut\[15\]~81 " "Register \"register32_v2:inst13\|ParOut\[1\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[1\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[15\]~81\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register32_v2:inst13\|ParOut\[0\] register32_v2:inst13\|ParOut\[0\]~_emulated register32_v2:inst13\|ParOut\[15\]~81 " "Register \"register32_v2:inst13\|ParOut\[0\]\" is converted into an equivalent circuit using register \"register32_v2:inst13\|ParOut\[0\]~_emulated\" and latch \"register32_v2:inst13\|ParOut\[15\]~81\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register32_v2:inst13|ParOut[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register16:inst4\|ParOut\[0\] register16:inst4\|ParOut\[0\]~_emulated register16:inst4\|ParOut\[0\]~1 " "Register \"register16:inst4\|ParOut\[0\]\" is converted into an equivalent circuit using register \"register16:inst4\|ParOut\[0\]~_emulated\" and latch \"register16:inst4\|ParOut\[0\]~1\"" {  } { { "register16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register16.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register16:inst4|ParOut[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register16:inst4\|ParOut\[1\] register16:inst4\|ParOut\[1\]~_emulated register16:inst4\|ParOut\[0\]~1 " "Register \"register16:inst4\|ParOut\[1\]\" is converted into an equivalent circuit using register \"register16:inst4\|ParOut\[1\]~_emulated\" and latch \"register16:inst4\|ParOut\[0\]~1\"" {  } { { "register16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register16.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register16:inst4|ParOut[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register16:inst4\|ParOut\[2\] register16:inst4\|ParOut\[2\]~_emulated register16:inst4\|ParOut\[0\]~1 " "Register \"register16:inst4\|ParOut\[2\]\" is converted into an equivalent circuit using register \"register16:inst4\|ParOut\[2\]~_emulated\" and latch \"register16:inst4\|ParOut\[0\]~1\"" {  } { { "register16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register16.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register16:inst4|ParOut[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register16:inst4\|ParOut\[3\] register16:inst4\|ParOut\[3\]~_emulated register16:inst4\|ParOut\[0\]~1 " "Register \"register16:inst4\|ParOut\[3\]\" is converted into an equivalent circuit using register \"register16:inst4\|ParOut\[3\]~_emulated\" and latch \"register16:inst4\|ParOut\[0\]~1\"" {  } { { "register16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register16.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register16:inst4|ParOut[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register16:inst4\|ParOut\[4\] register16:inst4\|ParOut\[4\]~_emulated register16:inst4\|ParOut\[0\]~1 " "Register \"register16:inst4\|ParOut\[4\]\" is converted into an equivalent circuit using register \"register16:inst4\|ParOut\[4\]~_emulated\" and latch \"register16:inst4\|ParOut\[0\]~1\"" {  } { { "register16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register16.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register16:inst4|ParOut[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register16:inst4\|ParOut\[5\] register16:inst4\|ParOut\[5\]~_emulated register16:inst4\|ParOut\[0\]~1 " "Register \"register16:inst4\|ParOut\[5\]\" is converted into an equivalent circuit using register \"register16:inst4\|ParOut\[5\]~_emulated\" and latch \"register16:inst4\|ParOut\[0\]~1\"" {  } { { "register16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register16.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register16:inst4|ParOut[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register16:inst4\|ParOut\[6\] register16:inst4\|ParOut\[6\]~_emulated register16:inst4\|ParOut\[0\]~1 " "Register \"register16:inst4\|ParOut\[6\]\" is converted into an equivalent circuit using register \"register16:inst4\|ParOut\[6\]~_emulated\" and latch \"register16:inst4\|ParOut\[0\]~1\"" {  } { { "register16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register16.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register16:inst4|ParOut[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register16:inst4\|ParOut\[7\] register16:inst4\|ParOut\[7\]~_emulated register16:inst4\|ParOut\[0\]~1 " "Register \"register16:inst4\|ParOut\[7\]\" is converted into an equivalent circuit using register \"register16:inst4\|ParOut\[7\]~_emulated\" and latch \"register16:inst4\|ParOut\[0\]~1\"" {  } { { "register16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register16.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register16:inst4|ParOut[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register16:inst4\|ParOut\[8\] register16:inst4\|ParOut\[8\]~_emulated register16:inst4\|ParOut\[0\]~1 " "Register \"register16:inst4\|ParOut\[8\]\" is converted into an equivalent circuit using register \"register16:inst4\|ParOut\[8\]~_emulated\" and latch \"register16:inst4\|ParOut\[0\]~1\"" {  } { { "register16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register16.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register16:inst4|ParOut[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register16:inst4\|ParOut\[9\] register16:inst4\|ParOut\[9\]~_emulated register16:inst4\|ParOut\[0\]~1 " "Register \"register16:inst4\|ParOut\[9\]\" is converted into an equivalent circuit using register \"register16:inst4\|ParOut\[9\]~_emulated\" and latch \"register16:inst4\|ParOut\[0\]~1\"" {  } { { "register16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register16.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register16:inst4|ParOut[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register16:inst4\|ParOut\[10\] register16:inst4\|ParOut\[10\]~_emulated register16:inst4\|ParOut\[0\]~1 " "Register \"register16:inst4\|ParOut\[10\]\" is converted into an equivalent circuit using register \"register16:inst4\|ParOut\[10\]~_emulated\" and latch \"register16:inst4\|ParOut\[0\]~1\"" {  } { { "register16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register16.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register16:inst4|ParOut[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register16:inst4\|ParOut\[11\] register16:inst4\|ParOut\[11\]~_emulated register16:inst4\|ParOut\[0\]~1 " "Register \"register16:inst4\|ParOut\[11\]\" is converted into an equivalent circuit using register \"register16:inst4\|ParOut\[11\]~_emulated\" and latch \"register16:inst4\|ParOut\[0\]~1\"" {  } { { "register16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register16.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register16:inst4|ParOut[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register16:inst4\|ParOut\[12\] register16:inst4\|ParOut\[12\]~_emulated register16:inst4\|ParOut\[0\]~1 " "Register \"register16:inst4\|ParOut\[12\]\" is converted into an equivalent circuit using register \"register16:inst4\|ParOut\[12\]~_emulated\" and latch \"register16:inst4\|ParOut\[0\]~1\"" {  } { { "register16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register16.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register16:inst4|ParOut[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register16:inst4\|ParOut\[13\] register16:inst4\|ParOut\[13\]~_emulated register16:inst4\|ParOut\[0\]~1 " "Register \"register16:inst4\|ParOut\[13\]\" is converted into an equivalent circuit using register \"register16:inst4\|ParOut\[13\]~_emulated\" and latch \"register16:inst4\|ParOut\[0\]~1\"" {  } { { "register16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register16.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register16:inst4|ParOut[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register16:inst4\|ParOut\[14\] register16:inst4\|ParOut\[14\]~_emulated register16:inst4\|ParOut\[0\]~1 " "Register \"register16:inst4\|ParOut\[14\]\" is converted into an equivalent circuit using register \"register16:inst4\|ParOut\[14\]~_emulated\" and latch \"register16:inst4\|ParOut\[0\]~1\"" {  } { { "register16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register16.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register16:inst4|ParOut[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register16:inst4\|ParOut\[15\] register16:inst4\|ParOut\[15\]~_emulated register16:inst4\|ParOut\[0\]~1 " "Register \"register16:inst4\|ParOut\[15\]\" is converted into an equivalent circuit using register \"register16:inst4\|ParOut\[15\]~_emulated\" and latch \"register16:inst4\|ParOut\[0\]~1\"" {  } { { "register16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register16.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641715916377 "|ca6|register16:inst4|ParOut[15]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1641715916377 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1641715918249 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_2_result_int\[0\]~4 " "Logic cell \"initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_2_result_int\[0\]~4\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_2_result_int\[0\]~4" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/db/alt_u_div_eaf.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641715918616 ""} { "Info" "ISCL_SCL_CELL_NAME" "initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_3_result_int\[0\]~6 " "Logic cell \"initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_3_result_int\[0\]~6\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_3_result_int\[0\]~6" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/db/alt_u_div_eaf.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641715918616 ""} { "Info" "ISCL_SCL_CELL_NAME" "initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_4_result_int\[0\]~8 " "Logic cell \"initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_4_result_int\[0\]~8\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_4_result_int\[0\]~8" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/db/alt_u_div_eaf.tdf" 77 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641715918616 ""} { "Info" "ISCL_SCL_CELL_NAME" "initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_5_result_int\[0\]~10" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/db/alt_u_div_eaf.tdf" 82 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641715918616 ""} { "Info" "ISCL_SCL_CELL_NAME" "initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_6_result_int\[0\]~12 " "Logic cell \"initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_6_result_int\[0\]~12\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_6_result_int\[0\]~12" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/db/alt_u_div_eaf.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641715918616 ""} { "Info" "ISCL_SCL_CELL_NAME" "initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_7_result_int\[0\]~14 " "Logic cell \"initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_7_result_int\[0\]~14\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_7_result_int\[0\]~14" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/db/alt_u_div_eaf.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641715918616 ""} { "Info" "ISCL_SCL_CELL_NAME" "initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_8_result_int\[0\]~16 " "Logic cell \"initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_8_result_int\[0\]~16\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_8_result_int\[0\]~16" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/db/alt_u_div_eaf.tdf" 97 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641715918616 ""} { "Info" "ISCL_SCL_CELL_NAME" "initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_9_result_int\[0\]~18 " "Logic cell \"initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_9_result_int\[0\]~18\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_9_result_int\[0\]~18" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/db/alt_u_div_eaf.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641715918616 ""} { "Info" "ISCL_SCL_CELL_NAME" "initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_10_result_int\[0\]~20 " "Logic cell \"initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_10_result_int\[0\]~20\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_10_result_int\[0\]~20" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/db/alt_u_div_eaf.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641715918616 ""} { "Info" "ISCL_SCL_CELL_NAME" "initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_11_result_int\[0\]~22 " "Logic cell \"initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_11_result_int\[0\]~22\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_11_result_int\[0\]~22" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/db/alt_u_div_eaf.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641715918616 ""} { "Info" "ISCL_SCL_CELL_NAME" "initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_12_result_int\[0\]~24 " "Logic cell \"initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_12_result_int\[0\]~24\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_12_result_int\[0\]~24" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/db/alt_u_div_eaf.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641715918616 ""} { "Info" "ISCL_SCL_CELL_NAME" "initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_13_result_int\[0\]~26 " "Logic cell \"initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_13_result_int\[0\]~26\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_13_result_int\[0\]~26" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/db/alt_u_div_eaf.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641715918616 ""} { "Info" "ISCL_SCL_CELL_NAME" "initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_14_result_int\[0\]~28 " "Logic cell \"initxx:inst25\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_14_result_int\[0\]~28\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_14_result_int\[0\]~28" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/db/alt_u_div_eaf.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641715918616 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1641715918616 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641715918784 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641715918784 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "529 " "Implemented 529 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641715918836 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641715918836 ""} { "Info" "ICUT_CUT_TM_LCELLS" "484 " "Implemented 484 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641715918836 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1641715918836 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641715918836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641715918857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 09 00:11:58 2022 " "Processing ended: Sun Jan 09 00:11:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641715918857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641715918857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641715918857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641715918857 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "myRom.qip " "Tcl Script File myRom.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE myRom.qip " "set_global_assignment -name QIP_FILE myRom.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1641715919888 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1641715919888 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "counter.qip " "Tcl Script File counter.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE counter.qip " "set_global_assignment -name QIP_FILE counter.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1641715919888 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1641715919888 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "const.qip " "Tcl Script File const.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE const.qip " "set_global_assignment -name QIP_FILE const.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1641715919888 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1641715919888 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1641715919900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641715919901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 09 00:11:59 2022 " "Processing started: Sun Jan 09 00:11:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641715919901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1641715919901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ca6 -c ca6 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ca6 -c ca6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1641715919901 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1641715919965 ""}
{ "Info" "0" "" "Project  = ca6" {  } {  } 0 0 "Project  = ca6" 0 0 "Fitter" 0 0 1641715919965 ""}
{ "Info" "0" "" "Revision = ca6" {  } {  } 0 0 "Revision = ca6" 0 0 "Fitter" 0 0 1641715919965 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1641715920039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1641715920040 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ca6 EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"ca6\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1641715920048 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641715920120 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641715920120 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1641715920215 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1641715920219 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641715920291 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641715920291 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641715920291 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1641715920291 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/apps/lesson/quartusprime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/lesson/quartusprime/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/apps/lesson/QuartusPrime/New folder (4)/" { { 0 { 0 ""} 0 1306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641715920292 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/apps/lesson/quartusprime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/lesson/quartusprime/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/apps/lesson/QuartusPrime/New folder (4)/" { { 0 { 0 ""} 0 1308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641715920292 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/apps/lesson/quartusprime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/lesson/quartusprime/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/apps/lesson/QuartusPrime/New folder (4)/" { { 0 { 0 ""} 0 1310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641715920292 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/apps/lesson/quartusprime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/lesson/quartusprime/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/apps/lesson/QuartusPrime/New folder (4)/" { { 0 { 0 ""} 0 1312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641715920292 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/apps/lesson/quartusprime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/lesson/quartusprime/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/apps/lesson/QuartusPrime/New folder (4)/" { { 0 { 0 ""} 0 1314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641715920292 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1641715920292 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1641715920293 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "43 43 " "No exact pin location assignment(s) for 43 pins of 43 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1641715920537 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1641715920676 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ca6.sdc " "Synopsys Design Constraints File file not found: 'ca6.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1641715920677 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1641715920678 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1641715920681 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1641715920681 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1641715920682 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641715920707 ""}  } { { "ca6.bdf" "" { Schematic "C:/apps/lesson/QuartusPrime/New folder (4)/ca6.bdf" { { 48 -248 -80 64 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/apps/lesson/QuartusPrime/New folder (4)/" { { 0 { 0 ""} 0 1278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641715920707 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register32_v2:inst13\|ParOut\[31\]~130  " "Automatically promoted node register32_v2:inst13\|ParOut\[31\]~130 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641715920707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register32_v2:inst13\|ParOut\[31\]~0 " "Destination node register32_v2:inst13\|ParOut\[31\]~0" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/apps/lesson/QuartusPrime/New folder (4)/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641715920707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register32_v2:inst13\|ParOut\[31\]~2 " "Destination node register32_v2:inst13\|ParOut\[31\]~2" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/apps/lesson/QuartusPrime/New folder (4)/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641715920707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register32_v2:inst13\|ParOut\[30\]~7 " "Destination node register32_v2:inst13\|ParOut\[30\]~7" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/apps/lesson/QuartusPrime/New folder (4)/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641715920707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register32_v2:inst13\|ParOut\[29\]~12 " "Destination node register32_v2:inst13\|ParOut\[29\]~12" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/apps/lesson/QuartusPrime/New folder (4)/" { { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641715920707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register32_v2:inst13\|ParOut\[28\]~17 " "Destination node register32_v2:inst13\|ParOut\[28\]~17" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/apps/lesson/QuartusPrime/New folder (4)/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641715920707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register32_v2:inst13\|ParOut\[27\]~22 " "Destination node register32_v2:inst13\|ParOut\[27\]~22" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/apps/lesson/QuartusPrime/New folder (4)/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641715920707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register32_v2:inst13\|ParOut\[26\]~27 " "Destination node register32_v2:inst13\|ParOut\[26\]~27" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/apps/lesson/QuartusPrime/New folder (4)/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641715920707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register32_v2:inst13\|ParOut\[25\]~32 " "Destination node register32_v2:inst13\|ParOut\[25\]~32" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/apps/lesson/QuartusPrime/New folder (4)/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641715920707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register32_v2:inst13\|ParOut\[24\]~37 " "Destination node register32_v2:inst13\|ParOut\[24\]~37" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/apps/lesson/QuartusPrime/New folder (4)/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641715920707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register32_v2:inst13\|ParOut\[23\]~42 " "Destination node register32_v2:inst13\|ParOut\[23\]~42" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/apps/lesson/QuartusPrime/New folder (4)/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641715920707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1641715920707 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1641715920707 ""}  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/apps/lesson/QuartusPrime/New folder (4)/" { { 0 { 0 ""} 0 1190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641715920707 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register32_v2:inst16\|ParOut\[31\]~0  " "Automatically promoted node register32_v2:inst16\|ParOut\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641715920708 ""}  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register32_v2.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/apps/lesson/QuartusPrime/New folder (4)/" { { 0 { 0 ""} 0 1189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641715920708 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register16:inst4\|ParOut\[0\]~0  " "Automatically promoted node register16:inst4\|ParOut\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641715920708 ""}  } { { "register16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (4)/register16.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/apps/lesson/QuartusPrime/New folder (4)/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641715920708 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1641715920858 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1641715920858 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1641715920960 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641715920960 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641715920961 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1641715920961 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1641715920962 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1641715920963 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1641715920963 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 2.5V 25 17 0 " "Number of I/O pins in group: 42 (unused VREF, 2.5V VCCIO, 25 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1641715920966 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1641715920966 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1641715920966 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641715920967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641715920967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641715920967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641715920967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641715920967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641715920967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641715920967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641715920967 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1641715920967 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1641715920967 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641715920989 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1641715920993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1641715921294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641715921368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1641715921378 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1641715922354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641715922354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1641715922523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/apps/lesson/QuartusPrime/New folder (4)/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1641715922882 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1641715922882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1641715923227 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1641715923227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641715923229 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1641715923317 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641715923322 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641715923438 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641715923438 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641715923576 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641715924039 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/apps/lesson/QuartusPrime/New folder (4)/output_files/ca6.fit.smsg " "Generated suppressed messages file C:/apps/lesson/QuartusPrime/New folder (4)/output_files/ca6.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1641715924306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5497 " "Peak virtual memory: 5497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641715924578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 09 00:12:04 2022 " "Processing ended: Sun Jan 09 00:12:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641715924578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641715924578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641715924578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1641715924578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1641715925474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641715925474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 09 00:12:05 2022 " "Processing started: Sun Jan 09 00:12:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641715925474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1641715925474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ca6 -c ca6 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ca6 -c ca6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1641715925474 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "myRom.qip " "Tcl Script File myRom.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE myRom.qip " "set_global_assignment -name QIP_FILE myRom.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1641715925577 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1641715925577 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "counter.qip " "Tcl Script File counter.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE counter.qip " "set_global_assignment -name QIP_FILE counter.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1641715925578 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1641715925578 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "const.qip " "Tcl Script File const.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE const.qip " "set_global_assignment -name QIP_FILE const.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1641715925578 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1641715925578 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1641715925682 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1641715925862 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1641715925874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 4 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641715925998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 09 00:12:05 2022 " "Processing ended: Sun Jan 09 00:12:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641715925998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641715925998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641715925998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1641715925998 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1641715926615 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "myRom.qip " "Tcl Script File myRom.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE myRom.qip " "set_global_assignment -name QIP_FILE myRom.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1641715926995 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1641715926995 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "counter.qip " "Tcl Script File counter.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE counter.qip " "set_global_assignment -name QIP_FILE counter.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1641715926995 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1641715926995 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "const.qip " "Tcl Script File const.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE const.qip " "set_global_assignment -name QIP_FILE const.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1641715926995 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1641715926995 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1641715927007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641715927008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 09 00:12:06 2022 " "Processing started: Sun Jan 09 00:12:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641715927008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1641715927008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ca6 -c ca6 " "Command: quartus_sta ca6 -c ca6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1641715927008 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1641715927073 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1641715927187 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1641715927188 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641715927236 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641715927236 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1641715927369 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ca6.sdc " "Synopsys Design Constraints File file not found: 'ca6.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1641715927398 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1641715927399 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641715927401 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name initt initt " "create_clock -period 1.000 -name initt initt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641715927401 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641715927401 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1641715927403 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641715927403 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1641715927404 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1641715927413 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1641715927447 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1641715927447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.279 " "Worst-case setup slack is -10.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.279            -494.396 clk  " "  -10.279            -494.396 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641715927453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.736 " "Worst-case hold slack is 0.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.736               0.000 clk  " "    0.736               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641715927460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.105 " "Worst-case recovery slack is -2.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.105             -62.447 clk  " "   -2.105             -62.447 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641715927467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.128 " "Worst-case removal slack is 2.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.128               0.000 clk  " "    2.128               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641715927472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -126.421 clk  " "   -3.000            -126.421 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 initt  " "   -3.000              -3.000 initt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641715927478 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1641715927539 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1641715927557 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1641715927732 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641715927800 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1641715927807 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1641715927807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.345 " "Worst-case setup slack is -9.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.345            -448.759 clk  " "   -9.345            -448.759 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641715927813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.683 " "Worst-case hold slack is 0.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.683               0.000 clk  " "    0.683               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641715927817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.931 " "Worst-case recovery slack is -1.931" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.931             -55.582 clk  " "   -1.931             -55.582 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641715927825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.103 " "Worst-case removal slack is 2.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.103               0.000 clk  " "    2.103               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641715927829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -126.421 clk  " "   -3.000            -126.421 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 initt  " "   -3.000              -3.000 initt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641715927836 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1641715927877 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641715927965 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1641715927966 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1641715927966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.713 " "Worst-case setup slack is -4.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.713            -225.753 clk  " "   -4.713            -225.753 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641715927969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.293 " "Worst-case hold slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 clk  " "    0.293               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641715927974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.100 " "Worst-case recovery slack is -1.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.100             -32.999 clk  " "   -1.100             -32.999 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641715927979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.705 " "Worst-case removal slack is 0.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.705               0.000 clk  " "    0.705               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641715927982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -91.284 clk  " "   -3.000             -91.284 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.222 initt  " "   -3.000              -5.222 initt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641715927988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641715927988 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1641715928295 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1641715928299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641715928357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 09 00:12:08 2022 " "Processing ended: Sun Jan 09 00:12:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641715928357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641715928357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641715928357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1641715928357 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1641715929272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641715929272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 09 00:12:09 2022 " "Processing started: Sun Jan 09 00:12:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641715929272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1641715929272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ca6 -c ca6 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ca6 -c ca6" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1641715929273 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "myRom.qip " "Tcl Script File myRom.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE myRom.qip " "set_global_assignment -name QIP_FILE myRom.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1641715929389 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1641715929389 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "counter.qip " "Tcl Script File counter.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE counter.qip " "set_global_assignment -name QIP_FILE counter.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1641715929389 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1641715929389 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "const.qip " "Tcl Script File const.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE const.qip " "set_global_assignment -name QIP_FILE const.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1641715929389 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1641715929389 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1641715929570 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ca6_8_1200mv_85c_slow.vo C:/apps/lesson/QuartusPrime/New folder (4)/simulation/modelsim/ simulation " "Generated file ca6_8_1200mv_85c_slow.vo in folder \"C:/apps/lesson/QuartusPrime/New folder (4)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641715929706 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ca6_8_1200mv_0c_slow.vo C:/apps/lesson/QuartusPrime/New folder (4)/simulation/modelsim/ simulation " "Generated file ca6_8_1200mv_0c_slow.vo in folder \"C:/apps/lesson/QuartusPrime/New folder (4)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641715929774 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ca6_min_1200mv_0c_fast.vo C:/apps/lesson/QuartusPrime/New folder (4)/simulation/modelsim/ simulation " "Generated file ca6_min_1200mv_0c_fast.vo in folder \"C:/apps/lesson/QuartusPrime/New folder (4)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641715929834 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ca6.vo C:/apps/lesson/QuartusPrime/New folder (4)/simulation/modelsim/ simulation " "Generated file ca6.vo in folder \"C:/apps/lesson/QuartusPrime/New folder (4)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641715929893 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ca6_8_1200mv_85c_v_slow.sdo C:/apps/lesson/QuartusPrime/New folder (4)/simulation/modelsim/ simulation " "Generated file ca6_8_1200mv_85c_v_slow.sdo in folder \"C:/apps/lesson/QuartusPrime/New folder (4)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641715929933 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ca6_8_1200mv_0c_v_slow.sdo C:/apps/lesson/QuartusPrime/New folder (4)/simulation/modelsim/ simulation " "Generated file ca6_8_1200mv_0c_v_slow.sdo in folder \"C:/apps/lesson/QuartusPrime/New folder (4)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641715929972 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ca6_min_1200mv_0c_v_fast.sdo C:/apps/lesson/QuartusPrime/New folder (4)/simulation/modelsim/ simulation " "Generated file ca6_min_1200mv_0c_v_fast.sdo in folder \"C:/apps/lesson/QuartusPrime/New folder (4)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641715930010 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ca6_v.sdo C:/apps/lesson/QuartusPrime/New folder (4)/simulation/modelsim/ simulation " "Generated file ca6_v.sdo in folder \"C:/apps/lesson/QuartusPrime/New folder (4)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641715930052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641715930086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 09 00:12:10 2022 " "Processing ended: Sun Jan 09 00:12:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641715930086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641715930086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641715930086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1641715930086 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 83 s " "Quartus Prime Full Compilation was successful. 0 errors, 83 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1641715930701 ""}
