// Seed: 114917061
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1,
    output wor   id_2,
    output tri1  id_3
);
  always id_1 <= 1'b0;
  wire id_6;
  import id_7::*;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7
  );
  always begin : LABEL_0
    `define pp_8 0
    @(1) begin : LABEL_0
      wait ({1 & `pp_8 * 1 * `pp_8});
    end
    $display(1, 1, 1);
  end
endmodule
