{
    "code": "```verilog\nmodule TopModule (\n    input  logic clk,       // Clock signal\n    input  logic d,         // Data input\n    input  logic reset_n,   // Asynchronous active-low reset\n    output logic q          // Flip-flop output\n);\n    always_ff @(posedge clk or negedge reset_n) begin\n        if (!reset_n)\n            q <= 1'b0;     // Reset state\n        else\n            q <= d;        // Capture input on rising edge of clk\n    end\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    },
    "iterations_used": 1
}