--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml szamologep.twx szamologep.ncd -o szamologep.twr
szamologep.pcf -ucf fizikai_io.ucf

Design file:              szamologep.ncd
Physical constraint file: szamologep.pcf
Device,package,speed:     xc3s250e,tq144,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
btn<0>      |    0.020(R)|    1.183(R)|clk_BUFGP         |   0.000|
btn<1>      |   -0.085(R)|    1.267(R)|clk_BUFGP         |   0.000|
btn<2>      |    0.362(R)|    0.904(R)|clk_BUFGP         |   0.000|
btn<3>      |    1.240(R)|    0.201(R)|clk_BUFGP         |   0.000|
dip_sw<0>   |    1.593(R)|    0.416(R)|clk_BUFGP         |   0.000|
dip_sw<1>   |    1.166(R)|    1.205(R)|clk_BUFGP         |   0.000|
dip_sw<2>   |    1.544(R)|    0.690(R)|clk_BUFGP         |   0.000|
dip_sw<3>   |    2.122(R)|    0.623(R)|clk_BUFGP         |   0.000|
dip_sw<4>   |    2.049(R)|    0.160(R)|clk_BUFGP         |   0.000|
dip_sw<5>   |    2.259(R)|    0.161(R)|clk_BUFGP         |   0.000|
dip_sw<6>   |    3.031(R)|   -0.062(R)|clk_BUFGP         |   0.000|
dip_sw<7>   |    2.175(R)|   -0.352(R)|clk_BUFGP         |   0.000|
reset       |    1.422(R)|    0.062(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AN<0>       |    7.737(R)|clk_BUFGP         |   0.000|
AN<1>       |    8.204(R)|clk_BUFGP         |   0.000|
AN<2>       |    7.671(R)|clk_BUFGP         |   0.000|
AN<3>       |    8.196(R)|clk_BUFGP         |   0.000|
SEG<1>      |   12.120(R)|clk_BUFGP         |   0.000|
SEG<2>      |   12.099(R)|clk_BUFGP         |   0.000|
SEG<3>      |   12.219(R)|clk_BUFGP         |   0.000|
SEG<4>      |   11.161(R)|clk_BUFGP         |   0.000|
SEG<5>      |   11.106(R)|clk_BUFGP         |   0.000|
SEG<6>      |   10.932(R)|clk_BUFGP         |   0.000|
SEG<7>      |   11.684(R)|clk_BUFGP         |   0.000|
leds<0>     |    9.738(R)|clk_BUFGP         |   0.000|
leds<1>     |   10.017(R)|clk_BUFGP         |   0.000|
leds<2>     |    9.048(R)|clk_BUFGP         |   0.000|
leds<3>     |    9.758(R)|clk_BUFGP         |   0.000|
leds<4>     |    9.568(R)|clk_BUFGP         |   0.000|
leds<5>     |   10.193(R)|clk_BUFGP         |   0.000|
leds<6>     |   10.303(R)|clk_BUFGP         |   0.000|
leds<7>     |   11.311(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.199|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Mar 25 20:01:46 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 109 MB



