{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561995115077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561995115083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 01 12:31:54 2019 " "Processing started: Mon Jul 01 12:31:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561995115083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995115083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off oac2 -c oac2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off oac2 -c oac2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995115083 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "reg_ra_31.qip " "Tcl Script File reg_ra_31.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE reg_ra_31.qip " "set_global_assignment -name QIP_FILE reg_ra_31.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1561995115336 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1561995115336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561995115547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561995115547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/um.bdf 1 1 " "Found 1 design units, including 1 entities, in source file um/um.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 um " "Found entity 1: um" {  } { { "Um/um.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Um/um.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995124675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995124675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41_lpm/mux41_lpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux41_lpm/mux41_lpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41_lpm-SYN " "Found design unit 1: mux41_lpm-SYN" {  } { { "Mux41_lpm/mux41_lpm.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux41_lpm/mux41_lpm.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125048 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41_lpm " "Found entity 1: mux41_lpm" {  } { { "Mux41_lpm/mux41_lpm.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux41_lpm/mux41_lpm.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_1bit_lpm/mux21_1bit_lpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21_1bit_lpm/mux21_1bit_lpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21_1bit_lpm-SYN " "Found design unit 1: mux21_1bit_lpm-SYN" {  } { { "Mux21_1bit_lpm/mux21_1bit_lpm.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_1bit_lpm/mux21_1bit_lpm.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125050 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21_1bit_lpm " "Found entity 1: mux21_1bit_lpm" {  } { { "Mux21_1bit_lpm/mux21_1bit_lpm.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_1bit_lpm/mux21_1bit_lpm.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endereco_jump/endereco_jump.bdf 1 1 " "Found 1 design units, including 1 entities, in source file endereco_jump/endereco_jump.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Endereco_jump " "Found entity 1: Endereco_jump" {  } { { "Endereco_jump/Endereco_jump.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Endereco_jump/Endereco_jump.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_ula/control_ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_ula/control_ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control_ula " "Found entity 1: control_ula" {  } { { "control_ula/control_ula.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/control_ula/control_ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forward_unit/forwarding_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file forward_unit/forwarding_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "Forward_Unit/forwarding_unit.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Forward_Unit/forwarding_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "campo_registradores/mux32x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file campo_registradores/mux32x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32x8-SYN " "Found design unit 1: mux32x8-SYN" {  } { { "campo_registradores/mux32x8.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/campo_registradores/mux32x8.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125061 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32x8 " "Found entity 1: mux32x8" {  } { { "campo_registradores/mux32x8.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/campo_registradores/mux32x8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "campo_registradores/campo_registradores.bdf 1 1 " "Found 1 design units, including 1 entities, in source file campo_registradores/campo_registradores.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 campo_registradores " "Found entity 1: campo_registradores" {  } { { "campo_registradores/campo_registradores.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/campo_registradores/campo_registradores.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decotificador_reg/decotificador_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decotificador_reg/decotificador_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decotificador_reg " "Found entity 1: decotificador_reg" {  } { { "decotificador_reg/decotificador_reg.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/decotificador_reg/decotificador_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125065 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ram_InstructionMemory/inst_mem_ram_inst.v " "Can't analyze file -- file ram_InstructionMemory/inst_mem_ram_inst.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1561995125066 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ram_InstructionMemory/inst_mem_ram_bb.v " "Can't analyze file -- file ram_InstructionMemory/inst_mem_ram_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1561995125068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_instructionmemory/inst_mem_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_instructionmemory/inst_mem_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem_ram " "Found entity 1: inst_mem_ram" {  } { { "ram_InstructionMemory/inst_mem_ram.v" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/ram_InstructionMemory/inst_mem_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125071 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ram_DataMemory/data_mem_ram_inst.vhd " "Can't analyze file -- file ram_DataMemory/data_mem_ram_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1561995125072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_datamemory/data_mem_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_datamemory/data_mem_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem_ram-SYN " "Found design unit 1: data_mem_ram-SYN" {  } { { "ram_DataMemory/data_mem_ram.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/ram_DataMemory/data_mem_ram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125074 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem_ram " "Found entity 1: data_mem_ram" {  } { { "ram_DataMemory/data_mem_ram.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/ram_DataMemory/data_mem_ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_id_ex/reg_id_ex.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_id_ex/reg_id_ex.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_id_ex " "Found entity 1: reg_id_ex" {  } { { "Reg_ID_EX/reg_id_ex.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Reg_ID_EX/reg_id_ex.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mem-wb/reg_mem-wb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_mem-wb/reg_mem-wb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_MEM-WB " "Found entity 1: reg_MEM-WB" {  } { { "reg_MEM-WB/reg_MEM-WB.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/reg_MEM-WB/reg_MEM-WB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ex-mem/reg_ex-mem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_ex-mem/reg_ex-mem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_EX-MEM " "Found entity 1: reg_EX-MEM" {  } { { "Reg_EX-MEM/reg_EX-MEM.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Reg_EX-MEM/reg_EX-MEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4/reg4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg4/reg4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg4 " "Found entity 1: reg4" {  } { { "Reg4/reg4.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Reg4/reg4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg5/reg5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg5/reg5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg5 " "Found entity 1: reg5" {  } { { "Reg5/reg5.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Reg5/reg5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2_left/shift2_left.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift2_left/shift2_left.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift2_left " "Found entity 1: shift2_left" {  } { { "shift2_left/shift2_left.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/shift2_left/shift2_left.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2_left/lpm_clshift_2_left.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift2_left/lpm_clshift_2_left.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift_2_left-SYN " "Found design unit 1: lpm_clshift_2_left-SYN" {  } { { "shift2_left/lpm_clshift_2_left.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/shift2_left/lpm_clshift_2_left.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125085 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_2_left " "Found entity 1: lpm_clshift_2_left" {  } { { "shift2_left/lpm_clshift_2_left.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/shift2_left/lpm_clshift_2_left.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clo_intruction/clo_instruction.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clo_intruction/clo_instruction.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clo_instruction " "Found entity 1: clo_instruction" {  } { { "clo_intruction/clo_instruction.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/clo_intruction/clo_instruction.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125087 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lpm_mux/lpm_mux_alu_inst.vhd " "Can't analyze file -- file lpm_mux/lpm_mux_alu_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1561995125089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux/lpm_mux_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux/lpm_mux_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux_alu-SYN " "Found design unit 1: lpm_mux_alu-SYN" {  } { { "lpm_mux/lpm_mux_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mux/lpm_mux_alu.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125091 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_alu " "Found entity 1: lpm_mux_alu" {  } { { "lpm_mux/lpm_mux_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mux/lpm_mux_alu.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125091 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lpm_mult/lpm_mult_alu_inst.vhd " "Can't analyze file -- file lpm_mult/lpm_mult_alu_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1561995125093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult/lpm_mult_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mult/lpm_mult_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mult_alu-SYN " "Found design unit 1: lpm_mult_alu-SYN" {  } { { "lpm_mult/lpm_mult_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125095 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult_alu " "Found entity 1: lpm_mult_alu" {  } { { "lpm_mult/lpm_mult_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125095 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lmp_div/lpm_div_alu_inst.vhd " "Can't analyze file -- file lmp_div/lpm_div_alu_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1561995125097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmp_div/lpm_div_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lmp_div/lpm_div_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_div_alu-SYN " "Found design unit 1: lpm_div_alu-SYN" {  } { { "lmp_div/lpm_div_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lmp_div/lpm_div_alu.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125099 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_div_alu " "Found entity 1: lpm_div_alu" {  } { { "lmp_div/lpm_div_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lmp_div/lpm_div_alu.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125099 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lmp_clshift_arith/lpm_clshift_arith_inst.vhd " "Can't analyze file -- file lmp_clshift_arith/lpm_clshift_arith_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1561995125101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmp_clshift_arith/lpm_clshift_arith.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lmp_clshift_arith/lpm_clshift_arith.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift_arith-SYN " "Found design unit 1: lpm_clshift_arith-SYN" {  } { { "lmp_clshift_arith/lpm_clshift_arith.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lmp_clshift_arith/lpm_clshift_arith.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125103 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_arith " "Found entity 1: lpm_clshift_arith" {  } { { "lmp_clshift_arith/lpm_clshift_arith.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lmp_clshift_arith/lpm_clshift_arith.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125103 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lmp_clshift/lmp_clshift_ula_inst.vhd " "Can't analyze file -- file lmp_clshift/lmp_clshift_ula_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1561995125105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmp_clshift/lmp_clshift_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lmp_clshift/lmp_clshift_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lmp_clshift_ula-SYN " "Found design unit 1: lmp_clshift_ula-SYN" {  } { { "lmp_clshift/lmp_clshift_ula.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lmp_clshift/lmp_clshift_ula.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125107 ""} { "Info" "ISGN_ENTITY_NAME" "1 lmp_clshift_ula " "Found entity 1: lmp_clshift_ula" {  } { { "lmp_clshift/lmp_clshift_ula.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lmp_clshift/lmp_clshift_ula.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125107 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lmp_clshift/lmp_clshift_ula.v " "Can't analyze file -- file lmp_clshift/lmp_clshift_ula.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1561995125109 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mux21_3bits/mux21_3bits_bb.v " "Can't analyze file -- file Mux21_3bits/mux21_3bits_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1561995125111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_3bits/mux21_3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21_3bits/mux21_3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_3bits " "Found entity 1: mux21_3bits" {  } { { "Mux21_3bits/mux21_3bits.v" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_3bits/mux21_3bits.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125113 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mux21_2bits/mux21_2bits_bb.v " "Can't analyze file -- file Mux21_2bits/mux21_2bits_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1561995125115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_2bits/mux21_2bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21_2bits/mux21_2bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_2bits " "Found entity 1: mux21_2bits" {  } { { "Mux21_2bits/mux21_2bits.v" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_2bits/mux21_2bits.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125117 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux21_1bit/mux21_1bit_inst.v " "Can't analyze file -- file mux21_1bit/mux21_1bit_inst.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1561995125118 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux21_1bit/mux21_1bit_bb.v " "Can't analyze file -- file mux21_1bit/mux21_1bit_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1561995125120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_1bit/mux21_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21_1bit/mux21_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_1bit " "Found entity 1: mux21_1bit" {  } { { "mux21_1bit/mux21_1bit.v" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/mux21_1bit/mux21_1bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1bitula5funcoes/1bitalu5functionsoverflow.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 1bitula5funcoes/1bitalu5functionsoverflow.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1bitALU5functionsOverflow " "Found entity 1: 1bitALU5functionsOverflow" {  } { { "1bitULA5funcoes/1bitALU5functionsOverflow.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/1bitULA5funcoes/1bitALU5functionsOverflow.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1bitula5funcoes/1bitalu5functions.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 1bitula5funcoes/1bitalu5functions.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1bitALU5functions " "Found entity 1: 1bitALU5functions" {  } { { "1bitULA5funcoes/1bitALU5functions.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/1bitULA5funcoes/1bitALU5functions.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125126 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 Mux41/mux41.bdf " "Entity \"mux41\" obtained from \"Mux41/mux41.bdf\" instead of from Quartus Prime megafunction library" {  } { { "Mux41/mux41.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux41/mux41.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1561995125127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41/mux41.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux41/mux41.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Found entity 1: mux41" {  } { { "Mux41/mux41.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux41/mux41.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory/instructionmemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory/instructionmemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmemory " "Found entity 1: instructionmemory" {  } { { "InstructionMemory/instructionmemory.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/InstructionMemory/instructionmemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit/hazard_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit/hazard_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder/fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder/fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "Fulladder/fulladder.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Fulladder/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlepipe/controlepipe.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlepipe/controlepipe.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlepipe " "Found entity 1: controlepipe" {  } { { "ControlePipe/controlepipe.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/ControlePipe/controlepipe.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bitula6funcoes/32bitula6funcoes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 32bitula6funcoes/32bitula6funcoes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 32bitULA6funcoes " "Found entity 1: 32bitULA6funcoes" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_a_equals_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare_a_equals_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_a_equals_b-SYN " "Found design unit 1: compare_a_equals_b-SYN" {  } { { "compare_a_equals_b.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/compare_a_equals_b.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125137 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_a_equals_b " "Found entity 1: compare_a_equals_b" {  } { { "compare_a_equals_b.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/compare_a_equals_b.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext/sign_ext.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sign_ext/sign_ext.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext " "Found entity 1: sign_ext" {  } { { "Sign_Ext/sign_ext.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Sign_Ext/sign_ext.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32/reg32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg32/reg32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "Reg32/reg32.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Reg32/reg32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_if_id/reg_if-id.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_if_id/reg_if-id.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_IF-ID " "Found entity 1: reg_IF-ID" {  } { { "Reg_IF_ID/reg_IF-ID.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Reg_IF_ID/reg_IF-ID.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quatro/quatro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file quatro/quatro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 quatro " "Found entity 1: quatro" {  } { { "Quatro/quatro.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Quatro/quatro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter/program_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file program_counter/program_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "Program_Counter/program_counter.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Program_Counter/program_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oac2/oac2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file oac2/oac2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 oac2 " "Found entity 1: oac2" {  } { { "oac2/oac2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21/mux21.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux21/mux21.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "Mux21/mux21.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21/mux21.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlepipe/controlepipe2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlepipe/controlepipe2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlepipe2 " "Found entity 1: controlepipe2" {  } { { "ControlePipe/controlepipe2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/ControlePipe/controlepipe2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1/reg1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg1/reg1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg1 " "Found entity 1: reg1" {  } { { "Reg1/reg1.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Reg1/reg1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg6/reg6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg6/reg6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg6 " "Found entity 1: reg6" {  } { { "Reg6/reg6.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Reg6/reg6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory/datamemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datamemory/datamemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Found entity 1: datamemory" {  } { { "DataMemory/datamemory.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/DataMemory/datamemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext_zero/sign_ext_zero.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sign_ext_zero/sign_ext_zero.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext_zero " "Found entity 1: sign_ext_zero" {  } { { "Sign_Ext_zero/sign_ext_zero.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Sign_Ext_zero/sign_ext_zero.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext_zero/sign_ext_helper.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sign_ext_zero/sign_ext_helper.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext_helper " "Found entity 1: sign_ext_helper" {  } { { "Sign_Ext_zero/sign_ext_helper.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Sign_Ext_zero/sign_ext_helper.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext_zero/sign_ext_helper2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sign_ext_zero/sign_ext_helper2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext_helper2 " "Found entity 1: sign_ext_helper2" {  } { { "Sign_Ext_zero/sign_ext_helper2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Sign_Ext_zero/sign_ext_helper2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41_31bits/mux41_31bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux41_31bits/mux41_31bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux41_31bits " "Found entity 1: mux41_31bits" {  } { { "Mux41_31bits/mux41_31bits.v" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux41_31bits/mux41_31bits.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_31bits/mux21_31bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21_31bits/mux21_31bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21_31bits-SYN " "Found design unit 1: mux21_31bits-SYN" {  } { { "Mux21_31bits/mux21_31bits.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_31bits/mux21_31bits.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125162 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21_31bits " "Found entity 1: mux21_31bits" {  } { { "Mux21_31bits/mux21_31bits.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_31bits/mux21_31bits.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_5bits/mux21_5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21_5bits/mux21_5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21_5bits-SYN " "Found design unit 1: mux21_5bits-SYN" {  } { { "Mux21_5bits/mux21_5bits.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_5bits/mux21_5bits.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125164 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21_5bits " "Found entity 1: mux21_5bits" {  } { { "Mux21_5bits/mux21_5bits.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_5bits/mux21_5bits.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in2_output/in2_output.bdf 1 1 " "Found 1 design units, including 1 entities, in source file in2_output/in2_output.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 in2_output " "Found entity 1: in2_output" {  } { { "in2_output/in2_output.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/in2_output/in2_output.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shamtzero/shamtzero.v 1 1 " "Found 1 design units, including 1 entities, in source file shamtzero/shamtzero.v" { { "Info" "ISGN_ENTITY_NAME" "1 shamtzero " "Found entity 1: shamtzero" {  } { { "shamtzero/shamtzero.v" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/shamtzero/shamtzero.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_lui/shift_lui.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_lui/shift_lui.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_lui-SYN " "Found design unit 1: shift_lui-SYN" {  } { { "Shift_lui/shift_lui.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Shift_lui/shift_lui.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125170 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_lui " "Found entity 1: shift_lui" {  } { { "Shift_lui/shift_lui.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Shift_lui/shift_lui.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_lui/lui_result.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift_lui/lui_result.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lui_result " "Found entity 1: lui_result" {  } { { "Shift_lui/lui_result.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Shift_lui/lui_result.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder/fulladder_enable.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder/fulladder_enable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder_enable " "Found entity 1: fulladder_enable" {  } { { "Fulladder/fulladder_enable.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Fulladder/fulladder_enable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ra_reg_31/ra_reg_31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ra_reg_31/ra_reg_31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ra_reg_31-SYN " "Found design unit 1: ra_reg_31-SYN" {  } { { "Ra_reg_31/Ra_reg_31.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Ra_reg_31/Ra_reg_31.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125175 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ra_reg_31 " "Found entity 1: Ra_reg_31" {  } { { "Ra_reg_31/Ra_reg_31.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Ra_reg_31/Ra_reg_31.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clo_id/clo_id.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clo_id/clo_id.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clo_id " "Found entity 1: clo_id" {  } { { "Clo_id/clo_id.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Clo_id/clo_id.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125176 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hazard_unit " "Elaborating entity \"hazard_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561995125302 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst2 " "Block or symbol \"AND2\" of instance \"inst2\" overlaps another block or symbol" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 320 1240 1304 368 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1561995125303 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst11 " "Block or symbol \"AND2\" of instance \"inst11\" overlaps another block or symbol" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 656 1240 1304 704 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1561995125303 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst12 " "Block or symbol \"VCC\" of instance \"inst12\" overlaps another block or symbol" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 656 1208 1240 672 "inst12" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1561995125303 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "IF_ID_Enable " "Pin \"IF_ID_Enable\" is missing source" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 336 1296 1472 352 "IF_ID_Enable" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1561995125303 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "ID_EX_Enable " "Pin \"ID_EX_Enable\" is missing source" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 672 1296 1472 688 "ID_EX_Enable" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1561995125303 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "IF_ID_Jump " "Pin \"IF_ID_Jump\" not connected" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 64 376 392 232 "IF_ID_Jump" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1561995125303 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst11 " "Primitive \"AND2\" of instance \"inst11\" not used" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 656 1240 1304 704 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1561995125303 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst12 " "Primitive \"VCC\" of instance \"inst12\" not used" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 656 1208 1240 672 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1561995125303 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOR4 inst13 " "Primitive \"NOR4\" of instance \"inst13\" not used" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 648 1152 1216 728 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1561995125303 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst14 " "Primitive \"AND2\" of instance \"inst14\" not used" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 672 1080 1144 720 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1561995125303 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst17 " "Primitive \"OR2\" of instance \"inst17\" not used" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 752 752 816 800 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1561995125303 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst2 " "Primitive \"AND2\" of instance \"inst2\" not used" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 320 1240 1304 368 "inst2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1561995125303 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst3 " "Primitive \"VCC\" of instance \"inst3\" not used" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 312 1184 1216 328 "inst3" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1561995125303 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOR6 inst4 " "Primitive \"NOR6\" of instance \"inst4\" not used" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 296 1112 1176 408 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1561995125304 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst5 " "Primitive \"GND\" of instance \"inst5\" not used" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 408 1096 1128 440 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1561995125304 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst6 " "Primitive \"AND2\" of instance \"inst6\" not used" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 352 984 1048 400 "inst6" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1561995125304 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst7 " "Primitive \"OR2\" of instance \"inst7\" not used" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 408 840 904 456 "inst7" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1561995125304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_a_equals_b compare_a_equals_b:inst30 " "Elaborating entity \"compare_a_equals_b\" for hierarchy \"compare_a_equals_b:inst30\"" {  } { { "Hazard_Unit/hazard_unit.bdf" "inst30" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 1408 568 696 1504 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561995125310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare compare_a_equals_b:inst30\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"compare_a_equals_b:inst30\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_a_equals_b.vhd" "LPM_COMPARE_component" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/compare_a_equals_b.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561995125338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compare_a_equals_b:inst30\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"compare_a_equals_b:inst30\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_a_equals_b.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/compare_a_equals_b.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561995125339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compare_a_equals_b:inst30\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"compare_a_equals_b:inst30\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561995125339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561995125339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561995125339 ""}  } { { "compare_a_equals_b.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/compare_a_equals_b.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561995125339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_slg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_slg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_slg " "Found entity 1: cmpr_slg" {  } { { "db/cmpr_slg.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/cmpr_slg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561995125382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995125382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_slg compare_a_equals_b:inst30\|lpm_compare:LPM_COMPARE_component\|cmpr_slg:auto_generated " "Elaborating entity \"cmpr_slg\" for hierarchy \"compare_a_equals_b:inst30\|lpm_compare:LPM_COMPARE_component\|cmpr_slg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561995125383 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IF_ID_Enable GND " "Pin \"IF_ID_Enable\" is stuck at GND" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 336 1296 1472 352 "IF_ID_Enable" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561995125805 "|hazard_unit|IF_ID_Enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "ID_EX_Enable GND " "Pin \"ID_EX_Enable\" is stuck at GND" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 672 1296 1472 688 "ID_EX_Enable" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561995125805 "|hazard_unit|ID_EX_Enable"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1561995125805 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561995125865 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561995126304 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561995126304 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Jump " "No output dependent on input pin \"IF_ID_Jump\"" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 64 376 392 232 "IF_ID_Jump" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561995126330 "|hazard_unit|IF_ID_Jump"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1561995126330 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561995126330 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561995126330 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561995126330 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561995126330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561995126345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 01 12:32:06 2019 " "Processing ended: Mon Jul 01 12:32:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561995126345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561995126345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561995126345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561995126345 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "reg_ra_31.qip " "Tcl Script File reg_ra_31.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE reg_ra_31.qip " "set_global_assignment -name QIP_FILE reg_ra_31.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1561995127672 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1561995127672 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1561995127705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561995127706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 01 12:32:07 2019 " "Processing started: Mon Jul 01 12:32:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561995127706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1561995127706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off oac2 -c oac2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off oac2 -c oac2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1561995127706 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1561995127833 ""}
{ "Info" "0" "" "Project  = oac2" {  } {  } 0 0 "Project  = oac2" 0 0 "Fitter" 0 0 1561995127833 ""}
{ "Info" "0" "" "Revision = oac2" {  } {  } 0 0 "Revision = oac2" 0 0 "Fitter" 0 0 1561995127833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1561995127886 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1561995127886 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "oac2 EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design oac2" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1561995127992 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1561995128032 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1561995128032 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1561995128122 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1561995128126 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561995128220 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561995128220 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561995128220 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1561995128220 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/oac20191unb2/" { { 0 { 0 ""} 0 93 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561995128221 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/oac20191unb2/" { { 0 { 0 ""} 0 95 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561995128221 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/oac20191unb2/" { { 0 { 0 ""} 0 97 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561995128221 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/oac20191unb2/" { { 0 { 0 ""} 0 99 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561995128221 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/oac20191unb2/" { { 0 { 0 ""} 0 101 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561995128221 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1561995128221 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1561995128222 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "No exact pin location assignment(s) for 26 pins of 26 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1561995128429 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "oac2.sdc " "Synopsys Design Constraints File file not found: 'oac2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1561995128502 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1561995128502 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1561995128503 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1561995128503 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1561995128504 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1561995128504 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1561995128504 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1561995128505 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561995128505 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561995128506 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561995128506 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561995128506 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1561995128506 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1561995128506 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1561995128506 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1561995128506 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1561995128507 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1561995128507 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 2.5V 20 6 0 " "Number of I/O pins in group: 26 (unused VREF, 2.5V VCCIO, 20 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1561995128508 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1561995128508 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1561995128508 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561995128508 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561995128508 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561995128508 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561995128508 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561995128508 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561995128508 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561995128508 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561995128508 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1561995128508 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1561995128508 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561995128523 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1561995128526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1561995128913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561995128932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1561995128941 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1561995129040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561995129040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1561995129194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/Admin/Documents/GitHub/oac20191unb2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1561995129526 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1561995129526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1561995129552 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1561995129552 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1561995129552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561995129555 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1561995129659 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561995129664 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561995129776 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561995129776 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561995130037 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561995130324 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Documents/GitHub/oac20191unb2/output_files/oac2.fit.smsg " "Generated suppressed messages file C:/Users/Admin/Documents/GitHub/oac20191unb2/output_files/oac2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1561995130576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5404 " "Peak virtual memory: 5404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561995130771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 01 12:32:10 2019 " "Processing ended: Mon Jul 01 12:32:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561995130771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561995130771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561995130771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1561995130771 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1561995131860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561995131868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 01 12:32:11 2019 " "Processing started: Mon Jul 01 12:32:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561995131868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1561995131868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off oac2 -c oac2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off oac2 -c oac2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1561995131868 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "reg_ra_31.qip " "Tcl Script File reg_ra_31.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE reg_ra_31.qip " "set_global_assignment -name QIP_FILE reg_ra_31.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1561995132104 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1561995132104 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1561995132227 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1561995132488 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1561995132501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561995132603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 01 12:32:12 2019 " "Processing ended: Mon Jul 01 12:32:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561995132603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561995132603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561995132603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1561995132603 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1561995133233 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "reg_ra_31.qip " "Tcl Script File reg_ra_31.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE reg_ra_31.qip " "set_global_assignment -name QIP_FILE reg_ra_31.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1561995133946 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1561995133946 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1561995133976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561995133976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 01 12:32:13 2019 " "Processing started: Mon Jul 01 12:32:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561995133976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995133976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta oac2 -c oac2 " "Command: quartus_sta oac2 -c oac2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995133976 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1561995134108 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134264 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134264 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134314 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134314 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "oac2.sdc " "Synopsys Design Constraints File file not found: 'oac2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134442 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134442 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134443 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134443 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134443 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134443 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1561995134444 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134448 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1561995134449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134454 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134459 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134461 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1561995134464 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134481 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134760 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134779 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134780 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134780 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134780 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134781 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134784 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134786 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134788 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134791 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1561995134793 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134851 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134851 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134852 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134852 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134858 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134859 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995134861 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995135166 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995135166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561995135189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 01 12:32:15 2019 " "Processing ended: Mon Jul 01 12:32:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561995135189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561995135189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561995135189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995135189 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus Prime Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561995135854 ""}
