
WEPO41104A02.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000006  00800100  00003b02  00003c16  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00003b02  00000000  00000000  00000114  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .boot         00000012  00007000  00007000  00003c1c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .bootloader   00000b8e  00007100  00007100  00003c2e  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .bss          00000177  00800106  00800106  000047bc  2**0
                  ALLOC
  5 .eeprom       00000067  00810000  00810000  000047bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .signature    00000003  00840000  00840000  00004823  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .stab         00001824  00000000  00000000  00004828  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .stabstr      00000620  00000000  00000000  0000604c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000190  00000000  00000000  0000666c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_pubnames 00000849  00000000  00000000  000067fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0000327c  00000000  00000000  00007045  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00000f97  00000000  00000000  0000a2c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00005a46  00000000  00000000  0000b258  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000520  00000000  00000000  00010ca0  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000102e  00000000  00000000  000111c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00002bee  00000000  00000000  000121ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_pubtypes 000004fd  00000000  00000000  00014ddc  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 000000b8  00000000  00000000  000152d9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__ctors_end>
       4:	0c 94 f4 05 	jmp	0xbe8	; 0xbe8 <__vector_1>
       8:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
       c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      10:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      14:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      18:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      1c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      20:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      24:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      28:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      2c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      30:	0c 94 1b 06 	jmp	0xc36	; 0xc36 <__vector_12>
      34:	0c 94 ca 1b 	jmp	0x3794	; 0x3794 <__vector_13>
      38:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      3c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      40:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      44:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      48:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      4c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      50:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      54:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      58:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      5c:	0c 94 d9 1b 	jmp	0x37b2	; 0x37b2 <__vector_23>
      60:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      64:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      68:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      6c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      70:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      74:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      78:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>

0000007c <__ctors_end>:
      7c:	11 24       	eor	r1, r1
      7e:	1f be       	out	0x3f, r1	; 63
      80:	cf ef       	ldi	r28, 0xFF	; 255
      82:	d8 e0       	ldi	r29, 0x08	; 8
      84:	de bf       	out	0x3e, r29	; 62
      86:	cd bf       	out	0x3d, r28	; 61

00000088 <__do_copy_data>:
      88:	11 e0       	ldi	r17, 0x01	; 1
      8a:	a0 e0       	ldi	r26, 0x00	; 0
      8c:	b1 e0       	ldi	r27, 0x01	; 1
      8e:	e2 e0       	ldi	r30, 0x02	; 2
      90:	fb e3       	ldi	r31, 0x3B	; 59
      92:	02 c0       	rjmp	.+4      	; 0x98 <__do_copy_data+0x10>
      94:	05 90       	lpm	r0, Z+
      96:	0d 92       	st	X+, r0
      98:	a6 30       	cpi	r26, 0x06	; 6
      9a:	b1 07       	cpc	r27, r17
      9c:	d9 f7       	brne	.-10     	; 0x94 <__do_copy_data+0xc>

0000009e <__do_clear_bss>:
      9e:	12 e0       	ldi	r17, 0x02	; 2
      a0:	a6 e0       	ldi	r26, 0x06	; 6
      a2:	b1 e0       	ldi	r27, 0x01	; 1
      a4:	01 c0       	rjmp	.+2      	; 0xa8 <.do_clear_bss_start>

000000a6 <.do_clear_bss_loop>:
      a6:	1d 92       	st	X+, r1

000000a8 <.do_clear_bss_start>:
      a8:	ad 37       	cpi	r26, 0x7D	; 125
      aa:	b1 07       	cpc	r27, r17
      ac:	e1 f7       	brne	.-8      	; 0xa6 <.do_clear_bss_loop>
      ae:	0e 94 3f 1a 	call	0x347e	; 0x347e <main>
      b2:	0c 94 7f 1d 	jmp	0x3afe	; 0x3afe <_exit>

000000b6 <__bad_interrupt>:
      b6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ba <pal_trx_irq_enable.clone.0>:
 * \param trx_irq_num One of several interrupt lines provided by the transceiver
 * \ingroup apiPalApi
 */
static inline void pal_trx_irq_enable(trx_irq_hdlr_idx_t trx_irq_num)
{
    ENABLE_TRX_IRQ(trx_irq_num);
      ba:	e8 9a       	sbi	0x1d, 0	; 29
}
      bc:	08 95       	ret

000000be <at86rf231_switch_pll_on>:
uint8_t at86rf231_switch_pll_on(void)
{
    trx_irq_reason_t irq_status;

    /* Check if trx is in TRX_OFF; only from PLL_ON the following procedure is applicable */
    if (pal_trx_bit_read(SR_TRX_STATUS) != TRX_OFF)
      be:	81 e0       	ldi	r24, 0x01	; 1
      c0:	6f e1       	ldi	r22, 0x1F	; 31
      c2:	40 e0       	ldi	r20, 0x00	; 0
      c4:	0e 94 ff 04 	call	0x9fe	; 0x9fe <pal_trx_bit_read>
      c8:	88 30       	cpi	r24, 0x08	; 8
      ca:	11 f0       	breq	.+4      	; 0xd0 <at86rf231_switch_pll_on+0x12>
    {
        return 0;
      cc:	80 e0       	ldi	r24, 0x00	; 0
        }

    }

    return 1;
}
      ce:	08 95       	ret
    if (pal_trx_bit_read(SR_TRX_STATUS) != TRX_OFF)
    {
        return 0;
    }

    pal_trx_reg_read(RG_IRQ_STATUS);    /* clear PLL lock bit */
      d0:	8f e0       	ldi	r24, 0x0F	; 15
      d2:	0e 94 b3 04 	call	0x966	; 0x966 <pal_trx_reg_read>
    /* Switch PLL on */
    pal_trx_reg_write(RG_TRX_STATE, CMD_PLL_ON);
      d6:	82 e0       	ldi	r24, 0x02	; 2
      d8:	69 e0       	ldi	r22, 0x09	; 9
      da:	0e 94 a2 04 	call	0x944	; 0x944 <pal_trx_reg_write>

    /* Check if PLL has been locked. */
    //pal_get_current_time(&start_time);
    while (1)
    {
        irq_status = (trx_irq_reason_t)pal_trx_reg_read(RG_IRQ_STATUS);
      de:	8f e0       	ldi	r24, 0x0F	; 15
      e0:	0e 94 b3 04 	call	0x966	; 0x966 <pal_trx_reg_read>
        if (irq_status & TRX_IRQ_PLL_LOCK)
      e4:	80 ff       	sbrs	r24, 0
      e6:	fb cf       	rjmp	.-10     	; 0xde <at86rf231_switch_pll_on+0x20>
            break;  // PLL is locked now
        }

    }

    return 1;
      e8:	81 e0       	ldi	r24, 0x01	; 1
      ea:	08 95       	ret

000000ec <at86rf231_tx_with_retry.clone.1>:
    tal_trx_status_t tal_trx_status = 0;

    /* configure tx according to tx_retries */
    if (tx_retries)
    {
        pal_trx_bit_write(SR_MAX_FRAME_RETRIES, TAL_MAXFRAMERETRIES_DEFAULT);
      ec:	8c e2       	ldi	r24, 0x2C	; 44
      ee:	60 ef       	ldi	r22, 0xF0	; 240
      f0:	44 e0       	ldi	r20, 0x04	; 4
      f2:	23 e0       	ldi	r18, 0x03	; 3
      f4:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>
        pal_trx_bit_write(SR_MAX_FRAME_RETRIES, 8);
      f8:	8c e2       	ldi	r24, 0x2C	; 44
      fa:	60 ef       	ldi	r22, 0xF0	; 240
      fc:	44 e0       	ldi	r20, 0x04	; 4
      fe:	28 e0       	ldi	r18, 0x08	; 8
     100:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>
    /* configure tx according to csma usage */
    if ((csma_mode == NO_CSMA_NO_IFS) || (csma_mode == NO_CSMA_WITH_IFS))
    {
        if (tx_retries)
        {
            pal_trx_bit_write(SR_MAX_CSMA_RETRIES, TAL_MAX_CSMA_BACKOFFS_DEFAULT);
     104:	8c e2       	ldi	r24, 0x2C	; 44
     106:	6e e0       	ldi	r22, 0x0E	; 14
     108:	41 e0       	ldi	r20, 0x01	; 1
     10a:	24 e0       	ldi	r18, 0x04	; 4
     10c:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>
            pal_trx_reg_write(RG_CSMA_BE, 0x00);
     110:	8f e2       	ldi	r24, 0x2F	; 47
     112:	60 e0       	ldi	r22, 0x00	; 0
     114:	0e 94 a2 04 	call	0x944	; 0x944 <pal_trx_reg_write>
        pal_trx_reg_write(RG_CSMA_BE, ((TAL_MAXBE_DEFAULT << 4) | TAL_MINBE_DEFAULT));
        pal_trx_bit_write(SR_MAX_CSMA_RETRIES, TAL_MAX_CSMA_BACKOFFS_DEFAULT);
    }

    /* state change from TRX_OFF to TX_ARET_ON can be done directly, too */
    at86rf231_switch_pll_on();
     118:	0e 94 5f 00 	call	0xbe	; 0xbe <at86rf231_switch_pll_on>

    do
    {
        pal_trx_reg_write(RG_TRX_STATE, CMD_TX_ARET_ON);
     11c:	82 e0       	ldi	r24, 0x02	; 2
     11e:	69 e1       	ldi	r22, 0x19	; 25
     120:	0e 94 a2 04 	call	0x944	; 0x944 <pal_trx_reg_write>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     124:	82 e0       	ldi	r24, 0x02	; 2
     126:	8a 95       	dec	r24
     128:	f1 f7       	brne	.-4      	; 0x126 <at86rf231_tx_with_retry.clone.1+0x3a>
     12a:	00 c0       	rjmp	.+0      	; 0x12c <at86rf231_tx_with_retry.clone.1+0x40>
        _delay_us(1);
        tal_trx_status = ( tal_trx_status_t )pal_trx_bit_read( SR_TRX_STATUS );
     12c:	81 e0       	ldi	r24, 0x01	; 1
     12e:	6f e1       	ldi	r22, 0x1F	; 31
     130:	40 e0       	ldi	r20, 0x00	; 0
     132:	0e 94 ff 04 	call	0x9fe	; 0x9fe <pal_trx_bit_read>

    } while (tal_trx_status != TX_ARET_ON);
     136:	89 31       	cpi	r24, 0x19	; 25
     138:	89 f7       	brne	.-30     	; 0x11c <at86rf231_tx_with_retry.clone.1+0x30>

    tx_end_irq_flag = 0;
     13a:	10 92 00 01 	sts	0x0100, r1
    //pal_trx_irq_disable(TRX_MAIN_IRQ_HDLR_IDX);
    tal_state = TAL_TX_AUTO;
     13e:	81 e0       	ldi	r24, 0x01	; 1
     140:	80 93 7c 02 	sts	0x027C, r24

    /* Toggle the SLP_TR pin triggering transmission. */
    PAL_SLP_TR_HIGH();
     144:	28 9a       	sbi	0x05, 0	; 5
	...
    asm volatile("nop\n\t" ::); // wait 65ns
    asm volatile("nop\n\t" ::);
    asm volatile("nop\n\t" ::);
    asm volatile("nop\n\t" ::);
    asm volatile("nop\n\t" ::);
     14e:	00 00       	nop
    PAL_SLP_TR_LOW();
     150:	28 98       	cbi	0x05, 0	; 5

    /* Send the frame to the transceiver. */
    pal_trx_frame_write( (uint8_t *)&at86rf231_tx_frame, at86rf231_tx_frame.frame_length);
     152:	60 91 80 01 	lds	r22, 0x0180
     156:	80 e8       	ldi	r24, 0x80	; 128
     158:	91 e0       	ldi	r25, 0x01	; 1
     15a:	0e 94 e9 04 	call	0x9d2	; 0x9d2 <pal_trx_frame_write>

    while(tx_end_irq_flag == 0)
     15e:	80 91 00 01 	lds	r24, 0x0100
     162:	88 23       	and	r24, r24
     164:	e1 f3       	breq	.-8      	; 0x15e <at86rf231_tx_with_retry.clone.1+0x72>
    {

    }
}
     166:	08 95       	ret

00000168 <at86rf231_sleep>:
/**
 * @brief Set Transceiver mode = sleep
 */
void at86rf231_sleep( void )
{
    pal_trx_reg_write(RG_TRX_STATE, CMD_FORCE_TRX_OFF);
     168:	82 e0       	ldi	r24, 0x02	; 2
     16a:	63 e0       	ldi	r22, 0x03	; 3
     16c:	0e 94 a2 04 	call	0x944	; 0x944 <pal_trx_reg_write>
     170:	82 e0       	ldi	r24, 0x02	; 2
     172:	8a 95       	dec	r24
     174:	f1 f7       	brne	.-4      	; 0x172 <at86rf231_sleep+0xa>
     176:	00 c0       	rjmp	.+0      	; 0x178 <at86rf231_sleep+0x10>
    _delay_us(1);
    PAL_SLP_TR_HIGH();
     178:	28 9a       	sbi	0x05, 0	; 5
}
     17a:	08 95       	ret

0000017c <at86rf231_rx_with_auto_ack>:
 *
 */
void at86rf231_rx_with_auto_ack( void )
{
    /* Set Transceiver State = TRX_OFF */
    pal_trx_reg_write( RG_TRX_STATE, CMD_TRX_OFF );
     17c:	82 e0       	ldi	r24, 0x02	; 2
     17e:	68 e0       	ldi	r22, 0x08	; 8
     180:	0e 94 a2 04 	call	0x944	; 0x944 <pal_trx_reg_write>

    /* Set Transceiver State = PLL_ON and until PLL locks */
    at86rf231_switch_pll_on(); //only allowed from state = TRX_OFF
     184:	0e 94 5f 00 	call	0xbe	; 0xbe <at86rf231_switch_pll_on>

    /* tal_state = receive mode */
    tal_state = RX_ON;
     188:	86 e0       	ldi	r24, 0x06	; 6
     18a:	80 93 7c 02 	sts	0x027C, r24

    /* Set Transceiver State = RX_AACK_ON  */
    pal_trx_reg_write(RG_TRX_STATE, CMD_RX_AACK_ON);
     18e:	82 e0       	ldi	r24, 0x02	; 2
     190:	66 e1       	ldi	r22, 0x16	; 22
     192:	0e 94 a2 04 	call	0x944	; 0x944 <pal_trx_reg_write>
}
     196:	08 95       	ret

00000198 <at86rf231_tx>:
 * @brief Send data without ACK and Retry
 */
void at86rf231_tx( void )
{
    /* Set state PLL on */
    pal_trx_reg_write(RG_TRX_STATE, CMD_PLL_ON);
     198:	82 e0       	ldi	r24, 0x02	; 2
     19a:	69 e0       	ldi	r22, 0x09	; 9
     19c:	0e 94 a2 04 	call	0x944	; 0x944 <pal_trx_reg_write>

    /* pal_trx_irq_disable(TRX_MAIN_IRQ_HDLR_IDX) */
    tal_state = TAL_TX_AUTO;
     1a0:	81 e0       	ldi	r24, 0x01	; 1
     1a2:	80 93 7c 02 	sts	0x027C, r24

    /* Reset TX_END Interrupt Flag */
    tx_end_irq_flag = 0;
     1a6:	10 92 00 01 	sts	0x0100, r1

    /* Toggle the SLP_TR pin triggering transmission. */
    PAL_SLP_TR_HIGH();
     1aa:	28 9a       	sbi	0x05, 0	; 5
	...
    asm volatile("nop\n\t" ::); // wait 65ns
    asm volatile("nop\n\t" ::);
    asm volatile("nop\n\t" ::);
    asm volatile("nop\n\t" ::);
    asm volatile("nop\n\t" ::);
     1b4:	00 00       	nop
    PAL_SLP_TR_LOW();
     1b6:	28 98       	cbi	0x05, 0	; 5

    /* Send the frame to the transceiver. */
    pal_trx_frame_write( (uint8_t *)&at86rf231_tx_frame, at86rf231_tx_frame.frame_length);
     1b8:	60 91 80 01 	lds	r22, 0x0180
     1bc:	80 e8       	ldi	r24, 0x80	; 128
     1be:	91 e0       	ldi	r25, 0x01	; 1
     1c0:	0e 94 e9 04 	call	0x9d2	; 0x9d2 <pal_trx_frame_write>
}
     1c4:	08 95       	ret

000001c6 <at86rf231_tx_with_retry>:
 * @param use_csma Flag indicating if CSMA is requested
 * @param tx_retries Flag indicating if transmission retries are requested
 *                   by the MAC layer
 */
void at86rf231_tx_with_retry( csma_mode_t csma_mode, bool tx_retries)
{
     1c6:	0f 93       	push	r16
     1c8:	1f 93       	push	r17
     1ca:	08 2f       	mov	r16, r24
     1cc:	16 2f       	mov	r17, r22
    /* TRX status variale */
    tal_trx_status_t tal_trx_status = 0;

    /* configure tx according to tx_retries */
    if (tx_retries)
     1ce:	66 23       	and	r22, r22
     1d0:	09 f4       	brne	.+2      	; 0x1d4 <at86rf231_tx_with_retry+0xe>
     1d2:	43 c0       	rjmp	.+134    	; 0x25a <at86rf231_tx_with_retry+0x94>
    {
        pal_trx_bit_write(SR_MAX_FRAME_RETRIES, TAL_MAXFRAMERETRIES_DEFAULT);
     1d4:	8c e2       	ldi	r24, 0x2C	; 44
     1d6:	60 ef       	ldi	r22, 0xF0	; 240
     1d8:	44 e0       	ldi	r20, 0x04	; 4
     1da:	23 e0       	ldi	r18, 0x03	; 3
     1dc:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>
        pal_trx_bit_write(SR_MAX_FRAME_RETRIES, 8);
     1e0:	8c e2       	ldi	r24, 0x2C	; 44
     1e2:	60 ef       	ldi	r22, 0xF0	; 240
     1e4:	44 e0       	ldi	r20, 0x04	; 4
     1e6:	28 e0       	ldi	r18, 0x08	; 8
     1e8:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>
    {
        pal_trx_bit_write(SR_MAX_FRAME_RETRIES, 0);
    }

    /* configure tx according to csma usage */
    if ((csma_mode == NO_CSMA_NO_IFS) || (csma_mode == NO_CSMA_WITH_IFS))
     1ec:	02 30       	cpi	r16, 0x02	; 2
     1ee:	08 f4       	brcc	.+2      	; 0x1f2 <at86rf231_tx_with_retry+0x2c>
     1f0:	3d c0       	rjmp	.+122    	; 0x26c <at86rf231_tx_with_retry+0xa6>
            pal_trx_bit_write(SR_MAX_CSMA_RETRIES, 7);
        }
    }
    else
    {
        pal_trx_reg_write(RG_CSMA_BE, ((TAL_MAXBE_DEFAULT << 4) | TAL_MINBE_DEFAULT));
     1f2:	8f e2       	ldi	r24, 0x2F	; 47
     1f4:	63 e5       	ldi	r22, 0x53	; 83
     1f6:	0e 94 a2 04 	call	0x944	; 0x944 <pal_trx_reg_write>
        pal_trx_bit_write(SR_MAX_CSMA_RETRIES, TAL_MAX_CSMA_BACKOFFS_DEFAULT);
     1fa:	8c e2       	ldi	r24, 0x2C	; 44
     1fc:	6e e0       	ldi	r22, 0x0E	; 14
     1fe:	41 e0       	ldi	r20, 0x01	; 1
     200:	24 e0       	ldi	r18, 0x04	; 4
     202:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>
    }

    /* state change from TRX_OFF to TX_ARET_ON can be done directly, too */
    at86rf231_switch_pll_on();
     206:	0e 94 5f 00 	call	0xbe	; 0xbe <at86rf231_switch_pll_on>

    do
    {
        pal_trx_reg_write(RG_TRX_STATE, CMD_TX_ARET_ON);
     20a:	82 e0       	ldi	r24, 0x02	; 2
     20c:	69 e1       	ldi	r22, 0x19	; 25
     20e:	0e 94 a2 04 	call	0x944	; 0x944 <pal_trx_reg_write>
     212:	82 e0       	ldi	r24, 0x02	; 2
     214:	8a 95       	dec	r24
     216:	f1 f7       	brne	.-4      	; 0x214 <at86rf231_tx_with_retry+0x4e>
     218:	00 c0       	rjmp	.+0      	; 0x21a <at86rf231_tx_with_retry+0x54>
        _delay_us(1);
        tal_trx_status = ( tal_trx_status_t )pal_trx_bit_read( SR_TRX_STATUS );
     21a:	81 e0       	ldi	r24, 0x01	; 1
     21c:	6f e1       	ldi	r22, 0x1F	; 31
     21e:	40 e0       	ldi	r20, 0x00	; 0
     220:	0e 94 ff 04 	call	0x9fe	; 0x9fe <pal_trx_bit_read>

    } while (tal_trx_status != TX_ARET_ON);
     224:	89 31       	cpi	r24, 0x19	; 25
     226:	89 f7       	brne	.-30     	; 0x20a <at86rf231_tx_with_retry+0x44>

    tx_end_irq_flag = 0;
     228:	10 92 00 01 	sts	0x0100, r1
    //pal_trx_irq_disable(TRX_MAIN_IRQ_HDLR_IDX);
    tal_state = TAL_TX_AUTO;
     22c:	81 e0       	ldi	r24, 0x01	; 1
     22e:	80 93 7c 02 	sts	0x027C, r24

    /* Toggle the SLP_TR pin triggering transmission. */
    PAL_SLP_TR_HIGH();
     232:	28 9a       	sbi	0x05, 0	; 5
	...
    asm volatile("nop\n\t" ::); // wait 65ns
    asm volatile("nop\n\t" ::);
    asm volatile("nop\n\t" ::);
    asm volatile("nop\n\t" ::);
    asm volatile("nop\n\t" ::);
     23c:	00 00       	nop
    PAL_SLP_TR_LOW();
     23e:	28 98       	cbi	0x05, 0	; 5

    /* Send the frame to the transceiver. */
    pal_trx_frame_write( (uint8_t *)&at86rf231_tx_frame, at86rf231_tx_frame.frame_length);
     240:	60 91 80 01 	lds	r22, 0x0180
     244:	80 e8       	ldi	r24, 0x80	; 128
     246:	91 e0       	ldi	r25, 0x01	; 1
     248:	0e 94 e9 04 	call	0x9d2	; 0x9d2 <pal_trx_frame_write>

    while(tx_end_irq_flag == 0)
     24c:	80 91 00 01 	lds	r24, 0x0100
     250:	88 23       	and	r24, r24
     252:	e1 f3       	breq	.-8      	; 0x24c <at86rf231_tx_with_retry+0x86>
    {

    }
}
     254:	1f 91       	pop	r17
     256:	0f 91       	pop	r16
     258:	08 95       	ret
        pal_trx_bit_write(SR_MAX_FRAME_RETRIES, TAL_MAXFRAMERETRIES_DEFAULT);
        pal_trx_bit_write(SR_MAX_FRAME_RETRIES, 8);
    }
    else
    {
        pal_trx_bit_write(SR_MAX_FRAME_RETRIES, 0);
     25a:	8c e2       	ldi	r24, 0x2C	; 44
     25c:	60 ef       	ldi	r22, 0xF0	; 240
     25e:	44 e0       	ldi	r20, 0x04	; 4
     260:	20 e0       	ldi	r18, 0x00	; 0
     262:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>
    }

    /* configure tx according to csma usage */
    if ((csma_mode == NO_CSMA_NO_IFS) || (csma_mode == NO_CSMA_WITH_IFS))
     266:	02 30       	cpi	r16, 0x02	; 2
     268:	08 f0       	brcs	.+2      	; 0x26c <at86rf231_tx_with_retry+0xa6>
     26a:	c3 cf       	rjmp	.-122    	; 0x1f2 <at86rf231_tx_with_retry+0x2c>
    {
        if (tx_retries)
     26c:	11 23       	and	r17, r17
     26e:	59 f0       	breq	.+22     	; 0x286 <at86rf231_tx_with_retry+0xc0>
        {
            pal_trx_bit_write(SR_MAX_CSMA_RETRIES, TAL_MAX_CSMA_BACKOFFS_DEFAULT);
     270:	8c e2       	ldi	r24, 0x2C	; 44
     272:	6e e0       	ldi	r22, 0x0E	; 14
     274:	41 e0       	ldi	r20, 0x01	; 1
     276:	24 e0       	ldi	r18, 0x04	; 4
     278:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>
            pal_trx_reg_write(RG_CSMA_BE, 0x00);
     27c:	8f e2       	ldi	r24, 0x2F	; 47
     27e:	60 e0       	ldi	r22, 0x00	; 0
     280:	0e 94 a2 04 	call	0x944	; 0x944 <pal_trx_reg_write>
     284:	c0 cf       	rjmp	.-128    	; 0x206 <at86rf231_tx_with_retry+0x40>
        }
        else
        {
            pal_trx_bit_write(SR_MAX_CSMA_RETRIES, 7);
     286:	8c e2       	ldi	r24, 0x2C	; 44
     288:	6e e0       	ldi	r22, 0x0E	; 14
     28a:	41 e0       	ldi	r20, 0x01	; 1
     28c:	27 e0       	ldi	r18, 0x07	; 7
     28e:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>
     292:	b9 cf       	rjmp	.-142    	; 0x206 <at86rf231_tx_with_retry+0x40>

00000294 <at86rf231_req_data>:
void at86rf231_req_data( void )
{
     uint8_t i = 0;

     /* Build frame to transmit */
     at86rf231_tx_frame.frame_length = 67;
     294:	83 e4       	ldi	r24, 0x43	; 67
     296:	80 93 80 01 	sts	0x0180, r24
     at86rf231_tx_frame.frame_control_field = FCF_SET_FRAMETYPE(FCF_FRAMETYPE_MAC_CMD) |
     29a:	83 e2       	ldi	r24, 0x23	; 35
     29c:	98 e8       	ldi	r25, 0x88	; 136
     29e:	90 93 82 01 	sts	0x0182, r25
     2a2:	80 93 81 01 	sts	0x0181, r24
                                              FCF_SET_DEST_ADDR_MODE(FCF_SHORT_ADDR) |
                                              FCF_SET_SOURCE_ADDR_MODE(FCF_SHORT_ADDR)|
                                              FCF_ACK_REQUEST;

     at86rf231_tx_frame.seq_number = 0xFF;
     2a6:	8f ef       	ldi	r24, 0xFF	; 255
     2a8:	80 93 83 01 	sts	0x0183, r24
     at86rf231_tx_frame.dest_pan_id = ptr_eeprom_sram_data->pan_id;
     2ac:	e0 91 04 01 	lds	r30, 0x0104
     2b0:	f0 91 05 01 	lds	r31, 0x0105
     2b4:	86 a9       	ldd	r24, Z+54	; 0x36
     2b6:	97 a9       	ldd	r25, Z+55	; 0x37
     2b8:	90 93 85 01 	sts	0x0185, r25
     2bc:	80 93 84 01 	sts	0x0184, r24
     at86rf231_tx_frame.dest_addr = ptr_eeprom_sram_data->dest_address;
     2c0:	24 a9       	ldd	r18, Z+52	; 0x34
     2c2:	35 a9       	ldd	r19, Z+53	; 0x35
     2c4:	30 93 87 01 	sts	0x0187, r19
     2c8:	20 93 86 01 	sts	0x0186, r18
     at86rf231_tx_frame.src_pan_id = ptr_eeprom_sram_data->pan_id;
     2cc:	90 93 89 01 	sts	0x0189, r25
     2d0:	80 93 88 01 	sts	0x0188, r24
     at86rf231_tx_frame.src_addr = ptr_eeprom_sram_data->src_address;
     2d4:	82 a9       	ldd	r24, Z+50	; 0x32
     2d6:	93 a9       	ldd	r25, Z+51	; 0x33
     2d8:	90 93 8b 01 	sts	0x018B, r25
     2dc:	80 93 8a 01 	sts	0x018A, r24

     /* Ensure that global Interrupts are enabled */
     sei();
     2e0:	78 94       	sei

     /* Send frame with ACK */
     at86rf231_tx_with_retry( NO_CSMA_NO_IFS, 1 );
     2e2:	0e 94 76 00 	call	0xec	; 0xec <at86rf231_tx_with_retry.clone.1>
     2e6:	80 e0       	ldi	r24, 0x00	; 0
     2e8:	90 e0       	ldi	r25, 0x00	; 0

     /* Reset CMD */
     for(i=0;i < (aMaxPHYPacketSize - 12) ;i++)
         at86rf231_rx_frame.payload[i] = 0x00;
     2ea:	fc 01       	movw	r30, r24
     2ec:	e2 50       	subi	r30, 0x02	; 2
     2ee:	fe 4f       	sbci	r31, 0xFE	; 254
     2f0:	14 86       	std	Z+12, r1	; 0x0c
     2f2:	01 96       	adiw	r24, 0x01	; 1

     /* Send frame with ACK */
     at86rf231_tx_with_retry( NO_CSMA_NO_IFS, 1 );

     /* Reset CMD */
     for(i=0;i < (aMaxPHYPacketSize - 12) ;i++)
     2f4:	83 37       	cpi	r24, 0x73	; 115
     2f6:	91 05       	cpc	r25, r1
     2f8:	c1 f7       	brne	.-16     	; 0x2ea <at86rf231_req_data+0x56>
         at86rf231_rx_frame.payload[i] = 0x00;

     /* Now wait for a config data packet */
     at86rf231_rx_with_auto_ack();
     2fa:	0e 94 be 00 	call	0x17c	; 0x17c <at86rf231_rx_with_auto_ack>
}
     2fe:	08 95       	ret

00000300 <at86rf231_change_channel>:
 * @param uint8_t new_channel
 *
 * @return content of channel register
 */
uint8_t at86rf231_change_channel( uint8_t new_channel )
{
     300:	1f 93       	push	r17
     302:	18 2f       	mov	r17, r24
    /* TRX status variale */
    tal_trx_status_t tal_trx_status = 0;

    if ((uint32_t)TRX_SUPPORTED_CHANNELS & ((uint32_t)0x01 << new_channel ))
     304:	40 e0       	ldi	r20, 0x00	; 0
     306:	58 ef       	ldi	r21, 0xF8	; 248
     308:	6f ef       	ldi	r22, 0xFF	; 255
     30a:	77 e0       	ldi	r23, 0x07	; 7
     30c:	08 2e       	mov	r0, r24
     30e:	04 c0       	rjmp	.+8      	; 0x318 <at86rf231_change_channel+0x18>
     310:	76 95       	lsr	r23
     312:	67 95       	ror	r22
     314:	57 95       	ror	r21
     316:	47 95       	ror	r20
     318:	0a 94       	dec	r0
     31a:	d2 f7       	brpl	.-12     	; 0x310 <at86rf231_change_channel+0x10>
     31c:	41 70       	andi	r20, 0x01	; 1
     31e:	50 70       	andi	r21, 0x00	; 0
     320:	41 15       	cp	r20, r1
     322:	51 05       	cpc	r21, r1
     324:	39 f4       	brne	.+14     	; 0x334 <at86rf231_change_channel+0x34>
        }

        /* write new channel */
        pal_trx_bit_write(SR_CHANNEL, new_channel);
    }
    return pal_trx_bit_read(SR_CHANNEL);
     326:	88 e0       	ldi	r24, 0x08	; 8
     328:	6f e1       	ldi	r22, 0x1F	; 31
     32a:	40 e0       	ldi	r20, 0x00	; 0
     32c:	0e 94 ff 04 	call	0x9fe	; 0x9fe <pal_trx_bit_read>
}
     330:	1f 91       	pop	r17
     332:	08 95       	ret
    tal_trx_status_t tal_trx_status = 0;

    if ((uint32_t)TRX_SUPPORTED_CHANNELS & ((uint32_t)0x01 << new_channel ))
    {
        /* Set Transceiver State = TRX_OFF */
        pal_trx_reg_write( RG_TRX_STATE, CMD_TRX_OFF );
     334:	82 e0       	ldi	r24, 0x02	; 2
     336:	68 e0       	ldi	r22, 0x08	; 8
     338:	0e 94 a2 04 	call	0x944	; 0x944 <pal_trx_reg_write>

        /* verify that state = TRX_OFF */
        while( tal_trx_status != TRX_OFF )
        {
            tal_trx_status = ( tal_trx_status_t )pal_trx_bit_read( SR_TRX_STATUS );
     33c:	81 e0       	ldi	r24, 0x01	; 1
     33e:	6f e1       	ldi	r22, 0x1F	; 31
     340:	40 e0       	ldi	r20, 0x00	; 0
     342:	0e 94 ff 04 	call	0x9fe	; 0x9fe <pal_trx_bit_read>
    {
        /* Set Transceiver State = TRX_OFF */
        pal_trx_reg_write( RG_TRX_STATE, CMD_TRX_OFF );

        /* verify that state = TRX_OFF */
        while( tal_trx_status != TRX_OFF )
     346:	88 30       	cpi	r24, 0x08	; 8
     348:	c9 f7       	brne	.-14     	; 0x33c <at86rf231_change_channel+0x3c>
        {
            tal_trx_status = ( tal_trx_status_t )pal_trx_bit_read( SR_TRX_STATUS );
        }

        /* write new channel */
        pal_trx_bit_write(SR_CHANNEL, new_channel);
     34a:	6f e1       	ldi	r22, 0x1F	; 31
     34c:	40 e0       	ldi	r20, 0x00	; 0
     34e:	21 2f       	mov	r18, r17
     350:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>
    }
    return pal_trx_bit_read(SR_CHANNEL);
     354:	88 e0       	ldi	r24, 0x08	; 8
     356:	6f e1       	ldi	r22, 0x1F	; 31
     358:	40 e0       	ldi	r20, 0x00	; 0
     35a:	0e 94 ff 04 	call	0x9fe	; 0x9fe <pal_trx_bit_read>
}
     35e:	1f 91       	pop	r17
     360:	08 95       	ret

00000362 <at86rf231_change_channel_page>:
 * @param ch_page Channel page
 *
 * @return true if changes could be applied else false
 */
bool at86rf231_change_channel_page(uint8_t ch_page)
{
     362:	1f 93       	push	r17
     364:	18 2f       	mov	r17, r24
    /* TRX status variale */
    tal_trx_status_t tal_trx_status = 0;

    /* Set Transceiver State = TRX_OFF */
    pal_trx_reg_write( RG_TRX_STATE, CMD_TRX_OFF );
     366:	82 e0       	ldi	r24, 0x02	; 2
     368:	68 e0       	ldi	r22, 0x08	; 8
     36a:	0e 94 a2 04 	call	0x944	; 0x944 <pal_trx_reg_write>

    /* verify that state = TRX_OFF */
    while( tal_trx_status != TRX_OFF )
    {
        tal_trx_status = ( tal_trx_status_t )pal_trx_bit_read( SR_TRX_STATUS );
     36e:	81 e0       	ldi	r24, 0x01	; 1
     370:	6f e1       	ldi	r22, 0x1F	; 31
     372:	40 e0       	ldi	r20, 0x00	; 0
     374:	0e 94 ff 04 	call	0x9fe	; 0x9fe <pal_trx_bit_read>

    /* Set Transceiver State = TRX_OFF */
    pal_trx_reg_write( RG_TRX_STATE, CMD_TRX_OFF );

    /* verify that state = TRX_OFF */
    while( tal_trx_status != TRX_OFF )
     378:	88 30       	cpi	r24, 0x08	; 8
     37a:	c9 f7       	brne	.-14     	; 0x36e <at86rf231_change_channel_page+0xc>
    {
        tal_trx_status = ( tal_trx_status_t )pal_trx_bit_read( SR_TRX_STATUS );
    }

    switch (ch_page)
     37c:	12 30       	cpi	r17, 0x02	; 2
     37e:	a9 f1       	breq	.+106    	; 0x3ea <at86rf231_change_channel_page+0x88>
     380:	13 30       	cpi	r17, 0x03	; 3
     382:	38 f0       	brcs	.+14     	; 0x392 <at86rf231_change_channel_page+0x30>
     384:	10 31       	cpi	r17, 0x10	; 16
     386:	e1 f1       	breq	.+120    	; 0x400 <at86rf231_change_channel_page+0x9e>
     388:	11 31       	cpi	r17, 0x11	; 17
     38a:	d1 f0       	breq	.+52     	; 0x3c0 <at86rf231_change_channel_page+0x5e>
            // Use reduced sensitivity for 2Mbit mode
            pal_trx_bit_write(SR_RX_PDT_LEVEL, 0x01);
            break;

        default:
            return false;
     38c:	80 e0       	ldi	r24, 0x00	; 0
    }

    return true;
}
     38e:	1f 91       	pop	r17
     390:	08 95       	ret
    while( tal_trx_status != TRX_OFF )
    {
        tal_trx_status = ( tal_trx_status_t )pal_trx_bit_read( SR_TRX_STATUS );
    }

    switch (ch_page)
     392:	11 23       	and	r17, r17
     394:	d9 f7       	brne	.-10     	; 0x38c <at86rf231_change_channel_page+0x2a>
    {
        case 0: /* compliant O-QPSK */
            pal_trx_bit_write(SR_OQPSK_DATA_RATE, ALTRATE_250KBPS);
     396:	8c e0       	ldi	r24, 0x0C	; 12
     398:	63 e0       	ldi	r22, 0x03	; 3
     39a:	40 e0       	ldi	r20, 0x00	; 0
     39c:	20 e0       	ldi	r18, 0x00	; 0
     39e:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>
            // Apply compliant ACK timing
            pal_trx_bit_write(SR_AACK_ACK_TIME, AACK_ACK_TIME_12_SYMBOLS);
     3a2:	87 e1       	ldi	r24, 0x17	; 23
     3a4:	64 e0       	ldi	r22, 0x04	; 4
     3a6:	42 e0       	ldi	r20, 0x02	; 2
     3a8:	20 e0       	ldi	r18, 0x00	; 0
            break;

        case 16:    /* non-compliant OQPSK mode 2 */
            pal_trx_bit_write(SR_OQPSK_DATA_RATE, ALTRATE_1MBPS);
            // Apply reduced ACK timing
            pal_trx_bit_write(SR_AACK_ACK_TIME, AACK_ACK_TIME_2_SYMBOLS);
     3aa:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>
            // Use full sensitivity
            pal_trx_bit_write(SR_RX_PDT_LEVEL, 0x00);
     3ae:	85 e1       	ldi	r24, 0x15	; 21
     3b0:	6f e0       	ldi	r22, 0x0F	; 15
     3b2:	40 e0       	ldi	r20, 0x00	; 0
     3b4:	20 e0       	ldi	r18, 0x00	; 0
     3b6:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>

        default:
            return false;
    }

    return true;
     3ba:	81 e0       	ldi	r24, 0x01	; 1
}
     3bc:	1f 91       	pop	r17
     3be:	08 95       	ret
            // Use full sensitivity
            pal_trx_bit_write(SR_RX_PDT_LEVEL, 0x00);
            break;

        case 17:    /* non-compliant OQPSK mode 3 */
            pal_trx_bit_write(SR_OQPSK_DATA_RATE, ALTRATE_2MBPS);
     3c0:	8c e0       	ldi	r24, 0x0C	; 12
     3c2:	63 e0       	ldi	r22, 0x03	; 3
     3c4:	40 e0       	ldi	r20, 0x00	; 0
     3c6:	23 e0       	ldi	r18, 0x03	; 3
     3c8:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>
            // Apply reduced ACK timing
            pal_trx_bit_write(SR_AACK_ACK_TIME, AACK_ACK_TIME_2_SYMBOLS);
     3cc:	87 e1       	ldi	r24, 0x17	; 23
     3ce:	64 e0       	ldi	r22, 0x04	; 4
     3d0:	42 e0       	ldi	r20, 0x02	; 2
     3d2:	21 e0       	ldi	r18, 0x01	; 1
     3d4:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>
            // Use reduced sensitivity for 2Mbit mode
            pal_trx_bit_write(SR_RX_PDT_LEVEL, 0x01);
     3d8:	85 e1       	ldi	r24, 0x15	; 21
     3da:	6f e0       	ldi	r22, 0x0F	; 15
     3dc:	40 e0       	ldi	r20, 0x00	; 0
     3de:	21 e0       	ldi	r18, 0x01	; 1
     3e0:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>

        default:
            return false;
    }

    return true;
     3e4:	81 e0       	ldi	r24, 0x01	; 1
}
     3e6:	1f 91       	pop	r17
     3e8:	08 95       	ret
            // Use full sensitivity
            pal_trx_bit_write(SR_RX_PDT_LEVEL, 0x00);
            break;

        case 2: /* non-compliant OQPSK mode 1 */
            pal_trx_bit_write(SR_OQPSK_DATA_RATE, ALTRATE_500KBPS);
     3ea:	8c e0       	ldi	r24, 0x0C	; 12
     3ec:	63 e0       	ldi	r22, 0x03	; 3
     3ee:	40 e0       	ldi	r20, 0x00	; 0
     3f0:	21 e0       	ldi	r18, 0x01	; 1
            // Use full sensitivity
            pal_trx_bit_write(SR_RX_PDT_LEVEL, 0x00);
            break;

        case 16:    /* non-compliant OQPSK mode 2 */
            pal_trx_bit_write(SR_OQPSK_DATA_RATE, ALTRATE_1MBPS);
     3f2:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>
            // Apply reduced ACK timing
            pal_trx_bit_write(SR_AACK_ACK_TIME, AACK_ACK_TIME_2_SYMBOLS);
     3f6:	87 e1       	ldi	r24, 0x17	; 23
     3f8:	64 e0       	ldi	r22, 0x04	; 4
     3fa:	42 e0       	ldi	r20, 0x02	; 2
     3fc:	21 e0       	ldi	r18, 0x01	; 1
     3fe:	d5 cf       	rjmp	.-86     	; 0x3aa <at86rf231_change_channel_page+0x48>
            // Use full sensitivity
            pal_trx_bit_write(SR_RX_PDT_LEVEL, 0x00);
            break;

        case 16:    /* non-compliant OQPSK mode 2 */
            pal_trx_bit_write(SR_OQPSK_DATA_RATE, ALTRATE_1MBPS);
     400:	8c e0       	ldi	r24, 0x0C	; 12
     402:	63 e0       	ldi	r22, 0x03	; 3
     404:	40 e0       	ldi	r20, 0x00	; 0
     406:	22 e0       	ldi	r18, 0x02	; 2
     408:	f4 cf       	rjmp	.-24     	; 0x3f2 <at86rf231_change_channel_page+0x90>

0000040a <at86rf231_init>:
    /* TRX status variale */
    tal_trx_status_t tal_trx_status = 0;

    /* Init SPI, Interrupt, IO */
    /* The following pins are output pins.  */
    TRX_PORT2_DDR |= _BV( SEL );
     40a:	3f 9a       	sbi	0x07, 7	; 7
    TRX_PORT1_DDR |= _BV( SCK );
     40c:	27 9a       	sbi	0x04, 7	; 4
    TRX_PORT2_DDR |= _BV( RST );
     40e:	3e 9a       	sbi	0x07, 6	; 7
    TRX_PORT1_DDR |= _BV( MOSI );
     410:	25 9a       	sbi	0x04, 5	; 4
    TRX_PORT1_DDR |= _BV( SLP_TR );
     412:	20 9a       	sbi	0x04, 0	; 4

    /* The following pins are input pins.  */
    TRX_PORT1_DDR &= ~_BV( MISO );
     414:	26 98       	cbi	0x04, 6	; 4
    trx_interface_init();
     416:	0e 94 99 04 	call	0x932	; 0x932 <trx_interface_init>

    /* Install a handler for the transceiver interrupt. */
    pal_trx_irq_init( TRX_MAIN_IRQ_HDLR_IDX, ( void * )trx_irq_handler_cb );
     41a:	80 e0       	ldi	r24, 0x00	; 0
     41c:	6d e1       	ldi	r22, 0x1D	; 29
     41e:	73 e0       	ldi	r23, 0x03	; 3
     420:	0e 94 d3 05 	call	0xba6	; 0xba6 <pal_trx_irq_init>
    pal_trx_irq_enable( TRX_MAIN_IRQ_HDLR_IDX );
     424:	0e 94 5d 00 	call	0xba	; 0xba <pal_trx_irq_enable.clone.0>

    /* Set RST + SLP PIN */
    PAL_RST_HIGH();
     428:	46 9a       	sbi	0x08, 6	; 8
    PAL_SLP_TR_LOW();
     42a:	28 98       	cbi	0x05, 0	; 5
     42c:	83 e9       	ldi	r24, 0x93	; 147
     42e:	92 e0       	ldi	r25, 0x02	; 2
     430:	01 97       	sbiw	r24, 0x01	; 1
     432:	f1 f7       	brne	.-4      	; 0x430 <at86rf231_init+0x26>
     434:	00 c0       	rjmp	.+0      	; 0x436 <at86rf231_init+0x2c>
     436:	00 00       	nop
    _delay_us( P_ON_TO_CLKM_AVAILABLE);

    /* Apply reset pulse */
    PAL_RST_LOW();
     438:	46 98       	cbi	0x08, 6	; 8
     43a:	92 e0       	ldi	r25, 0x02	; 2
     43c:	9a 95       	dec	r25
     43e:	f1 f7       	brne	.-4      	; 0x43c <at86rf231_init+0x32>
     440:	00 c0       	rjmp	.+0      	; 0x442 <at86rf231_init+0x38>
    _delay_us( RST_PULSE_WIDTH_US );
    PAL_RST_HIGH();
     442:	46 9a       	sbi	0x08, 6	; 8

    /* Verify chip version */
    while( ( pal_trx_reg_read( RG_VERSION_NUM ) != AT86RF231_VERSION_NUM ) ||
     444:	8d e1       	ldi	r24, 0x1D	; 29
     446:	0e 94 b3 04 	call	0x966	; 0x966 <pal_trx_reg_read>
     44a:	82 30       	cpi	r24, 0x02	; 2
     44c:	d9 f7       	brne	.-10     	; 0x444 <at86rf231_init+0x3a>
           ( pal_trx_reg_read( RG_PART_NUM ) != AT86RF231_PART_NUM ) );
     44e:	8c e1       	ldi	r24, 0x1C	; 28
     450:	0e 94 b3 04 	call	0x966	; 0x966 <pal_trx_reg_read>
    PAL_RST_LOW();
    _delay_us( RST_PULSE_WIDTH_US );
    PAL_RST_HIGH();

    /* Verify chip version */
    while( ( pal_trx_reg_read( RG_VERSION_NUM ) != AT86RF231_VERSION_NUM ) ||
     454:	83 30       	cpi	r24, 0x03	; 3
     456:	b1 f7       	brne	.-20     	; 0x444 <at86rf231_init+0x3a>
           ( pal_trx_reg_read( RG_PART_NUM ) != AT86RF231_PART_NUM ) );

    /* Set Transceiver State = TRX_OFF */
    pal_trx_reg_write( RG_TRX_STATE, CMD_TRX_OFF );
     458:	82 e0       	ldi	r24, 0x02	; 2
     45a:	68 e0       	ldi	r22, 0x08	; 8
     45c:	0e 94 a2 04 	call	0x944	; 0x944 <pal_trx_reg_write>

    /* verify that state = TRX_OFF */
    while( tal_trx_status != TRX_OFF )
    {
        tal_trx_status = ( tal_trx_status_t )pal_trx_bit_read( SR_TRX_STATUS );
     460:	81 e0       	ldi	r24, 0x01	; 1
     462:	6f e1       	ldi	r22, 0x1F	; 31
     464:	40 e0       	ldi	r20, 0x00	; 0
     466:	0e 94 ff 04 	call	0x9fe	; 0x9fe <pal_trx_bit_read>

    /* Set Transceiver State = TRX_OFF */
    pal_trx_reg_write( RG_TRX_STATE, CMD_TRX_OFF );

    /* verify that state = TRX_OFF */
    while( tal_trx_status != TRX_OFF )
     46a:	88 30       	cpi	r24, 0x08	; 8
     46c:	c9 f7       	brne	.-14     	; 0x460 <at86rf231_init+0x56>

    /* write status variable */
    tal_trx_status = TRX_OFF;

    /* IO Driver strength */
    pal_trx_bit_write( SR_PAD_IO_CLKM, PAD_CLKM_2_MA );
     46e:	83 e0       	ldi	r24, 0x03	; 3
     470:	60 e3       	ldi	r22, 0x30	; 48
     472:	44 e0       	ldi	r20, 0x04	; 4
     474:	20 e0       	ldi	r18, 0x00	; 0
     476:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>

    /* Set CLKM_SHA_DISABLE */
    pal_trx_bit_write( SR_CLKM_SHA_SEL, CLKM_SHA_DISABLE );
     47a:	83 e0       	ldi	r24, 0x03	; 3
     47c:	68 e0       	ldi	r22, 0x08	; 8
     47e:	43 e0       	ldi	r20, 0x03	; 3
     480:	20 e0       	ldi	r18, 0x00	; 0
     482:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>

    /* Config clock */
    pal_trx_bit_write( SR_CLKM_CTRL, CLKM_1MHZ );
     486:	83 e0       	ldi	r24, 0x03	; 3
     488:	67 e0       	ldi	r22, 0x07	; 7
     48a:	40 e0       	ldi	r20, 0x00	; 0
     48c:	21 e0       	ldi	r18, 0x01	; 1
     48e:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>

    /* ACKs for data requests, indicate pending data */
    pal_trx_bit_write( SR_AACK_SET_PD, PD_ACK_BIT_SET_ENABLE );
     492:	8e e2       	ldi	r24, 0x2E	; 46
     494:	60 e2       	ldi	r22, 0x20	; 32
     496:	45 e0       	ldi	r20, 0x05	; 5
     498:	21 e0       	ldi	r18, 0x01	; 1
     49a:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>

    /* Enable buffer protection mode */
    pal_trx_bit_write( SR_RX_SAFE_MODE, RX_SAFE_MODE_ENABLE );
     49e:	8c e0       	ldi	r24, 0x0C	; 12
     4a0:	60 e8       	ldi	r22, 0x80	; 128
     4a2:	47 e0       	ldi	r20, 0x07	; 7
     4a4:	21 e0       	ldi	r18, 0x01	; 1
     4a6:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>

    /* Enable poll mode */
    pal_trx_bit_write( SR_IRQ_MASK_MODE, IRQ_MASK_MODE_ON );
     4aa:	84 e0       	ldi	r24, 0x04	; 4
     4ac:	62 e0       	ldi	r22, 0x02	; 2
     4ae:	41 e0       	ldi	r20, 0x01	; 1
     4b0:	21 e0       	ldi	r18, 0x01	; 1
     4b2:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>

    /* The TRX_END interrupt of the transceiver is enabled. */
    pal_trx_reg_write( RG_IRQ_MASK, TRX_IRQ_TRX_END );
     4b6:	8e e0       	ldi	r24, 0x0E	; 14
     4b8:	68 e0       	ldi	r22, 0x08	; 8
     4ba:	0e 94 a2 04 	call	0x944	; 0x944 <pal_trx_reg_write>

    /* Enable auto time stamping */
    pal_trx_bit_write( SR_IRQ_2_EXT_EN, TIMESTAMPING_ENABLE );
     4be:	84 e0       	ldi	r24, 0x04	; 4
     4c0:	60 e4       	ldi	r22, 0x40	; 64
     4c2:	46 e0       	ldi	r20, 0x06	; 6
     4c4:	21 e0       	ldi	r18, 0x01	; 1
     4c6:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>

    /* write device addresses */
    pal_trx_reg_write( RG_PAN_ID_0,    ptr_eeprom_sram_data->pan_id); //( uint8_t )( TAL_PANID_BC_DEFAULT ) );
     4ca:	e0 91 04 01 	lds	r30, 0x0104
     4ce:	f0 91 05 01 	lds	r31, 0x0105
     4d2:	82 e2       	ldi	r24, 0x22	; 34
     4d4:	66 a9       	ldd	r22, Z+54	; 0x36
     4d6:	0e 94 a2 04 	call	0x944	; 0x944 <pal_trx_reg_write>
    pal_trx_reg_write( RG_PAN_ID_1,    ptr_eeprom_sram_data->pan_id>>8); //( uint8_t )( TAL_PANID_BC_DEFAULT >> 8 ) );
     4da:	e0 91 04 01 	lds	r30, 0x0104
     4de:	f0 91 05 01 	lds	r31, 0x0105
     4e2:	67 a9       	ldd	r22, Z+55	; 0x37
     4e4:	83 e2       	ldi	r24, 0x23	; 35
     4e6:	0e 94 a2 04 	call	0x944	; 0x944 <pal_trx_reg_write>

    pal_trx_reg_write( RG_SHORT_ADDR_0, ptr_eeprom_sram_data->src_address);//( uint8_t )( TAL_SHORT_ADDRESS_DEFAULT ) );
     4ea:	e0 91 04 01 	lds	r30, 0x0104
     4ee:	f0 91 05 01 	lds	r31, 0x0105
     4f2:	80 e2       	ldi	r24, 0x20	; 32
     4f4:	62 a9       	ldd	r22, Z+50	; 0x32
     4f6:	0e 94 a2 04 	call	0x944	; 0x944 <pal_trx_reg_write>
    pal_trx_reg_write( RG_SHORT_ADDR_1, ptr_eeprom_sram_data->src_address>>8);//( uint8_t )( TAL_SHORT_ADDRESS_DEFAULT >> 8 ) );
     4fa:	e0 91 04 01 	lds	r30, 0x0104
     4fe:	f0 91 05 01 	lds	r31, 0x0105
     502:	63 a9       	ldd	r22, Z+51	; 0x33
     504:	81 e2       	ldi	r24, 0x21	; 33
     506:	0e 94 a2 04 	call	0x944	; 0x944 <pal_trx_reg_write>

    /* configure TX_ARET; CSMA and CCA */
    pal_trx_bit_write( SR_CCA_MODE, TAL_CCA_MODE_DEFAULT );
     50a:	88 e0       	ldi	r24, 0x08	; 8
     50c:	60 e6       	ldi	r22, 0x60	; 96
     50e:	45 e0       	ldi	r20, 0x05	; 5
     510:	21 e0       	ldi	r18, 0x01	; 1
     512:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>
    pal_trx_bit_write( SR_MIN_BE, TAL_MINBE_DEFAULT );
     516:	8f e2       	ldi	r24, 0x2F	; 47
     518:	6f e0       	ldi	r22, 0x0F	; 15
     51a:	40 e0       	ldi	r20, 0x00	; 0
     51c:	23 e0       	ldi	r18, 0x03	; 3
     51e:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>
    pal_trx_bit_write( SR_AACK_I_AM_COORD, TAL_PAN_COORDINATOR_DEFAULT );
     522:	8e e2       	ldi	r24, 0x2E	; 46
     524:	68 e0       	ldi	r22, 0x08	; 8
     526:	43 e0       	ldi	r20, 0x03	; 3
     528:	20 e0       	ldi	r18, 0x00	; 0
     52a:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>

    /* set phy parameter */
    pal_trx_bit_write( SR_MAX_BE, TAL_MAXBE_DEFAULT );
     52e:	8f e2       	ldi	r24, 0x2F	; 47
     530:	60 ef       	ldi	r22, 0xF0	; 240
     532:	44 e0       	ldi	r20, 0x04	; 4
     534:	25 e0       	ldi	r18, 0x05	; 5
     536:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>

    /* write channel page configuration 0, 2, 16, 17, see function for more details */
    at86rf231_change_channel_page(ptr_eeprom_sram_data->channel_page );
     53a:	e0 91 04 01 	lds	r30, 0x0104
     53e:	f0 91 05 01 	lds	r31, 0x0105
     542:	81 ad       	ldd	r24, Z+57	; 0x39
     544:	0e 94 b1 01 	call	0x362	; 0x362 <at86rf231_change_channel_page>

    /* write channel */
    pal_trx_bit_write( SR_CHANNEL, ptr_eeprom_sram_data->channel );	// B (11) - 1A (26)  
     548:	e0 91 04 01 	lds	r30, 0x0104
     54c:	f0 91 05 01 	lds	r31, 0x0105
     550:	88 e0       	ldi	r24, 0x08	; 8
     552:	6f e1       	ldi	r22, 0x1F	; 31
     554:	40 e0       	ldi	r20, 0x00	; 0
     556:	20 ad       	ldd	r18, Z+56	; 0x38
     558:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>

    /* set power level */
    pal_trx_bit_write( SR_TX_PWR, ptr_eeprom_sram_data->tx_pwr );
     55c:	e0 91 04 01 	lds	r30, 0x0104
     560:	f0 91 05 01 	lds	r31, 0x0105
     564:	85 e0       	ldi	r24, 0x05	; 5
     566:	6f e0       	ldi	r22, 0x0F	; 15
     568:	40 e0       	ldi	r20, 0x00	; 0
     56a:	22 ad       	ldd	r18, Z+58	; 0x3a
     56c:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>

    /* config csma */
    //trx_config_csma();

    /* write status variable */
    tal_state = TAL_IDLE;
     570:	10 92 7c 02 	sts	0x027C, r1
//    temp  = pal_trx_reg_read( RG_XOSCii_CTRL );
//    pal_trx_reg_write( RG_XOSC_CTRL, 0xFF );
//    temp  = pal_trx_reg_read( RG_XOSC_CTRL );


}
     574:	08 95       	ret

00000576 <at86rf231_change_tx_pwr>:
 * @param uint8_t pwr_value
 *
 * @return content of pwr register or 0xFF=error
 */
uint8_t at86rf231_change_tx_pwr( uint8_t pwr )
{
     576:	1f 93       	push	r17
     578:	18 2f       	mov	r17, r24
    if( pwr <= 0x0F)
     57a:	80 31       	cpi	r24, 0x10	; 16
     57c:	18 f0       	brcs	.+6      	; 0x584 <at86rf231_change_tx_pwr+0xe>

        return pal_trx_bit_read(SR_TX_PWR);
    }
    else
    {
        return 0xFF;
     57e:	8f ef       	ldi	r24, 0xFF	; 255
    }
}
     580:	1f 91       	pop	r17
     582:	08 95       	ret
    {
        /* TRX status variale */
        tal_trx_status_t tal_trx_status = 0;

        /* Set Transceiver State = TRX_OFF */
        pal_trx_reg_write( RG_TRX_STATE, CMD_TRX_OFF );
     584:	82 e0       	ldi	r24, 0x02	; 2
     586:	68 e0       	ldi	r22, 0x08	; 8
     588:	0e 94 a2 04 	call	0x944	; 0x944 <pal_trx_reg_write>

        /* verify that state = TRX_OFF */
        while( tal_trx_status != TRX_OFF )
        {
            tal_trx_status = ( tal_trx_status_t )pal_trx_bit_read( SR_TRX_STATUS );
     58c:	81 e0       	ldi	r24, 0x01	; 1
     58e:	6f e1       	ldi	r22, 0x1F	; 31
     590:	40 e0       	ldi	r20, 0x00	; 0
     592:	0e 94 ff 04 	call	0x9fe	; 0x9fe <pal_trx_bit_read>

        /* Set Transceiver State = TRX_OFF */
        pal_trx_reg_write( RG_TRX_STATE, CMD_TRX_OFF );

        /* verify that state = TRX_OFF */
        while( tal_trx_status != TRX_OFF )
     596:	88 30       	cpi	r24, 0x08	; 8
     598:	c9 f7       	brne	.-14     	; 0x58c <at86rf231_change_tx_pwr+0x16>
        {
            tal_trx_status = ( tal_trx_status_t )pal_trx_bit_read( SR_TRX_STATUS );
        }

        /* set power level */
        pal_trx_bit_write( SR_TX_PWR, pwr );
     59a:	85 e0       	ldi	r24, 0x05	; 5
     59c:	6f e0       	ldi	r22, 0x0F	; 15
     59e:	40 e0       	ldi	r20, 0x00	; 0
     5a0:	21 2f       	mov	r18, r17
     5a2:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>
        // 0xC   -7 dBm
        // 0xD   -9 dBm
        // 0xE   -12 dBm
        // 0xF   -17 dBm

        return pal_trx_bit_read(SR_TX_PWR);
     5a6:	85 e0       	ldi	r24, 0x05	; 5
     5a8:	6f e0       	ldi	r22, 0x0F	; 15
     5aa:	40 e0       	ldi	r20, 0x00	; 0
     5ac:	0e 94 ff 04 	call	0x9fe	; 0x9fe <pal_trx_bit_read>
    }
    else
    {
        return 0xFF;
    }
}
     5b0:	1f 91       	pop	r17
     5b2:	08 95       	ret

000005b4 <at86rf231_ftn_pll_calibration>:
 *  function variations. The recommended calibration interval is 5 min or less.
 */
void at86rf231_ftn_pll_calibration(void)
{
    /* Same for both filter tuning and PLL calibration. */
    pal_trx_reg_write(RG_TRX_STATE, CMD_FORCE_TRX_OFF);
     5b4:	82 e0       	ldi	r24, 0x02	; 2
     5b6:	63 e0       	ldi	r22, 0x03	; 3
     5b8:	0e 94 a2 04 	call	0x944	; 0x944 <pal_trx_reg_write>

    pal_trx_bit_write(SR_FTN_START, 1);
     5bc:	88 e1       	ldi	r24, 0x18	; 24
     5be:	60 e8       	ldi	r22, 0x80	; 128
     5c0:	47 e0       	ldi	r20, 0x07	; 7
     5c2:	21 e0       	ldi	r18, 0x01	; 1
     5c4:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>
     5c8:	82 e4       	ldi	r24, 0x42	; 66
     5ca:	8a 95       	dec	r24
     5cc:	f1 f7       	brne	.-4      	; 0x5ca <at86rf231_ftn_pll_calibration+0x16>
     5ce:	00 c0       	rjmp	.+0      	; 0x5d0 <at86rf231_ftn_pll_calibration+0x1c>

    /* Wait tTR16 (FTN calibration time). */
    _delay_us(25);
}
     5d0:	08 95       	ret

000005d2 <handle_received_frame_irq>:
 *
 * This function handles transceiver interrupts for received frames and
 * uploads the frames from the trx.
 */
void handle_received_frame_irq( void )
{
     5d2:	df 93       	push	r29
     5d4:	cf 93       	push	r28
     5d6:	0f 92       	push	r0
     5d8:	cd b7       	in	r28, 0x3d	; 61
     5da:	de b7       	in	r29, 0x3e	; 62
    static uint8_t ed_value;
    uint8_t frame_length;

    /* Get ED value; needed to normalize LQI. */
    ed_value = pal_trx_reg_read( RG_PHY_ED_LEVEL );
     5dc:	87 e0       	ldi	r24, 0x07	; 7
     5de:	0e 94 b3 04 	call	0x966	; 0x966 <pal_trx_reg_read>
     5e2:	80 93 06 01 	sts	0x0106, r24

    /* Get frame length from transceiver. */
    pal_trx_frame_read( &frame_length, LENGTH_FIELD_LEN );
     5e6:	ce 01       	movw	r24, r28
     5e8:	01 96       	adiw	r24, 0x01	; 1
     5ea:	61 e0       	ldi	r22, 0x01	; 1
     5ec:	0e 94 c5 04 	call	0x98a	; 0x98a <pal_trx_frame_read>

    /* Check for valid frame length. */
    if( frame_length > 127 )
     5f0:	89 81       	ldd	r24, Y+1	; 0x01
     5f2:	87 fd       	sbrc	r24, 7
     5f4:	07 c0       	rjmp	.+14     	; 0x604 <handle_received_frame_irq+0x32>
    {
        return;
    }
    /* check if crc is valid */
    if( pal_trx_bit_read(SR_RX_CRC_VALID) )
     5f6:	86 e0       	ldi	r24, 0x06	; 6
     5f8:	60 e8       	ldi	r22, 0x80	; 128
     5fa:	47 e0       	ldi	r20, 0x07	; 7
     5fc:	0e 94 ff 04 	call	0x9fe	; 0x9fe <pal_trx_bit_read>
     600:	88 23       	and	r24, r24
     602:	21 f4       	brne	.+8      	; 0x60c <handle_received_frame_irq+0x3a>
         * Trx returns to RX_AACK_ON automatically, if this was its previous state.
         * Keep the following as a reminder, if receiver is used with RX_ON instead.
         */
        //pal_trx_reg_write(RG_TRX_STATE, CMD_RX_AACK_ON);
    }
}
     604:	0f 90       	pop	r0
     606:	cf 91       	pop	r28
     608:	df 91       	pop	r29
     60a:	08 95       	ret
    {
        /*
         * The PHY header is also included in the frame, hence the frame length
         * is incremented by 1. In addition to that, the LQI needs to be uploaded, too.
         */
        frame_length += LQI_LEN + LENGTH_FIELD_LEN;
     60c:	69 81       	ldd	r22, Y+1	; 0x01
     60e:	6e 5f       	subi	r22, 0xFE	; 254
     610:	69 83       	std	Y+1, r22	; 0x01

        /* Upload frame and store it to the buffer */
        //pal_trx_frame_read( (uint8_t *)tal_rx_buffer, frame_length );
        pal_trx_frame_read( (uint8_t*)&at86rf231_rx_frame, frame_length );
     612:	8e ef       	ldi	r24, 0xFE	; 254
     614:	91 e0       	ldi	r25, 0x01	; 1
     616:	0e 94 c5 04 	call	0x98a	; 0x98a <pal_trx_frame_read>
		
		if(((at86rf231_rx_frame.frame_control_field & 0x07) == 3) && (at86rf231_rx_frame.payload[0] == 0x40))
     61a:	80 91 ff 01 	lds	r24, 0x01FF
     61e:	90 91 00 02 	lds	r25, 0x0200
     622:	87 70       	andi	r24, 0x07	; 7
     624:	90 70       	andi	r25, 0x00	; 0
     626:	83 30       	cpi	r24, 0x03	; 3
     628:	91 05       	cpc	r25, r1
     62a:	61 f7       	brne	.-40     	; 0x604 <handle_received_frame_irq+0x32>
     62c:	80 91 0a 02 	lds	r24, 0x020A
     630:	80 34       	cpi	r24, 0x40	; 64
     632:	41 f7       	brne	.-48     	; 0x604 <handle_received_frame_irq+0x32>
			boot();
     634:	0e 94 00 38 	call	0x7000	; 0x7000 <boot>
     638:	e5 cf       	rjmp	.-54     	; 0x604 <handle_received_frame_irq+0x32>

0000063a <trx_irq_handler_cb>:
{
    trx_irq_reason_t trx_irq_cause;
    trx_trac_status_t trx_trac_status;

    /* what was the reason for the interrupt */
    trx_irq_cause = (trx_irq_reason_t)pal_trx_reg_read(RG_IRQ_STATUS);
     63a:	8f e0       	ldi	r24, 0x0F	; 15
     63c:	0e 94 b3 04 	call	0x966	; 0x966 <pal_trx_reg_read>

    if (trx_irq_cause & TRX_IRQ_TRX_END)
     640:	83 ff       	sbrs	r24, 3
     642:	05 c0       	rjmp	.+10     	; 0x64e <trx_irq_handler_cb+0x14>
    {
        /*
         * TRX_END reason depends on if the trx is currently used for
         * transmission or reception.
         */
        if (tal_state == TAL_TX_AUTO)
     644:	20 91 7c 02 	lds	r18, 0x027C
     648:	21 30       	cpi	r18, 0x01	; 1
     64a:	29 f0       	breq	.+10     	; 0x656 <trx_irq_handler_cb+0x1c>
            tal_state = TAL_TX_DONE;    // Further handling is done by tx_done_handling()
        }
        else   /* Other tal_state than TAL_TX_... */
        {
            /* address match interrupt */
            if (trx_irq_cause & TRX_IRQ_AMI)
     64c:	85 ff       	sbrs	r24, 5
     64e:	08 95       	ret
            {
                /* Handle rx interrupt. */
                handle_received_frame_irq();    // see tal_rx.c
     650:	0e 94 e9 02 	call	0x5d2	; 0x5d2 <handle_received_frame_irq>
     654:	08 95       	ret
         * transmission or reception.
         */
        if (tal_state == TAL_TX_AUTO)
        {
            /* Get the result and push it to the queue. */
            if (trx_irq_cause & TRX_IRQ_TRX_UR)
     656:	86 fd       	sbrc	r24, 6
     658:	09 c0       	rjmp	.+18     	; 0x66c <trx_irq_handler_cb+0x32>
                trx_trac_status = TRAC_INVALID;
            }
            else
            {
                /* Check if no ACK was received */
                trx_trac_status = (trx_trac_status_t)pal_trx_bit_read(SR_TRAC_STATUS);
     65a:	82 e0       	ldi	r24, 0x02	; 2
     65c:	60 ee       	ldi	r22, 0xE0	; 224
     65e:	45 e0       	ldi	r20, 0x05	; 5
     660:	0e 94 ff 04 	call	0x9fe	; 0x9fe <pal_trx_bit_read>
                pal_trx_reg_write(RG_TRX_STATE, RX_ON);
     664:	82 e0       	ldi	r24, 0x02	; 2
     666:	66 e0       	ldi	r22, 0x06	; 6
     668:	0e 94 a2 04 	call	0x944	; 0x944 <pal_trx_reg_write>
            }

            tx_end_irq_flag = 1;
     66c:	81 e0       	ldi	r24, 0x01	; 1
     66e:	80 93 00 01 	sts	0x0100, r24
            tal_state = TAL_TX_DONE;    // Further handling is done by tx_done_handling()
     672:	82 e0       	ldi	r24, 0x02	; 2
     674:	80 93 7c 02 	sts	0x027C, r24
     678:	08 95       	ret

0000067a <ds620_twi_init>:

#include "inc/ds620.h"

void ds620_twi_init(void)
{
	DDRC &= ~(1 << PINC0);		// TWI SCL
     67a:	38 98       	cbi	0x07, 0	; 7
	PORTC |= (1 << PINC0);		// TWI SCL
     67c:	40 9a       	sbi	0x08, 0	; 8
	
	DDRC &= ~(1 << PINC1);		// TWI SDA
     67e:	39 98       	cbi	0x07, 1	; 7
	PORTC |= (1 << PINC1);		// TWI SDA
     680:	41 9a       	sbi	0x08, 1	; 8

	TWBR=0x04;		// TWI Bit Rate Register
     682:	84 e0       	ldi	r24, 0x04	; 4
     684:	80 93 b8 00 	sts	0x00B8, r24
	TWCR=0x00;		// TWI Control Register
     688:	10 92 bc 00 	sts	0x00BC, r1
	TWSR=0xF8;		// TWI Status Register (1 = value of the prescaler bits)
     68c:	88 ef       	ldi	r24, 0xF8	; 248
     68e:	80 93 b9 00 	sts	0x00B9, r24
}
     692:	08 95       	ret

00000694 <ds620_twi_start>:

unsigned char ds620_twi_start( unsigned char addr )
{
	TWCR = ( 1 << TWINT ) | ( 1 << TWSTA ) | ( 1 << TWEN );
     694:	94 ea       	ldi	r25, 0xA4	; 164
     696:	90 93 bc 00 	sts	0x00BC, r25
	while( !( TWCR & ( 1 << TWINT ) ) );
     69a:	90 91 bc 00 	lds	r25, 0x00BC
     69e:	97 ff       	sbrs	r25, 7
     6a0:	fc cf       	rjmp	.-8      	; 0x69a <ds620_twi_start+0x6>
	TWDR = addr;
     6a2:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = ( 1 << TWINT ) | ( 1 << TWEN );
     6a6:	84 e8       	ldi	r24, 0x84	; 132
     6a8:	80 93 bc 00 	sts	0x00BC, r24
	while( !( TWCR & ( 1 << TWINT ) ) );
     6ac:	80 91 bc 00 	lds	r24, 0x00BC
     6b0:	87 ff       	sbrs	r24, 7
     6b2:	fc cf       	rjmp	.-8      	; 0x6ac <ds620_twi_start+0x18>
	if( ( TWSR & 0xF8 ) != 0x40 )
     6b4:	90 91 b9 00 	lds	r25, 0x00B9
     6b8:	98 7f       	andi	r25, 0xF8	; 248
	return ( 0 );
     6ba:	81 e0       	ldi	r24, 0x01	; 1
     6bc:	90 34       	cpi	r25, 0x40	; 64
     6be:	09 f0       	breq	.+2      	; 0x6c2 <ds620_twi_start+0x2e>
     6c0:	80 e0       	ldi	r24, 0x00	; 0
	return ( 1 );
}
     6c2:	08 95       	ret

000006c4 <ds620_twi_send>:

void ds620_twi_send( unsigned char data )
{
	TWDR = data;
     6c4:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = ( 1 << TWINT ) | ( 1 << TWEN );
     6c8:	84 e8       	ldi	r24, 0x84	; 132
     6ca:	80 93 bc 00 	sts	0x00BC, r24
	while( !( TWCR & ( 1 << TWINT ) ) );
     6ce:	80 91 bc 00 	lds	r24, 0x00BC
     6d2:	87 ff       	sbrs	r24, 7
     6d4:	fc cf       	rjmp	.-8      	; 0x6ce <ds620_twi_send+0xa>
}
     6d6:	08 95       	ret

000006d8 <ds620_twi_read>:

uint8_t ds620_twi_read( uint8_t ack )
{
	if( ack )
     6d8:	88 23       	and	r24, r24
     6da:	51 f0       	breq	.+20     	; 0x6f0 <ds620_twi_read+0x18>
	TWCR = ( 1 << TWINT ) | ( 1 << TWEA ) | ( 1 << TWEN );
     6dc:	84 ec       	ldi	r24, 0xC4	; 196
     6de:	80 93 bc 00 	sts	0x00BC, r24
	else
	TWCR = ( 1 << TWINT ) | ( 1 << TWEN );
	while( !( TWCR & ( 1 << TWINT ) ) );
     6e2:	80 91 bc 00 	lds	r24, 0x00BC
     6e6:	87 ff       	sbrs	r24, 7
     6e8:	fc cf       	rjmp	.-8      	; 0x6e2 <ds620_twi_read+0xa>
	return ( TWDR );
     6ea:	80 91 bb 00 	lds	r24, 0x00BB
}
     6ee:	08 95       	ret
uint8_t ds620_twi_read( uint8_t ack )
{
	if( ack )
	TWCR = ( 1 << TWINT ) | ( 1 << TWEA ) | ( 1 << TWEN );
	else
	TWCR = ( 1 << TWINT ) | ( 1 << TWEN );
     6f0:	84 e8       	ldi	r24, 0x84	; 132
     6f2:	80 93 bc 00 	sts	0x00BC, r24
     6f6:	f5 cf       	rjmp	.-22     	; 0x6e2 <ds620_twi_read+0xa>

000006f8 <ds620_twi_stop>:
	return ( TWDR );
}

void ds620_twi_stop( void )
{
	TWCR = ( 1 << TWINT ) | ( 1 << TWSTO ) | ( 1 << TWEN );
     6f8:	84 e9       	ldi	r24, 0x94	; 148
     6fa:	80 93 bc 00 	sts	0x00BC, r24
} 
     6fe:	08 95       	ret

00000700 <ds620_init>:

#include "inc/ds620.h"

void ds620_twi_init(void)
{
	DDRC &= ~(1 << PINC0);		// TWI SCL
     700:	38 98       	cbi	0x07, 0	; 7
	PORTC |= (1 << PINC0);		// TWI SCL
     702:	40 9a       	sbi	0x08, 0	; 8
	
	DDRC &= ~(1 << PINC1);		// TWI SDA
     704:	39 98       	cbi	0x07, 1	; 7
	PORTC |= (1 << PINC1);		// TWI SDA
     706:	41 9a       	sbi	0x08, 1	; 8

	TWBR=0x04;		// TWI Bit Rate Register
     708:	84 e0       	ldi	r24, 0x04	; 4
     70a:	80 93 b8 00 	sts	0x00B8, r24
	TWCR=0x00;		// TWI Control Register
     70e:	10 92 bc 00 	sts	0x00BC, r1
	TWSR=0xF8;		// TWI Status Register (1 = value of the prescaler bits)
     712:	88 ef       	ldi	r24, 0xF8	; 248
     714:	80 93 b9 00 	sts	0x00B9, r24
}

unsigned char ds620_twi_start( unsigned char addr )
{
	TWCR = ( 1 << TWINT ) | ( 1 << TWSTA ) | ( 1 << TWEN );
     718:	84 ea       	ldi	r24, 0xA4	; 164
     71a:	80 93 bc 00 	sts	0x00BC, r24
	while( !( TWCR & ( 1 << TWINT ) ) );
     71e:	80 91 bc 00 	lds	r24, 0x00BC
     722:	87 ff       	sbrs	r24, 7
     724:	fc cf       	rjmp	.-8      	; 0x71e <ds620_init+0x1e>
	TWDR = addr;
     726:	80 e9       	ldi	r24, 0x90	; 144
     728:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = ( 1 << TWINT ) | ( 1 << TWEN );
     72c:	84 e8       	ldi	r24, 0x84	; 132
     72e:	80 93 bc 00 	sts	0x00BC, r24
	while( !( TWCR & ( 1 << TWINT ) ) );
     732:	80 91 bc 00 	lds	r24, 0x00BC
     736:	87 ff       	sbrs	r24, 7
     738:	fc cf       	rjmp	.-8      	; 0x732 <ds620_init+0x32>
	if( ( TWSR & 0xF8 ) != 0x40 )
     73a:	80 91 b9 00 	lds	r24, 0x00B9
	return ( 1 );
}

void ds620_twi_send( unsigned char data )
{
	TWDR = data;
     73e:	8c ea       	ldi	r24, 0xAC	; 172
     740:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = ( 1 << TWINT ) | ( 1 << TWEN );
     744:	84 e8       	ldi	r24, 0x84	; 132
     746:	80 93 bc 00 	sts	0x00BC, r24
	while( !( TWCR & ( 1 << TWINT ) ) );
     74a:	80 91 bc 00 	lds	r24, 0x00BC
     74e:	87 ff       	sbrs	r24, 7
     750:	fc cf       	rjmp	.-8      	; 0x74a <ds620_init+0x4a>
	return ( 1 );
}

void ds620_twi_send( unsigned char data )
{
	TWDR = data;
     752:	88 e0       	ldi	r24, 0x08	; 8
     754:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = ( 1 << TWINT ) | ( 1 << TWEN );
     758:	84 e8       	ldi	r24, 0x84	; 132
     75a:	80 93 bc 00 	sts	0x00BC, r24
	while( !( TWCR & ( 1 << TWINT ) ) );
     75e:	80 91 bc 00 	lds	r24, 0x00BC
     762:	87 ff       	sbrs	r24, 7
     764:	fc cf       	rjmp	.-8      	; 0x75e <ds620_init+0x5e>
	TWSR=0xF8;		// TWI Status Register (1 = value of the prescaler bits)
}

unsigned char ds620_twi_start( unsigned char addr )
{
	TWCR = ( 1 << TWINT ) | ( 1 << TWSTA ) | ( 1 << TWEN );
     766:	84 ea       	ldi	r24, 0xA4	; 164
     768:	80 93 bc 00 	sts	0x00BC, r24
	while( !( TWCR & ( 1 << TWINT ) ) );
     76c:	80 91 bc 00 	lds	r24, 0x00BC
     770:	87 ff       	sbrs	r24, 7
     772:	fc cf       	rjmp	.-8      	; 0x76c <ds620_init+0x6c>
	TWDR = addr;
     774:	80 e9       	ldi	r24, 0x90	; 144
     776:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = ( 1 << TWINT ) | ( 1 << TWEN );
     77a:	84 e8       	ldi	r24, 0x84	; 132
     77c:	80 93 bc 00 	sts	0x00BC, r24
	while( !( TWCR & ( 1 << TWINT ) ) );
     780:	80 91 bc 00 	lds	r24, 0x00BC
     784:	87 ff       	sbrs	r24, 7
     786:	fc cf       	rjmp	.-8      	; 0x780 <ds620_init+0x80>
	if( ( TWSR & 0xF8 ) != 0x40 )
     788:	80 91 b9 00 	lds	r24, 0x00B9
	return ( 1 );
}

void ds620_twi_send( unsigned char data )
{
	TWDR = data;
     78c:	81 e5       	ldi	r24, 0x51	; 81
     78e:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = ( 1 << TWINT ) | ( 1 << TWEN );
     792:	84 e8       	ldi	r24, 0x84	; 132
     794:	80 93 bc 00 	sts	0x00BC, r24
	while( !( TWCR & ( 1 << TWINT ) ) );
     798:	80 91 bc 00 	lds	r24, 0x00BC
     79c:	87 ff       	sbrs	r24, 7
     79e:	fc cf       	rjmp	.-8      	; 0x798 <ds620_init+0x98>
	return ( TWDR );
}

void ds620_twi_stop( void )
{
	TWCR = ( 1 << TWINT ) | ( 1 << TWSTO ) | ( 1 << TWEN );
     7a0:	84 e9       	ldi	r24, 0x94	; 148
     7a2:	80 93 bc 00 	sts	0x00BC, r24
	ds620_twi_send( 0xAC );					// Configuration Register MS Byte
	ds620_twi_send( 0x08);					// 12 Bit resolution, Continuous conversion mode
	ds620_twi_start( 0x90 | ( 0 << 1 ) );	// start TWI connection
	ds620_twi_send( 0x51 );					// start convert
	ds620_twi_stop();						// stop TWI connection
}
     7a6:	08 95       	ret

000007a8 <ds620_stop_convert>:
	TWSR=0xF8;		// TWI Status Register (1 = value of the prescaler bits)
}

unsigned char ds620_twi_start( unsigned char addr )
{
	TWCR = ( 1 << TWINT ) | ( 1 << TWSTA ) | ( 1 << TWEN );
     7a8:	84 ea       	ldi	r24, 0xA4	; 164
     7aa:	80 93 bc 00 	sts	0x00BC, r24
	while( !( TWCR & ( 1 << TWINT ) ) );
     7ae:	80 91 bc 00 	lds	r24, 0x00BC
     7b2:	87 ff       	sbrs	r24, 7
     7b4:	fc cf       	rjmp	.-8      	; 0x7ae <ds620_stop_convert+0x6>
	TWDR = addr;
     7b6:	80 e9       	ldi	r24, 0x90	; 144
     7b8:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = ( 1 << TWINT ) | ( 1 << TWEN );
     7bc:	84 e8       	ldi	r24, 0x84	; 132
     7be:	80 93 bc 00 	sts	0x00BC, r24
	while( !( TWCR & ( 1 << TWINT ) ) );
     7c2:	80 91 bc 00 	lds	r24, 0x00BC
     7c6:	87 ff       	sbrs	r24, 7
     7c8:	fc cf       	rjmp	.-8      	; 0x7c2 <ds620_stop_convert+0x1a>
	if( ( TWSR & 0xF8 ) != 0x40 )
     7ca:	80 91 b9 00 	lds	r24, 0x00B9
	return ( 1 );
}

void ds620_twi_send( unsigned char data )
{
	TWDR = data;
     7ce:	82 e2       	ldi	r24, 0x22	; 34
     7d0:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = ( 1 << TWINT ) | ( 1 << TWEN );
     7d4:	84 e8       	ldi	r24, 0x84	; 132
     7d6:	80 93 bc 00 	sts	0x00BC, r24
	while( !( TWCR & ( 1 << TWINT ) ) );
     7da:	80 91 bc 00 	lds	r24, 0x00BC
     7de:	87 ff       	sbrs	r24, 7
     7e0:	fc cf       	rjmp	.-8      	; 0x7da <ds620_stop_convert+0x32>
	return ( TWDR );
}

void ds620_twi_stop( void )
{
	TWCR = ( 1 << TWINT ) | ( 1 << TWSTO ) | ( 1 << TWEN );
     7e2:	84 e9       	ldi	r24, 0x94	; 148
     7e4:	80 93 bc 00 	sts	0x00BC, r24
void ds620_stop_convert( void )
{
	ds620_twi_start( 0x90 | ( 0 << 1 ) );	// start TWI connection
	ds620_twi_send( 0x22 );					// stop convert
	ds620_twi_stop();						// stop TWI connection
}
     7e8:	08 95       	ret

000007ea <ds620_start_convert>:
	TWSR=0xF8;		// TWI Status Register (1 = value of the prescaler bits)
}

unsigned char ds620_twi_start( unsigned char addr )
{
	TWCR = ( 1 << TWINT ) | ( 1 << TWSTA ) | ( 1 << TWEN );
     7ea:	84 ea       	ldi	r24, 0xA4	; 164
     7ec:	80 93 bc 00 	sts	0x00BC, r24
	while( !( TWCR & ( 1 << TWINT ) ) );
     7f0:	80 91 bc 00 	lds	r24, 0x00BC
     7f4:	87 ff       	sbrs	r24, 7
     7f6:	fc cf       	rjmp	.-8      	; 0x7f0 <ds620_start_convert+0x6>
	TWDR = addr;
     7f8:	80 e9       	ldi	r24, 0x90	; 144
     7fa:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = ( 1 << TWINT ) | ( 1 << TWEN );
     7fe:	84 e8       	ldi	r24, 0x84	; 132
     800:	80 93 bc 00 	sts	0x00BC, r24
	while( !( TWCR & ( 1 << TWINT ) ) );
     804:	80 91 bc 00 	lds	r24, 0x00BC
     808:	87 ff       	sbrs	r24, 7
     80a:	fc cf       	rjmp	.-8      	; 0x804 <ds620_start_convert+0x1a>
	if( ( TWSR & 0xF8 ) != 0x40 )
     80c:	80 91 b9 00 	lds	r24, 0x00B9
	return ( 1 );
}

void ds620_twi_send( unsigned char data )
{
	TWDR = data;
     810:	81 e5       	ldi	r24, 0x51	; 81
     812:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = ( 1 << TWINT ) | ( 1 << TWEN );
     816:	84 e8       	ldi	r24, 0x84	; 132
     818:	80 93 bc 00 	sts	0x00BC, r24
	while( !( TWCR & ( 1 << TWINT ) ) );
     81c:	80 91 bc 00 	lds	r24, 0x00BC
     820:	87 ff       	sbrs	r24, 7
     822:	fc cf       	rjmp	.-8      	; 0x81c <ds620_start_convert+0x32>
	return ( TWDR );
}

void ds620_twi_stop( void )
{
	TWCR = ( 1 << TWINT ) | ( 1 << TWSTO ) | ( 1 << TWEN );
     824:	84 e9       	ldi	r24, 0x94	; 148
     826:	80 93 bc 00 	sts	0x00BC, r24
void ds620_start_convert( void )
{
	ds620_twi_start( 0x90 | ( 0 << 1 ) );	// start TWI connection
	ds620_twi_send( 0x51 );					// start convert
	ds620_twi_stop();						// stop TWI connection
}
     82a:	08 95       	ret

0000082c <ds620_get_temperature>:
	TWSR=0xF8;		// TWI Status Register (1 = value of the prescaler bits)
}

unsigned char ds620_twi_start( unsigned char addr )
{
	TWCR = ( 1 << TWINT ) | ( 1 << TWSTA ) | ( 1 << TWEN );
     82c:	84 ea       	ldi	r24, 0xA4	; 164
     82e:	80 93 bc 00 	sts	0x00BC, r24
	while( !( TWCR & ( 1 << TWINT ) ) );
     832:	80 91 bc 00 	lds	r24, 0x00BC
     836:	87 ff       	sbrs	r24, 7
     838:	fc cf       	rjmp	.-8      	; 0x832 <ds620_get_temperature+0x6>
	TWDR = addr;
     83a:	80 e9       	ldi	r24, 0x90	; 144
     83c:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = ( 1 << TWINT ) | ( 1 << TWEN );
     840:	84 e8       	ldi	r24, 0x84	; 132
     842:	80 93 bc 00 	sts	0x00BC, r24
	while( !( TWCR & ( 1 << TWINT ) ) );
     846:	80 91 bc 00 	lds	r24, 0x00BC
     84a:	87 ff       	sbrs	r24, 7
     84c:	fc cf       	rjmp	.-8      	; 0x846 <ds620_get_temperature+0x1a>
	if( ( TWSR & 0xF8 ) != 0x40 )
     84e:	80 91 b9 00 	lds	r24, 0x00B9
	return ( 1 );
}

void ds620_twi_send( unsigned char data )
{
	TWDR = data;
     852:	8a ea       	ldi	r24, 0xAA	; 170
     854:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = ( 1 << TWINT ) | ( 1 << TWEN );
     858:	84 e8       	ldi	r24, 0x84	; 132
     85a:	80 93 bc 00 	sts	0x00BC, r24
	while( !( TWCR & ( 1 << TWINT ) ) );
     85e:	80 91 bc 00 	lds	r24, 0x00BC
     862:	87 ff       	sbrs	r24, 7
     864:	fc cf       	rjmp	.-8      	; 0x85e <ds620_get_temperature+0x32>
	TWSR=0xF8;		// TWI Status Register (1 = value of the prescaler bits)
}

unsigned char ds620_twi_start( unsigned char addr )
{
	TWCR = ( 1 << TWINT ) | ( 1 << TWSTA ) | ( 1 << TWEN );
     866:	84 ea       	ldi	r24, 0xA4	; 164
     868:	80 93 bc 00 	sts	0x00BC, r24
	while( !( TWCR & ( 1 << TWINT ) ) );
     86c:	80 91 bc 00 	lds	r24, 0x00BC
     870:	87 ff       	sbrs	r24, 7
     872:	fc cf       	rjmp	.-8      	; 0x86c <ds620_get_temperature+0x40>
	TWDR = addr;
     874:	81 e9       	ldi	r24, 0x91	; 145
     876:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = ( 1 << TWINT ) | ( 1 << TWEN );
     87a:	84 e8       	ldi	r24, 0x84	; 132
     87c:	80 93 bc 00 	sts	0x00BC, r24
	while( !( TWCR & ( 1 << TWINT ) ) );
     880:	80 91 bc 00 	lds	r24, 0x00BC
     884:	87 ff       	sbrs	r24, 7
     886:	fc cf       	rjmp	.-8      	; 0x880 <ds620_get_temperature+0x54>
	if( ( TWSR & 0xF8 ) != 0x40 )
     888:	80 91 b9 00 	lds	r24, 0x00B9
}

uint8_t ds620_twi_read( uint8_t ack )
{
	if( ack )
	TWCR = ( 1 << TWINT ) | ( 1 << TWEA ) | ( 1 << TWEN );
     88c:	84 ec       	ldi	r24, 0xC4	; 196
     88e:	80 93 bc 00 	sts	0x00BC, r24
	else
	TWCR = ( 1 << TWINT ) | ( 1 << TWEN );
	while( !( TWCR & ( 1 << TWINT ) ) );
     892:	80 91 bc 00 	lds	r24, 0x00BC
     896:	87 ff       	sbrs	r24, 7
     898:	fc cf       	rjmp	.-8      	; 0x892 <ds620_get_temperature+0x66>
	return ( TWDR );
     89a:	30 91 bb 00 	lds	r19, 0x00BB
uint8_t ds620_twi_read( uint8_t ack )
{
	if( ack )
	TWCR = ( 1 << TWINT ) | ( 1 << TWEA ) | ( 1 << TWEN );
	else
	TWCR = ( 1 << TWINT ) | ( 1 << TWEN );
     89e:	84 e8       	ldi	r24, 0x84	; 132
     8a0:	80 93 bc 00 	sts	0x00BC, r24
	while( !( TWCR & ( 1 << TWINT ) ) );
     8a4:	80 91 bc 00 	lds	r24, 0x00BC
     8a8:	87 ff       	sbrs	r24, 7
     8aa:	fc cf       	rjmp	.-8      	; 0x8a4 <ds620_get_temperature+0x78>
	return ( TWDR );
     8ac:	20 91 bb 00 	lds	r18, 0x00BB
}

void ds620_twi_stop( void )
{
	TWCR = ( 1 << TWINT ) | ( 1 << TWSTO ) | ( 1 << TWEN );
     8b0:	84 e9       	ldi	r24, 0x94	; 148
     8b2:	80 93 bc 00 	sts	0x00BC, r24
	ds620_twi_start( 0x90 | ( 0 << 1 ) );				// TWI-Verbindung aufbauen
	ds620_twi_send( 0xAA );								// DS620 Adresse auf Temperaturwert
	ds620_twi_start( 0x91 | ( 0 << 1 ) );				// Temperaturwert auslesen starten
	value_MSB = ds620_twi_read( 1 );					// 1.Temperatur-Byte auslesen
	value_LSB = ds620_twi_read( 0 );					// 2.Temperatur-Byte auslesen und
	value_receive = (int16_t) ((value_MSB << 8) | value_LSB);
     8b6:	93 2f       	mov	r25, r19
     8b8:	80 e0       	ldi	r24, 0x00	; 0
     8ba:	30 e0       	ldi	r19, 0x00	; 0
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
	ds620_twi_stop();									// TWI-Verbindung beenden
	return value_receive;
}
     8c0:	c9 01       	movw	r24, r18
     8c2:	08 95       	ret

000008c4 <eeprom_read_config>:
	} 
};


void eeprom_read_config(eeprom_data* ptr_sram_data)
{
     8c4:	0f 93       	push	r16
     8c6:	1f 93       	push	r17
     8c8:	cf 93       	push	r28
     8ca:	df 93       	push	r29
     8cc:	18 2f       	mov	r17, r24
     8ce:	09 2f       	mov	r16, r25
	uint16_t i = 0;
	uint8_t temp = 0;
	uint8_t *ptr_temp_sram_data = (uint8_t *) ptr_sram_data;

	if (eeprom_read_byte((uint8_t*) 0x00) != 0xFF)
     8d0:	80 e0       	ldi	r24, 0x00	; 0
     8d2:	90 e0       	ldi	r25, 0x00	; 0
     8d4:	0e 94 69 1d 	call	0x3ad2	; 0x3ad2 <__eerd_byte_m324p>
     8d8:	8f 3f       	cpi	r24, 0xFF	; 255
     8da:	79 f0       	breq	.+30     	; 0x8fa <eeprom_read_config+0x36>
     8dc:	c8 01       	movw	r24, r16
     8de:	09 2f       	mov	r16, r25
     8e0:	18 2f       	mov	r17, r24
     8e2:	c0 e0       	ldi	r28, 0x00	; 0
     8e4:	d0 e0       	ldi	r29, 0x00	; 0
	{
		for (i = 0; i < sizeof(eeprom_data); i++)
		{
			temp = eeprom_read_byte((uint8_t *) i);
     8e6:	ce 01       	movw	r24, r28
     8e8:	0e 94 69 1d 	call	0x3ad2	; 0x3ad2 <__eerd_byte_m324p>
			*(ptr_temp_sram_data + i) = temp;
     8ec:	f8 01       	movw	r30, r16
     8ee:	81 93       	st	Z+, r24
     8f0:	8f 01       	movw	r16, r30
	uint8_t temp = 0;
	uint8_t *ptr_temp_sram_data = (uint8_t *) ptr_sram_data;

	if (eeprom_read_byte((uint8_t*) 0x00) != 0xFF)
	{
		for (i = 0; i < sizeof(eeprom_data); i++)
     8f2:	21 96       	adiw	r28, 0x01	; 1
     8f4:	c7 36       	cpi	r28, 0x67	; 103
     8f6:	d1 05       	cpc	r29, r1
     8f8:	b1 f7       	brne	.-20     	; 0x8e6 <eeprom_read_config+0x22>
		{
			temp = eeprom_read_byte((uint8_t *) i);
			*(ptr_temp_sram_data + i) = temp;
		}
	}
}
     8fa:	df 91       	pop	r29
     8fc:	cf 91       	pop	r28
     8fe:	1f 91       	pop	r17
     900:	0f 91       	pop	r16
     902:	08 95       	ret

00000904 <eeprom_save_config>:

void eeprom_save_config(eeprom_data* ptr_sram_data)
{
     904:	0f 93       	push	r16
     906:	1f 93       	push	r17
     908:	cf 93       	push	r28
     90a:	df 93       	push	r29
	uint16_t i = 0;
	uint8_t *ptr_temp_sram_data = (uint8_t *) ptr_sram_data;

	for (i = 0; i < sizeof(eeprom_data); i++)
     90c:	08 2f       	mov	r16, r24
     90e:	19 2f       	mov	r17, r25
     910:	c0 e0       	ldi	r28, 0x00	; 0
     912:	d0 e0       	ldi	r29, 0x00	; 0
	{
		eeprom_write_byte((uint8_t *) i, *(ptr_temp_sram_data + i));
     914:	f8 01       	movw	r30, r16
     916:	61 91       	ld	r22, Z+
     918:	8f 01       	movw	r16, r30
     91a:	ce 01       	movw	r24, r28
     91c:	0e 94 71 1d 	call	0x3ae2	; 0x3ae2 <__eewr_byte_m324p>
void eeprom_save_config(eeprom_data* ptr_sram_data)
{
	uint16_t i = 0;
	uint8_t *ptr_temp_sram_data = (uint8_t *) ptr_sram_data;

	for (i = 0; i < sizeof(eeprom_data); i++)
     920:	21 96       	adiw	r28, 0x01	; 1
     922:	c7 36       	cpi	r28, 0x67	; 103
     924:	d1 05       	cpc	r29, r1
     926:	b1 f7       	brne	.-20     	; 0x914 <eeprom_save_config+0x10>
	{
		eeprom_write_byte((uint8_t *) i, *(ptr_temp_sram_data + i));
	}
     928:	df 91       	pop	r29
     92a:	cf 91       	pop	r28
     92c:	1f 91       	pop	r17
     92e:	0f 91       	pop	r16
     930:	08 95       	ret

00000932 <trx_interface_init>:
 *
 * This function initializes the transceiver interface.
 */
void trx_interface_init(void)
{
    TRX_INIT();
     932:	80 e5       	ldi	r24, 0x50	; 80
     934:	8c bd       	out	0x2c, r24	; 44
     936:	81 e0       	ldi	r24, 0x01	; 1
     938:	8d bd       	out	0x2d, r24	; 45
     93a:	8c b5       	in	r24, 0x2c	; 44
     93c:	8c 7f       	andi	r24, 0xFC	; 252
     93e:	8c bd       	out	0x2c, r24	; 44
     940:	47 9a       	sbi	0x08, 7	; 8
}
     942:	08 95       	ret

00000944 <pal_trx_reg_write>:
 * @param data Data to be written to trx register
 *
 */
void pal_trx_reg_write(uint8_t addr, uint8_t data)
{
    cli();
     944:	f8 94       	cli
    ENTER_TRX_REGION();
     946:	9d b3       	in	r25, 0x1d	; 29
     948:	e8 98       	cbi	0x1d, 0	; 29
        /* wait until SPI gets available */
    }
#endif

    /* Prepare the command byte */
    addr |= WRITE_ACCESS_COMMAND;
     94a:	80 6c       	ori	r24, 0xC0	; 192

    /* Start SPI transaction by pulling SEL low */
    SS_LOW();
     94c:	47 98       	cbi	0x08, 7	; 8

    /* Send the Read command byte */
    SPDR0 = addr;
     94e:	8e bd       	out	0x2e, r24	; 46
    SPI_WAIT();
     950:	0d b4       	in	r0, 0x2d	; 45
     952:	07 fe       	sbrs	r0, 7
     954:	fd cf       	rjmp	.-6      	; 0x950 <pal_trx_reg_write+0xc>

    /* Write the byte in the transceiver data register */
    SPDR0 = data;
     956:	6e bd       	out	0x2e, r22	; 46
    SPI_WAIT();
     958:	0d b4       	in	r0, 0x2d	; 45
     95a:	07 fe       	sbrs	r0, 7
     95c:	fd cf       	rjmp	.-6      	; 0x958 <pal_trx_reg_write+0x14>

    /* Stop the SPI transaction by setting SEL high */
    SS_HIGH();
     95e:	47 9a       	sbi	0x08, 7	; 8

    LEAVE_TRX_REGION();
     960:	9d bb       	out	0x1d, r25	; 29
    sei();
     962:	78 94       	sei
}
     964:	08 95       	ret

00000966 <pal_trx_reg_read>:
 */
uint8_t pal_trx_reg_read(uint8_t addr)
{
    uint8_t register_value;

    cli();
     966:	f8 94       	cli

    ENTER_TRX_REGION();
     968:	9d b3       	in	r25, 0x1d	; 29
     96a:	e8 98       	cbi	0x1d, 0	; 29
        /* wait until SPI gets available */
    }
#endif

    /* Prepare the command byte */
    addr |= READ_ACCESS_COMMAND;
     96c:	80 68       	ori	r24, 0x80	; 128

    /* Start SPI transaction by pulling SEL low */
    SS_LOW();
     96e:	47 98       	cbi	0x08, 7	; 8

    /* Send the Read command byte */
    SPDR0 = addr;
     970:	8e bd       	out	0x2e, r24	; 46
    SPI_WAIT();
     972:	0d b4       	in	r0, 0x2d	; 45
     974:	07 fe       	sbrs	r0, 7
     976:	fd cf       	rjmp	.-6      	; 0x972 <pal_trx_reg_read+0xc>

    /* Do dummy read for initiating SPI read */
    SPDR0 = SPI_DUMMY_VALUE;
     978:	1e bc       	out	0x2e, r1	; 46
    SPI_WAIT();
     97a:	0d b4       	in	r0, 0x2d	; 45
     97c:	07 fe       	sbrs	r0, 7
     97e:	fd cf       	rjmp	.-6      	; 0x97a <pal_trx_reg_read+0x14>

    /* Read the byte received */
    register_value = SPDR0;
     980:	8e b5       	in	r24, 0x2e	; 46

    /* Stop the SPI transaction by setting SEL high */
    SS_HIGH();
     982:	47 9a       	sbi	0x08, 7	; 8

    LEAVE_TRX_REGION();
     984:	9d bb       	out	0x1d, r25	; 29

    sei();
     986:	78 94       	sei
    return register_value;
}
     988:	08 95       	ret

0000098a <pal_trx_frame_read>:
 * buffer.
 */
void pal_trx_frame_read(uint8_t *data, uint8_t length)
{
    /* Assumption: This function is called within ISR. */
    cli();
     98a:	f8 94       	cli

    /* Start SPI transaction by pulling SEL low */
    SS_LOW();
     98c:	47 98       	cbi	0x08, 7	; 8

    /* Send the command byte */
    SPDR0 = TRX_CMD_FR;
     98e:	20 e2       	ldi	r18, 0x20	; 32
     990:	2e bd       	out	0x2e, r18	; 46
    SPI_WAIT();
     992:	0d b4       	in	r0, 0x2d	; 45
     994:	07 fe       	sbrs	r0, 7
     996:	fd cf       	rjmp	.-6      	; 0x992 <pal_trx_frame_read+0x8>
    SPDR0 = SPI_DUMMY_VALUE;
     998:	1e bc       	out	0x2e, r1	; 46

    if (length != 1)
     99a:	61 30       	cpi	r22, 0x01	; 1
     99c:	89 f0       	breq	.+34     	; 0x9c0 <pal_trx_frame_read+0x36>
     99e:	26 2f       	mov	r18, r22
     9a0:	fc 01       	movw	r30, r24
    {
        do
        {
            uint8_t temp;

            SPI_WAIT();
     9a2:	0d b4       	in	r0, 0x2d	; 45
     9a4:	07 fe       	sbrs	r0, 7
     9a6:	fd cf       	rjmp	.-6      	; 0x9a2 <pal_trx_frame_read+0x18>
            /* Upload the received byte in the user provided location */
            temp = SPDR0;
     9a8:	3e b5       	in	r19, 0x2e	; 46
            SPDR0 = SPI_DUMMY_VALUE; /* Do dummy write for initiating SPI read */
     9aa:	1e bc       	out	0x2e, r1	; 46
            *data = temp;
     9ac:	31 93       	st	Z+, r19
            data++;
            length--;
     9ae:	21 50       	subi	r18, 0x01	; 1
        } while (length > 1);
     9b0:	22 30       	cpi	r18, 0x02	; 2
     9b2:	b8 f7       	brcc	.-18     	; 0x9a2 <pal_trx_frame_read+0x18>
 *
 * @param[out] data Pointer to the location to store frame
 * @param[in] length Number of bytes to be read from the frame
 * buffer.
 */
void pal_trx_frame_read(uint8_t *data, uint8_t length)
     9b4:	62 50       	subi	r22, 0x02	; 2
     9b6:	70 e0       	ldi	r23, 0x00	; 0
     9b8:	6f 5f       	subi	r22, 0xFF	; 255
     9ba:	7f 4f       	sbci	r23, 0xFF	; 255
            temp = SPDR0;
            SPDR0 = SPI_DUMMY_VALUE; /* Do dummy write for initiating SPI read */
            *data = temp;
            data++;
            length--;
        } while (length > 1);
     9bc:	86 0f       	add	r24, r22
     9be:	97 1f       	adc	r25, r23
    }

    SPI_WAIT(); /* Wait until last bytes is transmitted. */
     9c0:	0d b4       	in	r0, 0x2d	; 45
     9c2:	07 fe       	sbrs	r0, 7
     9c4:	fd cf       	rjmp	.-6      	; 0x9c0 <pal_trx_frame_read+0x36>
    *data = SPDR0;
     9c6:	2e b5       	in	r18, 0x2e	; 46
     9c8:	fc 01       	movw	r30, r24
     9ca:	20 83       	st	Z, r18

    /* Stop the SPI transaction by setting SEL high */
    SS_HIGH();
     9cc:	47 9a       	sbi	0x08, 7	; 8
    sei();
     9ce:	78 94       	sei
}
     9d0:	08 95       	ret

000009d2 <pal_trx_frame_write>:
 *
 * @param[in] data Pointer to data to be written into frame buffer
 * @param[in] length Number of bytes to be written into frame buffer
 */
void pal_trx_frame_write(uint8_t *data, uint8_t length)
{
     9d2:	fc 01       	movw	r30, r24
#ifndef NON_BLOCKING_SPI
    cli();
     9d4:	f8 94       	cli
    /* Assumption: The TAL has already disabled the trx interrupt. */

    /* Start SPI transaction by pulling SEL low */
    SS_LOW();
     9d6:	47 98       	cbi	0x08, 7	; 8

    /* Start SPI transfer by sending the command byte */
    SPDR0 = TRX_CMD_FW;
     9d8:	80 e6       	ldi	r24, 0x60	; 96
     9da:	8e bd       	out	0x2e, r24	; 46

    SPI_WAIT();
     9dc:	0d b4       	in	r0, 0x2d	; 45
     9de:	07 fe       	sbrs	r0, 7
     9e0:	fd cf       	rjmp	.-6      	; 0x9dc <pal_trx_frame_write+0xa>

    do
    {
        uint8_t temp = *data;
     9e2:	81 91       	ld	r24, Z+
        data++;
        length--;
     9e4:	61 50       	subi	r22, 0x01	; 1
        SPI_WAIT();
     9e6:	0d b4       	in	r0, 0x2d	; 45
     9e8:	07 fe       	sbrs	r0, 7
     9ea:	fd cf       	rjmp	.-6      	; 0x9e6 <pal_trx_frame_write+0x14>
        SPDR0 = temp;
     9ec:	8e bd       	out	0x2e, r24	; 46
    } while (length > 0);
     9ee:	66 23       	and	r22, r22
     9f0:	c1 f7       	brne	.-16     	; 0x9e2 <pal_trx_frame_write+0x10>

    SPI_WAIT(); /* Wait until last bytes is transmitted. */
     9f2:	0d b4       	in	r0, 0x2d	; 45
     9f4:	07 fe       	sbrs	r0, 7
     9f6:	fd cf       	rjmp	.-6      	; 0x9f2 <pal_trx_frame_write+0x20>

    /* Stop the SPI transaction by setting SEL high */
    SS_HIGH();
     9f8:	47 9a       	sbi	0x08, 7	; 8
    sei();
     9fa:	78 94       	sei
    SS_LOW();

    /* Start SPI transfer by sending the command byte */
    SPDR0 = TRX_CMD_FW;
#endif
}
     9fc:	08 95       	ret

000009fe <pal_trx_bit_read>:
 */
uint8_t pal_trx_reg_read(uint8_t addr)
{
    uint8_t register_value;

    cli();
     9fe:	f8 94       	cli

    ENTER_TRX_REGION();
     a00:	9d b3       	in	r25, 0x1d	; 29
     a02:	e8 98       	cbi	0x1d, 0	; 29
        /* wait until SPI gets available */
    }
#endif

    /* Prepare the command byte */
    addr |= READ_ACCESS_COMMAND;
     a04:	80 68       	ori	r24, 0x80	; 128

    /* Start SPI transaction by pulling SEL low */
    SS_LOW();
     a06:	47 98       	cbi	0x08, 7	; 8

    /* Send the Read command byte */
    SPDR0 = addr;
     a08:	8e bd       	out	0x2e, r24	; 46
    SPI_WAIT();
     a0a:	0d b4       	in	r0, 0x2d	; 45
     a0c:	07 fe       	sbrs	r0, 7
     a0e:	fd cf       	rjmp	.-6      	; 0xa0a <pal_trx_bit_read+0xc>

    /* Do dummy read for initiating SPI read */
    SPDR0 = SPI_DUMMY_VALUE;
     a10:	1e bc       	out	0x2e, r1	; 46
    SPI_WAIT();
     a12:	0d b4       	in	r0, 0x2d	; 45
     a14:	07 fe       	sbrs	r0, 7
     a16:	fd cf       	rjmp	.-6      	; 0xa12 <pal_trx_bit_read+0x14>

    /* Read the byte received */
    register_value = SPDR0;
     a18:	8e b5       	in	r24, 0x2e	; 46

    /* Stop the SPI transaction by setting SEL high */
    SS_HIGH();
     a1a:	47 9a       	sbi	0x08, 7	; 8

    LEAVE_TRX_REGION();
     a1c:	9d bb       	out	0x1d, r25	; 29

    sei();
     a1e:	78 94       	sei
uint8_t pal_trx_bit_read(uint8_t addr, uint8_t mask, uint8_t pos)
{
    uint8_t ret;

    ret = pal_trx_reg_read(addr);
    ret &= mask;
     a20:	86 23       	and	r24, r22
    ret >>= pos;
     a22:	90 e0       	ldi	r25, 0x00	; 0
     a24:	02 c0       	rjmp	.+4      	; 0xa2a <pal_trx_bit_read+0x2c>
     a26:	95 95       	asr	r25
     a28:	87 95       	ror	r24
     a2a:	4a 95       	dec	r20
     a2c:	e2 f7       	brpl	.-8      	; 0xa26 <pal_trx_bit_read+0x28>

    return ret;
}
     a2e:	08 95       	ret

00000a30 <pal_trx_bit_write>:
 */
uint8_t pal_trx_reg_read(uint8_t addr)
{
    uint8_t register_value;

    cli();
     a30:	f8 94       	cli

    ENTER_TRX_REGION();
     a32:	9d b3       	in	r25, 0x1d	; 29
     a34:	e8 98       	cbi	0x1d, 0	; 29
        /* wait until SPI gets available */
    }
#endif

    /* Prepare the command byte */
    addr |= READ_ACCESS_COMMAND;
     a36:	38 2f       	mov	r19, r24
     a38:	30 68       	ori	r19, 0x80	; 128

    /* Start SPI transaction by pulling SEL low */
    SS_LOW();
     a3a:	47 98       	cbi	0x08, 7	; 8

    /* Send the Read command byte */
    SPDR0 = addr;
     a3c:	3e bd       	out	0x2e, r19	; 46
    SPI_WAIT();
     a3e:	0d b4       	in	r0, 0x2d	; 45
     a40:	07 fe       	sbrs	r0, 7
     a42:	fd cf       	rjmp	.-6      	; 0xa3e <pal_trx_bit_write+0xe>

    /* Do dummy read for initiating SPI read */
    SPDR0 = SPI_DUMMY_VALUE;
     a44:	1e bc       	out	0x2e, r1	; 46
    SPI_WAIT();
     a46:	0d b4       	in	r0, 0x2d	; 45
     a48:	07 fe       	sbrs	r0, 7
     a4a:	fd cf       	rjmp	.-6      	; 0xa46 <pal_trx_bit_write+0x16>

    /* Read the byte received */
    register_value = SPDR0;
     a4c:	3e b5       	in	r19, 0x2e	; 46

    /* Stop the SPI transaction by setting SEL high */
    SS_HIGH();
     a4e:	47 9a       	sbi	0x08, 7	; 8

    LEAVE_TRX_REGION();
     a50:	9d bb       	out	0x1d, r25	; 29

    sei();
     a52:	78 94       	sei
void pal_trx_bit_write(uint8_t reg_addr, uint8_t mask, uint8_t pos, uint8_t new_value)
{
    uint8_t current_reg_value;

    current_reg_value = pal_trx_reg_read(reg_addr);
    current_reg_value &= ~mask;
     a54:	96 2f       	mov	r25, r22
     a56:	90 95       	com	r25
     a58:	93 23       	and	r25, r19
    new_value <<= pos;
     a5a:	30 e0       	ldi	r19, 0x00	; 0
     a5c:	02 c0       	rjmp	.+4      	; 0xa62 <pal_trx_bit_write+0x32>
     a5e:	22 0f       	add	r18, r18
     a60:	33 1f       	adc	r19, r19
     a62:	4a 95       	dec	r20
     a64:	e2 f7       	brpl	.-8      	; 0xa5e <pal_trx_bit_write+0x2e>
    new_value &= mask;
     a66:	26 23       	and	r18, r22
    new_value |= current_reg_value;
     a68:	29 2b       	or	r18, r25
 * @param data Data to be written to trx register
 *
 */
void pal_trx_reg_write(uint8_t addr, uint8_t data)
{
    cli();
     a6a:	f8 94       	cli
    ENTER_TRX_REGION();
     a6c:	9d b3       	in	r25, 0x1d	; 29
     a6e:	e8 98       	cbi	0x1d, 0	; 29
        /* wait until SPI gets available */
    }
#endif

    /* Prepare the command byte */
    addr |= WRITE_ACCESS_COMMAND;
     a70:	80 6c       	ori	r24, 0xC0	; 192

    /* Start SPI transaction by pulling SEL low */
    SS_LOW();
     a72:	47 98       	cbi	0x08, 7	; 8

    /* Send the Read command byte */
    SPDR0 = addr;
     a74:	8e bd       	out	0x2e, r24	; 46
    SPI_WAIT();
     a76:	0d b4       	in	r0, 0x2d	; 45
     a78:	07 fe       	sbrs	r0, 7
     a7a:	fd cf       	rjmp	.-6      	; 0xa76 <pal_trx_bit_write+0x46>

    /* Write the byte in the transceiver data register */
    SPDR0 = data;
     a7c:	2e bd       	out	0x2e, r18	; 46
    SPI_WAIT();
     a7e:	0d b4       	in	r0, 0x2d	; 45
     a80:	07 fe       	sbrs	r0, 7
     a82:	fd cf       	rjmp	.-6      	; 0xa7e <pal_trx_bit_write+0x4e>

    /* Stop the SPI transaction by setting SEL high */
    SS_HIGH();
     a84:	47 9a       	sbi	0x08, 7	; 8

    LEAVE_TRX_REGION();
     a86:	9d bb       	out	0x1d, r25	; 29
    sei();
     a88:	78 94       	sei
    new_value <<= pos;
    new_value &= mask;
    new_value |= current_reg_value;

    pal_trx_reg_write(reg_addr, new_value);
}
     a8a:	08 95       	ret

00000a8c <pal_trx_sram_write>:
 * @param addr Start address in the SRAM for the write operation
 * @param data Pointer to the data to be written into SRAM
 * @param length Number of bytes to be written into SRAM
 */
void pal_trx_sram_write(uint8_t addr, uint8_t *data, uint8_t length)
{
     a8c:	fb 01       	movw	r30, r22
    ENTER_TRX_REGION();
     a8e:	9d b3       	in	r25, 0x1d	; 29
     a90:	e8 98       	cbi	0x1d, 0	; 29
        /* wait until SPI gets available */
    }
#endif

    /* Start SPI transaction by pulling SEL low */
    SS_LOW();
     a92:	47 98       	cbi	0x08, 7	; 8

    /* Send the command byte */
    SPDR0 = TRX_CMD_SW;
     a94:	20 e4       	ldi	r18, 0x40	; 64
     a96:	2e bd       	out	0x2e, r18	; 46
    SPI_WAIT();
     a98:	0d b4       	in	r0, 0x2d	; 45
     a9a:	07 fe       	sbrs	r0, 7
     a9c:	fd cf       	rjmp	.-6      	; 0xa98 <pal_trx_sram_write+0xc>

    /* Send the address from which the write operation should start */
    SPDR0 = addr;
     a9e:	8e bd       	out	0x2e, r24	; 46
    SPI_WAIT();
     aa0:	0d b4       	in	r0, 0x2d	; 45
     aa2:	07 fe       	sbrs	r0, 7
     aa4:	fd cf       	rjmp	.-6      	; 0xaa0 <pal_trx_sram_write+0x14>

    do
    {
        uint8_t temp = *data;
     aa6:	81 91       	ld	r24, Z+
        data++;
        length--;
     aa8:	41 50       	subi	r20, 0x01	; 1
        SPI_WAIT();
     aaa:	0d b4       	in	r0, 0x2d	; 45
     aac:	07 fe       	sbrs	r0, 7
     aae:	fd cf       	rjmp	.-6      	; 0xaaa <pal_trx_sram_write+0x1e>
        SPDR0 = temp;
     ab0:	8e bd       	out	0x2e, r24	; 46
    } while (length > 0);
     ab2:	44 23       	and	r20, r20
     ab4:	c1 f7       	brne	.-16     	; 0xaa6 <pal_trx_sram_write+0x1a>

    SPI_WAIT(); /* Wait until last bytes is transmitted. */
     ab6:	0d b4       	in	r0, 0x2d	; 45
     ab8:	07 fe       	sbrs	r0, 7
     aba:	fd cf       	rjmp	.-6      	; 0xab6 <pal_trx_sram_write+0x2a>

    /* Stop the SPI transaction by setting SEL high */
    SS_HIGH();
     abc:	47 9a       	sbi	0x08, 7	; 8

    LEAVE_TRX_REGION();
     abe:	9d bb       	out	0x1d, r25	; 29
}
     ac0:	08 95       	ret

00000ac2 <pal_trx_sram_read>:
	...
 */
void pal_trx_sram_read(uint8_t addr, uint8_t *data, uint8_t length)
{
    PAL_WAIT_500_NS();

    ENTER_TRX_REGION();
     aca:	5d b3       	in	r21, 0x1d	; 29
     acc:	e8 98       	cbi	0x1d, 0	; 29
        /* wait until SPI gets available */
    }
#endif

    /* Start SPI transaction by pulling SEL low */
    SS_LOW();
     ace:	47 98       	cbi	0x08, 7	; 8

    /* Send the command byte */
    SPDR0 = TRX_CMD_SR;
     ad0:	1e bc       	out	0x2e, r1	; 46
    SPI_WAIT();
     ad2:	0d b4       	in	r0, 0x2d	; 45
     ad4:	07 fe       	sbrs	r0, 7
     ad6:	fd cf       	rjmp	.-6      	; 0xad2 <pal_trx_sram_read+0x10>

    /* Send the address from which the read operation should start */
    SPDR0 = addr;
     ad8:	8e bd       	out	0x2e, r24	; 46
    SPI_WAIT();
     ada:	0d b4       	in	r0, 0x2d	; 45
     adc:	07 fe       	sbrs	r0, 7
     ade:	fd cf       	rjmp	.-6      	; 0xada <pal_trx_sram_read+0x18>

    SPDR0 = SPI_DUMMY_VALUE;
     ae0:	1e bc       	out	0x2e, r1	; 46
    length--;

    while (length > 0)
     ae2:	41 30       	cpi	r20, 0x01	; 1
     ae4:	a9 f0       	breq	.+42     	; 0xb10 <pal_trx_sram_read+0x4e>
 *
 * @param[in] addr Start address in SRAM for read operation
 * @param[out] data Pointer to the location where data stored
 * @param[in] length Number of bytes to be read from SRAM
 */
void pal_trx_sram_read(uint8_t addr, uint8_t *data, uint8_t length)
     ae6:	42 50       	subi	r20, 0x02	; 2
     ae8:	24 2f       	mov	r18, r20
     aea:	30 e0       	ldi	r19, 0x00	; 0
     aec:	cb 01       	movw	r24, r22
     aee:	01 96       	adiw	r24, 0x01	; 1
     af0:	82 0f       	add	r24, r18
     af2:	93 1f       	adc	r25, r19
     af4:	fb 01       	movw	r30, r22

    while (length > 0)
    {
        uint8_t temp;

        SPI_WAIT();
     af6:	0d b4       	in	r0, 0x2d	; 45
     af8:	07 fe       	sbrs	r0, 7
     afa:	fd cf       	rjmp	.-6      	; 0xaf6 <pal_trx_sram_read+0x34>
        /* Upload the received byte in the user provided location */
        temp =  SPDR0;
     afc:	4e b5       	in	r20, 0x2e	; 46
        SPDR0 = SPI_DUMMY_VALUE; /* Do dummy write for initiating SPI read */
     afe:	1e bc       	out	0x2e, r1	; 46
        *data++ = temp;
     b00:	41 93       	st	Z+, r20
    SPI_WAIT();

    SPDR0 = SPI_DUMMY_VALUE;
    length--;

    while (length > 0)
     b02:	e8 17       	cp	r30, r24
     b04:	f9 07       	cpc	r31, r25
     b06:	b9 f7       	brne	.-18     	; 0xaf6 <pal_trx_sram_read+0x34>
 *
 * @param[in] addr Start address in SRAM for read operation
 * @param[out] data Pointer to the location where data stored
 * @param[in] length Number of bytes to be read from SRAM
 */
void pal_trx_sram_read(uint8_t addr, uint8_t *data, uint8_t length)
     b08:	2f 5f       	subi	r18, 0xFF	; 255
     b0a:	3f 4f       	sbci	r19, 0xFF	; 255
    SPI_WAIT();

    SPDR0 = SPI_DUMMY_VALUE;
    length--;

    while (length > 0)
     b0c:	62 0f       	add	r22, r18
     b0e:	73 1f       	adc	r23, r19
        SPDR0 = SPI_DUMMY_VALUE; /* Do dummy write for initiating SPI read */
        *data++ = temp;
        length--;
    }

    SPI_WAIT(); /* Wait until last bytes is transmitted. */
     b10:	0d b4       	in	r0, 0x2d	; 45
     b12:	07 fe       	sbrs	r0, 7
     b14:	fd cf       	rjmp	.-6      	; 0xb10 <pal_trx_sram_read+0x4e>
    *data++ = SPDR0; // read last data byte
     b16:	8e b5       	in	r24, 0x2e	; 46
     b18:	fb 01       	movw	r30, r22
     b1a:	80 83       	st	Z, r24

    SS_HIGH();
     b1c:	47 9a       	sbi	0x08, 7	; 8

    LEAVE_TRX_REGION();
     b1e:	5d bb       	out	0x1d, r21	; 29
}
     b20:	08 95       	ret

00000b22 <pal_trx_aes_wrrd>:
 * @param addr Start address in the SRAM for the write operation
 * @param idata Pointer to the data written/read into/from SRAM
 * @param length Number of bytes written/read into/from SRAM
 */
void pal_trx_aes_wrrd(uint8_t addr, uint8_t *idata, uint8_t length)
{
     b22:	cf 93       	push	r28
     b24:	df 93       	push	r29
	...
    uint8_t *odata;

    PAL_WAIT_500_NS();

    ENTER_TRX_REGION();
     b2e:	ad b3       	in	r26, 0x1d	; 29
     b30:	e8 98       	cbi	0x1d, 0	; 29
        /* wait until SPI gets available */
    }
#endif

    /* Start SPI transaction by pulling SEL low */
    SS_LOW();
     b32:	47 98       	cbi	0x08, 7	; 8

    /* Send the command byte */
    SPDR0 = TRX_CMD_SW;
     b34:	90 e4       	ldi	r25, 0x40	; 64
     b36:	9e bd       	out	0x2e, r25	; 46
    SPI_WAIT();
     b38:	0d b4       	in	r0, 0x2d	; 45
     b3a:	07 fe       	sbrs	r0, 7
     b3c:	fd cf       	rjmp	.-6      	; 0xb38 <pal_trx_aes_wrrd+0x16>

    /* write SRAM start address */
    SPDR0 = addr;
     b3e:	8e bd       	out	0x2e, r24	; 46
    SPI_WAIT();
     b40:	0d b4       	in	r0, 0x2d	; 45
     b42:	07 fe       	sbrs	r0, 7
     b44:	fd cf       	rjmp	.-6      	; 0xb40 <pal_trx_aes_wrrd+0x1e>

    /* now transfer data */
    odata = idata;

    /* write data byte 0 - the obtained value in SPDR0 is meaningless */
    SPDR0 = *idata++;
     b46:	fb 01       	movw	r30, r22
     b48:	81 91       	ld	r24, Z+
     b4a:	8e bd       	out	0x2e, r24	; 46
    SPI_WAIT();
     b4c:	0d b4       	in	r0, 0x2d	; 45
     b4e:	07 fe       	sbrs	r0, 7
     b50:	fd cf       	rjmp	.-6      	; 0xb4c <pal_trx_aes_wrrd+0x2a>

    /* process data bytes 1...length-1: write and read */

    uint8_t itemp;  // use variable to accelerate SPI transfer
    SPDR0 = *idata++;
     b52:	eb 01       	movw	r28, r22
     b54:	89 81       	ldd	r24, Y+1	; 0x01
     b56:	8e bd       	out	0x2e, r24	; 46
    length--;
    itemp = *idata;
     b58:	21 81       	ldd	r18, Z+1	; 0x01

    while (length > 0)
     b5a:	41 30       	cpi	r20, 0x01	; 1
     b5c:	11 f1       	breq	.+68     	; 0xba2 <pal_trx_aes_wrrd+0x80>
 *
 * @param addr Start address in the SRAM for the write operation
 * @param idata Pointer to the data written/read into/from SRAM
 * @param length Number of bytes written/read into/from SRAM
 */
void pal_trx_aes_wrrd(uint8_t addr, uint8_t *idata, uint8_t length)
     b5e:	42 50       	subi	r20, 0x02	; 2
     b60:	50 e0       	ldi	r21, 0x00	; 0
     b62:	cf 01       	movw	r24, r30
     b64:	84 0f       	add	r24, r20
     b66:	95 1f       	adc	r25, r21
    /* write SRAM start address */
    SPDR0 = addr;
    SPI_WAIT();

    /* now transfer data */
    odata = idata;
     b68:	fb 01       	movw	r30, r22
    length--;
    itemp = *idata;

    while (length > 0)
    {
        SPI_WAIT();
     b6a:	0d b4       	in	r0, 0x2d	; 45
     b6c:	07 fe       	sbrs	r0, 7
     b6e:	fd cf       	rjmp	.-6      	; 0xb6a <pal_trx_aes_wrrd+0x48>
        *odata = SPDR0;
     b70:	3e b5       	in	r19, 0x2e	; 46
     b72:	31 93       	st	Z+, r19
        SPDR0 = itemp;
     b74:	2e bd       	out	0x2e, r18	; 46
        odata++;
        length--;
        idata++;
        itemp = *idata;
     b76:	22 81       	ldd	r18, Z+2	; 0x02
    uint8_t itemp;  // use variable to accelerate SPI transfer
    SPDR0 = *idata++;
    length--;
    itemp = *idata;

    while (length > 0)
     b78:	e8 17       	cp	r30, r24
     b7a:	f9 07       	cpc	r31, r25
     b7c:	b1 f7       	brne	.-20     	; 0xb6a <pal_trx_aes_wrrd+0x48>
 *
 * @param addr Start address in the SRAM for the write operation
 * @param idata Pointer to the data written/read into/from SRAM
 * @param length Number of bytes written/read into/from SRAM
 */
void pal_trx_aes_wrrd(uint8_t addr, uint8_t *idata, uint8_t length)
     b7e:	fa 01       	movw	r30, r20
     b80:	31 96       	adiw	r30, 0x01	; 1
    uint8_t itemp;  // use variable to accelerate SPI transfer
    SPDR0 = *idata++;
    length--;
    itemp = *idata;

    while (length > 0)
     b82:	e6 0f       	add	r30, r22
     b84:	f7 1f       	adc	r31, r23
        length--;
        idata++;
        itemp = *idata;
    }

    SPI_WAIT();
     b86:	0d b4       	in	r0, 0x2d	; 45
     b88:	07 fe       	sbrs	r0, 7
     b8a:	fd cf       	rjmp	.-6      	; 0xb86 <pal_trx_aes_wrrd+0x64>

    /* to get the last data byte, write some dummy byte */
    SPDR0 = SPI_DUMMY_VALUE;
     b8c:	1e bc       	out	0x2e, r1	; 46
    SPI_WAIT();
     b8e:	0d b4       	in	r0, 0x2d	; 45
     b90:	07 fe       	sbrs	r0, 7
     b92:	fd cf       	rjmp	.-6      	; 0xb8e <pal_trx_aes_wrrd+0x6c>
    *odata = SPDR0;
     b94:	8e b5       	in	r24, 0x2e	; 46
     b96:	80 83       	st	Z, r24

    /* Stop the SPI transaction by setting SEL high */
    SS_HIGH();
     b98:	47 9a       	sbi	0x08, 7	; 8
    LEAVE_TRX_REGION();
     b9a:	ad bb       	out	0x1d, r26	; 29
}
     b9c:	df 91       	pop	r29
     b9e:	cf 91       	pop	r28
     ba0:	08 95       	ret
    /* write SRAM start address */
    SPDR0 = addr;
    SPI_WAIT();

    /* now transfer data */
    odata = idata;
     ba2:	fb 01       	movw	r30, r22
     ba4:	f0 cf       	rjmp	.-32     	; 0xb86 <pal_trx_aes_wrrd+0x64>

00000ba6 <pal_trx_irq_init>:
    /*
     * Set the handler function.
     * The handler is set before enabling the interrupt to prepare for spurious
     * interrupts, that can pop up the moment they are enabled
     */
    irq_handler[trx_irq_num] = (irq_handler_t)trx_irq_cb;
     ba6:	e8 2f       	mov	r30, r24
     ba8:	f0 e0       	ldi	r31, 0x00	; 0
     baa:	ee 0f       	add	r30, r30
     bac:	ff 1f       	adc	r31, r31
     bae:	e9 5f       	subi	r30, 0xF9	; 249
     bb0:	fe 4f       	sbci	r31, 0xFE	; 254
     bb2:	71 83       	std	Z+1, r23	; 0x01
     bb4:	60 83       	st	Z, r22

    if (trx_irq_num == TRX_MAIN_IRQ_HDLR_IDX)
     bb6:	88 23       	and	r24, r24
     bb8:	79 f0       	breq	.+30     	; 0xbd8 <pal_trx_irq_init+0x32>
        EICRA |= _BV(ISC00) | _BV(ISC01);
        /* clear pending interrupt */
        EIFR = _BV(INTF0);
    }
#ifndef ANTENNA_DIVERSITY
    else if (trx_irq_num == TRX_TSTAMP_IRQ_HDLR_IDX)
     bba:	81 30       	cpi	r24, 0x01	; 1
     bbc:	09 f0       	breq	.+2      	; 0xbc0 <pal_trx_irq_init+0x1a>
     bbe:	08 95       	ret
    {
        /* Init RX TIME STAMP interrupt */
        /* The input capture interrupt of timer is disabled */
        TIMSK1 &= ~(_BV(ICIE1));
     bc0:	80 91 6f 00 	lds	r24, 0x006F
     bc4:	8f 7d       	andi	r24, 0xDF	; 223
     bc6:	80 93 6f 00 	sts	0x006F, r24
        /* Rising edge on input capture pin used to trigger IRQ */
        TCCR1B |= (_BV(ICES1));
     bca:	80 91 81 00 	lds	r24, 0x0081
     bce:	80 64       	ori	r24, 0x40	; 64
     bd0:	80 93 81 00 	sts	0x0081, r24
        /* Input capture flag is cleared */
        TIFR1 |= (_BV(ICF1));
     bd4:	b5 9a       	sbi	0x16, 5	; 22
     bd6:	08 95       	ret

    if (trx_irq_num == TRX_MAIN_IRQ_HDLR_IDX)
    {
        /* Init Main TRX interrupt */
        /* Select rising edge */
        EICRA |= _BV(ISC00) | _BV(ISC01);
     bd8:	80 91 69 00 	lds	r24, 0x0069
     bdc:	83 60       	ori	r24, 0x03	; 3
     bde:	80 93 69 00 	sts	0x0069, r24
        /* clear pending interrupt */
        EIFR = _BV(INTF0);
     be2:	81 e0       	ldi	r24, 0x01	; 1
     be4:	8c bb       	out	0x1c, r24	; 28
     be6:	08 95       	ret

00000be8 <__vector_1>:

/**
 * @brief ISR for transceiver's main interrupt
 */
ISR(TRX_MAIN_ISR_VECTOR)
{
     be8:	1f 92       	push	r1
     bea:	0f 92       	push	r0
     bec:	0f b6       	in	r0, 0x3f	; 63
     bee:	0f 92       	push	r0
     bf0:	11 24       	eor	r1, r1
     bf2:	2f 93       	push	r18
     bf4:	3f 93       	push	r19
     bf6:	4f 93       	push	r20
     bf8:	5f 93       	push	r21
     bfa:	6f 93       	push	r22
     bfc:	7f 93       	push	r23
     bfe:	8f 93       	push	r24
     c00:	9f 93       	push	r25
     c02:	af 93       	push	r26
     c04:	bf 93       	push	r27
     c06:	ef 93       	push	r30
     c08:	ff 93       	push	r31
    irq_handler[TRX_MAIN_IRQ_HDLR_IDX]();
     c0a:	e0 91 07 01 	lds	r30, 0x0107
     c0e:	f0 91 08 01 	lds	r31, 0x0108
     c12:	09 95       	icall
}
     c14:	ff 91       	pop	r31
     c16:	ef 91       	pop	r30
     c18:	bf 91       	pop	r27
     c1a:	af 91       	pop	r26
     c1c:	9f 91       	pop	r25
     c1e:	8f 91       	pop	r24
     c20:	7f 91       	pop	r23
     c22:	6f 91       	pop	r22
     c24:	5f 91       	pop	r21
     c26:	4f 91       	pop	r20
     c28:	3f 91       	pop	r19
     c2a:	2f 91       	pop	r18
     c2c:	0f 90       	pop	r0
     c2e:	0f be       	out	0x3f, r0	; 63
     c30:	0f 90       	pop	r0
     c32:	1f 90       	pop	r1
     c34:	18 95       	reti

00000c36 <__vector_12>:
/**
 * @brief ISR for transceiver's RX TIME STAMP interrupt
 */
#ifndef ANTENNA_DIVERSITY
ISR(TRX_TSTAMP_ISR_VECTOR)
{
     c36:	1f 92       	push	r1
     c38:	0f 92       	push	r0
     c3a:	0f b6       	in	r0, 0x3f	; 63
     c3c:	0f 92       	push	r0
     c3e:	11 24       	eor	r1, r1
     c40:	2f 93       	push	r18
     c42:	3f 93       	push	r19
     c44:	4f 93       	push	r20
     c46:	5f 93       	push	r21
     c48:	6f 93       	push	r22
     c4a:	7f 93       	push	r23
     c4c:	8f 93       	push	r24
     c4e:	9f 93       	push	r25
     c50:	af 93       	push	r26
     c52:	bf 93       	push	r27
     c54:	ef 93       	push	r30
     c56:	ff 93       	push	r31
    irq_handler[TRX_TSTAMP_IRQ_HDLR_IDX]();
     c58:	e0 91 09 01 	lds	r30, 0x0109
     c5c:	f0 91 0a 01 	lds	r31, 0x010A
     c60:	09 95       	icall
}
     c62:	ff 91       	pop	r31
     c64:	ef 91       	pop	r30
     c66:	bf 91       	pop	r27
     c68:	af 91       	pop	r26
     c6a:	9f 91       	pop	r25
     c6c:	8f 91       	pop	r24
     c6e:	7f 91       	pop	r23
     c70:	6f 91       	pop	r22
     c72:	5f 91       	pop	r21
     c74:	4f 91       	pop	r20
     c76:	3f 91       	pop	r19
     c78:	2f 91       	pop	r18
     c7a:	0f 90       	pop	r0
     c7c:	0f be       	out	0x3f, r0	; 63
     c7e:	0f 90       	pop	r0
     c80:	1f 90       	pop	r1
     c82:	18 95       	reti

00000c84 <pm_config_protocol>:

#include "inc/pm_config_protocol.h"
#include "inc/Bootloader.h"

void pm_config_protocol(void)
{
     c84:	af 92       	push	r10
     c86:	bf 92       	push	r11
     c88:	cf 92       	push	r12
     c8a:	df 92       	push	r13
     c8c:	ef 92       	push	r14
     c8e:	ff 92       	push	r15
     c90:	0f 93       	push	r16
     c92:	1f 93       	push	r17
     c94:	df 93       	push	r29
     c96:	cf 93       	push	r28
     c98:	cd b7       	in	r28, 0x3d	; 61
     c9a:	de b7       	in	r29, 0x3e	; 62
     c9c:	29 97       	sbiw	r28, 0x09	; 9
     c9e:	0f b6       	in	r0, 0x3f	; 63
     ca0:	f8 94       	cli
     ca2:	de bf       	out	0x3e, r29	; 62
     ca4:	0f be       	out	0x3f, r0	; 63
     ca6:	cd bf       	out	0x3d, r28	; 61
	volatile uint16_t temp = 0;
     ca8:	1b 82       	std	Y+3, r1	; 0x03
     caa:	1a 82       	std	Y+2, r1	; 0x02
	volatile uint32_t config_timer = 0;
     cac:	1c 82       	std	Y+4, r1	; 0x04
     cae:	1d 82       	std	Y+5, r1	; 0x05
     cb0:	1e 82       	std	Y+6, r1	; 0x06
     cb2:	1f 82       	std	Y+7, r1	; 0x07
	tal_trx_status_t tal_trx_status = 0;
	volatile uint8_t cmd_end_flag = 0;
     cb4:	19 82       	std	Y+1, r1	; 0x01

	// Deactivate Timer-Interrupt 
	TIMSK1 = 0;
     cb6:	10 92 6f 00 	sts	0x006F, r1

	// Enable global Interrupts 
	sei();
     cba:	78 94       	sei

	// Send data request and wait for data 
	//at86rf231_req_data();

	// Wait for READ-welcome message 
	while (cmd_end_flag == 0)
     cbc:	89 81       	ldd	r24, Y+1	; 0x01
     cbe:	88 23       	and	r24, r24
     cc0:	09 f0       	breq	.+2      	; 0xcc4 <pm_config_protocol+0x40>
     cc2:	1f c2       	rjmp	.+1086   	; 0x1102 <pm_config_protocol+0x47e>
     cc4:	18 86       	std	Y+8, r1	; 0x08
					at86rf231_tx_frame.payload[2] = (uint8_t) temp; // channel register
				}
				else
				{
					// Write Payload in tx buffer
					at86rf231_tx_frame.payload[0] = 0xFF; // CMD: ERROR
     cc6:	ee 24       	eor	r14, r14
     cc8:	ea 94       	dec	r14
					at86rf231_tx_frame.payload[1] = 0x20; // CMD to ACK
     cca:	30 e2       	ldi	r19, 0x20	; 32
     ccc:	c3 2e       	mov	r12, r19
					// store channel into eeprom 
					eeprom_sram_data.channel = at86rf231_rx_frame.payload[1];
					eeprom_save_config(ptr_eeprom_sram_data);

					// Write Payload in tx buffer
					at86rf231_tx_frame.payload[0] = 0x0B; // CMD: ACK_REQ
     cce:	2b e0       	ldi	r18, 0x0B	; 11
     cd0:	f2 2e       	mov	r15, r18
									+ temp);
				}

				// Write Payload in tx buffer
				at86rf231_tx_frame.payload[0] = 0x0B; // CMD: ACK_REQ
				at86rf231_tx_frame.payload[1] = 0x33; // CMD to ACK
     cd2:	93 e3       	ldi	r25, 0x33	; 51
     cd4:	d9 2e       	mov	r13, r25
						use_acceleration_sensor_flag = 0;
					}
					else
					{
						use_acceleration_sensor_flag = 1;
						ACSR = 0x12;
     cd6:	82 e1       	ldi	r24, 0x12	; 18
     cd8:	b8 2e       	mov	r11, r24
     cda:	2e c0       	rjmp	.+92     	; 0xd38 <pm_config_protocol+0xb4>
				break;
			}
		}

		// No ACK received?, start streaming 
		if (pal_trx_bit_read(SR_TRAC_STATUS) == TRAC_NO_ACK)
     cdc:	82 e0       	ldi	r24, 0x02	; 2
     cde:	60 ee       	ldi	r22, 0xE0	; 224
     ce0:	45 e0       	ldi	r20, 0x05	; 5
     ce2:	0e 94 ff 04 	call	0x9fe	; 0x9fe <pal_trx_bit_read>
     ce6:	85 30       	cpi	r24, 0x05	; 5
     ce8:	09 f4       	brne	.+2      	; 0xcec <pm_config_protocol+0x68>
     cea:	61 c0       	rjmp	.+194    	; 0xdae <pm_config_protocol+0x12a>
		{
			cmd_end_flag = 1;
		}

		// No command received for more than 5s?, start streaming 
		if (config_timer >= 500000)
     cec:	8c 81       	ldd	r24, Y+4	; 0x04
     cee:	9d 81       	ldd	r25, Y+5	; 0x05
     cf0:	ae 81       	ldd	r26, Y+6	; 0x06
     cf2:	bf 81       	ldd	r27, Y+7	; 0x07
     cf4:	80 32       	cpi	r24, 0x20	; 32
     cf6:	31 ea       	ldi	r19, 0xA1	; 161
     cf8:	93 07       	cpc	r25, r19
     cfa:	37 e0       	ldi	r19, 0x07	; 7
     cfc:	a3 07       	cpc	r26, r19
     cfe:	30 e0       	ldi	r19, 0x00	; 0
     d00:	b3 07       	cpc	r27, r19
     d02:	30 f0       	brcs	.+12     	; 0xd10 <pm_config_protocol+0x8c>
		{
			config_timer = 0;
     d04:	1c 82       	std	Y+4, r1	; 0x04
     d06:	1d 82       	std	Y+5, r1	; 0x05
     d08:	1e 82       	std	Y+6, r1	; 0x06
     d0a:	1f 82       	std	Y+7, r1	; 0x07
			cmd_end_flag = 1;
     d0c:	81 e0       	ldi	r24, 0x01	; 1
     d0e:	89 83       	std	Y+1, r24	; 0x01
		}

		config_timer++;
     d10:	8c 81       	ldd	r24, Y+4	; 0x04
     d12:	9d 81       	ldd	r25, Y+5	; 0x05
     d14:	ae 81       	ldd	r26, Y+6	; 0x06
     d16:	bf 81       	ldd	r27, Y+7	; 0x07
     d18:	01 96       	adiw	r24, 0x01	; 1
     d1a:	a1 1d       	adc	r26, r1
     d1c:	b1 1d       	adc	r27, r1
     d1e:	8c 83       	std	Y+4, r24	; 0x04
     d20:	9d 83       	std	Y+5, r25	; 0x05
     d22:	ae 83       	std	Y+6, r26	; 0x06
     d24:	bf 83       	std	Y+7, r27	; 0x07
     d26:	8a e1       	ldi	r24, 0x1A	; 26
     d28:	8a 95       	dec	r24
     d2a:	f1 f7       	brne	.-4      	; 0xd28 <pm_config_protocol+0xa4>
     d2c:	00 c0       	rjmp	.+0      	; 0xd2e <pm_config_protocol+0xaa>
		_delay_us(10);
		wdt_reset();
     d2e:	a8 95       	wdr

	// Send data request and wait for data 
	//at86rf231_req_data();

	// Wait for READ-welcome message 
	while (cmd_end_flag == 0)
     d30:	89 81       	ldd	r24, Y+1	; 0x01
     d32:	88 23       	and	r24, r24
     d34:	09 f0       	breq	.+2      	; 0xd38 <pm_config_protocol+0xb4>
     d36:	4c c0       	rjmp	.+152    	; 0xdd0 <pm_config_protocol+0x14c>
	{
		// Did we receive a config frame? 
		if ((at86rf231_rx_frame.frame_control_field & 7)== FCF_FRAMETYPE_MAC_CMD)
     d38:	80 91 ff 01 	lds	r24, 0x01FF
     d3c:	90 91 00 02 	lds	r25, 0x0200
     d40:	87 70       	andi	r24, 0x07	; 7
     d42:	90 70       	andi	r25, 0x00	; 0
     d44:	83 30       	cpi	r24, 0x03	; 3
     d46:	91 05       	cpc	r25, r1
     d48:	49 f6       	brne	.-110    	; 0xcdc <pm_config_protocol+0x58>
		{
			// command received, reset timeout 
			config_timer = 0;
     d4a:	1c 82       	std	Y+4, r1	; 0x04
     d4c:	1d 82       	std	Y+5, r1	; 0x05
     d4e:	1e 82       	std	Y+6, r1	; 0x06
     d50:	1f 82       	std	Y+7, r1	; 0x07

			// reset fcf 
			at86rf231_rx_frame.frame_control_field = 0x00;
     d52:	10 92 00 02 	sts	0x0200, r1
     d56:	10 92 ff 01 	sts	0x01FF, r1

			// Which command was received? 
			switch (at86rf231_rx_frame.payload[0])
     d5a:	40 91 0a 02 	lds	r20, 0x020A
     d5e:	40 32       	cpi	r20, 0x20	; 32
     d60:	09 f4       	brne	.+2      	; 0xd64 <pm_config_protocol+0xe0>
     d62:	7d c1       	rjmp	.+762    	; 0x105e <pm_config_protocol+0x3da>
     d64:	41 32       	cpi	r20, 0x21	; 33
     d66:	30 f5       	brcc	.+76     	; 0xdb4 <pm_config_protocol+0x130>
     d68:	40 31       	cpi	r20, 0x10	; 16
     d6a:	09 f4       	brne	.+2      	; 0xd6e <pm_config_protocol+0xea>
     d6c:	de c0       	rjmp	.+444    	; 0xf2a <pm_config_protocol+0x2a6>
     d6e:	41 31       	cpi	r20, 0x11	; 17
     d70:	08 f4       	brcc	.+2      	; 0xd74 <pm_config_protocol+0xf0>
     d72:	78 c0       	rjmp	.+240    	; 0xe64 <pm_config_protocol+0x1e0>
     d74:	45 31       	cpi	r20, 0x15	; 21
     d76:	09 f4       	brne	.+2      	; 0xd7a <pm_config_protocol+0xf6>
     d78:	b9 c0       	rjmp	.+370    	; 0xeec <pm_config_protocol+0x268>
     d7a:	46 31       	cpi	r20, 0x16	; 22
     d7c:	09 f0       	breq	.+2      	; 0xd80 <pm_config_protocol+0xfc>
     d7e:	75 c0       	rjmp	.+234    	; 0xe6a <pm_config_protocol+0x1e6>

			// --- CMD: SET_TIMEOUT ---
			case 0x16:

				// timeout
				temp = (at86rf231_rx_frame.payload[1] << 8)
     d80:	90 91 0b 02 	lds	r25, 0x020B
						+ at86rf231_rx_frame.payload[2];
     d84:	80 91 0c 02 	lds	r24, 0x020C

			// --- CMD: SET_TIMEOUT ---
			case 0x16:

				// timeout
				temp = (at86rf231_rx_frame.payload[1] << 8)
     d88:	19 2f       	mov	r17, r25
     d8a:	00 e0       	ldi	r16, 0x00	; 0
						+ at86rf231_rx_frame.payload[2];
     d8c:	98 01       	movw	r18, r16
     d8e:	28 0f       	add	r18, r24
     d90:	31 1d       	adc	r19, r1

			// --- CMD: SET_TIMEOUT ---
			case 0x16:

				// timeout
				temp = (at86rf231_rx_frame.payload[1] << 8)
     d92:	3b 83       	std	Y+3, r19	; 0x03
     d94:	2a 83       	std	Y+2, r18	; 0x02
						+ at86rf231_rx_frame.payload[2];

				if (temp <= 300)
     d96:	8a 81       	ldd	r24, Y+2	; 0x02
     d98:	9b 81       	ldd	r25, Y+3	; 0x03
     d9a:	31 e0       	ldi	r19, 0x01	; 1
     d9c:	8d 32       	cpi	r24, 0x2D	; 45
     d9e:	93 07       	cpc	r25, r19
     da0:	08 f4       	brcc	.+2      	; 0xda4 <pm_config_protocol+0x120>
     da2:	8a c1       	rjmp	.+788    	; 0x10b8 <pm_config_protocol+0x434>
					timeout_timer = 0;
				}
				else
				{
					// Write Payload in tx buffer
					at86rf231_tx_frame.payload[0] = 0xFF; // CMD: ERROR_MSG
     da4:	e0 92 8c 01 	sts	0x018C, r14
					at86rf231_tx_frame.payload[1] = 0x16; // CMD to ACK
     da8:	40 93 8d 01 	sts	0x018D, r20
     dac:	56 c0       	rjmp	.+172    	; 0xe5a <pm_config_protocol+0x1d6>
		}

		// No ACK received?, start streaming 
		if (pal_trx_bit_read(SR_TRAC_STATUS) == TRAC_NO_ACK)
		{
			cmd_end_flag = 1;
     dae:	81 e0       	ldi	r24, 0x01	; 1
     db0:	89 83       	std	Y+1, r24	; 0x01
     db2:	9c cf       	rjmp	.-200    	; 0xcec <pm_config_protocol+0x68>

			// reset fcf 
			at86rf231_rx_frame.frame_control_field = 0x00;

			// Which command was received? 
			switch (at86rf231_rx_frame.payload[0])
     db4:	42 33       	cpi	r20, 0x32	; 50
     db6:	09 f4       	brne	.+2      	; 0xdba <pm_config_protocol+0x136>
     db8:	bf c0       	rjmp	.+382    	; 0xf38 <pm_config_protocol+0x2b4>
     dba:	43 33       	cpi	r20, 0x33	; 51
     dbc:	80 f1       	brcs	.+96     	; 0xe1e <pm_config_protocol+0x19a>
     dbe:	43 33       	cpi	r20, 0x33	; 51
     dc0:	09 f4       	brne	.+2      	; 0xdc4 <pm_config_protocol+0x140>
     dc2:	70 c0       	rjmp	.+224    	; 0xea4 <pm_config_protocol+0x220>
     dc4:	40 34       	cpi	r20, 0x40	; 64
     dc6:	09 f0       	breq	.+2      	; 0xdca <pm_config_protocol+0x146>
     dc8:	50 c0       	rjmp	.+160    	; 0xe6a <pm_config_protocol+0x1e6>
			
			// ---CMD: FIRMWARE_UPDATE ---
			case 0x40:

				// Jump to Bootloader 	
				bootloader();
     dca:	0e 94 d7 3c 	call	0x79ae	; 0x79ae <bootloader>
				
			break;
     dce:	86 cf       	rjmp	.-244    	; 0xcdc <pm_config_protocol+0x58>
		_delay_us(10);
		wdt_reset();
	}

	// Reset CMD 
	at86rf231_rx_frame.payload[0] = 0x00;
     dd0:	10 92 0a 02 	sts	0x020A, r1

	cmd_end_flag = 0;
     dd4:	19 82       	std	Y+1, r1	; 0x01

	// Enable Timer 
	TIMSK1 = 1 << OCIE1A; // Timer1 Output Compare A Match
     dd6:	82 e0       	ldi	r24, 0x02	; 2
     dd8:	80 93 6f 00 	sts	0x006F, r24
	TIFR1 = 0x02;
     ddc:	86 bb       	out	0x16, r24	; 22

	// Set mode = TRX_OFF 
	pal_trx_reg_write(RG_TRX_STATE, CMD_TRX_OFF);
     dde:	68 e0       	ldi	r22, 0x08	; 8
     de0:	0e 94 a2 04 	call	0x944	; 0x944 <pal_trx_reg_write>

	// verify that state = TRX_OFF 
	while (tal_trx_status != TRX_OFF)
     de4:	28 85       	ldd	r18, Y+8	; 0x08
     de6:	28 30       	cpi	r18, 0x08	; 8
     de8:	39 f0       	breq	.+14     	; 0xdf8 <pm_config_protocol+0x174>
	{
		tal_trx_status = (tal_trx_status_t) pal_trx_bit_read(SR_TRX_STATUS);
     dea:	81 e0       	ldi	r24, 0x01	; 1
     dec:	6f e1       	ldi	r22, 0x1F	; 31
     dee:	40 e0       	ldi	r20, 0x00	; 0
     df0:	0e 94 ff 04 	call	0x9fe	; 0x9fe <pal_trx_bit_read>

	// Set mode = TRX_OFF 
	pal_trx_reg_write(RG_TRX_STATE, CMD_TRX_OFF);

	// verify that state = TRX_OFF 
	while (tal_trx_status != TRX_OFF)
     df4:	88 30       	cpi	r24, 0x08	; 8
     df6:	c9 f7       	brne	.-14     	; 0xdea <pm_config_protocol+0x166>
	{
		tal_trx_status = (tal_trx_status_t) pal_trx_bit_read(SR_TRX_STATUS);
	}

	// Set RF231 State = PLL_ON, ready to tx 
	at86rf231_switch_pll_on();
     df8:	0e 94 5f 00 	call	0xbe	; 0xbe <at86rf231_switch_pll_on>
     dfc:	29 96       	adiw	r28, 0x09	; 9
     dfe:	0f b6       	in	r0, 0x3f	; 63
     e00:	f8 94       	cli
     e02:	de bf       	out	0x3e, r29	; 62
     e04:	0f be       	out	0x3f, r0	; 63
     e06:	cd bf       	out	0x3d, r28	; 61
     e08:	cf 91       	pop	r28
     e0a:	df 91       	pop	r29
     e0c:	1f 91       	pop	r17
     e0e:	0f 91       	pop	r16
     e10:	ff 90       	pop	r15
     e12:	ef 90       	pop	r14
     e14:	df 90       	pop	r13
     e16:	cf 90       	pop	r12
     e18:	bf 90       	pop	r11
     e1a:	af 90       	pop	r10
     e1c:	08 95       	ret

			// reset fcf 
			at86rf231_rx_frame.frame_control_field = 0x00;

			// Which command was received? 
			switch (at86rf231_rx_frame.payload[0])
     e1e:	40 33       	cpi	r20, 0x30	; 48
     e20:	71 f1       	breq	.+92     	; 0xe7e <pm_config_protocol+0x1fa>
     e22:	41 33       	cpi	r20, 0x31	; 49
     e24:	11 f5       	brne	.+68     	; 0xe6a <pm_config_protocol+0x1e6>
				break;

			// --- CMD: OFFSET ---
			case 0x31:
				
				LED_ON;		// LED on
     e26:	5c 98       	cbi	0x0b, 4	; 11
				
				SX8723c_auto_offset(device_1);	// offset 
     e28:	81 e0       	ldi	r24, 0x01	; 1
     e2a:	49 87       	std	Y+9, r20	; 0x09
     e2c:	0e 94 5d 17 	call	0x2eba	; 0x2eba <SX8723c_auto_offset>
				SX8723c_auto_offset(device_2);	// offset
     e30:	82 e0       	ldi	r24, 0x02	; 2
     e32:	0e 94 5d 17 	call	0x2eba	; 0x2eba <SX8723c_auto_offset>
				SX8723c_auto_offset(device_3);	// offset
     e36:	84 e0       	ldi	r24, 0x04	; 4
     e38:	0e 94 5d 17 	call	0x2eba	; 0x2eba <SX8723c_auto_offset>
				SX8723c_auto_offset(device_4);	// offset
     e3c:	88 e0       	ldi	r24, 0x08	; 8
     e3e:	0e 94 5d 17 	call	0x2eba	; 0x2eba <SX8723c_auto_offset>
				
				// store data into eeprom 
				eeprom_save_config(ptr_eeprom_sram_data);
     e42:	80 91 04 01 	lds	r24, 0x0104
     e46:	90 91 05 01 	lds	r25, 0x0105
     e4a:	0e 94 82 04 	call	0x904	; 0x904 <eeprom_save_config>
				
				LED_OFF;	// LED off
     e4e:	5c 9a       	sbi	0x0b, 4	; 11
						= *((uint32_t*) (at86rf231_rx_frame.payload + 31));
						
				eeprom_save_config(ptr_eeprom_sram_data);

				// Write Payload in tx buffer 
				at86rf231_tx_frame.payload[0] = 0x0B; // CMD: ACK_REQ
     e50:	f0 92 8c 01 	sts	0x018C, r15
				at86rf231_tx_frame.payload[1] = 0x32; // CMD to ACK
     e54:	49 85       	ldd	r20, Y+9	; 0x09
     e56:	40 93 8d 01 	sts	0x018D, r20

				// Send data request and wait for data 
				at86rf231_req_data();
     e5a:	0e 94 4a 01 	call	0x294	; 0x294 <at86rf231_req_data>

				// leave config mode
				cmd_end_flag = 1;
     e5e:	81 e0       	ldi	r24, 0x01	; 1
     e60:	89 83       	std	Y+1, r24	; 0x01
				
				break;
     e62:	3c cf       	rjmp	.-392    	; 0xcdc <pm_config_protocol+0x58>

			// reset fcf 
			at86rf231_rx_frame.frame_control_field = 0x00;

			// Which command was received? 
			switch (at86rf231_rx_frame.payload[0])
     e64:	4f 30       	cpi	r20, 0x0F	; 15
     e66:	09 f4       	brne	.+2      	; 0xe6a <pm_config_protocol+0x1e6>
     e68:	ef c0       	rjmp	.+478    	; 0x1048 <pm_config_protocol+0x3c4>
			break;
				
			// --- illegal command --- 
			default:
				// Write Payload 
				at86rf231_tx_frame.payload[0] = 0xFF; // CMD: ERROR_MSG
     e6a:	e0 92 8c 01 	sts	0x018C, r14
				at86rf231_tx_frame.payload[1] = 0x01; // ErrorCode
     e6e:	aa 24       	eor	r10, r10
     e70:	a3 94       	inc	r10
     e72:	a0 92 8d 01 	sts	0x018D, r10

				// Send data request and wait for data
				at86rf231_req_data();
     e76:	0e 94 4a 01 	call	0x294	; 0x294 <at86rf231_req_data>

				// leave config mode, start streaming
				cmd_end_flag = 1;
     e7a:	a9 82       	std	Y+1, r10	; 0x01
				break;
     e7c:	2f cf       	rjmp	.-418    	; 0xcdc <pm_config_protocol+0x58>
*/
			// --- CMD: READ_TEMPERATURE ---
			case 0x30:
				
				#if defined(USE_DS620)
				temp = ds620_get_temperature();
     e7e:	49 87       	std	Y+9, r20	; 0x09
     e80:	0e 94 16 04 	call	0x82c	; 0x82c <ds620_get_temperature>
     e84:	9b 83       	std	Y+3, r25	; 0x03
     e86:	8a 83       	std	Y+2, r24	; 0x02
				#endif
				
				// Write Payload in tx buffer 
				at86rf231_tx_frame.payload[0] = 0x0B; // CMD: ACK_REQ
     e88:	f0 92 8c 01 	sts	0x018C, r15
				at86rf231_tx_frame.payload[1] = 0x30; // CMD to ACK
     e8c:	49 85       	ldd	r20, Y+9	; 0x09
     e8e:	40 93 8d 01 	sts	0x018D, r20
				at86rf231_tx_frame.payload[2] = (uint8_t) temp; // CMD to ACK
     e92:	8a 81       	ldd	r24, Y+2	; 0x02
     e94:	9b 81       	ldd	r25, Y+3	; 0x03
     e96:	80 93 8e 01 	sts	0x018E, r24
				at86rf231_tx_frame.payload[3] = (uint8_t)(temp >> 8); // CMD to ACK
     e9a:	8a 81       	ldd	r24, Y+2	; 0x02
     e9c:	9b 81       	ldd	r25, Y+3	; 0x03
     e9e:	90 93 8f 01 	sts	0x018F, r25
     ea2:	db cf       	rjmp	.-74     	; 0xe5a <pm_config_protocol+0x1d6>

			// --- CMD: READ_CALIB_VALUES ---
			case 0x33:

				// copy requested config into payload
				for (temp = 0; temp < 32; temp++)
     ea4:	1b 82       	std	Y+3, r1	; 0x03
     ea6:	1a 82       	std	Y+2, r1	; 0x02
     ea8:	8a 81       	ldd	r24, Y+2	; 0x02
     eaa:	9b 81       	ldd	r25, Y+3	; 0x03
     eac:	80 32       	cpi	r24, 0x20	; 32
     eae:	91 05       	cpc	r25, r1
     eb0:	a0 f4       	brcc	.+40     	; 0xeda <pm_config_protocol+0x256>
				{
					at86rf231_tx_frame.payload[temp + 3]
     eb2:	ea 81       	ldd	r30, Y+2	; 0x02
     eb4:	fb 81       	ldd	r31, Y+3	; 0x03
							= *((uint8_t*) (eeprom_sram_data.calibration_values)
									+ temp);
     eb6:	aa 81       	ldd	r26, Y+2	; 0x02
     eb8:	bb 81       	ldd	r27, Y+3	; 0x03

				// copy requested config into payload
				for (temp = 0; temp < 32; temp++)
				{
					at86rf231_tx_frame.payload[temp + 3]
							= *((uint8_t*) (eeprom_sram_data.calibration_values)
     eba:	a2 5a       	subi	r26, 0xA2	; 162
     ebc:	be 4f       	sbci	r27, 0xFE	; 254
     ebe:	8c 91       	ld	r24, X
     ec0:	ed 57       	subi	r30, 0x7D	; 125
     ec2:	fe 4f       	sbci	r31, 0xFE	; 254
     ec4:	84 87       	std	Z+12, r24	; 0x0c

			// --- CMD: READ_CALIB_VALUES ---
			case 0x33:

				// copy requested config into payload
				for (temp = 0; temp < 32; temp++)
     ec6:	8a 81       	ldd	r24, Y+2	; 0x02
     ec8:	9b 81       	ldd	r25, Y+3	; 0x03
     eca:	01 96       	adiw	r24, 0x01	; 1
     ecc:	9b 83       	std	Y+3, r25	; 0x03
     ece:	8a 83       	std	Y+2, r24	; 0x02
     ed0:	8a 81       	ldd	r24, Y+2	; 0x02
     ed2:	9b 81       	ldd	r25, Y+3	; 0x03
     ed4:	80 32       	cpi	r24, 0x20	; 32
     ed6:	91 05       	cpc	r25, r1
     ed8:	60 f3       	brcs	.-40     	; 0xeb2 <pm_config_protocol+0x22e>
							= *((uint8_t*) (eeprom_sram_data.calibration_values)
									+ temp);
				}

				// Write Payload in tx buffer
				at86rf231_tx_frame.payload[0] = 0x0B; // CMD: ACK_REQ
     eda:	f0 92 8c 01 	sts	0x018C, r15
				at86rf231_tx_frame.payload[1] = 0x33; // CMD to ACK
     ede:	d0 92 8d 01 	sts	0x018D, r13

				// Send data request and wait for data 
				at86rf231_req_data();
     ee2:	0e 94 4a 01 	call	0x294	; 0x294 <at86rf231_req_data>

				// leave config mode 
				cmd_end_flag = 1;
     ee6:	81 e0       	ldi	r24, 0x01	; 1
     ee8:	89 83       	std	Y+1, r24	; 0x01
				break;
     eea:	f8 ce       	rjmp	.-528    	; 0xcdc <pm_config_protocol+0x58>
#endif
*/
			// --- CMD: READ_VERSION ---
			case 0x15:
				// Write Payload in tx buffer 
				at86rf231_tx_frame.payload[0] = 0x0B; // CMD: ACK_REQ
     eec:	f0 92 8c 01 	sts	0x018C, r15
				at86rf231_tx_frame.payload[1] = 0x15; // CMD to ACK
     ef0:	40 93 8d 01 	sts	0x018D, r20
				at86rf231_tx_frame.payload[2] = ptr_eeprom_sram_data->hw_version; // Param1: HwNum
     ef4:	e0 91 04 01 	lds	r30, 0x0104
     ef8:	f0 91 05 01 	lds	r31, 0x0105
     efc:	90 a9       	ldd	r25, Z+48	; 0x30
     efe:	81 a9       	ldd	r24, Z+49	; 0x31
     f00:	90 93 8e 01 	sts	0x018E, r25
				at86rf231_tx_frame.payload[3] = ptr_eeprom_sram_data->hw_version >> 8; // Param1: HwNum
     f04:	80 93 8f 01 	sts	0x018F, r24

				at86rf231_tx_frame.payload[4] = ptr_eeprom_sram_data->sw_version; // Param2: VersionNum
     f08:	96 a5       	ldd	r25, Z+46	; 0x2e
     f0a:	87 a5       	ldd	r24, Z+47	; 0x2f
     f0c:	90 93 90 01 	sts	0x0190, r25
				at86rf231_tx_frame.payload[5] = ptr_eeprom_sram_data->sw_version >> 8; // Param2: VersionNum
     f10:	80 93 91 01 	sts	0x0191, r24

				at86rf231_tx_frame.payload[6] = ptr_eeprom_sram_data->serial_number; // Param3: serial number
     f14:	80 81       	ld	r24, Z
     f16:	80 93 92 01 	sts	0x0192, r24
				at86rf231_tx_frame.payload[7] = ptr_eeprom_sram_data->serial_number >> 8; // Param3: serial number
     f1a:	81 81       	ldd	r24, Z+1	; 0x01
     f1c:	80 93 93 01 	sts	0x0193, r24

				// Send data request and wait for data 
				at86rf231_req_data();
     f20:	0e 94 4a 01 	call	0x294	; 0x294 <at86rf231_req_data>

				// leave config mode 
				cmd_end_flag = 1;
     f24:	81 e0       	ldi	r24, 0x01	; 1
     f26:	89 83       	std	Y+1, r24	; 0x01

				break;
     f28:	d9 ce       	rjmp	.-590    	; 0xcdc <pm_config_protocol+0x58>

			// --- CMD: REQ_STREAM ---
			case 0x10:
			
				// Write Payload in tx buffer 
				at86rf231_tx_frame.payload[0] = 0x0B; // CMD: ACK_REQ
     f2a:	f0 92 8c 01 	sts	0x018C, r15
				at86rf231_tx_frame.payload[1] = 0x10; // CMD to ACK
     f2e:	40 93 8d 01 	sts	0x018D, r20

				// leave config mode, start streaming
				cmd_end_flag = 1;
     f32:	81 e0       	ldi	r24, 0x01	; 1
     f34:	89 83       	std	Y+1, r24	; 0x01
				break;
     f36:	d2 ce       	rjmp	.-604    	; 0xcdc <pm_config_protocol+0x58>
				break;

			// --- CMD: WRITE_CALIB_VALUES ---
			case 0x32:
				eeprom_sram_data.calibration_values[0]
						= *((uint32_t*) (at86rf231_rx_frame.payload + 3));
     f38:	80 91 0d 02 	lds	r24, 0x020D
     f3c:	90 91 0e 02 	lds	r25, 0x020E
     f40:	a0 91 0f 02 	lds	r26, 0x020F
     f44:	b0 91 10 02 	lds	r27, 0x0210
     f48:	80 93 5e 01 	sts	0x015E, r24
     f4c:	90 93 5f 01 	sts	0x015F, r25
     f50:	a0 93 60 01 	sts	0x0160, r26
     f54:	b0 93 61 01 	sts	0x0161, r27
				eeprom_sram_data.calibration_values[1]
						= *((uint32_t*) (at86rf231_rx_frame.payload + 7));
     f58:	80 91 11 02 	lds	r24, 0x0211
     f5c:	90 91 12 02 	lds	r25, 0x0212
     f60:	a0 91 13 02 	lds	r26, 0x0213
     f64:	b0 91 14 02 	lds	r27, 0x0214
     f68:	80 93 62 01 	sts	0x0162, r24
     f6c:	90 93 63 01 	sts	0x0163, r25
     f70:	a0 93 64 01 	sts	0x0164, r26
     f74:	b0 93 65 01 	sts	0x0165, r27
				eeprom_sram_data.calibration_values[2]
						= *((uint32_t*) (at86rf231_rx_frame.payload + 11));
     f78:	80 91 15 02 	lds	r24, 0x0215
     f7c:	90 91 16 02 	lds	r25, 0x0216
     f80:	a0 91 17 02 	lds	r26, 0x0217
     f84:	b0 91 18 02 	lds	r27, 0x0218
     f88:	80 93 66 01 	sts	0x0166, r24
     f8c:	90 93 67 01 	sts	0x0167, r25
     f90:	a0 93 68 01 	sts	0x0168, r26
     f94:	b0 93 69 01 	sts	0x0169, r27
				eeprom_sram_data.calibration_values[3]
						= *((uint32_t*) (at86rf231_rx_frame.payload + 15));
     f98:	80 91 19 02 	lds	r24, 0x0219
     f9c:	90 91 1a 02 	lds	r25, 0x021A
     fa0:	a0 91 1b 02 	lds	r26, 0x021B
     fa4:	b0 91 1c 02 	lds	r27, 0x021C
     fa8:	80 93 6a 01 	sts	0x016A, r24
     fac:	90 93 6b 01 	sts	0x016B, r25
     fb0:	a0 93 6c 01 	sts	0x016C, r26
     fb4:	b0 93 6d 01 	sts	0x016D, r27

				eeprom_sram_data.calibration_values[4]
						= *((uint32_t*) (at86rf231_rx_frame.payload + 19));
     fb8:	80 91 1d 02 	lds	r24, 0x021D
     fbc:	90 91 1e 02 	lds	r25, 0x021E
     fc0:	a0 91 1f 02 	lds	r26, 0x021F
     fc4:	b0 91 20 02 	lds	r27, 0x0220
     fc8:	80 93 6e 01 	sts	0x016E, r24
     fcc:	90 93 6f 01 	sts	0x016F, r25
     fd0:	a0 93 70 01 	sts	0x0170, r26
     fd4:	b0 93 71 01 	sts	0x0171, r27
				eeprom_sram_data.calibration_values[5]
						= *((uint32_t*) (at86rf231_rx_frame.payload + 23));
     fd8:	80 91 21 02 	lds	r24, 0x0221
     fdc:	90 91 22 02 	lds	r25, 0x0222
     fe0:	a0 91 23 02 	lds	r26, 0x0223
     fe4:	b0 91 24 02 	lds	r27, 0x0224
     fe8:	80 93 72 01 	sts	0x0172, r24
     fec:	90 93 73 01 	sts	0x0173, r25
     ff0:	a0 93 74 01 	sts	0x0174, r26
     ff4:	b0 93 75 01 	sts	0x0175, r27
				eeprom_sram_data.calibration_values[6]
						= *((uint32_t*) (at86rf231_rx_frame.payload + 27));
     ff8:	80 91 25 02 	lds	r24, 0x0225
     ffc:	90 91 26 02 	lds	r25, 0x0226
    1000:	a0 91 27 02 	lds	r26, 0x0227
    1004:	b0 91 28 02 	lds	r27, 0x0228
    1008:	80 93 76 01 	sts	0x0176, r24
    100c:	90 93 77 01 	sts	0x0177, r25
    1010:	a0 93 78 01 	sts	0x0178, r26
    1014:	b0 93 79 01 	sts	0x0179, r27
				eeprom_sram_data.calibration_values[7]
						= *((uint32_t*) (at86rf231_rx_frame.payload + 31));
    1018:	80 91 29 02 	lds	r24, 0x0229
    101c:	90 91 2a 02 	lds	r25, 0x022A
    1020:	a0 91 2b 02 	lds	r26, 0x022B
    1024:	b0 91 2c 02 	lds	r27, 0x022C
    1028:	80 93 7a 01 	sts	0x017A, r24
    102c:	90 93 7b 01 	sts	0x017B, r25
    1030:	a0 93 7c 01 	sts	0x017C, r26
    1034:	b0 93 7d 01 	sts	0x017D, r27
						
				eeprom_save_config(ptr_eeprom_sram_data);
    1038:	80 91 04 01 	lds	r24, 0x0104
    103c:	90 91 05 01 	lds	r25, 0x0105
    1040:	49 87       	std	Y+9, r20	; 0x09
    1042:	0e 94 82 04 	call	0x904	; 0x904 <eeprom_save_config>
    1046:	04 cf       	rjmp	.-504    	; 0xe50 <pm_config_protocol+0x1cc>
*/
			// --- CMD: STOP_STREAM ---
			case 0x0F:

				// Write Payload in tx buffer 
				at86rf231_tx_frame.payload[0] = 0x0B; // CMD: ACK_REQ
    1048:	f0 92 8c 01 	sts	0x018C, r15
				at86rf231_tx_frame.payload[1] = 0x0F; // CMD to ACK
    104c:	40 93 8d 01 	sts	0x018D, r20

				// Send data request and wait for data
				at86rf231_req_data();
    1050:	0e 94 4a 01 	call	0x294	; 0x294 <at86rf231_req_data>

				// set spike timeout
				stop_stream = 1;
    1054:	81 e0       	ldi	r24, 0x01	; 1
    1056:	80 93 13 01 	sts	0x0113, r24
				
				// leave config mode, start streaming
				cmd_end_flag = 1;
    105a:	89 83       	std	Y+1, r24	; 0x01
				break;
    105c:	3f ce       	rjmp	.-898    	; 0xcdc <pm_config_protocol+0x58>
#endif
*/
			// --- CMD: C_RADIO_CH ---
			case 0x20:
				// Set Transceiver State = TRX_OFF 
				pal_trx_reg_write(RG_TRX_STATE, CMD_TRX_OFF);
    105e:	82 e0       	ldi	r24, 0x02	; 2
    1060:	68 e0       	ldi	r22, 0x08	; 8
    1062:	0e 94 a2 04 	call	0x944	; 0x944 <pal_trx_reg_write>

				// verify that state = TRX_OFF 
				while (tal_trx_status != TRX_OFF)
    1066:	88 85       	ldd	r24, Y+8	; 0x08
    1068:	88 30       	cpi	r24, 0x08	; 8
    106a:	39 f0       	breq	.+14     	; 0x107a <pm_config_protocol+0x3f6>
				{
					tal_trx_status = (tal_trx_status_t) pal_trx_bit_read(
    106c:	81 e0       	ldi	r24, 0x01	; 1
    106e:	6f e1       	ldi	r22, 0x1F	; 31
    1070:	40 e0       	ldi	r20, 0x00	; 0
    1072:	0e 94 ff 04 	call	0x9fe	; 0x9fe <pal_trx_bit_read>
			case 0x20:
				// Set Transceiver State = TRX_OFF 
				pal_trx_reg_write(RG_TRX_STATE, CMD_TRX_OFF);

				// verify that state = TRX_OFF 
				while (tal_trx_status != TRX_OFF)
    1076:	88 30       	cpi	r24, 0x08	; 8
    1078:	c9 f7       	brne	.-14     	; 0x106c <pm_config_protocol+0x3e8>
					tal_trx_status = (tal_trx_status_t) pal_trx_bit_read(
							SR_TRX_STATUS);
				}

				// write new channel 
				temp = at86rf231_change_channel(at86rf231_rx_frame.payload[1]);
    107a:	80 91 0b 02 	lds	r24, 0x020B
    107e:	0e 94 80 01 	call	0x300	; 0x300 <at86rf231_change_channel>
    1082:	90 e0       	ldi	r25, 0x00	; 0
    1084:	9b 83       	std	Y+3, r25	; 0x03
    1086:	8a 83       	std	Y+2, r24	; 0x02

				if (temp == at86rf231_rx_frame.payload[1])
    1088:	20 91 0b 02 	lds	r18, 0x020B
    108c:	8a 81       	ldd	r24, Y+2	; 0x02
    108e:	9b 81       	ldd	r25, Y+3	; 0x03
    1090:	30 e0       	ldi	r19, 0x00	; 0
    1092:	28 17       	cp	r18, r24
    1094:	39 07       	cpc	r19, r25
    1096:	09 f4       	brne	.+2      	; 0x109a <pm_config_protocol+0x416>
    1098:	42 c0       	rjmp	.+132    	; 0x111e <pm_config_protocol+0x49a>
					at86rf231_tx_frame.payload[2] = (uint8_t) temp; // channel register
				}
				else
				{
					// Write Payload in tx buffer
					at86rf231_tx_frame.payload[0] = 0xFF; // CMD: ERROR
    109a:	e0 92 8c 01 	sts	0x018C, r14
					at86rf231_tx_frame.payload[1] = 0x20; // CMD to ACK
    109e:	c0 92 8d 01 	sts	0x018D, r12
					at86rf231_tx_frame.payload[2] = (uint8_t) temp; // return channel
    10a2:	8a 81       	ldd	r24, Y+2	; 0x02
    10a4:	9b 81       	ldd	r25, Y+3	; 0x03
    10a6:	80 93 8e 01 	sts	0x018E, r24
				}

				// Send data request and wait for data
				at86rf231_req_data();
    10aa:	0e 94 4a 01 	call	0x294	; 0x294 <at86rf231_req_data>

				// leave config mode
				cmd_end_flag = 1;
    10ae:	81 e0       	ldi	r24, 0x01	; 1
    10b0:	89 83       	std	Y+1, r24	; 0x01

				break;
    10b2:	28 e0       	ldi	r18, 0x08	; 8
    10b4:	28 87       	std	Y+8, r18	; 0x08
    10b6:	12 ce       	rjmp	.-988    	; 0xcdc <pm_config_protocol+0x58>
						+ at86rf231_rx_frame.payload[2];

				if (temp <= 300)
				{
					// store timeout into eeprom 
					eeprom_sram_data.timeout = temp;
    10b8:	8a 81       	ldd	r24, Y+2	; 0x02
    10ba:	9b 81       	ldd	r25, Y+3	; 0x03
    10bc:	90 93 53 01 	sts	0x0153, r25
    10c0:	80 93 52 01 	sts	0x0152, r24
					eeprom_save_config(ptr_eeprom_sram_data);
    10c4:	80 91 04 01 	lds	r24, 0x0104
    10c8:	90 91 05 01 	lds	r25, 0x0105
    10cc:	49 87       	std	Y+9, r20	; 0x09
    10ce:	0e 94 82 04 	call	0x904	; 0x904 <eeprom_save_config>

					// Write Payload in tx buffer
					at86rf231_tx_frame.payload[0] = 0x0B; // CMD: ACK_REQ
    10d2:	f0 92 8c 01 	sts	0x018C, r15
					at86rf231_tx_frame.payload[1] = 0x16; // CMD to ACK
    10d6:	49 85       	ldd	r20, Y+9	; 0x09
    10d8:	40 93 8d 01 	sts	0x018D, r20

					// if timeout = 0 --> deactivate accelerometer, SPIKE always on 
					if (eeprom_sram_data.timeout == 0)
    10dc:	80 91 52 01 	lds	r24, 0x0152
    10e0:	90 91 53 01 	lds	r25, 0x0153
    10e4:	00 97       	sbiw	r24, 0x00	; 0
    10e6:	c1 f0       	breq	.+48     	; 0x1118 <pm_config_protocol+0x494>
					{
						use_acceleration_sensor_flag = 0;
					}
					else
					{
						use_acceleration_sensor_flag = 1;
    10e8:	81 e0       	ldi	r24, 0x01	; 1
    10ea:	80 93 01 01 	sts	0x0101, r24
						ACSR = 0x12;
    10ee:	b0 be       	out	0x30, r11	; 48
					}

					// reset timeout
					timeout_timer = 0;
    10f0:	10 92 0b 01 	sts	0x010B, r1
    10f4:	10 92 0c 01 	sts	0x010C, r1
    10f8:	10 92 0d 01 	sts	0x010D, r1
    10fc:	10 92 0e 01 	sts	0x010E, r1
    1100:	ac ce       	rjmp	.-680    	; 0xe5a <pm_config_protocol+0x1d6>
		_delay_us(10);
		wdt_reset();
	}

	// Reset CMD 
	at86rf231_rx_frame.payload[0] = 0x00;
    1102:	10 92 0a 02 	sts	0x020A, r1

	cmd_end_flag = 0;
    1106:	19 82       	std	Y+1, r1	; 0x01

	// Enable Timer 
	TIMSK1 = 1 << OCIE1A; // Timer1 Output Compare A Match
    1108:	82 e0       	ldi	r24, 0x02	; 2
    110a:	80 93 6f 00 	sts	0x006F, r24
	TIFR1 = 0x02;
    110e:	86 bb       	out	0x16, r24	; 22

	// Set mode = TRX_OFF 
	pal_trx_reg_write(RG_TRX_STATE, CMD_TRX_OFF);
    1110:	68 e0       	ldi	r22, 0x08	; 8
    1112:	0e 94 a2 04 	call	0x944	; 0x944 <pal_trx_reg_write>
    1116:	69 ce       	rjmp	.-814    	; 0xdea <pm_config_protocol+0x166>
					at86rf231_tx_frame.payload[1] = 0x16; // CMD to ACK

					// if timeout = 0 --> deactivate accelerometer, SPIKE always on 
					if (eeprom_sram_data.timeout == 0)
					{
						use_acceleration_sensor_flag = 0;
    1118:	10 92 01 01 	sts	0x0101, r1
    111c:	e9 cf       	rjmp	.-46     	; 0x10f0 <pm_config_protocol+0x46c>
				temp = at86rf231_change_channel(at86rf231_rx_frame.payload[1]);

				if (temp == at86rf231_rx_frame.payload[1])
				{
					// store channel into eeprom 
					eeprom_sram_data.channel = at86rf231_rx_frame.payload[1];
    111e:	80 91 0b 02 	lds	r24, 0x020B
    1122:	80 93 4f 01 	sts	0x014F, r24
					eeprom_save_config(ptr_eeprom_sram_data);
    1126:	80 91 04 01 	lds	r24, 0x0104
    112a:	90 91 05 01 	lds	r25, 0x0105
    112e:	0e 94 82 04 	call	0x904	; 0x904 <eeprom_save_config>

					// Write Payload in tx buffer
					at86rf231_tx_frame.payload[0] = 0x0B; // CMD: ACK_REQ
    1132:	f0 92 8c 01 	sts	0x018C, r15
					at86rf231_tx_frame.payload[1] = 0x20; // CMD to ACK
    1136:	c0 92 8d 01 	sts	0x018D, r12
					at86rf231_tx_frame.payload[2] = (uint8_t) temp; // channel register
    113a:	8a 81       	ldd	r24, Y+2	; 0x02
    113c:	9b 81       	ldd	r25, Y+3	; 0x03
    113e:	80 93 8e 01 	sts	0x018E, r24
    1142:	b3 cf       	rjmp	.-154    	; 0x10aa <pm_config_protocol+0x426>

00001144 <sw_TWI_write_single_register>:
#include "inc/sw_twi.h"

void sw_TWI_write_single_register(uint8_t mask, uint8_t reg, uint8_t data)
{
#ifdef SW_TWI_BLOCK_INTERRUPT	// see conf_sw_twi.h
	cli();
    1144:	f8 94       	cli
#endif
	
	// bus idle
	SET_SDA(mask);
    1146:	92 b1       	in	r25, 0x02	; 2
    1148:	98 2b       	or	r25, r24
    114a:	92 b9       	out	0x02, r25	; 2
    114c:	21 b1       	in	r18, 0x01	; 1
    114e:	98 2f       	mov	r25, r24
    1150:	90 95       	com	r25
    1152:	29 23       	and	r18, r25
    1154:	21 b9       	out	0x01, r18	; 1
    1156:	00 00       	nop
    1158:	00 00       	nop
	SET_SCL;
    115a:	14 9a       	sbi	0x02, 4	; 2
    115c:	0c 98       	cbi	0x01, 4	; 1
    115e:	04 9b       	sbis	0x00, 4	; 0
    1160:	fe cf       	rjmp	.-4      	; 0x115e <sw_TWI_write_single_register+0x1a>
	...

	// start
	CLEAR_SDA(mask);
    116a:	22 b1       	in	r18, 0x02	; 2
    116c:	29 23       	and	r18, r25
    116e:	22 b9       	out	0x02, r18	; 2
    1170:	21 b1       	in	r18, 0x01	; 1
    1172:	28 2b       	or	r18, r24
    1174:	21 b9       	out	0x01, r18	; 1
    1176:	00 00       	nop
    1178:	00 00       	nop
	CLEAR_SCL;
    117a:	14 98       	cbi	0x02, 4	; 2
    117c:	0c 9a       	sbi	0x01, 4	; 1
    117e:	00 00       	nop
    1180:	00 00       	nop
    1182:	00 00       	nop

	// Address
	SET_SDA(mask); // Bit 7 = "1"
    1184:	22 b1       	in	r18, 0x02	; 2
    1186:	28 2b       	or	r18, r24
    1188:	22 b9       	out	0x02, r18	; 2
    118a:	21 b1       	in	r18, 0x01	; 1
    118c:	29 23       	and	r18, r25
    118e:	21 b9       	out	0x01, r18	; 1
    1190:	00 00       	nop
    1192:	00 00       	nop
	SET_SCL;
    1194:	14 9a       	sbi	0x02, 4	; 2
    1196:	0c 98       	cbi	0x01, 4	; 1
    1198:	04 9b       	sbis	0x00, 4	; 0
    119a:	fe cf       	rjmp	.-4      	; 0x1198 <sw_TWI_write_single_register+0x54>
	...
	CLEAR_SCL;
    11a4:	14 98       	cbi	0x02, 4	; 2
    11a6:	0c 9a       	sbi	0x01, 4	; 1
    11a8:	00 00       	nop
    11aa:	00 00       	nop
    11ac:	00 00       	nop
	CLEAR_SDA(mask); // Bit 6 = "0"
    11ae:	22 b1       	in	r18, 0x02	; 2
    11b0:	29 23       	and	r18, r25
    11b2:	22 b9       	out	0x02, r18	; 2
    11b4:	21 b1       	in	r18, 0x01	; 1
    11b6:	28 2b       	or	r18, r24
    11b8:	21 b9       	out	0x01, r18	; 1
    11ba:	00 00       	nop
    11bc:	00 00       	nop
	SET_SCL;
    11be:	14 9a       	sbi	0x02, 4	; 2
    11c0:	0c 98       	cbi	0x01, 4	; 1
    11c2:	04 9b       	sbis	0x00, 4	; 0
    11c4:	fe cf       	rjmp	.-4      	; 0x11c2 <sw_TWI_write_single_register+0x7e>
	...
	CLEAR_SCL;
    11ce:	14 98       	cbi	0x02, 4	; 2
    11d0:	0c 9a       	sbi	0x01, 4	; 1
    11d2:	00 00       	nop
    11d4:	00 00       	nop
    11d6:	00 00       	nop
	CLEAR_SDA(mask); // Bit 5 = "0"
    11d8:	22 b1       	in	r18, 0x02	; 2
    11da:	29 23       	and	r18, r25
    11dc:	22 b9       	out	0x02, r18	; 2
    11de:	21 b1       	in	r18, 0x01	; 1
    11e0:	28 2b       	or	r18, r24
    11e2:	21 b9       	out	0x01, r18	; 1
    11e4:	00 00       	nop
    11e6:	00 00       	nop
	SET_SCL;
    11e8:	14 9a       	sbi	0x02, 4	; 2
    11ea:	0c 98       	cbi	0x01, 4	; 1
    11ec:	04 9b       	sbis	0x00, 4	; 0
    11ee:	fe cf       	rjmp	.-4      	; 0x11ec <sw_TWI_write_single_register+0xa8>
	...
	CLEAR_SCL;
    11f8:	14 98       	cbi	0x02, 4	; 2
    11fa:	0c 9a       	sbi	0x01, 4	; 1
    11fc:	00 00       	nop
    11fe:	00 00       	nop
    1200:	00 00       	nop
	SET_SDA(mask); // Bit 4 = "1"
    1202:	22 b1       	in	r18, 0x02	; 2
    1204:	28 2b       	or	r18, r24
    1206:	22 b9       	out	0x02, r18	; 2
    1208:	21 b1       	in	r18, 0x01	; 1
    120a:	29 23       	and	r18, r25
    120c:	21 b9       	out	0x01, r18	; 1
    120e:	00 00       	nop
    1210:	00 00       	nop
	SET_SCL;
    1212:	14 9a       	sbi	0x02, 4	; 2
    1214:	0c 98       	cbi	0x01, 4	; 1
    1216:	04 9b       	sbis	0x00, 4	; 0
    1218:	fe cf       	rjmp	.-4      	; 0x1216 <sw_TWI_write_single_register+0xd2>
	...
	CLEAR_SCL;
    1222:	14 98       	cbi	0x02, 4	; 2
    1224:	0c 9a       	sbi	0x01, 4	; 1
    1226:	00 00       	nop
    1228:	00 00       	nop
    122a:	00 00       	nop
	CLEAR_SDA(mask); // Bit 3 = "0"
    122c:	22 b1       	in	r18, 0x02	; 2
    122e:	29 23       	and	r18, r25
    1230:	22 b9       	out	0x02, r18	; 2
    1232:	21 b1       	in	r18, 0x01	; 1
    1234:	28 2b       	or	r18, r24
    1236:	21 b9       	out	0x01, r18	; 1
    1238:	00 00       	nop
    123a:	00 00       	nop
	SET_SCL;
    123c:	14 9a       	sbi	0x02, 4	; 2
    123e:	0c 98       	cbi	0x01, 4	; 1
    1240:	04 9b       	sbis	0x00, 4	; 0
    1242:	fe cf       	rjmp	.-4      	; 0x1240 <sw_TWI_write_single_register+0xfc>
	...
	CLEAR_SCL;
    124c:	14 98       	cbi	0x02, 4	; 2
    124e:	0c 9a       	sbi	0x01, 4	; 1
    1250:	00 00       	nop
    1252:	00 00       	nop
    1254:	00 00       	nop
	CLEAR_SDA(mask); // Bit 2 = "0"
    1256:	22 b1       	in	r18, 0x02	; 2
    1258:	29 23       	and	r18, r25
    125a:	22 b9       	out	0x02, r18	; 2
    125c:	21 b1       	in	r18, 0x01	; 1
    125e:	28 2b       	or	r18, r24
    1260:	21 b9       	out	0x01, r18	; 1
    1262:	00 00       	nop
    1264:	00 00       	nop
	SET_SCL;
    1266:	14 9a       	sbi	0x02, 4	; 2
    1268:	0c 98       	cbi	0x01, 4	; 1
    126a:	04 9b       	sbis	0x00, 4	; 0
    126c:	fe cf       	rjmp	.-4      	; 0x126a <sw_TWI_write_single_register+0x126>
	...
	CLEAR_SCL;
    1276:	14 98       	cbi	0x02, 4	; 2
    1278:	0c 9a       	sbi	0x01, 4	; 1
    127a:	00 00       	nop
    127c:	00 00       	nop
    127e:	00 00       	nop
	CLEAR_SDA(mask); // Bit 1 = "0"
    1280:	22 b1       	in	r18, 0x02	; 2
    1282:	29 23       	and	r18, r25
    1284:	22 b9       	out	0x02, r18	; 2
    1286:	21 b1       	in	r18, 0x01	; 1
    1288:	28 2b       	or	r18, r24
    128a:	21 b9       	out	0x01, r18	; 1
    128c:	00 00       	nop
    128e:	00 00       	nop
	SET_SCL;
    1290:	14 9a       	sbi	0x02, 4	; 2
    1292:	0c 98       	cbi	0x01, 4	; 1
    1294:	04 9b       	sbis	0x00, 4	; 0
    1296:	fe cf       	rjmp	.-4      	; 0x1294 <sw_TWI_write_single_register+0x150>
	...
	CLEAR_SCL;
    12a0:	14 98       	cbi	0x02, 4	; 2
    12a2:	0c 9a       	sbi	0x01, 4	; 1
    12a4:	00 00       	nop
    12a6:	00 00       	nop
    12a8:	00 00       	nop
	CLEAR_SDA(mask); // Bit 0 = "0"	write register
    12aa:	22 b1       	in	r18, 0x02	; 2
    12ac:	29 23       	and	r18, r25
    12ae:	22 b9       	out	0x02, r18	; 2
    12b0:	21 b1       	in	r18, 0x01	; 1
    12b2:	28 2b       	or	r18, r24
    12b4:	21 b9       	out	0x01, r18	; 1
    12b6:	00 00       	nop
    12b8:	00 00       	nop
	SET_SCL;
    12ba:	14 9a       	sbi	0x02, 4	; 2
    12bc:	0c 98       	cbi	0x01, 4	; 1
    12be:	04 9b       	sbis	0x00, 4	; 0
    12c0:	fe cf       	rjmp	.-4      	; 0x12be <sw_TWI_write_single_register+0x17a>
	...
	CLEAR_SCL;
    12ca:	14 98       	cbi	0x02, 4	; 2
    12cc:	0c 9a       	sbi	0x01, 4	; 1
    12ce:	00 00       	nop
    12d0:	00 00       	nop
    12d2:	00 00       	nop

	// Acknowledge
	SET_SDA(mask);	// SDA open Collector
    12d4:	22 b1       	in	r18, 0x02	; 2
    12d6:	28 2b       	or	r18, r24
    12d8:	22 b9       	out	0x02, r18	; 2
    12da:	21 b1       	in	r18, 0x01	; 1
    12dc:	29 23       	and	r18, r25
    12de:	21 b9       	out	0x01, r18	; 1
    12e0:	00 00       	nop
    12e2:	00 00       	nop
	SET_SCL;	// Acknowledge	
    12e4:	14 9a       	sbi	0x02, 4	; 2
    12e6:	0c 98       	cbi	0x01, 4	; 1
    12e8:	04 9b       	sbis	0x00, 4	; 0
    12ea:	fe cf       	rjmp	.-4      	; 0x12e8 <sw_TWI_write_single_register+0x1a4>
	...
	CLEAR_SCL_SHORT;
    12f4:	14 98       	cbi	0x02, 4	; 2
    12f6:	0c 9a       	sbi	0x01, 4	; 1
	nop_2();
    12f8:	00 00       	nop
    12fa:	00 00       	nop
	
	// Register
	if ((reg & 0b10000000) == 128)
    12fc:	67 fd       	sbrc	r22, 7
    12fe:	83 c1       	rjmp	.+774    	; 0x1606 <sw_TWI_write_single_register+0x4c2>
		SET_SCL_SHORT;
		nop_2();
	}				
	else
	{
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
    1300:	22 b1       	in	r18, 0x02	; 2
    1302:	29 23       	and	r18, r25
    1304:	22 b9       	out	0x02, r18	; 2
    1306:	21 b1       	in	r18, 0x01	; 1
    1308:	28 2b       	or	r18, r24
    130a:	21 b9       	out	0x01, r18	; 1
		SET_SCL;
    130c:	14 9a       	sbi	0x02, 4	; 2
    130e:	0c 98       	cbi	0x01, 4	; 1
    1310:	04 9b       	sbis	0x00, 4	; 0
    1312:	fe cf       	rjmp	.-4      	; 0x1310 <sw_TWI_write_single_register+0x1cc>
	...
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    131c:	14 98       	cbi	0x02, 4	; 2
    131e:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    1320:	26 2f       	mov	r18, r22
    1322:	22 0f       	add	r18, r18
    1324:	66 fd       	sbrc	r22, 6
    1326:	82 c1       	rjmp	.+772    	; 0x162c <sw_TWI_write_single_register+0x4e8>
		SET_SCL_SHORT;
		nop_2();
	}				
	else
	{
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
    1328:	32 b1       	in	r19, 0x02	; 2
    132a:	39 23       	and	r19, r25
    132c:	32 b9       	out	0x02, r19	; 2
    132e:	31 b1       	in	r19, 0x01	; 1
    1330:	38 2b       	or	r19, r24
    1332:	31 b9       	out	0x01, r19	; 1
		SET_SCL;
    1334:	14 9a       	sbi	0x02, 4	; 2
    1336:	0c 98       	cbi	0x01, 4	; 1
    1338:	04 9b       	sbis	0x00, 4	; 0
    133a:	fe cf       	rjmp	.-4      	; 0x1338 <sw_TWI_write_single_register+0x1f4>
	...
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    1344:	14 98       	cbi	0x02, 4	; 2
    1346:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    1348:	32 2f       	mov	r19, r18
    134a:	33 0f       	add	r19, r19
    134c:	26 fd       	sbrc	r18, 6
    134e:	81 c1       	rjmp	.+770    	; 0x1652 <sw_TWI_write_single_register+0x50e>
		SET_SCL_SHORT;
		nop_2();
	}				
	else
	{
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
    1350:	22 b1       	in	r18, 0x02	; 2
    1352:	29 23       	and	r18, r25
    1354:	22 b9       	out	0x02, r18	; 2
    1356:	21 b1       	in	r18, 0x01	; 1
    1358:	28 2b       	or	r18, r24
    135a:	21 b9       	out	0x01, r18	; 1
		SET_SCL;
    135c:	14 9a       	sbi	0x02, 4	; 2
    135e:	0c 98       	cbi	0x01, 4	; 1
    1360:	04 9b       	sbis	0x00, 4	; 0
    1362:	fe cf       	rjmp	.-4      	; 0x1360 <sw_TWI_write_single_register+0x21c>
	...
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    136c:	14 98       	cbi	0x02, 4	; 2
    136e:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    1370:	23 2f       	mov	r18, r19
    1372:	22 0f       	add	r18, r18
    1374:	36 fd       	sbrc	r19, 6
    1376:	80 c1       	rjmp	.+768    	; 0x1678 <sw_TWI_write_single_register+0x534>
		SET_SCL_SHORT;
		nop_2();
	}				
	else
	{
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
    1378:	32 b1       	in	r19, 0x02	; 2
    137a:	39 23       	and	r19, r25
    137c:	32 b9       	out	0x02, r19	; 2
    137e:	31 b1       	in	r19, 0x01	; 1
    1380:	38 2b       	or	r19, r24
    1382:	31 b9       	out	0x01, r19	; 1
		SET_SCL;
    1384:	14 9a       	sbi	0x02, 4	; 2
    1386:	0c 98       	cbi	0x01, 4	; 1
    1388:	04 9b       	sbis	0x00, 4	; 0
    138a:	fe cf       	rjmp	.-4      	; 0x1388 <sw_TWI_write_single_register+0x244>
	...
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    1394:	14 98       	cbi	0x02, 4	; 2
    1396:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    1398:	32 2f       	mov	r19, r18
    139a:	33 0f       	add	r19, r19
    139c:	26 fd       	sbrc	r18, 6
    139e:	7f c1       	rjmp	.+766    	; 0x169e <sw_TWI_write_single_register+0x55a>
		SET_SCL_SHORT;
		nop_2();
	}				
	else
	{
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
    13a0:	22 b1       	in	r18, 0x02	; 2
    13a2:	29 23       	and	r18, r25
    13a4:	22 b9       	out	0x02, r18	; 2
    13a6:	21 b1       	in	r18, 0x01	; 1
    13a8:	28 2b       	or	r18, r24
    13aa:	21 b9       	out	0x01, r18	; 1
		SET_SCL;
    13ac:	14 9a       	sbi	0x02, 4	; 2
    13ae:	0c 98       	cbi	0x01, 4	; 1
    13b0:	04 9b       	sbis	0x00, 4	; 0
    13b2:	fe cf       	rjmp	.-4      	; 0x13b0 <sw_TWI_write_single_register+0x26c>
	...
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    13bc:	14 98       	cbi	0x02, 4	; 2
    13be:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    13c0:	23 2f       	mov	r18, r19
    13c2:	22 0f       	add	r18, r18
    13c4:	36 fd       	sbrc	r19, 6
    13c6:	7e c1       	rjmp	.+764    	; 0x16c4 <sw_TWI_write_single_register+0x580>
		SET_SCL_SHORT;
		nop_2();
	}				
	else
	{
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
    13c8:	32 b1       	in	r19, 0x02	; 2
    13ca:	39 23       	and	r19, r25
    13cc:	32 b9       	out	0x02, r19	; 2
    13ce:	31 b1       	in	r19, 0x01	; 1
    13d0:	38 2b       	or	r19, r24
    13d2:	31 b9       	out	0x01, r19	; 1
		SET_SCL;
    13d4:	14 9a       	sbi	0x02, 4	; 2
    13d6:	0c 98       	cbi	0x01, 4	; 1
    13d8:	04 9b       	sbis	0x00, 4	; 0
    13da:	fe cf       	rjmp	.-4      	; 0x13d8 <sw_TWI_write_single_register+0x294>
	...
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    13e4:	14 98       	cbi	0x02, 4	; 2
    13e6:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    13e8:	32 2f       	mov	r19, r18
    13ea:	33 0f       	add	r19, r19
    13ec:	26 fd       	sbrc	r18, 6
    13ee:	7d c1       	rjmp	.+762    	; 0x16ea <sw_TWI_write_single_register+0x5a6>
		SET_SCL_SHORT;
		nop_2();
	}				
	else
	{
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
    13f0:	22 b1       	in	r18, 0x02	; 2
    13f2:	29 23       	and	r18, r25
    13f4:	22 b9       	out	0x02, r18	; 2
    13f6:	21 b1       	in	r18, 0x01	; 1
    13f8:	28 2b       	or	r18, r24
    13fa:	21 b9       	out	0x01, r18	; 1
		SET_SCL;
    13fc:	14 9a       	sbi	0x02, 4	; 2
    13fe:	0c 98       	cbi	0x01, 4	; 1
    1400:	04 9b       	sbis	0x00, 4	; 0
    1402:	fe cf       	rjmp	.-4      	; 0x1400 <sw_TWI_write_single_register+0x2bc>
	...
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    140c:	14 98       	cbi	0x02, 4	; 2
    140e:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    1410:	36 fd       	sbrc	r19, 6
    1412:	7c c1       	rjmp	.+760    	; 0x170c <sw_TWI_write_single_register+0x5c8>
		SET_SCL_SHORT;
		nop_2();
	}				
	else
	{
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
    1414:	22 b1       	in	r18, 0x02	; 2
    1416:	29 23       	and	r18, r25
    1418:	22 b9       	out	0x02, r18	; 2
    141a:	21 b1       	in	r18, 0x01	; 1
    141c:	28 2b       	or	r18, r24
    141e:	21 b9       	out	0x01, r18	; 1
		nop_2();
    1420:	00 00       	nop
    1422:	00 00       	nop
		SET_SCL;
    1424:	14 9a       	sbi	0x02, 4	; 2
    1426:	0c 98       	cbi	0x01, 4	; 1
    1428:	04 9b       	sbis	0x00, 4	; 0
    142a:	fe cf       	rjmp	.-4      	; 0x1428 <sw_TWI_write_single_register+0x2e4>
	...
	}		
			
	CLEAR_SCL_SHORT;
    1434:	14 98       	cbi	0x02, 4	; 2
    1436:	0c 9a       	sbi	0x01, 4	; 1
	
	// Acknowledge
	SET_SDA(mask);	// SDA open Collector
    1438:	22 b1       	in	r18, 0x02	; 2
    143a:	28 2b       	or	r18, r24
    143c:	22 b9       	out	0x02, r18	; 2
    143e:	21 b1       	in	r18, 0x01	; 1
    1440:	29 23       	and	r18, r25
    1442:	21 b9       	out	0x01, r18	; 1
	...
	nop_3();
    144c:	00 00       	nop
	SET_SCL;	// Acknowledge	
    144e:	14 9a       	sbi	0x02, 4	; 2
    1450:	0c 98       	cbi	0x01, 4	; 1
    1452:	04 9b       	sbis	0x00, 4	; 0
    1454:	fe cf       	rjmp	.-4      	; 0x1452 <sw_TWI_write_single_register+0x30e>
	...
	CLEAR_SCL_SHORT;
    145e:	14 98       	cbi	0x02, 4	; 2
    1460:	0c 9a       	sbi	0x01, 4	; 1
	nop_2();
    1462:	00 00       	nop
    1464:	00 00       	nop

	// Value
	if ((data & 0b10000000) == 128)
    1466:	47 fd       	sbrc	r20, 7
    1468:	c5 c1       	rjmp	.+906    	; 0x17f4 <sw_TWI_write_single_register+0x6b0>
		SET_SCL_SHORT;
		nop_2();
	}				
	else
	{
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
    146a:	22 b1       	in	r18, 0x02	; 2
    146c:	29 23       	and	r18, r25
    146e:	22 b9       	out	0x02, r18	; 2
    1470:	21 b1       	in	r18, 0x01	; 1
    1472:	28 2b       	or	r18, r24
    1474:	21 b9       	out	0x01, r18	; 1
		SET_SCL;
    1476:	14 9a       	sbi	0x02, 4	; 2
    1478:	0c 98       	cbi	0x01, 4	; 1
    147a:	04 9b       	sbis	0x00, 4	; 0
    147c:	fe cf       	rjmp	.-4      	; 0x147a <sw_TWI_write_single_register+0x336>
	...
	}		
				
	data = data << 1;
	CLEAR_SCL_SHORT;
    1486:	14 98       	cbi	0x02, 4	; 2
    1488:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((data & 0b10000000) == 128)
    148a:	24 2f       	mov	r18, r20
    148c:	22 0f       	add	r18, r18
    148e:	46 fd       	sbrc	r20, 6
    1490:	a3 c1       	rjmp	.+838    	; 0x17d8 <sw_TWI_write_single_register+0x694>
		SET_SCL_SHORT;
		nop_2();
	}				
	else
	{
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
    1492:	32 b1       	in	r19, 0x02	; 2
    1494:	39 23       	and	r19, r25
    1496:	32 b9       	out	0x02, r19	; 2
    1498:	31 b1       	in	r19, 0x01	; 1
    149a:	38 2b       	or	r19, r24
    149c:	31 b9       	out	0x01, r19	; 1
		SET_SCL;
    149e:	14 9a       	sbi	0x02, 4	; 2
    14a0:	0c 98       	cbi	0x01, 4	; 1
    14a2:	04 9b       	sbis	0x00, 4	; 0
    14a4:	fe cf       	rjmp	.-4      	; 0x14a2 <sw_TWI_write_single_register+0x35e>
	...
	}		
				
	data = data << 1;
	CLEAR_SCL_SHORT;
    14ae:	14 98       	cbi	0x02, 4	; 2
    14b0:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((data & 0b10000000) == 128)
    14b2:	32 2f       	mov	r19, r18
    14b4:	33 0f       	add	r19, r19
    14b6:	26 fd       	sbrc	r18, 6
    14b8:	81 c1       	rjmp	.+770    	; 0x17bc <sw_TWI_write_single_register+0x678>
		SET_SCL_SHORT;
		nop_2();
	}				
	else
	{
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
    14ba:	22 b1       	in	r18, 0x02	; 2
    14bc:	29 23       	and	r18, r25
    14be:	22 b9       	out	0x02, r18	; 2
    14c0:	21 b1       	in	r18, 0x01	; 1
    14c2:	28 2b       	or	r18, r24
    14c4:	21 b9       	out	0x01, r18	; 1
		SET_SCL;
    14c6:	14 9a       	sbi	0x02, 4	; 2
    14c8:	0c 98       	cbi	0x01, 4	; 1
    14ca:	04 9b       	sbis	0x00, 4	; 0
    14cc:	fe cf       	rjmp	.-4      	; 0x14ca <sw_TWI_write_single_register+0x386>
	...
	}		
				
	data = data << 1;
	CLEAR_SCL_SHORT;
    14d6:	14 98       	cbi	0x02, 4	; 2
    14d8:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((data & 0b10000000) == 128)
    14da:	23 2f       	mov	r18, r19
    14dc:	22 0f       	add	r18, r18
    14de:	36 fd       	sbrc	r19, 6
    14e0:	5f c1       	rjmp	.+702    	; 0x17a0 <sw_TWI_write_single_register+0x65c>
		SET_SCL_SHORT;
		nop_2();
	}				
	else
	{
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
    14e2:	32 b1       	in	r19, 0x02	; 2
    14e4:	39 23       	and	r19, r25
    14e6:	32 b9       	out	0x02, r19	; 2
    14e8:	31 b1       	in	r19, 0x01	; 1
    14ea:	38 2b       	or	r19, r24
    14ec:	31 b9       	out	0x01, r19	; 1
		SET_SCL;
    14ee:	14 9a       	sbi	0x02, 4	; 2
    14f0:	0c 98       	cbi	0x01, 4	; 1
    14f2:	04 9b       	sbis	0x00, 4	; 0
    14f4:	fe cf       	rjmp	.-4      	; 0x14f2 <sw_TWI_write_single_register+0x3ae>
	...
	}		
				
	data = data << 1;
	CLEAR_SCL_SHORT;
    14fe:	14 98       	cbi	0x02, 4	; 2
    1500:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((data & 0b10000000) == 128)
    1502:	32 2f       	mov	r19, r18
    1504:	33 0f       	add	r19, r19
    1506:	26 fd       	sbrc	r18, 6
    1508:	3d c1       	rjmp	.+634    	; 0x1784 <sw_TWI_write_single_register+0x640>
		SET_SCL_SHORT;
		nop_2();
	}				
	else
	{
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
    150a:	22 b1       	in	r18, 0x02	; 2
    150c:	29 23       	and	r18, r25
    150e:	22 b9       	out	0x02, r18	; 2
    1510:	21 b1       	in	r18, 0x01	; 1
    1512:	28 2b       	or	r18, r24
    1514:	21 b9       	out	0x01, r18	; 1
		SET_SCL;
    1516:	14 9a       	sbi	0x02, 4	; 2
    1518:	0c 98       	cbi	0x01, 4	; 1
    151a:	04 9b       	sbis	0x00, 4	; 0
    151c:	fe cf       	rjmp	.-4      	; 0x151a <sw_TWI_write_single_register+0x3d6>
	...
	}		
				
	data = data << 1;
	CLEAR_SCL_SHORT;
    1526:	14 98       	cbi	0x02, 4	; 2
    1528:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((data & 0b10000000) == 128)
    152a:	23 2f       	mov	r18, r19
    152c:	22 0f       	add	r18, r18
    152e:	36 fd       	sbrc	r19, 6
    1530:	1b c1       	rjmp	.+566    	; 0x1768 <sw_TWI_write_single_register+0x624>
		SET_SCL_SHORT;
		nop_2();
	}				
	else
	{
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
    1532:	32 b1       	in	r19, 0x02	; 2
    1534:	39 23       	and	r19, r25
    1536:	32 b9       	out	0x02, r19	; 2
    1538:	31 b1       	in	r19, 0x01	; 1
    153a:	38 2b       	or	r19, r24
    153c:	31 b9       	out	0x01, r19	; 1
		SET_SCL;
    153e:	14 9a       	sbi	0x02, 4	; 2
    1540:	0c 98       	cbi	0x01, 4	; 1
    1542:	04 9b       	sbis	0x00, 4	; 0
    1544:	fe cf       	rjmp	.-4      	; 0x1542 <sw_TWI_write_single_register+0x3fe>
	...
	}		
				
	data = data << 1;
	CLEAR_SCL_SHORT;
    154e:	14 98       	cbi	0x02, 4	; 2
    1550:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((data & 0b10000000) == 128)
    1552:	32 2f       	mov	r19, r18
    1554:	33 0f       	add	r19, r19
    1556:	26 fd       	sbrc	r18, 6
    1558:	f9 c0       	rjmp	.+498    	; 0x174c <sw_TWI_write_single_register+0x608>
		SET_SCL_SHORT;
		nop_2();
	}				
	else
	{
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
    155a:	22 b1       	in	r18, 0x02	; 2
    155c:	29 23       	and	r18, r25
    155e:	22 b9       	out	0x02, r18	; 2
    1560:	21 b1       	in	r18, 0x01	; 1
    1562:	28 2b       	or	r18, r24
    1564:	21 b9       	out	0x01, r18	; 1
		SET_SCL;
    1566:	14 9a       	sbi	0x02, 4	; 2
    1568:	0c 98       	cbi	0x01, 4	; 1
    156a:	04 9b       	sbis	0x00, 4	; 0
    156c:	fe cf       	rjmp	.-4      	; 0x156a <sw_TWI_write_single_register+0x426>
	...
	}		
				
	data = data << 1;
	CLEAR_SCL_SHORT;
    1576:	14 98       	cbi	0x02, 4	; 2
    1578:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((data & 0b10000000) == 128)
    157a:	36 fd       	sbrc	r19, 6
    157c:	d7 c0       	rjmp	.+430    	; 0x172c <sw_TWI_write_single_register+0x5e8>
		SET_SCL_SHORT;
		nop_2();
	}				
	else
	{
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
    157e:	22 b1       	in	r18, 0x02	; 2
    1580:	29 23       	and	r18, r25
    1582:	22 b9       	out	0x02, r18	; 2
    1584:	21 b1       	in	r18, 0x01	; 1
    1586:	28 2b       	or	r18, r24
    1588:	21 b9       	out	0x01, r18	; 1
		nop_2();
    158a:	00 00       	nop
    158c:	00 00       	nop
		SET_SCL;
    158e:	14 9a       	sbi	0x02, 4	; 2
    1590:	0c 98       	cbi	0x01, 4	; 1
    1592:	04 9b       	sbis	0x00, 4	; 0
    1594:	fe cf       	rjmp	.-4      	; 0x1592 <sw_TWI_write_single_register+0x44e>
	...
	}		
			
	CLEAR_SCL_SHORT;
    159e:	14 98       	cbi	0x02, 4	; 2
    15a0:	0c 9a       	sbi	0x01, 4	; 1
	
	// Acknowledge
	SET_SDA(mask);	// SDA open Collector
    15a2:	22 b1       	in	r18, 0x02	; 2
    15a4:	28 2b       	or	r18, r24
    15a6:	22 b9       	out	0x02, r18	; 2
    15a8:	21 b1       	in	r18, 0x01	; 1
    15aa:	29 23       	and	r18, r25
    15ac:	21 b9       	out	0x01, r18	; 1
	...
	nop_3();
    15b6:	00 00       	nop
	SET_SCL;	// Acknowledge	
    15b8:	14 9a       	sbi	0x02, 4	; 2
    15ba:	0c 98       	cbi	0x01, 4	; 1
    15bc:	04 9b       	sbis	0x00, 4	; 0
    15be:	fe cf       	rjmp	.-4      	; 0x15bc <sw_TWI_write_single_register+0x478>
	...
	CLEAR_SCL;
    15c8:	14 98       	cbi	0x02, 4	; 2
    15ca:	0c 9a       	sbi	0x01, 4	; 1
    15cc:	00 00       	nop
    15ce:	00 00       	nop
    15d0:	00 00       	nop

	// stop
	CLEAR_SDA(mask);	
    15d2:	22 b1       	in	r18, 0x02	; 2
    15d4:	29 23       	and	r18, r25
    15d6:	22 b9       	out	0x02, r18	; 2
    15d8:	21 b1       	in	r18, 0x01	; 1
    15da:	28 2b       	or	r18, r24
    15dc:	21 b9       	out	0x01, r18	; 1
    15de:	00 00       	nop
    15e0:	00 00       	nop
	SET_SCL;
    15e2:	14 9a       	sbi	0x02, 4	; 2
    15e4:	0c 98       	cbi	0x01, 4	; 1
    15e6:	04 9b       	sbis	0x00, 4	; 0
    15e8:	fe cf       	rjmp	.-4      	; 0x15e6 <sw_TWI_write_single_register+0x4a2>
	...
	SET_SDA(mask);
    15f2:	22 b1       	in	r18, 0x02	; 2
    15f4:	28 2b       	or	r18, r24
    15f6:	22 b9       	out	0x02, r18	; 2
    15f8:	81 b1       	in	r24, 0x01	; 1
    15fa:	89 23       	and	r24, r25
    15fc:	81 b9       	out	0x01, r24	; 1
    15fe:	00 00       	nop
    1600:	00 00       	nop
	
#ifdef SW_TWI_BLOCK_INTERRUPT	// see conf_sw_twi.h
	sei();
    1602:	78 94       	sei
#endif
}
    1604:	08 95       	ret
	nop_2();
	
	// Register
	if ((reg & 0b10000000) == 128)
	{
		SET_SDA_SHORT(mask);		// Bit x = "1"
    1606:	22 b1       	in	r18, 0x02	; 2
    1608:	28 2b       	or	r18, r24
    160a:	22 b9       	out	0x02, r18	; 2
    160c:	21 b1       	in	r18, 0x01	; 1
    160e:	29 23       	and	r18, r25
    1610:	21 b9       	out	0x01, r18	; 1
		nop();
    1612:	00 00       	nop
		SET_SCL_SHORT;
    1614:	14 9a       	sbi	0x02, 4	; 2
    1616:	0c 98       	cbi	0x01, 4	; 1
    1618:	04 9b       	sbis	0x00, 4	; 0
    161a:	fe cf       	rjmp	.-4      	; 0x1618 <sw_TWI_write_single_register+0x4d4>
		nop_2();
    161c:	00 00       	nop
    161e:	00 00       	nop
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
		SET_SCL;
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    1620:	14 98       	cbi	0x02, 4	; 2
    1622:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    1624:	26 2f       	mov	r18, r22
    1626:	22 0f       	add	r18, r18
    1628:	66 ff       	sbrs	r22, 6
    162a:	7e ce       	rjmp	.-772    	; 0x1328 <sw_TWI_write_single_register+0x1e4>
	{
		SET_SDA_SHORT(mask);		// Bit x = "1"
    162c:	32 b1       	in	r19, 0x02	; 2
    162e:	38 2b       	or	r19, r24
    1630:	32 b9       	out	0x02, r19	; 2
    1632:	31 b1       	in	r19, 0x01	; 1
    1634:	39 23       	and	r19, r25
    1636:	31 b9       	out	0x01, r19	; 1
		nop();
    1638:	00 00       	nop
		SET_SCL_SHORT;
    163a:	14 9a       	sbi	0x02, 4	; 2
    163c:	0c 98       	cbi	0x01, 4	; 1
    163e:	04 9b       	sbis	0x00, 4	; 0
    1640:	fe cf       	rjmp	.-4      	; 0x163e <sw_TWI_write_single_register+0x4fa>
		nop_2();
    1642:	00 00       	nop
    1644:	00 00       	nop
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
		SET_SCL;
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    1646:	14 98       	cbi	0x02, 4	; 2
    1648:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    164a:	32 2f       	mov	r19, r18
    164c:	33 0f       	add	r19, r19
    164e:	26 ff       	sbrs	r18, 6
    1650:	7f ce       	rjmp	.-770    	; 0x1350 <sw_TWI_write_single_register+0x20c>
	{
		SET_SDA_SHORT(mask);		// Bit x = "1"
    1652:	22 b1       	in	r18, 0x02	; 2
    1654:	28 2b       	or	r18, r24
    1656:	22 b9       	out	0x02, r18	; 2
    1658:	21 b1       	in	r18, 0x01	; 1
    165a:	29 23       	and	r18, r25
    165c:	21 b9       	out	0x01, r18	; 1
		nop();
    165e:	00 00       	nop
		SET_SCL_SHORT;
    1660:	14 9a       	sbi	0x02, 4	; 2
    1662:	0c 98       	cbi	0x01, 4	; 1
    1664:	04 9b       	sbis	0x00, 4	; 0
    1666:	fe cf       	rjmp	.-4      	; 0x1664 <sw_TWI_write_single_register+0x520>
		nop_2();
    1668:	00 00       	nop
    166a:	00 00       	nop
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
		SET_SCL;
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    166c:	14 98       	cbi	0x02, 4	; 2
    166e:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    1670:	23 2f       	mov	r18, r19
    1672:	22 0f       	add	r18, r18
    1674:	36 ff       	sbrs	r19, 6
    1676:	80 ce       	rjmp	.-768    	; 0x1378 <sw_TWI_write_single_register+0x234>
	{
		SET_SDA_SHORT(mask);		// Bit x = "1"
    1678:	32 b1       	in	r19, 0x02	; 2
    167a:	38 2b       	or	r19, r24
    167c:	32 b9       	out	0x02, r19	; 2
    167e:	31 b1       	in	r19, 0x01	; 1
    1680:	39 23       	and	r19, r25
    1682:	31 b9       	out	0x01, r19	; 1
		nop();
    1684:	00 00       	nop
		SET_SCL_SHORT;
    1686:	14 9a       	sbi	0x02, 4	; 2
    1688:	0c 98       	cbi	0x01, 4	; 1
    168a:	04 9b       	sbis	0x00, 4	; 0
    168c:	fe cf       	rjmp	.-4      	; 0x168a <sw_TWI_write_single_register+0x546>
		nop_2();
    168e:	00 00       	nop
    1690:	00 00       	nop
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
		SET_SCL;
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    1692:	14 98       	cbi	0x02, 4	; 2
    1694:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    1696:	32 2f       	mov	r19, r18
    1698:	33 0f       	add	r19, r19
    169a:	26 ff       	sbrs	r18, 6
    169c:	81 ce       	rjmp	.-766    	; 0x13a0 <sw_TWI_write_single_register+0x25c>
	{
		SET_SDA_SHORT(mask);		// Bit x = "1"
    169e:	22 b1       	in	r18, 0x02	; 2
    16a0:	28 2b       	or	r18, r24
    16a2:	22 b9       	out	0x02, r18	; 2
    16a4:	21 b1       	in	r18, 0x01	; 1
    16a6:	29 23       	and	r18, r25
    16a8:	21 b9       	out	0x01, r18	; 1
		nop();
    16aa:	00 00       	nop
		SET_SCL_SHORT;
    16ac:	14 9a       	sbi	0x02, 4	; 2
    16ae:	0c 98       	cbi	0x01, 4	; 1
    16b0:	04 9b       	sbis	0x00, 4	; 0
    16b2:	fe cf       	rjmp	.-4      	; 0x16b0 <sw_TWI_write_single_register+0x56c>
		nop_2();
    16b4:	00 00       	nop
    16b6:	00 00       	nop
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
		SET_SCL;
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    16b8:	14 98       	cbi	0x02, 4	; 2
    16ba:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    16bc:	23 2f       	mov	r18, r19
    16be:	22 0f       	add	r18, r18
    16c0:	36 ff       	sbrs	r19, 6
    16c2:	82 ce       	rjmp	.-764    	; 0x13c8 <sw_TWI_write_single_register+0x284>
	{
		SET_SDA_SHORT(mask);		// Bit x = "1"
    16c4:	32 b1       	in	r19, 0x02	; 2
    16c6:	38 2b       	or	r19, r24
    16c8:	32 b9       	out	0x02, r19	; 2
    16ca:	31 b1       	in	r19, 0x01	; 1
    16cc:	39 23       	and	r19, r25
    16ce:	31 b9       	out	0x01, r19	; 1
		nop();
    16d0:	00 00       	nop
		SET_SCL_SHORT;
    16d2:	14 9a       	sbi	0x02, 4	; 2
    16d4:	0c 98       	cbi	0x01, 4	; 1
    16d6:	04 9b       	sbis	0x00, 4	; 0
    16d8:	fe cf       	rjmp	.-4      	; 0x16d6 <sw_TWI_write_single_register+0x592>
		nop_2();
    16da:	00 00       	nop
    16dc:	00 00       	nop
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
		SET_SCL;
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    16de:	14 98       	cbi	0x02, 4	; 2
    16e0:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    16e2:	32 2f       	mov	r19, r18
    16e4:	33 0f       	add	r19, r19
    16e6:	26 ff       	sbrs	r18, 6
    16e8:	83 ce       	rjmp	.-762    	; 0x13f0 <sw_TWI_write_single_register+0x2ac>
	{
		SET_SDA_SHORT(mask);		// Bit x = "1"
    16ea:	22 b1       	in	r18, 0x02	; 2
    16ec:	28 2b       	or	r18, r24
    16ee:	22 b9       	out	0x02, r18	; 2
    16f0:	21 b1       	in	r18, 0x01	; 1
    16f2:	29 23       	and	r18, r25
    16f4:	21 b9       	out	0x01, r18	; 1
		nop();
    16f6:	00 00       	nop
		SET_SCL_SHORT;
    16f8:	14 9a       	sbi	0x02, 4	; 2
    16fa:	0c 98       	cbi	0x01, 4	; 1
    16fc:	04 9b       	sbis	0x00, 4	; 0
    16fe:	fe cf       	rjmp	.-4      	; 0x16fc <sw_TWI_write_single_register+0x5b8>
		nop_2();
    1700:	00 00       	nop
    1702:	00 00       	nop
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
		SET_SCL;
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    1704:	14 98       	cbi	0x02, 4	; 2
    1706:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    1708:	36 ff       	sbrs	r19, 6
    170a:	84 ce       	rjmp	.-760    	; 0x1414 <sw_TWI_write_single_register+0x2d0>
	{
		SET_SDA_SHORT(mask);		// Bit x = "1"
    170c:	22 b1       	in	r18, 0x02	; 2
    170e:	28 2b       	or	r18, r24
    1710:	22 b9       	out	0x02, r18	; 2
    1712:	21 b1       	in	r18, 0x01	; 1
    1714:	29 23       	and	r18, r25
    1716:	21 b9       	out	0x01, r18	; 1
		nop_3();
    1718:	00 00       	nop
    171a:	00 00       	nop
    171c:	00 00       	nop
		SET_SCL_SHORT;
    171e:	14 9a       	sbi	0x02, 4	; 2
    1720:	0c 98       	cbi	0x01, 4	; 1
    1722:	04 9b       	sbis	0x00, 4	; 0
    1724:	fe cf       	rjmp	.-4      	; 0x1722 <sw_TWI_write_single_register+0x5de>
		nop_2();
    1726:	00 00       	nop
    1728:	00 00       	nop
    172a:	84 ce       	rjmp	.-760    	; 0x1434 <sw_TWI_write_single_register+0x2f0>
	data = data << 1;
	CLEAR_SCL_SHORT;
	
	if ((data & 0b10000000) == 128)
	{
		SET_SDA_SHORT(mask);		// Bit x = "1"
    172c:	22 b1       	in	r18, 0x02	; 2
    172e:	28 2b       	or	r18, r24
    1730:	22 b9       	out	0x02, r18	; 2
    1732:	21 b1       	in	r18, 0x01	; 1
    1734:	29 23       	and	r18, r25
    1736:	21 b9       	out	0x01, r18	; 1
		nop_3();
    1738:	00 00       	nop
    173a:	00 00       	nop
    173c:	00 00       	nop
		SET_SCL_SHORT;
    173e:	14 9a       	sbi	0x02, 4	; 2
    1740:	0c 98       	cbi	0x01, 4	; 1
    1742:	04 9b       	sbis	0x00, 4	; 0
    1744:	fe cf       	rjmp	.-4      	; 0x1742 <sw_TWI_write_single_register+0x5fe>
		nop_2();
    1746:	00 00       	nop
    1748:	00 00       	nop
    174a:	29 cf       	rjmp	.-430    	; 0x159e <sw_TWI_write_single_register+0x45a>
	data = data << 1;
	CLEAR_SCL_SHORT;
	
	if ((data & 0b10000000) == 128)
	{
		SET_SDA_SHORT(mask);		// Bit x = "1"
    174c:	22 b1       	in	r18, 0x02	; 2
    174e:	28 2b       	or	r18, r24
    1750:	22 b9       	out	0x02, r18	; 2
    1752:	21 b1       	in	r18, 0x01	; 1
    1754:	29 23       	and	r18, r25
    1756:	21 b9       	out	0x01, r18	; 1
		nop();
    1758:	00 00       	nop
		SET_SCL_SHORT;
    175a:	14 9a       	sbi	0x02, 4	; 2
    175c:	0c 98       	cbi	0x01, 4	; 1
    175e:	04 9b       	sbis	0x00, 4	; 0
    1760:	fe cf       	rjmp	.-4      	; 0x175e <sw_TWI_write_single_register+0x61a>
		nop_2();
    1762:	00 00       	nop
    1764:	00 00       	nop
    1766:	07 cf       	rjmp	.-498    	; 0x1576 <sw_TWI_write_single_register+0x432>
	data = data << 1;
	CLEAR_SCL_SHORT;
	
	if ((data & 0b10000000) == 128)
	{
		SET_SDA_SHORT(mask);		// Bit x = "1"
    1768:	32 b1       	in	r19, 0x02	; 2
    176a:	38 2b       	or	r19, r24
    176c:	32 b9       	out	0x02, r19	; 2
    176e:	31 b1       	in	r19, 0x01	; 1
    1770:	39 23       	and	r19, r25
    1772:	31 b9       	out	0x01, r19	; 1
		nop();
    1774:	00 00       	nop
		SET_SCL_SHORT;
    1776:	14 9a       	sbi	0x02, 4	; 2
    1778:	0c 98       	cbi	0x01, 4	; 1
    177a:	04 9b       	sbis	0x00, 4	; 0
    177c:	fe cf       	rjmp	.-4      	; 0x177a <sw_TWI_write_single_register+0x636>
		nop_2();
    177e:	00 00       	nop
    1780:	00 00       	nop
    1782:	e5 ce       	rjmp	.-566    	; 0x154e <sw_TWI_write_single_register+0x40a>
	data = data << 1;
	CLEAR_SCL_SHORT;
	
	if ((data & 0b10000000) == 128)
	{
		SET_SDA_SHORT(mask);		// Bit x = "1"
    1784:	22 b1       	in	r18, 0x02	; 2
    1786:	28 2b       	or	r18, r24
    1788:	22 b9       	out	0x02, r18	; 2
    178a:	21 b1       	in	r18, 0x01	; 1
    178c:	29 23       	and	r18, r25
    178e:	21 b9       	out	0x01, r18	; 1
		nop();
    1790:	00 00       	nop
		SET_SCL_SHORT;
    1792:	14 9a       	sbi	0x02, 4	; 2
    1794:	0c 98       	cbi	0x01, 4	; 1
    1796:	04 9b       	sbis	0x00, 4	; 0
    1798:	fe cf       	rjmp	.-4      	; 0x1796 <sw_TWI_write_single_register+0x652>
		nop_2();
    179a:	00 00       	nop
    179c:	00 00       	nop
    179e:	c3 ce       	rjmp	.-634    	; 0x1526 <sw_TWI_write_single_register+0x3e2>
	data = data << 1;
	CLEAR_SCL_SHORT;
	
	if ((data & 0b10000000) == 128)
	{
		SET_SDA_SHORT(mask);		// Bit x = "1"
    17a0:	32 b1       	in	r19, 0x02	; 2
    17a2:	38 2b       	or	r19, r24
    17a4:	32 b9       	out	0x02, r19	; 2
    17a6:	31 b1       	in	r19, 0x01	; 1
    17a8:	39 23       	and	r19, r25
    17aa:	31 b9       	out	0x01, r19	; 1
		nop();
    17ac:	00 00       	nop
		SET_SCL_SHORT;
    17ae:	14 9a       	sbi	0x02, 4	; 2
    17b0:	0c 98       	cbi	0x01, 4	; 1
    17b2:	04 9b       	sbis	0x00, 4	; 0
    17b4:	fe cf       	rjmp	.-4      	; 0x17b2 <sw_TWI_write_single_register+0x66e>
		nop_2();
    17b6:	00 00       	nop
    17b8:	00 00       	nop
    17ba:	a1 ce       	rjmp	.-702    	; 0x14fe <sw_TWI_write_single_register+0x3ba>
	data = data << 1;
	CLEAR_SCL_SHORT;
	
	if ((data & 0b10000000) == 128)
	{
		SET_SDA_SHORT(mask);		// Bit x = "1"
    17bc:	22 b1       	in	r18, 0x02	; 2
    17be:	28 2b       	or	r18, r24
    17c0:	22 b9       	out	0x02, r18	; 2
    17c2:	21 b1       	in	r18, 0x01	; 1
    17c4:	29 23       	and	r18, r25
    17c6:	21 b9       	out	0x01, r18	; 1
		nop();
    17c8:	00 00       	nop
		SET_SCL_SHORT;
    17ca:	14 9a       	sbi	0x02, 4	; 2
    17cc:	0c 98       	cbi	0x01, 4	; 1
    17ce:	04 9b       	sbis	0x00, 4	; 0
    17d0:	fe cf       	rjmp	.-4      	; 0x17ce <sw_TWI_write_single_register+0x68a>
		nop_2();
    17d2:	00 00       	nop
    17d4:	00 00       	nop
    17d6:	7f ce       	rjmp	.-770    	; 0x14d6 <sw_TWI_write_single_register+0x392>
	data = data << 1;
	CLEAR_SCL_SHORT;
	
	if ((data & 0b10000000) == 128)
	{
		SET_SDA_SHORT(mask);		// Bit x = "1"
    17d8:	32 b1       	in	r19, 0x02	; 2
    17da:	38 2b       	or	r19, r24
    17dc:	32 b9       	out	0x02, r19	; 2
    17de:	31 b1       	in	r19, 0x01	; 1
    17e0:	39 23       	and	r19, r25
    17e2:	31 b9       	out	0x01, r19	; 1
		nop();
    17e4:	00 00       	nop
		SET_SCL_SHORT;
    17e6:	14 9a       	sbi	0x02, 4	; 2
    17e8:	0c 98       	cbi	0x01, 4	; 1
    17ea:	04 9b       	sbis	0x00, 4	; 0
    17ec:	fe cf       	rjmp	.-4      	; 0x17ea <sw_TWI_write_single_register+0x6a6>
		nop_2();
    17ee:	00 00       	nop
    17f0:	00 00       	nop
    17f2:	5d ce       	rjmp	.-838    	; 0x14ae <sw_TWI_write_single_register+0x36a>
	nop_2();

	// Value
	if ((data & 0b10000000) == 128)
	{
		SET_SDA_SHORT(mask);		// Bit x = "1"
    17f4:	22 b1       	in	r18, 0x02	; 2
    17f6:	28 2b       	or	r18, r24
    17f8:	22 b9       	out	0x02, r18	; 2
    17fa:	21 b1       	in	r18, 0x01	; 1
    17fc:	29 23       	and	r18, r25
    17fe:	21 b9       	out	0x01, r18	; 1
		nop();
    1800:	00 00       	nop
		SET_SCL_SHORT;
    1802:	14 9a       	sbi	0x02, 4	; 2
    1804:	0c 98       	cbi	0x01, 4	; 1
    1806:	04 9b       	sbis	0x00, 4	; 0
    1808:	fe cf       	rjmp	.-4      	; 0x1806 <sw_TWI_write_single_register+0x6c2>
		nop_2();
    180a:	00 00       	nop
    180c:	00 00       	nop
    180e:	3b ce       	rjmp	.-906    	; 0x1486 <sw_TWI_write_single_register+0x342>

00001810 <sw_TWI_read_single_register>:
	sei();
#endif
}

void sw_TWI_read_single_register(uint8_t mask, uint8_t reg, uint8_t* data)
{
    1810:	df 93       	push	r29
    1812:	cf 93       	push	r28
    1814:	cd b7       	in	r28, 0x3d	; 61
    1816:	de b7       	in	r29, 0x3e	; 62
    1818:	28 97       	sbiw	r28, 0x08	; 8
    181a:	0f b6       	in	r0, 0x3f	; 63
    181c:	f8 94       	cli
    181e:	de bf       	out	0x3e, r29	; 62
    1820:	0f be       	out	0x3f, r0	; 63
    1822:	cd bf       	out	0x3d, r28	; 61
    1824:	fa 01       	movw	r30, r20
	uint8_t x = 0;
	uint8_t received_data[8];
	uint8_t help = 0;
	
#ifdef SW_TWI_BLOCK_INTERRUPT	// see conf_sw_twi.h
	cli();
    1826:	f8 94       	cli
#endif
	
	// bus idle
	SET_SDA(mask);
    1828:	92 b1       	in	r25, 0x02	; 2
    182a:	98 2b       	or	r25, r24
    182c:	92 b9       	out	0x02, r25	; 2
    182e:	21 b1       	in	r18, 0x01	; 1
    1830:	98 2f       	mov	r25, r24
    1832:	90 95       	com	r25
    1834:	29 23       	and	r18, r25
    1836:	21 b9       	out	0x01, r18	; 1
    1838:	00 00       	nop
    183a:	00 00       	nop
	SET_SCL;
    183c:	14 9a       	sbi	0x02, 4	; 2
    183e:	0c 98       	cbi	0x01, 4	; 1
    1840:	04 9b       	sbis	0x00, 4	; 0
    1842:	fe cf       	rjmp	.-4      	; 0x1840 <sw_TWI_read_single_register+0x30>
	...

	// start
	CLEAR_SDA(mask);
    184c:	22 b1       	in	r18, 0x02	; 2
    184e:	29 23       	and	r18, r25
    1850:	22 b9       	out	0x02, r18	; 2
    1852:	21 b1       	in	r18, 0x01	; 1
    1854:	28 2b       	or	r18, r24
    1856:	21 b9       	out	0x01, r18	; 1
    1858:	00 00       	nop
    185a:	00 00       	nop
	CLEAR_SCL;
    185c:	14 98       	cbi	0x02, 4	; 2
    185e:	0c 9a       	sbi	0x01, 4	; 1
    1860:	00 00       	nop
    1862:	00 00       	nop
    1864:	00 00       	nop

	// Address
	SET_SDA(mask); // Bit 7 = "1"
    1866:	22 b1       	in	r18, 0x02	; 2
    1868:	28 2b       	or	r18, r24
    186a:	22 b9       	out	0x02, r18	; 2
    186c:	21 b1       	in	r18, 0x01	; 1
    186e:	29 23       	and	r18, r25
    1870:	21 b9       	out	0x01, r18	; 1
    1872:	00 00       	nop
    1874:	00 00       	nop
	SET_SCL;
    1876:	14 9a       	sbi	0x02, 4	; 2
    1878:	0c 98       	cbi	0x01, 4	; 1
    187a:	04 9b       	sbis	0x00, 4	; 0
    187c:	fe cf       	rjmp	.-4      	; 0x187a <sw_TWI_read_single_register+0x6a>
	...
	CLEAR_SCL;
    1886:	14 98       	cbi	0x02, 4	; 2
    1888:	0c 9a       	sbi	0x01, 4	; 1
    188a:	00 00       	nop
    188c:	00 00       	nop
    188e:	00 00       	nop
	CLEAR_SDA(mask); // Bit 6 = "0"
    1890:	22 b1       	in	r18, 0x02	; 2
    1892:	29 23       	and	r18, r25
    1894:	22 b9       	out	0x02, r18	; 2
    1896:	21 b1       	in	r18, 0x01	; 1
    1898:	28 2b       	or	r18, r24
    189a:	21 b9       	out	0x01, r18	; 1
    189c:	00 00       	nop
    189e:	00 00       	nop
	SET_SCL;
    18a0:	14 9a       	sbi	0x02, 4	; 2
    18a2:	0c 98       	cbi	0x01, 4	; 1
    18a4:	04 9b       	sbis	0x00, 4	; 0
    18a6:	fe cf       	rjmp	.-4      	; 0x18a4 <sw_TWI_read_single_register+0x94>
	...
	CLEAR_SCL;
    18b0:	14 98       	cbi	0x02, 4	; 2
    18b2:	0c 9a       	sbi	0x01, 4	; 1
    18b4:	00 00       	nop
    18b6:	00 00       	nop
    18b8:	00 00       	nop
	CLEAR_SDA(mask); // Bit 5 = "0"
    18ba:	22 b1       	in	r18, 0x02	; 2
    18bc:	29 23       	and	r18, r25
    18be:	22 b9       	out	0x02, r18	; 2
    18c0:	21 b1       	in	r18, 0x01	; 1
    18c2:	28 2b       	or	r18, r24
    18c4:	21 b9       	out	0x01, r18	; 1
    18c6:	00 00       	nop
    18c8:	00 00       	nop
	SET_SCL;
    18ca:	14 9a       	sbi	0x02, 4	; 2
    18cc:	0c 98       	cbi	0x01, 4	; 1
    18ce:	04 9b       	sbis	0x00, 4	; 0
    18d0:	fe cf       	rjmp	.-4      	; 0x18ce <sw_TWI_read_single_register+0xbe>
	...
	CLEAR_SCL;
    18da:	14 98       	cbi	0x02, 4	; 2
    18dc:	0c 9a       	sbi	0x01, 4	; 1
    18de:	00 00       	nop
    18e0:	00 00       	nop
    18e2:	00 00       	nop
	SET_SDA(mask); // Bit 4 = "1"
    18e4:	22 b1       	in	r18, 0x02	; 2
    18e6:	28 2b       	or	r18, r24
    18e8:	22 b9       	out	0x02, r18	; 2
    18ea:	21 b1       	in	r18, 0x01	; 1
    18ec:	29 23       	and	r18, r25
    18ee:	21 b9       	out	0x01, r18	; 1
    18f0:	00 00       	nop
    18f2:	00 00       	nop
	SET_SCL;
    18f4:	14 9a       	sbi	0x02, 4	; 2
    18f6:	0c 98       	cbi	0x01, 4	; 1
    18f8:	04 9b       	sbis	0x00, 4	; 0
    18fa:	fe cf       	rjmp	.-4      	; 0x18f8 <sw_TWI_read_single_register+0xe8>
	...
	CLEAR_SCL;
    1904:	14 98       	cbi	0x02, 4	; 2
    1906:	0c 9a       	sbi	0x01, 4	; 1
    1908:	00 00       	nop
    190a:	00 00       	nop
    190c:	00 00       	nop
	CLEAR_SDA(mask); // Bit 3 = "0"
    190e:	22 b1       	in	r18, 0x02	; 2
    1910:	29 23       	and	r18, r25
    1912:	22 b9       	out	0x02, r18	; 2
    1914:	21 b1       	in	r18, 0x01	; 1
    1916:	28 2b       	or	r18, r24
    1918:	21 b9       	out	0x01, r18	; 1
    191a:	00 00       	nop
    191c:	00 00       	nop
	SET_SCL;
    191e:	14 9a       	sbi	0x02, 4	; 2
    1920:	0c 98       	cbi	0x01, 4	; 1
    1922:	04 9b       	sbis	0x00, 4	; 0
    1924:	fe cf       	rjmp	.-4      	; 0x1922 <sw_TWI_read_single_register+0x112>
	...
	CLEAR_SCL;
    192e:	14 98       	cbi	0x02, 4	; 2
    1930:	0c 9a       	sbi	0x01, 4	; 1
    1932:	00 00       	nop
    1934:	00 00       	nop
    1936:	00 00       	nop
	CLEAR_SDA(mask); // Bit 2 = "0"
    1938:	22 b1       	in	r18, 0x02	; 2
    193a:	29 23       	and	r18, r25
    193c:	22 b9       	out	0x02, r18	; 2
    193e:	21 b1       	in	r18, 0x01	; 1
    1940:	28 2b       	or	r18, r24
    1942:	21 b9       	out	0x01, r18	; 1
    1944:	00 00       	nop
    1946:	00 00       	nop
	SET_SCL;
    1948:	14 9a       	sbi	0x02, 4	; 2
    194a:	0c 98       	cbi	0x01, 4	; 1
    194c:	04 9b       	sbis	0x00, 4	; 0
    194e:	fe cf       	rjmp	.-4      	; 0x194c <sw_TWI_read_single_register+0x13c>
	...
	CLEAR_SCL;
    1958:	14 98       	cbi	0x02, 4	; 2
    195a:	0c 9a       	sbi	0x01, 4	; 1
    195c:	00 00       	nop
    195e:	00 00       	nop
    1960:	00 00       	nop
	CLEAR_SDA(mask); // Bit 1 = "0"
    1962:	22 b1       	in	r18, 0x02	; 2
    1964:	29 23       	and	r18, r25
    1966:	22 b9       	out	0x02, r18	; 2
    1968:	21 b1       	in	r18, 0x01	; 1
    196a:	28 2b       	or	r18, r24
    196c:	21 b9       	out	0x01, r18	; 1
    196e:	00 00       	nop
    1970:	00 00       	nop
	SET_SCL;
    1972:	14 9a       	sbi	0x02, 4	; 2
    1974:	0c 98       	cbi	0x01, 4	; 1
    1976:	04 9b       	sbis	0x00, 4	; 0
    1978:	fe cf       	rjmp	.-4      	; 0x1976 <sw_TWI_read_single_register+0x166>
	...
	CLEAR_SCL;
    1982:	14 98       	cbi	0x02, 4	; 2
    1984:	0c 9a       	sbi	0x01, 4	; 1
    1986:	00 00       	nop
    1988:	00 00       	nop
    198a:	00 00       	nop
	CLEAR_SDA(mask); // Bit 0 = "0"	write register
    198c:	22 b1       	in	r18, 0x02	; 2
    198e:	29 23       	and	r18, r25
    1990:	22 b9       	out	0x02, r18	; 2
    1992:	21 b1       	in	r18, 0x01	; 1
    1994:	28 2b       	or	r18, r24
    1996:	21 b9       	out	0x01, r18	; 1
    1998:	00 00       	nop
    199a:	00 00       	nop
	SET_SCL;
    199c:	14 9a       	sbi	0x02, 4	; 2
    199e:	0c 98       	cbi	0x01, 4	; 1
    19a0:	04 9b       	sbis	0x00, 4	; 0
    19a2:	fe cf       	rjmp	.-4      	; 0x19a0 <sw_TWI_read_single_register+0x190>
	...
	CLEAR_SCL;
    19ac:	14 98       	cbi	0x02, 4	; 2
    19ae:	0c 9a       	sbi	0x01, 4	; 1
    19b0:	00 00       	nop
    19b2:	00 00       	nop
    19b4:	00 00       	nop

	// Acknowledge
	SET_SDA(mask);	// SDA open Collector
    19b6:	22 b1       	in	r18, 0x02	; 2
    19b8:	28 2b       	or	r18, r24
    19ba:	22 b9       	out	0x02, r18	; 2
    19bc:	21 b1       	in	r18, 0x01	; 1
    19be:	29 23       	and	r18, r25
    19c0:	21 b9       	out	0x01, r18	; 1
    19c2:	00 00       	nop
    19c4:	00 00       	nop
	SET_SCL;	// Acknowledge	
    19c6:	14 9a       	sbi	0x02, 4	; 2
    19c8:	0c 98       	cbi	0x01, 4	; 1
    19ca:	04 9b       	sbis	0x00, 4	; 0
    19cc:	fe cf       	rjmp	.-4      	; 0x19ca <sw_TWI_read_single_register+0x1ba>
	...
	CLEAR_SCL_SHORT;
    19d6:	14 98       	cbi	0x02, 4	; 2
    19d8:	0c 9a       	sbi	0x01, 4	; 1
	nop_2();
    19da:	00 00       	nop
    19dc:	00 00       	nop
	
	// Register
	if ((reg & 0b10000000) == 128)
    19de:	67 fd       	sbrc	r22, 7
    19e0:	0c c3       	rjmp	.+1560   	; 0x1ffa <sw_TWI_read_single_register+0x7ea>
		SET_SCL_SHORT;
		nop_2();
	}				
	else
	{
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
    19e2:	22 b1       	in	r18, 0x02	; 2
    19e4:	29 23       	and	r18, r25
    19e6:	22 b9       	out	0x02, r18	; 2
    19e8:	21 b1       	in	r18, 0x01	; 1
    19ea:	28 2b       	or	r18, r24
    19ec:	21 b9       	out	0x01, r18	; 1
		SET_SCL;
    19ee:	14 9a       	sbi	0x02, 4	; 2
    19f0:	0c 98       	cbi	0x01, 4	; 1
    19f2:	04 9b       	sbis	0x00, 4	; 0
    19f4:	fe cf       	rjmp	.-4      	; 0x19f2 <sw_TWI_read_single_register+0x1e2>
	...
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    19fe:	14 98       	cbi	0x02, 4	; 2
    1a00:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    1a02:	26 2f       	mov	r18, r22
    1a04:	22 0f       	add	r18, r18
    1a06:	66 fd       	sbrc	r22, 6
    1a08:	0b c3       	rjmp	.+1558   	; 0x2020 <sw_TWI_read_single_register+0x810>
		SET_SCL_SHORT;
		nop_2();
	}				
	else
	{
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
    1a0a:	32 b1       	in	r19, 0x02	; 2
    1a0c:	39 23       	and	r19, r25
    1a0e:	32 b9       	out	0x02, r19	; 2
    1a10:	31 b1       	in	r19, 0x01	; 1
    1a12:	38 2b       	or	r19, r24
    1a14:	31 b9       	out	0x01, r19	; 1
		SET_SCL;
    1a16:	14 9a       	sbi	0x02, 4	; 2
    1a18:	0c 98       	cbi	0x01, 4	; 1
    1a1a:	04 9b       	sbis	0x00, 4	; 0
    1a1c:	fe cf       	rjmp	.-4      	; 0x1a1a <sw_TWI_read_single_register+0x20a>
	...
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    1a26:	14 98       	cbi	0x02, 4	; 2
    1a28:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    1a2a:	32 2f       	mov	r19, r18
    1a2c:	33 0f       	add	r19, r19
    1a2e:	26 fd       	sbrc	r18, 6
    1a30:	0a c3       	rjmp	.+1556   	; 0x2046 <sw_TWI_read_single_register+0x836>
		SET_SCL_SHORT;
		nop_2();
	}				
	else
	{
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
    1a32:	22 b1       	in	r18, 0x02	; 2
    1a34:	29 23       	and	r18, r25
    1a36:	22 b9       	out	0x02, r18	; 2
    1a38:	21 b1       	in	r18, 0x01	; 1
    1a3a:	28 2b       	or	r18, r24
    1a3c:	21 b9       	out	0x01, r18	; 1
		SET_SCL;
    1a3e:	14 9a       	sbi	0x02, 4	; 2
    1a40:	0c 98       	cbi	0x01, 4	; 1
    1a42:	04 9b       	sbis	0x00, 4	; 0
    1a44:	fe cf       	rjmp	.-4      	; 0x1a42 <sw_TWI_read_single_register+0x232>
	...
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    1a4e:	14 98       	cbi	0x02, 4	; 2
    1a50:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    1a52:	23 2f       	mov	r18, r19
    1a54:	22 0f       	add	r18, r18
    1a56:	36 fd       	sbrc	r19, 6
    1a58:	09 c3       	rjmp	.+1554   	; 0x206c <sw_TWI_read_single_register+0x85c>
		SET_SCL_SHORT;
		nop_2();
	}				
	else
	{
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
    1a5a:	32 b1       	in	r19, 0x02	; 2
    1a5c:	39 23       	and	r19, r25
    1a5e:	32 b9       	out	0x02, r19	; 2
    1a60:	31 b1       	in	r19, 0x01	; 1
    1a62:	38 2b       	or	r19, r24
    1a64:	31 b9       	out	0x01, r19	; 1
		SET_SCL;
    1a66:	14 9a       	sbi	0x02, 4	; 2
    1a68:	0c 98       	cbi	0x01, 4	; 1
    1a6a:	04 9b       	sbis	0x00, 4	; 0
    1a6c:	fe cf       	rjmp	.-4      	; 0x1a6a <sw_TWI_read_single_register+0x25a>
	...
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    1a76:	14 98       	cbi	0x02, 4	; 2
    1a78:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    1a7a:	32 2f       	mov	r19, r18
    1a7c:	33 0f       	add	r19, r19
    1a7e:	26 fd       	sbrc	r18, 6
    1a80:	08 c3       	rjmp	.+1552   	; 0x2092 <sw_TWI_read_single_register+0x882>
		SET_SCL_SHORT;
		nop_2();
	}				
	else
	{
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
    1a82:	22 b1       	in	r18, 0x02	; 2
    1a84:	29 23       	and	r18, r25
    1a86:	22 b9       	out	0x02, r18	; 2
    1a88:	21 b1       	in	r18, 0x01	; 1
    1a8a:	28 2b       	or	r18, r24
    1a8c:	21 b9       	out	0x01, r18	; 1
		SET_SCL;
    1a8e:	14 9a       	sbi	0x02, 4	; 2
    1a90:	0c 98       	cbi	0x01, 4	; 1
    1a92:	04 9b       	sbis	0x00, 4	; 0
    1a94:	fe cf       	rjmp	.-4      	; 0x1a92 <sw_TWI_read_single_register+0x282>
	...
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    1a9e:	14 98       	cbi	0x02, 4	; 2
    1aa0:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    1aa2:	23 2f       	mov	r18, r19
    1aa4:	22 0f       	add	r18, r18
    1aa6:	36 fd       	sbrc	r19, 6
    1aa8:	07 c3       	rjmp	.+1550   	; 0x20b8 <sw_TWI_read_single_register+0x8a8>
		SET_SCL_SHORT;
		nop_2();
	}				
	else
	{
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
    1aaa:	32 b1       	in	r19, 0x02	; 2
    1aac:	39 23       	and	r19, r25
    1aae:	32 b9       	out	0x02, r19	; 2
    1ab0:	31 b1       	in	r19, 0x01	; 1
    1ab2:	38 2b       	or	r19, r24
    1ab4:	31 b9       	out	0x01, r19	; 1
		SET_SCL;
    1ab6:	14 9a       	sbi	0x02, 4	; 2
    1ab8:	0c 98       	cbi	0x01, 4	; 1
    1aba:	04 9b       	sbis	0x00, 4	; 0
    1abc:	fe cf       	rjmp	.-4      	; 0x1aba <sw_TWI_read_single_register+0x2aa>
	...
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    1ac6:	14 98       	cbi	0x02, 4	; 2
    1ac8:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    1aca:	32 2f       	mov	r19, r18
    1acc:	33 0f       	add	r19, r19
    1ace:	26 fd       	sbrc	r18, 6
    1ad0:	06 c3       	rjmp	.+1548   	; 0x20de <sw_TWI_read_single_register+0x8ce>
		SET_SCL_SHORT;
		nop_2();
	}				
	else
	{
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
    1ad2:	22 b1       	in	r18, 0x02	; 2
    1ad4:	29 23       	and	r18, r25
    1ad6:	22 b9       	out	0x02, r18	; 2
    1ad8:	21 b1       	in	r18, 0x01	; 1
    1ada:	28 2b       	or	r18, r24
    1adc:	21 b9       	out	0x01, r18	; 1
		SET_SCL;
    1ade:	14 9a       	sbi	0x02, 4	; 2
    1ae0:	0c 98       	cbi	0x01, 4	; 1
    1ae2:	04 9b       	sbis	0x00, 4	; 0
    1ae4:	fe cf       	rjmp	.-4      	; 0x1ae2 <sw_TWI_read_single_register+0x2d2>
	...
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    1aee:	14 98       	cbi	0x02, 4	; 2
    1af0:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    1af2:	36 fd       	sbrc	r19, 6
    1af4:	05 c3       	rjmp	.+1546   	; 0x2100 <sw_TWI_read_single_register+0x8f0>
		SET_SCL_SHORT;
		nop_2();
	}				
	else
	{
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
    1af6:	22 b1       	in	r18, 0x02	; 2
    1af8:	29 23       	and	r18, r25
    1afa:	22 b9       	out	0x02, r18	; 2
    1afc:	21 b1       	in	r18, 0x01	; 1
    1afe:	28 2b       	or	r18, r24
    1b00:	21 b9       	out	0x01, r18	; 1
		nop_2();
    1b02:	00 00       	nop
    1b04:	00 00       	nop
		SET_SCL;
    1b06:	14 9a       	sbi	0x02, 4	; 2
    1b08:	0c 98       	cbi	0x01, 4	; 1
    1b0a:	04 9b       	sbis	0x00, 4	; 0
    1b0c:	fe cf       	rjmp	.-4      	; 0x1b0a <sw_TWI_read_single_register+0x2fa>
	...
	}		
			
	CLEAR_SCL_SHORT;
    1b16:	14 98       	cbi	0x02, 4	; 2
    1b18:	0c 9a       	sbi	0x01, 4	; 1
	
	// Acknowledge
	SET_SDA(mask);	// SDA open Collector
    1b1a:	22 b1       	in	r18, 0x02	; 2
    1b1c:	28 2b       	or	r18, r24
    1b1e:	22 b9       	out	0x02, r18	; 2
    1b20:	21 b1       	in	r18, 0x01	; 1
    1b22:	29 23       	and	r18, r25
    1b24:	21 b9       	out	0x01, r18	; 1
	...
	nop_3();
    1b2e:	00 00       	nop
	SET_SCL;	// Acknowledge	
    1b30:	14 9a       	sbi	0x02, 4	; 2
    1b32:	0c 98       	cbi	0x01, 4	; 1
    1b34:	04 9b       	sbis	0x00, 4	; 0
    1b36:	fe cf       	rjmp	.-4      	; 0x1b34 <sw_TWI_read_single_register+0x324>
	...
	CLEAR_SCL_SHORT;
    1b40:	14 98       	cbi	0x02, 4	; 2
    1b42:	0c 9a       	sbi	0x01, 4	; 1
	nop_3();
    1b44:	00 00       	nop
    1b46:	00 00       	nop
    1b48:	00 00       	nop
	
	// Restart
	SET_SDA(mask);
    1b4a:	22 b1       	in	r18, 0x02	; 2
    1b4c:	28 2b       	or	r18, r24
    1b4e:	22 b9       	out	0x02, r18	; 2
    1b50:	21 b1       	in	r18, 0x01	; 1
    1b52:	29 23       	and	r18, r25
    1b54:	21 b9       	out	0x01, r18	; 1
    1b56:	00 00       	nop
    1b58:	00 00       	nop
	SET_SCL_SHORT;
    1b5a:	14 9a       	sbi	0x02, 4	; 2
    1b5c:	0c 98       	cbi	0x01, 4	; 1
    1b5e:	04 9b       	sbis	0x00, 4	; 0
    1b60:	fe cf       	rjmp	.-4      	; 0x1b5e <sw_TWI_read_single_register+0x34e>
	CLEAR_SDA_SHORT(mask);
    1b62:	22 b1       	in	r18, 0x02	; 2
    1b64:	29 23       	and	r18, r25
    1b66:	22 b9       	out	0x02, r18	; 2
    1b68:	21 b1       	in	r18, 0x01	; 1
    1b6a:	28 2b       	or	r18, r24
    1b6c:	21 b9       	out	0x01, r18	; 1
	CLEAR_SCL_SHORT;
    1b6e:	14 98       	cbi	0x02, 4	; 2
    1b70:	0c 9a       	sbi	0x01, 4	; 1
	nop_3();
    1b72:	00 00       	nop
    1b74:	00 00       	nop
    1b76:	00 00       	nop
	
	// Address
	SET_SDA(mask); // Bit 7 = "1"
    1b78:	22 b1       	in	r18, 0x02	; 2
    1b7a:	28 2b       	or	r18, r24
    1b7c:	22 b9       	out	0x02, r18	; 2
    1b7e:	21 b1       	in	r18, 0x01	; 1
    1b80:	29 23       	and	r18, r25
    1b82:	21 b9       	out	0x01, r18	; 1
    1b84:	00 00       	nop
    1b86:	00 00       	nop
	SET_SCL;
    1b88:	14 9a       	sbi	0x02, 4	; 2
    1b8a:	0c 98       	cbi	0x01, 4	; 1
    1b8c:	04 9b       	sbis	0x00, 4	; 0
    1b8e:	fe cf       	rjmp	.-4      	; 0x1b8c <sw_TWI_read_single_register+0x37c>
	...
	CLEAR_SCL;
    1b98:	14 98       	cbi	0x02, 4	; 2
    1b9a:	0c 9a       	sbi	0x01, 4	; 1
    1b9c:	00 00       	nop
    1b9e:	00 00       	nop
    1ba0:	00 00       	nop
	CLEAR_SDA(mask); // Bit 6 = "0"
    1ba2:	22 b1       	in	r18, 0x02	; 2
    1ba4:	29 23       	and	r18, r25
    1ba6:	22 b9       	out	0x02, r18	; 2
    1ba8:	21 b1       	in	r18, 0x01	; 1
    1baa:	28 2b       	or	r18, r24
    1bac:	21 b9       	out	0x01, r18	; 1
    1bae:	00 00       	nop
    1bb0:	00 00       	nop
	SET_SCL;
    1bb2:	14 9a       	sbi	0x02, 4	; 2
    1bb4:	0c 98       	cbi	0x01, 4	; 1
    1bb6:	04 9b       	sbis	0x00, 4	; 0
    1bb8:	fe cf       	rjmp	.-4      	; 0x1bb6 <sw_TWI_read_single_register+0x3a6>
	...
	CLEAR_SCL;
    1bc2:	14 98       	cbi	0x02, 4	; 2
    1bc4:	0c 9a       	sbi	0x01, 4	; 1
    1bc6:	00 00       	nop
    1bc8:	00 00       	nop
    1bca:	00 00       	nop
	CLEAR_SDA(mask); // Bit 5 = "0"
    1bcc:	22 b1       	in	r18, 0x02	; 2
    1bce:	29 23       	and	r18, r25
    1bd0:	22 b9       	out	0x02, r18	; 2
    1bd2:	21 b1       	in	r18, 0x01	; 1
    1bd4:	28 2b       	or	r18, r24
    1bd6:	21 b9       	out	0x01, r18	; 1
    1bd8:	00 00       	nop
    1bda:	00 00       	nop
	SET_SCL;
    1bdc:	14 9a       	sbi	0x02, 4	; 2
    1bde:	0c 98       	cbi	0x01, 4	; 1
    1be0:	04 9b       	sbis	0x00, 4	; 0
    1be2:	fe cf       	rjmp	.-4      	; 0x1be0 <sw_TWI_read_single_register+0x3d0>
	...
	CLEAR_SCL;
    1bec:	14 98       	cbi	0x02, 4	; 2
    1bee:	0c 9a       	sbi	0x01, 4	; 1
    1bf0:	00 00       	nop
    1bf2:	00 00       	nop
    1bf4:	00 00       	nop
	SET_SDA(mask); // Bit 4 = "1"
    1bf6:	22 b1       	in	r18, 0x02	; 2
    1bf8:	28 2b       	or	r18, r24
    1bfa:	22 b9       	out	0x02, r18	; 2
    1bfc:	21 b1       	in	r18, 0x01	; 1
    1bfe:	29 23       	and	r18, r25
    1c00:	21 b9       	out	0x01, r18	; 1
    1c02:	00 00       	nop
    1c04:	00 00       	nop
	SET_SCL;
    1c06:	14 9a       	sbi	0x02, 4	; 2
    1c08:	0c 98       	cbi	0x01, 4	; 1
    1c0a:	04 9b       	sbis	0x00, 4	; 0
    1c0c:	fe cf       	rjmp	.-4      	; 0x1c0a <sw_TWI_read_single_register+0x3fa>
	...
	CLEAR_SCL;
    1c16:	14 98       	cbi	0x02, 4	; 2
    1c18:	0c 9a       	sbi	0x01, 4	; 1
    1c1a:	00 00       	nop
    1c1c:	00 00       	nop
    1c1e:	00 00       	nop
	CLEAR_SDA(mask); // Bit 3 = "0"
    1c20:	22 b1       	in	r18, 0x02	; 2
    1c22:	29 23       	and	r18, r25
    1c24:	22 b9       	out	0x02, r18	; 2
    1c26:	21 b1       	in	r18, 0x01	; 1
    1c28:	28 2b       	or	r18, r24
    1c2a:	21 b9       	out	0x01, r18	; 1
    1c2c:	00 00       	nop
    1c2e:	00 00       	nop
	SET_SCL;
    1c30:	14 9a       	sbi	0x02, 4	; 2
    1c32:	0c 98       	cbi	0x01, 4	; 1
    1c34:	04 9b       	sbis	0x00, 4	; 0
    1c36:	fe cf       	rjmp	.-4      	; 0x1c34 <sw_TWI_read_single_register+0x424>
	...
	CLEAR_SCL;
    1c40:	14 98       	cbi	0x02, 4	; 2
    1c42:	0c 9a       	sbi	0x01, 4	; 1
    1c44:	00 00       	nop
    1c46:	00 00       	nop
    1c48:	00 00       	nop
	CLEAR_SDA(mask); // Bit 2 = "0"
    1c4a:	22 b1       	in	r18, 0x02	; 2
    1c4c:	29 23       	and	r18, r25
    1c4e:	22 b9       	out	0x02, r18	; 2
    1c50:	21 b1       	in	r18, 0x01	; 1
    1c52:	28 2b       	or	r18, r24
    1c54:	21 b9       	out	0x01, r18	; 1
    1c56:	00 00       	nop
    1c58:	00 00       	nop
	SET_SCL;
    1c5a:	14 9a       	sbi	0x02, 4	; 2
    1c5c:	0c 98       	cbi	0x01, 4	; 1
    1c5e:	04 9b       	sbis	0x00, 4	; 0
    1c60:	fe cf       	rjmp	.-4      	; 0x1c5e <sw_TWI_read_single_register+0x44e>
	...
	CLEAR_SCL;
    1c6a:	14 98       	cbi	0x02, 4	; 2
    1c6c:	0c 9a       	sbi	0x01, 4	; 1
    1c6e:	00 00       	nop
    1c70:	00 00       	nop
    1c72:	00 00       	nop
	CLEAR_SDA(mask); // Bit 1 = "0"
    1c74:	22 b1       	in	r18, 0x02	; 2
    1c76:	29 23       	and	r18, r25
    1c78:	22 b9       	out	0x02, r18	; 2
    1c7a:	21 b1       	in	r18, 0x01	; 1
    1c7c:	28 2b       	or	r18, r24
    1c7e:	21 b9       	out	0x01, r18	; 1
    1c80:	00 00       	nop
    1c82:	00 00       	nop
	SET_SCL;
    1c84:	14 9a       	sbi	0x02, 4	; 2
    1c86:	0c 98       	cbi	0x01, 4	; 1
    1c88:	04 9b       	sbis	0x00, 4	; 0
    1c8a:	fe cf       	rjmp	.-4      	; 0x1c88 <sw_TWI_read_single_register+0x478>
	...
	CLEAR_SCL;
    1c94:	14 98       	cbi	0x02, 4	; 2
    1c96:	0c 9a       	sbi	0x01, 4	; 1
    1c98:	00 00       	nop
    1c9a:	00 00       	nop
    1c9c:	00 00       	nop
	SET_SDA(mask); // Bit 0 = "1"	read register
    1c9e:	22 b1       	in	r18, 0x02	; 2
    1ca0:	28 2b       	or	r18, r24
    1ca2:	22 b9       	out	0x02, r18	; 2
    1ca4:	21 b1       	in	r18, 0x01	; 1
    1ca6:	29 23       	and	r18, r25
    1ca8:	21 b9       	out	0x01, r18	; 1
    1caa:	00 00       	nop
    1cac:	00 00       	nop
	SET_SCL;
    1cae:	14 9a       	sbi	0x02, 4	; 2
    1cb0:	0c 98       	cbi	0x01, 4	; 1
    1cb2:	04 9b       	sbis	0x00, 4	; 0
    1cb4:	fe cf       	rjmp	.-4      	; 0x1cb2 <sw_TWI_read_single_register+0x4a2>
	...
	CLEAR_SCL;
    1cbe:	14 98       	cbi	0x02, 4	; 2
    1cc0:	0c 9a       	sbi	0x01, 4	; 1
    1cc2:	00 00       	nop
    1cc4:	00 00       	nop
    1cc6:	00 00       	nop

	// Acknowledge
	SET_SDA(mask);	// SDA open Collector
    1cc8:	22 b1       	in	r18, 0x02	; 2
    1cca:	28 2b       	or	r18, r24
    1ccc:	22 b9       	out	0x02, r18	; 2
    1cce:	21 b1       	in	r18, 0x01	; 1
    1cd0:	29 23       	and	r18, r25
    1cd2:	21 b9       	out	0x01, r18	; 1
    1cd4:	00 00       	nop
    1cd6:	00 00       	nop
	SET_SCL;	// Acknowledge	
    1cd8:	14 9a       	sbi	0x02, 4	; 2
    1cda:	0c 98       	cbi	0x01, 4	; 1
    1cdc:	04 9b       	sbis	0x00, 4	; 0
    1cde:	fe cf       	rjmp	.-4      	; 0x1cdc <sw_TWI_read_single_register+0x4cc>
	...
	CLEAR_SCL;
    1ce8:	14 98       	cbi	0x02, 4	; 2
    1cea:	0c 9a       	sbi	0x01, 4	; 1
	...
	nop_8();
    1d00:	00 00       	nop
	
	// Register value
	SET_SCL_SHORT;
    1d02:	14 9a       	sbi	0x02, 4	; 2
    1d04:	0c 98       	cbi	0x01, 4	; 1
    1d06:	04 9b       	sbis	0x00, 4	; 0
    1d08:	fe cf       	rjmp	.-4      	; 0x1d06 <sw_TWI_read_single_register+0x4f6>
	received_data[7] = (SDA_PIN & mask);
    1d0a:	20 b1       	in	r18, 0x00	; 0
    1d0c:	28 23       	and	r18, r24
    1d0e:	28 87       	std	Y+8, r18	; 0x08
	CLEAR_SCL;
    1d10:	14 98       	cbi	0x02, 4	; 2
    1d12:	0c 9a       	sbi	0x01, 4	; 1
	...
	nop_8();
    1d28:	00 00       	nop
	
	SET_SCL_SHORT;
    1d2a:	14 9a       	sbi	0x02, 4	; 2
    1d2c:	0c 98       	cbi	0x01, 4	; 1
    1d2e:	04 9b       	sbis	0x00, 4	; 0
    1d30:	fe cf       	rjmp	.-4      	; 0x1d2e <sw_TWI_read_single_register+0x51e>
	received_data[6] = (SDA_PIN & mask);
    1d32:	20 b1       	in	r18, 0x00	; 0
    1d34:	28 23       	and	r18, r24
    1d36:	2f 83       	std	Y+7, r18	; 0x07
	CLEAR_SCL;
    1d38:	14 98       	cbi	0x02, 4	; 2
    1d3a:	0c 9a       	sbi	0x01, 4	; 1
	...
	nop_8();
    1d50:	00 00       	nop
	
	SET_SCL_SHORT;
    1d52:	14 9a       	sbi	0x02, 4	; 2
    1d54:	0c 98       	cbi	0x01, 4	; 1
    1d56:	04 9b       	sbis	0x00, 4	; 0
    1d58:	fe cf       	rjmp	.-4      	; 0x1d56 <sw_TWI_read_single_register+0x546>
	received_data[5] = (SDA_PIN & mask);
    1d5a:	20 b1       	in	r18, 0x00	; 0
    1d5c:	28 23       	and	r18, r24
    1d5e:	2e 83       	std	Y+6, r18	; 0x06
	CLEAR_SCL;
    1d60:	14 98       	cbi	0x02, 4	; 2
    1d62:	0c 9a       	sbi	0x01, 4	; 1
	...
	nop_8();
    1d78:	00 00       	nop
	
	SET_SCL_SHORT;
    1d7a:	14 9a       	sbi	0x02, 4	; 2
    1d7c:	0c 98       	cbi	0x01, 4	; 1
    1d7e:	04 9b       	sbis	0x00, 4	; 0
    1d80:	fe cf       	rjmp	.-4      	; 0x1d7e <sw_TWI_read_single_register+0x56e>
	received_data[4] = (SDA_PIN & mask);
    1d82:	20 b1       	in	r18, 0x00	; 0
    1d84:	28 23       	and	r18, r24
    1d86:	2d 83       	std	Y+5, r18	; 0x05
	CLEAR_SCL;
    1d88:	14 98       	cbi	0x02, 4	; 2
    1d8a:	0c 9a       	sbi	0x01, 4	; 1
	...
	nop_8();
    1da0:	00 00       	nop
	
	SET_SCL_SHORT;
    1da2:	14 9a       	sbi	0x02, 4	; 2
    1da4:	0c 98       	cbi	0x01, 4	; 1
    1da6:	04 9b       	sbis	0x00, 4	; 0
    1da8:	fe cf       	rjmp	.-4      	; 0x1da6 <sw_TWI_read_single_register+0x596>
	received_data[3] = (SDA_PIN & mask);
    1daa:	20 b1       	in	r18, 0x00	; 0
    1dac:	28 23       	and	r18, r24
    1dae:	2c 83       	std	Y+4, r18	; 0x04
	CLEAR_SCL;
    1db0:	14 98       	cbi	0x02, 4	; 2
    1db2:	0c 9a       	sbi	0x01, 4	; 1
	...
	nop_8();
    1dc8:	00 00       	nop
	
	SET_SCL_SHORT;
    1dca:	14 9a       	sbi	0x02, 4	; 2
    1dcc:	0c 98       	cbi	0x01, 4	; 1
    1dce:	04 9b       	sbis	0x00, 4	; 0
    1dd0:	fe cf       	rjmp	.-4      	; 0x1dce <sw_TWI_read_single_register+0x5be>
	received_data[2] = (SDA_PIN & mask);
    1dd2:	20 b1       	in	r18, 0x00	; 0
    1dd4:	28 23       	and	r18, r24
    1dd6:	2b 83       	std	Y+3, r18	; 0x03
	CLEAR_SCL;
    1dd8:	14 98       	cbi	0x02, 4	; 2
    1dda:	0c 9a       	sbi	0x01, 4	; 1
	...
	nop_8();
    1df0:	00 00       	nop
	
	SET_SCL_SHORT;
    1df2:	14 9a       	sbi	0x02, 4	; 2
    1df4:	0c 98       	cbi	0x01, 4	; 1
    1df6:	04 9b       	sbis	0x00, 4	; 0
    1df8:	fe cf       	rjmp	.-4      	; 0x1df6 <sw_TWI_read_single_register+0x5e6>
	received_data[1] = (SDA_PIN & mask);
    1dfa:	20 b1       	in	r18, 0x00	; 0
    1dfc:	28 23       	and	r18, r24
    1dfe:	2a 83       	std	Y+2, r18	; 0x02
	CLEAR_SCL;
    1e00:	14 98       	cbi	0x02, 4	; 2
    1e02:	0c 9a       	sbi	0x01, 4	; 1
	...
	nop_8();
    1e18:	00 00       	nop
	
	SET_SCL_SHORT;
    1e1a:	14 9a       	sbi	0x02, 4	; 2
    1e1c:	0c 98       	cbi	0x01, 4	; 1
    1e1e:	04 9b       	sbis	0x00, 4	; 0
    1e20:	fe cf       	rjmp	.-4      	; 0x1e1e <sw_TWI_read_single_register+0x60e>
	received_data[0] = (SDA_PIN & mask);
    1e22:	20 b1       	in	r18, 0x00	; 0
    1e24:	28 23       	and	r18, r24
    1e26:	29 83       	std	Y+1, r18	; 0x01
	CLEAR_SCL_SHORT;
    1e28:	14 98       	cbi	0x02, 4	; 2
    1e2a:	0c 9a       	sbi	0x01, 4	; 1
	
	// Not-Acknowledge 
	SET_SDA(mask);	// SDA open Collector
    1e2c:	22 b1       	in	r18, 0x02	; 2
    1e2e:	28 2b       	or	r18, r24
    1e30:	22 b9       	out	0x02, r18	; 2
    1e32:	21 b1       	in	r18, 0x01	; 1
    1e34:	29 23       	and	r18, r25
    1e36:	21 b9       	out	0x01, r18	; 1
	...
	nop_3();
    1e40:	00 00       	nop
	SET_SCL;	// Not-Acknowledge	
    1e42:	14 9a       	sbi	0x02, 4	; 2
    1e44:	0c 98       	cbi	0x01, 4	; 1
    1e46:	04 9b       	sbis	0x00, 4	; 0
    1e48:	fe cf       	rjmp	.-4      	; 0x1e46 <sw_TWI_read_single_register+0x636>
	...
	CLEAR_SCL;
    1e52:	14 98       	cbi	0x02, 4	; 2
    1e54:	0c 9a       	sbi	0x01, 4	; 1
    1e56:	00 00       	nop
    1e58:	00 00       	nop
    1e5a:	00 00       	nop
	
	// stop
	CLEAR_SDA(mask);	
    1e5c:	22 b1       	in	r18, 0x02	; 2
    1e5e:	29 23       	and	r18, r25
    1e60:	22 b9       	out	0x02, r18	; 2
    1e62:	21 b1       	in	r18, 0x01	; 1
    1e64:	28 2b       	or	r18, r24
    1e66:	21 b9       	out	0x01, r18	; 1
    1e68:	00 00       	nop
    1e6a:	00 00       	nop
	SET_SCL;
    1e6c:	14 9a       	sbi	0x02, 4	; 2
    1e6e:	0c 98       	cbi	0x01, 4	; 1
    1e70:	04 9b       	sbis	0x00, 4	; 0
    1e72:	fe cf       	rjmp	.-4      	; 0x1e70 <sw_TWI_read_single_register+0x660>
	...
	SET_SDA(mask);
    1e7c:	22 b1       	in	r18, 0x02	; 2
    1e7e:	28 2b       	or	r18, r24
    1e80:	22 b9       	out	0x02, r18	; 2
    1e82:	81 b1       	in	r24, 0x01	; 1
    1e84:	89 23       	and	r24, r25
    1e86:	81 b9       	out	0x01, r24	; 1
    1e88:	00 00       	nop
    1e8a:	00 00       	nop
	
	data[0] = 0;
	data[1] = 0;
    1e8c:	11 82       	std	Z+1, r1	; 0x01
	data[2] = 0;
    1e8e:	12 82       	std	Z+2, r1	; 0x02
	data[3] = 0;
    1e90:	13 82       	std	Z+3, r1	; 0x03
		data[0] = ( data[0] << 1 );
		data[1] = ( data[1] << 1 );
		data[2] = ( data[2] << 1 );
		data[3] = ( data[3] << 1 );
		
		help = ( received_data[x-1] & 0b00000001 );
    1e92:	28 85       	ldd	r18, Y+8	; 0x08
		
		help = ( received_data[x-1] & 0b00000010 );
		help = ( help >> 1 );
		data[2] = ( data[2] | help );
		
		help = ( received_data[x-1] & 0b00000100 );
    1e94:	82 2f       	mov	r24, r18
    1e96:	84 70       	andi	r24, 0x04	; 4
		help = ( help >> 2 );
    1e98:	86 95       	lsr	r24
    1e9a:	86 95       	lsr	r24
		data[1] = ( data [1] | help );
		
		help = ( received_data[x-1] & 0b00001000 );
    1e9c:	92 2f       	mov	r25, r18
    1e9e:	98 70       	andi	r25, 0x08	; 8
		help = ( help >> 3 );
    1ea0:	96 95       	lsr	r25
    1ea2:	96 95       	lsr	r25
    1ea4:	96 95       	lsr	r25
	data[3] = 0;
	
	// transform data
	for( x = 8; x > 0; x-- )
	{
		data[0] = ( data[0] << 1 );
    1ea6:	99 0f       	add	r25, r25
		data[1] = ( data[1] << 1 );
    1ea8:	88 0f       	add	r24, r24
		data[2] = ( data[2] << 1 );
    1eaa:	52 2f       	mov	r21, r18
    1eac:	52 70       	andi	r21, 0x02	; 2
		data[3] = ( data[3] << 1 );
		
		help = ( received_data[x-1] & 0b00000001 );
    1eae:	4f 81       	ldd	r20, Y+7	; 0x07
    1eb0:	21 70       	andi	r18, 0x01	; 1
	for( x = 8; x > 0; x-- )
	{
		data[0] = ( data[0] << 1 );
		data[1] = ( data[1] << 1 );
		data[2] = ( data[2] << 1 );
		data[3] = ( data[3] << 1 );
    1eb2:	22 0f       	add	r18, r18
		
		help = ( received_data[x-1] & 0b00000001 );
    1eb4:	34 2f       	mov	r19, r20
    1eb6:	31 70       	andi	r19, 0x01	; 1
		help = ( help >> 0 );
		data[3] = ( data [3] | help );
    1eb8:	23 2b       	or	r18, r19
		
		help = ( received_data[x-1] & 0b00000010 );
    1eba:	34 2f       	mov	r19, r20
    1ebc:	32 70       	andi	r19, 0x02	; 2
		help = ( help >> 1 );
    1ebe:	36 95       	lsr	r19
		data[2] = ( data[2] | help );
    1ec0:	35 2b       	or	r19, r21
		
		help = ( received_data[x-1] & 0b00000100 );
    1ec2:	54 2f       	mov	r21, r20
    1ec4:	54 70       	andi	r21, 0x04	; 4
		help = ( help >> 2 );
    1ec6:	56 95       	lsr	r21
    1ec8:	56 95       	lsr	r21
		data[1] = ( data [1] | help );
    1eca:	85 2b       	or	r24, r21
		
		help = ( received_data[x-1] & 0b00001000 );
    1ecc:	48 70       	andi	r20, 0x08	; 8
		help = ( help >> 3 );
    1ece:	46 95       	lsr	r20
    1ed0:	46 95       	lsr	r20
    1ed2:	46 95       	lsr	r20
		data[0] = ( data[0] | help );
    1ed4:	94 2b       	or	r25, r20
	data[3] = 0;
	
	// transform data
	for( x = 8; x > 0; x-- )
	{
		data[0] = ( data[0] << 1 );
    1ed6:	99 0f       	add	r25, r25
		data[1] = ( data[1] << 1 );
    1ed8:	88 0f       	add	r24, r24
		data[2] = ( data[2] << 1 );
    1eda:	33 0f       	add	r19, r19
		data[3] = ( data[3] << 1 );
    1edc:	22 0f       	add	r18, r18
		
		help = ( received_data[x-1] & 0b00000001 );
    1ede:	4e 81       	ldd	r20, Y+6	; 0x06
    1ee0:	54 2f       	mov	r21, r20
    1ee2:	51 70       	andi	r21, 0x01	; 1
		help = ( help >> 0 );
		data[3] = ( data [3] | help );
    1ee4:	25 2b       	or	r18, r21
		
		help = ( received_data[x-1] & 0b00000010 );
    1ee6:	54 2f       	mov	r21, r20
    1ee8:	52 70       	andi	r21, 0x02	; 2
		help = ( help >> 1 );
    1eea:	56 95       	lsr	r21
		data[2] = ( data[2] | help );
    1eec:	35 2b       	or	r19, r21
		
		help = ( received_data[x-1] & 0b00000100 );
    1eee:	54 2f       	mov	r21, r20
    1ef0:	54 70       	andi	r21, 0x04	; 4
		help = ( help >> 2 );
    1ef2:	56 95       	lsr	r21
    1ef4:	56 95       	lsr	r21
		data[1] = ( data [1] | help );
    1ef6:	85 2b       	or	r24, r21
		
		help = ( received_data[x-1] & 0b00001000 );
    1ef8:	48 70       	andi	r20, 0x08	; 8
		help = ( help >> 3 );
    1efa:	46 95       	lsr	r20
    1efc:	46 95       	lsr	r20
    1efe:	46 95       	lsr	r20
		data[0] = ( data[0] | help );
    1f00:	94 2b       	or	r25, r20
	data[3] = 0;
	
	// transform data
	for( x = 8; x > 0; x-- )
	{
		data[0] = ( data[0] << 1 );
    1f02:	99 0f       	add	r25, r25
		data[1] = ( data[1] << 1 );
    1f04:	88 0f       	add	r24, r24
		data[2] = ( data[2] << 1 );
    1f06:	33 0f       	add	r19, r19
		data[3] = ( data[3] << 1 );
    1f08:	22 0f       	add	r18, r18
		
		help = ( received_data[x-1] & 0b00000001 );
    1f0a:	4d 81       	ldd	r20, Y+5	; 0x05
    1f0c:	54 2f       	mov	r21, r20
    1f0e:	51 70       	andi	r21, 0x01	; 1
		help = ( help >> 0 );
		data[3] = ( data [3] | help );
    1f10:	25 2b       	or	r18, r21
		
		help = ( received_data[x-1] & 0b00000010 );
    1f12:	54 2f       	mov	r21, r20
    1f14:	52 70       	andi	r21, 0x02	; 2
		help = ( help >> 1 );
    1f16:	56 95       	lsr	r21
		data[2] = ( data[2] | help );
    1f18:	35 2b       	or	r19, r21
		
		help = ( received_data[x-1] & 0b00000100 );
    1f1a:	54 2f       	mov	r21, r20
    1f1c:	54 70       	andi	r21, 0x04	; 4
		help = ( help >> 2 );
    1f1e:	56 95       	lsr	r21
    1f20:	56 95       	lsr	r21
		data[1] = ( data [1] | help );
    1f22:	85 2b       	or	r24, r21
		
		help = ( received_data[x-1] & 0b00001000 );
    1f24:	48 70       	andi	r20, 0x08	; 8
		help = ( help >> 3 );
    1f26:	46 95       	lsr	r20
    1f28:	46 95       	lsr	r20
    1f2a:	46 95       	lsr	r20
		data[0] = ( data[0] | help );
    1f2c:	94 2b       	or	r25, r20
	data[3] = 0;
	
	// transform data
	for( x = 8; x > 0; x-- )
	{
		data[0] = ( data[0] << 1 );
    1f2e:	99 0f       	add	r25, r25
		data[1] = ( data[1] << 1 );
    1f30:	88 0f       	add	r24, r24
		data[2] = ( data[2] << 1 );
    1f32:	33 0f       	add	r19, r19
		data[3] = ( data[3] << 1 );
    1f34:	22 0f       	add	r18, r18
		
		help = ( received_data[x-1] & 0b00000001 );
    1f36:	4c 81       	ldd	r20, Y+4	; 0x04
    1f38:	54 2f       	mov	r21, r20
    1f3a:	51 70       	andi	r21, 0x01	; 1
		help = ( help >> 0 );
		data[3] = ( data [3] | help );
    1f3c:	25 2b       	or	r18, r21
		
		help = ( received_data[x-1] & 0b00000010 );
    1f3e:	54 2f       	mov	r21, r20
    1f40:	52 70       	andi	r21, 0x02	; 2
		help = ( help >> 1 );
    1f42:	56 95       	lsr	r21
		data[2] = ( data[2] | help );
    1f44:	35 2b       	or	r19, r21
		
		help = ( received_data[x-1] & 0b00000100 );
    1f46:	54 2f       	mov	r21, r20
    1f48:	54 70       	andi	r21, 0x04	; 4
		help = ( help >> 2 );
    1f4a:	56 95       	lsr	r21
    1f4c:	56 95       	lsr	r21
		data[1] = ( data [1] | help );
    1f4e:	85 2b       	or	r24, r21
		
		help = ( received_data[x-1] & 0b00001000 );
    1f50:	48 70       	andi	r20, 0x08	; 8
		help = ( help >> 3 );
    1f52:	46 95       	lsr	r20
    1f54:	46 95       	lsr	r20
    1f56:	46 95       	lsr	r20
		data[0] = ( data[0] | help );
    1f58:	94 2b       	or	r25, r20
	data[3] = 0;
	
	// transform data
	for( x = 8; x > 0; x-- )
	{
		data[0] = ( data[0] << 1 );
    1f5a:	99 0f       	add	r25, r25
		data[1] = ( data[1] << 1 );
    1f5c:	88 0f       	add	r24, r24
		data[2] = ( data[2] << 1 );
    1f5e:	33 0f       	add	r19, r19
		data[3] = ( data[3] << 1 );
    1f60:	22 0f       	add	r18, r18
		
		help = ( received_data[x-1] & 0b00000001 );
    1f62:	4b 81       	ldd	r20, Y+3	; 0x03
    1f64:	54 2f       	mov	r21, r20
    1f66:	51 70       	andi	r21, 0x01	; 1
		help = ( help >> 0 );
		data[3] = ( data [3] | help );
    1f68:	25 2b       	or	r18, r21
		
		help = ( received_data[x-1] & 0b00000010 );
    1f6a:	54 2f       	mov	r21, r20
    1f6c:	52 70       	andi	r21, 0x02	; 2
		help = ( help >> 1 );
    1f6e:	56 95       	lsr	r21
		data[2] = ( data[2] | help );
    1f70:	35 2b       	or	r19, r21
		
		help = ( received_data[x-1] & 0b00000100 );
    1f72:	54 2f       	mov	r21, r20
    1f74:	54 70       	andi	r21, 0x04	; 4
		help = ( help >> 2 );
    1f76:	56 95       	lsr	r21
    1f78:	56 95       	lsr	r21
		data[1] = ( data [1] | help );
    1f7a:	85 2b       	or	r24, r21
		
		help = ( received_data[x-1] & 0b00001000 );
    1f7c:	48 70       	andi	r20, 0x08	; 8
		help = ( help >> 3 );
    1f7e:	46 95       	lsr	r20
    1f80:	46 95       	lsr	r20
    1f82:	46 95       	lsr	r20
		data[0] = ( data[0] | help );
    1f84:	94 2b       	or	r25, r20
	data[3] = 0;
	
	// transform data
	for( x = 8; x > 0; x-- )
	{
		data[0] = ( data[0] << 1 );
    1f86:	99 0f       	add	r25, r25
		data[1] = ( data[1] << 1 );
    1f88:	88 0f       	add	r24, r24
		data[2] = ( data[2] << 1 );
    1f8a:	33 0f       	add	r19, r19
		data[3] = ( data[3] << 1 );
    1f8c:	22 0f       	add	r18, r18
		
		help = ( received_data[x-1] & 0b00000001 );
    1f8e:	4a 81       	ldd	r20, Y+2	; 0x02
    1f90:	54 2f       	mov	r21, r20
    1f92:	51 70       	andi	r21, 0x01	; 1
		help = ( help >> 0 );
		data[3] = ( data [3] | help );
    1f94:	25 2b       	or	r18, r21
		
		help = ( received_data[x-1] & 0b00000010 );
    1f96:	54 2f       	mov	r21, r20
    1f98:	52 70       	andi	r21, 0x02	; 2
		help = ( help >> 1 );
    1f9a:	56 95       	lsr	r21
		data[2] = ( data[2] | help );
    1f9c:	35 2b       	or	r19, r21
		
		help = ( received_data[x-1] & 0b00000100 );
    1f9e:	54 2f       	mov	r21, r20
    1fa0:	54 70       	andi	r21, 0x04	; 4
		help = ( help >> 2 );
    1fa2:	56 95       	lsr	r21
    1fa4:	56 95       	lsr	r21
		data[1] = ( data [1] | help );
    1fa6:	85 2b       	or	r24, r21
		
		help = ( received_data[x-1] & 0b00001000 );
    1fa8:	48 70       	andi	r20, 0x08	; 8
		help = ( help >> 3 );
    1faa:	46 95       	lsr	r20
    1fac:	46 95       	lsr	r20
    1fae:	46 95       	lsr	r20
		data[0] = ( data[0] | help );
    1fb0:	94 2b       	or	r25, r20
	data[3] = 0;
	
	// transform data
	for( x = 8; x > 0; x-- )
	{
		data[0] = ( data[0] << 1 );
    1fb2:	99 0f       	add	r25, r25
		data[1] = ( data[1] << 1 );
    1fb4:	88 0f       	add	r24, r24
		data[2] = ( data[2] << 1 );
    1fb6:	33 0f       	add	r19, r19
		data[3] = ( data[3] << 1 );
    1fb8:	22 0f       	add	r18, r18
		
		help = ( received_data[x-1] & 0b00000001 );
    1fba:	49 81       	ldd	r20, Y+1	; 0x01
		help = ( help >> 0 );
		data[3] = ( data [3] | help );
		
		help = ( received_data[x-1] & 0b00000010 );
    1fbc:	54 2f       	mov	r21, r20
    1fbe:	52 70       	andi	r21, 0x02	; 2
		help = ( help >> 1 );
		data[2] = ( data[2] | help );
		
		help = ( received_data[x-1] & 0b00000100 );
    1fc0:	64 2f       	mov	r22, r20
    1fc2:	64 70       	andi	r22, 0x04	; 4
		help = ( help >> 2 );
		data[1] = ( data [1] | help );
		
		help = ( received_data[x-1] & 0b00001000 );
    1fc4:	74 2f       	mov	r23, r20
    1fc6:	78 70       	andi	r23, 0x08	; 8
		help = ( help >> 3 );
    1fc8:	76 95       	lsr	r23
    1fca:	76 95       	lsr	r23
    1fcc:	76 95       	lsr	r23
		data[0] = ( data[0] | help );
    1fce:	97 2b       	or	r25, r23
		
		help = ( received_data[x-1] & 0b00000100 );
		help = ( help >> 2 );
		data[1] = ( data [1] | help );
		
		help = ( received_data[x-1] & 0b00001000 );
    1fd0:	90 83       	st	Z, r25
		help = ( received_data[x-1] & 0b00000010 );
		help = ( help >> 1 );
		data[2] = ( data[2] | help );
		
		help = ( received_data[x-1] & 0b00000100 );
		help = ( help >> 2 );
    1fd2:	66 95       	lsr	r22
    1fd4:	66 95       	lsr	r22
		data[1] = ( data [1] | help );
    1fd6:	86 2b       	or	r24, r22
		
		help = ( received_data[x-1] & 0b00001000 );
    1fd8:	81 83       	std	Z+1, r24	; 0x01
		help = ( received_data[x-1] & 0b00000001 );
		help = ( help >> 0 );
		data[3] = ( data [3] | help );
		
		help = ( received_data[x-1] & 0b00000010 );
		help = ( help >> 1 );
    1fda:	56 95       	lsr	r21
		data[2] = ( data[2] | help );
    1fdc:	35 2b       	or	r19, r21
		
		help = ( received_data[x-1] & 0b00000100 );
		help = ( help >> 2 );
		data[1] = ( data [1] | help );
		
		help = ( received_data[x-1] & 0b00001000 );
    1fde:	32 83       	std	Z+2, r19	; 0x02
		data[0] = ( data[0] << 1 );
		data[1] = ( data[1] << 1 );
		data[2] = ( data[2] << 1 );
		data[3] = ( data[3] << 1 );
		
		help = ( received_data[x-1] & 0b00000001 );
    1fe0:	41 70       	andi	r20, 0x01	; 1
		help = ( help >> 0 );
		data[3] = ( data [3] | help );
    1fe2:	24 2b       	or	r18, r20
		
		help = ( received_data[x-1] & 0b00000100 );
		help = ( help >> 2 );
		data[1] = ( data [1] | help );
		
		help = ( received_data[x-1] & 0b00001000 );
    1fe4:	23 83       	std	Z+3, r18	; 0x03
		help = ( help >> 3 );
		data[0] = ( data[0] | help );
	}

#ifdef SW_TWI_BLOCK_INTERRUPT	// see conf_sw_twi.h
	sei();
    1fe6:	78 94       	sei
#endif
}
    1fe8:	28 96       	adiw	r28, 0x08	; 8
    1fea:	0f b6       	in	r0, 0x3f	; 63
    1fec:	f8 94       	cli
    1fee:	de bf       	out	0x3e, r29	; 62
    1ff0:	0f be       	out	0x3f, r0	; 63
    1ff2:	cd bf       	out	0x3d, r28	; 61
    1ff4:	cf 91       	pop	r28
    1ff6:	df 91       	pop	r29
    1ff8:	08 95       	ret
	nop_2();
	
	// Register
	if ((reg & 0b10000000) == 128)
	{
		SET_SDA_SHORT(mask);		// Bit x = "1"
    1ffa:	22 b1       	in	r18, 0x02	; 2
    1ffc:	28 2b       	or	r18, r24
    1ffe:	22 b9       	out	0x02, r18	; 2
    2000:	21 b1       	in	r18, 0x01	; 1
    2002:	29 23       	and	r18, r25
    2004:	21 b9       	out	0x01, r18	; 1
		nop();
    2006:	00 00       	nop
		SET_SCL_SHORT;
    2008:	14 9a       	sbi	0x02, 4	; 2
    200a:	0c 98       	cbi	0x01, 4	; 1
    200c:	04 9b       	sbis	0x00, 4	; 0
    200e:	fe cf       	rjmp	.-4      	; 0x200c <sw_TWI_read_single_register+0x7fc>
		nop_2();
    2010:	00 00       	nop
    2012:	00 00       	nop
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
		SET_SCL;
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    2014:	14 98       	cbi	0x02, 4	; 2
    2016:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    2018:	26 2f       	mov	r18, r22
    201a:	22 0f       	add	r18, r18
    201c:	66 ff       	sbrs	r22, 6
    201e:	f5 cc       	rjmp	.-1558   	; 0x1a0a <sw_TWI_read_single_register+0x1fa>
	{
		SET_SDA_SHORT(mask);		// Bit x = "1"
    2020:	32 b1       	in	r19, 0x02	; 2
    2022:	38 2b       	or	r19, r24
    2024:	32 b9       	out	0x02, r19	; 2
    2026:	31 b1       	in	r19, 0x01	; 1
    2028:	39 23       	and	r19, r25
    202a:	31 b9       	out	0x01, r19	; 1
		nop();
    202c:	00 00       	nop
		SET_SCL_SHORT;
    202e:	14 9a       	sbi	0x02, 4	; 2
    2030:	0c 98       	cbi	0x01, 4	; 1
    2032:	04 9b       	sbis	0x00, 4	; 0
    2034:	fe cf       	rjmp	.-4      	; 0x2032 <sw_TWI_read_single_register+0x822>
		nop_2();
    2036:	00 00       	nop
    2038:	00 00       	nop
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
		SET_SCL;
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    203a:	14 98       	cbi	0x02, 4	; 2
    203c:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    203e:	32 2f       	mov	r19, r18
    2040:	33 0f       	add	r19, r19
    2042:	26 ff       	sbrs	r18, 6
    2044:	f6 cc       	rjmp	.-1556   	; 0x1a32 <sw_TWI_read_single_register+0x222>
	{
		SET_SDA_SHORT(mask);		// Bit x = "1"
    2046:	22 b1       	in	r18, 0x02	; 2
    2048:	28 2b       	or	r18, r24
    204a:	22 b9       	out	0x02, r18	; 2
    204c:	21 b1       	in	r18, 0x01	; 1
    204e:	29 23       	and	r18, r25
    2050:	21 b9       	out	0x01, r18	; 1
		nop();
    2052:	00 00       	nop
		SET_SCL_SHORT;
    2054:	14 9a       	sbi	0x02, 4	; 2
    2056:	0c 98       	cbi	0x01, 4	; 1
    2058:	04 9b       	sbis	0x00, 4	; 0
    205a:	fe cf       	rjmp	.-4      	; 0x2058 <sw_TWI_read_single_register+0x848>
		nop_2();
    205c:	00 00       	nop
    205e:	00 00       	nop
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
		SET_SCL;
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    2060:	14 98       	cbi	0x02, 4	; 2
    2062:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    2064:	23 2f       	mov	r18, r19
    2066:	22 0f       	add	r18, r18
    2068:	36 ff       	sbrs	r19, 6
    206a:	f7 cc       	rjmp	.-1554   	; 0x1a5a <sw_TWI_read_single_register+0x24a>
	{
		SET_SDA_SHORT(mask);		// Bit x = "1"
    206c:	32 b1       	in	r19, 0x02	; 2
    206e:	38 2b       	or	r19, r24
    2070:	32 b9       	out	0x02, r19	; 2
    2072:	31 b1       	in	r19, 0x01	; 1
    2074:	39 23       	and	r19, r25
    2076:	31 b9       	out	0x01, r19	; 1
		nop();
    2078:	00 00       	nop
		SET_SCL_SHORT;
    207a:	14 9a       	sbi	0x02, 4	; 2
    207c:	0c 98       	cbi	0x01, 4	; 1
    207e:	04 9b       	sbis	0x00, 4	; 0
    2080:	fe cf       	rjmp	.-4      	; 0x207e <sw_TWI_read_single_register+0x86e>
		nop_2();
    2082:	00 00       	nop
    2084:	00 00       	nop
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
		SET_SCL;
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    2086:	14 98       	cbi	0x02, 4	; 2
    2088:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    208a:	32 2f       	mov	r19, r18
    208c:	33 0f       	add	r19, r19
    208e:	26 ff       	sbrs	r18, 6
    2090:	f8 cc       	rjmp	.-1552   	; 0x1a82 <sw_TWI_read_single_register+0x272>
	{
		SET_SDA_SHORT(mask);		// Bit x = "1"
    2092:	22 b1       	in	r18, 0x02	; 2
    2094:	28 2b       	or	r18, r24
    2096:	22 b9       	out	0x02, r18	; 2
    2098:	21 b1       	in	r18, 0x01	; 1
    209a:	29 23       	and	r18, r25
    209c:	21 b9       	out	0x01, r18	; 1
		nop();
    209e:	00 00       	nop
		SET_SCL_SHORT;
    20a0:	14 9a       	sbi	0x02, 4	; 2
    20a2:	0c 98       	cbi	0x01, 4	; 1
    20a4:	04 9b       	sbis	0x00, 4	; 0
    20a6:	fe cf       	rjmp	.-4      	; 0x20a4 <sw_TWI_read_single_register+0x894>
		nop_2();
    20a8:	00 00       	nop
    20aa:	00 00       	nop
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
		SET_SCL;
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    20ac:	14 98       	cbi	0x02, 4	; 2
    20ae:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    20b0:	23 2f       	mov	r18, r19
    20b2:	22 0f       	add	r18, r18
    20b4:	36 ff       	sbrs	r19, 6
    20b6:	f9 cc       	rjmp	.-1550   	; 0x1aaa <sw_TWI_read_single_register+0x29a>
	{
		SET_SDA_SHORT(mask);		// Bit x = "1"
    20b8:	32 b1       	in	r19, 0x02	; 2
    20ba:	38 2b       	or	r19, r24
    20bc:	32 b9       	out	0x02, r19	; 2
    20be:	31 b1       	in	r19, 0x01	; 1
    20c0:	39 23       	and	r19, r25
    20c2:	31 b9       	out	0x01, r19	; 1
		nop();
    20c4:	00 00       	nop
		SET_SCL_SHORT;
    20c6:	14 9a       	sbi	0x02, 4	; 2
    20c8:	0c 98       	cbi	0x01, 4	; 1
    20ca:	04 9b       	sbis	0x00, 4	; 0
    20cc:	fe cf       	rjmp	.-4      	; 0x20ca <sw_TWI_read_single_register+0x8ba>
		nop_2();
    20ce:	00 00       	nop
    20d0:	00 00       	nop
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
		SET_SCL;
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    20d2:	14 98       	cbi	0x02, 4	; 2
    20d4:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    20d6:	32 2f       	mov	r19, r18
    20d8:	33 0f       	add	r19, r19
    20da:	26 ff       	sbrs	r18, 6
    20dc:	fa cc       	rjmp	.-1548   	; 0x1ad2 <sw_TWI_read_single_register+0x2c2>
	{
		SET_SDA_SHORT(mask);		// Bit x = "1"
    20de:	22 b1       	in	r18, 0x02	; 2
    20e0:	28 2b       	or	r18, r24
    20e2:	22 b9       	out	0x02, r18	; 2
    20e4:	21 b1       	in	r18, 0x01	; 1
    20e6:	29 23       	and	r18, r25
    20e8:	21 b9       	out	0x01, r18	; 1
		nop();
    20ea:	00 00       	nop
		SET_SCL_SHORT;
    20ec:	14 9a       	sbi	0x02, 4	; 2
    20ee:	0c 98       	cbi	0x01, 4	; 1
    20f0:	04 9b       	sbis	0x00, 4	; 0
    20f2:	fe cf       	rjmp	.-4      	; 0x20f0 <sw_TWI_read_single_register+0x8e0>
		nop_2();
    20f4:	00 00       	nop
    20f6:	00 00       	nop
		CLEAR_SDA_SHORT(mask);	// Bit x = "0"
		SET_SCL;
	}		
				
	reg = reg << 1;
	CLEAR_SCL_SHORT;
    20f8:	14 98       	cbi	0x02, 4	; 2
    20fa:	0c 9a       	sbi	0x01, 4	; 1
	
	if ((reg & 0b10000000) == 128)
    20fc:	36 ff       	sbrs	r19, 6
    20fe:	fb cc       	rjmp	.-1546   	; 0x1af6 <sw_TWI_read_single_register+0x2e6>
	{
		SET_SDA_SHORT(mask);		// Bit x = "1"
    2100:	22 b1       	in	r18, 0x02	; 2
    2102:	28 2b       	or	r18, r24
    2104:	22 b9       	out	0x02, r18	; 2
    2106:	21 b1       	in	r18, 0x01	; 1
    2108:	29 23       	and	r18, r25
    210a:	21 b9       	out	0x01, r18	; 1
		nop_3();
    210c:	00 00       	nop
    210e:	00 00       	nop
    2110:	00 00       	nop
		SET_SCL_SHORT;
    2112:	14 9a       	sbi	0x02, 4	; 2
    2114:	0c 98       	cbi	0x01, 4	; 1
    2116:	04 9b       	sbis	0x00, 4	; 0
    2118:	fe cf       	rjmp	.-4      	; 0x2116 <sw_TWI_read_single_register+0x906>
		nop_2();
    211a:	00 00       	nop
    211c:	00 00       	nop
    211e:	fb cc       	rjmp	.-1546   	; 0x1b16 <sw_TWI_read_single_register+0x306>

00002120 <sw_TWI_read_value_registers>:
	sei();
#endif
}

void sw_TWI_read_value_registers(uint8_t mask, int16_t* data)
{
    2120:	cf 92       	push	r12
    2122:	df 92       	push	r13
    2124:	ef 92       	push	r14
    2126:	ff 92       	push	r15
    2128:	0f 93       	push	r16
    212a:	1f 93       	push	r17
    212c:	df 93       	push	r29
    212e:	cf 93       	push	r28
    2130:	cd b7       	in	r28, 0x3d	; 61
    2132:	de b7       	in	r29, 0x3e	; 62
    2134:	60 97       	sbiw	r28, 0x10	; 16
    2136:	0f b6       	in	r0, 0x3f	; 63
    2138:	f8 94       	cli
    213a:	de bf       	out	0x3e, r29	; 62
    213c:	0f be       	out	0x3f, r0	; 63
    213e:	cd bf       	out	0x3d, r28	; 61
    2140:	db 01       	movw	r26, r22
	uint8_t x = 0;
	uint8_t received_data[16];
	uint8_t help = 0;
	
#ifdef SW_TWI_BLOCK_INTERRUPT	// see conf_sw_twi.h
	cli();
    2142:	f8 94       	cli
#endif
	
	// bus idle
	SET_SDA(mask);
    2144:	92 b1       	in	r25, 0x02	; 2
    2146:	98 2b       	or	r25, r24
    2148:	92 b9       	out	0x02, r25	; 2
    214a:	21 b1       	in	r18, 0x01	; 1
    214c:	98 2f       	mov	r25, r24
    214e:	90 95       	com	r25
    2150:	29 23       	and	r18, r25
    2152:	21 b9       	out	0x01, r18	; 1
    2154:	00 00       	nop
    2156:	00 00       	nop
	SET_SCL;
    2158:	14 9a       	sbi	0x02, 4	; 2
    215a:	0c 98       	cbi	0x01, 4	; 1
    215c:	04 9b       	sbis	0x00, 4	; 0
    215e:	fe cf       	rjmp	.-4      	; 0x215c <sw_TWI_read_value_registers+0x3c>
	...

	// start
	CLEAR_SDA(mask);
    2168:	22 b1       	in	r18, 0x02	; 2
    216a:	29 23       	and	r18, r25
    216c:	22 b9       	out	0x02, r18	; 2
    216e:	21 b1       	in	r18, 0x01	; 1
    2170:	28 2b       	or	r18, r24
    2172:	21 b9       	out	0x01, r18	; 1
    2174:	00 00       	nop
    2176:	00 00       	nop
	CLEAR_SCL;
    2178:	14 98       	cbi	0x02, 4	; 2
    217a:	0c 9a       	sbi	0x01, 4	; 1
    217c:	00 00       	nop
    217e:	00 00       	nop
    2180:	00 00       	nop

	// Address
	SET_SDA(mask); // Bit 7 = "1"
    2182:	22 b1       	in	r18, 0x02	; 2
    2184:	28 2b       	or	r18, r24
    2186:	22 b9       	out	0x02, r18	; 2
    2188:	21 b1       	in	r18, 0x01	; 1
    218a:	29 23       	and	r18, r25
    218c:	21 b9       	out	0x01, r18	; 1
    218e:	00 00       	nop
    2190:	00 00       	nop
	SET_SCL;
    2192:	14 9a       	sbi	0x02, 4	; 2
    2194:	0c 98       	cbi	0x01, 4	; 1
    2196:	04 9b       	sbis	0x00, 4	; 0
    2198:	fe cf       	rjmp	.-4      	; 0x2196 <sw_TWI_read_value_registers+0x76>
	...
	CLEAR_SCL;
    21a2:	14 98       	cbi	0x02, 4	; 2
    21a4:	0c 9a       	sbi	0x01, 4	; 1
    21a6:	00 00       	nop
    21a8:	00 00       	nop
    21aa:	00 00       	nop
	CLEAR_SDA(mask); // Bit 6 = "0"
    21ac:	22 b1       	in	r18, 0x02	; 2
    21ae:	29 23       	and	r18, r25
    21b0:	22 b9       	out	0x02, r18	; 2
    21b2:	21 b1       	in	r18, 0x01	; 1
    21b4:	28 2b       	or	r18, r24
    21b6:	21 b9       	out	0x01, r18	; 1
    21b8:	00 00       	nop
    21ba:	00 00       	nop
	SET_SCL;
    21bc:	14 9a       	sbi	0x02, 4	; 2
    21be:	0c 98       	cbi	0x01, 4	; 1
    21c0:	04 9b       	sbis	0x00, 4	; 0
    21c2:	fe cf       	rjmp	.-4      	; 0x21c0 <sw_TWI_read_value_registers+0xa0>
	...
	CLEAR_SCL;
    21cc:	14 98       	cbi	0x02, 4	; 2
    21ce:	0c 9a       	sbi	0x01, 4	; 1
    21d0:	00 00       	nop
    21d2:	00 00       	nop
    21d4:	00 00       	nop
	CLEAR_SDA(mask); // Bit 5 = "0"
    21d6:	22 b1       	in	r18, 0x02	; 2
    21d8:	29 23       	and	r18, r25
    21da:	22 b9       	out	0x02, r18	; 2
    21dc:	21 b1       	in	r18, 0x01	; 1
    21de:	28 2b       	or	r18, r24
    21e0:	21 b9       	out	0x01, r18	; 1
    21e2:	00 00       	nop
    21e4:	00 00       	nop
	SET_SCL;
    21e6:	14 9a       	sbi	0x02, 4	; 2
    21e8:	0c 98       	cbi	0x01, 4	; 1
    21ea:	04 9b       	sbis	0x00, 4	; 0
    21ec:	fe cf       	rjmp	.-4      	; 0x21ea <sw_TWI_read_value_registers+0xca>
	...
	CLEAR_SCL;
    21f6:	14 98       	cbi	0x02, 4	; 2
    21f8:	0c 9a       	sbi	0x01, 4	; 1
    21fa:	00 00       	nop
    21fc:	00 00       	nop
    21fe:	00 00       	nop
	SET_SDA(mask); // Bit 4 = "1"
    2200:	22 b1       	in	r18, 0x02	; 2
    2202:	28 2b       	or	r18, r24
    2204:	22 b9       	out	0x02, r18	; 2
    2206:	21 b1       	in	r18, 0x01	; 1
    2208:	29 23       	and	r18, r25
    220a:	21 b9       	out	0x01, r18	; 1
    220c:	00 00       	nop
    220e:	00 00       	nop
	SET_SCL;
    2210:	14 9a       	sbi	0x02, 4	; 2
    2212:	0c 98       	cbi	0x01, 4	; 1
    2214:	04 9b       	sbis	0x00, 4	; 0
    2216:	fe cf       	rjmp	.-4      	; 0x2214 <sw_TWI_read_value_registers+0xf4>
	...
	CLEAR_SCL;
    2220:	14 98       	cbi	0x02, 4	; 2
    2222:	0c 9a       	sbi	0x01, 4	; 1
    2224:	00 00       	nop
    2226:	00 00       	nop
    2228:	00 00       	nop
	CLEAR_SDA(mask); // Bit 3 = "0"
    222a:	22 b1       	in	r18, 0x02	; 2
    222c:	29 23       	and	r18, r25
    222e:	22 b9       	out	0x02, r18	; 2
    2230:	21 b1       	in	r18, 0x01	; 1
    2232:	28 2b       	or	r18, r24
    2234:	21 b9       	out	0x01, r18	; 1
    2236:	00 00       	nop
    2238:	00 00       	nop
	SET_SCL;
    223a:	14 9a       	sbi	0x02, 4	; 2
    223c:	0c 98       	cbi	0x01, 4	; 1
    223e:	04 9b       	sbis	0x00, 4	; 0
    2240:	fe cf       	rjmp	.-4      	; 0x223e <sw_TWI_read_value_registers+0x11e>
	...
	CLEAR_SCL;
    224a:	14 98       	cbi	0x02, 4	; 2
    224c:	0c 9a       	sbi	0x01, 4	; 1
    224e:	00 00       	nop
    2250:	00 00       	nop
    2252:	00 00       	nop
	CLEAR_SDA(mask); // Bit 2 = "0"
    2254:	22 b1       	in	r18, 0x02	; 2
    2256:	29 23       	and	r18, r25
    2258:	22 b9       	out	0x02, r18	; 2
    225a:	21 b1       	in	r18, 0x01	; 1
    225c:	28 2b       	or	r18, r24
    225e:	21 b9       	out	0x01, r18	; 1
    2260:	00 00       	nop
    2262:	00 00       	nop
	SET_SCL;
    2264:	14 9a       	sbi	0x02, 4	; 2
    2266:	0c 98       	cbi	0x01, 4	; 1
    2268:	04 9b       	sbis	0x00, 4	; 0
    226a:	fe cf       	rjmp	.-4      	; 0x2268 <sw_TWI_read_value_registers+0x148>
	...
	CLEAR_SCL;
    2274:	14 98       	cbi	0x02, 4	; 2
    2276:	0c 9a       	sbi	0x01, 4	; 1
    2278:	00 00       	nop
    227a:	00 00       	nop
    227c:	00 00       	nop
	CLEAR_SDA(mask); // Bit 1 = "0"
    227e:	22 b1       	in	r18, 0x02	; 2
    2280:	29 23       	and	r18, r25
    2282:	22 b9       	out	0x02, r18	; 2
    2284:	21 b1       	in	r18, 0x01	; 1
    2286:	28 2b       	or	r18, r24
    2288:	21 b9       	out	0x01, r18	; 1
    228a:	00 00       	nop
    228c:	00 00       	nop
	SET_SCL;
    228e:	14 9a       	sbi	0x02, 4	; 2
    2290:	0c 98       	cbi	0x01, 4	; 1
    2292:	04 9b       	sbis	0x00, 4	; 0
    2294:	fe cf       	rjmp	.-4      	; 0x2292 <sw_TWI_read_value_registers+0x172>
	...
	CLEAR_SCL;
    229e:	14 98       	cbi	0x02, 4	; 2
    22a0:	0c 9a       	sbi	0x01, 4	; 1
    22a2:	00 00       	nop
    22a4:	00 00       	nop
    22a6:	00 00       	nop
	CLEAR_SDA(mask); // Bit 0 = "0"	write register
    22a8:	22 b1       	in	r18, 0x02	; 2
    22aa:	29 23       	and	r18, r25
    22ac:	22 b9       	out	0x02, r18	; 2
    22ae:	21 b1       	in	r18, 0x01	; 1
    22b0:	28 2b       	or	r18, r24
    22b2:	21 b9       	out	0x01, r18	; 1
    22b4:	00 00       	nop
    22b6:	00 00       	nop
	SET_SCL;
    22b8:	14 9a       	sbi	0x02, 4	; 2
    22ba:	0c 98       	cbi	0x01, 4	; 1
    22bc:	04 9b       	sbis	0x00, 4	; 0
    22be:	fe cf       	rjmp	.-4      	; 0x22bc <sw_TWI_read_value_registers+0x19c>
	...
	CLEAR_SCL;
    22c8:	14 98       	cbi	0x02, 4	; 2
    22ca:	0c 9a       	sbi	0x01, 4	; 1
    22cc:	00 00       	nop
    22ce:	00 00       	nop
    22d0:	00 00       	nop

	// Acknowledge
	SET_SDA(mask);	// SDA open Collector
    22d2:	22 b1       	in	r18, 0x02	; 2
    22d4:	28 2b       	or	r18, r24
    22d6:	22 b9       	out	0x02, r18	; 2
    22d8:	21 b1       	in	r18, 0x01	; 1
    22da:	29 23       	and	r18, r25
    22dc:	21 b9       	out	0x01, r18	; 1
    22de:	00 00       	nop
    22e0:	00 00       	nop
	SET_SCL;	// Acknowledge	
    22e2:	14 9a       	sbi	0x02, 4	; 2
    22e4:	0c 98       	cbi	0x01, 4	; 1
    22e6:	04 9b       	sbis	0x00, 4	; 0
    22e8:	fe cf       	rjmp	.-4      	; 0x22e6 <sw_TWI_read_value_registers+0x1c6>
	...
	CLEAR_SCL_SHORT;
    22f2:	14 98       	cbi	0x02, 4	; 2
    22f4:	0c 9a       	sbi	0x01, 4	; 1
	nop_3();
    22f6:	00 00       	nop
    22f8:	00 00       	nop
    22fa:	00 00       	nop
	
	// Register (0x50)
	CLEAR_SDA(mask); // Bit 7 = "0"
    22fc:	22 b1       	in	r18, 0x02	; 2
    22fe:	29 23       	and	r18, r25
    2300:	22 b9       	out	0x02, r18	; 2
    2302:	21 b1       	in	r18, 0x01	; 1
    2304:	28 2b       	or	r18, r24
    2306:	21 b9       	out	0x01, r18	; 1
    2308:	00 00       	nop
    230a:	00 00       	nop
	SET_SCL;
    230c:	14 9a       	sbi	0x02, 4	; 2
    230e:	0c 98       	cbi	0x01, 4	; 1
    2310:	04 9b       	sbis	0x00, 4	; 0
    2312:	fe cf       	rjmp	.-4      	; 0x2310 <sw_TWI_read_value_registers+0x1f0>
	...
	CLEAR_SCL;
    231c:	14 98       	cbi	0x02, 4	; 2
    231e:	0c 9a       	sbi	0x01, 4	; 1
    2320:	00 00       	nop
    2322:	00 00       	nop
    2324:	00 00       	nop
	SET_SDA(mask); // Bit 6 = "1"
    2326:	22 b1       	in	r18, 0x02	; 2
    2328:	28 2b       	or	r18, r24
    232a:	22 b9       	out	0x02, r18	; 2
    232c:	21 b1       	in	r18, 0x01	; 1
    232e:	29 23       	and	r18, r25
    2330:	21 b9       	out	0x01, r18	; 1
    2332:	00 00       	nop
    2334:	00 00       	nop
	SET_SCL;
    2336:	14 9a       	sbi	0x02, 4	; 2
    2338:	0c 98       	cbi	0x01, 4	; 1
    233a:	04 9b       	sbis	0x00, 4	; 0
    233c:	fe cf       	rjmp	.-4      	; 0x233a <sw_TWI_read_value_registers+0x21a>
	...
	CLEAR_SCL;
    2346:	14 98       	cbi	0x02, 4	; 2
    2348:	0c 9a       	sbi	0x01, 4	; 1
    234a:	00 00       	nop
    234c:	00 00       	nop
    234e:	00 00       	nop
	CLEAR_SDA(mask); // Bit 5 = "0"
    2350:	22 b1       	in	r18, 0x02	; 2
    2352:	29 23       	and	r18, r25
    2354:	22 b9       	out	0x02, r18	; 2
    2356:	21 b1       	in	r18, 0x01	; 1
    2358:	28 2b       	or	r18, r24
    235a:	21 b9       	out	0x01, r18	; 1
    235c:	00 00       	nop
    235e:	00 00       	nop
	SET_SCL;
    2360:	14 9a       	sbi	0x02, 4	; 2
    2362:	0c 98       	cbi	0x01, 4	; 1
    2364:	04 9b       	sbis	0x00, 4	; 0
    2366:	fe cf       	rjmp	.-4      	; 0x2364 <sw_TWI_read_value_registers+0x244>
	...
	CLEAR_SCL;
    2370:	14 98       	cbi	0x02, 4	; 2
    2372:	0c 9a       	sbi	0x01, 4	; 1
    2374:	00 00       	nop
    2376:	00 00       	nop
    2378:	00 00       	nop
	SET_SDA(mask); // Bit 4 = "1"
    237a:	22 b1       	in	r18, 0x02	; 2
    237c:	28 2b       	or	r18, r24
    237e:	22 b9       	out	0x02, r18	; 2
    2380:	21 b1       	in	r18, 0x01	; 1
    2382:	29 23       	and	r18, r25
    2384:	21 b9       	out	0x01, r18	; 1
    2386:	00 00       	nop
    2388:	00 00       	nop
	SET_SCL;
    238a:	14 9a       	sbi	0x02, 4	; 2
    238c:	0c 98       	cbi	0x01, 4	; 1
    238e:	04 9b       	sbis	0x00, 4	; 0
    2390:	fe cf       	rjmp	.-4      	; 0x238e <sw_TWI_read_value_registers+0x26e>
	...
	CLEAR_SCL;
    239a:	14 98       	cbi	0x02, 4	; 2
    239c:	0c 9a       	sbi	0x01, 4	; 1
    239e:	00 00       	nop
    23a0:	00 00       	nop
    23a2:	00 00       	nop
	CLEAR_SDA(mask); // Bit 3 = "0"
    23a4:	22 b1       	in	r18, 0x02	; 2
    23a6:	29 23       	and	r18, r25
    23a8:	22 b9       	out	0x02, r18	; 2
    23aa:	21 b1       	in	r18, 0x01	; 1
    23ac:	28 2b       	or	r18, r24
    23ae:	21 b9       	out	0x01, r18	; 1
    23b0:	00 00       	nop
    23b2:	00 00       	nop
	SET_SCL;
    23b4:	14 9a       	sbi	0x02, 4	; 2
    23b6:	0c 98       	cbi	0x01, 4	; 1
    23b8:	04 9b       	sbis	0x00, 4	; 0
    23ba:	fe cf       	rjmp	.-4      	; 0x23b8 <sw_TWI_read_value_registers+0x298>
	...
	CLEAR_SCL;
    23c4:	14 98       	cbi	0x02, 4	; 2
    23c6:	0c 9a       	sbi	0x01, 4	; 1
    23c8:	00 00       	nop
    23ca:	00 00       	nop
    23cc:	00 00       	nop
	CLEAR_SDA(mask); // Bit 2 = "0"
    23ce:	22 b1       	in	r18, 0x02	; 2
    23d0:	29 23       	and	r18, r25
    23d2:	22 b9       	out	0x02, r18	; 2
    23d4:	21 b1       	in	r18, 0x01	; 1
    23d6:	28 2b       	or	r18, r24
    23d8:	21 b9       	out	0x01, r18	; 1
    23da:	00 00       	nop
    23dc:	00 00       	nop
	SET_SCL;
    23de:	14 9a       	sbi	0x02, 4	; 2
    23e0:	0c 98       	cbi	0x01, 4	; 1
    23e2:	04 9b       	sbis	0x00, 4	; 0
    23e4:	fe cf       	rjmp	.-4      	; 0x23e2 <sw_TWI_read_value_registers+0x2c2>
	...
	CLEAR_SCL;
    23ee:	14 98       	cbi	0x02, 4	; 2
    23f0:	0c 9a       	sbi	0x01, 4	; 1
    23f2:	00 00       	nop
    23f4:	00 00       	nop
    23f6:	00 00       	nop
	CLEAR_SDA(mask); // Bit 1 = "0"
    23f8:	22 b1       	in	r18, 0x02	; 2
    23fa:	29 23       	and	r18, r25
    23fc:	22 b9       	out	0x02, r18	; 2
    23fe:	21 b1       	in	r18, 0x01	; 1
    2400:	28 2b       	or	r18, r24
    2402:	21 b9       	out	0x01, r18	; 1
    2404:	00 00       	nop
    2406:	00 00       	nop
	SET_SCL;
    2408:	14 9a       	sbi	0x02, 4	; 2
    240a:	0c 98       	cbi	0x01, 4	; 1
    240c:	04 9b       	sbis	0x00, 4	; 0
    240e:	fe cf       	rjmp	.-4      	; 0x240c <sw_TWI_read_value_registers+0x2ec>
	...
	CLEAR_SCL;
    2418:	14 98       	cbi	0x02, 4	; 2
    241a:	0c 9a       	sbi	0x01, 4	; 1
    241c:	00 00       	nop
    241e:	00 00       	nop
    2420:	00 00       	nop
	CLEAR_SDA(mask); // Bit 0 = "0"	
    2422:	22 b1       	in	r18, 0x02	; 2
    2424:	29 23       	and	r18, r25
    2426:	22 b9       	out	0x02, r18	; 2
    2428:	21 b1       	in	r18, 0x01	; 1
    242a:	28 2b       	or	r18, r24
    242c:	21 b9       	out	0x01, r18	; 1
    242e:	00 00       	nop
    2430:	00 00       	nop
	SET_SCL;
    2432:	14 9a       	sbi	0x02, 4	; 2
    2434:	0c 98       	cbi	0x01, 4	; 1
    2436:	04 9b       	sbis	0x00, 4	; 0
    2438:	fe cf       	rjmp	.-4      	; 0x2436 <sw_TWI_read_value_registers+0x316>
	...
	CLEAR_SCL;		
    2442:	14 98       	cbi	0x02, 4	; 2
    2444:	0c 9a       	sbi	0x01, 4	; 1
    2446:	00 00       	nop
    2448:	00 00       	nop
    244a:	00 00       	nop
	
	// Acknowledge
	SET_SDA(mask);	// SDA open Collector
    244c:	22 b1       	in	r18, 0x02	; 2
    244e:	28 2b       	or	r18, r24
    2450:	22 b9       	out	0x02, r18	; 2
    2452:	21 b1       	in	r18, 0x01	; 1
    2454:	29 23       	and	r18, r25
    2456:	21 b9       	out	0x01, r18	; 1
    2458:	00 00       	nop
    245a:	00 00       	nop
	SET_SCL;	// Acknowledge	
    245c:	14 9a       	sbi	0x02, 4	; 2
    245e:	0c 98       	cbi	0x01, 4	; 1
    2460:	04 9b       	sbis	0x00, 4	; 0
    2462:	fe cf       	rjmp	.-4      	; 0x2460 <sw_TWI_read_value_registers+0x340>
	...
	CLEAR_SCL_SHORT;
    246c:	14 98       	cbi	0x02, 4	; 2
    246e:	0c 9a       	sbi	0x01, 4	; 1
	nop_3();
    2470:	00 00       	nop
    2472:	00 00       	nop
    2474:	00 00       	nop
	
	// Restart
	SET_SDA(mask);
    2476:	22 b1       	in	r18, 0x02	; 2
    2478:	28 2b       	or	r18, r24
    247a:	22 b9       	out	0x02, r18	; 2
    247c:	21 b1       	in	r18, 0x01	; 1
    247e:	29 23       	and	r18, r25
    2480:	21 b9       	out	0x01, r18	; 1
    2482:	00 00       	nop
    2484:	00 00       	nop
	SET_SCL_SHORT;
    2486:	14 9a       	sbi	0x02, 4	; 2
    2488:	0c 98       	cbi	0x01, 4	; 1
    248a:	04 9b       	sbis	0x00, 4	; 0
    248c:	fe cf       	rjmp	.-4      	; 0x248a <sw_TWI_read_value_registers+0x36a>
	CLEAR_SDA_SHORT(mask);
    248e:	22 b1       	in	r18, 0x02	; 2
    2490:	29 23       	and	r18, r25
    2492:	22 b9       	out	0x02, r18	; 2
    2494:	21 b1       	in	r18, 0x01	; 1
    2496:	28 2b       	or	r18, r24
    2498:	21 b9       	out	0x01, r18	; 1
	CLEAR_SCL_SHORT;
    249a:	14 98       	cbi	0x02, 4	; 2
    249c:	0c 9a       	sbi	0x01, 4	; 1
	nop_3();
    249e:	00 00       	nop
    24a0:	00 00       	nop
    24a2:	00 00       	nop
	
	// Address
	SET_SDA(mask); // Bit 7 = "1"
    24a4:	22 b1       	in	r18, 0x02	; 2
    24a6:	28 2b       	or	r18, r24
    24a8:	22 b9       	out	0x02, r18	; 2
    24aa:	21 b1       	in	r18, 0x01	; 1
    24ac:	29 23       	and	r18, r25
    24ae:	21 b9       	out	0x01, r18	; 1
    24b0:	00 00       	nop
    24b2:	00 00       	nop
	SET_SCL;
    24b4:	14 9a       	sbi	0x02, 4	; 2
    24b6:	0c 98       	cbi	0x01, 4	; 1
    24b8:	04 9b       	sbis	0x00, 4	; 0
    24ba:	fe cf       	rjmp	.-4      	; 0x24b8 <sw_TWI_read_value_registers+0x398>
	...
	CLEAR_SCL;
    24c4:	14 98       	cbi	0x02, 4	; 2
    24c6:	0c 9a       	sbi	0x01, 4	; 1
    24c8:	00 00       	nop
    24ca:	00 00       	nop
    24cc:	00 00       	nop
	CLEAR_SDA(mask); // Bit 6 = "0"
    24ce:	22 b1       	in	r18, 0x02	; 2
    24d0:	29 23       	and	r18, r25
    24d2:	22 b9       	out	0x02, r18	; 2
    24d4:	21 b1       	in	r18, 0x01	; 1
    24d6:	28 2b       	or	r18, r24
    24d8:	21 b9       	out	0x01, r18	; 1
    24da:	00 00       	nop
    24dc:	00 00       	nop
	SET_SCL;
    24de:	14 9a       	sbi	0x02, 4	; 2
    24e0:	0c 98       	cbi	0x01, 4	; 1
    24e2:	04 9b       	sbis	0x00, 4	; 0
    24e4:	fe cf       	rjmp	.-4      	; 0x24e2 <sw_TWI_read_value_registers+0x3c2>
	...
	CLEAR_SCL;
    24ee:	14 98       	cbi	0x02, 4	; 2
    24f0:	0c 9a       	sbi	0x01, 4	; 1
    24f2:	00 00       	nop
    24f4:	00 00       	nop
    24f6:	00 00       	nop
	CLEAR_SDA(mask); // Bit 5 = "0"
    24f8:	22 b1       	in	r18, 0x02	; 2
    24fa:	29 23       	and	r18, r25
    24fc:	22 b9       	out	0x02, r18	; 2
    24fe:	21 b1       	in	r18, 0x01	; 1
    2500:	28 2b       	or	r18, r24
    2502:	21 b9       	out	0x01, r18	; 1
    2504:	00 00       	nop
    2506:	00 00       	nop
	SET_SCL;
    2508:	14 9a       	sbi	0x02, 4	; 2
    250a:	0c 98       	cbi	0x01, 4	; 1
    250c:	04 9b       	sbis	0x00, 4	; 0
    250e:	fe cf       	rjmp	.-4      	; 0x250c <sw_TWI_read_value_registers+0x3ec>
	...
	CLEAR_SCL;
    2518:	14 98       	cbi	0x02, 4	; 2
    251a:	0c 9a       	sbi	0x01, 4	; 1
    251c:	00 00       	nop
    251e:	00 00       	nop
    2520:	00 00       	nop
	SET_SDA(mask); // Bit 4 = "1"
    2522:	22 b1       	in	r18, 0x02	; 2
    2524:	28 2b       	or	r18, r24
    2526:	22 b9       	out	0x02, r18	; 2
    2528:	21 b1       	in	r18, 0x01	; 1
    252a:	29 23       	and	r18, r25
    252c:	21 b9       	out	0x01, r18	; 1
    252e:	00 00       	nop
    2530:	00 00       	nop
	SET_SCL;
    2532:	14 9a       	sbi	0x02, 4	; 2
    2534:	0c 98       	cbi	0x01, 4	; 1
    2536:	04 9b       	sbis	0x00, 4	; 0
    2538:	fe cf       	rjmp	.-4      	; 0x2536 <sw_TWI_read_value_registers+0x416>
	...
	CLEAR_SCL;
    2542:	14 98       	cbi	0x02, 4	; 2
    2544:	0c 9a       	sbi	0x01, 4	; 1
    2546:	00 00       	nop
    2548:	00 00       	nop
    254a:	00 00       	nop
	CLEAR_SDA(mask); // Bit 3 = "0"
    254c:	22 b1       	in	r18, 0x02	; 2
    254e:	29 23       	and	r18, r25
    2550:	22 b9       	out	0x02, r18	; 2
    2552:	21 b1       	in	r18, 0x01	; 1
    2554:	28 2b       	or	r18, r24
    2556:	21 b9       	out	0x01, r18	; 1
    2558:	00 00       	nop
    255a:	00 00       	nop
	SET_SCL;
    255c:	14 9a       	sbi	0x02, 4	; 2
    255e:	0c 98       	cbi	0x01, 4	; 1
    2560:	04 9b       	sbis	0x00, 4	; 0
    2562:	fe cf       	rjmp	.-4      	; 0x2560 <sw_TWI_read_value_registers+0x440>
	...
	CLEAR_SCL;
    256c:	14 98       	cbi	0x02, 4	; 2
    256e:	0c 9a       	sbi	0x01, 4	; 1
    2570:	00 00       	nop
    2572:	00 00       	nop
    2574:	00 00       	nop
	CLEAR_SDA(mask); // Bit 2 = "0"
    2576:	22 b1       	in	r18, 0x02	; 2
    2578:	29 23       	and	r18, r25
    257a:	22 b9       	out	0x02, r18	; 2
    257c:	21 b1       	in	r18, 0x01	; 1
    257e:	28 2b       	or	r18, r24
    2580:	21 b9       	out	0x01, r18	; 1
    2582:	00 00       	nop
    2584:	00 00       	nop
	SET_SCL;
    2586:	14 9a       	sbi	0x02, 4	; 2
    2588:	0c 98       	cbi	0x01, 4	; 1
    258a:	04 9b       	sbis	0x00, 4	; 0
    258c:	fe cf       	rjmp	.-4      	; 0x258a <sw_TWI_read_value_registers+0x46a>
	...
	CLEAR_SCL;
    2596:	14 98       	cbi	0x02, 4	; 2
    2598:	0c 9a       	sbi	0x01, 4	; 1
    259a:	00 00       	nop
    259c:	00 00       	nop
    259e:	00 00       	nop
	CLEAR_SDA(mask); // Bit 1 = "0"
    25a0:	22 b1       	in	r18, 0x02	; 2
    25a2:	29 23       	and	r18, r25
    25a4:	22 b9       	out	0x02, r18	; 2
    25a6:	21 b1       	in	r18, 0x01	; 1
    25a8:	28 2b       	or	r18, r24
    25aa:	21 b9       	out	0x01, r18	; 1
    25ac:	00 00       	nop
    25ae:	00 00       	nop
	SET_SCL;
    25b0:	14 9a       	sbi	0x02, 4	; 2
    25b2:	0c 98       	cbi	0x01, 4	; 1
    25b4:	04 9b       	sbis	0x00, 4	; 0
    25b6:	fe cf       	rjmp	.-4      	; 0x25b4 <sw_TWI_read_value_registers+0x494>
	...
	CLEAR_SCL;
    25c0:	14 98       	cbi	0x02, 4	; 2
    25c2:	0c 9a       	sbi	0x01, 4	; 1
    25c4:	00 00       	nop
    25c6:	00 00       	nop
    25c8:	00 00       	nop
	SET_SDA(mask); // Bit 0 = "1"	read register
    25ca:	22 b1       	in	r18, 0x02	; 2
    25cc:	28 2b       	or	r18, r24
    25ce:	22 b9       	out	0x02, r18	; 2
    25d0:	21 b1       	in	r18, 0x01	; 1
    25d2:	29 23       	and	r18, r25
    25d4:	21 b9       	out	0x01, r18	; 1
    25d6:	00 00       	nop
    25d8:	00 00       	nop
	SET_SCL;
    25da:	14 9a       	sbi	0x02, 4	; 2
    25dc:	0c 98       	cbi	0x01, 4	; 1
    25de:	04 9b       	sbis	0x00, 4	; 0
    25e0:	fe cf       	rjmp	.-4      	; 0x25de <sw_TWI_read_value_registers+0x4be>
	...
	CLEAR_SCL;
    25ea:	14 98       	cbi	0x02, 4	; 2
    25ec:	0c 9a       	sbi	0x01, 4	; 1
    25ee:	00 00       	nop
    25f0:	00 00       	nop
    25f2:	00 00       	nop

	// Acknowledge
	SET_SDA(mask);	// SDA open Collector
    25f4:	22 b1       	in	r18, 0x02	; 2
    25f6:	28 2b       	or	r18, r24
    25f8:	22 b9       	out	0x02, r18	; 2
    25fa:	21 b1       	in	r18, 0x01	; 1
    25fc:	29 23       	and	r18, r25
    25fe:	21 b9       	out	0x01, r18	; 1
    2600:	00 00       	nop
    2602:	00 00       	nop
	SET_SCL;	// Acknowledge	
    2604:	14 9a       	sbi	0x02, 4	; 2
    2606:	0c 98       	cbi	0x01, 4	; 1
    2608:	04 9b       	sbis	0x00, 4	; 0
    260a:	fe cf       	rjmp	.-4      	; 0x2608 <sw_TWI_read_value_registers+0x4e8>
	...
	CLEAR_SCL;
    2614:	14 98       	cbi	0x02, 4	; 2
    2616:	0c 9a       	sbi	0x01, 4	; 1
	...
	nop_8();
    262c:	00 00       	nop
	
	// Register value LSB
	SET_SCL_SHORT;
    262e:	14 9a       	sbi	0x02, 4	; 2
    2630:	0c 98       	cbi	0x01, 4	; 1
    2632:	04 9b       	sbis	0x00, 4	; 0
    2634:	fe cf       	rjmp	.-4      	; 0x2632 <sw_TWI_read_value_registers+0x512>
	received_data[7] = (SDA_PIN & mask);
    2636:	20 b1       	in	r18, 0x00	; 0
    2638:	28 23       	and	r18, r24
    263a:	28 87       	std	Y+8, r18	; 0x08
	CLEAR_SCL;
    263c:	14 98       	cbi	0x02, 4	; 2
    263e:	0c 9a       	sbi	0x01, 4	; 1
	...
	nop_8();
    2654:	00 00       	nop
	
	SET_SCL_SHORT;
    2656:	14 9a       	sbi	0x02, 4	; 2
    2658:	0c 98       	cbi	0x01, 4	; 1
    265a:	04 9b       	sbis	0x00, 4	; 0
    265c:	fe cf       	rjmp	.-4      	; 0x265a <sw_TWI_read_value_registers+0x53a>
	received_data[6] = (SDA_PIN & mask);
    265e:	20 b1       	in	r18, 0x00	; 0
    2660:	28 23       	and	r18, r24
    2662:	2f 83       	std	Y+7, r18	; 0x07
	CLEAR_SCL;
    2664:	14 98       	cbi	0x02, 4	; 2
    2666:	0c 9a       	sbi	0x01, 4	; 1
	...
	nop_8();
    267c:	00 00       	nop
	
	SET_SCL_SHORT;
    267e:	14 9a       	sbi	0x02, 4	; 2
    2680:	0c 98       	cbi	0x01, 4	; 1
    2682:	04 9b       	sbis	0x00, 4	; 0
    2684:	fe cf       	rjmp	.-4      	; 0x2682 <sw_TWI_read_value_registers+0x562>
	received_data[5] = (SDA_PIN & mask);
    2686:	20 b1       	in	r18, 0x00	; 0
    2688:	28 23       	and	r18, r24
    268a:	2e 83       	std	Y+6, r18	; 0x06
	CLEAR_SCL;
    268c:	14 98       	cbi	0x02, 4	; 2
    268e:	0c 9a       	sbi	0x01, 4	; 1
	...
	nop_8();
    26a4:	00 00       	nop
	
	SET_SCL_SHORT;
    26a6:	14 9a       	sbi	0x02, 4	; 2
    26a8:	0c 98       	cbi	0x01, 4	; 1
    26aa:	04 9b       	sbis	0x00, 4	; 0
    26ac:	fe cf       	rjmp	.-4      	; 0x26aa <sw_TWI_read_value_registers+0x58a>
	received_data[4] = (SDA_PIN & mask);
    26ae:	20 b1       	in	r18, 0x00	; 0
    26b0:	28 23       	and	r18, r24
    26b2:	2d 83       	std	Y+5, r18	; 0x05
	CLEAR_SCL;
    26b4:	14 98       	cbi	0x02, 4	; 2
    26b6:	0c 9a       	sbi	0x01, 4	; 1
	...
	nop_8();
    26cc:	00 00       	nop
	
	SET_SCL_SHORT;
    26ce:	14 9a       	sbi	0x02, 4	; 2
    26d0:	0c 98       	cbi	0x01, 4	; 1
    26d2:	04 9b       	sbis	0x00, 4	; 0
    26d4:	fe cf       	rjmp	.-4      	; 0x26d2 <sw_TWI_read_value_registers+0x5b2>
	received_data[3] = (SDA_PIN & mask);
    26d6:	20 b1       	in	r18, 0x00	; 0
    26d8:	28 23       	and	r18, r24
    26da:	2c 83       	std	Y+4, r18	; 0x04
	CLEAR_SCL;
    26dc:	14 98       	cbi	0x02, 4	; 2
    26de:	0c 9a       	sbi	0x01, 4	; 1
	...
	nop_8();
    26f4:	00 00       	nop
	
	SET_SCL_SHORT;
    26f6:	14 9a       	sbi	0x02, 4	; 2
    26f8:	0c 98       	cbi	0x01, 4	; 1
    26fa:	04 9b       	sbis	0x00, 4	; 0
    26fc:	fe cf       	rjmp	.-4      	; 0x26fa <sw_TWI_read_value_registers+0x5da>
	received_data[2] = (SDA_PIN & mask);
    26fe:	20 b1       	in	r18, 0x00	; 0
    2700:	28 23       	and	r18, r24
    2702:	2b 83       	std	Y+3, r18	; 0x03
	CLEAR_SCL;
    2704:	14 98       	cbi	0x02, 4	; 2
    2706:	0c 9a       	sbi	0x01, 4	; 1
	...
	nop_8();
    271c:	00 00       	nop
	
	SET_SCL_SHORT;
    271e:	14 9a       	sbi	0x02, 4	; 2
    2720:	0c 98       	cbi	0x01, 4	; 1
    2722:	04 9b       	sbis	0x00, 4	; 0
    2724:	fe cf       	rjmp	.-4      	; 0x2722 <sw_TWI_read_value_registers+0x602>
	received_data[1] = (SDA_PIN & mask);
    2726:	20 b1       	in	r18, 0x00	; 0
    2728:	28 23       	and	r18, r24
    272a:	2a 83       	std	Y+2, r18	; 0x02
	CLEAR_SCL;
    272c:	14 98       	cbi	0x02, 4	; 2
    272e:	0c 9a       	sbi	0x01, 4	; 1
	...
	nop_8();
    2744:	00 00       	nop
	
	SET_SCL_SHORT;
    2746:	14 9a       	sbi	0x02, 4	; 2
    2748:	0c 98       	cbi	0x01, 4	; 1
    274a:	04 9b       	sbis	0x00, 4	; 0
    274c:	fe cf       	rjmp	.-4      	; 0x274a <sw_TWI_read_value_registers+0x62a>
	received_data[0] = (SDA_PIN & mask);
    274e:	20 b1       	in	r18, 0x00	; 0
    2750:	28 23       	and	r18, r24
    2752:	29 83       	std	Y+1, r18	; 0x01
	CLEAR_SCL;
    2754:	14 98       	cbi	0x02, 4	; 2
    2756:	0c 9a       	sbi	0x01, 4	; 1
    2758:	00 00       	nop
    275a:	00 00       	nop
    275c:	00 00       	nop

	// Acknowledge
	CLEAR_SDA(mask);
    275e:	22 b1       	in	r18, 0x02	; 2
    2760:	29 23       	and	r18, r25
    2762:	22 b9       	out	0x02, r18	; 2
    2764:	21 b1       	in	r18, 0x01	; 1
    2766:	28 2b       	or	r18, r24
    2768:	21 b9       	out	0x01, r18	; 1
    276a:	00 00       	nop
    276c:	00 00       	nop
	SET_SCL;	// Acknowledge	
    276e:	14 9a       	sbi	0x02, 4	; 2
    2770:	0c 98       	cbi	0x01, 4	; 1
    2772:	04 9b       	sbis	0x00, 4	; 0
    2774:	fe cf       	rjmp	.-4      	; 0x2772 <sw_TWI_read_value_registers+0x652>
	...
	CLEAR_SCL;
    277e:	14 98       	cbi	0x02, 4	; 2
    2780:	0c 9a       	sbi	0x01, 4	; 1
    2782:	00 00       	nop
    2784:	00 00       	nop
    2786:	00 00       	nop
	SET_SDA(mask);
    2788:	22 b1       	in	r18, 0x02	; 2
    278a:	28 2b       	or	r18, r24
    278c:	22 b9       	out	0x02, r18	; 2
    278e:	21 b1       	in	r18, 0x01	; 1
    2790:	29 23       	and	r18, r25
    2792:	21 b9       	out	0x01, r18	; 1
    2794:	00 00       	nop
    2796:	00 00       	nop
	//nop_8();
	
	// Register value MSB
	SET_SCL_SHORT;
    2798:	14 9a       	sbi	0x02, 4	; 2
    279a:	0c 98       	cbi	0x01, 4	; 1
    279c:	04 9b       	sbis	0x00, 4	; 0
    279e:	fe cf       	rjmp	.-4      	; 0x279c <sw_TWI_read_value_registers+0x67c>
	received_data[15] = (SDA_PIN & mask);
    27a0:	20 b1       	in	r18, 0x00	; 0
    27a2:	28 23       	and	r18, r24
    27a4:	28 8b       	std	Y+16, r18	; 0x10
	CLEAR_SCL;
    27a6:	14 98       	cbi	0x02, 4	; 2
    27a8:	0c 9a       	sbi	0x01, 4	; 1
	...
	nop_8();
    27be:	00 00       	nop
	
	SET_SCL_SHORT;
    27c0:	14 9a       	sbi	0x02, 4	; 2
    27c2:	0c 98       	cbi	0x01, 4	; 1
    27c4:	04 9b       	sbis	0x00, 4	; 0
    27c6:	fe cf       	rjmp	.-4      	; 0x27c4 <sw_TWI_read_value_registers+0x6a4>
	received_data[14] = (SDA_PIN & mask);
    27c8:	20 b1       	in	r18, 0x00	; 0
    27ca:	28 23       	and	r18, r24
    27cc:	2f 87       	std	Y+15, r18	; 0x0f
	CLEAR_SCL;
    27ce:	14 98       	cbi	0x02, 4	; 2
    27d0:	0c 9a       	sbi	0x01, 4	; 1
	...
	nop_8();
    27e6:	00 00       	nop
	
	SET_SCL_SHORT;
    27e8:	14 9a       	sbi	0x02, 4	; 2
    27ea:	0c 98       	cbi	0x01, 4	; 1
    27ec:	04 9b       	sbis	0x00, 4	; 0
    27ee:	fe cf       	rjmp	.-4      	; 0x27ec <sw_TWI_read_value_registers+0x6cc>
	received_data[13] = (SDA_PIN & mask);
    27f0:	20 b1       	in	r18, 0x00	; 0
    27f2:	28 23       	and	r18, r24
    27f4:	2e 87       	std	Y+14, r18	; 0x0e
	CLEAR_SCL;
    27f6:	14 98       	cbi	0x02, 4	; 2
    27f8:	0c 9a       	sbi	0x01, 4	; 1
	...
	nop_8();
    280e:	00 00       	nop
	
	SET_SCL_SHORT;
    2810:	14 9a       	sbi	0x02, 4	; 2
    2812:	0c 98       	cbi	0x01, 4	; 1
    2814:	04 9b       	sbis	0x00, 4	; 0
    2816:	fe cf       	rjmp	.-4      	; 0x2814 <sw_TWI_read_value_registers+0x6f4>
	received_data[12] = (SDA_PIN & mask);
    2818:	20 b1       	in	r18, 0x00	; 0
    281a:	28 23       	and	r18, r24
    281c:	2d 87       	std	Y+13, r18	; 0x0d
	CLEAR_SCL;
    281e:	14 98       	cbi	0x02, 4	; 2
    2820:	0c 9a       	sbi	0x01, 4	; 1
	...
	nop_8();
    2836:	00 00       	nop
	
	SET_SCL_SHORT;
    2838:	14 9a       	sbi	0x02, 4	; 2
    283a:	0c 98       	cbi	0x01, 4	; 1
    283c:	04 9b       	sbis	0x00, 4	; 0
    283e:	fe cf       	rjmp	.-4      	; 0x283c <sw_TWI_read_value_registers+0x71c>
	received_data[11] = (SDA_PIN & mask);
    2840:	20 b1       	in	r18, 0x00	; 0
    2842:	28 23       	and	r18, r24
    2844:	2c 87       	std	Y+12, r18	; 0x0c
	CLEAR_SCL;
    2846:	14 98       	cbi	0x02, 4	; 2
    2848:	0c 9a       	sbi	0x01, 4	; 1
	...
	nop_8();
    285e:	00 00       	nop
	
	SET_SCL_SHORT;
    2860:	14 9a       	sbi	0x02, 4	; 2
    2862:	0c 98       	cbi	0x01, 4	; 1
    2864:	04 9b       	sbis	0x00, 4	; 0
    2866:	fe cf       	rjmp	.-4      	; 0x2864 <sw_TWI_read_value_registers+0x744>
	received_data[10] = (SDA_PIN & mask);
    2868:	20 b1       	in	r18, 0x00	; 0
    286a:	28 23       	and	r18, r24
    286c:	2b 87       	std	Y+11, r18	; 0x0b
	CLEAR_SCL;
    286e:	14 98       	cbi	0x02, 4	; 2
    2870:	0c 9a       	sbi	0x01, 4	; 1
	...
	nop_8();
    2886:	00 00       	nop
	
	SET_SCL_SHORT;
    2888:	14 9a       	sbi	0x02, 4	; 2
    288a:	0c 98       	cbi	0x01, 4	; 1
    288c:	04 9b       	sbis	0x00, 4	; 0
    288e:	fe cf       	rjmp	.-4      	; 0x288c <sw_TWI_read_value_registers+0x76c>
	received_data[9] = (SDA_PIN & mask);
    2890:	20 b1       	in	r18, 0x00	; 0
    2892:	28 23       	and	r18, r24
    2894:	2a 87       	std	Y+10, r18	; 0x0a
	CLEAR_SCL;
    2896:	14 98       	cbi	0x02, 4	; 2
    2898:	0c 9a       	sbi	0x01, 4	; 1
	...
	nop_8();
    28ae:	00 00       	nop
	
	SET_SCL_SHORT;
    28b0:	14 9a       	sbi	0x02, 4	; 2
    28b2:	0c 98       	cbi	0x01, 4	; 1
    28b4:	04 9b       	sbis	0x00, 4	; 0
    28b6:	fe cf       	rjmp	.-4      	; 0x28b4 <sw_TWI_read_value_registers+0x794>
	received_data[8] = (SDA_PIN & mask);
    28b8:	20 b1       	in	r18, 0x00	; 0
    28ba:	28 23       	and	r18, r24
    28bc:	29 87       	std	Y+9, r18	; 0x09
	CLEAR_SCL_SHORT;
    28be:	14 98       	cbi	0x02, 4	; 2
    28c0:	0c 9a       	sbi	0x01, 4	; 1
	
	// Not-Acknowledge 
	SET_SDA(mask);	// SDA open Collector
    28c2:	22 b1       	in	r18, 0x02	; 2
    28c4:	28 2b       	or	r18, r24
    28c6:	22 b9       	out	0x02, r18	; 2
    28c8:	21 b1       	in	r18, 0x01	; 1
    28ca:	29 23       	and	r18, r25
    28cc:	21 b9       	out	0x01, r18	; 1
	...
	nop_3();
    28d6:	00 00       	nop
	SET_SCL;	// Not-Acknowledge	
    28d8:	14 9a       	sbi	0x02, 4	; 2
    28da:	0c 98       	cbi	0x01, 4	; 1
    28dc:	04 9b       	sbis	0x00, 4	; 0
    28de:	fe cf       	rjmp	.-4      	; 0x28dc <sw_TWI_read_value_registers+0x7bc>
	...
	CLEAR_SCL;
    28e8:	14 98       	cbi	0x02, 4	; 2
    28ea:	0c 9a       	sbi	0x01, 4	; 1
    28ec:	00 00       	nop
    28ee:	00 00       	nop
    28f0:	00 00       	nop
	
	// stop
	CLEAR_SDA(mask);	
    28f2:	22 b1       	in	r18, 0x02	; 2
    28f4:	29 23       	and	r18, r25
    28f6:	22 b9       	out	0x02, r18	; 2
    28f8:	21 b1       	in	r18, 0x01	; 1
    28fa:	28 2b       	or	r18, r24
    28fc:	21 b9       	out	0x01, r18	; 1
    28fe:	00 00       	nop
    2900:	00 00       	nop
	SET_SCL;
    2902:	14 9a       	sbi	0x02, 4	; 2
    2904:	0c 98       	cbi	0x01, 4	; 1
    2906:	04 9b       	sbis	0x00, 4	; 0
    2908:	fe cf       	rjmp	.-4      	; 0x2906 <sw_TWI_read_value_registers+0x7e6>
	...
	SET_SDA(mask);
    2912:	22 b1       	in	r18, 0x02	; 2
    2914:	28 2b       	or	r18, r24
    2916:	22 b9       	out	0x02, r18	; 2
    2918:	81 b1       	in	r24, 0x01	; 1
    291a:	89 23       	and	r24, r25
    291c:	81 b9       	out	0x01, r24	; 1
    291e:	00 00       	nop
    2920:	00 00       	nop
	
	data[0] = 0;
	data[1] = 0;
    2922:	13 96       	adiw	r26, 0x03	; 3
    2924:	1c 92       	st	X, r1
    2926:	1e 92       	st	-X, r1
    2928:	12 97       	sbiw	r26, 0x02	; 2
	data[2] = 0;
    292a:	15 96       	adiw	r26, 0x05	; 5
    292c:	1c 92       	st	X, r1
    292e:	1e 92       	st	-X, r1
    2930:	14 97       	sbiw	r26, 0x04	; 4
	data[3] = 0;
    2932:	17 96       	adiw	r26, 0x07	; 7
    2934:	1c 92       	st	X, r1
    2936:	1e 92       	st	-X, r1
    2938:	16 97       	sbiw	r26, 0x06	; 6
		data[0] = ( data[0] << 1 );
		data[1] = ( data[1] << 1 );
		data[2] = ( data[2] << 1 );
		data[3] = ( data[3] << 1 );
		
		help = ( received_data[x-1] & 0b00000001 );
    293a:	88 89       	ldd	r24, Y+16	; 0x10
    293c:	e8 2f       	mov	r30, r24
    293e:	e1 70       	andi	r30, 0x01	; 1
		help = ( help >> 0 );
		data[0] = ( data [0] | help );
    2940:	f0 e0       	ldi	r31, 0x00	; 0
		
		help = ( received_data[x-1] & 0b00000010 );
    2942:	48 2f       	mov	r20, r24
    2944:	42 70       	andi	r20, 0x02	; 2
		help = ( help >> 1 );
    2946:	46 95       	lsr	r20
		data[1] = ( data[1] | help );
    2948:	50 e0       	ldi	r21, 0x00	; 0
		
		help = ( received_data[x-1] & 0b00000100 );
    294a:	28 2f       	mov	r18, r24
    294c:	24 70       	andi	r18, 0x04	; 4
		help = ( help >> 2 );
    294e:	26 95       	lsr	r18
    2950:	26 95       	lsr	r18
		data[2] = ( data [2] | help );
    2952:	30 e0       	ldi	r19, 0x00	; 0
		
		help = ( received_data[x-1] & 0b00001000 );
    2954:	88 70       	andi	r24, 0x08	; 8
	data[3] = 0;
	
	// transform data
	for( x = 16; x > 0; x-- )
	{
		data[0] = ( data[0] << 1 );
    2956:	ee 0f       	add	r30, r30
    2958:	ff 1f       	adc	r31, r31
		data[1] = ( data[1] << 1 );
    295a:	44 0f       	add	r20, r20
    295c:	55 1f       	adc	r21, r21
		data[2] = ( data[2] << 1 );
    295e:	22 0f       	add	r18, r18
    2960:	33 1f       	adc	r19, r19
		data[3] = ( data[3] << 1 );
		
		help = ( received_data[x-1] & 0b00000001 );
    2962:	6f 85       	ldd	r22, Y+15	; 0x0f
    2964:	06 2f       	mov	r16, r22
    2966:	01 70       	andi	r16, 0x01	; 1
		help = ( help >> 0 );
		data[0] = ( data [0] | help );
    2968:	10 e0       	ldi	r17, 0x00	; 0
    296a:	e0 2b       	or	r30, r16
    296c:	f1 2b       	or	r31, r17
		
		help = ( received_data[x-1] & 0b00000010 );
    296e:	06 2f       	mov	r16, r22
    2970:	02 70       	andi	r16, 0x02	; 2
		help = ( help >> 1 );
    2972:	06 95       	lsr	r16
		data[1] = ( data[1] | help );
    2974:	10 e0       	ldi	r17, 0x00	; 0
    2976:	40 2b       	or	r20, r16
    2978:	51 2b       	or	r21, r17
		
		help = ( received_data[x-1] & 0b00000100 );
    297a:	06 2f       	mov	r16, r22
    297c:	04 70       	andi	r16, 0x04	; 4
		help = ( help >> 2 );
    297e:	06 95       	lsr	r16
    2980:	06 95       	lsr	r16
		data[2] = ( data [2] | help );
    2982:	10 e0       	ldi	r17, 0x00	; 0
    2984:	20 2b       	or	r18, r16
    2986:	31 2b       	or	r19, r17
		
		help = ( received_data[x-1] & 0b00001000 );
    2988:	68 70       	andi	r22, 0x08	; 8
		help = ( help >> 3 );
    298a:	86 95       	lsr	r24
    298c:	86 95       	lsr	r24
    298e:	86 95       	lsr	r24
		data[3] = ( data[3] | help );
    2990:	90 e0       	ldi	r25, 0x00	; 0
	for( x = 16; x > 0; x-- )
	{
		data[0] = ( data[0] << 1 );
		data[1] = ( data[1] << 1 );
		data[2] = ( data[2] << 1 );
		data[3] = ( data[3] << 1 );
    2992:	88 0f       	add	r24, r24
    2994:	99 1f       	adc	r25, r25
		help = ( received_data[x-1] & 0b00000100 );
		help = ( help >> 2 );
		data[2] = ( data [2] | help );
		
		help = ( received_data[x-1] & 0b00001000 );
		help = ( help >> 3 );
    2996:	66 95       	lsr	r22
    2998:	66 95       	lsr	r22
    299a:	66 95       	lsr	r22
		data[3] = ( data[3] | help );
    299c:	70 e0       	ldi	r23, 0x00	; 0
    299e:	86 2b       	or	r24, r22
    29a0:	97 2b       	or	r25, r23
	data[3] = 0;
	
	// transform data
	for( x = 16; x > 0; x-- )
	{
		data[0] = ( data[0] << 1 );
    29a2:	ee 0f       	add	r30, r30
    29a4:	ff 1f       	adc	r31, r31
		data[1] = ( data[1] << 1 );
    29a6:	44 0f       	add	r20, r20
    29a8:	55 1f       	adc	r21, r21
		data[2] = ( data[2] << 1 );
    29aa:	22 0f       	add	r18, r18
    29ac:	33 1f       	adc	r19, r19
		data[3] = ( data[3] << 1 );
    29ae:	88 0f       	add	r24, r24
    29b0:	99 1f       	adc	r25, r25
		
		help = ( received_data[x-1] & 0b00000001 );
    29b2:	6e 85       	ldd	r22, Y+14	; 0x0e
    29b4:	06 2f       	mov	r16, r22
    29b6:	01 70       	andi	r16, 0x01	; 1
		help = ( help >> 0 );
		data[0] = ( data [0] | help );
    29b8:	10 e0       	ldi	r17, 0x00	; 0
    29ba:	e0 2b       	or	r30, r16
    29bc:	f1 2b       	or	r31, r17
		
		help = ( received_data[x-1] & 0b00000010 );
    29be:	06 2f       	mov	r16, r22
    29c0:	02 70       	andi	r16, 0x02	; 2
		help = ( help >> 1 );
    29c2:	06 95       	lsr	r16
		data[1] = ( data[1] | help );
    29c4:	10 e0       	ldi	r17, 0x00	; 0
    29c6:	40 2b       	or	r20, r16
    29c8:	51 2b       	or	r21, r17
		
		help = ( received_data[x-1] & 0b00000100 );
    29ca:	06 2f       	mov	r16, r22
    29cc:	04 70       	andi	r16, 0x04	; 4
		help = ( help >> 2 );
    29ce:	06 95       	lsr	r16
    29d0:	06 95       	lsr	r16
		data[2] = ( data [2] | help );
    29d2:	10 e0       	ldi	r17, 0x00	; 0
    29d4:	20 2b       	or	r18, r16
    29d6:	31 2b       	or	r19, r17
		
		help = ( received_data[x-1] & 0b00001000 );
    29d8:	68 70       	andi	r22, 0x08	; 8
		help = ( help >> 3 );
    29da:	66 95       	lsr	r22
    29dc:	66 95       	lsr	r22
    29de:	66 95       	lsr	r22
		data[3] = ( data[3] | help );
    29e0:	70 e0       	ldi	r23, 0x00	; 0
    29e2:	86 2b       	or	r24, r22
    29e4:	97 2b       	or	r25, r23
	data[3] = 0;
	
	// transform data
	for( x = 16; x > 0; x-- )
	{
		data[0] = ( data[0] << 1 );
    29e6:	ee 0f       	add	r30, r30
    29e8:	ff 1f       	adc	r31, r31
		data[1] = ( data[1] << 1 );
    29ea:	44 0f       	add	r20, r20
    29ec:	55 1f       	adc	r21, r21
		data[2] = ( data[2] << 1 );
    29ee:	22 0f       	add	r18, r18
    29f0:	33 1f       	adc	r19, r19
		data[3] = ( data[3] << 1 );
    29f2:	88 0f       	add	r24, r24
    29f4:	99 1f       	adc	r25, r25
		
		help = ( received_data[x-1] & 0b00000001 );
    29f6:	6d 85       	ldd	r22, Y+13	; 0x0d
    29f8:	06 2f       	mov	r16, r22
    29fa:	01 70       	andi	r16, 0x01	; 1
		help = ( help >> 0 );
		data[0] = ( data [0] | help );
    29fc:	10 e0       	ldi	r17, 0x00	; 0
    29fe:	e0 2b       	or	r30, r16
    2a00:	f1 2b       	or	r31, r17
		
		help = ( received_data[x-1] & 0b00000010 );
    2a02:	06 2f       	mov	r16, r22
    2a04:	02 70       	andi	r16, 0x02	; 2
		help = ( help >> 1 );
    2a06:	06 95       	lsr	r16
		data[1] = ( data[1] | help );
    2a08:	10 e0       	ldi	r17, 0x00	; 0
    2a0a:	40 2b       	or	r20, r16
    2a0c:	51 2b       	or	r21, r17
		
		help = ( received_data[x-1] & 0b00000100 );
    2a0e:	06 2f       	mov	r16, r22
    2a10:	04 70       	andi	r16, 0x04	; 4
		help = ( help >> 2 );
    2a12:	06 95       	lsr	r16
    2a14:	06 95       	lsr	r16
		data[2] = ( data [2] | help );
    2a16:	10 e0       	ldi	r17, 0x00	; 0
    2a18:	20 2b       	or	r18, r16
    2a1a:	31 2b       	or	r19, r17
		
		help = ( received_data[x-1] & 0b00001000 );
    2a1c:	68 70       	andi	r22, 0x08	; 8
		help = ( help >> 3 );
    2a1e:	66 95       	lsr	r22
    2a20:	66 95       	lsr	r22
    2a22:	66 95       	lsr	r22
		data[3] = ( data[3] | help );
    2a24:	70 e0       	ldi	r23, 0x00	; 0
    2a26:	86 2b       	or	r24, r22
    2a28:	97 2b       	or	r25, r23
	data[3] = 0;
	
	// transform data
	for( x = 16; x > 0; x-- )
	{
		data[0] = ( data[0] << 1 );
    2a2a:	ee 0f       	add	r30, r30
    2a2c:	ff 1f       	adc	r31, r31
		data[1] = ( data[1] << 1 );
    2a2e:	44 0f       	add	r20, r20
    2a30:	55 1f       	adc	r21, r21
		data[2] = ( data[2] << 1 );
    2a32:	22 0f       	add	r18, r18
    2a34:	33 1f       	adc	r19, r19
		data[3] = ( data[3] << 1 );
    2a36:	88 0f       	add	r24, r24
    2a38:	99 1f       	adc	r25, r25
		
		help = ( received_data[x-1] & 0b00000001 );
    2a3a:	6c 85       	ldd	r22, Y+12	; 0x0c
    2a3c:	06 2f       	mov	r16, r22
    2a3e:	01 70       	andi	r16, 0x01	; 1
		help = ( help >> 0 );
		data[0] = ( data [0] | help );
    2a40:	10 e0       	ldi	r17, 0x00	; 0
    2a42:	e0 2b       	or	r30, r16
    2a44:	f1 2b       	or	r31, r17
		
		help = ( received_data[x-1] & 0b00000010 );
    2a46:	06 2f       	mov	r16, r22
    2a48:	02 70       	andi	r16, 0x02	; 2
		help = ( help >> 1 );
    2a4a:	06 95       	lsr	r16
		data[1] = ( data[1] | help );
    2a4c:	10 e0       	ldi	r17, 0x00	; 0
    2a4e:	40 2b       	or	r20, r16
    2a50:	51 2b       	or	r21, r17
		
		help = ( received_data[x-1] & 0b00000100 );
    2a52:	06 2f       	mov	r16, r22
    2a54:	04 70       	andi	r16, 0x04	; 4
		help = ( help >> 2 );
    2a56:	06 95       	lsr	r16
    2a58:	06 95       	lsr	r16
		data[2] = ( data [2] | help );
    2a5a:	10 e0       	ldi	r17, 0x00	; 0
    2a5c:	20 2b       	or	r18, r16
    2a5e:	31 2b       	or	r19, r17
		
		help = ( received_data[x-1] & 0b00001000 );
    2a60:	68 70       	andi	r22, 0x08	; 8
		help = ( help >> 3 );
    2a62:	66 95       	lsr	r22
    2a64:	66 95       	lsr	r22
    2a66:	66 95       	lsr	r22
		data[3] = ( data[3] | help );
    2a68:	70 e0       	ldi	r23, 0x00	; 0
    2a6a:	86 2b       	or	r24, r22
    2a6c:	97 2b       	or	r25, r23
	data[3] = 0;
	
	// transform data
	for( x = 16; x > 0; x-- )
	{
		data[0] = ( data[0] << 1 );
    2a6e:	ee 0f       	add	r30, r30
    2a70:	ff 1f       	adc	r31, r31
		data[1] = ( data[1] << 1 );
    2a72:	44 0f       	add	r20, r20
    2a74:	55 1f       	adc	r21, r21
		data[2] = ( data[2] << 1 );
    2a76:	22 0f       	add	r18, r18
    2a78:	33 1f       	adc	r19, r19
		data[3] = ( data[3] << 1 );
    2a7a:	88 0f       	add	r24, r24
    2a7c:	99 1f       	adc	r25, r25
		
		help = ( received_data[x-1] & 0b00000001 );
    2a7e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2a80:	06 2f       	mov	r16, r22
    2a82:	01 70       	andi	r16, 0x01	; 1
		help = ( help >> 0 );
		data[0] = ( data [0] | help );
    2a84:	10 e0       	ldi	r17, 0x00	; 0
    2a86:	e0 2b       	or	r30, r16
    2a88:	f1 2b       	or	r31, r17
		
		help = ( received_data[x-1] & 0b00000010 );
    2a8a:	06 2f       	mov	r16, r22
    2a8c:	02 70       	andi	r16, 0x02	; 2
		help = ( help >> 1 );
    2a8e:	06 95       	lsr	r16
		data[1] = ( data[1] | help );
    2a90:	10 e0       	ldi	r17, 0x00	; 0
    2a92:	40 2b       	or	r20, r16
    2a94:	51 2b       	or	r21, r17
		
		help = ( received_data[x-1] & 0b00000100 );
    2a96:	06 2f       	mov	r16, r22
    2a98:	04 70       	andi	r16, 0x04	; 4
		help = ( help >> 2 );
    2a9a:	06 95       	lsr	r16
    2a9c:	06 95       	lsr	r16
		data[2] = ( data [2] | help );
    2a9e:	10 e0       	ldi	r17, 0x00	; 0
    2aa0:	20 2b       	or	r18, r16
    2aa2:	31 2b       	or	r19, r17
		
		help = ( received_data[x-1] & 0b00001000 );
    2aa4:	68 70       	andi	r22, 0x08	; 8
		help = ( help >> 3 );
    2aa6:	66 95       	lsr	r22
    2aa8:	66 95       	lsr	r22
    2aaa:	66 95       	lsr	r22
		data[3] = ( data[3] | help );
    2aac:	70 e0       	ldi	r23, 0x00	; 0
    2aae:	86 2b       	or	r24, r22
    2ab0:	97 2b       	or	r25, r23
	data[3] = 0;
	
	// transform data
	for( x = 16; x > 0; x-- )
	{
		data[0] = ( data[0] << 1 );
    2ab2:	ee 0f       	add	r30, r30
    2ab4:	ff 1f       	adc	r31, r31
		data[1] = ( data[1] << 1 );
    2ab6:	44 0f       	add	r20, r20
    2ab8:	55 1f       	adc	r21, r21
		data[2] = ( data[2] << 1 );
    2aba:	22 0f       	add	r18, r18
    2abc:	33 1f       	adc	r19, r19
		data[3] = ( data[3] << 1 );
    2abe:	88 0f       	add	r24, r24
    2ac0:	99 1f       	adc	r25, r25
		
		help = ( received_data[x-1] & 0b00000001 );
    2ac2:	6a 85       	ldd	r22, Y+10	; 0x0a
    2ac4:	06 2f       	mov	r16, r22
    2ac6:	01 70       	andi	r16, 0x01	; 1
		help = ( help >> 0 );
		data[0] = ( data [0] | help );
    2ac8:	10 e0       	ldi	r17, 0x00	; 0
    2aca:	e0 2b       	or	r30, r16
    2acc:	f1 2b       	or	r31, r17
		
		help = ( received_data[x-1] & 0b00000010 );
    2ace:	06 2f       	mov	r16, r22
    2ad0:	02 70       	andi	r16, 0x02	; 2
		help = ( help >> 1 );
    2ad2:	06 95       	lsr	r16
		data[1] = ( data[1] | help );
    2ad4:	10 e0       	ldi	r17, 0x00	; 0
    2ad6:	40 2b       	or	r20, r16
    2ad8:	51 2b       	or	r21, r17
		
		help = ( received_data[x-1] & 0b00000100 );
    2ada:	06 2f       	mov	r16, r22
    2adc:	04 70       	andi	r16, 0x04	; 4
		help = ( help >> 2 );
    2ade:	06 95       	lsr	r16
    2ae0:	06 95       	lsr	r16
		data[2] = ( data [2] | help );
    2ae2:	10 e0       	ldi	r17, 0x00	; 0
    2ae4:	20 2b       	or	r18, r16
    2ae6:	31 2b       	or	r19, r17
		
		help = ( received_data[x-1] & 0b00001000 );
    2ae8:	68 70       	andi	r22, 0x08	; 8
		help = ( help >> 3 );
    2aea:	66 95       	lsr	r22
    2aec:	66 95       	lsr	r22
    2aee:	66 95       	lsr	r22
		data[3] = ( data[3] | help );
    2af0:	70 e0       	ldi	r23, 0x00	; 0
    2af2:	86 2b       	or	r24, r22
    2af4:	97 2b       	or	r25, r23
	data[3] = 0;
	
	// transform data
	for( x = 16; x > 0; x-- )
	{
		data[0] = ( data[0] << 1 );
    2af6:	ee 0f       	add	r30, r30
    2af8:	ff 1f       	adc	r31, r31
		data[1] = ( data[1] << 1 );
    2afa:	44 0f       	add	r20, r20
    2afc:	55 1f       	adc	r21, r21
		data[2] = ( data[2] << 1 );
    2afe:	22 0f       	add	r18, r18
    2b00:	33 1f       	adc	r19, r19
		data[3] = ( data[3] << 1 );
    2b02:	88 0f       	add	r24, r24
    2b04:	99 1f       	adc	r25, r25
		
		help = ( received_data[x-1] & 0b00000001 );
    2b06:	69 85       	ldd	r22, Y+9	; 0x09
    2b08:	06 2f       	mov	r16, r22
    2b0a:	01 70       	andi	r16, 0x01	; 1
		help = ( help >> 0 );
		data[0] = ( data [0] | help );
    2b0c:	10 e0       	ldi	r17, 0x00	; 0
    2b0e:	e0 2b       	or	r30, r16
    2b10:	f1 2b       	or	r31, r17
		
		help = ( received_data[x-1] & 0b00000010 );
    2b12:	06 2f       	mov	r16, r22
    2b14:	02 70       	andi	r16, 0x02	; 2
		help = ( help >> 1 );
    2b16:	06 95       	lsr	r16
		data[1] = ( data[1] | help );
    2b18:	10 e0       	ldi	r17, 0x00	; 0
    2b1a:	40 2b       	or	r20, r16
    2b1c:	51 2b       	or	r21, r17
		
		help = ( received_data[x-1] & 0b00000100 );
    2b1e:	06 2f       	mov	r16, r22
    2b20:	04 70       	andi	r16, 0x04	; 4
		help = ( help >> 2 );
    2b22:	06 95       	lsr	r16
    2b24:	06 95       	lsr	r16
		data[2] = ( data [2] | help );
    2b26:	10 e0       	ldi	r17, 0x00	; 0
    2b28:	20 2b       	or	r18, r16
    2b2a:	31 2b       	or	r19, r17
		
		help = ( received_data[x-1] & 0b00001000 );
    2b2c:	68 70       	andi	r22, 0x08	; 8
		help = ( help >> 3 );
    2b2e:	66 95       	lsr	r22
    2b30:	66 95       	lsr	r22
    2b32:	66 95       	lsr	r22
		data[3] = ( data[3] | help );
    2b34:	70 e0       	ldi	r23, 0x00	; 0
    2b36:	86 2b       	or	r24, r22
    2b38:	97 2b       	or	r25, r23
	data[3] = 0;
	
	// transform data
	for( x = 16; x > 0; x-- )
	{
		data[0] = ( data[0] << 1 );
    2b3a:	ee 0f       	add	r30, r30
    2b3c:	ff 1f       	adc	r31, r31
		data[1] = ( data[1] << 1 );
    2b3e:	44 0f       	add	r20, r20
    2b40:	55 1f       	adc	r21, r21
		data[2] = ( data[2] << 1 );
    2b42:	22 0f       	add	r18, r18
    2b44:	33 1f       	adc	r19, r19
		data[3] = ( data[3] << 1 );
    2b46:	88 0f       	add	r24, r24
    2b48:	99 1f       	adc	r25, r25
		
		help = ( received_data[x-1] & 0b00000001 );
    2b4a:	68 85       	ldd	r22, Y+8	; 0x08
    2b4c:	06 2f       	mov	r16, r22
    2b4e:	01 70       	andi	r16, 0x01	; 1
		help = ( help >> 0 );
		data[0] = ( data [0] | help );
    2b50:	10 e0       	ldi	r17, 0x00	; 0
    2b52:	e0 2b       	or	r30, r16
    2b54:	f1 2b       	or	r31, r17
		
		help = ( received_data[x-1] & 0b00000010 );
    2b56:	06 2f       	mov	r16, r22
    2b58:	02 70       	andi	r16, 0x02	; 2
		help = ( help >> 1 );
    2b5a:	06 95       	lsr	r16
		data[1] = ( data[1] | help );
    2b5c:	10 e0       	ldi	r17, 0x00	; 0
    2b5e:	40 2b       	or	r20, r16
    2b60:	51 2b       	or	r21, r17
		
		help = ( received_data[x-1] & 0b00000100 );
    2b62:	06 2f       	mov	r16, r22
    2b64:	04 70       	andi	r16, 0x04	; 4
		help = ( help >> 2 );
    2b66:	06 95       	lsr	r16
    2b68:	06 95       	lsr	r16
		data[2] = ( data [2] | help );
    2b6a:	10 e0       	ldi	r17, 0x00	; 0
    2b6c:	20 2b       	or	r18, r16
    2b6e:	31 2b       	or	r19, r17
		
		help = ( received_data[x-1] & 0b00001000 );
    2b70:	68 70       	andi	r22, 0x08	; 8
		help = ( help >> 3 );
    2b72:	66 95       	lsr	r22
    2b74:	66 95       	lsr	r22
    2b76:	66 95       	lsr	r22
		data[3] = ( data[3] | help );
    2b78:	70 e0       	ldi	r23, 0x00	; 0
    2b7a:	86 2b       	or	r24, r22
    2b7c:	97 2b       	or	r25, r23
	data[3] = 0;
	
	// transform data
	for( x = 16; x > 0; x-- )
	{
		data[0] = ( data[0] << 1 );
    2b7e:	ee 0f       	add	r30, r30
    2b80:	ff 1f       	adc	r31, r31
		data[1] = ( data[1] << 1 );
    2b82:	44 0f       	add	r20, r20
    2b84:	55 1f       	adc	r21, r21
		data[2] = ( data[2] << 1 );
    2b86:	22 0f       	add	r18, r18
    2b88:	33 1f       	adc	r19, r19
		data[3] = ( data[3] << 1 );
    2b8a:	88 0f       	add	r24, r24
    2b8c:	99 1f       	adc	r25, r25
		
		help = ( received_data[x-1] & 0b00000001 );
    2b8e:	6f 81       	ldd	r22, Y+7	; 0x07
    2b90:	06 2f       	mov	r16, r22
    2b92:	01 70       	andi	r16, 0x01	; 1
		help = ( help >> 0 );
		data[0] = ( data [0] | help );
    2b94:	10 e0       	ldi	r17, 0x00	; 0
    2b96:	e0 2b       	or	r30, r16
    2b98:	f1 2b       	or	r31, r17
		
		help = ( received_data[x-1] & 0b00000010 );
    2b9a:	06 2f       	mov	r16, r22
    2b9c:	02 70       	andi	r16, 0x02	; 2
		help = ( help >> 1 );
    2b9e:	06 95       	lsr	r16
		data[1] = ( data[1] | help );
    2ba0:	10 e0       	ldi	r17, 0x00	; 0
    2ba2:	40 2b       	or	r20, r16
    2ba4:	51 2b       	or	r21, r17
		
		help = ( received_data[x-1] & 0b00000100 );
    2ba6:	06 2f       	mov	r16, r22
    2ba8:	04 70       	andi	r16, 0x04	; 4
		help = ( help >> 2 );
    2baa:	06 95       	lsr	r16
    2bac:	06 95       	lsr	r16
		data[2] = ( data [2] | help );
    2bae:	10 e0       	ldi	r17, 0x00	; 0
    2bb0:	20 2b       	or	r18, r16
    2bb2:	31 2b       	or	r19, r17
		
		help = ( received_data[x-1] & 0b00001000 );
    2bb4:	68 70       	andi	r22, 0x08	; 8
		help = ( help >> 3 );
    2bb6:	66 95       	lsr	r22
    2bb8:	66 95       	lsr	r22
    2bba:	66 95       	lsr	r22
		data[3] = ( data[3] | help );
    2bbc:	70 e0       	ldi	r23, 0x00	; 0
    2bbe:	86 2b       	or	r24, r22
    2bc0:	97 2b       	or	r25, r23
	data[3] = 0;
	
	// transform data
	for( x = 16; x > 0; x-- )
	{
		data[0] = ( data[0] << 1 );
    2bc2:	ee 0f       	add	r30, r30
    2bc4:	ff 1f       	adc	r31, r31
		data[1] = ( data[1] << 1 );
    2bc6:	44 0f       	add	r20, r20
    2bc8:	55 1f       	adc	r21, r21
		data[2] = ( data[2] << 1 );
    2bca:	22 0f       	add	r18, r18
    2bcc:	33 1f       	adc	r19, r19
		data[3] = ( data[3] << 1 );
    2bce:	88 0f       	add	r24, r24
    2bd0:	99 1f       	adc	r25, r25
		
		help = ( received_data[x-1] & 0b00000001 );
    2bd2:	6e 81       	ldd	r22, Y+6	; 0x06
    2bd4:	06 2f       	mov	r16, r22
    2bd6:	01 70       	andi	r16, 0x01	; 1
		help = ( help >> 0 );
		data[0] = ( data [0] | help );
    2bd8:	10 e0       	ldi	r17, 0x00	; 0
    2bda:	e0 2b       	or	r30, r16
    2bdc:	f1 2b       	or	r31, r17
		
		help = ( received_data[x-1] & 0b00000010 );
    2bde:	06 2f       	mov	r16, r22
    2be0:	02 70       	andi	r16, 0x02	; 2
		help = ( help >> 1 );
    2be2:	06 95       	lsr	r16
		data[1] = ( data[1] | help );
    2be4:	10 e0       	ldi	r17, 0x00	; 0
    2be6:	40 2b       	or	r20, r16
    2be8:	51 2b       	or	r21, r17
		
		help = ( received_data[x-1] & 0b00000100 );
    2bea:	06 2f       	mov	r16, r22
    2bec:	04 70       	andi	r16, 0x04	; 4
		help = ( help >> 2 );
    2bee:	06 95       	lsr	r16
    2bf0:	06 95       	lsr	r16
		data[2] = ( data [2] | help );
    2bf2:	10 e0       	ldi	r17, 0x00	; 0
    2bf4:	20 2b       	or	r18, r16
    2bf6:	31 2b       	or	r19, r17
		
		help = ( received_data[x-1] & 0b00001000 );
    2bf8:	68 70       	andi	r22, 0x08	; 8
		help = ( help >> 3 );
    2bfa:	66 95       	lsr	r22
    2bfc:	66 95       	lsr	r22
    2bfe:	66 95       	lsr	r22
		data[3] = ( data[3] | help );
    2c00:	70 e0       	ldi	r23, 0x00	; 0
    2c02:	86 2b       	or	r24, r22
    2c04:	97 2b       	or	r25, r23
	data[3] = 0;
	
	// transform data
	for( x = 16; x > 0; x-- )
	{
		data[0] = ( data[0] << 1 );
    2c06:	ee 0f       	add	r30, r30
    2c08:	ff 1f       	adc	r31, r31
		data[1] = ( data[1] << 1 );
    2c0a:	44 0f       	add	r20, r20
    2c0c:	55 1f       	adc	r21, r21
		data[2] = ( data[2] << 1 );
    2c0e:	22 0f       	add	r18, r18
    2c10:	33 1f       	adc	r19, r19
		data[3] = ( data[3] << 1 );
    2c12:	88 0f       	add	r24, r24
    2c14:	99 1f       	adc	r25, r25
		
		help = ( received_data[x-1] & 0b00000001 );
    2c16:	6d 81       	ldd	r22, Y+5	; 0x05
    2c18:	06 2f       	mov	r16, r22
    2c1a:	01 70       	andi	r16, 0x01	; 1
		help = ( help >> 0 );
		data[0] = ( data [0] | help );
    2c1c:	10 e0       	ldi	r17, 0x00	; 0
    2c1e:	e0 2b       	or	r30, r16
    2c20:	f1 2b       	or	r31, r17
		
		help = ( received_data[x-1] & 0b00000010 );
    2c22:	06 2f       	mov	r16, r22
    2c24:	02 70       	andi	r16, 0x02	; 2
		help = ( help >> 1 );
    2c26:	06 95       	lsr	r16
		data[1] = ( data[1] | help );
    2c28:	10 e0       	ldi	r17, 0x00	; 0
    2c2a:	40 2b       	or	r20, r16
    2c2c:	51 2b       	or	r21, r17
		
		help = ( received_data[x-1] & 0b00000100 );
    2c2e:	06 2f       	mov	r16, r22
    2c30:	04 70       	andi	r16, 0x04	; 4
		help = ( help >> 2 );
    2c32:	06 95       	lsr	r16
    2c34:	06 95       	lsr	r16
		data[2] = ( data [2] | help );
    2c36:	10 e0       	ldi	r17, 0x00	; 0
    2c38:	20 2b       	or	r18, r16
    2c3a:	31 2b       	or	r19, r17
		
		help = ( received_data[x-1] & 0b00001000 );
    2c3c:	68 70       	andi	r22, 0x08	; 8
		help = ( help >> 3 );
    2c3e:	66 95       	lsr	r22
    2c40:	66 95       	lsr	r22
    2c42:	66 95       	lsr	r22
		data[3] = ( data[3] | help );
    2c44:	70 e0       	ldi	r23, 0x00	; 0
    2c46:	86 2b       	or	r24, r22
    2c48:	97 2b       	or	r25, r23
	data[3] = 0;
	
	// transform data
	for( x = 16; x > 0; x-- )
	{
		data[0] = ( data[0] << 1 );
    2c4a:	ee 0f       	add	r30, r30
    2c4c:	ff 1f       	adc	r31, r31
		data[1] = ( data[1] << 1 );
    2c4e:	44 0f       	add	r20, r20
    2c50:	55 1f       	adc	r21, r21
		data[2] = ( data[2] << 1 );
    2c52:	22 0f       	add	r18, r18
    2c54:	33 1f       	adc	r19, r19
		data[3] = ( data[3] << 1 );
    2c56:	88 0f       	add	r24, r24
    2c58:	99 1f       	adc	r25, r25
		
		help = ( received_data[x-1] & 0b00000001 );
    2c5a:	6c 81       	ldd	r22, Y+4	; 0x04
    2c5c:	06 2f       	mov	r16, r22
    2c5e:	01 70       	andi	r16, 0x01	; 1
		help = ( help >> 0 );
		data[0] = ( data [0] | help );
    2c60:	10 e0       	ldi	r17, 0x00	; 0
    2c62:	e0 2b       	or	r30, r16
    2c64:	f1 2b       	or	r31, r17
		
		help = ( received_data[x-1] & 0b00000010 );
    2c66:	06 2f       	mov	r16, r22
    2c68:	02 70       	andi	r16, 0x02	; 2
		help = ( help >> 1 );
    2c6a:	06 95       	lsr	r16
		data[1] = ( data[1] | help );
    2c6c:	10 e0       	ldi	r17, 0x00	; 0
    2c6e:	40 2b       	or	r20, r16
    2c70:	51 2b       	or	r21, r17
		
		help = ( received_data[x-1] & 0b00000100 );
    2c72:	06 2f       	mov	r16, r22
    2c74:	04 70       	andi	r16, 0x04	; 4
		help = ( help >> 2 );
    2c76:	06 95       	lsr	r16
    2c78:	06 95       	lsr	r16
		data[2] = ( data [2] | help );
    2c7a:	10 e0       	ldi	r17, 0x00	; 0
    2c7c:	20 2b       	or	r18, r16
    2c7e:	31 2b       	or	r19, r17
		
		help = ( received_data[x-1] & 0b00001000 );
    2c80:	68 70       	andi	r22, 0x08	; 8
		help = ( help >> 3 );
    2c82:	66 95       	lsr	r22
    2c84:	66 95       	lsr	r22
    2c86:	66 95       	lsr	r22
		data[3] = ( data[3] | help );
    2c88:	70 e0       	ldi	r23, 0x00	; 0
    2c8a:	86 2b       	or	r24, r22
    2c8c:	97 2b       	or	r25, r23
	data[3] = 0;
	
	// transform data
	for( x = 16; x > 0; x-- )
	{
		data[0] = ( data[0] << 1 );
    2c8e:	ee 0f       	add	r30, r30
    2c90:	ff 1f       	adc	r31, r31
		data[1] = ( data[1] << 1 );
    2c92:	44 0f       	add	r20, r20
    2c94:	55 1f       	adc	r21, r21
		data[2] = ( data[2] << 1 );
    2c96:	22 0f       	add	r18, r18
    2c98:	33 1f       	adc	r19, r19
		data[3] = ( data[3] << 1 );
    2c9a:	88 0f       	add	r24, r24
    2c9c:	99 1f       	adc	r25, r25
		
		help = ( received_data[x-1] & 0b00000001 );
    2c9e:	6b 81       	ldd	r22, Y+3	; 0x03
    2ca0:	06 2f       	mov	r16, r22
    2ca2:	01 70       	andi	r16, 0x01	; 1
		help = ( help >> 0 );
		data[0] = ( data [0] | help );
    2ca4:	10 e0       	ldi	r17, 0x00	; 0
    2ca6:	e0 2b       	or	r30, r16
    2ca8:	f1 2b       	or	r31, r17
		
		help = ( received_data[x-1] & 0b00000010 );
    2caa:	06 2f       	mov	r16, r22
    2cac:	02 70       	andi	r16, 0x02	; 2
		help = ( help >> 1 );
    2cae:	06 95       	lsr	r16
		data[1] = ( data[1] | help );
    2cb0:	10 e0       	ldi	r17, 0x00	; 0
    2cb2:	40 2b       	or	r20, r16
    2cb4:	51 2b       	or	r21, r17
		
		help = ( received_data[x-1] & 0b00000100 );
    2cb6:	06 2f       	mov	r16, r22
    2cb8:	04 70       	andi	r16, 0x04	; 4
		help = ( help >> 2 );
    2cba:	06 95       	lsr	r16
    2cbc:	06 95       	lsr	r16
		data[2] = ( data [2] | help );
    2cbe:	10 e0       	ldi	r17, 0x00	; 0
    2cc0:	20 2b       	or	r18, r16
    2cc2:	31 2b       	or	r19, r17
		
		help = ( received_data[x-1] & 0b00001000 );
    2cc4:	68 70       	andi	r22, 0x08	; 8
		help = ( help >> 3 );
    2cc6:	66 95       	lsr	r22
    2cc8:	66 95       	lsr	r22
    2cca:	66 95       	lsr	r22
		data[3] = ( data[3] | help );
    2ccc:	70 e0       	ldi	r23, 0x00	; 0
    2cce:	86 2b       	or	r24, r22
    2cd0:	97 2b       	or	r25, r23
	data[3] = 0;
	
	// transform data
	for( x = 16; x > 0; x-- )
	{
		data[0] = ( data[0] << 1 );
    2cd2:	ee 0f       	add	r30, r30
    2cd4:	ff 1f       	adc	r31, r31
		data[1] = ( data[1] << 1 );
    2cd6:	44 0f       	add	r20, r20
    2cd8:	55 1f       	adc	r21, r21
		data[2] = ( data[2] << 1 );
    2cda:	22 0f       	add	r18, r18
    2cdc:	33 1f       	adc	r19, r19
		data[3] = ( data[3] << 1 );
    2cde:	88 0f       	add	r24, r24
    2ce0:	99 1f       	adc	r25, r25
		
		help = ( received_data[x-1] & 0b00000001 );
    2ce2:	6a 81       	ldd	r22, Y+2	; 0x02
    2ce4:	06 2f       	mov	r16, r22
    2ce6:	01 70       	andi	r16, 0x01	; 1
		help = ( help >> 0 );
		data[0] = ( data [0] | help );
    2ce8:	10 e0       	ldi	r17, 0x00	; 0
    2cea:	e0 2b       	or	r30, r16
    2cec:	f1 2b       	or	r31, r17
		
		help = ( received_data[x-1] & 0b00000010 );
    2cee:	06 2f       	mov	r16, r22
    2cf0:	02 70       	andi	r16, 0x02	; 2
		help = ( help >> 1 );
    2cf2:	06 95       	lsr	r16
		data[1] = ( data[1] | help );
    2cf4:	10 e0       	ldi	r17, 0x00	; 0
    2cf6:	40 2b       	or	r20, r16
    2cf8:	51 2b       	or	r21, r17
		
		help = ( received_data[x-1] & 0b00000100 );
    2cfa:	06 2f       	mov	r16, r22
    2cfc:	04 70       	andi	r16, 0x04	; 4
		help = ( help >> 2 );
    2cfe:	06 95       	lsr	r16
    2d00:	06 95       	lsr	r16
		data[2] = ( data [2] | help );
    2d02:	10 e0       	ldi	r17, 0x00	; 0
    2d04:	20 2b       	or	r18, r16
    2d06:	31 2b       	or	r19, r17
		
		help = ( received_data[x-1] & 0b00001000 );
    2d08:	68 70       	andi	r22, 0x08	; 8
		help = ( help >> 3 );
    2d0a:	66 95       	lsr	r22
    2d0c:	66 95       	lsr	r22
    2d0e:	66 95       	lsr	r22
		data[3] = ( data[3] | help );
    2d10:	70 e0       	ldi	r23, 0x00	; 0
    2d12:	86 2b       	or	r24, r22
    2d14:	97 2b       	or	r25, r23
	data[3] = 0;
	
	// transform data
	for( x = 16; x > 0; x-- )
	{
		data[0] = ( data[0] << 1 );
    2d16:	ee 0f       	add	r30, r30
    2d18:	ff 1f       	adc	r31, r31
		data[1] = ( data[1] << 1 );
    2d1a:	44 0f       	add	r20, r20
    2d1c:	55 1f       	adc	r21, r21
		data[2] = ( data[2] << 1 );
    2d1e:	22 0f       	add	r18, r18
    2d20:	33 1f       	adc	r19, r19
		data[3] = ( data[3] << 1 );
    2d22:	88 0f       	add	r24, r24
    2d24:	99 1f       	adc	r25, r25
		
		help = ( received_data[x-1] & 0b00000001 );
    2d26:	79 81       	ldd	r23, Y+1	; 0x01
		help = ( help >> 0 );
		data[0] = ( data [0] | help );
		
		help = ( received_data[x-1] & 0b00000010 );
    2d28:	17 2f       	mov	r17, r23
    2d2a:	12 70       	andi	r17, 0x02	; 2
		help = ( help >> 1 );
		data[1] = ( data[1] | help );
		
		help = ( received_data[x-1] & 0b00000100 );
    2d2c:	07 2f       	mov	r16, r23
    2d2e:	04 70       	andi	r16, 0x04	; 4
		help = ( help >> 2 );
		data[2] = ( data [2] | help );
		
		help = ( received_data[x-1] & 0b00001000 );
    2d30:	67 2f       	mov	r22, r23
    2d32:	68 70       	andi	r22, 0x08	; 8
		data[0] = ( data[0] << 1 );
		data[1] = ( data[1] << 1 );
		data[2] = ( data[2] << 1 );
		data[3] = ( data[3] << 1 );
		
		help = ( received_data[x-1] & 0b00000001 );
    2d34:	71 70       	andi	r23, 0x01	; 1
		help = ( help >> 0 );
		data[0] = ( data [0] | help );
    2d36:	c7 2e       	mov	r12, r23
    2d38:	dd 24       	eor	r13, r13
    2d3a:	ec 29       	or	r30, r12
    2d3c:	fd 29       	or	r31, r13
		
		help = ( received_data[x-1] & 0b00000010 );
		help = ( help >> 1 );
    2d3e:	16 95       	lsr	r17
		data[1] = ( data[1] | help );
    2d40:	e1 2e       	mov	r14, r17
    2d42:	ff 24       	eor	r15, r15
    2d44:	4e 29       	or	r20, r14
    2d46:	5f 29       	or	r21, r15
		
		help = ( received_data[x-1] & 0b00000100 );
		help = ( help >> 2 );
    2d48:	06 95       	lsr	r16
    2d4a:	06 95       	lsr	r16
		data[2] = ( data [2] | help );
    2d4c:	10 e0       	ldi	r17, 0x00	; 0
    2d4e:	20 2b       	or	r18, r16
    2d50:	31 2b       	or	r19, r17
		
		help = ( received_data[x-1] & 0b00001000 );
		help = ( help >> 3 );
    2d52:	66 95       	lsr	r22
    2d54:	66 95       	lsr	r22
    2d56:	66 95       	lsr	r22
		data[3] = ( data[3] | help );
    2d58:	70 e0       	ldi	r23, 0x00	; 0
    2d5a:	86 2b       	or	r24, r22
    2d5c:	97 2b       	or	r25, r23
	}
	
	// divided by 2 because of 15 bit resolution
	data[0] = data[0] >> 1;
    2d5e:	f5 95       	asr	r31
    2d60:	e7 95       	ror	r30
    2d62:	11 96       	adiw	r26, 0x01	; 1
    2d64:	fc 93       	st	X, r31
    2d66:	ee 93       	st	-X, r30
	data[1] = data[1] >> 1;
    2d68:	55 95       	asr	r21
    2d6a:	47 95       	ror	r20
    2d6c:	13 96       	adiw	r26, 0x03	; 3
    2d6e:	5c 93       	st	X, r21
    2d70:	4e 93       	st	-X, r20
    2d72:	12 97       	sbiw	r26, 0x02	; 2
	data[2] = data[2] >> 1;
    2d74:	35 95       	asr	r19
    2d76:	27 95       	ror	r18
    2d78:	15 96       	adiw	r26, 0x05	; 5
    2d7a:	3c 93       	st	X, r19
    2d7c:	2e 93       	st	-X, r18
    2d7e:	14 97       	sbiw	r26, 0x04	; 4
	data[3] = data[3] >> 1;
    2d80:	95 95       	asr	r25
    2d82:	87 95       	ror	r24
    2d84:	17 96       	adiw	r26, 0x07	; 7
    2d86:	9c 93       	st	X, r25
    2d88:	8e 93       	st	-X, r24
    2d8a:	16 97       	sbiw	r26, 0x06	; 6
	
#ifdef SW_TWI_BLOCK_INTERRUPT	// see conf_sw_twi.h
	sei();
    2d8c:	78 94       	sei
#endif
    2d8e:	60 96       	adiw	r28, 0x10	; 16
    2d90:	0f b6       	in	r0, 0x3f	; 63
    2d92:	f8 94       	cli
    2d94:	de bf       	out	0x3e, r29	; 62
    2d96:	0f be       	out	0x3f, r0	; 63
    2d98:	cd bf       	out	0x3d, r28	; 61
    2d9a:	cf 91       	pop	r28
    2d9c:	df 91       	pop	r29
    2d9e:	1f 91       	pop	r17
    2da0:	0f 91       	pop	r16
    2da2:	ff 90       	pop	r15
    2da4:	ef 90       	pop	r14
    2da6:	df 90       	pop	r13
    2da8:	cf 90       	pop	r12
    2daa:	08 95       	ret

00002dac <SX8723c_init>:
 **************************************************************************************************/

#include "inc/SX8723c.h"

void SX8723c_init(uint8_t device)
{	
    2dac:	ff 92       	push	r15
    2dae:	0f 93       	push	r16
    2db0:	1f 93       	push	r17
    2db2:	cf 93       	push	r28
    2db4:	df 93       	push	r29
    2db6:	f8 2e       	mov	r15, r24
	uint8_t device_number = 0;
	
	// device_number = address in EEPROM
	switch (device)
    2db8:	82 30       	cpi	r24, 0x02	; 2
    2dba:	09 f4       	brne	.+2      	; 0x2dbe <SX8723c_init+0x12>
    2dbc:	75 c0       	rjmp	.+234    	; 0x2ea8 <SX8723c_init+0xfc>
    2dbe:	83 30       	cpi	r24, 0x03	; 3
    2dc0:	08 f4       	brcc	.+2      	; 0x2dc4 <SX8723c_init+0x18>
    2dc2:	67 c0       	rjmp	.+206    	; 0x2e92 <SX8723c_init+0xe6>
    2dc4:	84 30       	cpi	r24, 0x04	; 4
    2dc6:	09 f4       	brne	.+2      	; 0x2dca <SX8723c_init+0x1e>
    2dc8:	6c c0       	rjmp	.+216    	; 0x2ea2 <SX8723c_init+0xf6>
    2dca:	88 30       	cpi	r24, 0x08	; 8
    2dcc:	09 f0       	breq	.+2      	; 0x2dd0 <SX8723c_init+0x24>
    2dce:	63 c0       	rjmp	.+198    	; 0x2e96 <SX8723c_init+0xea>
			device_number = EEPROM_SG_3;
		break;
		
		case device_4:
			device_number = EEPROM_SG_4;
		break;
    2dd0:	03 e0       	ldi	r16, 0x03	; 3
    2dd2:	10 e0       	ldi	r17, 0x00	; 0
			return;
		break;
	}
	
	//RegRCen register (0x30)
	sw_TWI_write_single_register(device, REG_RC_EN, eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGCEN]);
    2dd4:	e8 01       	movw	r28, r16
    2dd6:	cc 0f       	add	r28, r28
    2dd8:	dd 1f       	adc	r29, r29
    2dda:	98 01       	movw	r18, r16
    2ddc:	22 0f       	add	r18, r18
    2dde:	33 1f       	adc	r19, r19
    2de0:	22 0f       	add	r18, r18
    2de2:	33 1f       	adc	r19, r19
    2de4:	22 0f       	add	r18, r18
    2de6:	33 1f       	adc	r19, r19
    2de8:	c2 0f       	add	r28, r18
    2dea:	d3 1f       	adc	r29, r19
    2dec:	c0 0f       	add	r28, r16
    2dee:	d1 1f       	adc	r29, r17
    2df0:	c9 5e       	subi	r28, 0xE9	; 233
    2df2:	de 4f       	sbci	r29, 0xFE	; 254
    2df4:	8f 2d       	mov	r24, r15
    2df6:	60 e3       	ldi	r22, 0x30	; 48
    2df8:	4a 81       	ldd	r20, Y+2	; 0x02
    2dfa:	0e 94 a2 08 	call	0x1144	; 0x1144 <sw_TWI_write_single_register>
	
	//RegOut register (0x40)
	sw_TWI_write_single_register(device, REG_OUT, eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGOUT]);
    2dfe:	8f 2d       	mov	r24, r15
    2e00:	60 e4       	ldi	r22, 0x40	; 64
    2e02:	4b 81       	ldd	r20, Y+3	; 0x03
    2e04:	0e 94 a2 08 	call	0x1144	; 0x1144 <sw_TWI_write_single_register>
	
	//RegTimeout register (0x42)
	sw_TWI_write_single_register(device, REG_TIMEOUT, eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGTIMEOUT]);
    2e08:	8f 2d       	mov	r24, r15
    2e0a:	62 e4       	ldi	r22, 0x42	; 66
    2e0c:	4c 81       	ldd	r20, Y+4	; 0x04
    2e0e:	0e 94 a2 08 	call	0x1144	; 0x1144 <sw_TWI_write_single_register>
								
	//RegExtAdd register (0x43)						
	sw_TWI_write_single_register(device, REG_EXT_ADD, eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGEXTADD]);
    2e12:	8f 2d       	mov	r24, r15
    2e14:	63 e4       	ldi	r22, 0x43	; 67
    2e16:	4d 81       	ldd	r20, Y+5	; 0x05
    2e18:	0e 94 a2 08 	call	0x1144	; 0x1144 <sw_TWI_write_single_register>
	
	//AC_CFG0 register (0x52)
	sw_TWI_write_single_register(device, REG_AC_CFG0, eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGACCFG0]);
    2e1c:	8f 2d       	mov	r24, r15
    2e1e:	62 e5       	ldi	r22, 0x52	; 82
    2e20:	4e 81       	ldd	r20, Y+6	; 0x06
    2e22:	0e 94 a2 08 	call	0x1144	; 0x1144 <sw_TWI_write_single_register>

	//AC_CFG1 register (0x53)													
	sw_TWI_write_single_register(device, REG_AC_CFG1, eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGACCFG1]);
    2e26:	8f 2d       	mov	r24, r15
    2e28:	63 e5       	ldi	r22, 0x53	; 83
    2e2a:	4f 81       	ldd	r20, Y+7	; 0x07
    2e2c:	0e 94 a2 08 	call	0x1144	; 0x1144 <sw_TWI_write_single_register>
	
	//AC_CFG2 register (0x54)														
	sw_TWI_write_single_register(device, REG_AC_CFG2, eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGACCFG2]);
    2e30:	8f 2d       	mov	r24, r15
    2e32:	64 e5       	ldi	r22, 0x54	; 84
    2e34:	48 85       	ldd	r20, Y+8	; 0x08
    2e36:	0e 94 a2 08 	call	0x1144	; 0x1144 <sw_TWI_write_single_register>
	
	//AC_CFG3 register (0x55)
	sw_TWI_write_single_register(device, REG_AC_CFG3, eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGACCFG3]);
    2e3a:	8f 2d       	mov	r24, r15
    2e3c:	65 e5       	ldi	r22, 0x55	; 85
    2e3e:	49 85       	ldd	r20, Y+9	; 0x09
    2e40:	0e 94 a2 08 	call	0x1144	; 0x1144 <sw_TWI_write_single_register>
	
	//AC_CFG4 register (0x56)
	sw_TWI_write_single_register(device,REG_AC_CFG4, eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGACCFG4]);
    2e44:	8f 2d       	mov	r24, r15
    2e46:	66 e5       	ldi	r22, 0x56	; 86
    2e48:	4a 85       	ldd	r20, Y+10	; 0x0a
    2e4a:	0e 94 a2 08 	call	0x1144	; 0x1144 <sw_TWI_write_single_register>
	
	//AC_CFG5 register (0x57)
	sw_TWI_write_single_register(device, REG_AC_CFG5, eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGACCFG5]);
    2e4e:	0f 5f       	subi	r16, 0xFF	; 255
    2e50:	1f 4f       	sbci	r17, 0xFF	; 255
    2e52:	f8 01       	movw	r30, r16
    2e54:	ee 0f       	add	r30, r30
    2e56:	ff 1f       	adc	r31, r31
    2e58:	98 01       	movw	r18, r16
    2e5a:	22 0f       	add	r18, r18
    2e5c:	33 1f       	adc	r19, r19
    2e5e:	22 0f       	add	r18, r18
    2e60:	33 1f       	adc	r19, r19
    2e62:	22 0f       	add	r18, r18
    2e64:	33 1f       	adc	r19, r19
    2e66:	e2 0f       	add	r30, r18
    2e68:	f3 1f       	adc	r31, r19
    2e6a:	e0 0f       	add	r30, r16
    2e6c:	f1 1f       	adc	r31, r17
    2e6e:	e9 5e       	subi	r30, 0xE9	; 233
    2e70:	fe 4f       	sbci	r31, 0xFE	; 254
    2e72:	8f 2d       	mov	r24, r15
    2e74:	67 e5       	ldi	r22, 0x57	; 87
    2e76:	40 81       	ld	r20, Z
    2e78:	0e 94 a2 08 	call	0x1144	; 0x1144 <sw_TWI_write_single_register>
	
	//RegMode register (0x70)
	sw_TWI_write_single_register(device, REG_MODE, eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGMODE]);
    2e7c:	8f 2d       	mov	r24, r15
    2e7e:	60 e7       	ldi	r22, 0x70	; 112
    2e80:	4c 85       	ldd	r20, Y+12	; 0x0c
    2e82:	0e 94 a2 08 	call	0x1144	; 0x1144 <sw_TWI_write_single_register>
}
    2e86:	df 91       	pop	r29
    2e88:	cf 91       	pop	r28
    2e8a:	1f 91       	pop	r17
    2e8c:	0f 91       	pop	r16
    2e8e:	ff 90       	pop	r15
    2e90:	08 95       	ret
void SX8723c_init(uint8_t device)
{	
	uint8_t device_number = 0;
	
	// device_number = address in EEPROM
	switch (device)
    2e92:	81 30       	cpi	r24, 0x01	; 1
    2e94:	61 f0       	breq	.+24     	; 0x2eae <SX8723c_init+0x102>
	//AC_CFG5 register (0x57)
	sw_TWI_write_single_register(device, REG_AC_CFG5, eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGACCFG5]);
	
	//RegMode register (0x70)
	sw_TWI_write_single_register(device, REG_MODE, eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGMODE]);
}
    2e96:	df 91       	pop	r29
    2e98:	cf 91       	pop	r28
    2e9a:	1f 91       	pop	r17
    2e9c:	0f 91       	pop	r16
    2e9e:	ff 90       	pop	r15
    2ea0:	08 95       	ret
			device_number = EEPROM_SG_2;
		break;
		
		case device_3:
			device_number = EEPROM_SG_3;
		break;
    2ea2:	02 e0       	ldi	r16, 0x02	; 2
    2ea4:	10 e0       	ldi	r17, 0x00	; 0
    2ea6:	96 cf       	rjmp	.-212    	; 0x2dd4 <SX8723c_init+0x28>
void SX8723c_init(uint8_t device)
{	
	uint8_t device_number = 0;
	
	// device_number = address in EEPROM
	switch (device)
    2ea8:	01 e0       	ldi	r16, 0x01	; 1
    2eaa:	10 e0       	ldi	r17, 0x00	; 0
    2eac:	93 cf       	rjmp	.-218    	; 0x2dd4 <SX8723c_init+0x28>
    2eae:	00 e0       	ldi	r16, 0x00	; 0
    2eb0:	10 e0       	ldi	r17, 0x00	; 0
    2eb2:	90 cf       	rjmp	.-224    	; 0x2dd4 <SX8723c_init+0x28>

00002eb4 <SX8723c_get_value>:
	sw_TWI_write_single_register(device, REG_MODE, eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGMODE]);
}

void SX8723c_get_value(uint8_t device, int16_t* data)
{
	sw_TWI_read_value_registers(device, data);
    2eb4:	0e 94 90 10 	call	0x2120	; 0x2120 <sw_TWI_read_value_registers>
}
    2eb8:	08 95       	ret

00002eba <SX8723c_auto_offset>:

void SX8723c_auto_offset(uint8_t device)
{
    2eba:	2f 92       	push	r2
    2ebc:	3f 92       	push	r3
    2ebe:	4f 92       	push	r4
    2ec0:	5f 92       	push	r5
    2ec2:	6f 92       	push	r6
    2ec4:	7f 92       	push	r7
    2ec6:	8f 92       	push	r8
    2ec8:	9f 92       	push	r9
    2eca:	af 92       	push	r10
    2ecc:	bf 92       	push	r11
    2ece:	cf 92       	push	r12
    2ed0:	df 92       	push	r13
    2ed2:	ef 92       	push	r14
    2ed4:	ff 92       	push	r15
    2ed6:	0f 93       	push	r16
    2ed8:	1f 93       	push	r17
    2eda:	df 93       	push	r29
    2edc:	cf 93       	push	r28
    2ede:	cd b7       	in	r28, 0x3d	; 61
    2ee0:	de b7       	in	r29, 0x3e	; 62
    2ee2:	2d 97       	sbiw	r28, 0x0d	; 13
    2ee4:	0f b6       	in	r0, 0x3f	; 63
    2ee6:	f8 94       	cli
    2ee8:	de bf       	out	0x3e, r29	; 62
    2eea:	0f be       	out	0x3f, r0	; 63
    2eec:	cd bf       	out	0x3d, r28	; 61
    2eee:	b8 2e       	mov	r11, r24
	int16_t SG_value[4] = {0};			// measurement value of the strain gauge sensor
    2ef0:	3e 01       	movw	r6, r28
    2ef2:	08 94       	sec
    2ef4:	61 1c       	adc	r6, r1
    2ef6:	71 1c       	adc	r7, r1
    2ef8:	88 e0       	ldi	r24, 0x08	; 8
    2efa:	f3 01       	movw	r30, r6
    2efc:	11 92       	st	Z+, r1
    2efe:	8a 95       	dec	r24
    2f00:	e9 f7       	brne	.-6      	; 0x2efc <SX8723c_auto_offset+0x42>
	int16_t *p_SG_value = SG_value;		// pointer to measurement value
	int32_t temp = 0;					// temporary value for average
	uint8_t offset = 0;					// offset step size
	uint8_t device_number = 0;			// device_number = address in EEPROM
	
	switch (device)
    2f02:	fb 2d       	mov	r31, r11
    2f04:	f2 30       	cpi	r31, 0x02	; 2
    2f06:	09 f4       	brne	.+2      	; 0x2f0a <SX8723c_auto_offset+0x50>
    2f08:	00 c1       	rjmp	.+512    	; 0x310a <SX8723c_auto_offset+0x250>
    2f0a:	f3 30       	cpi	r31, 0x03	; 3
    2f0c:	08 f4       	brcc	.+2      	; 0x2f10 <SX8723c_auto_offset+0x56>
    2f0e:	e0 c0       	rjmp	.+448    	; 0x30d0 <SX8723c_auto_offset+0x216>
    2f10:	2b 2d       	mov	r18, r11
    2f12:	24 30       	cpi	r18, 0x04	; 4
    2f14:	09 f4       	brne	.+2      	; 0x2f18 <SX8723c_auto_offset+0x5e>
    2f16:	f7 c0       	rjmp	.+494    	; 0x3106 <SX8723c_auto_offset+0x24c>
    2f18:	28 30       	cpi	r18, 0x08	; 8
    2f1a:	09 f0       	breq	.+2      	; 0x2f1e <SX8723c_auto_offset+0x64>
    2f1c:	db c0       	rjmp	.+438    	; 0x30d4 <SX8723c_auto_offset+0x21a>
		case device_3:
			device_number = EEPROM_SG_3;
		break;
		
		case device_4:
			device_number = EEPROM_SG_4;
    2f1e:	03 e0       	ldi	r16, 0x03	; 3
			return;
		break;
	}
	
	// reset offset
	sw_TWI_write_single_register(device, REG_AC_CFG4, 0x00);
    2f20:	8b 2d       	mov	r24, r11
    2f22:	66 e5       	ldi	r22, 0x56	; 86
    2f24:	40 e0       	ldi	r20, 0x00	; 0
    2f26:	0e 94 a2 08 	call	0x1144	; 0x1144 <sw_TWI_write_single_register>
	eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGACCFG4] = 0x00;
    2f2a:	80 2f       	mov	r24, r16
    2f2c:	90 e0       	ldi	r25, 0x00	; 0
    2f2e:	9d 87       	std	Y+13, r25	; 0x0d
    2f30:	8c 87       	std	Y+12, r24	; 0x0c
    2f32:	88 0f       	add	r24, r24
    2f34:	99 1f       	adc	r25, r25
    2f36:	9b 87       	std	Y+11, r25	; 0x0b
    2f38:	8a 87       	std	Y+10, r24	; 0x0a
    2f3a:	ec 85       	ldd	r30, Y+12	; 0x0c
    2f3c:	fd 85       	ldd	r31, Y+13	; 0x0d
    2f3e:	ee 0f       	add	r30, r30
    2f40:	ff 1f       	adc	r31, r31
    2f42:	ee 0f       	add	r30, r30
    2f44:	ff 1f       	adc	r31, r31
    2f46:	ee 0f       	add	r30, r30
    2f48:	ff 1f       	adc	r31, r31
    2f4a:	e8 0f       	add	r30, r24
    2f4c:	f9 1f       	adc	r31, r25
    2f4e:	2c 85       	ldd	r18, Y+12	; 0x0c
    2f50:	3d 85       	ldd	r19, Y+13	; 0x0d
    2f52:	e2 0f       	add	r30, r18
    2f54:	f3 1f       	adc	r31, r19
    2f56:	e9 5e       	subi	r30, 0xE9	; 233
    2f58:	fe 4f       	sbci	r31, 0xFE	; 254
    2f5a:	12 86       	std	Z+10, r1	; 0x0a
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    2f5c:	8f e0       	ldi	r24, 0x0F	; 15
    2f5e:	97 e2       	ldi	r25, 0x27	; 39
    2f60:	01 97       	sbiw	r24, 0x01	; 1
    2f62:	f1 f7       	brne	.-4      	; 0x2f60 <SX8723c_auto_offset+0xa6>
    2f64:	00 c0       	rjmp	.+0      	; 0x2f66 <SX8723c_auto_offset+0xac>
    2f66:	00 00       	nop
    2f68:	04 e6       	ldi	r16, 0x64	; 100
    2f6a:	10 e0       	ldi	r17, 0x00	; 0

void SX8723c_auto_offset(uint8_t device)
{
	int16_t SG_value[4] = {0};			// measurement value of the strain gauge sensor
	int16_t *p_SG_value = SG_value;		// pointer to measurement value
	int32_t temp = 0;					// temporary value for average
    2f6c:	cc 24       	eor	r12, r12
    2f6e:	dd 24       	eor	r13, r13
    2f70:	76 01       	movw	r14, r12
	for (uint16_t i = 0; i < SX8723c_DATA_AVERAGE; i++)
	{
		SX8723c_send_request(device);
		_delay_us(600);
		SX8723c_get_value(device, p_SG_value);	// get value	
		temp += SG_value[device_number];
    2f72:	8a 84       	ldd	r8, Y+10	; 0x0a
    2f74:	9b 84       	ldd	r9, Y+11	; 0x0b
    2f76:	86 0c       	add	r8, r6
    2f78:	97 1c       	adc	r9, r7
	eeprom_sram_data.SG_software_offset[device_number] = SG_value[device_number];
}
				
void SX8723c_send_request(uint8_t device)
{
	uint8_t value = eeprom_sram_data.SX8723c_config[EEPROM_SG_1][EEPROM_SX8723C_REGACCFG0];	
    2f7a:	40 91 1d 01 	lds	r20, 0x011D
	
	value &= 0xFE;
    2f7e:	4e 7f       	andi	r20, 0xFE	; 254
	value |= (1 << 7);
    2f80:	40 68       	ori	r20, 0x80	; 128
	
	sw_TWI_write_single_register(device, REG_AC_CFG0, value);
    2f82:	8b 2d       	mov	r24, r11
    2f84:	62 e5       	ldi	r22, 0x52	; 82
    2f86:	0e 94 a2 08 	call	0x1144	; 0x1144 <sw_TWI_write_single_register>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    2f8a:	eb ed       	ldi	r30, 0xDB	; 219
    2f8c:	f5 e0       	ldi	r31, 0x05	; 5
    2f8e:	31 97       	sbiw	r30, 0x01	; 1
    2f90:	f1 f7       	brne	.-4      	; 0x2f8e <SX8723c_auto_offset+0xd4>
    2f92:	00 c0       	rjmp	.+0      	; 0x2f94 <SX8723c_auto_offset+0xda>
    2f94:	00 00       	nop
	sw_TWI_write_single_register(device, REG_MODE, eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGMODE]);
}

void SX8723c_get_value(uint8_t device, int16_t* data)
{
	sw_TWI_read_value_registers(device, data);
    2f96:	8b 2d       	mov	r24, r11
    2f98:	b3 01       	movw	r22, r6
    2f9a:	0e 94 90 10 	call	0x2120	; 0x2120 <sw_TWI_read_value_registers>
	for (uint16_t i = 0; i < SX8723c_DATA_AVERAGE; i++)
	{
		SX8723c_send_request(device);
		_delay_us(600);
		SX8723c_get_value(device, p_SG_value);	// get value	
		temp += SG_value[device_number];
    2f9e:	f4 01       	movw	r30, r8
    2fa0:	80 81       	ld	r24, Z
    2fa2:	91 81       	ldd	r25, Z+1	; 0x01
    2fa4:	aa 27       	eor	r26, r26
    2fa6:	97 fd       	sbrc	r25, 7
    2fa8:	a0 95       	com	r26
    2faa:	ba 2f       	mov	r27, r26
    2fac:	c8 0e       	add	r12, r24
    2fae:	d9 1e       	adc	r13, r25
    2fb0:	ea 1e       	adc	r14, r26
    2fb2:	fb 1e       	adc	r15, r27
		SG_value[device_number] = 0; 
    2fb4:	11 82       	std	Z+1, r1	; 0x01
    2fb6:	10 82       	st	Z, r1
    2fb8:	01 50       	subi	r16, 0x01	; 1
    2fba:	10 40       	sbci	r17, 0x00	; 0
	sw_TWI_write_single_register(device, REG_AC_CFG4, 0x00);
	eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGACCFG4] = 0x00;
	_delay_ms(4);	//wait until new offset is set
	
	// get value before offset compensation (average) 
	for (uint16_t i = 0; i < SX8723c_DATA_AVERAGE; i++)
    2fbc:	f1 f6       	brne	.-68     	; 0x2f7a <SX8723c_auto_offset+0xc0>
		_delay_us(600);
		SX8723c_get_value(device, p_SG_value);	// get value	
		temp += SG_value[device_number];
		SG_value[device_number] = 0; 
	}
	SG_value[device_number] = temp / SX8723c_DATA_AVERAGE;
    2fbe:	c7 01       	movw	r24, r14
    2fc0:	b6 01       	movw	r22, r12
    2fc2:	24 e6       	ldi	r18, 0x64	; 100
    2fc4:	30 e0       	ldi	r19, 0x00	; 0
    2fc6:	40 e0       	ldi	r20, 0x00	; 0
    2fc8:	50 e0       	ldi	r21, 0x00	; 0
    2fca:	0e 94 2c 1d 	call	0x3a58	; 0x3a58 <__divmodsi4>
    2fce:	c9 01       	movw	r24, r18
    2fd0:	f4 01       	movw	r30, r8
    2fd2:	31 83       	std	Z+1, r19	; 0x01
    2fd4:	20 83       	st	Z, r18
	
	//*********************** PGA3 offset **********************
	// check if offset compensation with PGA3 offset is possible 
	// the smallest step size is 5460 [digit] in both direction
	if ((SG_value[device_number] > TRESHOLD_PGA3_OFFSET)||(SG_value[device_number] < -TRESHOLD_PGA3_OFFSET))
    2fd6:	20 51       	subi	r18, 0x10	; 16
    2fd8:	35 4f       	sbci	r19, 0xF5	; 245
    2fda:	f5 e1       	ldi	r31, 0x15	; 21
    2fdc:	21 3e       	cpi	r18, 0xE1	; 225
    2fde:	3f 07       	cpc	r19, r31
    2fe0:	08 f4       	brcc	.+2      	; 0x2fe4 <SX8723c_auto_offset+0x12a>
    2fe2:	68 c0       	rjmp	.+208    	; 0x30b4 <SX8723c_auto_offset+0x1fa>
	{
		// value is positive and offset must be negative 
		if (SG_value[device_number] > 0)	
    2fe4:	18 16       	cp	r1, r24
    2fe6:	19 06       	cpc	r1, r25
    2fe8:	0c f0       	brlt	.+2      	; 0x2fec <SX8723c_auto_offset+0x132>
    2fea:	93 c0       	rjmp	.+294    	; 0x3112 <SX8723c_auto_offset+0x258>
    2fec:	aa 24       	eor	r10, r10
				sw_TWI_write_single_register(device, REG_AC_CFG4, (0x40 | ++offset) );
				_delay_ms(4);	//wait until new offset is set
			
				// get new value after offset compensation (average)
				temp = 0;
				SG_value[device_number] = 0;
    2fee:	8a 84       	ldd	r8, Y+10	; 0x0a
    2ff0:	9b 84       	ldd	r9, Y+11	; 0x0b
    2ff2:	86 0c       	add	r8, r6
    2ff4:	97 1c       	adc	r9, r7
					_delay_us(600);
					SX8723c_get_value(device, p_SG_value);	//get value
					temp += SG_value[device_number];
					SG_value[device_number] = 0; 
				}
				SG_value[device_number] = temp / SX8723c_DATA_AVERAGE;
    2ff6:	74 e6       	ldi	r23, 0x64	; 100
    2ff8:	27 2e       	mov	r2, r23
    2ffa:	31 2c       	mov	r3, r1
    2ffc:	41 2c       	mov	r4, r1
    2ffe:	51 2c       	mov	r5, r1
		{
			// do compensation until value < threshold 
			while (SG_value[device_number] > TRESHOLD_PGA3_OFFSET)
			{
				// increment offset PGA3
				sw_TWI_write_single_register(device, REG_AC_CFG4, (0x40 | ++offset) );
    3000:	a3 94       	inc	r10
    3002:	2a 2d       	mov	r18, r10
    3004:	20 64       	ori	r18, 0x40	; 64
    3006:	29 87       	std	Y+9, r18	; 0x09
    3008:	8b 2d       	mov	r24, r11
    300a:	66 e5       	ldi	r22, 0x56	; 86
    300c:	42 2f       	mov	r20, r18
    300e:	0e 94 a2 08 	call	0x1144	; 0x1144 <sw_TWI_write_single_register>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    3012:	8f e0       	ldi	r24, 0x0F	; 15
    3014:	97 e2       	ldi	r25, 0x27	; 39
    3016:	01 97       	sbiw	r24, 0x01	; 1
    3018:	f1 f7       	brne	.-4      	; 0x3016 <SX8723c_auto_offset+0x15c>
    301a:	00 c0       	rjmp	.+0      	; 0x301c <SX8723c_auto_offset+0x162>
    301c:	00 00       	nop
				_delay_ms(4);	//wait until new offset is set
			
				// get new value after offset compensation (average)
				temp = 0;
				SG_value[device_number] = 0;
    301e:	f4 01       	movw	r30, r8
    3020:	11 82       	std	Z+1, r1	; 0x01
    3022:	10 82       	st	Z, r1
    3024:	04 e6       	ldi	r16, 0x64	; 100
    3026:	10 e0       	ldi	r17, 0x00	; 0
				// increment offset PGA3
				sw_TWI_write_single_register(device, REG_AC_CFG4, (0x40 | ++offset) );
				_delay_ms(4);	//wait until new offset is set
			
				// get new value after offset compensation (average)
				temp = 0;
    3028:	cc 24       	eor	r12, r12
    302a:	dd 24       	eor	r13, r13
    302c:	76 01       	movw	r14, r12
	eeprom_sram_data.SG_software_offset[device_number] = SG_value[device_number];
}
				
void SX8723c_send_request(uint8_t device)
{
	uint8_t value = eeprom_sram_data.SX8723c_config[EEPROM_SG_1][EEPROM_SX8723C_REGACCFG0];	
    302e:	40 91 1d 01 	lds	r20, 0x011D
	
	value &= 0xFE;
    3032:	4e 7f       	andi	r20, 0xFE	; 254
	value |= (1 << 7);
    3034:	40 68       	ori	r20, 0x80	; 128
	
	sw_TWI_write_single_register(device, REG_AC_CFG0, value);
    3036:	8b 2d       	mov	r24, r11
    3038:	62 e5       	ldi	r22, 0x52	; 82
    303a:	0e 94 a2 08 	call	0x1144	; 0x1144 <sw_TWI_write_single_register>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    303e:	8b ed       	ldi	r24, 0xDB	; 219
    3040:	95 e0       	ldi	r25, 0x05	; 5
    3042:	01 97       	sbiw	r24, 0x01	; 1
    3044:	f1 f7       	brne	.-4      	; 0x3042 <SX8723c_auto_offset+0x188>
    3046:	00 c0       	rjmp	.+0      	; 0x3048 <SX8723c_auto_offset+0x18e>
    3048:	00 00       	nop
	sw_TWI_write_single_register(device, REG_MODE, eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGMODE]);
}

void SX8723c_get_value(uint8_t device, int16_t* data)
{
	sw_TWI_read_value_registers(device, data);
    304a:	8b 2d       	mov	r24, r11
    304c:	b3 01       	movw	r22, r6
    304e:	0e 94 90 10 	call	0x2120	; 0x2120 <sw_TWI_read_value_registers>
				for (uint16_t i = 0; i < SX8723c_DATA_AVERAGE; i++)
				{
					SX8723c_send_request(device);
					_delay_us(600);
					SX8723c_get_value(device, p_SG_value);	//get value
					temp += SG_value[device_number];
    3052:	f4 01       	movw	r30, r8
    3054:	80 81       	ld	r24, Z
    3056:	91 81       	ldd	r25, Z+1	; 0x01
    3058:	aa 27       	eor	r26, r26
    305a:	97 fd       	sbrc	r25, 7
    305c:	a0 95       	com	r26
    305e:	ba 2f       	mov	r27, r26
    3060:	c8 0e       	add	r12, r24
    3062:	d9 1e       	adc	r13, r25
    3064:	ea 1e       	adc	r14, r26
    3066:	fb 1e       	adc	r15, r27
					SG_value[device_number] = 0; 
    3068:	11 82       	std	Z+1, r1	; 0x01
    306a:	10 82       	st	Z, r1
    306c:	01 50       	subi	r16, 0x01	; 1
    306e:	10 40       	sbci	r17, 0x00	; 0
				_delay_ms(4);	//wait until new offset is set
			
				// get new value after offset compensation (average)
				temp = 0;
				SG_value[device_number] = 0;
				for (uint16_t i = 0; i < SX8723c_DATA_AVERAGE; i++)
    3070:	f1 f6       	brne	.-68     	; 0x302e <SX8723c_auto_offset+0x174>
					_delay_us(600);
					SX8723c_get_value(device, p_SG_value);	//get value
					temp += SG_value[device_number];
					SG_value[device_number] = 0; 
				}
				SG_value[device_number] = temp / SX8723c_DATA_AVERAGE;
    3072:	c7 01       	movw	r24, r14
    3074:	b6 01       	movw	r22, r12
    3076:	a2 01       	movw	r20, r4
    3078:	91 01       	movw	r18, r2
    307a:	0e 94 2c 1d 	call	0x3a58	; 0x3a58 <__divmodsi4>
    307e:	c9 01       	movw	r24, r18
    3080:	f4 01       	movw	r30, r8
    3082:	31 83       	std	Z+1, r19	; 0x01
    3084:	20 83       	st	Z, r18
				
				// maximal offset is 63 
				// if 63 is reached it is not possible to compensate that huge offset 
				// with PGA3 offset
				if (offset == 63)
    3086:	fa 2d       	mov	r31, r10
    3088:	ff 33       	cpi	r31, 0x3F	; 63
    308a:	21 f1       	breq	.+72     	; 0x30d4 <SX8723c_auto_offset+0x21a>
	{
		// value is positive and offset must be negative 
		if (SG_value[device_number] > 0)	
		{
			// do compensation until value < threshold 
			while (SG_value[device_number] > TRESHOLD_PGA3_OFFSET)
    308c:	2a e0       	ldi	r18, 0x0A	; 10
    308e:	81 3f       	cpi	r24, 0xF1	; 241
    3090:	92 07       	cpc	r25, r18
    3092:	0c f0       	brlt	.+2      	; 0x3096 <SX8723c_auto_offset+0x1dc>
    3094:	b5 cf       	rjmp	.-150    	; 0x3000 <SX8723c_auto_offset+0x146>
				if (offset == 63)
				{
					return;
				}
			}
			eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGACCFG4] = (0x40 | offset);
    3096:	8b e0       	ldi	r24, 0x0B	; 11
    3098:	90 e0       	ldi	r25, 0x00	; 0
    309a:	2c 85       	ldd	r18, Y+12	; 0x0c
    309c:	3d 85       	ldd	r19, Y+13	; 0x0d
    309e:	28 9f       	mul	r18, r24
    30a0:	f0 01       	movw	r30, r0
    30a2:	29 9f       	mul	r18, r25
    30a4:	f0 0d       	add	r31, r0
    30a6:	38 9f       	mul	r19, r24
    30a8:	f0 0d       	add	r31, r0
    30aa:	11 24       	eor	r1, r1
    30ac:	e9 5e       	subi	r30, 0xE9	; 233
    30ae:	fe 4f       	sbci	r31, 0xFE	; 254
    30b0:	39 85       	ldd	r19, Y+9	; 0x09
    30b2:	32 87       	std	Z+10, r19	; 0x0a
			}	
			eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGACCFG4] = offset;
		}
	}	

	eeprom_sram_data.SG_software_offset[device_number] = SG_value[device_number];
    30b4:	aa 85       	ldd	r26, Y+10	; 0x0a
    30b6:	bb 85       	ldd	r27, Y+11	; 0x0b
    30b8:	aa 5a       	subi	r26, 0xAA	; 170
    30ba:	be 4f       	sbci	r27, 0xFE	; 254
    30bc:	ea 85       	ldd	r30, Y+10	; 0x0a
    30be:	fb 85       	ldd	r31, Y+11	; 0x0b
    30c0:	e6 0d       	add	r30, r6
    30c2:	f7 1d       	adc	r31, r7
    30c4:	80 81       	ld	r24, Z
    30c6:	91 81       	ldd	r25, Z+1	; 0x01
    30c8:	11 96       	adiw	r26, 0x01	; 1
    30ca:	9c 93       	st	X, r25
    30cc:	8e 93       	st	-X, r24
    30ce:	02 c0       	rjmp	.+4      	; 0x30d4 <SX8723c_auto_offset+0x21a>
	int16_t *p_SG_value = SG_value;		// pointer to measurement value
	int32_t temp = 0;					// temporary value for average
	uint8_t offset = 0;					// offset step size
	uint8_t device_number = 0;			// device_number = address in EEPROM
	
	switch (device)
    30d0:	f1 30       	cpi	r31, 0x01	; 1
    30d2:	e9 f0       	breq	.+58     	; 0x310e <SX8723c_auto_offset+0x254>
			eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGACCFG4] = offset;
		}
	}	

	eeprom_sram_data.SG_software_offset[device_number] = SG_value[device_number];
}
    30d4:	2d 96       	adiw	r28, 0x0d	; 13
    30d6:	0f b6       	in	r0, 0x3f	; 63
    30d8:	f8 94       	cli
    30da:	de bf       	out	0x3e, r29	; 62
    30dc:	0f be       	out	0x3f, r0	; 63
    30de:	cd bf       	out	0x3d, r28	; 61
    30e0:	cf 91       	pop	r28
    30e2:	df 91       	pop	r29
    30e4:	1f 91       	pop	r17
    30e6:	0f 91       	pop	r16
    30e8:	ff 90       	pop	r15
    30ea:	ef 90       	pop	r14
    30ec:	df 90       	pop	r13
    30ee:	cf 90       	pop	r12
    30f0:	bf 90       	pop	r11
    30f2:	af 90       	pop	r10
    30f4:	9f 90       	pop	r9
    30f6:	8f 90       	pop	r8
    30f8:	7f 90       	pop	r7
    30fa:	6f 90       	pop	r6
    30fc:	5f 90       	pop	r5
    30fe:	4f 90       	pop	r4
    3100:	3f 90       	pop	r3
    3102:	2f 90       	pop	r2
    3104:	08 95       	ret
		case device_2:
			device_number = EEPROM_SG_2;
		break;
		
		case device_3:
			device_number = EEPROM_SG_3;
    3106:	02 e0       	ldi	r16, 0x02	; 2
		break;
    3108:	0b cf       	rjmp	.-490    	; 0x2f20 <SX8723c_auto_offset+0x66>
		case device_1:
			device_number = EEPROM_SG_1;
		break;
		
		case device_2:
			device_number = EEPROM_SG_2;
    310a:	01 e0       	ldi	r16, 0x01	; 1
    310c:	09 cf       	rjmp	.-494    	; 0x2f20 <SX8723c_auto_offset+0x66>
	uint8_t device_number = 0;			// device_number = address in EEPROM
	
	switch (device)
	{
		case device_1:
			device_number = EEPROM_SG_1;
    310e:	00 e0       	ldi	r16, 0x00	; 0
    3110:	07 cf       	rjmp	.-498    	; 0x2f20 <SX8723c_auto_offset+0x66>
	// check if offset compensation with PGA3 offset is possible 
	// the smallest step size is 5460 [digit] in both direction
	if ((SG_value[device_number] > TRESHOLD_PGA3_OFFSET)||(SG_value[device_number] < -TRESHOLD_PGA3_OFFSET))
	{
		// value is positive and offset must be negative 
		if (SG_value[device_number] > 0)	
    3112:	aa 24       	eor	r10, r10
				sw_TWI_write_single_register(device, REG_AC_CFG4,  ++offset );
				_delay_ms(4);	//wait until new offset is set
				
				// get new value after offset compensation (average) 
				temp = 0;
				SG_value[device_number] = 0;
    3114:	8a 84       	ldd	r8, Y+10	; 0x0a
    3116:	9b 84       	ldd	r9, Y+11	; 0x0b
    3118:	86 0c       	add	r8, r6
    311a:	97 1c       	adc	r9, r7
					SX8723c_get_value(device, p_SG_value);	//get value
					temp += SG_value[device_number];
					SG_value[device_number] = 0; 
				}
				
				SG_value[device_number] = temp / SX8723c_DATA_AVERAGE;
    311c:	64 e6       	ldi	r22, 0x64	; 100
    311e:	26 2e       	mov	r2, r22
    3120:	31 2c       	mov	r3, r1
    3122:	41 2c       	mov	r4, r1
    3124:	51 2c       	mov	r5, r1
		{
			// do compensation until value < threshold 
			while (SG_value[device_number] < -TRESHOLD_PGA3_OFFSET)
			{
				// increment offset PGA3 
				sw_TWI_write_single_register(device, REG_AC_CFG4,  ++offset );
    3126:	a3 94       	inc	r10
    3128:	8b 2d       	mov	r24, r11
    312a:	66 e5       	ldi	r22, 0x56	; 86
    312c:	4a 2d       	mov	r20, r10
    312e:	0e 94 a2 08 	call	0x1144	; 0x1144 <sw_TWI_write_single_register>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    3132:	8f e0       	ldi	r24, 0x0F	; 15
    3134:	97 e2       	ldi	r25, 0x27	; 39
    3136:	01 97       	sbiw	r24, 0x01	; 1
    3138:	f1 f7       	brne	.-4      	; 0x3136 <SX8723c_auto_offset+0x27c>
    313a:	00 c0       	rjmp	.+0      	; 0x313c <SX8723c_auto_offset+0x282>
    313c:	00 00       	nop
				_delay_ms(4);	//wait until new offset is set
				
				// get new value after offset compensation (average) 
				temp = 0;
				SG_value[device_number] = 0;
    313e:	f4 01       	movw	r30, r8
    3140:	11 82       	std	Z+1, r1	; 0x01
    3142:	10 82       	st	Z, r1
    3144:	04 e6       	ldi	r16, 0x64	; 100
    3146:	10 e0       	ldi	r17, 0x00	; 0
				// increment offset PGA3 
				sw_TWI_write_single_register(device, REG_AC_CFG4,  ++offset );
				_delay_ms(4);	//wait until new offset is set
				
				// get new value after offset compensation (average) 
				temp = 0;
    3148:	cc 24       	eor	r12, r12
    314a:	dd 24       	eor	r13, r13
    314c:	76 01       	movw	r14, r12
	eeprom_sram_data.SG_software_offset[device_number] = SG_value[device_number];
}
				
void SX8723c_send_request(uint8_t device)
{
	uint8_t value = eeprom_sram_data.SX8723c_config[EEPROM_SG_1][EEPROM_SX8723C_REGACCFG0];	
    314e:	40 91 1d 01 	lds	r20, 0x011D
	
	value &= 0xFE;
    3152:	4e 7f       	andi	r20, 0xFE	; 254
	value |= (1 << 7);
    3154:	40 68       	ori	r20, 0x80	; 128
	
	sw_TWI_write_single_register(device, REG_AC_CFG0, value);
    3156:	8b 2d       	mov	r24, r11
    3158:	62 e5       	ldi	r22, 0x52	; 82
    315a:	0e 94 a2 08 	call	0x1144	; 0x1144 <sw_TWI_write_single_register>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    315e:	8b ed       	ldi	r24, 0xDB	; 219
    3160:	95 e0       	ldi	r25, 0x05	; 5
    3162:	01 97       	sbiw	r24, 0x01	; 1
    3164:	f1 f7       	brne	.-4      	; 0x3162 <SX8723c_auto_offset+0x2a8>
    3166:	00 c0       	rjmp	.+0      	; 0x3168 <SX8723c_auto_offset+0x2ae>
    3168:	00 00       	nop
	sw_TWI_write_single_register(device, REG_MODE, eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGMODE]);
}

void SX8723c_get_value(uint8_t device, int16_t* data)
{
	sw_TWI_read_value_registers(device, data);
    316a:	8b 2d       	mov	r24, r11
    316c:	b3 01       	movw	r22, r6
    316e:	0e 94 90 10 	call	0x2120	; 0x2120 <sw_TWI_read_value_registers>
				for (uint16_t i = 0; i < SX8723c_DATA_AVERAGE; i++)
				{
					SX8723c_send_request(device);
					_delay_us(600);
					SX8723c_get_value(device, p_SG_value);	//get value
					temp += SG_value[device_number];
    3172:	f4 01       	movw	r30, r8
    3174:	80 81       	ld	r24, Z
    3176:	91 81       	ldd	r25, Z+1	; 0x01
    3178:	aa 27       	eor	r26, r26
    317a:	97 fd       	sbrc	r25, 7
    317c:	a0 95       	com	r26
    317e:	ba 2f       	mov	r27, r26
    3180:	c8 0e       	add	r12, r24
    3182:	d9 1e       	adc	r13, r25
    3184:	ea 1e       	adc	r14, r26
    3186:	fb 1e       	adc	r15, r27
					SG_value[device_number] = 0; 
    3188:	11 82       	std	Z+1, r1	; 0x01
    318a:	10 82       	st	Z, r1
    318c:	01 50       	subi	r16, 0x01	; 1
    318e:	10 40       	sbci	r17, 0x00	; 0
				_delay_ms(4);	//wait until new offset is set
				
				// get new value after offset compensation (average) 
				temp = 0;
				SG_value[device_number] = 0;
				for (uint16_t i = 0; i < SX8723c_DATA_AVERAGE; i++)
    3190:	f1 f6       	brne	.-68     	; 0x314e <SX8723c_auto_offset+0x294>
					SX8723c_get_value(device, p_SG_value);	//get value
					temp += SG_value[device_number];
					SG_value[device_number] = 0; 
				}
				
				SG_value[device_number] = temp / SX8723c_DATA_AVERAGE;
    3192:	c7 01       	movw	r24, r14
    3194:	b6 01       	movw	r22, r12
    3196:	a2 01       	movw	r20, r4
    3198:	91 01       	movw	r18, r2
    319a:	0e 94 2c 1d 	call	0x3a58	; 0x3a58 <__divmodsi4>
    319e:	c9 01       	movw	r24, r18
    31a0:	f4 01       	movw	r30, r8
    31a2:	31 83       	std	Z+1, r19	; 0x01
    31a4:	20 83       	st	Z, r18
				
				
				// maximal offset is 63 
				// if 63 is reached it is not possible to compensate that huge offset 
				// with PGA3 offset
				if (offset == 63)
    31a6:	fa 2d       	mov	r31, r10
    31a8:	ff 33       	cpi	r31, 0x3F	; 63
    31aa:	09 f4       	brne	.+2      	; 0x31ae <SX8723c_auto_offset+0x2f4>
    31ac:	93 cf       	rjmp	.-218    	; 0x30d4 <SX8723c_auto_offset+0x21a>
		
		// value is negative and offset must be positive 
		else
		{
			// do compensation until value < threshold 
			while (SG_value[device_number] < -TRESHOLD_PGA3_OFFSET)
    31ae:	25 ef       	ldi	r18, 0xF5	; 245
    31b0:	80 31       	cpi	r24, 0x10	; 16
    31b2:	92 07       	cpc	r25, r18
    31b4:	0c f4       	brge	.+2      	; 0x31b8 <SX8723c_auto_offset+0x2fe>
    31b6:	b7 cf       	rjmp	.-146    	; 0x3126 <SX8723c_auto_offset+0x26c>
				if (offset == 63)
				{
					return;
				}
			}	
			eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGACCFG4] = offset;
    31b8:	8b e0       	ldi	r24, 0x0B	; 11
    31ba:	90 e0       	ldi	r25, 0x00	; 0
    31bc:	2c 85       	ldd	r18, Y+12	; 0x0c
    31be:	3d 85       	ldd	r19, Y+13	; 0x0d
    31c0:	28 9f       	mul	r18, r24
    31c2:	f0 01       	movw	r30, r0
    31c4:	29 9f       	mul	r18, r25
    31c6:	f0 0d       	add	r31, r0
    31c8:	38 9f       	mul	r19, r24
    31ca:	f0 0d       	add	r31, r0
    31cc:	11 24       	eor	r1, r1
    31ce:	e9 5e       	subi	r30, 0xE9	; 233
    31d0:	fe 4f       	sbci	r31, 0xFE	; 254
    31d2:	a2 86       	std	Z+10, r10	; 0x0a
    31d4:	6f cf       	rjmp	.-290    	; 0x30b4 <SX8723c_auto_offset+0x1fa>

000031d6 <SX8723c_send_request>:
	eeprom_sram_data.SG_software_offset[device_number] = SG_value[device_number];
}
				
void SX8723c_send_request(uint8_t device)
{
	uint8_t value = eeprom_sram_data.SX8723c_config[EEPROM_SG_1][EEPROM_SX8723C_REGACCFG0];	
    31d6:	40 91 1d 01 	lds	r20, 0x011D
	
	value &= 0xFE;
    31da:	4e 7f       	andi	r20, 0xFE	; 254
	value |= (1 << 7);
    31dc:	40 68       	ori	r20, 0x80	; 128
	
	sw_TWI_write_single_register(device, REG_AC_CFG0, value);
    31de:	62 e5       	ldi	r22, 0x52	; 82
    31e0:	0e 94 a2 08 	call	0x1144	; 0x1144 <sw_TWI_write_single_register>
}
    31e4:	08 95       	ret

000031e6 <SX8723c_sleep>:

void SX8723c_sleep(uint8_t device)
{
    31e6:	1f 93       	push	r17
    31e8:	18 2f       	mov	r17, r24
	STRAIN_GAUGE_OFF;	// turn voltage of strain gauges off
    31ea:	5f 9a       	sbi	0x0b, 7	; 11
	
	//RegRCen register (0x30)
	sw_TWI_write_single_register(device, REG_RC_EN, 0x00);
    31ec:	60 e3       	ldi	r22, 0x30	; 48
    31ee:	40 e0       	ldi	r20, 0x00	; 0
    31f0:	0e 94 a2 08 	call	0x1144	; 0x1144 <sw_TWI_write_single_register>
	
	//AC_CFG1 register (0x53)	
	sw_TWI_write_single_register(device, REG_AC_CFG1, 0x00);
    31f4:	81 2f       	mov	r24, r17
    31f6:	63 e5       	ldi	r22, 0x53	; 83
    31f8:	40 e0       	ldi	r20, 0x00	; 0
    31fa:	0e 94 a2 08 	call	0x1144	; 0x1144 <sw_TWI_write_single_register>
}
    31fe:	1f 91       	pop	r17
    3200:	08 95       	ret

00003202 <SX8723c_start>:

void SX8723c_start(uint8_t device)
{
    3202:	1f 93       	push	r17
    3204:	cf 93       	push	r28
    3206:	df 93       	push	r29
    3208:	18 2f       	mov	r17, r24
	uint8_t device_number = 0;
	
	// device_number = address in EEPROM
	switch (device)
    320a:	84 30       	cpi	r24, 0x04	; 4
    320c:	91 f1       	breq	.+100    	; 0x3272 <SX8723c_start+0x70>
    320e:	85 30       	cpi	r24, 0x05	; 5
    3210:	40 f0       	brcs	.+16     	; 0x3222 <SX8723c_start+0x20>
    3212:	88 30       	cpi	r24, 0x08	; 8
    3214:	89 f1       	breq	.+98     	; 0x3278 <SX8723c_start+0x76>
    3216:	8f 30       	cpi	r24, 0x0F	; 15
    3218:	49 f1       	breq	.+82     	; 0x326c <SX8723c_start+0x6a>
	
	//AC_CFG1 register (0x53)													
	sw_TWI_write_single_register(device, REG_AC_CFG1, eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGACCFG1]);
	
	STRAIN_GAUGE_ON;	// turn voltage of strain gauges on
}
    321a:	df 91       	pop	r29
    321c:	cf 91       	pop	r28
    321e:	1f 91       	pop	r17
    3220:	08 95       	ret
void SX8723c_start(uint8_t device)
{
	uint8_t device_number = 0;
	
	// device_number = address in EEPROM
	switch (device)
    3222:	81 30       	cpi	r24, 0x01	; 1
    3224:	19 f1       	breq	.+70     	; 0x326c <SX8723c_start+0x6a>
    3226:	82 30       	cpi	r24, 0x02	; 2
    3228:	c1 f7       	brne	.-16     	; 0x321a <SX8723c_start+0x18>
    322a:	21 e0       	ldi	r18, 0x01	; 1
    322c:	30 e0       	ldi	r19, 0x00	; 0
			return;
		break;
	}
	
	//RegRCen register (0x30)
	sw_TWI_write_single_register(device, REG_RC_EN, eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGCEN]);
    322e:	e9 01       	movw	r28, r18
    3230:	cc 0f       	add	r28, r28
    3232:	dd 1f       	adc	r29, r29
    3234:	a9 01       	movw	r20, r18
    3236:	44 0f       	add	r20, r20
    3238:	55 1f       	adc	r21, r21
    323a:	44 0f       	add	r20, r20
    323c:	55 1f       	adc	r21, r21
    323e:	44 0f       	add	r20, r20
    3240:	55 1f       	adc	r21, r21
    3242:	c4 0f       	add	r28, r20
    3244:	d5 1f       	adc	r29, r21
    3246:	c2 0f       	add	r28, r18
    3248:	d3 1f       	adc	r29, r19
    324a:	c9 5e       	subi	r28, 0xE9	; 233
    324c:	de 4f       	sbci	r29, 0xFE	; 254
    324e:	81 2f       	mov	r24, r17
    3250:	60 e3       	ldi	r22, 0x30	; 48
    3252:	4a 81       	ldd	r20, Y+2	; 0x02
    3254:	0e 94 a2 08 	call	0x1144	; 0x1144 <sw_TWI_write_single_register>
	
	//AC_CFG1 register (0x53)													
	sw_TWI_write_single_register(device, REG_AC_CFG1, eeprom_sram_data.SX8723c_config[device_number][EEPROM_SX8723C_REGACCFG1]);
    3258:	81 2f       	mov	r24, r17
    325a:	63 e5       	ldi	r22, 0x53	; 83
    325c:	4f 81       	ldd	r20, Y+7	; 0x07
    325e:	0e 94 a2 08 	call	0x1144	; 0x1144 <sw_TWI_write_single_register>
	
	STRAIN_GAUGE_ON;	// turn voltage of strain gauges on
    3262:	5f 98       	cbi	0x0b, 7	; 11
}
    3264:	df 91       	pop	r29
    3266:	cf 91       	pop	r28
    3268:	1f 91       	pop	r17
    326a:	08 95       	ret
void SX8723c_start(uint8_t device)
{
	uint8_t device_number = 0;
	
	// device_number = address in EEPROM
	switch (device)
    326c:	20 e0       	ldi	r18, 0x00	; 0
    326e:	30 e0       	ldi	r19, 0x00	; 0
    3270:	de cf       	rjmp	.-68     	; 0x322e <SX8723c_start+0x2c>
			device_number = EEPROM_SG_2;
		break;
		
		case device_3:
			device_number = EEPROM_SG_3;
		break;
    3272:	22 e0       	ldi	r18, 0x02	; 2
    3274:	30 e0       	ldi	r19, 0x00	; 0
    3276:	db cf       	rjmp	.-74     	; 0x322e <SX8723c_start+0x2c>
		
		case device_4:
			device_number = EEPROM_SG_4;
		break;
    3278:	23 e0       	ldi	r18, 0x03	; 3
    327a:	30 e0       	ldi	r19, 0x00	; 0
    327c:	d8 cf       	rjmp	.-80     	; 0x322e <SX8723c_start+0x2c>

0000327e <SX8723c_set_PGA3_offset>:
	
	STRAIN_GAUGE_ON;	// turn voltage of strain gauges on
}

void SX8723c_set_PGA3_offset(uint8_t device, sign_t sign, uint8_t offset)
{	
    327e:	ff 92       	push	r15
    3280:	0f 93       	push	r16
    3282:	1f 93       	push	r17
    3284:	df 93       	push	r29
    3286:	cf 93       	push	r28
    3288:	0f 92       	push	r0
    328a:	cd b7       	in	r28, 0x3d	; 61
    328c:	de b7       	in	r29, 0x3e	; 62
    328e:	18 2f       	mov	r17, r24
    3290:	f6 2e       	mov	r15, r22
    3292:	04 2f       	mov	r16, r20
	uint8_t value = 0;
    3294:	19 82       	std	Y+1, r1	; 0x01
	
	sw_TWI_read_single_register(device, REG_AC_CFG4, &value);
    3296:	66 e5       	ldi	r22, 0x56	; 86
    3298:	ae 01       	movw	r20, r28
    329a:	4f 5f       	subi	r20, 0xFF	; 255
    329c:	5f 4f       	sbci	r21, 0xFF	; 255
    329e:	0e 94 08 0c 	call	0x1810	; 0x1810 <sw_TWI_read_single_register>
		
	value &= 0x80;
	// sign of the offset
	value |= sign << 6;
    32a2:	4f 2d       	mov	r20, r15
    32a4:	42 95       	swap	r20
    32a6:	44 0f       	add	r20, r20
    32a8:	44 0f       	add	r20, r20
    32aa:	40 7c       	andi	r20, 0xC0	; 192
{	
	uint8_t value = 0;
	
	sw_TWI_read_single_register(device, REG_AC_CFG4, &value);
		
	value &= 0x80;
    32ac:	89 81       	ldd	r24, Y+1	; 0x01
    32ae:	80 78       	andi	r24, 0x80	; 128
	// sign of the offset
	value |= sign << 6;
    32b0:	48 2b       	or	r20, r24
	//value of the offset
	value |= offset << 0;
    32b2:	40 2b       	or	r20, r16
    32b4:	49 83       	std	Y+1, r20	; 0x01
	
	sw_TWI_write_single_register(device, REG_AC_CFG4, value);
    32b6:	81 2f       	mov	r24, r17
    32b8:	66 e5       	ldi	r22, 0x56	; 86
    32ba:	0e 94 a2 08 	call	0x1144	; 0x1144 <sw_TWI_write_single_register>
    32be:	0f 90       	pop	r0
    32c0:	cf 91       	pop	r28
    32c2:	df 91       	pop	r29
    32c4:	1f 91       	pop	r17
    32c6:	0f 91       	pop	r16
    32c8:	ff 90       	pop	r15
    32ca:	08 95       	ret

000032cc <send_all_data_rf231>:
void static inline send_all_data_rf231(void)
{
	static volatile uint16_t frame_counter = 0;

	/* Build frame to transmit */
	at86rf231_tx_frame.frame_length = sizeof(spike_payload) + 13;
    32cc:	8a e4       	ldi	r24, 0x4A	; 74
    32ce:	80 93 80 01 	sts	0x0180, r24

	at86rf231_tx_frame.frame_control_field
			= FCF_SET_FRAMETYPE( FCF_FRAMETYPE_DATA )
    32d2:	81 e0       	ldi	r24, 0x01	; 1
    32d4:	98 e8       	ldi	r25, 0x88	; 136
    32d6:	90 93 82 01 	sts	0x0182, r25
    32da:	80 93 81 01 	sts	0x0181, r24
			        | FCF_SET_DEST_ADDR_MODE( FCF_SHORT_ADDR )
					| FCF_SET_SOURCE_ADDR_MODE( FCF_SHORT_ADDR );
	// |FCF_ACK_REQUEST;

	at86rf231_tx_frame.seq_number = (uint8_t) frame_counter & 0xFF;
    32de:	80 91 7e 01 	lds	r24, 0x017E
    32e2:	90 91 7f 01 	lds	r25, 0x017F
    32e6:	80 93 83 01 	sts	0x0183, r24
	at86rf231_tx_frame.dest_pan_id = ptr_eeprom_sram_data->pan_id;
    32ea:	e0 91 04 01 	lds	r30, 0x0104
    32ee:	f0 91 05 01 	lds	r31, 0x0105
    32f2:	86 a9       	ldd	r24, Z+54	; 0x36
    32f4:	97 a9       	ldd	r25, Z+55	; 0x37
    32f6:	90 93 85 01 	sts	0x0185, r25
    32fa:	80 93 84 01 	sts	0x0184, r24
	at86rf231_tx_frame.dest_addr = ptr_eeprom_sram_data->dest_address;
    32fe:	24 a9       	ldd	r18, Z+52	; 0x34
    3300:	35 a9       	ldd	r19, Z+53	; 0x35
    3302:	30 93 87 01 	sts	0x0187, r19
    3306:	20 93 86 01 	sts	0x0186, r18
	at86rf231_tx_frame.src_pan_id = ptr_eeprom_sram_data->pan_id;
    330a:	90 93 89 01 	sts	0x0189, r25
    330e:	80 93 88 01 	sts	0x0188, r24
	at86rf231_tx_frame.src_addr = ptr_eeprom_sram_data->src_address;
    3312:	82 a9       	ldd	r24, Z+50	; 0x32
    3314:	93 a9       	ldd	r25, Z+51	; 0x33
    3316:	90 93 8b 01 	sts	0x018B, r25
    331a:	80 93 8a 01 	sts	0x018A, r24

	/* Add counter to payload */
	ptr_payload_spike->counter = frame_counter++;
    331e:	e0 91 02 01 	lds	r30, 0x0102
    3322:	f0 91 03 01 	lds	r31, 0x0103
    3326:	80 91 7e 01 	lds	r24, 0x017E
    332a:	90 91 7f 01 	lds	r25, 0x017F
    332e:	91 af       	std	Z+57, r25	; 0x39
    3330:	80 af       	std	Z+56, r24	; 0x38
    3332:	01 96       	adiw	r24, 0x01	; 1
    3334:	90 93 7f 01 	sts	0x017F, r25
    3338:	80 93 7e 01 	sts	0x017E, r24

	/* Add temperature to payload */
	ptr_payload_spike->temperature = temperature;
    333c:	80 91 11 01 	lds	r24, 0x0111
    3340:	90 91 12 01 	lds	r25, 0x0112
    3344:	93 af       	std	Z+59, r25	; 0x3b
    3346:	82 af       	std	Z+58, r24	; 0x3a

	/* Add voltage to payload */
	ptr_payload_spike->voltage = ADCH; 
    3348:	80 91 79 00 	lds	r24, 0x0079
    334c:	84 af       	std	Z+60, r24	; 0x3c

	/* tx data */
	at86rf231_tx();
    334e:	0e 94 cc 00 	call	0x198	; 0x198 <at86rf231_tx>
}
    3352:	08 95       	ret

00003354 <timer_init>:

void timer_init(void) 
{
	// timer/counter1
	
	TCCR1A = 0x00; // Timer/Counter1 Control Register 
    3354:	10 92 80 00 	sts	0x0080, r1
	TCCR1B = 0x09; // Clear Timer on Compare match (CTC); No clock source (Timer/Counter stopped)
    3358:	89 e0       	ldi	r24, 0x09	; 9
    335a:	80 93 81 00 	sts	0x0081, r24
	
	// Output Compare Register 1 A
	OCR1A = (unsigned short) ((float) F_CPU
			/ (float) eeprom_sram_data.samplerate); // set timer to sample rate
    335e:	60 91 54 01 	lds	r22, 0x0154
    3362:	70 91 55 01 	lds	r23, 0x0155
    3366:	80 e0       	ldi	r24, 0x00	; 0
    3368:	90 e0       	ldi	r25, 0x00	; 0
    336a:	0e 94 7b 1c 	call	0x38f6	; 0x38f6 <__floatunsisf>
    336e:	9b 01       	movw	r18, r22
    3370:	ac 01       	movw	r20, r24
    3372:	60 e8       	ldi	r22, 0x80	; 128
    3374:	76 e9       	ldi	r23, 0x96	; 150
    3376:	88 e1       	ldi	r24, 0x18	; 24
    3378:	9b e4       	ldi	r25, 0x4B	; 75
    337a:	0e 94 e7 1b 	call	0x37ce	; 0x37ce <__divsf3>
	
	TCCR1A = 0x00; // Timer/Counter1 Control Register 
	TCCR1B = 0x09; // Clear Timer on Compare match (CTC); No clock source (Timer/Counter stopped)
	
	// Output Compare Register 1 A
	OCR1A = (unsigned short) ((float) F_CPU
    337e:	0e 94 4f 1c 	call	0x389e	; 0x389e <__fixunssfsi>
    3382:	70 93 89 00 	sts	0x0089, r23
    3386:	60 93 88 00 	sts	0x0088, r22
			/ (float) eeprom_sram_data.samplerate); // set timer to sample rate
	
	TCNT1 = 0x0000;			// set counter to null
    338a:	10 92 85 00 	sts	0x0085, r1
    338e:	10 92 84 00 	sts	0x0084, r1
	OCR1B = 0x0000;			//  Output Compare Register 1 B
    3392:	10 92 8b 00 	sts	0x008B, r1
    3396:	10 92 8a 00 	sts	0x008A, r1
	ICR1 = 0x0000;			// Input Capture Register 1
    339a:	10 92 87 00 	sts	0x0087, r1
    339e:	10 92 86 00 	sts	0x0086, r1
	TIMSK1 = 1 << OCIE1A;	// Timer/Counter1 Interrupt Mask Register; Output Compare A Match, interrupt enable
    33a2:	82 e0       	ldi	r24, 0x02	; 2
    33a4:	80 93 6f 00 	sts	0x006F, r24
	TIFR1 = 0x02;			// Timer/Counter1 Interrupt Flag Register; clear output compare a match flag
    33a8:	86 bb       	out	0x16, r24	; 22
}
    33aa:	08 95       	ret

000033ac <init_adc>:
}

void init_adc(void)
{
	// ADC Multiplexer Selection Register
	ADMUX = (1 << REFS1) | (1 << ADLAR) | (1 << MUX0) | (1 << MUX1) | (1 << MUX2);		// ADC7, Left Adjust, 1.1V Ref
    33ac:	87 ea       	ldi	r24, 0xA7	; 167
    33ae:	80 93 7c 00 	sts	0x007C, r24
	
	// ADC Control and Status Register A
	ADCSRA = (1 << ADSC) | (1 << ADATE) | (1 << ADEN) | (1 << ADPS2) | (1 << ADPS0);	// ADC enable, Start conversion, AutoTrigger enable, Prescaler: 32
    33b2:	85 ee       	ldi	r24, 0xE5	; 229
    33b4:	80 93 7a 00 	sts	0x007A, r24
	
	// ADC Control and Status Register B
	ADCSRB = 0;				// Free Running mode
    33b8:	10 92 7b 00 	sts	0x007B, r1
}
    33bc:	08 95       	ret

000033be <avr_init>:
	TIFR1 = 0x02;			// Timer/Counter1 Interrupt Flag Register; clear output compare a match flag
}

void avr_init(void) 
{
	MCUCR &= ~(1 << PUD);	// enable internal pull ups 
    33be:	85 b7       	in	r24, 0x35	; 53
    33c0:	8f 7e       	andi	r24, 0xEF	; 239
    33c2:	85 bf       	out	0x35, r24	; 53

	PRR0 = 0x00;			// power manager: enable all modules
    33c4:	10 92 64 00 	sts	0x0064, r1

	CLKPR = 0x80;			// Set system clock prescaler 
    33c8:	80 e8       	ldi	r24, 0x80	; 128
    33ca:	80 93 61 00 	sts	0x0061, r24
	CLKPR = 0x00;			// prescaler to 1
    33ce:	10 92 61 00 	sts	0x0061, r1

	DDRA = 0x00;
    33d2:	11 b8       	out	0x01, r1	; 1
	PORTA = 0x1F;
    33d4:	9f e1       	ldi	r25, 0x1F	; 31
    33d6:	92 b9       	out	0x02, r25	; 2

	DDRB = 0xB1;
    33d8:	91 eb       	ldi	r25, 0xB1	; 177
    33da:	94 b9       	out	0x04, r25	; 4
	PORTB = 0x50;
    33dc:	90 e5       	ldi	r25, 0x50	; 80
    33de:	95 b9       	out	0x05, r25	; 5

	DDRC = 0xC0;
    33e0:	90 ec       	ldi	r25, 0xC0	; 192
    33e2:	97 b9       	out	0x07, r25	; 7
	PORTC = 0x80;
    33e4:	88 b9       	out	0x08, r24	; 8

	DDRD = (1 << PIND4) | (1 << PIND7);		// 1 = output, 0 = input 
    33e6:	80 e9       	ldi	r24, 0x90	; 144
    33e8:	8a b9       	out	0x0a, r24	; 10
	PORTD = (1 << PIND4) | ( 1 << PIND7);	// 1 = high, 0 = low 
    33ea:	8b b9       	out	0x0b, r24	; 11
	
	INIT_LED;				// initialize LED
    33ec:	54 9a       	sbi	0x0a, 4	; 10
    33ee:	5c 9a       	sbi	0x0b, 4	; 11

	eeprom_read_config(ptr_eeprom_sram_data);	// store EEPROM data to SRAM (faster access)
    33f0:	80 91 04 01 	lds	r24, 0x0104
    33f4:	90 91 05 01 	lds	r25, 0x0105
    33f8:	0e 94 62 04 	call	0x8c4	; 0x8c4 <eeprom_read_config>

	// if timeout = 0 --> deactivate acceleration sensor, always on 
	if (eeprom_sram_data.timeout == 0) 
    33fc:	80 91 52 01 	lds	r24, 0x0152
    3400:	90 91 53 01 	lds	r25, 0x0153
    3404:	00 97       	sbiw	r24, 0x00	; 0
    3406:	01 f1       	breq	.+64     	; 0x3448 <avr_init+0x8a>
	{
		use_acceleration_sensor_flag = 0;
	}
	else
	{
		use_acceleration_sensor_flag = 1;
    3408:	81 e0       	ldi	r24, 0x01	; 1
    340a:	80 93 01 01 	sts	0x0101, r24
	}
	
#if defined(USE_DS620)
	ds620_init();		// initialize temperature sensor
    340e:	0e 94 80 03 	call	0x700	; 0x700 <ds620_init>
#endif

	ACSR = 0x82;		// analog-comparator off, comparator Interrupt on Falling Output Edge
    3412:	82 e8       	ldi	r24, 0x82	; 130
    3414:	80 bf       	out	0x30, r24	; 48
	
	timer_init();		// timer initialization
    3416:	0e 94 aa 19 	call	0x3354	; 0x3354 <timer_init>
	
	init_adc();			// ADC initialization 
    341a:	0e 94 d6 19 	call	0x33ac	; 0x33ac <init_adc>
	
	at86rf231_init();	// AT86RF231 initialization
    341e:	0e 94 05 02 	call	0x40a	; 0x40a <at86rf231_init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    3422:	87 ea       	ldi	r24, 0xA7	; 167
    3424:	91 e6       	ldi	r25, 0x61	; 97
    3426:	01 97       	sbiw	r24, 0x01	; 1
    3428:	f1 f7       	brne	.-4      	; 0x3426 <avr_init+0x68>
    342a:	00 c0       	rjmp	.+0      	; 0x342c <avr_init+0x6e>
    342c:	00 00       	nop
	
	_delay_ms(10);		// Wait until SX8723c is ready to communicate (start up time)
	
	SX8723c_init(device_1);		// SX8723c initialization (bridge 1)
    342e:	81 e0       	ldi	r24, 0x01	; 1
    3430:	0e 94 d6 16 	call	0x2dac	; 0x2dac <SX8723c_init>
	SX8723c_init(device_2);		// SX8723c initialization (bridge 2)
    3434:	82 e0       	ldi	r24, 0x02	; 2
    3436:	0e 94 d6 16 	call	0x2dac	; 0x2dac <SX8723c_init>
	SX8723c_init(device_3);		// SX8723c initialization (bridge 3)
    343a:	84 e0       	ldi	r24, 0x04	; 4
    343c:	0e 94 d6 16 	call	0x2dac	; 0x2dac <SX8723c_init>
	SX8723c_init(device_4);		// SX8723c initialization (bridge 4)
    3440:	88 e0       	ldi	r24, 0x08	; 8
    3442:	0e 94 d6 16 	call	0x2dac	; 0x2dac <SX8723c_init>
}
    3446:	08 95       	ret
	eeprom_read_config(ptr_eeprom_sram_data);	// store EEPROM data to SRAM (faster access)

	// if timeout = 0 --> deactivate acceleration sensor, always on 
	if (eeprom_sram_data.timeout == 0) 
	{
		use_acceleration_sensor_flag = 0;
    3448:	10 92 01 01 	sts	0x0101, r1
    344c:	e0 cf       	rjmp	.-64     	; 0x340e <avr_init+0x50>

0000344e <set_sleep>:
	ADCSRB = 0;				// Free Running mode
}

void set_sleep(void)
{
	cli();
    344e:	f8 94       	cli
		
	// change clock prescaler
	CLKPR = 0x80;	// Clock Prescaler Change Enable
    3450:	e1 e6       	ldi	r30, 0x61	; 97
    3452:	f0 e0       	ldi	r31, 0x00	; 0
    3454:	80 e8       	ldi	r24, 0x80	; 128
    3456:	80 83       	st	Z, r24
	CLKPR = 0x03;	// Prescaler = 8
    3458:	83 e0       	ldi	r24, 0x03	; 3
    345a:	80 83       	st	Z, r24

	// power reduction register
	PRR0 = 0xFE;
    345c:	8e ef       	ldi	r24, 0xFE	; 254
    345e:	80 93 64 00 	sts	0x0064, r24

	// analog-comparator on, interrupt on falling edge
	ACSR = 0x1A; 
    3462:	8a e1       	ldi	r24, 0x1A	; 26
    3464:	80 bf       	out	0x30, r24	; 48
		
	// set CPU sleep
	set_sleep_mode(SLEEP_MODE_IDLE);
    3466:	83 b7       	in	r24, 0x33	; 51
    3468:	81 7f       	andi	r24, 0xF1	; 241
    346a:	83 bf       	out	0x33, r24	; 51
	sleep_enable();
    346c:	83 b7       	in	r24, 0x33	; 51
    346e:	81 60       	ori	r24, 0x01	; 1
    3470:	83 bf       	out	0x33, r24	; 51
	sei();
    3472:	78 94       	sei
	sleep_cpu(); 
    3474:	88 95       	sleep
	sleep_disable();
    3476:	83 b7       	in	r24, 0x33	; 51
    3478:	8e 7f       	andi	r24, 0xFE	; 254
    347a:	83 bf       	out	0x33, r24	; 51
}
    347c:	08 95       	ret

0000347e <main>:

#include "inc/WEPO41104A02.h"
#include "inc/Bootloader.h"

int main(void)
{	
    347e:	4f 92       	push	r4
    3480:	5f 92       	push	r5
    3482:	6f 92       	push	r6
    3484:	7f 92       	push	r7
    3486:	8f 92       	push	r8
    3488:	9f 92       	push	r9
    348a:	af 92       	push	r10
    348c:	bf 92       	push	r11
    348e:	cf 92       	push	r12
    3490:	df 92       	push	r13
    3492:	ef 92       	push	r14
    3494:	ff 92       	push	r15
    3496:	0f 93       	push	r16
    3498:	1f 93       	push	r17
    349a:	df 93       	push	r29
    349c:	cf 93       	push	r28
    349e:	cd b7       	in	r28, 0x3d	; 61
    34a0:	de b7       	in	r29, 0x3e	; 62
    34a2:	28 97       	sbiw	r28, 0x08	; 8
    34a4:	0f b6       	in	r0, 0x3f	; 63
    34a6:	f8 94       	cli
    34a8:	de bf       	out	0x3e, r29	; 62
    34aa:	0f be       	out	0x3f, r0	; 63
    34ac:	cd bf       	out	0x3d, r28	; 61
	cli();								// clear interrupt
    34ae:	f8 94       	cli
		
	avr_init();							// controller and sensor initialization 
    34b0:	0e 94 df 19 	call	0x33be	; 0x33be <avr_init>
	
	int16_t SG_value[4] = {0};			// value of the strain gauges
    34b4:	5e 01       	movw	r10, r28
    34b6:	08 94       	sec
    34b8:	a1 1c       	adc	r10, r1
    34ba:	b1 1c       	adc	r11, r1
    34bc:	88 e0       	ldi	r24, 0x08	; 8
    34be:	d5 01       	movw	r26, r10
    34c0:	1d 92       	st	X+, r1
    34c2:	8a 95       	dec	r24
    34c4:	e9 f7       	brne	.-6      	; 0x34c0 <main+0x42>
	int16_t *p_SG_value = SG_value;		// pointer to value

	current_state = STATE_INIT;			// set current state
    34c6:	10 92 16 01 	sts	0x0116, r1
			
			/*---------------- MEASUREMENT_CLOSE ----------------*/
			case STATE_MEASUREMENT_CLOSE:
			
				TCCR1B = 0x00;	// stop timer
				TIFR1 = 0x02;	// Output Compare A Match Flag reset
    34ca:	12 e0       	ldi	r17, 0x02	; 2
				ADCSRA = 0x00; 
	
				// Transceiver in Power-down
				at86rf231_sleep(); 

				current_state = STATE_SLEEP;
    34cc:	ff 24       	eor	r15, r15
    34ce:	f3 94       	inc	r15
				if ((use_acceleration_sensor_flag == 1) && (!(ACSR & 0x20)))
				{
					timeout_timer = 0;
				}
				
				current_state = STATE_MEASUREMENT;
    34d0:	04 e0       	ldi	r16, 0x04	; 4

					// send data with radio if necessary 
					if (timeslot_number >= SAMPLES_PER_PACKET)
					{
						timeslot_number = 0;
						current_state = STATE_SEND;
    34d2:	96 e0       	ldi	r25, 0x06	; 6
    34d4:	89 2e       	mov	r8, r25
					// Time slot++
					timeslot_number++;
					
					#if defined(USE_DS620)
					// get temperature value if 200ms over and time slot number is 3
					if( (temperature_timer >= (eeprom_sram_data.samplerate / 5)) & (timeslot_number == 3))
    34d6:	85 e0       	ldi	r24, 0x05	; 5
    34d8:	68 2e       	mov	r6, r24
    34da:	71 2c       	mov	r7, r1
				
				// stop sending data?
				if (stop_stream)
				{
					stop_stream = 0;
					current_state = STATE_MEASUREMENT_CLOSE;
    34dc:	b5 e0       	ldi	r27, 0x05	; 5
    34de:	9b 2e       	mov	r9, r27
				send_all_data_rf231();
				
				// Received an configuration packet?
				if ( at86rf231_rx_frame.payload[0] != 0x00)
				{
					current_state = STATE_CONFIG;
    34e0:	a7 e0       	ldi	r26, 0x07	; 7
    34e2:	da 2e       	mov	r13, r26
					current_state = STATE_SLEEP;
					break;
				}
	
				// Set system clock prescaler 
				CLKPR = 0x80;
    34e4:	f0 e8       	ldi	r31, 0x80	; 128
    34e6:	5f 2e       	mov	r5, r31
				CLKPR = 0x00;	// prescaler = 1
				
				current_state = STATE_MEASUREMENT_PREPARE;
    34e8:	e3 e0       	ldi	r30, 0x03	; 3
    34ea:	4e 2e       	mov	r4, r30
				// reset time_slot to avoid sending old data
				timeslot_number = 0; 
				timeout_timer = 0;
	
				// start timer
				TCCR1B = 0x09;	// CTC, no prescaler
    34ec:	79 e0       	ldi	r23, 0x09	; 9
    34ee:	e7 2e       	mov	r14, r23
	current_state = STATE_INIT;			// set current state

	/*--------------- State Machine ----------------------------------------------*/
	while(1)
	{
		switch(current_state)
    34f0:	80 91 16 01 	lds	r24, 0x0116
    34f4:	83 30       	cpi	r24, 0x03	; 3
    34f6:	79 f0       	breq	.+30     	; 0x3516 <main+0x98>
    34f8:	84 30       	cpi	r24, 0x04	; 4
    34fa:	20 f5       	brcc	.+72     	; 0x3544 <main+0xc6>
    34fc:	81 30       	cpi	r24, 0x01	; 1
    34fe:	09 f4       	brne	.+2      	; 0x3502 <main+0x84>
    3500:	59 c0       	rjmp	.+178    	; 0x35b4 <main+0x136>
    3502:	82 30       	cpi	r24, 0x02	; 2
    3504:	80 f1       	brcs	.+96     	; 0x3566 <main+0xe8>
			
			/*---------------- WAKE_UP ----------------*/
			case STATE_WAKE_UP:

				// charging?
				if (PIND & 0x20)
    3506:	4d 9b       	sbis	0x09, 5	; 9
    3508:	92 c0       	rjmp	.+292    	; 0x362e <main+0x1b0>
				ADCSRA = 0x00; 
	
				// Transceiver in Power-down
				at86rf231_sleep(); 

				current_state = STATE_SLEEP;
    350a:	f0 92 16 01 	sts	0x0116, r15
	current_state = STATE_INIT;			// set current state

	/*--------------- State Machine ----------------------------------------------*/
	while(1)
	{
		switch(current_state)
    350e:	80 91 16 01 	lds	r24, 0x0116
    3512:	83 30       	cpi	r24, 0x03	; 3
    3514:	89 f7       	brne	.-30     	; 0x34f8 <main+0x7a>
			break;
			
			/*---------------- MEASUREMENT_PREPARE ----------------*/
			case STATE_MEASUREMENT_PREPARE:
			
				cli();
    3516:	f8 94       	cli

				#if defined(USE_DS620)
					ds620_start_convert(); 
    3518:	0e 94 f5 03 	call	0x7ea	; 0x7ea <ds620_start_convert>
				#endif

				// Start SX8723c an turn strain gauge power on
				SX8723c_start(device_all);
    351c:	8f e0       	ldi	r24, 0x0F	; 15
    351e:	0e 94 01 19 	call	0x3202	; 0x3202 <SX8723c_start>
	
				// reset time_slot to avoid sending old data
				timeslot_number = 0; 
    3522:	10 92 0f 01 	sts	0x010F, r1
				timeout_timer = 0;
    3526:	10 92 0b 01 	sts	0x010B, r1
    352a:	10 92 0c 01 	sts	0x010C, r1
    352e:	10 92 0d 01 	sts	0x010D, r1
    3532:	10 92 0e 01 	sts	0x010E, r1
	
				// start timer
				TCCR1B = 0x09;	// CTC, no prescaler
    3536:	e0 92 81 00 	sts	0x0081, r14
				TIFR1 = 0x02;	// clear output compare a match flag
    353a:	16 bb       	out	0x16, r17	; 22
	
				sei();
    353c:	78 94       	sei
				
				current_state = STATE_MEASUREMENT;
    353e:	00 93 16 01 	sts	0x0116, r16
			break;
    3542:	d6 cf       	rjmp	.-84     	; 0x34f0 <main+0x72>
	current_state = STATE_INIT;			// set current state

	/*--------------- State Machine ----------------------------------------------*/
	while(1)
	{
		switch(current_state)
    3544:	85 30       	cpi	r24, 0x05	; 5
    3546:	79 f0       	breq	.+30     	; 0x3566 <main+0xe8>
    3548:	85 30       	cpi	r24, 0x05	; 5
    354a:	d0 f4       	brcc	.+52     	; 0x3580 <main+0x102>
			break;
			
			/*---------------- MEASUREMENT ----------------*/
			case STATE_MEASUREMENT:
			
				if (timer_flag)
    354c:	80 91 10 01 	lds	r24, 0x0110
    3550:	88 23       	and	r24, r24
    3552:	09 f0       	breq	.+2      	; 0x3556 <main+0xd8>
    3554:	82 c0       	rjmp	.+260    	; 0x365a <main+0x1dc>
					}				
			
				}
				
				// Acceleration about threshold: reset timeout_timer 
				if ((use_acceleration_sensor_flag == 1) && (!(ACSR & 0x20)))
    3556:	80 91 01 01 	lds	r24, 0x0101
    355a:	81 30       	cpi	r24, 0x01	; 1
    355c:	09 f4       	brne	.+2      	; 0x3560 <main+0xe2>
    355e:	f2 c0       	rjmp	.+484    	; 0x3744 <main+0x2c6>
				_delay_ms(40); 

				/* Receive and process data */
				pm_config_protocol();
			
				current_state = STATE_MEASUREMENT;
    3560:	00 93 16 01 	sts	0x0116, r16
    3564:	c5 cf       	rjmp	.-118    	; 0x34f0 <main+0x72>
			break;
			
			/*---------------- MEASUREMENT_CLOSE ----------------*/
			case STATE_MEASUREMENT_CLOSE:
			
				TCCR1B = 0x00;	// stop timer
    3566:	10 92 81 00 	sts	0x0081, r1
				TIFR1 = 0x02;	// Output Compare A Match Flag reset
    356a:	16 bb       	out	0x16, r17	; 22
	
				// SX8723c and strain gauge off
				SX8723c_sleep(device_all);
    356c:	8f e0       	ldi	r24, 0x0F	; 15
    356e:	0e 94 f3 18 	call	0x31e6	; 0x31e6 <SX8723c_sleep>

				#if defined(USE_DS620)
					// temperature sensor off
					ds620_stop_convert(); 
    3572:	0e 94 d4 03 	call	0x7a8	; 0x7a8 <ds620_stop_convert>
				#endif
	
				// ADC off
				ADCSRA = 0x00; 
    3576:	10 92 7a 00 	sts	0x007A, r1
	
				// Transceiver in Power-down
				at86rf231_sleep(); 
    357a:	0e 94 b4 00 	call	0x168	; 0x168 <at86rf231_sleep>
    357e:	c5 cf       	rjmp	.-118    	; 0x350a <main+0x8c>
	current_state = STATE_INIT;			// set current state

	/*--------------- State Machine ----------------------------------------------*/
	while(1)
	{
		switch(current_state)
    3580:	86 30       	cpi	r24, 0x06	; 6
    3582:	79 f0       	breq	.+30     	; 0x35a2 <main+0x124>
    3584:	87 30       	cpi	r24, 0x07	; 7
    3586:	09 f0       	breq	.+2      	; 0x358a <main+0x10c>
    3588:	b3 cf       	rjmp	.-154    	; 0x34f0 <main+0x72>
    358a:	8f e7       	ldi	r24, 0x7F	; 127
    358c:	98 e3       	ldi	r25, 0x38	; 56
    358e:	a1 e0       	ldi	r26, 0x01	; 1
    3590:	81 50       	subi	r24, 0x01	; 1
    3592:	90 40       	sbci	r25, 0x00	; 0
    3594:	a0 40       	sbci	r26, 0x00	; 0
    3596:	e1 f7       	brne	.-8      	; 0x3590 <main+0x112>
    3598:	00 c0       	rjmp	.+0      	; 0x359a <main+0x11c>
    359a:	00 00       	nop
			case STATE_CONFIG:
				
				_delay_ms(40); 

				/* Receive and process data */
				pm_config_protocol();
    359c:	0e 94 42 06 	call	0xc84	; 0xc84 <pm_config_protocol>
    35a0:	df cf       	rjmp	.-66     	; 0x3560 <main+0xe2>
			
			/*---------------- SEND ----------------*/
			case STATE_SEND:
			
				// send data 
				send_all_data_rf231();
    35a2:	0e 94 66 19 	call	0x32cc	; 0x32cc <send_all_data_rf231>
				
				// Received an configuration packet?
				if ( at86rf231_rx_frame.payload[0] != 0x00)
    35a6:	80 91 0a 02 	lds	r24, 0x020A
    35aa:	88 23       	and	r24, r24
    35ac:	41 f0       	breq	.+16     	; 0x35be <main+0x140>
				{
					current_state = STATE_CONFIG;
    35ae:	d0 92 16 01 	sts	0x0116, r13
					break;
    35b2:	9e cf       	rjmp	.-196    	; 0x34f0 <main+0x72>
			break;
			
			/*---------------- SLEEP ----------------*/
			case STATE_SLEEP:
			
				 set_sleep();
    35b4:	0e 94 27 1a 	call	0x344e	; 0x344e <set_sleep>
				
				current_state = STATE_WAKE_UP;
    35b8:	10 93 16 01 	sts	0x0116, r17
			break;
    35bc:	99 cf       	rjmp	.-206    	; 0x34f0 <main+0x72>
					current_state = STATE_CONFIG;
					break;
				}
				
				// charging?
				if (PIND & 0x20)
    35be:	4d 99       	sbic	0x09, 5	; 9
    35c0:	33 c0       	rjmp	.+102    	; 0x3628 <main+0x1aa>
					current_state = STATE_MEASUREMENT_CLOSE;
					break;
				}				
				
				// timeout occurred?
				if ((timeout_timer > (unsigned long) eeprom_sram_data.timeout * eeprom_sram_data.samplerate) && use_acceleration_sensor_flag)
    35c2:	20 91 54 01 	lds	r18, 0x0154
    35c6:	30 91 55 01 	lds	r19, 0x0155
    35ca:	40 91 52 01 	lds	r20, 0x0152
    35ce:	50 91 53 01 	lds	r21, 0x0153
    35d2:	0e 94 09 1d 	call	0x3a12	; 0x3a12 <__umulhisi3>
    35d6:	9b 01       	movw	r18, r22
    35d8:	ac 01       	movw	r20, r24
    35da:	80 91 0b 01 	lds	r24, 0x010B
    35de:	90 91 0c 01 	lds	r25, 0x010C
    35e2:	a0 91 0d 01 	lds	r26, 0x010D
    35e6:	b0 91 0e 01 	lds	r27, 0x010E
    35ea:	28 17       	cp	r18, r24
    35ec:	39 07       	cpc	r19, r25
    35ee:	4a 07       	cpc	r20, r26
    35f0:	5b 07       	cpc	r21, r27
    35f2:	78 f4       	brcc	.+30     	; 0x3612 <main+0x194>
    35f4:	80 91 01 01 	lds	r24, 0x0101
    35f8:	88 23       	and	r24, r24
    35fa:	59 f0       	breq	.+22     	; 0x3612 <main+0x194>
				{
					timeout_timer = 0;
    35fc:	10 92 0b 01 	sts	0x010B, r1
    3600:	10 92 0c 01 	sts	0x010C, r1
    3604:	10 92 0d 01 	sts	0x010D, r1
    3608:	10 92 0e 01 	sts	0x010E, r1
					current_state = STATE_MEASUREMENT_CLOSE;
    360c:	90 92 16 01 	sts	0x0116, r9
					
					break;
    3610:	6f cf       	rjmp	.-290    	; 0x34f0 <main+0x72>
				}
			
				// battery empty?
				if (ADCH <= BATTERY_THRESHOLD_EMPTY)
    3612:	80 91 79 00 	lds	r24, 0x0079
    3616:	8c 3a       	cpi	r24, 0xAC	; 172
    3618:	38 f0       	brcs	.+14     	; 0x3628 <main+0x1aa>
					current_state = STATE_MEASUREMENT_CLOSE;
					break;
				}
				
				// stop sending data?
				if (stop_stream)
    361a:	80 91 13 01 	lds	r24, 0x0113
    361e:	88 23       	and	r24, r24
    3620:	09 f4       	brne	.+2      	; 0x3624 <main+0x1a6>
    3622:	9e cf       	rjmp	.-196    	; 0x3560 <main+0xe2>
				{
					stop_stream = 0;
    3624:	10 92 13 01 	sts	0x0113, r1
					current_state = STATE_MEASUREMENT_CLOSE;
    3628:	90 92 16 01 	sts	0x0116, r9
					break;
    362c:	61 cf       	rjmp	.-318    	; 0x34f0 <main+0x72>
					current_state = STATE_SLEEP;
					break;
				}
				
				// power reduction register
				PRR0 = 0x00;	// enable all modules
    362e:	10 92 64 00 	sts	0x0064, r1
				
				// battery empty?
				init_adc();
    3632:	0e 94 d6 19 	call	0x33ac	; 0x33ac <init_adc>
    3636:	e3 ec       	ldi	r30, 0xC3	; 195
    3638:	f9 e0       	ldi	r31, 0x09	; 9
    363a:	31 97       	sbiw	r30, 0x01	; 1
    363c:	f1 f7       	brne	.-4      	; 0x363a <main+0x1bc>
    363e:	00 c0       	rjmp	.+0      	; 0x3640 <main+0x1c2>
    3640:	00 00       	nop
				
				_delay_ms(1);
				
				if (ADCH <= (BATTERY_THRESHOLD_EMPTY+2) ) // +2 hysteresis
    3642:	80 91 79 00 	lds	r24, 0x0079
    3646:	8e 3a       	cpi	r24, 0xAE	; 174
    3648:	08 f4       	brcc	.+2      	; 0x364c <main+0x1ce>
    364a:	5f cf       	rjmp	.-322    	; 0x350a <main+0x8c>
					current_state = STATE_SLEEP;
					break;
				}
	
				// Set system clock prescaler 
				CLKPR = 0x80;
    364c:	50 92 61 00 	sts	0x0061, r5
				CLKPR = 0x00;	// prescaler = 1
    3650:	10 92 61 00 	sts	0x0061, r1
				
				current_state = STATE_MEASUREMENT_PREPARE;
    3654:	40 92 16 01 	sts	0x0116, r4
			break;
    3658:	4b cf       	rjmp	.-362    	; 0x34f0 <main+0x72>
			/*---------------- MEASUREMENT ----------------*/
			case STATE_MEASUREMENT:
			
				if (timer_flag)
				{
					timer_flag = 0;
    365a:	10 92 10 01 	sts	0x0110, r1
			
					// increase timeout_timer
					timeout_timer++;
    365e:	80 91 0b 01 	lds	r24, 0x010B
    3662:	90 91 0c 01 	lds	r25, 0x010C
    3666:	a0 91 0d 01 	lds	r26, 0x010D
    366a:	b0 91 0e 01 	lds	r27, 0x010E
    366e:	01 96       	adiw	r24, 0x01	; 1
    3670:	a1 1d       	adc	r26, r1
    3672:	b1 1d       	adc	r27, r1
    3674:	80 93 0b 01 	sts	0x010B, r24
    3678:	90 93 0c 01 	sts	0x010C, r25
    367c:	a0 93 0d 01 	sts	0x010D, r26
    3680:	b0 93 0e 01 	sts	0x010E, r27
			
					#if defined(USE_DS620)
					// increase temperature timer
					temperature_timer++;
    3684:	80 91 14 01 	lds	r24, 0x0114
    3688:	90 91 15 01 	lds	r25, 0x0115
    368c:	01 96       	adiw	r24, 0x01	; 1
    368e:	90 93 15 01 	sts	0x0115, r25
    3692:	80 93 14 01 	sts	0x0114, r24
					#endif
			
					LED_ON;											// turn LED ON 
    3696:	5c 98       	cbi	0x0b, 4	; 11
					SX8723c_send_request(device_all);				// Send request to all bridges
    3698:	8f e0       	ldi	r24, 0x0F	; 15
    369a:	0e 94 eb 18 	call	0x31d6	; 0x31d6 <SX8723c_send_request>
					SX8723c_get_value(device_all, p_SG_value);		// Read data from all bridges 
    369e:	8f e0       	ldi	r24, 0x0F	; 15
    36a0:	b5 01       	movw	r22, r10
    36a2:	0e 94 5a 17 	call	0x2eb4	; 0x2eb4 <SX8723c_get_value>
					LED_OFF;										// turn LED of
    36a6:	5c 9a       	sbi	0x0b, 4	; 11
					
					
					// store data in payload 
					ptr_payload_spike->strain_gauge[timeslot_number][SG_1] = SG_value[SG_1] - ptr_eeprom_sram_data->SG_software_offset[SG_1];
    36a8:	e0 91 02 01 	lds	r30, 0x0102
    36ac:	f0 91 03 01 	lds	r31, 0x0103
    36b0:	c0 90 0f 01 	lds	r12, 0x010F
    36b4:	4c 2d       	mov	r20, r12
    36b6:	50 e0       	ldi	r21, 0x00	; 0
    36b8:	80 91 04 01 	lds	r24, 0x0104
    36bc:	90 91 05 01 	lds	r25, 0x0105
    36c0:	dc 01       	movw	r26, r24
    36c2:	df 96       	adiw	r26, 0x3f	; 63
    36c4:	29 81       	ldd	r18, Y+1	; 0x01
    36c6:	3a 81       	ldd	r19, Y+2	; 0x02
    36c8:	6d 91       	ld	r22, X+
    36ca:	7c 91       	ld	r23, X
    36cc:	26 1b       	sub	r18, r22
    36ce:	37 0b       	sbc	r19, r23
    36d0:	44 0f       	add	r20, r20
    36d2:	55 1f       	adc	r21, r21
    36d4:	44 0f       	add	r20, r20
    36d6:	55 1f       	adc	r21, r21
    36d8:	44 0f       	add	r20, r20
    36da:	55 1f       	adc	r21, r21
    36dc:	e4 0f       	add	r30, r20
    36de:	f5 1f       	adc	r31, r21
    36e0:	31 83       	std	Z+1, r19	; 0x01
    36e2:	20 83       	st	Z, r18
					ptr_payload_spike->strain_gauge[timeslot_number][SG_2] = SG_value[SG_2] - ptr_eeprom_sram_data->SG_software_offset[SG_2];
    36e4:	dc 01       	movw	r26, r24
    36e6:	af 5b       	subi	r26, 0xBF	; 191
    36e8:	bf 4f       	sbci	r27, 0xFF	; 255
    36ea:	2b 81       	ldd	r18, Y+3	; 0x03
    36ec:	3c 81       	ldd	r19, Y+4	; 0x04
    36ee:	4d 91       	ld	r20, X+
    36f0:	5c 91       	ld	r21, X
    36f2:	24 1b       	sub	r18, r20
    36f4:	35 0b       	sbc	r19, r21
    36f6:	33 83       	std	Z+3, r19	; 0x03
    36f8:	22 83       	std	Z+2, r18	; 0x02
					ptr_payload_spike->strain_gauge[timeslot_number][SG_3] = SG_value[SG_3] - ptr_eeprom_sram_data->SG_software_offset[SG_3];
    36fa:	dc 01       	movw	r26, r24
    36fc:	ad 5b       	subi	r26, 0xBD	; 189
    36fe:	bf 4f       	sbci	r27, 0xFF	; 255
    3700:	2d 81       	ldd	r18, Y+5	; 0x05
    3702:	3e 81       	ldd	r19, Y+6	; 0x06
    3704:	4d 91       	ld	r20, X+
    3706:	5c 91       	ld	r21, X
    3708:	24 1b       	sub	r18, r20
    370a:	35 0b       	sbc	r19, r21
    370c:	35 83       	std	Z+5, r19	; 0x05
    370e:	24 83       	std	Z+4, r18	; 0x04
					ptr_payload_spike->strain_gauge[timeslot_number][SG_4] = SG_value[SG_4] - ptr_eeprom_sram_data->SG_software_offset[SG_4];
    3710:	8b 5b       	subi	r24, 0xBB	; 187
    3712:	9f 4f       	sbci	r25, 0xFF	; 255
    3714:	2f 81       	ldd	r18, Y+7	; 0x07
    3716:	38 85       	ldd	r19, Y+8	; 0x08
    3718:	dc 01       	movw	r26, r24
    371a:	8d 91       	ld	r24, X+
    371c:	9c 91       	ld	r25, X
    371e:	11 97       	sbiw	r26, 0x01	; 1
    3720:	28 1b       	sub	r18, r24
    3722:	39 0b       	sbc	r19, r25
    3724:	37 83       	std	Z+7, r19	; 0x07
    3726:	26 83       	std	Z+6, r18	; 0x06
					ptr_payload_spike->strain_gauge[timeslot_number][SG_3] = 33;
					ptr_payload_spike->strain_gauge[timeslot_number][SG_4] = 44;
					*/
					
					// Time slot++
					timeslot_number++;
    3728:	8c 2d       	mov	r24, r12
    372a:	8f 5f       	subi	r24, 0xFF	; 255
    372c:	80 93 0f 01 	sts	0x010F, r24
					
					#if defined(USE_DS620)
					// get temperature value if 200ms over and time slot number is 3
					if( (temperature_timer >= (eeprom_sram_data.samplerate / 5)) & (timeslot_number == 3))
    3730:	83 30       	cpi	r24, 0x03	; 3
    3732:	a1 f0       	breq	.+40     	; 0x375c <main+0x2de>
						temperature_timer = 0;
					}
					#endif

					// send data with radio if necessary 
					if (timeslot_number >= SAMPLES_PER_PACKET)
    3734:	87 30       	cpi	r24, 0x07	; 7
    3736:	08 f4       	brcc	.+2      	; 0x373a <main+0x2bc>
    3738:	0e cf       	rjmp	.-484    	; 0x3556 <main+0xd8>
					{
						timeslot_number = 0;
    373a:	10 92 0f 01 	sts	0x010F, r1
						current_state = STATE_SEND;
    373e:	80 92 16 01 	sts	0x0116, r8
						break;
    3742:	d6 ce       	rjmp	.-596    	; 0x34f0 <main+0x72>
					}				
			
				}
				
				// Acceleration about threshold: reset timeout_timer 
				if ((use_acceleration_sensor_flag == 1) && (!(ACSR & 0x20)))
    3744:	00 b6       	in	r0, 0x30	; 48
    3746:	05 fc       	sbrc	r0, 5
    3748:	0b cf       	rjmp	.-490    	; 0x3560 <main+0xe2>
				{
					timeout_timer = 0;
    374a:	10 92 0b 01 	sts	0x010B, r1
    374e:	10 92 0c 01 	sts	0x010C, r1
    3752:	10 92 0d 01 	sts	0x010D, r1
    3756:	10 92 0e 01 	sts	0x010E, r1
    375a:	02 cf       	rjmp	.-508    	; 0x3560 <main+0xe2>
					// Time slot++
					timeslot_number++;
					
					#if defined(USE_DS620)
					// get temperature value if 200ms over and time slot number is 3
					if( (temperature_timer >= (eeprom_sram_data.samplerate / 5)) & (timeslot_number == 3))
    375c:	80 91 54 01 	lds	r24, 0x0154
    3760:	90 91 55 01 	lds	r25, 0x0155
    3764:	b3 01       	movw	r22, r6
    3766:	0e 94 18 1d 	call	0x3a30	; 0x3a30 <__udivmodhi4>
    376a:	80 91 14 01 	lds	r24, 0x0114
    376e:	90 91 15 01 	lds	r25, 0x0115
    3772:	86 17       	cp	r24, r22
    3774:	97 07       	cpc	r25, r23
    3776:	08 f4       	brcc	.+2      	; 0x377a <main+0x2fc>
    3778:	ee ce       	rjmp	.-548    	; 0x3556 <main+0xd8>
					{
						temperature = ds620_get_temperature();
    377a:	0e 94 16 04 	call	0x82c	; 0x82c <ds620_get_temperature>
    377e:	90 93 12 01 	sts	0x0112, r25
    3782:	80 93 11 01 	sts	0x0111, r24
						temperature_timer = 0;
    3786:	10 92 15 01 	sts	0x0115, r1
    378a:	10 92 14 01 	sts	0x0114, r1
    378e:	80 91 0f 01 	lds	r24, 0x010F
    3792:	d0 cf       	rjmp	.-96     	; 0x3734 <main+0x2b6>

00003794 <__vector_13>:
//-----------------------------------------------------------------------------------------------//
// Interrupts
//-----------------------------------------------------------------------------------------------//

ISR( TIMER1_COMPA_vect )
{	
    3794:	1f 92       	push	r1
    3796:	0f 92       	push	r0
    3798:	0f b6       	in	r0, 0x3f	; 63
    379a:	0f 92       	push	r0
    379c:	11 24       	eor	r1, r1
    379e:	8f 93       	push	r24
	timer_flag = 1;	// set timer flag 
    37a0:	81 e0       	ldi	r24, 0x01	; 1
    37a2:	80 93 10 01 	sts	0x0110, r24
}
    37a6:	8f 91       	pop	r24
    37a8:	0f 90       	pop	r0
    37aa:	0f be       	out	0x3f, r0	; 63
    37ac:	0f 90       	pop	r0
    37ae:	1f 90       	pop	r1
    37b0:	18 95       	reti

000037b2 <__vector_23>:

ISR( ANALOG_COMP_vect )
{	
    37b2:	1f 92       	push	r1
    37b4:	0f 92       	push	r0
    37b6:	0f b6       	in	r0, 0x3f	; 63
    37b8:	0f 92       	push	r0
    37ba:	11 24       	eor	r1, r1
    37bc:	8f 93       	push	r24
	ACSR = 0x12; // analog-comparator on, interrupt off, clear interrupt
    37be:	82 e1       	ldi	r24, 0x12	; 18
    37c0:	80 bf       	out	0x30, r24	; 48
}
    37c2:	8f 91       	pop	r24
    37c4:	0f 90       	pop	r0
    37c6:	0f be       	out	0x3f, r0	; 63
    37c8:	0f 90       	pop	r0
    37ca:	1f 90       	pop	r1
    37cc:	18 95       	reti

000037ce <__divsf3>:
    37ce:	0c d0       	rcall	.+24     	; 0x37e8 <__divsf3x>
    37d0:	e6 c0       	rjmp	.+460    	; 0x399e <__fp_round>
    37d2:	de d0       	rcall	.+444    	; 0x3990 <__fp_pscB>
    37d4:	40 f0       	brcs	.+16     	; 0x37e6 <__divsf3+0x18>
    37d6:	d5 d0       	rcall	.+426    	; 0x3982 <__fp_pscA>
    37d8:	30 f0       	brcs	.+12     	; 0x37e6 <__divsf3+0x18>
    37da:	21 f4       	brne	.+8      	; 0x37e4 <__divsf3+0x16>
    37dc:	5f 3f       	cpi	r21, 0xFF	; 255
    37de:	19 f0       	breq	.+6      	; 0x37e6 <__divsf3+0x18>
    37e0:	c7 c0       	rjmp	.+398    	; 0x3970 <__fp_inf>
    37e2:	51 11       	cpse	r21, r1
    37e4:	10 c1       	rjmp	.+544    	; 0x3a06 <__fp_szero>
    37e6:	ca c0       	rjmp	.+404    	; 0x397c <__fp_nan>

000037e8 <__divsf3x>:
    37e8:	eb d0       	rcall	.+470    	; 0x39c0 <__fp_split3>
    37ea:	98 f3       	brcs	.-26     	; 0x37d2 <__divsf3+0x4>

000037ec <__divsf3_pse>:
    37ec:	99 23       	and	r25, r25
    37ee:	c9 f3       	breq	.-14     	; 0x37e2 <__divsf3+0x14>
    37f0:	55 23       	and	r21, r21
    37f2:	b1 f3       	breq	.-20     	; 0x37e0 <__divsf3+0x12>
    37f4:	95 1b       	sub	r25, r21
    37f6:	55 0b       	sbc	r21, r21
    37f8:	bb 27       	eor	r27, r27
    37fa:	aa 27       	eor	r26, r26
    37fc:	62 17       	cp	r22, r18
    37fe:	73 07       	cpc	r23, r19
    3800:	84 07       	cpc	r24, r20
    3802:	38 f0       	brcs	.+14     	; 0x3812 <__divsf3_pse+0x26>
    3804:	9f 5f       	subi	r25, 0xFF	; 255
    3806:	5f 4f       	sbci	r21, 0xFF	; 255
    3808:	22 0f       	add	r18, r18
    380a:	33 1f       	adc	r19, r19
    380c:	44 1f       	adc	r20, r20
    380e:	aa 1f       	adc	r26, r26
    3810:	a9 f3       	breq	.-22     	; 0x37fc <__divsf3_pse+0x10>
    3812:	33 d0       	rcall	.+102    	; 0x387a <__divsf3_pse+0x8e>
    3814:	0e 2e       	mov	r0, r30
    3816:	3a f0       	brmi	.+14     	; 0x3826 <__divsf3_pse+0x3a>
    3818:	e0 e8       	ldi	r30, 0x80	; 128
    381a:	30 d0       	rcall	.+96     	; 0x387c <__divsf3_pse+0x90>
    381c:	91 50       	subi	r25, 0x01	; 1
    381e:	50 40       	sbci	r21, 0x00	; 0
    3820:	e6 95       	lsr	r30
    3822:	00 1c       	adc	r0, r0
    3824:	ca f7       	brpl	.-14     	; 0x3818 <__divsf3_pse+0x2c>
    3826:	29 d0       	rcall	.+82     	; 0x387a <__divsf3_pse+0x8e>
    3828:	fe 2f       	mov	r31, r30
    382a:	27 d0       	rcall	.+78     	; 0x387a <__divsf3_pse+0x8e>
    382c:	66 0f       	add	r22, r22
    382e:	77 1f       	adc	r23, r23
    3830:	88 1f       	adc	r24, r24
    3832:	bb 1f       	adc	r27, r27
    3834:	26 17       	cp	r18, r22
    3836:	37 07       	cpc	r19, r23
    3838:	48 07       	cpc	r20, r24
    383a:	ab 07       	cpc	r26, r27
    383c:	b0 e8       	ldi	r27, 0x80	; 128
    383e:	09 f0       	breq	.+2      	; 0x3842 <__divsf3_pse+0x56>
    3840:	bb 0b       	sbc	r27, r27
    3842:	80 2d       	mov	r24, r0
    3844:	bf 01       	movw	r22, r30
    3846:	ff 27       	eor	r31, r31
    3848:	93 58       	subi	r25, 0x83	; 131
    384a:	5f 4f       	sbci	r21, 0xFF	; 255
    384c:	2a f0       	brmi	.+10     	; 0x3858 <__divsf3_pse+0x6c>
    384e:	9e 3f       	cpi	r25, 0xFE	; 254
    3850:	51 05       	cpc	r21, r1
    3852:	68 f0       	brcs	.+26     	; 0x386e <__divsf3_pse+0x82>
    3854:	8d c0       	rjmp	.+282    	; 0x3970 <__fp_inf>
    3856:	d7 c0       	rjmp	.+430    	; 0x3a06 <__fp_szero>
    3858:	5f 3f       	cpi	r21, 0xFF	; 255
    385a:	ec f3       	brlt	.-6      	; 0x3856 <__divsf3_pse+0x6a>
    385c:	98 3e       	cpi	r25, 0xE8	; 232
    385e:	dc f3       	brlt	.-10     	; 0x3856 <__divsf3_pse+0x6a>
    3860:	86 95       	lsr	r24
    3862:	77 95       	ror	r23
    3864:	67 95       	ror	r22
    3866:	b7 95       	ror	r27
    3868:	f7 95       	ror	r31
    386a:	9f 5f       	subi	r25, 0xFF	; 255
    386c:	c9 f7       	brne	.-14     	; 0x3860 <__divsf3_pse+0x74>
    386e:	88 0f       	add	r24, r24
    3870:	91 1d       	adc	r25, r1
    3872:	96 95       	lsr	r25
    3874:	87 95       	ror	r24
    3876:	97 f9       	bld	r25, 7
    3878:	08 95       	ret
    387a:	e1 e0       	ldi	r30, 0x01	; 1
    387c:	66 0f       	add	r22, r22
    387e:	77 1f       	adc	r23, r23
    3880:	88 1f       	adc	r24, r24
    3882:	bb 1f       	adc	r27, r27
    3884:	62 17       	cp	r22, r18
    3886:	73 07       	cpc	r23, r19
    3888:	84 07       	cpc	r24, r20
    388a:	ba 07       	cpc	r27, r26
    388c:	20 f0       	brcs	.+8      	; 0x3896 <__divsf3_pse+0xaa>
    388e:	62 1b       	sub	r22, r18
    3890:	73 0b       	sbc	r23, r19
    3892:	84 0b       	sbc	r24, r20
    3894:	ba 0b       	sbc	r27, r26
    3896:	ee 1f       	adc	r30, r30
    3898:	88 f7       	brcc	.-30     	; 0x387c <__divsf3_pse+0x90>
    389a:	e0 95       	com	r30
    389c:	08 95       	ret

0000389e <__fixunssfsi>:
    389e:	98 d0       	rcall	.+304    	; 0x39d0 <__fp_splitA>
    38a0:	88 f0       	brcs	.+34     	; 0x38c4 <__fixunssfsi+0x26>
    38a2:	9f 57       	subi	r25, 0x7F	; 127
    38a4:	90 f0       	brcs	.+36     	; 0x38ca <__fixunssfsi+0x2c>
    38a6:	b9 2f       	mov	r27, r25
    38a8:	99 27       	eor	r25, r25
    38aa:	b7 51       	subi	r27, 0x17	; 23
    38ac:	a0 f0       	brcs	.+40     	; 0x38d6 <__fixunssfsi+0x38>
    38ae:	d1 f0       	breq	.+52     	; 0x38e4 <__fixunssfsi+0x46>
    38b0:	66 0f       	add	r22, r22
    38b2:	77 1f       	adc	r23, r23
    38b4:	88 1f       	adc	r24, r24
    38b6:	99 1f       	adc	r25, r25
    38b8:	1a f0       	brmi	.+6      	; 0x38c0 <__fixunssfsi+0x22>
    38ba:	ba 95       	dec	r27
    38bc:	c9 f7       	brne	.-14     	; 0x38b0 <__fixunssfsi+0x12>
    38be:	12 c0       	rjmp	.+36     	; 0x38e4 <__fixunssfsi+0x46>
    38c0:	b1 30       	cpi	r27, 0x01	; 1
    38c2:	81 f0       	breq	.+32     	; 0x38e4 <__fixunssfsi+0x46>
    38c4:	9f d0       	rcall	.+318    	; 0x3a04 <__fp_zero>
    38c6:	b1 e0       	ldi	r27, 0x01	; 1
    38c8:	08 95       	ret
    38ca:	9c c0       	rjmp	.+312    	; 0x3a04 <__fp_zero>
    38cc:	67 2f       	mov	r22, r23
    38ce:	78 2f       	mov	r23, r24
    38d0:	88 27       	eor	r24, r24
    38d2:	b8 5f       	subi	r27, 0xF8	; 248
    38d4:	39 f0       	breq	.+14     	; 0x38e4 <__fixunssfsi+0x46>
    38d6:	b9 3f       	cpi	r27, 0xF9	; 249
    38d8:	cc f3       	brlt	.-14     	; 0x38cc <__fixunssfsi+0x2e>
    38da:	86 95       	lsr	r24
    38dc:	77 95       	ror	r23
    38de:	67 95       	ror	r22
    38e0:	b3 95       	inc	r27
    38e2:	d9 f7       	brne	.-10     	; 0x38da <__fixunssfsi+0x3c>
    38e4:	3e f4       	brtc	.+14     	; 0x38f4 <__fixunssfsi+0x56>
    38e6:	90 95       	com	r25
    38e8:	80 95       	com	r24
    38ea:	70 95       	com	r23
    38ec:	61 95       	neg	r22
    38ee:	7f 4f       	sbci	r23, 0xFF	; 255
    38f0:	8f 4f       	sbci	r24, 0xFF	; 255
    38f2:	9f 4f       	sbci	r25, 0xFF	; 255
    38f4:	08 95       	ret

000038f6 <__floatunsisf>:
    38f6:	e8 94       	clt
    38f8:	09 c0       	rjmp	.+18     	; 0x390c <__floatsisf+0x12>

000038fa <__floatsisf>:
    38fa:	97 fb       	bst	r25, 7
    38fc:	3e f4       	brtc	.+14     	; 0x390c <__floatsisf+0x12>
    38fe:	90 95       	com	r25
    3900:	80 95       	com	r24
    3902:	70 95       	com	r23
    3904:	61 95       	neg	r22
    3906:	7f 4f       	sbci	r23, 0xFF	; 255
    3908:	8f 4f       	sbci	r24, 0xFF	; 255
    390a:	9f 4f       	sbci	r25, 0xFF	; 255
    390c:	99 23       	and	r25, r25
    390e:	a9 f0       	breq	.+42     	; 0x393a <__floatsisf+0x40>
    3910:	f9 2f       	mov	r31, r25
    3912:	96 e9       	ldi	r25, 0x96	; 150
    3914:	bb 27       	eor	r27, r27
    3916:	93 95       	inc	r25
    3918:	f6 95       	lsr	r31
    391a:	87 95       	ror	r24
    391c:	77 95       	ror	r23
    391e:	67 95       	ror	r22
    3920:	b7 95       	ror	r27
    3922:	f1 11       	cpse	r31, r1
    3924:	f8 cf       	rjmp	.-16     	; 0x3916 <__floatsisf+0x1c>
    3926:	fa f4       	brpl	.+62     	; 0x3966 <__floatsisf+0x6c>
    3928:	bb 0f       	add	r27, r27
    392a:	11 f4       	brne	.+4      	; 0x3930 <__floatsisf+0x36>
    392c:	60 ff       	sbrs	r22, 0
    392e:	1b c0       	rjmp	.+54     	; 0x3966 <__floatsisf+0x6c>
    3930:	6f 5f       	subi	r22, 0xFF	; 255
    3932:	7f 4f       	sbci	r23, 0xFF	; 255
    3934:	8f 4f       	sbci	r24, 0xFF	; 255
    3936:	9f 4f       	sbci	r25, 0xFF	; 255
    3938:	16 c0       	rjmp	.+44     	; 0x3966 <__floatsisf+0x6c>
    393a:	88 23       	and	r24, r24
    393c:	11 f0       	breq	.+4      	; 0x3942 <__floatsisf+0x48>
    393e:	96 e9       	ldi	r25, 0x96	; 150
    3940:	11 c0       	rjmp	.+34     	; 0x3964 <__floatsisf+0x6a>
    3942:	77 23       	and	r23, r23
    3944:	21 f0       	breq	.+8      	; 0x394e <__floatsisf+0x54>
    3946:	9e e8       	ldi	r25, 0x8E	; 142
    3948:	87 2f       	mov	r24, r23
    394a:	76 2f       	mov	r23, r22
    394c:	05 c0       	rjmp	.+10     	; 0x3958 <__floatsisf+0x5e>
    394e:	66 23       	and	r22, r22
    3950:	71 f0       	breq	.+28     	; 0x396e <__floatsisf+0x74>
    3952:	96 e8       	ldi	r25, 0x86	; 134
    3954:	86 2f       	mov	r24, r22
    3956:	70 e0       	ldi	r23, 0x00	; 0
    3958:	60 e0       	ldi	r22, 0x00	; 0
    395a:	2a f0       	brmi	.+10     	; 0x3966 <__floatsisf+0x6c>
    395c:	9a 95       	dec	r25
    395e:	66 0f       	add	r22, r22
    3960:	77 1f       	adc	r23, r23
    3962:	88 1f       	adc	r24, r24
    3964:	da f7       	brpl	.-10     	; 0x395c <__floatsisf+0x62>
    3966:	88 0f       	add	r24, r24
    3968:	96 95       	lsr	r25
    396a:	87 95       	ror	r24
    396c:	97 f9       	bld	r25, 7
    396e:	08 95       	ret

00003970 <__fp_inf>:
    3970:	97 f9       	bld	r25, 7
    3972:	9f 67       	ori	r25, 0x7F	; 127
    3974:	80 e8       	ldi	r24, 0x80	; 128
    3976:	70 e0       	ldi	r23, 0x00	; 0
    3978:	60 e0       	ldi	r22, 0x00	; 0
    397a:	08 95       	ret

0000397c <__fp_nan>:
    397c:	9f ef       	ldi	r25, 0xFF	; 255
    397e:	80 ec       	ldi	r24, 0xC0	; 192
    3980:	08 95       	ret

00003982 <__fp_pscA>:
    3982:	00 24       	eor	r0, r0
    3984:	0a 94       	dec	r0
    3986:	16 16       	cp	r1, r22
    3988:	17 06       	cpc	r1, r23
    398a:	18 06       	cpc	r1, r24
    398c:	09 06       	cpc	r0, r25
    398e:	08 95       	ret

00003990 <__fp_pscB>:
    3990:	00 24       	eor	r0, r0
    3992:	0a 94       	dec	r0
    3994:	12 16       	cp	r1, r18
    3996:	13 06       	cpc	r1, r19
    3998:	14 06       	cpc	r1, r20
    399a:	05 06       	cpc	r0, r21
    399c:	08 95       	ret

0000399e <__fp_round>:
    399e:	09 2e       	mov	r0, r25
    39a0:	03 94       	inc	r0
    39a2:	00 0c       	add	r0, r0
    39a4:	11 f4       	brne	.+4      	; 0x39aa <__fp_round+0xc>
    39a6:	88 23       	and	r24, r24
    39a8:	52 f0       	brmi	.+20     	; 0x39be <__fp_round+0x20>
    39aa:	bb 0f       	add	r27, r27
    39ac:	40 f4       	brcc	.+16     	; 0x39be <__fp_round+0x20>
    39ae:	bf 2b       	or	r27, r31
    39b0:	11 f4       	brne	.+4      	; 0x39b6 <__fp_round+0x18>
    39b2:	60 ff       	sbrs	r22, 0
    39b4:	04 c0       	rjmp	.+8      	; 0x39be <__fp_round+0x20>
    39b6:	6f 5f       	subi	r22, 0xFF	; 255
    39b8:	7f 4f       	sbci	r23, 0xFF	; 255
    39ba:	8f 4f       	sbci	r24, 0xFF	; 255
    39bc:	9f 4f       	sbci	r25, 0xFF	; 255
    39be:	08 95       	ret

000039c0 <__fp_split3>:
    39c0:	57 fd       	sbrc	r21, 7
    39c2:	90 58       	subi	r25, 0x80	; 128
    39c4:	44 0f       	add	r20, r20
    39c6:	55 1f       	adc	r21, r21
    39c8:	59 f0       	breq	.+22     	; 0x39e0 <__fp_splitA+0x10>
    39ca:	5f 3f       	cpi	r21, 0xFF	; 255
    39cc:	71 f0       	breq	.+28     	; 0x39ea <__fp_splitA+0x1a>
    39ce:	47 95       	ror	r20

000039d0 <__fp_splitA>:
    39d0:	88 0f       	add	r24, r24
    39d2:	97 fb       	bst	r25, 7
    39d4:	99 1f       	adc	r25, r25
    39d6:	61 f0       	breq	.+24     	; 0x39f0 <__fp_splitA+0x20>
    39d8:	9f 3f       	cpi	r25, 0xFF	; 255
    39da:	79 f0       	breq	.+30     	; 0x39fa <__fp_splitA+0x2a>
    39dc:	87 95       	ror	r24
    39de:	08 95       	ret
    39e0:	12 16       	cp	r1, r18
    39e2:	13 06       	cpc	r1, r19
    39e4:	14 06       	cpc	r1, r20
    39e6:	55 1f       	adc	r21, r21
    39e8:	f2 cf       	rjmp	.-28     	; 0x39ce <__fp_split3+0xe>
    39ea:	46 95       	lsr	r20
    39ec:	f1 df       	rcall	.-30     	; 0x39d0 <__fp_splitA>
    39ee:	08 c0       	rjmp	.+16     	; 0x3a00 <__fp_splitA+0x30>
    39f0:	16 16       	cp	r1, r22
    39f2:	17 06       	cpc	r1, r23
    39f4:	18 06       	cpc	r1, r24
    39f6:	99 1f       	adc	r25, r25
    39f8:	f1 cf       	rjmp	.-30     	; 0x39dc <__fp_splitA+0xc>
    39fa:	86 95       	lsr	r24
    39fc:	71 05       	cpc	r23, r1
    39fe:	61 05       	cpc	r22, r1
    3a00:	08 94       	sec
    3a02:	08 95       	ret

00003a04 <__fp_zero>:
    3a04:	e8 94       	clt

00003a06 <__fp_szero>:
    3a06:	bb 27       	eor	r27, r27
    3a08:	66 27       	eor	r22, r22
    3a0a:	77 27       	eor	r23, r23
    3a0c:	cb 01       	movw	r24, r22
    3a0e:	97 f9       	bld	r25, 7
    3a10:	08 95       	ret

00003a12 <__umulhisi3>:
    3a12:	53 9f       	mul	r21, r19
    3a14:	c0 01       	movw	r24, r0
    3a16:	42 9f       	mul	r20, r18
    3a18:	b0 01       	movw	r22, r0
    3a1a:	52 9f       	mul	r21, r18
    3a1c:	70 0d       	add	r23, r0
    3a1e:	81 1d       	adc	r24, r1
    3a20:	11 24       	eor	r1, r1
    3a22:	91 1d       	adc	r25, r1
    3a24:	34 9f       	mul	r19, r20
    3a26:	70 0d       	add	r23, r0
    3a28:	81 1d       	adc	r24, r1
    3a2a:	11 24       	eor	r1, r1
    3a2c:	91 1d       	adc	r25, r1
    3a2e:	08 95       	ret

00003a30 <__udivmodhi4>:
    3a30:	aa 1b       	sub	r26, r26
    3a32:	bb 1b       	sub	r27, r27
    3a34:	51 e1       	ldi	r21, 0x11	; 17
    3a36:	07 c0       	rjmp	.+14     	; 0x3a46 <__udivmodhi4_ep>

00003a38 <__udivmodhi4_loop>:
    3a38:	aa 1f       	adc	r26, r26
    3a3a:	bb 1f       	adc	r27, r27
    3a3c:	a6 17       	cp	r26, r22
    3a3e:	b7 07       	cpc	r27, r23
    3a40:	10 f0       	brcs	.+4      	; 0x3a46 <__udivmodhi4_ep>
    3a42:	a6 1b       	sub	r26, r22
    3a44:	b7 0b       	sbc	r27, r23

00003a46 <__udivmodhi4_ep>:
    3a46:	88 1f       	adc	r24, r24
    3a48:	99 1f       	adc	r25, r25
    3a4a:	5a 95       	dec	r21
    3a4c:	a9 f7       	brne	.-22     	; 0x3a38 <__udivmodhi4_loop>
    3a4e:	80 95       	com	r24
    3a50:	90 95       	com	r25
    3a52:	bc 01       	movw	r22, r24
    3a54:	cd 01       	movw	r24, r26
    3a56:	08 95       	ret

00003a58 <__divmodsi4>:
    3a58:	97 fb       	bst	r25, 7
    3a5a:	09 2e       	mov	r0, r25
    3a5c:	05 26       	eor	r0, r21
    3a5e:	0e d0       	rcall	.+28     	; 0x3a7c <__divmodsi4_neg1>
    3a60:	57 fd       	sbrc	r21, 7
    3a62:	04 d0       	rcall	.+8      	; 0x3a6c <__divmodsi4_neg2>
    3a64:	14 d0       	rcall	.+40     	; 0x3a8e <__udivmodsi4>
    3a66:	0a d0       	rcall	.+20     	; 0x3a7c <__divmodsi4_neg1>
    3a68:	00 1c       	adc	r0, r0
    3a6a:	38 f4       	brcc	.+14     	; 0x3a7a <__divmodsi4_exit>

00003a6c <__divmodsi4_neg2>:
    3a6c:	50 95       	com	r21
    3a6e:	40 95       	com	r20
    3a70:	30 95       	com	r19
    3a72:	21 95       	neg	r18
    3a74:	3f 4f       	sbci	r19, 0xFF	; 255
    3a76:	4f 4f       	sbci	r20, 0xFF	; 255
    3a78:	5f 4f       	sbci	r21, 0xFF	; 255

00003a7a <__divmodsi4_exit>:
    3a7a:	08 95       	ret

00003a7c <__divmodsi4_neg1>:
    3a7c:	f6 f7       	brtc	.-4      	; 0x3a7a <__divmodsi4_exit>
    3a7e:	90 95       	com	r25
    3a80:	80 95       	com	r24
    3a82:	70 95       	com	r23
    3a84:	61 95       	neg	r22
    3a86:	7f 4f       	sbci	r23, 0xFF	; 255
    3a88:	8f 4f       	sbci	r24, 0xFF	; 255
    3a8a:	9f 4f       	sbci	r25, 0xFF	; 255
    3a8c:	08 95       	ret

00003a8e <__udivmodsi4>:
    3a8e:	a1 e2       	ldi	r26, 0x21	; 33
    3a90:	1a 2e       	mov	r1, r26
    3a92:	aa 1b       	sub	r26, r26
    3a94:	bb 1b       	sub	r27, r27
    3a96:	fd 01       	movw	r30, r26
    3a98:	0d c0       	rjmp	.+26     	; 0x3ab4 <__udivmodsi4_ep>

00003a9a <__udivmodsi4_loop>:
    3a9a:	aa 1f       	adc	r26, r26
    3a9c:	bb 1f       	adc	r27, r27
    3a9e:	ee 1f       	adc	r30, r30
    3aa0:	ff 1f       	adc	r31, r31
    3aa2:	a2 17       	cp	r26, r18
    3aa4:	b3 07       	cpc	r27, r19
    3aa6:	e4 07       	cpc	r30, r20
    3aa8:	f5 07       	cpc	r31, r21
    3aaa:	20 f0       	brcs	.+8      	; 0x3ab4 <__udivmodsi4_ep>
    3aac:	a2 1b       	sub	r26, r18
    3aae:	b3 0b       	sbc	r27, r19
    3ab0:	e4 0b       	sbc	r30, r20
    3ab2:	f5 0b       	sbc	r31, r21

00003ab4 <__udivmodsi4_ep>:
    3ab4:	66 1f       	adc	r22, r22
    3ab6:	77 1f       	adc	r23, r23
    3ab8:	88 1f       	adc	r24, r24
    3aba:	99 1f       	adc	r25, r25
    3abc:	1a 94       	dec	r1
    3abe:	69 f7       	brne	.-38     	; 0x3a9a <__udivmodsi4_loop>
    3ac0:	60 95       	com	r22
    3ac2:	70 95       	com	r23
    3ac4:	80 95       	com	r24
    3ac6:	90 95       	com	r25
    3ac8:	9b 01       	movw	r18, r22
    3aca:	ac 01       	movw	r20, r24
    3acc:	bd 01       	movw	r22, r26
    3ace:	cf 01       	movw	r24, r30
    3ad0:	08 95       	ret

00003ad2 <__eerd_byte_m324p>:
    3ad2:	f9 99       	sbic	0x1f, 1	; 31
    3ad4:	fe cf       	rjmp	.-4      	; 0x3ad2 <__eerd_byte_m324p>
    3ad6:	92 bd       	out	0x22, r25	; 34
    3ad8:	81 bd       	out	0x21, r24	; 33
    3ada:	f8 9a       	sbi	0x1f, 0	; 31
    3adc:	99 27       	eor	r25, r25
    3ade:	80 b5       	in	r24, 0x20	; 32
    3ae0:	08 95       	ret

00003ae2 <__eewr_byte_m324p>:
    3ae2:	26 2f       	mov	r18, r22

00003ae4 <__eewr_r18_m324p>:
    3ae4:	f9 99       	sbic	0x1f, 1	; 31
    3ae6:	fe cf       	rjmp	.-4      	; 0x3ae4 <__eewr_r18_m324p>
    3ae8:	1f ba       	out	0x1f, r1	; 31
    3aea:	92 bd       	out	0x22, r25	; 34
    3aec:	81 bd       	out	0x21, r24	; 33
    3aee:	20 bd       	out	0x20, r18	; 32
    3af0:	0f b6       	in	r0, 0x3f	; 63
    3af2:	f8 94       	cli
    3af4:	fa 9a       	sbi	0x1f, 2	; 31
    3af6:	f9 9a       	sbi	0x1f, 1	; 31
    3af8:	0f be       	out	0x3f, r0	; 63
    3afa:	01 96       	adiw	r24, 0x01	; 1
    3afc:	08 95       	ret

00003afe <_exit>:
    3afe:	f8 94       	cli

00003b00 <__stop_program>:
    3b00:	ff cf       	rjmp	.-2      	; 0x3b00 <__stop_program>

Disassembly of section .boot:

00007000 <boot>:
#include <avr/interrupt.h>
#include <util/delay.h>
#include <avr/iom324p.h>

void boot()	// This function hast to be set onto the BOOT Reset Vector  
{	
    7000:	df 93       	push	r29
    7002:	cf 93       	push	r28
    7004:	cd b7       	in	r28, 0x3d	; 61
    7006:	de b7       	in	r29, 0x3e	; 62
	//asm("jmp 0x0000");
		
	bootloader();	
    7008:	0e 94 d7 3c 	call	0x79ae	; 0x79ae <bootloader>
}
    700c:	cf 91       	pop	r28
    700e:	df 91       	pop	r29
    7010:	08 95       	ret

Disassembly of section .bootloader:

00007100 <bootloader_pal_trx_frame_write.clone.0>:

    /* Stop the SPI transaction by setting SEL high */
    SS_HIGH();
}

void bootloader_pal_trx_frame_write(uint8_t *data, uint8_t length)
    7100:	df 93       	push	r29
    7102:	cf 93       	push	r28
    7104:	00 d0       	rcall	.+0      	; 0x7106 <bootloader_pal_trx_frame_write.clone.0+0x6>
    7106:	00 d0       	rcall	.+0      	; 0x7108 <bootloader_pal_trx_frame_write.clone.0+0x8>
    7108:	cd b7       	in	r28, 0x3d	; 61
    710a:	de b7       	in	r29, 0x3e	; 62
    710c:	8c 83       	std	Y+4, r24	; 0x04
    710e:	80 e8       	ldi	r24, 0x80	; 128
    7110:	91 e0       	ldi	r25, 0x01	; 1
    7112:	9a 83       	std	Y+2, r25	; 0x02
    7114:	89 83       	std	Y+1, r24	; 0x01
{
#ifndef NON_BLOCKING_SPI
    cli();
    7116:	f8 94       	cli
    /* Assumption: The TAL has already disabled the trx interrupt. */

    /* Start SPI transaction by pulling SEL low */
    SS_LOW();
    7118:	88 e2       	ldi	r24, 0x28	; 40
    711a:	90 e0       	ldi	r25, 0x00	; 0
    711c:	28 e2       	ldi	r18, 0x28	; 40
    711e:	30 e0       	ldi	r19, 0x00	; 0
    7120:	f9 01       	movw	r30, r18
    7122:	20 81       	ld	r18, Z
    7124:	2f 77       	andi	r18, 0x7F	; 127
    7126:	fc 01       	movw	r30, r24
    7128:	20 83       	st	Z, r18

    /* Start SPI transfer by sending the command byte */
    SPDR0 = TRX_CMD_FW;
    712a:	8e e4       	ldi	r24, 0x4E	; 78
    712c:	90 e0       	ldi	r25, 0x00	; 0
    712e:	20 e6       	ldi	r18, 0x60	; 96
    7130:	fc 01       	movw	r30, r24
    7132:	20 83       	st	Z, r18

    SPI_WAIT();
    7134:	8d e4       	ldi	r24, 0x4D	; 77
    7136:	90 e0       	ldi	r25, 0x00	; 0
    7138:	fc 01       	movw	r30, r24
    713a:	80 81       	ld	r24, Z
    713c:	88 23       	and	r24, r24
    713e:	d4 f7       	brge	.-12     	; 0x7134 <bootloader_pal_trx_frame_write.clone.0+0x34>

    do
    {
        uint8_t temp = *data;
    7140:	89 81       	ldd	r24, Y+1	; 0x01
    7142:	9a 81       	ldd	r25, Y+2	; 0x02
    7144:	fc 01       	movw	r30, r24
    7146:	80 81       	ld	r24, Z
    7148:	8b 83       	std	Y+3, r24	; 0x03
        data++;
    714a:	89 81       	ldd	r24, Y+1	; 0x01
    714c:	9a 81       	ldd	r25, Y+2	; 0x02
    714e:	01 96       	adiw	r24, 0x01	; 1
    7150:	9a 83       	std	Y+2, r25	; 0x02
    7152:	89 83       	std	Y+1, r24	; 0x01
        length--;
    7154:	8c 81       	ldd	r24, Y+4	; 0x04
    7156:	81 50       	subi	r24, 0x01	; 1
    7158:	8c 83       	std	Y+4, r24	; 0x04
        SPI_WAIT();
    715a:	8d e4       	ldi	r24, 0x4D	; 77
    715c:	90 e0       	ldi	r25, 0x00	; 0
    715e:	fc 01       	movw	r30, r24
    7160:	80 81       	ld	r24, Z
    7162:	88 23       	and	r24, r24
    7164:	d4 f7       	brge	.-12     	; 0x715a <bootloader_pal_trx_frame_write.clone.0+0x5a>
        SPDR0 = temp;
    7166:	8e e4       	ldi	r24, 0x4E	; 78
    7168:	90 e0       	ldi	r25, 0x00	; 0
    716a:	2b 81       	ldd	r18, Y+3	; 0x03
    716c:	fc 01       	movw	r30, r24
    716e:	20 83       	st	Z, r18
    } while (length > 0);
    7170:	8c 81       	ldd	r24, Y+4	; 0x04
    7172:	88 23       	and	r24, r24
    7174:	29 f7       	brne	.-54     	; 0x7140 <bootloader_pal_trx_frame_write.clone.0+0x40>

    SPI_WAIT(); /* Wait until last bytes is transmitted. */
    7176:	8d e4       	ldi	r24, 0x4D	; 77
    7178:	90 e0       	ldi	r25, 0x00	; 0
    717a:	fc 01       	movw	r30, r24
    717c:	80 81       	ld	r24, Z
    717e:	88 23       	and	r24, r24
    7180:	d4 f7       	brge	.-12     	; 0x7176 <bootloader_pal_trx_frame_write.clone.0+0x76>

    /* Stop the SPI transaction by setting SEL high */
    SS_HIGH();
    7182:	88 e2       	ldi	r24, 0x28	; 40
    7184:	90 e0       	ldi	r25, 0x00	; 0
    7186:	28 e2       	ldi	r18, 0x28	; 40
    7188:	30 e0       	ldi	r19, 0x00	; 0
    718a:	f9 01       	movw	r30, r18
    718c:	20 81       	ld	r18, Z
    718e:	20 68       	ori	r18, 0x80	; 128
    7190:	fc 01       	movw	r30, r24
    7192:	20 83       	st	Z, r18
    SS_LOW();

    /* Start SPI transfer by sending the command byte */
    SPDR0 = TRX_CMD_FW;
#endif
}
    7194:	0f 90       	pop	r0
    7196:	0f 90       	pop	r0
    7198:	0f 90       	pop	r0
    719a:	0f 90       	pop	r0
    719c:	cf 91       	pop	r28
    719e:	df 91       	pop	r29
    71a0:	08 95       	ret

000071a2 <bootloader_setup_MCU>:
			
	asm("jmp 0x0000");	// Jump to App Flash section 
}	

void bootloader_setup_MCU(void)
{
    71a2:	df 93       	push	r29
    71a4:	cf 93       	push	r28
    71a6:	cd b7       	in	r28, 0x3d	; 61
    71a8:	de b7       	in	r29, 0x3e	; 62
	// Setup the MCU for the Firmware Update: 
	// Deactivate Interrupt sources (since the bootloader uses only polling)
	// and initialize the SPI communication to the Transceiver 				
					
	EIMSK = (0 << INT2) | (0 << INT1) | (0 << INT0); 					// Disable External Interrupts 
    71aa:	8d e3       	ldi	r24, 0x3D	; 61
    71ac:	90 e0       	ldi	r25, 0x00	; 0
    71ae:	fc 01       	movw	r30, r24
    71b0:	10 82       	st	Z, r1
	PCICR = (0 << PCIE3) | (0 << PCIE2) | (0 << PCIE1) | (0 << PCIE0);	// Disable Pin Change Interrupt 
    71b2:	88 e6       	ldi	r24, 0x68	; 104
    71b4:	90 e0       	ldi	r25, 0x00	; 0
    71b6:	fc 01       	movw	r30, r24
    71b8:	10 82       	st	Z, r1
	
	// Disable all Modules except SPI, which is needed for the C-TRx communication 
	// This also deactivates the various internal Interrupt sources that might jump into the RWW section    
	PRR0 = (1 << PRTWI) | (1 << PRTIM2) | (1 << PRTIM0) | (1 << PRUSART1)| 
    71ba:	84 e6       	ldi	r24, 0x64	; 100
    71bc:	90 e0       	ldi	r25, 0x00	; 0
    71be:	2b ef       	ldi	r18, 0xFB	; 251
    71c0:	fc 01       	movw	r30, r24
    71c2:	20 83       	st	Z, r18
		   (1 << PRTIM1) | (0 << PRSPI) | (1 << PRUSART0) | (1 << PRADC);	   
	
	// Initialize SPI communication just in case that:
	// a) MCU is coming from a Reset State
	// b) FLEX Firmware does not (correctly) initialize it 
	MCUCR &= ~(1 << PUD);		// Enable internal Pull Ups for IO
    71c4:	85 e5       	ldi	r24, 0x55	; 85
    71c6:	90 e0       	ldi	r25, 0x00	; 0
    71c8:	25 e5       	ldi	r18, 0x55	; 85
    71ca:	30 e0       	ldi	r19, 0x00	; 0
    71cc:	f9 01       	movw	r30, r18
    71ce:	20 81       	ld	r18, Z
    71d0:	2f 7e       	andi	r18, 0xEF	; 239
    71d2:	fc 01       	movw	r30, r24
    71d4:	20 83       	st	Z, r18
	
	// Define Data Direction (1 = Output) of SPI Output Pins
	TRX_PORT2_DDR |= (1 << SEL );
    71d6:	87 e2       	ldi	r24, 0x27	; 39
    71d8:	90 e0       	ldi	r25, 0x00	; 0
    71da:	27 e2       	ldi	r18, 0x27	; 39
    71dc:	30 e0       	ldi	r19, 0x00	; 0
    71de:	f9 01       	movw	r30, r18
    71e0:	20 81       	ld	r18, Z
    71e2:	20 68       	ori	r18, 0x80	; 128
    71e4:	fc 01       	movw	r30, r24
    71e6:	20 83       	st	Z, r18
    TRX_PORT1_DDR |= (1 << SCK );
    71e8:	84 e2       	ldi	r24, 0x24	; 36
    71ea:	90 e0       	ldi	r25, 0x00	; 0
    71ec:	24 e2       	ldi	r18, 0x24	; 36
    71ee:	30 e0       	ldi	r19, 0x00	; 0
    71f0:	f9 01       	movw	r30, r18
    71f2:	20 81       	ld	r18, Z
    71f4:	20 68       	ori	r18, 0x80	; 128
    71f6:	fc 01       	movw	r30, r24
    71f8:	20 83       	st	Z, r18
    TRX_PORT2_DDR |= (1 << RST );
    71fa:	87 e2       	ldi	r24, 0x27	; 39
    71fc:	90 e0       	ldi	r25, 0x00	; 0
    71fe:	27 e2       	ldi	r18, 0x27	; 39
    7200:	30 e0       	ldi	r19, 0x00	; 0
    7202:	f9 01       	movw	r30, r18
    7204:	20 81       	ld	r18, Z
    7206:	20 64       	ori	r18, 0x40	; 64
    7208:	fc 01       	movw	r30, r24
    720a:	20 83       	st	Z, r18
    TRX_PORT1_DDR |= (1 << MOSI );
    720c:	84 e2       	ldi	r24, 0x24	; 36
    720e:	90 e0       	ldi	r25, 0x00	; 0
    7210:	24 e2       	ldi	r18, 0x24	; 36
    7212:	30 e0       	ldi	r19, 0x00	; 0
    7214:	f9 01       	movw	r30, r18
    7216:	20 81       	ld	r18, Z
    7218:	20 62       	ori	r18, 0x20	; 32
    721a:	fc 01       	movw	r30, r24
    721c:	20 83       	st	Z, r18
    TRX_PORT1_DDR |= (1 << SLP_TR );
    721e:	84 e2       	ldi	r24, 0x24	; 36
    7220:	90 e0       	ldi	r25, 0x00	; 0
    7222:	24 e2       	ldi	r18, 0x24	; 36
    7224:	30 e0       	ldi	r19, 0x00	; 0
    7226:	f9 01       	movw	r30, r18
    7228:	20 81       	ld	r18, Z
    722a:	21 60       	ori	r18, 0x01	; 1
    722c:	fc 01       	movw	r30, r24
    722e:	20 83       	st	Z, r18
	
	// Define Data Direction (0 = Input) of SPI Input Pins
	TRX_PORT1_DDR &= ~(1 << MISO );
    7230:	84 e2       	ldi	r24, 0x24	; 36
    7232:	90 e0       	ldi	r25, 0x00	; 0
    7234:	24 e2       	ldi	r18, 0x24	; 36
    7236:	30 e0       	ldi	r19, 0x00	; 0
    7238:	f9 01       	movw	r30, r18
    723a:	20 81       	ld	r18, Z
    723c:	2f 7b       	andi	r18, 0xBF	; 191
    723e:	fc 01       	movw	r30, r24
    7240:	20 83       	st	Z, r18
	// NOTE: In the current Hardware Layout the Slave Select (SS) is on PORT PC7 ...   
	//		 ... BUT to be able to define MCU as SPI Master the original SS Pin on PB4
	//		 has to be set HIGH !!! If PB4 = Low the MCU expects a write access from a 
	//		 different SPI Master and sets its Mode to Slave. --> Set PB4 as Output + HIGH 
	   
	DDRB |= (1 << DDRB4);		// DataDirectionReg. = 1 -> output 
    7242:	84 e2       	ldi	r24, 0x24	; 36
    7244:	90 e0       	ldi	r25, 0x00	; 0
    7246:	24 e2       	ldi	r18, 0x24	; 36
    7248:	30 e0       	ldi	r19, 0x00	; 0
    724a:	f9 01       	movw	r30, r18
    724c:	20 81       	ld	r18, Z
    724e:	20 61       	ori	r18, 0x10	; 16
    7250:	fc 01       	movw	r30, r24
    7252:	20 83       	st	Z, r18
	PORTB |= (1 << DDRB4);		// Set PB4 = HIGH
    7254:	85 e2       	ldi	r24, 0x25	; 37
    7256:	90 e0       	ldi	r25, 0x00	; 0
    7258:	25 e2       	ldi	r18, 0x25	; 37
    725a:	30 e0       	ldi	r19, 0x00	; 0
    725c:	f9 01       	movw	r30, r18
    725e:	20 81       	ld	r18, Z
    7260:	20 61       	ori	r18, 0x10	; 16
    7262:	fc 01       	movw	r30, r24
    7264:	20 83       	st	Z, r18
	TRX_INIT();					// Enable SPI Module and set Master	 
    7266:	8c e4       	ldi	r24, 0x4C	; 76
    7268:	90 e0       	ldi	r25, 0x00	; 0
    726a:	20 e5       	ldi	r18, 0x50	; 80
    726c:	fc 01       	movw	r30, r24
    726e:	20 83       	st	Z, r18
    7270:	8d e4       	ldi	r24, 0x4D	; 77
    7272:	90 e0       	ldi	r25, 0x00	; 0
    7274:	21 e0       	ldi	r18, 0x01	; 1
    7276:	fc 01       	movw	r30, r24
    7278:	20 83       	st	Z, r18
    727a:	8c e4       	ldi	r24, 0x4C	; 76
    727c:	90 e0       	ldi	r25, 0x00	; 0
    727e:	2c e4       	ldi	r18, 0x4C	; 76
    7280:	30 e0       	ldi	r19, 0x00	; 0
    7282:	f9 01       	movw	r30, r18
    7284:	20 81       	ld	r18, Z
    7286:	2c 7f       	andi	r18, 0xFC	; 252
    7288:	fc 01       	movw	r30, r24
    728a:	20 83       	st	Z, r18
    728c:	88 e2       	ldi	r24, 0x28	; 40
    728e:	90 e0       	ldi	r25, 0x00	; 0
    7290:	28 e2       	ldi	r18, 0x28	; 40
    7292:	30 e0       	ldi	r19, 0x00	; 0
    7294:	f9 01       	movw	r30, r18
    7296:	20 81       	ld	r18, Z
    7298:	20 68       	ori	r18, 0x80	; 128
    729a:	fc 01       	movw	r30, r24
    729c:	20 83       	st	Z, r18
} 
    729e:	cf 91       	pop	r28
    72a0:	df 91       	pop	r29
    72a2:	08 95       	ret

000072a4 <bootloader_write_flash_page>:
	{		
	}	
}

void bootloader_write_flash_page(uint16_t page, uint8_t *ptr_data)
{
    72a4:	df 93       	push	r29
    72a6:	cf 93       	push	r28
    72a8:	cd b7       	in	r28, 0x3d	; 61
    72aa:	de b7       	in	r29, 0x3e	; 62
    72ac:	28 97       	sbiw	r28, 0x08	; 8
    72ae:	0f b6       	in	r0, 0x3f	; 63
    72b0:	f8 94       	cli
    72b2:	de bf       	out	0x3e, r29	; 62
    72b4:	0f be       	out	0x3f, r0	; 63
    72b6:	cd bf       	out	0x3d, r28	; 61
    72b8:	9e 83       	std	Y+6, r25	; 0x06
    72ba:	8d 83       	std	Y+5, r24	; 0x05
    72bc:	78 87       	std	Y+8, r23	; 0x08
    72be:	6f 83       	std	Y+7, r22	; 0x07
	uint16_t i;
	
	eeprom_busy_wait ();
    72c0:	8f e3       	ldi	r24, 0x3F	; 63
    72c2:	90 e0       	ldi	r25, 0x00	; 0
    72c4:	fc 01       	movw	r30, r24
    72c6:	80 81       	ld	r24, Z
    72c8:	88 2f       	mov	r24, r24
    72ca:	90 e0       	ldi	r25, 0x00	; 0
    72cc:	82 70       	andi	r24, 0x02	; 2
    72ce:	90 70       	andi	r25, 0x00	; 0
    72d0:	00 97       	sbiw	r24, 0x00	; 0
    72d2:	b1 f7       	brne	.-20     	; 0x72c0 <bootloader_write_flash_page+0x1c>
    boot_page_erase (page<<7);	// page<<7, because these MAKROS (boot_page_erase, fill, write)
    72d4:	8d 81       	ldd	r24, Y+5	; 0x05
    72d6:	9e 81       	ldd	r25, Y+6	; 0x06
    72d8:	96 95       	lsr	r25
    72da:	98 2f       	mov	r25, r24
    72dc:	88 27       	eor	r24, r24
    72de:	97 95       	ror	r25
    72e0:	87 95       	ror	r24
    72e2:	23 e0       	ldi	r18, 0x03	; 3
    72e4:	fc 01       	movw	r30, r24
    72e6:	20 93 57 00 	sts	0x0057, r18
    72ea:	e8 95       	spm
								// refer to the complete Z-ptr for the address. But "PCPAGE" is allocated 
								// from Bit 14:7 within the Z-Reg.   
    boot_spm_busy_wait ();      // Wait until the memory is erased.
    72ec:	87 e5       	ldi	r24, 0x57	; 87
    72ee:	90 e0       	ldi	r25, 0x00	; 0
    72f0:	fc 01       	movw	r30, r24
    72f2:	80 81       	ld	r24, Z
    72f4:	88 2f       	mov	r24, r24
    72f6:	90 e0       	ldi	r25, 0x00	; 0
    72f8:	81 70       	andi	r24, 0x01	; 1
    72fa:	90 70       	andi	r25, 0x00	; 0
    72fc:	88 23       	and	r24, r24
    72fe:	b1 f7       	brne	.-20     	; 0x72ec <bootloader_write_flash_page+0x48>

    for (i=0; i<SPM_PAGESIZE; i+=2)
    7300:	1a 82       	std	Y+2, r1	; 0x02
    7302:	19 82       	std	Y+1, r1	; 0x01
    7304:	3a c0       	rjmp	.+116    	; 0x737a <bootloader_write_flash_page+0xd6>
	{					
		// Set up little-endian word.
        uint16_t word = *ptr_data++;
    7306:	8f 81       	ldd	r24, Y+7	; 0x07
    7308:	98 85       	ldd	r25, Y+8	; 0x08
    730a:	fc 01       	movw	r30, r24
    730c:	80 81       	ld	r24, Z
    730e:	88 2f       	mov	r24, r24
    7310:	90 e0       	ldi	r25, 0x00	; 0
    7312:	9c 83       	std	Y+4, r25	; 0x04
    7314:	8b 83       	std	Y+3, r24	; 0x03
    7316:	8f 81       	ldd	r24, Y+7	; 0x07
    7318:	98 85       	ldd	r25, Y+8	; 0x08
    731a:	01 96       	adiw	r24, 0x01	; 1
    731c:	98 87       	std	Y+8, r25	; 0x08
    731e:	8f 83       	std	Y+7, r24	; 0x07
        word += (*ptr_data++) << 8;
    7320:	8f 81       	ldd	r24, Y+7	; 0x07
    7322:	98 85       	ldd	r25, Y+8	; 0x08
    7324:	fc 01       	movw	r30, r24
    7326:	80 81       	ld	r24, Z
    7328:	88 2f       	mov	r24, r24
    732a:	90 e0       	ldi	r25, 0x00	; 0
    732c:	98 2f       	mov	r25, r24
    732e:	88 27       	eor	r24, r24
    7330:	2b 81       	ldd	r18, Y+3	; 0x03
    7332:	3c 81       	ldd	r19, Y+4	; 0x04
    7334:	82 0f       	add	r24, r18
    7336:	93 1f       	adc	r25, r19
    7338:	9c 83       	std	Y+4, r25	; 0x04
    733a:	8b 83       	std	Y+3, r24	; 0x03
    733c:	8f 81       	ldd	r24, Y+7	; 0x07
    733e:	98 85       	ldd	r25, Y+8	; 0x08
    7340:	01 96       	adiw	r24, 0x01	; 1
    7342:	98 87       	std	Y+8, r25	; 0x08
    7344:	8f 83       	std	Y+7, r24	; 0x07
        
        boot_page_fill ((page<<7) + i, word);	// Store Page from SRAM to temp. buffer 
    7346:	8d 81       	ldd	r24, Y+5	; 0x05
    7348:	9e 81       	ldd	r25, Y+6	; 0x06
    734a:	9c 01       	movw	r18, r24
    734c:	36 95       	lsr	r19
    734e:	32 2f       	mov	r19, r18
    7350:	22 27       	eor	r18, r18
    7352:	37 95       	ror	r19
    7354:	27 95       	ror	r18
    7356:	89 81       	ldd	r24, Y+1	; 0x01
    7358:	9a 81       	ldd	r25, Y+2	; 0x02
    735a:	82 0f       	add	r24, r18
    735c:	93 1f       	adc	r25, r19
    735e:	41 e0       	ldi	r20, 0x01	; 1
    7360:	2b 81       	ldd	r18, Y+3	; 0x03
    7362:	3c 81       	ldd	r19, Y+4	; 0x04
    7364:	fc 01       	movw	r30, r24
    7366:	09 01       	movw	r0, r18
    7368:	40 93 57 00 	sts	0x0057, r20
    736c:	e8 95       	spm
    736e:	11 24       	eor	r1, r1
    boot_page_erase (page<<7);	// page<<7, because these MAKROS (boot_page_erase, fill, write)
								// refer to the complete Z-ptr for the address. But "PCPAGE" is allocated 
								// from Bit 14:7 within the Z-Reg.   
    boot_spm_busy_wait ();      // Wait until the memory is erased.

    for (i=0; i<SPM_PAGESIZE; i+=2)
    7370:	89 81       	ldd	r24, Y+1	; 0x01
    7372:	9a 81       	ldd	r25, Y+2	; 0x02
    7374:	02 96       	adiw	r24, 0x02	; 2
    7376:	9a 83       	std	Y+2, r25	; 0x02
    7378:	89 83       	std	Y+1, r24	; 0x01
    737a:	89 81       	ldd	r24, Y+1	; 0x01
    737c:	9a 81       	ldd	r25, Y+2	; 0x02
    737e:	80 38       	cpi	r24, 0x80	; 128
    7380:	91 05       	cpc	r25, r1
    7382:	08 f4       	brcc	.+2      	; 0x7386 <bootloader_write_flash_page+0xe2>
    7384:	c0 cf       	rjmp	.-128    	; 0x7306 <bootloader_write_flash_page+0x62>
        word += (*ptr_data++) << 8;
        
        boot_page_fill ((page<<7) + i, word);	// Store Page from SRAM to temp. buffer 
    }
				
    boot_page_write (page<<7);		// Store buffer in flash page.
    7386:	8d 81       	ldd	r24, Y+5	; 0x05
    7388:	9e 81       	ldd	r25, Y+6	; 0x06
    738a:	96 95       	lsr	r25
    738c:	98 2f       	mov	r25, r24
    738e:	88 27       	eor	r24, r24
    7390:	97 95       	ror	r25
    7392:	87 95       	ror	r24
    7394:	25 e0       	ldi	r18, 0x05	; 5
    7396:	fc 01       	movw	r30, r24
    7398:	20 93 57 00 	sts	0x0057, r18
    739c:	e8 95       	spm
    boot_spm_busy_wait();			// Wait until the memory is written.
    739e:	87 e5       	ldi	r24, 0x57	; 87
    73a0:	90 e0       	ldi	r25, 0x00	; 0
    73a2:	fc 01       	movw	r30, r24
    73a4:	80 81       	ld	r24, Z
    73a6:	88 2f       	mov	r24, r24
    73a8:	90 e0       	ldi	r25, 0x00	; 0
    73aa:	81 70       	andi	r24, 0x01	; 1
    73ac:	90 70       	andi	r25, 0x00	; 0
    73ae:	88 23       	and	r24, r24
    73b0:	b1 f7       	brne	.-20     	; 0x739e <bootloader_write_flash_page+0xfa>
	
	// Reenable RWW-section 
	// -> Reenables access to the App Flash for the Programm Counter
	// This is needed to be able to jump back to the Application Flash section
	// and to read the App Flash section (for verification)     
	boot_rww_enable ();	
    73b2:	81 e1       	ldi	r24, 0x11	; 17
    73b4:	80 93 57 00 	sts	0x0057, r24
    73b8:	e8 95       	spm
}
    73ba:	28 96       	adiw	r28, 0x08	; 8
    73bc:	0f b6       	in	r0, 0x3f	; 63
    73be:	f8 94       	cli
    73c0:	de bf       	out	0x3e, r29	; 62
    73c2:	0f be       	out	0x3f, r0	; 63
    73c4:	cd bf       	out	0x3d, r28	; 61
    73c6:	cf 91       	pop	r28
    73c8:	df 91       	pop	r29
    73ca:	08 95       	ret

000073cc <bootloader_load_flash_page>:

void bootloader_load_flash_page(uint16_t page, uint8_t *ptr_check)
{
    73cc:	df 93       	push	r29
    73ce:	cf 93       	push	r28
    73d0:	cd b7       	in	r28, 0x3d	; 61
    73d2:	de b7       	in	r29, 0x3e	; 62
    73d4:	28 97       	sbiw	r28, 0x08	; 8
    73d6:	0f b6       	in	r0, 0x3f	; 63
    73d8:	f8 94       	cli
    73da:	de bf       	out	0x3e, r29	; 62
    73dc:	0f be       	out	0x3f, r0	; 63
    73de:	cd bf       	out	0x3d, r28	; 61
    73e0:	9e 83       	std	Y+6, r25	; 0x06
    73e2:	8d 83       	std	Y+5, r24	; 0x05
    73e4:	78 87       	std	Y+8, r23	; 0x08
    73e6:	6f 83       	std	Y+7, r22	; 0x07
	   - The address of the Byte that has to be read is stored in the Z-pointer (R31:R30)   
	   - "lpm" (load propgram memory) is called 
	   -> Flash byte is stored in General Purpose Register (GPR) R0*/ 
	
	uint16_t i;
	uint16_t address = 0; 
    73e8:	1c 82       	std	Y+4, r1	; 0x04
    73ea:	1b 82       	std	Y+3, r1	; 0x03
		
	for (i=0; i< SPM_PAGESIZE; i++)		// Pagesize = 128 Bytes per PAGE (for ATMega324p)
    73ec:	1a 82       	std	Y+2, r1	; 0x02
    73ee:	19 82       	std	Y+1, r1	; 0x01
    73f0:	25 c0       	rjmp	.+74     	; 0x743c <bootloader_load_flash_page+0x70>
	{									
										// Z-Pointer (R31:R30) for ATMega324:
		address = (page << 7) | i;		// Bit: 15(MSB)	14			7 6		 0(LSB)	 
    73f2:	8d 81       	ldd	r24, Y+5	; 0x05
    73f4:	9e 81       	ldd	r25, Y+6	; 0x06
    73f6:	9c 01       	movw	r18, r24
    73f8:	36 95       	lsr	r19
    73fa:	32 2f       	mov	r19, r18
    73fc:	22 27       	eor	r18, r18
    73fe:	37 95       	ror	r19
    7400:	27 95       	ror	r18
    7402:	89 81       	ldd	r24, Y+1	; 0x01
    7404:	9a 81       	ldd	r25, Y+2	; 0x02
    7406:	82 2b       	or	r24, r18
    7408:	93 2b       	or	r25, r19
    740a:	9c 83       	std	Y+4, r25	; 0x04
    740c:	8b 83       	std	Y+3, r24	; 0x03
			"mov %0, r0 \n\t"			// Move r0 (the Program Byte) into the array field pointed to by ptr_check  
			
			// Outputs:
			:   "=r" ( *ptr_check )					// Pointer to the array which stores the PAGE	                    
			// Inputs:
			:	"r" ( (uint8_t) (0xFF&address)),	// Loads Low Byte of "address" into r30 (ZL)         
    740e:	2b 81       	ldd	r18, Y+3	; 0x03
				"r" ( (uint8_t)(address >> 8))		// Loads High Byte of "address" into r31 (ZH)
    7410:	8b 81       	ldd	r24, Y+3	; 0x03
    7412:	9c 81       	ldd	r25, Y+4	; 0x04
    7414:	89 2f       	mov	r24, r25
    7416:	99 27       	eor	r25, r25
	for (i=0; i< SPM_PAGESIZE; i++)		// Pagesize = 128 Bytes per PAGE (for ATMega324p)
	{									
										// Z-Pointer (R31:R30) for ATMega324:
		address = (page << 7) | i;		// Bit: 15(MSB)	14			7 6		 0(LSB)	 
										//				|    PAGE   | | Byte |
		 __asm__ 
    7418:	e2 2f       	mov	r30, r18
    741a:	f8 2f       	mov	r31, r24
    741c:	c8 95       	lpm
    741e:	20 2d       	mov	r18, r0
			"lpm \n\t"					// Load Program Memory: Loads the Flash Byte addressed by the value 
										// in z-pointer and stores it in GPR r0
			"mov %0, r0 \n\t"			// Move r0 (the Program Byte) into the array field pointed to by ptr_check  
			
			// Outputs:
			:   "=r" ( *ptr_check )					// Pointer to the array which stores the PAGE	                    
    7420:	8f 81       	ldd	r24, Y+7	; 0x07
    7422:	98 85       	ldd	r25, Y+8	; 0x08
	for (i=0; i< SPM_PAGESIZE; i++)		// Pagesize = 128 Bytes per PAGE (for ATMega324p)
	{									
										// Z-Pointer (R31:R30) for ATMega324:
		address = (page << 7) | i;		// Bit: 15(MSB)	14			7 6		 0(LSB)	 
										//				|    PAGE   | | Byte |
		 __asm__ 
    7424:	fc 01       	movw	r30, r24
    7426:	20 83       	st	Z, r18
			// Inputs:
			:	"r" ( (uint8_t) (0xFF&address)),	// Loads Low Byte of "address" into r30 (ZL)         
				"r" ( (uint8_t)(address >> 8))		// Loads High Byte of "address" into r31 (ZH)
		); 
		
		ptr_check++;	// Increment pointer to set the address on the next array field (for the following Program Byte) 
    7428:	8f 81       	ldd	r24, Y+7	; 0x07
    742a:	98 85       	ldd	r25, Y+8	; 0x08
    742c:	01 96       	adiw	r24, 0x01	; 1
    742e:	98 87       	std	Y+8, r25	; 0x08
    7430:	8f 83       	std	Y+7, r24	; 0x07
	   -> Flash byte is stored in General Purpose Register (GPR) R0*/ 
	
	uint16_t i;
	uint16_t address = 0; 
		
	for (i=0; i< SPM_PAGESIZE; i++)		// Pagesize = 128 Bytes per PAGE (for ATMega324p)
    7432:	89 81       	ldd	r24, Y+1	; 0x01
    7434:	9a 81       	ldd	r25, Y+2	; 0x02
    7436:	01 96       	adiw	r24, 0x01	; 1
    7438:	9a 83       	std	Y+2, r25	; 0x02
    743a:	89 83       	std	Y+1, r24	; 0x01
    743c:	89 81       	ldd	r24, Y+1	; 0x01
    743e:	9a 81       	ldd	r25, Y+2	; 0x02
    7440:	80 38       	cpi	r24, 0x80	; 128
    7442:	91 05       	cpc	r25, r1
    7444:	b0 f2       	brcs	.-84     	; 0x73f2 <bootloader_load_flash_page+0x26>
				"r" ( (uint8_t)(address >> 8))		// Loads High Byte of "address" into r31 (ZH)
		); 
		
		ptr_check++;	// Increment pointer to set the address on the next array field (for the following Program Byte) 
	}
}
    7446:	28 96       	adiw	r28, 0x08	; 8
    7448:	0f b6       	in	r0, 0x3f	; 63
    744a:	f8 94       	cli
    744c:	de bf       	out	0x3e, r29	; 62
    744e:	0f be       	out	0x3f, r0	; 63
    7450:	cd bf       	out	0x3d, r28	; 61
    7452:	cf 91       	pop	r28
    7454:	df 91       	pop	r29
    7456:	08 95       	ret

00007458 <bootloader_pal_trx_reg_write>:

void bootloader_pal_trx_reg_write(uint8_t addr, uint8_t data)
{  
    7458:	df 93       	push	r29
    745a:	cf 93       	push	r28
    745c:	00 d0       	rcall	.+0      	; 0x745e <bootloader_pal_trx_reg_write+0x6>
    745e:	cd b7       	in	r28, 0x3d	; 61
    7460:	de b7       	in	r29, 0x3e	; 62
    7462:	89 83       	std	Y+1, r24	; 0x01
    7464:	6a 83       	std	Y+2, r22	; 0x02
        /* wait until SPI gets available */
    }
#endif

    /* Prepare the command byte */
    addr |= WRITE_ACCESS_COMMAND;
    7466:	89 81       	ldd	r24, Y+1	; 0x01
    7468:	80 6c       	ori	r24, 0xC0	; 192
    746a:	89 83       	std	Y+1, r24	; 0x01

    /* Start SPI transaction by pulling SEL low */
    SS_LOW();
    746c:	88 e2       	ldi	r24, 0x28	; 40
    746e:	90 e0       	ldi	r25, 0x00	; 0
    7470:	28 e2       	ldi	r18, 0x28	; 40
    7472:	30 e0       	ldi	r19, 0x00	; 0
    7474:	f9 01       	movw	r30, r18
    7476:	20 81       	ld	r18, Z
    7478:	2f 77       	andi	r18, 0x7F	; 127
    747a:	fc 01       	movw	r30, r24
    747c:	20 83       	st	Z, r18

    /* Send the Read command byte */
    SPDR0 = addr;
    747e:	8e e4       	ldi	r24, 0x4E	; 78
    7480:	90 e0       	ldi	r25, 0x00	; 0
    7482:	29 81       	ldd	r18, Y+1	; 0x01
    7484:	fc 01       	movw	r30, r24
    7486:	20 83       	st	Z, r18
    SPI_WAIT();
    7488:	8d e4       	ldi	r24, 0x4D	; 77
    748a:	90 e0       	ldi	r25, 0x00	; 0
    748c:	fc 01       	movw	r30, r24
    748e:	80 81       	ld	r24, Z
    7490:	88 23       	and	r24, r24
    7492:	d4 f7       	brge	.-12     	; 0x7488 <bootloader_pal_trx_reg_write+0x30>

    /* Write the byte in the transceiver data register */
    SPDR0 = data;
    7494:	8e e4       	ldi	r24, 0x4E	; 78
    7496:	90 e0       	ldi	r25, 0x00	; 0
    7498:	2a 81       	ldd	r18, Y+2	; 0x02
    749a:	fc 01       	movw	r30, r24
    749c:	20 83       	st	Z, r18
    SPI_WAIT();
    749e:	8d e4       	ldi	r24, 0x4D	; 77
    74a0:	90 e0       	ldi	r25, 0x00	; 0
    74a2:	fc 01       	movw	r30, r24
    74a4:	80 81       	ld	r24, Z
    74a6:	88 23       	and	r24, r24
    74a8:	d4 f7       	brge	.-12     	; 0x749e <bootloader_pal_trx_reg_write+0x46>

    /* Stop the SPI transaction by setting SEL high */
    SS_HIGH();
    74aa:	88 e2       	ldi	r24, 0x28	; 40
    74ac:	90 e0       	ldi	r25, 0x00	; 0
    74ae:	28 e2       	ldi	r18, 0x28	; 40
    74b0:	30 e0       	ldi	r19, 0x00	; 0
    74b2:	f9 01       	movw	r30, r18
    74b4:	20 81       	ld	r18, Z
    74b6:	20 68       	ori	r18, 0x80	; 128
    74b8:	fc 01       	movw	r30, r24
    74ba:	20 83       	st	Z, r18
}
    74bc:	0f 90       	pop	r0
    74be:	0f 90       	pop	r0
    74c0:	cf 91       	pop	r28
    74c2:	df 91       	pop	r29
    74c4:	08 95       	ret

000074c6 <bootloader_pal_trx_reg_read>:

uint8_t bootloader_pal_trx_reg_read(uint8_t addr)
{
    74c6:	df 93       	push	r29
    74c8:	cf 93       	push	r28
    74ca:	00 d0       	rcall	.+0      	; 0x74cc <bootloader_pal_trx_reg_read+0x6>
    74cc:	cd b7       	in	r28, 0x3d	; 61
    74ce:	de b7       	in	r29, 0x3e	; 62
    74d0:	8a 83       	std	Y+2, r24	; 0x02
        /* wait until SPI gets available */
    }
#endif

    /* Prepare the command byte */
    addr |= READ_ACCESS_COMMAND;
    74d2:	8a 81       	ldd	r24, Y+2	; 0x02
    74d4:	80 68       	ori	r24, 0x80	; 128
    74d6:	8a 83       	std	Y+2, r24	; 0x02

    /* Start SPI transaction by pulling SEL low */
    SS_LOW();
    74d8:	88 e2       	ldi	r24, 0x28	; 40
    74da:	90 e0       	ldi	r25, 0x00	; 0
    74dc:	28 e2       	ldi	r18, 0x28	; 40
    74de:	30 e0       	ldi	r19, 0x00	; 0
    74e0:	f9 01       	movw	r30, r18
    74e2:	20 81       	ld	r18, Z
    74e4:	2f 77       	andi	r18, 0x7F	; 127
    74e6:	fc 01       	movw	r30, r24
    74e8:	20 83       	st	Z, r18

    /* Send the Read command byte */
    SPDR0 = addr;
    74ea:	8e e4       	ldi	r24, 0x4E	; 78
    74ec:	90 e0       	ldi	r25, 0x00	; 0
    74ee:	2a 81       	ldd	r18, Y+2	; 0x02
    74f0:	fc 01       	movw	r30, r24
    74f2:	20 83       	st	Z, r18
    SPI_WAIT();
    74f4:	8d e4       	ldi	r24, 0x4D	; 77
    74f6:	90 e0       	ldi	r25, 0x00	; 0
    74f8:	fc 01       	movw	r30, r24
    74fa:	80 81       	ld	r24, Z
    74fc:	88 23       	and	r24, r24
    74fe:	d4 f7       	brge	.-12     	; 0x74f4 <bootloader_pal_trx_reg_read+0x2e>

    /* Do dummy read for initiating SPI read */
    SPDR0 = SPI_DUMMY_VALUE;
    7500:	8e e4       	ldi	r24, 0x4E	; 78
    7502:	90 e0       	ldi	r25, 0x00	; 0
    7504:	fc 01       	movw	r30, r24
    7506:	10 82       	st	Z, r1
    SPI_WAIT();
    7508:	8d e4       	ldi	r24, 0x4D	; 77
    750a:	90 e0       	ldi	r25, 0x00	; 0
    750c:	fc 01       	movw	r30, r24
    750e:	80 81       	ld	r24, Z
    7510:	88 23       	and	r24, r24
    7512:	d4 f7       	brge	.-12     	; 0x7508 <bootloader_pal_trx_reg_read+0x42>

    /* Read the byte received */
    register_value = SPDR0;
    7514:	8e e4       	ldi	r24, 0x4E	; 78
    7516:	90 e0       	ldi	r25, 0x00	; 0
    7518:	fc 01       	movw	r30, r24
    751a:	80 81       	ld	r24, Z
    751c:	89 83       	std	Y+1, r24	; 0x01

    /* Stop the SPI transaction by setting SEL high */
    SS_HIGH();
    751e:	88 e2       	ldi	r24, 0x28	; 40
    7520:	90 e0       	ldi	r25, 0x00	; 0
    7522:	28 e2       	ldi	r18, 0x28	; 40
    7524:	30 e0       	ldi	r19, 0x00	; 0
    7526:	f9 01       	movw	r30, r18
    7528:	20 81       	ld	r18, Z
    752a:	20 68       	ori	r18, 0x80	; 128
    752c:	fc 01       	movw	r30, r24
    752e:	20 83       	st	Z, r18
	   
    return register_value;
    7530:	89 81       	ldd	r24, Y+1	; 0x01
}
    7532:	0f 90       	pop	r0
    7534:	0f 90       	pop	r0
    7536:	cf 91       	pop	r28
    7538:	df 91       	pop	r29
    753a:	08 95       	ret

0000753c <bootloader_pal_trx_frame_read>:

void bootloader_pal_trx_frame_read(uint8_t *data, uint8_t length)
{  
    753c:	df 93       	push	r29
    753e:	cf 93       	push	r28
    7540:	00 d0       	rcall	.+0      	; 0x7542 <bootloader_pal_trx_frame_read+0x6>
    7542:	00 d0       	rcall	.+0      	; 0x7544 <bootloader_pal_trx_frame_read+0x8>
    7544:	cd b7       	in	r28, 0x3d	; 61
    7546:	de b7       	in	r29, 0x3e	; 62
    7548:	9b 83       	std	Y+3, r25	; 0x03
    754a:	8a 83       	std	Y+2, r24	; 0x02
    754c:	6c 83       	std	Y+4, r22	; 0x04
    /* Start SPI transaction by pulling SEL low */
    SS_LOW();
    754e:	88 e2       	ldi	r24, 0x28	; 40
    7550:	90 e0       	ldi	r25, 0x00	; 0
    7552:	28 e2       	ldi	r18, 0x28	; 40
    7554:	30 e0       	ldi	r19, 0x00	; 0
    7556:	f9 01       	movw	r30, r18
    7558:	20 81       	ld	r18, Z
    755a:	2f 77       	andi	r18, 0x7F	; 127
    755c:	fc 01       	movw	r30, r24
    755e:	20 83       	st	Z, r18

    /* Send the command byte */
    SPDR0 = TRX_CMD_FR;
    7560:	8e e4       	ldi	r24, 0x4E	; 78
    7562:	90 e0       	ldi	r25, 0x00	; 0
    7564:	20 e2       	ldi	r18, 0x20	; 32
    7566:	fc 01       	movw	r30, r24
    7568:	20 83       	st	Z, r18
    SPI_WAIT();
    756a:	8d e4       	ldi	r24, 0x4D	; 77
    756c:	90 e0       	ldi	r25, 0x00	; 0
    756e:	fc 01       	movw	r30, r24
    7570:	80 81       	ld	r24, Z
    7572:	88 23       	and	r24, r24
    7574:	d4 f7       	brge	.-12     	; 0x756a <bootloader_pal_trx_frame_read+0x2e>
    SPDR0 = SPI_DUMMY_VALUE;
    7576:	8e e4       	ldi	r24, 0x4E	; 78
    7578:	90 e0       	ldi	r25, 0x00	; 0
    757a:	fc 01       	movw	r30, r24
    757c:	10 82       	st	Z, r1

    if (length != 1)
    757e:	8c 81       	ldd	r24, Y+4	; 0x04
    7580:	81 30       	cpi	r24, 0x01	; 1
    7582:	f9 f0       	breq	.+62     	; 0x75c2 <bootloader_pal_trx_frame_read+0x86>
    {
        do
        {
            uint8_t temp;
			
            SPI_WAIT();
    7584:	8d e4       	ldi	r24, 0x4D	; 77
    7586:	90 e0       	ldi	r25, 0x00	; 0
    7588:	fc 01       	movw	r30, r24
    758a:	80 81       	ld	r24, Z
    758c:	88 23       	and	r24, r24
    758e:	d4 f7       	brge	.-12     	; 0x7584 <bootloader_pal_trx_frame_read+0x48>
            /* Upload the received byte in the user provided location */
            temp = SPDR0;
    7590:	8e e4       	ldi	r24, 0x4E	; 78
    7592:	90 e0       	ldi	r25, 0x00	; 0
    7594:	fc 01       	movw	r30, r24
    7596:	80 81       	ld	r24, Z
    7598:	89 83       	std	Y+1, r24	; 0x01
            SPDR0 = SPI_DUMMY_VALUE; /* Do dummy write for initiating SPI read */
    759a:	8e e4       	ldi	r24, 0x4E	; 78
    759c:	90 e0       	ldi	r25, 0x00	; 0
    759e:	fc 01       	movw	r30, r24
    75a0:	10 82       	st	Z, r1
            *data = temp;
    75a2:	8a 81       	ldd	r24, Y+2	; 0x02
    75a4:	9b 81       	ldd	r25, Y+3	; 0x03
    75a6:	29 81       	ldd	r18, Y+1	; 0x01
    75a8:	fc 01       	movw	r30, r24
    75aa:	20 83       	st	Z, r18
            data++;
    75ac:	8a 81       	ldd	r24, Y+2	; 0x02
    75ae:	9b 81       	ldd	r25, Y+3	; 0x03
    75b0:	01 96       	adiw	r24, 0x01	; 1
    75b2:	9b 83       	std	Y+3, r25	; 0x03
    75b4:	8a 83       	std	Y+2, r24	; 0x02
            length--;
    75b6:	8c 81       	ldd	r24, Y+4	; 0x04
    75b8:	81 50       	subi	r24, 0x01	; 1
    75ba:	8c 83       	std	Y+4, r24	; 0x04
        } while (length > 1);
    75bc:	8c 81       	ldd	r24, Y+4	; 0x04
    75be:	82 30       	cpi	r24, 0x02	; 2
    75c0:	08 f7       	brcc	.-62     	; 0x7584 <bootloader_pal_trx_frame_read+0x48>
    }

    SPI_WAIT(); /* Wait until last bytes is transmitted. */
    75c2:	8d e4       	ldi	r24, 0x4D	; 77
    75c4:	90 e0       	ldi	r25, 0x00	; 0
    75c6:	fc 01       	movw	r30, r24
    75c8:	80 81       	ld	r24, Z
    75ca:	88 23       	and	r24, r24
    75cc:	d4 f7       	brge	.-12     	; 0x75c2 <bootloader_pal_trx_frame_read+0x86>
    *data = SPDR0;
    75ce:	8e e4       	ldi	r24, 0x4E	; 78
    75d0:	90 e0       	ldi	r25, 0x00	; 0
    75d2:	fc 01       	movw	r30, r24
    75d4:	20 81       	ld	r18, Z
    75d6:	8a 81       	ldd	r24, Y+2	; 0x02
    75d8:	9b 81       	ldd	r25, Y+3	; 0x03
    75da:	fc 01       	movw	r30, r24
    75dc:	20 83       	st	Z, r18

    /* Stop the SPI transaction by setting SEL high */
    SS_HIGH();
    75de:	88 e2       	ldi	r24, 0x28	; 40
    75e0:	90 e0       	ldi	r25, 0x00	; 0
    75e2:	28 e2       	ldi	r18, 0x28	; 40
    75e4:	30 e0       	ldi	r19, 0x00	; 0
    75e6:	f9 01       	movw	r30, r18
    75e8:	20 81       	ld	r18, Z
    75ea:	20 68       	ori	r18, 0x80	; 128
    75ec:	fc 01       	movw	r30, r24
    75ee:	20 83       	st	Z, r18
}
    75f0:	0f 90       	pop	r0
    75f2:	0f 90       	pop	r0
    75f4:	0f 90       	pop	r0
    75f6:	0f 90       	pop	r0
    75f8:	cf 91       	pop	r28
    75fa:	df 91       	pop	r29
    75fc:	08 95       	ret

000075fe <bootloader_pal_trx_frame_write>:

void bootloader_pal_trx_frame_write(uint8_t *data, uint8_t length)
{
    75fe:	df 93       	push	r29
    7600:	cf 93       	push	r28
    7602:	00 d0       	rcall	.+0      	; 0x7604 <bootloader_pal_trx_frame_write+0x6>
    7604:	00 d0       	rcall	.+0      	; 0x7606 <bootloader_pal_trx_frame_write+0x8>
    7606:	cd b7       	in	r28, 0x3d	; 61
    7608:	de b7       	in	r29, 0x3e	; 62
    760a:	9b 83       	std	Y+3, r25	; 0x03
    760c:	8a 83       	std	Y+2, r24	; 0x02
    760e:	6c 83       	std	Y+4, r22	; 0x04
#ifndef NON_BLOCKING_SPI
    cli();
    7610:	f8 94       	cli
    /* Assumption: The TAL has already disabled the trx interrupt. */

    /* Start SPI transaction by pulling SEL low */
    SS_LOW();
    7612:	88 e2       	ldi	r24, 0x28	; 40
    7614:	90 e0       	ldi	r25, 0x00	; 0
    7616:	28 e2       	ldi	r18, 0x28	; 40
    7618:	30 e0       	ldi	r19, 0x00	; 0
    761a:	f9 01       	movw	r30, r18
    761c:	20 81       	ld	r18, Z
    761e:	2f 77       	andi	r18, 0x7F	; 127
    7620:	fc 01       	movw	r30, r24
    7622:	20 83       	st	Z, r18

    /* Start SPI transfer by sending the command byte */
    SPDR0 = TRX_CMD_FW;
    7624:	8e e4       	ldi	r24, 0x4E	; 78
    7626:	90 e0       	ldi	r25, 0x00	; 0
    7628:	20 e6       	ldi	r18, 0x60	; 96
    762a:	fc 01       	movw	r30, r24
    762c:	20 83       	st	Z, r18

    SPI_WAIT();
    762e:	8d e4       	ldi	r24, 0x4D	; 77
    7630:	90 e0       	ldi	r25, 0x00	; 0
    7632:	fc 01       	movw	r30, r24
    7634:	80 81       	ld	r24, Z
    7636:	88 23       	and	r24, r24
    7638:	d4 f7       	brge	.-12     	; 0x762e <bootloader_pal_trx_frame_write+0x30>

    do
    {
        uint8_t temp = *data;
    763a:	8a 81       	ldd	r24, Y+2	; 0x02
    763c:	9b 81       	ldd	r25, Y+3	; 0x03
    763e:	fc 01       	movw	r30, r24
    7640:	80 81       	ld	r24, Z
    7642:	89 83       	std	Y+1, r24	; 0x01
        data++;
    7644:	8a 81       	ldd	r24, Y+2	; 0x02
    7646:	9b 81       	ldd	r25, Y+3	; 0x03
    7648:	01 96       	adiw	r24, 0x01	; 1
    764a:	9b 83       	std	Y+3, r25	; 0x03
    764c:	8a 83       	std	Y+2, r24	; 0x02
        length--;
    764e:	8c 81       	ldd	r24, Y+4	; 0x04
    7650:	81 50       	subi	r24, 0x01	; 1
    7652:	8c 83       	std	Y+4, r24	; 0x04
        SPI_WAIT();
    7654:	8d e4       	ldi	r24, 0x4D	; 77
    7656:	90 e0       	ldi	r25, 0x00	; 0
    7658:	fc 01       	movw	r30, r24
    765a:	80 81       	ld	r24, Z
    765c:	88 23       	and	r24, r24
    765e:	d4 f7       	brge	.-12     	; 0x7654 <bootloader_pal_trx_frame_write+0x56>
        SPDR0 = temp;
    7660:	8e e4       	ldi	r24, 0x4E	; 78
    7662:	90 e0       	ldi	r25, 0x00	; 0
    7664:	29 81       	ldd	r18, Y+1	; 0x01
    7666:	fc 01       	movw	r30, r24
    7668:	20 83       	st	Z, r18
    } while (length > 0);
    766a:	8c 81       	ldd	r24, Y+4	; 0x04
    766c:	88 23       	and	r24, r24
    766e:	29 f7       	brne	.-54     	; 0x763a <bootloader_pal_trx_frame_write+0x3c>

    SPI_WAIT(); /* Wait until last bytes is transmitted. */
    7670:	8d e4       	ldi	r24, 0x4D	; 77
    7672:	90 e0       	ldi	r25, 0x00	; 0
    7674:	fc 01       	movw	r30, r24
    7676:	80 81       	ld	r24, Z
    7678:	88 23       	and	r24, r24
    767a:	d4 f7       	brge	.-12     	; 0x7670 <bootloader_pal_trx_frame_write+0x72>

    /* Stop the SPI transaction by setting SEL high */
    SS_HIGH();
    767c:	88 e2       	ldi	r24, 0x28	; 40
    767e:	90 e0       	ldi	r25, 0x00	; 0
    7680:	28 e2       	ldi	r18, 0x28	; 40
    7682:	30 e0       	ldi	r19, 0x00	; 0
    7684:	f9 01       	movw	r30, r18
    7686:	20 81       	ld	r18, Z
    7688:	20 68       	ori	r18, 0x80	; 128
    768a:	fc 01       	movw	r30, r24
    768c:	20 83       	st	Z, r18
    SS_LOW();

    /* Start SPI transfer by sending the command byte */
    SPDR0 = TRX_CMD_FW;
#endif
}
    768e:	0f 90       	pop	r0
    7690:	0f 90       	pop	r0
    7692:	0f 90       	pop	r0
    7694:	0f 90       	pop	r0
    7696:	cf 91       	pop	r28
    7698:	df 91       	pop	r29
    769a:	08 95       	ret

0000769c <bootloader_pal_trx_bit_read>:

uint8_t bootloader_pal_trx_bit_read(uint8_t addr, uint8_t mask, uint8_t pos)
{
    769c:	df 93       	push	r29
    769e:	cf 93       	push	r28
    76a0:	00 d0       	rcall	.+0      	; 0x76a2 <bootloader_pal_trx_bit_read+0x6>
    76a2:	00 d0       	rcall	.+0      	; 0x76a4 <bootloader_pal_trx_bit_read+0x8>
    76a4:	cd b7       	in	r28, 0x3d	; 61
    76a6:	de b7       	in	r29, 0x3e	; 62
    76a8:	8a 83       	std	Y+2, r24	; 0x02
    76aa:	6b 83       	std	Y+3, r22	; 0x03
    76ac:	4c 83       	std	Y+4, r20	; 0x04
    uint8_t ret;

    ret = bootloader_pal_trx_reg_read(addr);
    76ae:	8a 81       	ldd	r24, Y+2	; 0x02
    76b0:	0e 94 63 3a 	call	0x74c6	; 0x74c6 <bootloader_pal_trx_reg_read>
    76b4:	89 83       	std	Y+1, r24	; 0x01
    ret &= mask;
    76b6:	99 81       	ldd	r25, Y+1	; 0x01
    76b8:	8b 81       	ldd	r24, Y+3	; 0x03
    76ba:	89 23       	and	r24, r25
    76bc:	89 83       	std	Y+1, r24	; 0x01
    ret >>= pos;
    76be:	89 81       	ldd	r24, Y+1	; 0x01
    76c0:	88 2f       	mov	r24, r24
    76c2:	90 e0       	ldi	r25, 0x00	; 0
    76c4:	2c 81       	ldd	r18, Y+4	; 0x04
    76c6:	22 2f       	mov	r18, r18
    76c8:	30 e0       	ldi	r19, 0x00	; 0
    76ca:	02 2e       	mov	r0, r18
    76cc:	02 c0       	rjmp	.+4      	; 0x76d2 <bootloader_pal_trx_bit_read+0x36>
    76ce:	95 95       	asr	r25
    76d0:	87 95       	ror	r24
    76d2:	0a 94       	dec	r0
    76d4:	e2 f7       	brpl	.-8      	; 0x76ce <bootloader_pal_trx_bit_read+0x32>
    76d6:	89 83       	std	Y+1, r24	; 0x01

    return ret;
    76d8:	89 81       	ldd	r24, Y+1	; 0x01
}
    76da:	0f 90       	pop	r0
    76dc:	0f 90       	pop	r0
    76de:	0f 90       	pop	r0
    76e0:	0f 90       	pop	r0
    76e2:	cf 91       	pop	r28
    76e4:	df 91       	pop	r29
    76e6:	08 95       	ret

000076e8 <bootloader_pal_trx_bit_write>:

void bootloader_pal_trx_bit_write(uint8_t reg_addr, uint8_t mask, uint8_t pos, uint8_t new_value)
{
    76e8:	df 93       	push	r29
    76ea:	cf 93       	push	r28
    76ec:	00 d0       	rcall	.+0      	; 0x76ee <bootloader_pal_trx_bit_write+0x6>
    76ee:	00 d0       	rcall	.+0      	; 0x76f0 <bootloader_pal_trx_bit_write+0x8>
    76f0:	0f 92       	push	r0
    76f2:	cd b7       	in	r28, 0x3d	; 61
    76f4:	de b7       	in	r29, 0x3e	; 62
    76f6:	8a 83       	std	Y+2, r24	; 0x02
    76f8:	6b 83       	std	Y+3, r22	; 0x03
    76fa:	4c 83       	std	Y+4, r20	; 0x04
    76fc:	2d 83       	std	Y+5, r18	; 0x05
    uint8_t current_reg_value;

    current_reg_value = bootloader_pal_trx_reg_read(reg_addr);
    76fe:	8a 81       	ldd	r24, Y+2	; 0x02
    7700:	0e 94 63 3a 	call	0x74c6	; 0x74c6 <bootloader_pal_trx_reg_read>
    7704:	89 83       	std	Y+1, r24	; 0x01
    current_reg_value &= ~mask;
    7706:	8b 81       	ldd	r24, Y+3	; 0x03
    7708:	98 2f       	mov	r25, r24
    770a:	90 95       	com	r25
    770c:	89 81       	ldd	r24, Y+1	; 0x01
    770e:	89 23       	and	r24, r25
    7710:	89 83       	std	Y+1, r24	; 0x01
    new_value <<= pos;
    7712:	8d 81       	ldd	r24, Y+5	; 0x05
    7714:	88 2f       	mov	r24, r24
    7716:	90 e0       	ldi	r25, 0x00	; 0
    7718:	2c 81       	ldd	r18, Y+4	; 0x04
    771a:	22 2f       	mov	r18, r18
    771c:	30 e0       	ldi	r19, 0x00	; 0
    771e:	02 c0       	rjmp	.+4      	; 0x7724 <bootloader_pal_trx_bit_write+0x3c>
    7720:	88 0f       	add	r24, r24
    7722:	99 1f       	adc	r25, r25
    7724:	2a 95       	dec	r18
    7726:	e2 f7       	brpl	.-8      	; 0x7720 <bootloader_pal_trx_bit_write+0x38>
    7728:	8d 83       	std	Y+5, r24	; 0x05
    new_value &= mask;
    772a:	9d 81       	ldd	r25, Y+5	; 0x05
    772c:	8b 81       	ldd	r24, Y+3	; 0x03
    772e:	89 23       	and	r24, r25
    7730:	8d 83       	std	Y+5, r24	; 0x05
    new_value |= current_reg_value;
    7732:	9d 81       	ldd	r25, Y+5	; 0x05
    7734:	89 81       	ldd	r24, Y+1	; 0x01
    7736:	89 2b       	or	r24, r25
    7738:	8d 83       	std	Y+5, r24	; 0x05

    bootloader_pal_trx_reg_write(reg_addr, new_value);
    773a:	8a 81       	ldd	r24, Y+2	; 0x02
    773c:	6d 81       	ldd	r22, Y+5	; 0x05
    773e:	0e 94 2c 3a 	call	0x7458	; 0x7458 <bootloader_pal_trx_reg_write>
} 
    7742:	0f 90       	pop	r0
    7744:	0f 90       	pop	r0
    7746:	0f 90       	pop	r0
    7748:	0f 90       	pop	r0
    774a:	0f 90       	pop	r0
    774c:	cf 91       	pop	r28
    774e:	df 91       	pop	r29
    7750:	08 95       	ret

00007752 <bootloader_send_response>:
	// Read packet from TRx Frame buffer and store it into at86rf231_rx_frame 			
	bootloader_pal_trx_frame_read((uint8_t*)&at86rf231_rx_frame,length);
}

void bootloader_send_response(frame_type type)
{
    7752:	df 93       	push	r29
    7754:	cf 93       	push	r28
    7756:	0f 92       	push	r0
    7758:	cd b7       	in	r28, 0x3d	; 61
    775a:	de b7       	in	r29, 0x3e	; 62
    775c:	89 83       	std	Y+1, r24	; 0x01
	extern at86rf231_frame at86rf231_tx_frame;
	extern at86rf231_frame at86rf231_rx_frame;
	// Setup the Tx frame: 
	 
	// These parts of the frame are identical for all frame types
	at86rf231_tx_frame.frame_length = FCF_LEN+SEQ_NUM_LEN+FCS_LEN;
    775e:	85 e0       	ldi	r24, 0x05	; 5
    7760:	80 93 80 01 	sts	0x0180, r24
	
	at86rf231_tx_frame.frame_control_field = FCF_SET_FRAMETYPE(FCF_FRAMETYPE_ACK)|
    7764:	82 e0       	ldi	r24, 0x02	; 2
    7766:	98 e8       	ldi	r25, 0x88	; 136
    7768:	90 93 82 01 	sts	0x0182, r25
    776c:	80 93 81 01 	sts	0x0181, r24
											 FCF_SET_DEST_ADDR_MODE(FCF_SHORT_ADDR)| 
											 FCF_SET_SOURCE_ADDR_MODE(FCF_SHORT_ADDR);
	
	at86rf231_tx_frame.seq_number = at86rf231_rx_frame.seq_number;	// Set ACK Sequence nr. equal to received seq nr.   
    7770:	80 91 01 02 	lds	r24, 0x0201
    7774:	80 93 83 01 	sts	0x0183, r24
	
	switch (type)	// Set frame bits that depend on the type of response 
    7778:	89 81       	ldd	r24, Y+1	; 0x01
    777a:	88 2f       	mov	r24, r24
    777c:	90 e0       	ldi	r25, 0x00	; 0
    777e:	81 30       	cpi	r24, 0x01	; 1
    7780:	91 05       	cpc	r25, r1
    7782:	21 f0       	breq	.+8      	; 0x778c <bootloader_send_response+0x3a>
    7784:	82 30       	cpi	r24, 0x02	; 2
    7786:	91 05       	cpc	r25, r1
    7788:	59 f0       	breq	.+22     	; 0x77a0 <bootloader_send_response+0x4e>
	{
		case ACK:
			// Do nothing since the FCF is already correct
			break;
    778a:	14 c0       	rjmp	.+40     	; 0x77b4 <bootloader_send_response+0x62>
		
		case NAK:
			at86rf231_tx_frame.frame_control_field |= FCF_ACK_REQUEST;
    778c:	80 91 81 01 	lds	r24, 0x0181
    7790:	90 91 82 01 	lds	r25, 0x0182
    7794:	80 62       	ori	r24, 0x20	; 32
    7796:	90 93 82 01 	sts	0x0182, r25
    779a:	80 93 81 01 	sts	0x0181, r24
			break;
    779e:	0a c0       	rjmp	.+20     	; 0x77b4 <bootloader_send_response+0x62>
		
		case FLASH_ERR:
			at86rf231_tx_frame.frame_control_field |= FCF_FRAME_PENDING;
    77a0:	80 91 81 01 	lds	r24, 0x0181
    77a4:	90 91 82 01 	lds	r25, 0x0182
    77a8:	80 61       	ori	r24, 0x10	; 16
    77aa:	90 93 82 01 	sts	0x0182, r25
    77ae:	80 93 81 01 	sts	0x0181, r24
			break;
    77b2:	00 00       	nop
			
			break;				
	}
	
	// Write frame to the TRx frame buffer
	bootloader_pal_trx_frame_write((uint8_t*) &at86rf231_tx_frame, at86rf231_tx_frame.frame_length);
    77b4:	80 91 80 01 	lds	r24, 0x0180
    77b8:	0e 94 80 38 	call	0x7100	; 0x7100 <bootloader_pal_trx_frame_write.clone.0>
	
	// Set TRx into Transmission mode (PLL_ON)
	bootloader_pal_trx_bit_write(SR_TRX_CMD,CMD_PLL_ON);
    77bc:	82 e0       	ldi	r24, 0x02	; 2
    77be:	6f e1       	ldi	r22, 0x1F	; 31
    77c0:	40 e0       	ldi	r20, 0x00	; 0
    77c2:	29 e0       	ldi	r18, 0x09	; 9
    77c4:	0e 94 74 3b 	call	0x76e8	; 0x76e8 <bootloader_pal_trx_bit_write>
	while(bootloader_pal_trx_bit_read(SR_TRX_STATUS) != PLL_ON)
    77c8:	00 00       	nop
    77ca:	81 e0       	ldi	r24, 0x01	; 1
    77cc:	6f e1       	ldi	r22, 0x1F	; 31
    77ce:	40 e0       	ldi	r20, 0x00	; 0
    77d0:	0e 94 4e 3b 	call	0x769c	; 0x769c <bootloader_pal_trx_bit_read>
    77d4:	89 30       	cpi	r24, 0x09	; 9
    77d6:	c9 f7       	brne	.-14     	; 0x77ca <bootloader_send_response+0x78>
	{ 			
	}		
	
	// Toogle the SLP_TR pin to trigger transmission	
	PAL_SLP_TR_HIGH();
    77d8:	85 e2       	ldi	r24, 0x25	; 37
    77da:	90 e0       	ldi	r25, 0x00	; 0
    77dc:	25 e2       	ldi	r18, 0x25	; 37
    77de:	30 e0       	ldi	r19, 0x00	; 0
    77e0:	f9 01       	movw	r30, r18
    77e2:	20 81       	ld	r18, Z
    77e4:	21 60       	ori	r18, 0x01	; 1
    77e6:	fc 01       	movw	r30, r24
    77e8:	20 83       	st	Z, r18
	...
	asm volatile("nop\n\t" ::); // wait 65ns
	asm volatile("nop\n\t" ::);
	asm volatile("nop\n\t" ::);
	asm volatile("nop\n\t" ::);
	asm volatile("nop\n\t" ::);
    77f2:	00 00       	nop
	PAL_SLP_TR_LOW();	
    77f4:	85 e2       	ldi	r24, 0x25	; 37
    77f6:	90 e0       	ldi	r25, 0x00	; 0
    77f8:	25 e2       	ldi	r18, 0x25	; 37
    77fa:	30 e0       	ldi	r19, 0x00	; 0
    77fc:	f9 01       	movw	r30, r18
    77fe:	20 81       	ld	r18, Z
    7800:	2e 7f       	andi	r18, 0xFE	; 254
    7802:	fc 01       	movw	r30, r24
    7804:	20 83       	st	Z, r18
	
	// Wait for Frame to be transmitted		
	while(bootloader_pal_trx_bit_read(SR_IRQ_3_TRX_END) == 0)
    7806:	00 00       	nop
    7808:	8f e0       	ldi	r24, 0x0F	; 15
    780a:	68 e0       	ldi	r22, 0x08	; 8
    780c:	43 e0       	ldi	r20, 0x03	; 3
    780e:	0e 94 4e 3b 	call	0x769c	; 0x769c <bootloader_pal_trx_bit_read>
    7812:	88 23       	and	r24, r24
    7814:	c9 f3       	breq	.-14     	; 0x7808 <bootloader_send_response+0xb6>
	{		
	}	
}
    7816:	0f 90       	pop	r0
    7818:	cf 91       	pop	r28
    781a:	df 91       	pop	r29
    781c:	08 95       	ret

0000781e <bootloader_wait_for_rx_frame>:
	
	bootloader_pal_trx_bit_write( SR_CHANNEL, 0x12);	// Set channel (carrier freq) 0xB (11) ... 0x1A (26) 
}

void bootloader_wait_for_rx_frame(void)
{	
    781e:	df 93       	push	r29
    7820:	cf 93       	push	r28
    7822:	00 d0       	rcall	.+0      	; 0x7824 <bootloader_wait_for_rx_frame+0x6>
    7824:	00 d0       	rcall	.+0      	; 0x7826 <bootloader_wait_for_rx_frame+0x8>
    7826:	0f 92       	push	r0
    7828:	cd b7       	in	r28, 0x3d	; 61
    782a:	de b7       	in	r29, 0x3e	; 62
	extern at86rf231_frame at86rf231_rx_frame;
	uint8_t length = 0; 
    782c:	1a 82       	std	Y+2, r1	; 0x02
	
	volatile uint8_t reg = 0;
    782e:	1b 82       	std	Y+3, r1	; 0x03
	volatile uint8_t trx = 0;
    7830:	1c 82       	std	Y+4, r1	; 0x04
	volatile uint8_t ami = 0;
    7832:	1d 82       	std	Y+5, r1	; 0x05
	
	uint8_t rx_match = 0;
    7834:	19 82       	std	Y+1, r1	; 0x01
	 
	bootloader_pal_trx_bit_write(SR_TRX_CMD,RX_ON);	// Set TRx into Receive Mode (RX_ON)
    7836:	82 e0       	ldi	r24, 0x02	; 2
    7838:	6f e1       	ldi	r22, 0x1F	; 31
    783a:	40 e0       	ldi	r20, 0x00	; 0
    783c:	26 e0       	ldi	r18, 0x06	; 6
    783e:	0e 94 74 3b 	call	0x76e8	; 0x76e8 <bootloader_pal_trx_bit_write>
	bootloader_pal_trx_reg_read(RG_IRQ_STATUS);		// Reset Interrupt Status Reg.
    7842:	8f e0       	ldi	r24, 0x0F	; 15
    7844:	0e 94 63 3a 	call	0x74c6	; 0x74c6 <bootloader_pal_trx_reg_read>
	while(bootloader_pal_trx_bit_read(SR_TRX_STATUS) != RX_ON)
    7848:	00 00       	nop
    784a:	81 e0       	ldi	r24, 0x01	; 1
    784c:	6f e1       	ldi	r22, 0x1F	; 31
    784e:	40 e0       	ldi	r20, 0x00	; 0
    7850:	0e 94 4e 3b 	call	0x769c	; 0x769c <bootloader_pal_trx_bit_read>
    7854:	86 30       	cpi	r24, 0x06	; 6
    7856:	c9 f7       	brne	.-14     	; 0x784a <bootloader_wait_for_rx_frame+0x2c>
		// The Rx of an incoming Frame is signaled via Interrupt Flag Polling: 
		// The order of the interrupts should be:
		// Start of Rx Frame -> Address Match -> Rx Frame finished  
		// IRQ_2 (RX_START)  -> IRQ_5 (AMI)   -> IRQ_3 (TRX_END) 
		
		rx_match |= bootloader_pal_trx_reg_read(RG_IRQ_STATUS);
    7858:	8f e0       	ldi	r24, 0x0F	; 15
    785a:	0e 94 63 3a 	call	0x74c6	; 0x74c6 <bootloader_pal_trx_reg_read>
    785e:	99 81       	ldd	r25, Y+1	; 0x01
    7860:	89 2b       	or	r24, r25
    7862:	89 83       	std	Y+1, r24	; 0x01
		
		// If Rx_START and Rx_END but NO Address Match  
		if( (rx_match & (TRX_IRQ_RX_START | TRX_IRQ_AMI | TRX_IRQ_TRX_END) ) == (TRX_IRQ_RX_START | TRX_IRQ_TRX_END) )	
    7864:	89 81       	ldd	r24, Y+1	; 0x01
    7866:	88 2f       	mov	r24, r24
    7868:	90 e0       	ldi	r25, 0x00	; 0
    786a:	8c 72       	andi	r24, 0x2C	; 44
    786c:	90 70       	andi	r25, 0x00	; 0
    786e:	8c 30       	cpi	r24, 0x0C	; 12
    7870:	91 05       	cpc	r25, r1
    7872:	09 f4       	brne	.+2      	; 0x7876 <bootloader_wait_for_rx_frame+0x58>
			rx_match = 0;
    7874:	19 82       	std	Y+1, r1	; 0x01
			
		if( rx_match & TRX_IRQ_TRX_UR )		// If Frame Buffer Violation 
    7876:	89 81       	ldd	r24, Y+1	; 0x01
    7878:	88 2f       	mov	r24, r24
    787a:	90 e0       	ldi	r25, 0x00	; 0
    787c:	80 74       	andi	r24, 0x40	; 64
    787e:	90 70       	andi	r25, 0x00	; 0
    7880:	00 97       	sbiw	r24, 0x00	; 0
    7882:	09 f0       	breq	.+2      	; 0x7886 <bootloader_wait_for_rx_frame+0x68>
			rx_match = 0;		// NOTE: This should not happen since the Frame Buffer is not read during Rx
    7884:	19 82       	std	Y+1, r1	; 0x01
		
	}while ( (rx_match & (TRX_IRQ_RX_START | TRX_IRQ_AMI | TRX_IRQ_TRX_END) ) != (TRX_IRQ_RX_START | TRX_IRQ_AMI | TRX_IRQ_TRX_END) );
    7886:	89 81       	ldd	r24, Y+1	; 0x01
    7888:	88 2f       	mov	r24, r24
    788a:	90 e0       	ldi	r25, 0x00	; 0
    788c:	8c 72       	andi	r24, 0x2C	; 44
    788e:	90 70       	andi	r25, 0x00	; 0
    7890:	8c 32       	cpi	r24, 0x2C	; 44
    7892:	91 05       	cpc	r25, r1
    7894:	09 f7       	brne	.-62     	; 0x7858 <bootloader_wait_for_rx_frame+0x3a>
				
	// Read Frame Length from TRx frame buffer 
	bootloader_pal_trx_frame_read(&length,LENGTH_FIELD_LEN);
    7896:	ce 01       	movw	r24, r28
    7898:	02 96       	adiw	r24, 0x02	; 2
    789a:	61 e0       	ldi	r22, 0x01	; 1
    789c:	0e 94 9e 3a 	call	0x753c	; 0x753c <bootloader_pal_trx_frame_read>
	
	// Read packet from TRx Frame buffer and store it into at86rf231_rx_frame 			
	bootloader_pal_trx_frame_read((uint8_t*)&at86rf231_rx_frame,length);
    78a0:	2a 81       	ldd	r18, Y+2	; 0x02
    78a2:	8e ef       	ldi	r24, 0xFE	; 254
    78a4:	91 e0       	ldi	r25, 0x01	; 1
    78a6:	62 2f       	mov	r22, r18
    78a8:	0e 94 9e 3a 	call	0x753c	; 0x753c <bootloader_pal_trx_frame_read>
}
    78ac:	0f 90       	pop	r0
    78ae:	0f 90       	pop	r0
    78b0:	0f 90       	pop	r0
    78b2:	0f 90       	pop	r0
    78b4:	0f 90       	pop	r0
    78b6:	cf 91       	pop	r28
    78b8:	df 91       	pop	r29
    78ba:	08 95       	ret

000078bc <bootloader_setup_TRx>:
	PORTB |= (1 << DDRB4);		// Set PB4 = HIGH
	TRX_INIT();					// Enable SPI Module and set Master	 
} 

void bootloader_setup_TRx(void)
{	
    78bc:	df 93       	push	r29
    78be:	cf 93       	push	r28
    78c0:	cd b7       	in	r28, 0x3d	; 61
    78c2:	de b7       	in	r29, 0x3e	; 62
	// a) TRx is coming from a Reset State 
	// b) FLEX Firmware uses different settings for Measurement Data Transmission    
	
	// After Power-On it is necessary to set teh TRx Pins to default operation 
	// SLP_TR = L, /RST = H (and /SEL = H but this is already done by the SPI module).
	PAL_RST_HIGH();
    78c4:	88 e2       	ldi	r24, 0x28	; 40
    78c6:	90 e0       	ldi	r25, 0x00	; 0
    78c8:	28 e2       	ldi	r18, 0x28	; 40
    78ca:	30 e0       	ldi	r19, 0x00	; 0
    78cc:	f9 01       	movw	r30, r18
    78ce:	20 81       	ld	r18, Z
    78d0:	20 64       	ori	r18, 0x40	; 64
    78d2:	fc 01       	movw	r30, r24
    78d4:	20 83       	st	Z, r18
    PAL_SLP_TR_LOW();
    78d6:	85 e2       	ldi	r24, 0x25	; 37
    78d8:	90 e0       	ldi	r25, 0x00	; 0
    78da:	25 e2       	ldi	r18, 0x25	; 37
    78dc:	30 e0       	ldi	r19, 0x00	; 0
    78de:	f9 01       	movw	r30, r18
    78e0:	20 81       	ld	r18, Z
    78e2:	2e 7f       	andi	r18, 0xFE	; 254
    78e4:	fc 01       	movw	r30, r24
    78e6:	20 83       	st	Z, r18
	
	bootloader_pal_trx_bit_write(SR_TRX_CMD, TRX_OFF);						// Set TRx into "Standby" (no Rx no Tx) ...
    78e8:	82 e0       	ldi	r24, 0x02	; 2
    78ea:	6f e1       	ldi	r22, 0x1F	; 31
    78ec:	40 e0       	ldi	r20, 0x00	; 0
    78ee:	28 e0       	ldi	r18, 0x08	; 8
    78f0:	0e 94 74 3b 	call	0x76e8	; 0x76e8 <bootloader_pal_trx_bit_write>
	while(bootloader_pal_trx_bit_read(SR_TRX_STATUS) != TRX_OFF)			// .. and wait till state change finished 
    78f4:	00 00       	nop
    78f6:	81 e0       	ldi	r24, 0x01	; 1
    78f8:	6f e1       	ldi	r22, 0x1F	; 31
    78fa:	40 e0       	ldi	r20, 0x00	; 0
    78fc:	0e 94 4e 3b 	call	0x769c	; 0x769c <bootloader_pal_trx_bit_read>
    7900:	88 30       	cpi	r24, 0x08	; 8
    7902:	c9 f7       	brne	.-14     	; 0x78f6 <bootloader_setup_TRx+0x3a>
	{	}
	
	bootloader_pal_trx_bit_write(SR_IRQ_MASK, 0x00);						// Disable Interrupts but ...
    7904:	8e e0       	ldi	r24, 0x0E	; 14
    7906:	6f ef       	ldi	r22, 0xFF	; 255
    7908:	40 e0       	ldi	r20, 0x00	; 0
    790a:	20 e0       	ldi	r18, 0x00	; 0
    790c:	0e 94 74 3b 	call	0x76e8	; 0x76e8 <bootloader_pal_trx_bit_write>
    bootloader_pal_trx_bit_write(SR_IRQ_MASK_MODE,IRQ_MASK_MODE_ON);		// ... enable poll mode (to read IRQ status) 
    7910:	84 e0       	ldi	r24, 0x04	; 4
    7912:	62 e0       	ldi	r22, 0x02	; 2
    7914:	41 e0       	ldi	r20, 0x01	; 1
    7916:	21 e0       	ldi	r18, 0x01	; 1
    7918:	0e 94 74 3b 	call	0x76e8	; 0x76e8 <bootloader_pal_trx_bit_write>
	
	bootloader_pal_trx_bit_write(SR_OQPSK_DATA_RATE, ALTRATE_250KBPS);		// Change data rate to 250 kb/s mode  
    791c:	8c e0       	ldi	r24, 0x0C	; 12
    791e:	63 e0       	ldi	r22, 0x03	; 3
    7920:	40 e0       	ldi	r20, 0x00	; 0
    7922:	20 e0       	ldi	r18, 0x00	; 0
    7924:	0e 94 74 3b 	call	0x76e8	; 0x76e8 <bootloader_pal_trx_bit_write>
	bootloader_pal_trx_bit_write(SR_RX_PDT_LEVEL, 0x00);					// Use full sensitivity (-101 dBm)
    7928:	85 e1       	ldi	r24, 0x15	; 21
    792a:	6f e0       	ldi	r22, 0x0F	; 15
    792c:	40 e0       	ldi	r20, 0x00	; 0
    792e:	20 e0       	ldi	r18, 0x00	; 0
    7930:	0e 94 74 3b 	call	0x76e8	; 0x76e8 <bootloader_pal_trx_bit_write>
	bootloader_pal_trx_bit_write(SR_RX_PDT_DIS, RX_ENABLE);					// Enable Rx Frame Detection
    7934:	85 e1       	ldi	r24, 0x15	; 21
    7936:	60 e8       	ldi	r22, 0x80	; 128
    7938:	47 e0       	ldi	r20, 0x07	; 7
    793a:	20 e0       	ldi	r18, 0x00	; 0
    793c:	0e 94 74 3b 	call	0x76e8	; 0x76e8 <bootloader_pal_trx_bit_write>
	
	bootloader_pal_trx_bit_write(SR_RX_SAFE_MODE, RX_SAFE_MODE_ENABLE );	// Enable buffer protection mode
    7940:	8c e0       	ldi	r24, 0x0C	; 12
    7942:	60 e8       	ldi	r22, 0x80	; 128
    7944:	47 e0       	ldi	r20, 0x07	; 7
    7946:	21 e0       	ldi	r18, 0x01	; 1
    7948:	0e 94 74 3b 	call	0x76e8	; 0x76e8 <bootloader_pal_trx_bit_write>
	bootloader_pal_trx_bit_write(SR_ANT_DIV_EN, ANT_DIV_DISABLE);			// No Antenna Diversity 
    794c:	8d e0       	ldi	r24, 0x0D	; 13
    794e:	68 e0       	ldi	r22, 0x08	; 8
    7950:	43 e0       	ldi	r20, 0x03	; 3
    7952:	20 e0       	ldi	r18, 0x00	; 0
    7954:	0e 94 74 3b 	call	0x76e8	; 0x76e8 <bootloader_pal_trx_bit_write>
	
	bootloader_pal_trx_bit_write(SR_TX_AUTO_CRC_ON,TX_AUTO_CRC_ENABLE);		// Enable Auto CRC Generation 
    7958:	84 e0       	ldi	r24, 0x04	; 4
    795a:	60 e2       	ldi	r22, 0x20	; 32
    795c:	45 e0       	ldi	r20, 0x05	; 5
    795e:	21 e0       	ldi	r18, 0x01	; 1
    7960:	0e 94 74 3b 	call	0x76e8	; 0x76e8 <bootloader_pal_trx_bit_write>
	
	pal_trx_bit_write( SR_CLKM_CTRL, CLKM_1MHZ );					// Config clock = 1 MHz
    7964:	83 e0       	ldi	r24, 0x03	; 3
    7966:	67 e0       	ldi	r22, 0x07	; 7
    7968:	40 e0       	ldi	r20, 0x00	; 0
    796a:	21 e0       	ldi	r18, 0x01	; 1
    796c:	0e 94 18 05 	call	0xa30	; 0xa30 <pal_trx_bit_write>
	
	bootloader_pal_trx_bit_write(SR_SPI_CMD_MODE, SPI_CMD_MODE_DEFAULT);	// No monitoring byte in SPI comm.
    7970:	84 e0       	ldi	r24, 0x04	; 4
    7972:	6c e0       	ldi	r22, 0x0C	; 12
    7974:	42 e0       	ldi	r20, 0x02	; 2
    7976:	20 e0       	ldi	r18, 0x00	; 0
    7978:	0e 94 74 3b 	call	0x76e8	; 0x76e8 <bootloader_pal_trx_bit_write>
	
	// Write device addresses used for Automatic Address Matching 
	bootloader_pal_trx_reg_write( RG_PAN_ID_0,    0xFF);	// Set PAN ID Low Byte 				
    797c:	82 e2       	ldi	r24, 0x22	; 34
    797e:	6f ef       	ldi	r22, 0xFF	; 255
    7980:	0e 94 2c 3a 	call	0x7458	; 0x7458 <bootloader_pal_trx_reg_write>
    bootloader_pal_trx_reg_write( RG_PAN_ID_1,    0xFF);	// Set PAN ID High Byte 
    7984:	83 e2       	ldi	r24, 0x23	; 35
    7986:	6f ef       	ldi	r22, 0xFF	; 255
    7988:	0e 94 2c 3a 	call	0x7458	; 0x7458 <bootloader_pal_trx_reg_write>
	
    bootloader_pal_trx_reg_write( RG_SHORT_ADDR_0, 0x0F);	// Set Source Address Low Byte 
    798c:	80 e2       	ldi	r24, 0x20	; 32
    798e:	6f e0       	ldi	r22, 0x0F	; 15
    7990:	0e 94 2c 3a 	call	0x7458	; 0x7458 <bootloader_pal_trx_reg_write>
    bootloader_pal_trx_reg_write( RG_SHORT_ADDR_1, 0xA0);	// Set Source Address High Byte
    7994:	81 e2       	ldi	r24, 0x21	; 33
    7996:	60 ea       	ldi	r22, 0xA0	; 160
    7998:	0e 94 2c 3a 	call	0x7458	; 0x7458 <bootloader_pal_trx_reg_write>
	
	bootloader_pal_trx_bit_write( SR_CHANNEL, 0x12);	// Set channel (carrier freq) 0xB (11) ... 0x1A (26) 
    799c:	88 e0       	ldi	r24, 0x08	; 8
    799e:	6f e1       	ldi	r22, 0x1F	; 31
    79a0:	40 e0       	ldi	r20, 0x00	; 0
    79a2:	22 e1       	ldi	r18, 0x12	; 18
    79a4:	0e 94 74 3b 	call	0x76e8	; 0x76e8 <bootloader_pal_trx_bit_write>
}
    79a8:	cf 91       	pop	r28
    79aa:	df 91       	pop	r29
    79ac:	08 95       	ret

000079ae <bootloader>:
		
	bootloader();	
}

void bootloader(void) 
{	
    79ae:	df 93       	push	r29
    79b0:	cf 93       	push	r28
    79b2:	cd b7       	in	r28, 0x3d	; 61
    79b4:	de b7       	in	r29, 0x3e	; 62
    79b6:	ca 50       	subi	r28, 0x0A	; 10
    79b8:	d1 40       	sbci	r29, 0x01	; 1
    79ba:	0f b6       	in	r0, 0x3f	; 63
    79bc:	f8 94       	cli
    79be:	de bf       	out	0x3e, r29	; 62
    79c0:	0f be       	out	0x3f, r0	; 63
    79c2:	cd bf       	out	0x3d, r28	; 61
	extern at86rf231_frame at86rf231_rx_frame;
	
	uint8_t		page = 0;							// Index for flash write/read function -> Which page is addressed  
    79c4:	19 82       	std	Y+1, r1	; 0x01
	uint8_t		page_code[SPM_PAGESIZE] = {0};		// Stores Rx data into this array -> used as data_ptr for flash_write()   
    79c6:	20 e8       	ldi	r18, 0x80	; 128
    79c8:	ce 01       	movw	r24, r28
    79ca:	0b 96       	adiw	r24, 0x0b	; 11
    79cc:	fc 01       	movw	r30, r24
    79ce:	32 2f       	mov	r19, r18
    79d0:	11 92       	st	Z+, r1
    79d2:	3a 95       	dec	r19
    79d4:	e9 f7       	brne	.-6      	; 0x79d0 <bootloader+0x22>
	uint8_t		page_code_index = 0;				// Index to control the buffer page_code   	
    79d6:	1a 82       	std	Y+2, r1	; 0x02
	uint8_t		loaded_page[SPM_PAGESIZE] = {0};	// Loaded Flash (for verification) is stored in this array and compared  
    79d8:	ce 01       	movw	r24, r28
    79da:	85 57       	subi	r24, 0x75	; 117
    79dc:	9f 4f       	sbci	r25, 0xFF	; 255
    79de:	20 e8       	ldi	r18, 0x80	; 128
    79e0:	fc 01       	movw	r30, r24
    79e2:	32 2f       	mov	r19, r18
    79e4:	11 92       	st	Z+, r1
    79e6:	3a 95       	dec	r19
    79e8:	e9 f7       	brne	.-6      	; 0x79e4 <bootloader+0x36>
	uint8_t		frame_index = 0;					// Used as for-loop control variable to store the TRx frame into page_code
    79ea:	1b 82       	std	Y+3, r1	; 0x03
	uint8_t		fw_upd_end = 0;						// Flag to signal the end of the firmware update -> All data written  
    79ec:	1c 82       	std	Y+4, r1	; 0x04
	uint8_t		length = 0;							// The Frame length info from TRx is stored here 
    79ee:	1a 86       	std	Y+10, r1	; 0x0a
	uint8_t		verify_ok = 0;						// Used as control variable for Flash verification 
    79f0:	1d 82       	std	Y+5, r1	; 0x05
	uint8_t		expected_seq_nr = 0;				// Expected Sequence Nr. within Rx Frame
    79f2:	1e 82       	std	Y+6, r1	; 0x06
	uint8_t		i = 0;								// Control variable for for-loops
    79f4:	1f 82       	std	Y+7, r1	; 0x07
	uint16_t	wait_cntr = 0;
    79f6:	19 86       	std	Y+9, r1	; 0x09
    79f8:	18 86       	std	Y+8, r1	; 0x08
	
	cli();				// Disable Global Interrupts 	
    79fa:	f8 94       	cli
	bootloader_setup_MCU();	
    79fc:	0e 94 d1 38 	call	0x71a2	; 0x71a2 <bootloader_setup_MCU>
	bootloader_setup_TRx();	
    7a00:	0e 94 5e 3c 	call	0x78bc	; 0x78bc <bootloader_setup_TRx>
	
	bootloader_send_response(ACK);	 	// Acknowledge the received Firmware Update command 
    7a04:	80 e0       	ldi	r24, 0x00	; 0
    7a06:	0e 94 a9 3b 	call	0x7752	; 0x7752 <bootloader_send_response>
	
	do 
	{	
		bootloader_wait_for_rx_frame();	// Waits until Rx Frame is received		
    7a0a:	0e 94 0f 3c 	call	0x781e	; 0x781e <bootloader_wait_for_rx_frame>
		
		if (bootloader_pal_trx_bit_read(SR_RX_CRC_VALID) == CRC16_VALID)	// Check if CRC check sum is valid
    7a0e:	86 e0       	ldi	r24, 0x06	; 6
    7a10:	60 e8       	ldi	r22, 0x80	; 128
    7a12:	47 e0       	ldi	r20, 0x07	; 7
    7a14:	0e 94 4e 3b 	call	0x769c	; 0x769c <bootloader_pal_trx_bit_read>
    7a18:	81 30       	cpi	r24, 0x01	; 1
    7a1a:	09 f0       	breq	.+2      	; 0x7a1e <bootloader+0x70>
    7a1c:	f1 c0       	rjmp	.+482    	; 0x7c00 <bootloader+0x252>
		{	
			switch(FCF_FRAME_TYPE)		// FCF_FRAME_TYPE -> (at86rf231_rx_frame.frame_control_field & 0x3) 
    7a1e:	80 91 ff 01 	lds	r24, 0x01FF
    7a22:	90 91 00 02 	lds	r25, 0x0200
    7a26:	87 70       	andi	r24, 0x07	; 7
    7a28:	90 70       	andi	r25, 0x00	; 0
    7a2a:	81 30       	cpi	r24, 0x01	; 1
    7a2c:	91 05       	cpc	r25, r1
    7a2e:	29 f0       	breq	.+10     	; 0x7a3a <bootloader+0x8c>
    7a30:	83 30       	cpi	r24, 0x03	; 3
    7a32:	91 05       	cpc	r25, r1
    7a34:	09 f4       	brne	.+2      	; 0x7a38 <bootloader+0x8a>
    7a36:	77 c0       	rjmp	.+238    	; 0x7b26 <bootloader+0x178>
					}
					break;
				
				//-------------------------------------------------------------------------------	
				default:	// Beacon or ACK Frame -> Nothing to do 
					break;	
    7a38:	e6 c0       	rjmp	.+460    	; 0x7c06 <bootloader+0x258>
		{	
			switch(FCF_FRAME_TYPE)		// FCF_FRAME_TYPE -> (at86rf231_rx_frame.frame_control_field & 0x3) 
			{
				case FCF_FRAMETYPE_DATA:
				
					length = at86rf231_rx_frame.frame_length - MAC_OVERHEAD;
    7a3a:	80 91 fe 01 	lds	r24, 0x01FE
    7a3e:	8d 50       	subi	r24, 0x0D	; 13
    7a40:	8a 87       	std	Y+10, r24	; 0x0a
					
					if( expected_seq_nr != at86rf231_rx_frame.seq_number)	  // If Paket nr. does not match ...  
    7a42:	90 91 01 02 	lds	r25, 0x0201
    7a46:	8e 81       	ldd	r24, Y+6	; 0x06
    7a48:	98 17       	cp	r25, r24
    7a4a:	21 f0       	breq	.+8      	; 0x7a54 <bootloader+0xa6>
					{
						bootloader_send_response(ACK);		// ... then an ACK was not received for the previous paket.  
    7a4c:	80 e0       	ldi	r24, 0x00	; 0
    7a4e:	0e 94 a9 3b 	call	0x7752	; 0x7752 <bootloader_send_response>
															// The READ will Tx the previously received paket again.  
						break;								// Leave the switch, drop that frame and wait for next Rx message	   
    7a52:	d5 c0       	rjmp	.+426    	; 0x7bfe <bootloader+0x250>
					}
					expected_seq_nr++;
    7a54:	8e 81       	ldd	r24, Y+6	; 0x06
    7a56:	8f 5f       	subi	r24, 0xFF	; 255
    7a58:	8e 83       	std	Y+6, r24	; 0x06
					
					for (frame_index = 0; frame_index < length; frame_index++)
    7a5a:	1b 82       	std	Y+3, r1	; 0x03
    7a5c:	5b c0       	rjmp	.+182    	; 0x7b14 <bootloader+0x166>
					{
						page_code[page_code_index++] = at86rf231_rx_frame.payload[frame_index];
    7a5e:	8a 81       	ldd	r24, Y+2	; 0x02
    7a60:	88 2f       	mov	r24, r24
    7a62:	90 e0       	ldi	r25, 0x00	; 0
    7a64:	2b 81       	ldd	r18, Y+3	; 0x03
    7a66:	22 2f       	mov	r18, r18
    7a68:	30 e0       	ldi	r19, 0x00	; 0
    7a6a:	26 5f       	subi	r18, 0xF6	; 246
    7a6c:	3d 4f       	sbci	r19, 0xFD	; 253
    7a6e:	f9 01       	movw	r30, r18
    7a70:	40 81       	ld	r20, Z
    7a72:	9e 01       	movw	r18, r28
    7a74:	25 5f       	subi	r18, 0xF5	; 245
    7a76:	3f 4f       	sbci	r19, 0xFF	; 255
    7a78:	82 0f       	add	r24, r18
    7a7a:	93 1f       	adc	r25, r19
    7a7c:	fc 01       	movw	r30, r24
    7a7e:	40 83       	st	Z, r20
    7a80:	8a 81       	ldd	r24, Y+2	; 0x02
    7a82:	8f 5f       	subi	r24, 0xFF	; 255
    7a84:	8a 83       	std	Y+2, r24	; 0x02
						
						if(page_code_index == SPM_PAGESIZE) // If page_code full
    7a86:	8a 81       	ldd	r24, Y+2	; 0x02
    7a88:	80 38       	cpi	r24, 0x80	; 128
    7a8a:	09 f0       	breq	.+2      	; 0x7a8e <bootloader+0xe0>
    7a8c:	40 c0       	rjmp	.+128    	; 0x7b0e <bootloader+0x160>
						{
							// Write to FLASH and verify ----------------------------------------------------				
							verify_ok = 0;
    7a8e:	1d 82       	std	Y+5, r1	; 0x05
							do 
							{						
								bootloader_write_flash_page(page, page_code);					
    7a90:	89 81       	ldd	r24, Y+1	; 0x01
    7a92:	88 2f       	mov	r24, r24
    7a94:	90 e0       	ldi	r25, 0x00	; 0
    7a96:	9e 01       	movw	r18, r28
    7a98:	25 5f       	subi	r18, 0xF5	; 245
    7a9a:	3f 4f       	sbci	r19, 0xFF	; 255
    7a9c:	b9 01       	movw	r22, r18
    7a9e:	0e 94 52 39 	call	0x72a4	; 0x72a4 <bootloader_write_flash_page>
								bootloader_load_flash_page(page, loaded_page);	// load PAGE for verification of correct FLASH write	
    7aa2:	89 81       	ldd	r24, Y+1	; 0x01
    7aa4:	88 2f       	mov	r24, r24
    7aa6:	90 e0       	ldi	r25, 0x00	; 0
    7aa8:	9e 01       	movw	r18, r28
    7aaa:	25 57       	subi	r18, 0x75	; 117
    7aac:	3f 4f       	sbci	r19, 0xFF	; 255
    7aae:	b9 01       	movw	r22, r18
    7ab0:	0e 94 e6 39 	call	0x73cc	; 0x73cc <bootloader_load_flash_page>
						
								for(i = 0; i <SPM_PAGESIZE; i++)	// Compare each Byte of the written page with the received program code 
    7ab4:	1f 82       	std	Y+7, r1	; 0x07
    7ab6:	21 c0       	rjmp	.+66     	; 0x7afa <bootloader+0x14c>
								{
									if( page_code[i] == loaded_page[i])
    7ab8:	8f 81       	ldd	r24, Y+7	; 0x07
    7aba:	88 2f       	mov	r24, r24
    7abc:	90 e0       	ldi	r25, 0x00	; 0
    7abe:	9e 01       	movw	r18, r28
    7ac0:	25 5f       	subi	r18, 0xF5	; 245
    7ac2:	3f 4f       	sbci	r19, 0xFF	; 255
    7ac4:	82 0f       	add	r24, r18
    7ac6:	93 1f       	adc	r25, r19
    7ac8:	fc 01       	movw	r30, r24
    7aca:	40 81       	ld	r20, Z
    7acc:	8f 81       	ldd	r24, Y+7	; 0x07
    7ace:	88 2f       	mov	r24, r24
    7ad0:	90 e0       	ldi	r25, 0x00	; 0
    7ad2:	9e 01       	movw	r18, r28
    7ad4:	25 57       	subi	r18, 0x75	; 117
    7ad6:	3f 4f       	sbci	r19, 0xFF	; 255
    7ad8:	82 0f       	add	r24, r18
    7ada:	93 1f       	adc	r25, r19
    7adc:	fc 01       	movw	r30, r24
    7ade:	80 81       	ld	r24, Z
    7ae0:	48 17       	cp	r20, r24
    7ae2:	31 f4       	brne	.+12     	; 0x7af0 <bootloader+0x142>
										verify_ok = 1;
    7ae4:	81 e0       	ldi	r24, 0x01	; 1
    7ae6:	8d 83       	std	Y+5, r24	; 0x05
							do 
							{						
								bootloader_write_flash_page(page, page_code);					
								bootloader_load_flash_page(page, loaded_page);	// load PAGE for verification of correct FLASH write	
						
								for(i = 0; i <SPM_PAGESIZE; i++)	// Compare each Byte of the written page with the received program code 
    7ae8:	8f 81       	ldd	r24, Y+7	; 0x07
    7aea:	8f 5f       	subi	r24, 0xFF	; 255
    7aec:	8f 83       	std	Y+7, r24	; 0x07
    7aee:	05 c0       	rjmp	.+10     	; 0x7afa <bootloader+0x14c>
								{
									if( page_code[i] == loaded_page[i])
										verify_ok = 1;
									else
									{
										verify_ok = 0;								
    7af0:	1d 82       	std	Y+5, r1	; 0x05
										bootloader_send_response(FLASH_ERR);	// Just for development purposes 
    7af2:	82 e0       	ldi	r24, 0x02	; 2
    7af4:	0e 94 a9 3b 	call	0x7752	; 0x7752 <bootloader_send_response>
										break;		
    7af8:	03 c0       	rjmp	.+6      	; 0x7b00 <bootloader+0x152>
							do 
							{						
								bootloader_write_flash_page(page, page_code);					
								bootloader_load_flash_page(page, loaded_page);	// load PAGE for verification of correct FLASH write	
						
								for(i = 0; i <SPM_PAGESIZE; i++)	// Compare each Byte of the written page with the received program code 
    7afa:	8f 81       	ldd	r24, Y+7	; 0x07
    7afc:	88 23       	and	r24, r24
    7afe:	e4 f6       	brge	.-72     	; 0x7ab8 <bootloader+0x10a>
										bootloader_send_response(FLASH_ERR);	// Just for development purposes 
										break;		
									}
								}
					
							}while (verify_ok == 0);
    7b00:	8d 81       	ldd	r24, Y+5	; 0x05
    7b02:	88 23       	and	r24, r24
    7b04:	29 f2       	breq	.-118    	; 0x7a90 <bootloader+0xe2>
							page++;
    7b06:	89 81       	ldd	r24, Y+1	; 0x01
    7b08:	8f 5f       	subi	r24, 0xFF	; 255
    7b0a:	89 83       	std	Y+1, r24	; 0x01
							page_code_index = 0;	// Reset buffer index
    7b0c:	1a 82       	std	Y+2, r1	; 0x02
															// The READ will Tx the previously received paket again.  
						break;								// Leave the switch, drop that frame and wait for next Rx message	   
					}
					expected_seq_nr++;
					
					for (frame_index = 0; frame_index < length; frame_index++)
    7b0e:	8b 81       	ldd	r24, Y+3	; 0x03
    7b10:	8f 5f       	subi	r24, 0xFF	; 255
    7b12:	8b 83       	std	Y+3, r24	; 0x03
    7b14:	9b 81       	ldd	r25, Y+3	; 0x03
    7b16:	8a 85       	ldd	r24, Y+10	; 0x0a
    7b18:	98 17       	cp	r25, r24
    7b1a:	08 f4       	brcc	.+2      	; 0x7b1e <bootloader+0x170>
    7b1c:	a0 cf       	rjmp	.-192    	; 0x7a5e <bootloader+0xb0>
							}while (verify_ok == 0);
							page++;
							page_code_index = 0;	// Reset buffer index
						}	
					}					
					bootloader_send_response(ACK);
    7b1e:	80 e0       	ldi	r24, 0x00	; 0
    7b20:	0e 94 a9 3b 	call	0x7752	; 0x7752 <bootloader_send_response>
					break;
    7b24:	6c c0       	rjmp	.+216    	; 0x7bfe <bootloader+0x250>
					
				//---------------------------------------------------------------------------------
				case FCF_FRAMETYPE_MAC_CMD:
					
					if(at86rf231_rx_frame.payload[0] == FW_UPD_END) 
    7b26:	80 91 0a 02 	lds	r24, 0x020A
    7b2a:	84 30       	cpi	r24, 0x04	; 4
    7b2c:	09 f0       	breq	.+2      	; 0x7b30 <bootloader+0x182>
    7b2e:	5c c0       	rjmp	.+184    	; 0x7be8 <bootloader+0x23a>
					{	
						bootloader_send_response(ACK);
    7b30:	80 e0       	ldi	r24, 0x00	; 0
    7b32:	0e 94 a9 3b 	call	0x7752	; 0x7752 <bootloader_send_response>
						
						// If there is still Flash memory left unprogrammed 
						// write the remaining Flash bytes with the remaining bytes or 0xFF for unused Flash
						while(page < TOT_NR_APP_PAGES)
    7b36:	52 c0       	rjmp	.+164    	; 0x7bdc <bootloader+0x22e>
						{
							page_code[page_code_index++] = 0xFF;
    7b38:	8a 81       	ldd	r24, Y+2	; 0x02
    7b3a:	88 2f       	mov	r24, r24
    7b3c:	90 e0       	ldi	r25, 0x00	; 0
    7b3e:	9e 01       	movw	r18, r28
    7b40:	25 5f       	subi	r18, 0xF5	; 245
    7b42:	3f 4f       	sbci	r19, 0xFF	; 255
    7b44:	82 0f       	add	r24, r18
    7b46:	93 1f       	adc	r25, r19
    7b48:	2f ef       	ldi	r18, 0xFF	; 255
    7b4a:	fc 01       	movw	r30, r24
    7b4c:	20 83       	st	Z, r18
    7b4e:	8a 81       	ldd	r24, Y+2	; 0x02
    7b50:	8f 5f       	subi	r24, 0xFF	; 255
    7b52:	8a 83       	std	Y+2, r24	; 0x02
							
							if(page_code_index == SPM_PAGESIZE) // If page_code full
    7b54:	8a 81       	ldd	r24, Y+2	; 0x02
    7b56:	80 38       	cpi	r24, 0x80	; 128
    7b58:	09 f0       	breq	.+2      	; 0x7b5c <bootloader+0x1ae>
    7b5a:	40 c0       	rjmp	.+128    	; 0x7bdc <bootloader+0x22e>
							{
								// Write to FLASH and verify ----------------------------------------------------				
								verify_ok = 0;
    7b5c:	1d 82       	std	Y+5, r1	; 0x05
								do 
								{						
									bootloader_write_flash_page(page, page_code);					
    7b5e:	89 81       	ldd	r24, Y+1	; 0x01
    7b60:	88 2f       	mov	r24, r24
    7b62:	90 e0       	ldi	r25, 0x00	; 0
    7b64:	9e 01       	movw	r18, r28
    7b66:	25 5f       	subi	r18, 0xF5	; 245
    7b68:	3f 4f       	sbci	r19, 0xFF	; 255
    7b6a:	b9 01       	movw	r22, r18
    7b6c:	0e 94 52 39 	call	0x72a4	; 0x72a4 <bootloader_write_flash_page>
									bootloader_load_flash_page(page, loaded_page);	// load PAGE for verification of correct FLASH write	
    7b70:	89 81       	ldd	r24, Y+1	; 0x01
    7b72:	88 2f       	mov	r24, r24
    7b74:	90 e0       	ldi	r25, 0x00	; 0
    7b76:	9e 01       	movw	r18, r28
    7b78:	25 57       	subi	r18, 0x75	; 117
    7b7a:	3f 4f       	sbci	r19, 0xFF	; 255
    7b7c:	b9 01       	movw	r22, r18
    7b7e:	0e 94 e6 39 	call	0x73cc	; 0x73cc <bootloader_load_flash_page>
						
									for(i = 0; i <SPM_PAGESIZE; i++)	// Compare each Byte of the written page with the received program code 
    7b82:	1f 82       	std	Y+7, r1	; 0x07
    7b84:	21 c0       	rjmp	.+66     	; 0x7bc8 <bootloader+0x21a>
									{
										if( page_code[i] == loaded_page[i])
    7b86:	8f 81       	ldd	r24, Y+7	; 0x07
    7b88:	88 2f       	mov	r24, r24
    7b8a:	90 e0       	ldi	r25, 0x00	; 0
    7b8c:	9e 01       	movw	r18, r28
    7b8e:	25 5f       	subi	r18, 0xF5	; 245
    7b90:	3f 4f       	sbci	r19, 0xFF	; 255
    7b92:	82 0f       	add	r24, r18
    7b94:	93 1f       	adc	r25, r19
    7b96:	fc 01       	movw	r30, r24
    7b98:	40 81       	ld	r20, Z
    7b9a:	8f 81       	ldd	r24, Y+7	; 0x07
    7b9c:	88 2f       	mov	r24, r24
    7b9e:	90 e0       	ldi	r25, 0x00	; 0
    7ba0:	9e 01       	movw	r18, r28
    7ba2:	25 57       	subi	r18, 0x75	; 117
    7ba4:	3f 4f       	sbci	r19, 0xFF	; 255
    7ba6:	82 0f       	add	r24, r18
    7ba8:	93 1f       	adc	r25, r19
    7baa:	fc 01       	movw	r30, r24
    7bac:	80 81       	ld	r24, Z
    7bae:	48 17       	cp	r20, r24
    7bb0:	31 f4       	brne	.+12     	; 0x7bbe <bootloader+0x210>
											verify_ok = 1;
    7bb2:	81 e0       	ldi	r24, 0x01	; 1
    7bb4:	8d 83       	std	Y+5, r24	; 0x05
								do 
								{						
									bootloader_write_flash_page(page, page_code);					
									bootloader_load_flash_page(page, loaded_page);	// load PAGE for verification of correct FLASH write	
						
									for(i = 0; i <SPM_PAGESIZE; i++)	// Compare each Byte of the written page with the received program code 
    7bb6:	8f 81       	ldd	r24, Y+7	; 0x07
    7bb8:	8f 5f       	subi	r24, 0xFF	; 255
    7bba:	8f 83       	std	Y+7, r24	; 0x07
    7bbc:	05 c0       	rjmp	.+10     	; 0x7bc8 <bootloader+0x21a>
									{
										if( page_code[i] == loaded_page[i])
											verify_ok = 1;
										else
										{
											verify_ok = 0;								
    7bbe:	1d 82       	std	Y+5, r1	; 0x05
											bootloader_send_response(FLASH_ERR);	// Just for development purposes 
    7bc0:	82 e0       	ldi	r24, 0x02	; 2
    7bc2:	0e 94 a9 3b 	call	0x7752	; 0x7752 <bootloader_send_response>
											break;		
    7bc6:	03 c0       	rjmp	.+6      	; 0x7bce <bootloader+0x220>
								do 
								{						
									bootloader_write_flash_page(page, page_code);					
									bootloader_load_flash_page(page, loaded_page);	// load PAGE for verification of correct FLASH write	
						
									for(i = 0; i <SPM_PAGESIZE; i++)	// Compare each Byte of the written page with the received program code 
    7bc8:	8f 81       	ldd	r24, Y+7	; 0x07
    7bca:	88 23       	and	r24, r24
    7bcc:	e4 f6       	brge	.-72     	; 0x7b86 <bootloader+0x1d8>
											bootloader_send_response(FLASH_ERR);	// Just for development purposes 
											break;		
										}
									}
					
								}while (verify_ok == 0);
    7bce:	8d 81       	ldd	r24, Y+5	; 0x05
    7bd0:	88 23       	and	r24, r24
    7bd2:	29 f2       	breq	.-118    	; 0x7b5e <bootloader+0x1b0>
								page++;
    7bd4:	89 81       	ldd	r24, Y+1	; 0x01
    7bd6:	8f 5f       	subi	r24, 0xFF	; 255
    7bd8:	89 83       	std	Y+1, r24	; 0x01
								page_code_index = 0;	// Reset buffer index
    7bda:	1a 82       	std	Y+2, r1	; 0x02
					{	
						bootloader_send_response(ACK);
						
						// If there is still Flash memory left unprogrammed 
						// write the remaining Flash bytes with the remaining bytes or 0xFF for unused Flash
						while(page < TOT_NR_APP_PAGES)
    7bdc:	89 81       	ldd	r24, Y+1	; 0x01
    7bde:	80 3e       	cpi	r24, 0xE0	; 224
    7be0:	08 f4       	brcc	.+2      	; 0x7be4 <bootloader+0x236>
    7be2:	aa cf       	rjmp	.-172    	; 0x7b38 <bootloader+0x18a>
								}while (verify_ok == 0);
								page++;
								page_code_index = 0;	// Reset buffer index
							}	
						}						
						fw_upd_end = 1;
    7be4:	81 e0       	ldi	r24, 0x01	; 1
    7be6:	8c 83       	std	Y+4, r24	; 0x04
					}
					
					if (at86rf231_rx_frame.payload[0] == FW_UPD_CMD)	//
    7be8:	80 91 0a 02 	lds	r24, 0x020A
    7bec:	80 34       	cpi	r24, 0x40	; 64
    7bee:	31 f4       	brne	.+12     	; 0x7bfc <bootloader+0x24e>
					{
						bootloader_send_response(ACK);
    7bf0:	80 e0       	ldi	r24, 0x00	; 0
    7bf2:	0e 94 a9 3b 	call	0x7752	; 0x7752 <bootloader_send_response>
						
						// Reset all control variables   
						page = 0;
    7bf6:	19 82       	std	Y+1, r1	; 0x01
						page_code_index = 0;
    7bf8:	1a 82       	std	Y+2, r1	; 0x02
						expected_seq_nr = 0;
    7bfa:	1e 82       	std	Y+6, r1	; 0x06
					}
					break;
    7bfc:	00 00       	nop
    7bfe:	03 c0       	rjmp	.+6      	; 0x7c06 <bootloader+0x258>
			}
		}
		else
		{
			//send_nak();
			bootloader_send_response(NAK);
    7c00:	81 e0       	ldi	r24, 0x01	; 1
    7c02:	0e 94 a9 3b 	call	0x7752	; 0x7752 <bootloader_send_response>
		}	
												
	}while (fw_upd_end == 0);
    7c06:	8c 81       	ldd	r24, Y+4	; 0x04
    7c08:	88 23       	and	r24, r24
    7c0a:	09 f4       	brne	.+2      	; 0x7c0e <bootloader+0x260>
    7c0c:	fe ce       	rjmp	.-516    	; 0x7a0a <bootloader+0x5c>
	//		 (not knowing that EoS was received on FLEX) will continue to send 
	//		 the FW_UPD_END frame. Therefore check if these frames are still incoming.
		
	do 
	{
		wait_cntr = 0;
    7c0e:	19 86       	std	Y+9, r1	; 0x09
    7c10:	18 86       	std	Y+8, r1	; 0x08
		// Set TRx into Receive mode
		bootloader_pal_trx_bit_write(SR_TRX_CMD,RX_ON);
    7c12:	82 e0       	ldi	r24, 0x02	; 2
    7c14:	6f e1       	ldi	r22, 0x1F	; 31
    7c16:	40 e0       	ldi	r20, 0x00	; 0
    7c18:	26 e0       	ldi	r18, 0x06	; 6
    7c1a:	0e 94 74 3b 	call	0x76e8	; 0x76e8 <bootloader_pal_trx_bit_write>
		while(bootloader_pal_trx_bit_read(SR_TRX_STATUS) != RX_ON)
    7c1e:	00 00       	nop
    7c20:	81 e0       	ldi	r24, 0x01	; 1
    7c22:	6f e1       	ldi	r22, 0x1F	; 31
    7c24:	40 e0       	ldi	r20, 0x00	; 0
    7c26:	0e 94 4e 3b 	call	0x769c	; 0x769c <bootloader_pal_trx_bit_read>
    7c2a:	86 30       	cpi	r24, 0x06	; 6
    7c2c:	c9 f7       	brne	.-14     	; 0x7c20 <bootloader+0x272>
		{ }	
		
		// Wait until an incoming Frame is received or until
		// the Counter reaches its limit 
		while(bootloader_pal_trx_bit_read(SR_IRQ_3_TRX_END) == 0 )
    7c2e:	0b c0       	rjmp	.+22     	; 0x7c46 <bootloader+0x298>
		{	
			wait_cntr++;		
    7c30:	88 85       	ldd	r24, Y+8	; 0x08
    7c32:	99 85       	ldd	r25, Y+9	; 0x09
    7c34:	01 96       	adiw	r24, 0x01	; 1
    7c36:	99 87       	std	Y+9, r25	; 0x09
    7c38:	88 87       	std	Y+8, r24	; 0x08
			if (wait_cntr >= 10000)
    7c3a:	88 85       	ldd	r24, Y+8	; 0x08
    7c3c:	99 85       	ldd	r25, Y+9	; 0x09
    7c3e:	f7 e2       	ldi	r31, 0x27	; 39
    7c40:	80 31       	cpi	r24, 0x10	; 16
    7c42:	9f 07       	cpc	r25, r31
    7c44:	40 f4       	brcc	.+16     	; 0x7c56 <bootloader+0x2a8>
		while(bootloader_pal_trx_bit_read(SR_TRX_STATUS) != RX_ON)
		{ }	
		
		// Wait until an incoming Frame is received or until
		// the Counter reaches its limit 
		while(bootloader_pal_trx_bit_read(SR_IRQ_3_TRX_END) == 0 )
    7c46:	8f e0       	ldi	r24, 0x0F	; 15
    7c48:	68 e0       	ldi	r22, 0x08	; 8
    7c4a:	43 e0       	ldi	r20, 0x03	; 3
    7c4c:	0e 94 4e 3b 	call	0x769c	; 0x769c <bootloader_pal_trx_bit_read>
    7c50:	88 23       	and	r24, r24
    7c52:	71 f3       	breq	.-36     	; 0x7c30 <bootloader+0x282>
    7c54:	01 c0       	rjmp	.+2      	; 0x7c58 <bootloader+0x2aa>
		{	
			wait_cntr++;		
			if (wait_cntr >= 10000)
				break;
    7c56:	00 00       	nop
		}
		
		// If counter didn't reach its limit -> Incoming frame received -> ACK 
		if(wait_cntr < 10000)	
    7c58:	88 85       	ldd	r24, Y+8	; 0x08
    7c5a:	99 85       	ldd	r25, Y+9	; 0x09
    7c5c:	27 e2       	ldi	r18, 0x27	; 39
    7c5e:	80 31       	cpi	r24, 0x10	; 16
    7c60:	92 07       	cpc	r25, r18
    7c62:	18 f4       	brcc	.+6      	; 0x7c6a <bootloader+0x2bc>
			bootloader_send_response(ACK);
    7c64:	80 e0       	ldi	r24, 0x00	; 0
    7c66:	0e 94 a9 3b 	call	0x7752	; 0x7752 <bootloader_send_response>
		
	}while(wait_cntr < 10000);	// If no frame received within timeout-> Session finished 
    7c6a:	88 85       	ldd	r24, Y+8	; 0x08
    7c6c:	99 85       	ldd	r25, Y+9	; 0x09
    7c6e:	37 e2       	ldi	r19, 0x27	; 39
    7c70:	80 31       	cpi	r24, 0x10	; 16
    7c72:	93 07       	cpc	r25, r19
    7c74:	60 f2       	brcs	.-104    	; 0x7c0e <bootloader+0x260>
			
	asm("jmp 0x0000");	// Jump to App Flash section 
    7c76:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>
}	
    7c7a:	c6 5f       	subi	r28, 0xF6	; 246
    7c7c:	de 4f       	sbci	r29, 0xFE	; 254
    7c7e:	0f b6       	in	r0, 0x3f	; 63
    7c80:	f8 94       	cli
    7c82:	de bf       	out	0x3e, r29	; 62
    7c84:	0f be       	out	0x3f, r0	; 63
    7c86:	cd bf       	out	0x3d, r28	; 61
    7c88:	cf 91       	pop	r28
    7c8a:	df 91       	pop	r29
    7c8c:	08 95       	ret
