{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444366185573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444366185574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 09 00:49:45 2015 " "Processing started: Fri Oct 09 00:49:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444366185574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444366185574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LC3_CPU -c LC3_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off LC3_CPU -c LC3_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444366185574 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1444366186028 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LC3_CPU.v(114) " "Verilog HDL warning at LC3_CPU.v(114): extended using \"x\" or \"z\"" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 114 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1444366186084 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LC3_CPU.v(133) " "Verilog HDL warning at LC3_CPU.v(133): extended using \"x\" or \"z\"" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 133 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1444366186085 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LC3_CPU.v(134) " "Verilog HDL warning at LC3_CPU.v(134): extended using \"x\" or \"z\"" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 134 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1444366186085 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LC3_CPU.v(135) " "Verilog HDL warning at LC3_CPU.v(135): extended using \"x\" or \"z\"" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 135 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1444366186085 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LC3_CPU.v(136) " "Verilog HDL warning at LC3_CPU.v(136): extended using \"x\" or \"z\"" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 136 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1444366186085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR ir LC3_CPU.v(40) " "Verilog HDL Declaration information at LC3_CPU.v(40): object \"IR\" differs only in case from object \"ir\" in the same scope" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1444366186085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc LC3_CPU.v(46) " "Verilog HDL Declaration information at LC3_CPU.v(46): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1444366186085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAR mar LC3_CPU.v(83) " "Verilog HDL Declaration information at LC3_CPU.v(83): object \"MAR\" differs only in case from object \"mar\" in the same scope" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1444366186085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDR mdr LC3_CPU.v(89) " "Verilog HDL Declaration information at LC3_CPU.v(89): object \"MDR\" differs only in case from object \"mdr\" in the same scope" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 89 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1444366186085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CC cc LC3_CPU.v(128) " "Verilog HDL Declaration information at LC3_CPU.v(128): object \"CC\" differs only in case from object \"cc\" in the same scope" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 128 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1444366186085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file lc3_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC3_CPU " "Found entity 1: LC3_CPU" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366186087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366186087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorycontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file memorycontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "MemoryController.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/MemoryController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366186092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366186092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nibbletohex.v 1 1 " "Found 1 design units, including 1 entities, in source file nibbletohex.v" { { "Info" "ISGN_ENTITY_NAME" "1 NibbleToHex " "Found entity 1: NibbleToHex" {  } { { "NibbleToHex.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/NibbleToHex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366186097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366186097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366186103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366186103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext.v 1 1 " "Found 1 design units, including 1 entities, in source file sext.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT " "Found entity 1: SEXT" {  } { { "SEXT.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/SEXT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366186108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366186108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/RegFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366186112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366186112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366186116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366186116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditioncode.v 1 1 " "Found 1 design units, including 1 entities, in source file conditioncode.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCode " "Found entity 1: ConditionCode" {  } { { "ConditionCode.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/ConditionCode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366186121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366186121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Microcontroller " "Found entity 1: Microcontroller" {  } { { "Microcontroller.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Microcontroller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366186126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366186126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3_cpu_test.v 1 1 " "Found 1 design units, including 1 entities, in source file lc3_cpu_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC3_CPU_Test " "Found entity 1: LC3_CPU_Test" {  } { { "LC3_CPU_Test.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU_Test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366186131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366186131 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LC3_CPU " "Elaborating entity \"LC3_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1444366186251 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LC3_CPU.v(108) " "Verilog HDL assignment warning at LC3_CPU.v(108): truncated value with size 32 to match size of target (16)" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1444366186254 "|LC3_CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:ir " "Elaborating entity \"Register\" for hierarchy \"Register:ir\"" {  } { { "LC3_CPU.v" "ir" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:REG " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:REG\"" {  } { { "LC3_CPU.v" "REG" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT SEXT:s11 " "Elaborating entity \"SEXT\" for hierarchy \"SEXT:s11\"" {  } { { "LC3_CPU.v" "s11" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT SEXT:s9 " "Elaborating entity \"SEXT\" for hierarchy \"SEXT:s9\"" {  } { { "LC3_CPU.v" "s9" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT SEXT:s6 " "Elaborating entity \"SEXT\" for hierarchy \"SEXT:s6\"" {  } { { "LC3_CPU.v" "s6" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryController MemoryController:mc " "Elaborating entity \"MemoryController\" for hierarchy \"MemoryController:mc\"" {  } { { "LC3_CPU.v" "mc" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT SEXT:s5 " "Elaborating entity \"SEXT\" for hierarchy \"SEXT:s5\"" {  } { { "LC3_CPU.v" "s5" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "LC3_CPU.v" "alu" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCode ConditionCode:cc " "Elaborating entity \"ConditionCode\" for hierarchy \"ConditionCode:cc\"" {  } { { "LC3_CPU.v" "cc" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register ConditionCode:cc\|Register:ccReg " "Elaborating entity \"Register\" for hierarchy \"ConditionCode:cc\|Register:ccReg\"" {  } { { "ConditionCode.v" "ccReg" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/ConditionCode.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Microcontroller Microcontroller:control " "Elaborating entity \"Microcontroller\" for hierarchy \"Microcontroller:control\"" {  } { { "LC3_CPU.v" "control" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186325 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opTest Microcontroller.v(44) " "Verilog HDL Always Construct warning at Microcontroller.v(44): variable \"opTest\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Microcontroller.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Microcontroller.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1444366186326 "|LC3_CPU|Microcontroller:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "chkCC Microcontroller.v(44) " "Verilog HDL Always Construct warning at Microcontroller.v(44): variable \"chkCC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Microcontroller.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Microcontroller.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1444366186326 "|LC3_CPU|Microcontroller:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nextSignalState Microcontroller.v(45) " "Verilog HDL Always Construct warning at Microcontroller.v(45): variable \"nextSignalState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Microcontroller.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Microcontroller.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1444366186326 "|LC3_CPU|Microcontroller:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nextCCState Microcontroller.v(46) " "Verilog HDL Always Construct warning at Microcontroller.v(46): variable \"nextCCState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Microcontroller.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Microcontroller.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1444366186326 "|LC3_CPU|Microcontroller:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nextOPState Microcontroller.v(47) " "Verilog HDL Always Construct warning at Microcontroller.v(47): variable \"nextOPState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Microcontroller.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Microcontroller.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1444366186327 "|LC3_CPU|Microcontroller:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Microcontroller:control\|Register:stateReg " "Elaborating entity \"Register\" for hierarchy \"Microcontroller:control\|Register:stateReg\"" {  } { { "Microcontroller.v" "stateReg" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Microcontroller.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186329 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[0\] " "Converted tri-state buffer \"PC_in\[0\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366186470 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[1\] " "Converted tri-state buffer \"PC_in\[1\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366186470 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[2\] " "Converted tri-state buffer \"PC_in\[2\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366186470 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[3\] " "Converted tri-state buffer \"PC_in\[3\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366186470 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[4\] " "Converted tri-state buffer \"PC_in\[4\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366186470 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[5\] " "Converted tri-state buffer \"PC_in\[5\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366186470 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[6\] " "Converted tri-state buffer \"PC_in\[6\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366186470 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[7\] " "Converted tri-state buffer \"PC_in\[7\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366186470 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[8\] " "Converted tri-state buffer \"PC_in\[8\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366186470 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[9\] " "Converted tri-state buffer \"PC_in\[9\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366186470 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[10\] " "Converted tri-state buffer \"PC_in\[10\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366186470 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[11\] " "Converted tri-state buffer \"PC_in\[11\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366186470 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[12\] " "Converted tri-state buffer \"PC_in\[12\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366186470 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[13\] " "Converted tri-state buffer \"PC_in\[13\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366186470 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[14\] " "Converted tri-state buffer \"PC_in\[14\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366186470 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[15\] " "Converted tri-state buffer \"PC_in\[15\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366186470 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1444366186470 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MemoryController:mc\|memory_rtl_0 " "Inferred dual-clock RAM node \"MemoryController:mc\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1444366186589 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Microcontroller:control\|WideOr23~synth " "Found clock multiplexer Microcontroller:control\|WideOr23~synth" {  } { { "Microcontroller.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Microcontroller.v" 95 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1444366186746 "|LC3_CPU|Microcontroller:control|WideOr23"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1444366186746 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoryController:mc\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoryController:mc\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366186797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366186797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366186797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366186797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366186797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366186797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366186797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366186797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366186797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366186797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366186797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366186797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366186797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366186797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE RAM.mif " "Parameter INIT_FILE set to RAM.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366186797 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1444366186797 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1444366186797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryController:mc\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"MemoryController:mc\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366186867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryController:mc\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"MemoryController:mc\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE RAM.mif " "Parameter \"INIT_FILE\" = \"RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366186867 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1444366186867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qme1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qme1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qme1 " "Found entity 1: altsyncram_qme1" {  } { { "db/altsyncram_qme1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_qme1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366186944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366186944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t9i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t9i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t9i1 " "Found entity 1: altsyncram_t9i1" {  } { { "db/altsyncram_t9i1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_t9i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366187042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366187042 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1444366187294 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[0\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[0\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366187321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[1\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[1\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366187321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[2\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[2\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366187321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[3\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[3\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366187321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[4\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[4\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366187321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[5\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[5\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366187321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[6\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[6\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366187321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[7\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[7\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366187321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[8\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[8\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366187321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[9\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[9\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366187321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[10\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[10\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366187321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[11\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[11\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366187321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[12\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[12\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366187321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[13\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[13\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366187321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[14\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[14\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366187321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[15\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[15\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366187321 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1444366187321 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/output_files/LC3_CPU.map.smsg " "Generated suppressed messages file E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/output_files/LC3_CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1444366188534 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1444366188747 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366188747 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "945 " "Implemented 945 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1444366188852 ""} { "Info" "ICUT_CUT_TM_OPINS" "181 " "Implemented 181 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1444366188852 ""} { "Info" "ICUT_CUT_TM_LCELLS" "733 " "Implemented 733 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1444366188852 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1444366188852 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1444366188852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "505 " "Peak virtual memory: 505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444366188889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 09 00:49:48 2015 " "Processing ended: Fri Oct 09 00:49:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444366188889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444366188889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444366188889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444366188889 ""}
