Analysis & Synthesis report for MIPS_System
Mon Nov 20 02:18:55 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |MIPS_System|GPIO:uGPIO|pulse_gen:sw9|c_state
 10. State Machine - |MIPS_System|GPIO:uGPIO|pulse_gen:sw8|c_state
 11. State Machine - |MIPS_System|GPIO:uGPIO|pulse_gen:sw7|c_state
 12. State Machine - |MIPS_System|GPIO:uGPIO|pulse_gen:sw6|c_state
 13. State Machine - |MIPS_System|GPIO:uGPIO|pulse_gen:sw5|c_state
 14. State Machine - |MIPS_System|GPIO:uGPIO|pulse_gen:sw4|c_state
 15. State Machine - |MIPS_System|GPIO:uGPIO|pulse_gen:sw3|c_state
 16. State Machine - |MIPS_System|GPIO:uGPIO|pulse_gen:sw2|c_state
 17. State Machine - |MIPS_System|GPIO:uGPIO|pulse_gen:sw1|c_state
 18. State Machine - |MIPS_System|GPIO:uGPIO|pulse_gen:sw0|c_state
 19. State Machine - |MIPS_System|GPIO:uGPIO|pulse_gen:button2|c_state
 20. State Machine - |MIPS_System|GPIO:uGPIO|pulse_gen:button1|c_state
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Source assignments for ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated
 25. Parameter Settings for User Entity Instance: ALTPLL_clkgen:pll0|altpll:altpll_component
 26. Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|flopr:pcreg
 27. Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:pcbrmux
 28. Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:pcjmux
 29. Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:pcmux
 30. Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:wrsubmux
 31. Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:wrmux
 32. Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:resmux
 33. Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:jalresmux
 34. Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:srcbmux
 35. Parameter Settings for User Entity Instance: ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: GPIO:uGPIO|pulse_gen:button1
 37. Parameter Settings for User Entity Instance: GPIO:uGPIO|pulse_gen:button2
 38. Parameter Settings for User Entity Instance: GPIO:uGPIO|pulse_gen:sw0
 39. Parameter Settings for User Entity Instance: GPIO:uGPIO|pulse_gen:sw1
 40. Parameter Settings for User Entity Instance: GPIO:uGPIO|pulse_gen:sw2
 41. Parameter Settings for User Entity Instance: GPIO:uGPIO|pulse_gen:sw3
 42. Parameter Settings for User Entity Instance: GPIO:uGPIO|pulse_gen:sw4
 43. Parameter Settings for User Entity Instance: GPIO:uGPIO|pulse_gen:sw5
 44. Parameter Settings for User Entity Instance: GPIO:uGPIO|pulse_gen:sw6
 45. Parameter Settings for User Entity Instance: GPIO:uGPIO|pulse_gen:sw7
 46. Parameter Settings for User Entity Instance: GPIO:uGPIO|pulse_gen:sw8
 47. Parameter Settings for User Entity Instance: GPIO:uGPIO|pulse_gen:sw9
 48. altpll Parameter Settings by Entity Instance
 49. altsyncram Parameter Settings by Entity Instance
 50. Port Connectivity Checks: "GPIO:uGPIO"
 51. Port Connectivity Checks: "TimerCounter:Timer"
 52. Port Connectivity Checks: "Addr_Decoder:Decoder"
 53. Port Connectivity Checks: "ram2port_inst_data:Inst_Data_Mem"
 54. Port Connectivity Checks: "mips:mips_cpu|datapath:dp|alu:alu"
 55. Port Connectivity Checks: "mips:mips_cpu|datapath:dp|mux2:jalresmux"
 56. Port Connectivity Checks: "mips:mips_cpu|datapath:dp|mux2:resmux"
 57. Port Connectivity Checks: "mips:mips_cpu|datapath:dp|mux2:wrmux"
 58. Port Connectivity Checks: "mips:mips_cpu|datapath:dp|regfile:rf"
 59. Port Connectivity Checks: "mips:mips_cpu|datapath:dp|mux2:pcjmux"
 60. Port Connectivity Checks: "mips:mips_cpu|datapath:dp|adder:pcadd1"
 61. Port Connectivity Checks: "mips:mips_cpu|datapath:dp|flopr:pcreg"
 62. Port Connectivity Checks: "mips:mips_cpu|controller:c"
 63. Port Connectivity Checks: "mips:mips_cpu"
 64. Elapsed Time Per Partition
 65. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 20 02:18:55 2017      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; MIPS_System                                ;
; Top-level Entity Name              ; MIPS_System                                ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 0                                          ;
;     Total combinational functions  ; 0                                          ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 52                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; MIPS_System        ; MIPS_System        ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                               ;
+----------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path                         ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ; Library ;
+----------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; ../MIPS_System/Altera_Mem_Dual_Port/ram2port_inst_data.v ; yes             ; User Wizard-Generated File             ; C:/MIPS_Design/MIPS_System/Altera_Mem_Dual_Port/ram2port_inst_data.v ;         ;
; ../MIPS_System/MIPS_System.v                             ; yes             ; User Verilog HDL File                  ; C:/MIPS_Design/MIPS_System/MIPS_System.v                             ;         ;
; ../MIPS_System/Timer/TimerCounter.v                      ; yes             ; User Verilog HDL File                  ; C:/MIPS_Design/MIPS_System/Timer/TimerCounter.v                      ;         ;
; ../MIPS_System/MIPS_CPU/mipsparts.v                      ; yes             ; User Verilog HDL File                  ; C:/MIPS_Design/MIPS_System/MIPS_CPU/mipsparts.v                      ;         ;
; ../MIPS_System/MIPS_CPU/mips.v                           ; yes             ; User Verilog HDL File                  ; C:/MIPS_Design/MIPS_System/MIPS_CPU/mips.v                           ;         ;
; ../MIPS_System/GPIO/GPIO.v                               ; yes             ; User Verilog HDL File                  ; C:/MIPS_Design/MIPS_System/GPIO/GPIO.v                               ;         ;
; ../MIPS_System/Decoder/Addr_Decoder.v                    ; yes             ; User Verilog HDL File                  ; C:/MIPS_Design/MIPS_System/Decoder/Addr_Decoder.v                    ;         ;
; ../MIPS_System/Altera_PLL/ALTPLL_clkgen.v                ; yes             ; User Wizard-Generated File             ; C:/MIPS_Design/MIPS_System/Altera_PLL/ALTPLL_clkgen.v                ;         ;
; altpll.tdf                                               ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal131.inc                                           ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; stratix_pll.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_clkgen_altpll.v                                ; yes             ; Auto-Generated Megafunction            ; C:/MIPS_Design/MIPS_System_Syn/db/altpll_clkgen_altpll.v             ;         ;
; altsyncram.tdf                                           ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                                    ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                              ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                           ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                               ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                               ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                             ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_5ul2.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/MIPS_Design/MIPS_System_Syn/db/altsyncram_5ul2.tdf                ;         ;
; insts_data.mif                                           ; yes             ; Auto-Found Memory Initialization File  ; C:/MIPS_Design/MIPS_System_Syn/insts_data.mif                        ;         ;
+----------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
;                                             ;                  ;
; Total combinational functions               ; 0                ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 0                ;
;     -- 3 input functions                    ; 0                ;
;     -- <=2 input functions                  ; 0                ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 0                ;
;     -- arithmetic mode                      ; 0                ;
;                                             ;                  ;
; Total registers                             ; 0                ;
;     -- Dedicated logic registers            ; 0                ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 52               ;
; Embedded Multiplier 9-bit elements          ; 0                ;
; Maximum fan-out node                        ; HEX3_D[0]~output ;
; Maximum fan-out                             ; 1                ;
; Total fan-out                               ; 52               ;
; Average fan-out                             ; 0.50             ;
+---------------------------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |MIPS_System               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 52   ; 0            ; |MIPS_System        ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+----------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                               ; IP Include File                                                      ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+----------------------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |MIPS_System|ram2port_inst_data:Inst_Data_Mem ; C:/MIPS_Design/MIPS_System/Altera_Mem_Dual_Port/ram2port_inst_data.v ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |MIPS_System|ALTPLL_clkgen:pll0               ; C:/MIPS_Design/MIPS_System/Altera_PLL/ALTPLL_clkgen.v                ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+----------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|pulse_gen:sw9|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|pulse_gen:sw8|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|pulse_gen:sw7|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|pulse_gen:sw6|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|pulse_gen:sw5|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|pulse_gen:sw4|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|pulse_gen:sw3|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|pulse_gen:sw2|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|pulse_gen:sw1|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|pulse_gen:sw0|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|pulse_gen:button2|c_state                                                                                                                                                                 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|pulse_gen:button1|c_state                                                                                                                                                                 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+-------------------------------------------------+---------------------------------------------+
; Register name                                   ; Reason for Removal                          ;
+-------------------------------------------------+---------------------------------------------+
; mips:mips_cpu|datapath:dp|regfile:rf|R6[0..5]   ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R5[0..31]  ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R4[0..31]  ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R3[0..31]  ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R2[0..31]  ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R1[0..31]  ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R6[6..31]  ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R7[0..31]  ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R8[0..31]  ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R9[0..31]  ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R10[0..31] ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R11[0..31] ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R12[0..31] ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R13[0..31] ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R14[0..31] ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R15[0..31] ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R16[0..31] ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R17[0..31] ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R18[0..31] ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R19[0..31] ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R20[0..31] ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R21[0..31] ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R22[0..31] ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R23[0..31] ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R24[0..31] ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R25[0..31] ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R26[0..31] ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R27[0..31] ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R28[0..31] ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R29[0..31] ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R30[0..31] ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|regfile:rf|R31[0..31] ; Stuck at GND due to stuck port clock_enable ;
; mips:mips_cpu|datapath:dp|EX_writedata[31]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[31]     ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[30]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[30]     ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[29]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[29]     ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[28]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[28]     ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[27]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[27]     ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[26]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[26]     ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[25]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[25]     ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[24]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[24]     ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[23]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[23]     ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[22]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[22]     ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[21]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[21]     ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[20]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[20]     ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[19]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[19]     ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[18]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[18]     ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[17]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[17]     ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[16]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[16]     ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[15]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[15]     ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|ID_instr[15]          ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[14]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[14]     ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|ID_instr[14]          ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[13]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[13]     ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|ID_instr[13]          ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[12]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[12]     ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|ID_instr[12]          ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[11]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[11]     ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|ID_instr[11]          ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[10]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[10]     ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|ID_instr[10]          ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[9]       ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[9]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|ID_instr[9]           ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[8]       ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[8]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|ID_instr[8]           ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[7]       ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[7]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|ID_instr[7]           ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[6]       ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[6]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|ID_instr[6]           ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[5]       ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[5]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|ID_instr[5]           ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[4]       ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[4]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|ID_instr[4]           ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[3]       ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[3]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|ID_instr[3]           ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[2]       ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[2]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|ID_instr[2]           ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[1]       ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[1]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|ID_instr[1]           ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_writedata[0]       ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|ID_instr[16..20]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[0]      ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|ID_instr[0]           ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_alusrc             ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|EX_memwrite           ; Lost fanout                                 ;
; mips:mips_cpu|datapath:dp|MEM_memwrite          ; Lost fanout                                 ;
; GPIO:uGPIO|LEDG_R[0..9]                         ; Stuck at VCC due to stuck port data_in      ;
; GPIO:uGPIO|HEX0_R[6]                            ; Stuck at VCC due to stuck port data_in      ;
; GPIO:uGPIO|HEX0_R[0..5]                         ; Stuck at GND due to stuck port data_in      ;
; GPIO:uGPIO|HEX1_R[6]                            ; Stuck at VCC due to stuck port data_in      ;
; GPIO:uGPIO|HEX1_R[0..5]                         ; Stuck at GND due to stuck port data_in      ;
; GPIO:uGPIO|HEX2_R[6]                            ; Stuck at VCC due to stuck port data_in      ;
; GPIO:uGPIO|HEX2_R[0..5]                         ; Stuck at GND due to stuck port data_in      ;
; GPIO:uGPIO|HEX3_R[6]                            ; Stuck at VCC due to stuck port data_in      ;
; GPIO:uGPIO|HEX3_R[0..5]                         ; Stuck at GND due to stuck port data_in      ;
; GPIO:uGPIO|pulse_gen:sw9|c_state~2              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw9|c_state~3              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw9|c_state~4              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw9|c_state~5              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw8|c_state~2              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw8|c_state~3              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw8|c_state~4              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw8|c_state~5              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw7|c_state~2              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw7|c_state~3              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw7|c_state~4              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw7|c_state~5              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw6|c_state~2              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw6|c_state~3              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw6|c_state~4              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw6|c_state~5              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw5|c_state~2              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw5|c_state~3              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw5|c_state~4              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw5|c_state~5              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw4|c_state~2              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw4|c_state~3              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw4|c_state~4              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw4|c_state~5              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw3|c_state~2              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw3|c_state~3              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw3|c_state~4              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw3|c_state~5              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw2|c_state~2              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw2|c_state~3              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw2|c_state~4              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw2|c_state~5              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw1|c_state~2              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw1|c_state~3              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw1|c_state~4              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw1|c_state~5              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw0|c_state~2              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw0|c_state~3              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw0|c_state~4              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw0|c_state~5              ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button2|c_state~2          ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button2|c_state~3          ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button2|c_state~4          ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button2|c_state~5          ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button1|c_state~2          ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button1|c_state~3          ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button1|c_state~4          ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button1|c_state~5          ; Lost fanout                                 ;
; reset_ff                                        ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw9|c_state.S0             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw9|c_state.S1             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw9|c_state.S2             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw9|c_state.S3             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw9|c_state.S4             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw9|c_state.S5             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw9|c_state.S6             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw9|c_state.S7             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw9|c_state.S8             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw9|c_state.S9             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw9|c_state.S10            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw9|c_state.S11            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw9|c_state.S12            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw9|c_state.S13            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw9|c_state.S14            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw9|c_state.S15            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw8|c_state.S0             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw8|c_state.S1             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw8|c_state.S2             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw8|c_state.S3             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw8|c_state.S4             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw8|c_state.S5             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw8|c_state.S6             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw8|c_state.S7             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw8|c_state.S8             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw8|c_state.S9             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw8|c_state.S10            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw8|c_state.S11            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw8|c_state.S12            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw8|c_state.S13            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw8|c_state.S14            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw8|c_state.S15            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw7|c_state.S0             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw7|c_state.S1             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw7|c_state.S2             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw7|c_state.S3             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw7|c_state.S4             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw7|c_state.S5             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw7|c_state.S6             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw7|c_state.S7             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw7|c_state.S8             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw7|c_state.S9             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw7|c_state.S10            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw7|c_state.S11            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw7|c_state.S12            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw7|c_state.S13            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw7|c_state.S14            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw7|c_state.S15            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw6|c_state.S0             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw6|c_state.S1             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw6|c_state.S2             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw6|c_state.S3             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw6|c_state.S4             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw6|c_state.S5             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw6|c_state.S6             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw6|c_state.S7             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw6|c_state.S8             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw6|c_state.S9             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw6|c_state.S10            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw6|c_state.S11            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw6|c_state.S12            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw6|c_state.S13            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw6|c_state.S14            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw6|c_state.S15            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw5|c_state.S0             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw5|c_state.S1             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw5|c_state.S2             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw5|c_state.S3             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw5|c_state.S4             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw5|c_state.S5             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw5|c_state.S6             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw5|c_state.S7             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw5|c_state.S8             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw5|c_state.S9             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw5|c_state.S10            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw5|c_state.S11            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw5|c_state.S12            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw5|c_state.S13            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw5|c_state.S14            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw5|c_state.S15            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw4|c_state.S0             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw4|c_state.S1             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw4|c_state.S2             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw4|c_state.S3             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw4|c_state.S4             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw4|c_state.S5             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw4|c_state.S6             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw4|c_state.S7             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw4|c_state.S8             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw4|c_state.S9             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw4|c_state.S10            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw4|c_state.S11            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw4|c_state.S12            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw4|c_state.S13            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw4|c_state.S14            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw4|c_state.S15            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw3|c_state.S0             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw3|c_state.S1             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw3|c_state.S2             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw3|c_state.S3             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw3|c_state.S4             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw3|c_state.S5             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw3|c_state.S6             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw3|c_state.S7             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw3|c_state.S8             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw3|c_state.S9             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw3|c_state.S10            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw3|c_state.S11            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw3|c_state.S12            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw3|c_state.S13            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw3|c_state.S14            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw3|c_state.S15            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw2|c_state.S0             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw2|c_state.S1             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw2|c_state.S2             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw2|c_state.S3             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw2|c_state.S4             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw2|c_state.S5             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw2|c_state.S6             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw2|c_state.S7             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw2|c_state.S8             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw2|c_state.S9             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw2|c_state.S10            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw2|c_state.S11            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw2|c_state.S12            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw2|c_state.S13            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw2|c_state.S14            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw2|c_state.S15            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw1|c_state.S0             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw1|c_state.S1             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw1|c_state.S2             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw1|c_state.S3             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw1|c_state.S4             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw1|c_state.S5             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw1|c_state.S6             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw1|c_state.S7             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw1|c_state.S8             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw1|c_state.S9             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw1|c_state.S10            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw1|c_state.S11            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw1|c_state.S12            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw1|c_state.S13            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw1|c_state.S14            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw1|c_state.S15            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw0|c_state.S0             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw0|c_state.S1             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw0|c_state.S2             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw0|c_state.S3             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw0|c_state.S4             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw0|c_state.S5             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw0|c_state.S6             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw0|c_state.S7             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw0|c_state.S8             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw0|c_state.S9             ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw0|c_state.S10            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw0|c_state.S11            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw0|c_state.S12            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw0|c_state.S13            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw0|c_state.S14            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:sw0|c_state.S15            ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button2|c_state.S0         ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button2|c_state.S1         ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button2|c_state.S2         ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button2|c_state.S3         ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button2|c_state.S4         ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button2|c_state.S5         ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button2|c_state.S6         ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button2|c_state.S7         ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button2|c_state.S8         ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button2|c_state.S9         ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button2|c_state.S10        ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button2|c_state.S11        ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button2|c_state.S12        ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button2|c_state.S13        ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button2|c_state.S14        ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button2|c_state.S15        ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button1|c_state.S0         ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button1|c_state.S1         ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button1|c_state.S2         ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button1|c_state.S3         ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button1|c_state.S4         ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button1|c_state.S5         ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button1|c_state.S6         ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button1|c_state.S7         ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button1|c_state.S8         ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button1|c_state.S9         ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button1|c_state.S10        ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button1|c_state.S11        ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button1|c_state.S12        ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button1|c_state.S13        ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button1|c_state.S14        ; Lost fanout                                 ;
; GPIO:uGPIO|pulse_gen:button1|c_state.S15        ; Lost fanout                                 ;
; Total Number of Removed Registers = 1359        ;                                             ;
+-------------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                       ;
+---------------------------------------------+--------------------------------+------------------------------------------------------------------------------------+
; Register name                               ; Reason for Removal             ; Registers Removed due to This Register                                             ;
+---------------------------------------------+--------------------------------+------------------------------------------------------------------------------------+
; mips:mips_cpu|datapath:dp|regfile:rf|R6[5]  ; Stuck at GND                   ; mips:mips_cpu|datapath:dp|ID_instr[20], mips:mips_cpu|datapath:dp|ID_instr[19],    ;
;                                             ; due to stuck port clock_enable ; mips:mips_cpu|datapath:dp|ID_instr[18], mips:mips_cpu|datapath:dp|ID_instr[17],    ;
;                                             ;                                ; mips:mips_cpu|datapath:dp|ID_instr[16], mips:mips_cpu|datapath:dp|MEM_memwrite     ;
; GPIO:uGPIO|pulse_gen:sw9|c_state~2          ; Lost Fanouts                   ; GPIO:uGPIO|pulse_gen:sw9|c_state.S14, GPIO:uGPIO|pulse_gen:sw9|c_state.S15         ;
; GPIO:uGPIO|pulse_gen:sw8|c_state~2          ; Lost Fanouts                   ; GPIO:uGPIO|pulse_gen:sw8|c_state.S14, GPIO:uGPIO|pulse_gen:sw8|c_state.S15         ;
; GPIO:uGPIO|pulse_gen:sw7|c_state~2          ; Lost Fanouts                   ; GPIO:uGPIO|pulse_gen:sw7|c_state.S14, GPIO:uGPIO|pulse_gen:sw7|c_state.S15         ;
; GPIO:uGPIO|pulse_gen:sw6|c_state~2          ; Lost Fanouts                   ; GPIO:uGPIO|pulse_gen:sw6|c_state.S14, GPIO:uGPIO|pulse_gen:sw6|c_state.S15         ;
; GPIO:uGPIO|pulse_gen:sw5|c_state~2          ; Lost Fanouts                   ; GPIO:uGPIO|pulse_gen:sw5|c_state.S14, GPIO:uGPIO|pulse_gen:sw5|c_state.S15         ;
; GPIO:uGPIO|pulse_gen:sw4|c_state~2          ; Lost Fanouts                   ; GPIO:uGPIO|pulse_gen:sw4|c_state.S14, GPIO:uGPIO|pulse_gen:sw4|c_state.S15         ;
; GPIO:uGPIO|pulse_gen:sw3|c_state~2          ; Lost Fanouts                   ; GPIO:uGPIO|pulse_gen:sw3|c_state.S14, GPIO:uGPIO|pulse_gen:sw3|c_state.S15         ;
; GPIO:uGPIO|pulse_gen:sw2|c_state~2          ; Lost Fanouts                   ; GPIO:uGPIO|pulse_gen:sw2|c_state.S14, GPIO:uGPIO|pulse_gen:sw2|c_state.S15         ;
; GPIO:uGPIO|pulse_gen:sw1|c_state~2          ; Lost Fanouts                   ; GPIO:uGPIO|pulse_gen:sw1|c_state.S14, GPIO:uGPIO|pulse_gen:sw1|c_state.S15         ;
; GPIO:uGPIO|pulse_gen:sw0|c_state~2          ; Lost Fanouts                   ; GPIO:uGPIO|pulse_gen:sw0|c_state.S14, GPIO:uGPIO|pulse_gen:sw0|c_state.S15         ;
; GPIO:uGPIO|pulse_gen:button2|c_state~2      ; Lost Fanouts                   ; GPIO:uGPIO|pulse_gen:button2|c_state.S14, GPIO:uGPIO|pulse_gen:button2|c_state.S15 ;
; GPIO:uGPIO|pulse_gen:button1|c_state~2      ; Lost Fanouts                   ; GPIO:uGPIO|pulse_gen:button1|c_state.S14, GPIO:uGPIO|pulse_gen:button1|c_state.S15 ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[31] ; Lost Fanouts                   ; mips:mips_cpu|datapath:dp|ID_instr[15]                                             ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[30] ; Lost Fanouts                   ; mips:mips_cpu|datapath:dp|ID_instr[14]                                             ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[29] ; Lost Fanouts                   ; mips:mips_cpu|datapath:dp|ID_instr[13]                                             ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[28] ; Lost Fanouts                   ; mips:mips_cpu|datapath:dp|ID_instr[12]                                             ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[27] ; Lost Fanouts                   ; mips:mips_cpu|datapath:dp|ID_instr[11]                                             ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[26] ; Lost Fanouts                   ; mips:mips_cpu|datapath:dp|ID_instr[10]                                             ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[25] ; Lost Fanouts                   ; mips:mips_cpu|datapath:dp|ID_instr[9]                                              ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[24] ; Lost Fanouts                   ; mips:mips_cpu|datapath:dp|ID_instr[8]                                              ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[23] ; Lost Fanouts                   ; mips:mips_cpu|datapath:dp|ID_instr[7]                                              ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[22] ; Lost Fanouts                   ; mips:mips_cpu|datapath:dp|ID_instr[6]                                              ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[21] ; Lost Fanouts                   ; mips:mips_cpu|datapath:dp|ID_instr[5]                                              ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[20] ; Lost Fanouts                   ; mips:mips_cpu|datapath:dp|ID_instr[4]                                              ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[19] ; Lost Fanouts                   ; mips:mips_cpu|datapath:dp|ID_instr[3]                                              ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[18] ; Lost Fanouts                   ; mips:mips_cpu|datapath:dp|ID_instr[2]                                              ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[17] ; Lost Fanouts                   ; mips:mips_cpu|datapath:dp|ID_instr[1]                                              ;
; mips:mips_cpu|datapath:dp|EX_shiftedimm[16] ; Lost Fanouts                   ; mips:mips_cpu|datapath:dp|ID_instr[0]                                              ;
; GPIO:uGPIO|LEDG_R[9]                        ; Stuck at VCC                   ; reset_ff                                                                           ;
;                                             ; due to stuck port data_in      ;                                                                                    ;
+---------------------------------------------+--------------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTPLL_clkgen:pll0|altpll:altpll_component ;
+-------------------------------+---------------------------------+-----------------------+
; Parameter Name                ; Value                           ; Type                  ;
+-------------------------------+---------------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped               ;
; PLL_TYPE                      ; AUTO                            ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=ALTPLL_clkgen ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped               ;
; SCAN_CHAIN                    ; LONG                            ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                           ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped               ;
; LOCK_HIGH                     ; 1                               ; Untyped               ;
; LOCK_LOW                      ; 1                               ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped               ;
; SKIP_VCO                      ; OFF                             ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped               ;
; BANDWIDTH                     ; 0                               ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped               ;
; DOWN_SPREAD                   ; 0                               ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                               ; Signed Integer        ;
; CLK1_MULTIPLY_BY              ; 1                               ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 1                               ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped               ;
; CLK2_DIVIDE_BY                ; 5                               ; Signed Integer        ;
; CLK1_DIVIDE_BY                ; 5                               ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 5                               ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 50000                           ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 25000                           ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                              ; Signed Integer        ;
; CLK1_DUTY_CYCLE               ; 50                              ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped               ;
; DPA_DIVIDER                   ; 0                               ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped               ;
; VCO_MIN                       ; 0                               ; Untyped               ;
; VCO_MAX                       ; 0                               ; Untyped               ;
; VCO_CENTER                    ; 0                               ; Untyped               ;
; PFD_MIN                       ; 0                               ; Untyped               ;
; PFD_MAX                       ; 0                               ; Untyped               ;
; M_INITIAL                     ; 0                               ; Untyped               ;
; M                             ; 0                               ; Untyped               ;
; N                             ; 1                               ; Untyped               ;
; M2                            ; 1                               ; Untyped               ;
; N2                            ; 1                               ; Untyped               ;
; SS                            ; 1                               ; Untyped               ;
; C0_HIGH                       ; 0                               ; Untyped               ;
; C1_HIGH                       ; 0                               ; Untyped               ;
; C2_HIGH                       ; 0                               ; Untyped               ;
; C3_HIGH                       ; 0                               ; Untyped               ;
; C4_HIGH                       ; 0                               ; Untyped               ;
; C5_HIGH                       ; 0                               ; Untyped               ;
; C6_HIGH                       ; 0                               ; Untyped               ;
; C7_HIGH                       ; 0                               ; Untyped               ;
; C8_HIGH                       ; 0                               ; Untyped               ;
; C9_HIGH                       ; 0                               ; Untyped               ;
; C0_LOW                        ; 0                               ; Untyped               ;
; C1_LOW                        ; 0                               ; Untyped               ;
; C2_LOW                        ; 0                               ; Untyped               ;
; C3_LOW                        ; 0                               ; Untyped               ;
; C4_LOW                        ; 0                               ; Untyped               ;
; C5_LOW                        ; 0                               ; Untyped               ;
; C6_LOW                        ; 0                               ; Untyped               ;
; C7_LOW                        ; 0                               ; Untyped               ;
; C8_LOW                        ; 0                               ; Untyped               ;
; C9_LOW                        ; 0                               ; Untyped               ;
; C0_INITIAL                    ; 0                               ; Untyped               ;
; C1_INITIAL                    ; 0                               ; Untyped               ;
; C2_INITIAL                    ; 0                               ; Untyped               ;
; C3_INITIAL                    ; 0                               ; Untyped               ;
; C4_INITIAL                    ; 0                               ; Untyped               ;
; C5_INITIAL                    ; 0                               ; Untyped               ;
; C6_INITIAL                    ; 0                               ; Untyped               ;
; C7_INITIAL                    ; 0                               ; Untyped               ;
; C8_INITIAL                    ; 0                               ; Untyped               ;
; C9_INITIAL                    ; 0                               ; Untyped               ;
; C0_MODE                       ; BYPASS                          ; Untyped               ;
; C1_MODE                       ; BYPASS                          ; Untyped               ;
; C2_MODE                       ; BYPASS                          ; Untyped               ;
; C3_MODE                       ; BYPASS                          ; Untyped               ;
; C4_MODE                       ; BYPASS                          ; Untyped               ;
; C5_MODE                       ; BYPASS                          ; Untyped               ;
; C6_MODE                       ; BYPASS                          ; Untyped               ;
; C7_MODE                       ; BYPASS                          ; Untyped               ;
; C8_MODE                       ; BYPASS                          ; Untyped               ;
; C9_MODE                       ; BYPASS                          ; Untyped               ;
; C0_PH                         ; 0                               ; Untyped               ;
; C1_PH                         ; 0                               ; Untyped               ;
; C2_PH                         ; 0                               ; Untyped               ;
; C3_PH                         ; 0                               ; Untyped               ;
; C4_PH                         ; 0                               ; Untyped               ;
; C5_PH                         ; 0                               ; Untyped               ;
; C6_PH                         ; 0                               ; Untyped               ;
; C7_PH                         ; 0                               ; Untyped               ;
; C8_PH                         ; 0                               ; Untyped               ;
; C9_PH                         ; 0                               ; Untyped               ;
; L0_HIGH                       ; 1                               ; Untyped               ;
; L1_HIGH                       ; 1                               ; Untyped               ;
; G0_HIGH                       ; 1                               ; Untyped               ;
; G1_HIGH                       ; 1                               ; Untyped               ;
; G2_HIGH                       ; 1                               ; Untyped               ;
; G3_HIGH                       ; 1                               ; Untyped               ;
; E0_HIGH                       ; 1                               ; Untyped               ;
; E1_HIGH                       ; 1                               ; Untyped               ;
; E2_HIGH                       ; 1                               ; Untyped               ;
; E3_HIGH                       ; 1                               ; Untyped               ;
; L0_LOW                        ; 1                               ; Untyped               ;
; L1_LOW                        ; 1                               ; Untyped               ;
; G0_LOW                        ; 1                               ; Untyped               ;
; G1_LOW                        ; 1                               ; Untyped               ;
; G2_LOW                        ; 1                               ; Untyped               ;
; G3_LOW                        ; 1                               ; Untyped               ;
; E0_LOW                        ; 1                               ; Untyped               ;
; E1_LOW                        ; 1                               ; Untyped               ;
; E2_LOW                        ; 1                               ; Untyped               ;
; E3_LOW                        ; 1                               ; Untyped               ;
; L0_INITIAL                    ; 1                               ; Untyped               ;
; L1_INITIAL                    ; 1                               ; Untyped               ;
; G0_INITIAL                    ; 1                               ; Untyped               ;
; G1_INITIAL                    ; 1                               ; Untyped               ;
; G2_INITIAL                    ; 1                               ; Untyped               ;
; G3_INITIAL                    ; 1                               ; Untyped               ;
; E0_INITIAL                    ; 1                               ; Untyped               ;
; E1_INITIAL                    ; 1                               ; Untyped               ;
; E2_INITIAL                    ; 1                               ; Untyped               ;
; E3_INITIAL                    ; 1                               ; Untyped               ;
; L0_MODE                       ; BYPASS                          ; Untyped               ;
; L1_MODE                       ; BYPASS                          ; Untyped               ;
; G0_MODE                       ; BYPASS                          ; Untyped               ;
; G1_MODE                       ; BYPASS                          ; Untyped               ;
; G2_MODE                       ; BYPASS                          ; Untyped               ;
; G3_MODE                       ; BYPASS                          ; Untyped               ;
; E0_MODE                       ; BYPASS                          ; Untyped               ;
; E1_MODE                       ; BYPASS                          ; Untyped               ;
; E2_MODE                       ; BYPASS                          ; Untyped               ;
; E3_MODE                       ; BYPASS                          ; Untyped               ;
; L0_PH                         ; 0                               ; Untyped               ;
; L1_PH                         ; 0                               ; Untyped               ;
; G0_PH                         ; 0                               ; Untyped               ;
; G1_PH                         ; 0                               ; Untyped               ;
; G2_PH                         ; 0                               ; Untyped               ;
; G3_PH                         ; 0                               ; Untyped               ;
; E0_PH                         ; 0                               ; Untyped               ;
; E1_PH                         ; 0                               ; Untyped               ;
; E2_PH                         ; 0                               ; Untyped               ;
; E3_PH                         ; 0                               ; Untyped               ;
; M_PH                          ; 0                               ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped               ;
; CLK0_COUNTER                  ; G0                              ; Untyped               ;
; CLK1_COUNTER                  ; G0                              ; Untyped               ;
; CLK2_COUNTER                  ; G0                              ; Untyped               ;
; CLK3_COUNTER                  ; G0                              ; Untyped               ;
; CLK4_COUNTER                  ; G0                              ; Untyped               ;
; CLK5_COUNTER                  ; G0                              ; Untyped               ;
; CLK6_COUNTER                  ; E0                              ; Untyped               ;
; CLK7_COUNTER                  ; E1                              ; Untyped               ;
; CLK8_COUNTER                  ; E2                              ; Untyped               ;
; CLK9_COUNTER                  ; E3                              ; Untyped               ;
; L0_TIME_DELAY                 ; 0                               ; Untyped               ;
; L1_TIME_DELAY                 ; 0                               ; Untyped               ;
; G0_TIME_DELAY                 ; 0                               ; Untyped               ;
; G1_TIME_DELAY                 ; 0                               ; Untyped               ;
; G2_TIME_DELAY                 ; 0                               ; Untyped               ;
; G3_TIME_DELAY                 ; 0                               ; Untyped               ;
; E0_TIME_DELAY                 ; 0                               ; Untyped               ;
; E1_TIME_DELAY                 ; 0                               ; Untyped               ;
; E2_TIME_DELAY                 ; 0                               ; Untyped               ;
; E3_TIME_DELAY                 ; 0                               ; Untyped               ;
; M_TIME_DELAY                  ; 0                               ; Untyped               ;
; N_TIME_DELAY                  ; 0                               ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped               ;
; ENABLE0_COUNTER               ; L0                              ; Untyped               ;
; ENABLE1_COUNTER               ; L0                              ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped               ;
; LOOP_FILTER_C                 ; 5                               ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped               ;
; VCO_POST_SCALE                ; 0                               ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                     ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped               ;
; PORT_CLK1                     ; PORT_USED                       ; Untyped               ;
; PORT_CLK2                     ; PORT_USED                       ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED                     ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED                       ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped               ;
; M_TEST_SOURCE                 ; 5                               ; Untyped               ;
; C0_TEST_SOURCE                ; 5                               ; Untyped               ;
; C1_TEST_SOURCE                ; 5                               ; Untyped               ;
; C2_TEST_SOURCE                ; 5                               ; Untyped               ;
; C3_TEST_SOURCE                ; 5                               ; Untyped               ;
; C4_TEST_SOURCE                ; 5                               ; Untyped               ;
; C5_TEST_SOURCE                ; 5                               ; Untyped               ;
; C6_TEST_SOURCE                ; 5                               ; Untyped               ;
; C7_TEST_SOURCE                ; 5                               ; Untyped               ;
; C8_TEST_SOURCE                ; 5                               ; Untyped               ;
; C9_TEST_SOURCE                ; 5                               ; Untyped               ;
; CBXI_PARAMETER                ; ALTPLL_clkgen_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped               ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone III                     ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE        ;
+-------------------------------+---------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|flopr:pcreg ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:pcbrmux ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:pcjmux ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:pcmux ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:wrsubmux ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:wrmux ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:resmux ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:jalresmux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:srcbmux ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                            ;
+------------------------------------+------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                         ;
; WIDTH_A                            ; 32                     ; Signed Integer                                  ;
; WIDTHAD_A                          ; 11                     ; Signed Integer                                  ;
; NUMWORDS_A                         ; 2048                   ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                         ;
; WIDTH_B                            ; 32                     ; Signed Integer                                  ;
; WIDTHAD_B                          ; 11                     ; Signed Integer                                  ;
; NUMWORDS_B                         ; 2048                   ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 4                      ; Signed Integer                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                         ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; insts_data.mif         ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                 ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone III            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_5ul2        ; Untyped                                         ;
+------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|pulse_gen:button1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                  ;
; S1             ; 0001  ; Unsigned Binary                                  ;
; S2             ; 0010  ; Unsigned Binary                                  ;
; S3             ; 0011  ; Unsigned Binary                                  ;
; S4             ; 0100  ; Unsigned Binary                                  ;
; S5             ; 0101  ; Unsigned Binary                                  ;
; S6             ; 0110  ; Unsigned Binary                                  ;
; S7             ; 0111  ; Unsigned Binary                                  ;
; S8             ; 1000  ; Unsigned Binary                                  ;
; S9             ; 1001  ; Unsigned Binary                                  ;
; S10            ; 1010  ; Unsigned Binary                                  ;
; S11            ; 1011  ; Unsigned Binary                                  ;
; S12            ; 1100  ; Unsigned Binary                                  ;
; S13            ; 1101  ; Unsigned Binary                                  ;
; S14            ; 1110  ; Unsigned Binary                                  ;
; S15            ; 1111  ; Unsigned Binary                                  ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|pulse_gen:button2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                  ;
; S1             ; 0001  ; Unsigned Binary                                  ;
; S2             ; 0010  ; Unsigned Binary                                  ;
; S3             ; 0011  ; Unsigned Binary                                  ;
; S4             ; 0100  ; Unsigned Binary                                  ;
; S5             ; 0101  ; Unsigned Binary                                  ;
; S6             ; 0110  ; Unsigned Binary                                  ;
; S7             ; 0111  ; Unsigned Binary                                  ;
; S8             ; 1000  ; Unsigned Binary                                  ;
; S9             ; 1001  ; Unsigned Binary                                  ;
; S10            ; 1010  ; Unsigned Binary                                  ;
; S11            ; 1011  ; Unsigned Binary                                  ;
; S12            ; 1100  ; Unsigned Binary                                  ;
; S13            ; 1101  ; Unsigned Binary                                  ;
; S14            ; 1110  ; Unsigned Binary                                  ;
; S15            ; 1111  ; Unsigned Binary                                  ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|pulse_gen:sw0 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                              ;
; S1             ; 0001  ; Unsigned Binary                              ;
; S2             ; 0010  ; Unsigned Binary                              ;
; S3             ; 0011  ; Unsigned Binary                              ;
; S4             ; 0100  ; Unsigned Binary                              ;
; S5             ; 0101  ; Unsigned Binary                              ;
; S6             ; 0110  ; Unsigned Binary                              ;
; S7             ; 0111  ; Unsigned Binary                              ;
; S8             ; 1000  ; Unsigned Binary                              ;
; S9             ; 1001  ; Unsigned Binary                              ;
; S10            ; 1010  ; Unsigned Binary                              ;
; S11            ; 1011  ; Unsigned Binary                              ;
; S12            ; 1100  ; Unsigned Binary                              ;
; S13            ; 1101  ; Unsigned Binary                              ;
; S14            ; 1110  ; Unsigned Binary                              ;
; S15            ; 1111  ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|pulse_gen:sw1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                              ;
; S1             ; 0001  ; Unsigned Binary                              ;
; S2             ; 0010  ; Unsigned Binary                              ;
; S3             ; 0011  ; Unsigned Binary                              ;
; S4             ; 0100  ; Unsigned Binary                              ;
; S5             ; 0101  ; Unsigned Binary                              ;
; S6             ; 0110  ; Unsigned Binary                              ;
; S7             ; 0111  ; Unsigned Binary                              ;
; S8             ; 1000  ; Unsigned Binary                              ;
; S9             ; 1001  ; Unsigned Binary                              ;
; S10            ; 1010  ; Unsigned Binary                              ;
; S11            ; 1011  ; Unsigned Binary                              ;
; S12            ; 1100  ; Unsigned Binary                              ;
; S13            ; 1101  ; Unsigned Binary                              ;
; S14            ; 1110  ; Unsigned Binary                              ;
; S15            ; 1111  ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|pulse_gen:sw2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                              ;
; S1             ; 0001  ; Unsigned Binary                              ;
; S2             ; 0010  ; Unsigned Binary                              ;
; S3             ; 0011  ; Unsigned Binary                              ;
; S4             ; 0100  ; Unsigned Binary                              ;
; S5             ; 0101  ; Unsigned Binary                              ;
; S6             ; 0110  ; Unsigned Binary                              ;
; S7             ; 0111  ; Unsigned Binary                              ;
; S8             ; 1000  ; Unsigned Binary                              ;
; S9             ; 1001  ; Unsigned Binary                              ;
; S10            ; 1010  ; Unsigned Binary                              ;
; S11            ; 1011  ; Unsigned Binary                              ;
; S12            ; 1100  ; Unsigned Binary                              ;
; S13            ; 1101  ; Unsigned Binary                              ;
; S14            ; 1110  ; Unsigned Binary                              ;
; S15            ; 1111  ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|pulse_gen:sw3 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                              ;
; S1             ; 0001  ; Unsigned Binary                              ;
; S2             ; 0010  ; Unsigned Binary                              ;
; S3             ; 0011  ; Unsigned Binary                              ;
; S4             ; 0100  ; Unsigned Binary                              ;
; S5             ; 0101  ; Unsigned Binary                              ;
; S6             ; 0110  ; Unsigned Binary                              ;
; S7             ; 0111  ; Unsigned Binary                              ;
; S8             ; 1000  ; Unsigned Binary                              ;
; S9             ; 1001  ; Unsigned Binary                              ;
; S10            ; 1010  ; Unsigned Binary                              ;
; S11            ; 1011  ; Unsigned Binary                              ;
; S12            ; 1100  ; Unsigned Binary                              ;
; S13            ; 1101  ; Unsigned Binary                              ;
; S14            ; 1110  ; Unsigned Binary                              ;
; S15            ; 1111  ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|pulse_gen:sw4 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                              ;
; S1             ; 0001  ; Unsigned Binary                              ;
; S2             ; 0010  ; Unsigned Binary                              ;
; S3             ; 0011  ; Unsigned Binary                              ;
; S4             ; 0100  ; Unsigned Binary                              ;
; S5             ; 0101  ; Unsigned Binary                              ;
; S6             ; 0110  ; Unsigned Binary                              ;
; S7             ; 0111  ; Unsigned Binary                              ;
; S8             ; 1000  ; Unsigned Binary                              ;
; S9             ; 1001  ; Unsigned Binary                              ;
; S10            ; 1010  ; Unsigned Binary                              ;
; S11            ; 1011  ; Unsigned Binary                              ;
; S12            ; 1100  ; Unsigned Binary                              ;
; S13            ; 1101  ; Unsigned Binary                              ;
; S14            ; 1110  ; Unsigned Binary                              ;
; S15            ; 1111  ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|pulse_gen:sw5 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                              ;
; S1             ; 0001  ; Unsigned Binary                              ;
; S2             ; 0010  ; Unsigned Binary                              ;
; S3             ; 0011  ; Unsigned Binary                              ;
; S4             ; 0100  ; Unsigned Binary                              ;
; S5             ; 0101  ; Unsigned Binary                              ;
; S6             ; 0110  ; Unsigned Binary                              ;
; S7             ; 0111  ; Unsigned Binary                              ;
; S8             ; 1000  ; Unsigned Binary                              ;
; S9             ; 1001  ; Unsigned Binary                              ;
; S10            ; 1010  ; Unsigned Binary                              ;
; S11            ; 1011  ; Unsigned Binary                              ;
; S12            ; 1100  ; Unsigned Binary                              ;
; S13            ; 1101  ; Unsigned Binary                              ;
; S14            ; 1110  ; Unsigned Binary                              ;
; S15            ; 1111  ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|pulse_gen:sw6 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                              ;
; S1             ; 0001  ; Unsigned Binary                              ;
; S2             ; 0010  ; Unsigned Binary                              ;
; S3             ; 0011  ; Unsigned Binary                              ;
; S4             ; 0100  ; Unsigned Binary                              ;
; S5             ; 0101  ; Unsigned Binary                              ;
; S6             ; 0110  ; Unsigned Binary                              ;
; S7             ; 0111  ; Unsigned Binary                              ;
; S8             ; 1000  ; Unsigned Binary                              ;
; S9             ; 1001  ; Unsigned Binary                              ;
; S10            ; 1010  ; Unsigned Binary                              ;
; S11            ; 1011  ; Unsigned Binary                              ;
; S12            ; 1100  ; Unsigned Binary                              ;
; S13            ; 1101  ; Unsigned Binary                              ;
; S14            ; 1110  ; Unsigned Binary                              ;
; S15            ; 1111  ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|pulse_gen:sw7 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                              ;
; S1             ; 0001  ; Unsigned Binary                              ;
; S2             ; 0010  ; Unsigned Binary                              ;
; S3             ; 0011  ; Unsigned Binary                              ;
; S4             ; 0100  ; Unsigned Binary                              ;
; S5             ; 0101  ; Unsigned Binary                              ;
; S6             ; 0110  ; Unsigned Binary                              ;
; S7             ; 0111  ; Unsigned Binary                              ;
; S8             ; 1000  ; Unsigned Binary                              ;
; S9             ; 1001  ; Unsigned Binary                              ;
; S10            ; 1010  ; Unsigned Binary                              ;
; S11            ; 1011  ; Unsigned Binary                              ;
; S12            ; 1100  ; Unsigned Binary                              ;
; S13            ; 1101  ; Unsigned Binary                              ;
; S14            ; 1110  ; Unsigned Binary                              ;
; S15            ; 1111  ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|pulse_gen:sw8 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                              ;
; S1             ; 0001  ; Unsigned Binary                              ;
; S2             ; 0010  ; Unsigned Binary                              ;
; S3             ; 0011  ; Unsigned Binary                              ;
; S4             ; 0100  ; Unsigned Binary                              ;
; S5             ; 0101  ; Unsigned Binary                              ;
; S6             ; 0110  ; Unsigned Binary                              ;
; S7             ; 0111  ; Unsigned Binary                              ;
; S8             ; 1000  ; Unsigned Binary                              ;
; S9             ; 1001  ; Unsigned Binary                              ;
; S10            ; 1010  ; Unsigned Binary                              ;
; S11            ; 1011  ; Unsigned Binary                              ;
; S12            ; 1100  ; Unsigned Binary                              ;
; S13            ; 1101  ; Unsigned Binary                              ;
; S14            ; 1110  ; Unsigned Binary                              ;
; S15            ; 1111  ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|pulse_gen:sw9 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                              ;
; S1             ; 0001  ; Unsigned Binary                              ;
; S2             ; 0010  ; Unsigned Binary                              ;
; S3             ; 0011  ; Unsigned Binary                              ;
; S4             ; 0100  ; Unsigned Binary                              ;
; S5             ; 0101  ; Unsigned Binary                              ;
; S6             ; 0110  ; Unsigned Binary                              ;
; S7             ; 0111  ; Unsigned Binary                              ;
; S8             ; 1000  ; Unsigned Binary                              ;
; S9             ; 1001  ; Unsigned Binary                              ;
; S10            ; 1010  ; Unsigned Binary                              ;
; S11            ; 1011  ; Unsigned Binary                              ;
; S12            ; 1100  ; Unsigned Binary                              ;
; S13            ; 1101  ; Unsigned Binary                              ;
; S14            ; 1110  ; Unsigned Binary                              ;
; S15            ; 1111  ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; ALTPLL_clkgen:pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                ;
; Entity Instance                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                  ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 2048                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 32                                                               ;
;     -- NUMWORDS_B                         ; 2048                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "GPIO:uGPIO"            ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; Intr ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "TimerCounter:Timer"    ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; Intr ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "Addr_Decoder:Decoder"       ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; CS_UART_N ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ram2port_inst_data:Inst_Data_Mem" ;
+-----------+-------+----------+-------------------------------+
; Port      ; Type  ; Severity ; Details                       ;
+-----------+-------+----------+-------------------------------+
; byteena_b ; Input ; Info     ; Stuck at VCC                  ;
; data_a    ; Input ; Info     ; Explicitly unconnected        ;
; enable_a  ; Input ; Info     ; Stuck at VCC                  ;
; wren_a    ; Input ; Info     ; Stuck at GND                  ;
+-----------+-------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips_cpu|datapath:dp|alu:alu"                                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; alucont ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "alucont[2..1]" will be connected to GND. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips_cpu|datapath:dp|mux2:jalresmux"                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d1   ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "d1[31..1]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips_cpu|datapath:dp|mux2:resmux"                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d1   ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "d1[31..1]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips_cpu|datapath:dp|mux2:wrmux" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips_cpu|datapath:dp|regfile:rf"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rd1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips_cpu|datapath:dp|mux2:pcjmux" ;
+----------+-------+----------+-------------------------------------+
; Port     ; Type  ; Severity ; Details                             ;
+----------+-------+----------+-------------------------------------+
; d1[1..0] ; Input ; Info     ; Stuck at GND                        ;
+----------+-------+----------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips_cpu|datapath:dp|adder:pcadd1"                                                                                                        ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                     ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; a        ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "a[31..1]" will be connected to GND. ;
; b[31..3] ; Input ; Info     ; Stuck at GND                                                                                                                                ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                ;
; b[2]     ; Input ; Info     ; Stuck at VCC                                                                                                                                ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips_cpu|datapath:dp|flopr:pcreg"                                                                                 ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[31..1]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips_cpu|controller:c"                                                                                ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; branch ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips_cpu"                                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; pc[31..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Nov 20 02:18:52 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_System -c MIPS_System
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /mips_design/mips_system/altera_mem_dual_port/ram2port_inst_data.v
    Info (12023): Found entity 1: ram2port_inst_data
Info (12021): Found 1 design units, including 1 entities, in source file /mips_design/mips_system/mips_system_tb.v
    Info (12023): Found entity 1: MIPS_System_tb
Info (12021): Found 1 design units, including 1 entities, in source file /mips_design/mips_system/mips_system.v
    Info (12023): Found entity 1: MIPS_System
Info (12021): Found 1 design units, including 1 entities, in source file /mips_design/mips_system/timer/timercounter.v
    Info (12023): Found entity 1: TimerCounter
Info (12021): Found 9 design units, including 9 entities, in source file /mips_design/mips_system/mips_cpu/mipsparts.v
    Info (12023): Found entity 1: regfile
    Info (12023): Found entity 2: alu
    Info (12023): Found entity 3: adder
    Info (12023): Found entity 4: sl2
    Info (12023): Found entity 5: sign_zero_ext
    Info (12023): Found entity 6: shift_left_16
    Info (12023): Found entity 7: flopr
    Info (12023): Found entity 8: flopenr
    Info (12023): Found entity 9: mux2
Info (12021): Found 5 design units, including 5 entities, in source file /mips_design/mips_system/mips_cpu/mips.v
    Info (12023): Found entity 1: mips
    Info (12023): Found entity 2: controller
    Info (12023): Found entity 3: maindec
    Info (12023): Found entity 4: aludec
    Info (12023): Found entity 5: datapath
Warning (12019): Can't analyze file -- file ../MIPS_System/MIPS_CPU/delay.v is missing
Info (12021): Found 2 design units, including 2 entities, in source file /mips_design/mips_system/gpio/gpio.v
    Info (12023): Found entity 1: GPIO
    Info (12023): Found entity 2: pulse_gen
Info (12021): Found 1 design units, including 1 entities, in source file /mips_design/mips_system/decoder/addr_decoder.v
    Info (12023): Found entity 1: Addr_Decoder
Info (12021): Found 1 design units, including 1 entities, in source file /mips_design/mips_system/altera_pll/altpll_clkgen.v
    Info (12023): Found entity 1: ALTPLL_clkgen
Warning (10236): Verilog HDL Implicit Net warning at mips.v(33): created implicit net for "ID_memwrite"
Warning (10236): Verilog HDL Implicit Net warning at mips.v(232): created implicit net for "EX_pcsrc"
Warning (10236): Verilog HDL Implicit Net warning at mips.v(285): created implicit net for "IF_pc"
Warning (10236): Verilog HDL Implicit Net warning at mips.v(310): created implicit net for "jump"
Warning (10236): Verilog HDL Implicit Net warning at mips.v(316): created implicit net for "jr"
Warning (10236): Verilog HDL Implicit Net warning at mips.v(322): created implicit net for "regwrite"
Warning (10236): Verilog HDL Implicit Net warning at mips.v(333): created implicit net for "regdst"
Warning (10236): Verilog HDL Implicit Net warning at mips.v(339): created implicit net for "jal"
Warning (10236): Verilog HDL Implicit Net warning at mips.v(344): created implicit net for "readdata"
Warning (10236): Verilog HDL Implicit Net warning at mips.v(345): created implicit net for "memtoreg"
Warning (10236): Verilog HDL Implicit Net warning at mips.v(350): created implicit net for "pcplus4"
Warning (10236): Verilog HDL Implicit Net warning at mips.v(374): created implicit net for "alucontrol"
Info (12127): Elaborating entity "MIPS_System" for the top level hierarchy
Info (12128): Elaborating entity "ALTPLL_clkgen" for hierarchy "ALTPLL_clkgen:pll0"
Info (12128): Elaborating entity "altpll" for hierarchy "ALTPLL_clkgen:pll0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "ALTPLL_clkgen:pll0|altpll:altpll_component"
Info (12133): Instantiated megafunction "ALTPLL_clkgen:pll0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "25000"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "50000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=ALTPLL_clkgen"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_clkgen_altpll.v
    Info (12023): Found entity 1: ALTPLL_clkgen_altpll
Info (12128): Elaborating entity "ALTPLL_clkgen_altpll" for hierarchy "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated"
Info (12128): Elaborating entity "mips" for hierarchy "mips:mips_cpu"
Info (12128): Elaborating entity "controller" for hierarchy "mips:mips_cpu|controller:c"
Info (12128): Elaborating entity "maindec" for hierarchy "mips:mips_cpu|controller:c|maindec:md"
Info (12128): Elaborating entity "aludec" for hierarchy "mips:mips_cpu|controller:c|aludec:ad"
Warning (10272): Verilog HDL Case Statement warning at mips.v(161): case item expression covers a value already covered by a previous case item
Info (12128): Elaborating entity "datapath" for hierarchy "mips:mips_cpu|datapath:dp"
Warning (10036): Verilog HDL or VHDL warning at mips.v(232): object "EX_pcsrc" assigned a value but never read
Warning (10858): Verilog HDL warning at mips.v(201): object ID_instr_20_16 used but never assigned
Warning (10858): Verilog HDL warning at mips.v(201): object ID_instr_15_11 used but never assigned
Warning (10036): Verilog HDL or VHDL warning at mips.v(204): object "EX_instr_20_16" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mips.v(204): object "EX_instr_15_11" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mips.v(205): object "EX_srca" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mips.v(213): object "EX_regdst" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mips.v(213): object "EX_aluop" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mips.v(224): object "MEM_branch" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mips.v(230): object "WB_regwrite" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mips.v(230): object "WB_memtoreg" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at mips.v(232): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at mips.v(252): truncated value with size 3 to match size of target (1)
Warning (10034): Output port "pc" at mips.v(181) has no driver
Warning (10034): Output port "writedata" at mips.v(183) has no driver
Info (12128): Elaborating entity "flopr" for hierarchy "mips:mips_cpu|datapath:dp|flopr:pcreg"
Info (12128): Elaborating entity "adder" for hierarchy "mips:mips_cpu|datapath:dp|adder:pcadd1"
Info (12128): Elaborating entity "sl2" for hierarchy "mips:mips_cpu|datapath:dp|sl2:immsh"
Info (12128): Elaborating entity "mux2" for hierarchy "mips:mips_cpu|datapath:dp|mux2:pcbrmux"
Info (12128): Elaborating entity "regfile" for hierarchy "mips:mips_cpu|datapath:dp|regfile:rf"
Info (12128): Elaborating entity "mux2" for hierarchy "mips:mips_cpu|datapath:dp|mux2:wrsubmux"
Info (12128): Elaborating entity "sign_zero_ext" for hierarchy "mips:mips_cpu|datapath:dp|sign_zero_ext:sze"
Info (12128): Elaborating entity "shift_left_16" for hierarchy "mips:mips_cpu|datapath:dp|shift_left_16:sl16"
Info (12128): Elaborating entity "alu" for hierarchy "mips:mips_cpu|datapath:dp|alu:alu"
Info (12128): Elaborating entity "ram2port_inst_data" for hierarchy "ram2port_inst_data:Inst_Data_Mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "insts_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ul2.tdf
    Info (12023): Found entity 1: altsyncram_5ul2
Info (12128): Elaborating entity "altsyncram_5ul2" for hierarchy "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated"
Info (12128): Elaborating entity "Addr_Decoder" for hierarchy "Addr_Decoder:Decoder"
Info (12128): Elaborating entity "TimerCounter" for hierarchy "TimerCounter:Timer"
Info (12128): Elaborating entity "GPIO" for hierarchy "GPIO:uGPIO"
Info (12128): Elaborating entity "pulse_gen" for hierarchy "GPIO:uGPIO|pulse_gen:button1"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|jal" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[31]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[30]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[29]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[28]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[27]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[26]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[25]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[24]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[23]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[22]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[21]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[20]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[19]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[18]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[17]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[16]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[15]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[14]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[13]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[12]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[11]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[10]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[9]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[8]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[7]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[6]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[5]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[4]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[3]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[2]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[1]" is missing source, defaulting to GND
    Warning (12110): Net "mips:mips_cpu|datapath:dp|srca[0]" is missing source, defaulting to GND
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[25]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|q_a[31]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]"
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX3_D[0]" is stuck at GND
    Warning (13410): Pin "HEX3_D[1]" is stuck at GND
    Warning (13410): Pin "HEX3_D[2]" is stuck at GND
    Warning (13410): Pin "HEX3_D[3]" is stuck at GND
    Warning (13410): Pin "HEX3_D[4]" is stuck at GND
    Warning (13410): Pin "HEX3_D[5]" is stuck at GND
    Warning (13410): Pin "HEX3_D[6]" is stuck at VCC
    Warning (13410): Pin "HEX2_D[0]" is stuck at GND
    Warning (13410): Pin "HEX2_D[1]" is stuck at GND
    Warning (13410): Pin "HEX2_D[2]" is stuck at GND
    Warning (13410): Pin "HEX2_D[3]" is stuck at GND
    Warning (13410): Pin "HEX2_D[4]" is stuck at GND
    Warning (13410): Pin "HEX2_D[5]" is stuck at GND
    Warning (13410): Pin "HEX2_D[6]" is stuck at VCC
    Warning (13410): Pin "HEX1_D[0]" is stuck at GND
    Warning (13410): Pin "HEX1_D[1]" is stuck at GND
    Warning (13410): Pin "HEX1_D[2]" is stuck at GND
    Warning (13410): Pin "HEX1_D[3]" is stuck at GND
    Warning (13410): Pin "HEX1_D[4]" is stuck at GND
    Warning (13410): Pin "HEX1_D[5]" is stuck at GND
    Warning (13410): Pin "HEX1_D[6]" is stuck at VCC
    Warning (13410): Pin "HEX0_D[0]" is stuck at GND
    Warning (13410): Pin "HEX0_D[1]" is stuck at GND
    Warning (13410): Pin "HEX0_D[2]" is stuck at GND
    Warning (13410): Pin "HEX0_D[3]" is stuck at GND
    Warning (13410): Pin "HEX0_D[4]" is stuck at GND
    Warning (13410): Pin "HEX0_D[5]" is stuck at GND
    Warning (13410): Pin "HEX0_D[6]" is stuck at VCC
    Warning (13410): Pin "LEDG[0]" is stuck at VCC
    Warning (13410): Pin "LEDG[1]" is stuck at VCC
    Warning (13410): Pin "LEDG[2]" is stuck at VCC
    Warning (13410): Pin "LEDG[3]" is stuck at VCC
    Warning (13410): Pin "LEDG[4]" is stuck at VCC
    Warning (13410): Pin "LEDG[5]" is stuck at VCC
    Warning (13410): Pin "LEDG[6]" is stuck at VCC
    Warning (13410): Pin "LEDG[7]" is stuck at VCC
    Warning (13410): Pin "LEDG[8]" is stuck at VCC
    Warning (13410): Pin "LEDG[9]" is stuck at VCC
Info (17049): 329 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "BUTTON[2]"
    Warning (15610): No output dependent on input pin "BUTTON[1]"
    Warning (15610): No output dependent on input pin "BUTTON[0]"
    Warning (15610): No output dependent on input pin "CLOCK_50"
Info (21057): Implemented 52 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 38 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 157 warnings
    Info: Peak virtual memory: 540 megabytes
    Info: Processing ended: Mon Nov 20 02:18:55 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


