<dec f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='915' type='llvm::SDValue llvm::AArch64TargetLowering::LowerShiftRightParts(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4346' u='c' c='_ZNK4llvm21AArch64TargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE'/>
<def f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='7299' ll='7352' type='llvm::SDValue llvm::AArch64TargetLowering::LowerShiftRightParts(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='7297'>/// LowerShiftRightParts - Lower SRA_PARTS, which returns two
/// i64 values and take a 2 x i64 value to shift plus a shift amount.</doc>
