Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Apr 22 19:48:01 2022
| Host         : DESKTOP-MAREK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.503        0.000                      0                  131        0.225        0.000                      0                  131        4.500        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.503        0.000                      0                  131        0.225        0.000                      0                  131        4.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 driver_seg_8/bin_cnt0/s_cnt_local_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/s_hex_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.064ns (23.635%)  route 3.438ns (76.365%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.620     5.171    driver_seg_8/bin_cnt0/CLK
    SLICE_X7Y57          FDRE                                         r  driver_seg_8/bin_cnt0/s_cnt_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  driver_seg_8/bin_cnt0/s_cnt_local_reg[1]/Q
                         net (fo=62, routed)          1.872     7.499    driver_seg_8/bin_cnt0/s_cnt[1]
    SLICE_X1Y59          LUT4 (Prop_lut4_I1_O)        0.152     7.651 f  driver_seg_8/bin_cnt0/s_hex[4]_i_14/O
                         net (fo=3, routed)           1.128     8.779    driver_seg_8/bin_cnt0/s_hex[4]_i_14_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I2_O)        0.332     9.111 r  driver_seg_8/bin_cnt0/s_hex[3]_i_2/O
                         net (fo=1, routed)           0.438     9.549    driver_seg_8/bin_cnt0/s_hex[3]_i_2_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.673 r  driver_seg_8/bin_cnt0/s_hex[3]_i_1/O
                         net (fo=1, routed)           0.000     9.673    driver_seg_8/bin_cnt0_n_10
    SLICE_X2Y60          FDRE                                         r  driver_seg_8/s_hex_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504    14.875    driver_seg_8/CLK
    SLICE_X2Y60          FDRE                                         r  driver_seg_8/s_hex_reg[3]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y60          FDRE (Setup_fdre_C_D)        0.077    15.176    driver_seg_8/s_hex_reg[3]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/s_hex_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 1.064ns (24.219%)  route 3.329ns (75.781%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.623     5.174    driver_seg_8/bin_cnt0/CLK
    SLICE_X3Y58          FDRE                                         r  driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/Q
                         net (fo=62, routed)          1.788     7.418    driver_seg_8/bin_cnt0/s_cnt[0]
    SLICE_X4Y60          LUT4 (Prop_lut4_I2_O)        0.152     7.570 f  driver_seg_8/bin_cnt0/s_hex[5]_i_16/O
                         net (fo=4, routed)           0.680     8.250    driver_seg_8/bin_cnt0/s_hex[5]_i_16_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.332     8.582 r  driver_seg_8/bin_cnt0/s_hex[5]_i_7/O
                         net (fo=2, routed)           0.862     9.444    driver_seg_8/bin_cnt0/s_hex[5]_i_7_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I5_O)        0.124     9.568 r  driver_seg_8/bin_cnt0/s_hex[5]_i_1/O
                         net (fo=1, routed)           0.000     9.568    driver_seg_8/bin_cnt0_n_8
    SLICE_X3Y61          FDRE                                         r  driver_seg_8/s_hex_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.503    14.874    driver_seg_8/CLK
    SLICE_X3Y61          FDRE                                         r  driver_seg_8/s_hex_reg[5]/C
                         clock pessimism              0.273    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X3Y61          FDRE (Setup_fdre_C_D)        0.029    15.141    driver_seg_8/s_hex_reg[5]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.828ns (21.047%)  route 3.106ns (78.953%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.619     5.170    driver_seg_8/clk_en0/CLK
    SLICE_X5Y59          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/Q
                         net (fo=2, routed)           1.165     6.791    driver_seg_8/clk_en0/s_cnt_local_reg[28]
    SLICE_X4Y53          LUT4 (Prop_lut4_I3_O)        0.124     6.915 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.801     7.716    driver_seg_8/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.124     7.840 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.311     8.152    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X3Y55          LUT4 (Prop_lut4_I1_O)        0.124     8.276 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.829     9.105    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X5Y58          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.503    14.874    driver_seg_8/clk_en0/CLK
    SLICE_X5Y58          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[24]/C
                         clock pessimism              0.272    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X5Y58          FDRE (Setup_fdre_C_R)       -0.429    14.682    driver_seg_8/clk_en0/s_cnt_local_reg[24]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.828ns (21.047%)  route 3.106ns (78.953%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.619     5.170    driver_seg_8/clk_en0/CLK
    SLICE_X5Y59          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/Q
                         net (fo=2, routed)           1.165     6.791    driver_seg_8/clk_en0/s_cnt_local_reg[28]
    SLICE_X4Y53          LUT4 (Prop_lut4_I3_O)        0.124     6.915 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.801     7.716    driver_seg_8/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.124     7.840 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.311     8.152    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X3Y55          LUT4 (Prop_lut4_I1_O)        0.124     8.276 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.829     9.105    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X5Y58          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.503    14.874    driver_seg_8/clk_en0/CLK
    SLICE_X5Y58          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[25]/C
                         clock pessimism              0.272    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X5Y58          FDRE (Setup_fdre_C_R)       -0.429    14.682    driver_seg_8/clk_en0/s_cnt_local_reg[25]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.828ns (21.047%)  route 3.106ns (78.953%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.619     5.170    driver_seg_8/clk_en0/CLK
    SLICE_X5Y59          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/Q
                         net (fo=2, routed)           1.165     6.791    driver_seg_8/clk_en0/s_cnt_local_reg[28]
    SLICE_X4Y53          LUT4 (Prop_lut4_I3_O)        0.124     6.915 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.801     7.716    driver_seg_8/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.124     7.840 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.311     8.152    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X3Y55          LUT4 (Prop_lut4_I1_O)        0.124     8.276 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.829     9.105    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X5Y58          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.503    14.874    driver_seg_8/clk_en0/CLK
    SLICE_X5Y58          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
                         clock pessimism              0.272    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X5Y58          FDRE (Setup_fdre_C_R)       -0.429    14.682    driver_seg_8/clk_en0/s_cnt_local_reg[26]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.828ns (21.047%)  route 3.106ns (78.953%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.619     5.170    driver_seg_8/clk_en0/CLK
    SLICE_X5Y59          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/Q
                         net (fo=2, routed)           1.165     6.791    driver_seg_8/clk_en0/s_cnt_local_reg[28]
    SLICE_X4Y53          LUT4 (Prop_lut4_I3_O)        0.124     6.915 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.801     7.716    driver_seg_8/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.124     7.840 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.311     8.152    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X3Y55          LUT4 (Prop_lut4_I1_O)        0.124     8.276 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.829     9.105    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X5Y58          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.503    14.874    driver_seg_8/clk_en0/CLK
    SLICE_X5Y58          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[27]/C
                         clock pessimism              0.272    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X5Y58          FDRE (Setup_fdre_C_R)       -0.429    14.682    driver_seg_8/clk_en0/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.828ns (21.814%)  route 2.968ns (78.186%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.619     5.170    driver_seg_8/clk_en0/CLK
    SLICE_X5Y59          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/Q
                         net (fo=2, routed)           1.165     6.791    driver_seg_8/clk_en0/s_cnt_local_reg[28]
    SLICE_X4Y53          LUT4 (Prop_lut4_I3_O)        0.124     6.915 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.801     7.716    driver_seg_8/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.124     7.840 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.311     8.152    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X3Y55          LUT4 (Prop_lut4_I1_O)        0.124     8.276 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.690     8.966    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X5Y57          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.503    14.874    driver_seg_8/clk_en0/CLK
    SLICE_X5Y57          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[20]/C
                         clock pessimism              0.272    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X5Y57          FDRE (Setup_fdre_C_R)       -0.429    14.682    driver_seg_8/clk_en0/s_cnt_local_reg[20]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.828ns (21.814%)  route 2.968ns (78.186%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.619     5.170    driver_seg_8/clk_en0/CLK
    SLICE_X5Y59          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/Q
                         net (fo=2, routed)           1.165     6.791    driver_seg_8/clk_en0/s_cnt_local_reg[28]
    SLICE_X4Y53          LUT4 (Prop_lut4_I3_O)        0.124     6.915 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.801     7.716    driver_seg_8/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.124     7.840 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.311     8.152    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X3Y55          LUT4 (Prop_lut4_I1_O)        0.124     8.276 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.690     8.966    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X5Y57          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.503    14.874    driver_seg_8/clk_en0/CLK
    SLICE_X5Y57          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[21]/C
                         clock pessimism              0.272    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X5Y57          FDRE (Setup_fdre_C_R)       -0.429    14.682    driver_seg_8/clk_en0/s_cnt_local_reg[21]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.828ns (21.814%)  route 2.968ns (78.186%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.619     5.170    driver_seg_8/clk_en0/CLK
    SLICE_X5Y59          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/Q
                         net (fo=2, routed)           1.165     6.791    driver_seg_8/clk_en0/s_cnt_local_reg[28]
    SLICE_X4Y53          LUT4 (Prop_lut4_I3_O)        0.124     6.915 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.801     7.716    driver_seg_8/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.124     7.840 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.311     8.152    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X3Y55          LUT4 (Prop_lut4_I1_O)        0.124     8.276 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.690     8.966    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X5Y57          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.503    14.874    driver_seg_8/clk_en0/CLK
    SLICE_X5Y57          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[22]/C
                         clock pessimism              0.272    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X5Y57          FDRE (Setup_fdre_C_R)       -0.429    14.682    driver_seg_8/clk_en0/s_cnt_local_reg[22]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.828ns (21.814%)  route 2.968ns (78.186%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.619     5.170    driver_seg_8/clk_en0/CLK
    SLICE_X5Y59          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/Q
                         net (fo=2, routed)           1.165     6.791    driver_seg_8/clk_en0/s_cnt_local_reg[28]
    SLICE_X4Y53          LUT4 (Prop_lut4_I3_O)        0.124     6.915 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.801     7.716    driver_seg_8/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.124     7.840 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.311     8.152    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X3Y55          LUT4 (Prop_lut4_I1_O)        0.124     8.276 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.690     8.966    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X5Y57          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.503    14.874    driver_seg_8/clk_en0/CLK
    SLICE_X5Y57          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[23]/C
                         clock pessimism              0.272    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X5Y57          FDRE (Setup_fdre_C_R)       -0.429    14.682    driver_seg_8/clk_en0/s_cnt_local_reg[23]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  5.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 driver_seg_8/s_cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/s_cnt2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.920%)  route 0.147ns (44.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.588     1.501    driver_seg_8/CLK
    SLICE_X7Y59          FDRE                                         r  driver_seg_8/s_cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  driver_seg_8/s_cnt2_reg[3]/Q
                         net (fo=6, routed)           0.147     1.789    driver_seg_8/s_cnt2[3]
    SLICE_X7Y58          LUT5 (Prop_lut5_I2_O)        0.045     1.834 r  driver_seg_8/s_cnt2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.834    driver_seg_8/s_cnt2_0[4]
    SLICE_X7Y58          FDRE                                         r  driver_seg_8/s_cnt2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.017    driver_seg_8/CLK
    SLICE_X7Y58          FDRE                                         r  driver_seg_8/s_cnt2_reg[4]/C
                         clock pessimism             -0.499     1.517    
    SLICE_X7Y58          FDRE (Hold_fdre_C_D)         0.092     1.609    driver_seg_8/s_cnt2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 driver_seg_8/s_cnt2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/s_cnt2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.314%)  route 0.133ns (41.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.588     1.501    driver_seg_8/CLK
    SLICE_X7Y58          FDRE                                         r  driver_seg_8/s_cnt2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141     1.642 f  driver_seg_8/s_cnt2_reg[0]/Q
                         net (fo=4, routed)           0.133     1.775    driver_seg_8/s_cnt2[0]
    SLICE_X7Y58          LUT6 (Prop_lut6_I1_O)        0.045     1.820 r  driver_seg_8/s_cnt2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.820    driver_seg_8/s_cnt2_0[0]
    SLICE_X7Y58          FDRE                                         r  driver_seg_8/s_cnt2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.017    driver_seg_8/CLK
    SLICE_X7Y58          FDRE                                         r  driver_seg_8/s_cnt2_reg[0]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X7Y58          FDRE (Hold_fdre_C_D)         0.092     1.593    driver_seg_8/s_cnt2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 driver_seg_8/FSM_onehot_s_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/FSM_onehot_s_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.713%)  route 0.166ns (44.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.588     1.501    driver_seg_8/CLK
    SLICE_X6Y58          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  driver_seg_8/FSM_onehot_s_state_reg[3]/Q
                         net (fo=9, routed)           0.166     1.832    driver_seg_8/FSM_onehot_s_state_reg_n_0_[3]
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.045     1.877 r  driver_seg_8/FSM_onehot_s_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.877    driver_seg_8/FSM_onehot_s_state[4]_i_1_n_0
    SLICE_X6Y59          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.017    driver_seg_8/CLK
    SLICE_X6Y59          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[4]/C
                         clock pessimism             -0.499     1.517    
    SLICE_X6Y59          FDRE (Hold_fdre_C_D)         0.121     1.638    driver_seg_8/FSM_onehot_s_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 driver_seg_8/FSM_onehot_s_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/FSM_onehot_s_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.719%)  route 0.175ns (45.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.587     1.500    driver_seg_8/CLK
    SLICE_X6Y60          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  driver_seg_8/FSM_onehot_s_state_reg[16]/Q
                         net (fo=8, routed)           0.175     1.840    driver_seg_8/FSM_onehot_s_state_reg_n_0_[16]
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.048     1.888 r  driver_seg_8/FSM_onehot_s_state[17]_i_1/O
                         net (fo=1, routed)           0.000     1.888    driver_seg_8/FSM_onehot_s_state[17]_i_1_n_0
    SLICE_X6Y59          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.017    driver_seg_8/CLK
    SLICE_X6Y59          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[17]/C
                         clock pessimism             -0.499     1.517    
    SLICE_X6Y59          FDRE (Hold_fdre_C_D)         0.131     1.648    driver_seg_8/FSM_onehot_s_state_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 driver_seg_8/FSM_onehot_s_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/FSM_onehot_s_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.366%)  route 0.175ns (45.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.587     1.500    driver_seg_8/CLK
    SLICE_X6Y60          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  driver_seg_8/FSM_onehot_s_state_reg[16]/Q
                         net (fo=8, routed)           0.175     1.840    driver_seg_8/FSM_onehot_s_state_reg_n_0_[16]
    SLICE_X6Y59          LUT3 (Prop_lut3_I2_O)        0.045     1.885 r  driver_seg_8/FSM_onehot_s_state[15]_i_1/O
                         net (fo=1, routed)           0.000     1.885    driver_seg_8/FSM_onehot_s_state[15]_i_1_n_0
    SLICE_X6Y59          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.017    driver_seg_8/CLK
    SLICE_X6Y59          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[15]/C
                         clock pessimism             -0.499     1.517    
    SLICE_X6Y59          FDRE (Hold_fdre_C_D)         0.120     1.637    driver_seg_8/FSM_onehot_s_state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 driver_seg_8/s_cnt2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/s_cnt2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.476%)  route 0.168ns (47.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.588     1.501    driver_seg_8/CLK
    SLICE_X7Y58          FDRE                                         r  driver_seg_8/s_cnt2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141     1.642 f  driver_seg_8/s_cnt2_reg[4]/Q
                         net (fo=6, routed)           0.168     1.811    driver_seg_8/s_cnt2[4]
    SLICE_X7Y59          LUT6 (Prop_lut6_I5_O)        0.045     1.856 r  driver_seg_8/s_cnt2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.856    driver_seg_8/s_cnt2_0[2]
    SLICE_X7Y59          FDRE                                         r  driver_seg_8/s_cnt2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.017    driver_seg_8/CLK
    SLICE_X7Y59          FDRE                                         r  driver_seg_8/s_cnt2_reg[2]/C
                         clock pessimism             -0.499     1.517    
    SLICE_X7Y59          FDRE (Hold_fdre_C_D)         0.091     1.608    driver_seg_8/s_cnt2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 driver_seg_8/s_cnt2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/s_cnt2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.328%)  route 0.169ns (47.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.588     1.501    driver_seg_8/CLK
    SLICE_X7Y58          FDRE                                         r  driver_seg_8/s_cnt2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141     1.642 f  driver_seg_8/s_cnt2_reg[4]/Q
                         net (fo=6, routed)           0.169     1.812    driver_seg_8/s_cnt2[4]
    SLICE_X7Y59          LUT6 (Prop_lut6_I3_O)        0.045     1.857 r  driver_seg_8/s_cnt2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.857    driver_seg_8/s_cnt2_0[3]
    SLICE_X7Y59          FDRE                                         r  driver_seg_8/s_cnt2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.017    driver_seg_8/CLK
    SLICE_X7Y59          FDRE                                         r  driver_seg_8/s_cnt2_reg[3]/C
                         clock pessimism             -0.499     1.517    
    SLICE_X7Y59          FDRE (Hold_fdre_C_D)         0.092     1.609    driver_seg_8/s_cnt2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.589     1.502    driver_seg_8/clk_en0/CLK
    SLICE_X5Y56          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  driver_seg_8/clk_en0/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           0.118     1.762    driver_seg_8/clk_en0/s_cnt_local_reg[19]
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  driver_seg_8/clk_en0/s_cnt_local_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    driver_seg_8/clk_en0/s_cnt_local_reg[16]_i_1_n_4
    SLICE_X5Y56          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.860     2.018    driver_seg_8/clk_en0/CLK
    SLICE_X5Y56          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[19]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X5Y56          FDRE (Hold_fdre_C_D)         0.105     1.607    driver_seg_8/clk_en0/s_cnt_local_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.588     1.501    driver_seg_8/clk_en0/CLK
    SLICE_X5Y57          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  driver_seg_8/clk_en0/s_cnt_local_reg[23]/Q
                         net (fo=2, routed)           0.118     1.761    driver_seg_8/clk_en0/s_cnt_local_reg[23]
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  driver_seg_8/clk_en0/s_cnt_local_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    driver_seg_8/clk_en0/s_cnt_local_reg[20]_i_1_n_4
    SLICE_X5Y57          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.017    driver_seg_8/clk_en0/CLK
    SLICE_X5Y57          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[23]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X5Y57          FDRE (Hold_fdre_C_D)         0.105     1.606    driver_seg_8/clk_en0/s_cnt_local_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.589     1.502    driver_seg_8/clk_en0/CLK
    SLICE_X5Y55          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  driver_seg_8/clk_en0/s_cnt_local_reg[15]/Q
                         net (fo=2, routed)           0.119     1.763    driver_seg_8/clk_en0/s_cnt_local_reg[15]
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  driver_seg_8/clk_en0/s_cnt_local_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    driver_seg_8/clk_en0/s_cnt_local_reg[12]_i_1_n_4
    SLICE_X5Y55          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.860     2.018    driver_seg_8/clk_en0/CLK
    SLICE_X5Y55          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[15]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X5Y55          FDRE (Hold_fdre_C_D)         0.105     1.607    driver_seg_8/clk_en0/s_cnt_local_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y59     driver_seg_8/FSM_onehot_s_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y58     driver_seg_8/FSM_onehot_s_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y58     driver_seg_8/FSM_onehot_s_state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y59     driver_seg_8/FSM_onehot_s_state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y58     driver_seg_8/FSM_onehot_s_state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y59     driver_seg_8/FSM_onehot_s_state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y59     driver_seg_8/FSM_onehot_s_state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y60     driver_seg_8/FSM_onehot_s_state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y59     driver_seg_8/FSM_onehot_s_state_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y59     driver_seg_8/FSM_onehot_s_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y59     driver_seg_8/FSM_onehot_s_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58     driver_seg_8/FSM_onehot_s_state_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58     driver_seg_8/FSM_onehot_s_state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58     driver_seg_8/FSM_onehot_s_state_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58     driver_seg_8/FSM_onehot_s_state_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59     driver_seg_8/FSM_onehot_s_state_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59     driver_seg_8/FSM_onehot_s_state_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58     driver_seg_8/FSM_onehot_s_state_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58     driver_seg_8/FSM_onehot_s_state_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y59     driver_seg_8/FSM_onehot_s_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y59     driver_seg_8/FSM_onehot_s_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58     driver_seg_8/FSM_onehot_s_state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58     driver_seg_8/FSM_onehot_s_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58     driver_seg_8/FSM_onehot_s_state_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58     driver_seg_8/FSM_onehot_s_state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59     driver_seg_8/FSM_onehot_s_state_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59     driver_seg_8/FSM_onehot_s_state_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58     driver_seg_8/FSM_onehot_s_state_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58     driver_seg_8/FSM_onehot_s_state_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver_seg_8/s_hex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.993ns  (logic 4.178ns (46.455%)  route 4.815ns (53.545%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_8/CLK
    SLICE_X2Y59          FDRE                                         r  driver_seg_8/s_hex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  driver_seg_8/s_hex_reg[1]/Q
                         net (fo=8, routed)           1.037     6.728    driver_seg_8/s_hex[1]
    SLICE_X0Y60          LUT6 (Prop_lut6_I1_O)        0.124     6.852 r  driver_seg_8/g0_b5/O
                         net (fo=1, routed)           3.778    10.631    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.536    14.166 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    14.166    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/s_hex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.788ns  (logic 4.181ns (47.582%)  route 4.606ns (52.418%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_8/CLK
    SLICE_X2Y59          FDRE                                         r  driver_seg_8/s_hex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  driver_seg_8/s_hex_reg[1]/Q
                         net (fo=8, routed)           1.014     6.706    driver_seg_8/s_hex[1]
    SLICE_X0Y59          LUT6 (Prop_lut6_I1_O)        0.124     6.830 r  driver_seg_8/g0_b6/O
                         net (fo=1, routed)           3.592    10.422    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.539    13.961 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    13.961    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/s_hex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.463ns  (logic 4.116ns (48.642%)  route 4.346ns (51.358%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_8/CLK
    SLICE_X3Y59          FDRE                                         r  driver_seg_8/s_hex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  driver_seg_8/s_hex_reg[2]/Q
                         net (fo=8, routed)           1.148     6.778    driver_seg_8/s_hex[2]
    SLICE_X0Y60          LUT6 (Prop_lut6_I2_O)        0.124     6.902 r  driver_seg_8/g0_b1/O
                         net (fo=1, routed)           3.198    10.100    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.536    13.636 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    13.636    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/s_hex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.023ns  (logic 4.098ns (51.078%)  route 3.925ns (48.922%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_8/CLK
    SLICE_X3Y59          FDRE                                         r  driver_seg_8/s_hex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  driver_seg_8/s_hex_reg[2]/Q
                         net (fo=8, routed)           1.152     6.782    driver_seg_8/s_hex[2]
    SLICE_X0Y60          LUT6 (Prop_lut6_I2_O)        0.124     6.906 r  driver_seg_8/g0_b2/O
                         net (fo=1, routed)           2.773     9.678    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.518    13.196 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    13.196    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/dig_o_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.804ns  (logic 4.140ns (53.050%)  route 3.664ns (46.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.624     5.175    driver_seg_8/CLK
    SLICE_X0Y53          FDSE                                         r  driver_seg_8/dig_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDSE (Prop_fdse_C_Q)         0.419     5.594 r  driver_seg_8/dig_o_reg[2]/Q
                         net (fo=1, routed)           3.664     9.258    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.721    12.979 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.979    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/dig_o_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.654ns  (logic 4.126ns (53.899%)  route 3.529ns (46.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.624     5.175    driver_seg_8/CLK
    SLICE_X0Y53          FDSE                                         r  driver_seg_8/dig_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDSE (Prop_fdse_C_Q)         0.419     5.594 r  driver_seg_8/dig_o_reg[7]/Q
                         net (fo=1, routed)           3.529     9.123    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.707    12.830 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.830    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/dig_o_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.612ns  (logic 4.116ns (54.072%)  route 3.496ns (45.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.624     5.175    driver_seg_8/CLK
    SLICE_X0Y53          FDSE                                         r  driver_seg_8/dig_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDSE (Prop_fdse_C_Q)         0.419     5.594 r  driver_seg_8/dig_o_reg[6]/Q
                         net (fo=1, routed)           3.496     9.091    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.697    12.788 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.788    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/s_hex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.480ns  (logic 4.180ns (55.886%)  route 3.300ns (44.114%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_8/CLK
    SLICE_X2Y59          FDRE                                         r  driver_seg_8/s_hex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  driver_seg_8/s_hex_reg[1]/Q
                         net (fo=8, routed)           1.019     6.711    driver_seg_8/s_hex[1]
    SLICE_X0Y59          LUT6 (Prop_lut6_I1_O)        0.124     6.835 r  driver_seg_8/g0_b0/O
                         net (fo=1, routed)           2.280     9.115    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.538    12.654 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    12.654    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/s_hex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.125ns  (logic 4.116ns (57.761%)  route 3.010ns (42.239%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_8/CLK
    SLICE_X3Y59          FDRE                                         r  driver_seg_8/s_hex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  driver_seg_8/s_hex_reg[2]/Q
                         net (fo=8, routed)           1.148     6.777    driver_seg_8/s_hex[2]
    SLICE_X0Y61          LUT6 (Prop_lut6_I2_O)        0.124     6.901 r  driver_seg_8/g0_b3/O
                         net (fo=1, routed)           1.862     8.763    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.536    12.299 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    12.299    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/s_hex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.109ns  (logic 4.148ns (58.342%)  route 2.962ns (41.658%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_8/CLK
    SLICE_X2Y59          FDRE                                         r  driver_seg_8/s_hex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  driver_seg_8/s_hex_reg[1]/Q
                         net (fo=8, routed)           1.042     6.734    driver_seg_8/s_hex[1]
    SLICE_X0Y60          LUT6 (Prop_lut6_I1_O)        0.124     6.858 r  driver_seg_8/g0_b4/O
                         net (fo=1, routed)           1.919     8.777    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.506    12.282 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    12.282    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver_seg_8/dig_o_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.397ns (83.000%)  route 0.286ns (17.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.591     1.504    driver_seg_8/CLK
    SLICE_X0Y53          FDSE                                         r  driver_seg_8/dig_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDSE (Prop_fdse_C_Q)         0.141     1.645 r  driver_seg_8/dig_o_reg[1]/Q
                         net (fo=1, routed)           0.286     1.932    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.256     3.188 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.188    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/dig_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.728ns  (logic 1.388ns (80.328%)  route 0.340ns (19.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.591     1.504    driver_seg_8/CLK
    SLICE_X0Y55          FDRE                                         r  driver_seg_8/dig_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  driver_seg_8/dig_o_reg[0]/Q
                         net (fo=1, routed)           0.340     1.985    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.247     3.233 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.233    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/dig_o_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.854ns  (logic 1.429ns (77.040%)  route 0.426ns (22.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.591     1.504    driver_seg_8/CLK
    SLICE_X0Y55          FDSE                                         r  driver_seg_8/dig_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDSE (Prop_fdse_C_Q)         0.128     1.632 r  driver_seg_8/dig_o_reg[3]/Q
                         net (fo=1, routed)           0.426     2.058    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.301     3.359 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.359    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/dig_o_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.377ns (69.683%)  route 0.599ns (30.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.591     1.504    driver_seg_8/CLK
    SLICE_X0Y53          FDSE                                         r  driver_seg_8/dig_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDSE (Prop_fdse_C_Q)         0.141     1.645 r  driver_seg_8/dig_o_reg[4]/Q
                         net (fo=1, routed)           0.599     2.244    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.236     3.480 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.480    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/s_hex_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.393ns (67.989%)  route 0.656ns (32.011%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.589     1.502    driver_seg_8/CLK
    SLICE_X3Y61          FDRE                                         r  driver_seg_8/s_hex_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  driver_seg_8/s_hex_reg[5]/Q
                         net (fo=8, routed)           0.214     1.858    driver_seg_8/s_hex[5]
    SLICE_X0Y60          LUT6 (Prop_lut6_I5_O)        0.045     1.903 r  driver_seg_8/g0_b4/O
                         net (fo=1, routed)           0.441     2.344    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.207     3.551 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.551    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/s_hex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 1.456ns (70.936%)  route 0.596ns (29.064%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.589     1.502    driver_seg_8/CLK
    SLICE_X2Y60          FDRE                                         r  driver_seg_8/s_hex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     1.666 f  driver_seg_8/s_hex_reg[3]/Q
                         net (fo=8, routed)           0.245     1.911    driver_seg_8/s_hex[3]
    SLICE_X0Y61          LUT6 (Prop_lut6_I3_O)        0.045     1.956 r  driver_seg_8/g0_b7/O
                         net (fo=1, routed)           0.351     2.308    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.247     3.555 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     3.555    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/s_hex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.089ns  (logic 1.445ns (69.179%)  route 0.644ns (30.821%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.589     1.502    driver_seg_8/CLK
    SLICE_X2Y60          FDRE                                         r  driver_seg_8/s_hex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  driver_seg_8/s_hex_reg[3]/Q
                         net (fo=8, routed)           0.244     1.910    driver_seg_8/s_hex[3]
    SLICE_X0Y61          LUT6 (Prop_lut6_I3_O)        0.045     1.955 r  driver_seg_8/g0_b3/O
                         net (fo=1, routed)           0.400     2.355    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.236     3.592 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     3.592    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/dig_o_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 1.379ns (63.683%)  route 0.786ns (36.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.591     1.504    driver_seg_8/CLK
    SLICE_X0Y53          FDSE                                         r  driver_seg_8/dig_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDSE (Prop_fdse_C_Q)         0.141     1.645 r  driver_seg_8/dig_o_reg[5]/Q
                         net (fo=1, routed)           0.786     2.432    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.238     3.670 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.670    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/s_hex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.425ns (63.675%)  route 0.813ns (36.325%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.590     1.503    driver_seg_8/CLK
    SLICE_X3Y59          FDRE                                         r  driver_seg_8/s_hex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  driver_seg_8/s_hex_reg[0]/Q
                         net (fo=8, routed)           0.219     1.863    driver_seg_8/s_hex[0]
    SLICE_X0Y59          LUT6 (Prop_lut6_I0_O)        0.045     1.908 r  driver_seg_8/g0_b0/O
                         net (fo=1, routed)           0.594     2.503    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.239     3.742 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.742    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/s_hex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.441ns  (logic 1.405ns (57.550%)  route 1.036ns (42.450%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.590     1.503    driver_seg_8/CLK
    SLICE_X3Y59          FDRE                                         r  driver_seg_8/s_hex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  driver_seg_8/s_hex_reg[4]/Q
                         net (fo=8, routed)           0.211     1.856    driver_seg_8/s_hex[4]
    SLICE_X0Y60          LUT6 (Prop_lut6_I4_O)        0.045     1.901 r  driver_seg_8/g0_b2/O
                         net (fo=1, routed)           0.825     2.726    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.219     3.945 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     3.945    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           116 Endpoints
Min Delay           116 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_8/s_hex_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.944ns  (logic 1.842ns (26.534%)  route 5.101ns (73.466%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=85, routed)          3.140     4.610    driver_seg_8/bin_cnt0/BTNC_IBUF
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.124     4.734 f  driver_seg_8/bin_cnt0/s_hex[5]_i_17/O
                         net (fo=7, routed)           1.149     5.883    driver_seg_8/bin_cnt0/s_hex[5]_i_17_n_0
    SLICE_X1Y60          LUT6 (Prop_lut6_I4_O)        0.124     6.007 r  driver_seg_8/bin_cnt0/s_hex[3]_i_5/O
                         net (fo=1, routed)           0.812     6.820    driver_seg_8/bin_cnt0/s_hex[3]_i_5_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I4_O)        0.124     6.944 r  driver_seg_8/bin_cnt0/s_hex[3]_i_1/O
                         net (fo=1, routed)           0.000     6.944    driver_seg_8/bin_cnt0_n_10
    SLICE_X2Y60          FDRE                                         r  driver_seg_8/s_hex_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504     4.875    driver_seg_8/CLK
    SLICE_X2Y60          FDRE                                         r  driver_seg_8/s_hex_reg[3]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_8/s_hex_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.838ns  (logic 2.076ns (30.366%)  route 4.762ns (69.634%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  BTNC_IBUF_inst/O
                         net (fo=85, routed)          3.220     4.691    driver_seg_8/bin_cnt0/BTNC_IBUF
    SLICE_X4Y60          LUT4 (Prop_lut4_I1_O)        0.150     4.841 f  driver_seg_8/bin_cnt0/s_hex[5]_i_16/O
                         net (fo=4, routed)           0.680     5.520    driver_seg_8/bin_cnt0/s_hex[5]_i_16_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.332     5.852 r  driver_seg_8/bin_cnt0/s_hex[5]_i_7/O
                         net (fo=2, routed)           0.862     6.714    driver_seg_8/bin_cnt0/s_hex[5]_i_7_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I5_O)        0.124     6.838 r  driver_seg_8/bin_cnt0/s_hex[5]_i_1/O
                         net (fo=1, routed)           0.000     6.838    driver_seg_8/bin_cnt0_n_8
    SLICE_X3Y61          FDRE                                         r  driver_seg_8/s_hex_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.503     4.874    driver_seg_8/CLK
    SLICE_X3Y61          FDRE                                         r  driver_seg_8/s_hex_reg[5]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_8/s_hex_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.811ns  (logic 1.842ns (27.051%)  route 4.969ns (72.949%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  BTNC_IBUF_inst/O
                         net (fo=85, routed)          3.738     5.208    driver_seg_8/bin_cnt0/BTNC_IBUF
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.124     5.332 r  driver_seg_8/bin_cnt0/s_hex[0]_i_9/O
                         net (fo=1, routed)           0.667     5.999    driver_seg_8/bin_cnt0/s_hex[0]_i_9_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.124     6.123 r  driver_seg_8/bin_cnt0/s_hex[0]_i_3/O
                         net (fo=1, routed)           0.564     6.687    driver_seg_8/bin_cnt0/s_hex[0]_i_3_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I1_O)        0.124     6.811 r  driver_seg_8/bin_cnt0/s_hex[0]_i_1/O
                         net (fo=1, routed)           0.000     6.811    driver_seg_8/bin_cnt0_n_13
    SLICE_X3Y59          FDRE                                         r  driver_seg_8/s_hex_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504     4.875    driver_seg_8/CLK
    SLICE_X3Y59          FDRE                                         r  driver_seg_8/s_hex_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_8/s_hex_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.780ns  (logic 2.070ns (30.538%)  route 4.709ns (69.462%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=85, routed)          3.220     4.691    driver_seg_8/bin_cnt0/BTNC_IBUF
    SLICE_X5Y60          LUT3 (Prop_lut3_I2_O)        0.150     4.841 f  driver_seg_8/bin_cnt0/s_hex[5]_i_8/O
                         net (fo=2, routed)           0.844     5.684    driver_seg_8/bin_cnt0/s_hex[5]_i_8_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I1_O)        0.326     6.010 r  driver_seg_8/bin_cnt0/s_hex[2]_i_6/O
                         net (fo=1, routed)           0.645     6.656    driver_seg_8/bin_cnt0/s_hex[2]_i_6_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I4_O)        0.124     6.780 r  driver_seg_8/bin_cnt0/s_hex[2]_i_1/O
                         net (fo=1, routed)           0.000     6.780    driver_seg_8/bin_cnt0_n_11
    SLICE_X3Y59          FDRE                                         r  driver_seg_8/s_hex_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504     4.875    driver_seg_8/CLK
    SLICE_X3Y59          FDRE                                         r  driver_seg_8/s_hex_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_8/s_hex_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.731ns  (logic 2.076ns (30.847%)  route 4.655ns (69.153%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=85, routed)          3.220     4.691    driver_seg_8/bin_cnt0/BTNC_IBUF
    SLICE_X4Y60          LUT4 (Prop_lut4_I1_O)        0.150     4.841 r  driver_seg_8/bin_cnt0/s_hex[5]_i_16/O
                         net (fo=4, routed)           0.845     5.685    driver_seg_8/bin_cnt0/s_hex[5]_i_16_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I5_O)        0.332     6.017 r  driver_seg_8/bin_cnt0/s_hex[1]_i_4/O
                         net (fo=1, routed)           0.590     6.607    driver_seg_8/bin_cnt0/s_hex[1]_i_4_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I2_O)        0.124     6.731 r  driver_seg_8/bin_cnt0/s_hex[1]_i_1/O
                         net (fo=1, routed)           0.000     6.731    driver_seg_8/bin_cnt0_n_12
    SLICE_X2Y59          FDRE                                         r  driver_seg_8/s_hex_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504     4.875    driver_seg_8/CLK
    SLICE_X2Y59          FDRE                                         r  driver_seg_8/s_hex_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_8/s_hex_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.364ns  (logic 1.842ns (28.953%)  route 4.521ns (71.047%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=85, routed)          3.196     4.667    driver_seg_8/bin_cnt0/BTNC_IBUF
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.124     4.791 r  driver_seg_8/bin_cnt0/s_hex[4]_i_8/O
                         net (fo=1, routed)           0.872     5.663    driver_seg_8/bin_cnt0/s_hex[4]_i_8_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.124     5.787 r  driver_seg_8/bin_cnt0/s_hex[4]_i_6/O
                         net (fo=1, routed)           0.452     6.240    driver_seg_8/bin_cnt0/s_hex[4]_i_6_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I4_O)        0.124     6.364 r  driver_seg_8/bin_cnt0/s_hex[4]_i_1/O
                         net (fo=1, routed)           0.000     6.364    driver_seg_8/bin_cnt0_n_9
    SLICE_X3Y59          FDRE                                         r  driver_seg_8/s_hex_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504     4.875    driver_seg_8/CLK
    SLICE_X3Y59          FDRE                                         r  driver_seg_8/s_hex_reg[4]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            driver_seg_8/FSM_onehot_s_state_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.594ns (32.525%)  route 3.307ns (67.475%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  SW_IBUF[2]_inst/O
                         net (fo=6, routed)           2.324     3.794    driver_seg_8/clk_en0/SW_IBUF[1]
    SLICE_X7Y57          LUT6 (Prop_lut6_I3_O)        0.124     3.918 r  driver_seg_8/clk_en0/FSM_onehot_s_state[18]_i_1/O
                         net (fo=19, routed)          0.983     4.901    driver_seg_8/clk_en0_n_1
    SLICE_X4Y58          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.503     4.874    driver_seg_8/CLK
    SLICE_X4Y58          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[10]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            driver_seg_8/FSM_onehot_s_state_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.594ns (32.525%)  route 3.307ns (67.475%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  SW_IBUF[2]_inst/O
                         net (fo=6, routed)           2.324     3.794    driver_seg_8/clk_en0/SW_IBUF[1]
    SLICE_X7Y57          LUT6 (Prop_lut6_I3_O)        0.124     3.918 r  driver_seg_8/clk_en0/FSM_onehot_s_state[18]_i_1/O
                         net (fo=19, routed)          0.983     4.901    driver_seg_8/clk_en0_n_1
    SLICE_X4Y58          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.503     4.874    driver_seg_8/CLK
    SLICE_X4Y58          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[11]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            driver_seg_8/FSM_onehot_s_state_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.594ns (32.525%)  route 3.307ns (67.475%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  SW_IBUF[2]_inst/O
                         net (fo=6, routed)           2.324     3.794    driver_seg_8/clk_en0/SW_IBUF[1]
    SLICE_X7Y57          LUT6 (Prop_lut6_I3_O)        0.124     3.918 r  driver_seg_8/clk_en0/FSM_onehot_s_state[18]_i_1/O
                         net (fo=19, routed)          0.983     4.901    driver_seg_8/clk_en0_n_1
    SLICE_X4Y58          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.503     4.874    driver_seg_8/CLK
    SLICE_X4Y58          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[13]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            driver_seg_8/FSM_onehot_s_state_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.594ns (32.525%)  route 3.307ns (67.475%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  SW_IBUF[2]_inst/O
                         net (fo=6, routed)           2.324     3.794    driver_seg_8/clk_en0/SW_IBUF[1]
    SLICE_X7Y57          LUT6 (Prop_lut6_I3_O)        0.124     3.918 r  driver_seg_8/clk_en0/FSM_onehot_s_state[18]_i_1/O
                         net (fo=19, routed)          0.983     4.901    driver_seg_8/clk_en0_n_1
    SLICE_X4Y58          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.503     4.874    driver_seg_8/CLK
    SLICE_X4Y58          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_8/FSM_onehot_s_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.304ns (37.531%)  route 0.505ns (62.469%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=19, routed)          0.505     0.764    driver_seg_8/SW_IBUF[0]
    SLICE_X4Y58          LUT3 (Prop_lut3_I1_O)        0.045     0.809 r  driver_seg_8/FSM_onehot_s_state[10]_i_1/O
                         net (fo=1, routed)           0.000     0.809    driver_seg_8/FSM_onehot_s_state[10]_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.017    driver_seg_8/CLK
    SLICE_X4Y58          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_8/FSM_onehot_s_state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.304ns (37.485%)  route 0.506ns (62.515%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=19, routed)          0.506     0.765    driver_seg_8/SW_IBUF[0]
    SLICE_X4Y58          LUT3 (Prop_lut3_I1_O)        0.045     0.810 r  driver_seg_8/FSM_onehot_s_state[11]_i_1/O
                         net (fo=1, routed)           0.000     0.810    driver_seg_8/FSM_onehot_s_state[11]_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.017    driver_seg_8/CLK
    SLICE_X4Y58          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[11]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_8/FSM_onehot_s_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.307ns (37.762%)  route 0.505ns (62.238%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=19, routed)          0.505     0.764    driver_seg_8/SW_IBUF[0]
    SLICE_X4Y58          LUT3 (Prop_lut3_I1_O)        0.048     0.812 r  driver_seg_8/FSM_onehot_s_state[8]_i_1/O
                         net (fo=1, routed)           0.000     0.812    driver_seg_8/FSM_onehot_s_state[8]_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.017    driver_seg_8/CLK
    SLICE_X4Y58          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_8/FSM_onehot_s_state_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.308ns (37.792%)  route 0.506ns (62.208%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=19, routed)          0.506     0.765    driver_seg_8/SW_IBUF[0]
    SLICE_X4Y58          LUT3 (Prop_lut3_I1_O)        0.049     0.814 r  driver_seg_8/FSM_onehot_s_state[13]_i_1/O
                         net (fo=1, routed)           0.000     0.814    driver_seg_8/FSM_onehot_s_state[13]_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.017    driver_seg_8/CLK
    SLICE_X4Y58          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[13]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_8/FSM_onehot_s_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.302ns (35.844%)  route 0.540ns (64.156%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=19, routed)          0.540     0.798    driver_seg_8/SW_IBUF[0]
    SLICE_X6Y58          LUT3 (Prop_lut3_I1_O)        0.043     0.841 r  driver_seg_8/FSM_onehot_s_state[5]_i_1/O
                         net (fo=1, routed)           0.000     0.841    driver_seg_8/FSM_onehot_s_state[5]_i_1_n_0
    SLICE_X6Y58          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.017    driver_seg_8/CLK
    SLICE_X6Y58          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_8/FSM_onehot_s_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.304ns (35.996%)  route 0.540ns (64.004%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=19, routed)          0.540     0.798    driver_seg_8/SW_IBUF[0]
    SLICE_X6Y58          LUT3 (Prop_lut3_I1_O)        0.045     0.843 r  driver_seg_8/FSM_onehot_s_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.843    driver_seg_8/FSM_onehot_s_state[3]_i_1_n_0
    SLICE_X6Y58          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.017    driver_seg_8/CLK
    SLICE_X6Y58          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[3]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            driver_seg_8/s_cnt2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.297ns (31.602%)  route 0.643ns (68.398%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=6, routed)           0.643     0.895    driver_seg_8/SW_IBUF[1]
    SLICE_X7Y58          LUT6 (Prop_lut6_I3_O)        0.045     0.940 r  driver_seg_8/s_cnt2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.940    driver_seg_8/s_cnt2_0[0]
    SLICE_X7Y58          FDRE                                         r  driver_seg_8/s_cnt2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.017    driver_seg_8/CLK
    SLICE_X7Y58          FDRE                                         r  driver_seg_8/s_cnt2_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_8/FSM_onehot_s_state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.301ns (31.543%)  route 0.652ns (68.457%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=19, routed)          0.652     0.911    driver_seg_8/SW_IBUF[0]
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.042     0.953 r  driver_seg_8/FSM_onehot_s_state[14]_i_1/O
                         net (fo=1, routed)           0.000     0.953    driver_seg_8/FSM_onehot_s_state[14]_i_1_n_0
    SLICE_X4Y59          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.017    driver_seg_8/CLK
    SLICE_X4Y59          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[14]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_8/FSM_onehot_s_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.304ns (31.786%)  route 0.652ns (68.214%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=19, routed)          0.652     0.910    driver_seg_8/SW_IBUF[0]
    SLICE_X6Y59          LUT3 (Prop_lut3_I1_O)        0.045     0.955 r  driver_seg_8/FSM_onehot_s_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.955    driver_seg_8/FSM_onehot_s_state[0]_i_1_n_0
    SLICE_X6Y59          FDSE                                         r  driver_seg_8/FSM_onehot_s_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.017    driver_seg_8/CLK
    SLICE_X6Y59          FDSE                                         r  driver_seg_8/FSM_onehot_s_state_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_8/FSM_onehot_s_state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.304ns (31.758%)  route 0.652ns (68.242%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=19, routed)          0.652     0.911    driver_seg_8/SW_IBUF[0]
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.045     0.956 r  driver_seg_8/FSM_onehot_s_state[12]_i_1/O
                         net (fo=1, routed)           0.000     0.956    driver_seg_8/FSM_onehot_s_state[12]_i_1_n_0
    SLICE_X4Y59          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.017    driver_seg_8/CLK
    SLICE_X4Y59          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[12]/C





