
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.58 (git sha1 157aabb5831cc77d08346001c4a085f188d7c736, clang++ 17.0.0 -fPIC -O3)

-- Running command `read_verilog /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/encoder4to2.v; hierarchy -check -top encoder4to2; synth -top encoder4to2; stat' --

1. Executing Verilog-2005 frontend: /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/encoder4to2.v
Parsing Verilog input from `/Users/tessamaeurwin/Desktop/hdlgen/outputs/v/encoder4to2.v' to AST representation.
verilog frontend filename /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/encoder4to2.v
Generating RTLIL representation for module `\encoder'.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/encoder4to2.v:8.18-8.27.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/encoder4to2.v:9.18-9.27.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/encoder4to2.v:10.18-10.27.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/encoder4to2.v:11.18-11.27.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/encoder4to2.v:12.18-12.27.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/encoder4to2.v:13.18-13.27.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/encoder4to2.v:14.18-14.27.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/encoder4to2.v:15.18-15.27.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/encoder4to2.v:16.18-16.27.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/encoder4to2.v:17.18-17.27.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/encoder4to2.v:18.18-18.27.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/encoder4to2.v:19.18-19.27.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/encoder4to2.v:20.18-20.27.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).
ERROR: Module `encoder4to2' not found!
