ARM GAS  C:\Users\WENHUA~1\AppData\Local\Temp\ccCjGjC0.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
  27              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Core/Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   ** This notice applies to any and all portions of this file
   9:Core/Src/stm32f1xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
  10:Core/Src/stm32f1xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  11:Core/Src/stm32f1xx_hal_msp.c ****   * inserted by the user or by software development tools
  12:Core/Src/stm32f1xx_hal_msp.c ****   * are owned by their respective copyright owners.
  13:Core/Src/stm32f1xx_hal_msp.c ****   *
  14:Core/Src/stm32f1xx_hal_msp.c ****   * COPYRIGHT(c) 2019 STMicroelectronics
  15:Core/Src/stm32f1xx_hal_msp.c ****   *
  16:Core/Src/stm32f1xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  17:Core/Src/stm32f1xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  18:Core/Src/stm32f1xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  19:Core/Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  20:Core/Src/stm32f1xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  21:Core/Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  22:Core/Src/stm32f1xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  23:Core/Src/stm32f1xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  24:Core/Src/stm32f1xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  25:Core/Src/stm32f1xx_hal_msp.c ****   *      without specific prior written permission.
  26:Core/Src/stm32f1xx_hal_msp.c ****   *
  27:Core/Src/stm32f1xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  28:Core/Src/stm32f1xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  29:Core/Src/stm32f1xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  30:Core/Src/stm32f1xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  31:Core/Src/stm32f1xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
ARM GAS  C:\Users\WENHUA~1\AppData\Local\Temp\ccCjGjC0.s 			page 2


  32:Core/Src/stm32f1xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  33:Core/Src/stm32f1xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  34:Core/Src/stm32f1xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  35:Core/Src/stm32f1xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  36:Core/Src/stm32f1xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  37:Core/Src/stm32f1xx_hal_msp.c ****   *
  38:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  39:Core/Src/stm32f1xx_hal_msp.c ****   */
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  55:Core/Src/stm32f1xx_hal_msp.c ****  
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  60:Core/Src/stm32f1xx_hal_msp.c **** 
  61:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  62:Core/Src/stm32f1xx_hal_msp.c **** 
  63:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  64:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  65:Core/Src/stm32f1xx_hal_msp.c **** 
  66:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  69:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  70:Core/Src/stm32f1xx_hal_msp.c **** 
  71:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  74:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  76:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  77:Core/Src/stm32f1xx_hal_msp.c **** 
  78:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  79:Core/Src/stm32f1xx_hal_msp.c **** 
  80:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  81:Core/Src/stm32f1xx_hal_msp.c **** /**
  82:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  83:Core/Src/stm32f1xx_hal_msp.c ****   */
  84:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  85:Core/Src/stm32f1xx_hal_msp.c **** {
  28              		.loc 1 85 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
ARM GAS  C:\Users\WENHUA~1\AppData\Local\Temp\ccCjGjC0.s 			page 3


  31              		@ frame_needed = 0, uses_anonymous_args = 0
  86:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  87:Core/Src/stm32f1xx_hal_msp.c **** 
  88:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  89:Core/Src/stm32f1xx_hal_msp.c **** 
  90:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  32              		.loc 1 90 3 view .LVU1
  33              	.LBB2:
  34              		.loc 1 90 3 view .LVU2
  35              		.loc 1 90 3 view .LVU3
  36 0000 104B     		ldr	r3, .L4
  37              	.LBE2:
  85:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  38              		.loc 1 85 1 is_stmt 0 view .LVU4
  39 0002 00B5     		push	{lr}
  40              	.LCFI0:
  41              		.cfi_def_cfa_offset 4
  42              		.cfi_offset 14, -4
  43              	.LBB3:
  44              		.loc 1 90 3 view .LVU5
  45 0004 9A69     		ldr	r2, [r3, #24]
  46              	.LBE3:
  85:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  47              		.loc 1 85 1 view .LVU6
  48 0006 83B0     		sub	sp, sp, #12
  49              	.LCFI1:
  50              		.cfi_def_cfa_offset 16
  51              	.LBB4:
  52              		.loc 1 90 3 view .LVU7
  53 0008 42F00102 		orr	r2, r2, #1
  54 000c 9A61     		str	r2, [r3, #24]
  55              		.loc 1 90 3 is_stmt 1 view .LVU8
  56 000e 9A69     		ldr	r2, [r3, #24]
  57              	.LBE4:
  91:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  92:Core/Src/stm32f1xx_hal_msp.c **** 
  93:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_1);
  58              		.loc 1 93 3 is_stmt 0 view .LVU9
  59 0010 0620     		movs	r0, #6
  60              	.LBB5:
  90:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  61              		.loc 1 90 3 view .LVU10
  62 0012 02F00102 		and	r2, r2, #1
  63 0016 0092     		str	r2, [sp]
  90:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  64              		.loc 1 90 3 is_stmt 1 view .LVU11
  65 0018 009A     		ldr	r2, [sp]
  66              	.LBE5:
  90:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  67              		.loc 1 90 3 view .LVU12
  91:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  68              		.loc 1 91 3 view .LVU13
  69              	.LBB6:
  91:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  70              		.loc 1 91 3 view .LVU14
  91:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  71              		.loc 1 91 3 view .LVU15
ARM GAS  C:\Users\WENHUA~1\AppData\Local\Temp\ccCjGjC0.s 			page 4


  72 001a DA69     		ldr	r2, [r3, #28]
  73 001c 42F08052 		orr	r2, r2, #268435456
  74 0020 DA61     		str	r2, [r3, #28]
  91:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  75              		.loc 1 91 3 view .LVU16
  76 0022 DB69     		ldr	r3, [r3, #28]
  77 0024 03F08053 		and	r3, r3, #268435456
  78 0028 0193     		str	r3, [sp, #4]
  91:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  79              		.loc 1 91 3 view .LVU17
  80 002a 019B     		ldr	r3, [sp, #4]
  81              	.LBE6:
  91:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  82              		.loc 1 91 3 view .LVU18
  83              		.loc 1 93 3 view .LVU19
  84 002c FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  85              	.LVL0:
  94:Core/Src/stm32f1xx_hal_msp.c **** 
  95:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  96:Core/Src/stm32f1xx_hal_msp.c **** 
  97:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  98:Core/Src/stm32f1xx_hal_msp.c ****   */
  99:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  86              		.loc 1 99 3 view .LVU20
  87              	.LBB7:
  88              		.loc 1 99 3 view .LVU21
  89 0030 054A     		ldr	r2, .L4+4
  90 0032 5368     		ldr	r3, [r2, #4]
  91              	.LVL1:
  92              		.loc 1 99 3 view .LVU22
  93 0034 23F0E063 		bic	r3, r3, #117440512
  94              	.LVL2:
  95              		.loc 1 99 3 view .LVU23
  96 0038 43F00073 		orr	r3, r3, #33554432
  97              	.LVL3:
  98              		.loc 1 99 3 view .LVU24
  99 003c 5360     		str	r3, [r2, #4]
 100              	.LBE7:
 101              		.loc 1 99 3 view .LVU25
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 101:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 103:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
 104:Core/Src/stm32f1xx_hal_msp.c **** }
 102              		.loc 1 104 1 is_stmt 0 view .LVU26
 103 003e 03B0     		add	sp, sp, #12
 104              	.LCFI2:
 105              		.cfi_def_cfa_offset 4
 106              		@ sp needed
 107 0040 5DF804FB 		ldr	pc, [sp], #4
 108              	.L5:
 109              		.align	2
 110              	.L4:
 111 0044 00100240 		.word	1073876992
 112 0048 00000140 		.word	1073807360
 113              		.cfi_endproc
 114              	.LFE65:
ARM GAS  C:\Users\WENHUA~1\AppData\Local\Temp\ccCjGjC0.s 			page 5


 116              		.text
 117              	.Letext0:
 118              		.file 2 "d:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 119              		.file 3 "d:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 120              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 121              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  C:\Users\WENHUA~1\AppData\Local\Temp\ccCjGjC0.s 			page 6


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
C:\Users\WENHUA~1\AppData\Local\Temp\ccCjGjC0.s:18     .text.HAL_MspInit:00000000 $t
C:\Users\WENHUA~1\AppData\Local\Temp\ccCjGjC0.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\WENHUA~1\AppData\Local\Temp\ccCjGjC0.s:111    .text.HAL_MspInit:00000044 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
