`timescale 1ns / 1ps

module hours (
   input inc_hours,
   input reset,
   output [4:0] hours
   );
   
   reg [4:0] hrs_ctr = 0;
   
   always @ (posedge inc_hours or posedge reset) begin
       if(reset)
          hrs_ctr <= 0;
       else
          if(hrs_ctr == 24)
              hrs_ctr <= 0;
          else
             hrs_ctr <= hrs_ctr +1;
   end
   
   assign hours = hrs_ctr;
   
endmodule
