onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -radix unsigned /core_tb/pipeline_inst/fetch_inst/imem/address
add wave -noupdate /core_tb/clk
add wave -noupdate /core_tb/pipeline_inst/stall
add wave -noupdate /core_tb/pipeline_inst/decode_inst/dbg_instr
add wave -noupdate /core_tb/pipeline_inst/flush_decode
add wave -noupdate /core_tb/pipeline_inst/flush_exec
add wave -noupdate /core_tb/pipeline_inst/flush_mem
add wave -noupdate /core_tb/pipeline_inst/flush_wb
TreeUpdate [SetDefaultTree]
quietly WaveActivateNextPane
add wave -noupdate -expand -group pipeline -expand /core_tb/pipeline_inst/mem_in
add wave -noupdate -expand -group pipeline -childformat {{/core_tb/pipeline_inst/mem_out.wrdata -radix hexadecimal}} -expand -subitemconfig {/core_tb/pipeline_inst/mem_out.wrdata {-height 17 -radix hexadecimal}} /core_tb/pipeline_inst/mem_out
add wave -noupdate -expand -group control /core_tb/pipeline_inst/ctrl_inst/pcsrc_in
add wave -noupdate -expand -group control -radix hexadecimal /core_tb/pipeline_inst/ctrl_inst/pc_in
add wave -noupdate -expand -group control -childformat {{/core_tb/pipeline_inst/ctrl_inst/cop0_op.addr -radix unsigned}} -expand -subitemconfig {/core_tb/pipeline_inst/ctrl_inst/cop0_op.addr {-height 17 -radix unsigned}} /core_tb/pipeline_inst/ctrl_inst/cop0_op
add wave -noupdate -expand -group control -expand /core_tb/pipeline_inst/ctrl_inst/exec_op
add wave -noupdate -expand -group control /core_tb/pipeline_inst/ctrl_inst/exc_dec
add wave -noupdate -expand -group control /core_tb/pipeline_inst/ctrl_inst/exc_load
add wave -noupdate -expand -group control /core_tb/pipeline_inst/ctrl_inst/exc_store
add wave -noupdate -expand -group control -radix hexadecimal /core_tb/pipeline_inst/ctrl_inst/exec_pc
add wave -noupdate -expand -group control -radix hexadecimal /core_tb/pipeline_inst/ctrl_inst/mem_pc
add wave -noupdate -expand -group control -radix hexadecimal /core_tb/pipeline_inst/ctrl_inst/int_mem_pc
add wave -noupdate -expand -group control /core_tb/pipeline_inst/ctrl_inst/pcsrc_out
add wave -noupdate -expand -group control /core_tb/pipeline_inst/ctrl_inst/pc_out
add wave -noupdate -expand -group control /core_tb/pipeline_inst/ctrl_inst/flush_decode
add wave -noupdate -expand -group control /core_tb/pipeline_inst/ctrl_inst/flush_exec
add wave -noupdate -expand -group control /core_tb/pipeline_inst/ctrl_inst/flush_mem
add wave -noupdate -expand -group control /core_tb/pipeline_inst/ctrl_inst/flush_wb
add wave -noupdate -expand -group control /core_tb/pipeline_inst/ctrl_inst/cop0_rddata
add wave -noupdate -expand -group control /core_tb/pipeline_inst/ctrl_inst/status
add wave -noupdate -expand -group control /core_tb/pipeline_inst/ctrl_inst/cause
add wave -noupdate -expand -group control -radix hexadecimal /core_tb/pipeline_inst/ctrl_inst/epc
add wave -noupdate -expand -group control -radix hexadecimal /core_tb/pipeline_inst/ctrl_inst/npc
add wave -noupdate -group fwd -radix unsigned /core_tb/pipeline_inst/fwd_inst/decode_rs
add wave -noupdate -group fwd -radix unsigned /core_tb/pipeline_inst/fwd_inst/decode_rt
add wave -noupdate -group fwd -radix unsigned /core_tb/pipeline_inst/fwd_inst/alu_rd
add wave -noupdate -group fwd -radix unsigned /core_tb/pipeline_inst/fwd_inst/wb_rd
add wave -noupdate -group {external memory} /core_tb/ocram/address
add wave -noupdate -group {external memory} /core_tb/ocram/byteena
add wave -noupdate -group {external memory} /core_tb/ocram/clock
add wave -noupdate -group {external memory} /core_tb/ocram/data
add wave -noupdate -group {external memory} /core_tb/ocram/wren
add wave -noupdate -group {external memory} /core_tb/ocram/q
add wave -noupdate -group {external memory} /core_tb/ocram/sub_wire0
add wave -noupdate -expand -group fetch /core_tb/pipeline_inst/fetch_inst/pcsrc
add wave -noupdate -expand -group fetch -radix hexadecimal /core_tb/pipeline_inst/fetch_inst/pc_in
add wave -noupdate -expand -group fetch -radix hexadecimal /core_tb/pipeline_inst/fetch_inst/pc_out
add wave -noupdate -expand -group fetch /core_tb/pipeline_inst/fetch_inst/instr
add wave -noupdate -expand -group fetch -radix hexadecimal /core_tb/pipeline_inst/fetch_inst/int_pc
add wave -noupdate -expand -group fetch -radix hexadecimal /core_tb/pipeline_inst/fetch_inst/int_pc_next
add wave -noupdate -expand -group decode -group regfile /core_tb/pipeline_inst/decode_inst/regfile_inst/rdaddr1
add wave -noupdate -expand -group decode -group regfile /core_tb/pipeline_inst/decode_inst/regfile_inst/rdaddr2
add wave -noupdate -expand -group decode -group regfile /core_tb/pipeline_inst/decode_inst/regfile_inst/rddata1
add wave -noupdate -expand -group decode -group regfile /core_tb/pipeline_inst/decode_inst/regfile_inst/rddata2
add wave -noupdate -expand -group decode -group regfile /core_tb/pipeline_inst/decode_inst/regfile_inst/wraddr
add wave -noupdate -expand -group decode -group regfile /core_tb/pipeline_inst/decode_inst/regfile_inst/wrdata
add wave -noupdate -expand -group decode -group regfile /core_tb/pipeline_inst/decode_inst/regfile_inst/register_A
add wave -noupdate -expand -group decode -radix hexadecimal /core_tb/pipeline_inst/decode_inst/pc_in
add wave -noupdate -expand -group decode -radix hexadecimal /core_tb/pipeline_inst/decode_inst/pc_out
add wave -noupdate -expand -group decode -radix binary -childformat {{/core_tb/pipeline_inst/decode_inst/instr(31) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(30) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(29) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(28) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(27) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(26) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(25) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(24) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(23) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(22) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(21) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(20) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(19) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(18) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(17) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(16) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(15) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(14) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(13) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(12) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(11) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(10) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(9) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(8) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(7) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(6) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(5) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(4) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(3) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(2) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(1) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/instr(0) -radix hexadecimal}} -subitemconfig {/core_tb/pipeline_inst/decode_inst/instr(31) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(30) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(29) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(28) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(27) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(26) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(25) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(24) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(23) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(22) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(21) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(20) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(19) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(18) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(17) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(16) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(15) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(14) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(13) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(12) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(11) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(10) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(9) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(8) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(7) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(6) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(5) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(4) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(3) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(2) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(1) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/instr(0) {-height 17 -radix hexadecimal}} /core_tb/pipeline_inst/decode_inst/instr
add wave -noupdate -expand -group decode -radix unsigned -childformat {{/core_tb/pipeline_inst/decode_inst/wraddr(4) -radix decimal} {/core_tb/pipeline_inst/decode_inst/wraddr(3) -radix decimal} {/core_tb/pipeline_inst/decode_inst/wraddr(2) -radix decimal} {/core_tb/pipeline_inst/decode_inst/wraddr(1) -radix decimal} {/core_tb/pipeline_inst/decode_inst/wraddr(0) -radix decimal}} -subitemconfig {/core_tb/pipeline_inst/decode_inst/wraddr(4) {-height 17 -radix decimal} /core_tb/pipeline_inst/decode_inst/wraddr(3) {-height 17 -radix decimal} /core_tb/pipeline_inst/decode_inst/wraddr(2) {-height 17 -radix decimal} /core_tb/pipeline_inst/decode_inst/wraddr(1) {-height 17 -radix decimal} /core_tb/pipeline_inst/decode_inst/wraddr(0) {-height 17 -radix decimal}} /core_tb/pipeline_inst/decode_inst/wraddr
add wave -noupdate -expand -group decode -radix hexadecimal -childformat {{/core_tb/pipeline_inst/decode_inst/wrdata(31) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(30) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(29) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(28) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(27) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(26) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(25) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(24) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(23) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(22) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(21) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(20) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(19) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(18) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(17) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(16) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(15) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(14) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(13) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(12) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(11) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(10) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(9) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(8) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(7) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(6) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(5) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(4) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(3) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(2) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(1) -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/wrdata(0) -radix hexadecimal}} -subitemconfig {/core_tb/pipeline_inst/decode_inst/wrdata(31) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(30) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(29) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(28) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(27) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(26) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(25) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(24) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(23) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(22) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(21) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(20) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(19) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(18) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(17) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(16) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(15) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(14) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(13) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(12) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(11) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(10) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(9) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(8) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(7) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(6) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(5) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(4) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(3) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(2) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(1) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/wrdata(0) {-height 17 -radix hexadecimal}} /core_tb/pipeline_inst/decode_inst/wrdata
add wave -noupdate -expand -group decode /core_tb/pipeline_inst/decode_inst/regwrite
add wave -noupdate -expand -group decode -childformat {{/core_tb/pipeline_inst/decode_inst/exec_op.readdata1 -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/exec_op.readdata2 -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/exec_op.imm -radix hexadecimal} {/core_tb/pipeline_inst/decode_inst/exec_op.rs -radix unsigned} {/core_tb/pipeline_inst/decode_inst/exec_op.rt -radix unsigned} {/core_tb/pipeline_inst/decode_inst/exec_op.rd -radix unsigned}} -subitemconfig {/core_tb/pipeline_inst/decode_inst/exec_op.readdata1 {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/exec_op.readdata2 {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/exec_op.imm {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/decode_inst/exec_op.rs {-height 17 -radix unsigned} /core_tb/pipeline_inst/decode_inst/exec_op.rt {-height 17 -radix unsigned} /core_tb/pipeline_inst/decode_inst/exec_op.rd {-height 17 -radix unsigned}} /core_tb/pipeline_inst/decode_inst/exec_op
add wave -noupdate -expand -group decode /core_tb/pipeline_inst/decode_inst/cop0_op
add wave -noupdate -expand -group decode /core_tb/pipeline_inst/decode_inst/jmp_op
add wave -noupdate -expand -group decode /core_tb/pipeline_inst/decode_inst/mem_op
add wave -noupdate -expand -group decode /core_tb/pipeline_inst/decode_inst/wb_op
add wave -noupdate -expand -group decode /core_tb/pipeline_inst/decode_inst/exc_dec
add wave -noupdate -expand -group decode /core_tb/pipeline_inst/decode_inst/taradr
add wave -noupdate -expand -group decode -radix binary /core_tb/pipeline_inst/decode_inst/adrim
add wave -noupdate -expand -group decode /core_tb/pipeline_inst/decode_inst/func
add wave -noupdate -expand -group decode -radix unsigned /core_tb/pipeline_inst/decode_inst/shamt
add wave -noupdate -expand -group decode -radix unsigned /core_tb/pipeline_inst/decode_inst/Ird
add wave -noupdate -expand -group decode -radix unsigned /core_tb/pipeline_inst/decode_inst/rd
add wave -noupdate -expand -group decode -radix unsigned /core_tb/pipeline_inst/decode_inst/rt
add wave -noupdate -expand -group decode -radix unsigned /core_tb/pipeline_inst/decode_inst/rs
add wave -noupdate -expand -group decode /core_tb/pipeline_inst/decode_inst/opcode
add wave -noupdate -expand -group exec -expand -group alu -radix hexadecimal /core_tb/pipeline_inst/exec_inst/alu_inst/A
add wave -noupdate -expand -group exec -expand -group alu -radix hexadecimal /core_tb/pipeline_inst/exec_inst/alu_inst/B
add wave -noupdate -expand -group exec -expand -group alu -radix hexadecimal /core_tb/pipeline_inst/exec_inst/alu_inst/R
add wave -noupdate -expand -group exec -expand -group alu /core_tb/pipeline_inst/exec_inst/alu_inst/Z
add wave -noupdate -expand -group exec -expand -group alu /core_tb/pipeline_inst/exec_inst/alu_inst/V
add wave -noupdate -expand -group exec -expand /core_tb/pipeline_inst/exec_inst/op
add wave -noupdate -expand -group exec -radix decimal /core_tb/pipeline_inst/exec_inst/pc_in
add wave -noupdate -expand -group exec -radix hexadecimal /core_tb/pipeline_inst/exec_inst/pc_out
add wave -noupdate -expand -group exec -radix unsigned /core_tb/pipeline_inst/exec_inst/rd
add wave -noupdate -expand -group exec -radix unsigned /core_tb/pipeline_inst/exec_inst/rs
add wave -noupdate -expand -group exec -radix unsigned /core_tb/pipeline_inst/exec_inst/rt
add wave -noupdate -expand -group exec -radix hexadecimal /core_tb/pipeline_inst/exec_inst/aluresult
add wave -noupdate -expand -group exec -radix hexadecimal -childformat {{/core_tb/pipeline_inst/exec_inst/wrdata(31) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(30) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(29) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(28) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(27) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(26) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(25) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(24) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(23) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(22) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(21) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(20) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(19) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(18) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(17) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(16) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(15) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(14) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(13) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(12) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(11) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(10) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(9) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(8) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(7) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(6) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(5) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(4) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(3) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(2) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(1) -radix hexadecimal} {/core_tb/pipeline_inst/exec_inst/wrdata(0) -radix hexadecimal}} -subitemconfig {/core_tb/pipeline_inst/exec_inst/wrdata(31) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(30) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(29) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(28) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(27) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(26) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(25) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(24) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(23) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(22) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(21) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(20) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(19) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(18) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(17) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(16) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(15) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(14) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(13) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(12) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(11) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(10) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(9) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(8) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(7) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(6) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(5) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(4) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(3) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(2) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(1) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/exec_inst/wrdata(0) {-height 17 -radix hexadecimal}} /core_tb/pipeline_inst/exec_inst/wrdata
add wave -noupdate -expand -group exec /core_tb/pipeline_inst/exec_inst/zero
add wave -noupdate -expand -group exec /core_tb/pipeline_inst/exec_inst/neg
add wave -noupdate -expand -group exec -radix hexadecimal /core_tb/pipeline_inst/exec_inst/new_pc
add wave -noupdate -expand -group exec -radix hexadecimal /core_tb/pipeline_inst/exec_inst/cop0_rddata
add wave -noupdate -expand -group exec -radix hexadecimal /core_tb/pipeline_inst/exec_inst/mem_aluresult
add wave -noupdate -expand -group exec -radix hexadecimal /core_tb/pipeline_inst/exec_inst/wb_result
add wave -noupdate -expand -group memory -expand -group memu -expand /core_tb/pipeline_inst/mem_inst/memu_inst/op
add wave -noupdate -expand -group memory -expand -group memu -radix unsigned -childformat {{/core_tb/pipeline_inst/mem_inst/memu_inst/A(20) -radix unsigned} {/core_tb/pipeline_inst/mem_inst/memu_inst/A(19) -radix unsigned} {/core_tb/pipeline_inst/mem_inst/memu_inst/A(18) -radix unsigned} {/core_tb/pipeline_inst/mem_inst/memu_inst/A(17) -radix unsigned} {/core_tb/pipeline_inst/mem_inst/memu_inst/A(16) -radix unsigned} {/core_tb/pipeline_inst/mem_inst/memu_inst/A(15) -radix unsigned} {/core_tb/pipeline_inst/mem_inst/memu_inst/A(14) -radix unsigned} {/core_tb/pipeline_inst/mem_inst/memu_inst/A(13) -radix unsigned} {/core_tb/pipeline_inst/mem_inst/memu_inst/A(12) -radix unsigned} {/core_tb/pipeline_inst/mem_inst/memu_inst/A(11) -radix unsigned} {/core_tb/pipeline_inst/mem_inst/memu_inst/A(10) -radix unsigned} {/core_tb/pipeline_inst/mem_inst/memu_inst/A(9) -radix unsigned} {/core_tb/pipeline_inst/mem_inst/memu_inst/A(8) -radix unsigned} {/core_tb/pipeline_inst/mem_inst/memu_inst/A(7) -radix unsigned} {/core_tb/pipeline_inst/mem_inst/memu_inst/A(6) -radix unsigned} {/core_tb/pipeline_inst/mem_inst/memu_inst/A(5) -radix unsigned} {/core_tb/pipeline_inst/mem_inst/memu_inst/A(4) -radix unsigned} {/core_tb/pipeline_inst/mem_inst/memu_inst/A(3) -radix unsigned} {/core_tb/pipeline_inst/mem_inst/memu_inst/A(2) -radix unsigned} {/core_tb/pipeline_inst/mem_inst/memu_inst/A(1) -radix unsigned} {/core_tb/pipeline_inst/mem_inst/memu_inst/A(0) -radix unsigned}} -subitemconfig {/core_tb/pipeline_inst/mem_inst/memu_inst/A(20) {-height 17 -radix unsigned} /core_tb/pipeline_inst/mem_inst/memu_inst/A(19) {-height 17 -radix unsigned} /core_tb/pipeline_inst/mem_inst/memu_inst/A(18) {-height 17 -radix unsigned} /core_tb/pipeline_inst/mem_inst/memu_inst/A(17) {-height 17 -radix unsigned} /core_tb/pipeline_inst/mem_inst/memu_inst/A(16) {-height 17 -radix unsigned} /core_tb/pipeline_inst/mem_inst/memu_inst/A(15) {-height 17 -radix unsigned} /core_tb/pipeline_inst/mem_inst/memu_inst/A(14) {-height 17 -radix unsigned} /core_tb/pipeline_inst/mem_inst/memu_inst/A(13) {-height 17 -radix unsigned} /core_tb/pipeline_inst/mem_inst/memu_inst/A(12) {-height 17 -radix unsigned} /core_tb/pipeline_inst/mem_inst/memu_inst/A(11) {-height 17 -radix unsigned} /core_tb/pipeline_inst/mem_inst/memu_inst/A(10) {-height 17 -radix unsigned} /core_tb/pipeline_inst/mem_inst/memu_inst/A(9) {-height 17 -radix unsigned} /core_tb/pipeline_inst/mem_inst/memu_inst/A(8) {-height 17 -radix unsigned} /core_tb/pipeline_inst/mem_inst/memu_inst/A(7) {-height 17 -radix unsigned} /core_tb/pipeline_inst/mem_inst/memu_inst/A(6) {-height 17 -radix unsigned} /core_tb/pipeline_inst/mem_inst/memu_inst/A(5) {-height 17 -radix unsigned} /core_tb/pipeline_inst/mem_inst/memu_inst/A(4) {-height 17 -radix unsigned} /core_tb/pipeline_inst/mem_inst/memu_inst/A(3) {-height 17 -radix unsigned} /core_tb/pipeline_inst/mem_inst/memu_inst/A(2) {-height 17 -radix unsigned} /core_tb/pipeline_inst/mem_inst/memu_inst/A(1) {-height 17 -radix unsigned} /core_tb/pipeline_inst/mem_inst/memu_inst/A(0) {-height 17 -radix unsigned}} /core_tb/pipeline_inst/mem_inst/memu_inst/A
add wave -noupdate -expand -group memory -expand -group memu -radix hexadecimal /core_tb/pipeline_inst/mem_inst/memu_inst/W
add wave -noupdate -expand -group memory -expand -group memu -radix hexadecimal /core_tb/pipeline_inst/mem_inst/memu_inst/D
add wave -noupdate -expand -group memory -expand -group memu -radix hexadecimal /core_tb/pipeline_inst/mem_inst/memu_inst/R
add wave -noupdate -expand -group memory -expand -group memu /core_tb/pipeline_inst/mem_inst/memu_inst/XL
add wave -noupdate -expand -group memory -expand -group memu /core_tb/pipeline_inst/mem_inst/memu_inst/XS
add wave -noupdate -expand -group memory -radix hexadecimal /core_tb/pipeline_inst/mem_inst/pc_in
add wave -noupdate -expand -group memory -radix decimal /core_tb/pipeline_inst/mem_inst/rd_in
add wave -noupdate -expand -group memory -radix hexadecimal /core_tb/pipeline_inst/mem_inst/aluresult_in
add wave -noupdate -expand -group memory -radix hexadecimal -childformat {{/core_tb/pipeline_inst/mem_inst/wrdata(31) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(30) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(29) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(28) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(27) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(26) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(25) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(24) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(23) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(22) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(21) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(20) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(19) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(18) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(17) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(16) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(15) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(14) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(13) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(12) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(11) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(10) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(9) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(8) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(7) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(6) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(5) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(4) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(3) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(2) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(1) -radix hexadecimal} {/core_tb/pipeline_inst/mem_inst/wrdata(0) -radix hexadecimal}} -subitemconfig {/core_tb/pipeline_inst/mem_inst/wrdata(31) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(30) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(29) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(28) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(27) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(26) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(25) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(24) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(23) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(22) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(21) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(20) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(19) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(18) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(17) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(16) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(15) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(14) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(13) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(12) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(11) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(10) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(9) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(8) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(7) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(6) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(5) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(4) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(3) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(2) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(1) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/mem_inst/wrdata(0) {-height 17 -radix hexadecimal}} /core_tb/pipeline_inst/mem_inst/wrdata
add wave -noupdate -expand -group memory -radix unsigned /core_tb/pipeline_inst/mem_inst/new_pc_in
add wave -noupdate -expand -group memory -radix hexadecimal /core_tb/pipeline_inst/mem_inst/pc_out
add wave -noupdate -expand -group memory -radix unsigned /core_tb/pipeline_inst/mem_inst/rd_out
add wave -noupdate -expand -group memory -radix hexadecimal /core_tb/pipeline_inst/mem_inst/aluresult_out
add wave -noupdate -expand -group memory -radix hexadecimal /core_tb/pipeline_inst/mem_inst/memresult
add wave -noupdate -expand -group memory /core_tb/pipeline_inst/mem_inst/new_pc_in
add wave -noupdate -expand -group memory -radix hexadecimal /core_tb/pipeline_inst/mem_inst/new_pc_out
add wave -noupdate -expand -group {write back} -radix unsigned /core_tb/pipeline_inst/wb_inst/rd_in
add wave -noupdate -expand -group {write back} -radix hexadecimal /core_tb/pipeline_inst/wb_inst/aluresult
add wave -noupdate -expand -group {write back} -radix hexadecimal /core_tb/pipeline_inst/wb_inst/memresult
add wave -noupdate -expand -group {write back} -radix unsigned -childformat {{/core_tb/pipeline_inst/wb_inst/rd_out(4) -radix decimal} {/core_tb/pipeline_inst/wb_inst/rd_out(3) -radix decimal} {/core_tb/pipeline_inst/wb_inst/rd_out(2) -radix decimal} {/core_tb/pipeline_inst/wb_inst/rd_out(1) -radix decimal} {/core_tb/pipeline_inst/wb_inst/rd_out(0) -radix decimal}} -subitemconfig {/core_tb/pipeline_inst/wb_inst/rd_out(4) {-height 17 -radix decimal} /core_tb/pipeline_inst/wb_inst/rd_out(3) {-height 17 -radix decimal} /core_tb/pipeline_inst/wb_inst/rd_out(2) {-height 17 -radix decimal} /core_tb/pipeline_inst/wb_inst/rd_out(1) {-height 17 -radix decimal} /core_tb/pipeline_inst/wb_inst/rd_out(0) {-height 17 -radix decimal}} /core_tb/pipeline_inst/wb_inst/rd_out
add wave -noupdate -expand -group {write back} -radix hexadecimal -childformat {{/core_tb/pipeline_inst/wb_inst/result(31) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(30) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(29) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(28) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(27) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(26) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(25) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(24) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(23) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(22) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(21) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(20) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(19) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(18) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(17) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(16) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(15) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(14) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(13) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(12) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(11) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(10) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(9) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(8) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(7) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(6) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(5) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(4) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(3) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(2) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(1) -radix hexadecimal} {/core_tb/pipeline_inst/wb_inst/result(0) -radix hexadecimal}} -subitemconfig {/core_tb/pipeline_inst/wb_inst/result(31) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(30) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(29) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(28) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(27) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(26) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(25) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(24) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(23) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(22) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(21) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(20) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(19) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(18) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(17) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(16) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(15) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(14) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(13) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(12) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(11) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(10) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(9) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(8) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(7) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(6) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(5) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(4) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(3) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(2) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(1) {-height 17 -radix hexadecimal} /core_tb/pipeline_inst/wb_inst/result(0) {-height 17 -radix hexadecimal}} /core_tb/pipeline_inst/wb_inst/result
add wave -noupdate -expand -group {write back} /core_tb/pipeline_inst/wb_inst/regwrite
add wave -noupdate /core_tb/pipeline_inst/fetch_inst/imem/address
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {40278076 ns} 0} {{Cursor 2} {40278062 ns} 0}
quietly wave cursor active 2
configure wave -namecolwidth 206
configure wave -valuecolwidth 282
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits us
update
WaveRestoreZoom {37913 ns} {38205 ns}
bookmark add wave bookmark0 {{213 ps} {258200 fs}} 68
