uart
====

A Universal asynchronous receiver/transmitter (UART) implemented in Verilog.
