// Seed: 4104814608
module module_0 (
    output uwire id_0,
    output wand  id_1,
    output tri0  id_2
);
  assign id_2 = id_4;
endmodule
module module_1 (
    input  wand  id_0,
    input  wand  id_1,
    output wire  id_2,
    output uwire id_3
);
  assign id_3 = 1 ? 1 : id_0;
  module_0(
      id_2, id_2, id_3
  );
endmodule
module module_2 ();
  final $display(id_1);
  assign id_1 = id_1;
  wire id_2;
  id_3(
      .id_0(1), .id_1(1), .id_2(id_2)
  );
  assign id_3 = id_1;
  id_4(
      .id_0(1), .id_1(id_2), .id_2(1), .id_3(1'b0), .id_4(1'h0), .id_5(), .id_6(), .id_7(id_3)
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4[1<=1] = 1;
  id_5(
      .id_0(1), .id_1(1), .id_2(1)
  ); module_2();
endmodule
