#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Apr 22 12:52:47 2024
# Process ID: 10196
# Current directory: C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.runs/impl_1
# Command line: vivado.exe -log Zybo_Z7_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Zybo_Z7_top.tcl -notrace
# Log file: C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.runs/impl_1/Zybo_Z7_top.vdi
# Journal file: C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.runs/impl_1\vivado.jou
# Running On: EWESTERHOFF, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16834 MB
#-----------------------------------------------------------
source Zybo_Z7_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 520.363 ; gain = 214.180
Command: link_design -top Zybo_Z7_top -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.115 . Memory (MB): peak = 931.766 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3370 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/constrs_1/imports/Downloads/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/constrs_1/imports/Downloads/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1089.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1093.773 ; gain = 573.410
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.717 . Memory (MB): peak = 1109.754 ; gain = 15.980

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f2274506

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1659.246 ; gain = 549.492

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1f2274506

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2026.645 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1f2274506

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2026.645 ; gain = 0.000
Phase 1 Initialization | Checksum: 1f2274506

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2026.645 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1f2274506

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.349 . Memory (MB): peak = 2026.645 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1f2274506

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.383 . Memory (MB): peak = 2026.645 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1f2274506

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.384 . Memory (MB): peak = 2026.645 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1f2274506

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.528 . Memory (MB): peak = 2026.645 ; gain = 0.000
Retarget | Checksum: 1f2274506
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1abf81c58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.618 . Memory (MB): peak = 2026.645 ; gain = 0.000
Constant propagation | Checksum: 1abf81c58
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 23edd5eec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.749 . Memory (MB): peak = 2026.645 ; gain = 0.000
Sweep | Checksum: 23edd5eec
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 23edd5eec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.855 . Memory (MB): peak = 2026.645 ; gain = 0.000
BUFG optimization | Checksum: 23edd5eec
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 23edd5eec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.867 . Memory (MB): peak = 2026.645 ; gain = 0.000
Shift Register Optimization | Checksum: 23edd5eec
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 23edd5eec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.905 . Memory (MB): peak = 2026.645 ; gain = 0.000
Post Processing Netlist | Checksum: 23edd5eec
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1a6b6245f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.932 . Memory (MB): peak = 2026.645 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2026.645 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1a6b6245f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.954 . Memory (MB): peak = 2026.645 ; gain = 0.000
Phase 9 Finalization | Checksum: 1a6b6245f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.956 . Memory (MB): peak = 2026.645 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1a6b6245f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.958 . Memory (MB): peak = 2026.645 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2026.645 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a6b6245f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2026.645 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a6b6245f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2026.645 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2026.645 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1a6b6245f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2026.645 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2026.645 ; gain = 932.871
INFO: [runtcl-4] Executing : report_drc -file Zybo_Z7_top_drc_opted.rpt -pb Zybo_Z7_top_drc_opted.pb -rpx Zybo_Z7_top_drc_opted.rpx
Command: report_drc -file Zybo_Z7_top_drc_opted.rpt -pb Zybo_Z7_top_drc_opted.pb -rpx Zybo_Z7_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.runs/impl_1/Zybo_Z7_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2026.645 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2026.645 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2026.645 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2026.645 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2026.645 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2026.645 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2026.645 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.runs/impl_1/Zybo_Z7_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2026.645 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18966b468

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2026.645 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2026.645 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 156dd119b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2026.645 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d617e16b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2077.008 ; gain = 50.363

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d617e16b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2077.008 ; gain = 50.363
Phase 1 Placer Initialization | Checksum: 1d617e16b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2077.008 ; gain = 50.363

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a8f21523

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2077.008 ; gain = 50.363

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 220acb504

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2077.008 ; gain = 50.363

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 220acb504

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2077.008 ; gain = 50.363

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1717f24ff

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2077.008 ; gain = 50.363

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 54 LUTNM shape to break, 1815 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 53, total 54, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 924 nets or LUTs. Breaked 54 LUTs, combined 870 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2077.008 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           54  |            870  |                   924  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           54  |            870  |                   924  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1bb2712de

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2077.008 ; gain = 50.363
Phase 2.4 Global Placement Core | Checksum: 1e0825a62

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2077.008 ; gain = 50.363
Phase 2 Global Placement | Checksum: 1e0825a62

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2077.008 ; gain = 50.363

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e3a88eb0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2077.008 ; gain = 50.363

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a15e35e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2077.008 ; gain = 50.363

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18277d3db

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2077.008 ; gain = 50.363

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12eebbc35

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2077.008 ; gain = 50.363

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a9005948

Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2077.008 ; gain = 50.363

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 123711228

Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 2077.008 ; gain = 50.363

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1189ba508

Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 2077.008 ; gain = 50.363

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 116add6a7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 2077.008 ; gain = 50.363

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: aff4e324

Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 2077.008 ; gain = 50.363
Phase 3 Detail Placement | Checksum: aff4e324

Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 2077.008 ; gain = 50.363

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15c6751fd

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.062 | TNS=-1997.885 |
Phase 1 Physical Synthesis Initialization | Checksum: 15ab6ceee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.777 . Memory (MB): peak = 2128.105 ; gain = 12.270
INFO: [Place 46-33] Processed net cpu/ecen5593_startercode/core/rf_xpr/rst_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15ab6ceee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2129.656 ; gain = 13.820
Phase 4.1.1.1 BUFG Insertion | Checksum: 15c6751fd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2129.656 ; gain = 103.012

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.773. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1aa73fcdf

Time (s): cpu = 00:00:40 ; elapsed = 00:01:07 . Memory (MB): peak = 2611.688 ; gain = 585.043

Time (s): cpu = 00:00:40 ; elapsed = 00:01:07 . Memory (MB): peak = 2611.688 ; gain = 585.043
Phase 4.1 Post Commit Optimization | Checksum: 1aa73fcdf

Time (s): cpu = 00:00:40 ; elapsed = 00:01:07 . Memory (MB): peak = 2611.688 ; gain = 585.043

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1aa73fcdf

Time (s): cpu = 00:00:40 ; elapsed = 00:01:07 . Memory (MB): peak = 2611.688 ; gain = 585.043

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|              16x16|              16x16|
|___________|___________________|___________________|
|      South|                2x2|                8x8|
|___________|___________________|___________________|
|       East|                8x8|                8x8|
|___________|___________________|___________________|
|       West|                8x8|              16x16|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1aa73fcdf

Time (s): cpu = 00:00:40 ; elapsed = 00:01:07 . Memory (MB): peak = 2611.688 ; gain = 585.043
Phase 4.3 Placer Reporting | Checksum: 1aa73fcdf

Time (s): cpu = 00:00:40 ; elapsed = 00:01:07 . Memory (MB): peak = 2611.688 ; gain = 585.043

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2611.688 ; gain = 0.000

Time (s): cpu = 00:00:40 ; elapsed = 00:01:08 . Memory (MB): peak = 2611.688 ; gain = 585.043
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 160b7f3cc

Time (s): cpu = 00:00:41 ; elapsed = 00:01:08 . Memory (MB): peak = 2611.688 ; gain = 585.043
Ending Placer Task | Checksum: 99ba0373

Time (s): cpu = 00:00:41 ; elapsed = 00:01:08 . Memory (MB): peak = 2611.688 ; gain = 585.043
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:08 . Memory (MB): peak = 2611.688 ; gain = 585.043
INFO: [runtcl-4] Executing : report_io -file Zybo_Z7_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2611.688 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Zybo_Z7_top_utilization_placed.rpt -pb Zybo_Z7_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Zybo_Z7_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 2617.277 ; gain = 5.590
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2638.133 ; gain = 2.930
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.976 . Memory (MB): peak = 2638.133 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.133 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2638.133 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2638.133 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2638.133 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2638.133 ; gain = 2.930
INFO: [Common 17-1381] The checkpoint 'C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.runs/impl_1/Zybo_Z7_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2652.707 ; gain = 14.574
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.00s |  WALL: 2.69s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2652.707 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.773 | TNS=-1708.452 |
Phase 1 Physical Synthesis Initialization | Checksum: d3d10e65

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.985 . Memory (MB): peak = 2652.707 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.773 | TNS=-1708.452 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: d3d10e65

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2652.707 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.773 | TNS=-1708.452 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/r_me_rd/Q[3].  Re-placed instance cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[3]
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_me_rd/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.733 | TNS=-1692.271 |
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/r_me_rd/Q[4].  Re-placed instance cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_me_rd/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.665 | TNS=-1688.593 |
INFO: [Physopt 32-81] Processed net cpu/ecen5593_startercode/core/r_me_rd/Q[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_me_rd/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.659 | TNS=-1686.356 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_me_rd/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[23]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[23]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[23]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/FSM_onehot_state_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/FSM_onehot_state_reg[2]_0. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[24]_i_24_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.566 | TNS=-1685.695 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[26]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[26]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[26]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[26]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[26]_i_71_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.565 | TNS=-1685.694 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[26]_i_70_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.556 | TNS=-1685.685 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[26]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[26]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[26]_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_3. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[1]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.536 | TNS=-1684.628 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/r_wb_pc/r_wb_pc_Q_wire[5].  Re-placed instance cpu/ecen5593_startercode/core/r_wb_pc/ASYNC_LOW.Q_reg_reg[5]
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_pc/r_wb_pc_Q_wire[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.527 | TNS=-1678.662 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[8]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[8]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[3]. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[3]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.516 | TNS=-1677.427 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[17]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_13. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[20]_i_56_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.514 | TNS=-1677.389 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[17]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.512 | TNS=-1677.284 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[16]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[16]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.512 | TNS=-1677.165 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[27]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[27]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[27]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/FSM_onehot_state_reg[2]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/FSM_onehot_state_reg[2]_1. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[31]_i_24__0_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.504 | TNS=-1676.230 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_ex_pc/s_ex_bradd[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/r_ex_pc/s_ex_bradd[5]. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg[5]_i_2__4_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.468 | TNS=-1674.377 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[13]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[13]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[13]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[13]_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[1]. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[15]_i_120_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.464 | TNS=-1672.674 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[23]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[23]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_14. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[24]_i_57_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.417 | TNS=-1672.499 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[20]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[20]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.393 | TNS=-1672.475 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[20]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.390 | TNS=-1672.443 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[17]_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_2. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[0]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.361 | TNS=-1671.007 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[2]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[2]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[2]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[2]. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[2]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.312 | TNS=-1670.025 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[1]_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[3]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.290 | TNS=-1669.138 |
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/r_wb_rd/Q[2].  Re-placed instance cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[2]
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.266 | TNS=-1667.314 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[3]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.251 | TNS=-1666.497 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[11]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[11]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[11]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[11]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[11]_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[0]. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[15]_i_121_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.220 | TNS=-1666.127 |
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/r_ex_rs2/Q[2].  Re-placed instance cpu/ecen5593_startercode/core/r_ex_rs2/ASYNC_LOW.Q_reg_reg[2]
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_rs2/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.214 | TNS=-1666.600 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_pc/r_wb_pc_Q_wire[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_ex_brnchop/codasip_tmp_var_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_8__0_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_8__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.213 | TNS=-1664.388 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[25]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[25]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[25]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[25]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_15. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[31]_i_57_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.208 | TNS=-1664.010 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_6_n_0. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_6_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.205 | TNS=-1663.562 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr_reg[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr_reg[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_14__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.182 | TNS=-1648.211 |
INFO: [Physopt 32-81] Processed net cpu/ecen5593_startercode/core/r_ex_rs2/Q[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_rs2/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.179 | TNS=-1651.435 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[3]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.176 | TNS=-1651.384 |
INFO: [Physopt 32-81] Processed net cpu/ecen5593_startercode/core/r_ex_rs1/ASYNC_LOW.Q_reg_reg[4]_0[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_rs1/ASYNC_LOW.Q_reg_reg[4]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.171 | TNS=-1655.313 |
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/r_ex_rs2/Q[2].  Re-placed instance cpu/ecen5593_startercode/core/r_ex_rs2/ASYNC_LOW.Q_reg_reg[2]
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_rs2/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.157 | TNS=-1655.637 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[25]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[25]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.157 | TNS=-1655.634 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[23]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_me_rd/codasip_tmp_var_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg[23]_i_9__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_array[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sysclk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sysclk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_me_rd/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[23]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[23]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[23]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/FSM_onehot_state_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/r_ex_pc/s_ex_bradd[5].  Re-placed instance cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg[5]_i_2__4_comp
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/s_ex_bradd[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.154 | TNS=-1654.447 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[25]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[25]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.150 | TNS=-1654.285 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[14]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[14]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.143 | TNS=-1654.243 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[11]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[11]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[11]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[11]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[1]_11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.140 | TNS=-1653.363 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[26]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[26]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.138 | TNS=-1653.361 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[26]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.112 | TNS=-1653.208 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[8]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/r_ex_pc/s_ex_bradd[7].  Re-placed instance cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg[7]_i_2__4
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/s_ex_bradd[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.110 | TNS=-1646.698 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[11]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[11]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[11]_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[0].  Re-placed instance cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[15]_i_121_comp
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.104 | TNS=-1645.671 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[17]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/r_ex_pc/s_ex_bradd[6].  Re-placed instance cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg[6]_i_2__4
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/s_ex_bradd[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.088 | TNS=-1645.653 |
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/r_ex_pc/s_ex_bradd[6].  Re-placed instance cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg[6]_i_2__4
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/s_ex_bradd[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.053 | TNS=-1644.834 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[14]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.047 | TNS=-1644.823 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/s_ex_bradd[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.042 | TNS=-1642.065 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[14]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[14]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[14]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[1]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ex/data0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.035 | TNS=-1639.700 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.996 | TNS=-1634.991 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_ex_brnchop/codasip_tmp_var_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_8__0_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[0]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[0]_4[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.996 | TNS=-1633.548 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[3]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.994 | TNS=-1633.145 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_14__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ex/tmp_codasip_conv_mux_s_ex_fwd2_D_ACT_wire_2[11].  Re-placed instance cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[19]_i_2__4
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ex/tmp_codasip_conv_mux_s_ex_fwd2_D_ACT_wire_2[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.991 | TNS=-1613.439 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_13__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.991 | TNS=-1605.473 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.982 | TNS=-1604.475 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[11]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.982 | TNS=-1604.468 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.970 | TNS=-1602.962 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[13]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[13]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[13]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[13]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.967 | TNS=-1602.484 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/be[0]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.961 | TNS=-1601.713 |
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_3__0_n_0.  Re-placed instance cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_3__0
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_3__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.958 | TNS=-1601.680 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[23]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_me_rd/codasip_tmp_var_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg[23]_i_9__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_array[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sysclk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sysclk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.958 | TNS=-1601.680 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.053 . Memory (MB): peak = 3538.086 ; gain = 0.164
Phase 3 Critical Path Optimization | Checksum: 1e8e71864

Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3538.086 ; gain = 885.379

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.958 | TNS=-1601.680 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_me_rd/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[14]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[14]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[14]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[14]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_12. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[16]_i_57_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.947 | TNS=-1601.627 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[11]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[11]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[11]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[11]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_11. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[12]_i_56_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.943 | TNS=-1601.593 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[11]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/FSM_onehot_state_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/FSM_onehot_state_reg[2]. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[16]_i_24_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.941 | TNS=-1600.855 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[23]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[23]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[23]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/FSM_onehot_state_reg[2]_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/FSM_onehot_state_reg[2]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.939 | TNS=-1600.800 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[23]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[23]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_14. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.933 | TNS=-1600.748 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[26]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[26]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.932 | TNS=-1600.663 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[17]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.925 | TNS=-1600.656 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[17]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[17]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_2. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[0]_i_1__0_comp_1.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[1]_13. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.916 | TNS=-1600.654 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[8]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[8]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.907 | TNS=-1600.641 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[4]. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[4]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.903 | TNS=-1591.617 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[6].  Re-placed instance cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[6]_i_1__0
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.902 | TNS=-1591.699 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_ex_brnchop/codasip_tmp_var_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_8__0_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr_reg[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr_reg[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_15__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.889 | TNS=-1589.525 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_11__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[20]_i_6_n_0.  Re-placed instance cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[20]_i_6
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[20]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.885 | TNS=-1636.398 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_pc/Q[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/fe/s_if_nextpc_D0[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[28]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[24]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[24]_i_4__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[24]_i_4__1_n_0. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[24]_i_4__1_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/s_ex_bradd[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.874 | TNS=-1635.116 |
INFO: [Physopt 32-663] Processed net inst_mem/waddr_reg[7]_rep__2_n_0.  Re-placed instance inst_mem/waddr_reg[7]_rep__2
INFO: [Physopt 32-735] Processed net inst_mem/waddr_reg[7]_rep__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.867 | TNS=-1634.417 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[8]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.866 | TNS=-1634.408 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 3 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.858 | TNS=-1634.170 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[8]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.856 | TNS=-1634.138 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[7].  Re-placed instance cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[7]_i_1__0
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.845 | TNS=-1634.549 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_17_n_0. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_17_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[0]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.845 | TNS=-1633.124 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[31]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[31]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[31]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[31]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[31]_i_73_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.842 | TNS=-1633.117 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[25]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[25]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.840 | TNS=-1633.102 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[13]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[13]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[13]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[13]_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[1]_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.836 | TNS=-1624.913 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[0]_2_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.827 | TNS=-1618.879 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[25]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.826 | TNS=-1618.848 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[8]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[8]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[8]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_10. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[8]_i_56_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.801 | TNS=-1618.124 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_13. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[20]_i_56_comp_1.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[1]_11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.799 | TNS=-1618.142 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_15__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[6]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ex/tmp_codasip_conv_mux_s_ex_fwd2_D_ACT_wire_2[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.796 | TNS=-1615.300 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.794 | TNS=-1613.843 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_pc/r_wb_pc_Q_wire[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[13]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[13]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[13]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[13]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[1]_13.  Re-placed instance cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[2]_i_2__4
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[1]_13. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.784 | TNS=-1615.878 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[26]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[5]. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[5]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.783 | TNS=-1613.705 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[6]. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[6]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.782 | TNS=-1612.884 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_12__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.777 | TNS=-1608.618 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[1]_13. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.776 | TNS=-1605.458 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[19]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[19]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.758 | TNS=-1605.430 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_10_n_0. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_10_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.755 | TNS=-1605.150 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[0]_2_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_6_n_0. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_6_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.753 | TNS=-1604.832 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[20]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_14__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/FSM_onehot_state_reg[2]_0_repN.  Re-placed instance cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[24]_i_24_comp_replica
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/FSM_onehot_state_reg[2]_0_repN. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[23]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_me_rd/codasip_tmp_var_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg[23]_i_9__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_array[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sysclk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sysclk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_me_rd/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[17]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[17]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[26]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_ex_pc/s_ex_bradd[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[13]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[13]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[13]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[13]_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[1]_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ex/data0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[23]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_me_rd/codasip_tmp_var_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg[23]_i_9__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_array[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sysclk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sysclk. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.080 . Memory (MB): peak = 5650.715 ; gain = 0.164
Phase 4 Critical Path Optimization | Checksum: 1d6319261

Time (s): cpu = 00:00:49 ; elapsed = 00:01:11 . Memory (MB): peak = 5650.715 ; gain = 2998.008
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 5650.715 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.720 | TNS=-1594.401 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.053  |        114.051  |            4  |              0  |                   103  |           0  |           2  |  00:01:10  |
|  Total          |          1.053  |        114.051  |            4  |              0  |                   103  |           0  |           3  |  00:01:10  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 5650.715 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1d6319261

Time (s): cpu = 00:00:49 ; elapsed = 00:01:12 . Memory (MB): peak = 5650.715 ; gain = 2998.008
INFO: [Common 17-83] Releasing license: Implementation
667 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:14 . Memory (MB): peak = 5650.715 ; gain = 3012.582
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 5667.469 ; gain = 6.934
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5667.469 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5667.469 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 5667.469 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 5667.469 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 5667.469 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5667.469 ; gain = 6.934
INFO: [Common 17-1381] The checkpoint 'C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.runs/impl_1/Zybo_Z7_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e455901e ConstDB: 0 ShapeSum: adb9c00e RouteDB: 0
Post Restoration Checksum: NetGraph: 566f8dc6 | NumContArr: 449783e3 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2205906e3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 5705.543 ; gain = 17.930

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2205906e3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 5705.543 ; gain = 17.930

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2205906e3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 5705.543 ; gain = 17.930
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e2a6f9e3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 5705.543 ; gain = 17.930
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.488 | TNS=-1443.712| WHS=-0.143 | THS=-13.288|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 22213
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 22213
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 26276f24d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 5705.543 ; gain = 17.930

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 26276f24d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 5705.543 ; gain = 17.930

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 20eeada7d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 5705.543 ; gain = 17.930
Phase 3 Initial Routing | Checksum: 20eeada7d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 5705.543 ; gain = 17.930
INFO: [Route 35-580] Design has 24 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                             |
+====================+===================+=================================================================+
| sys_clk_pin        | sys_clk_pin       | cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[17]/D    |
| sys_clk_pin        | sys_clk_pin       | cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[18]/D    |
| sys_clk_pin        | sys_clk_pin       | inst_mem/contention_reg/D                                       |
| sys_clk_pin        | sys_clk_pin       | cpu/ecen5593_startercode/core/r_id_pc/ASYNC_LOW.Q_reg_reg[20]/D |
| sys_clk_pin        | sys_clk_pin       | cpu/ecen5593_startercode/core/r_id_pc/ASYNC_LOW.Q_reg_reg[8]/D  |
+--------------------+-------------------+-----------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6388
 Number of Nodes with overlaps = 1655
 Number of Nodes with overlaps = 852
 Number of Nodes with overlaps = 595
 Number of Nodes with overlaps = 368
 Number of Nodes with overlaps = 250
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.260 | TNS=-4942.449| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e002fe1d

Time (s): cpu = 00:02:28 ; elapsed = 00:01:45 . Memory (MB): peak = 5705.543 ; gain = 17.930

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1455
 Number of Nodes with overlaps = 536
 Number of Nodes with overlaps = 379
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.119 | TNS=-4883.991| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 286dda645

Time (s): cpu = 00:03:25 ; elapsed = 00:02:20 . Memory (MB): peak = 5705.543 ; gain = 17.930

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 502
 Number of Nodes with overlaps = 282
Phase 4.3 Global Iteration 2 | Checksum: 2a8e0e00a

Time (s): cpu = 00:03:44 ; elapsed = 00:02:28 . Memory (MB): peak = 5705.543 ; gain = 17.930
Phase 4 Rip-up And Reroute | Checksum: 2a8e0e00a

Time (s): cpu = 00:03:44 ; elapsed = 00:02:28 . Memory (MB): peak = 5705.543 ; gain = 17.930

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2ad687bd5

Time (s): cpu = 00:03:44 ; elapsed = 00:02:29 . Memory (MB): peak = 5705.543 ; gain = 17.930
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.119 | TNS=-4682.931| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 248b51999

Time (s): cpu = 00:03:44 ; elapsed = 00:02:29 . Memory (MB): peak = 5705.543 ; gain = 17.930

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 248b51999

Time (s): cpu = 00:03:44 ; elapsed = 00:02:29 . Memory (MB): peak = 5705.543 ; gain = 17.930
Phase 5 Delay and Skew Optimization | Checksum: 248b51999

Time (s): cpu = 00:03:44 ; elapsed = 00:02:29 . Memory (MB): peak = 5705.543 ; gain = 17.930

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ab959e31

Time (s): cpu = 00:03:45 ; elapsed = 00:02:30 . Memory (MB): peak = 5705.543 ; gain = 17.930
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.119 | TNS=-4682.360| WHS=0.068  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ab959e31

Time (s): cpu = 00:03:45 ; elapsed = 00:02:30 . Memory (MB): peak = 5705.543 ; gain = 17.930
Phase 6 Post Hold Fix | Checksum: 1ab959e31

Time (s): cpu = 00:03:45 ; elapsed = 00:02:30 . Memory (MB): peak = 5705.543 ; gain = 17.930

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 31.7492 %
  Global Horizontal Routing Utilization  = 37.065 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 2x2 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X14Y26 -> INT_R_X15Y27
   INT_L_X10Y24 -> INT_R_X11Y25
   INT_L_X10Y22 -> INT_R_X11Y23
South Dir 8x8 Area, Max Cong = 87.6689%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X8Y4 -> INT_R_X15Y11
East Dir 4x4 Area, Max Cong = 89.0625%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X12Y28 -> INT_R_X15Y31
   INT_L_X4Y12 -> INT_R_X7Y15
West Dir 4x4 Area, Max Cong = 88.6948%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y24 -> INT_R_X27Y27
   INT_L_X20Y20 -> INT_R_X23Y23
   INT_L_X16Y16 -> INT_R_X19Y19
   INT_L_X16Y12 -> INT_R_X19Y15

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.571429 Sparse Ratio: 0.75
Direction: South
----------------
Congested clusters found at Level 3
Effective congestion level: 3 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.6 Sparse Ratio: 0.5625
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.6 Sparse Ratio: 1.75

Phase 7 Route finalize | Checksum: 1ab959e31

Time (s): cpu = 00:03:45 ; elapsed = 00:02:30 . Memory (MB): peak = 5705.543 ; gain = 17.930

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ab959e31

Time (s): cpu = 00:03:45 ; elapsed = 00:02:30 . Memory (MB): peak = 5705.543 ; gain = 17.930

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 29dfe7564

Time (s): cpu = 00:03:46 ; elapsed = 00:02:31 . Memory (MB): peak = 5705.543 ; gain = 17.930

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.119 | TNS=-4682.360| WHS=0.068  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 29dfe7564

Time (s): cpu = 00:03:46 ; elapsed = 00:02:32 . Memory (MB): peak = 5705.543 ; gain = 17.930
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 19e04445c

Time (s): cpu = 00:03:46 ; elapsed = 00:02:32 . Memory (MB): peak = 5705.543 ; gain = 17.930
Ending Routing Task | Checksum: 19e04445c

Time (s): cpu = 00:03:47 ; elapsed = 00:02:33 . Memory (MB): peak = 5705.543 ; gain = 17.930

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
686 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:49 ; elapsed = 00:02:34 . Memory (MB): peak = 5705.543 ; gain = 38.074
INFO: [runtcl-4] Executing : report_drc -file Zybo_Z7_top_drc_routed.rpt -pb Zybo_Z7_top_drc_routed.pb -rpx Zybo_Z7_top_drc_routed.rpx
Command: report_drc -file Zybo_Z7_top_drc_routed.rpt -pb Zybo_Z7_top_drc_routed.pb -rpx Zybo_Z7_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.runs/impl_1/Zybo_Z7_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Zybo_Z7_top_methodology_drc_routed.rpt -pb Zybo_Z7_top_methodology_drc_routed.pb -rpx Zybo_Z7_top_methodology_drc_routed.rpx
Command: report_methodology -file Zybo_Z7_top_methodology_drc_routed.rpt -pb Zybo_Z7_top_methodology_drc_routed.pb -rpx Zybo_Z7_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.runs/impl_1/Zybo_Z7_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5705.543 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file Zybo_Z7_top_power_routed.rpt -pb Zybo_Z7_top_power_summary_routed.pb -rpx Zybo_Z7_top_power_routed.rpx
Command: report_power -file Zybo_Z7_top_power_routed.rpt -pb Zybo_Z7_top_power_summary_routed.pb -rpx Zybo_Z7_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
696 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5705.543 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file Zybo_Z7_top_route_status.rpt -pb Zybo_Z7_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Zybo_Z7_top_timing_summary_routed.rpt -pb Zybo_Z7_top_timing_summary_routed.pb -rpx Zybo_Z7_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Zybo_Z7_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Zybo_Z7_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Zybo_Z7_top_bus_skew_routed.rpt -pb Zybo_Z7_top_bus_skew_routed.pb -rpx Zybo_Z7_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 5705.543 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 5705.543 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5705.543 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.252 . Memory (MB): peak = 5705.543 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 5705.543 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 5705.543 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5705.543 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.runs/impl_1/Zybo_Z7_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 12:58:38 2024...
