
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//kill_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401748 <.init>:
  401748:	stp	x29, x30, [sp, #-16]!
  40174c:	mov	x29, sp
  401750:	bl	401c80 <ferror@plt+0x60>
  401754:	ldp	x29, x30, [sp], #16
  401758:	ret

Disassembly of section .plt:

0000000000401760 <memcpy@plt-0x20>:
  401760:	stp	x16, x30, [sp, #-16]!
  401764:	adrp	x16, 415000 <ferror@plt+0x133e0>
  401768:	ldr	x17, [x16, #4088]
  40176c:	add	x16, x16, #0xff8
  401770:	br	x17
  401774:	nop
  401778:	nop
  40177c:	nop

0000000000401780 <memcpy@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401784:	ldr	x17, [x16]
  401788:	add	x16, x16, #0x0
  40178c:	br	x17

0000000000401790 <_exit@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401794:	ldr	x17, [x16, #8]
  401798:	add	x16, x16, #0x8
  40179c:	br	x17

00000000004017a0 <strtoul@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  4017a4:	ldr	x17, [x16, #16]
  4017a8:	add	x16, x16, #0x10
  4017ac:	br	x17

00000000004017b0 <strlen@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  4017b4:	ldr	x17, [x16, #24]
  4017b8:	add	x16, x16, #0x18
  4017bc:	br	x17

00000000004017c0 <sigqueue@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  4017c4:	ldr	x17, [x16, #32]
  4017c8:	add	x16, x16, #0x20
  4017cc:	br	x17

00000000004017d0 <fputs@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  4017d4:	ldr	x17, [x16, #40]
  4017d8:	add	x16, x16, #0x28
  4017dc:	br	x17

00000000004017e0 <exit@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  4017e4:	ldr	x17, [x16, #48]
  4017e8:	add	x16, x16, #0x30
  4017ec:	br	x17

00000000004017f0 <dup@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  4017f4:	ldr	x17, [x16, #56]
  4017f8:	add	x16, x16, #0x38
  4017fc:	br	x17

0000000000401800 <__libc_current_sigrtmax@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401804:	ldr	x17, [x16, #64]
  401808:	add	x16, x16, #0x40
  40180c:	br	x17

0000000000401810 <strtoimax@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401814:	ldr	x17, [x16, #72]
  401818:	add	x16, x16, #0x48
  40181c:	br	x17

0000000000401820 <strtod@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401824:	ldr	x17, [x16, #80]
  401828:	add	x16, x16, #0x50
  40182c:	br	x17

0000000000401830 <ttyname@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401834:	ldr	x17, [x16, #88]
  401838:	add	x16, x16, #0x58
  40183c:	br	x17

0000000000401840 <sprintf@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401844:	ldr	x17, [x16, #96]
  401848:	add	x16, x16, #0x60
  40184c:	br	x17

0000000000401850 <getuid@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401854:	ldr	x17, [x16, #104]
  401858:	add	x16, x16, #0x68
  40185c:	br	x17

0000000000401860 <opendir@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401864:	ldr	x17, [x16, #112]
  401868:	add	x16, x16, #0x70
  40186c:	br	x17

0000000000401870 <__cxa_atexit@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401874:	ldr	x17, [x16, #120]
  401878:	add	x16, x16, #0x78
  40187c:	br	x17

0000000000401880 <fputc@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401884:	ldr	x17, [x16, #128]
  401888:	add	x16, x16, #0x80
  40188c:	br	x17

0000000000401890 <kill@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401894:	ldr	x17, [x16, #136]
  401898:	add	x16, x16, #0x88
  40189c:	br	x17

00000000004018a0 <snprintf@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  4018a4:	ldr	x17, [x16, #144]
  4018a8:	add	x16, x16, #0x90
  4018ac:	br	x17

00000000004018b0 <localeconv@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  4018b4:	ldr	x17, [x16, #152]
  4018b8:	add	x16, x16, #0x98
  4018bc:	br	x17

00000000004018c0 <fileno@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  4018c4:	ldr	x17, [x16, #160]
  4018c8:	add	x16, x16, #0xa0
  4018cc:	br	x17

00000000004018d0 <fclose@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  4018d4:	ldr	x17, [x16, #168]
  4018d8:	add	x16, x16, #0xa8
  4018dc:	br	x17

00000000004018e0 <malloc@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  4018e4:	ldr	x17, [x16, #176]
  4018e8:	add	x16, x16, #0xb0
  4018ec:	br	x17

00000000004018f0 <open@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  4018f4:	ldr	x17, [x16, #184]
  4018f8:	add	x16, x16, #0xb8
  4018fc:	br	x17

0000000000401900 <strncmp@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401904:	ldr	x17, [x16, #192]
  401908:	add	x16, x16, #0xc0
  40190c:	br	x17

0000000000401910 <bindtextdomain@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401914:	ldr	x17, [x16, #200]
  401918:	add	x16, x16, #0xc8
  40191c:	br	x17

0000000000401920 <__libc_current_sigrtmin@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401924:	ldr	x17, [x16, #208]
  401928:	add	x16, x16, #0xd0
  40192c:	br	x17

0000000000401930 <__libc_start_main@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401934:	ldr	x17, [x16, #216]
  401938:	add	x16, x16, #0xd8
  40193c:	br	x17

0000000000401940 <fgetc@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401944:	ldr	x17, [x16, #224]
  401948:	add	x16, x16, #0xe0
  40194c:	br	x17

0000000000401950 <memset@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401954:	ldr	x17, [x16, #232]
  401958:	add	x16, x16, #0xe8
  40195c:	br	x17

0000000000401960 <fdopen@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401964:	ldr	x17, [x16, #240]
  401968:	add	x16, x16, #0xf0
  40196c:	br	x17

0000000000401970 <calloc@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401974:	ldr	x17, [x16, #248]
  401978:	add	x16, x16, #0xf8
  40197c:	br	x17

0000000000401980 <strcasecmp@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401984:	ldr	x17, [x16, #256]
  401988:	add	x16, x16, #0x100
  40198c:	br	x17

0000000000401990 <readdir@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401994:	ldr	x17, [x16, #264]
  401998:	add	x16, x16, #0x108
  40199c:	br	x17

00000000004019a0 <strdup@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  4019a4:	ldr	x17, [x16, #272]
  4019a8:	add	x16, x16, #0x110
  4019ac:	br	x17

00000000004019b0 <closedir@plt>:
  4019b0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  4019b4:	ldr	x17, [x16, #280]
  4019b8:	add	x16, x16, #0x118
  4019bc:	br	x17

00000000004019c0 <close@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  4019c4:	ldr	x17, [x16, #288]
  4019c8:	add	x16, x16, #0x120
  4019cc:	br	x17

00000000004019d0 <__gmon_start__@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  4019d4:	ldr	x17, [x16, #296]
  4019d8:	add	x16, x16, #0x128
  4019dc:	br	x17

00000000004019e0 <strtoumax@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  4019e4:	ldr	x17, [x16, #304]
  4019e8:	add	x16, x16, #0x130
  4019ec:	br	x17

00000000004019f0 <abort@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  4019f4:	ldr	x17, [x16, #312]
  4019f8:	add	x16, x16, #0x138
  4019fc:	br	x17

0000000000401a00 <puts@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401a04:	ldr	x17, [x16, #320]
  401a08:	add	x16, x16, #0x140
  401a0c:	br	x17

0000000000401a10 <textdomain@plt>:
  401a10:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401a14:	ldr	x17, [x16, #328]
  401a18:	add	x16, x16, #0x148
  401a1c:	br	x17

0000000000401a20 <strcmp@plt>:
  401a20:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401a24:	ldr	x17, [x16, #336]
  401a28:	add	x16, x16, #0x150
  401a2c:	br	x17

0000000000401a30 <warn@plt>:
  401a30:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401a34:	ldr	x17, [x16, #344]
  401a38:	add	x16, x16, #0x158
  401a3c:	br	x17

0000000000401a40 <__ctype_b_loc@plt>:
  401a40:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401a44:	ldr	x17, [x16, #352]
  401a48:	add	x16, x16, #0x160
  401a4c:	br	x17

0000000000401a50 <strtol@plt>:
  401a50:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401a54:	ldr	x17, [x16, #360]
  401a58:	add	x16, x16, #0x168
  401a5c:	br	x17

0000000000401a60 <free@plt>:
  401a60:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401a64:	ldr	x17, [x16, #368]
  401a68:	add	x16, x16, #0x170
  401a6c:	br	x17

0000000000401a70 <strncasecmp@plt>:
  401a70:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401a74:	ldr	x17, [x16, #376]
  401a78:	add	x16, x16, #0x178
  401a7c:	br	x17

0000000000401a80 <nanosleep@plt>:
  401a80:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401a84:	ldr	x17, [x16, #384]
  401a88:	add	x16, x16, #0x180
  401a8c:	br	x17

0000000000401a90 <vasprintf@plt>:
  401a90:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401a94:	ldr	x17, [x16, #392]
  401a98:	add	x16, x16, #0x188
  401a9c:	br	x17

0000000000401aa0 <strndup@plt>:
  401aa0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401aa4:	ldr	x17, [x16, #400]
  401aa8:	add	x16, x16, #0x190
  401aac:	br	x17

0000000000401ab0 <strspn@plt>:
  401ab0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401ab4:	ldr	x17, [x16, #408]
  401ab8:	add	x16, x16, #0x198
  401abc:	br	x17

0000000000401ac0 <strchr@plt>:
  401ac0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401ac4:	ldr	x17, [x16, #416]
  401ac8:	add	x16, x16, #0x1a0
  401acc:	br	x17

0000000000401ad0 <fwrite@plt>:
  401ad0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401ad4:	ldr	x17, [x16, #424]
  401ad8:	add	x16, x16, #0x1a8
  401adc:	br	x17

0000000000401ae0 <fflush@plt>:
  401ae0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401ae4:	ldr	x17, [x16, #432]
  401ae8:	add	x16, x16, #0x1b0
  401aec:	br	x17

0000000000401af0 <dirfd@plt>:
  401af0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401af4:	ldr	x17, [x16, #440]
  401af8:	add	x16, x16, #0x1b8
  401afc:	br	x17

0000000000401b00 <warnx@plt>:
  401b00:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401b04:	ldr	x17, [x16, #448]
  401b08:	add	x16, x16, #0x1c0
  401b0c:	br	x17

0000000000401b10 <read@plt>:
  401b10:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401b14:	ldr	x17, [x16, #456]
  401b18:	add	x16, x16, #0x1c8
  401b1c:	br	x17

0000000000401b20 <memchr@plt>:
  401b20:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401b24:	ldr	x17, [x16, #464]
  401b28:	add	x16, x16, #0x1d0
  401b2c:	br	x17

0000000000401b30 <isatty@plt>:
  401b30:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401b34:	ldr	x17, [x16, #472]
  401b38:	add	x16, x16, #0x1d8
  401b3c:	br	x17

0000000000401b40 <dcgettext@plt>:
  401b40:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401b44:	ldr	x17, [x16, #480]
  401b48:	add	x16, x16, #0x1e0
  401b4c:	br	x17

0000000000401b50 <__isoc99_sscanf@plt>:
  401b50:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401b54:	ldr	x17, [x16, #488]
  401b58:	add	x16, x16, #0x1e8
  401b5c:	br	x17

0000000000401b60 <errx@plt>:
  401b60:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401b64:	ldr	x17, [x16, #496]
  401b68:	add	x16, x16, #0x1f0
  401b6c:	br	x17

0000000000401b70 <strcspn@plt>:
  401b70:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401b74:	ldr	x17, [x16, #504]
  401b78:	add	x16, x16, #0x1f8
  401b7c:	br	x17

0000000000401b80 <openat@plt>:
  401b80:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401b84:	ldr	x17, [x16, #512]
  401b88:	add	x16, x16, #0x200
  401b8c:	br	x17

0000000000401b90 <printf@plt>:
  401b90:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401b94:	ldr	x17, [x16, #520]
  401b98:	add	x16, x16, #0x208
  401b9c:	br	x17

0000000000401ba0 <__errno_location@plt>:
  401ba0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401ba4:	ldr	x17, [x16, #528]
  401ba8:	add	x16, x16, #0x210
  401bac:	br	x17

0000000000401bb0 <getenv@plt>:
  401bb0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401bb4:	ldr	x17, [x16, #536]
  401bb8:	add	x16, x16, #0x218
  401bbc:	br	x17

0000000000401bc0 <fprintf@plt>:
  401bc0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401bc4:	ldr	x17, [x16, #544]
  401bc8:	add	x16, x16, #0x220
  401bcc:	br	x17

0000000000401bd0 <fgets@plt>:
  401bd0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401bd4:	ldr	x17, [x16, #552]
  401bd8:	add	x16, x16, #0x228
  401bdc:	br	x17

0000000000401be0 <err@plt>:
  401be0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401be4:	ldr	x17, [x16, #560]
  401be8:	add	x16, x16, #0x230
  401bec:	br	x17

0000000000401bf0 <ioctl@plt>:
  401bf0:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401bf4:	ldr	x17, [x16, #568]
  401bf8:	add	x16, x16, #0x238
  401bfc:	br	x17

0000000000401c00 <setlocale@plt>:
  401c00:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401c04:	ldr	x17, [x16, #576]
  401c08:	add	x16, x16, #0x240
  401c0c:	br	x17

0000000000401c10 <__fxstatat@plt>:
  401c10:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401c14:	ldr	x17, [x16, #584]
  401c18:	add	x16, x16, #0x248
  401c1c:	br	x17

0000000000401c20 <ferror@plt>:
  401c20:	adrp	x16, 416000 <ferror@plt+0x143e0>
  401c24:	ldr	x17, [x16, #592]
  401c28:	add	x16, x16, #0x250
  401c2c:	br	x17

Disassembly of section .text:

0000000000401c30 <.text>:
  401c30:	mov	x29, #0x0                   	// #0
  401c34:	mov	x30, #0x0                   	// #0
  401c38:	mov	x5, x0
  401c3c:	ldr	x1, [sp]
  401c40:	add	x2, sp, #0x8
  401c44:	mov	x6, sp
  401c48:	movz	x0, #0x0, lsl #48
  401c4c:	movk	x0, #0x0, lsl #32
  401c50:	movk	x0, #0x40, lsl #16
  401c54:	movk	x0, #0x1d80
  401c58:	movz	x3, #0x0, lsl #48
  401c5c:	movk	x3, #0x0, lsl #32
  401c60:	movk	x3, #0x40, lsl #16
  401c64:	movk	x3, #0x5020
  401c68:	movz	x4, #0x0, lsl #48
  401c6c:	movk	x4, #0x0, lsl #32
  401c70:	movk	x4, #0x40, lsl #16
  401c74:	movk	x4, #0x50a0
  401c78:	bl	401930 <__libc_start_main@plt>
  401c7c:	bl	4019f0 <abort@plt>
  401c80:	adrp	x0, 415000 <ferror@plt+0x133e0>
  401c84:	ldr	x0, [x0, #4064]
  401c88:	cbz	x0, 401c90 <ferror@plt+0x70>
  401c8c:	b	4019d0 <__gmon_start__@plt>
  401c90:	ret
  401c94:	adrp	x0, 416000 <ferror@plt+0x143e0>
  401c98:	add	x0, x0, #0x270
  401c9c:	adrp	x1, 416000 <ferror@plt+0x143e0>
  401ca0:	add	x1, x1, #0x270
  401ca4:	cmp	x0, x1
  401ca8:	b.eq	401cdc <ferror@plt+0xbc>  // b.none
  401cac:	stp	x29, x30, [sp, #-32]!
  401cb0:	mov	x29, sp
  401cb4:	adrp	x0, 405000 <ferror@plt+0x33e0>
  401cb8:	ldr	x0, [x0, #240]
  401cbc:	str	x0, [sp, #24]
  401cc0:	mov	x1, x0
  401cc4:	cbz	x1, 401cd4 <ferror@plt+0xb4>
  401cc8:	adrp	x0, 416000 <ferror@plt+0x143e0>
  401ccc:	add	x0, x0, #0x270
  401cd0:	blr	x1
  401cd4:	ldp	x29, x30, [sp], #32
  401cd8:	ret
  401cdc:	ret
  401ce0:	adrp	x0, 416000 <ferror@plt+0x143e0>
  401ce4:	add	x0, x0, #0x270
  401ce8:	adrp	x1, 416000 <ferror@plt+0x143e0>
  401cec:	add	x1, x1, #0x270
  401cf0:	sub	x0, x0, x1
  401cf4:	lsr	x1, x0, #63
  401cf8:	add	x0, x1, x0, asr #3
  401cfc:	cmp	xzr, x0, asr #1
  401d00:	b.eq	401d38 <ferror@plt+0x118>  // b.none
  401d04:	stp	x29, x30, [sp, #-32]!
  401d08:	mov	x29, sp
  401d0c:	asr	x1, x0, #1
  401d10:	adrp	x0, 405000 <ferror@plt+0x33e0>
  401d14:	ldr	x0, [x0, #248]
  401d18:	str	x0, [sp, #24]
  401d1c:	mov	x2, x0
  401d20:	cbz	x2, 401d30 <ferror@plt+0x110>
  401d24:	adrp	x0, 416000 <ferror@plt+0x143e0>
  401d28:	add	x0, x0, #0x270
  401d2c:	blr	x2
  401d30:	ldp	x29, x30, [sp], #32
  401d34:	ret
  401d38:	ret
  401d3c:	adrp	x0, 416000 <ferror@plt+0x143e0>
  401d40:	ldrb	w0, [x0, #648]
  401d44:	cbnz	w0, 401d68 <ferror@plt+0x148>
  401d48:	stp	x29, x30, [sp, #-16]!
  401d4c:	mov	x29, sp
  401d50:	bl	401c94 <ferror@plt+0x74>
  401d54:	adrp	x0, 416000 <ferror@plt+0x143e0>
  401d58:	mov	w1, #0x1                   	// #1
  401d5c:	strb	w1, [x0, #648]
  401d60:	ldp	x29, x30, [sp], #16
  401d64:	ret
  401d68:	ret
  401d6c:	stp	x29, x30, [sp, #-16]!
  401d70:	mov	x29, sp
  401d74:	bl	401ce0 <ferror@plt+0xc0>
  401d78:	ldp	x29, x30, [sp], #16
  401d7c:	ret
  401d80:	sub	sp, sp, #0x80
  401d84:	adrp	x8, 405000 <ferror@plt+0x33e0>
  401d88:	add	x8, x8, #0x100
  401d8c:	ldp	q0, q1, [x8]
  401d90:	stp	x20, x19, [sp, #112]
  401d94:	mov	x19, x1
  401d98:	adrp	x1, 405000 <ferror@plt+0x33e0>
  401d9c:	mov	w20, w0
  401da0:	add	x1, x1, #0x2a1
  401da4:	mov	w0, #0x6                   	// #6
  401da8:	stp	x29, x30, [sp, #48]
  401dac:	stp	x26, x25, [sp, #64]
  401db0:	stp	x24, x23, [sp, #80]
  401db4:	stp	x22, x21, [sp, #96]
  401db8:	add	x29, sp, #0x30
  401dbc:	stp	q0, q1, [sp, #16]
  401dc0:	bl	401c00 <setlocale@plt>
  401dc4:	adrp	x21, 405000 <ferror@plt+0x33e0>
  401dc8:	add	x21, x21, #0x120
  401dcc:	adrp	x1, 405000 <ferror@plt+0x33e0>
  401dd0:	add	x1, x1, #0x12b
  401dd4:	mov	x0, x21
  401dd8:	bl	401910 <bindtextdomain@plt>
  401ddc:	mov	x0, x21
  401de0:	bl	401a10 <textdomain@plt>
  401de4:	bl	401f68 <ferror@plt+0x348>
  401de8:	add	x2, sp, #0x10
  401dec:	mov	w0, w20
  401df0:	mov	x1, x19
  401df4:	add	x21, sp, #0x10
  401df8:	bl	401f84 <ferror@plt+0x364>
  401dfc:	ldr	x23, [x0]
  401e00:	str	x23, [sp, #16]
  401e04:	cbz	x23, 401f2c <ferror@plt+0x30c>
  401e08:	mov	x19, x0
  401e0c:	bl	401ba0 <__errno_location@plt>
  401e10:	adrp	x22, 405000 <ferror@plt+0x33e0>
  401e14:	mov	x20, x0
  401e18:	mov	w25, wzr
  401e1c:	mov	w24, wzr
  401e20:	orr	x21, x21, #0x8
  401e24:	add	x22, x22, #0x13d
  401e28:	b	401e4c <ferror@plt+0x22c>
  401e2c:	add	x0, sp, #0x10
  401e30:	bl	402428 <ferror@plt+0x808>
  401e34:	cmp	w0, #0x0
  401e38:	cinc	w24, w24, ne  // ne = any
  401e3c:	add	w25, w25, #0x1
  401e40:	ldr	x23, [x19, #8]!
  401e44:	str	x23, [sp, #16]
  401e48:	cbz	x23, 401f34 <ferror@plt+0x314>
  401e4c:	add	x1, sp, #0x8
  401e50:	mov	w2, #0xa                   	// #10
  401e54:	mov	x0, x23
  401e58:	str	xzr, [sp, #8]
  401e5c:	str	wzr, [x20]
  401e60:	bl	401a50 <strtol@plt>
  401e64:	str	w0, [sp, #24]
  401e68:	ldr	w8, [x20]
  401e6c:	cbnz	w8, 401e8c <ferror@plt+0x26c>
  401e70:	ldr	x8, [sp, #8]
  401e74:	cbz	x8, 401e8c <ferror@plt+0x26c>
  401e78:	ldrb	w9, [x8]
  401e7c:	cbnz	w9, 401e8c <ferror@plt+0x26c>
  401e80:	ldr	x9, [sp, #16]
  401e84:	cmp	x9, x8
  401e88:	b.cc	401e2c <ferror@plt+0x20c>  // b.lo, b.ul, b.last
  401e8c:	bl	404c48 <ferror@plt+0x3028>
  401e90:	cbz	x0, 401e40 <ferror@plt+0x220>
  401e94:	ldrb	w8, [sp, #40]
  401e98:	mov	x23, x0
  401e9c:	tbnz	w8, #0, 401eb0 <ferror@plt+0x290>
  401ea0:	bl	401850 <getuid@plt>
  401ea4:	mov	w1, w0
  401ea8:	mov	x0, x23
  401eac:	bl	404cec <ferror@plt+0x30cc>
  401eb0:	ldr	x1, [sp, #16]
  401eb4:	mov	x0, x23
  401eb8:	bl	404ccc <ferror@plt+0x30ac>
  401ebc:	mov	x0, x23
  401ec0:	mov	x1, x21
  401ec4:	bl	404d00 <ferror@plt+0x30e0>
  401ec8:	cbz	w0, 401ed4 <ferror@plt+0x2b4>
  401ecc:	mov	w26, #0x1                   	// #1
  401ed0:	b	401efc <ferror@plt+0x2dc>
  401ed4:	add	x0, sp, #0x10
  401ed8:	bl	402428 <ferror@plt+0x808>
  401edc:	cmp	w0, #0x0
  401ee0:	mov	x0, x23
  401ee4:	mov	x1, x21
  401ee8:	cinc	w24, w24, ne  // ne = any
  401eec:	add	w25, w25, #0x1
  401ef0:	bl	404d00 <ferror@plt+0x30e0>
  401ef4:	cbz	w0, 401ed4 <ferror@plt+0x2b4>
  401ef8:	mov	w26, wzr
  401efc:	mov	x0, x23
  401f00:	bl	404c98 <ferror@plt+0x3078>
  401f04:	cbz	w26, 401e40 <ferror@plt+0x220>
  401f08:	mov	w2, #0x5                   	// #5
  401f0c:	mov	x0, xzr
  401f10:	mov	x1, x22
  401f14:	add	w24, w24, #0x1
  401f18:	add	w25, w25, #0x1
  401f1c:	bl	401b40 <dcgettext@plt>
  401f20:	ldr	x1, [sp, #16]
  401f24:	bl	401b00 <warnx@plt>
  401f28:	b	401e40 <ferror@plt+0x220>
  401f2c:	mov	w24, wzr
  401f30:	mov	w25, wzr
  401f34:	cmp	w25, w24
  401f38:	mov	w8, #0x40                  	// #64
  401f3c:	csinc	w8, w8, wzr, ne  // ne = any
  401f40:	cmp	w25, #0x0
  401f44:	ccmp	w24, #0x0, #0x0, ne  // ne = any
  401f48:	ldp	x20, x19, [sp, #112]
  401f4c:	ldp	x22, x21, [sp, #96]
  401f50:	ldp	x24, x23, [sp, #80]
  401f54:	ldp	x26, x25, [sp, #64]
  401f58:	ldp	x29, x30, [sp, #48]
  401f5c:	csel	w0, wzr, w8, eq  // eq = none
  401f60:	add	sp, sp, #0x80
  401f64:	ret
  401f68:	stp	x29, x30, [sp, #-16]!
  401f6c:	adrp	x0, 402000 <ferror@plt+0x3e0>
  401f70:	add	x0, x0, #0x4d8
  401f74:	mov	x29, sp
  401f78:	bl	4050a8 <ferror@plt+0x3488>
  401f7c:	ldp	x29, x30, [sp], #16
  401f80:	ret
  401f84:	stp	x29, x30, [sp, #-96]!
  401f88:	stp	x28, x27, [sp, #16]
  401f8c:	cmp	w0, #0x2
  401f90:	add	x27, x1, #0x8
  401f94:	stp	x26, x25, [sp, #32]
  401f98:	stp	x24, x23, [sp, #48]
  401f9c:	stp	x22, x21, [sp, #64]
  401fa0:	stp	x20, x19, [sp, #80]
  401fa4:	mov	x29, sp
  401fa8:	b.lt	402288 <ferror@plt+0x668>  // b.tstop
  401fac:	adrp	x20, 405000 <ferror@plt+0x33e0>
  401fb0:	adrp	x24, 405000 <ferror@plt+0x33e0>
  401fb4:	adrp	x25, 405000 <ferror@plt+0x33e0>
  401fb8:	adrp	x26, 405000 <ferror@plt+0x33e0>
  401fbc:	mov	x19, x2
  401fc0:	mov	x28, x1
  401fc4:	mov	w21, w0
  401fc8:	add	x20, x20, #0x162
  401fcc:	add	x24, x24, #0x16b
  401fd0:	add	x25, x25, #0x52a
  401fd4:	add	x26, x26, #0x16e
  401fd8:	b	401ffc <ferror@plt+0x3dc>
  401fdc:	ldrb	w8, [x19, #24]
  401fe0:	orr	w8, w8, #0x1
  401fe4:	strb	w8, [x19, #24]
  401fe8:	mov	x28, x27
  401fec:	cmp	w23, #0x1
  401ff0:	add	x27, x27, #0x8
  401ff4:	mov	w21, w23
  401ff8:	b.le	402288 <ferror@plt+0x668>
  401ffc:	ldr	x22, [x28, #8]
  402000:	ldrb	w8, [x22]
  402004:	cmp	w8, #0x2d
  402008:	b.ne	402288 <ferror@plt+0x668>  // b.any
  40200c:	mov	x0, x22
  402010:	mov	x1, x20
  402014:	bl	401a20 <strcmp@plt>
  402018:	cbz	w0, 402284 <ferror@plt+0x664>
  40201c:	adrp	x1, 405000 <ferror@plt+0x33e0>
  402020:	mov	x0, x22
  402024:	add	x1, x1, #0x165
  402028:	bl	401a20 <strcmp@plt>
  40202c:	cbz	w0, 4022b0 <ferror@plt+0x690>
  402030:	adrp	x1, 405000 <ferror@plt+0x33e0>
  402034:	mov	x0, x22
  402038:	add	x1, x1, #0x168
  40203c:	bl	401a20 <strcmp@plt>
  402040:	cbz	w0, 4022b0 <ferror@plt+0x690>
  402044:	adrp	x1, 405000 <ferror@plt+0x33e0>
  402048:	mov	x0, x22
  40204c:	add	x1, x1, #0x548
  402050:	bl	401a20 <strcmp@plt>
  402054:	cbz	w0, 4022b0 <ferror@plt+0x690>
  402058:	mov	x0, x22
  40205c:	mov	x1, x24
  402060:	bl	401a20 <strcmp@plt>
  402064:	cbz	w0, 4022b4 <ferror@plt+0x694>
  402068:	mov	x0, x22
  40206c:	mov	x1, x25
  402070:	bl	401a20 <strcmp@plt>
  402074:	cbz	w0, 4022b4 <ferror@plt+0x694>
  402078:	mov	x0, x22
  40207c:	mov	x1, x26
  402080:	sub	w23, w21, #0x1
  402084:	bl	401a20 <strcmp@plt>
  402088:	cbz	w0, 4021e0 <ferror@plt+0x5c0>
  40208c:	adrp	x1, 405000 <ferror@plt+0x33e0>
  402090:	mov	x0, x22
  402094:	add	x1, x1, #0x178
  402098:	bl	401a20 <strcmp@plt>
  40209c:	cbz	w0, 401fdc <ferror@plt+0x3bc>
  4020a0:	adrp	x1, 405000 <ferror@plt+0x33e0>
  4020a4:	mov	x0, x22
  4020a8:	add	x1, x1, #0x17b
  4020ac:	bl	401a20 <strcmp@plt>
  4020b0:	cbz	w0, 401fdc <ferror@plt+0x3bc>
  4020b4:	adrp	x1, 405000 <ferror@plt+0x33e0>
  4020b8:	mov	x0, x22
  4020bc:	add	x1, x1, #0x181
  4020c0:	bl	401a20 <strcmp@plt>
  4020c4:	cbz	w0, 4022b8 <ferror@plt+0x698>
  4020c8:	adrp	x1, 405000 <ferror@plt+0x33e0>
  4020cc:	mov	x0, x22
  4020d0:	add	x1, x1, #0x184
  4020d4:	bl	401a20 <strcmp@plt>
  4020d8:	cbz	w0, 4022b8 <ferror@plt+0x698>
  4020dc:	adrp	x1, 405000 <ferror@plt+0x33e0>
  4020e0:	mov	w2, #0x7                   	// #7
  4020e4:	mov	x0, x22
  4020e8:	add	x1, x1, #0x1b1
  4020ec:	bl	401900 <strncmp@plt>
  4020f0:	cbz	w0, 4022d0 <ferror@plt+0x6b0>
  4020f4:	adrp	x1, 405000 <ferror@plt+0x33e0>
  4020f8:	mov	w2, #0x3                   	// #3
  4020fc:	mov	x0, x22
  402100:	add	x1, x1, #0x1b9
  402104:	bl	401900 <strncmp@plt>
  402108:	cbz	w0, 4022d0 <ferror@plt+0x6b0>
  40210c:	adrp	x1, 405000 <ferror@plt+0x33e0>
  402110:	mov	x0, x22
  402114:	add	x1, x1, #0x1bd
  402118:	bl	401a20 <strcmp@plt>
  40211c:	cbz	w0, 4022e4 <ferror@plt+0x6c4>
  402120:	adrp	x1, 405000 <ferror@plt+0x33e0>
  402124:	mov	x0, x22
  402128:	add	x1, x1, #0x1c0
  40212c:	bl	401a20 <strcmp@plt>
  402130:	cbz	w0, 4022e4 <ferror@plt+0x6c4>
  402134:	adrp	x1, 405000 <ferror@plt+0x33e0>
  402138:	mov	x0, x22
  40213c:	add	x1, x1, #0x1c8
  402140:	bl	401a20 <strcmp@plt>
  402144:	cbz	w0, 4021ec <ferror@plt+0x5cc>
  402148:	adrp	x1, 405000 <ferror@plt+0x33e0>
  40214c:	mov	x0, x22
  402150:	add	x1, x1, #0x1cb
  402154:	bl	401a20 <strcmp@plt>
  402158:	cbz	w0, 4021ec <ferror@plt+0x5cc>
  40215c:	adrp	x1, 405000 <ferror@plt+0x33e0>
  402160:	mov	x0, x22
  402164:	add	x1, x1, #0x203
  402168:	bl	401a20 <strcmp@plt>
  40216c:	cbz	w0, 402204 <ferror@plt+0x5e4>
  402170:	adrp	x1, 405000 <ferror@plt+0x33e0>
  402174:	mov	x0, x22
  402178:	add	x1, x1, #0x1f2
  40217c:	bl	401a20 <strcmp@plt>
  402180:	cbz	w0, 402204 <ferror@plt+0x5e4>
  402184:	adrp	x1, 405000 <ferror@plt+0x33e0>
  402188:	mov	x0, x22
  40218c:	add	x1, x1, #0x21b
  402190:	bl	401a20 <strcmp@plt>
  402194:	cbz	w0, 40223c <ferror@plt+0x61c>
  402198:	adrp	x1, 405000 <ferror@plt+0x33e0>
  40219c:	mov	x0, x22
  4021a0:	add	x1, x1, #0x1fb
  4021a4:	bl	401a20 <strcmp@plt>
  4021a8:	cbz	w0, 40223c <ferror@plt+0x61c>
  4021ac:	ldrb	w8, [x19, #24]
  4021b0:	tbnz	w8, #1, 402288 <ferror@plt+0x668>
  4021b4:	add	x21, x22, #0x1
  4021b8:	mov	x0, x21
  4021bc:	mov	w1, wzr
  4021c0:	bl	4029ac <ferror@plt+0xd8c>
  4021c4:	str	w0, [x19, #12]
  4021c8:	tbnz	w0, #31, 4023a8 <ferror@plt+0x788>
  4021cc:	ldrb	w8, [x19, #24]
  4021d0:	orr	w9, w8, #0x2
  4021d4:	strb	w9, [x19, #24]
  4021d8:	tbz	w8, #2, 401fe8 <ferror@plt+0x3c8>
  4021dc:	b	402308 <ferror@plt+0x6e8>
  4021e0:	ldrb	w8, [x19, #24]
  4021e4:	orr	w8, w8, #0x10
  4021e8:	b	401fe4 <ferror@plt+0x3c4>
  4021ec:	ldrb	w8, [x19, #24]
  4021f0:	orr	w9, w8, #0x4
  4021f4:	strb	w9, [x19, #24]
  4021f8:	tbnz	w8, #1, 402308 <ferror@plt+0x6e8>
  4021fc:	tbz	w8, #3, 401fe8 <ferror@plt+0x3c8>
  402200:	b	4023f8 <ferror@plt+0x7d8>
  402204:	subs	w23, w21, #0x2
  402208:	b.le	4022fc <ferror@plt+0x6dc>
  40220c:	ldrb	w8, [x19, #24]
  402210:	orr	w9, w8, #0x2
  402214:	strb	w9, [x19, #24]
  402218:	tbnz	w8, #2, 402308 <ferror@plt+0x6e8>
  40221c:	ldr	x21, [x28, #16]!
  402220:	mov	w1, wzr
  402224:	mov	x0, x21
  402228:	bl	4029ac <ferror@plt+0xd8c>
  40222c:	str	w0, [x19, #12]
  402230:	tbnz	w0, #31, 4023cc <ferror@plt+0x7ac>
  402234:	mov	x27, x28
  402238:	b	401fe8 <ferror@plt+0x3c8>
  40223c:	subs	w23, w21, #0x2
  402240:	b.le	4023d4 <ferror@plt+0x7b4>
  402244:	ldrb	w8, [x19, #24]
  402248:	tbnz	w8, #2, 4023f8 <ferror@plt+0x7d8>
  40224c:	ldr	x21, [x28, #16]!
  402250:	adrp	x1, 405000 <ferror@plt+0x33e0>
  402254:	mov	w2, #0x5                   	// #5
  402258:	mov	x0, xzr
  40225c:	add	x1, x1, #0x23f
  402260:	bl	401b40 <dcgettext@plt>
  402264:	mov	x1, x0
  402268:	mov	x0, x21
  40226c:	bl	403238 <ferror@plt+0x1618>
  402270:	ldrb	w8, [x19, #24]
  402274:	str	w0, [x19, #16]
  402278:	mov	x27, x28
  40227c:	orr	w8, w8, #0x8
  402280:	b	401fe4 <ferror@plt+0x3c4>
  402284:	add	x27, x28, #0x10
  402288:	ldr	x8, [x27]
  40228c:	cbz	x8, 4022fc <ferror@plt+0x6dc>
  402290:	mov	x0, x27
  402294:	ldp	x20, x19, [sp, #80]
  402298:	ldp	x22, x21, [sp, #64]
  40229c:	ldp	x24, x23, [sp, #48]
  4022a0:	ldp	x26, x25, [sp, #32]
  4022a4:	ldp	x28, x27, [sp, #16]
  4022a8:	ldp	x29, x30, [sp], #96
  4022ac:	ret
  4022b0:	bl	4025c0 <ferror@plt+0x9a0>
  4022b4:	bl	40264c <ferror@plt+0xa2c>
  4022b8:	cmp	w21, #0x2
  4022bc:	b.gt	402338 <ferror@plt+0x718>
  4022c0:	adrp	x8, 416000 <ferror@plt+0x143e0>
  4022c4:	ldr	x0, [x8, #632]
  4022c8:	mov	w1, wzr
  4022cc:	b	4022f0 <ferror@plt+0x6d0>
  4022d0:	mov	w1, #0x3d                  	// #61
  4022d4:	mov	x0, x22
  4022d8:	bl	401ac0 <strchr@plt>
  4022dc:	add	x20, x0, #0x1
  4022e0:	b	402344 <ferror@plt+0x724>
  4022e4:	adrp	x8, 416000 <ferror@plt+0x143e0>
  4022e8:	ldr	x0, [x8, #632]
  4022ec:	mov	w1, #0x1                   	// #1
  4022f0:	bl	402830 <ferror@plt+0xc10>
  4022f4:	mov	w0, wzr
  4022f8:	bl	4017e0 <exit@plt>
  4022fc:	adrp	x1, 405000 <ferror@plt+0x33e0>
  402300:	add	x1, x1, #0x206
  402304:	b	402390 <ferror@plt+0x770>
  402308:	adrp	x1, 405000 <ferror@plt+0x33e0>
  40230c:	add	x1, x1, #0x1d1
  402310:	mov	w2, #0x5                   	// #5
  402314:	mov	x0, xzr
  402318:	bl	401b40 <dcgettext@plt>
  40231c:	adrp	x2, 405000 <ferror@plt+0x33e0>
  402320:	adrp	x3, 405000 <ferror@plt+0x33e0>
  402324:	mov	x1, x0
  402328:	add	x2, x2, #0x1cb
  40232c:	add	x3, x3, #0x1f2
  402330:	mov	w0, #0x1                   	// #1
  402334:	bl	401b60 <errx@plt>
  402338:	cmp	w21, #0x3
  40233c:	b.ne	402388 <ferror@plt+0x768>  // b.any
  402340:	ldr	x20, [x28, #16]
  402344:	mov	w1, #0x1                   	// #1
  402348:	mov	x0, x20
  40234c:	bl	4029ac <ferror@plt+0xd8c>
  402350:	str	w0, [x19, #12]
  402354:	tbz	w0, #31, 40237c <ferror@plt+0x75c>
  402358:	adrp	x1, 405000 <ferror@plt+0x33e0>
  40235c:	add	x1, x1, #0x19e
  402360:	mov	w2, #0x5                   	// #5
  402364:	mov	x0, xzr
  402368:	bl	401b40 <dcgettext@plt>
  40236c:	mov	x1, x0
  402370:	mov	w0, #0x1                   	// #1
  402374:	mov	x2, x20
  402378:	bl	401b60 <errx@plt>
  40237c:	bl	402a30 <ferror@plt+0xe10>
  402380:	mov	w0, wzr
  402384:	bl	4017e0 <exit@plt>
  402388:	adrp	x1, 405000 <ferror@plt+0x33e0>
  40238c:	add	x1, x1, #0x18b
  402390:	mov	w2, #0x5                   	// #5
  402394:	mov	x0, xzr
  402398:	bl	401b40 <dcgettext@plt>
  40239c:	mov	x1, x0
  4023a0:	mov	w0, #0x1                   	// #1
  4023a4:	bl	401b60 <errx@plt>
  4023a8:	adrp	x1, 405000 <ferror@plt+0x33e0>
  4023ac:	add	x1, x1, #0x24e
  4023b0:	mov	w2, #0x5                   	// #5
  4023b4:	mov	x0, xzr
  4023b8:	bl	401b40 <dcgettext@plt>
  4023bc:	mov	x1, x0
  4023c0:	mov	w0, #0x1                   	// #1
  4023c4:	mov	x2, x21
  4023c8:	bl	401b60 <errx@plt>
  4023cc:	mov	x0, x21
  4023d0:	bl	402a98 <ferror@plt+0xe78>
  4023d4:	adrp	x1, 405000 <ferror@plt+0x33e0>
  4023d8:	add	x1, x1, #0x21e
  4023dc:	mov	w2, #0x5                   	// #5
  4023e0:	mov	x0, xzr
  4023e4:	bl	401b40 <dcgettext@plt>
  4023e8:	mov	x1, x0
  4023ec:	mov	w0, #0x1                   	// #1
  4023f0:	mov	x2, x22
  4023f4:	bl	401b60 <errx@plt>
  4023f8:	adrp	x1, 405000 <ferror@plt+0x33e0>
  4023fc:	add	x1, x1, #0x1d1
  402400:	mov	w2, #0x5                   	// #5
  402404:	mov	x0, xzr
  402408:	bl	401b40 <dcgettext@plt>
  40240c:	adrp	x2, 405000 <ferror@plt+0x33e0>
  402410:	adrp	x3, 405000 <ferror@plt+0x33e0>
  402414:	mov	x1, x0
  402418:	add	x2, x2, #0x1cb
  40241c:	add	x3, x3, #0x1fb
  402420:	mov	w0, #0x1                   	// #1
  402424:	bl	401b60 <errx@plt>
  402428:	stp	x29, x30, [sp, #-32]!
  40242c:	stp	x20, x19, [sp, #16]
  402430:	ldrb	w8, [x0, #24]
  402434:	mov	x19, x0
  402438:	mov	x29, sp
  40243c:	tbnz	w8, #4, 402460 <ferror@plt+0x840>
  402440:	ldrb	w8, [x19, #24]
  402444:	tbnz	w8, #2, 402484 <ferror@plt+0x864>
  402448:	ldp	w0, w1, [x19, #8]
  40244c:	tbnz	w8, #3, 40249c <ferror@plt+0x87c>
  402450:	bl	401890 <kill@plt>
  402454:	mov	w20, w0
  402458:	tbz	w0, #31, 4024c8 <ferror@plt+0x8a8>
  40245c:	b	4024ac <ferror@plt+0x88c>
  402460:	adrp	x1, 405000 <ferror@plt+0x33e0>
  402464:	add	x1, x1, #0x5dd
  402468:	mov	w2, #0x5                   	// #5
  40246c:	mov	x0, xzr
  402470:	bl	401b40 <dcgettext@plt>
  402474:	ldp	w2, w1, [x19, #8]
  402478:	bl	401b90 <printf@plt>
  40247c:	ldrb	w8, [x19, #24]
  402480:	tbz	w8, #2, 402448 <ferror@plt+0x828>
  402484:	ldrsw	x1, [x19, #8]
  402488:	adrp	x0, 405000 <ferror@plt+0x33e0>
  40248c:	add	x0, x0, #0x5fa
  402490:	bl	401b90 <printf@plt>
  402494:	mov	w20, wzr
  402498:	b	4024c8 <ferror@plt+0x8a8>
  40249c:	ldr	x2, [x19, #16]
  4024a0:	bl	4017c0 <sigqueue@plt>
  4024a4:	mov	w20, w0
  4024a8:	tbz	w0, #31, 4024c8 <ferror@plt+0x8a8>
  4024ac:	adrp	x1, 405000 <ferror@plt+0x33e0>
  4024b0:	add	x1, x1, #0x5ff
  4024b4:	mov	w2, #0x5                   	// #5
  4024b8:	mov	x0, xzr
  4024bc:	bl	401b40 <dcgettext@plt>
  4024c0:	ldr	x1, [x19]
  4024c4:	bl	401a30 <warn@plt>
  4024c8:	mov	w0, w20
  4024cc:	ldp	x20, x19, [sp, #16]
  4024d0:	ldp	x29, x30, [sp], #32
  4024d4:	ret
  4024d8:	stp	x29, x30, [sp, #-32]!
  4024dc:	adrp	x8, 416000 <ferror@plt+0x143e0>
  4024e0:	ldr	x0, [x8, #632]
  4024e4:	str	x19, [sp, #16]
  4024e8:	mov	x29, sp
  4024ec:	bl	402554 <ferror@plt+0x934>
  4024f0:	cbz	w0, 402504 <ferror@plt+0x8e4>
  4024f4:	bl	401ba0 <__errno_location@plt>
  4024f8:	ldr	w8, [x0]
  4024fc:	cmp	w8, #0x20
  402500:	b.ne	402520 <ferror@plt+0x900>  // b.any
  402504:	adrp	x8, 416000 <ferror@plt+0x143e0>
  402508:	ldr	x0, [x8, #624]
  40250c:	bl	402554 <ferror@plt+0x934>
  402510:	cbnz	w0, 402540 <ferror@plt+0x920>
  402514:	ldr	x19, [sp, #16]
  402518:	ldp	x29, x30, [sp], #32
  40251c:	ret
  402520:	adrp	x1, 405000 <ferror@plt+0x33e0>
  402524:	add	x1, x1, #0x156
  402528:	mov	w2, #0x5                   	// #5
  40252c:	mov	x0, xzr
  402530:	mov	w19, w8
  402534:	bl	401b40 <dcgettext@plt>
  402538:	cbnz	w19, 402548 <ferror@plt+0x928>
  40253c:	bl	401b00 <warnx@plt>
  402540:	mov	w0, #0x1                   	// #1
  402544:	bl	401790 <_exit@plt>
  402548:	bl	401a30 <warn@plt>
  40254c:	mov	w0, #0x1                   	// #1
  402550:	bl	401790 <_exit@plt>
  402554:	stp	x29, x30, [sp, #-32]!
  402558:	stp	x20, x19, [sp, #16]
  40255c:	mov	x29, sp
  402560:	mov	x20, x0
  402564:	bl	401ba0 <__errno_location@plt>
  402568:	mov	x19, x0
  40256c:	str	wzr, [x0]
  402570:	mov	x0, x20
  402574:	bl	401c20 <ferror@plt>
  402578:	cbnz	w0, 402588 <ferror@plt+0x968>
  40257c:	mov	x0, x20
  402580:	bl	401ae0 <fflush@plt>
  402584:	cbz	w0, 4025a0 <ferror@plt+0x980>
  402588:	ldr	w8, [x19]
  40258c:	cmp	w8, #0x9
  402590:	csetm	w0, ne  // ne = any
  402594:	ldp	x20, x19, [sp, #16]
  402598:	ldp	x29, x30, [sp], #32
  40259c:	ret
  4025a0:	mov	x0, x20
  4025a4:	bl	4018c0 <fileno@plt>
  4025a8:	tbnz	w0, #31, 402588 <ferror@plt+0x968>
  4025ac:	bl	4017f0 <dup@plt>
  4025b0:	tbnz	w0, #31, 402588 <ferror@plt+0x968>
  4025b4:	bl	4019c0 <close@plt>
  4025b8:	cbnz	w0, 402588 <ferror@plt+0x968>
  4025bc:	b	402594 <ferror@plt+0x974>
  4025c0:	stp	x29, x30, [sp, #-32]!
  4025c4:	adrp	x1, 405000 <ferror@plt+0x33e0>
  4025c8:	add	x1, x1, #0x279
  4025cc:	mov	w2, #0x5                   	// #5
  4025d0:	mov	x0, xzr
  4025d4:	str	x19, [sp, #16]
  4025d8:	mov	x29, sp
  4025dc:	bl	401b40 <dcgettext@plt>
  4025e0:	adrp	x8, 416000 <ferror@plt+0x143e0>
  4025e4:	ldr	x1, [x8, #640]
  4025e8:	adrp	x2, 405000 <ferror@plt+0x33e0>
  4025ec:	add	x2, x2, #0x284
  4025f0:	bl	401b90 <printf@plt>
  4025f4:	adrp	x1, 405000 <ferror@plt+0x33e0>
  4025f8:	add	x1, x1, #0x296
  4025fc:	mov	w2, #0x5                   	// #5
  402600:	mov	x0, xzr
  402604:	bl	401b40 <dcgettext@plt>
  402608:	adrp	x19, 416000 <ferror@plt+0x143e0>
  40260c:	ldr	x1, [x19, #632]
  402610:	bl	4017d0 <fputs@plt>
  402614:	ldr	x3, [x19, #632]
  402618:	adrp	x0, 405000 <ferror@plt+0x33e0>
  40261c:	add	x0, x0, #0x270
  402620:	mov	w1, #0x8                   	// #8
  402624:	mov	w2, #0x1                   	// #1
  402628:	bl	401ad0 <fwrite@plt>
  40262c:	ldr	x3, [x19, #632]
  402630:	adrp	x0, 405000 <ferror@plt+0x33e0>
  402634:	add	x0, x0, #0x29f
  402638:	mov	w1, #0x2                   	// #2
  40263c:	mov	w2, #0x1                   	// #1
  402640:	bl	401ad0 <fwrite@plt>
  402644:	mov	w0, wzr
  402648:	bl	4017e0 <exit@plt>
  40264c:	stp	x29, x30, [sp, #-32]!
  402650:	adrp	x8, 416000 <ferror@plt+0x143e0>
  402654:	str	x19, [sp, #16]
  402658:	ldr	x19, [x8, #632]
  40265c:	adrp	x1, 405000 <ferror@plt+0x33e0>
  402660:	add	x1, x1, #0x2a2
  402664:	mov	w2, #0x5                   	// #5
  402668:	mov	x0, xzr
  40266c:	mov	x29, sp
  402670:	bl	401b40 <dcgettext@plt>
  402674:	mov	x1, x19
  402678:	bl	4017d0 <fputs@plt>
  40267c:	adrp	x1, 405000 <ferror@plt+0x33e0>
  402680:	add	x1, x1, #0x2ab
  402684:	mov	w2, #0x5                   	// #5
  402688:	mov	x0, xzr
  40268c:	bl	401b40 <dcgettext@plt>
  402690:	adrp	x8, 416000 <ferror@plt+0x143e0>
  402694:	ldr	x2, [x8, #640]
  402698:	mov	x1, x0
  40269c:	mov	x0, x19
  4026a0:	bl	401bc0 <fprintf@plt>
  4026a4:	mov	w0, #0xa                   	// #10
  4026a8:	mov	x1, x19
  4026ac:	bl	401880 <fputc@plt>
  4026b0:	adrp	x1, 405000 <ferror@plt+0x33e0>
  4026b4:	add	x1, x1, #0x2ca
  4026b8:	mov	w2, #0x5                   	// #5
  4026bc:	mov	x0, xzr
  4026c0:	bl	401b40 <dcgettext@plt>
  4026c4:	mov	x1, x19
  4026c8:	bl	4017d0 <fputs@plt>
  4026cc:	adrp	x1, 405000 <ferror@plt+0x33e0>
  4026d0:	add	x1, x1, #0x2e9
  4026d4:	mov	w2, #0x5                   	// #5
  4026d8:	mov	x0, xzr
  4026dc:	bl	401b40 <dcgettext@plt>
  4026e0:	mov	x1, x19
  4026e4:	bl	4017d0 <fputs@plt>
  4026e8:	adrp	x1, 405000 <ferror@plt+0x33e0>
  4026ec:	add	x1, x1, #0x2f4
  4026f0:	mov	w2, #0x5                   	// #5
  4026f4:	mov	x0, xzr
  4026f8:	bl	401b40 <dcgettext@plt>
  4026fc:	mov	x1, x19
  402700:	bl	4017d0 <fputs@plt>
  402704:	adrp	x1, 405000 <ferror@plt+0x33e0>
  402708:	add	x1, x1, #0x388
  40270c:	mov	w2, #0x5                   	// #5
  402710:	mov	x0, xzr
  402714:	bl	401b40 <dcgettext@plt>
  402718:	mov	x1, x19
  40271c:	bl	4017d0 <fputs@plt>
  402720:	adrp	x1, 405000 <ferror@plt+0x33e0>
  402724:	add	x1, x1, #0x3c7
  402728:	mov	w2, #0x5                   	// #5
  40272c:	mov	x0, xzr
  402730:	bl	401b40 <dcgettext@plt>
  402734:	mov	x1, x19
  402738:	bl	4017d0 <fputs@plt>
  40273c:	adrp	x1, 405000 <ferror@plt+0x33e0>
  402740:	add	x1, x1, #0x417
  402744:	mov	w2, #0x5                   	// #5
  402748:	mov	x0, xzr
  40274c:	bl	401b40 <dcgettext@plt>
  402750:	mov	x1, x19
  402754:	bl	4017d0 <fputs@plt>
  402758:	adrp	x1, 405000 <ferror@plt+0x33e0>
  40275c:	add	x1, x1, #0x452
  402760:	mov	w2, #0x5                   	// #5
  402764:	mov	x0, xzr
  402768:	bl	401b40 <dcgettext@plt>
  40276c:	mov	x1, x19
  402770:	bl	4017d0 <fputs@plt>
  402774:	adrp	x1, 405000 <ferror@plt+0x33e0>
  402778:	add	x1, x1, #0x4a3
  40277c:	mov	w2, #0x5                   	// #5
  402780:	mov	x0, xzr
  402784:	bl	401b40 <dcgettext@plt>
  402788:	mov	x1, x19
  40278c:	bl	4017d0 <fputs@plt>
  402790:	adrp	x1, 405000 <ferror@plt+0x33e0>
  402794:	add	x1, x1, #0x4da
  402798:	mov	w2, #0x5                   	// #5
  40279c:	mov	x0, xzr
  4027a0:	bl	401b40 <dcgettext@plt>
  4027a4:	mov	x1, x19
  4027a8:	bl	4017d0 <fputs@plt>
  4027ac:	mov	w0, #0xa                   	// #10
  4027b0:	mov	x1, x19
  4027b4:	bl	401880 <fputc@plt>
  4027b8:	adrp	x1, 405000 <ferror@plt+0x33e0>
  4027bc:	add	x1, x1, #0x531
  4027c0:	mov	w2, #0x5                   	// #5
  4027c4:	mov	x0, xzr
  4027c8:	bl	401b40 <dcgettext@plt>
  4027cc:	adrp	x1, 405000 <ferror@plt+0x33e0>
  4027d0:	mov	x19, x0
  4027d4:	add	x1, x1, #0x552
  4027d8:	mov	w2, #0x5                   	// #5
  4027dc:	mov	x0, xzr
  4027e0:	bl	401b40 <dcgettext@plt>
  4027e4:	mov	x4, x0
  4027e8:	adrp	x0, 405000 <ferror@plt+0x33e0>
  4027ec:	adrp	x1, 405000 <ferror@plt+0x33e0>
  4027f0:	adrp	x3, 405000 <ferror@plt+0x33e0>
  4027f4:	add	x0, x0, #0x514
  4027f8:	add	x1, x1, #0x525
  4027fc:	add	x3, x3, #0x543
  402800:	mov	x2, x19
  402804:	bl	401b90 <printf@plt>
  402808:	adrp	x1, 405000 <ferror@plt+0x33e0>
  40280c:	add	x1, x1, #0x562
  402810:	mov	w2, #0x5                   	// #5
  402814:	mov	x0, xzr
  402818:	bl	401b40 <dcgettext@plt>
  40281c:	adrp	x1, 405000 <ferror@plt+0x33e0>
  402820:	add	x1, x1, #0x57d
  402824:	bl	401b90 <printf@plt>
  402828:	mov	w0, wzr
  40282c:	bl	4017e0 <exit@plt>
  402830:	sub	sp, sp, #0x50
  402834:	stp	x29, x30, [sp, #32]
  402838:	stp	x20, x19, [sp, #64]
  40283c:	add	x29, sp, #0x20
  402840:	mov	x19, x0
  402844:	stp	x22, x21, [sp, #48]
  402848:	stur	xzr, [x29, #-8]
  40284c:	str	xzr, [sp, #16]
  402850:	str	wzr, [sp, #12]
  402854:	cbz	w1, 4028f4 <ferror@plt+0xcd4>
  402858:	mov	w0, #0x49                  	// #73
  40285c:	bl	404624 <ferror@plt+0x2a04>
  402860:	sub	w8, w0, #0x1
  402864:	add	x1, sp, #0x10
  402868:	add	x2, sp, #0xc
  40286c:	mov	x0, xzr
  402870:	sxtw	x20, w8
  402874:	bl	404994 <ferror@plt+0x2d74>
  402878:	cbnz	w0, 4028b0 <ferror@plt+0xc90>
  40287c:	mov	w21, #0x1                   	// #1
  402880:	ldr	w3, [sp, #12]
  402884:	ldr	x4, [sp, #16]
  402888:	sub	x2, x29, #0x8
  40288c:	mov	x0, x19
  402890:	mov	x1, x20
  402894:	bl	402adc <ferror@plt+0xebc>
  402898:	add	x1, sp, #0x10
  40289c:	add	x2, sp, #0xc
  4028a0:	mov	x0, x21
  4028a4:	bl	404994 <ferror@plt+0x2d74>
  4028a8:	add	x21, x21, #0x1
  4028ac:	cbz	w0, 402880 <ferror@plt+0xc60>
  4028b0:	bl	401920 <__libc_current_sigrtmin@plt>
  4028b4:	adrp	x4, 405000 <ferror@plt+0x33e0>
  4028b8:	mov	w3, w0
  4028bc:	add	x4, x4, #0x5a0
  4028c0:	sub	x2, x29, #0x8
  4028c4:	mov	x0, x19
  4028c8:	mov	x1, x20
  4028cc:	bl	402adc <ferror@plt+0xebc>
  4028d0:	bl	401800 <__libc_current_sigrtmax@plt>
  4028d4:	adrp	x4, 405000 <ferror@plt+0x33e0>
  4028d8:	mov	w3, w0
  4028dc:	add	x4, x4, #0x5a6
  4028e0:	sub	x2, x29, #0x8
  4028e4:	mov	x0, x19
  4028e8:	mov	x1, x20
  4028ec:	bl	402adc <ferror@plt+0xebc>
  4028f0:	b	40298c <ferror@plt+0xd6c>
  4028f4:	add	x1, sp, #0x10
  4028f8:	mov	x0, xzr
  4028fc:	mov	x2, xzr
  402900:	bl	404994 <ferror@plt+0x2d74>
  402904:	cbnz	w0, 402974 <ferror@plt+0xd54>
  402908:	ldur	x21, [x29, #-8]
  40290c:	mov	w20, #0x1                   	// #1
  402910:	b	40294c <ferror@plt+0xd2c>
  402914:	mov	x21, xzr
  402918:	mov	w0, #0xa                   	// #10
  40291c:	mov	x1, x19
  402920:	bl	401880 <fputc@plt>
  402924:	ldr	x0, [sp, #16]
  402928:	mov	x1, x19
  40292c:	add	x21, x21, x22
  402930:	bl	4017d0 <fputs@plt>
  402934:	add	x1, sp, #0x10
  402938:	mov	x0, x20
  40293c:	mov	x2, xzr
  402940:	bl	404994 <ferror@plt+0x2d74>
  402944:	add	x20, x20, #0x1
  402948:	cbnz	w0, 402970 <ferror@plt+0xd50>
  40294c:	ldr	x0, [sp, #16]
  402950:	bl	4017b0 <strlen@plt>
  402954:	add	x22, x0, #0x1
  402958:	add	x8, x21, x22
  40295c:	cmp	x8, #0x48
  402960:	b.hi	402914 <ferror@plt+0xcf4>  // b.pmore
  402964:	cbz	x21, 402924 <ferror@plt+0xd04>
  402968:	mov	w0, #0x20                  	// #32
  40296c:	b	40291c <ferror@plt+0xcfc>
  402970:	stur	x21, [x29, #-8]
  402974:	adrp	x0, 405000 <ferror@plt+0x33e0>
  402978:	add	x0, x0, #0x585
  40297c:	mov	w1, #0x1a                  	// #26
  402980:	mov	w2, #0x1                   	// #1
  402984:	mov	x3, x19
  402988:	bl	401ad0 <fwrite@plt>
  40298c:	mov	w0, #0xa                   	// #10
  402990:	mov	x1, x19
  402994:	bl	401880 <fputc@plt>
  402998:	ldp	x20, x19, [sp, #64]
  40299c:	ldp	x22, x21, [sp, #48]
  4029a0:	ldp	x29, x30, [sp, #32]
  4029a4:	add	sp, sp, #0x50
  4029a8:	ret
  4029ac:	sub	sp, sp, #0x30
  4029b0:	stp	x29, x30, [sp, #16]
  4029b4:	stp	x20, x19, [sp, #32]
  4029b8:	add	x29, sp, #0x10
  4029bc:	mov	w19, w1
  4029c0:	mov	x20, x0
  4029c4:	bl	401a40 <__ctype_b_loc@plt>
  4029c8:	ldr	x8, [x0]
  4029cc:	ldrsb	x9, [x20]
  4029d0:	ldrh	w8, [x8, x9, lsl #1]
  4029d4:	tbnz	w8, #11, 4029e4 <ferror@plt+0xdc4>
  4029d8:	mov	x0, x20
  4029dc:	bl	4047bc <ferror@plt+0x2b9c>
  4029e0:	b	402a20 <ferror@plt+0xe00>
  4029e4:	add	x1, sp, #0x8
  4029e8:	mov	w2, #0xa                   	// #10
  4029ec:	mov	x0, x20
  4029f0:	bl	401a50 <strtol@plt>
  4029f4:	ldr	x9, [sp, #8]
  4029f8:	tst	w0, #0x80
  4029fc:	mov	w10, #0x41                  	// #65
  402a00:	ccmp	w0, w10, #0x8, ne  // ne = any
  402a04:	ldrb	w9, [x9]
  402a08:	sub	w8, w0, #0x80
  402a0c:	ccmp	w19, #0x0, #0x4, ge  // ge = tcont
  402a10:	csel	w8, w0, w8, eq  // eq = none
  402a14:	cmp	w8, #0x40
  402a18:	ccmp	w9, #0x0, #0x0, ls  // ls = plast
  402a1c:	csinv	w0, w8, wzr, eq  // eq = none
  402a20:	ldp	x20, x19, [sp, #32]
  402a24:	ldp	x29, x30, [sp, #16]
  402a28:	add	sp, sp, #0x30
  402a2c:	ret
  402a30:	stp	x29, x30, [sp, #-32]!
  402a34:	str	x19, [sp, #16]
  402a38:	mov	x29, sp
  402a3c:	mov	w19, w0
  402a40:	bl	40495c <ferror@plt+0x2d3c>
  402a44:	cbz	x0, 402a50 <ferror@plt+0xe30>
  402a48:	bl	401a00 <puts@plt>
  402a4c:	b	402a8c <ferror@plt+0xe6c>
  402a50:	bl	401920 <__libc_current_sigrtmin@plt>
  402a54:	cmp	w0, w19
  402a58:	b.gt	402a68 <ferror@plt+0xe48>
  402a5c:	bl	401800 <__libc_current_sigrtmax@plt>
  402a60:	cmp	w0, w19
  402a64:	b.ge	402a78 <ferror@plt+0xe58>  // b.tcont
  402a68:	adrp	x0, 405000 <ferror@plt+0x33e0>
  402a6c:	add	x0, x0, #0x5f6
  402a70:	mov	w1, w19
  402a74:	b	402a88 <ferror@plt+0xe68>
  402a78:	bl	401920 <__libc_current_sigrtmin@plt>
  402a7c:	sub	w1, w19, w0
  402a80:	adrp	x0, 405000 <ferror@plt+0x33e0>
  402a84:	add	x0, x0, #0x5b5
  402a88:	bl	401b90 <printf@plt>
  402a8c:	ldr	x19, [sp, #16]
  402a90:	ldp	x29, x30, [sp], #32
  402a94:	ret
  402a98:	stp	x29, x30, [sp, #-32]!
  402a9c:	adrp	x1, 405000 <ferror@plt+0x33e0>
  402aa0:	str	x19, [sp, #16]
  402aa4:	mov	x19, x0
  402aa8:	add	x1, x1, #0x5bb
  402aac:	mov	w2, #0x5                   	// #5
  402ab0:	mov	x0, xzr
  402ab4:	mov	x29, sp
  402ab8:	bl	401b40 <dcgettext@plt>
  402abc:	mov	x1, x19
  402ac0:	bl	401b00 <warnx@plt>
  402ac4:	adrp	x8, 416000 <ferror@plt+0x143e0>
  402ac8:	ldr	x0, [x8, #624]
  402acc:	mov	w1, #0x1                   	// #1
  402ad0:	bl	402830 <ferror@plt+0xc10>
  402ad4:	mov	w0, #0x1                   	// #1
  402ad8:	bl	4017e0 <exit@plt>
  402adc:	stp	x29, x30, [sp, #-48]!
  402ae0:	stp	x22, x21, [sp, #16]
  402ae4:	stp	x20, x19, [sp, #32]
  402ae8:	ldr	x8, [x2]
  402aec:	mov	x19, x4
  402af0:	mov	w20, w3
  402af4:	mov	x21, x2
  402af8:	add	x8, x8, #0xb
  402afc:	cmp	x8, x1
  402b00:	mov	x22, x0
  402b04:	mov	x29, sp
  402b08:	b.ls	402b1c <ferror@plt+0xefc>  // b.plast
  402b0c:	mov	w0, #0xa                   	// #10
  402b10:	mov	x1, x22
  402b14:	bl	401880 <fputc@plt>
  402b18:	str	xzr, [x21]
  402b1c:	ldr	x8, [x21]
  402b20:	adrp	x1, 405000 <ferror@plt+0x33e0>
  402b24:	add	x1, x1, #0x5ac
  402b28:	mov	x0, x22
  402b2c:	add	x8, x8, #0xb
  402b30:	mov	w2, w20
  402b34:	mov	x3, x19
  402b38:	str	x8, [x21]
  402b3c:	bl	401bc0 <fprintf@plt>
  402b40:	ldp	x20, x19, [sp, #32]
  402b44:	ldp	x22, x21, [sp, #16]
  402b48:	ldp	x29, x30, [sp], #48
  402b4c:	ret
  402b50:	adrp	x8, 416000 <ferror@plt+0x143e0>
  402b54:	str	w0, [x8, #616]
  402b58:	ret
  402b5c:	sub	sp, sp, #0x80
  402b60:	stp	x29, x30, [sp, #32]
  402b64:	stp	x28, x27, [sp, #48]
  402b68:	stp	x26, x25, [sp, #64]
  402b6c:	stp	x24, x23, [sp, #80]
  402b70:	stp	x22, x21, [sp, #96]
  402b74:	stp	x20, x19, [sp, #112]
  402b78:	add	x29, sp, #0x20
  402b7c:	str	xzr, [x1]
  402b80:	cbz	x0, 402bbc <ferror@plt+0xf9c>
  402b84:	ldrb	w8, [x0]
  402b88:	mov	x21, x0
  402b8c:	cbz	w8, 402bbc <ferror@plt+0xf9c>
  402b90:	mov	x20, x2
  402b94:	mov	x19, x1
  402b98:	bl	401a40 <__ctype_b_loc@plt>
  402b9c:	ldr	x8, [x0]
  402ba0:	mov	x23, x0
  402ba4:	mov	x9, x21
  402ba8:	ldrb	w10, [x9], #1
  402bac:	ldrh	w11, [x8, x10, lsl #1]
  402bb0:	tbnz	w11, #13, 402ba8 <ferror@plt+0xf88>
  402bb4:	cmp	w10, #0x2d
  402bb8:	b.ne	402bd4 <ferror@plt+0xfb4>  // b.any
  402bbc:	mov	w21, #0xffffffea            	// #-22
  402bc0:	tbz	w21, #31, 402e00 <ferror@plt+0x11e0>
  402bc4:	neg	w19, w21
  402bc8:	bl	401ba0 <__errno_location@plt>
  402bcc:	str	w19, [x0]
  402bd0:	b	402e00 <ferror@plt+0x11e0>
  402bd4:	bl	401ba0 <__errno_location@plt>
  402bd8:	mov	x25, x0
  402bdc:	str	wzr, [x0]
  402be0:	sub	x1, x29, #0x8
  402be4:	mov	x0, x21
  402be8:	mov	w2, wzr
  402bec:	stur	xzr, [x29, #-8]
  402bf0:	bl	4019e0 <strtoumax@plt>
  402bf4:	ldur	x24, [x29, #-8]
  402bf8:	str	x0, [sp, #16]
  402bfc:	cmp	x24, x21
  402c00:	b.eq	402c18 <ferror@plt+0xff8>  // b.none
  402c04:	add	x8, x0, #0x1
  402c08:	cmp	x8, #0x1
  402c0c:	b.hi	402c30 <ferror@plt+0x1010>  // b.pmore
  402c10:	ldr	w8, [x25]
  402c14:	cbz	w8, 402c30 <ferror@plt+0x1010>
  402c18:	ldr	w8, [x25]
  402c1c:	mov	w9, #0xffffffea            	// #-22
  402c20:	cmp	w8, #0x0
  402c24:	csneg	w21, w9, w8, eq  // eq = none
  402c28:	tbz	w21, #31, 402e00 <ferror@plt+0x11e0>
  402c2c:	b	402bc4 <ferror@plt+0xfa4>
  402c30:	cbz	x24, 402df0 <ferror@plt+0x11d0>
  402c34:	ldrb	w8, [x24]
  402c38:	cbz	w8, 402df0 <ferror@plt+0x11d0>
  402c3c:	mov	w28, wzr
  402c40:	mov	w21, wzr
  402c44:	mov	x22, xzr
  402c48:	b	402c60 <ferror@plt+0x1040>
  402c4c:	mov	x27, xzr
  402c50:	cbz	x22, 402ce8 <ferror@plt+0x10c8>
  402c54:	mov	w21, #0xffffffea            	// #-22
  402c58:	mov	w8, wzr
  402c5c:	tbz	wzr, #0, 402dfc <ferror@plt+0x11dc>
  402c60:	ldrb	w8, [x24, #1]
  402c64:	cmp	w8, #0x61
  402c68:	b.le	402ca8 <ferror@plt+0x1088>
  402c6c:	cmp	w8, #0x62
  402c70:	b.eq	402cb0 <ferror@plt+0x1090>  // b.none
  402c74:	cmp	w8, #0x69
  402c78:	b.ne	402cbc <ferror@plt+0x109c>  // b.any
  402c7c:	ldrb	w9, [x24, #2]
  402c80:	orr	w9, w9, #0x20
  402c84:	cmp	w9, #0x62
  402c88:	b.ne	402c94 <ferror@plt+0x1074>  // b.any
  402c8c:	ldrb	w9, [x24, #3]
  402c90:	cbz	w9, 402e24 <ferror@plt+0x1204>
  402c94:	cmp	w8, #0x42
  402c98:	b.eq	402cb0 <ferror@plt+0x1090>  // b.none
  402c9c:	cmp	w8, #0x62
  402ca0:	b.ne	402cb8 <ferror@plt+0x1098>  // b.any
  402ca4:	b	402cb0 <ferror@plt+0x1090>
  402ca8:	cmp	w8, #0x42
  402cac:	b.ne	402cb8 <ferror@plt+0x1098>  // b.any
  402cb0:	ldrb	w9, [x24, #2]
  402cb4:	cbz	w9, 402e2c <ferror@plt+0x120c>
  402cb8:	cbz	w8, 402e24 <ferror@plt+0x1204>
  402cbc:	bl	4018b0 <localeconv@plt>
  402cc0:	cbz	x0, 402cd0 <ferror@plt+0x10b0>
  402cc4:	ldr	x26, [x0]
  402cc8:	cbnz	x26, 402cd8 <ferror@plt+0x10b8>
  402ccc:	b	402c4c <ferror@plt+0x102c>
  402cd0:	mov	x26, xzr
  402cd4:	cbz	x26, 402c4c <ferror@plt+0x102c>
  402cd8:	mov	x0, x26
  402cdc:	bl	4017b0 <strlen@plt>
  402ce0:	mov	x27, x0
  402ce4:	cbnz	x22, 402c54 <ferror@plt+0x1034>
  402ce8:	mov	w8, wzr
  402cec:	cbz	x26, 402d68 <ferror@plt+0x1148>
  402cf0:	ldrb	w9, [x24]
  402cf4:	cbz	w9, 402d74 <ferror@plt+0x1154>
  402cf8:	mov	x0, x26
  402cfc:	mov	x1, x24
  402d00:	mov	x2, x27
  402d04:	bl	401900 <strncmp@plt>
  402d08:	cbnz	w0, 402c54 <ferror@plt+0x1034>
  402d0c:	add	x24, x24, x27
  402d10:	ldrb	w8, [x24]
  402d14:	cmp	w8, #0x30
  402d18:	b.ne	402d2c <ferror@plt+0x110c>  // b.any
  402d1c:	ldrb	w8, [x24, #1]!
  402d20:	add	w28, w28, #0x1
  402d24:	cmp	w8, #0x30
  402d28:	b.eq	402d1c <ferror@plt+0x10fc>  // b.none
  402d2c:	ldr	x9, [x23]
  402d30:	sxtb	x8, w8
  402d34:	ldrh	w8, [x9, x8, lsl #1]
  402d38:	tbnz	w8, #11, 402d80 <ferror@plt+0x1160>
  402d3c:	mov	x22, xzr
  402d40:	stur	x24, [x29, #-8]
  402d44:	cbz	x22, 402d58 <ferror@plt+0x1138>
  402d48:	ldur	x8, [x29, #-8]
  402d4c:	cbz	x8, 402dd8 <ferror@plt+0x11b8>
  402d50:	ldrb	w8, [x8]
  402d54:	cbz	w8, 402de4 <ferror@plt+0x11c4>
  402d58:	ldur	x24, [x29, #-8]
  402d5c:	mov	w8, #0x1                   	// #1
  402d60:	tbnz	w8, #0, 402c60 <ferror@plt+0x1040>
  402d64:	b	402dfc <ferror@plt+0x11dc>
  402d68:	mov	w21, #0xffffffea            	// #-22
  402d6c:	tbnz	w8, #0, 402c60 <ferror@plt+0x1040>
  402d70:	b	402dfc <ferror@plt+0x11dc>
  402d74:	mov	w21, #0xffffffea            	// #-22
  402d78:	tbnz	w8, #0, 402c60 <ferror@plt+0x1040>
  402d7c:	b	402dfc <ferror@plt+0x11dc>
  402d80:	sub	x1, x29, #0x8
  402d84:	mov	x0, x24
  402d88:	mov	w2, wzr
  402d8c:	str	wzr, [x25]
  402d90:	stur	xzr, [x29, #-8]
  402d94:	bl	4019e0 <strtoumax@plt>
  402d98:	ldur	x8, [x29, #-8]
  402d9c:	mov	x22, x0
  402da0:	cmp	x8, x24
  402da4:	b.eq	402dbc <ferror@plt+0x119c>  // b.none
  402da8:	add	x8, x22, #0x1
  402dac:	cmp	x8, #0x1
  402db0:	b.hi	402d44 <ferror@plt+0x1124>  // b.pmore
  402db4:	ldr	w8, [x25]
  402db8:	cbz	w8, 402d44 <ferror@plt+0x1124>
  402dbc:	ldr	w9, [x25]
  402dc0:	mov	w10, #0xffffffea            	// #-22
  402dc4:	mov	w8, wzr
  402dc8:	cmp	w9, #0x0
  402dcc:	csneg	w21, w10, w9, eq  // eq = none
  402dd0:	tbnz	w8, #0, 402c60 <ferror@plt+0x1040>
  402dd4:	b	402dfc <ferror@plt+0x11dc>
  402dd8:	mov	w21, #0xffffffea            	// #-22
  402ddc:	tbnz	w8, #0, 402c60 <ferror@plt+0x1040>
  402de0:	b	402dfc <ferror@plt+0x11dc>
  402de4:	mov	w21, #0xffffffea            	// #-22
  402de8:	tbnz	w8, #0, 402c60 <ferror@plt+0x1040>
  402dec:	b	402dfc <ferror@plt+0x11dc>
  402df0:	mov	w21, wzr
  402df4:	ldr	x8, [sp, #16]
  402df8:	str	x8, [x19]
  402dfc:	tbnz	w21, #31, 402bc4 <ferror@plt+0xfa4>
  402e00:	mov	w0, w21
  402e04:	ldp	x20, x19, [sp, #112]
  402e08:	ldp	x22, x21, [sp, #96]
  402e0c:	ldp	x24, x23, [sp, #80]
  402e10:	ldp	x26, x25, [sp, #64]
  402e14:	ldp	x28, x27, [sp, #48]
  402e18:	ldp	x29, x30, [sp, #32]
  402e1c:	add	sp, sp, #0x80
  402e20:	ret
  402e24:	mov	w23, #0x400                 	// #1024
  402e28:	b	402e30 <ferror@plt+0x1210>
  402e2c:	mov	w23, #0x3e8                 	// #1000
  402e30:	ldrsb	w24, [x24]
  402e34:	adrp	x21, 405000 <ferror@plt+0x33e0>
  402e38:	add	x21, x21, #0x627
  402e3c:	mov	w2, #0x9                   	// #9
  402e40:	mov	x0, x21
  402e44:	mov	w1, w24
  402e48:	bl	401b20 <memchr@plt>
  402e4c:	cbnz	x0, 402e6c <ferror@plt+0x124c>
  402e50:	adrp	x21, 405000 <ferror@plt+0x33e0>
  402e54:	add	x21, x21, #0x630
  402e58:	mov	w2, #0x9                   	// #9
  402e5c:	mov	x0, x21
  402e60:	mov	w1, w24
  402e64:	bl	401b20 <memchr@plt>
  402e68:	cbz	x0, 402bbc <ferror@plt+0xf9c>
  402e6c:	sub	w8, w0, w21
  402e70:	add	w24, w8, #0x1
  402e74:	add	x0, sp, #0x10
  402e78:	mov	w1, w23
  402e7c:	mov	w2, w24
  402e80:	bl	402f40 <ferror@plt+0x1320>
  402e84:	mov	w21, w0
  402e88:	cbz	x20, 402e90 <ferror@plt+0x1270>
  402e8c:	str	w24, [x20]
  402e90:	cbz	x22, 402df4 <ferror@plt+0x11d4>
  402e94:	cbz	w24, 402df4 <ferror@plt+0x11d4>
  402e98:	mov	w8, #0x1                   	// #1
  402e9c:	add	x0, sp, #0x8
  402ea0:	mov	w1, w23
  402ea4:	mov	w2, w24
  402ea8:	str	x8, [sp, #8]
  402eac:	bl	402f40 <ferror@plt+0x1320>
  402eb0:	mov	w8, #0xa                   	// #10
  402eb4:	cmp	x22, #0xb
  402eb8:	b.cc	402ecc <ferror@plt+0x12ac>  // b.lo, b.ul, b.last
  402ebc:	add	x8, x8, x8, lsl #2
  402ec0:	lsl	x8, x8, #1
  402ec4:	cmp	x8, x22
  402ec8:	b.cc	402ebc <ferror@plt+0x129c>  // b.lo, b.ul, b.last
  402ecc:	cmp	w28, #0x1
  402ed0:	b.lt	402ee4 <ferror@plt+0x12c4>  // b.tstop
  402ed4:	add	x8, x8, x8, lsl #2
  402ed8:	subs	w28, w28, #0x1
  402edc:	lsl	x8, x8, #1
  402ee0:	b.ne	402ed4 <ferror@plt+0x12b4>  // b.any
  402ee4:	ldp	x10, x9, [sp, #8]
  402ee8:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  402eec:	mov	w13, #0x1                   	// #1
  402ef0:	movk	x11, #0xcccd
  402ef4:	mov	w12, #0xa                   	// #10
  402ef8:	b	402f0c <ferror@plt+0x12ec>
  402efc:	cmp	x22, #0x9
  402f00:	mov	x22, x14
  402f04:	mov	x13, x15
  402f08:	b.ls	402f38 <ferror@plt+0x1318>  // b.plast
  402f0c:	umulh	x14, x22, x11
  402f10:	lsr	x14, x14, #3
  402f14:	add	x15, x13, x13, lsl #2
  402f18:	msub	x16, x14, x12, x22
  402f1c:	lsl	x15, x15, #1
  402f20:	cbz	x16, 402efc <ferror@plt+0x12dc>
  402f24:	udiv	x13, x8, x13
  402f28:	udiv	x13, x13, x16
  402f2c:	udiv	x13, x10, x13
  402f30:	add	x9, x9, x13
  402f34:	b	402efc <ferror@plt+0x12dc>
  402f38:	str	x9, [sp, #16]
  402f3c:	b	402df4 <ferror@plt+0x11d4>
  402f40:	cbz	w2, 402f68 <ferror@plt+0x1348>
  402f44:	sxtw	x8, w1
  402f48:	ldr	x9, [x0]
  402f4c:	umulh	x10, x8, x9
  402f50:	cmp	xzr, x10
  402f54:	b.ne	402f70 <ferror@plt+0x1350>  // b.any
  402f58:	sub	w2, w2, #0x1
  402f5c:	mul	x9, x9, x8
  402f60:	str	x9, [x0]
  402f64:	cbnz	w2, 402f48 <ferror@plt+0x1328>
  402f68:	mov	w0, wzr
  402f6c:	ret
  402f70:	mov	w0, #0xffffffde            	// #-34
  402f74:	ret
  402f78:	stp	x29, x30, [sp, #-16]!
  402f7c:	mov	x2, xzr
  402f80:	mov	x29, sp
  402f84:	bl	402b5c <ferror@plt+0xf3c>
  402f88:	ldp	x29, x30, [sp], #16
  402f8c:	ret
  402f90:	stp	x29, x30, [sp, #-48]!
  402f94:	stp	x22, x21, [sp, #16]
  402f98:	stp	x20, x19, [sp, #32]
  402f9c:	mov	x20, x1
  402fa0:	mov	x19, x0
  402fa4:	mov	x21, x0
  402fa8:	mov	x29, sp
  402fac:	cbz	x0, 402fdc <ferror@plt+0x13bc>
  402fb0:	ldrb	w22, [x19]
  402fb4:	mov	x21, x19
  402fb8:	cbz	w22, 402fdc <ferror@plt+0x13bc>
  402fbc:	mov	x21, x19
  402fc0:	bl	401a40 <__ctype_b_loc@plt>
  402fc4:	ldr	x8, [x0]
  402fc8:	and	x9, x22, #0xff
  402fcc:	ldrh	w8, [x8, x9, lsl #1]
  402fd0:	tbz	w8, #11, 402fdc <ferror@plt+0x13bc>
  402fd4:	ldrb	w22, [x21, #1]!
  402fd8:	cbnz	w22, 402fc0 <ferror@plt+0x13a0>
  402fdc:	cbz	x20, 402fe4 <ferror@plt+0x13c4>
  402fe0:	str	x21, [x20]
  402fe4:	cmp	x21, x19
  402fe8:	b.ls	402ffc <ferror@plt+0x13dc>  // b.plast
  402fec:	ldrb	w8, [x21]
  402ff0:	cmp	w8, #0x0
  402ff4:	cset	w0, eq  // eq = none
  402ff8:	b	403000 <ferror@plt+0x13e0>
  402ffc:	mov	w0, wzr
  403000:	ldp	x20, x19, [sp, #32]
  403004:	ldp	x22, x21, [sp, #16]
  403008:	ldp	x29, x30, [sp], #48
  40300c:	ret
  403010:	stp	x29, x30, [sp, #-48]!
  403014:	stp	x22, x21, [sp, #16]
  403018:	stp	x20, x19, [sp, #32]
  40301c:	mov	x20, x1
  403020:	mov	x19, x0
  403024:	mov	x21, x0
  403028:	mov	x29, sp
  40302c:	cbz	x0, 40305c <ferror@plt+0x143c>
  403030:	ldrb	w22, [x19]
  403034:	mov	x21, x19
  403038:	cbz	w22, 40305c <ferror@plt+0x143c>
  40303c:	mov	x21, x19
  403040:	bl	401a40 <__ctype_b_loc@plt>
  403044:	ldr	x8, [x0]
  403048:	and	x9, x22, #0xff
  40304c:	ldrh	w8, [x8, x9, lsl #1]
  403050:	tbz	w8, #12, 40305c <ferror@plt+0x143c>
  403054:	ldrb	w22, [x21, #1]!
  403058:	cbnz	w22, 403040 <ferror@plt+0x1420>
  40305c:	cbz	x20, 403064 <ferror@plt+0x1444>
  403060:	str	x21, [x20]
  403064:	cmp	x21, x19
  403068:	b.ls	40307c <ferror@plt+0x145c>  // b.plast
  40306c:	ldrb	w8, [x21]
  403070:	cmp	w8, #0x0
  403074:	cset	w0, eq  // eq = none
  403078:	b	403080 <ferror@plt+0x1460>
  40307c:	mov	w0, wzr
  403080:	ldp	x20, x19, [sp, #32]
  403084:	ldp	x22, x21, [sp, #16]
  403088:	ldp	x29, x30, [sp], #48
  40308c:	ret
  403090:	sub	sp, sp, #0x100
  403094:	stp	x29, x30, [sp, #208]
  403098:	add	x29, sp, #0xd0
  40309c:	mov	x8, #0xffffffffffffffd0    	// #-48
  4030a0:	mov	x9, sp
  4030a4:	sub	x10, x29, #0x50
  4030a8:	stp	x22, x21, [sp, #224]
  4030ac:	stp	x20, x19, [sp, #240]
  4030b0:	mov	x20, x1
  4030b4:	mov	x19, x0
  4030b8:	movk	x8, #0xff80, lsl #32
  4030bc:	add	x11, x29, #0x30
  4030c0:	add	x9, x9, #0x80
  4030c4:	add	x22, x10, #0x30
  4030c8:	stp	x2, x3, [x29, #-80]
  4030cc:	stp	x4, x5, [x29, #-64]
  4030d0:	stp	x6, x7, [x29, #-48]
  4030d4:	stp	q1, q2, [sp, #16]
  4030d8:	stp	q3, q4, [sp, #48]
  4030dc:	str	q0, [sp]
  4030e0:	stp	q5, q6, [sp, #80]
  4030e4:	str	q7, [sp, #112]
  4030e8:	stp	x9, x8, [x29, #-16]
  4030ec:	stp	x11, x22, [x29, #-32]
  4030f0:	ldursw	x8, [x29, #-8]
  4030f4:	tbz	w8, #31, 403108 <ferror@plt+0x14e8>
  4030f8:	add	w9, w8, #0x8
  4030fc:	cmp	w9, #0x0
  403100:	stur	w9, [x29, #-8]
  403104:	b.le	403168 <ferror@plt+0x1548>
  403108:	ldur	x8, [x29, #-32]
  40310c:	add	x9, x8, #0x8
  403110:	stur	x9, [x29, #-32]
  403114:	ldr	x1, [x8]
  403118:	cbz	x1, 403184 <ferror@plt+0x1564>
  40311c:	ldursw	x8, [x29, #-8]
  403120:	tbz	w8, #31, 403134 <ferror@plt+0x1514>
  403124:	add	w9, w8, #0x8
  403128:	cmp	w9, #0x0
  40312c:	stur	w9, [x29, #-8]
  403130:	b.le	403178 <ferror@plt+0x1558>
  403134:	ldur	x8, [x29, #-32]
  403138:	add	x9, x8, #0x8
  40313c:	stur	x9, [x29, #-32]
  403140:	ldr	x21, [x8]
  403144:	cbz	x21, 403184 <ferror@plt+0x1564>
  403148:	mov	x0, x19
  40314c:	bl	401a20 <strcmp@plt>
  403150:	cbz	w0, 4031a0 <ferror@plt+0x1580>
  403154:	mov	x0, x19
  403158:	mov	x1, x21
  40315c:	bl	401a20 <strcmp@plt>
  403160:	cbnz	w0, 4030f0 <ferror@plt+0x14d0>
  403164:	b	4031a4 <ferror@plt+0x1584>
  403168:	add	x8, x22, x8
  40316c:	ldr	x1, [x8]
  403170:	cbnz	x1, 40311c <ferror@plt+0x14fc>
  403174:	b	403184 <ferror@plt+0x1564>
  403178:	add	x8, x22, x8
  40317c:	ldr	x21, [x8]
  403180:	cbnz	x21, 403148 <ferror@plt+0x1528>
  403184:	adrp	x8, 416000 <ferror@plt+0x143e0>
  403188:	ldr	w0, [x8, #616]
  40318c:	adrp	x1, 405000 <ferror@plt+0x33e0>
  403190:	add	x1, x1, #0x639
  403194:	mov	x2, x20
  403198:	mov	x3, x19
  40319c:	bl	401b60 <errx@plt>
  4031a0:	mov	w0, #0x1                   	// #1
  4031a4:	ldp	x20, x19, [sp, #240]
  4031a8:	ldp	x22, x21, [sp, #224]
  4031ac:	ldp	x29, x30, [sp, #208]
  4031b0:	add	sp, sp, #0x100
  4031b4:	ret
  4031b8:	cbz	x1, 4031dc <ferror@plt+0x15bc>
  4031bc:	sxtb	w8, w2
  4031c0:	ldrsb	w9, [x0]
  4031c4:	cbz	w9, 4031dc <ferror@plt+0x15bc>
  4031c8:	cmp	w8, w9
  4031cc:	b.eq	4031e0 <ferror@plt+0x15c0>  // b.none
  4031d0:	sub	x1, x1, #0x1
  4031d4:	add	x0, x0, #0x1
  4031d8:	cbnz	x1, 4031c0 <ferror@plt+0x15a0>
  4031dc:	mov	x0, xzr
  4031e0:	ret
  4031e4:	stp	x29, x30, [sp, #-32]!
  4031e8:	stp	x20, x19, [sp, #16]
  4031ec:	mov	x29, sp
  4031f0:	mov	x20, x1
  4031f4:	mov	x19, x0
  4031f8:	bl	403238 <ferror@plt+0x1618>
  4031fc:	cmp	w0, w0, sxth
  403200:	b.ne	403210 <ferror@plt+0x15f0>  // b.any
  403204:	ldp	x20, x19, [sp, #16]
  403208:	ldp	x29, x30, [sp], #32
  40320c:	ret
  403210:	bl	401ba0 <__errno_location@plt>
  403214:	mov	w8, #0x22                  	// #34
  403218:	str	w8, [x0]
  40321c:	adrp	x8, 416000 <ferror@plt+0x143e0>
  403220:	ldr	w0, [x8, #616]
  403224:	adrp	x1, 405000 <ferror@plt+0x33e0>
  403228:	add	x1, x1, #0x639
  40322c:	mov	x2, x20
  403230:	mov	x3, x19
  403234:	bl	401be0 <err@plt>
  403238:	stp	x29, x30, [sp, #-32]!
  40323c:	stp	x20, x19, [sp, #16]
  403240:	mov	x29, sp
  403244:	mov	x20, x1
  403248:	mov	x19, x0
  40324c:	bl	403310 <ferror@plt+0x16f0>
  403250:	cmp	x0, w0, sxtw
  403254:	b.ne	403264 <ferror@plt+0x1644>  // b.any
  403258:	ldp	x20, x19, [sp, #16]
  40325c:	ldp	x29, x30, [sp], #32
  403260:	ret
  403264:	bl	401ba0 <__errno_location@plt>
  403268:	mov	w8, #0x22                  	// #34
  40326c:	str	w8, [x0]
  403270:	adrp	x8, 416000 <ferror@plt+0x143e0>
  403274:	ldr	w0, [x8, #616]
  403278:	adrp	x1, 405000 <ferror@plt+0x33e0>
  40327c:	add	x1, x1, #0x639
  403280:	mov	x2, x20
  403284:	mov	x3, x19
  403288:	bl	401be0 <err@plt>
  40328c:	stp	x29, x30, [sp, #-16]!
  403290:	mov	w2, #0xa                   	// #10
  403294:	mov	x29, sp
  403298:	bl	4032a4 <ferror@plt+0x1684>
  40329c:	ldp	x29, x30, [sp], #16
  4032a0:	ret
  4032a4:	stp	x29, x30, [sp, #-32]!
  4032a8:	stp	x20, x19, [sp, #16]
  4032ac:	mov	x29, sp
  4032b0:	mov	x20, x1
  4032b4:	mov	x19, x0
  4032b8:	bl	4033c8 <ferror@plt+0x17a8>
  4032bc:	cmp	w0, #0x10, lsl #12
  4032c0:	b.cs	4032d0 <ferror@plt+0x16b0>  // b.hs, b.nlast
  4032c4:	ldp	x20, x19, [sp, #16]
  4032c8:	ldp	x29, x30, [sp], #32
  4032cc:	ret
  4032d0:	bl	401ba0 <__errno_location@plt>
  4032d4:	mov	w8, #0x22                  	// #34
  4032d8:	str	w8, [x0]
  4032dc:	adrp	x8, 416000 <ferror@plt+0x143e0>
  4032e0:	ldr	w0, [x8, #616]
  4032e4:	adrp	x1, 405000 <ferror@plt+0x33e0>
  4032e8:	add	x1, x1, #0x639
  4032ec:	mov	x2, x20
  4032f0:	mov	x3, x19
  4032f4:	bl	401be0 <err@plt>
  4032f8:	stp	x29, x30, [sp, #-16]!
  4032fc:	mov	w2, #0x10                  	// #16
  403300:	mov	x29, sp
  403304:	bl	4032a4 <ferror@plt+0x1684>
  403308:	ldp	x29, x30, [sp], #16
  40330c:	ret
  403310:	stp	x29, x30, [sp, #-48]!
  403314:	mov	x29, sp
  403318:	str	x21, [sp, #16]
  40331c:	stp	x20, x19, [sp, #32]
  403320:	mov	x20, x1
  403324:	mov	x19, x0
  403328:	str	xzr, [x29, #24]
  40332c:	bl	401ba0 <__errno_location@plt>
  403330:	mov	x21, x0
  403334:	str	wzr, [x0]
  403338:	cbz	x19, 403384 <ferror@plt+0x1764>
  40333c:	ldrb	w8, [x19]
  403340:	cbz	w8, 403384 <ferror@plt+0x1764>
  403344:	add	x1, x29, #0x18
  403348:	mov	w2, #0xa                   	// #10
  40334c:	mov	x0, x19
  403350:	bl	401810 <strtoimax@plt>
  403354:	ldr	w8, [x21]
  403358:	cbnz	w8, 403384 <ferror@plt+0x1764>
  40335c:	ldr	x8, [x29, #24]
  403360:	cmp	x8, x19
  403364:	b.eq	403384 <ferror@plt+0x1764>  // b.none
  403368:	cbz	x8, 403374 <ferror@plt+0x1754>
  40336c:	ldrb	w8, [x8]
  403370:	cbnz	w8, 403384 <ferror@plt+0x1764>
  403374:	ldp	x20, x19, [sp, #32]
  403378:	ldr	x21, [sp, #16]
  40337c:	ldp	x29, x30, [sp], #48
  403380:	ret
  403384:	ldr	w8, [x21]
  403388:	adrp	x9, 416000 <ferror@plt+0x143e0>
  40338c:	ldr	w0, [x9, #616]
  403390:	adrp	x1, 405000 <ferror@plt+0x33e0>
  403394:	add	x1, x1, #0x639
  403398:	mov	x2, x20
  40339c:	mov	x3, x19
  4033a0:	cmp	w8, #0x22
  4033a4:	b.ne	4033ac <ferror@plt+0x178c>  // b.any
  4033a8:	bl	401be0 <err@plt>
  4033ac:	bl	401b60 <errx@plt>
  4033b0:	stp	x29, x30, [sp, #-16]!
  4033b4:	mov	w2, #0xa                   	// #10
  4033b8:	mov	x29, sp
  4033bc:	bl	4033c8 <ferror@plt+0x17a8>
  4033c0:	ldp	x29, x30, [sp], #16
  4033c4:	ret
  4033c8:	stp	x29, x30, [sp, #-32]!
  4033cc:	stp	x20, x19, [sp, #16]
  4033d0:	mov	x29, sp
  4033d4:	mov	x20, x1
  4033d8:	mov	x19, x0
  4033dc:	bl	40344c <ferror@plt+0x182c>
  4033e0:	lsr	x8, x0, #32
  4033e4:	cbnz	x8, 4033f4 <ferror@plt+0x17d4>
  4033e8:	ldp	x20, x19, [sp, #16]
  4033ec:	ldp	x29, x30, [sp], #32
  4033f0:	ret
  4033f4:	bl	401ba0 <__errno_location@plt>
  4033f8:	mov	w8, #0x22                  	// #34
  4033fc:	str	w8, [x0]
  403400:	adrp	x8, 416000 <ferror@plt+0x143e0>
  403404:	ldr	w0, [x8, #616]
  403408:	adrp	x1, 405000 <ferror@plt+0x33e0>
  40340c:	add	x1, x1, #0x639
  403410:	mov	x2, x20
  403414:	mov	x3, x19
  403418:	bl	401be0 <err@plt>
  40341c:	stp	x29, x30, [sp, #-16]!
  403420:	mov	w2, #0x10                  	// #16
  403424:	mov	x29, sp
  403428:	bl	4033c8 <ferror@plt+0x17a8>
  40342c:	ldp	x29, x30, [sp], #16
  403430:	ret
  403434:	stp	x29, x30, [sp, #-16]!
  403438:	mov	w2, #0xa                   	// #10
  40343c:	mov	x29, sp
  403440:	bl	40344c <ferror@plt+0x182c>
  403444:	ldp	x29, x30, [sp], #16
  403448:	ret
  40344c:	sub	sp, sp, #0x40
  403450:	stp	x29, x30, [sp, #16]
  403454:	stp	x22, x21, [sp, #32]
  403458:	stp	x20, x19, [sp, #48]
  40345c:	add	x29, sp, #0x10
  403460:	mov	w22, w2
  403464:	mov	x20, x1
  403468:	mov	x19, x0
  40346c:	str	xzr, [sp, #8]
  403470:	bl	401ba0 <__errno_location@plt>
  403474:	mov	x21, x0
  403478:	str	wzr, [x0]
  40347c:	cbz	x19, 4034cc <ferror@plt+0x18ac>
  403480:	ldrb	w8, [x19]
  403484:	cbz	w8, 4034cc <ferror@plt+0x18ac>
  403488:	add	x1, sp, #0x8
  40348c:	mov	x0, x19
  403490:	mov	w2, w22
  403494:	bl	4019e0 <strtoumax@plt>
  403498:	ldr	w8, [x21]
  40349c:	cbnz	w8, 4034cc <ferror@plt+0x18ac>
  4034a0:	ldr	x8, [sp, #8]
  4034a4:	cmp	x8, x19
  4034a8:	b.eq	4034cc <ferror@plt+0x18ac>  // b.none
  4034ac:	cbz	x8, 4034b8 <ferror@plt+0x1898>
  4034b0:	ldrb	w8, [x8]
  4034b4:	cbnz	w8, 4034cc <ferror@plt+0x18ac>
  4034b8:	ldp	x20, x19, [sp, #48]
  4034bc:	ldp	x22, x21, [sp, #32]
  4034c0:	ldp	x29, x30, [sp, #16]
  4034c4:	add	sp, sp, #0x40
  4034c8:	ret
  4034cc:	ldr	w8, [x21]
  4034d0:	adrp	x9, 416000 <ferror@plt+0x143e0>
  4034d4:	ldr	w0, [x9, #616]
  4034d8:	adrp	x1, 405000 <ferror@plt+0x33e0>
  4034dc:	add	x1, x1, #0x639
  4034e0:	mov	x2, x20
  4034e4:	mov	x3, x19
  4034e8:	cmp	w8, #0x22
  4034ec:	b.ne	4034f4 <ferror@plt+0x18d4>  // b.any
  4034f0:	bl	401be0 <err@plt>
  4034f4:	bl	401b60 <errx@plt>
  4034f8:	stp	x29, x30, [sp, #-16]!
  4034fc:	mov	w2, #0x10                  	// #16
  403500:	mov	x29, sp
  403504:	bl	40344c <ferror@plt+0x182c>
  403508:	ldp	x29, x30, [sp], #16
  40350c:	ret
  403510:	stp	x29, x30, [sp, #-48]!
  403514:	mov	x29, sp
  403518:	str	x21, [sp, #16]
  40351c:	stp	x20, x19, [sp, #32]
  403520:	mov	x20, x1
  403524:	mov	x19, x0
  403528:	str	xzr, [x29, #24]
  40352c:	bl	401ba0 <__errno_location@plt>
  403530:	mov	x21, x0
  403534:	str	wzr, [x0]
  403538:	cbz	x19, 403580 <ferror@plt+0x1960>
  40353c:	ldrb	w8, [x19]
  403540:	cbz	w8, 403580 <ferror@plt+0x1960>
  403544:	add	x1, x29, #0x18
  403548:	mov	x0, x19
  40354c:	bl	401820 <strtod@plt>
  403550:	ldr	w8, [x21]
  403554:	cbnz	w8, 403580 <ferror@plt+0x1960>
  403558:	ldr	x8, [x29, #24]
  40355c:	cmp	x8, x19
  403560:	b.eq	403580 <ferror@plt+0x1960>  // b.none
  403564:	cbz	x8, 403570 <ferror@plt+0x1950>
  403568:	ldrb	w8, [x8]
  40356c:	cbnz	w8, 403580 <ferror@plt+0x1960>
  403570:	ldp	x20, x19, [sp, #32]
  403574:	ldr	x21, [sp, #16]
  403578:	ldp	x29, x30, [sp], #48
  40357c:	ret
  403580:	ldr	w8, [x21]
  403584:	adrp	x9, 416000 <ferror@plt+0x143e0>
  403588:	ldr	w0, [x9, #616]
  40358c:	adrp	x1, 405000 <ferror@plt+0x33e0>
  403590:	add	x1, x1, #0x639
  403594:	mov	x2, x20
  403598:	mov	x3, x19
  40359c:	cmp	w8, #0x22
  4035a0:	b.ne	4035a8 <ferror@plt+0x1988>  // b.any
  4035a4:	bl	401be0 <err@plt>
  4035a8:	bl	401b60 <errx@plt>
  4035ac:	stp	x29, x30, [sp, #-48]!
  4035b0:	mov	x29, sp
  4035b4:	str	x21, [sp, #16]
  4035b8:	stp	x20, x19, [sp, #32]
  4035bc:	mov	x20, x1
  4035c0:	mov	x19, x0
  4035c4:	str	xzr, [x29, #24]
  4035c8:	bl	401ba0 <__errno_location@plt>
  4035cc:	mov	x21, x0
  4035d0:	str	wzr, [x0]
  4035d4:	cbz	x19, 403620 <ferror@plt+0x1a00>
  4035d8:	ldrb	w8, [x19]
  4035dc:	cbz	w8, 403620 <ferror@plt+0x1a00>
  4035e0:	add	x1, x29, #0x18
  4035e4:	mov	w2, #0xa                   	// #10
  4035e8:	mov	x0, x19
  4035ec:	bl	401a50 <strtol@plt>
  4035f0:	ldr	w8, [x21]
  4035f4:	cbnz	w8, 403620 <ferror@plt+0x1a00>
  4035f8:	ldr	x8, [x29, #24]
  4035fc:	cmp	x8, x19
  403600:	b.eq	403620 <ferror@plt+0x1a00>  // b.none
  403604:	cbz	x8, 403610 <ferror@plt+0x19f0>
  403608:	ldrb	w8, [x8]
  40360c:	cbnz	w8, 403620 <ferror@plt+0x1a00>
  403610:	ldp	x20, x19, [sp, #32]
  403614:	ldr	x21, [sp, #16]
  403618:	ldp	x29, x30, [sp], #48
  40361c:	ret
  403620:	ldr	w8, [x21]
  403624:	adrp	x9, 416000 <ferror@plt+0x143e0>
  403628:	ldr	w0, [x9, #616]
  40362c:	adrp	x1, 405000 <ferror@plt+0x33e0>
  403630:	add	x1, x1, #0x639
  403634:	mov	x2, x20
  403638:	mov	x3, x19
  40363c:	cmp	w8, #0x22
  403640:	b.ne	403648 <ferror@plt+0x1a28>  // b.any
  403644:	bl	401be0 <err@plt>
  403648:	bl	401b60 <errx@plt>
  40364c:	stp	x29, x30, [sp, #-48]!
  403650:	mov	x29, sp
  403654:	str	x21, [sp, #16]
  403658:	stp	x20, x19, [sp, #32]
  40365c:	mov	x20, x1
  403660:	mov	x19, x0
  403664:	str	xzr, [x29, #24]
  403668:	bl	401ba0 <__errno_location@plt>
  40366c:	mov	x21, x0
  403670:	str	wzr, [x0]
  403674:	cbz	x19, 4036c0 <ferror@plt+0x1aa0>
  403678:	ldrb	w8, [x19]
  40367c:	cbz	w8, 4036c0 <ferror@plt+0x1aa0>
  403680:	add	x1, x29, #0x18
  403684:	mov	w2, #0xa                   	// #10
  403688:	mov	x0, x19
  40368c:	bl	4017a0 <strtoul@plt>
  403690:	ldr	w8, [x21]
  403694:	cbnz	w8, 4036c0 <ferror@plt+0x1aa0>
  403698:	ldr	x8, [x29, #24]
  40369c:	cmp	x8, x19
  4036a0:	b.eq	4036c0 <ferror@plt+0x1aa0>  // b.none
  4036a4:	cbz	x8, 4036b0 <ferror@plt+0x1a90>
  4036a8:	ldrb	w8, [x8]
  4036ac:	cbnz	w8, 4036c0 <ferror@plt+0x1aa0>
  4036b0:	ldp	x20, x19, [sp, #32]
  4036b4:	ldr	x21, [sp, #16]
  4036b8:	ldp	x29, x30, [sp], #48
  4036bc:	ret
  4036c0:	ldr	w8, [x21]
  4036c4:	adrp	x9, 416000 <ferror@plt+0x143e0>
  4036c8:	ldr	w0, [x9, #616]
  4036cc:	adrp	x1, 405000 <ferror@plt+0x33e0>
  4036d0:	add	x1, x1, #0x639
  4036d4:	mov	x2, x20
  4036d8:	mov	x3, x19
  4036dc:	cmp	w8, #0x22
  4036e0:	b.ne	4036e8 <ferror@plt+0x1ac8>  // b.any
  4036e4:	bl	401be0 <err@plt>
  4036e8:	bl	401b60 <errx@plt>
  4036ec:	sub	sp, sp, #0x30
  4036f0:	stp	x20, x19, [sp, #32]
  4036f4:	mov	x20, x1
  4036f8:	add	x1, sp, #0x8
  4036fc:	stp	x29, x30, [sp, #16]
  403700:	add	x29, sp, #0x10
  403704:	mov	x19, x0
  403708:	bl	402f78 <ferror@plt+0x1358>
  40370c:	cbnz	w0, 403724 <ferror@plt+0x1b04>
  403710:	ldr	x0, [sp, #8]
  403714:	ldp	x20, x19, [sp, #32]
  403718:	ldp	x29, x30, [sp, #16]
  40371c:	add	sp, sp, #0x30
  403720:	ret
  403724:	bl	401ba0 <__errno_location@plt>
  403728:	adrp	x9, 416000 <ferror@plt+0x143e0>
  40372c:	ldr	w8, [x0]
  403730:	ldr	w0, [x9, #616]
  403734:	adrp	x1, 405000 <ferror@plt+0x33e0>
  403738:	add	x1, x1, #0x639
  40373c:	mov	x2, x20
  403740:	mov	x3, x19
  403744:	cbnz	w8, 40374c <ferror@plt+0x1b2c>
  403748:	bl	401b60 <errx@plt>
  40374c:	bl	401be0 <err@plt>
  403750:	stp	x29, x30, [sp, #-32]!
  403754:	str	x19, [sp, #16]
  403758:	mov	x19, x1
  40375c:	mov	x1, x2
  403760:	mov	x29, sp
  403764:	bl	403510 <ferror@plt+0x18f0>
  403768:	fcvtzs	x8, d0
  40376c:	mov	x9, #0x848000000000        	// #145685290680320
  403770:	movk	x9, #0x412e, lsl #48
  403774:	scvtf	d1, x8
  403778:	fmov	d2, x9
  40377c:	fsub	d0, d0, d1
  403780:	fmul	d0, d0, d2
  403784:	fcvtzs	x9, d0
  403788:	stp	x8, x9, [x19]
  40378c:	ldr	x19, [sp, #16]
  403790:	ldp	x29, x30, [sp], #32
  403794:	ret
  403798:	and	w8, w0, #0xf000
  40379c:	sub	w8, w8, #0x1, lsl #12
  4037a0:	lsr	w9, w8, #12
  4037a4:	cmp	w9, #0xb
  4037a8:	mov	w8, wzr
  4037ac:	b.hi	403800 <ferror@plt+0x1be0>  // b.pmore
  4037b0:	adrp	x10, 405000 <ferror@plt+0x33e0>
  4037b4:	add	x10, x10, #0x61b
  4037b8:	adr	x11, 4037cc <ferror@plt+0x1bac>
  4037bc:	ldrb	w12, [x10, x9]
  4037c0:	add	x11, x11, x12, lsl #2
  4037c4:	mov	w9, #0x64                  	// #100
  4037c8:	br	x11
  4037cc:	mov	w9, #0x70                  	// #112
  4037d0:	b	4037f8 <ferror@plt+0x1bd8>
  4037d4:	mov	w9, #0x63                  	// #99
  4037d8:	b	4037f8 <ferror@plt+0x1bd8>
  4037dc:	mov	w9, #0x62                  	// #98
  4037e0:	b	4037f8 <ferror@plt+0x1bd8>
  4037e4:	mov	w9, #0x6c                  	// #108
  4037e8:	b	4037f8 <ferror@plt+0x1bd8>
  4037ec:	mov	w9, #0x73                  	// #115
  4037f0:	b	4037f8 <ferror@plt+0x1bd8>
  4037f4:	mov	w9, #0x2d                  	// #45
  4037f8:	mov	w8, #0x1                   	// #1
  4037fc:	strb	w9, [x1]
  403800:	tst	w0, #0x100
  403804:	mov	w9, #0x72                  	// #114
  403808:	mov	w10, #0x2d                  	// #45
  40380c:	add	x11, x1, x8
  403810:	mov	w12, #0x77                  	// #119
  403814:	csel	w17, w10, w9, eq  // eq = none
  403818:	tst	w0, #0x80
  40381c:	mov	w14, #0x53                  	// #83
  403820:	mov	w15, #0x73                  	// #115
  403824:	mov	w16, #0x78                  	// #120
  403828:	strb	w17, [x11]
  40382c:	csel	w17, w10, w12, eq  // eq = none
  403830:	tst	w0, #0x40
  403834:	orr	x13, x8, #0x2
  403838:	strb	w17, [x11, #1]
  40383c:	csel	w11, w15, w14, ne  // ne = any
  403840:	csel	w17, w16, w10, ne  // ne = any
  403844:	tst	w0, #0x800
  403848:	csel	w11, w17, w11, eq  // eq = none
  40384c:	add	x13, x13, x1
  403850:	tst	w0, #0x20
  403854:	strb	w11, [x13]
  403858:	csel	w11, w10, w9, eq  // eq = none
  40385c:	tst	w0, #0x10
  403860:	strb	w11, [x13, #1]
  403864:	csel	w11, w10, w12, eq  // eq = none
  403868:	tst	w0, #0x8
  40386c:	csel	w14, w15, w14, ne  // ne = any
  403870:	csel	w15, w16, w10, ne  // ne = any
  403874:	tst	w0, #0x400
  403878:	orr	x8, x8, #0x6
  40387c:	csel	w14, w15, w14, eq  // eq = none
  403880:	tst	w0, #0x4
  403884:	add	x8, x8, x1
  403888:	csel	w9, w10, w9, eq  // eq = none
  40388c:	tst	w0, #0x2
  403890:	mov	w17, #0x54                  	// #84
  403894:	strb	w11, [x13, #2]
  403898:	mov	w11, #0x74                  	// #116
  40389c:	strb	w14, [x13, #3]
  4038a0:	strb	w9, [x8]
  4038a4:	csel	w9, w10, w12, eq  // eq = none
  4038a8:	tst	w0, #0x1
  4038ac:	strb	w9, [x8, #1]
  4038b0:	csel	w9, w11, w17, ne  // ne = any
  4038b4:	csel	w10, w16, w10, ne  // ne = any
  4038b8:	tst	w0, #0x200
  4038bc:	csel	w9, w10, w9, eq  // eq = none
  4038c0:	mov	x0, x1
  4038c4:	strb	w9, [x8, #2]
  4038c8:	strb	wzr, [x8, #3]
  4038cc:	ret
  4038d0:	sub	sp, sp, #0x60
  4038d4:	stp	x22, x21, [sp, #64]
  4038d8:	stp	x20, x19, [sp, #80]
  4038dc:	mov	x21, x1
  4038e0:	mov	w20, w0
  4038e4:	add	x22, sp, #0x8
  4038e8:	stp	x29, x30, [sp, #48]
  4038ec:	add	x29, sp, #0x30
  4038f0:	tbz	w0, #1, 403900 <ferror@plt+0x1ce0>
  4038f4:	orr	x22, x22, #0x1
  4038f8:	mov	w8, #0x20                  	// #32
  4038fc:	strb	w8, [sp, #8]
  403900:	mov	x0, x21
  403904:	bl	403aa0 <ferror@plt+0x1e80>
  403908:	cbz	w0, 40392c <ferror@plt+0x1d0c>
  40390c:	mov	w8, #0x6667                	// #26215
  403910:	movk	w8, #0x6666, lsl #16
  403914:	smull	x8, w0, w8
  403918:	lsr	x9, x8, #63
  40391c:	asr	x8, x8, #34
  403920:	add	w8, w8, w9
  403924:	sxtw	x9, w8
  403928:	b	403930 <ferror@plt+0x1d10>
  40392c:	mov	x9, xzr
  403930:	adrp	x8, 405000 <ferror@plt+0x33e0>
  403934:	add	x8, x8, #0x642
  403938:	ldrb	w11, [x8, x9]
  40393c:	mov	x10, #0xffffffffffffffff    	// #-1
  403940:	lsl	x8, x10, x0
  403944:	bic	x8, x21, x8
  403948:	cmp	w0, #0x0
  40394c:	mov	x10, x22
  403950:	lsr	x19, x21, x0
  403954:	csel	x8, x8, xzr, ne  // ne = any
  403958:	strb	w11, [x10], #1
  40395c:	tbz	w20, #0, 403970 <ferror@plt+0x1d50>
  403960:	cbz	x9, 403970 <ferror@plt+0x1d50>
  403964:	mov	w9, #0x4269                	// #17001
  403968:	add	x10, x22, #0x3
  40396c:	sturh	w9, [x22, #1]
  403970:	strb	wzr, [x10]
  403974:	cbz	x8, 4039bc <ferror@plt+0x1d9c>
  403978:	sub	w9, w0, #0xa
  40397c:	lsr	x8, x8, x9
  403980:	tbnz	w20, #2, 4039c8 <ferror@plt+0x1da8>
  403984:	mov	x10, #0xf5c3                	// #62915
  403988:	movk	x10, #0x5c28, lsl #16
  40398c:	add	x9, x8, #0x32
  403990:	movk	x10, #0xc28f, lsl #32
  403994:	movk	x10, #0x28f5, lsl #48
  403998:	sub	x8, x8, #0x3b6
  40399c:	lsr	x9, x9, #2
  4039a0:	cmp	x8, #0x64
  4039a4:	umulh	x8, x9, x10
  4039a8:	lsr	x8, x8, #2
  4039ac:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  4039b0:	cinc	w19, w19, cc  // cc = lo, ul, last
  4039b4:	cbnz	x20, 4039f8 <ferror@plt+0x1dd8>
  4039b8:	b	403a68 <ferror@plt+0x1e48>
  4039bc:	mov	x20, xzr
  4039c0:	cbnz	x20, 4039f8 <ferror@plt+0x1dd8>
  4039c4:	b	403a68 <ferror@plt+0x1e48>
  4039c8:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  4039cc:	add	x8, x8, #0x5
  4039d0:	movk	x9, #0xcccd
  4039d4:	umulh	x10, x8, x9
  4039d8:	lsr	x20, x10, #3
  4039dc:	mul	x9, x20, x9
  4039e0:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  4039e4:	ror	x9, x9, #1
  4039e8:	movk	x10, #0x1999, lsl #48
  4039ec:	cmp	x9, x10
  4039f0:	b.ls	403a48 <ferror@plt+0x1e28>  // b.plast
  4039f4:	cbz	x20, 403a68 <ferror@plt+0x1e48>
  4039f8:	bl	4018b0 <localeconv@plt>
  4039fc:	cbz	x0, 403a0c <ferror@plt+0x1dec>
  403a00:	ldr	x4, [x0]
  403a04:	cbnz	x4, 403a14 <ferror@plt+0x1df4>
  403a08:	b	403a1c <ferror@plt+0x1dfc>
  403a0c:	mov	x4, xzr
  403a10:	cbz	x4, 403a1c <ferror@plt+0x1dfc>
  403a14:	ldrb	w8, [x4]
  403a18:	cbnz	w8, 403a24 <ferror@plt+0x1e04>
  403a1c:	adrp	x4, 405000 <ferror@plt+0x33e0>
  403a20:	add	x4, x4, #0x64a
  403a24:	adrp	x2, 405000 <ferror@plt+0x33e0>
  403a28:	add	x2, x2, #0x64c
  403a2c:	add	x0, sp, #0x10
  403a30:	add	x6, sp, #0x8
  403a34:	mov	w1, #0x20                  	// #32
  403a38:	mov	w3, w19
  403a3c:	mov	x5, x20
  403a40:	bl	4018a0 <snprintf@plt>
  403a44:	b	403a84 <ferror@plt+0x1e64>
  403a48:	mov	x9, #0xf5c3                	// #62915
  403a4c:	movk	x9, #0x5c28, lsl #16
  403a50:	movk	x9, #0xc28f, lsl #32
  403a54:	lsr	x8, x8, #2
  403a58:	movk	x9, #0x28f5, lsl #48
  403a5c:	umulh	x8, x8, x9
  403a60:	lsr	x20, x8, #2
  403a64:	cbnz	x20, 4039f8 <ferror@plt+0x1dd8>
  403a68:	adrp	x2, 405000 <ferror@plt+0x33e0>
  403a6c:	add	x2, x2, #0x656
  403a70:	add	x0, sp, #0x10
  403a74:	add	x4, sp, #0x8
  403a78:	mov	w1, #0x20                  	// #32
  403a7c:	mov	w3, w19
  403a80:	bl	4018a0 <snprintf@plt>
  403a84:	add	x0, sp, #0x10
  403a88:	bl	4019a0 <strdup@plt>
  403a8c:	ldp	x20, x19, [sp, #80]
  403a90:	ldp	x22, x21, [sp, #64]
  403a94:	ldp	x29, x30, [sp, #48]
  403a98:	add	sp, sp, #0x60
  403a9c:	ret
  403aa0:	mov	w8, #0xa                   	// #10
  403aa4:	lsr	x9, x0, x8
  403aa8:	cbz	x9, 403abc <ferror@plt+0x1e9c>
  403aac:	cmp	x8, #0x33
  403ab0:	add	x8, x8, #0xa
  403ab4:	b.cc	403aa4 <ferror@plt+0x1e84>  // b.lo, b.ul, b.last
  403ab8:	mov	w8, #0x46                  	// #70
  403abc:	sub	w0, w8, #0xa
  403ac0:	ret
  403ac4:	stp	x29, x30, [sp, #-80]!
  403ac8:	stp	x26, x25, [sp, #16]
  403acc:	stp	x24, x23, [sp, #32]
  403ad0:	stp	x22, x21, [sp, #48]
  403ad4:	stp	x20, x19, [sp, #64]
  403ad8:	mov	x29, sp
  403adc:	cbz	x0, 403bc0 <ferror@plt+0x1fa0>
  403ae0:	mov	x20, x3
  403ae4:	mov	w19, #0xffffffff            	// #-1
  403ae8:	cbz	x3, 403bdc <ferror@plt+0x1fbc>
  403aec:	mov	x21, x2
  403af0:	cbz	x2, 403bdc <ferror@plt+0x1fbc>
  403af4:	mov	x22, x1
  403af8:	cbz	x1, 403bdc <ferror@plt+0x1fbc>
  403afc:	ldrb	w8, [x0]
  403b00:	cbz	w8, 403bdc <ferror@plt+0x1fbc>
  403b04:	ldrb	w8, [x0]
  403b08:	cbz	w8, 403bc8 <ferror@plt+0x1fa8>
  403b0c:	mov	x24, xzr
  403b10:	mov	x23, xzr
  403b14:	add	x25, x0, #0x1
  403b18:	b	403b24 <ferror@plt+0x1f04>
  403b1c:	ldrb	w8, [x25], #1
  403b20:	cbz	w8, 403bd8 <ferror@plt+0x1fb8>
  403b24:	cmp	x24, x21
  403b28:	b.cs	403b98 <ferror@plt+0x1f78>  // b.hs, b.nlast
  403b2c:	ldrb	w10, [x25]
  403b30:	sub	x9, x25, #0x1
  403b34:	cmp	x23, #0x0
  403b38:	and	w8, w8, #0xff
  403b3c:	csel	x23, x9, x23, eq  // eq = none
  403b40:	cmp	w8, #0x2c
  403b44:	csel	x8, x9, xzr, eq  // eq = none
  403b48:	cmp	w10, #0x0
  403b4c:	csel	x26, x25, x8, eq  // eq = none
  403b50:	mov	w8, #0x4                   	// #4
  403b54:	cbz	x23, 403ba0 <ferror@plt+0x1f80>
  403b58:	cbz	x26, 403ba0 <ferror@plt+0x1f80>
  403b5c:	subs	x1, x26, x23
  403b60:	b.ls	403bb0 <ferror@plt+0x1f90>  // b.plast
  403b64:	mov	x0, x23
  403b68:	blr	x20
  403b6c:	cmn	w0, #0x1
  403b70:	b.eq	403bb0 <ferror@plt+0x1f90>  // b.none
  403b74:	str	w0, [x22, x24, lsl #2]
  403b78:	ldrb	w8, [x26]
  403b7c:	mov	x23, xzr
  403b80:	add	x24, x24, #0x1
  403b84:	cmp	w8, #0x0
  403b88:	cset	w8, eq  // eq = none
  403b8c:	lsl	w8, w8, #1
  403b90:	cbnz	w8, 403ba4 <ferror@plt+0x1f84>
  403b94:	b	403b1c <ferror@plt+0x1efc>
  403b98:	mov	w19, #0xfffffffe            	// #-2
  403b9c:	mov	w8, #0x1                   	// #1
  403ba0:	cbz	w8, 403b1c <ferror@plt+0x1efc>
  403ba4:	cmp	w8, #0x4
  403ba8:	b.eq	403b1c <ferror@plt+0x1efc>  // b.none
  403bac:	b	403bd0 <ferror@plt+0x1fb0>
  403bb0:	mov	w19, #0xffffffff            	// #-1
  403bb4:	mov	w8, #0x1                   	// #1
  403bb8:	cbnz	w8, 403ba4 <ferror@plt+0x1f84>
  403bbc:	b	403b1c <ferror@plt+0x1efc>
  403bc0:	mov	w19, #0xffffffff            	// #-1
  403bc4:	b	403bdc <ferror@plt+0x1fbc>
  403bc8:	mov	x24, xzr
  403bcc:	b	403bd8 <ferror@plt+0x1fb8>
  403bd0:	cmp	w8, #0x2
  403bd4:	b.ne	403bdc <ferror@plt+0x1fbc>  // b.any
  403bd8:	mov	w19, w24
  403bdc:	mov	w0, w19
  403be0:	ldp	x20, x19, [sp, #64]
  403be4:	ldp	x22, x21, [sp, #48]
  403be8:	ldp	x24, x23, [sp, #32]
  403bec:	ldp	x26, x25, [sp, #16]
  403bf0:	ldp	x29, x30, [sp], #80
  403bf4:	ret
  403bf8:	stp	x29, x30, [sp, #-32]!
  403bfc:	str	x19, [sp, #16]
  403c00:	mov	x29, sp
  403c04:	cbz	x0, 403c28 <ferror@plt+0x2008>
  403c08:	mov	x19, x3
  403c0c:	mov	w8, #0xffffffff            	// #-1
  403c10:	cbz	x3, 403c2c <ferror@plt+0x200c>
  403c14:	ldrb	w9, [x0]
  403c18:	cbz	w9, 403c2c <ferror@plt+0x200c>
  403c1c:	ldr	x8, [x19]
  403c20:	cmp	x8, x2
  403c24:	b.ls	403c3c <ferror@plt+0x201c>  // b.plast
  403c28:	mov	w8, #0xffffffff            	// #-1
  403c2c:	ldr	x19, [sp, #16]
  403c30:	mov	w0, w8
  403c34:	ldp	x29, x30, [sp], #32
  403c38:	ret
  403c3c:	cmp	w9, #0x2b
  403c40:	b.ne	403c4c <ferror@plt+0x202c>  // b.any
  403c44:	add	x0, x0, #0x1
  403c48:	b	403c50 <ferror@plt+0x2030>
  403c4c:	str	xzr, [x19]
  403c50:	ldr	x8, [x19]
  403c54:	mov	x3, x4
  403c58:	add	x1, x1, x8, lsl #2
  403c5c:	sub	x2, x2, x8
  403c60:	bl	403ac4 <ferror@plt+0x1ea4>
  403c64:	mov	w8, w0
  403c68:	cmp	w0, #0x1
  403c6c:	b.lt	403c2c <ferror@plt+0x200c>  // b.tstop
  403c70:	ldr	x9, [x19]
  403c74:	add	x9, x9, w8, sxtw
  403c78:	str	x9, [x19]
  403c7c:	b	403c2c <ferror@plt+0x200c>
  403c80:	stp	x29, x30, [sp, #-80]!
  403c84:	stp	x22, x21, [sp, #48]
  403c88:	mov	w21, #0xffffffea            	// #-22
  403c8c:	str	x25, [sp, #16]
  403c90:	stp	x24, x23, [sp, #32]
  403c94:	stp	x20, x19, [sp, #64]
  403c98:	mov	x29, sp
  403c9c:	cbz	x1, 403d88 <ferror@plt+0x2168>
  403ca0:	cbz	x0, 403d88 <ferror@plt+0x2168>
  403ca4:	mov	x19, x2
  403ca8:	cbz	x2, 403d88 <ferror@plt+0x2168>
  403cac:	ldrb	w8, [x0]
  403cb0:	cbz	w8, 403d84 <ferror@plt+0x2164>
  403cb4:	mov	x20, x1
  403cb8:	mov	x22, xzr
  403cbc:	add	x23, x0, #0x1
  403cc0:	mov	w24, #0x1                   	// #1
  403cc4:	b	403cd0 <ferror@plt+0x20b0>
  403cc8:	ldrb	w8, [x23], #1
  403ccc:	cbz	w8, 403d84 <ferror@plt+0x2164>
  403cd0:	mov	x9, x23
  403cd4:	ldrb	w10, [x9], #-1
  403cd8:	cmp	x22, #0x0
  403cdc:	and	w8, w8, #0xff
  403ce0:	csel	x22, x9, x22, eq  // eq = none
  403ce4:	cmp	w8, #0x2c
  403ce8:	csel	x8, x9, xzr, eq  // eq = none
  403cec:	cmp	w10, #0x0
  403cf0:	csel	x25, x23, x8, eq  // eq = none
  403cf4:	mov	w8, #0x4                   	// #4
  403cf8:	cbz	x22, 403d5c <ferror@plt+0x213c>
  403cfc:	cbz	x25, 403d5c <ferror@plt+0x213c>
  403d00:	subs	x1, x25, x22
  403d04:	b.ls	403d54 <ferror@plt+0x2134>  // b.plast
  403d08:	mov	x0, x22
  403d0c:	blr	x19
  403d10:	tbnz	w0, #31, 403d6c <ferror@plt+0x214c>
  403d14:	add	w8, w0, #0x7
  403d18:	cmp	w0, #0x0
  403d1c:	csel	w8, w8, w0, lt  // lt = tstop
  403d20:	sbfx	x8, x8, #3, #29
  403d24:	ldrb	w9, [x20, x8]
  403d28:	and	w10, w0, #0x7
  403d2c:	lsl	w10, w24, w10
  403d30:	mov	x22, xzr
  403d34:	orr	w9, w9, w10
  403d38:	strb	w9, [x20, x8]
  403d3c:	ldrb	w8, [x25]
  403d40:	cmp	w8, #0x0
  403d44:	cset	w8, eq  // eq = none
  403d48:	lsl	w8, w8, #1
  403d4c:	cbnz	w8, 403d60 <ferror@plt+0x2140>
  403d50:	b	403cc8 <ferror@plt+0x20a8>
  403d54:	mov	w21, #0xffffffff            	// #-1
  403d58:	mov	w8, #0x1                   	// #1
  403d5c:	cbz	w8, 403cc8 <ferror@plt+0x20a8>
  403d60:	cmp	w8, #0x4
  403d64:	b.eq	403cc8 <ferror@plt+0x20a8>  // b.none
  403d68:	b	403d7c <ferror@plt+0x215c>
  403d6c:	mov	w8, #0x1                   	// #1
  403d70:	mov	w21, w0
  403d74:	cbnz	w8, 403d60 <ferror@plt+0x2140>
  403d78:	b	403cc8 <ferror@plt+0x20a8>
  403d7c:	cmp	w8, #0x2
  403d80:	b.ne	403d88 <ferror@plt+0x2168>  // b.any
  403d84:	mov	w21, wzr
  403d88:	mov	w0, w21
  403d8c:	ldp	x20, x19, [sp, #64]
  403d90:	ldp	x22, x21, [sp, #48]
  403d94:	ldp	x24, x23, [sp, #32]
  403d98:	ldr	x25, [sp, #16]
  403d9c:	ldp	x29, x30, [sp], #80
  403da0:	ret
  403da4:	stp	x29, x30, [sp, #-64]!
  403da8:	stp	x22, x21, [sp, #32]
  403dac:	mov	w21, #0xffffffea            	// #-22
  403db0:	stp	x24, x23, [sp, #16]
  403db4:	stp	x20, x19, [sp, #48]
  403db8:	mov	x29, sp
  403dbc:	cbz	x1, 403e8c <ferror@plt+0x226c>
  403dc0:	cbz	x0, 403e8c <ferror@plt+0x226c>
  403dc4:	mov	x19, x2
  403dc8:	cbz	x2, 403e8c <ferror@plt+0x226c>
  403dcc:	ldrb	w8, [x0]
  403dd0:	cbz	w8, 403e88 <ferror@plt+0x2268>
  403dd4:	mov	x20, x1
  403dd8:	mov	x22, xzr
  403ddc:	add	x23, x0, #0x1
  403de0:	b	403dec <ferror@plt+0x21cc>
  403de4:	ldrb	w8, [x23], #1
  403de8:	cbz	w8, 403e88 <ferror@plt+0x2268>
  403dec:	mov	x9, x23
  403df0:	ldrb	w10, [x9], #-1
  403df4:	cmp	x22, #0x0
  403df8:	and	w8, w8, #0xff
  403dfc:	csel	x22, x9, x22, eq  // eq = none
  403e00:	cmp	w8, #0x2c
  403e04:	csel	x8, x9, xzr, eq  // eq = none
  403e08:	cmp	w10, #0x0
  403e0c:	csel	x24, x23, x8, eq  // eq = none
  403e10:	mov	w8, #0x4                   	// #4
  403e14:	cbz	x22, 403e60 <ferror@plt+0x2240>
  403e18:	cbz	x24, 403e60 <ferror@plt+0x2240>
  403e1c:	subs	x1, x24, x22
  403e20:	b.ls	403e58 <ferror@plt+0x2238>  // b.plast
  403e24:	mov	x0, x22
  403e28:	blr	x19
  403e2c:	tbnz	x0, #63, 403e70 <ferror@plt+0x2250>
  403e30:	ldr	x8, [x20]
  403e34:	mov	x22, xzr
  403e38:	orr	x8, x8, x0
  403e3c:	str	x8, [x20]
  403e40:	ldrb	w8, [x24]
  403e44:	cmp	w8, #0x0
  403e48:	cset	w8, eq  // eq = none
  403e4c:	lsl	w8, w8, #1
  403e50:	cbnz	w8, 403e64 <ferror@plt+0x2244>
  403e54:	b	403de4 <ferror@plt+0x21c4>
  403e58:	mov	w21, #0xffffffff            	// #-1
  403e5c:	mov	w8, #0x1                   	// #1
  403e60:	cbz	w8, 403de4 <ferror@plt+0x21c4>
  403e64:	cmp	w8, #0x4
  403e68:	b.eq	403de4 <ferror@plt+0x21c4>  // b.none
  403e6c:	b	403e80 <ferror@plt+0x2260>
  403e70:	mov	w8, #0x1                   	// #1
  403e74:	mov	w21, w0
  403e78:	cbnz	w8, 403e64 <ferror@plt+0x2244>
  403e7c:	b	403de4 <ferror@plt+0x21c4>
  403e80:	cmp	w8, #0x2
  403e84:	b.ne	403e8c <ferror@plt+0x226c>  // b.any
  403e88:	mov	w21, wzr
  403e8c:	mov	w0, w21
  403e90:	ldp	x20, x19, [sp, #48]
  403e94:	ldp	x22, x21, [sp, #32]
  403e98:	ldp	x24, x23, [sp, #16]
  403e9c:	ldp	x29, x30, [sp], #64
  403ea0:	ret
  403ea4:	stp	x29, x30, [sp, #-64]!
  403ea8:	mov	x29, sp
  403eac:	str	x23, [sp, #16]
  403eb0:	stp	x22, x21, [sp, #32]
  403eb4:	stp	x20, x19, [sp, #48]
  403eb8:	str	xzr, [x29, #24]
  403ebc:	cbz	x0, 403fac <ferror@plt+0x238c>
  403ec0:	mov	w21, w3
  403ec4:	mov	x19, x2
  403ec8:	mov	x23, x1
  403ecc:	mov	x22, x0
  403ed0:	str	w3, [x1]
  403ed4:	str	w3, [x2]
  403ed8:	bl	401ba0 <__errno_location@plt>
  403edc:	str	wzr, [x0]
  403ee0:	ldrb	w8, [x22]
  403ee4:	mov	x20, x0
  403ee8:	cmp	w8, #0x3a
  403eec:	b.ne	403f34 <ferror@plt+0x2314>  // b.any
  403ef0:	add	x21, x22, #0x1
  403ef4:	add	x1, x29, #0x18
  403ef8:	mov	w2, #0xa                   	// #10
  403efc:	mov	x0, x21
  403f00:	bl	401a50 <strtol@plt>
  403f04:	str	w0, [x19]
  403f08:	ldr	w8, [x20]
  403f0c:	mov	w0, #0xffffffff            	// #-1
  403f10:	cbnz	w8, 403fac <ferror@plt+0x238c>
  403f14:	ldr	x8, [x29, #24]
  403f18:	cbz	x8, 403fac <ferror@plt+0x238c>
  403f1c:	cmp	x8, x21
  403f20:	mov	w0, #0xffffffff            	// #-1
  403f24:	b.eq	403fac <ferror@plt+0x238c>  // b.none
  403f28:	ldrb	w8, [x8]
  403f2c:	cbz	w8, 403fa8 <ferror@plt+0x2388>
  403f30:	b	403fac <ferror@plt+0x238c>
  403f34:	add	x1, x29, #0x18
  403f38:	mov	w2, #0xa                   	// #10
  403f3c:	mov	x0, x22
  403f40:	bl	401a50 <strtol@plt>
  403f44:	str	w0, [x23]
  403f48:	str	w0, [x19]
  403f4c:	ldr	x8, [x29, #24]
  403f50:	mov	w0, #0xffffffff            	// #-1
  403f54:	cmp	x8, x22
  403f58:	b.eq	403fac <ferror@plt+0x238c>  // b.none
  403f5c:	ldr	w9, [x20]
  403f60:	cbnz	w9, 403fac <ferror@plt+0x238c>
  403f64:	cbz	x8, 403fac <ferror@plt+0x238c>
  403f68:	ldrb	w9, [x8]
  403f6c:	cmp	w9, #0x2d
  403f70:	b.eq	403f94 <ferror@plt+0x2374>  // b.none
  403f74:	cmp	w9, #0x3a
  403f78:	b.ne	403fa8 <ferror@plt+0x2388>  // b.any
  403f7c:	ldrb	w10, [x8, #1]
  403f80:	cbz	w10, 403fa4 <ferror@plt+0x2384>
  403f84:	cmp	w9, #0x3a
  403f88:	b.eq	403f94 <ferror@plt+0x2374>  // b.none
  403f8c:	cmp	w9, #0x2d
  403f90:	b.ne	403fa8 <ferror@plt+0x2388>  // b.any
  403f94:	add	x21, x8, #0x1
  403f98:	str	xzr, [x29, #24]
  403f9c:	str	wzr, [x20]
  403fa0:	b	403ef4 <ferror@plt+0x22d4>
  403fa4:	str	w21, [x19]
  403fa8:	mov	w0, wzr
  403fac:	ldp	x20, x19, [sp, #48]
  403fb0:	ldp	x22, x21, [sp, #32]
  403fb4:	ldr	x23, [sp, #16]
  403fb8:	ldp	x29, x30, [sp], #64
  403fbc:	ret
  403fc0:	sub	sp, sp, #0x50
  403fc4:	stp	x20, x19, [sp, #64]
  403fc8:	mov	x20, x1
  403fcc:	mov	x19, x0
  403fd0:	stp	x29, x30, [sp, #16]
  403fd4:	stp	x24, x23, [sp, #32]
  403fd8:	stp	x22, x21, [sp, #48]
  403fdc:	add	x29, sp, #0x10
  403fe0:	mov	w0, wzr
  403fe4:	cbz	x20, 4040b0 <ferror@plt+0x2490>
  403fe8:	cbz	x19, 4040b0 <ferror@plt+0x2490>
  403fec:	add	x1, sp, #0x8
  403ff0:	mov	x0, x19
  403ff4:	bl	4040c8 <ferror@plt+0x24a8>
  403ff8:	mov	x21, x0
  403ffc:	mov	x1, sp
  404000:	mov	x0, x20
  404004:	bl	4040c8 <ferror@plt+0x24a8>
  404008:	ldp	x24, x22, [sp]
  40400c:	adds	x8, x24, x22
  404010:	b.eq	40403c <ferror@plt+0x241c>  // b.none
  404014:	mov	x23, x0
  404018:	cmp	x8, #0x1
  40401c:	b.ne	404064 <ferror@plt+0x2444>  // b.any
  404020:	cbz	x21, 404048 <ferror@plt+0x2428>
  404024:	ldrb	w8, [x21]
  404028:	cmp	w8, #0x2f
  40402c:	b.ne	404048 <ferror@plt+0x2428>  // b.any
  404030:	mov	w0, #0x1                   	// #1
  404034:	cbnz	w0, 4040a4 <ferror@plt+0x2484>
  404038:	b	403fe0 <ferror@plt+0x23c0>
  40403c:	mov	w0, #0x1                   	// #1
  404040:	cbnz	w0, 4040a4 <ferror@plt+0x2484>
  404044:	b	403fe0 <ferror@plt+0x23c0>
  404048:	cbz	x23, 404064 <ferror@plt+0x2444>
  40404c:	ldrb	w8, [x23]
  404050:	cmp	w8, #0x2f
  404054:	b.ne	404064 <ferror@plt+0x2444>  // b.any
  404058:	mov	w0, #0x1                   	// #1
  40405c:	cbnz	w0, 4040a4 <ferror@plt+0x2484>
  404060:	b	403fe0 <ferror@plt+0x23c0>
  404064:	mov	w0, #0x3                   	// #3
  404068:	cbz	x21, 404090 <ferror@plt+0x2470>
  40406c:	cbz	x23, 404090 <ferror@plt+0x2470>
  404070:	cmp	x22, x24
  404074:	b.ne	404090 <ferror@plt+0x2470>  // b.any
  404078:	mov	x0, x21
  40407c:	mov	x1, x23
  404080:	mov	x2, x22
  404084:	bl	401900 <strncmp@plt>
  404088:	cbz	w0, 404098 <ferror@plt+0x2478>
  40408c:	mov	w0, #0x3                   	// #3
  404090:	cbnz	w0, 4040a4 <ferror@plt+0x2484>
  404094:	b	403fe0 <ferror@plt+0x23c0>
  404098:	add	x19, x21, x22
  40409c:	add	x20, x23, x24
  4040a0:	cbz	w0, 403fe0 <ferror@plt+0x23c0>
  4040a4:	cmp	w0, #0x3
  4040a8:	b.ne	4040b0 <ferror@plt+0x2490>  // b.any
  4040ac:	mov	w0, wzr
  4040b0:	ldp	x20, x19, [sp, #64]
  4040b4:	ldp	x22, x21, [sp, #48]
  4040b8:	ldp	x24, x23, [sp, #32]
  4040bc:	ldp	x29, x30, [sp, #16]
  4040c0:	add	sp, sp, #0x50
  4040c4:	ret
  4040c8:	mov	x8, x0
  4040cc:	str	xzr, [x1]
  4040d0:	mov	x0, x8
  4040d4:	cbz	x8, 40411c <ferror@plt+0x24fc>
  4040d8:	ldrb	w9, [x0]
  4040dc:	cmp	w9, #0x2f
  4040e0:	b.ne	4040f4 <ferror@plt+0x24d4>  // b.any
  4040e4:	mov	x8, x0
  4040e8:	ldrb	w10, [x8, #1]!
  4040ec:	cmp	w10, #0x2f
  4040f0:	b.eq	4040d0 <ferror@plt+0x24b0>  // b.none
  4040f4:	cbz	w9, 404118 <ferror@plt+0x24f8>
  4040f8:	mov	w8, #0x1                   	// #1
  4040fc:	str	x8, [x1]
  404100:	ldrb	w9, [x0, x8]
  404104:	cbz	w9, 40411c <ferror@plt+0x24fc>
  404108:	cmp	w9, #0x2f
  40410c:	b.eq	40411c <ferror@plt+0x24fc>  // b.none
  404110:	add	x8, x8, #0x1
  404114:	b	4040fc <ferror@plt+0x24dc>
  404118:	mov	x0, xzr
  40411c:	ret
  404120:	stp	x29, x30, [sp, #-64]!
  404124:	orr	x8, x0, x1
  404128:	stp	x24, x23, [sp, #16]
  40412c:	stp	x22, x21, [sp, #32]
  404130:	stp	x20, x19, [sp, #48]
  404134:	mov	x29, sp
  404138:	cbz	x8, 40416c <ferror@plt+0x254c>
  40413c:	mov	x19, x1
  404140:	mov	x22, x0
  404144:	mov	x20, x2
  404148:	cbz	x0, 404180 <ferror@plt+0x2560>
  40414c:	cbz	x19, 404194 <ferror@plt+0x2574>
  404150:	mov	x0, x22
  404154:	bl	4017b0 <strlen@plt>
  404158:	mvn	x8, x0
  40415c:	cmp	x8, x20
  404160:	b.cs	40419c <ferror@plt+0x257c>  // b.hs, b.nlast
  404164:	mov	x21, xzr
  404168:	b	4041d8 <ferror@plt+0x25b8>
  40416c:	adrp	x0, 405000 <ferror@plt+0x33e0>
  404170:	add	x0, x0, #0x2a1
  404174:	bl	4019a0 <strdup@plt>
  404178:	mov	x21, x0
  40417c:	b	4041d8 <ferror@plt+0x25b8>
  404180:	mov	x0, x19
  404184:	mov	x1, x20
  404188:	bl	401aa0 <strndup@plt>
  40418c:	mov	x21, x0
  404190:	b	4041d8 <ferror@plt+0x25b8>
  404194:	mov	x0, x22
  404198:	b	404174 <ferror@plt+0x2554>
  40419c:	add	x24, x0, x20
  4041a0:	mov	x23, x0
  4041a4:	add	x0, x24, #0x1
  4041a8:	bl	4018e0 <malloc@plt>
  4041ac:	mov	x21, x0
  4041b0:	cbz	x0, 4041d8 <ferror@plt+0x25b8>
  4041b4:	mov	x0, x21
  4041b8:	mov	x1, x22
  4041bc:	mov	x2, x23
  4041c0:	bl	401780 <memcpy@plt>
  4041c4:	add	x0, x21, x23
  4041c8:	mov	x1, x19
  4041cc:	mov	x2, x20
  4041d0:	bl	401780 <memcpy@plt>
  4041d4:	strb	wzr, [x21, x24]
  4041d8:	mov	x0, x21
  4041dc:	ldp	x20, x19, [sp, #48]
  4041e0:	ldp	x22, x21, [sp, #32]
  4041e4:	ldp	x24, x23, [sp, #16]
  4041e8:	ldp	x29, x30, [sp], #64
  4041ec:	ret
  4041f0:	stp	x29, x30, [sp, #-32]!
  4041f4:	stp	x20, x19, [sp, #16]
  4041f8:	mov	x19, x1
  4041fc:	mov	x20, x0
  404200:	mov	x29, sp
  404204:	cbz	x1, 404218 <ferror@plt+0x25f8>
  404208:	mov	x0, x19
  40420c:	bl	4017b0 <strlen@plt>
  404210:	mov	x2, x0
  404214:	b	40421c <ferror@plt+0x25fc>
  404218:	mov	x2, xzr
  40421c:	mov	x0, x20
  404220:	mov	x1, x19
  404224:	bl	404120 <ferror@plt+0x2500>
  404228:	ldp	x20, x19, [sp, #16]
  40422c:	ldp	x29, x30, [sp], #32
  404230:	ret
  404234:	sub	sp, sp, #0x120
  404238:	stp	x29, x30, [sp, #256]
  40423c:	add	x29, sp, #0x100
  404240:	add	x9, sp, #0x80
  404244:	mov	x10, sp
  404248:	mov	x11, #0xffffffffffffffd0    	// #-48
  40424c:	add	x8, x29, #0x20
  404250:	movk	x11, #0xff80, lsl #32
  404254:	add	x9, x9, #0x30
  404258:	add	x10, x10, #0x80
  40425c:	stp	x8, x9, [x29, #-32]
  404260:	stp	x10, x11, [x29, #-16]
  404264:	stp	q1, q2, [sp, #16]
  404268:	str	q0, [sp]
  40426c:	ldp	q0, q1, [x29, #-32]
  404270:	stp	x28, x19, [sp, #272]
  404274:	mov	x19, x0
  404278:	stp	x2, x3, [sp, #128]
  40427c:	sub	x0, x29, #0x28
  404280:	sub	x2, x29, #0x50
  404284:	stp	x4, x5, [sp, #144]
  404288:	stp	x6, x7, [sp, #160]
  40428c:	stp	q3, q4, [sp, #48]
  404290:	stp	q5, q6, [sp, #80]
  404294:	str	q7, [sp, #112]
  404298:	stp	q0, q1, [x29, #-80]
  40429c:	bl	401a90 <vasprintf@plt>
  4042a0:	tbnz	w0, #31, 4042c8 <ferror@plt+0x26a8>
  4042a4:	ldur	x1, [x29, #-40]
  4042a8:	sxtw	x2, w0
  4042ac:	mov	x0, x19
  4042b0:	bl	404120 <ferror@plt+0x2500>
  4042b4:	ldur	x8, [x29, #-40]
  4042b8:	mov	x19, x0
  4042bc:	mov	x0, x8
  4042c0:	bl	401a60 <free@plt>
  4042c4:	b	4042cc <ferror@plt+0x26ac>
  4042c8:	mov	x19, xzr
  4042cc:	mov	x0, x19
  4042d0:	ldp	x28, x19, [sp, #272]
  4042d4:	ldp	x29, x30, [sp, #256]
  4042d8:	add	sp, sp, #0x120
  4042dc:	ret
  4042e0:	stp	x29, x30, [sp, #-80]!
  4042e4:	stp	x24, x23, [sp, #32]
  4042e8:	stp	x22, x21, [sp, #48]
  4042ec:	stp	x20, x19, [sp, #64]
  4042f0:	ldr	x19, [x0]
  4042f4:	str	x25, [sp, #16]
  4042f8:	mov	x29, sp
  4042fc:	ldrb	w8, [x19]
  404300:	cbz	w8, 404400 <ferror@plt+0x27e0>
  404304:	mov	x20, x0
  404308:	mov	x22, x1
  40430c:	mov	x0, x19
  404310:	mov	x1, x2
  404314:	mov	w23, w3
  404318:	mov	x21, x2
  40431c:	bl	401ab0 <strspn@plt>
  404320:	add	x19, x19, x0
  404324:	ldrb	w8, [x19]
  404328:	cbz	x8, 4043fc <ferror@plt+0x27dc>
  40432c:	cbz	w23, 4043b4 <ferror@plt+0x2794>
  404330:	cmp	w8, #0x3f
  404334:	b.hi	4043cc <ferror@plt+0x27ac>  // b.pmore
  404338:	mov	w9, #0x1                   	// #1
  40433c:	lsl	x8, x9, x8
  404340:	mov	x9, #0x1                   	// #1
  404344:	movk	x9, #0x84, lsl #32
  404348:	and	x8, x8, x9
  40434c:	cbz	x8, 4043cc <ferror@plt+0x27ac>
  404350:	mov	x23, x19
  404354:	ldrb	w25, [x23], #1
  404358:	add	x1, x29, #0x1c
  40435c:	strb	wzr, [x29, #29]
  404360:	mov	x0, x23
  404364:	strb	w25, [x29, #28]
  404368:	bl	404438 <ferror@plt+0x2818>
  40436c:	str	x0, [x22]
  404370:	add	x8, x0, x19
  404374:	ldrb	w9, [x8, #1]
  404378:	mov	w8, wzr
  40437c:	cbz	w9, 404424 <ferror@plt+0x2804>
  404380:	cmp	w9, w25
  404384:	b.ne	404424 <ferror@plt+0x2804>  // b.any
  404388:	add	x8, x0, x19
  40438c:	ldrsb	w1, [x8, #2]
  404390:	mov	x24, x0
  404394:	cbz	w1, 4043a4 <ferror@plt+0x2784>
  404398:	mov	x0, x21
  40439c:	bl	401ac0 <strchr@plt>
  4043a0:	cbz	x0, 404420 <ferror@plt+0x2800>
  4043a4:	add	x8, x19, x24
  4043a8:	add	x19, x8, #0x2
  4043ac:	mov	w8, #0x1                   	// #1
  4043b0:	b	404428 <ferror@plt+0x2808>
  4043b4:	mov	x0, x19
  4043b8:	mov	x1, x21
  4043bc:	bl	401b70 <strcspn@plt>
  4043c0:	str	x0, [x22]
  4043c4:	add	x22, x19, x0
  4043c8:	b	4043f4 <ferror@plt+0x27d4>
  4043cc:	mov	x0, x19
  4043d0:	mov	x1, x21
  4043d4:	bl	404438 <ferror@plt+0x2818>
  4043d8:	str	x0, [x22]
  4043dc:	add	x22, x19, x0
  4043e0:	ldrsb	w1, [x22]
  4043e4:	cbz	w1, 4043f4 <ferror@plt+0x27d4>
  4043e8:	mov	x0, x21
  4043ec:	bl	401ac0 <strchr@plt>
  4043f0:	cbz	x0, 4043fc <ferror@plt+0x27dc>
  4043f4:	str	x22, [x20]
  4043f8:	b	404404 <ferror@plt+0x27e4>
  4043fc:	str	x19, [x20]
  404400:	mov	x19, xzr
  404404:	mov	x0, x19
  404408:	ldp	x20, x19, [sp, #64]
  40440c:	ldp	x22, x21, [sp, #48]
  404410:	ldp	x24, x23, [sp, #32]
  404414:	ldr	x25, [sp, #16]
  404418:	ldp	x29, x30, [sp], #80
  40441c:	ret
  404420:	mov	w8, wzr
  404424:	mov	x23, x19
  404428:	str	x19, [x20]
  40442c:	mov	x19, x23
  404430:	tbz	w8, #0, 404400 <ferror@plt+0x27e0>
  404434:	b	404404 <ferror@plt+0x27e4>
  404438:	stp	x29, x30, [sp, #-48]!
  40443c:	stp	x22, x21, [sp, #16]
  404440:	stp	x20, x19, [sp, #32]
  404444:	ldrb	w8, [x0]
  404448:	mov	x29, sp
  40444c:	cbz	w8, 40449c <ferror@plt+0x287c>
  404450:	mov	x19, x1
  404454:	mov	x22, xzr
  404458:	mov	w20, wzr
  40445c:	add	x21, x0, #0x1
  404460:	b	404484 <ferror@plt+0x2864>
  404464:	sxtb	w1, w8
  404468:	mov	x0, x19
  40446c:	bl	401ac0 <strchr@plt>
  404470:	cbnz	x0, 4044a8 <ferror@plt+0x2888>
  404474:	mov	w20, wzr
  404478:	ldrb	w8, [x21, x22]
  40447c:	add	x22, x22, #0x1
  404480:	cbz	w8, 4044a8 <ferror@plt+0x2888>
  404484:	cbnz	w20, 404474 <ferror@plt+0x2854>
  404488:	and	w9, w8, #0xff
  40448c:	cmp	w9, #0x5c
  404490:	b.ne	404464 <ferror@plt+0x2844>  // b.any
  404494:	mov	w20, #0x1                   	// #1
  404498:	b	404478 <ferror@plt+0x2858>
  40449c:	mov	w20, wzr
  4044a0:	mov	w22, wzr
  4044a4:	b	4044a8 <ferror@plt+0x2888>
  4044a8:	sub	w8, w22, w20
  4044ac:	ldp	x20, x19, [sp, #32]
  4044b0:	ldp	x22, x21, [sp, #16]
  4044b4:	sxtw	x0, w8
  4044b8:	ldp	x29, x30, [sp], #48
  4044bc:	ret
  4044c0:	stp	x29, x30, [sp, #-32]!
  4044c4:	str	x19, [sp, #16]
  4044c8:	mov	x19, x0
  4044cc:	mov	x29, sp
  4044d0:	mov	x0, x19
  4044d4:	bl	401940 <fgetc@plt>
  4044d8:	cmn	w0, #0x1
  4044dc:	b.eq	4044f0 <ferror@plt+0x28d0>  // b.none
  4044e0:	cmp	w0, #0xa
  4044e4:	b.ne	4044d0 <ferror@plt+0x28b0>  // b.any
  4044e8:	mov	w0, wzr
  4044ec:	b	4044f4 <ferror@plt+0x28d4>
  4044f0:	mov	w0, #0x1                   	// #1
  4044f4:	ldr	x19, [sp, #16]
  4044f8:	ldp	x29, x30, [sp], #32
  4044fc:	ret
  404500:	stp	x29, x30, [sp, #-48]!
  404504:	mov	x29, sp
  404508:	stp	x20, x19, [sp, #32]
  40450c:	mov	x19, x1
  404510:	mov	x20, x0
  404514:	add	x2, x29, #0x18
  404518:	mov	w0, #0x1                   	// #1
  40451c:	mov	w1, #0x5413                	// #21523
  404520:	str	x21, [sp, #16]
  404524:	bl	401bf0 <ioctl@plt>
  404528:	ldrh	w8, [x29, #26]
  40452c:	ldrh	w9, [x29, #24]
  404530:	cmp	w0, #0x0
  404534:	csel	w0, w8, wzr, eq  // eq = none
  404538:	csel	w21, w9, wzr, eq  // eq = none
  40453c:	cbz	x20, 404554 <ferror@plt+0x2934>
  404540:	cbnz	w0, 404550 <ferror@plt+0x2930>
  404544:	adrp	x0, 405000 <ferror@plt+0x33e0>
  404548:	add	x0, x0, #0x65b
  40454c:	bl	404584 <ferror@plt+0x2964>
  404550:	str	w0, [x20]
  404554:	cbz	x19, 404570 <ferror@plt+0x2950>
  404558:	cbnz	w21, 40456c <ferror@plt+0x294c>
  40455c:	adrp	x0, 405000 <ferror@plt+0x33e0>
  404560:	add	x0, x0, #0x663
  404564:	bl	404584 <ferror@plt+0x2964>
  404568:	mov	w21, w0
  40456c:	str	w21, [x19]
  404570:	ldp	x20, x19, [sp, #32]
  404574:	ldr	x21, [sp, #16]
  404578:	mov	w0, wzr
  40457c:	ldp	x29, x30, [sp], #48
  404580:	ret
  404584:	sub	sp, sp, #0x30
  404588:	stp	x29, x30, [sp, #16]
  40458c:	stp	x20, x19, [sp, #32]
  404590:	add	x29, sp, #0x10
  404594:	bl	401bb0 <getenv@plt>
  404598:	cbz	x0, 4045ec <ferror@plt+0x29cc>
  40459c:	mov	x19, x0
  4045a0:	str	xzr, [sp, #8]
  4045a4:	bl	401ba0 <__errno_location@plt>
  4045a8:	mov	x20, x0
  4045ac:	str	wzr, [x0]
  4045b0:	add	x1, sp, #0x8
  4045b4:	mov	w2, #0xa                   	// #10
  4045b8:	mov	x0, x19
  4045bc:	bl	401a50 <strtol@plt>
  4045c0:	ldr	w9, [x20]
  4045c4:	mov	w8, #0x1                   	// #1
  4045c8:	cbnz	w9, 4045e8 <ferror@plt+0x29c8>
  4045cc:	ldr	x9, [sp, #8]
  4045d0:	cbz	x9, 4045e8 <ferror@plt+0x29c8>
  4045d4:	ldrb	w8, [x9]
  4045d8:	cbz	w8, 404600 <ferror@plt+0x29e0>
  4045dc:	mov	w8, #0x1                   	// #1
  4045e0:	cbnz	w8, 4045ec <ferror@plt+0x29cc>
  4045e4:	b	4045f0 <ferror@plt+0x29d0>
  4045e8:	cbz	w8, 4045f0 <ferror@plt+0x29d0>
  4045ec:	mov	w0, #0xffffffff            	// #-1
  4045f0:	ldp	x20, x19, [sp, #32]
  4045f4:	ldp	x29, x30, [sp, #16]
  4045f8:	add	sp, sp, #0x30
  4045fc:	ret
  404600:	cmp	x9, x19
  404604:	sub	x8, x0, #0x1
  404608:	mov	w9, #0x7ffffffe            	// #2147483646
  40460c:	cset	w10, ls  // ls = plast
  404610:	cmp	x8, x9
  404614:	cset	w8, hi  // hi = pmore
  404618:	orr	w8, w8, w10
  40461c:	cbnz	w8, 4045ec <ferror@plt+0x29cc>
  404620:	b	4045f0 <ferror@plt+0x29d0>
  404624:	stp	x29, x30, [sp, #-32]!
  404628:	mov	x29, sp
  40462c:	str	x19, [sp, #16]
  404630:	mov	w19, w0
  404634:	add	x0, x29, #0x1c
  404638:	mov	x1, xzr
  40463c:	str	wzr, [x29, #28]
  404640:	bl	404500 <ferror@plt+0x28e0>
  404644:	ldr	w8, [x29, #28]
  404648:	cmp	w8, #0x0
  40464c:	csel	w0, w8, w19, gt
  404650:	ldr	x19, [sp, #16]
  404654:	ldp	x29, x30, [sp], #32
  404658:	ret
  40465c:	stp	x29, x30, [sp, #-32]!
  404660:	mov	w0, wzr
  404664:	str	x19, [sp, #16]
  404668:	mov	x29, sp
  40466c:	bl	401b30 <isatty@plt>
  404670:	mov	w19, wzr
  404674:	cbnz	w0, 4046a0 <ferror@plt+0x2a80>
  404678:	mov	w0, #0x1                   	// #1
  40467c:	mov	w19, #0x1                   	// #1
  404680:	bl	401b30 <isatty@plt>
  404684:	cbnz	w0, 4046a0 <ferror@plt+0x2a80>
  404688:	mov	w0, #0x2                   	// #2
  40468c:	mov	w19, #0x2                   	// #2
  404690:	bl	401b30 <isatty@plt>
  404694:	cmp	w0, #0x0
  404698:	mov	w8, #0xffffffea            	// #-22
  40469c:	csel	w19, w8, w19, eq  // eq = none
  4046a0:	mov	w0, w19
  4046a4:	ldr	x19, [sp, #16]
  4046a8:	ldp	x29, x30, [sp], #32
  4046ac:	ret
  4046b0:	stp	x29, x30, [sp, #-48]!
  4046b4:	stp	x22, x21, [sp, #16]
  4046b8:	stp	x20, x19, [sp, #32]
  4046bc:	mov	x19, x2
  4046c0:	mov	x21, x1
  4046c4:	mov	x22, x0
  4046c8:	mov	x29, sp
  4046cc:	cbz	x1, 4046d4 <ferror@plt+0x2ab4>
  4046d0:	str	xzr, [x21]
  4046d4:	cbz	x22, 4046dc <ferror@plt+0x2abc>
  4046d8:	str	xzr, [x22]
  4046dc:	cbz	x19, 4046e4 <ferror@plt+0x2ac4>
  4046e0:	str	xzr, [x19]
  4046e4:	bl	40465c <ferror@plt+0x2a3c>
  4046e8:	tbnz	w0, #31, 404770 <ferror@plt+0x2b50>
  4046ec:	bl	401830 <ttyname@plt>
  4046f0:	cbz	x0, 404760 <ferror@plt+0x2b40>
  4046f4:	mov	x20, x0
  4046f8:	cbz	x22, 404700 <ferror@plt+0x2ae0>
  4046fc:	str	x20, [x22]
  404700:	orr	x8, x21, x19
  404704:	cbz	x8, 404728 <ferror@plt+0x2b08>
  404708:	adrp	x1, 405000 <ferror@plt+0x33e0>
  40470c:	add	x1, x1, #0x669
  404710:	mov	w2, #0x5                   	// #5
  404714:	mov	x0, x20
  404718:	bl	401900 <strncmp@plt>
  40471c:	add	x8, x20, #0x5
  404720:	cmp	w0, #0x0
  404724:	csel	x20, x8, x20, eq  // eq = none
  404728:	cbz	x21, 404730 <ferror@plt+0x2b10>
  40472c:	str	x20, [x21]
  404730:	cbz	x19, 404758 <ferror@plt+0x2b38>
  404734:	ldrb	w21, [x20]
  404738:	cbz	w21, 404758 <ferror@plt+0x2b38>
  40473c:	bl	401a40 <__ctype_b_loc@plt>
  404740:	ldr	x8, [x0]
  404744:	sxtb	x9, w21
  404748:	ldrh	w9, [x8, x9, lsl #1]
  40474c:	tbnz	w9, #11, 404768 <ferror@plt+0x2b48>
  404750:	ldrb	w21, [x20, #1]!
  404754:	cbnz	w21, 404744 <ferror@plt+0x2b24>
  404758:	mov	w0, wzr
  40475c:	b	404770 <ferror@plt+0x2b50>
  404760:	mov	w0, #0xffffffff            	// #-1
  404764:	b	404770 <ferror@plt+0x2b50>
  404768:	mov	w0, wzr
  40476c:	str	x20, [x19]
  404770:	ldp	x20, x19, [sp, #32]
  404774:	ldp	x22, x21, [sp, #16]
  404778:	ldp	x29, x30, [sp], #48
  40477c:	ret
  404780:	stp	x29, x30, [sp, #-32]!
  404784:	str	x19, [sp, #16]
  404788:	mov	x19, x0
  40478c:	adrp	x0, 405000 <ferror@plt+0x33e0>
  404790:	add	x0, x0, #0x66f
  404794:	mov	x29, sp
  404798:	bl	401bb0 <getenv@plt>
  40479c:	str	x0, [x19]
  4047a0:	ldr	x19, [sp, #16]
  4047a4:	cmp	x0, #0x0
  4047a8:	mov	w8, #0xffffffea            	// #-22
  4047ac:	csel	w8, wzr, w8, eq  // eq = none
  4047b0:	mov	w0, w8
  4047b4:	ldp	x29, x30, [sp], #32
  4047b8:	ret
  4047bc:	stp	x29, x30, [sp, #-48]!
  4047c0:	adrp	x1, 405000 <ferror@plt+0x33e0>
  4047c4:	add	x1, x1, #0x674
  4047c8:	mov	w2, #0x3                   	// #3
  4047cc:	str	x21, [sp, #16]
  4047d0:	stp	x20, x19, [sp, #32]
  4047d4:	mov	x29, sp
  4047d8:	mov	x19, x0
  4047dc:	bl	401a70 <strncasecmp@plt>
  4047e0:	add	x8, x19, #0x3
  4047e4:	cmp	w0, #0x0
  4047e8:	csel	x19, x8, x19, eq  // eq = none
  4047ec:	adrp	x1, 405000 <ferror@plt+0x33e0>
  4047f0:	add	x1, x1, #0x678
  4047f4:	mov	w2, #0x2                   	// #2
  4047f8:	mov	x0, x19
  4047fc:	bl	401a70 <strncasecmp@plt>
  404800:	cbz	w0, 404834 <ferror@plt+0x2c14>
  404804:	adrp	x21, 415000 <ferror@plt+0x133e0>
  404808:	mov	x20, xzr
  40480c:	add	x21, x21, #0xbd8
  404810:	ldr	x0, [x21, x20]
  404814:	mov	x1, x19
  404818:	bl	401980 <strcasecmp@plt>
  40481c:	cbz	w0, 404840 <ferror@plt+0x2c20>
  404820:	add	x20, x20, #0x10
  404824:	cmp	x20, #0x220
  404828:	b.ne	404810 <ferror@plt+0x2bf0>  // b.any
  40482c:	mov	w0, #0xffffffff            	// #-1
  404830:	b	404848 <ferror@plt+0x2c28>
  404834:	add	x0, x19, #0x2
  404838:	bl	404858 <ferror@plt+0x2c38>
  40483c:	b	404848 <ferror@plt+0x2c28>
  404840:	add	x8, x21, x20
  404844:	ldr	w0, [x8, #8]
  404848:	ldp	x20, x19, [sp, #32]
  40484c:	ldr	x21, [sp, #16]
  404850:	ldp	x29, x30, [sp], #48
  404854:	ret
  404858:	sub	sp, sp, #0x40
  40485c:	adrp	x1, 405000 <ferror@plt+0x33e0>
  404860:	add	x1, x1, #0x67b
  404864:	mov	w2, #0x4                   	// #4
  404868:	stp	x29, x30, [sp, #16]
  40486c:	stp	x22, x21, [sp, #32]
  404870:	stp	x20, x19, [sp, #48]
  404874:	add	x29, sp, #0x10
  404878:	mov	x19, x0
  40487c:	str	xzr, [sp, #8]
  404880:	bl	401a70 <strncasecmp@plt>
  404884:	cbz	w0, 4048b0 <ferror@plt+0x2c90>
  404888:	adrp	x1, 405000 <ferror@plt+0x33e0>
  40488c:	add	x1, x1, #0x680
  404890:	mov	w2, #0x4                   	// #4
  404894:	mov	x0, x19
  404898:	bl	401a70 <strncasecmp@plt>
  40489c:	cmp	w0, #0x0
  4048a0:	add	x8, x19, #0x4
  4048a4:	cset	w22, eq  // eq = none
  4048a8:	csel	x19, x8, x19, eq  // eq = none
  4048ac:	b	4048b8 <ferror@plt+0x2c98>
  4048b0:	mov	w22, wzr
  4048b4:	add	x19, x19, #0x4
  4048b8:	bl	401a40 <__ctype_b_loc@plt>
  4048bc:	ldr	x8, [x0]
  4048c0:	ldrsb	x9, [x19]
  4048c4:	ldrh	w8, [x8, x9, lsl #1]
  4048c8:	tbnz	w8, #11, 4048e4 <ferror@plt+0x2cc4>
  4048cc:	mov	w0, #0xffffffff            	// #-1
  4048d0:	ldp	x20, x19, [sp, #48]
  4048d4:	ldp	x22, x21, [sp, #32]
  4048d8:	ldp	x29, x30, [sp, #16]
  4048dc:	add	sp, sp, #0x40
  4048e0:	ret
  4048e4:	bl	401ba0 <__errno_location@plt>
  4048e8:	mov	x21, x0
  4048ec:	str	wzr, [x0]
  4048f0:	add	x1, sp, #0x8
  4048f4:	mov	w2, #0xa                   	// #10
  4048f8:	mov	x0, x19
  4048fc:	bl	401a50 <strtol@plt>
  404900:	ldr	x8, [sp, #8]
  404904:	mov	x20, x0
  404908:	mov	w0, #0xffffffff            	// #-1
  40490c:	cbz	x8, 4048d0 <ferror@plt+0x2cb0>
  404910:	cmp	x19, x8
  404914:	b.eq	4048d0 <ferror@plt+0x2cb0>  // b.none
  404918:	mov	w0, #0xffffffff            	// #-1
  40491c:	tbnz	w20, #31, 4048d0 <ferror@plt+0x2cb0>
  404920:	ldr	w8, [x21]
  404924:	cbnz	w8, 4048d0 <ferror@plt+0x2cb0>
  404928:	cbz	w22, 404938 <ferror@plt+0x2d18>
  40492c:	bl	401800 <__libc_current_sigrtmax@plt>
  404930:	sub	w19, w0, w20
  404934:	b	404940 <ferror@plt+0x2d20>
  404938:	bl	401920 <__libc_current_sigrtmin@plt>
  40493c:	add	w19, w0, w20
  404940:	bl	401920 <__libc_current_sigrtmin@plt>
  404944:	cmp	w19, w0
  404948:	b.lt	4048cc <ferror@plt+0x2cac>  // b.tstop
  40494c:	bl	401800 <__libc_current_sigrtmax@plt>
  404950:	cmp	w0, w19
  404954:	csinv	w0, w19, wzr, ge  // ge = tcont
  404958:	b	4048d0 <ferror@plt+0x2cb0>
  40495c:	adrp	x9, 415000 <ferror@plt+0x133e0>
  404960:	mov	x8, xzr
  404964:	add	x9, x9, #0xbd8
  404968:	add	x10, x9, x8
  40496c:	ldr	w10, [x10, #8]
  404970:	cmp	w10, w0
  404974:	b.eq	40498c <ferror@plt+0x2d6c>  // b.none
  404978:	add	x8, x8, #0x10
  40497c:	cmp	x8, #0x220
  404980:	b.ne	404968 <ferror@plt+0x2d48>  // b.any
  404984:	mov	x0, xzr
  404988:	ret
  40498c:	ldr	x0, [x9, x8]
  404990:	ret
  404994:	cmp	x0, #0x21
  404998:	b.ls	4049a4 <ferror@plt+0x2d84>  // b.plast
  40499c:	mov	w0, #0xffffffff            	// #-1
  4049a0:	ret
  4049a4:	adrp	x9, 415000 <ferror@plt+0x133e0>
  4049a8:	mov	x8, x0
  4049ac:	add	x9, x9, #0xbd8
  4049b0:	cbz	x1, 4049c0 <ferror@plt+0x2da0>
  4049b4:	lsl	x10, x8, #4
  4049b8:	ldr	x10, [x9, x10]
  4049bc:	str	x10, [x1]
  4049c0:	mov	w0, wzr
  4049c4:	cbz	x2, 4049d4 <ferror@plt+0x2db4>
  4049c8:	add	x8, x9, x8, lsl #4
  4049cc:	ldr	w8, [x8, #8]
  4049d0:	str	w8, [x2]
  4049d4:	ret
  4049d8:	stp	x29, x30, [sp, #-32]!
  4049dc:	stp	x28, x19, [sp, #16]
  4049e0:	mov	x29, sp
  4049e4:	sub	sp, sp, #0x1, lsl #12
  4049e8:	adrp	x1, 405000 <ferror@plt+0x33e0>
  4049ec:	mov	w2, w0
  4049f0:	add	x1, x1, #0x71a
  4049f4:	mov	x0, sp
  4049f8:	bl	401840 <sprintf@plt>
  4049fc:	mov	w0, #0x8                   	// #8
  404a00:	bl	4018e0 <malloc@plt>
  404a04:	mov	x19, x0
  404a08:	cbz	x0, 404a1c <ferror@plt+0x2dfc>
  404a0c:	mov	x0, sp
  404a10:	bl	401860 <opendir@plt>
  404a14:	str	x0, [x19]
  404a18:	cbnz	x0, 404a28 <ferror@plt+0x2e08>
  404a1c:	mov	x0, x19
  404a20:	bl	401a60 <free@plt>
  404a24:	mov	x19, xzr
  404a28:	mov	x0, x19
  404a2c:	add	sp, sp, #0x1, lsl #12
  404a30:	ldp	x28, x19, [sp, #16]
  404a34:	ldp	x29, x30, [sp], #32
  404a38:	ret
  404a3c:	stp	x29, x30, [sp, #-32]!
  404a40:	str	x19, [sp, #16]
  404a44:	mov	x19, x0
  404a48:	mov	x29, sp
  404a4c:	cbz	x0, 404a5c <ferror@plt+0x2e3c>
  404a50:	ldr	x0, [x19]
  404a54:	cbz	x0, 404a5c <ferror@plt+0x2e3c>
  404a58:	bl	4019b0 <closedir@plt>
  404a5c:	mov	x0, x19
  404a60:	bl	401a60 <free@plt>
  404a64:	ldr	x19, [sp, #16]
  404a68:	ldp	x29, x30, [sp], #32
  404a6c:	ret
  404a70:	sub	sp, sp, #0x40
  404a74:	stp	x20, x19, [sp, #48]
  404a78:	mov	x20, x0
  404a7c:	mov	w0, #0xffffffea            	// #-22
  404a80:	stp	x29, x30, [sp, #16]
  404a84:	stp	x22, x21, [sp, #32]
  404a88:	add	x29, sp, #0x10
  404a8c:	cbz	x20, 404b30 <ferror@plt+0x2f10>
  404a90:	mov	x19, x1
  404a94:	cbz	x1, 404b30 <ferror@plt+0x2f10>
  404a98:	str	wzr, [x19]
  404a9c:	bl	401ba0 <__errno_location@plt>
  404aa0:	mov	x21, x0
  404aa4:	str	wzr, [x0]
  404aa8:	b	404ab4 <ferror@plt+0x2e94>
  404aac:	ldr	w8, [x19]
  404ab0:	cbnz	w8, 404b2c <ferror@plt+0x2f0c>
  404ab4:	ldr	x0, [x20]
  404ab8:	bl	401990 <readdir@plt>
  404abc:	cbz	x0, 404b18 <ferror@plt+0x2ef8>
  404ac0:	mov	x22, x0
  404ac4:	bl	401a40 <__ctype_b_loc@plt>
  404ac8:	ldr	x8, [x0]
  404acc:	ldrb	w9, [x22, #19]!
  404ad0:	ldrh	w8, [x8, x9, lsl #1]
  404ad4:	tbz	w8, #11, 404aac <ferror@plt+0x2e8c>
  404ad8:	add	x1, sp, #0x8
  404adc:	mov	w2, #0xa                   	// #10
  404ae0:	mov	x0, x22
  404ae4:	str	wzr, [x21]
  404ae8:	bl	401a50 <strtol@plt>
  404aec:	str	w0, [x19]
  404af0:	ldr	w8, [x21]
  404af4:	cbnz	w8, 404b10 <ferror@plt+0x2ef0>
  404af8:	ldr	x8, [sp, #8]
  404afc:	cmp	x22, x8
  404b00:	b.eq	404b10 <ferror@plt+0x2ef0>  // b.none
  404b04:	cbz	x8, 404aac <ferror@plt+0x2e8c>
  404b08:	ldrb	w8, [x8]
  404b0c:	cbz	w8, 404aac <ferror@plt+0x2e8c>
  404b10:	mov	w0, #0xffffffff            	// #-1
  404b14:	b	404b30 <ferror@plt+0x2f10>
  404b18:	ldr	w8, [x21]
  404b1c:	cmp	w8, #0x0
  404b20:	mov	w8, #0x1                   	// #1
  404b24:	cneg	w0, w8, ne  // ne = any
  404b28:	b	404b30 <ferror@plt+0x2f10>
  404b2c:	mov	w0, wzr
  404b30:	ldp	x20, x19, [sp, #48]
  404b34:	ldp	x22, x21, [sp, #32]
  404b38:	ldp	x29, x30, [sp, #16]
  404b3c:	add	sp, sp, #0x40
  404b40:	ret
  404b44:	stp	x29, x30, [sp, #-16]!
  404b48:	adrp	x1, 405000 <ferror@plt+0x33e0>
  404b4c:	add	x1, x1, #0x729
  404b50:	mov	x29, sp
  404b54:	bl	404b60 <ferror@plt+0x2f40>
  404b58:	ldp	x29, x30, [sp], #16
  404b5c:	ret
  404b60:	stp	x29, x30, [sp, #-48]!
  404b64:	str	x28, [sp, #16]
  404b68:	stp	x20, x19, [sp, #32]
  404b6c:	mov	x29, sp
  404b70:	sub	sp, sp, #0x2, lsl #12
  404b74:	adrp	x2, 405000 <ferror@plt+0x33e0>
  404b78:	mov	x4, x1
  404b7c:	mov	w3, w0
  404b80:	add	x2, x2, #0x753
  404b84:	mov	x0, sp
  404b88:	mov	w1, #0x2000                	// #8192
  404b8c:	bl	4018a0 <snprintf@plt>
  404b90:	mov	x0, sp
  404b94:	mov	w1, wzr
  404b98:	bl	4018f0 <open@plt>
  404b9c:	mov	w19, w0
  404ba0:	tbnz	w0, #31, 404be4 <ferror@plt+0x2fc4>
  404ba4:	mov	x1, sp
  404ba8:	mov	w0, w19
  404bac:	bl	404f34 <ferror@plt+0x3314>
  404bb0:	cmp	x0, #0x1
  404bb4:	b.lt	404be4 <ferror@plt+0x2fc4>  // b.tstop
  404bb8:	mov	x8, sp
  404bbc:	mov	w9, #0x20                  	// #32
  404bc0:	mov	x10, x0
  404bc4:	b	404bd4 <ferror@plt+0x2fb4>
  404bc8:	subs	x10, x10, #0x1
  404bcc:	add	x8, x8, #0x1
  404bd0:	b.eq	404c0c <ferror@plt+0x2fec>  // b.none
  404bd4:	ldrb	w11, [x8]
  404bd8:	cbnz	w11, 404bc8 <ferror@plt+0x2fa8>
  404bdc:	strb	w9, [x8]
  404be0:	b	404bc8 <ferror@plt+0x2fa8>
  404be4:	mov	x20, xzr
  404be8:	tbnz	w19, #31, 404bf4 <ferror@plt+0x2fd4>
  404bec:	mov	w0, w19
  404bf0:	bl	4019c0 <close@plt>
  404bf4:	mov	x0, x20
  404bf8:	add	sp, sp, #0x2, lsl #12
  404bfc:	ldp	x20, x19, [sp, #32]
  404c00:	ldr	x28, [sp, #16]
  404c04:	ldp	x29, x30, [sp], #48
  404c08:	ret
  404c0c:	mov	x8, sp
  404c10:	add	x8, x0, x8
  404c14:	mov	x0, sp
  404c18:	sturb	wzr, [x8, #-1]
  404c1c:	bl	4019a0 <strdup@plt>
  404c20:	mov	x20, x0
  404c24:	tbz	w19, #31, 404bec <ferror@plt+0x2fcc>
  404c28:	b	404bf4 <ferror@plt+0x2fd4>
  404c2c:	stp	x29, x30, [sp, #-16]!
  404c30:	adrp	x1, 405000 <ferror@plt+0x33e0>
  404c34:	add	x1, x1, #0x731
  404c38:	mov	x29, sp
  404c3c:	bl	404b60 <ferror@plt+0x2f40>
  404c40:	ldp	x29, x30, [sp], #16
  404c44:	ret
  404c48:	stp	x29, x30, [sp, #-32]!
  404c4c:	mov	w0, #0x1                   	// #1
  404c50:	mov	w1, #0x18                  	// #24
  404c54:	str	x19, [sp, #16]
  404c58:	mov	x29, sp
  404c5c:	bl	401970 <calloc@plt>
  404c60:	mov	x19, x0
  404c64:	cbz	x0, 404c7c <ferror@plt+0x305c>
  404c68:	adrp	x0, 405000 <ferror@plt+0x33e0>
  404c6c:	add	x0, x0, #0x736
  404c70:	bl	401860 <opendir@plt>
  404c74:	str	x0, [x19]
  404c78:	cbnz	x0, 404c88 <ferror@plt+0x3068>
  404c7c:	mov	x0, x19
  404c80:	bl	401a60 <free@plt>
  404c84:	mov	x19, xzr
  404c88:	mov	x0, x19
  404c8c:	ldr	x19, [sp, #16]
  404c90:	ldp	x29, x30, [sp], #32
  404c94:	ret
  404c98:	stp	x29, x30, [sp, #-32]!
  404c9c:	str	x19, [sp, #16]
  404ca0:	mov	x19, x0
  404ca4:	mov	x29, sp
  404ca8:	cbz	x0, 404cb8 <ferror@plt+0x3098>
  404cac:	ldr	x0, [x19]
  404cb0:	cbz	x0, 404cb8 <ferror@plt+0x3098>
  404cb4:	bl	4019b0 <closedir@plt>
  404cb8:	mov	x0, x19
  404cbc:	bl	401a60 <free@plt>
  404cc0:	ldr	x19, [sp, #16]
  404cc4:	ldp	x29, x30, [sp], #32
  404cc8:	ret
  404ccc:	ldrb	w8, [x0, #20]
  404cd0:	cmp	x1, #0x0
  404cd4:	cset	w9, ne  // ne = any
  404cd8:	str	x1, [x0, #8]
  404cdc:	and	w8, w8, #0xfe
  404ce0:	orr	w8, w8, w9
  404ce4:	strb	w8, [x0, #20]
  404ce8:	ret
  404cec:	ldrb	w8, [x0, #20]
  404cf0:	str	w1, [x0, #16]
  404cf4:	orr	w8, w8, #0x2
  404cf8:	strb	w8, [x0, #20]
  404cfc:	ret
  404d00:	stp	x29, x30, [sp, #-96]!
  404d04:	stp	x28, x27, [sp, #16]
  404d08:	stp	x26, x25, [sp, #32]
  404d0c:	stp	x24, x23, [sp, #48]
  404d10:	stp	x22, x21, [sp, #64]
  404d14:	stp	x20, x19, [sp, #80]
  404d18:	mov	x29, sp
  404d1c:	sub	sp, sp, #0x2, lsl #12
  404d20:	sub	sp, sp, #0x110
  404d24:	mov	w24, #0xffffffea            	// #-22
  404d28:	cbz	x0, 404ed8 <ferror@plt+0x32b8>
  404d2c:	mov	x19, x1
  404d30:	cbz	x1, 404ed8 <ferror@plt+0x32b8>
  404d34:	mov	x20, x0
  404d38:	str	wzr, [x19]
  404d3c:	bl	401ba0 <__errno_location@plt>
  404d40:	adrp	x22, 405000 <ferror@plt+0x33e0>
  404d44:	mov	x21, x0
  404d48:	mov	w28, #0xffffffff            	// #-1
  404d4c:	add	x22, x22, #0x73c
  404d50:	mov	w23, #0x3                   	// #3
  404d54:	str	wzr, [x0]
  404d58:	b	404d74 <ferror@plt+0x3154>
  404d5c:	ldr	w8, [x21]
  404d60:	cmp	w8, #0x0
  404d64:	mov	w8, #0x1                   	// #1
  404d68:	cneg	w24, w8, ne  // ne = any
  404d6c:	cmp	w8, #0x3
  404d70:	b.ne	404ed8 <ferror@plt+0x32b8>  // b.any
  404d74:	str	wzr, [x21]
  404d78:	ldr	x0, [x20]
  404d7c:	bl	401990 <readdir@plt>
  404d80:	cbz	x0, 404d5c <ferror@plt+0x313c>
  404d84:	mov	x25, x0
  404d88:	bl	401a40 <__ctype_b_loc@plt>
  404d8c:	ldr	x8, [x0]
  404d90:	ldrb	w9, [x25, #19]!
  404d94:	ldrh	w8, [x8, x9, lsl #1]
  404d98:	tbnz	w8, #11, 404da4 <ferror@plt+0x3184>
  404d9c:	mov	w8, #0x3                   	// #3
  404da0:	b	404d6c <ferror@plt+0x314c>
  404da4:	ldrb	w8, [x20, #20]
  404da8:	tbnz	w8, #1, 404e3c <ferror@plt+0x321c>
  404dac:	ldrb	w8, [x20, #20]
  404db0:	tbz	w8, #0, 404e6c <ferror@plt+0x324c>
  404db4:	add	x0, sp, #0x108
  404db8:	mov	w1, #0x2000                	// #8192
  404dbc:	mov	x2, x22
  404dc0:	mov	x3, x25
  404dc4:	bl	4018a0 <snprintf@plt>
  404dc8:	ldr	x0, [x20]
  404dcc:	bl	401af0 <dirfd@plt>
  404dd0:	add	x1, sp, #0x108
  404dd4:	bl	404f00 <ferror@plt+0x32e0>
  404dd8:	cbz	x0, 404e64 <ferror@plt+0x3244>
  404ddc:	mov	x26, x0
  404de0:	add	x0, sp, #0x108
  404de4:	mov	w1, #0x2000                	// #8192
  404de8:	mov	x2, x26
  404dec:	bl	401bd0 <fgets@plt>
  404df0:	mov	x27, x0
  404df4:	str	x0, [sp, #256]
  404df8:	mov	x0, x26
  404dfc:	bl	4018d0 <fclose@plt>
  404e00:	cbz	x27, 404e64 <ferror@plt+0x3244>
  404e04:	adrp	x1, 405000 <ferror@plt+0x33e0>
  404e08:	add	x0, sp, #0x108
  404e0c:	mov	x2, sp
  404e10:	add	x1, x1, #0x744
  404e14:	bl	401b50 <__isoc99_sscanf@plt>
  404e18:	cmp	w0, #0x1
  404e1c:	b.ne	404e64 <ferror@plt+0x3244>  // b.any
  404e20:	ldr	x1, [x20, #8]
  404e24:	mov	x0, sp
  404e28:	bl	401a20 <strcmp@plt>
  404e2c:	cmp	w0, #0x0
  404e30:	csel	w8, wzr, w23, eq  // eq = none
  404e34:	cbnz	w8, 404d6c <ferror@plt+0x314c>
  404e38:	b	404e6c <ferror@plt+0x324c>
  404e3c:	ldr	x0, [x20]
  404e40:	bl	401af0 <dirfd@plt>
  404e44:	add	x2, sp, #0x108
  404e48:	mov	x1, x25
  404e4c:	mov	w3, wzr
  404e50:	bl	4050b8 <ferror@plt+0x3498>
  404e54:	cbz	w0, 404ea0 <ferror@plt+0x3280>
  404e58:	mov	w8, #0x3                   	// #3
  404e5c:	cbnz	w8, 404d6c <ferror@plt+0x314c>
  404e60:	b	404dac <ferror@plt+0x318c>
  404e64:	mov	w8, #0x3                   	// #3
  404e68:	cbnz	w8, 404d6c <ferror@plt+0x314c>
  404e6c:	add	x1, sp, #0x100
  404e70:	mov	w2, #0xa                   	// #10
  404e74:	mov	x0, x25
  404e78:	str	xzr, [sp, #256]
  404e7c:	str	wzr, [x21]
  404e80:	bl	401a50 <strtol@plt>
  404e84:	str	w0, [x19]
  404e88:	ldr	w8, [x21]
  404e8c:	cbz	w8, 404eb8 <ferror@plt+0x3298>
  404e90:	cmp	w8, #0x0
  404e94:	csneg	w24, w28, w8, eq  // eq = none
  404e98:	mov	w8, #0x1                   	// #1
  404e9c:	b	404d6c <ferror@plt+0x314c>
  404ea0:	ldr	w8, [x20, #16]
  404ea4:	ldr	w9, [sp, #288]
  404ea8:	cmp	w8, w9
  404eac:	csel	w8, wzr, w23, eq  // eq = none
  404eb0:	cbnz	w8, 404d6c <ferror@plt+0x314c>
  404eb4:	b	404dac <ferror@plt+0x318c>
  404eb8:	ldr	x9, [sp, #256]
  404ebc:	cmp	x25, x9
  404ec0:	b.eq	404e90 <ferror@plt+0x3270>  // b.none
  404ec4:	cbz	x9, 404ed0 <ferror@plt+0x32b0>
  404ec8:	ldrb	w9, [x9]
  404ecc:	cbnz	w9, 404e90 <ferror@plt+0x3270>
  404ed0:	mov	w24, wzr
  404ed4:	b	404e98 <ferror@plt+0x3278>
  404ed8:	mov	w0, w24
  404edc:	add	sp, sp, #0x2, lsl #12
  404ee0:	add	sp, sp, #0x110
  404ee4:	ldp	x20, x19, [sp, #80]
  404ee8:	ldp	x22, x21, [sp, #64]
  404eec:	ldp	x24, x23, [sp, #48]
  404ef0:	ldp	x26, x25, [sp, #32]
  404ef4:	ldp	x28, x27, [sp, #16]
  404ef8:	ldp	x29, x30, [sp], #96
  404efc:	ret
  404f00:	stp	x29, x30, [sp, #-16]!
  404f04:	mov	w2, #0x80000               	// #524288
  404f08:	mov	x29, sp
  404f0c:	bl	401b80 <openat@plt>
  404f10:	tbnz	w0, #31, 404f28 <ferror@plt+0x3308>
  404f14:	adrp	x1, 405000 <ferror@plt+0x33e0>
  404f18:	add	x1, x1, #0x160
  404f1c:	bl	401960 <fdopen@plt>
  404f20:	ldp	x29, x30, [sp], #16
  404f24:	ret
  404f28:	mov	x0, xzr
  404f2c:	ldp	x29, x30, [sp], #16
  404f30:	ret
  404f34:	stp	x29, x30, [sp, #-64]!
  404f38:	stp	x20, x19, [sp, #48]
  404f3c:	mov	x19, x1
  404f40:	mov	w20, w0
  404f44:	mov	w2, #0x2000                	// #8192
  404f48:	mov	x0, x1
  404f4c:	mov	w1, wzr
  404f50:	stp	x24, x23, [sp, #16]
  404f54:	stp	x22, x21, [sp, #32]
  404f58:	mov	x29, sp
  404f5c:	mov	w22, #0x2000                	// #8192
  404f60:	bl	401950 <memset@plt>
  404f64:	mov	w23, wzr
  404f68:	mov	x21, xzr
  404f6c:	mov	w24, #0x6                   	// #6
  404f70:	mov	w0, w20
  404f74:	mov	x1, x19
  404f78:	mov	x2, x22
  404f7c:	bl	401b10 <read@plt>
  404f80:	cmp	x0, #0x0
  404f84:	b.gt	404fb8 <ferror@plt+0x3398>
  404f88:	tbz	x0, #63, 404fd0 <ferror@plt+0x33b0>
  404f8c:	bl	401ba0 <__errno_location@plt>
  404f90:	ldr	w8, [x0]
  404f94:	cmp	w8, #0xb
  404f98:	b.eq	404fa4 <ferror@plt+0x3384>  // b.none
  404f9c:	cmp	w8, #0x4
  404fa0:	b.ne	404fd0 <ferror@plt+0x33b0>  // b.any
  404fa4:	subs	w24, w24, #0x1
  404fa8:	b.eq	404fd0 <ferror@plt+0x33b0>  // b.none
  404fac:	bl	404ff0 <ferror@plt+0x33d0>
  404fb0:	tbz	w23, #0, 404f70 <ferror@plt+0x3350>
  404fb4:	b	404fd8 <ferror@plt+0x33b8>
  404fb8:	subs	x22, x22, x0
  404fbc:	add	x19, x19, x0
  404fc0:	add	x21, x0, x21
  404fc4:	cset	w23, eq  // eq = none
  404fc8:	cbnz	x22, 404f6c <ferror@plt+0x334c>
  404fcc:	b	404fd8 <ferror@plt+0x33b8>
  404fd0:	cmp	x21, #0x0
  404fd4:	csinv	x21, x21, xzr, ne  // ne = any
  404fd8:	mov	x0, x21
  404fdc:	ldp	x20, x19, [sp, #48]
  404fe0:	ldp	x22, x21, [sp, #32]
  404fe4:	ldp	x24, x23, [sp, #16]
  404fe8:	ldp	x29, x30, [sp], #64
  404fec:	ret
  404ff0:	sub	sp, sp, #0x20
  404ff4:	mov	w8, #0xb280                	// #45696
  404ff8:	movk	w8, #0xee6, lsl #16
  404ffc:	mov	x0, sp
  405000:	mov	x1, xzr
  405004:	stp	x29, x30, [sp, #16]
  405008:	add	x29, sp, #0x10
  40500c:	stp	xzr, x8, [sp]
  405010:	bl	401a80 <nanosleep@plt>
  405014:	ldp	x29, x30, [sp, #16]
  405018:	add	sp, sp, #0x20
  40501c:	ret
  405020:	stp	x29, x30, [sp, #-64]!
  405024:	mov	x29, sp
  405028:	stp	x19, x20, [sp, #16]
  40502c:	adrp	x20, 415000 <ferror@plt+0x133e0>
  405030:	add	x20, x20, #0xbd0
  405034:	stp	x21, x22, [sp, #32]
  405038:	adrp	x21, 415000 <ferror@plt+0x133e0>
  40503c:	add	x21, x21, #0xbc8
  405040:	sub	x20, x20, x21
  405044:	mov	w22, w0
  405048:	stp	x23, x24, [sp, #48]
  40504c:	mov	x23, x1
  405050:	mov	x24, x2
  405054:	bl	401748 <memcpy@plt-0x38>
  405058:	cmp	xzr, x20, asr #3
  40505c:	b.eq	405088 <ferror@plt+0x3468>  // b.none
  405060:	asr	x20, x20, #3
  405064:	mov	x19, #0x0                   	// #0
  405068:	ldr	x3, [x21, x19, lsl #3]
  40506c:	mov	x2, x24
  405070:	add	x19, x19, #0x1
  405074:	mov	x1, x23
  405078:	mov	w0, w22
  40507c:	blr	x3
  405080:	cmp	x20, x19
  405084:	b.ne	405068 <ferror@plt+0x3448>  // b.any
  405088:	ldp	x19, x20, [sp, #16]
  40508c:	ldp	x21, x22, [sp, #32]
  405090:	ldp	x23, x24, [sp, #48]
  405094:	ldp	x29, x30, [sp], #64
  405098:	ret
  40509c:	nop
  4050a0:	ret
  4050a4:	nop
  4050a8:	adrp	x2, 416000 <ferror@plt+0x143e0>
  4050ac:	mov	x1, #0x0                   	// #0
  4050b0:	ldr	x2, [x2, #608]
  4050b4:	b	401870 <__cxa_atexit@plt>
  4050b8:	mov	x4, x1
  4050bc:	mov	x5, x2
  4050c0:	mov	w1, w0
  4050c4:	mov	x2, x4
  4050c8:	mov	w0, #0x0                   	// #0
  4050cc:	mov	w4, w3
  4050d0:	mov	x3, x5
  4050d4:	b	401c10 <__fxstatat@plt>

Disassembly of section .fini:

00000000004050d8 <.fini>:
  4050d8:	stp	x29, x30, [sp, #-16]!
  4050dc:	mov	x29, sp
  4050e0:	ldp	x29, x30, [sp], #16
  4050e4:	ret
