#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xad8cd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaeffd0 .scope module, "tb" "tb" 3 118;
 .timescale -12 -12;
L_0xadbe50 .functor NOT 1, L_0xb4da30, C4<0>, C4<0>, C4<0>;
L_0xad7190 .functor XOR 3, L_0xb4d530, L_0xb4d780, C4<000>, C4<000>;
L_0xad7830 .functor XOR 3, L_0xad7190, L_0xb4d8c0, C4<000>, C4<000>;
v0xb3b540_0 .net *"_ivl_10", 2 0, L_0xb4d8c0;  1 drivers
v0xb3b640_0 .net *"_ivl_12", 2 0, L_0xad7830;  1 drivers
v0xb3b720_0 .net *"_ivl_2", 2 0, L_0xb4d490;  1 drivers
v0xb3b7e0_0 .net *"_ivl_4", 2 0, L_0xb4d530;  1 drivers
v0xb3b8c0_0 .net *"_ivl_6", 2 0, L_0xb4d780;  1 drivers
v0xb3b9f0_0 .net *"_ivl_8", 2 0, L_0xad7190;  1 drivers
v0xb3bad0_0 .net "aaah_dut", 0 0, v0xb3a660_0;  1 drivers
v0xb3bb70_0 .net "aaah_ref", 0 0, L_0xad6f30;  1 drivers
v0xb3bc10_0 .net "areset", 0 0, L_0xad6cf0;  1 drivers
v0xb3bd40_0 .net "bump_left", 0 0, v0xb39a60_0;  1 drivers
v0xb3bde0_0 .net "bump_right", 0 0, v0xb39b00_0;  1 drivers
v0xb3be80_0 .var "clk", 0 0;
v0xb3bf20_0 .net "ground", 0 0, v0xb39c40_0;  1 drivers
v0xb3bfc0_0 .var/2u "stats1", 287 0;
v0xb3c060_0 .var/2u "strobe", 0 0;
v0xb3c120_0 .net "tb_match", 0 0, L_0xb4da30;  1 drivers
v0xb3c1c0_0 .net "tb_mismatch", 0 0, L_0xadbe50;  1 drivers
v0xb3c370_0 .net "walk_left_dut", 0 0, v0xb3b0b0_0;  1 drivers
v0xb3c410_0 .net "walk_left_ref", 0 0, L_0xb4c990;  1 drivers
v0xb3c4b0_0 .net "walk_right_dut", 0 0, v0xb3b170_0;  1 drivers
v0xb3c580_0 .net "walk_right_ref", 0 0, L_0xb4cc60;  1 drivers
v0xb3c650_0 .net "wavedrom_enable", 0 0, v0xb39e70_0;  1 drivers
v0xb3c720_0 .net "wavedrom_title", 511 0, v0xb39f10_0;  1 drivers
L_0xb4d490 .concat [ 1 1 1 0], L_0xad6f30, L_0xb4cc60, L_0xb4c990;
L_0xb4d530 .concat [ 1 1 1 0], L_0xad6f30, L_0xb4cc60, L_0xb4c990;
L_0xb4d780 .concat [ 1 1 1 0], v0xb3a660_0, v0xb3b170_0, v0xb3b0b0_0;
L_0xb4d8c0 .concat [ 1 1 1 0], L_0xad6f30, L_0xb4cc60, L_0xb4c990;
L_0xb4da30 .cmp/eeq 3, L_0xb4d490, L_0xad7830;
S_0xaf0160 .scope module, "good1" "reference_module" 3 171, 3 4 0, S_0xaeffd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /OUTPUT 1 "walk_left";
    .port_info 6 /OUTPUT 1 "walk_right";
    .port_info 7 /OUTPUT 1 "aaah";
P_0xb112c0 .param/l "FALLL" 0 3 14, +C4<00000000000000000000000000000010>;
P_0xb11300 .param/l "FALLR" 0 3 14, +C4<00000000000000000000000000000011>;
P_0xb11340 .param/l "WL" 0 3 14, +C4<00000000000000000000000000000000>;
P_0xb11380 .param/l "WR" 0 3 14, +C4<00000000000000000000000000000001>;
L_0xad6f30 .functor OR 1, L_0xb4cf60, L_0xb4d210, C4<0>, C4<0>;
v0xadb6d0_0 .net *"_ivl_0", 31 0, L_0xb3c820;  1 drivers
L_0x7f553b3b30a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xadbbc0_0 .net *"_ivl_11", 29 0, L_0x7f553b3b30a8;  1 drivers
L_0x7f553b3b30f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xadbf60_0 .net/2u *"_ivl_12", 31 0, L_0x7f553b3b30f0;  1 drivers
v0xad6d60_0 .net *"_ivl_16", 31 0, L_0xb4ce20;  1 drivers
L_0x7f553b3b3138 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xad6fa0_0 .net *"_ivl_19", 29 0, L_0x7f553b3b3138;  1 drivers
L_0x7f553b3b3180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xad7200_0 .net/2u *"_ivl_20", 31 0, L_0x7f553b3b3180;  1 drivers
v0xad7980_0 .net *"_ivl_22", 0 0, L_0xb4cf60;  1 drivers
v0xb37ca0_0 .net *"_ivl_24", 31 0, L_0xb4d0e0;  1 drivers
L_0x7f553b3b31c8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb37d80_0 .net *"_ivl_27", 29 0, L_0x7f553b3b31c8;  1 drivers
L_0x7f553b3b3210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xb37e60_0 .net/2u *"_ivl_28", 31 0, L_0x7f553b3b3210;  1 drivers
L_0x7f553b3b3018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb37f40_0 .net *"_ivl_3", 29 0, L_0x7f553b3b3018;  1 drivers
v0xb38020_0 .net *"_ivl_30", 0 0, L_0xb4d210;  1 drivers
L_0x7f553b3b3060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb380e0_0 .net/2u *"_ivl_4", 31 0, L_0x7f553b3b3060;  1 drivers
v0xb381c0_0 .net *"_ivl_8", 31 0, L_0xb4cb20;  1 drivers
v0xb382a0_0 .net "aaah", 0 0, L_0xad6f30;  alias, 1 drivers
v0xb38360_0 .net "areset", 0 0, L_0xad6cf0;  alias, 1 drivers
v0xb38420_0 .net "bump_left", 0 0, v0xb39a60_0;  alias, 1 drivers
v0xb385f0_0 .net "bump_right", 0 0, v0xb39b00_0;  alias, 1 drivers
v0xb386b0_0 .net "clk", 0 0, v0xb3be80_0;  1 drivers
v0xb38770_0 .net "ground", 0 0, v0xb39c40_0;  alias, 1 drivers
v0xb38830_0 .var "next", 1 0;
v0xb38910_0 .var "state", 1 0;
v0xb389f0_0 .net "walk_left", 0 0, L_0xb4c990;  alias, 1 drivers
v0xb38ab0_0 .net "walk_right", 0 0, L_0xb4cc60;  alias, 1 drivers
E_0xaecd40 .event posedge, v0xb38360_0, v0xb386b0_0;
E_0xaebf50 .event anyedge, v0xb38910_0, v0xb38770_0, v0xb38420_0, v0xb385f0_0;
L_0xb3c820 .concat [ 2 30 0 0], v0xb38910_0, L_0x7f553b3b3018;
L_0xb4c990 .cmp/eq 32, L_0xb3c820, L_0x7f553b3b3060;
L_0xb4cb20 .concat [ 2 30 0 0], v0xb38910_0, L_0x7f553b3b30a8;
L_0xb4cc60 .cmp/eq 32, L_0xb4cb20, L_0x7f553b3b30f0;
L_0xb4ce20 .concat [ 2 30 0 0], v0xb38910_0, L_0x7f553b3b3138;
L_0xb4cf60 .cmp/eq 32, L_0xb4ce20, L_0x7f553b3b3180;
L_0xb4d0e0 .concat [ 2 30 0 0], v0xb38910_0, L_0x7f553b3b31c8;
L_0xb4d210 .cmp/eq 32, L_0xb4d0e0, L_0x7f553b3b3210;
S_0xb38c70 .scope module, "stim1" "stimulus_gen" 3 164, 3 39 0, S_0xaeffd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "ground";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
L_0xad6cf0 .functor BUFZ 1, v0xb39d30_0, C4<0>, C4<0>, C4<0>;
v0xb399c0_0 .net "areset", 0 0, L_0xad6cf0;  alias, 1 drivers
v0xb39a60_0 .var "bump_left", 0 0;
v0xb39b00_0 .var "bump_right", 0 0;
v0xb39ba0_0 .net "clk", 0 0, v0xb3be80_0;  alias, 1 drivers
v0xb39c40_0 .var "ground", 0 0;
v0xb39d30_0 .var "reset", 0 0;
v0xb39dd0_0 .net "tb_match", 0 0, L_0xb4da30;  alias, 1 drivers
v0xb39e70_0 .var "wavedrom_enable", 0 0;
v0xb39f10_0 .var "wavedrom_title", 511 0;
E_0xaec1a0/0 .event negedge, v0xb386b0_0;
E_0xaec1a0/1 .event posedge, v0xb386b0_0;
E_0xaec1a0 .event/or E_0xaec1a0/0, E_0xaec1a0/1;
S_0xb38fa0 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0xb38c70;
 .timescale -12 -12;
v0xb39200_0 .var/2u "arfail", 0 0;
v0xb392e0_0 .var "async", 0 0;
v0xb393a0_0 .var/2u "datafail", 0 0;
v0xb39440_0 .var/2u "srfail", 0 0;
E_0xacca20 .event posedge, v0xb386b0_0;
E_0xb1ac40 .event negedge, v0xb386b0_0;
TD_tb.stim1.reset_test ;
    %wait E_0xacca20;
    %wait E_0xacca20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb39d30_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xacca20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xb1ac40;
    %load/vec4 v0xb39dd0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xb393a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb39d30_0, 0;
    %wait E_0xacca20;
    %load/vec4 v0xb39dd0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xb39200_0, 0, 1;
    %wait E_0xacca20;
    %load/vec4 v0xb39dd0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xb39440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb39d30_0, 0;
    %load/vec4 v0xb39440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xb39200_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xb392e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xb393a0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xb392e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xb39500 .scope task, "wavedrom_start" "wavedrom_start" 3 79, 3 79 0, S_0xb38c70;
 .timescale -12 -12;
v0xb39700_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xb397e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 82, 3 82 0, S_0xb38c70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xb3a090 .scope module, "top_module1" "top_module" 3 181, 4 1 0, S_0xaeffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /OUTPUT 1 "walk_left";
    .port_info 6 /OUTPUT 1 "walk_right";
    .port_info 7 /OUTPUT 1 "aaah";
P_0xb3a250 .param/l "ST_FALL" 0 4 15, C4<10>;
P_0xb3a290 .param/l "ST_WALK_LEFT" 0 4 13, C4<00>;
P_0xb3a2d0 .param/l "ST_WALK_RIGHT" 0 4 14, C4<01>;
v0xb3a660_0 .var "aaah", 0 0;
v0xb3a740_0 .net "areset", 0 0, L_0xad6cf0;  alias, 1 drivers
v0xb3a850_0 .net "bump_left", 0 0, v0xb39a60_0;  alias, 1 drivers
v0xb3a940_0 .net "bump_right", 0 0, v0xb39b00_0;  alias, 1 drivers
v0xb3aa30_0 .net "clk", 0 0, v0xb3be80_0;  alias, 1 drivers
v0xb3ab70_0 .net "ground", 0 0, v0xb39c40_0;  alias, 1 drivers
v0xb3ac60_0 .var "next_state", 1 0;
v0xb3ad00_0 .var "out_aaah", 0 0;
v0xb3adc0_0 .var "out_walk_left", 0 0;
v0xb3af10_0 .var "out_walk_right", 0 0;
v0xb3afd0_0 .var "state", 1 0;
v0xb3b0b0_0 .var "walk_left", 0 0;
v0xb3b170_0 .var "walk_right", 0 0;
E_0xb1af60 .event anyedge, v0xb3afd0_0, v0xb38420_0, v0xb385f0_0, v0xb38770_0;
E_0xb3a600 .event anyedge, v0xb3afd0_0;
S_0xb3b330 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 193, 3 193 0, S_0xaeffd0;
 .timescale -12 -12;
E_0xb3b4c0 .event anyedge, v0xb3c060_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb3c060_0;
    %nor/r;
    %assign/vec4 v0xb3c060_0, 0;
    %wait E_0xb3b4c0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb38c70;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb39d30_0, 0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xb39c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb39b00_0, 0;
    %assign/vec4 v0xb39a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb392e0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xb38fa0;
    %join;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xb39a60_0, 0;
    %assign/vec4 v0xb39b00_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xacca20;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xb39c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb39a60_0, 0;
    %assign/vec4 v0xb39b00_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xacca20;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xb39c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb39a60_0, 0;
    %assign/vec4 v0xb39b00_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xacca20;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xb39c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb39a60_0, 0;
    %assign/vec4 v0xb39b00_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xacca20;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xb39c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb39a60_0, 0;
    %assign/vec4 v0xb39b00_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xacca20;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xb397e0;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb39d30_0, 0;
    %wait E_0xacca20;
    %pushi/vec4 400, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaec1a0;
    %vpi_func 3 108 "$random" 32 {0 0 0};
    %vpi_func 3 108 "$random" 32 {0 0 0};
    %and;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xb39a60_0, 0;
    %assign/vec4 v0xb39b00_0, 0;
    %vpi_func 3 109 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0xb39c40_0, 0;
    %vpi_func 3 110 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xb39d30_0, 0;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 113 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xaf0160;
T_5 ;
Ewait_0 .event/or E_0xaebf50, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xb38910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0xb38770_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %load/vec4 v0xb38420_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.7, 9;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.8, 9;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.8, 9;
 ; End of false expr.
    %blend;
T_5.8;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 2;
    %store/vec4 v0xb38830_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0xb38770_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %load/vec4 v0xb385f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.11, 9;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.12, 9;
T_5.11 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.12, 9;
 ; End of false expr.
    %blend;
T_5.12;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %pad/s 2;
    %store/vec4 v0xb38830_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0xb38770_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.13, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.14, 8;
T_5.13 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.14, 8;
 ; End of false expr.
    %blend;
T_5.14;
    %pad/s 2;
    %store/vec4 v0xb38830_0, 0, 2;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0xb38770_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.16, 8;
T_5.15 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.16, 8;
 ; End of false expr.
    %blend;
T_5.16;
    %pad/s 2;
    %store/vec4 v0xb38830_0, 0, 2;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xaf0160;
T_6 ;
    %wait E_0xaecd40;
    %load/vec4 v0xb38360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xb38910_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xb38830_0;
    %assign/vec4 v0xb38910_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xb3a090;
T_7 ;
    %wait E_0xb3a600;
    %load/vec4 v0xb3afd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb3adc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb3af10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb3ad00_0, 0, 1;
    %jmp T_7.3;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb3adc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb3af10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb3ad00_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0xb3b0b0_0;
    %store/vec4 v0xb3adc0_0, 0, 1;
    %load/vec4 v0xb3b170_0;
    %store/vec4 v0xb3af10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb3ad00_0, 0, 1;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xb3a090;
T_8 ;
    %wait E_0xacca20;
    %load/vec4 v0xb3a740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xb3afd0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xb3ac60_0;
    %assign/vec4 v0xb3afd0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xb3a090;
T_9 ;
    %wait E_0xb1af60;
    %load/vec4 v0xb3afd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0xb3a850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xb3ac60_0, 0, 2;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0xb3a940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xb3ac60_0, 0, 2;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xb3ac60_0, 0, 2;
T_9.7 ;
T_9.5 ;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0xb3a940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xb3ac60_0, 0, 2;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0xb3a850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xb3ac60_0, 0, 2;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xb3ac60_0, 0, 2;
T_9.11 ;
T_9.9 ;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0xb3ab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %load/vec4 v0xb3afd0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xb3ac60_0, 0, 2;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0xb3afd0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.16, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xb3ac60_0, 0, 2;
T_9.16 ;
T_9.15 ;
    %jmp T_9.13;
T_9.12 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xb3ac60_0, 0, 2;
T_9.13 ;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xb3a090;
T_10 ;
    %wait E_0xacca20;
    %load/vec4 v0xb3a740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb3b0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb3b170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb3a660_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xb3adc0_0;
    %assign/vec4 v0xb3b0b0_0, 0;
    %load/vec4 v0xb3af10_0;
    %assign/vec4 v0xb3b170_0, 0;
    %load/vec4 v0xb3ad00_0;
    %assign/vec4 v0xb3a660_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xaeffd0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb3be80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb3c060_0, 0, 1;
    %end;
    .thread T_11, $init;
    .scope S_0xaeffd0;
T_12 ;
T_12.0 ;
    %delay 5, 0;
    %load/vec4 v0xb3be80_0;
    %inv;
    %store/vec4 v0xb3be80_0, 0, 1;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0xaeffd0;
T_13 ;
    %vpi_call/w 3 156 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 157 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb39ba0_0, v0xb3c1c0_0, v0xb3be80_0, v0xb3bc10_0, v0xb3bd40_0, v0xb3bde0_0, v0xb3bf20_0, v0xb3c410_0, v0xb3c370_0, v0xb3c580_0, v0xb3c4b0_0, v0xb3bb70_0, v0xb3bad0_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0xaeffd0;
T_14 ;
    %load/vec4 v0xb3bfc0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0xb3bfc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb3bfc0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.1;
T_14.0 ;
    %vpi_call/w 3 203 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_14.1 ;
    %load/vec4 v0xb3bfc0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0xb3bfc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb3bfc0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 204 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.3;
T_14.2 ;
    %vpi_call/w 3 205 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_14.3 ;
    %load/vec4 v0xb3bfc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0xb3bfc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb3bfc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 206 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.5;
T_14.4 ;
    %vpi_call/w 3 207 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_14.5 ;
    %load/vec4 v0xb3bfc0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0xb3bfc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 209 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 210 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb3bfc0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0xb3bfc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 211 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_14, $final;
    .scope S_0xaeffd0;
T_15 ;
    %wait E_0xaec1a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb3bfc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb3bfc0_0, 4, 32;
    %load/vec4 v0xb3c120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0xb3bfc0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_func 3 222 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb3bfc0_0, 4, 32;
T_15.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb3bfc0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb3bfc0_0, 4, 32;
T_15.0 ;
    %load/vec4 v0xb3c410_0;
    %load/vec4 v0xb3c410_0;
    %load/vec4 v0xb3c370_0;
    %xor;
    %load/vec4 v0xb3c410_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.4, 6;
    %load/vec4 v0xb3bfc0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %vpi_func 3 226 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb3bfc0_0, 4, 32;
T_15.6 ;
    %load/vec4 v0xb3bfc0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb3bfc0_0, 4, 32;
T_15.4 ;
    %load/vec4 v0xb3c580_0;
    %load/vec4 v0xb3c580_0;
    %load/vec4 v0xb3c4b0_0;
    %xor;
    %load/vec4 v0xb3c580_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.8, 6;
    %load/vec4 v0xb3bfc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %vpi_func 3 229 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb3bfc0_0, 4, 32;
T_15.10 ;
    %load/vec4 v0xb3bfc0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb3bfc0_0, 4, 32;
T_15.8 ;
    %load/vec4 v0xb3bb70_0;
    %load/vec4 v0xb3bb70_0;
    %load/vec4 v0xb3bad0_0;
    %xor;
    %load/vec4 v0xb3bb70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.12, 6;
    %load/vec4 v0xb3bfc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.14, 4;
    %vpi_func 3 232 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb3bfc0_0, 4, 32;
T_15.14 ;
    %load/vec4 v0xb3bfc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb3bfc0_0, 4, 32;
T_15.12 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings2/lemmings2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/lemmings2/iter2/response1/top_module.sv";
