[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~el2_ifu_aln_ctl|el2_ifu_aln_ctl>io_i0_brp_bits_br_error",
    "sources":[
      "~el2_ifu_aln_ctl|el2_ifu_aln_ctl>io_i0_brp_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~el2_ifu_aln_ctl|el2_ifu_aln_ctl>io_ifu_fb_consume1",
    "sources":[
      "~el2_ifu_aln_ctl|el2_ifu_aln_ctl>io_exu_flush_final",
      "~el2_ifu_aln_ctl|el2_ifu_aln_ctl>io_dec_i0_decode_d"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~el2_ifu_aln_ctl|el2_ifu_aln_ctl>io_ifu_pmu_instr_aligned",
    "sources":[
      "~el2_ifu_aln_ctl|el2_ifu_aln_ctl>io_dec_i0_decode_d"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~el2_ifu_aln_ctl|el2_ifu_aln_ctl>io_ifu_fb_consume2",
    "sources":[
      "~el2_ifu_aln_ctl|el2_ifu_aln_ctl>io_exu_flush_final",
      "~el2_ifu_aln_ctl|el2_ifu_aln_ctl>io_dec_i0_decode_d"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"el2_ifu_aln_ctl.gated_latch",
    "resourceId":"/vsrc/gated_latch.v"
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"."
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"el2_ifu_aln_ctl"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]