//File packet_data/ingress_port_3 created Thu Aug 22 23:17:16 2013
//
//This is a data file intended to be read in by a Verilog simulation.
//
00000002 // BARRIER
00000000 // Number of Packets
