// Seed: 1900763453
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input logic [7:0] id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @(id_4 or posedge -1) begin : LABEL_0
    $unsigned(42);
    ;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd60
) (
    output tri0 id_0,
    input supply0 _id_1,
    output uwire id_2
);
  wire [id_1 : 1] id_4;
  logic [7:0] id_5, id_6;
  assign id_4 = id_5[{-1==1, id_1}];
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_5
  );
endmodule
