Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Aug 24 18:03:02 2018
| Host         : xcojamesm42 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xczu7ev
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  2441 |
| Unused register locations in slices containing registers |  1500 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           61 |
|      4 |          139 |
|      6 |          143 |
|      8 |          258 |
|     10 |           44 |
|     12 |          229 |
|     14 |           63 |
|    16+ |         1504 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           26134 |         2701 |
| No           | No                    | Yes                    |            1306 |          180 |
| No           | Yes                   | No                     |           14718 |         1694 |
| Yes          | No                    | No                     |           40770 |         3504 |
| Yes          | No                    | Yes                    |            1768 |          152 |
| Yes          | Yes                   | No                     |           29364 |         2733 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                     Clock Signal                                    |                                                                                                                                           Enable Signal                                                                                                                                           |                                                                                                                 Set/Reset Signal                                                                                                                | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                         | system_i/ps8_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                        |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                         | system_i/ps8_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                        |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                                  | system_i/iic1_pl/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                           |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[2].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                0 |              2 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/trans_buf_out_r_reg[2][0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                 |                0 |              2 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]                                                                                                                                                                                                            | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |              2 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_8                                                                                                                                                                                                              | system_i/ddr4_0/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                        |                0 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                                  | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                0 |              2 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Addr_Strobe                                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[5]                                                                                                                                                                                                            | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                0 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                0 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                                  | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                0 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                                  | system_i/iic0_pl/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                           |                1 |              2 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[32]                                                                                                                                                               |                                                                                                                                                                                                                                                 |                0 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                              | system_i/HDMI_TX_SRC/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                       |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                |                0 |              2 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_addr_strobe_lvl_riuclk_reg0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                        |                0 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[13].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                    | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[13].reg_slice_mi/r.r_pipe/m_payload_i[127]_i_1_n_0                                                                                                                  |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                0 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                           |                1 |              2 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                            |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                            |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                         | system_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                        |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[3].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                            |                1 |              2 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                                      |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                         | system_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                        |                1 |              2 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/d_prevGroup                                                                                                                                                                                                                         | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                           |                1 |              2 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/r_push                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                         | system_i/ps8_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                        |                0 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                     |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                            |                1 |              2 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                                 | system_i/HDMI_CTL/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                          |                1 |              2 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy6                                                                                                                                                                                                               | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                0 |              2 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy7                                                                                                                                                                                                               | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[1].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[4]                                                                                                                                 |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/dip_switches_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                 | system_i/dip_switches_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                1 |              4 |
|  system_i/clock_counter/gt_freq_counter_1/inst/DIFF_MGTE4_bufg                      |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/PMOD_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                            | system_i/PMOD_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                    |                0 |              4 |
|  system_i/clock_counter/diff_freq_counter_3/inst/DIFF_CLKIN_bufg                    |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/led_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                          | system_i/led_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                  |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                                             | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two_i_1_n_0                                                                                                                                   |                1 |              4 |
|  system_i/clock_counter/gt_freq_counter_8/inst/DIFF_MGTE4_bufg                      |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/zq_rank[1]_i_1_n_0                                                                                                                                                                  |                0 |              4 |
|  system_i/clock_counter/diff_freq_counter_2/inst/DIFF_CLKIN_bufg                    |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/PMOD_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                           | system_i/PMOD_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                   |                0 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/clock_counter/gt_freq_counter_3/inst/DIFF_MGTE4_bufg                      |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                1 |              4 |
|  system_i/clock_counter/gt_freq_counter_6/inst/DIFF_MGTE4_bufg                      |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                                  | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_1_n_0                                                                                                                                       |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC1_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                 | system_i/clock_counter/FMC_HPC1_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                2 |              4 |
|  system_i/clock_counter/diff_freq_counter_5/inst/DIFF_CLKIN_bufg                    |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC0_CLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                    | system_i/clock_counter/FMC_HPC0_CLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                1 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |                                                                                                                                                                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                   |                1 |              4 |
|  system_i/clock_counter/gt_freq_counter_7/inst/DIFF_MGTE4_bufg                      |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/clock_counter/gt_freq_counter_9/inst/DIFF_MGTE4_bufg                      |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC1_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                    | system_i/clock_counter/FMC_HPC1_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                                           | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/SR[0]                                                                                                        |                1 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                        |                2 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_split/m_ready_d[1]_i_1_n_0                                                                                                                                         |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                0 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_valid_jump_reg                                                               |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/grant_i_reg[0]                                                                             |                1 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_bg[1]_i_1_n_0                                                                                                                            |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                      | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                1 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_infrastructure/rst_riu_sync_r[1]                                                                                                                                                                                    |                0 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                2 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                        |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_infrastructure/rst_mb_sync_r[1]                                                                                                                                                                                     |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/SR[0]                                                                                                                                                  |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                    |                1 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN                                                                                                                                |                1 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                      |                0 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_fetch_in_progress_i_1_n_0                                                                                          |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                      | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/iic1_pl/U0/X_IIC/REG_INTERFACE_I/Cr_txModeSelect_set_reg                                                                                                                                                                               |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/SFP_SI5328_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                       | system_i/clock_counter/SFP_SI5328_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                2 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                           |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[sc_route][0][0]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                                           |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                                           |                                                                                                                                                                                                                                                 |                2 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o                                                                                                                                                                           | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                                              |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/last_grant_reg[0]_0[0]                                                                                                                                    | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                           |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/ingress_valid                                                                                                                                                                                                 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                                                                                     |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                  | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                            |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/count_r_reg[1][0]                                                                                                                                                          | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                           |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                           | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                                             |                0 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/io_read_keep                                                                                                                                                                                                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                      |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC0_GBTCLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                 | system_i/clock_counter/FMC_HPC0_GBTCLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                0 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                0 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                            | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                     |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                0 |              4 |
|  system_i/clock_counter/gt_freq_counter_0/inst/DIFF_MGTE4_bufg                      |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                0 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                |                1 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                0 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                |                1 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                |                1 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                2 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                                       | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                           |                1 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                2 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                     | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |                0 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                    |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC0_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                    | system_i/clock_counter/FMC_HPC0_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                1 |              4 |
|  system_i/clock_counter/diff_freq_counter_4/inst/DIFF_CLKIN_bufg                    |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                     |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/clock_counter/gt_freq_counter_5/inst/DIFF_MGTE4_bufg                      |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                0 |              4 |
|  system_i/clock_counter/gt_freq_counter_2/inst/DIFF_MGTE4_bufg                      |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                0 |              4 |
|  system_i/clock_counter/diff_freq_counter_0/inst/DIFF_CLKIN_bufg                    |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/CLK_125/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                              | system_i/clock_counter/CLK_125/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                2 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/USER_MGT_SI570_CLOCK1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                | system_i/clock_counter/USER_MGT_SI570_CLOCK1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                1 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_infrastructure/rst_div_sync_r[1]                                                                                                                                                                                    |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/iic0_pl/U0/X_IIC/IIC_CONTROL_I/detect_stop_b_i_1_n_0                                                                                                                                                                                   |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                        |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                         | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/CLK_74_25/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                            | system_i/clock_counter/CLK_74_25/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                    |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/USER_SMA_MGT_CLOCK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                   | system_i/clock_counter/USER_SMA_MGT_CLOCK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/iic0_pl/U0/X_IIC/REG_INTERFACE_I/Cr_txModeSelect_set_reg                                                                                                                                                                               |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/HDMI_SI5324_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                      | system_i/clock_counter/HDMI_SI5324_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                              |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__0_n_0                                                                                                               |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/HDMI_CTL/U0/X_IIC/IIC_CONTROL_I/detect_stop_b_i_1_n_0                                                                                                                                                                                  |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/HDMI_CTL/U0/X_IIC/REG_INTERFACE_I/Cr_txModeSelect_set_reg                                                                                                                                                                              |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1_n_0                                                                                                                                                  |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                           | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                                             |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/HDMI_RX_CLK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                          | system_i/clock_counter/HDMI_RX_CLK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/last_grant_reg[0]_0[0]                                                                                                                                    | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                           |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/count_r_reg[1]_0[0]                                                                                                                                                        | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                           |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                                       | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                           |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/iic1_pl/U0/X_IIC/IIC_CONTROL_I/detect_stop_b_i_1_n_0                                                                                                                                                                                   |                2 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/USER_MGT_SI570_CLOCK2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                | system_i/clock_counter/USER_MGT_SI570_CLOCK2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                2 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[1]                                                                                                                                 |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/HDMI_TX_SRC/U0/X_IIC/IIC_CONTROL_I/detect_stop_b_i_1_n_0                                                                                                                                                                               |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/HDMI_TX_SRC/U0/X_IIC/REG_INTERFACE_I/Cr_txModeSelect_set_reg                                                                                                                                                                           |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/b_reg/gen_wsplitter.accum_bresp_reg[1][0][0]                                                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/b_reg/gen_wsplitter.accum_bresp_reg[1][1][0]                                                                                                                       |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/b_reg/gen_wsplitter.accum_bresp_reg[0][0][0]                                                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/b_reg/gen_wsplitter.accum_bresp_reg[0][1][0]                                                                                                                       |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/b_reg/E[0]                                                                                                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/b_reg/SR[0]                                                                                                                                                        |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/b_reg/gen_wsplitter.accum_bresp_reg[3][0]_0                                                                                                                                                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[3].b_split_fifo/SR[0]                                                                                                               |                0 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr_rd_valid0                                                                                                                                                                                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr[2]_i_1_n_0                                                                                                                                       |                1 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/rtw[2]_i_2_n_0                                                                                                                                                                                                                      | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/SR[0]                                                                                                                                                                             |                1 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_cmd_r2_reg[0]_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/grant_i_reg[1]                                                                             |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/push_buttons_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                 | system_i/push_buttons_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                1 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_cs_pos_reg[1][0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC0_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                 | system_i/clock_counter/FMC_HPC0_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                2 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/ub_ready_reg                                                                                                                                                                                                                                 | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/lrdimm_cal_mode_reg                                                                                                                                                                                                                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                1 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/clb2phy_wrcs0_low_reg[31]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                0 |              4 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/calDone_reg                                                                                                                                                                                                                                  | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                2 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.fcr[2]_i_1_n_0                                                                                                                                                                    |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset_reg[1]                                                                                                                                             |                                                                                                                                                                                                                                                 |                3 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                                     | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                    |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_pack_ratio_log_reg[0][0][0]                                                                                                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/pend_ref[0]                                                                                                                                                                         |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                                                                                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN                                                                                                                                                                                                                | system_i/ddr4_0/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                        |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                           | system_i/HDMI_TX_SRC/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                              |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                                                                                    |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_ADR_cmd[2]_i_1_n_0                                                                                                                      |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_row[2]_i_1_n_0                                                                                                                           |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_infrastructure/Reset                                                                                                                                                                                                |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                        |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[2].b_split_fifo/gen_pipelined.state                                                                                                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_last_cycle                                                                                                        |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                        |                3 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/state                                                                                                                                                                                                                                | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                    |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct[2]_i_2__0_n_0                                                                                                                                                                                                        | system_i/HDMI_TX_SRC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/SS[0]                                                                                                                                                                     |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/state                                                                                                                                                                                                                                | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                    |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/state                                                                                                                                                                                                                                 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                    |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                              | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/state                                                                                                                                                                                                     | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]                                                                                                                                                                                  |                0 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                                     | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                    |                2 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                                                             | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                                                                |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct[2]_i_2__0_n_0                                                                                                                                                                                                            | system_i/iic1_pl/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/SS[0]                                                                                                                                                                         |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                                                                                    |                2 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_seq_reg[2][0]                                                                                                                                                                                                                            | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/iir_reg[0]                                                                                                                                      |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_thread_loop[2].r_pack_ratio_log_reg[2][0][0]                                                                                                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state                                                                                                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                                                                                                                                     |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                    |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                                                                                                     |                3 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.debounce_ct[2]_i_2_n_0                                                                                                                                                                                                               | system_i/iic0_pl/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/SR[0]                                                                                                                                                                         |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/lsr_reg019_out                                                                                                                                                                                     |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[3].b_split_fifo/gen_pipelined.state                                                                                                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.debounce_ct[2]_i_2_n_0                                                                                                                                                                                                           | system_i/HDMI_TX_SRC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/SR[0]                                                                                                                                                                     |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                               | system_i/iic0_pl/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                  |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_thread_loop[1].r_pack_pointer_reg[1][1]                                                                                                                             |                                                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/b_reg/state                                                                                                                                                                                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_1_n_0                                                                                                                                                                                                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                     |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                                                                                     |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_pack_pointer_reg[0][1]                                                                                                                             |                                                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.fcr[7]_i_1_n_0                                                                                                                                                                                                                      | system_i/uart2_pl/U0/bus2ip_reset_int_core                                                                                                                                                                                                      |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_1_n_0                                                                                                                                  | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.debounce_ct[2]_i_2_n_0                                                                                                                                                                                                              | system_i/HDMI_CTL/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/SR[0]                                                                                                                                                                        |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                                        | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset                                                                                                                                                                                    |                2 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cmdBankP[1]_i_1__2_n_0                                                                                                                                                                                                       | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                     |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0                                                                                                                                   |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset                                                                                                                                                                                    |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                               | system_i/iic1_pl/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                  |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.state                                                                                                                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.debounce_ct[2]_i_2_n_0                                                                                                                                                                                                               | system_i/iic1_pl/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/SR[0]                                                                                                                                                                         |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0_n_0                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                     |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__2_n_0                                                                                                                                                                                            | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                     |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_thread_loop[3].r_pack_ratio_log_reg[3][0][0]                                                                                                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/state                                                                                                                                                                                                     | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmdBankP[1]_i_1__1_n_0                                                                                                                                                                                                       | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                     |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rlast_sm_cs[2]_i_1_n_0                                                                                                                                                                        | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_thread_loop[2].r_pack_pointer_reg[2][1]                                                                                                                             |                                                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                3 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__2_n_0                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                     |                2 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__1_n_0                                                                                                                                                                                            | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                     |                2 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/state                                                                                                                                                                                                                                 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                    |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/state                                                                                                                                                                                                                                 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                    |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/read_offset_reg[1]                                                                                                                                             |                                                                                                                                                                                                                                                 |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                                                                                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                  |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/state                                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                  |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/set_pre_req                                                                                                                                                                                                                  | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                     |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                 |                2 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1_n_0                                                                                                                                                                                               | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                     |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.state                                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                  |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]         |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.state                                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                                     | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                    |                2 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__1_n_0                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                     |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_thread_reg[1][0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_thread_d_reg[1][0]                                                                                                                                                 |                                                                                                                                                                                                                                                 |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                                 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                    |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                                 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                    |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                    |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                                                                                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct[2]_i_2__0_n_0                                                                                                                                                                                                           | system_i/HDMI_CTL/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/SS[0]                                                                                                                                                                        |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_thread_loop[3].r_pack_pointer_reg[3][1]                                                                                                                             |                                                                                                                                                                                                                                                 |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                              | system_i/HDMI_CTL/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                 |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.state                                                                                                                                                                                             | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                    |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][0][2]_i_2_n_0                                                                                                                                                                                                 | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/timerRAS_reg[0][0][0][0][0]_0[0]                                                                                                                                                  |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                    |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][1][2]_i_2_n_0                                                                                                                                                                                                 | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/timerRAS_reg[0][0][0][1][0]_0[0]                                                                                                                                                  |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                                                               | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                    |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/read_offset_reg[1]                                                                                                                                             |                                                                                                                                                                                                                                                 |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_thread_loop[1].r_pack_ratio_log_reg[1][0][0]                                                                                                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.state                                                                                                                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                2 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][2][2]_i_2_n_0                                                                                                                                                                                                 | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/timerRAS_reg[0][0][0][2][0]_0[0]                                                                                                                                                  |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][3][2]_i_2_n_0                                                                                                                                                                                                 | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/SR[0]                                                                                                                                                                             |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][0][2]_i_2_n_0                                                                                                                                                                                                 | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/timerRAS_reg[0][0][1][0][0]_0[0]                                                                                                                                                  |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                    |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                    |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                                                 | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                0 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][1][2]_i_2_n_0                                                                                                                                                                                                 | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/timerRAS_reg[0][0][1][1][0]_0[0]                                                                                                                                                  |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][2][2]_i_2_n_0                                                                                                                                                                                                 | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/timerRAS_reg[0][0][1][2][0]_0[0]                                                                                                                                                  |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][3][2]_i_2_n_0                                                                                                                                                                                                 | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/timerRAS_reg[0][0][1][3][0]_0[0]                                                                                                                                                  |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.state                                                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1_n_0                                                                                                                                                                                       | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                     |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state                                                                                                                                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__0_n_0                                                                                                                                                                                            | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                     |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.state                                                                                                                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/read_offset_reg[1]                                                                                                                                             |                                                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct[2]_i_2__0_n_0                                                                                                                                                                                                            | system_i/iic0_pl/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/SS[0]                                                                                                                                                                         |                1 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                                     | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                    |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.state                                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                  |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                                                                                                                                     |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                                                               | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]         |                0 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]         |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state                                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                  |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                                                                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                  |                2 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_thread_d_reg[1][0]                                                                                                                                                 |                                                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_thread_reg[1][0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                                 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                    |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[1].b_split_fifo/gen_pipelined.state                                                                                                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                2 |              6 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]         |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                    |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                                               | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                    |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                    |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                                             | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                    |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/CLK_125/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                      |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/CLK_74_25/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                    |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/b_reg/i___1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[6].r_issuing_cnt_reg[48][0]                                                                                                                                                                           | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/clock_counter/diff_freq_counter_5/inst/DIFF_CLKIN_bufg                    |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/diff_freq_counter_5/inst/testclk_div40                                                                                                                                                                                   |                1 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_data_addr_le                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                0 |              8 |
|  system_i/clock_counter/gt_freq_counter_7/inst/DIFF_MGTE4_bufg                      |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_7/inst/testclk_div40                                                                                                                                                                                     |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/FMC_HPC0_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[7].r_issuing_cnt_reg[56][0]                                                                                                                                                                           | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                              | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                1 |              8 |
|  system_i/clock_counter/gt_freq_counter_9/inst/DIFF_MGTE4_bufg                      |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_9/inst/testclk_div40                                                                                                                                                                                     |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/SFP_SI5328_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                              | system_i/clock_counter/SFP_SI5328_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_2__0_n_0                                                                                                                                                                                                                       | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                                                     |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/uart2_pl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                                  | system_i/uart2_pl/U0/bus2ip_reset_int_core                                                                                                                                                                                                      |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                                                                                          | system_i/uart2_pl/U0/bus2ip_reset_int_core                                                                                                                                                                                                      |                1 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cntr_reg[0]_0                                                                                                                                                                                                 | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cntr_reg[0]_1                                                                                                                                               |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/FMC_HPC1_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                         |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/SFP_SI5328_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                | system_i/clock_counter/SFP_SI5328_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                 |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/FMC_HPC0_CLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                            |                1 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/retSt_reg[0][0]                                                                                                                                                                                               | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[10].w_issuing_cnt_reg[80][0]                                                                                                                                                                          | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[11].w_issuing_cnt_reg[88][0]                                                                                                                                                                          | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/USER_MGT_SI570_CLOCK2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                        |                1 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/rd_data_indx_r_reg[3][0]                                                                                                                                                                                           | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[12].w_issuing_cnt_reg[96][0]                                                                                                                                                                          | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[8][0]                                                                                                                                                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[16][0]                                                                                                                                                                           | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[24][0]                                                                                                                                                                           | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[4].w_issuing_cnt_reg[32][0]                                                                                                                                                                           | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[6].w_issuing_cnt_reg[48][0]                                                                                                                                                                           | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[7].w_issuing_cnt_reg[56][0]                                                                                                                                                                           | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC0_GBTCLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                        | system_i/clock_counter/FMC_HPC0_GBTCLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[8].w_issuing_cnt_reg[64][0]                                                                                                                                                                           | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[9].w_issuing_cnt_reg[72][0]                                                                                                                                                                           | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC0_GBTCLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                          | system_i/clock_counter/FMC_HPC0_GBTCLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                           |                2 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0                                                                                                                                                                         |                1 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][0][3]_i_1_n_0                                                                                                                                                                                                 | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                           |                1 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][1][3]_i_1_n_0                                                                                                                                                                                                 | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                           |                1 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][2][3]_i_1_n_0                                                                                                                                                                                                 | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                           |                1 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][3][3]_i_1_n_0                                                                                                                                                                                                 | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                           |                1 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][0][3]_i_1_n_0                                                                                                                                                                                                 | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                           |                1 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][1][3]_i_1_n_0                                                                                                                                                                                                 | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                           |                0 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][2][3]_i_1_n_0                                                                                                                                                                                                 | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                           |                1 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][3][3]_i_1_n_0                                                                                                                                                                                                 | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                           |                0 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_inject_state[3]_i_1_n_0                                                                                                                                                                                           | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                           |                2 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_periodic_state[3]_i_1_n_0                                                                                                                                                                                         | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                           |                1 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/p_1_in                                                                                                                                                                                                         | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                           |                1 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/wtrs[3]_i_1_n_0                                                                                                                                                                                                | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/diff_freq_counter_4/inst/hold_clk[3]_i_1_n_0                                                                                                                                                                             |                1 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/refSt[3]_i_1_n_0                                                                                                                                                                                                                      | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                           |                1 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/refs[3]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |                0 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/retSt[3]_i_1__0_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                0 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                     |                1 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/wr_accepted                                                                                                                                                                                                                           | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                0 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                       |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_5/inst/hold_clk[3]_i_1_n_0                                                                                                                                                                               |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_2/inst/hold_clk[3]_i_1_n_0                                                                                                                                                                               |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                          |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                              |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/diff_freq_counter_0/inst/hold_clk[3]_i_1_n_0                                                                                                                                                                             |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                        |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                                                                                            | system_i/HDMI_CTL/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                          |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                                                       | system_i/iic0_pl/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                  |                3 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/downsizer_pntr_reg[0][0]                                                                                                                                       | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/downsizer_repeat_reg[3][0]                                                                                   |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/downsizer_pntr_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/clock_counter/diff_freq_counter_4/inst/DIFF_CLKIN_bufg                    |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/diff_freq_counter_4/inst/testclk_div40                                                                                                                                                                                   |                1 |              8 |
|  system_i/clock_counter/gt_freq_counter_5/inst/DIFF_MGTE4_bufg                      |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_5/inst/testclk_div40                                                                                                                                                                                     |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                     |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                                                                                     | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/p_1_out                                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/push_buttons_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                          | system_i/push_buttons_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                     |                1 |              8 |
|  system_i/clock_counter/gt_freq_counter_2/inst/DIFF_MGTE4_bufg                      |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_2/inst/testclk_div40                                                                                                                                                                                     |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/push_buttons_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                        | system_i/push_buttons_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC0_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                          | system_i/clock_counter/FMC_HPC0_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                           |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/USER_SMA_MGT_CLOCK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                           |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/HDMI_SI5324_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                              |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC0_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                        | system_i/clock_counter/FMC_HPC0_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                             | system_i/iic1_pl/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                           |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/USER_MGT_SI570_CLOCK1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                        |                1 |              8 |
|  system_i/clock_counter/diff_freq_counter_0/inst/DIFF_CLKIN_bufg                    |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/diff_freq_counter_0/inst/testclk_div40                                                                                                                                                                                   |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                                                                                                 | system_i/uart2_pl/U0/bus2ip_reset_int_core                                                                                                                                                                                                      |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/USER_MGT_SI570_CLOCK1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                         | system_i/clock_counter/USER_MGT_SI570_CLOCK1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                          |                1 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/from_sys_reg                                                                                                                                                                                 |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/dip_switches_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                        | system_i/dip_switches_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/USER_MGT_SI570_CLOCK1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                       | system_i/clock_counter/USER_MGT_SI570_CLOCK1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/dip_switches_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                          | system_i/dip_switches_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                     |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/HDMI_SI5324_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                             | system_i/clock_counter/HDMI_SI5324_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                              |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                           |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/USER_SMA_MGT_CLOCK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | system_i/clock_counter/USER_SMA_MGT_CLOCK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                             |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                            | system_i/HDMI_CTL/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                          |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/HDMI_SI5324_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                               | system_i/clock_counter/HDMI_SI5324_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/PMOD_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                     | system_i/PMOD_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                      |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                                         |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/PMOD_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                   | system_i/PMOD_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                    |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/USER_SMA_MGT_CLOCK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | system_i/clock_counter/USER_SMA_MGT_CLOCK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/led_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                   | system_i/led_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                    |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/led_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                 | system_i/led_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                  |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                                                                                             | system_i/iic1_pl/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                           |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                          |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                | system_i/iic0_pl/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                  |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                       |                4 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                     |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/PMOD_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                  | system_i/PMOD_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                   |                2 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                                                                                     | system_i/ddr4_0/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                        |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                                                      | system_i/HDMI_CTL/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                 |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/PMOD_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                    | system_i/PMOD_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                     |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/FMC_HPC0_GBTCLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                         |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_0/inst/hold_clk[3]_i_1_n_0                                                                                                                                                                               |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/SFP_SI5328_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                               |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/USER_MGT_SI570_CLOCK2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                       | system_i/clock_counter/USER_MGT_SI570_CLOCK2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/FMC_HPC1_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                            |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/USER_MGT_SI570_CLOCK2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                         | system_i/clock_counter/USER_MGT_SI570_CLOCK2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                          |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/HDMI_RX_CLK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                  |                1 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/rst_ddr4_0_266M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                     |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                     |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                |                2 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf_we_r1_reg_0                                                                                                                                |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                     |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC0_CLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                           | system_i/clock_counter/FMC_HPC0_CLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC1_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                          | system_i/clock_counter/FMC_HPC1_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                           |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                           |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_8/inst/hold_clk[3]_i_1_n_0                                                                                                                                                                               |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC0_CLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                             | system_i/clock_counter/FMC_HPC0_CLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                              |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC1_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                        | system_i/clock_counter/FMC_HPC1_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_sep_mismatch_reg[0][0]                                                                                                                                   |                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/diff_freq_counter_2/inst/hold_clk[3]_i_1_n_0                                                                                                                                                                             |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/diff_freq_counter_3/inst/hold_clk[3]_i_1_n_0                                                                                                                                                                             |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC0_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                             | system_i/clock_counter/FMC_HPC0_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                              |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC0_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                           | system_i/clock_counter/FMC_HPC0_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d_reg[3]                                                                                                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                                         |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d_reg[3]                                                                                                                                                   |                                                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_1/inst/hold_clk[3]_i_1_n_0                                                                                                                                                                               |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/Q[1]                                                                                                                                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                  |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/CLK_74_25/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                   | system_i/clock_counter/CLK_74_25/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                    |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                                                                                        |                                                                                                                                                                                                                                                 |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_6/inst/hold_clk[3]_i_1_n_0                                                                                                                                                                               |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_3/inst/hold_clk[3]_i_1_n_0                                                                                                                                                                               |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/CLK_125/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                     | system_i/clock_counter/CLK_125/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_7/inst/hold_clk[3]_i_1_n_0                                                                                                                                                                               |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/CLK_125/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                       | system_i/clock_counter/CLK_125/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                        |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/CLK_74_25/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                     | system_i/clock_counter/CLK_74_25/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                      |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/diff_freq_counter_5/inst/hold_clk[3]_i_1_n_0                                                                                                                                                                             |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_9/inst/hold_clk[3]_i_1_n_0                                                                                                                                                                               |                0 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_cplx_state[3]_i_1_n_0                                                                                                                                                           | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                1 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_seq_state[3]_i_1_n_0                                                                                                                                                            | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                             | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                           |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/last_grant[3]_i_1_n_0                                                                                                                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                                                                                         | system_i/HDMI_TX_SRC/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                       |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_accum_continue1                                                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                                                      |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                                                   | system_i/HDMI_TX_SRC/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                              |                4 |              8 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calSt[3]_i_1_n_0                                                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                            |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                |                4 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                                          | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                        |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                     |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/from_sys_reg                                                                                                                                                                                  |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                           |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                            | system_i/HDMI_TX_SRC/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                              |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                           |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                                         |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                        | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                        |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                         | system_i/HDMI_TX_SRC/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                       |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                          | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                        |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                     |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/PMOD_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                   |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_d3                                                                                                                                             |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/led_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                  |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                                                                      | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/PMOD_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                    |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                                                                                             | system_i/iic0_pl/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                           |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                             | system_i/iic0_pl/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                           |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/dip_switches_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d0                                                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                                                       | system_i/iic1_pl/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                  |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                               | system_i/HDMI_CTL/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                 |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                               | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                             |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                                                     |                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[58][0]                                                                                                             | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[50][0]                                                                                                             | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[42][0]                                                                                                             | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[34][0]                                                                                                             | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[2]_0[0]                                                                                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[26][0]                                                                                                             | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[18][0]                                                                                                             | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[10][0]                                                                                                             | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                               | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[58][0]                                                                                                              | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[50][0]                                                                                                              | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[42][0]                                                                                                              | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[34][0]                                                                                                              | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[2][0]                                                                                                               | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[26][0]                                                                                                              | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[18][0]                                                                                                              | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[10][0]                                                                                                              | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                     |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                | system_i/iic1_pl/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                  |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/FMC_HPC0_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                         |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                              | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/push_buttons_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                     |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/grant_i_reg[3]                                                                                                        |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                                                      |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                     |                2 |              8 |
|  system_i/clock_counter/gt_freq_counter_0/inst/DIFF_MGTE4_bufg                      |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_0/inst/testclk_div40                                                                                                                                                                                     |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0]                                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[8].r_issuing_cnt_reg[64][0]                                                                                                                                                                           | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/Q[1]                                                                                                                                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                  |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d_reg[3]                                                                                                                                                   |                                                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d_reg[3]                                                                                                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                                         |                1 |              8 |
|  system_i/clock_counter/gt_freq_counter_1/inst/DIFF_MGTE4_bufg                      |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_1/inst/testclk_div40                                                                                                                                                                                     |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[2].r_issuing_cnt_reg[16][0]                                                                                                                                                                           | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                       |                1 |              8 |
|  system_i/clock_counter/diff_freq_counter_3/inst/DIFF_CLKIN_bufg                    |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/diff_freq_counter_3/inst/testclk_div40                                                                                                                                                                                   |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[9].r_issuing_cnt_reg[72][0]                                                                                                                                                                           | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_sep_mismatch_reg[3][0]                                                                                                                                   |                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/clock_counter/gt_freq_counter_8/inst/DIFF_MGTE4_bufg                      |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_8/inst/testclk_div40                                                                                                                                                                                     |                0 |              8 |
|  system_i/clock_counter/diff_freq_counter_2/inst/DIFF_CLKIN_bufg                    |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/diff_freq_counter_2/inst/testclk_div40                                                                                                                                                                                   |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/system_management_wiz_0/inst/AXI_SYSMONE1_CORE_I/D[7]                                                                                                                                                                                                                                    | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                         |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[8][0]                                                                                                                                                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                           | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                           |                2 |              8 |
|  system_i/clock_counter/gt_freq_counter_3/inst/DIFF_MGTE4_bufg                      |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_3/inst/testclk_div40                                                                                                                                                                                     |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                |                4 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                    |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                     |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[3].r_issuing_cnt_reg[24][0]                                                                                                                                                                           | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/clock_counter/gt_freq_counter_6/inst/DIFF_MGTE4_bufg                      |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_6/inst/testclk_div40                                                                                                                                                                                     |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/b_reg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/HDMI_RX_CLK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                 | system_i/clock_counter/HDMI_RX_CLK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/HDMI_RX_CLK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                   | system_i/clock_counter/HDMI_RX_CLK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                    |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC1_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                             | system_i/clock_counter/FMC_HPC1_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                              |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC1_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                           | system_i/clock_counter/FMC_HPC1_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[10].r_issuing_cnt_reg[80][0]                                                                                                                                                                          | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[11].r_issuing_cnt_reg[88][0]                                                                                                                                                                          | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[12].r_issuing_cnt_reg[96][0]                                                                                                                                                                          | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[4].r_issuing_cnt_reg[32][0]                                                                                                                                                                           | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                            | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                1 |             10 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_infrastructure/counter_mb_rst[6]_i_1_n_0                                                                                                                                                                            |                1 |             10 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/RD_PRI_REG.rd_wait_limit_reg[4][0]                                                                                                                                                                                                  | system_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_wait_limit[4]_i_1_n_0                                                                                                                                                            |                1 |             10 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_infrastructure/counter_riu_rst[6]_i_1_n_0                                                                                                                                                                           |                1 |             10 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cmp_byte_reg[2][0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                 |                1 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                0 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                1 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/push_buttons_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                            | system_i/push_buttons_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                2 |             10 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/ui_mc_idle_cnt0                                                                                                                                                                                                                       | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/ui_mc_idle_cnt[4]_i_1_n_0                                                                                                                                                           |                1 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                           | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                4 |             10 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/RD_PRI_REG.wr_wait_limit_reg[0][0]                                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit[4]_i_1_n_0                                                                                                                                                            |                1 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/SR[0]                                                                                                       |                1 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                       |                0 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                0 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[1].active_cnt_reg[1][1]                                                                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_thread_loop[1].active_cnt_reg[1][5][0]                                                                  |                2 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[2].active_cnt_reg[2][1]                                                                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_thread_loop[2].active_cnt_reg[2][5][0]                                                                  |                2 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[3].active_cnt_reg[3][1]                                                                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_thread_loop[3].active_cnt_reg[3][5][0]                                                                  |                1 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                             | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                        |                1 |             10 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/rd_accepted                                                                                                                                                                                                                           | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                0 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                          | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                           |                2 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                       | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                        |                2 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                5 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                2 |             10 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cmr_cnt[4]_i_2_n_0                                                                                                                                                                                                                  | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cs_mask_int                                                                                                                                                                       |                2 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                1 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                 |                0 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                 |                3 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                2 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                           | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                3 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                                                 |                2 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/push_buttons_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[27]                                                                                                                     |                2 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_thread_loop[3].active_cnt_reg[3][1]                                                                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_thread_loop[3].active_cnt_reg[3][5][0]                                                                  |                1 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                1 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_thread_loop[2].active_cnt_reg[2][1]                                                                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_thread_loop[2].active_cnt_reg[2][5][0]                                                                  |                1 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                 |                0 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_thread_loop[1].active_cnt_reg[1][1]                                                                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_thread_loop[1].active_cnt_reg[1][5][0]                                                                  |                1 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                1 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                2 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                            | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                1 |             10 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_infrastructure/counter_div_rst[6]_i_1_n_0                                                                                                                                                                           |                1 |             10 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_infrastructure/sel                                                                                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_infrastructure/SR[0]                                                                                                                                                                                                |                1 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/SR[0]                                                                                                       |                3 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                                                                                                 | system_i/uart2_pl/U0/bus2ip_reset_int_core                                                                                                                                                                                                      |                1 |             10 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/lpf_int                                                                                                                                                          |                0 |             10 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[19]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[20]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[21]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[22]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[23]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[24]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[25]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[26]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[27]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[28]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[29]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[30]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[31]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[32]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[33]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[34]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[36]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_state_issue_act                                                                                                                          |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[37]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[38]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[39]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[40]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[41]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[42]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[43]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[44]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[45]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[46]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[47]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[48]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[49]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[50]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[51]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[52]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[53]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[54]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff[1]                                                                                                                                                                 |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_100[1]                                                                                                                                                             |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_108[1]                                                                                                                                                             |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_112[1]                                                                                                                                                             |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_12[1]                                                                                                                                                              |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_20[1]                                                                                                                                                              |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_28[1]                                                                                                                                                              |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_36[1]                                                                                                                                                              |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_4[1]                                                                                                                                                               |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_44[1]                                                                                                                                                              |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_52[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_60[1]                                                                                                                                                              |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_68[1]                                                                                                                                                              |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_76[1]                                                                                                                                                              |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_84[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_92[1]                                                                                                                                                              |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff[1]                                                                                                                                                                 |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_102[1]                                                                                                                                                             |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_109[1]                                                                                                                                                             |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_113[1]                                                                                                                                                             |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_14[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_22[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_30[1]                                                                                                                                                              |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_38[1]                                                                                                                                                              |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_46[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_54[1]                                                                                                                                                              |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_6[1]                                                                                                                                                               |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_62[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_70[1]                                                                                                                                                              |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_78[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_86[1]                                                                                                                                                              |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_94[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff[1]                                                                                                                                                                 |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_104[1]                                                                                                                                                             |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_110[1]                                                                                                                                                             |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_114[1]                                                                                                                                                             |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_16[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_24[1]                                                                                                                                                              |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_32[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_40[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_48[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_56[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_64[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_72[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_8[1]                                                                                                                                                               |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_80[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_88[1]                                                                                                                                                              |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_96[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff[1]                                                                                                                                                                 |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_10[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_106[1]                                                                                                                                                             |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_111[1]                                                                                                                                                             |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_115[1]                                                                                                                                                             |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_18[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_26[1]                                                                                                                                                              |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_34[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_42[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_50[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_58[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_66[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_74[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_82[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_90[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_98[1]                                                                                                                                                              |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[55]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[56]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[57]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[58]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[59]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[60]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[61]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[62]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[63]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[64]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[65]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[66]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[67]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[68]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[69]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[70]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[71]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[72]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[73]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[74]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[75]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[76]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[77]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[78]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[79]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[80]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[81]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[82]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[83]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[84]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[85]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                            | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                            | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                              | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[0]                                                                                                                                                                                            | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[1]                                                                                                                                                                                            | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[2]                                                                                                                                                                                            | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[3]                                                                                                                                                                                            | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/gen_endpoint.r_cnt_reg[5][0]                                                                                                                                                                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                    |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                                                                                          | system_i/ddr4_0/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                        |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                            | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                3 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_7                                                                                                                                                                                                              | system_i/ddr4_0/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                        |                0 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                           |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                    |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                            | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/rst_ddr4_0_266M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                        | system_i/rst_ddr4_0_266M/U0/SEQ/seq_clr                                                                                                                                                                                                         |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                        | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/E[0]                                                                                                                                                                                                                                  | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                        | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                    |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                          | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr_reg_n_0                                                                                                                                                                                   |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/traffic_instr_nxt_instr_r1_reg[5][0]                                                                                                                                                                                                         | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/max_rd_lat_reg[5][0]                                                                                                                                                                                                                         | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN                                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                0 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                              | system_i/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_clr                                                                                                                                                                                               |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                            | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                                  | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                          |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                        | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                            | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                      | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/push_buttons_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                   | system_i/push_buttons_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                          | system_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                           |                0 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                            | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                            | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                            | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                           |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                    |                0 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                     |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                             | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_clr                                                                                                                                                              |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                        |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                        |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/HDMI_CTL/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                          |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                        |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                        |                3 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                        |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                        |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                        |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                        |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/iic0_pl/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                           |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                        |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                        |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/iic1_pl/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                           |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/HDMI_TX_SRC/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                       |                4 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                        |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                           |                4 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/rx_fifo_rst                                                                                                                                                                                        |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                                                                                                                                        |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                            | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                               | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                               | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                3 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                         | system_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_clr_reg_n_0                                                                                                                                                                                  |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                            | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[35]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                            | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/upd_rd_buf_indx                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[0]                                                                                                                                                                                     | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[1]                                                                                                                                                                                     | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[2]                                                                                                                                                                                     | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[3]                                                                                                                                                                                     | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[4]                                                                                                                                                                                     | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[5]                                                                                                                                                                                     | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[6]                                                                                                                                                                                     | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[7]                                                                                                                                                                                     | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[8]                                                                                                                                                                                     | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[9]                                                                                                                                                                                     | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[10]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[11]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[12]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[13]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[14]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[15]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                2 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[16]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[17]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[18]                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                0 |             12 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value_reg[12]                                                                                                                                                                                                                        | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                3 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[8][6]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                1 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[7][6]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                1 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[6][6]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                0 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[5][6]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                0 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[4][6]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                0 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value_reg[53]                                                                                                                                                                                                                        | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                0 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                3 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value_reg[47]                                                                                                                                                                                                                        | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                0 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value_reg[4]                                                                                                                                                                                                                         | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                1 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value_reg[32]                                                                                                                                                                                                                        | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                0 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value_reg[39]                                                                                                                                                                                                                        | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                1 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value_reg[19]                                                                                                                                                                                                                        | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                2 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value_reg[25]                                                                                                                                                                                                                        | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                0 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[3][6]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                1 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[31][6]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                0 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[30][6]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                0 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                                                                                      | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                                          |                4 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[0][6]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                3 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[29][6]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                0 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]_i_1_n_0                                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                1 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[28][6]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[27][6]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQPat_A_reg[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                 |                3 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[26][6]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                0 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQPat_A_reg[32]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                3 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[25][6]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                2 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQPat_B_reg[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                 |                1 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[24][6]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                3 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQPat_B_reg[32]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                0 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[23][6]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg                                                                                                                                                         |                                                                                                                                                                                                                                                 |                1 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                                                                                                 |                                                                                                                                                                                                                                                 |                1 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                           |                7 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.mesg_reg                                                                                                                                                        |                                                                                                                                                                                                                                                 |                2 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[22][6]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                0 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[21][6]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                0 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[20][6]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                0 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[1][6]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                2 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[19][6]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[18][6]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                3 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[17][6]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[16][6]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                5 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[15][6]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                0 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[14][6]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                2 |             14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                    |                1 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                               |                                                                                                                                                                                                                                                 |                2 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                3 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[13][6]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                2 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[10][6]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                3 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                3 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                3 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                3 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[12][6]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                2 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                        | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                        |                4 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                               |                                                                                                                                                                                                                                                 |                1 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[11][6]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                2 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                           | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                           |                4 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                  |                1 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[2][6]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                1 |             14 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[9][6]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                0 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                      | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                  |                0 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                      | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                                                                          | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                       | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                      | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                  |                0 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                      | system_i/iic0_pl/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                           |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                  | system_i/HDMI_TX_SRC/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                       |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                              | system_i/HDMI_CTL/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                 |                0 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                       | system_i/HDMI_TX_SRC/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                              |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                      | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                           |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                        | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                0 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                      | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                  |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                       | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/PMOD_OUT/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                |                4 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/SS[0]                                                                                                                                        |                4 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_0                                                                                                                                                               |                0 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_10                                                                                                                                                              |                0 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_12                                                                                                                                                              |                0 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_14                                                                                                                                                              |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_16                                                                                                                                                              |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_18                                                                                                                                                              |                2 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_2                                                                                                                                                               |                2 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_20                                                                                                                                                              |                0 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_22                                                                                                                                                              |                0 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_24                                                                                                                                                              |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_26                                                                                                                                                              |                0 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_28                                                                                                                                                              |                0 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_30                                                                                                                                                              |                0 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_4                                                                                                                                                               |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_6                                                                                                                                                               |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_8                                                                                                                                                               |                0 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                      | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                          | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                0 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                           | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                0 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                           | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_8                                                                                                                                                               |                2 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly[7]_i_1_n_0                                                                                                                                      |                2 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_6                                                                                                                                                               |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_4                                                                                                                                                               |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_30                                                                                                                                                              |                0 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_28                                                                                                                                                              |                3 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_26                                                                                                                                                              |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_24                                                                                                                                                              |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_22                                                                                                                                                              |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_20                                                                                                                                                              |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_2                                                                                                                                                               |                2 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_18                                                                                                                                                              |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_16                                                                                                                                                              |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_14                                                                                                                                                              |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_12                                                                                                                                                              |                0 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_10                                                                                                                                                              |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_0                                                                                                                                                               |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                           | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                4 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                      | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                  |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                      | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                  |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_8                                                                                                                                                               |                3 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_6                                                                                                                                                               |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_4                                                                                                                                                               |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_30                                                                                                                                                              |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_28                                                                                                                                                              |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_26                                                                                                                                                              |                2 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_24                                                                                                                                                              |                2 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_22                                                                                                                                                              |                2 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_20                                                                                                                                                              |                2 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_2                                                                                                                                                               |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_18                                                                                                                                                              |                3 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_16                                                                                                                                                              |                2 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_14                                                                                                                                                              |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_12                                                                                                                                                              |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_10                                                                                                                                                              |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_0                                                                                                                                                               |                0 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_8                                                                                                                                                               |                3 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_6                                                                                                                                                               |                2 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_4                                                                                                                                                               |                3 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_30                                                                                                                                                              |                4 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_28                                                                                                                                                              |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_26                                                                                                                                                              |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_24                                                                                                                                                              |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_22                                                                                                                                                              |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_20                                                                                                                                                              |                0 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_2                                                                                                                                                               |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_18                                                                                                                                                              |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_16                                                                                                                                                              |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_14                                                                                                                                                              |                2 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_12                                                                                                                                                              |                2 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_10                                                                                                                                                              |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_0                                                                                                                                                               |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                      | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                4 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                        | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_thread_loop[2].r_word_cnt_reg[2][0][0]                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                              | system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                        |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/led_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                           | system_i/led_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                  |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/dip_switches_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                            | system_i/dip_switches_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/led_8bits/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                               |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                        | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                 |                0 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                        | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[13]                                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[12]                                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                5 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[11]                                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[10]                                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                        | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                 |                0 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                        | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[8]                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                               | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[7]                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[9]                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                              | system_i/ps8_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                        |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/PMOD_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[24]                                                                                                                                |                4 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[6]                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[5]                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[4]                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[3]                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_thread_loop[3].r_word_cnt_reg[3][0][0]                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/dip_switches_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[24]                                                                                                                     |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                        | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[2]                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[1]                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                             | system_i/iic1_pl/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                  |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                        | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                 |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                    |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                      | system_i/iic1_pl/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                           |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                        | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                 |                0 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                              | system_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                        |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                        | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_thread_loop[1].r_word_cnt_reg[1][0][0]                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                               | system_i/iic1_pl/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                  |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf_we_r1                                                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[1]                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[2]                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                         | system_i/HDMI_TX_SRC/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                              |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                           | system_i/HDMI_TX_SRC/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                              |                0 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                   | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                        |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_rd_cnt[7]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                        | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                        | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                        | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                 |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                              | system_i/ps8_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                        |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                      | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                  |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_word_cnt_reg[0][0][0]                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                      | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                           | system_i/iic0_pl/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                  |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                        | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                        | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                              | system_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                        |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                        | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                        | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                 |                0 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_seq_a_b_dly_reg[7][0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                0 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_seq_b_a_dly_reg[7][0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                2 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_seq_a_a_dly_reg[7][0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                2 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_cmp_en_reg[7][0]                                                                                                                                                                                                                         | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                      | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                  |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                              | system_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                        |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                      | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_CS_B_reg[7][0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                 |                2 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_CS_A_reg[7][0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                 |                4 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                        | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                        | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_ACT_n_A_reg[7][0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                                                                                     | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                   |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/p_92_in                                                                                                                                                                                                                                              | system_i/uart2_pl/U0/bus2ip_reset_int_core                                                                                                                                                                                                      |                4 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                                                                                                 | system_i/uart2_pl/U0/bus2ip_reset_int_core                                                                                                                                                                                                      |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/uart2_pl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                             | system_i/uart2_pl/U0/bus2ip_reset_int_core                                                                                                                                                                                                      |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                                                                                                 | system_i/uart2_pl/U0/bus2ip_reset_int_core                                                                                                                                                                                                      |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                                                                                    | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                   |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/beat_cnt_reg[0][0]                                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                                                                                                 | system_i/uart2_pl/U0/bus2ip_reset_int_core                                                                                                                                                                                                      |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                                                                                                 | system_i/uart2_pl/U0/bus2ip_reset_int_core                                                                                                                                                                                                      |                4 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                                                                                                 | system_i/uart2_pl/U0/bus2ip_reset_int_core                                                                                                                                                                                                      |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                                                                                           | system_i/uart2_pl/U0/bus2ip_reset_int_core                                                                                                                                                                                                      |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                              |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                                                                  | system_i/ddr4_0/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                        |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                      |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                                                                  | system_i/ddr4_0/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                        |                2 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                            |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                              | system_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                        |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                              | system_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                        |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[38]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                           | system_i/iic1_pl/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                  |                2 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[1]                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[2]                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[3]                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[4]                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[5]                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[6]                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[7]                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[8]                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[9]                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[12]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[10]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[11]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[13]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[14]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[15]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[16]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[17]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[18]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[19]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[20]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[21]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[22]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[23]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[24]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[25]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[26]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[27]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[28]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[29]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[30]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[31]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[32]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[33]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[34]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[35]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[36]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[37]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[39]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[40]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[41]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[42]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[43]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[44]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[45]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[46]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[47]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[48]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[49]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[50]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[51]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[52]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[53]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[54]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[55]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[56]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[57]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[58]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[59]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[60]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[61]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[62]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[63]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[64]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[65]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[66]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[67]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[68]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[69]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[70]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[71]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[72]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[73]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[74]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[75]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[76]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[77]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[78]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[79]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[80]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[81]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[82]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[83]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[84]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_0[85]                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                      | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                             | system_i/iic0_pl/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                  |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                      | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                  |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_3                                                                                                                                                                                                              | system_i/ddr4_0/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                        |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                               | system_i/iic0_pl/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                  |                0 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                              | system_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                        |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/PMOD_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                       | system_i/PMOD_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                    |                4 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                      | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/bus_struct_reset[0]                                                                                                                                                      |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                              | system_i/ps8_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                        |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                        | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                        | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                      | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                  |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                      | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/PMOD_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                            | system_i/PMOD_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                   |                5 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                              | system_i/ps8_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                        |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                            | system_i/HDMI_CTL/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                 |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                      | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                  |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                      | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                          | system_i/HDMI_CTL/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                 |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                      | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                      | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                  |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                         | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                     | system_i/HDMI_CTL/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                          |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[14]                                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                2 |             18 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/RD_PRI_REG.rd_starve_cnt_reg[8][0]                                                                                                                                                                                                  | system_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_wait_limit1                                                                                                                                                                      |                0 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                              |                                                                                                                                                                                                                                                 |                2 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/E[0]                                                                                                                                                                                                                                | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                           |                4 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/dip_switches_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                   | system_i/dip_switches_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                2 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                2 |             18 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/xsdb_wr_data_reg[8][0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/PMOD_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                              | system_i/PMOD_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                    |                2 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                 |                2 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[8].srl_nx1/shift_qual                                                                                                                                                            |                                                                                                                                                                                                                                                 |                2 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                 |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                                           |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                                                 |                4 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                            |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                                                 |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                 |                4 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                                           |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                 |                5 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/PMOD_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                             | system_i/PMOD_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                   |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                              |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                                                 |                4 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                                           |                                                                                                                                                                                                                                                 |                0 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                 |                0 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                0 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                 |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                 |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                                           |                                                                                                                                                                                                                                                 |                0 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                 |                5 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                                           |                                                                                                                                                                                                                                                 |                2 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                 |                4 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                              |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/bramB_rdy                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                 |                2 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                 |                0 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                                                 |                2 |             18 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                                                                                         | system_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit1                                                                                                                                                                      |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                 |                0 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]                                                                                                                                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][0]                                                                                                                     |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                 |                4 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                                           |                                                                                                                                                                                                                                                 |                0 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                              |                                                                                                                                                                                                                                                 |                0 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                                           |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                      |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                2 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                                                 |                4 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                2 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                                                 |                5 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                 |                0 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                                           |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                 |                0 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                              |                                                                                                                                                                                                                                                 |                2 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                 |                0 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                                                 |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                4 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                    |                                                                                                                                                                                                                                                 |                2 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                           |                                                                                                                                                                                                                                                 |                0 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                 |                4 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                              |                                                                                                                                                                                                                                                 |                0 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                 |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                                           |                                                                                                                                                                                                                                                 |                0 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                              |                                                                                                                                                                                                                                                 |                0 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                                                 |                2 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                              |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                                                 |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                5 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_4                                                                                                                                                                                                              | system_i/ddr4_0/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                        |                0 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                5 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/led_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                            | system_i/led_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                  |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                   |                                                                                                                                                                                                                                                 |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                              |                                                                                                                                                                                                                                                 |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                              |                                                                                                                                                                                                                                                 |                0 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                 |                0 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                3 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                             | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                3 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                   | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                   | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                           | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                           |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                   | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                 | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                | system_i/iic0_pl/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                  |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                           | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                           |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                   | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/E[0]                                                                                                                                                                    | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                           | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                           |                0 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                 | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                           | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                           |                0 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                             | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                4 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                           | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                           |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                 | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                3 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                0 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                4 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                            | system_i/HDMI_TX_SRC/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                              |                3 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                 | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                3 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                        | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                        |                3 |             20 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone                                                                                                                                                                           |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                         | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                            |                3 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                        | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                        |                0 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                        | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                        |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                        | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                        |                4 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                        | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                        |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                        | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                        |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                        | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                        |                0 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                 | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                            | system_i/HDMI_TX_SRC/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                              |                3 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                        | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                        |                0 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                0 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                0 |             20 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_wptr                                                                                                                                                     |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                0 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                   | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                0 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                      | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                     | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                           |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                 | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                3 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                7 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                           | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                           |                3 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                3 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                                    | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                | system_i/iic1_pl/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                  |                4 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0] | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                   | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                   | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                 | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                3 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                 | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                           | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                           |                6 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                | system_i/iic1_pl/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                  |                3 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                0 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                   | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                               | system_i/HDMI_CTL/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                 |                3 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                   | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                           | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                           |                0 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             20 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/cntr[9]_i_1__0_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                3 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                | system_i/iic0_pl/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                  |                5 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                 | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                4 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                   | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                 | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                 | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                             | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                          |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                   | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                0 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                0 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                   | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                3 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                                                | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                                                                                                | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                                                    |                2 |             20 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/E[0]                                                                                                                                                                                                                                         | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                               | system_i/HDMI_CTL/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                 |                4 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/E[0]                                                                                                                                                                    | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                3 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                            | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |                4 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                3 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                                                                                                                                    | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                3 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                  |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                        | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                          | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                1 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                 |                6 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                              | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                4 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                 |                0 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                6 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                           | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                8 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                           | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                7 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                           | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                0 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                           | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                0 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                          | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                2 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                3 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                          | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                2 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                           | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                7 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                           | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                0 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                           | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                0 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                5 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                          | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                1 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                           | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                0 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                           | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                0 |             22 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data_reg[30]                                                                                                                                                                |                4 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                3 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                4 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                2 |             22 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/cnt_read[5]_i_1_n_0                                                                                                                                                                                                                 | system_i/ddr4_0/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                        |                1 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                4 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                2 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                5 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                4 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                 |                4 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                                                 |                5 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                3 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                           | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |               10 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                5 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                           | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                2 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                           | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                0 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                    | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                                                                                                                                     |                1 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                    | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                            |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/gen_pipelined.mesg_reg_reg[0]                                                                                                              |                                                                                                                                                                                                                                                 |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                   | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                        | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                5 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                1 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                        | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset                                                                                                                                                                                    |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]_0                                                                                                             | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]                                                             |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                                 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                                                                                                                                     |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                         |                                                                                                                                                                                                                                                 |                5 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/gen_pipelined.mesg_reg_reg[0]                                                                                                              |                                                                                                                                                                                                                                                 |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                5 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                         |                                                                                                                                                                                                                                                 |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset                                                                                                                                                                                    |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/gen_pipelined.mesg_reg_reg[0]                                                                                                              |                                                                                                                                                                                                                                                 |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                                 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                                                                                                     |                1 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset                                                                                                                                                                                    |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                                   |                                                                                                                                                                                                                                                 |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset                                                                                                                                                                                    |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                         |                                                                                                                                                                                                                                                 |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                                                                                                                                     |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/gen_pipelined.mesg_reg_reg[0]                                                                                                              |                                                                                                                                                                                                                                                 |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                                                                                                   | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                   |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[12]_i_2__0_n_0                                                                                                                                                                           | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[12]_i_1__0_n_0                                                                                                                         |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                   | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                            |                                                                                                                                                                                                                                                 |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                         |                                                                                                                                                                                                                                                 |                1 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                     | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                4 |             24 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                          |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                       | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                          |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                2 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                3 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             26 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_6                                                                                                                                                                                                              | system_i/ddr4_0/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                        |                0 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                0 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                2 |             26 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                    |                6 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                2 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                0 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop_reg[0][0]                                                                                                                                             | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                2 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                2 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/last_pop_reg[0][0]                                                                                                                                             | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                3 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                3 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                0 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                2 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                    |                6 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                              | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                0 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/last_pop_reg[0][0]                                                                                                                                             | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                3 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                2 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/last_pop_reg[0][0]                                                                                                                                             | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |                2 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                              | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                0 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                         | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                2 |             28 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                         | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                6 |             28 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                        | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                2 |             28 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                    |                8 |             28 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cntr_reg[0]_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                3 |             28 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/chosen_reg[0][0]                                                                                                                                                                             | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |               10 |             28 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                                                                                      | system_i/uart2_pl/U0/bus2ip_reset_int_core                                                                                                                                                                                                      |                3 |             28 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                3 |             30 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                2 |             30 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             30 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             30 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             30 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                             | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                4 |             30 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             30 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             30 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                3 |             30 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                3 |             30 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             30 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                2 |             30 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/p_0_in1_in[111]                                                                                                                                                                                                                     | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                            |                3 |             30 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                   |                                                                                                                                                                                                                                                 |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                 |                1 |             32 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/zq_intvl_count[15]_i_1_n_0                                                                                                                                                          |                2 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             32 |
|  system_i/clock_counter/gt_freq_counter_9/inst/DIFF_MGTE4_bufg                      | system_i/clock_counter/gt_freq_counter_9/inst/testclk_cnt[15]_i_1_n_0                                                                                                                                                                                                                             | system_i/clock_counter/gt_freq_counter_9/inst/testclk_div40                                                                                                                                                                                     |                3 |             32 |
|  system_i/clock_counter/gt_freq_counter_7/inst/DIFF_MGTE4_bufg                      | system_i/clock_counter/gt_freq_counter_7/inst/testclk_cnt[15]_i_1_n_0                                                                                                                                                                                                                             | system_i/clock_counter/gt_freq_counter_7/inst/testclk_div40                                                                                                                                                                                     |                2 |             32 |
|  system_i/clock_counter/diff_freq_counter_5/inst/DIFF_CLKIN_bufg                    | system_i/clock_counter/diff_freq_counter_5/inst/testclk_cnt[15]_i_1_n_0                                                                                                                                                                                                                           | system_i/clock_counter/diff_freq_counter_5/inst/testclk_div40                                                                                                                                                                                   |                3 |             32 |
|  system_i/clock_counter/gt_freq_counter_6/inst/DIFF_MGTE4_bufg                      | system_i/clock_counter/gt_freq_counter_6/inst/testclk_cnt[15]_i_1_n_0                                                                                                                                                                                                                             | system_i/clock_counter/gt_freq_counter_6/inst/testclk_div40                                                                                                                                                                                     |                3 |             32 |
|  system_i/clock_counter/gt_freq_counter_3/inst/DIFF_MGTE4_bufg                      | system_i/clock_counter/gt_freq_counter_3/inst/testclk_cnt[15]_i_1_n_0                                                                                                                                                                                                                             | system_i/clock_counter/gt_freq_counter_3/inst/testclk_div40                                                                                                                                                                                     |                2 |             32 |
|  system_i/clock_counter/diff_freq_counter_2/inst/DIFF_CLKIN_bufg                    | system_i/clock_counter/diff_freq_counter_2/inst/testclk_cnt[15]_i_1_n_0                                                                                                                                                                                                                           | system_i/clock_counter/diff_freq_counter_2/inst/testclk_div40                                                                                                                                                                                   |                3 |             32 |
|  system_i/clock_counter/gt_freq_counter_8/inst/DIFF_MGTE4_bufg                      | system_i/clock_counter/gt_freq_counter_8/inst/testclk_cnt[15]_i_1_n_0                                                                                                                                                                                                                             | system_i/clock_counter/gt_freq_counter_8/inst/testclk_div40                                                                                                                                                                                     |                2 |             32 |
|  system_i/clock_counter/diff_freq_counter_3/inst/DIFF_CLKIN_bufg                    | system_i/clock_counter/diff_freq_counter_3/inst/testclk_cnt[15]_i_1_n_0                                                                                                                                                                                                                           | system_i/clock_counter/diff_freq_counter_3/inst/testclk_div40                                                                                                                                                                                   |                3 |             32 |
|  system_i/clock_counter/gt_freq_counter_1/inst/DIFF_MGTE4_bufg                      | system_i/clock_counter/gt_freq_counter_1/inst/testclk_cnt[15]_i_1_n_0                                                                                                                                                                                                                             | system_i/clock_counter/gt_freq_counter_1/inst/testclk_div40                                                                                                                                                                                     |                2 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/HDMI_RX_CLK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                     | system_i/clock_counter/HDMI_RX_CLK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                5 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                 |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                2 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                 |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                0 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                 |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                 |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                                                                                                                    | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                    |                3 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                    |                3 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg_reg[15][0]                                                                                                                                                      |                0 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                 |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[13].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4__0                                                                                              |                                                                                                                                                                                                                                                 |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[15]_i_1_n_0                                                                                                                                                                     | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                5 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             32 |
|  system_i/clock_counter/gt_freq_counter_0/inst/DIFF_MGTE4_bufg                      | system_i/clock_counter/gt_freq_counter_0/inst/testclk_cnt[15]_i_1_n_0                                                                                                                                                                                                                             | system_i/clock_counter/gt_freq_counter_0/inst/testclk_div40                                                                                                                                                                                     |                2 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/USER_MGT_SI570_CLOCK1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]                                                                                                    |                3 |             32 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/imm_reg_reg[15][0]                                                                                                                      | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                      |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                                                      | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                5 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC1_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                               | system_i/clock_counter/FMC_HPC1_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                4 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/SFP_SI5328_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                  | system_i/clock_counter/SFP_SI5328_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                4 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/USER_SMA_MGT_CLOCK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]                                                                                                       |                4 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC0_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                            | system_i/clock_counter/FMC_HPC0_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                2 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                 |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                 |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                3 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/CLK_125/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                         | system_i/clock_counter/CLK_125/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |                3 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/CLK_74_25/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                       | system_i/clock_counter/CLK_74_25/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                    |                4 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC0_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                               | system_i/clock_counter/FMC_HPC0_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                5 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC0_CLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                               | system_i/clock_counter/FMC_HPC0_CLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                2 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC1_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                            | system_i/clock_counter/FMC_HPC1_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                5 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/HDMI_RX_CLK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]                                                                                                              |                5 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/FMC_HPC1_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]                                                                                                        |                5 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/diff_freq_counter_4/inst/FREQ_CNT_O[15]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |               12 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/SFP_SI5328_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]                                                                                                           |                4 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/gt_freq_counter_5/inst/FREQ_CNT_O[15]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                8 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/USER_MGT_SI570_CLOCK2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                           | system_i/clock_counter/USER_MGT_SI570_CLOCK2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                2 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/gt_freq_counter_2/inst/FREQ_CNT_O[15]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                8 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/diff_freq_counter_0/inst/FREQ_CNT_O[15]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |               16 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/HDMI_SI5324_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]                                                                                                          |                5 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                                 |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                             | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                 |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/FMC_HPC0_GBTCLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]                                                                                                     |                4 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/USER_MGT_SI570_CLOCK2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]                                                                                                    |                4 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                  |                                                                                                                                                                                                                                                 |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/FMC_HPC1_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]                                                                                                     |                5 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                 |                1 |             32 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cplx_config_reg[16]                                                                                                                                                                                                                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                3 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC0_GBTCLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                            | system_i/clock_counter/FMC_HPC0_GBTCLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                4 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/FMC_HPC0_CLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]                                                                                                        |                7 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/FMC_HPC0_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]                                                                                                        |                5 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/CLK_74_25/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]                                                                                                                |                5 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/CLK_125/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]                                                                                                                  |                5 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/HDMI_SI5324_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                 | system_i/clock_counter/HDMI_SI5324_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                              |                5 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/USER_SMA_MGT_CLOCK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                              | system_i/clock_counter/USER_SMA_MGT_CLOCK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                4 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/USER_MGT_SI570_CLOCK1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                           | system_i/clock_counter/USER_MGT_SI570_CLOCK1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                3 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                 |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                0 |             32 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                 |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                  |                                                                                                                                                                                                                                                 |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                2 |             32 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/pointer_we                                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/gt_freq_counter_0/inst/FREQ_CNT_O[15]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |               15 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/diff_freq_counter_3/inst/FREQ_CNT_O[15]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |               14 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                3 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                 |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/gt_freq_counter_8/inst/FREQ_CNT_O[15]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                3 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                2 |             32 |
|  system_i/clock_counter/diff_freq_counter_0/inst/DIFF_CLKIN_bufg                    | system_i/clock_counter/diff_freq_counter_0/inst/testclk_cnt[15]_i_1_n_0                                                                                                                                                                                                                           | system_i/clock_counter/diff_freq_counter_0/inst/testclk_div40                                                                                                                                                                                   |                3 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/diff_freq_counter_2/inst/FREQ_CNT_O[15]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |               11 |             32 |
|  system_i/clock_counter/gt_freq_counter_2/inst/DIFF_MGTE4_bufg                      | system_i/clock_counter/gt_freq_counter_2/inst/testclk_cnt[15]_i_1_n_0                                                                                                                                                                                                                             | system_i/clock_counter/gt_freq_counter_2/inst/testclk_div40                                                                                                                                                                                     |                2 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/gt_freq_counter_1/inst/FREQ_CNT_O[15]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |               15 |             32 |
|  system_i/clock_counter/gt_freq_counter_5/inst/DIFF_MGTE4_bufg                      | system_i/clock_counter/gt_freq_counter_5/inst/testclk_cnt[15]_i_1_n_0                                                                                                                                                                                                                             | system_i/clock_counter/gt_freq_counter_5/inst/testclk_div40                                                                                                                                                                                     |                3 |             32 |
|  system_i/clock_counter/diff_freq_counter_4/inst/DIFF_CLKIN_bufg                    | system_i/clock_counter/diff_freq_counter_4/inst/testclk_cnt[15]_i_1_n_0                                                                                                                                                                                                                           | system_i/clock_counter/diff_freq_counter_4/inst/testclk_div40                                                                                                                                                                                   |                3 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/gt_freq_counter_3/inst/FREQ_CNT_O[15]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |               13 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/gt_freq_counter_7/inst/FREQ_CNT_O[15]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |               16 |             32 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/occ_cnt[15]_i_1_n_0                                                                                                                                                                                                               | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                2 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                          |                4 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                             | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/gt_freq_counter_6/inst/FREQ_CNT_O[15]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |               10 |             32 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                         |                                                                                                                                                                                                                                                 |                1 |             32 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                6 |             32 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                          |                2 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                 |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/diff_freq_counter_5/inst/FREQ_CNT_O[15]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |               15 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/FMC_HPC0_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]                                                                                                     |                5 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                |                1 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                |                2 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                 |                                                                                                                                                                                                                                                 |                2 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/gt_freq_counter_9/inst/FREQ_CNT_O[15]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |               13 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0]                                                           |                                                                                                                                                                                                                                                 |                0 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_thread_loop[3].active_target_reg[3][0]                                                                                                                    |                                                                                                                                                                                                                                                 |                1 |             34 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][2][16]_i_1__1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                4 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_thread_loop[2].active_target_reg[2][0]                                                                                                                    |                                                                                                                                                                                                                                                 |                0 |             34 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][1][16]_i_1__1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                6 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[13].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                5 |             34 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][0][16]_i_1__1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                7 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_8/inst/testclk_en                                                                                                                                                                                        |                3 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_0/inst/testclk_en                                                                                                                                                                                        |                3 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                3 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/HDMI_RX_CLK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                            | system_i/clock_counter/HDMI_RX_CLK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                4 |             34 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                            |                0 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                4 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC0_CLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                      | system_i/clock_counter/FMC_HPC0_CLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                5 |             34 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                2 |             34 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                        |                3 |             34 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][2][16]_i_1__2_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                2 |             34 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                3 |             34 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                3 |             34 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                4 |             34 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][3][16]_i_1__2_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                0 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/SFP_SI5328_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                         | system_i/clock_counter/SFP_SI5328_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                6 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/diff_freq_counter_0/inst/testclk_en                                                                                                                                                                                      |                3 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC1_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                   | system_i/clock_counter/FMC_HPC1_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                6 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/active_id                                                                                                                                                     |                                                                                                                                                                                                                                                 |                3 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC0_GBTCLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                   | system_i/clock_counter/FMC_HPC0_GBTCLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                7 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_thread_loop[1].active_target_reg[1][0]                                                                                                                    |                                                                                                                                                                                                                                                 |                2 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/diff_freq_counter_4/inst/testclk_en                                                                                                                                                                                      |                3 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC0_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                      | system_i/clock_counter/FMC_HPC0_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                5 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_thread_loop[2].active_target_reg[2][0]                                                                                                                    |                                                                                                                                                                                                                                                 |                0 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/active_id                                                                                                                                                     |                                                                                                                                                                                                                                                 |                4 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_5/inst/testclk_en                                                                                                                                                                                        |                3 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC0_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                   | system_i/clock_counter/FMC_HPC0_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |               11 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_thread_loop[3].active_target_reg[3][0]                                                                                                                    |                                                                                                                                                                                                                                                 |                0 |             34 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][3][16]_i_1__0_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                2 |             34 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][2][16]_i_1__0_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                2 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/USER_SMA_MGT_CLOCK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                     | system_i/clock_counter/USER_SMA_MGT_CLOCK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                4 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/HDMI_SI5324_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                        | system_i/clock_counter/HDMI_SI5324_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                              |                4 |             34 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][1][16]_i_1__0_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                6 |             34 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][0][16]_i_1__0_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                7 |             34 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][0][16]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                8 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/USER_MGT_SI570_CLOCK1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                  | system_i/clock_counter/USER_MGT_SI570_CLOCK1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                9 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/diff_freq_counter_3/inst/testclk_en                                                                                                                                                                                      |                3 |             34 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][1][16]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                2 |             34 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][2][16]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                2 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_1/inst/testclk_en                                                                                                                                                                                        |                2 |             34 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][3][16]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                2 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[13].reg_slice_mi/r.r_pipe/skid_buffer_reg[130]_0                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_9/inst/testclk_en                                                                                                                                                                                        |                3 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/FMC_HPC1_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                      | system_i/clock_counter/FMC_HPC1_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                7 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/USER_MGT_SI570_CLOCK2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                  | system_i/clock_counter/USER_MGT_SI570_CLOCK2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                5 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/CLK_74_25/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                              | system_i/clock_counter/CLK_74_25/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                    |                8 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_6/inst/testclk_en                                                                                                                                                                                        |                2 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/CLK_125/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                | system_i/clock_counter/CLK_125/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |                5 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_7/inst/testclk_en                                                                                                                                                                                        |                3 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/diff_freq_counter_5/inst/testclk_en                                                                                                                                                                                      |                2 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_3/inst/testclk_en                                                                                                                                                                                        |                2 |             34 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][1][16]_i_1__2_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                3 |             34 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][0][16]_i_1__2_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                7 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/gt_freq_counter_2/inst/testclk_en                                                                                                                                                                                        |                3 |             34 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][3][16]_i_1__1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                1 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_thread_loop[1].active_target_reg[1][0]                                                                                                                    |                                                                                                                                                                                                                                                 |                2 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/diff_freq_counter_2/inst/testclk_en                                                                                                                                                                                      |                3 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                 |                7 |             36 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                          |                4 |             36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                0 |             36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[12].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen15__0                                                                                             |                                                                                                                                                                                                                                                 |                0 |             36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen814_in                                                                                             |                                                                                                                                                                                                                                                 |                1 |             36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen1010_in                                                                                            |                                                                                                                                                                                                                                                 |                2 |             36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen716_in                                                                                             |                                                                                                                                                                                                                                                 |                1 |             36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen150_in                                                                                            |                                                                                                                                                                                                                                                 |                0 |             36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen118_in                                                                                             |                                                                                                                                                                                                                                                 |                0 |             36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen126_in                                                                                             |                                                                                                                                                                                                                                                 |                0 |             36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen134_in                                                                                             |                                                                                                                                                                                                                                                 |                1 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                1 |             36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen618_in                                                                                             |                                                                                                                                                                                                                                                 |                2 |             36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/uart2_pl/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                   |                7 |             36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen521_in                                                                                             |                                                                                                                                                                                                                                                 |                2 |             36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                4 |             36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen451_in                                                                                             |                                                                                                                                                                                                                                                 |                1 |             36 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                 | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                        |                6 |             36 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_12                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                      |                5 |             36 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                5 |             36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                3 |             36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                           | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                         |                6 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                          |                2 |             36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen142_in                                                                                            |                                                                                                                                                                                                                                                 |                0 |             36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                0 |             38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                          | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                1 |             38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                           | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                0 |             38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                           | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                2 |             38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                           | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |               11 |             38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                 |                4 |             38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/push_buttons_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                4 |             38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                 |                4 |             38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                0 |             38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                3 |             40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                                                                                                              |                                                                                                                                                                                                                                                 |                4 |             40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                       |                                                                                                                                                                                                                                                 |                3 |             40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                            | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                3 |             40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                0 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                1 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                5 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                 |                6 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                0 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                0 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                0 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                0 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                9 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                 |                4 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                 |                1 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                5 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                 |                3 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                9 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                 |                4 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                9 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                 |                2 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                6 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                0 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                0 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                1 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                0 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                8 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                 |                4 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                 |                4 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                7 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                3 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                0 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                0 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                 |                5 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                 |                2 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                8 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                 |                6 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                 |                4 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                0 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                0 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                5 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                 |                1 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                4 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                0 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                0 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                0 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                7 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                6 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                0 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                 |                5 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                0 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                5 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                 |                5 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                 |                1 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                7 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                8 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                 |                4 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                 |                3 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                 |                8 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                6 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                4 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                 |                2 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                0 |             44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/led_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                  |                5 |             44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                    | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                                                                                                     |                4 |             44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/PMOD_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                   |                6 |             44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                 |                3 |             44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/dip_switches_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                4 |             44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/PMOD_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                    |                3 |             44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                5 |             44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                                                                           |                                                                                                                                                                                                                                                 |                3 |             46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                0 |             46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                0 |             46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                0 |             46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                                                                           |                                                                                                                                                                                                                                                 |                5 |             46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                                                                           |                                                                                                                                                                                                                                                 |                3 |             46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                    |                                                                                                                                                                                                                                                 |                7 |             46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                    |                                                                                                                                                                                                                                                 |                6 |             46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                    |                                                                                                                                                                                                                                                 |                3 |             46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                    |                                                                                                                                                                                                                                                 |                7 |             46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                 |                7 |             46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                 |                4 |             46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                                                                           |                                                                                                                                                                                                                                                 |                4 |             46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                 |                5 |             46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                3 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                5 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                               | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                |                6 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                                           | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                5 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                9 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                               | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                |                8 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                                           | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                2 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                                           | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                4 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                           | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                            |                6 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                              | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                               |                6 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                8 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                4 |             48 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/SR[0]                                                                                                                    |                4 |             48 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_CAS_A_reg[0][0]                                                                                                                                                                                                                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                3 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                3 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                                           | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                3 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                 | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                        |                5 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                                           | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                3 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                                           | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                3 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                                           | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                2 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                5 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                4 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                3 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                2 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                                           | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |                3 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                7 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                                                                                    |                7 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                                                                                    |                5 |             48 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |               13 |             50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                   | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                    |                9 |             50 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQPat_B_reg[32]                                                                                                                                                                                                                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQPat_B_reg[39]                                                                                                                                                                        |                5 |             50 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_addr_r10                                                                                                                                                                                                                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                7 |             50 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQPat_A_reg[0]                                                                                                                                                                                                                           | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQPat_A_reg[31]                                                                                                                                                                        |                4 |             50 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQPat_A_reg[32]                                                                                                                                                                                                                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQPat_A_reg[39]                                                                                                                                                                        |                4 |             50 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/periodic_read_address[38]_i_1_n_0                                                                                                                                                                                            | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                     |               22 |             50 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_cmd_r2_reg[0]_0                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |                3 |             50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld43_out                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |               13 |             50 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_1                                                                                                                                                                                                              | system_i/ddr4_0/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                        |                0 |             50 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQPat_B_reg[0]                                                                                                                                                                                                                           | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQPat_B_reg[31]                                                                                                                                                                        |                5 |             50 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_fclk                                                                                                                                                                                                        | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                            |                9 |             52 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                                                                                                                                     |                5 |             54 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum246_out                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                4 |             54 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                    | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                        |                6 |             54 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                |                                                                                                                                                                                                                                                 |                3 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                 |                8 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                |                                                                                                                                                                                                                                                 |                3 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                |                                                                                                                                                                                                                                                 |                3 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                    |                                                                                                                                                                                                                                                 |                4 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                    |                                                                                                                                                                                                                                                 |                5 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                |                                                                                                                                                                                                                                                 |                3 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                    |                                                                                                                                                                                                                                                 |                5 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[13].reg_slice_mi/b.b_pipe/m_valid_i_reg_0                                                                                                                           |               14 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                |                                                                                                                                                                                                                                                 |                3 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                    |                                                                                                                                                                                                                                                 |                8 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                |                                                                                                                                                                                                                                                 |                3 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                2 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                    |                                                                                                                                                                                                                                                 |                4 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                |                                                                                                                                                                                                                                                 |                3 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                    |                                                                                                                                                                                                                                                 |                6 |             56 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                4 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                |                                                                                                                                                                                                                                                 |                3 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                    |                                                                                                                                                                                                                                                 |                7 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                    |                                                                                                                                                                                                                                                 |                7 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                |                                                                                                                                                                                                                                                 |                3 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                 |                3 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                |                                                                                                                                                                                                                                                 |                3 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                4 |             56 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                 | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                        |                4 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                |                                                                                                                                                                                                                                                 |                3 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                    |                                                                                                                                                                                                                                                 |                3 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[12].reg_slice_mi/b.b_pipe/p_0_in[0]                                                                                                                                 |                1 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                    |                                                                                                                                                                                                                                                 |                6 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                    |                                                                                                                                                                                                                                                 |                4 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                  |                                                                                                                                                                                                                                                 |                3 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                  |                                                                                                                                                                                                                                                 |                3 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                      |                                                                                                                                                                                                                                                 |                5 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                      |                                                                                                                                                                                                                                                 |                7 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                  |                                                                                                                                                                                                                                                 |                3 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                      |                                                                                                                                                                                                                                                 |                2 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                      |                                                                                                                                                                                                                                                 |                6 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                  |                                                                                                                                                                                                                                                 |                3 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                  |                                                                                                                                                                                                                                                 |                3 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                  |                                                                                                                                                                                                                                                 |                3 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                  |                                                                                                                                                                                                                                                 |                3 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                      |                                                                                                                                                                                                                                                 |                4 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                 |                3 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                  |                                                                                                                                                                                                                                                 |                3 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                 |               10 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                      |                                                                                                                                                                                                                                                 |                7 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                      |                                                                                                                                                                                                                                                 |                6 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                      |                                                                                                                                                                                                                                                 |                3 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                  |                                                                                                                                                                                                                                                 |                3 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                      |                                                                                                                                                                                                                                                 |                7 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                  |                                                                                                                                                                                                                                                 |                3 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                      |                                                                                                                                                                                                                                                 |                8 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                  |                                                                                                                                                                                                                                                 |                3 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                      |                                                                                                                                                                                                                                                 |                6 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/FMC_HPC1_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                7 |             60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/FMC_HPC0_CLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                8 |             60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/CLK_125/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |                6 |             60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/CLK_74_25/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                    |                8 |             60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/USER_MGT_SI570_CLOCK2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                5 |             60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/FMC_HPC0_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                7 |             60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/FMC_HPC0_GBTCLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                6 |             60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/FMC_HPC0_CLK1_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                6 |             60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/USER_MGT_SI570_CLOCK1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                6 |             60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/HDMI_RX_CLK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                6 |             60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/SFP_SI5328_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |               10 |             60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/HDMI_SI5324_OUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                              |                4 |             60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/USER_SMA_MGT_CLOCK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                7 |             60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/FMC_HPC1_GBTCLK0_M2C/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                8 |             60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                          |                2 |             62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_accum_continue1                                                                                                                                                                            |                                                                                                                                                                                                                                                 |               11 |             62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                         | system_i/clock_counter/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                6 |             62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                7 |             62 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_12                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                     |               10 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk6[0].mcal_DQ0In_lrdimm_or_r_reg[0]_0                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/p_106_out                                                                                                                                                   |               13 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_timer0                                                                                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                4 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_12                                                                                                                                   |                                                                                                                                                                                                                                                 |               17 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                    | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result_reg[31][0]                                                                                              |                6 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][56][userdata][7]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                 |                1 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                7 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                           | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                0 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                           | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |               21 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data[31]_i_1_n_0                                                                                                                           |                4 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                    |               11 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                           | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                1 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                          | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                3 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                                 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                                   |                9 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |               16 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                           | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |               23 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                           | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                1 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                           | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                1 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                          | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                3 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                           | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                1 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                         |                                                                                                                                                                                                                                                 |                2 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                          | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                0 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                           | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                0 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                            |                6 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][52][userdata][7]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                 |                4 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                           | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                5 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                           | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |               21 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                          | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                2 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                            |                                                                                                                                                                                                                                                 |                4 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                           | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |               16 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                         |                                                                                                                                                                                                                                                 |                2 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                     |                4 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                5 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_pc_reg[0][0]                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                      |                8 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                           | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |               18 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                           | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                2 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                           | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                1 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                          | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                1 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                 |                4 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                      | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                          |                4 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                 |                3 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                6 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/interval_counter_high                                                                                                                                                          |                4 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[4]                                                                                                                                                      |               13 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][44][userdata][7]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                 |                4 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][40][userdata][7]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                 |                5 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_pre_reg[32]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_pre_reg[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                0 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_post_reg[32]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |                1 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_post_reg[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_A_reg[32]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                 |               11 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_ADR_A_reg[31][0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |               15 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_ADR_B_reg[31][0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                5 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DMOut_n_A_reg[31][0]                                                                                                                                                                                                                     | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                6 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_RAS_B_reg[0][0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                4 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_RST_CKE_ODT_PAR_reg[31][0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                 |                5 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_seq_cnt_reg[0][0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/genblk10[3].cal_DMOut_n_A_r_reg[24][0]                                                                                                                                                                                                       | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                6 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/genblk10[6].cal_DMOut_n_A_r_reg[48][0]                                                                                                                                                                                                       | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                0 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][36][userdata][7]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                 |                6 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                 |                4 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                 |                5 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][28][userdata][7]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                 |                5 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][24][userdata][7]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                 |                3 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][20][userdata][7]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                 |                5 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                 |                6 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][12][userdata][7]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                 |                3 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                 |                3 |             64 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_A_reg[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                 |               14 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][60][userdata][7]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                 |                3 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                           | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                3 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                5 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                5 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                           | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                5 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                           | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |               19 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                           | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                1 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                          | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                       |                3 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                8 |             66 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                0 |             66 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                6 |             66 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk_rst_r1                                                                                                                                                                        |                4 |             66 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_ready                                                                                                                                                                                                      |                                                                                                                                                                                                                                                 |               17 |             66 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                5 |             66 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                        | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Q_reg[32][0]                                                                                                          |                5 |             66 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                7 |             66 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                0 |             66 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                0 |             66 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                2 |             66 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                4 |             66 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                6 |             66 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                1 |             66 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                0 |             66 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1__0_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                5 |             68 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1__0_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                8 |             68 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1__0_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |               16 |             68 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                6 |             68 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                 | system_i/ddr4_0/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                        |                8 |             68 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                 | system_i/ddr4_0/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                        |                6 |             68 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                2 |             68 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |               15 |             68 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                        |                9 |             68 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                 |                5 |             68 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                     |                6 |             68 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                2 |             68 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[3]_155                                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                3 |             68 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[2]_134                                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                4 |             68 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[1]_133                                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                7 |             68 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[0]_132                                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |               20 |             68 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1__0_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                0 |             68 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/upsizer_valid                                                                                                                                                                            | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                                                                                     |                6 |             68 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                             |                                                                                                                                                                                                                                                 |                1 |             70 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo[1][48]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                4 |             70 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo[0][48]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |               16 |             70 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                5 |             70 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                 |               13 |             70 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo[3][48]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                1 |             70 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo[2][48]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                4 |             70 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                 |                                                                                                                                                                                                                                                 |               16 |             72 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_12                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                 |               10 |             72 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                 |                2 |             72 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                              |                8 |             72 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                   |                                                                                                                                                                                                                                                 |               15 |             72 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                5 |             74 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                2 |             74 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                   |                                                                                                                                                                                                                                                 |               16 |             76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                5 |             76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                   |                                                                                                                                                                                                                                                 |               13 |             76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                 |                                                                                                                                                                                                                                                 |               15 |             76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                 |                                                                                                                                                                                                                                                 |               17 |             76 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                 |                6 |             76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                 |                                                                                                                                                                                                                                                 |               11 |             76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                 |                                                                                                                                                                                                                                                 |               16 |             76 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                7 |             76 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                 |                7 |             76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                   |                                                                                                                                                                                                                                                 |               15 |             76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                   |                                                                                                                                                                                                                                                 |               20 |             76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                   |                                                                                                                                                                                                                                                 |               17 |             76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                 |                                                                                                                                                                                                                                                 |               16 |             76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                   |                                                                                                                                                                                                                                                 |               12 |             76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                   |                                                                                                                                                                                                                                                 |               14 |             76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                   |                                                                                                                                                                                                                                                 |               16 |             76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                 |                                                                                                                                                                                                                                                 |               13 |             76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                   |                                                                                                                                                                                                                                                 |               14 |             76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                 |                                                                                                                                                                                                                                                 |               15 |             76 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                4 |             76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                 |                                                                                                                                                                                                                                                 |               17 |             76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                 |                                                                                                                                                                                                                                                 |               18 |             76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                5 |             76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                      | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                5 |             78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                        | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                4 |             78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                   |                                                                                                                                                                                                                                                 |               12 |             80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                 |                                                                                                                                                                                                                                                 |               11 |             80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/iic1_pl/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                  |               12 |             82 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/iic0_pl/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                  |               11 |             82 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                7 |             82 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/HDMI_CTL/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                 |               10 |             82 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/HDMI_TX_SRC/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                              |               11 |             82 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |                7 |             84 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                              |                6 |             84 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                  |               19 |             84 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                              |                8 |             84 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_4                                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                0 |             84 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                              |                5 |             84 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_5                                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                1 |             84 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                              |                8 |             84 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_8                                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                7 |             86 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/HDMI_TX_SRC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                        |               14 |             88 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/iic0_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |               17 |             88 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/HDMI_CTL/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                           |               13 |             88 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/iic1_pl/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                            |               16 |             88 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/uart2_pl/U0/bus2ip_reset_int_core                                                                                                                                                                                                      |               14 |             90 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_rsplitter.s_axi_arqos_d_reg[0]                                                                                                                                                         |                                                                                                                                                                                                                                                 |                3 |             90 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal                                                                                                                                     |                4 |             92 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                              |                9 |             92 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2_repN_3                                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |               23 |             94 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                              |                6 |             94 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                              |                7 |             94 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                              |               10 |             94 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2_repN_6                                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |               24 |             94 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                              |                9 |             94 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                              |                8 |             94 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |               11 |             94 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                    | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                9 |             94 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                 |                3 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          |                                                                                                                                                                                                                                                 |                3 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          |                                                                                                                                                                                                                                                 |                3 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          |                                                                                                                                                                                                                                                 |                3 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        |                                                                                                                                                                                                                                                 |                3 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        |                                                                                                                                                                                                                                                 |                3 |             96 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL3_reg[47][6]                                                                                                                                                                                                                            | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                2 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        |                                                                                                                                                                                                                                                 |                3 |             96 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL3_reg[47][0]                                                                                                                                                                                                                            | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                6 |             96 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL3_reg[47][2]                                                                                                                                                                                                                            | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |               15 |             96 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL3_reg[47][4]                                                                                                                                                                                                                            | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                5 |             96 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL3_reg[47][1]                                                                                                                                                                                                                            | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                9 |             96 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL3_reg[47][7]                                                                                                                                                                                                                            | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                7 |             96 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL3_reg[47][3]                                                                                                                                                                                                                            | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |               12 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        |                                                                                                                                                                                                                                                 |                3 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                 |                3 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          |                                                                                                                                                                                                                                                 |                3 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          |                                                                                                                                                                                                                                                 |                3 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        |                                                                                                                                                                                                                                                 |                3 |             96 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL3_reg[47][5]                                                                                                                                                                                                                            | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |                9 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          |                                                                                                                                                                                                                                                 |                3 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          |                                                                                                                                                                                                                                                 |                3 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          |                                                                                                                                                                                                                                                 |                3 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          |                                                                                                                                                                                                                                                 |                3 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          |                                                                                                                                                                                                                                                 |                3 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        |                                                                                                                                                                                                                                                 |                3 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        |                                                                                                                                                                                                                                                 |                3 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        |                                                                                                                                                                                                                                                 |                3 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        |                                                                                                                                                                                                                                                 |                3 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        |                                                                                                                                                                                                                                                 |                3 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        |                                                                                                                                                                                                                                                 |                3 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          |                                                                                                                                                                                                                                                 |                3 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                 |               10 |             98 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                     |                                                                                                                                                                                                                                                 |                6 |             98 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                          |                                                                                                                                                                                                                                                 |                0 |             98 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2_repN_2                                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |               21 |             98 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                          |                                                                                                                                                                                                                                                 |                1 |             98 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_5                                                                                                                              |                2 |            100 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_2                                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                1 |            102 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                8 |            102 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/m_axi_rready[10]                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                0 |            102 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_2                                                                                                                              |                6 |            108 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2_repN_1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |               15 |            108 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |               15 |            116 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |               14 |            116 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                    | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |               15 |            118 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |               14 |            120 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |               13 |            120 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |               11 |            120 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |               16 |            120 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |               10 |            120 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |               12 |            120 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |               11 |            120 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |               15 |            120 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |               10 |            120 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |               11 |            120 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |               10 |            120 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |               17 |            120 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |               14 |            120 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |               13 |            120 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/p_22_out                                                                                                                                                                                                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                      |               15 |            120 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |               14 |            120 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |               11 |            120 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |               16 |            120 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |               13 |            120 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_1                                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                2 |            124 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_3                                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                2 |            124 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |               11 |            124 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |               13 |            124 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |               10 |            126 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |               22 |            126 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_axi_rready[9]                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                0 |            126 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_12                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.Using_BitField.mem_mask1_reg[30]                                                                            |                7 |            126 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/m_axi_rready[6]                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                1 |            126 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/m_axi_rready[8]                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                0 |            126 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |               11 |            126 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_axi_rready[7]                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                1 |            126 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                9 |            126 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                8 |            126 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                        |                                                                                                                                                                                                                                                 |                4 |            128 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy5                                                                                                                                                                                                               |                                                                                                                                                                                                                                                 |               26 |            128 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[63]_i_1_n_0                                                                                                                                     |               24 |            128 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                 | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |               17 |            138 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |               30 |            138 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                   |                                                                                                                                                                                                                                                 |               28 |            138 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                 | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                            |               19 |            138 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                 |                                                                                                                                                                                                                                                 |               22 |            138 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_3                                                                                                                              |                3 |            140 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_error_accum                                                                                                                             |                4 |            142 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                          |                7 |            148 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                                                     |                                                                                                                                                                                                                                                 |                5 |            150 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |               22 |            154 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/i___2_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                0 |            154 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_4                                                                                                                              |                3 |            156 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                        |                                                                                                                                                                                                                                                 |                5 |            160 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                 |               14 |            160 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/ch1_mcal_clb2phy_fifo_rden_reg[0][0]                                                                                                                        |               16 |            160 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_7                                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                0 |            166 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |               20 |            170 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                4 |            170 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2_repN_5                                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |               35 |            174 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                     | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                8 |            174 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/i___2_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                0 |            182 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                   | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |               22 |            182 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |               21 |            182 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/clock_counter/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |               11 |            182 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |               25 |            184 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                7 |            184 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                0 |            188 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                 |               15 |            188 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                 |               19 |            190 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/r.r_pipe/m_axi_rready[11]                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                4 |            190 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                           |               69 |            192 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_6                                                                                                                              |                2 |            192 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                        |                                                                                                                                                                                                                                                 |                6 |            192 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                        |                                                                                                                                                                                                                                                 |                6 |            192 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                0 |            194 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |            194 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                 |               15 |            194 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                                                                                                                           |                                                                                                                                                                                                                                                 |               24 |            194 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___2_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                 |                2 |            194 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |               25 |            194 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_acmd_reg[1144][0]                                                                                                                                        |                                                                                                                                                                                                                                                 |                5 |            194 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                                                                                                                           |                                                                                                                                                                                                                                                 |               24 |            200 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___2_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                 |                1 |            200 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |               19 |            200 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                3 |            200 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_acmd_reg[1144][0]                                                                                                                                        |                                                                                                                                                                                                                                                 |                9 |            200 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                     | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                9 |            202 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                      |               42 |            210 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2_repN                                                                                                                                                                                                          |                                                                                                                                                                                                                                                 |               58 |            212 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                        |                                                                                                                                                                                                                                                 |                7 |            224 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                        |                                                                                                                                                                                                                                                 |                7 |            224 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_6                                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                0 |            240 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2_repN_4                                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |               53 |            244 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_1                                                                                                                              |               10 |            252 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[31]                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                8 |            256 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                         |               22 |            258 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i_0                                                                                                                                                                 |                                                                                                                                                                                                                                                 |               19 |            264 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_shelf[3][148]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                 |                1 |            264 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i_2                                                                                                                                                                 |                                                                                                                                                                                                                                                 |               15 |            264 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_shelf[1][148]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                 |               22 |            264 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_shelf[2][148]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                 |                3 |            264 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i_1                                                                                                                                                                 |                                                                                                                                                                                                                                                 |               16 |            264 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[148].srl_nx1/push                                                                                                                                              |                                                                                                                                                                                                                                                 |               25 |            264 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[148].srl_nx1/push                                                                                                                                              |                                                                                                                                                                                                                                                 |               27 |            264 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |               80 |            264 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[148].srl_nx1/push                                                                                                                                              |                                                                                                                                                                                                                                                 |               27 |            264 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i                                                                                                                                                                   |                                                                                                                                                                                                                                                 |               24 |            264 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[148].srl_nx1/push                                                                                                                                              |                                                                                                                                                                                                                                                 |               28 |            264 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                3 |            266 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][33][userdata][7]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                 |               19 |            270 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                4 |            270 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][17][userdata][7]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                 |               15 |            270 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                      |               23 |            272 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                           |               68 |            276 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                                           |                                                                                                                                                                                                                                                 |               17 |            288 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[15]_0                                                                                                        |               38 |            288 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                2 |            290 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                 |               30 |            290 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/mesg_reg_reg[0][0]                                                                                                                                                                        |                                                                                                                                                                                                                                                 |               20 |            292 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/push                                                                                                                                                                 |                                                                                                                                                                                                                                                 |               21 |            292 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0][0]                                                                                                                               |                                                                                                                                                                                                                                                 |               28 |            294 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                 |               64 |            294 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[12].reg_slice_mi/r.r_pipe/m_axi_rready[12]                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                3 |            294 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[12].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                 |               35 |            294 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rready[1]                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                1 |            294 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_0[0]                                                                                                                             |                                                                                                                                                                                                                                                 |               36 |            294 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                0 |            294 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rready[2]                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                0 |            294 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |               30 |            294 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_axi_rready[3]                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                1 |            294 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |               31 |            294 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rready[4]                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                0 |            294 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |               32 |            294 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rready[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                1 |            294 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                           | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                      |               38 |            376 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                           |               49 |            384 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                     |               32 |            452 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                     |               27 |            452 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                     |               35 |            452 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                     |               35 |            464 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                               |              146 |            532 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                            |               63 |            544 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |               35 |            592 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/app_rd_data_valid                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |               73 |           1024 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1570]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                 |               77 |           1026 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |               89 |           1026 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                     | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                           |               44 |           1074 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                     | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |              108 |           1078 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/rd_addrb_incr                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |               44 |           1078 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |               99 |           1122 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2112]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                 |               89 |           1152 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |               79 |           1152 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r0                                                                                                                                                                                             |                                                                                                                                                                                                                                                 |              106 |           1152 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_rd_addrb/rd_addrb_incr                                                                                                                     | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |               78 |           1194 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |               47 |           1208 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_rd_addrb/rd_addrb_incr                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |               49 |           1212 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                 |               39 |           1248 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                 |               39 |           1248 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                 |               40 |           1280 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                 |               42 |           1344 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                 |               43 |           1376 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                 |               45 |           1440 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wdf_rdy_ns                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |               48 |           1536 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                            |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |             1067 |           9406 |
|  system_i/ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk                          |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |             1483 |          14846 |
+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


