--
-- Definition of a single port ROM for KCPSM program defined by 2033_example_6.ind_spaces.full_inst.asm.psm
-- and assmbled using KCPSM assembler.
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity 2033_example_6.ind_spaces.full_inst.asm is
    Port (      address : in std_logic_vector(7 downto 0);
            instruction : out std_logic_vector(15 downto 0);
                    clk : in std_logic);
    end 2033_example_6.ind_spaces.full_inst.asm;
--
architecture low_level_definition of 2033_example_6.ind_spaces.full_inst.asm is
--
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string;
attribute INIT_01 : string;
attribute INIT_02 : string;
attribute INIT_03 : string;
attribute INIT_04 : string;
attribute INIT_05 : string;
attribute INIT_06 : string;
attribute INIT_07 : string;
attribute INIT_08 : string;
attribute INIT_09 : string;
attribute INIT_0A : string;
attribute INIT_0B : string;
attribute INIT_0C : string;
attribute INIT_0D : string;
attribute INIT_0E : string;
attribute INIT_0F : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_256_x_16 : label is  "00300000620C61B361B361B361B361B3616162110523614E6211051061FB611F";
attribute INIT_01 of ram_256_x_16 : label is  "00308001003050160FFF548D0E0454860E010E00C0010FFF4092002800200001";
attribute INIT_02 of ram_256_x_16 : label is  "0520A700A600850660E4012700110308020061990000619900086211052C2080";
attribute INIT_03 of ram_256_x_16 : label is  "042003080200607461D1052DA700860167FF66FF403B052B54360780617F6211";
attribute INIT_04 of ram_256_x_16 : label is  "505A040501FC0018505A040301F80030505A040201EC0077505A040101D800EF";
attribute INIT_05 of ram_256_x_16 : label is  "A7068672A700A600850660E401FF009C505A040101FF0038505A040601FE000C";
attribute INIT_06 of ram_256_x_16 : label is  "547202FF5472031F407261D1053E546C0200546C03E003080200617862110517";
attribute INIT_07 of ram_256_x_16 : label is  "61D18530054061D18530054861D1052E61D18530055061024014607461D1053C";
attribute INIT_08 of ram_256_x_16 : label is  "C0010020C000409200075492000880010020C000400061D1052061D185300538";
attribute INIT_09 of ram_256_x_16 : label is  "61D1053D61D10547621105106122420082068206820682060228002000015492";
attribute INIT_0A of ram_256_x_16 : label is  "61D1053254B5000240DF61D1052061D1052061D1053154AC0001002061D1052D";
attribute INIT_0B of ram_256_x_16 : label is  "54C7000440DF61D1052061D1052061D1053554BE000340DF61D1052061D10520";
attribute INIT_0C of ram_256_x_16 : label is  "40DF61D1052061D1053061D1053254D0000540DF61D1052061D1053061D10531";
attribute INIT_0D of ram_256_x_16 : label is  "61AE61D1053061D1053061D1053140DF61D1052061D1053061D1053554D90006";
attribute INIT_0E of ram_256_x_16 : label is  "8008810E0A0F094008FF50EC038008000400050006000700401454DF00050000";
attribute INIT_0F of ram_256_x_16 : label is  "E640E518C4105D01000154EECA018900880083008206A748A640A51884105CF5";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_256_x_16: RAMB4_S16
  --translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"00300000620C61B361B361B361B361B3616162110523614E6211051061FB611F",
               INIT_01 => X"00308001003050160FFF548D0E0454860E010E00C0010FFF4092002800200001",
               INIT_02 => X"0520A700A600850660E4012700110308020061990000619900086211052C2080",
               INIT_03 => X"042003080200607461D1052DA700860167FF66FF403B052B54360780617F6211",
               INIT_04 => X"505A040501FC0018505A040301F80030505A040201EC0077505A040101D800EF",
               INIT_05 => X"A7068672A700A600850660E401FF009C505A040101FF0038505A040601FE000C",
               INIT_06 => X"547202FF5472031F407261D1053E546C0200546C03E003080200617862110517",
               INIT_07 => X"61D18530054061D18530054861D1052E61D18530055061024014607461D1053C",
               INIT_08 => X"C0010020C000409200075492000880010020C000400061D1052061D185300538",
               INIT_09 => X"61D1053D61D10547621105106122420082068206820682060228002000015492",
               INIT_0A => X"61D1053254B5000240DF61D1052061D1052061D1053154AC0001002061D1052D",
               INIT_0B => X"54C7000440DF61D1052061D1052061D1053554BE000340DF61D1052061D10520",
               INIT_0C => X"40DF61D1052061D1053061D1053254D0000540DF61D1052061D1053061D10531",
               INIT_0D => X"61AE61D1053061D1053061D1053140DF61D1052061D1053061D1053554D90006",
               INIT_0E => X"8008810E0A0F094008FF50EC038008000400050006000700401454DF00050000",
               INIT_0F => X"E640E518C4105D01000154EECA018900880083008206A748A640A51884105CF5",
  --translate_on
  port map(    DI => "0000000000000000",
               EN => '1',
               WE => '0',
              RST => '0',
              CLK => clk,
             ADDR => address,
               DO => instruction(15 downto 0));
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE 2033_example_6.ind_spaces.full_inst.asm.vhd
--
------------------------------------------------------------------------------------

