###################################
#     RouteOpt Block design       #
#     SUNEDU-Le Thanh Tuan        #
###################################
### Load design setting
set step "routeOpt"
routeOpt
set previous_step "route"
route
### Note: check and update variable in for ./rm_setup/design_info_setup.tcl for your block
source ./rm_setup/design_info_setup.tcl 
RM-info : Completed script /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/rm_setup/design_info_setup.tcl

source ./rm_setup/setup.tcl
Synopsys CES ICCII/FC Workshop
The following aliases are available:
 _activate_scenarios           set_scenario_status -active true
 _all_active_scenarios         get_scenarios -filter "active==true"
 _create_boundary              set_attribute [current_design] boundary 
 _full_lib_report              report_lib_cells -columns {name area dont_touch valid_purposes} -objects  [get_lib_cells]
 a                             source -echo scripts/common_settings.tcl
 h                             history
 l                             list_blocks
 o                             open_block
 rq                            report_qor -summary -include {setup hold electrical_drc design_stats}
ces: Synopsys CES ICCII/FC Workshop - useful procedures
 _all_macro_cells     # returns a collection of all hard macros
 _foreach_active_scenario # iterate through all active scenarios and apply <args>
 _foreach_scenario    # iterate through all scenarios and apply <args>
 _remove_all_pg       # remove all PG strategies, patterns, regions... and delete all PG meshes, rings, ...
 _report_cell_hierarchy # Reports the entire design's cell hierarchy, and provides counts of macros and std cells (skips ICGs).
 _set_active_scenarios # specifies the active scenarios (all others become inactive)
 aa                   # always ask - Searches Synopsys help for both commands and application options/variables
 ces_help             # print list of CES useful aliases and procedures
 gui                  # Start or stop the GUI
 view                 # Display output of any command in a separate Tk window.
 vman                 # If GUI has been started, show man page using GUI, else using view

RM-info : Completed script /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/rm_setup/setup.tcl

### Copy nlib:
set NLIB "nlib/$DESIGN_LIBRARY"
nlib/bslice_routeOpt.nlib
if {[file exist $NLIB]} {sh rm -rf $NLIB}
if {[file exist nlib/$Previous_nlib]} {sh cp -rf  nlib/$Previous_nlib $NLIB} else {echo "Previous design does not exist, please check again"}
### Open design
open_lib $NLIB
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/nlib/bslice_routeOpt.nlib' (FILE-007)
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/ref/lib/CLIBs/saed32_1p9m_tech.ndm' (FILE-007)
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/ref/lib/CLIBs/saed32_lvt.ndm' (FILE-007)
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/ref/lib/CLIBs/saed32_hvt.ndm' (FILE-007)
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/ref/lib/CLIBs/saed32_rvt.ndm' (FILE-007)
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/ref/lib/CLIBs/saed32_sram_lp.ndm' (FILE-007)
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/ref/lib/CLIBs/saed32_iodrivers.ndm' (FILE-007)
{bslice_routeOpt.nlib}
open_block $DESIGN_NAME
Information: Abstract view of design bslice is read-only. No merge needed. (ABS-280)
Opening block 'bslice_routeOpt.nlib:bslice.design' in edit mode
{bslice_routeOpt.nlib:bslice.design}
link_block
Using libraries: bslice_routeOpt.nlib saed32_1p9m_tech saed32_lvt saed32_hvt saed32_rvt saed32_sram_lp saed32_iodrivers
Visiting block bslice_routeOpt.nlib:bslice.design
Design 'bslice' was successfully linked.
1
##################################
source ./rm_setup/icc2_pnr_setup.tcl
RM-info : Running script /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/rm_setup/icc2_pnr_setup.tcl

set HORIZONTAL_ROUTING_LAYER_LIST "M1 M3 M5 M7 M9"
set VERTICAL_ROUTING_LAYER_LIST   "M2 M4 M6 M8"
set MIN_ROUTING_LAYER	  	  "M1"
set MAX_ROUTING_LAYER 		  "M8"
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/rm_setup/icc2_common_setup.tcl

RM-info: Completed script /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/rm_setup/icc2_pnr_setup.tcl

############################################################################
#      Routing settings
#############################################################################
##      Antenna
source -echo rm_setup/saed32nm_ant_1p9m.tcl
#       Author:         ArtakY
#       @(#) Antenna rules 
#       @(#) Revision 1.0.0.0
#       @(#) Date     28-Feb-11
# technology: saed32/28nm_1p9m
#
# Revision history:
# rev            date     who  what
# ------------  --------- ---- ------------------------------
# Rev. 1.0.0.0  28-Feb-11 AY   Initial version 
#
# ###########################################################
remove_antenna_rules
define_antenna_rule -mode 4 -diode_mode 2 -metal_ratio 1000 -cut_ratio 20
define_antenna_layer_rule -mode 4 -layer "M1" -ratio 1000 -diode_ratio {0.06 0 400 40000}
define_antenna_layer_rule -mode 4 -layer "M2" -ratio 1000 -diode_ratio {0.06 0 400 40000}
define_antenna_layer_rule -mode 4 -layer "M3" -ratio 1000 -diode_ratio {0.06 0 400 40000}
define_antenna_layer_rule -mode 4 -layer "M4" -ratio 1000 -diode_ratio {0.06 0 400 40000}
define_antenna_layer_rule -mode 4 -layer "M5" -ratio 1000 -diode_ratio {0.06 0 400 40000}
define_antenna_layer_rule -mode 4 -layer "M6" -ratio 1000 -diode_ratio {0.06 0 400 40000}
define_antenna_layer_rule -mode 4 -layer "M7" -ratio 1000 -diode_ratio {0.06 0 400 40000}
define_antenna_layer_rule -mode 4 -layer "M8" -ratio 1000 -diode_ratio {0.06 0 400 40000}
define_antenna_layer_rule -mode 4 -layer "M9" -ratio 1000 -diode_ratio {0.06 0 8000 50000}
define_antenna_layer_rule -mode 4 -layer "VIA1" -ratio 20 -diode_ratio {0.06 0 200 1000}
define_antenna_layer_rule -mode 4 -layer "VIA2" -ratio 20 -diode_ratio {0.06 0 200 1000}
define_antenna_layer_rule -mode 4 -layer "VIA3" -ratio 20 -diode_ratio {0.06 0 200 1000}
define_antenna_layer_rule -mode 4 -layer "VIA4" -ratio 20 -diode_ratio {0.06 0 200 1000}
define_antenna_layer_rule -mode 4 -layer "VIA5" -ratio 20 -diode_ratio {0.06 0 200 1000}
define_antenna_layer_rule -mode 4 -layer "VIA6" -ratio 20 -diode_ratio {0.06 0 200 1000}
define_antenna_layer_rule -mode 4 -layer "VIA7" -ratio 20 -diode_ratio {0.06 0 200 1000}
define_antenna_layer_rule -mode 4 -layer "VIA8" -ratio 20 -diode_ratio {0.06 0 200 1000}
1
report_app_options route.detail.*antenna*
****************************************
Report : app_option
Design : bslice
Version: S-2021.06-SP5-1
Date   : Fri Jan  5 14:04:43 2024
****************************************
Name                                                         Type           Value      User-value   User-default System-default Scope      Status     Source
------------------------------------------------------------ -------------- ---------- ------------ ------------ -------------- ---------- ---------- ----------
route.detail.antenna                                         bool           true       --           --           true           block      normal     --
route.detail.antenna_fixing_preference                       enum           hop_layers --           --           hop_layers     block      normal     --
route.detail.antenna_on_iteration                            integer        1          --           --           1              block      normal     --
route.detail.antenna_verbose_level                           integer        1          --           --           1              block      normal     --
route.detail.check_antenna_for_open_nets                     bool           false      --           --           false          block      normal     --
route.detail.check_antenna_on_diode_pins                     bool           false      --           --           false          block      normal     --
route.detail.check_antenna_on_pg                             bool           false      --           --           false          block      normal     --
route.detail.default_port_external_antenna_area              float          0          --           --           0              block      normal     --
route.detail.enable_separate_pgate_ngate_antenna_ratio_check bool           false      --           --           false          block      normal     --
route.detail.hop_layers_to_fix_antenna                       bool           true       --           --           true           block      normal     --
route.detail.macro_pin_antenna_mode                          enum           normal     --           --           normal         block      normal     --
route.detail.max_antenna_pin_count                           integer        -1         --           --           -1             block      normal     --
route.detail.merge_gates_for_antenna                         bool           true       --           --           true           block      normal     --
route.detail.port_antenna_mode                               enum           float      --           --           float          block      normal     --
route.detail.report_antenna_for_must_join_port_root          bool           false      --           --           false          block      normal     --
route.detail.skip_antenna_analysis_for_nets                  list_of string --         --           --           --             block      normal     --
route.detail.skip_antenna_fixing_for_nets                    list_of string --         --           --           --             block      normal     --
route.detail.top_layer_antenna_fix_threshold                 integer        -1         --           --           -1             block      normal     --
------------------------------------------------------------ -------------- ---------- ------------ ------------ -------------- ---------- ---------- ----------

There are additional internal differences.
1
set_app_options -list {
  route.common.post_detail_route_redundant_via_insertion medium
  route.common.threshold_noise_ratio 0.25
}
route.common.post_detail_route_redundant_via_insertion medium route.common.threshold_noise_ratio 0.25
source -echo ./rm_setup/redundant_via_rules.tcl
add_via_mapping -from {VIA12SQ_C 1x1} -to {VIA12BAR_C 1x1} -transform rotate -weight 2
Warning: Via mapping from 'VIA12SQ_C 1x1' to 'VIA12BAR_C 1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
add_via_mapping -from {VIA12SQ   1x1} -to {VIA12BAR   1x1} -transform rotate -weight 2
Warning: Via mapping from 'VIA12SQ   1x1' to 'VIA12BAR   1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
add_via_mapping -from {VIA12SQ_C 1x1} -to {VIA12SQ_C  1x2} -transform rotate -weight 1
Warning: Via mapping from 'VIA12SQ_C 1x1' to 'VIA12SQ_C  1x2' already exists. Duplicated definition is ignored. (NDMUI-092)
add_via_mapping -from {VIA12SQ   1x1} -to {VIA12SQ    1x2} -transform rotate -weight 1
Warning: Via mapping from 'VIA12SQ   1x1' to 'VIA12SQ    1x2' already exists. Duplicated definition is ignored. (NDMUI-092)
add_via_mapping -from {VIA23SQ_C 1x1} -to {VIA23BAR_C 1x1} -transform rotate -weight 2
Warning: Via mapping from 'VIA23SQ_C 1x1' to 'VIA23BAR_C 1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
add_via_mapping -from {VIA23SQ   1x1} -to {VIA23BAR   1x1} -transform rotate -weight 2
Warning: Via mapping from 'VIA23SQ   1x1' to 'VIA23BAR   1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
add_via_mapping -from {VIA23SQ_C 1x1} -to {VIA23SQ_C  1x2} -transform rotate -weight 1
Warning: Via mapping from 'VIA23SQ_C 1x1' to 'VIA23SQ_C  1x2' already exists. Duplicated definition is ignored. (NDMUI-092)
add_via_mapping -from {VIA23SQ   1x1} -to {VIA23SQ    1x2} -transform rotate -weight 1
Warning: Via mapping from 'VIA23SQ   1x1' to 'VIA23SQ    1x2' already exists. Duplicated definition is ignored. (NDMUI-092)
add_via_mapping -from {VIA34SQ_C 1x1} -to {VIA34BAR_C 1x1} -transform rotate -weight 2
Warning: Via mapping from 'VIA34SQ_C 1x1' to 'VIA34BAR_C 1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
add_via_mapping -from {VIA34SQ   1x1} -to {VIA34BAR   1x1} -transform rotate -weight 2
Warning: Via mapping from 'VIA34SQ   1x1' to 'VIA34BAR   1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
add_via_mapping -from {VIA34SQ_C 1x1} -to {VIA34SQ_C  1x2} -transform rotate -weight 1
Warning: Via mapping from 'VIA34SQ_C 1x1' to 'VIA34SQ_C  1x2' already exists. Duplicated definition is ignored. (NDMUI-092)
add_via_mapping -from {VIA34SQ   1x1} -to {VIA34SQ    1x2} -transform rotate -weight 1
Warning: Via mapping from 'VIA34SQ   1x1' to 'VIA34SQ    1x2' already exists. Duplicated definition is ignored. (NDMUI-092)
add_via_mapping -from {VIA45SQ_C 1x1} -to {VIA45BAR_C 1x1} -transform rotate -weight 2
Warning: Via mapping from 'VIA45SQ_C 1x1' to 'VIA45BAR_C 1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
add_via_mapping -from {VIA45SQ   1x1} -to {VIA45BAR   1x1} -transform rotate -weight 2
Warning: Via mapping from 'VIA45SQ   1x1' to 'VIA45BAR   1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
add_via_mapping -from {VIA45SQ_C 1x1} -to {VIA45SQ_C  1x2} -transform rotate -weight 1
Warning: Via mapping from 'VIA45SQ_C 1x1' to 'VIA45SQ_C  1x2' already exists. Duplicated definition is ignored. (NDMUI-092)
add_via_mapping -from {VIA45SQ   1x1} -to {VIA45SQ    1x2} -transform rotate -weight 1
Warning: Via mapping from 'VIA45SQ   1x1' to 'VIA45SQ    1x2' already exists. Duplicated definition is ignored. (NDMUI-092)
add_via_mapping -from {VIA56SQ_C 1x1} -to {VIA56BAR_C 1x1} -transform rotate -weight 2
Warning: Via mapping from 'VIA56SQ_C 1x1' to 'VIA56BAR_C 1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
add_via_mapping -from {VIA56SQ   1x1} -to {VIA56BAR   1x1} -transform rotate -weight 2
Warning: Via mapping from 'VIA56SQ   1x1' to 'VIA56BAR   1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
add_via_mapping -from {VIA56SQ_C 1x1} -to {VIA56SQ_C  1x2} -transform rotate -weight 1
Warning: Via mapping from 'VIA56SQ_C 1x1' to 'VIA56SQ_C  1x2' already exists. Duplicated definition is ignored. (NDMUI-092)
add_via_mapping -from {VIA56SQ   1x1} -to {VIA56SQ    1x2} -transform rotate -weight 1
Warning: Via mapping from 'VIA56SQ   1x1' to 'VIA56SQ    1x2' already exists. Duplicated definition is ignored. (NDMUI-092)
# Set application options for the specific routers
set_app_options -list {
    route.global.timing_driven true
    route.global.crosstalk_driven false
    route.track.timing_driven true
    route.track.crosstalk_driven true
    route.detail.timing_driven true
    route.detail.force_max_number_iterations false 
}
route.detail.force_max_number_iterations false route.detail.timing_driven true route.global.crosstalk_driven false route.global.timing_driven true route.track.crosstalk_driven true route.track.timing_driven true
set_app_options -list {time.si_enable_analysis true}
time.si_enable_analysis true
report_qor -summary > reports/before_routeOpt_qor.summary
### RouteOp
route_opt
Information: The command 'route_opt' cleared the undo history. (UNDO-016)
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2024-01-05 14:05:02 / Session: 0.39 hr / Command: 0.00 hr / Memory: 3750 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Route-opt command begin                   CPU:  6588 s (  1.83 hr )  ELAPSE:  1422 s (  0.39 hr )  MEM-PEAK:  3749 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Last Legalizer Used: Advanced
INFO: Concurrent Legalization and Optimization (CLO) Enabled
INFO: Dynamic Scenario ASR Mode:  0
INFO: Last Legalizer Used: Advanced

Route-opt timing update complete          CPU:  6588 s (  1.83 hr )  ELAPSE:  1422 s (  0.39 hr )  MEM-PEAK:  3749 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario ss_Cmax_m40c_func.
Information: Activity propagation will be performed for scenario ss_Cmax_m40c_test.
Information: Doing activity propagation for mode 'func' and corner 'ss_Cmax_m40c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario ss_Cmax_m40c_func (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Doing activity propagation for mode 'test' and corner 'ss_Cmax_m40c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario ss_Cmax_m40c_test (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario ss_Cmax_125c_func identical to that on ss_Cmax_m40c_func (POW-006)
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: ss_Cmax_125c_func
2: ss_Cmax_m40c_func
3: ss_Cmax_m40c_test

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: virtual1_SYS_CLK.top_r
16: virtual1_SYS_CLK.top_f
17: virtual1_SYS_2x_CLK.top_r
18: virtual1_SYS_2x_CLK.11_r
19: virtual1_SYS_CLK.6_r
20: virtual1__no_clock_
21: virtual1_SYS_CLK.9_r
22: virtual2_SYS_CLK.top_r
23: virtual2_SYS_CLK.top_f
24: virtual2_SYS_2x_CLK.top_r
25: virtual2_SYS_2x_CLK.11_r
26: virtual2_SYS_CLK.6_r
27: virtual2__no_clock_
28: virtual2_SYS_CLK.10_r
29: virtual3_SYS_CLK.top_r
30: virtual3_SYS_CLK.top_f
31: virtual3_SYS_2x_CLK.top_r
32: virtual3_SYS_2x_CLK.11_r
33: virtual3_SYS_CLK.7_r
34: virtual3_SYS_CLK.6_r
35: virtual4_SYS_CLK.top_r
36: virtual4_SYS_CLK.top_f
37: virtual4_SYS_2x_CLK.top_r
38: virtual4_SYS_2x_CLK.11_r
39: virtual4_SYS_CLK.8_r
40: virtual4_SYS_CLK.6_r
41: ate_clk
42: virtual3__no_clock_
43: virtual4__no_clock_

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.6615    49.0093    299   0.0221     0.0221      1
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
    1  12   0.0000     0.0000      0   0.0000     0.0000      0
    1  13   0.0000     0.0000      0   0.0000     0.0000      0
    1  14   0.0000     0.0000      0   0.0000     0.0000      0
    1  15   0.0000     0.0000      0   0.0000     0.0000      0
    1  16   0.0000     0.0000      0   0.0000     0.0000      0
    1  17   0.0000     0.0000      0   0.0000     0.0000      0
    1  18   0.0000     0.0000      0   0.0000     0.0000      0
    1  19   0.0000     0.0000      0   0.0000     0.0000      0
    1  20   0.0000     0.0000      0   0.0000     0.0000      0
    1  21   0.0000     0.0000      0   0.0000     0.0000      0
    1  22   0.0000     0.0000      0   0.0000     0.0000      0
    1  23   0.0000     0.0000      0   0.0000     0.0000      0
    1  24   0.0000     0.0000      0   0.0000     0.0000      0
    1  25   0.0000     0.0000      0   0.0000     0.0000      0
    1  26   0.0000     0.0000      0   0.0000     0.0000      0
    1  27   0.0000     0.0000      0   0.0000     0.0000      0
    1  28   0.0000     0.0000      0   0.0000     0.0000      0
    1  29   0.0000     0.0000      0   0.0000     0.0000      0
    1  30   0.0000     0.0000      0   0.0000     0.0000      0
    1  31   0.0000     0.0000      0   0.0000     0.0000      0
    1  32   0.0000     0.0000      0   0.0000     0.0000      0
    1  33   0.0000     0.0000      0   0.0000     0.0000      0
    1  34   0.0000     0.0000      0   0.0000     0.0000      0
    1  35   0.0000     0.0000      0   0.0000     0.0000      0
    1  36   0.0000     0.0000      0   0.0000     0.0000      0
    1  37   0.0000     0.0000      0   0.0000     0.0000      0
    1  38   0.0000     0.0000      0   0.0000     0.0000      0
    1  39   0.0000     0.0000      0   0.0000     0.0000      0
    1  40   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   8   0.0000     0.0000      0   0.0000     0.0000      0
    2   9   0.0000     0.0000      0   0.0000     0.0000      0
    2  10   0.3007    85.7461    756   0.0000     0.0000      0
    2  11   0.0000     0.0000      0   0.0000     0.0000      0
    2  12   0.0000     0.0000      0   0.0000     0.0000      0
    2  13   0.0000     0.0000      0   0.0000     0.0000      0
    2  14   0.0000     0.0000      0   0.0000     0.0000      0
    2  15   0.0000     0.0000      0   0.0000     0.0000      0
    2  16   0.0000     0.0000      0   0.0000     0.0000      0
    2  17   0.0000     0.0000      0   0.0000     0.0000      0
    2  18   0.0000     0.0000      0   0.0000     0.0000      0
    2  19   0.0000     0.0000      0   0.0000     0.0000      0
    2  20   0.0000     0.0000      0   0.0000     0.0000      0
    2  21   0.0000     0.0000      0   0.0000     0.0000      0
    2  22   0.0000     0.0000      0   0.0000     0.0000      0
    2  23   0.0000     0.0000      0   0.0000     0.0000      0
    2  24   0.0000     0.0000      0   0.0000     0.0000      0
    2  25   0.0000     0.0000      0   0.0000     0.0000      0
    2  26   0.0000     0.0000      0   0.0000     0.0000      0
    2  27   0.0000     0.0000      0   0.0000     0.0000      0
    2  28   0.0000     0.0000      0   0.0000     0.0000      0
    2  29   0.0000     0.0000      0   0.0000     0.0000      0
    2  30   0.0000     0.0000      0   0.0000     0.0000      0
    2  31   0.0000     0.0000      0   0.0000     0.0000      0
    2  32   0.0000     0.0000      0   0.0000     0.0000      0
    2  33   0.0000     0.0000      0   0.0000     0.0000      0
    2  34   0.0000     0.0000      0   0.0000     0.0000      0
    2  35   0.0000     0.0000      0   0.0000     0.0000      0
    2  36   0.0000     0.0000      0   0.0000     0.0000      0
    2  37   0.0000     0.0000      0   0.0000     0.0000      0
    2  38   0.0000     0.0000      0   0.0000     0.0000      0
    2  39   0.0000     0.0000      0   0.0000     0.0000      0
    2  40   0.0000     0.0000      0   0.0000     0.0000      0
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0000     0.0000      0
    3   8   0.0000     0.0000      0   0.0000     0.0000      0
    3   9   0.0000     0.0000      0   0.0000     0.0000      0
    3  10   0.3007    85.7461    756   0.0000     0.0000      0
    3  11   0.0000     0.0000      0   0.0000     0.0000      0
    3  12   0.0000     0.0000      0   0.0000     0.0000      0
    3  13   0.0000     0.0000      0   0.0000     0.0000      0
    3  14   0.0000     0.0000      0   0.0000     0.0000      0
    3  15   0.0000     0.0000      0   0.0000     0.0000      0
    3  16   0.0000     0.0000      0   0.0000     0.0000      0
    3  18   0.0000     0.0000      0   0.0000     0.0000      0
    3  19   0.0000     0.0000      0   0.0000     0.0000      0
    3  20   0.0000     0.0000      0   0.0000     0.0000      0
    3  21   0.0000     0.0000      0   0.0000     0.0000      0
    3  22   0.0000     0.0000      0   0.0000     0.0000      0
    3  23   0.0000     0.0000      0   0.0000     0.0000      0
    3  25   0.0000     0.0000      0   0.0000     0.0000      0
    3  26   0.0000     0.0000      0   0.0000     0.0000      0
    3  27   0.0000     0.0000      0   0.0000     0.0000      0
    3  28   0.0000     0.0000      0   0.0000     0.0000      0
    3  29   0.0000     0.0000      0   0.0000     0.0000      0
    3  30   0.0000     0.0000      0   0.0000     0.0000      0
    3  32   0.0000     0.0000      0   0.0000     0.0000      0
    3  33   0.0000     0.0000      0   0.0000     0.0000      0
    3  34   0.0000     0.0000      0   0.0000     0.0000      0
    3  35   0.0000     0.0000      0   0.0000     0.0000      0
    3  36   0.0000     0.0000      0   0.0000     0.0000      0
    3  38   0.0000     0.0000      0   0.0000     0.0000      0
    3  39   0.0000     0.0000      0   0.0000     0.0000      0
    3  40   0.0000     0.0000      0   0.0000     0.0000      0
    3  41   0.0000     0.0000      0   0.0000     0.0000      0
    3  42   0.0000     0.0000      0   0.0000     0.0000      0
    3  43   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.6615    49.0093  49.0093    299   0.0221     0.0221      1      196     7.0023      669 13010801664
    2   *   0.3007    85.7461  85.7461    756   0.0000     0.0000      0       16     0.1006      119  452873600
    3   *   0.3007    85.7461  85.7461    756   0.0000     0.0000      0       16     0.1006      119  452873600
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.6615   111.9855 111.9855    836   0.0221     0.0221      1      196     7.0023      669 13010801664    493494.66      92725
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.6615   111.9855 111.9855    836   0.0221     0.0221      1      196      669 13010801664    493494.66      92725
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Route-opt initialization complete         CPU:  6714 s (  1.86 hr )  ELAPSE:  1442 s (  0.40 hr )  MEM-PEAK:  3749 MB
INFO: ALMap's advanced rules are enabled
INFO: ALMap is activating all rules (including PG/advanced rules)
Information: ALMap mode is on
Information: Setting bounds and VA for block 'bslice'...
Information: Setting up voltage area 'DEFAULT_VA'.

Information: Legalizer threading is enabled with high effort (LGL-130)

Information: Setting up cell instances...
Information: All fillers in the reference libraries will be considered during legalization/check legality
Information: Initializing site map 'unit' at {2 2} {1742.248 625.656}.
Information: Init siteMap unit with 11449 sites x 373 rows
Adding rule engine Basic Rules version 1.0.0...
Adding rule engine VT Implant Rules version 1.0.0...
Adding rule engine OD Rules version 1.0.0...
Adding rule engine TPO Rules version 1.0.0...
Adding rule engine Pin Access Rules version 1.0.0...
Adding rule engine Span Rules version 1.0.0...
Adding rule engine Index Rules version 1.0.0...
Adding rule engine Color Rules version 1.0.0...
Adding rule engine Inbound Rules version 1.0.0...
Adding rule engine PG DRC Rules version 1.0.0...
Adding rule engine Exp Rules version 1.0.0...
Adding rule engine AON Cell Rules version 1.0.0...
Adding rule engine Chipfin Rules version 1.0.0...
Adding rule engine User Rules version 1.0.0...
Adding rule engine Route-aware Pin Access Rules version 1.0.0...
Adding rule engine Safety Register Rules version 1.0.0...
Adding rule engine Soft Rules version 1.0.0...
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Information: Initializing CTS constraints...
Constructing pin color alignment legality info...
Information: Reading Vertical abutment prohibit pattern from app option (place.legalize.vertical_abutment_forbidden_pairs)...
Information: App option (place.legalize.vertical_abutment_forbidden_pairs) is empty.
Information: Reading Vertical abutment prohibit pattern from PRF...
Information: Is mixed-row flow: no
Initializing PG drc check engine...
NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 64.06% (2624/4096) blocked grids
Scanning PG objects...
PG hash cached 3 nets; 9 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 2343 shapes (1089 on M2); 144295 vias (106122 on M1); 270 under straps (90 on M9); 0 staples; 0 tall vias; 1649 base straps.
PG scan complete.  Hash key = 7c0c9afce9719521
Information: Reading PG structure for 'bslice_routeOpt.nlib:bslice.design'. (NPLDRC-003)

NPLDRC Sector Array Stats:
Num Sectors: 396812
Num SecDefs:   292

Place Cache read: 202 elements -- 0 drcFail 202 drcOk
Place Cache read: 48 libcells referenced from 3 libs
Place Cache read: used 8 of 292 total secDefs
Access Cache read: 202 elements -- 0 drcFail 202 drcOk
Access Cache read: 48 libcells referenced from 3 libs
Access Cache read: used 8 of 292 total secDefs
Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Information: Extracting M1 PG straps
Information: Constructing cell pin extension data for fast PG check.
Information: Constructing PG-Via/VIB/VINS layer info (VIA1/M2)...
Information: PG-Via Abut check extension is 0
Information: PG-Via(pg_via_abut) design rule for layer VIA1 and VIA1 not found
Information: VIB(vib_abut) design rule for layer M2 and VIA1 not found
Information: VINS(vins_abut) design rule for layer M2 and VIA1 not found
Information: Enabling hard placement rule spacing_rule...
Information: Enabling hard placement rule cts_spacing...
Information: Enabling hard placement rule pg_drc...
Information: Adjusting SRAMLP1RW64x32 to a multi-height library cell. (LGL-336)
Information: Adjusting SRAMLP1RW64x8 to a multi-height library cell. (LGL-336)
Information: Adjusting SRAMLP2RW128x16 to a multi-height library cell. (LGL-336)
Information: Adjusting SRAMLP2RW32x4 to a multi-height library cell. (LGL-336)
Information: Adjusting SRAMLP2RW64x32 to a multi-height library cell. (LGL-336)
Information: Cellmap context awareness is 100% of the current design
Information: 90652 cells are added to cellmap context (for block bslice)
INFO: creating 94(r) x 261(c) nypdGridCells adjYDim 6.688 (5.016) adjXDim 6.688 (5.016)
INFO: number of GridCells (0xe75ff3a0): 24534
INFO: extracted primary site defs: unit 
initInstances softBlockage 0 clkIsFixed 0
CLO multi-threading is turned ON
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Last Legalizer Used: Advanced


Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 2 Iter  1        158.57      158.57      0.02      6146     493494.66  13010801664.00       92725              0.40      3749

Route-opt optimization Phase 3 Iter  1        158.57      158.57      0.02      6146     493490.06  13010758656.00       92723              0.40      3749

Route-opt optimization Phase 4 Iter  1        158.57      158.57      0.02      6146     492453.69  12492249088.00       92723              0.41      3749
Route-opt optimization Phase 4 Iter  2        158.57      158.57      0.02      6146     492453.69  12492249088.00       92723              0.41      3749
Route-opt optimization Phase 4 Iter  3        158.57      158.57      0.02      6146     492453.69  12492249088.00       92723              0.41      3749
Route-opt optimization Phase 4 Iter  4        158.57      158.57      0.02      6146     492453.69  12492249088.00       92723              0.41      3749
Route-opt optimization Phase 4 Iter  5        158.57      158.57      0.02      6146     492453.69  12492249088.00       92723              0.41      3749
Route-opt optimization Phase 4 Iter  6        158.57      158.57      0.02      6146     492453.69  12492249088.00       92723              0.41      3749

Route-opt optimization Phase 5 Iter  1        158.57      158.57      0.02       234     494877.69  12653312000.00       93618              0.41      3749
Route-opt optimization Phase 5 Iter  2        158.57      158.57      0.02       234     494877.69  12653312000.00       93618              0.41      3749
Route-opt optimization Phase 5 Iter  3        158.57      158.57      0.02       234     494877.69  12653312000.00       93618              0.41      3749
Route-opt optimization Phase 5 Iter  4        158.57      158.57      0.02       234     494877.69  12653312000.00       93618              0.42      3749
Route-opt optimization Phase 5 Iter  5        158.57      158.57      0.02       234     494877.69  12653312000.00       93618              0.42      3749
Route-opt optimization Phase 5 Iter  6        158.57      158.57      0.02       234     494877.69  12653312000.00       93618              0.42      3749
Route-opt optimization Phase 5 Iter  7        158.57      158.57      0.02       234     494877.69  12653312000.00       93618              0.42      3749
Route-opt optimization Phase 5 Iter  8        158.57      158.57      0.02       234     494877.69  12653312000.00       93618              0.42      3749
Route-opt optimization Phase 5 Iter  9        158.57      158.57      0.02       234     494877.69  12653312000.00       93618              0.42      3749
Route-opt optimization Phase 5 Iter 10        158.57      158.57      0.02       234     494877.69  12653312000.00       93618              0.42      3749
Route-opt optimization Phase 5 Iter 11        158.57      158.57      0.02       234     494877.69  12653312000.00       93618              0.42      3749
Route-opt optimization Phase 5 Iter 12        158.57      158.57      0.02       234     494877.69  12653312000.00       93618              0.42      3749
Route-opt optimization Phase 5 Iter 13        158.57      158.57      0.02       234     494877.69  12653312000.00       93618              0.42      3749
Route-opt optimization Phase 5 Iter 14        158.57      158.57      0.02       234     494877.69  12653312000.00       93618              0.42      3749

Route-opt optimization Phase 6 Iter  1        158.57      158.57      0.02       234     495818.53  13178537984.00       93618              0.42      3749
Route-opt optimization Phase 6 Iter  2        158.57      158.57      0.02       234     495818.53  13178537984.00       93618              0.43      3749

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(N)
Route-opt optimization Phase 7 Iter  1        158.57      158.57      0.02       234     495836.84  13180832768.00       93624              0.43      3749
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(N)

Route-opt optimization Phase 8 Iter  1        158.57      158.57      0.02       234     495836.84  13180832768.00       93624              0.43      3749
Route-opt optimization Phase 8 Iter  2        158.57      158.57      0.02       234     495836.84  13180832768.00       93624              0.43      3749
Route-opt optimization Phase 8 Iter  3        158.57      158.57      0.02       234     495836.84  13180832768.00       93624              0.43      3749
Route-opt optimization Phase 8 Iter  4        158.57      158.57      0.02       234     495836.84  13180832768.00       93624              0.43      3749
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 8 Iter  5        158.57      158.57      0.02       234     495836.84  13180832768.00       93624              0.43      3749
Route-opt optimization Phase 8 Iter  6        158.57      158.57      0.02       234     495836.84  13180832768.00       93624              0.43      3749
Route-opt optimization Phase 8 Iter  7        158.57      158.57      0.02       234     495836.84  13180832768.00       93624              0.43      3749
Route-opt optimization Phase 8 Iter  8        158.57      158.57      0.02       234     495836.84  13180832768.00       93624              0.43      3749

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(N)
Route-opt optimization Phase 9 Iter  1        158.57      158.57      0.02       234     496802.59  13719666688.00       93624              0.44      3749
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(N)

Route-opt optimization Phase 10 Iter  1       158.57      158.57      0.02       234     496802.59  13719666688.00       93624              0.44      3749
Route-opt optimization Phase 10 Iter  2       158.57      158.57      0.02       234     496802.59  13719666688.00       93624              0.44      3749

Route-opt optimization Phase 11 Iter  1       158.57      158.57      0.02       234     496678.56  13648472064.00       93624              0.45      3749

Route-opt optimization Phase 12 Iter  1       158.57      158.57      0.02       234     494139.16  13386047488.00       92856              0.45      3749
Route-opt optimization Phase 12 Iter  2       158.57      158.57      0.02       234     494139.16  13386047488.00       92856              0.45      3749
Route-opt optimization Phase 12 Iter  3       158.57      158.57      0.02       234     494139.16  13386047488.00       92856              0.45      3749
Route-opt optimization Phase 12 Iter  4       158.57      158.57      0.02       234     494139.16  13386047488.00       92856              0.45      3749
Route-opt optimization Phase 12 Iter  5       158.57      158.57      0.02       234     494139.16  13386047488.00       92856              0.45      3749
Route-opt optimization Phase 12 Iter  6       158.57      158.57      0.02       234     494139.16  13386047488.00       92856              0.45      3749
Route-opt optimization Phase 12 Iter  7       158.57      158.57      0.02       234     494139.16  13386047488.00       92856              0.45      3749
Route-opt optimization Phase 12 Iter  8       158.57      158.57      0.02       234     494139.16  13386047488.00       92856              0.45      3749
Route-opt optimization Phase 12 Iter  9       158.57      158.57      0.02       234     494139.16  13386047488.00       92856              0.45      3749
Route-opt optimization Phase 12 Iter 10       158.57      158.57      0.02       234     494139.16  13386047488.00       92856              0.45      3749
Route-opt optimization Phase 12 Iter 11       158.57      158.57      0.02       234     494139.16  13386047488.00       92856              0.45      3749
Route-opt optimization Phase 12 Iter 12       158.57      158.57      0.02       234     494139.16  13386047488.00       92856              0.46      3749

Route-opt optimization Phase 13 Iter  1       158.57      158.57      0.02       234     494718.34  13785455616.00       92860              0.46      3749
Route-opt optimization Phase 13 Iter  2       158.57      158.57      0.02       234     494718.34  13785455616.00       92860              0.46      3749
Route-opt optimization Phase 13 Iter  3       158.57      158.57      0.02       234     494718.34  13785455616.00       92860              0.46      3749
Route-opt optimization Phase 13 Iter  4       158.57      158.57      0.02       234     494718.34  13785455616.00       92860              0.46      3749
Route-opt optimization Phase 13 Iter  5       158.57      158.57      0.02       234     494718.34  13785455616.00       92860              0.46      3749
Route-opt optimization Phase 13 Iter  6       158.57      158.57      0.02       234     494718.34  13785455616.00       92860              0.46      3749

Route-opt optimization Phase 14 Iter  1        17.29       17.29      0.02       170     494762.31  13789850624.00       92873              0.46      3749
Route-opt optimization Phase 14 Iter  2        17.29       17.29      0.02       170     494762.31  13789850624.00       92873              0.46      3749
Route-opt optimization Phase 14 Iter  3        17.29       17.29      0.02       170     494762.31  13789850624.00       92873              0.46      3749
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 14 Iter  4        17.29       17.29      0.02       170     494762.31  13789850624.00       92873              0.46      3749


Route-opt optimization complete                17.29       17.29      0.02       170     494764.34  13789850624.00       92874              0.47      3749
Information: 0 unfixed physical-only cells are removed post legalization
INFO: Advanced Legalizer Map and NDM objects are in sync
Information: OTF total size or move pass rate 99.8724% (194886/195135)
Information: OTF total add cell pass rate 96.3816% (6233/6467)
Place Cache save: 11279 elements -- 0 drcFail 11279 drcOk
Place Cache save: 19 special-case elements referenced 1 cases
Place Cache save: 274 libcells referenced from 3 libs
Place Cache save: used 8 of 292 total secDefs
Access Cache save: 11597 elements -- 2347 drcFail 9250 drcOk
Access Cache save: 19 special-case elements referenced 1 cases
Access Cache save: 274 libcells referenced from 3 libs
Access Cache save: used 8 of 292 total secDefs
NPLDRC Place Cache: unique cache elements 11279
NPLDRC Place Cache: read cache elements 202
NPLDRC Place Cache: hit rate  94.3%  (11077 / 194733)
NPLDRC Access Cache: unique cache elements 11597
NPLDRC Access Cache: read cache elements 202
NPLDRC Access Cache: hit rate  94.2%  (11403 / 196013)
================ Displacement Report (CLO) =================
Block: bslice
Area: placed=1285575, unplaced=0, fixed=73427, blocked=655424, total=4270477
Density = 1359002/3615053 sites = 37.59%
Inbound cells: 0; 2-row cells: 1197; >2-row cells: 16
    Total cell instance count: 95288 (93131 placed, 0 unplaced, 2157 fixed)
        Number of cells moved: 1154 (1.21%)   Orientation changes only: 78
    Average cell displacement: 0.0129 um (AW: 0.0178 um = 0.0106 rh)
        RMS cell displacement: 0.1661 um (AW: 0.2100 um = 0.1256 rh)
        Max cell displacement: 6.5993 um = 3.9470 rh
           Max displaced cell: ZBUF_2_inst_49108 (1649.83 247.784)
Number of large displacements: 0
 Large displacement threshold: 4.0000 rh

 Largest average lib-cell displacement in [um] sorted by displacement (number of cells):
    IBUFFX32_LVT       :    1.67200  (4)
    DELLN1X2_LVT       :    0.82080  (5)
    IBUFFX4_LVT        :    0.58724  (6)
    INVX32_HVT         :    0.42859  (11)
    IBUFFX4_RVT        :    0.38000  (2)
    IBUFFX16_LVT       :    0.30400  (3)
    NBUFFX32_HVT       :    0.27669  (176)
    OR2X4_RVT          :    0.25474  (9)
    NBUFFX32_LVT       :    0.25387  (496)
    XOR3X1_RVT         :    0.22552  (12)

 Largest average lib-cell displacement in [um] for large displaced cells, sorted by number of cells (number of cells):
    NBUFFX32_HVT       :    5.49929  (4)
    NBUFFX32_LVT       :    5.28118  (4)
    NBUFFX4_HVT        :    5.99977  (3)
    NBUFFX2_HVT        :    5.78071  (3)
    NOR2X0_RVT         :    5.32000  (1)
    NBUFFX16_HVT       :    5.16800  (1)
======================================================

Route-opt route preserve complete         CPU:  8079 s (  2.24 hr )  ELAPSE:  1679 s (  0.47 hr )  MEM-PEAK:  3749 MB
INFO: Sending timing info to router
Generating Timing information  
Design  Scenario ss_Cmax_m40c_test (Mode test Corner ss_Cmax_m40c)
Warning: Currnet dominant scnenario ss_Cmax_m40c_test for timing driven route  is different from dominant scenario for the previous timing driven route which is ss_Cmax_m40c_func. (ZRT-647)
Generating Timing information  ... Done
Information: The net parasitics of block bslice are cleared. (TIM-123)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: Legalizing block 'bslice'.
Information: Legalizing RP Groups...

Running Advanced Legalizer....
Information: Setting bounds and VA for block 'bslice'...
Information: Setting up voltage area 'DEFAULT_VA'.

Information: Legalizer threading is enabled with high effort (LGL-130)

Information: Setting up cell instances...
Information: All fillers in the reference libraries will be considered during legalization/check legality
Information: Initializing site map 'unit' at {2 2} {1742.248 625.656}.
Information: Init siteMap unit with 11449 sites x 373 rows
Adding rule engine Basic Rules version 1.0.0...
Adding rule engine VT Implant Rules version 1.0.0...
Adding rule engine OD Rules version 1.0.0...
Adding rule engine TPO Rules version 1.0.0...
Adding rule engine Pin Access Rules version 1.0.0...
Adding rule engine Span Rules version 1.0.0...
Adding rule engine Index Rules version 1.0.0...
Adding rule engine Color Rules version 1.0.0...
Adding rule engine Inbound Rules version 1.0.0...
Adding rule engine PG DRC Rules version 1.0.0...
Adding rule engine Exp Rules version 1.0.0...
Adding rule engine AON Cell Rules version 1.0.0...
Adding rule engine Chipfin Rules version 1.0.0...
Adding rule engine User Rules version 1.0.0...
Adding rule engine Route-aware Pin Access Rules version 1.0.0...
Adding rule engine Safety Register Rules version 1.0.0...
Adding rule engine Soft Rules version 1.0.0...
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Information: Initializing CTS constraints...
Constructing pin color alignment legality info...
Information: Reading Vertical abutment prohibit pattern from app option (place.legalize.vertical_abutment_forbidden_pairs)...
Information: App option (place.legalize.vertical_abutment_forbidden_pairs) is empty.
Information: Reading Vertical abutment prohibit pattern from PRF...
Information: Is mixed-row flow: no
Initializing PG drc check engine...
NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 64.06% (2624/4096) blocked grids
Scanning PG objects...
PG hash cached 3 nets; 9 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 2343 shapes (1089 on M2); 144295 vias (106122 on M1); 270 under straps (90 on M9); 0 staples; 0 tall vias; 1649 base straps.
PG scan complete.  Hash key = 7c0c9afce9719521
Information: Reading PG structure for 'bslice_routeOpt.nlib:bslice.design'. (NPLDRC-003)

NPLDRC Sector Array Stats:
Num Sectors: 396812
Num SecDefs:   292

Place Cache read: 11279 elements -- 0 drcFail 11279 drcOk
Place Cache read: 274 libcells referenced from 3 libs
Place Cache read: 19 special-case elements referenced 1 cases
Place Cache read: used 8 of 292 total secDefs
Access Cache read: 11597 elements -- 2347 drcFail 9250 drcOk
Access Cache read: 274 libcells referenced from 3 libs
Access Cache read: 19 special-case elements referenced 1 cases
Access Cache read: used 8 of 292 total secDefs
Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Information: Extracting M1 PG straps
Information: Constructing cell pin extension data for fast PG check.
Information: Constructing PG-Via/VIB/VINS layer info (VIA1/M2)...
Information: PG-Via Abut check extension is 0
Information: PG-Via(pg_via_abut) design rule for layer VIA1 and VIA1 not found
Information: VIB(vib_abut) design rule for layer M2 and VIA1 not found
Information: VINS(vins_abut) design rule for layer M2 and VIA1 not found
Information: Enabling hard placement rule spacing_rule...
Information: Enabling hard placement rule pg_drc...
Information: Running high density optimizations.
Information: Legalizing 93131 moveable cells.
Legalization progress 1%...
Legalization progress 11%...
Legalization progress 21%...
Legalization progress 31%...
Legalization progress 41%...
Legalization progress 51%...
Legalization progress 61%...
Legalization progress 71%...
Legalization progress 81%...
Legalization progress 91%...
Legalization progress 100%...
Information: Legalizer used up to 1 thread (LGL-131)
Information: Optimizing AL cell displacements
Information: AL displacement optimization 20% complete
Information: AL displacement optimization 40% complete
Information: AL displacement optimization 60% complete
Information: AL displacement optimization 80% complete
Information: AL displacement optimization 100% complete.
10 references with the lowest legality passing rate:
AND2X1_HVT: 100.0% (487 / 487)
AND2X1_LVT: 100.0% (380 / 380)
AND2X1_RVT: 100.0% (965 / 965)
AND2X2_HVT: 100.0% (2 / 2)
AND2X2_LVT: 100.0% (41 / 41)
AND2X2_RVT: 100.0% (11 / 11)
AND2X4_HVT: 100.0% (3 / 3)
AND2X4_LVT: 100.0% (15 / 15)
AND2X4_RVT: 100.0% (2 / 2)
AND3X1_HVT: 100.0% (1 / 1)
================ Displacement Report =================
Area: placed=1285575, unplaced=0, fixed=73427, blocked=655424, total=4270477
Density = 1359002/3615053 sites = 37.59%
Inbound cells: 0; 2-row cells: 1197; >2-row cells: 16
    Total cell instance count: 95288 (93131 placed, 0 unplaced, 2157 fixed)
No cells moved
======================================================
Place Cache save: 12279 elements -- 0 drcFail 12279 drcOk
Place Cache save: 51 special-case elements referenced 1 cases
Place Cache save: 277 libcells referenced from 4 libs
Place Cache save: used 8 of 292 total secDefs
Access Cache save: 12659 elements -- 2347 drcFail 10312 drcOk
Access Cache save: 51 special-case elements referenced 1 cases
Access Cache save: 277 libcells referenced from 4 libs
Access Cache save: used 8 of 292 total secDefs
NPLDRC Place Cache: unique cache elements 12279
NPLDRC Place Cache: read cache elements 11279
NPLDRC Place Cache: hit rate  98.6%  (1000 / 71524)
NPLDRC Access Cache: unique cache elements 12659
NPLDRC Access Cache: read cache elements 11597
NPLDRC Access Cache: hit rate  98.5%  (1062 / 71917)
Legalization succeeded.
Total Legalizer CPU: 6.619
Total Legalizer Wall Time: 5.136
----------------------------------------------------------------

Route-opt legalization complete           CPU:  8091 s (  2.25 hr )  ELAPSE:  1689 s (  0.47 hr )  MEM-PEAK:  3749 MB
****************************************
Report : Power/Ground Connection Summary
Design : bslice
Version: S-2021.06-SP5-1
Date   : Fri Jan  5 14:09:31 2024
****************************************
P/G net name                         P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD_LOW                    1709/1709
Power net VDD_LOW_SW                 94889/95304
Ground net VSS                       94873/95288
--------------------------------------------------------------------------------
Information: connections of 830 power/ground pin(s) are created or changed.
INFO: Router Max Iterations set to : 5 
ECO options: (numNet 0, numCell 0, numShape 0, stage detail, ecoNumIter 5, chkThenRun 0, openNetDriven 0, rptChgNetLim 100, eftLvl 2, rertMode 0, dsablWideNdr 0, xtalk 0, isIncrECOFlow 0, save_eco_block 0 )
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Found antenna rule mode 4, diode mode 2:
	layer M1:  max ratio 1000, diode ratio {0.06 0 400 40000} 
	layer M2:  max ratio 1000, diode ratio {0.06 0 400 40000} 
	layer M3:  max ratio 1000, diode ratio {0.06 0 400 40000} 
	layer M4:  max ratio 1000, diode ratio {0.06 0 400 40000} 
	layer M5:  max ratio 1000, diode ratio {0.06 0 400 40000} 
	layer M6:  max ratio 1000, diode ratio {0.06 0 400 40000} 
	layer M7:  max ratio 1000, diode ratio {0.06 0 400 40000} 
	layer M8:  max ratio 1000, diode ratio {0.06 0 400 40000} 
	layer M9:  max ratio 1000, diode ratio {0.06 0 8000 50000} 
	layer MRDL:  max ratio 1000, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0.06 0 200 1000} 
	layer VIA2:  max ratio 20, diode ratio {0.06 0 200 1000} 
	layer VIA3:  max ratio 20, diode ratio {0.06 0 200 1000} 
	layer VIA4:  max ratio 20, diode ratio {0.06 0 200 1000} 
	layer VIA5:  max ratio 20, diode ratio {0.06 0 200 1000} 
	layer VIA6:  max ratio 20, diode ratio {0.06 0 200 1000} 
	layer VIA7:  max ratio 20, diode ratio {0.06 0 200 1000} 
	layer VIA8:  max ratio 20, diode ratio {0.06 0 200 1000} 
	layer VIARDL:  max ratio 20, diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 1 tracks on M1
track auto-fill added 1 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 1 tracks on MRDL
Information: Skipping internal port ENL of CGLPPRX2_LVT.frame as it is not physical. (ZRT-585)
Information: Skipping internal port ENL of CGLPPRX2_RVT.frame as it is not physical. (ZRT-585)
Found 0 pin access route guide groups.
Skipping 2 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
auto selected default vias for NDR rule VDDwide layer VIA1:
  VIA12SQ_C
  VIA12SQ_C-R
auto selected default vias for NDR rule VDDwide layer VIA2:
  VIA23SQ_C-R
  VIA23SQ_C
auto selected default vias for NDR rule VDDwide layer VIA3:
  VIA34SQ_C
  VIA34SQ_C-R
auto selected default vias for NDR rule VDDwide layer VIA4:
  VIA45SQ_C
  VIA45SQ_C-R
auto selected default vias for NDR rule VDDwide layer VIA5:
  VIA56SQ_C
  VIA56SQ_C-R
auto selected default vias for NDR rule VDDwide layer VIA6:
  VIA67SQ_C
  VIA67SQ_C-R
auto selected default vias for NDR rule VDDwide layer VIA7:
  VIA78SQ_C
  VIA78SQ_C-R
auto selected default vias for NDR rule VDDwide layer VIA8:
  VIA89_C-R
  VIA89_C
  VIA89
  VIA89-R
auto selected default vias for NDR rule VDDwide layer VIARDL:
  VIA9RDL
auto selected default vias for NDR rule cts_w1_s2 layer VIA1:
  VIA12SQ_C
  VIA12SQ_C-R
auto selected default vias for NDR rule cts_w1_s2 layer VIA2:
  VIA23SQ_C-R
  VIA23SQ_C
auto selected default vias for NDR rule cts_w1_s2 layer VIA3:
  VIA34SQ_C
  VIA34SQ_C-R
auto selected default vias for NDR rule cts_w1_s2 layer VIA4:
  VIA45SQ_C
  VIA45SQ_C-R
auto selected default vias for NDR rule cts_w1_s2 layer VIA5:
  VIA56SQ_C
  VIA56SQ_C-R
auto selected default vias for NDR rule cts_w1_s2 layer VIA6:
  VIA67SQ_C
  VIA67SQ_C-R
auto selected default vias for NDR rule cts_w1_s2 layer VIA7:
  VIA78SQ_C
  VIA78SQ_C-R
auto selected default vias for NDR rule cts_w1_s2 layer VIA8:
  VIA89_C-R
  VIA89_C
  VIA89
  VIA89-R
auto selected default vias for NDR rule cts_w1_s2 layer VIARDL:
  VIA9RDL
auto selected default vias for NDR rule cts_w2_s2_vlg layer VIA6:
  VIA67SQ_C
  VIA67SQ_C-R
auto selected default vias for NDR rule cts_w2_s2_vlg layer VIA7:
  VIA78SQ_C
  VIA78SQ_C-R
auto selected default vias for NDR rule cts_w2_s2_vlg layer VIA8:
  VIA89_C-R
  VIA89_C
  VIA89
  VIA89-R
auto selected default vias for NDR rule cts_w2_s2_vlg layer VIARDL:
  VIA9RDL
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin ISOLORAOX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin MUX41X2_HVT/S0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin MUX41X2_RVT/S0 has no valid via regions. (ZRT-044)
Warning: Shape {5701340 3588660 5703645 3589160} on layer M1 is not on min manufacturing grid. Snap it to {5701340 3588660 5703650 3589160}. The shape belongs to Net: bslice_pre/gre_a_INV_19339_103. (ZRT-543)
Warning: Shape {5701340 3589010 5703645 3589510} on layer M1 is not on min manufacturing grid. Snap it to {5701340 3589010 5703650 3589510}. The shape belongs to Net: bslice_pre/gre_a_INV_19339_103. (ZRT-543)
Warning: Shape {5702795 3588660 5703720 3589160} on layer M1 is not on min manufacturing grid. Snap it to {5702790 3588660 5703720 3589160}. The shape belongs to Net: bslice_pre/ropt_net_29614. (ZRT-543)
Warning: Shape {5702795 3589010 5703720 3589510} on layer M1 is not on min manufacturing grid. Snap it to {5702790 3589010 5703720 3589510}. The shape belongs to Net: bslice_pre/ropt_net_29614. (ZRT-543)
Total number of nets = 103619, of which 0 are not extracted
Total number of open nets = 4575, of which 0 are frozen
Warning: Port clk of net clk is blocked due to layer constraint settings. Routing will leave this net open. (ZRT-130)
[DBIn Done] Elapsed real time: 0:00:02 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DBIn Done] Stage (MB): Used  278  Alloctr  279  Proc    2 
[DBIn Done] Total (MB): Used  289  Alloctr  291  Proc 9758 
[ECO: DbIn With Extraction] Elapsed real time: 0:00:02 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[ECO: DbIn With Extraction] Stage (MB): Used  273  Alloctr  275  Proc    2 
[ECO: DbIn With Extraction] Total (MB): Used  285  Alloctr  287  Proc 9758 
[ECO: Analysis] Elapsed real time: 0:00:02 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[ECO: Analysis] Stage (MB): Used  274  Alloctr  275  Proc    2 
[ECO: Analysis] Total (MB): Used  285  Alloctr  287  Proc 9758 
Num of eco nets = 103619
Num of open eco nets = 4612
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[ECO: Init] Stage (MB): Used  288  Alloctr  289  Proc    2 
[ECO: Init] Total (MB): Used  299  Alloctr  301  Proc 9758 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  303  Alloctr  306  Proc 9758 
Info: route.global.delay_based_route_rejection is 3.
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.global.*'
global.coarse_grid_refinement                           :	 true                
global.connect_pins_outside_routing_corridor            :	 true                
global.crosstalk_driven                                 :	 false               
global.custom_track_modeling_enhancement                :	 false               
global.deterministic                                    :	 on                  
global.double_pattern_utilization_by_layer_name         :	                     
global.eco_honor_target_dly                             :	 false               
global.effort_level                                     :	 medium              
global.enable_gr_graph_lock                             :	 false               
global.enforce_macro_track_utilization                  :	 false               
global.exclude_blocked_gcells_from_congestion_report    :	 false               
global.export_soft_congestion_maps                      :	 false               
global.extra_blocked_layer_utilization_reduction        :	 0                   
global.force_full_effort                                :	 false               
global.force_rerun_after_global_route_opt               :	 false               
global.insert_gr_via_ladders                            :	 false               
global.interactive_multithread_mode                     :	 true                
global.macro_area_iterations                            :	 0                   
global.macro_boundary_track_utilization                 :	 100                 
global.macro_boundary_width                             :	 5                   
global.macro_corner_track_utilization                   :	 100                 
global.report_congestion_enable_cell_snapping           :	 false               
global.span_pg_blk_nbr                                  :	 true                
global.timing_driven                                    :	 true                
global.timing_driven_effort_level                       :	 high                
global.via_cut_modeling                                 :	 false               
global.voltage_area_corner_track_utilization            :	 100                 

Begin global routing.
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1744.29,628.76)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build Tech Data] Total (MB): Used  340  Alloctr  343  Proc 9758 
Net statistics:
Total number of nets     = 103619
Number of nets to route  = 4612
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 947
Number of nets with min-layer-mode soft-cost-low = 863
Number of nets with min-layer-mode soft-cost-medium = 84
Number of nets with max-layer-mode hard = 84
4611 nets are partially connected,
 of which 4611 are detail routed and 186 are global routed.
99006 nets are fully connected,
 of which 98173 are detail routed and 2 are global routed.
59 nets have non-default rule cts_w1_s2
	 59 non-user-specified nets, 59 non-user-specified clock nets, 0 user-specified nets
25 nets have non-default rule cts_w2_s2_vlg
	 25 non-user-specified nets, 25 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   48  Alloctr   49  Proc    0 
[End of Build All Nets] Total (MB): Used  388  Alloctr  392  Proc 9758 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Average gCell capacity  4.83	 on layer (1)	 M1
Average gCell capacity  8.57	 on layer (2)	 M2
Average gCell capacity  4.24	 on layer (3)	 M3
Average gCell capacity  4.33	 on layer (4)	 M4
Average gCell capacity  2.12	 on layer (5)	 M5
Average gCell capacity  2.56	 on layer (6)	 M6
Average gCell capacity  1.21	 on layer (7)	 M7
Average gCell capacity  1.24	 on layer (8)	 M8
Average gCell capacity  0.57	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.00	 on layer (2)	 M2
Average number of tracks per gCell 5.51	 on layer (3)	 M3
Average number of tracks per gCell 5.50	 on layer (4)	 M4
Average number of tracks per gCell 2.76	 on layer (5)	 M5
Average number of tracks per gCell 2.75	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 3921680
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used   62  Alloctr   63  Proc    0 
[End of Build Congestion map] Total (MB): Used  451  Alloctr  455  Proc 9758 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Net Count 4611, Total HPWL 369594 microns
HPWL   0 ~   50 microns: Net Count     3480	Total HPWL        48374 microns
HPWL  50 ~  100 microns: Net Count      264	Total HPWL        18327 microns
HPWL 100 ~  200 microns: Net Count      294	Total HPWL        44760 microns
HPWL 200 ~  300 microns: Net Count      234	Total HPWL        57365 microns
HPWL 300 ~  400 microns: Net Count      127	Total HPWL        43482 microns
HPWL 400 ~  500 microns: Net Count       57	Total HPWL        24827 microns
HPWL 500 ~  600 microns: Net Count       38	Total HPWL        20849 microns
HPWL 600 ~  700 microns: Net Count       18	Total HPWL        11606 microns
HPWL 700 ~  800 microns: Net Count       22	Total HPWL        16315 microns
HPWL 800 ~  900 microns: Net Count       25	Total HPWL        21171 microns
HPWL 900 ~ 1000 microns: Net Count       14	Total HPWL        13199 microns
HPWL     > 1000 microns: Net Count       38	Total HPWL        49321 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used  129  Alloctr  131  Proc    0 
[End of Build Data] Total (MB): Used  459  Alloctr  463  Proc 9758 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:02 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used  183  Alloctr  183  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  635  Alloctr  639  Proc 9758 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Warning: Routed net VDD_LOW through blockages. (ZRT-104)
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    6  Alloctr    7  Proc    0 
[End of Initial Routing] Total (MB): Used  642  Alloctr  647  Proc 9758 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =  4442 Max = 22 GRCs =  2594 (0.33%)
Initial. H routing: Dmd-Cap  =  2949 Max =  6 (GRCs =  5) GRCs =  2327 (0.59%)
Initial. V routing: Dmd-Cap  =  1493 Max = 22 (GRCs =  1) GRCs =   267 (0.07%)
Initial. Both Dirs: Overflow = 23988 Max = 15 GRCs = 20850 (2.66%)
Initial. H routing: Overflow = 17949 Max =  5 (GRCs =  9) GRCs = 19005 (4.85%)
Initial. V routing: Overflow =  6038 Max = 15 (GRCs =  3) GRCs =  1845 (0.47%)
Initial. M1         Overflow =    96 Max =  1 (GRCs = 97) GRCs =    97 (0.02%)
Initial. M2         Overflow =  4005 Max = 15 (GRCs =  3) GRCs =   918 (0.23%)
Initial. M3         Overflow = 15106 Max =  5 (GRCs =  9) GRCs = 16175 (4.12%)
Initial. M4         Overflow =  1936 Max =  9 (GRCs =  4) GRCs =   840 (0.21%)
Initial. M5         Overflow =  2447 Max =  4 (GRCs =  1) GRCs =  2455 (0.63%)
Initial. M6         Overflow =    97 Max =  4 (GRCs =  1) GRCs =    87 (0.02%)
Initial. M7         Overflow =   299 Max =  3 (GRCs =  1) GRCs =   278 (0.07%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    77 Max =  2 GRCs =    73 (0.06%)
Initial. H routing: Overflow =    64 Max =  2 (GRCs =  7) GRCs =    59 (0.10%)
Initial. V routing: Overflow =    13 Max =  2 (GRCs =  2) GRCs =    14 (0.02%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     2 (0.00%)
Initial. M3         Overflow =    19 Max =  1 (GRCs = 20) GRCs =    20 (0.04%)
Initial. M4         Overflow =     7 Max =  2 (GRCs =  1) GRCs =     7 (0.01%)
Initial. M5         Overflow =     7 Max =  2 (GRCs =  2) GRCs =     5 (0.01%)
Initial. M6         Overflow =     4 Max =  1 (GRCs =  5) GRCs =     5 (0.01%)
Initial. M7         Overflow =    38 Max =  2 (GRCs =  5) GRCs =    34 (0.06%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       92.3 5.29 0.11 1.50 0.04 0.40 0.13 0.06 0.01 0.00 0.11 0.00 0.00 0.03
M2       37.0 17.3 9.37 19.1 6.43 6.68 2.71 0.77 0.14 0.01 0.10 0.06 0.04 0.11
M3       34.4 3.67 0.55 6.99 0.00 6.14 14.6 1.72 15.1 0.00 13.8 0.80 1.24 0.85
M4       63.0 18.0 3.07 9.86 0.00 2.94 1.99 0.30 0.21 0.00 0.31 0.04 0.06 0.11
M5       39.3 0.00 0.00 6.74 0.00 13.4 21.0 0.00 0.00 0.00 18.8 0.00 0.00 0.53
M6       78.5 0.00 0.00 11.6 0.00 5.77 3.62 0.00 0.00 0.00 0.36 0.00 0.00 0.02
M7       61.4 0.00 0.00 0.00 0.00 13.9 0.00 0.00 0.00 0.00 24.5 0.00 0.00 0.06
M8       96.5 0.00 0.00 0.00 0.00 3.17 0.00 0.00 0.00 0.00 0.26 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    70.7 4.21 1.23 5.43 0.61 5.24 4.39 0.28 1.54 0.00 5.90 0.09 0.13 0.17


Initial. Total Wire Length = 8009.91
Initial. Layer M1 wire length = 19.54
Initial. Layer M2 wire length = 3620.94
Initial. Layer M3 wire length = 3239.13
Initial. Layer M4 wire length = 133.60
Initial. Layer M5 wire length = 581.65
Initial. Layer M6 wire length = 1.95
Initial. Layer M7 wire length = 413.11
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 11926
Initial. Via VIA12SQ_C count = 4571
Initial. Via VIA23SQ_C count = 4869
Initial. Via VIA34SQ_C count = 1009
Initial. Via VIA45SQ_C count = 789
Initial. Via VIA56SQ_C count = 379
Initial. Via VIA67SQ_C count = 286
Initial. Via VIA78SQ_C count = 18
Initial. Via VIA89_C count = 5
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Jan  5 14:09:38 2024
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  642  Alloctr  648  Proc 9758 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =  4365 Max = 22 GRCs =  2551 (0.33%)
phase1. H routing: Dmd-Cap  =  2871 Max =  6 (GRCs =  4) GRCs =  2284 (0.58%)
phase1. V routing: Dmd-Cap  =  1494 Max = 22 (GRCs =  1) GRCs =   267 (0.07%)
phase1. Both Dirs: Overflow = 23765 Max = 15 GRCs = 20725 (2.64%)
phase1. H routing: Overflow = 17727 Max =  5 (GRCs =  7) GRCs = 18881 (4.81%)
phase1. V routing: Overflow =  6037 Max = 15 (GRCs =  4) GRCs =  1844 (0.47%)
phase1. M1         Overflow =    96 Max =  1 (GRCs = 97) GRCs =    97 (0.02%)
phase1. M2         Overflow =  4004 Max = 15 (GRCs =  4) GRCs =   918 (0.23%)
phase1. M3         Overflow = 14896 Max =  5 (GRCs =  7) GRCs = 16062 (4.10%)
phase1. M4         Overflow =  1935 Max =  9 (GRCs =  4) GRCs =   839 (0.21%)
phase1. M5         Overflow =  2438 Max =  4 (GRCs =  1) GRCs =  2447 (0.62%)
phase1. M6         Overflow =    97 Max =  4 (GRCs =  1) GRCs =    87 (0.02%)
phase1. M7         Overflow =   296 Max =  3 (GRCs =  1) GRCs =   275 (0.07%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    77 Max =  2 GRCs =    73 (0.06%)
phase1. H routing: Overflow =    64 Max =  2 (GRCs =  7) GRCs =    59 (0.10%)
phase1. V routing: Overflow =    13 Max =  2 (GRCs =  2) GRCs =    14 (0.02%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     2 (0.00%)
phase1. M3         Overflow =    19 Max =  1 (GRCs = 20) GRCs =    20 (0.04%)
phase1. M4         Overflow =     7 Max =  2 (GRCs =  1) GRCs =     7 (0.01%)
phase1. M5         Overflow =     7 Max =  2 (GRCs =  2) GRCs =     5 (0.01%)
phase1. M6         Overflow =     4 Max =  1 (GRCs =  5) GRCs =     5 (0.01%)
phase1. M7         Overflow =    38 Max =  2 (GRCs =  5) GRCs =    34 (0.06%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       92.3 5.29 0.11 1.50 0.04 0.40 0.13 0.06 0.01 0.00 0.11 0.00 0.00 0.03
M2       37.4 17.2 9.30 19.0 6.39 6.65 2.70 0.76 0.14 0.01 0.10 0.06 0.04 0.11
M3       34.4 3.67 0.55 6.98 0.00 6.14 14.6 1.72 15.1 0.00 13.8 0.80 1.24 0.83
M4       63.2 17.9 3.05 9.81 0.00 2.93 1.99 0.30 0.21 0.00 0.31 0.04 0.05 0.11
M5       39.3 0.00 0.00 6.73 0.00 13.4 21.0 0.00 0.00 0.00 18.8 0.00 0.00 0.53
M6       78.5 0.00 0.00 11.6 0.00 5.77 3.62 0.00 0.00 0.00 0.36 0.00 0.00 0.02
M7       61.4 0.00 0.00 0.00 0.00 13.9 0.00 0.00 0.00 0.00 24.5 0.00 0.00 0.06
M8       96.5 0.00 0.00 0.00 0.00 3.17 0.00 0.00 0.00 0.00 0.26 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    70.8 4.20 1.23 5.43 0.60 5.24 4.38 0.28 1.54 0.00 5.89 0.09 0.13 0.17


phase1. Total Wire Length = 8438.51
phase1. Layer M1 wire length = 33.26
phase1. Layer M2 wire length = 3945.92
phase1. Layer M3 wire length = 3130.06
phase1. Layer M4 wire length = 249.85
phase1. Layer M5 wire length = 650.63
phase1. Layer M6 wire length = 12.34
phase1. Layer M7 wire length = 416.45
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 11993
phase1. Via VIA12SQ_C count = 4577
phase1. Via VIA23SQ_C count = 4804
phase1. Via VIA34SQ_C count = 1072
phase1. Via VIA45SQ_C count = 841
phase1. Via VIA56SQ_C count = 383
phase1. Via VIA67SQ_C count = 293
phase1. Via VIA78SQ_C count = 18
phase1. Via VIA89_C count = 5
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri Jan  5 14:09:38 2024
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  643  Alloctr  648  Proc 9758 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =  4351 Max = 22 GRCs =  2539 (0.32%)
phase2. H routing: Dmd-Cap  =  2854 Max =  6 (GRCs =  4) GRCs =  2272 (0.58%)
phase2. V routing: Dmd-Cap  =  1497 Max = 22 (GRCs =  1) GRCs =   267 (0.07%)
phase2. Both Dirs: Overflow = 23693 Max = 15 GRCs = 20673 (2.64%)
phase2. H routing: Overflow = 17657 Max =  5 (GRCs =  7) GRCs = 18830 (4.80%)
phase2. V routing: Overflow =  6036 Max = 15 (GRCs =  3) GRCs =  1843 (0.47%)
phase2. M1         Overflow =    96 Max =  1 (GRCs = 97) GRCs =    97 (0.02%)
phase2. M2         Overflow =  4004 Max = 15 (GRCs =  3) GRCs =   918 (0.23%)
phase2. M3         Overflow = 14829 Max =  5 (GRCs =  7) GRCs = 16014 (4.08%)
phase2. M4         Overflow =  1935 Max =  9 (GRCs =  4) GRCs =   839 (0.21%)
phase2. M5         Overflow =  2434 Max =  4 (GRCs =  1) GRCs =  2444 (0.62%)
phase2. M6         Overflow =    96 Max =  4 (GRCs =  1) GRCs =    86 (0.02%)
phase2. M7         Overflow =   296 Max =  3 (GRCs =  1) GRCs =   275 (0.07%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =    77 Max =  2 GRCs =    73 (0.06%)
phase2. H routing: Overflow =    64 Max =  2 (GRCs =  7) GRCs =    59 (0.10%)
phase2. V routing: Overflow =    13 Max =  2 (GRCs =  2) GRCs =    14 (0.02%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     2 (0.00%)
phase2. M3         Overflow =    19 Max =  1 (GRCs = 20) GRCs =    20 (0.04%)
phase2. M4         Overflow =     7 Max =  2 (GRCs =  1) GRCs =     7 (0.01%)
phase2. M5         Overflow =     7 Max =  2 (GRCs =  2) GRCs =     5 (0.01%)
phase2. M6         Overflow =     4 Max =  1 (GRCs =  5) GRCs =     5 (0.01%)
phase2. M7         Overflow =    38 Max =  2 (GRCs =  5) GRCs =    34 (0.06%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       92.3 5.29 0.11 1.49 0.03 0.40 0.13 0.06 0.01 0.00 0.11 0.00 0.00 0.03
M2       37.8 17.1 9.24 18.9 6.36 6.60 2.68 0.76 0.14 0.01 0.10 0.06 0.04 0.11
M3       34.5 3.67 0.54 6.97 0.00 6.13 14.6 1.72 15.0 0.00 13.8 0.79 1.23 0.82
M4       63.4 17.8 3.03 9.74 0.00 2.91 1.98 0.30 0.21 0.00 0.31 0.04 0.05 0.11
M5       39.4 0.00 0.00 6.73 0.00 13.4 21.0 0.00 0.00 0.00 18.8 0.00 0.00 0.53
M6       78.5 0.00 0.00 11.6 0.00 5.77 3.62 0.00 0.00 0.00 0.36 0.00 0.00 0.02
M7       61.4 0.00 0.00 0.00 0.00 13.9 0.00 0.00 0.00 0.00 24.5 0.00 0.00 0.06
M8       96.5 0.00 0.00 0.00 0.00 3.17 0.00 0.00 0.00 0.00 0.26 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    70.8 4.20 1.22 5.42 0.60 5.23 4.37 0.28 1.54 0.00 5.89 0.09 0.13 0.17


phase2. Total Wire Length = 8819.30
phase2. Layer M1 wire length = 49.62
phase2. Layer M2 wire length = 4164.17
phase2. Layer M3 wire length = 3099.84
phase2. Layer M4 wire length = 364.00
phase2. Layer M5 wire length = 671.64
phase2. Layer M6 wire length = 20.21
phase2. Layer M7 wire length = 418.44
phase2. Layer M8 wire length = 31.39
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 12068
phase2. Via VIA12SQ_C count = 4590
phase2. Via VIA23SQ_C count = 4796
phase2. Via VIA34SQ_C count = 1120
phase2. Via VIA45SQ_C count = 856
phase2. Via VIA56SQ_C count = 385
phase2. Via VIA67SQ_C count = 294
phase2. Via VIA78SQ_C count = 22
phase2. Via VIA89_C count = 5
phase2. Via VIA9RDL count = 0
phase2. completed.
Number of multi gcell level routed nets = 76
[End of Whole Chip Routing] Elapsed real time: 0:00:05 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[End of Whole Chip Routing] Stage (MB): Used  313  Alloctr  316  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  643  Alloctr  648  Proc 9758 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)

Congestion utilization per direction:
Average vertical track utilization   = 17.96 %
Peak    vertical track utilization   = 210.00 %
Average horizontal track utilization = 30.87 %
Peak    horizontal track utilization = 300.00 %

[GR: Done] Elapsed real time: 0:00:05 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[GR: Done] Stage (MB): Used  276  Alloctr  278  Proc    0 
[GR: Done] Total (MB): Used  580  Alloctr  585  Proc 9758 
Warning: Shape {4893505 1450070 4894640 1450820} on layer M1 is not on min manufacturing grid. Snap it to {4893500 1450070 4894640 1450820}. The shape belongs to Net: bslice_pre/HFSNET_1070. (ZRT-543)
Warning: Shape {8304195 1230890 8305820 1232020} on layer M1 is not on min manufacturing grid. Snap it to {8304190 1230890 8305820 1232020}. The shape belongs to Net: bslice_pre/mult_49/tmp_net137170. (ZRT-543)
Warning: Shape {1432415 3391060 1434020 3391910} on layer M1 is not on min manufacturing grid. Snap it to {1432410 3391060 1434020 3391910}. The shape belongs to Net: bslice_pre/mult_51/tmp_net186180. (ZRT-543)
Warning: Shape {8939695 2281210 8941180 2282060} on layer M1 is not on min manufacturing grid. Snap it to {8939690 2281210 8941180 2282060}. The shape belongs to Net: bslice_pre/ups_net_513761. (ZRT-543)
Warning: Shape {15226415 5360980 15228020 5361830} on layer M1 is not on min manufacturing grid. Snap it to {15226410 5360980 15228020 5361830}. The shape belongs to Net: bslice_post/N467952. (ZRT-543)
Warning: Shape {2184815 2633850 2186300 2634700} on layer M1 is not on min manufacturing grid. Snap it to {2184810 2633850 2186300 2634700}. The shape belongs to Net: bslice_pre/mult_51/tmp_net186882. (ZRT-543)
net(clk) has floating ports (dbId = 1 idx_ = 1 numNodes = 2 numEdges = 0 numCmps = 2)
Total number of nets = 103619, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[End of Global Routing] Stage (MB): Used   54  Alloctr   57  Proc    0 
[End of Global Routing] Total (MB): Used  358  Alloctr  363  Proc 9758 
[ECO: GR] Elapsed real time: 0:00:08 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:26
[ECO: GR] Stage (MB): Used  347  Alloctr  350  Proc    2 
[ECO: GR] Total (MB): Used  358  Alloctr  363  Proc 9758 

Start track assignment

Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.track.*'
track.allow_wire_outside_gcell                          :	 false               
track.crosstalk_driven                                  :	 true                
track.timing_driven                                     :	 true                

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Read routes] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Track Assign: Read routes] Total (MB): Used  335  Alloctr  340  Proc 9758 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0
Routed partition 1/18       
Routed partition 2/18       
Routed partition 3/18       
Routed partition 4/18       
Routed partition 5/18       
Routed partition 6/18       
Routed partition 7/18       
Routed partition 8/18       
Routed partition 9/18       
Routed partition 10/18      
Routed partition 11/18      
Routed partition 12/18      
Routed partition 13/18      
Routed partition 14/18      
Routed partition 15/18      
Routed partition 16/18      
Routed partition 17/18      
Routed partition 18/18      

Number of wires with overlap after iteration 0 = 21825 of 33233


[Track Assign: Iteration 0] Elapsed real time: 0:00:02 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Iteration 0] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  339  Alloctr  344  Proc 9758 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1
Routed partition 1/18       
Routed partition 2/18       
Routed partition 3/18       
Routed partition 4/18       
Routed partition 5/18       
Routed partition 6/18       
Routed partition 7/18       
Routed partition 8/18       
Routed partition 9/18       
Routed partition 10/18      
Routed partition 11/18      
Routed partition 12/18      
Routed partition 13/18      
Routed partition 14/18      
Routed partition 15/18      
Routed partition 16/18      
Routed partition 17/18      
Routed partition 18/18      

[Track Assign: Iteration 1] Elapsed real time: 0:00:03 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Track Assign: Iteration 1] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  339  Alloctr  344  Proc 9758 

Number of wires with overlap after iteration 1 = 13441 of 28983


Wire length and via report:
---------------------------
Number of M1 wires: 4734 		  : 0
Number of M2 wires: 13731 		 VIA12SQ_C: 6668
Number of M3 wires: 7330 		 VIA23SQ_C: 7694
Number of M4 wires: 1369 		 VIA34SQ_C: 1932
Number of M5 wires: 1044 		 VIA45SQ_C: 1103
Number of M6 wires: 272 		 VIA56SQ_C: 388
Number of M7 wires: 477 		 VIA67SQ_C: 290
Number of M8 wires: 26 		 VIA78SQ_C: 21
Number of M9 wires: 0 		 VIA89_C: 5
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 28983 		 vias: 18101

Total M1 wire length: 941.6
Total M2 wire length: 5907.0
Total M3 wire length: 4445.0
Total M4 wire length: 1289.6
Total M5 wire length: 920.9
Total M6 wire length: 146.9
Total M7 wire length: 470.7
Total M8 wire length: 33.9
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 14155.7

Longest M1 wire length: 5.0
Longest M2 wire length: 14.7
Longest M3 wire length: 8.4
Longest M4 wire length: 13.7
Longest M5 wire length: 10.0
Longest M6 wire length: 2.4
Longest M7 wire length: 9.7
Longest M8 wire length: 29.2
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 
Warning: Shape {15307880 3087080 15308445 3087640} on layer M3 is not on min manufacturing grid. Snap it to {15307880 3087080 15308450 3087640}. The shape belongs to Net: bslice_post/HFSNET_326. (ZRT-543)
Warning: Shape {15307885 3086480 15308445 3087640} on layer M3 is not on min manufacturing grid. Snap it to {15307880 3086480 15308450 3087640}. The shape belongs to Net: bslice_post/HFSNET_326. (ZRT-543)
Warning: Shape {15307885 3084040 15308445 3087040} on layer M3 is not on min manufacturing grid. Snap it to {15307880 3084040 15308450 3087040}. The shape belongs to Net: bslice_post/HFSNET_326. (ZRT-543)
Warning: Shape {15307885 3084040 15311480 3084600} on layer M3 is not on min manufacturing grid. Snap it to {15307880 3084040 15311480 3084600}. The shape belongs to Net: bslice_post/HFSNET_326. (ZRT-543)
Warning: Shape {11500280 1399880 11503875 1400440} on layer M3 is not on min manufacturing grid. Snap it to {11500280 1399880 11503880 1400440}. The shape belongs to Net: bslice_post/ZBUF_1836_263. (ZRT-543)
Warning: Shape {11503315 1399880 11503880 1400440} on layer M3 is not on min manufacturing grid. Snap it to {11503310 1399880 11503880 1400440}. The shape belongs to Net: bslice_post/ZBUF_1836_263. (ZRT-543)
Warning: Shape {11089895 1801160 11101080 1801720} on layer M3 is not on min manufacturing grid. Snap it to {11089890 1801160 11101080 1801720}. The shape belongs to Net: bslice_post/ZBUF_3595_221. (ZRT-543)
Warning: Shape {11089895 1801160 11091960 1801720} on layer M3 is not on min manufacturing grid. Snap it to {11089890 1801160 11091960 1801720}. The shape belongs to Net: bslice_post/ZBUF_3595_221. (ZRT-543)
Warning: Shape {10398280 4442920 10398855 4443480} on layer M3 is not on min manufacturing grid. Snap it to {10398280 4442920 10398860 4443480}. The shape belongs to Net: HFSNET_549. (ZRT-543)
Warning: Shape {10398295 4442820 10398855 4443480} on layer M3 is not on min manufacturing grid. Snap it to {10398290 4442820 10398860 4443480}. The shape belongs to Net: HFSNET_549. (ZRT-543)
net(clk) has floating ports (dbId = 1 idx_ = 1 numNodes = 2 numEdges = 0 numCmps = 2)
Total number of nets = 103619, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen

[Track Assign: Done] Elapsed real time: 0:00:03 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Track Assign: Done] Stage (MB): Used   -2  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  320  Alloctr  328  Proc 9758 
[ECO: CDR] Elapsed real time: 0:00:12 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:38 total=0:00:39
[ECO: CDR] Stage (MB): Used  308  Alloctr  315  Proc    2 
[ECO: CDR] Total (MB): Used  320  Alloctr  328  Proc 9758 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.detail.*'
detail.allow_default_rule_nets_via_ladder_lower_layer_connection:	 false               
detail.allow_ndr_nets_via_ladder_lower_layer_connection :	 false               
detail.antenna                                          :	 true                
detail.antenna_fixing_preference                        :	 hop_layers          
detail.antenna_on_iteration                             :	 1                   
detail.antenna_verbose_level                            :	 1                   
detail.check_antenna_for_open_nets                      :	 false               
detail.check_antenna_on_diode_pins                      :	 false               
detail.check_antenna_on_pg                              :	 false               
detail.check_patchable_drc_from_fixed_shapes            :	 false               
detail.check_pin_min_area_min_length                    :	 true                
detail.check_port_min_area_min_length                   :	 true                
detail.continue_after_large_design_rule_value_error     :	 false               
detail.debug_check_cellmap_query_for_diodes             :	 false               
detail.debug_determinism_level                          :	 0                   
detail.default_diode_protection                         :	 0                   
detail.default_gate_size                                :	 -1                  
detail.default_nwell_size                               :	 -1                  
detail.default_port_external_antenna_area               :	 0                   
detail.default_port_external_gate_size                  :	 -1                  
detail.default_port_external_nwell_size                 :	 -1                  
detail.delete_redundant_diodes_during_routing           :	 false               
detail.detail_route_special_design_rule_fixing_stage    :	 late_routing        
detail.diagonal_min_width                               :	 true                
detail.diode_insertion_mode                             :	 new_and_spare       
detail.diode_libcell_names                              :	                     
detail.diode_preference                                 :	 none                
detail.drc_convergence_effort_level                     :	 medium              
detail.eco_max_number_of_iterations                     :	 -1                  
detail.eco_route_special_design_rule_fixing_stage       :	 late_routing        
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.elapsed_time_limit                               :	 -1                  
detail.enable_fixing_selective_design_rule_violations_on_fixed_shapes:	 false               
detail.enable_ndr_tapering_on_voltage_rule              :	 true                
detail.enable_separate_pgate_ngate_antenna_ratio_check  :	 false               
detail.force_max_number_iterations                      :	 false               
detail.generate_extra_off_grid_pin_tracks               :	 false               
detail.generate_off_grid_feed_through_tracks            :	 low                 
detail.group_route_special_design_rule_fixing_stage     :	 late_routing        
detail.hop_layers_to_fix_antenna                        :	 true                
detail.ignore_drc                                       :	 {same_net_metal_space false} {same_net_enclosed_cut_space false} {all_same_net_drc_for_frozen_net false}
detail.incremental_detail_route_special_design_rule_fixing_stage:	 late_routing        
detail.insert_diodes_during_routing                     :	 false               
detail.insert_redundant_vias_layer_order_low_to_high    :	 false               
detail.macro_pin_antenna_mode                           :	 normal              
detail.max_antenna_pin_count                            :	 -1                  
detail.merge_gates_for_antenna                          :	 true                
detail.ndr_layer_based_taper_distance_threshold         :	 -1                  
detail.optimize_partition_size_for_drc                  :	 false               
detail.optimize_tie_off_effort_level                    :	 low                 
detail.optimize_wire_via_effort_level                   :	 low                 
detail.pin_taper_mode                                   :	 default_width       
detail.port_antenna_mode                                :	 float               
detail.post_process_special_design_rule_fixing_stage    :	 late_routing        
detail.repair_shorts_over_macros_effort_level           :	 off                 
detail.repair_shorts_over_macros_verbose                :	 false               
detail.report_antenna_for_must_join_port_root           :	 false               
detail.report_ignore_drc                                :	                     
detail.reuse_filler_locations_for_diodes                :	 true                
detail.save_after_iterations                            :	                     
detail.save_cell_prefix                                 :	 DR                  
detail.shift_diode_locations_for_port_protection        :	 false               
detail.skip_antenna_analysis_for_nets                   :	                     
detail.skip_antenna_fixing_for_nets                     :	                     
detail.timing_driven                                    :	 true                
detail.top_layer_antenna_fix_threshold                  :	 -1                  
detail.topology_eco_effort_level                        :	 medium              
detail.use_default_width_for_min_area_min_len_stub      :	 false               
detail.use_lower_hierarchy_for_port_diodes              :	 false               
detail.use_wide_wire_effort_level                       :	 off                 
detail.use_wide_wire_to_input_pin                       :	 false               
detail.use_wide_wire_to_macro_pin                       :	 false               
detail.use_wide_wire_to_output_pin                      :	 false               
detail.use_wide_wire_to_pad_pin                         :	 same_as_macro_pin   
detail.use_wide_wire_to_port                            :	 same_as_macro_pin   
detail.user_defined_partition                           :	                     
detail.var_spacing_to_same_net                          :	 false               
detail.via_ladder_upper_layer_via_connection_mode       :	 above               

Printing options for 'route.auto_via_ladder.*'
auto_via_ladder.allow_drcs                              :	 false               
auto_via_ladder.allow_patching                          :	 false               
auto_via_ladder.allow_samenet_intersection              :	 false               
auto_via_ladder.allow_via_array_as_single_cut           :	 false               
auto_via_ladder.apply_app_options_to_insert_via_ladders_command:	 false               
auto_via_ladder.auto_stagger                            :	 false               
auto_via_ladder.auto_stagger_for_em_via_ladder_max_number_stagger_tracks_per_level:	 15                  
auto_via_ladder.auto_stagger_max_number_stagger_tracks_per_level:	 9                   
auto_via_ladder.bias_top_layer_to_samenet_connection    :	 false               
auto_via_ladder.check_drcs_on_existing_via_ladders      :	 false               
auto_via_ladder.clean                                   :	 false               
auto_via_ladder.connect_within_metal                    :	 false               
auto_via_ladder.connect_within_metal_for_em_via_ladder  :	 same_as_global      
auto_via_ladder.connect_within_metal_for_via_ladder     :	 same_as_global      
auto_via_ladder.connect_within_pin_mode                 :	 {all off} {via_ladder off} {pattern_must_join off}
auto_via_ladder.default_width_ndr_promotable_on_nonreserved_tracks:	 true                
auto_via_ladder.enable_em_to_performance_via_ladder_update:	 false               
auto_via_ladder.generate_center_track_on_off_grid_pattern_must_join_pin_shapes:	 false               
auto_via_ladder.generate_track_width_by_layer_name      :	                     
auto_via_ladder.ignore_min_max_layer_constraints        :	 false               
auto_via_ladder.ignore_rippable_shapes                  :	 false               
auto_via_ladder.ignore_routing_shape_drcs               :	 false               
auto_via_ladder.ndr_mode                                :	 full                
auto_via_ladder.ndr_on_top_layer_only                   :	 false               
auto_via_ladder.pattern_must_join_max_number_stagger_tracks:	                     
auto_via_ladder.pattern_must_join_over_pin_layer        :	 1                   
auto_via_ladder.pin_access_aware                        :	 true                
auto_via_ladder.relax_line_end_via_enclosure_rule       :	 false               
auto_via_ladder.relax_pin_layer_metal_spacing_rules     :	 false               
auto_via_ladder.remove_routing_shapes_below_net_via_ladder_top_layer:	 false               
auto_via_ladder.report_all_via_ladders                  :	 true                
auto_via_ladder.shift_vias_on_transition_layers         :	 false               
auto_via_ladder.strictly_honor_cut_table                :	 false               
auto_via_ladder.top_layer_to_samenet_min_nonzero_distance:	 0                   
auto_via_ladder.update_during_route                     :	 false               
auto_via_ladder.update_on_route_group_nets_only         :	 false               
auto_via_ladder.update_pattern_must_join_during_route   :	 true                
auto_via_ladder.user_debug                              :	 false               
auto_via_ladder.verbose                                 :	 false               

Information: RC layer preference is turned on for this design. (ZRT-613)
Total number of nets = 103619, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net reset. The pin reset on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[2]. The pin pwr_ctrl[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[1]. The pin pwr_ctrl[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[0]. The pin pwr_ctrl[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net shutdown. The pin shutdown on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net isolate. The pin isolate on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[7]. The pin cmd[7] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[6]. The pin cmd[6] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[5]. The pin cmd[5] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[4]. The pin cmd[4] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[3]. The pin cmd[3] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[2]. The pin cmd[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[1]. The pin cmd[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[0]. The pin cmd[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[255]. The pin op1[255] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[254]. The pin op1[254] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[253]. The pin op1[253] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[252]. The pin op1[252] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[251]. The pin op1[251] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[250]. The pin op1[250] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[249]. The pin op1[249] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[248]. The pin op1[248] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[247]. The pin op1[247] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[246]. The pin op1[246] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[245]. The pin op1[245] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[244]. The pin op1[244] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[243]. The pin op1[243] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[242]. The pin op1[242] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[241]. The pin op1[241] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[240]. The pin op1[240] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[239]. The pin op1[239] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[238]. The pin op1[238] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[237]. The pin op1[237] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[236]. The pin op1[236] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[235]. The pin op1[235] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[234]. The pin op1[234] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[233]. The pin op1[233] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[232]. The pin op1[232] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[231]. The pin op1[231] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[230]. The pin op1[230] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[229]. The pin op1[229] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[228]. The pin op1[228] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[227]. The pin op1[227] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[226]. The pin op1[226] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[225]. The pin op1[225] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[224]. The pin op1[224] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[223]. The pin op1[223] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[222]. The pin op1[222] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[221]. The pin op1[221] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[220]. The pin op1[220] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[219]. The pin op1[219] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[218]. The pin op1[218] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[217]. The pin op1[217] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[216]. The pin op1[216] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[215]. The pin op1[215] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[214]. The pin op1[214] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[213]. The pin op1[213] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[212]. The pin op1[212] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[211]. The pin op1[211] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[210]. The pin op1[210] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[209]. The pin op1[209] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[208]. The pin op1[208] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[207]. The pin op1[207] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[206]. The pin op1[206] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[205]. The pin op1[205] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[204]. The pin op1[204] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[203]. The pin op1[203] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[202]. The pin op1[202] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[201]. The pin op1[201] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[200]. The pin op1[200] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[199]. The pin op1[199] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[198]. The pin op1[198] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[197]. The pin op1[197] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[196]. The pin op1[196] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[195]. The pin op1[195] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[194]. The pin op1[194] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[193]. The pin op1[193] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[192]. The pin op1[192] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[191]. The pin op1[191] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[190]. The pin op1[190] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[189]. The pin op1[189] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[188]. The pin op1[188] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[187]. The pin op1[187] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[186]. The pin op1[186] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[185]. The pin op1[185] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[184]. The pin op1[184] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[183]. The pin op1[183] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[182]. The pin op1[182] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[181]. The pin op1[181] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[180]. The pin op1[180] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[179]. The pin op1[179] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[178]. The pin op1[178] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[177]. The pin op1[177] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[176]. The pin op1[176] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[175]. The pin op1[175] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[174]. The pin op1[174] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[173]. The pin op1[173] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[172]. The pin op1[172] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[171]. The pin op1[171] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[170]. The pin op1[170] on cell bslice does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 1078 nets as they don't have enough gate area info.
Start DR iteration 0: uniform partition
Routed	198/3990 Partitions, Violations =	6
Routed	199/3990 Partitions, Violations =	25
Routed	200/3990 Partitions, Violations =	25
Routed	201/3990 Partitions, Violations =	25
Routed	202/3990 Partitions, Violations =	25
Routed	203/3990 Partitions, Violations =	29
Routed	204/3990 Partitions, Violations =	29
Routed	205/3990 Partitions, Violations =	29
Routed	206/3990 Partitions, Violations =	29
Routed	207/3990 Partitions, Violations =	35
Routed	208/3990 Partitions, Violations =	35
Routed	209/3990 Partitions, Violations =	35
Routed	228/3990 Partitions, Violations =	69
Routed	247/3990 Partitions, Violations =	171
Routed	266/3990 Partitions, Violations =	251
Routed	285/3990 Partitions, Violations =	258
Routed	304/3990 Partitions, Violations =	299
Routed	323/3990 Partitions, Violations =	329
Routed	342/3990 Partitions, Violations =	322
Routed	361/3990 Partitions, Violations =	317
Routed	380/3990 Partitions, Violations =	329
Routed	399/3990 Partitions, Violations =	377
Routed	418/3990 Partitions, Violations =	400
Routed	437/3990 Partitions, Violations =	415
Routed	456/3990 Partitions, Violations =	417
Routed	475/3990 Partitions, Violations =	467
Routed	494/3990 Partitions, Violations =	458
Routed	513/3990 Partitions, Violations =	454
Routed	532/3990 Partitions, Violations =	415
Routed	551/3990 Partitions, Violations =	449
Routed	570/3990 Partitions, Violations =	451
Routed	589/3990 Partitions, Violations =	472
Routed	608/3990 Partitions, Violations =	467
Routed	627/3990 Partitions, Violations =	490
Routed	646/3990 Partitions, Violations =	490
Routed	665/3990 Partitions, Violations =	500
Routed	684/3990 Partitions, Violations =	514
Routed	703/3990 Partitions, Violations =	517
Routed	722/3990 Partitions, Violations =	543
Routed	741/3990 Partitions, Violations =	499
Routed	760/3990 Partitions, Violations =	550
Routed	779/3990 Partitions, Violations =	564
Routed	798/3990 Partitions, Violations =	569
Routed	817/3990 Partitions, Violations =	582
Routed	836/3990 Partitions, Violations =	571
Routed	855/3990 Partitions, Violations =	531
Routed	874/3990 Partitions, Violations =	550
Routed	893/3990 Partitions, Violations =	564
Routed	912/3990 Partitions, Violations =	577
Routed	931/3990 Partitions, Violations =	561
Routed	950/3990 Partitions, Violations =	578
Routed	969/3990 Partitions, Violations =	581
Routed	988/3990 Partitions, Violations =	588
Routed	1007/3990 Partitions, Violations =	595
Routed	1026/3990 Partitions, Violations =	599
Routed	1045/3990 Partitions, Violations =	561
Routed	1064/3990 Partitions, Violations =	555
Routed	1083/3990 Partitions, Violations =	573
Routed	1102/3990 Partitions, Violations =	579
Routed	1121/3990 Partitions, Violations =	570
Routed	1140/3990 Partitions, Violations =	592
Routed	1159/3990 Partitions, Violations =	612
Routed	1178/3990 Partitions, Violations =	627
Routed	1197/3990 Partitions, Violations =	644
Routed	1216/3990 Partitions, Violations =	642
Routed	1235/3990 Partitions, Violations =	649
Routed	1254/3990 Partitions, Violations =	667
Routed	1273/3990 Partitions, Violations =	667
Routed	1292/3990 Partitions, Violations =	687
Routed	1311/3990 Partitions, Violations =	700
Routed	1330/3990 Partitions, Violations =	730
Routed	1349/3990 Partitions, Violations =	760
Routed	1368/3990 Partitions, Violations =	780
Routed	1387/3990 Partitions, Violations =	845
Routed	1406/3990 Partitions, Violations =	847
Routed	1425/3990 Partitions, Violations =	898
Routed	1444/3990 Partitions, Violations =	905
Routed	1463/3990 Partitions, Violations =	871
Routed	1482/3990 Partitions, Violations =	877
Routed	1501/3990 Partitions, Violations =	977
Routed	1520/3990 Partitions, Violations =	1028
Routed	1539/3990 Partitions, Violations =	1045
Routed	1558/3990 Partitions, Violations =	1061
Routed	1577/3990 Partitions, Violations =	1069
Routed	1596/3990 Partitions, Violations =	1066
Routed	1615/3990 Partitions, Violations =	1096
Routed	1634/3990 Partitions, Violations =	1098
Routed	1653/3990 Partitions, Violations =	1109
Routed	1672/3990 Partitions, Violations =	1108
Routed	1691/3990 Partitions, Violations =	1121
Routed	1710/3990 Partitions, Violations =	1036
Routed	1729/3990 Partitions, Violations =	1053
Routed	1748/3990 Partitions, Violations =	1017
Routed	1767/3990 Partitions, Violations =	1017
Routed	1786/3990 Partitions, Violations =	1005
Routed	1805/3990 Partitions, Violations =	999
Routed	1824/3990 Partitions, Violations =	976
Routed	1843/3990 Partitions, Violations =	974
Routed	1862/3990 Partitions, Violations =	978
Routed	1881/3990 Partitions, Violations =	972
Routed	1900/3990 Partitions, Violations =	972
Routed	1919/3990 Partitions, Violations =	970
Routed	1938/3990 Partitions, Violations =	971
Routed	1957/3990 Partitions, Violations =	963
Routed	1976/3990 Partitions, Violations =	961
Routed	1995/3990 Partitions, Violations =	965
Routed	2014/3990 Partitions, Violations =	965
Routed	2033/3990 Partitions, Violations =	944
Routed	2052/3990 Partitions, Violations =	944
Routed	2071/3990 Partitions, Violations =	954
Routed	2090/3990 Partitions, Violations =	957
Routed	2109/3990 Partitions, Violations =	973
Routed	2128/3990 Partitions, Violations =	967
Routed	2147/3990 Partitions, Violations =	968
Routed	2166/3990 Partitions, Violations =	962
Routed	2185/3990 Partitions, Violations =	980
Routed	2204/3990 Partitions, Violations =	983
Routed	2223/3990 Partitions, Violations =	984
Routed	2242/3990 Partitions, Violations =	989
Routed	2261/3990 Partitions, Violations =	985
Routed	2280/3990 Partitions, Violations =	979
Routed	2299/3990 Partitions, Violations =	980
Routed	2318/3990 Partitions, Violations =	964
Routed	2337/3990 Partitions, Violations =	968
Routed	2356/3990 Partitions, Violations =	933
Routed	2375/3990 Partitions, Violations =	909
Routed	2394/3990 Partitions, Violations =	903
Routed	2413/3990 Partitions, Violations =	910
Routed	2432/3990 Partitions, Violations =	914
Routed	2451/3990 Partitions, Violations =	913
Routed	2470/3990 Partitions, Violations =	912
Routed	2489/3990 Partitions, Violations =	909
Routed	2508/3990 Partitions, Violations =	912
Routed	2527/3990 Partitions, Violations =	928
Routed	2546/3990 Partitions, Violations =	904
Routed	2565/3990 Partitions, Violations =	909
Routed	2584/3990 Partitions, Violations =	917
Routed	2603/3990 Partitions, Violations =	951
Routed	2622/3990 Partitions, Violations =	953
Routed	2641/3990 Partitions, Violations =	958
Routed	2660/3990 Partitions, Violations =	952
Routed	2679/3990 Partitions, Violations =	942
Routed	2698/3990 Partitions, Violations =	941
Routed	2717/3990 Partitions, Violations =	938
Routed	2736/3990 Partitions, Violations =	930
Routed	2755/3990 Partitions, Violations =	933
Routed	2774/3990 Partitions, Violations =	903
Routed	2793/3990 Partitions, Violations =	874
Routed	2812/3990 Partitions, Violations =	882
Routed	2831/3990 Partitions, Violations =	876
Routed	2850/3990 Partitions, Violations =	883
Routed	2869/3990 Partitions, Violations =	882
Routed	2888/3990 Partitions, Violations =	883
Routed	2907/3990 Partitions, Violations =	893
Routed	2926/3990 Partitions, Violations =	912
Routed	2945/3990 Partitions, Violations =	895
Routed	2964/3990 Partitions, Violations =	887
Routed	2983/3990 Partitions, Violations =	892
Routed	3002/3990 Partitions, Violations =	887
Routed	3021/3990 Partitions, Violations =	869
Routed	3040/3990 Partitions, Violations =	862
Routed	3059/3990 Partitions, Violations =	865
Routed	3078/3990 Partitions, Violations =	890
Routed	3097/3990 Partitions, Violations =	868
Routed	3116/3990 Partitions, Violations =	857
Routed	3135/3990 Partitions, Violations =	868
Routed	3154/3990 Partitions, Violations =	845
Routed	3173/3990 Partitions, Violations =	845
Routed	3192/3990 Partitions, Violations =	828
Routed	3211/3990 Partitions, Violations =	796
Routed	3230/3990 Partitions, Violations =	796
Routed	3249/3990 Partitions, Violations =	798
Routed	3268/3990 Partitions, Violations =	790
Routed	3287/3990 Partitions, Violations =	780
Routed	3306/3990 Partitions, Violations =	763
Routed	3325/3990 Partitions, Violations =	756
Routed	3344/3990 Partitions, Violations =	755
Routed	3363/3990 Partitions, Violations =	748
Routed	3382/3990 Partitions, Violations =	735
Routed	3401/3990 Partitions, Violations =	720
Routed	3420/3990 Partitions, Violations =	739
Routed	3439/3990 Partitions, Violations =	742
Routed	3458/3990 Partitions, Violations =	721
Routed	3477/3990 Partitions, Violations =	724
Routed	3496/3990 Partitions, Violations =	724
Routed	3515/3990 Partitions, Violations =	703
Routed	3534/3990 Partitions, Violations =	703
Routed	3553/3990 Partitions, Violations =	655
Routed	3572/3990 Partitions, Violations =	633
Routed	3591/3990 Partitions, Violations =	623
Routed	3610/3990 Partitions, Violations =	609
Routed	3629/3990 Partitions, Violations =	559
Routed	3648/3990 Partitions, Violations =	556
Routed	3667/3990 Partitions, Violations =	553
Routed	3686/3990 Partitions, Violations =	530
Routed	3705/3990 Partitions, Violations =	518
Routed	3724/3990 Partitions, Violations =	518
Routed	3743/3990 Partitions, Violations =	483
Routed	3762/3990 Partitions, Violations =	483
Routed	3781/3990 Partitions, Violations =	479
Routed	3800/3990 Partitions, Violations =	483
Routed	3819/3990 Partitions, Violations =	481
Routed	3838/3990 Partitions, Violations =	454
Routed	3857/3990 Partitions, Violations =	452
Routed	3876/3990 Partitions, Violations =	452
Routed	3895/3990 Partitions, Violations =	424
Routed	3914/3990 Partitions, Violations =	389
Routed	3933/3990 Partitions, Violations =	389
Routed	3952/3990 Partitions, Violations =	376
Routed	3971/3990 Partitions, Violations =	355
Routed	3990/3990 Partitions, Violations =	337

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	346
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 124
	Diff net var rule spacing : 4
	Diff net via-cut spacing : 2
	Less than minimum area : 50
	Same net spacing : 14
	Secondary pg pin maximum connections : 9
	Short : 143

[Iter 0] Elapsed real time: 0:00:24 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:03:08 total=0:03:08
[Iter 0] Stage (MB): Used   86  Alloctr   87  Proc  437 
[Iter 0] Total (MB): Used  406  Alloctr  415  Proc 10196 

End DR iteration 0 with 3990 parts

Start DR iteration 1: non-uniform partition
Routed	1/117 Partitions, Violations =	309
Routed	2/117 Partitions, Violations =	309
Routed	3/117 Partitions, Violations =	295
Routed	4/117 Partitions, Violations =	295
Routed	5/117 Partitions, Violations =	295
Routed	6/117 Partitions, Violations =	295
Routed	7/117 Partitions, Violations =	284
Routed	8/117 Partitions, Violations =	284
Routed	9/117 Partitions, Violations =	283
Routed	10/117 Partitions, Violations =	286
Routed	11/117 Partitions, Violations =	286
Routed	12/117 Partitions, Violations =	286
Routed	13/117 Partitions, Violations =	280
Routed	14/117 Partitions, Violations =	247
Routed	15/117 Partitions, Violations =	247
Routed	16/117 Partitions, Violations =	233
Routed	17/117 Partitions, Violations =	233
Routed	18/117 Partitions, Violations =	233
Routed	19/117 Partitions, Violations =	233
Routed	20/117 Partitions, Violations =	224
Routed	21/117 Partitions, Violations =	222
Routed	22/117 Partitions, Violations =	221
Routed	23/117 Partitions, Violations =	221
Routed	24/117 Partitions, Violations =	221
Routed	25/117 Partitions, Violations =	221
Routed	26/117 Partitions, Violations =	221
Routed	27/117 Partitions, Violations =	220
Routed	28/117 Partitions, Violations =	220
Routed	29/117 Partitions, Violations =	219
Routed	30/117 Partitions, Violations =	211
Routed	31/117 Partitions, Violations =	211
Routed	32/117 Partitions, Violations =	211
Routed	33/117 Partitions, Violations =	211
Routed	34/117 Partitions, Violations =	211
Routed	35/117 Partitions, Violations =	210
Routed	36/117 Partitions, Violations =	210
Routed	37/117 Partitions, Violations =	212
Routed	38/117 Partitions, Violations =	207
Routed	39/117 Partitions, Violations =	207
Routed	40/117 Partitions, Violations =	202
Routed	41/117 Partitions, Violations =	195
Routed	42/117 Partitions, Violations =	195
Routed	43/117 Partitions, Violations =	190
Routed	44/117 Partitions, Violations =	190
Routed	45/117 Partitions, Violations =	176
Routed	46/117 Partitions, Violations =	176
Routed	47/117 Partitions, Violations =	170
Routed	48/117 Partitions, Violations =	170
Routed	49/117 Partitions, Violations =	169
Routed	50/117 Partitions, Violations =	168
Routed	51/117 Partitions, Violations =	168
Routed	52/117 Partitions, Violations =	168
Routed	53/117 Partitions, Violations =	167
Routed	54/117 Partitions, Violations =	167
Routed	55/117 Partitions, Violations =	152
Routed	56/117 Partitions, Violations =	152
Routed	57/117 Partitions, Violations =	160
Routed	58/117 Partitions, Violations =	160
Routed	59/117 Partitions, Violations =	163
Routed	60/117 Partitions, Violations =	163
Routed	61/117 Partitions, Violations =	161
Routed	62/117 Partitions, Violations =	161
Routed	63/117 Partitions, Violations =	157
Routed	64/117 Partitions, Violations =	157
Routed	65/117 Partitions, Violations =	157
Routed	66/117 Partitions, Violations =	151
Routed	67/117 Partitions, Violations =	149
Routed	68/117 Partitions, Violations =	148
Routed	69/117 Partitions, Violations =	117
Routed	70/117 Partitions, Violations =	119
Routed	71/117 Partitions, Violations =	119
Routed	72/117 Partitions, Violations =	118
Routed	73/117 Partitions, Violations =	118
Routed	74/117 Partitions, Violations =	117
Routed	75/117 Partitions, Violations =	114
Routed	76/117 Partitions, Violations =	112
Routed	77/117 Partitions, Violations =	112
Routed	78/117 Partitions, Violations =	112
Routed	79/117 Partitions, Violations =	112
Routed	80/117 Partitions, Violations =	110
Routed	81/117 Partitions, Violations =	98
Routed	82/117 Partitions, Violations =	96
Routed	83/117 Partitions, Violations =	96
Routed	84/117 Partitions, Violations =	95
Routed	86/117 Partitions, Violations =	89
Routed	86/117 Partitions, Violations =	89
Routed	87/117 Partitions, Violations =	89
Routed	88/117 Partitions, Violations =	88
Routed	89/117 Partitions, Violations =	88
Routed	90/117 Partitions, Violations =	87
Routed	91/117 Partitions, Violations =	87
Routed	92/117 Partitions, Violations =	87
Routed	93/117 Partitions, Violations =	84
Routed	94/117 Partitions, Violations =	77
Routed	95/117 Partitions, Violations =	77
Routed	96/117 Partitions, Violations =	75
Routed	97/117 Partitions, Violations =	75
Routed	98/117 Partitions, Violations =	69
Routed	99/117 Partitions, Violations =	69
Routed	100/117 Partitions, Violations =	74
Routed	101/117 Partitions, Violations =	74
Routed	102/117 Partitions, Violations =	51
Routed	103/117 Partitions, Violations =	51
Routed	104/117 Partitions, Violations =	51
Routed	105/117 Partitions, Violations =	51
Routed	106/117 Partitions, Violations =	51
Routed	107/117 Partitions, Violations =	51
Routed	108/117 Partitions, Violations =	51
Routed	109/117 Partitions, Violations =	54
Routed	110/117 Partitions, Violations =	42
Routed	111/117 Partitions, Violations =	50
Routed	112/117 Partitions, Violations =	50
Routed	113/117 Partitions, Violations =	46
Routed	114/117 Partitions, Violations =	46
Routed	115/117 Partitions, Violations =	43
Routed	116/117 Partitions, Violations =	43
Routed	117/117 Partitions, Violations =	43

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	47
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 15
	Less than minimum area : 11
	Same net spacing : 3
	Secondary pg pin maximum connections : 4
	Short : 14

[Iter 1] Elapsed real time: 0:00:25 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:03:15 total=0:03:16
[Iter 1] Stage (MB): Used   86  Alloctr   87  Proc  437 
[Iter 1] Total (MB): Used  406  Alloctr  415  Proc 10196 

End DR iteration 1 with 117 parts

Start DR iteration 2: non-uniform partition
Routed	1/15 Partitions, Violations =	20
Routed	2/15 Partitions, Violations =	20
Routed	3/15 Partitions, Violations =	20
Routed	4/15 Partitions, Violations =	20
Routed	5/15 Partitions, Violations =	15
Routed	6/15 Partitions, Violations =	15
Routed	7/15 Partitions, Violations =	15
Routed	8/15 Partitions, Violations =	12
Routed	9/15 Partitions, Violations =	12
Routed	10/15 Partitions, Violations =	9
Routed	11/15 Partitions, Violations =	10
Routed	12/15 Partitions, Violations =	10
Routed	13/15 Partitions, Violations =	5
Routed	14/15 Partitions, Violations =	20
Routed	15/15 Partitions, Violations =	18

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	23
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 10
	Less than minimum area : 1
	Secondary pg pin maximum connections : 5
	Short : 7

[Iter 2] Elapsed real time: 0:00:26 
[Iter 2] Elapsed cpu  time: sys=0:00:01 usr=0:03:20 total=0:03:21
[Iter 2] Stage (MB): Used   86  Alloctr   87  Proc  437 
[Iter 2] Total (MB): Used  406  Alloctr  415  Proc 10196 

End DR iteration 2 with 15 parts

Start DR iteration 3: non-uniform partition
Routed	1/9 Partitions, Violations =	14
Routed	2/9 Partitions, Violations =	14
Routed	3/9 Partitions, Violations =	15
Routed	4/9 Partitions, Violations =	13
Routed	5/9 Partitions, Violations =	18
Routed	6/9 Partitions, Violations =	9
Routed	7/9 Partitions, Violations =	7
Routed	8/9 Partitions, Violations =	9
Routed	9/9 Partitions, Violations =	9

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	13
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum area : 6
	Secondary pg pin maximum connections : 4
	Short : 3

[Iter 3] Elapsed real time: 0:00:27 
[Iter 3] Elapsed cpu  time: sys=0:00:01 usr=0:03:23 total=0:03:25
[Iter 3] Stage (MB): Used   86  Alloctr   87  Proc  437 
[Iter 3] Total (MB): Used  406  Alloctr  415  Proc 10196 

End DR iteration 3 with 9 parts

Start DR iteration 4: non-uniform partition
Routed	1/6 Partitions, Violations =	5
Routed	2/6 Partitions, Violations =	5
Routed	3/6 Partitions, Violations =	5
Routed	4/6 Partitions, Violations =	2
Routed	5/6 Partitions, Violations =	0
Routed	6/6 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Secondary pg pin maximum connections : 1

[Iter 4] Elapsed real time: 0:00:28 
[Iter 4] Elapsed cpu  time: sys=0:00:01 usr=0:03:27 total=0:03:28
[Iter 4] Stage (MB): Used   86  Alloctr   87  Proc  437 
[Iter 4] Total (MB): Used  406  Alloctr  415  Proc 10196 

End DR iteration 4 with 6 parts

	@@@@ Total nets not meeting constraints =	0

Stop DR since reached max number of iterations


DR finished with 4 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Secondary pg pin maximum connections : 4


Total Wire Length =                    3655900 micron
Total Number of Contacts =             920571
Total Number of Wires =                1004135
Total Number of PtConns =              60455
Total Number of Routed Wires =       1004135
Total Routed Wire Length =           3652562 micron
Total Number of Routed Contacts =       920571
	Layer                 M1 :      84473 micron
	Layer                 M2 :     935840 micron
	Layer                 M3 :    1207674 micron
	Layer                 M4 :     286423 micron
	Layer                 M5 :     674911 micron
	Layer                 M6 :     155072 micron
	Layer                 M7 :     289215 micron
	Layer                 M8 :      22291 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        187
	Via                VIA89 :         41
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1814
	Via           VIA78BAR_C :         12
	Via        VIA78SQ_C_2x1 :         39
	Via            VIA67SQ_C :          1
	Via       VIA67SQ_C(rot) :       8773
	Via            VIA56SQ_C :        601
	Via           VIA56BAR_C :      15135
	Via      VIA56BAR_C(rot) :         38
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via            VIA45SQ_C :          2
	Via       VIA45SQ_C(rot) :       1474
	Via           VIA45BAR_C :         33
	Via      VIA45BAR_C(rot) :      36907
	Via            VIA45LG_C :        137
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          6
	Via            VIA34SQ_C :       3630
	Via       VIA34SQ_C(rot) :         20
	Via           VIA34BAR_C :      70102
	Via      VIA34BAR_C(rot) :        456
	Via            VIA34LG_C :         34
	Via        VIA34SQ_C_2x1 :          9
	Via   VIA34SQ_C(rot)_1x2 :         89
	Via        VIA34SQ_C_1x2 :         37
	Via            VIA23SQ_C :         76
	Via       VIA23SQ_C(rot) :      10109
	Via           VIA23BAR_C :      10272
	Via      VIA23BAR_C(rot) :     379575
	Via       VIA23LG_C(rot) :         17
	Via   VIA23SQ_C(rot)_1x2 :       7961
	Via   VIA23SQ_C(rot)_2x1 :         14
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       9941
	Via       VIA12SQ_C(rot) :        678
	Via           VIA12BAR_C :     340845
	Via      VIA12BAR_C(rot) :      20157
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         23
	Via        VIA12BAR(rot) :         63
	Via        VIA12SQ_C_2x1 :       1076
	Via   VIA12SQ_C(rot)_1x2 :         78
	Via   VIA12SQ_C(rot)_2x1 :          5
	Via        VIA12SQ_C_1x2 :          7
	Via          VIA12SQ_2x1 :          2
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 95.92% (883018 / 920571 vias)
 
    Layer VIA1       = 97.15% (362257 / 372878  vias)
        Weight 2     = 96.84% (361088  vias)
        Weight 1     =  0.31% (1169    vias)
        Un-optimized =  2.85% (10619   vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 97.50% (397823 / 408025  vias)
        Weight 2     = 95.54% (389847  vias)
        Weight 1     =  1.95% (7976    vias)
        Un-optimized =  2.50% (10185   vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 95.05% (70693  / 74377   vias)
        Weight 2     = 94.87% (70558   vias)
        Weight 1     =  0.18% (135     vias)
        Un-optimized =  4.91% (3650    vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 95.81% (36946  / 38561   vias)
        Weight 2     = 95.80% (36940   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  3.83% (1476    vias)
        Un-mapped    =  0.36% (139     vias)
    Layer VIA5       = 96.21% (15260  / 15861   vias)
        Weight 2     = 95.86% (15204   vias)
        Weight 1     =  0.35% (56      vias)
        Un-optimized =  3.79% (601     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8774    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8774    vias)
    Layer VIA7       =  2.09% (39     / 1865    vias)
        Weight 1     =  2.09% (39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.91% (1826    vias)
    Layer VIA8       =  0.00% (0      / 230     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (230     vias)
 
  Total double via conversion rate    =  1.02% (9381 / 920571 vias)
 
    Layer VIA1       =  0.31% (1169   / 372878  vias)
    Layer VIA2       =  1.95% (7976   / 408025  vias)
    Layer VIA3       =  0.18% (135    / 74377   vias)
    Layer VIA4       =  0.02% (6      / 38561   vias)
    Layer VIA5       =  0.35% (56     / 15861   vias)
    Layer VIA6       =  0.00% (0      / 8774    vias)
    Layer VIA7       =  2.09% (39     / 1865    vias)
    Layer VIA8       =  0.00% (0      / 230     vias)
 
  The optimized via conversion rate based on total routed via count = 95.92% (883018 / 920571 vias)
 
    Layer VIA1       = 97.15% (362257 / 372878  vias)
        Weight 2     = 96.84% (361088  vias)
        Weight 1     =  0.31% (1169    vias)
        Un-optimized =  2.85% (10619   vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 97.50% (397823 / 408025  vias)
        Weight 2     = 95.54% (389847  vias)
        Weight 1     =  1.95% (7976    vias)
        Un-optimized =  2.50% (10185   vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 95.05% (70693  / 74377   vias)
        Weight 2     = 94.87% (70558   vias)
        Weight 1     =  0.18% (135     vias)
        Un-optimized =  4.91% (3650    vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 95.81% (36946  / 38561   vias)
        Weight 2     = 95.80% (36940   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  3.83% (1476    vias)
        Un-mapped    =  0.36% (139     vias)
    Layer VIA5       = 96.21% (15260  / 15861   vias)
        Weight 2     = 95.86% (15204   vias)
        Weight 1     =  0.35% (56      vias)
        Un-optimized =  3.79% (601     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8774    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8774    vias)
    Layer VIA7       =  2.09% (39     / 1865    vias)
        Weight 1     =  2.09% (39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.91% (1826    vias)
    Layer VIA8       =  0.00% (0      / 230     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (230     vias)
 

Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.detail.*'
detail.allow_default_rule_nets_via_ladder_lower_layer_connection:	 false               
detail.allow_ndr_nets_via_ladder_lower_layer_connection :	 false               
detail.antenna                                          :	 true                
detail.antenna_fixing_preference                        :	 hop_layers          
detail.antenna_on_iteration                             :	 1                   
detail.antenna_verbose_level                            :	 1                   
detail.check_antenna_for_open_nets                      :	 false               
detail.check_antenna_on_diode_pins                      :	 false               
detail.check_antenna_on_pg                              :	 false               
detail.check_patchable_drc_from_fixed_shapes            :	 false               
detail.check_pin_min_area_min_length                    :	 true                
detail.check_port_min_area_min_length                   :	 true                
detail.continue_after_large_design_rule_value_error     :	 false               
detail.debug_check_cellmap_query_for_diodes             :	 false               
detail.debug_determinism_level                          :	 0                   
detail.default_diode_protection                         :	 0                   
detail.default_gate_size                                :	 -1                  
detail.default_nwell_size                               :	 -1                  
detail.default_port_external_antenna_area               :	 0                   
detail.default_port_external_gate_size                  :	 -1                  
detail.default_port_external_nwell_size                 :	 -1                  
detail.delete_redundant_diodes_during_routing           :	 false               
detail.detail_route_special_design_rule_fixing_stage    :	 late_routing        
detail.diagonal_min_width                               :	 true                
detail.diode_insertion_mode                             :	 new_and_spare       
detail.diode_libcell_names                              :	                     
detail.diode_preference                                 :	 none                
detail.drc_convergence_effort_level                     :	 medium              
detail.eco_max_number_of_iterations                     :	 -1                  
detail.eco_route_special_design_rule_fixing_stage       :	 late_routing        
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.elapsed_time_limit                               :	 -1                  
detail.enable_fixing_selective_design_rule_violations_on_fixed_shapes:	 false               
detail.enable_ndr_tapering_on_voltage_rule              :	 true                
detail.enable_separate_pgate_ngate_antenna_ratio_check  :	 false               
detail.force_max_number_iterations                      :	 false               
detail.generate_extra_off_grid_pin_tracks               :	 false               
detail.generate_off_grid_feed_through_tracks            :	 low                 
detail.group_route_special_design_rule_fixing_stage     :	 late_routing        
detail.hop_layers_to_fix_antenna                        :	 true                
detail.ignore_drc                                       :	 {same_net_metal_space false} {same_net_enclosed_cut_space false} {all_same_net_drc_for_frozen_net false}
detail.incremental_detail_route_special_design_rule_fixing_stage:	 late_routing        
detail.insert_diodes_during_routing                     :	 false               
detail.insert_redundant_vias_layer_order_low_to_high    :	 false               
detail.macro_pin_antenna_mode                           :	 normal              
detail.max_antenna_pin_count                            :	 -1                  
detail.merge_gates_for_antenna                          :	 true                
detail.ndr_layer_based_taper_distance_threshold         :	 -1                  
detail.optimize_partition_size_for_drc                  :	 false               
detail.optimize_tie_off_effort_level                    :	 low                 
detail.optimize_wire_via_effort_level                   :	 low                 
detail.pin_taper_mode                                   :	 default_width       
detail.port_antenna_mode                                :	 float               
detail.post_process_special_design_rule_fixing_stage    :	 late_routing        
detail.repair_shorts_over_macros_effort_level           :	 off                 
detail.repair_shorts_over_macros_verbose                :	 false               
detail.report_antenna_for_must_join_port_root           :	 false               
detail.report_ignore_drc                                :	                     
detail.reuse_filler_locations_for_diodes                :	 true                
detail.save_after_iterations                            :	                     
detail.save_cell_prefix                                 :	 DR                  
detail.shift_diode_locations_for_port_protection        :	 false               
detail.skip_antenna_analysis_for_nets                   :	                     
detail.skip_antenna_fixing_for_nets                     :	                     
detail.timing_driven                                    :	 true                
detail.top_layer_antenna_fix_threshold                  :	 -1                  
detail.topology_eco_effort_level                        :	 medium              
detail.use_default_width_for_min_area_min_len_stub      :	 false               
detail.use_lower_hierarchy_for_port_diodes              :	 false               
detail.use_wide_wire_effort_level                       :	 off                 
detail.use_wide_wire_to_input_pin                       :	 false               
detail.use_wide_wire_to_macro_pin                       :	 false               
detail.use_wide_wire_to_output_pin                      :	 false               
detail.use_wide_wire_to_pad_pin                         :	 same_as_macro_pin   
detail.use_wide_wire_to_port                            :	 same_as_macro_pin   
detail.user_defined_partition                           :	                     
detail.var_spacing_to_same_net                          :	 false               
detail.via_ladder_upper_layer_via_connection_mode       :	 above               

Printing options for 'route.auto_via_ladder.*'
auto_via_ladder.allow_drcs                              :	 false               
auto_via_ladder.allow_patching                          :	 false               
auto_via_ladder.allow_samenet_intersection              :	 false               
auto_via_ladder.allow_via_array_as_single_cut           :	 false               
auto_via_ladder.apply_app_options_to_insert_via_ladders_command:	 false               
auto_via_ladder.auto_stagger                            :	 false               
auto_via_ladder.auto_stagger_for_em_via_ladder_max_number_stagger_tracks_per_level:	 15                  
auto_via_ladder.auto_stagger_max_number_stagger_tracks_per_level:	 9                   
auto_via_ladder.bias_top_layer_to_samenet_connection    :	 false               
auto_via_ladder.check_drcs_on_existing_via_ladders      :	 false               
auto_via_ladder.clean                                   :	 false               
auto_via_ladder.connect_within_metal                    :	 false               
auto_via_ladder.connect_within_metal_for_em_via_ladder  :	 same_as_global      
auto_via_ladder.connect_within_metal_for_via_ladder     :	 same_as_global      
auto_via_ladder.connect_within_pin_mode                 :	 {all off} {via_ladder off} {pattern_must_join off}
auto_via_ladder.default_width_ndr_promotable_on_nonreserved_tracks:	 true                
auto_via_ladder.enable_em_to_performance_via_ladder_update:	 false               
auto_via_ladder.generate_center_track_on_off_grid_pattern_must_join_pin_shapes:	 false               
auto_via_ladder.generate_track_width_by_layer_name      :	                     
auto_via_ladder.ignore_min_max_layer_constraints        :	 false               
auto_via_ladder.ignore_rippable_shapes                  :	 false               
auto_via_ladder.ignore_routing_shape_drcs               :	 false               
auto_via_ladder.ndr_mode                                :	 full                
auto_via_ladder.ndr_on_top_layer_only                   :	 false               
auto_via_ladder.pattern_must_join_max_number_stagger_tracks:	                     
auto_via_ladder.pattern_must_join_over_pin_layer        :	 1                   
auto_via_ladder.pin_access_aware                        :	 true                
auto_via_ladder.relax_line_end_via_enclosure_rule       :	 false               
auto_via_ladder.relax_pin_layer_metal_spacing_rules     :	 false               
auto_via_ladder.remove_routing_shapes_below_net_via_ladder_top_layer:	 false               
auto_via_ladder.report_all_via_ladders                  :	 true                
auto_via_ladder.shift_vias_on_transition_layers         :	 false               
auto_via_ladder.strictly_honor_cut_table                :	 false               
auto_via_ladder.top_layer_to_samenet_min_nonzero_distance:	 0                   
auto_via_ladder.update_during_route                     :	 false               
auto_via_ladder.update_on_route_group_nets_only         :	 false               
auto_via_ladder.update_pattern_must_join_during_route   :	 true                
auto_via_ladder.user_debug                              :	 false               
auto_via_ladder.verbose                                 :	 false               

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   24  Alloctr   24  Proc    0 
[Dr init] Total (MB): Used  351  Alloctr  360  Proc 10196 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12BAR_C    VIA12BAR_C(r)

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_C_2x1(r) VIA12SQ_C_1x2    VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12BAR_C    VIA12BAR_C(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_C_2x1(r) VIA12SQ_C_1x2    VIA12SQ_C_1x2(r)

     VIA12SQ    ->   VIA12BAR      VIA12BAR(r)

     VIA12SQ    -> VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_1x2    VIA12SQ_1x2(r)

     VIA12SQ(r) ->   VIA12BAR      VIA12BAR(r)

     VIA12SQ(r) -> VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_1x2    VIA12SQ_1x2(r)

   VIA23SQ_C    -> VIA23BAR_C(r) VIA23BAR_C   

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_C_1x2    VIA23SQ_C_2x1(r) VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23BAR_C(r) VIA23BAR_C   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_C_1x2    VIA23SQ_C_2x1(r) VIA23SQ_C_2x1   

     VIA23SQ    ->   VIA23BAR      VIA23BAR(r)

     VIA23SQ    -> VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_2x1(r) VIA23SQ_2x1   

     VIA23SQ(r) ->   VIA23BAR      VIA23BAR(r)

     VIA23SQ(r) -> VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_2x1(r) VIA23SQ_2x1   

   VIA34SQ_C    -> VIA34BAR_C    VIA34BAR_C(r)

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_C_2x1(r) VIA34SQ_C_1x2    VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34BAR_C    VIA34BAR_C(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_C_2x1(r) VIA34SQ_C_1x2    VIA34SQ_C_1x2(r)

     VIA34SQ    ->   VIA34BAR      VIA34BAR(r)

     VIA34SQ    -> VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_1x2    VIA34SQ_1x2(r)

     VIA34SQ(r) ->   VIA34BAR      VIA34BAR(r)

     VIA34SQ(r) -> VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_1x2    VIA34SQ_1x2(r)

   VIA45SQ_C    -> VIA45BAR_C(r) VIA45BAR_C   

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_C_1x2    VIA45SQ_C_2x1(r) VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45BAR_C(r) VIA45BAR_C   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_C_1x2    VIA45SQ_C_2x1(r) VIA45SQ_C_2x1   

     VIA45SQ    ->   VIA45BAR      VIA45BAR(r)

     VIA45SQ    -> VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_2x1(r) VIA45SQ_2x1   

     VIA45SQ(r) ->   VIA45BAR      VIA45BAR(r)

     VIA45SQ(r) -> VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_2x1(r) VIA45SQ_2x1   

   VIA56SQ_C    -> VIA56BAR_C    VIA56BAR_C(r)

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_C_2x1(r) VIA56SQ_C_1x2    VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56BAR_C    VIA56BAR_C(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_C_2x1(r) VIA56SQ_C_1x2    VIA56SQ_C_1x2(r)

     VIA56SQ    ->   VIA56BAR      VIA56BAR(r)

     VIA56SQ    -> VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_1x2    VIA56SQ_1x2(r)

     VIA56SQ(r) ->   VIA56BAR      VIA56BAR(r)

     VIA56SQ(r) -> VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_1x2    VIA56SQ_1x2(r)



	There were 0 out of 352787 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   38  Alloctr   38  Proc    0 
[Technology Processing] Total (MB): Used  365  Alloctr  374  Proc 10196 

Begin Redundant via insertion ...

Routed	1/974 Partitions, Violations =	0
Routed	4/974 Partitions, Violations =	0
Routed	8/974 Partitions, Violations =	0
Routed	12/974 Partitions, Violations =	0
Routed	16/974 Partitions, Violations =	0
Routed	20/974 Partitions, Violations =	0
Routed	24/974 Partitions, Violations =	0
Routed	28/974 Partitions, Violations =	0
Routed	32/974 Partitions, Violations =	0
Routed	36/974 Partitions, Violations =	0
Routed	40/974 Partitions, Violations =	0
Routed	44/974 Partitions, Violations =	0
Routed	48/974 Partitions, Violations =	0
Routed	52/974 Partitions, Violations =	0
Routed	57/974 Partitions, Violations =	0
Routed	60/974 Partitions, Violations =	0
Routed	64/974 Partitions, Violations =	0
Routed	68/974 Partitions, Violations =	0
Routed	72/974 Partitions, Violations =	0
Routed	76/974 Partitions, Violations =	0
Routed	80/974 Partitions, Violations =	0
Routed	84/974 Partitions, Violations =	0
Routed	88/974 Partitions, Violations =	0
Routed	92/974 Partitions, Violations =	0
Routed	96/974 Partitions, Violations =	0
Routed	100/974 Partitions, Violations =	0
Routed	104/974 Partitions, Violations =	0
Routed	108/974 Partitions, Violations =	2
Routed	113/974 Partitions, Violations =	2
Routed	116/974 Partitions, Violations =	2
Routed	120/974 Partitions, Violations =	2
Routed	124/974 Partitions, Violations =	2
Routed	128/974 Partitions, Violations =	2
Routed	132/974 Partitions, Violations =	2
Routed	136/974 Partitions, Violations =	2
Routed	140/974 Partitions, Violations =	2
Routed	144/974 Partitions, Violations =	2
Routed	148/974 Partitions, Violations =	2
Routed	152/974 Partitions, Violations =	2
Routed	156/974 Partitions, Violations =	2
Routed	160/974 Partitions, Violations =	2
Routed	164/974 Partitions, Violations =	2
Routed	168/974 Partitions, Violations =	2
Routed	172/974 Partitions, Violations =	2
Routed	176/974 Partitions, Violations =	2
Routed	180/974 Partitions, Violations =	2
Routed	184/974 Partitions, Violations =	2
Routed	188/974 Partitions, Violations =	2
Routed	192/974 Partitions, Violations =	2
Routed	196/974 Partitions, Violations =	2
Routed	200/974 Partitions, Violations =	2
Routed	204/974 Partitions, Violations =	2
Routed	208/974 Partitions, Violations =	2
Routed	212/974 Partitions, Violations =	2
Routed	216/974 Partitions, Violations =	2
Routed	220/974 Partitions, Violations =	2
Routed	224/974 Partitions, Violations =	2
Routed	228/974 Partitions, Violations =	2
Routed	232/974 Partitions, Violations =	2
Routed	236/974 Partitions, Violations =	2
Routed	240/974 Partitions, Violations =	2
Routed	244/974 Partitions, Violations =	2
Routed	248/974 Partitions, Violations =	2
Routed	252/974 Partitions, Violations =	2
Routed	256/974 Partitions, Violations =	2
Routed	260/974 Partitions, Violations =	2
Routed	264/974 Partitions, Violations =	2
Routed	268/974 Partitions, Violations =	2
Routed	272/974 Partitions, Violations =	2
Routed	276/974 Partitions, Violations =	2
Routed	280/974 Partitions, Violations =	2
Routed	284/974 Partitions, Violations =	2
Routed	288/974 Partitions, Violations =	2
Routed	292/974 Partitions, Violations =	2
Routed	296/974 Partitions, Violations =	2
Routed	300/974 Partitions, Violations =	2
Routed	304/974 Partitions, Violations =	2
Routed	308/974 Partitions, Violations =	2
Routed	312/974 Partitions, Violations =	2
Routed	316/974 Partitions, Violations =	2
Routed	320/974 Partitions, Violations =	2
Routed	324/974 Partitions, Violations =	2
Routed	328/974 Partitions, Violations =	2
Routed	332/974 Partitions, Violations =	2
Routed	336/974 Partitions, Violations =	2
Routed	340/974 Partitions, Violations =	2
Routed	344/974 Partitions, Violations =	2
Routed	348/974 Partitions, Violations =	2
Routed	352/974 Partitions, Violations =	2
Routed	356/974 Partitions, Violations =	2
Routed	360/974 Partitions, Violations =	2
Routed	364/974 Partitions, Violations =	2
Routed	368/974 Partitions, Violations =	2
Routed	372/974 Partitions, Violations =	2
Routed	376/974 Partitions, Violations =	2
Routed	380/974 Partitions, Violations =	2
Routed	384/974 Partitions, Violations =	2
Routed	388/974 Partitions, Violations =	2
Routed	392/974 Partitions, Violations =	2
Routed	396/974 Partitions, Violations =	2
Routed	401/974 Partitions, Violations =	2
Routed	404/974 Partitions, Violations =	2
Routed	408/974 Partitions, Violations =	2
Routed	412/974 Partitions, Violations =	2
Routed	416/974 Partitions, Violations =	2
Routed	420/974 Partitions, Violations =	2
Routed	424/974 Partitions, Violations =	2
Routed	428/974 Partitions, Violations =	2
Routed	432/974 Partitions, Violations =	2
Routed	436/974 Partitions, Violations =	2
Routed	440/974 Partitions, Violations =	2
Routed	444/974 Partitions, Violations =	2
Routed	448/974 Partitions, Violations =	2
Routed	452/974 Partitions, Violations =	2
Routed	456/974 Partitions, Violations =	2
Routed	460/974 Partitions, Violations =	2
Routed	464/974 Partitions, Violations =	2
Routed	468/974 Partitions, Violations =	2
Routed	472/974 Partitions, Violations =	2
Routed	476/974 Partitions, Violations =	2
Routed	480/974 Partitions, Violations =	2
Routed	484/974 Partitions, Violations =	2
Routed	488/974 Partitions, Violations =	2
Routed	492/974 Partitions, Violations =	2
Routed	496/974 Partitions, Violations =	2
Routed	500/974 Partitions, Violations =	2
Routed	504/974 Partitions, Violations =	2
Routed	508/974 Partitions, Violations =	2
Routed	512/974 Partitions, Violations =	2
Routed	516/974 Partitions, Violations =	2
Routed	520/974 Partitions, Violations =	2
Routed	524/974 Partitions, Violations =	2
Routed	528/974 Partitions, Violations =	2
Routed	532/974 Partitions, Violations =	2
Routed	536/974 Partitions, Violations =	2
Routed	540/974 Partitions, Violations =	2
Routed	544/974 Partitions, Violations =	2
Routed	548/974 Partitions, Violations =	2
Routed	552/974 Partitions, Violations =	2
Routed	556/974 Partitions, Violations =	2
Routed	560/974 Partitions, Violations =	2
Routed	564/974 Partitions, Violations =	2
Routed	568/974 Partitions, Violations =	2
Routed	572/974 Partitions, Violations =	2
Routed	576/974 Partitions, Violations =	2
Routed	580/974 Partitions, Violations =	2
Routed	584/974 Partitions, Violations =	2
Routed	588/974 Partitions, Violations =	2
Routed	592/974 Partitions, Violations =	2
Routed	596/974 Partitions, Violations =	2
Routed	600/974 Partitions, Violations =	2
Routed	604/974 Partitions, Violations =	2
Routed	608/974 Partitions, Violations =	2
Routed	612/974 Partitions, Violations =	2
Routed	616/974 Partitions, Violations =	2
Routed	620/974 Partitions, Violations =	2
Routed	624/974 Partitions, Violations =	2
Routed	628/974 Partitions, Violations =	2
Routed	632/974 Partitions, Violations =	2
Routed	636/974 Partitions, Violations =	2
Routed	640/974 Partitions, Violations =	2
Routed	644/974 Partitions, Violations =	2
Routed	648/974 Partitions, Violations =	2
Routed	652/974 Partitions, Violations =	2
Routed	656/974 Partitions, Violations =	2
Routed	660/974 Partitions, Violations =	2
Routed	664/974 Partitions, Violations =	2
Routed	668/974 Partitions, Violations =	2
Routed	672/974 Partitions, Violations =	2
Routed	676/974 Partitions, Violations =	2
Routed	680/974 Partitions, Violations =	2
Routed	684/974 Partitions, Violations =	2
Routed	688/974 Partitions, Violations =	2
Routed	692/974 Partitions, Violations =	2
Routed	696/974 Partitions, Violations =	2
Routed	700/974 Partitions, Violations =	2
Routed	704/974 Partitions, Violations =	2
Routed	708/974 Partitions, Violations =	2
Routed	712/974 Partitions, Violations =	2
Routed	716/974 Partitions, Violations =	2
Routed	720/974 Partitions, Violations =	2
Routed	724/974 Partitions, Violations =	2
Routed	728/974 Partitions, Violations =	3
Routed	732/974 Partitions, Violations =	3
Routed	736/974 Partitions, Violations =	3
Routed	740/974 Partitions, Violations =	4
Routed	744/974 Partitions, Violations =	4
Routed	748/974 Partitions, Violations =	4
Routed	752/974 Partitions, Violations =	4
Routed	756/974 Partitions, Violations =	4
Routed	760/974 Partitions, Violations =	7
Routed	764/974 Partitions, Violations =	7
Routed	768/974 Partitions, Violations =	7
Routed	772/974 Partitions, Violations =	7
Routed	776/974 Partitions, Violations =	7
Routed	780/974 Partitions, Violations =	7
Routed	784/974 Partitions, Violations =	7
Routed	788/974 Partitions, Violations =	7
Routed	792/974 Partitions, Violations =	7
Routed	796/974 Partitions, Violations =	7
Routed	800/974 Partitions, Violations =	7
Routed	804/974 Partitions, Violations =	7
Routed	808/974 Partitions, Violations =	7
Routed	812/974 Partitions, Violations =	7
Routed	816/974 Partitions, Violations =	8
Routed	820/974 Partitions, Violations =	8
Routed	824/974 Partitions, Violations =	8
Routed	828/974 Partitions, Violations =	8
Routed	832/974 Partitions, Violations =	8
Routed	836/974 Partitions, Violations =	8
Routed	840/974 Partitions, Violations =	8
Routed	844/974 Partitions, Violations =	8
Routed	849/974 Partitions, Violations =	8
Routed	852/974 Partitions, Violations =	8
Routed	856/974 Partitions, Violations =	8
Routed	860/974 Partitions, Violations =	8
Routed	864/974 Partitions, Violations =	8
Routed	868/974 Partitions, Violations =	8
Routed	872/974 Partitions, Violations =	8
Routed	876/974 Partitions, Violations =	8
Routed	880/974 Partitions, Violations =	8
Routed	884/974 Partitions, Violations =	8
Routed	888/974 Partitions, Violations =	8
Routed	892/974 Partitions, Violations =	8
Routed	896/974 Partitions, Violations =	8
Routed	900/974 Partitions, Violations =	8
Routed	904/974 Partitions, Violations =	8
Routed	908/974 Partitions, Violations =	8
Routed	912/974 Partitions, Violations =	8
Routed	916/974 Partitions, Violations =	8
Routed	920/974 Partitions, Violations =	8
Routed	924/974 Partitions, Violations =	8
Routed	928/974 Partitions, Violations =	8
Routed	932/974 Partitions, Violations =	8
Routed	936/974 Partitions, Violations =	8
Routed	940/974 Partitions, Violations =	8
Routed	944/974 Partitions, Violations =	6
Routed	948/974 Partitions, Violations =	6
Routed	952/974 Partitions, Violations =	8
Routed	956/974 Partitions, Violations =	8
Routed	960/974 Partitions, Violations =	8
Routed	964/974 Partitions, Violations =	8
Routed	968/974 Partitions, Violations =	8
Routed	972/974 Partitions, Violations =	9

RedundantVia finished with 10 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	10
	Diff net var rule spacing : 1
	Less than minimum area : 3
	Less than NDR width : 1
	Same net spacing : 3
	Same net via-cut spacing : 1
	Secondary pg pin maximum connections : 1


Total Wire Length =                    3655507 micron
Total Number of Contacts =             920568
Total Number of Wires =                1005665
Total Number of PtConns =              58227
Total Number of Routed Wires =       1005665
Total Routed Wire Length =           3652544 micron
Total Number of Routed Contacts =       920568
	Layer                 M1 :      84461 micron
	Layer                 M2 :     935645 micron
	Layer                 M3 :    1207591 micron
	Layer                 M4 :     286363 micron
	Layer                 M5 :     674868 micron
	Layer                 M6 :     155072 micron
	Layer                 M7 :     289215 micron
	Layer                 M8 :      22291 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        187
	Via                VIA89 :         41
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1814
	Via           VIA78BAR_C :         12
	Via        VIA78SQ_C_2x1 :         39
	Via            VIA67SQ_C :          1
	Via       VIA67SQ_C(rot) :       8773
	Via            VIA56SQ_C :         47
	Via           VIA56BAR_C :      15647
	Via      VIA56BAR_C(rot) :         79
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via   VIA56SQ_C(rot)_1x2 :          1
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :        102
	Via           VIA45BAR_C :         64
	Via      VIA45BAR_C(rot) :      38243
	Via            VIA45LG_C :        142
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          7
	Via            VIA34SQ_C :        150
	Via           VIA34BAR_C :      73367
	Via      VIA34BAR_C(rot) :        682
	Via            VIA34LG_C :         34
	Via        VIA34SQ_C_2x1 :         11
	Via   VIA34SQ_C(rot)_1x2 :         94
	Via        VIA34SQ_C_1x2 :         38
	Via       VIA23SQ_C(rot) :        936
	Via           VIA23BAR_C :      10941
	Via      VIA23BAR_C(rot) :     387957
	Via       VIA23LG_C(rot) :         19
	Via   VIA23SQ_C(rot)_1x2 :       8151
	Via   VIA23SQ_C(rot)_2x1 :         19
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       2144
	Via       VIA12SQ_C(rot) :        166
	Via           VIA12BAR_C :     348471
	Via      VIA12BAR_C(rot) :      20825
	Via       VIA12LG_C(rot) :          3
	Via             VIA12BAR :         23
	Via        VIA12BAR(rot) :         63
	Via        VIA12SQ_C_2x1 :       1086
	Via   VIA12SQ_C(rot)_1x2 :         82
	Via   VIA12SQ_C(rot)_2x1 :          5
	Via        VIA12SQ_C_1x2 :          7
	Via          VIA12SQ_2x1 :          2
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.42% (905993 / 920568 vias)
 
    Layer VIA1       = 99.38% (370565 / 372878  vias)
        Weight 2     = 99.06% (369382  vias)
        Weight 1     =  0.32% (1183    vias)
        Un-optimized =  0.62% (2310    vias)
        Un-mapped    =  0.00% (3       vias)
    Layer VIA2       = 99.77% (407069 / 408024  vias)
        Weight 2     = 97.76% (398898  vias)
        Weight 1     =  2.00% (8171    vias)
        Un-optimized =  0.23% (936     vias)
        Un-mapped    =  0.00% (19      vias)
    Layer VIA3       = 99.75% (74192  / 74376   vias)
        Weight 2     = 99.56% (74049   vias)
        Weight 1     =  0.19% (143     vias)
        Un-optimized =  0.20% (150     vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.36% (38314  / 38560   vias)
        Weight 2     = 99.34% (38307   vias)
        Weight 1     =  0.02% (7       vias)
        Un-optimized =  0.26% (102     vias)
        Un-mapped    =  0.37% (144     vias)
    Layer VIA5       = 99.70% (15814  / 15861   vias)
        Weight 2     = 99.34% (15757   vias)
        Weight 1     =  0.36% (57      vias)
        Un-optimized =  0.30% (47      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8774    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8774    vias)
    Layer VIA7       =  2.09% (39     / 1865    vias)
        Weight 1     =  2.09% (39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.91% (1826    vias)
    Layer VIA8       =  0.00% (0      / 230     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (230     vias)
 
  Total double via conversion rate    =  1.04% (9600 / 920568 vias)
 
    Layer VIA1       =  0.32% (1183   / 372878  vias)
    Layer VIA2       =  2.00% (8171   / 408024  vias)
    Layer VIA3       =  0.19% (143    / 74376   vias)
    Layer VIA4       =  0.02% (7      / 38560   vias)
    Layer VIA5       =  0.36% (57     / 15861   vias)
    Layer VIA6       =  0.00% (0      / 8774    vias)
    Layer VIA7       =  2.09% (39     / 1865    vias)
    Layer VIA8       =  0.00% (0      / 230     vias)
 
  The optimized via conversion rate based on total routed via count = 98.42% (905993 / 920568 vias)
 
    Layer VIA1       = 99.38% (370565 / 372878  vias)
        Weight 2     = 99.06% (369382  vias)
        Weight 1     =  0.32% (1183    vias)
        Un-optimized =  0.62% (2310    vias)
        Un-mapped    =  0.00% (3       vias)
    Layer VIA2       = 99.77% (407069 / 408024  vias)
        Weight 2     = 97.76% (398898  vias)
        Weight 1     =  2.00% (8171    vias)
        Un-optimized =  0.23% (936     vias)
        Un-mapped    =  0.00% (19      vias)
    Layer VIA3       = 99.75% (74192  / 74376   vias)
        Weight 2     = 99.56% (74049   vias)
        Weight 1     =  0.19% (143     vias)
        Un-optimized =  0.20% (150     vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.36% (38314  / 38560   vias)
        Weight 2     = 99.34% (38307   vias)
        Weight 1     =  0.02% (7       vias)
        Un-optimized =  0.26% (102     vias)
        Un-mapped    =  0.37% (144     vias)
    Layer VIA5       = 99.70% (15814  / 15861   vias)
        Weight 2     = 99.34% (15757   vias)
        Weight 1     =  0.36% (57      vias)
        Un-optimized =  0.30% (47      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8774    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8774    vias)
    Layer VIA7       =  2.09% (39     / 1865    vias)
        Weight 1     =  2.09% (39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.91% (1826    vias)
    Layer VIA8       =  0.00% (0      / 230     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (230     vias)
 

[RedundantVia] Elapsed real time: 0:00:05 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:40 total=0:00:41
[RedundantVia] Stage (MB): Used   96  Alloctr   94  Proc   33 
[RedundantVia] Total (MB): Used  423  Alloctr  430  Proc 10230 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:34 
[Dr init] Elapsed cpu  time: sys=0:00:02 usr=0:04:08 total=0:04:10
[Dr init] Stage (MB): Used  103  Alloctr  102  Proc  471 
[Dr init] Total (MB): Used  423  Alloctr  430  Proc 10230 
Total number of nets = 103619, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net reset. The pin reset on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[2]. The pin pwr_ctrl[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[1]. The pin pwr_ctrl[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[0]. The pin pwr_ctrl[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net shutdown. The pin shutdown on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net isolate. The pin isolate on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[7]. The pin cmd[7] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[6]. The pin cmd[6] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[5]. The pin cmd[5] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[4]. The pin cmd[4] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[3]. The pin cmd[3] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[2]. The pin cmd[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[1]. The pin cmd[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[0]. The pin cmd[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[255]. The pin op1[255] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[254]. The pin op1[254] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[253]. The pin op1[253] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[252]. The pin op1[252] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[251]. The pin op1[251] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[250]. The pin op1[250] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[249]. The pin op1[249] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[248]. The pin op1[248] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[247]. The pin op1[247] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[246]. The pin op1[246] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[245]. The pin op1[245] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[244]. The pin op1[244] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[243]. The pin op1[243] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[242]. The pin op1[242] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[241]. The pin op1[241] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[240]. The pin op1[240] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[239]. The pin op1[239] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[238]. The pin op1[238] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[237]. The pin op1[237] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[236]. The pin op1[236] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[235]. The pin op1[235] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[234]. The pin op1[234] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[233]. The pin op1[233] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[232]. The pin op1[232] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[231]. The pin op1[231] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[230]. The pin op1[230] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[229]. The pin op1[229] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[228]. The pin op1[228] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[227]. The pin op1[227] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[226]. The pin op1[226] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[225]. The pin op1[225] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[224]. The pin op1[224] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[223]. The pin op1[223] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[222]. The pin op1[222] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[221]. The pin op1[221] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[220]. The pin op1[220] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[219]. The pin op1[219] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[218]. The pin op1[218] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[217]. The pin op1[217] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[216]. The pin op1[216] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[215]. The pin op1[215] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[214]. The pin op1[214] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[213]. The pin op1[213] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[212]. The pin op1[212] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[211]. The pin op1[211] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[210]. The pin op1[210] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[209]. The pin op1[209] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[208]. The pin op1[208] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[207]. The pin op1[207] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[206]. The pin op1[206] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[205]. The pin op1[205] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[204]. The pin op1[204] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[203]. The pin op1[203] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[202]. The pin op1[202] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[201]. The pin op1[201] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[200]. The pin op1[200] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[199]. The pin op1[199] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[198]. The pin op1[198] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[197]. The pin op1[197] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[196]. The pin op1[196] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[195]. The pin op1[195] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[194]. The pin op1[194] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[193]. The pin op1[193] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[192]. The pin op1[192] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[191]. The pin op1[191] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[190]. The pin op1[190] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[189]. The pin op1[189] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[188]. The pin op1[188] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[187]. The pin op1[187] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[186]. The pin op1[186] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[185]. The pin op1[185] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[184]. The pin op1[184] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[183]. The pin op1[183] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[182]. The pin op1[182] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[181]. The pin op1[181] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[180]. The pin op1[180] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[179]. The pin op1[179] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[178]. The pin op1[178] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[177]. The pin op1[177] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[176]. The pin op1[176] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[175]. The pin op1[175] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[174]. The pin op1[174] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[173]. The pin op1[173] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[172]. The pin op1[172] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[171]. The pin op1[171] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[170]. The pin op1[170] on cell bslice does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 1078 nets as they don't have enough gate area info.
Start DR iteration 1: non-uniform partition
Routed	1/45 Partitions, Violations =	9
Routed	2/45 Partitions, Violations =	9
Routed	3/45 Partitions, Violations =	9
Routed	5/45 Partitions, Violations =	9
Routed	5/45 Partitions, Violations =	9
Routed	6/45 Partitions, Violations =	9
Routed	7/45 Partitions, Violations =	9
Routed	8/45 Partitions, Violations =	9
Routed	9/45 Partitions, Violations =	9
Routed	10/45 Partitions, Violations =	9
Routed	11/45 Partitions, Violations =	9
Routed	12/45 Partitions, Violations =	9
Routed	13/45 Partitions, Violations =	9
Routed	14/45 Partitions, Violations =	8
Routed	15/45 Partitions, Violations =	8
Routed	16/45 Partitions, Violations =	8
Routed	17/45 Partitions, Violations =	8
Routed	18/45 Partitions, Violations =	8
Routed	19/45 Partitions, Violations =	8
Routed	20/45 Partitions, Violations =	8
Routed	21/45 Partitions, Violations =	8
Routed	22/45 Partitions, Violations =	7
Routed	23/45 Partitions, Violations =	6
Routed	24/45 Partitions, Violations =	6
Routed	25/45 Partitions, Violations =	5
Routed	26/45 Partitions, Violations =	3
Routed	27/45 Partitions, Violations =	2
Routed	28/45 Partitions, Violations =	2
Routed	29/45 Partitions, Violations =	2
Routed	30/45 Partitions, Violations =	2
Routed	31/45 Partitions, Violations =	2
Routed	32/45 Partitions, Violations =	0
Routed	33/45 Partitions, Violations =	0
Routed	34/45 Partitions, Violations =	0
Routed	35/45 Partitions, Violations =	1
Routed	36/45 Partitions, Violations =	1
Routed	37/45 Partitions, Violations =	1
Routed	38/45 Partitions, Violations =	1
Routed	39/45 Partitions, Violations =	1
Routed	40/45 Partitions, Violations =	1
Routed	41/45 Partitions, Violations =	1
Routed	42/45 Partitions, Violations =	1
Routed	43/45 Partitions, Violations =	1
Routed	44/45 Partitions, Violations =	1
Routed	45/45 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum area : 1
	Secondary pg pin maximum connections : 1

[Iter 1] Elapsed real time: 0:00:35 
[Iter 1] Elapsed cpu  time: sys=0:00:02 usr=0:04:13 total=0:04:16
[Iter 1] Stage (MB): Used  158  Alloctr  158  Proc  471 
[Iter 1] Total (MB): Used  478  Alloctr  486  Proc 10230 

End DR iteration 1 with 45 parts


Begin revisit internal-only type DRCs ...

Checked	1/1 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used  478  Alloctr  486  Proc 10230 
[DR] Elapsed real time: 0:00:35 
[DR] Elapsed cpu  time: sys=0:00:02 usr=0:04:16 total=0:04:18
[DR] Stage (MB): Used   78  Alloctr   78  Proc  471 
[DR] Total (MB): Used  398  Alloctr  406  Proc 10230 

Nets that have been changed:
Net 1 = clk
Net 2 = cmd[4]
Net 3 = cmd[2]
Net 4 = op1[248]
Net 5 = op1[240]
Net 6 = op1[148]
Net 7 = op1[127]
Net 8 = op1[125]
Net 9 = op1[120]
Net 10 = op1[116]
Net 11 = op1[114]
Net 12 = op1[100]
Net 13 = op1[96]
Net 14 = op1[93]
Net 15 = op1[52]
Net 16 = op1[51]
Net 17 = op1[49]
Net 18 = op1[48]
Net 19 = op1[46]
Net 20 = op1[44]
Net 21 = op1[42]
Net 22 = op1[41]
Net 23 = op1[40]
Net 24 = op1[39]
Net 25 = op1[37]
Net 26 = op1[36]
Net 27 = op1[35]
Net 28 = op1[33]
Net 29 = op1[32]
Net 30 = op1[30]
Net 31 = op1[27]
Net 32 = op1[25]
Net 33 = op1[23]
Net 34 = op1[16]
Net 35 = op1[11]
Net 36 = op1[10]
Net 37 = op1[7]
Net 38 = op1[3]
Net 39 = op1[2]
Net 40 = op1[1]
Net 41 = op1[0]
Net 42 = op2[252]
Net 43 = op2[243]
Net 44 = op2[241]
Net 45 = op2[230]
Net 46 = op2[226]
Net 47 = op2[200]
Net 48 = op2[197]
Net 49 = op2[195]
Net 50 = op2[190]
Net 51 = op2[189]
Net 52 = op2[188]
Net 53 = op2[129]
Net 54 = op2[116]
Net 55 = op2[109]
Net 56 = op2[107]
Net 57 = op2[97]
Net 58 = op2[60]
Net 59 = op2[40]
Net 60 = op2[33]
Net 61 = op2[32]
Net 62 = op2[30]
Net 63 = op2[25]
Net 64 = op2[23]
Net 65 = op2[8]
Net 66 = result[365]
Net 67 = result[342]
Net 68 = result[341]
Net 69 = result[340]
Net 70 = result[339]
Net 71 = result[338]
Net 72 = result[337]
Net 73 = result[336]
Net 74 = result[334]
Net 75 = result[329]
Net 76 = result[327]
Net 77 = result[324]
Net 78 = result[323]
Net 79 = result[322]
Net 80 = result[318]
Net 81 = result[317]
Net 82 = result[304]
Net 83 = result[302]
Net 84 = result[294]
Net 85 = result[267]
Net 86 = result[265]
Net 87 = result[262]
Net 88 = result[259]
Net 89 = result[257]
Net 90 = result[247]
Net 91 = result[242]
Net 92 = result[225]
Net 93 = result[222]
Net 94 = result[212]
Net 95 = result[207]
Net 96 = result[186]
Net 97 = result[185]
Net 98 = result[182]
Net 99 = result[178]
Net 100 = result[177]
.... and 8209 other nets
Total number of changed nets = 8309 (out of 103619)

[DR: Done] Elapsed real time: 0:00:35 
[DR: Done] Elapsed cpu  time: sys=0:00:02 usr=0:04:16 total=0:04:18
[DR: Done] Stage (MB): Used   22  Alloctr   22  Proc  471 
[DR: Done] Total (MB): Used  342  Alloctr  350  Proc 10230 
[ECO: DR] Elapsed real time: 0:00:48 
[ECO: DR] Elapsed cpu  time: sys=0:00:03 usr=0:04:54 total=0:04:57
[ECO: DR] Stage (MB): Used  331  Alloctr  337  Proc  473 
[ECO: DR] Total (MB): Used  342  Alloctr  350  Proc 10230 

ECO Route finished with 1 open nets, of which 0 are frozen

ECO Route finished with 4 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Less than minimum area : 1
	Secondary pg pin maximum connections : 3



Total Wire Length =                    3655512 micron
Total Number of Contacts =             920567
Total Number of Wires =                1005673
Total Number of PtConns =              58226
Total Number of Routed Wires =       1005673
Total Routed Wire Length =           3652548 micron
Total Number of Routed Contacts =       920567
	Layer                 M1 :      84462 micron
	Layer                 M2 :     935646 micron
	Layer                 M3 :    1207592 micron
	Layer                 M4 :     286364 micron
	Layer                 M5 :     674869 micron
	Layer                 M6 :     155072 micron
	Layer                 M7 :     289215 micron
	Layer                 M8 :      22291 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        187
	Via                VIA89 :         41
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1814
	Via           VIA78BAR_C :         12
	Via        VIA78SQ_C_2x1 :         39
	Via            VIA67SQ_C :          1
	Via       VIA67SQ_C(rot) :       8773
	Via            VIA56SQ_C :         51
	Via           VIA56BAR_C :      15643
	Via      VIA56BAR_C(rot) :         79
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via   VIA56SQ_C(rot)_1x2 :          1
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :        106
	Via           VIA45BAR_C :         64
	Via      VIA45BAR_C(rot) :      38239
	Via            VIA45LG_C :        142
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          7
	Via            VIA34SQ_C :        154
	Via           VIA34BAR_C :      73364
	Via      VIA34BAR_C(rot) :        682
	Via            VIA34LG_C :         33
	Via        VIA34SQ_C_2x1 :         11
	Via   VIA34SQ_C(rot)_1x2 :         94
	Via        VIA34SQ_C_1x2 :         38
	Via       VIA23SQ_C(rot) :        940
	Via           VIA23BAR_C :      10940
	Via      VIA23BAR_C(rot) :     387954
	Via       VIA23LG_C(rot) :         19
	Via   VIA23SQ_C(rot)_1x2 :       8150
	Via   VIA23SQ_C(rot)_2x1 :         19
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       2148
	Via       VIA12SQ_C(rot) :        166
	Via           VIA12BAR_C :     348468
	Via      VIA12BAR_C(rot) :      20825
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         23
	Via        VIA12BAR(rot) :         63
	Via        VIA12SQ_C_2x1 :       1086
	Via   VIA12SQ_C(rot)_1x2 :         82
	Via   VIA12SQ_C(rot)_2x1 :          5
	Via        VIA12SQ_C_1x2 :          7
	Via          VIA12SQ_2x1 :          2
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.41% (905974 / 920567 vias)
 
    Layer VIA1       = 99.38% (370562 / 372878  vias)
        Weight 2     = 99.06% (369379  vias)
        Weight 1     =  0.32% (1183    vias)
        Un-optimized =  0.62% (2314    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.76% (407064 / 408023  vias)
        Weight 2     = 97.76% (398894  vias)
        Weight 1     =  2.00% (8170    vias)
        Un-optimized =  0.23% (940     vias)
        Un-mapped    =  0.00% (19      vias)
    Layer VIA3       = 99.75% (74189  / 74376   vias)
        Weight 2     = 99.56% (74046   vias)
        Weight 1     =  0.19% (143     vias)
        Un-optimized =  0.21% (154     vias)
        Un-mapped    =  0.04% (33      vias)
    Layer VIA4       = 99.35% (38310  / 38560   vias)
        Weight 2     = 99.33% (38303   vias)
        Weight 1     =  0.02% (7       vias)
        Un-optimized =  0.27% (106     vias)
        Un-mapped    =  0.37% (144     vias)
    Layer VIA5       = 99.68% (15810  / 15861   vias)
        Weight 2     = 99.32% (15753   vias)
        Weight 1     =  0.36% (57      vias)
        Un-optimized =  0.32% (51      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8774    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8774    vias)
    Layer VIA7       =  2.09% (39     / 1865    vias)
        Weight 1     =  2.09% (39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.91% (1826    vias)
    Layer VIA8       =  0.00% (0      / 230     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (230     vias)
 
  Total double via conversion rate    =  1.04% (9599 / 920567 vias)
 
    Layer VIA1       =  0.32% (1183   / 372878  vias)
    Layer VIA2       =  2.00% (8170   / 408023  vias)
    Layer VIA3       =  0.19% (143    / 74376   vias)
    Layer VIA4       =  0.02% (7      / 38560   vias)
    Layer VIA5       =  0.36% (57     / 15861   vias)
    Layer VIA6       =  0.00% (0      / 8774    vias)
    Layer VIA7       =  2.09% (39     / 1865    vias)
    Layer VIA8       =  0.00% (0      / 230     vias)
 
  The optimized via conversion rate based on total routed via count = 98.41% (905974 / 920567 vias)
 
    Layer VIA1       = 99.38% (370562 / 372878  vias)
        Weight 2     = 99.06% (369379  vias)
        Weight 1     =  0.32% (1183    vias)
        Un-optimized =  0.62% (2314    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.76% (407064 / 408023  vias)
        Weight 2     = 97.76% (398894  vias)
        Weight 1     =  2.00% (8170    vias)
        Un-optimized =  0.23% (940     vias)
        Un-mapped    =  0.00% (19      vias)
    Layer VIA3       = 99.75% (74189  / 74376   vias)
        Weight 2     = 99.56% (74046   vias)
        Weight 1     =  0.19% (143     vias)
        Un-optimized =  0.21% (154     vias)
        Un-mapped    =  0.04% (33      vias)
    Layer VIA4       = 99.35% (38310  / 38560   vias)
        Weight 2     = 99.33% (38303   vias)
        Weight 1     =  0.02% (7       vias)
        Un-optimized =  0.27% (106     vias)
        Un-mapped    =  0.37% (144     vias)
    Layer VIA5       = 99.68% (15810  / 15861   vias)
        Weight 2     = 99.32% (15753   vias)
        Weight 1     =  0.36% (57      vias)
        Un-optimized =  0.32% (51      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8774    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8774    vias)
    Layer VIA7       =  2.09% (39     / 1865    vias)
        Weight 1     =  2.09% (39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.91% (1826    vias)
    Layer VIA8       =  0.00% (0      / 230     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (230     vias)
 

Total number of nets = 103619
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 4
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    3655512 micron
Total Number of Contacts =             920567
Total Number of Wires =                1005673
Total Number of PtConns =              58226
Total Number of Routed Wires =       1005673
Total Routed Wire Length =           3652548 micron
Total Number of Routed Contacts =       920567
	Layer                 M1 :      84462 micron
	Layer                 M2 :     935646 micron
	Layer                 M3 :    1207592 micron
	Layer                 M4 :     286364 micron
	Layer                 M5 :     674869 micron
	Layer                 M6 :     155072 micron
	Layer                 M7 :     289215 micron
	Layer                 M8 :      22291 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        187
	Via                VIA89 :         41
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1814
	Via           VIA78BAR_C :         12
	Via        VIA78SQ_C_2x1 :         39
	Via            VIA67SQ_C :          1
	Via       VIA67SQ_C(rot) :       8773
	Via            VIA56SQ_C :         51
	Via           VIA56BAR_C :      15643
	Via      VIA56BAR_C(rot) :         79
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via   VIA56SQ_C(rot)_1x2 :          1
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :        106
	Via           VIA45BAR_C :         64
	Via      VIA45BAR_C(rot) :      38239
	Via            VIA45LG_C :        142
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          7
	Via            VIA34SQ_C :        154
	Via           VIA34BAR_C :      73364
	Via      VIA34BAR_C(rot) :        682
	Via            VIA34LG_C :         33
	Via        VIA34SQ_C_2x1 :         11
	Via   VIA34SQ_C(rot)_1x2 :         94
	Via        VIA34SQ_C_1x2 :         38
	Via       VIA23SQ_C(rot) :        940
	Via           VIA23BAR_C :      10940
	Via      VIA23BAR_C(rot) :     387954
	Via       VIA23LG_C(rot) :         19
	Via   VIA23SQ_C(rot)_1x2 :       8150
	Via   VIA23SQ_C(rot)_2x1 :         19
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       2148
	Via       VIA12SQ_C(rot) :        166
	Via           VIA12BAR_C :     348468
	Via      VIA12BAR_C(rot) :      20825
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         23
	Via        VIA12BAR(rot) :         63
	Via        VIA12SQ_C_2x1 :       1086
	Via   VIA12SQ_C(rot)_1x2 :         82
	Via   VIA12SQ_C(rot)_2x1 :          5
	Via        VIA12SQ_C_1x2 :          7
	Via          VIA12SQ_2x1 :          2
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.41% (905974 / 920567 vias)
 
    Layer VIA1       = 99.38% (370562 / 372878  vias)
        Weight 2     = 99.06% (369379  vias)
        Weight 1     =  0.32% (1183    vias)
        Un-optimized =  0.62% (2314    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.76% (407064 / 408023  vias)
        Weight 2     = 97.76% (398894  vias)
        Weight 1     =  2.00% (8170    vias)
        Un-optimized =  0.23% (940     vias)
        Un-mapped    =  0.00% (19      vias)
    Layer VIA3       = 99.75% (74189  / 74376   vias)
        Weight 2     = 99.56% (74046   vias)
        Weight 1     =  0.19% (143     vias)
        Un-optimized =  0.21% (154     vias)
        Un-mapped    =  0.04% (33      vias)
    Layer VIA4       = 99.35% (38310  / 38560   vias)
        Weight 2     = 99.33% (38303   vias)
        Weight 1     =  0.02% (7       vias)
        Un-optimized =  0.27% (106     vias)
        Un-mapped    =  0.37% (144     vias)
    Layer VIA5       = 99.68% (15810  / 15861   vias)
        Weight 2     = 99.32% (15753   vias)
        Weight 1     =  0.36% (57      vias)
        Un-optimized =  0.32% (51      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8774    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8774    vias)
    Layer VIA7       =  2.09% (39     / 1865    vias)
        Weight 1     =  2.09% (39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.91% (1826    vias)
    Layer VIA8       =  0.00% (0      / 230     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (230     vias)
 
  Total double via conversion rate    =  1.04% (9599 / 920567 vias)
 
    Layer VIA1       =  0.32% (1183   / 372878  vias)
    Layer VIA2       =  2.00% (8170   / 408023  vias)
    Layer VIA3       =  0.19% (143    / 74376   vias)
    Layer VIA4       =  0.02% (7      / 38560   vias)
    Layer VIA5       =  0.36% (57     / 15861   vias)
    Layer VIA6       =  0.00% (0      / 8774    vias)
    Layer VIA7       =  2.09% (39     / 1865    vias)
    Layer VIA8       =  0.00% (0      / 230     vias)
 
  The optimized via conversion rate based on total routed via count = 98.41% (905974 / 920567 vias)
 
    Layer VIA1       = 99.38% (370562 / 372878  vias)
        Weight 2     = 99.06% (369379  vias)
        Weight 1     =  0.32% (1183    vias)
        Un-optimized =  0.62% (2314    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.76% (407064 / 408023  vias)
        Weight 2     = 97.76% (398894  vias)
        Weight 1     =  2.00% (8170    vias)
        Un-optimized =  0.23% (940     vias)
        Un-mapped    =  0.00% (19      vias)
    Layer VIA3       = 99.75% (74189  / 74376   vias)
        Weight 2     = 99.56% (74046   vias)
        Weight 1     =  0.19% (143     vias)
        Un-optimized =  0.21% (154     vias)
        Un-mapped    =  0.04% (33      vias)
    Layer VIA4       = 99.35% (38310  / 38560   vias)
        Weight 2     = 99.33% (38303   vias)
        Weight 1     =  0.02% (7       vias)
        Un-optimized =  0.27% (106     vias)
        Un-mapped    =  0.37% (144     vias)
    Layer VIA5       = 99.68% (15810  / 15861   vias)
        Weight 2     = 99.32% (15753   vias)
        Weight 1     =  0.36% (57      vias)
        Un-optimized =  0.32% (51      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8774    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8774    vias)
    Layer VIA7       =  2.09% (39     / 1865    vias)
        Weight 1     =  2.09% (39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.91% (1826    vias)
    Layer VIA8       =  0.00% (0      / 230     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (230     vias)
 
PG/CLK Topology ECO: Found 3 DRCs across 1 nets that will be rerouted.
Total number of nets = 103619, of which 0 are not extracted
Total number of open nets = 2, of which 0 are frozen
[PGCLK TPLG ECO: Init] Elapsed real time: 0:00:00 
[PGCLK TPLG ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[PGCLK TPLG ECO: Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[PGCLK TPLG ECO: Init] Total (MB): Used  342  Alloctr  350  Proc 10230 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  347  Alloctr  355  Proc 10230 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.global.*'
global.coarse_grid_refinement                           :	 true                
global.connect_pins_outside_routing_corridor            :	 true                
global.crosstalk_driven                                 :	 false               
global.custom_track_modeling_enhancement                :	 false               
global.deterministic                                    :	 on                  
global.double_pattern_utilization_by_layer_name         :	                     
global.eco_honor_target_dly                             :	 false               
global.effort_level                                     :	 medium              
global.enable_gr_graph_lock                             :	 false               
global.enforce_macro_track_utilization                  :	 false               
global.exclude_blocked_gcells_from_congestion_report    :	 false               
global.export_soft_congestion_maps                      :	 false               
global.extra_blocked_layer_utilization_reduction        :	 0                   
global.force_full_effort                                :	 false               
global.force_rerun_after_global_route_opt               :	 false               
global.insert_gr_via_ladders                            :	 false               
global.interactive_multithread_mode                     :	 true                
global.macro_area_iterations                            :	 0                   
global.macro_boundary_track_utilization                 :	 100                 
global.macro_boundary_width                             :	 5                   
global.macro_corner_track_utilization                   :	 100                 
global.report_congestion_enable_cell_snapping           :	 false               
global.span_pg_blk_nbr                                  :	 true                
global.timing_driven                                    :	 false               
global.timing_driven_effort_level                       :	 high                
global.via_cut_modeling                                 :	 false               
global.voltage_area_corner_track_utilization            :	 100                 

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1744.29,628.76)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build Tech Data] Total (MB): Used  361  Alloctr  368  Proc 10230 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 103619
Number of nets to route  = 1
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 947
Number of nets with min-layer-mode soft-cost-low = 863
Number of nets with min-layer-mode soft-cost-medium = 84
Number of nets with max-layer-mode hard = 84
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
103616 nets are fully connected,
 of which 103616 are detail routed and 0 are global routed.
59 nets have non-default rule cts_w1_s2
	 59 non-user-specified nets, 59 non-user-specified clock nets, 0 user-specified nets
25 nets have non-default rule cts_w2_s2_vlg
	 25 non-user-specified nets, 25 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   47  Alloctr   47  Proc    0 
[End of Build All Nets] Total (MB): Used  409  Alloctr  416  Proc 10230 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Average gCell capacity  4.83	 on layer (1)	 M1
Average gCell capacity  8.57	 on layer (2)	 M2
Average gCell capacity  4.24	 on layer (3)	 M3
Average gCell capacity  4.33	 on layer (4)	 M4
Average gCell capacity  2.12	 on layer (5)	 M5
Average gCell capacity  2.56	 on layer (6)	 M6
Average gCell capacity  1.21	 on layer (7)	 M7
Average gCell capacity  1.24	 on layer (8)	 M8
Average gCell capacity  0.57	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.00	 on layer (2)	 M2
Average number of tracks per gCell 5.51	 on layer (3)	 M3
Average number of tracks per gCell 5.50	 on layer (4)	 M4
Average number of tracks per gCell 2.76	 on layer (5)	 M5
Average number of tracks per gCell 2.75	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 3921680
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used   62  Alloctr   62  Proc    0 
[End of Build Congestion map] Total (MB): Used  471  Alloctr  479  Proc 10230 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Net Count 1, Total HPWL 2373 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        1	Total HPWL         2373 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used  124  Alloctr  126  Proc    0 
[End of Build Data] Total (MB): Used  475  Alloctr  484  Proc 10230 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  179  Alloctr  181  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  651  Alloctr  660  Proc 10230 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Initial Routing] Total (MB): Used  657  Alloctr  667  Proc 10230 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  = 22006 Max = 22 GRCs = 20328 (2.59%)
Initial. H routing: Dmd-Cap  = 20428 Max =  5 (GRCs =  1) GRCs = 19984 (5.10%)
Initial. V routing: Dmd-Cap  =  1578 Max = 22 (GRCs =  1) GRCs =   344 (0.09%)
Initial. Both Dirs: Overflow = 24450 Max = 15 GRCs = 37769 (4.82%)
Initial. H routing: Overflow = 18067 Max =  4 (GRCs =  1) GRCs = 35734 (9.11%)
Initial. V routing: Overflow =  6383 Max = 15 (GRCs =  3) GRCs =  2035 (0.52%)
Initial. M1         Overflow =     5 Max =  1 (GRCs =  8) GRCs =     8 (0.00%)
Initial. M2         Overflow =  4182 Max = 15 (GRCs =  3) GRCs =   966 (0.25%)
Initial. M3         Overflow = 13711 Max =  4 (GRCs =  1) GRCs = 14582 (3.72%)
Initial. M4         Overflow =  2079 Max =  9 (GRCs =  4) GRCs =   908 (0.23%)
Initial. M5         Overflow =  2062 Max =  3 (GRCs =  1) GRCs =  2259 (0.58%)
Initial. M6         Overflow =   119 Max =  4 (GRCs =  2) GRCs =   143 (0.04%)
Initial. M7         Overflow =  2287 Max =  2 (GRCs = 17) GRCs = 18885 (4.82%)
Initial. M8         Overflow =     2 Max =  1 (GRCs = 18) GRCs =    18 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =  2217 Max =  2 GRCs = 18982 (16.87%)
Initial. H routing: Overflow =  2182 Max =  2 (GRCs = 31) GRCs = 18860 (33.53%)
Initial. V routing: Overflow =    34 Max =  2 (GRCs = 10) GRCs =   122 (0.22%)
Initial. M1         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M2         Overflow =     4 Max =  2 (GRCs =  2) GRCs =     9 (0.02%)
Initial. M3         Overflow =    26 Max =  2 (GRCs = 15) GRCs =   107 (0.19%)
Initial. M4         Overflow =    11 Max =  2 (GRCs =  5) GRCs =    32 (0.06%)
Initial. M5         Overflow =     2 Max =  2 (GRCs =  1) GRCs =    14 (0.02%)
Initial. M6         Overflow =    17 Max =  2 (GRCs =  3) GRCs =    64 (0.11%)
Initial. M7         Overflow =  2154 Max =  2 (GRCs = 15) GRCs = 18737 (33.31%)
Initial. M8         Overflow =     1 Max =  1 (GRCs = 17) GRCs =    17 (0.03%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 16.54
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 11.37
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 4.03
Initial. Layer M8 wire length = 1.14
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4
Initial. Via VIA12SQ_C count = 2
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 1
Initial. Via VIA89_C count = 1
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Jan  5 14:10:21 2024
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  657  Alloctr  667  Proc 10230 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  = 22006 Max = 22 GRCs = 20328 (2.59%)
phase1. H routing: Dmd-Cap  = 20428 Max =  5 (GRCs =  1) GRCs = 19984 (5.10%)
phase1. V routing: Dmd-Cap  =  1578 Max = 22 (GRCs =  1) GRCs =   344 (0.09%)
phase1. Both Dirs: Overflow = 24450 Max = 15 GRCs = 37769 (4.82%)
phase1. H routing: Overflow = 18067 Max =  4 (GRCs =  1) GRCs = 35734 (9.11%)
phase1. V routing: Overflow =  6383 Max = 15 (GRCs =  3) GRCs =  2035 (0.52%)
phase1. M1         Overflow =     5 Max =  1 (GRCs =  8) GRCs =     8 (0.00%)
phase1. M2         Overflow =  4182 Max = 15 (GRCs =  3) GRCs =   966 (0.25%)
phase1. M3         Overflow = 13711 Max =  4 (GRCs =  1) GRCs = 14582 (3.72%)
phase1. M4         Overflow =  2079 Max =  9 (GRCs =  4) GRCs =   908 (0.23%)
phase1. M5         Overflow =  2062 Max =  3 (GRCs =  1) GRCs =  2259 (0.58%)
phase1. M6         Overflow =   119 Max =  4 (GRCs =  2) GRCs =   143 (0.04%)
phase1. M7         Overflow =  2287 Max =  2 (GRCs = 17) GRCs = 18885 (4.82%)
phase1. M8         Overflow =     2 Max =  1 (GRCs = 18) GRCs =    18 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =  2217 Max =  2 GRCs = 18982 (16.87%)
phase1. H routing: Overflow =  2182 Max =  2 (GRCs = 31) GRCs = 18860 (33.53%)
phase1. V routing: Overflow =    34 Max =  2 (GRCs = 10) GRCs =   122 (0.22%)
phase1. M1         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M2         Overflow =     4 Max =  2 (GRCs =  2) GRCs =     9 (0.02%)
phase1. M3         Overflow =    26 Max =  2 (GRCs = 15) GRCs =   107 (0.19%)
phase1. M4         Overflow =    11 Max =  2 (GRCs =  5) GRCs =    32 (0.06%)
phase1. M5         Overflow =     2 Max =  2 (GRCs =  1) GRCs =    14 (0.02%)
phase1. M6         Overflow =    17 Max =  2 (GRCs =  3) GRCs =    64 (0.11%)
phase1. M7         Overflow =  2154 Max =  2 (GRCs = 15) GRCs = 18737 (33.31%)
phase1. M8         Overflow =     1 Max =  1 (GRCs = 17) GRCs =    17 (0.03%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 16.54
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 11.37
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 4.03
phase1. Layer M8 wire length = 1.14
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4
phase1. Via VIA12SQ_C count = 2
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 1
phase1. Via VIA89_C count = 1
phase1. Via VIA9RDL count = 0
phase1. completed.
Number of multi gcell level routed nets = 0
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used  307  Alloctr  308  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  657  Alloctr  667  Proc 10230 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[GR: Done] Stage (MB): Used  231  Alloctr  232  Proc    0 
[GR: Done] Total (MB): Used  578  Alloctr  587  Proc 10230 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  379  Alloctr  387  Proc 10230 
[PGCLK TPLG SPCL ECO: GR] Elapsed real time: 0:00:02 
[PGCLK TPLG SPCL ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[PGCLK TPLG SPCL ECO: GR] Stage (MB): Used   36  Alloctr   36  Proc    0 
[PGCLK TPLG SPCL ECO: GR] Total (MB): Used  379  Alloctr  387  Proc 10230 

Start track assignment

Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.track.*'
track.allow_wire_outside_gcell                          :	 false               
track.crosstalk_driven                                  :	 false               
track.timing_driven                                     :	 false               

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Track Assign: Read routes] Total (MB): Used  354  Alloctr  362  Proc 10230 

Start initial assignment
Routed partition 1/1        

Number of wires with overlap after iteration 0 = 5 of 6


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  354  Alloctr  362  Proc 10230 

Reroute to fix overlaps (iter = 1)
Routed partition 1/1        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  354  Alloctr  362  Proc 10230 

Number of wires with overlap after iteration 1 = 7 of 10


Wire length and via report:
---------------------------
Number of M1 wires: 3 		  : 0
Number of M2 wires: 3 		 VIA12SQ_C: 4
Number of M3 wires: 2 		 VIA23SQ_C: 2
Number of M4 wires: 1 		 VIA34SQ_C: 2
Number of M5 wires: 0 		 VIA45SQ_C: 0
Number of M6 wires: 0 		 VIA56SQ_C: 0
Number of M7 wires: 0 		 VIA67SQ_C: 0
Number of M8 wires: 1 		 VIA78SQ_C: 1
Number of M9 wires: 0 		 VIA89_C: 1
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 10 		 vias: 10

Total M1 wire length: 2.1
Total M2 wire length: 4.9
Total M3 wire length: 1.2
Total M4 wire length: 6.7
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 15.0

Longest M1 wire length: 1.1
Longest M2 wire length: 2.6
Longest M3 wire length: 0.6
Longest M4 wire length: 6.7
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 1 
net(clk) has floating ports (dbId = 1 idx_ = 1 numNodes = 2 numEdges = 0 numCmps = 2)
Total number of nets = 103619, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  342  Alloctr  351  Proc 10230 
[PGCLK TPLG ECO: CDR] Elapsed real time: 0:00:02 
[PGCLK TPLG ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[PGCLK TPLG ECO: CDR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[PGCLK TPLG ECO: CDR] Total (MB): Used  342  Alloctr  351  Proc 10230 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.detail.*'
detail.allow_default_rule_nets_via_ladder_lower_layer_connection:	 false               
detail.allow_ndr_nets_via_ladder_lower_layer_connection :	 false               
detail.antenna                                          :	 true                
detail.antenna_fixing_preference                        :	 hop_layers          
detail.antenna_on_iteration                             :	 1                   
detail.antenna_verbose_level                            :	 1                   
detail.check_antenna_for_open_nets                      :	 false               
detail.check_antenna_on_diode_pins                      :	 false               
detail.check_antenna_on_pg                              :	 false               
detail.check_patchable_drc_from_fixed_shapes            :	 false               
detail.check_pin_min_area_min_length                    :	 true                
detail.check_port_min_area_min_length                   :	 true                
detail.continue_after_large_design_rule_value_error     :	 false               
detail.debug_check_cellmap_query_for_diodes             :	 false               
detail.debug_determinism_level                          :	 0                   
detail.default_diode_protection                         :	 0                   
detail.default_gate_size                                :	 -1                  
detail.default_nwell_size                               :	 -1                  
detail.default_port_external_antenna_area               :	 0                   
detail.default_port_external_gate_size                  :	 -1                  
detail.default_port_external_nwell_size                 :	 -1                  
detail.delete_redundant_diodes_during_routing           :	 false               
detail.detail_route_special_design_rule_fixing_stage    :	 late_routing        
detail.diagonal_min_width                               :	 true                
detail.diode_insertion_mode                             :	 new_and_spare       
detail.diode_libcell_names                              :	                     
detail.diode_preference                                 :	 none                
detail.drc_convergence_effort_level                     :	 medium              
detail.eco_max_number_of_iterations                     :	 -1                  
detail.eco_route_special_design_rule_fixing_stage       :	 late_routing        
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.elapsed_time_limit                               :	 -1                  
detail.enable_fixing_selective_design_rule_violations_on_fixed_shapes:	 false               
detail.enable_ndr_tapering_on_voltage_rule              :	 true                
detail.enable_separate_pgate_ngate_antenna_ratio_check  :	 false               
detail.force_max_number_iterations                      :	 false               
detail.generate_extra_off_grid_pin_tracks               :	 false               
detail.generate_off_grid_feed_through_tracks            :	 low                 
detail.group_route_special_design_rule_fixing_stage     :	 late_routing        
detail.hop_layers_to_fix_antenna                        :	 true                
detail.ignore_drc                                       :	 {same_net_metal_space false} {same_net_enclosed_cut_space false} {all_same_net_drc_for_frozen_net false}
detail.incremental_detail_route_special_design_rule_fixing_stage:	 late_routing        
detail.insert_diodes_during_routing                     :	 false               
detail.insert_redundant_vias_layer_order_low_to_high    :	 false               
detail.macro_pin_antenna_mode                           :	 normal              
detail.max_antenna_pin_count                            :	 -1                  
detail.merge_gates_for_antenna                          :	 true                
detail.ndr_layer_based_taper_distance_threshold         :	 -1                  
detail.optimize_partition_size_for_drc                  :	 false               
detail.optimize_tie_off_effort_level                    :	 low                 
detail.optimize_wire_via_effort_level                   :	 low                 
detail.pin_taper_mode                                   :	 default_width       
detail.port_antenna_mode                                :	 float               
detail.post_process_special_design_rule_fixing_stage    :	 late_routing        
detail.repair_shorts_over_macros_effort_level           :	 off                 
detail.repair_shorts_over_macros_verbose                :	 false               
detail.report_antenna_for_must_join_port_root           :	 false               
detail.report_ignore_drc                                :	                     
detail.reuse_filler_locations_for_diodes                :	 true                
detail.save_after_iterations                            :	                     
detail.save_cell_prefix                                 :	 DR                  
detail.shift_diode_locations_for_port_protection        :	 false               
detail.skip_antenna_analysis_for_nets                   :	                     
detail.skip_antenna_fixing_for_nets                     :	                     
detail.timing_driven                                    :	 false               
detail.top_layer_antenna_fix_threshold                  :	 -1                  
detail.topology_eco_effort_level                        :	 medium              
detail.use_default_width_for_min_area_min_len_stub      :	 false               
detail.use_lower_hierarchy_for_port_diodes              :	 false               
detail.use_wide_wire_effort_level                       :	 off                 
detail.use_wide_wire_to_input_pin                       :	 false               
detail.use_wide_wire_to_macro_pin                       :	 false               
detail.use_wide_wire_to_output_pin                      :	 false               
detail.use_wide_wire_to_pad_pin                         :	 same_as_macro_pin   
detail.use_wide_wire_to_port                            :	 same_as_macro_pin   
detail.user_defined_partition                           :	                     
detail.var_spacing_to_same_net                          :	 false               
detail.via_ladder_upper_layer_via_connection_mode       :	 above               

Printing options for 'route.auto_via_ladder.*'
auto_via_ladder.allow_drcs                              :	 false               
auto_via_ladder.allow_patching                          :	 false               
auto_via_ladder.allow_samenet_intersection              :	 false               
auto_via_ladder.allow_via_array_as_single_cut           :	 false               
auto_via_ladder.apply_app_options_to_insert_via_ladders_command:	 false               
auto_via_ladder.auto_stagger                            :	 false               
auto_via_ladder.auto_stagger_for_em_via_ladder_max_number_stagger_tracks_per_level:	 15                  
auto_via_ladder.auto_stagger_max_number_stagger_tracks_per_level:	 9                   
auto_via_ladder.bias_top_layer_to_samenet_connection    :	 false               
auto_via_ladder.check_drcs_on_existing_via_ladders      :	 false               
auto_via_ladder.clean                                   :	 false               
auto_via_ladder.connect_within_metal                    :	 false               
auto_via_ladder.connect_within_metal_for_em_via_ladder  :	 same_as_global      
auto_via_ladder.connect_within_metal_for_via_ladder     :	 same_as_global      
auto_via_ladder.connect_within_pin_mode                 :	 {all off} {via_ladder off} {pattern_must_join off}
auto_via_ladder.default_width_ndr_promotable_on_nonreserved_tracks:	 true                
auto_via_ladder.enable_em_to_performance_via_ladder_update:	 false               
auto_via_ladder.generate_center_track_on_off_grid_pattern_must_join_pin_shapes:	 false               
auto_via_ladder.generate_track_width_by_layer_name      :	                     
auto_via_ladder.ignore_min_max_layer_constraints        :	 false               
auto_via_ladder.ignore_rippable_shapes                  :	 false               
auto_via_ladder.ignore_routing_shape_drcs               :	 false               
auto_via_ladder.ndr_mode                                :	 full                
auto_via_ladder.ndr_on_top_layer_only                   :	 false               
auto_via_ladder.pattern_must_join_max_number_stagger_tracks:	                     
auto_via_ladder.pattern_must_join_over_pin_layer        :	 1                   
auto_via_ladder.pin_access_aware                        :	 true                
auto_via_ladder.relax_line_end_via_enclosure_rule       :	 false               
auto_via_ladder.relax_pin_layer_metal_spacing_rules     :	 false               
auto_via_ladder.remove_routing_shapes_below_net_via_ladder_top_layer:	 false               
auto_via_ladder.report_all_via_ladders                  :	 true                
auto_via_ladder.shift_vias_on_transition_layers         :	 false               
auto_via_ladder.strictly_honor_cut_table                :	 false               
auto_via_ladder.top_layer_to_samenet_min_nonzero_distance:	 0                   
auto_via_ladder.update_during_route                     :	 false               
auto_via_ladder.update_on_route_group_nets_only         :	 false               
auto_via_ladder.update_pattern_must_join_during_route   :	 true                
auto_via_ladder.user_debug                              :	 false               
auto_via_ladder.verbose                                 :	 false               

Information: RC layer preference is turned on for this design. (ZRT-613)
Total number of nets = 103619, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net reset. The pin reset on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[2]. The pin pwr_ctrl[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[1]. The pin pwr_ctrl[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[0]. The pin pwr_ctrl[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net shutdown. The pin shutdown on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net isolate. The pin isolate on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[7]. The pin cmd[7] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[6]. The pin cmd[6] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[5]. The pin cmd[5] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[4]. The pin cmd[4] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[3]. The pin cmd[3] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[2]. The pin cmd[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[1]. The pin cmd[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[0]. The pin cmd[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[255]. The pin op1[255] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[254]. The pin op1[254] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[253]. The pin op1[253] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[252]. The pin op1[252] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[251]. The pin op1[251] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[250]. The pin op1[250] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[249]. The pin op1[249] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[248]. The pin op1[248] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[247]. The pin op1[247] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[246]. The pin op1[246] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[245]. The pin op1[245] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[244]. The pin op1[244] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[243]. The pin op1[243] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[242]. The pin op1[242] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[241]. The pin op1[241] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[240]. The pin op1[240] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[239]. The pin op1[239] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[238]. The pin op1[238] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[237]. The pin op1[237] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[236]. The pin op1[236] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[235]. The pin op1[235] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[234]. The pin op1[234] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[233]. The pin op1[233] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[232]. The pin op1[232] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[231]. The pin op1[231] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[230]. The pin op1[230] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[229]. The pin op1[229] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[228]. The pin op1[228] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[227]. The pin op1[227] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[226]. The pin op1[226] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[225]. The pin op1[225] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[224]. The pin op1[224] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[223]. The pin op1[223] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[222]. The pin op1[222] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[221]. The pin op1[221] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[220]. The pin op1[220] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[219]. The pin op1[219] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[218]. The pin op1[218] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[217]. The pin op1[217] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[216]. The pin op1[216] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[215]. The pin op1[215] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[214]. The pin op1[214] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[213]. The pin op1[213] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[212]. The pin op1[212] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[211]. The pin op1[211] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[210]. The pin op1[210] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[209]. The pin op1[209] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[208]. The pin op1[208] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[207]. The pin op1[207] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[206]. The pin op1[206] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[205]. The pin op1[205] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[204]. The pin op1[204] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[203]. The pin op1[203] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[202]. The pin op1[202] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[201]. The pin op1[201] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[200]. The pin op1[200] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[199]. The pin op1[199] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[198]. The pin op1[198] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[197]. The pin op1[197] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[196]. The pin op1[196] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[195]. The pin op1[195] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[194]. The pin op1[194] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[193]. The pin op1[193] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[192]. The pin op1[192] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[191]. The pin op1[191] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[190]. The pin op1[190] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[189]. The pin op1[189] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[188]. The pin op1[188] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[187]. The pin op1[187] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[186]. The pin op1[186] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[185]. The pin op1[185] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[184]. The pin op1[184] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[183]. The pin op1[183] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[182]. The pin op1[182] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[181]. The pin op1[181] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[180]. The pin op1[180] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[179]. The pin op1[179] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[178]. The pin op1[178] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[177]. The pin op1[177] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[176]. The pin op1[176] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[175]. The pin op1[175] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[174]. The pin op1[174] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[173]. The pin op1[173] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[172]. The pin op1[172] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[171]. The pin op1[171] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[170]. The pin op1[170] on cell bslice does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 1078 nets as they don't have enough gate area info.
Start DR iteration 0: uniform partition
Routed	198/3990 Partitions, Violations =	4
Routed	199/3990 Partitions, Violations =	4
Routed	200/3990 Partitions, Violations =	4
Routed	202/3990 Partitions, Violations =	4
Routed	202/3990 Partitions, Violations =	4
Routed	203/3990 Partitions, Violations =	4
Routed	204/3990 Partitions, Violations =	4
Routed	205/3990 Partitions, Violations =	4
Routed	206/3990 Partitions, Violations =	4
Routed	207/3990 Partitions, Violations =	4
Routed	208/3990 Partitions, Violations =	4
Routed	209/3990 Partitions, Violations =	4
Routed	228/3990 Partitions, Violations =	4
Routed	247/3990 Partitions, Violations =	4
Routed	266/3990 Partitions, Violations =	4
Routed	285/3990 Partitions, Violations =	4
Routed	304/3990 Partitions, Violations =	4
Routed	323/3990 Partitions, Violations =	4
Routed	342/3990 Partitions, Violations =	4
Routed	361/3990 Partitions, Violations =	4
Routed	380/3990 Partitions, Violations =	4
Routed	399/3990 Partitions, Violations =	4
Routed	418/3990 Partitions, Violations =	4
Routed	437/3990 Partitions, Violations =	4
Routed	456/3990 Partitions, Violations =	4
Routed	475/3990 Partitions, Violations =	4
Routed	494/3990 Partitions, Violations =	4
Routed	513/3990 Partitions, Violations =	4
Routed	532/3990 Partitions, Violations =	4
Routed	551/3990 Partitions, Violations =	4
Routed	570/3990 Partitions, Violations =	4
Routed	589/3990 Partitions, Violations =	4
Routed	608/3990 Partitions, Violations =	4
Routed	627/3990 Partitions, Violations =	4
Routed	646/3990 Partitions, Violations =	4
Routed	665/3990 Partitions, Violations =	4
Routed	684/3990 Partitions, Violations =	4
Routed	703/3990 Partitions, Violations =	4
Routed	722/3990 Partitions, Violations =	4
Routed	741/3990 Partitions, Violations =	4
Routed	760/3990 Partitions, Violations =	4
Routed	779/3990 Partitions, Violations =	4
Routed	798/3990 Partitions, Violations =	4
Routed	817/3990 Partitions, Violations =	4
Routed	836/3990 Partitions, Violations =	4
Routed	855/3990 Partitions, Violations =	4
Routed	874/3990 Partitions, Violations =	4
Routed	893/3990 Partitions, Violations =	4
Routed	912/3990 Partitions, Violations =	4
Routed	931/3990 Partitions, Violations =	4
Routed	950/3990 Partitions, Violations =	4
Routed	969/3990 Partitions, Violations =	4
Routed	988/3990 Partitions, Violations =	4
Routed	1007/3990 Partitions, Violations =	4
Routed	1026/3990 Partitions, Violations =	4
Routed	1045/3990 Partitions, Violations =	4
Routed	1064/3990 Partitions, Violations =	4
Routed	1083/3990 Partitions, Violations =	4
Routed	1102/3990 Partitions, Violations =	4
Routed	1121/3990 Partitions, Violations =	4
Routed	1140/3990 Partitions, Violations =	4
Routed	1159/3990 Partitions, Violations =	4
Routed	1178/3990 Partitions, Violations =	4
Routed	1197/3990 Partitions, Violations =	4
Routed	1216/3990 Partitions, Violations =	4
Routed	1235/3990 Partitions, Violations =	4
Routed	1254/3990 Partitions, Violations =	4
Routed	1273/3990 Partitions, Violations =	4
Routed	1292/3990 Partitions, Violations =	4
Routed	1311/3990 Partitions, Violations =	4
Routed	1330/3990 Partitions, Violations =	4
Routed	1349/3990 Partitions, Violations =	4
Routed	1368/3990 Partitions, Violations =	4
Routed	1387/3990 Partitions, Violations =	4
Routed	1406/3990 Partitions, Violations =	4
Routed	1425/3990 Partitions, Violations =	4
Routed	1444/3990 Partitions, Violations =	4
Routed	1463/3990 Partitions, Violations =	4
Routed	1482/3990 Partitions, Violations =	4
Routed	1501/3990 Partitions, Violations =	4
Routed	1520/3990 Partitions, Violations =	4
Routed	1539/3990 Partitions, Violations =	4
Routed	1558/3990 Partitions, Violations =	4
Routed	1577/3990 Partitions, Violations =	4
Routed	1596/3990 Partitions, Violations =	4
Routed	1615/3990 Partitions, Violations =	4
Routed	1634/3990 Partitions, Violations =	4
Routed	1653/3990 Partitions, Violations =	4
Routed	1672/3990 Partitions, Violations =	4
Routed	1691/3990 Partitions, Violations =	4
Routed	1710/3990 Partitions, Violations =	4
Routed	1729/3990 Partitions, Violations =	4
Routed	1748/3990 Partitions, Violations =	4
Routed	1767/3990 Partitions, Violations =	4
Routed	1786/3990 Partitions, Violations =	4
Routed	1805/3990 Partitions, Violations =	4
Routed	1824/3990 Partitions, Violations =	4
Routed	1843/3990 Partitions, Violations =	4
Routed	1862/3990 Partitions, Violations =	4
Routed	1881/3990 Partitions, Violations =	4
Routed	1900/3990 Partitions, Violations =	4
Routed	1919/3990 Partitions, Violations =	4
Routed	1938/3990 Partitions, Violations =	4
Routed	1957/3990 Partitions, Violations =	4
Routed	1976/3990 Partitions, Violations =	4
Routed	1995/3990 Partitions, Violations =	4
Routed	2014/3990 Partitions, Violations =	4
Routed	2033/3990 Partitions, Violations =	4
Routed	2052/3990 Partitions, Violations =	4
Routed	2071/3990 Partitions, Violations =	4
Routed	2090/3990 Partitions, Violations =	4
Routed	2109/3990 Partitions, Violations =	4
Routed	2128/3990 Partitions, Violations =	4
Routed	2147/3990 Partitions, Violations =	4
Routed	2166/3990 Partitions, Violations =	4
Routed	2185/3990 Partitions, Violations =	4
Routed	2204/3990 Partitions, Violations =	4
Routed	2223/3990 Partitions, Violations =	4
Routed	2242/3990 Partitions, Violations =	4
Routed	2261/3990 Partitions, Violations =	4
Routed	2280/3990 Partitions, Violations =	4
Routed	2299/3990 Partitions, Violations =	4
Routed	2318/3990 Partitions, Violations =	4
Routed	2337/3990 Partitions, Violations =	4
Routed	2356/3990 Partitions, Violations =	4
Routed	2375/3990 Partitions, Violations =	4
Routed	2394/3990 Partitions, Violations =	4
Routed	2413/3990 Partitions, Violations =	4
Routed	2432/3990 Partitions, Violations =	5
Routed	2451/3990 Partitions, Violations =	5
Routed	2470/3990 Partitions, Violations =	5
Routed	2489/3990 Partitions, Violations =	5
Routed	2508/3990 Partitions, Violations =	5
Routed	2527/3990 Partitions, Violations =	5
Routed	2546/3990 Partitions, Violations =	5
Routed	2565/3990 Partitions, Violations =	5
Routed	2584/3990 Partitions, Violations =	5
Routed	2603/3990 Partitions, Violations =	5
Routed	2622/3990 Partitions, Violations =	5
Routed	2641/3990 Partitions, Violations =	5
Routed	2660/3990 Partitions, Violations =	5
Routed	2679/3990 Partitions, Violations =	5
Routed	2698/3990 Partitions, Violations =	5
Routed	2717/3990 Partitions, Violations =	5
Routed	2736/3990 Partitions, Violations =	5
Routed	2755/3990 Partitions, Violations =	5
Routed	2774/3990 Partitions, Violations =	5
Routed	2793/3990 Partitions, Violations =	5
Routed	2812/3990 Partitions, Violations =	5
Routed	2831/3990 Partitions, Violations =	6
Routed	2850/3990 Partitions, Violations =	3
Routed	2869/3990 Partitions, Violations =	3
Routed	2888/3990 Partitions, Violations =	3
Routed	2907/3990 Partitions, Violations =	3
Routed	2926/3990 Partitions, Violations =	3
Routed	2945/3990 Partitions, Violations =	3
Routed	2964/3990 Partitions, Violations =	3
Routed	2983/3990 Partitions, Violations =	3
Routed	3002/3990 Partitions, Violations =	3
Routed	3021/3990 Partitions, Violations =	3
Routed	3040/3990 Partitions, Violations =	3
Routed	3059/3990 Partitions, Violations =	3
Routed	3078/3990 Partitions, Violations =	3
Routed	3097/3990 Partitions, Violations =	3
Routed	3116/3990 Partitions, Violations =	3
Routed	3135/3990 Partitions, Violations =	3
Routed	3154/3990 Partitions, Violations =	3
Routed	3173/3990 Partitions, Violations =	3
Routed	3192/3990 Partitions, Violations =	3
Routed	3211/3990 Partitions, Violations =	3
Routed	3230/3990 Partitions, Violations =	3
Routed	3249/3990 Partitions, Violations =	3
Routed	3268/3990 Partitions, Violations =	3
Routed	3287/3990 Partitions, Violations =	3
Routed	3306/3990 Partitions, Violations =	3
Routed	3325/3990 Partitions, Violations =	3
Routed	3344/3990 Partitions, Violations =	3
Routed	3363/3990 Partitions, Violations =	3
Routed	3382/3990 Partitions, Violations =	3
Routed	3401/3990 Partitions, Violations =	3
Routed	3420/3990 Partitions, Violations =	3
Routed	3439/3990 Partitions, Violations =	3
Routed	3458/3990 Partitions, Violations =	3
Routed	3477/3990 Partitions, Violations =	3
Routed	3496/3990 Partitions, Violations =	3
Routed	3515/3990 Partitions, Violations =	3
Routed	3534/3990 Partitions, Violations =	3
Routed	3553/3990 Partitions, Violations =	3
Routed	3572/3990 Partitions, Violations =	3
Routed	3591/3990 Partitions, Violations =	3
Routed	3610/3990 Partitions, Violations =	3
Routed	3629/3990 Partitions, Violations =	3
Routed	3648/3990 Partitions, Violations =	3
Routed	3667/3990 Partitions, Violations =	3
Routed	3686/3990 Partitions, Violations =	3
Routed	3705/3990 Partitions, Violations =	3
Routed	3724/3990 Partitions, Violations =	3
Routed	3743/3990 Partitions, Violations =	3
Routed	3762/3990 Partitions, Violations =	3
Routed	3781/3990 Partitions, Violations =	3
Routed	3800/3990 Partitions, Violations =	3
Routed	3819/3990 Partitions, Violations =	3
Routed	3838/3990 Partitions, Violations =	3
Routed	3857/3990 Partitions, Violations =	3
Routed	3876/3990 Partitions, Violations =	3
Routed	3895/3990 Partitions, Violations =	3
Routed	3914/3990 Partitions, Violations =	2
Routed	3933/3990 Partitions, Violations =	2
Routed	3952/3990 Partitions, Violations =	1
Routed	3971/3990 Partitions, Violations =	1
Routed	3990/3990 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Same net via-cut spacing : 1

[Iter 0] Elapsed real time: 0:00:12 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:01:35 total=0:01:36
[Iter 0] Stage (MB): Used   80  Alloctr   80  Proc    0 
[Iter 0] Total (MB): Used  423  Alloctr  431  Proc 10230 

End DR iteration 0 with 3990 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 1] Elapsed real time: 0:00:13 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:01:38 total=0:01:39
[Iter 1] Stage (MB): Used   80  Alloctr   80  Proc    0 
[Iter 1] Total (MB): Used  423  Alloctr  431  Proc 10230 

End DR iteration 1 with 1 parts

	@@@@ Total nets not meeting constraints =	0

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    3655511 micron
Total Number of Contacts =             920549
Total Number of Wires =                1005638
Total Number of PtConns =              58243
Total Number of Routed Wires =       1005638
Total Routed Wire Length =           3652546 micron
Total Number of Routed Contacts =       920549
	Layer                 M1 :      84463 micron
	Layer                 M2 :     935665 micron
	Layer                 M3 :    1207587 micron
	Layer                 M4 :     286349 micron
	Layer                 M5 :     674869 micron
	Layer                 M6 :     155072 micron
	Layer                 M7 :     289215 micron
	Layer                 M8 :      22291 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        187
	Via                VIA89 :         41
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1813
	Via           VIA78BAR_C :         12
	Via        VIA78SQ_C_2x1 :         40
	Via            VIA67SQ_C :          1
	Via       VIA67SQ_C(rot) :       8773
	Via            VIA56SQ_C :         51
	Via           VIA56BAR_C :      15643
	Via      VIA56BAR_C(rot) :         79
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via   VIA56SQ_C(rot)_1x2 :          1
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :        106
	Via           VIA45BAR_C :         64
	Via      VIA45BAR_C(rot) :      38239
	Via            VIA45LG_C :        142
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          7
	Via            VIA34SQ_C :        243
	Via           VIA34BAR_C :      73266
	Via      VIA34BAR_C(rot) :        682
	Via            VIA34LG_C :         33
	Via        VIA34SQ_C_2x1 :         11
	Via   VIA34SQ_C(rot)_1x2 :         94
	Via        VIA34SQ_C_1x2 :         38
	Via       VIA23SQ_C(rot) :       1100
	Via           VIA23BAR_C :      10935
	Via      VIA23BAR_C(rot) :     387792
	Via       VIA23LG_C(rot) :         19
	Via   VIA23SQ_C(rot)_1x2 :       8150
	Via   VIA23SQ_C(rot)_2x1 :         19
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       2160
	Via       VIA12SQ_C(rot) :        166
	Via           VIA12BAR_C :     348454
	Via      VIA12BAR_C(rot) :      20825
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         23
	Via        VIA12BAR(rot) :         63
	Via        VIA12SQ_C_2x1 :       1086
	Via   VIA12SQ_C(rot)_1x2 :         82
	Via   VIA12SQ_C(rot)_2x1 :          5
	Via        VIA12SQ_C_1x2 :          7
	Via          VIA12SQ_2x1 :          2
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.39% (905696 / 920549 vias)
 
    Layer VIA1       = 99.38% (370548 / 372876  vias)
        Weight 2     = 99.06% (369365  vias)
        Weight 1     =  0.32% (1183    vias)
        Un-optimized =  0.62% (2326    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.73% (406897 / 408016  vias)
        Weight 2     = 97.72% (398727  vias)
        Weight 1     =  2.00% (8170    vias)
        Un-optimized =  0.27% (1100    vias)
        Un-mapped    =  0.00% (19      vias)
    Layer VIA3       = 99.63% (74091  / 74367   vias)
        Weight 2     = 99.44% (73948   vias)
        Weight 1     =  0.19% (143     vias)
        Un-optimized =  0.33% (243     vias)
        Un-mapped    =  0.04% (33      vias)
    Layer VIA4       = 99.35% (38310  / 38560   vias)
        Weight 2     = 99.33% (38303   vias)
        Weight 1     =  0.02% (7       vias)
        Un-optimized =  0.27% (106     vias)
        Un-mapped    =  0.37% (144     vias)
    Layer VIA5       = 99.68% (15810  / 15861   vias)
        Weight 2     = 99.32% (15753   vias)
        Weight 1     =  0.36% (57      vias)
        Un-optimized =  0.32% (51      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8774    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8774    vias)
    Layer VIA7       =  2.14% (40     / 1865    vias)
        Weight 1     =  2.14% (40      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.86% (1825    vias)
    Layer VIA8       =  0.00% (0      / 230     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (230     vias)
 
  Total double via conversion rate    =  1.04% (9600 / 920549 vias)
 
    Layer VIA1       =  0.32% (1183   / 372876  vias)
    Layer VIA2       =  2.00% (8170   / 408016  vias)
    Layer VIA3       =  0.19% (143    / 74367   vias)
    Layer VIA4       =  0.02% (7      / 38560   vias)
    Layer VIA5       =  0.36% (57     / 15861   vias)
    Layer VIA6       =  0.00% (0      / 8774    vias)
    Layer VIA7       =  2.14% (40     / 1865    vias)
    Layer VIA8       =  0.00% (0      / 230     vias)
 
  The optimized via conversion rate based on total routed via count = 98.39% (905696 / 920549 vias)
 
    Layer VIA1       = 99.38% (370548 / 372876  vias)
        Weight 2     = 99.06% (369365  vias)
        Weight 1     =  0.32% (1183    vias)
        Un-optimized =  0.62% (2326    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.73% (406897 / 408016  vias)
        Weight 2     = 97.72% (398727  vias)
        Weight 1     =  2.00% (8170    vias)
        Un-optimized =  0.27% (1100    vias)
        Un-mapped    =  0.00% (19      vias)
    Layer VIA3       = 99.63% (74091  / 74367   vias)
        Weight 2     = 99.44% (73948   vias)
        Weight 1     =  0.19% (143     vias)
        Un-optimized =  0.33% (243     vias)
        Un-mapped    =  0.04% (33      vias)
    Layer VIA4       = 99.35% (38310  / 38560   vias)
        Weight 2     = 99.33% (38303   vias)
        Weight 1     =  0.02% (7       vias)
        Un-optimized =  0.27% (106     vias)
        Un-mapped    =  0.37% (144     vias)
    Layer VIA5       = 99.68% (15810  / 15861   vias)
        Weight 2     = 99.32% (15753   vias)
        Weight 1     =  0.36% (57      vias)
        Un-optimized =  0.32% (51      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8774    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8774    vias)
    Layer VIA7       =  2.14% (40     / 1865    vias)
        Weight 1     =  2.14% (40      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.86% (1825    vias)
    Layer VIA8       =  0.00% (0      / 230     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (230     vias)
 

Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.detail.*'
detail.allow_default_rule_nets_via_ladder_lower_layer_connection:	 false               
detail.allow_ndr_nets_via_ladder_lower_layer_connection :	 false               
detail.antenna                                          :	 true                
detail.antenna_fixing_preference                        :	 hop_layers          
detail.antenna_on_iteration                             :	 1                   
detail.antenna_verbose_level                            :	 1                   
detail.check_antenna_for_open_nets                      :	 false               
detail.check_antenna_on_diode_pins                      :	 false               
detail.check_antenna_on_pg                              :	 false               
detail.check_patchable_drc_from_fixed_shapes            :	 false               
detail.check_pin_min_area_min_length                    :	 true                
detail.check_port_min_area_min_length                   :	 true                
detail.continue_after_large_design_rule_value_error     :	 false               
detail.debug_check_cellmap_query_for_diodes             :	 false               
detail.debug_determinism_level                          :	 0                   
detail.default_diode_protection                         :	 0                   
detail.default_gate_size                                :	 -1                  
detail.default_nwell_size                               :	 -1                  
detail.default_port_external_antenna_area               :	 0                   
detail.default_port_external_gate_size                  :	 -1                  
detail.default_port_external_nwell_size                 :	 -1                  
detail.delete_redundant_diodes_during_routing           :	 false               
detail.detail_route_special_design_rule_fixing_stage    :	 late_routing        
detail.diagonal_min_width                               :	 true                
detail.diode_insertion_mode                             :	 new_and_spare       
detail.diode_libcell_names                              :	                     
detail.diode_preference                                 :	 none                
detail.drc_convergence_effort_level                     :	 medium              
detail.eco_max_number_of_iterations                     :	 -1                  
detail.eco_route_special_design_rule_fixing_stage       :	 late_routing        
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.elapsed_time_limit                               :	 -1                  
detail.enable_fixing_selective_design_rule_violations_on_fixed_shapes:	 false               
detail.enable_ndr_tapering_on_voltage_rule              :	 true                
detail.enable_separate_pgate_ngate_antenna_ratio_check  :	 false               
detail.force_max_number_iterations                      :	 false               
detail.generate_extra_off_grid_pin_tracks               :	 false               
detail.generate_off_grid_feed_through_tracks            :	 low                 
detail.group_route_special_design_rule_fixing_stage     :	 late_routing        
detail.hop_layers_to_fix_antenna                        :	 true                
detail.ignore_drc                                       :	 {same_net_metal_space false} {same_net_enclosed_cut_space false} {all_same_net_drc_for_frozen_net false}
detail.incremental_detail_route_special_design_rule_fixing_stage:	 late_routing        
detail.insert_diodes_during_routing                     :	 false               
detail.insert_redundant_vias_layer_order_low_to_high    :	 false               
detail.macro_pin_antenna_mode                           :	 normal              
detail.max_antenna_pin_count                            :	 -1                  
detail.merge_gates_for_antenna                          :	 true                
detail.ndr_layer_based_taper_distance_threshold         :	 -1                  
detail.optimize_partition_size_for_drc                  :	 false               
detail.optimize_tie_off_effort_level                    :	 low                 
detail.optimize_wire_via_effort_level                   :	 low                 
detail.pin_taper_mode                                   :	 default_width       
detail.port_antenna_mode                                :	 float               
detail.post_process_special_design_rule_fixing_stage    :	 late_routing        
detail.repair_shorts_over_macros_effort_level           :	 off                 
detail.repair_shorts_over_macros_verbose                :	 false               
detail.report_antenna_for_must_join_port_root           :	 false               
detail.report_ignore_drc                                :	                     
detail.reuse_filler_locations_for_diodes                :	 true                
detail.save_after_iterations                            :	                     
detail.save_cell_prefix                                 :	 DR                  
detail.shift_diode_locations_for_port_protection        :	 false               
detail.skip_antenna_analysis_for_nets                   :	                     
detail.skip_antenna_fixing_for_nets                     :	                     
detail.timing_driven                                    :	 false               
detail.top_layer_antenna_fix_threshold                  :	 -1                  
detail.topology_eco_effort_level                        :	 medium              
detail.use_default_width_for_min_area_min_len_stub      :	 false               
detail.use_lower_hierarchy_for_port_diodes              :	 false               
detail.use_wide_wire_effort_level                       :	 off                 
detail.use_wide_wire_to_input_pin                       :	 false               
detail.use_wide_wire_to_macro_pin                       :	 false               
detail.use_wide_wire_to_output_pin                      :	 false               
detail.use_wide_wire_to_pad_pin                         :	 same_as_macro_pin   
detail.use_wide_wire_to_port                            :	 same_as_macro_pin   
detail.user_defined_partition                           :	                     
detail.var_spacing_to_same_net                          :	 false               
detail.via_ladder_upper_layer_via_connection_mode       :	 above               

Printing options for 'route.auto_via_ladder.*'
auto_via_ladder.allow_drcs                              :	 false               
auto_via_ladder.allow_patching                          :	 false               
auto_via_ladder.allow_samenet_intersection              :	 false               
auto_via_ladder.allow_via_array_as_single_cut           :	 false               
auto_via_ladder.apply_app_options_to_insert_via_ladders_command:	 false               
auto_via_ladder.auto_stagger                            :	 false               
auto_via_ladder.auto_stagger_for_em_via_ladder_max_number_stagger_tracks_per_level:	 15                  
auto_via_ladder.auto_stagger_max_number_stagger_tracks_per_level:	 9                   
auto_via_ladder.bias_top_layer_to_samenet_connection    :	 false               
auto_via_ladder.check_drcs_on_existing_via_ladders      :	 false               
auto_via_ladder.clean                                   :	 false               
auto_via_ladder.connect_within_metal                    :	 false               
auto_via_ladder.connect_within_metal_for_em_via_ladder  :	 same_as_global      
auto_via_ladder.connect_within_metal_for_via_ladder     :	 same_as_global      
auto_via_ladder.connect_within_pin_mode                 :	 {all off} {via_ladder off} {pattern_must_join off}
auto_via_ladder.default_width_ndr_promotable_on_nonreserved_tracks:	 true                
auto_via_ladder.enable_em_to_performance_via_ladder_update:	 false               
auto_via_ladder.generate_center_track_on_off_grid_pattern_must_join_pin_shapes:	 false               
auto_via_ladder.generate_track_width_by_layer_name      :	                     
auto_via_ladder.ignore_min_max_layer_constraints        :	 false               
auto_via_ladder.ignore_rippable_shapes                  :	 false               
auto_via_ladder.ignore_routing_shape_drcs               :	 false               
auto_via_ladder.ndr_mode                                :	 full                
auto_via_ladder.ndr_on_top_layer_only                   :	 false               
auto_via_ladder.pattern_must_join_max_number_stagger_tracks:	                     
auto_via_ladder.pattern_must_join_over_pin_layer        :	 1                   
auto_via_ladder.pin_access_aware                        :	 true                
auto_via_ladder.relax_line_end_via_enclosure_rule       :	 false               
auto_via_ladder.relax_pin_layer_metal_spacing_rules     :	 false               
auto_via_ladder.remove_routing_shapes_below_net_via_ladder_top_layer:	 false               
auto_via_ladder.report_all_via_ladders                  :	 true                
auto_via_ladder.shift_vias_on_transition_layers         :	 false               
auto_via_ladder.strictly_honor_cut_table                :	 false               
auto_via_ladder.top_layer_to_samenet_min_nonzero_distance:	 0                   
auto_via_ladder.update_during_route                     :	 false               
auto_via_ladder.update_on_route_group_nets_only         :	 false               
auto_via_ladder.update_pattern_must_join_during_route   :	 true                
auto_via_ladder.user_debug                              :	 false               
auto_via_ladder.verbose                                 :	 false               

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   24  Alloctr   24  Proc    0 
[Dr init] Total (MB): Used  367  Alloctr  376  Proc 10230 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12BAR_C    VIA12BAR_C(r)

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_C_2x1(r) VIA12SQ_C_1x2    VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12BAR_C    VIA12BAR_C(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_C_2x1(r) VIA12SQ_C_1x2    VIA12SQ_C_1x2(r)

     VIA12SQ    ->   VIA12BAR      VIA12BAR(r)

     VIA12SQ    -> VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_1x2    VIA12SQ_1x2(r)

     VIA12SQ(r) ->   VIA12BAR      VIA12BAR(r)

     VIA12SQ(r) -> VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_1x2    VIA12SQ_1x2(r)

   VIA23SQ_C    -> VIA23BAR_C(r) VIA23BAR_C   

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_C_1x2    VIA23SQ_C_2x1(r) VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23BAR_C(r) VIA23BAR_C   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_C_1x2    VIA23SQ_C_2x1(r) VIA23SQ_C_2x1   

     VIA23SQ    ->   VIA23BAR      VIA23BAR(r)

     VIA23SQ    -> VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_2x1(r) VIA23SQ_2x1   

     VIA23SQ(r) ->   VIA23BAR      VIA23BAR(r)

     VIA23SQ(r) -> VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_2x1(r) VIA23SQ_2x1   

   VIA34SQ_C    -> VIA34BAR_C    VIA34BAR_C(r)

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_C_2x1(r) VIA34SQ_C_1x2    VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34BAR_C    VIA34BAR_C(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_C_2x1(r) VIA34SQ_C_1x2    VIA34SQ_C_1x2(r)

     VIA34SQ    ->   VIA34BAR      VIA34BAR(r)

     VIA34SQ    -> VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_1x2    VIA34SQ_1x2(r)

     VIA34SQ(r) ->   VIA34BAR      VIA34BAR(r)

     VIA34SQ(r) -> VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_1x2    VIA34SQ_1x2(r)

   VIA45SQ_C    -> VIA45BAR_C(r) VIA45BAR_C   

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_C_1x2    VIA45SQ_C_2x1(r) VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45BAR_C(r) VIA45BAR_C   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_C_1x2    VIA45SQ_C_2x1(r) VIA45SQ_C_2x1   

     VIA45SQ    ->   VIA45BAR      VIA45BAR(r)

     VIA45SQ    -> VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_2x1(r) VIA45SQ_2x1   

     VIA45SQ(r) ->   VIA45BAR      VIA45BAR(r)

     VIA45SQ(r) -> VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_2x1(r) VIA45SQ_2x1   

   VIA56SQ_C    -> VIA56BAR_C    VIA56BAR_C(r)

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_C_2x1(r) VIA56SQ_C_1x2    VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56BAR_C    VIA56BAR_C(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_C_2x1(r) VIA56SQ_C_1x2    VIA56SQ_C_1x2(r)

     VIA56SQ    ->   VIA56BAR      VIA56BAR(r)

     VIA56SQ    -> VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_1x2    VIA56SQ_1x2(r)

     VIA56SQ(r) ->   VIA56BAR      VIA56BAR(r)

     VIA56SQ(r) -> VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_1x2    VIA56SQ_1x2(r)



	There were 0 out of 352787 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   35  Alloctr   35  Proc    0 
[Technology Processing] Total (MB): Used  378  Alloctr  387  Proc 10230 

Begin Redundant via insertion ...

Routed	1/20 Partitions, Violations =	0
Routed	2/20 Partitions, Violations =	0
Routed	3/20 Partitions, Violations =	0
Routed	4/20 Partitions, Violations =	0
Routed	5/20 Partitions, Violations =	0
Routed	6/20 Partitions, Violations =	0
Routed	7/20 Partitions, Violations =	0
Routed	8/20 Partitions, Violations =	0
Routed	9/20 Partitions, Violations =	0
Routed	10/20 Partitions, Violations =	0
Routed	11/20 Partitions, Violations =	0
Routed	12/20 Partitions, Violations =	0
Routed	13/20 Partitions, Violations =	0
Routed	14/20 Partitions, Violations =	0
Routed	15/20 Partitions, Violations =	0
Routed	16/20 Partitions, Violations =	0
Routed	17/20 Partitions, Violations =	0
Routed	18/20 Partitions, Violations =	0
Routed	19/20 Partitions, Violations =	0
Routed	20/20 Partitions, Violations =	0

RedundantVia finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    3655508 micron
Total Number of Contacts =             920549
Total Number of Wires =                1005635
Total Number of PtConns =              58234
Total Number of Routed Wires =       1005635
Total Routed Wire Length =           3652544 micron
Total Number of Routed Contacts =       920549
	Layer                 M1 :      84463 micron
	Layer                 M2 :     935664 micron
	Layer                 M3 :    1207586 micron
	Layer                 M4 :     286348 micron
	Layer                 M5 :     674869 micron
	Layer                 M6 :     155072 micron
	Layer                 M7 :     289215 micron
	Layer                 M8 :      22291 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        187
	Via                VIA89 :         41
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1813
	Via           VIA78BAR_C :         12
	Via        VIA78SQ_C_2x1 :         40
	Via            VIA67SQ_C :          1
	Via       VIA67SQ_C(rot) :       8773
	Via            VIA56SQ_C :         48
	Via           VIA56BAR_C :      15646
	Via      VIA56BAR_C(rot) :         79
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via   VIA56SQ_C(rot)_1x2 :          1
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :        101
	Via           VIA45BAR_C :         64
	Via      VIA45BAR_C(rot) :      38244
	Via            VIA45LG_C :        142
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          7
	Via            VIA34SQ_C :        151
	Via           VIA34BAR_C :      73354
	Via      VIA34BAR_C(rot) :        686
	Via            VIA34LG_C :         33
	Via        VIA34SQ_C_2x1 :         11
	Via   VIA34SQ_C(rot)_1x2 :         94
	Via        VIA34SQ_C_1x2 :         38
	Via       VIA23SQ_C(rot) :        936
	Via           VIA23BAR_C :      10941
	Via      VIA23BAR_C(rot) :     387949
	Via       VIA23LG_C(rot) :         19
	Via   VIA23SQ_C(rot)_1x2 :       8151
	Via   VIA23SQ_C(rot)_2x1 :         19
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       2144
	Via       VIA12SQ_C(rot) :        166
	Via           VIA12BAR_C :     348469
	Via      VIA12BAR_C(rot) :      20826
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         23
	Via        VIA12BAR(rot) :         63
	Via        VIA12SQ_C_2x1 :       1086
	Via   VIA12SQ_C(rot)_1x2 :         82
	Via   VIA12SQ_C(rot)_2x1 :          5
	Via        VIA12SQ_C_1x2 :          7
	Via          VIA12SQ_2x1 :          2
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.42% (905976 / 920549 vias)
 
    Layer VIA1       = 99.38% (370564 / 372876  vias)
        Weight 2     = 99.06% (369381  vias)
        Weight 1     =  0.32% (1183    vias)
        Un-optimized =  0.62% (2310    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.77% (407061 / 408016  vias)
        Weight 2     = 97.76% (398890  vias)
        Weight 1     =  2.00% (8171    vias)
        Un-optimized =  0.23% (936     vias)
        Un-mapped    =  0.00% (19      vias)
    Layer VIA3       = 99.75% (74183  / 74367   vias)
        Weight 2     = 99.56% (74040   vias)
        Weight 1     =  0.19% (143     vias)
        Un-optimized =  0.20% (151     vias)
        Un-mapped    =  0.04% (33      vias)
    Layer VIA4       = 99.36% (38315  / 38560   vias)
        Weight 2     = 99.35% (38308   vias)
        Weight 1     =  0.02% (7       vias)
        Un-optimized =  0.26% (101     vias)
        Un-mapped    =  0.37% (144     vias)
    Layer VIA5       = 99.70% (15813  / 15861   vias)
        Weight 2     = 99.34% (15756   vias)
        Weight 1     =  0.36% (57      vias)
        Un-optimized =  0.30% (48      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8774    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8774    vias)
    Layer VIA7       =  2.14% (40     / 1865    vias)
        Weight 1     =  2.14% (40      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.86% (1825    vias)
    Layer VIA8       =  0.00% (0      / 230     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (230     vias)
 
  Total double via conversion rate    =  1.04% (9601 / 920549 vias)
 
    Layer VIA1       =  0.32% (1183   / 372876  vias)
    Layer VIA2       =  2.00% (8171   / 408016  vias)
    Layer VIA3       =  0.19% (143    / 74367   vias)
    Layer VIA4       =  0.02% (7      / 38560   vias)
    Layer VIA5       =  0.36% (57     / 15861   vias)
    Layer VIA6       =  0.00% (0      / 8774    vias)
    Layer VIA7       =  2.14% (40     / 1865    vias)
    Layer VIA8       =  0.00% (0      / 230     vias)
 
  The optimized via conversion rate based on total routed via count = 98.42% (905976 / 920549 vias)
 
    Layer VIA1       = 99.38% (370564 / 372876  vias)
        Weight 2     = 99.06% (369381  vias)
        Weight 1     =  0.32% (1183    vias)
        Un-optimized =  0.62% (2310    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.77% (407061 / 408016  vias)
        Weight 2     = 97.76% (398890  vias)
        Weight 1     =  2.00% (8171    vias)
        Un-optimized =  0.23% (936     vias)
        Un-mapped    =  0.00% (19      vias)
    Layer VIA3       = 99.75% (74183  / 74367   vias)
        Weight 2     = 99.56% (74040   vias)
        Weight 1     =  0.19% (143     vias)
        Un-optimized =  0.20% (151     vias)
        Un-mapped    =  0.04% (33      vias)
    Layer VIA4       = 99.36% (38315  / 38560   vias)
        Weight 2     = 99.35% (38308   vias)
        Weight 1     =  0.02% (7       vias)
        Un-optimized =  0.26% (101     vias)
        Un-mapped    =  0.37% (144     vias)
    Layer VIA5       = 99.70% (15813  / 15861   vias)
        Weight 2     = 99.34% (15756   vias)
        Weight 1     =  0.36% (57      vias)
        Un-optimized =  0.30% (48      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8774    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8774    vias)
    Layer VIA7       =  2.14% (40     / 1865    vias)
        Weight 1     =  2.14% (40      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.86% (1825    vias)
    Layer VIA8       =  0.00% (0      / 230     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (230     vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[RedundantVia] Stage (MB): Used   91  Alloctr   91  Proc    0 
[RedundantVia] Total (MB): Used  434  Alloctr  443  Proc 10230 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:14 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:01:42 total=0:01:43
[Dr init] Stage (MB): Used   91  Alloctr   92  Proc    0 
[Dr init] Total (MB): Used  434  Alloctr  443  Proc 10230 
Total number of nets = 103619, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net reset. The pin reset on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[2]. The pin pwr_ctrl[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[1]. The pin pwr_ctrl[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[0]. The pin pwr_ctrl[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net shutdown. The pin shutdown on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net isolate. The pin isolate on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[7]. The pin cmd[7] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[6]. The pin cmd[6] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[5]. The pin cmd[5] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[4]. The pin cmd[4] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[3]. The pin cmd[3] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[2]. The pin cmd[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[1]. The pin cmd[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[0]. The pin cmd[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[255]. The pin op1[255] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[254]. The pin op1[254] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[253]. The pin op1[253] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[252]. The pin op1[252] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[251]. The pin op1[251] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[250]. The pin op1[250] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[249]. The pin op1[249] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[248]. The pin op1[248] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[247]. The pin op1[247] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[246]. The pin op1[246] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[245]. The pin op1[245] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[244]. The pin op1[244] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[243]. The pin op1[243] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[242]. The pin op1[242] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[241]. The pin op1[241] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[240]. The pin op1[240] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[239]. The pin op1[239] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[238]. The pin op1[238] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[237]. The pin op1[237] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[236]. The pin op1[236] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[235]. The pin op1[235] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[234]. The pin op1[234] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[233]. The pin op1[233] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[232]. The pin op1[232] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[231]. The pin op1[231] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[230]. The pin op1[230] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[229]. The pin op1[229] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[228]. The pin op1[228] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[227]. The pin op1[227] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[226]. The pin op1[226] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[225]. The pin op1[225] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[224]. The pin op1[224] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[223]. The pin op1[223] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[222]. The pin op1[222] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[221]. The pin op1[221] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[220]. The pin op1[220] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[219]. The pin op1[219] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[218]. The pin op1[218] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[217]. The pin op1[217] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[216]. The pin op1[216] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[215]. The pin op1[215] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[214]. The pin op1[214] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[213]. The pin op1[213] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[212]. The pin op1[212] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[211]. The pin op1[211] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[210]. The pin op1[210] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[209]. The pin op1[209] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[208]. The pin op1[208] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[207]. The pin op1[207] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[206]. The pin op1[206] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[205]. The pin op1[205] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[204]. The pin op1[204] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[203]. The pin op1[203] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[202]. The pin op1[202] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[201]. The pin op1[201] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[200]. The pin op1[200] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[199]. The pin op1[199] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[198]. The pin op1[198] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[197]. The pin op1[197] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[196]. The pin op1[196] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[195]. The pin op1[195] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[194]. The pin op1[194] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[193]. The pin op1[193] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[192]. The pin op1[192] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[191]. The pin op1[191] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[190]. The pin op1[190] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[189]. The pin op1[189] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[188]. The pin op1[188] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[187]. The pin op1[187] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[186]. The pin op1[186] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[185]. The pin op1[185] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[184]. The pin op1[184] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[183]. The pin op1[183] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[182]. The pin op1[182] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[181]. The pin op1[181] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[180]. The pin op1[180] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[179]. The pin op1[179] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[178]. The pin op1[178] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[177]. The pin op1[177] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[176]. The pin op1[176] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[175]. The pin op1[175] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[174]. The pin op1[174] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[173]. The pin op1[173] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[172]. The pin op1[172] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[171]. The pin op1[171] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[170]. The pin op1[170] on cell bslice does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 1078 nets as they don't have enough gate area info.
Start DR iteration 1: non-uniform partition
Routed	1/3 Partitions, Violations =	0
Routed	2/3 Partitions, Violations =	0
Routed	3/3 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 1] Elapsed real time: 0:00:15 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:01:46 total=0:01:47
[Iter 1] Stage (MB): Used  147  Alloctr  147  Proc    0 
[Iter 1] Total (MB): Used  489  Alloctr  499  Proc 10230 

End DR iteration 1 with 3 parts

	@@@@ Total nets not meeting constraints =	0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:15 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:01:46 total=0:01:47
[DR] Stage (MB): Used   67  Alloctr   68  Proc    0 
[DR] Total (MB): Used  410  Alloctr  419  Proc 10230 

Nets that have been changed:
Net 1 = clk
Net 2 = cmd[4]
Net 3 = cmd[2]
Net 4 = op1[248]
Net 5 = op1[240]
Net 6 = op1[148]
Net 7 = op1[127]
Net 8 = op1[125]
Net 9 = op1[120]
Net 10 = op1[116]
Net 11 = op1[114]
Net 12 = op1[100]
Net 13 = op1[96]
Net 14 = op1[93]
Net 15 = op1[52]
Net 16 = op1[51]
Net 17 = op1[49]
Net 18 = op1[48]
Net 19 = op1[46]
Net 20 = op1[44]
Net 21 = op1[42]
Net 22 = op1[41]
Net 23 = op1[40]
Net 24 = op1[39]
Net 25 = op1[37]
Net 26 = op1[36]
Net 27 = op1[35]
Net 28 = op1[33]
Net 29 = op1[32]
Net 30 = op1[30]
Net 31 = op1[27]
Net 32 = op1[25]
Net 33 = op1[23]
Net 34 = op1[16]
Net 35 = op1[11]
Net 36 = op1[10]
Net 37 = op1[7]
Net 38 = op1[3]
Net 39 = op1[2]
Net 40 = op1[1]
Net 41 = op1[0]
Net 42 = op2[252]
Net 43 = op2[243]
Net 44 = op2[241]
Net 45 = op2[230]
Net 46 = op2[226]
Net 47 = op2[200]
Net 48 = op2[197]
Net 49 = op2[195]
Net 50 = op2[190]
Net 51 = op2[189]
Net 52 = op2[188]
Net 53 = op2[129]
Net 54 = op2[116]
Net 55 = op2[109]
Net 56 = op2[107]
Net 57 = op2[97]
Net 58 = op2[60]
Net 59 = op2[40]
Net 60 = op2[33]
Net 61 = op2[32]
Net 62 = op2[30]
Net 63 = op2[25]
Net 64 = op2[23]
Net 65 = op2[8]
Net 66 = result[365]
Net 67 = result[342]
Net 68 = result[341]
Net 69 = result[340]
Net 70 = result[339]
Net 71 = result[338]
Net 72 = result[337]
Net 73 = result[336]
Net 74 = result[334]
Net 75 = result[329]
Net 76 = result[327]
Net 77 = result[324]
Net 78 = result[323]
Net 79 = result[322]
Net 80 = result[318]
Net 81 = result[317]
Net 82 = result[304]
Net 83 = result[302]
Net 84 = result[294]
Net 85 = result[267]
Net 86 = result[265]
Net 87 = result[262]
Net 88 = result[259]
Net 89 = result[257]
Net 90 = result[247]
Net 91 = result[242]
Net 92 = result[225]
Net 93 = result[222]
Net 94 = result[212]
Net 95 = result[207]
Net 96 = result[186]
Net 97 = result[185]
Net 98 = result[182]
Net 99 = result[178]
Net 100 = result[177]
.... and 8211 other nets
Total number of changed nets = 8311 (out of 103619)

[DR: Done] Elapsed real time: 0:00:15 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:46 total=0:01:47
[DR: Done] Stage (MB): Used   11  Alloctr   12  Proc    0 
[DR: Done] Total (MB): Used  354  Alloctr  363  Proc 10230 
[PGCLK TPLG ECO: DR] Elapsed real time: 0:00:17 
[PGCLK TPLG ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:01:52 total=0:01:53
[PGCLK TPLG ECO: DR] Stage (MB): Used   11  Alloctr   13  Proc    0 
[PGCLK TPLG ECO: DR] Total (MB): Used  354  Alloctr  363  Proc 10230 

PGCLK TPLG ECO Route finished with 1 open nets, of which 0 are frozen

PGCLK TPLG ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    3655508 micron
Total Number of Contacts =             920549
Total Number of Wires =                1005636
Total Number of PtConns =              58234
Total Number of Routed Wires =       1005636
Total Routed Wire Length =           3652544 micron
Total Number of Routed Contacts =       920549
	Layer                 M1 :      84463 micron
	Layer                 M2 :     935664 micron
	Layer                 M3 :    1207586 micron
	Layer                 M4 :     286348 micron
	Layer                 M5 :     674869 micron
	Layer                 M6 :     155072 micron
	Layer                 M7 :     289215 micron
	Layer                 M8 :      22291 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        187
	Via                VIA89 :         41
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1813
	Via           VIA78BAR_C :         12
	Via        VIA78SQ_C_2x1 :         40
	Via            VIA67SQ_C :          1
	Via       VIA67SQ_C(rot) :       8773
	Via            VIA56SQ_C :         48
	Via           VIA56BAR_C :      15646
	Via      VIA56BAR_C(rot) :         79
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via   VIA56SQ_C(rot)_1x2 :          1
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :        101
	Via           VIA45BAR_C :         64
	Via      VIA45BAR_C(rot) :      38244
	Via            VIA45LG_C :        142
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          7
	Via            VIA34SQ_C :        151
	Via           VIA34BAR_C :      73354
	Via      VIA34BAR_C(rot) :        686
	Via            VIA34LG_C :         33
	Via        VIA34SQ_C_2x1 :         11
	Via   VIA34SQ_C(rot)_1x2 :         94
	Via        VIA34SQ_C_1x2 :         38
	Via       VIA23SQ_C(rot) :        936
	Via           VIA23BAR_C :      10941
	Via      VIA23BAR_C(rot) :     387949
	Via       VIA23LG_C(rot) :         19
	Via   VIA23SQ_C(rot)_1x2 :       8151
	Via   VIA23SQ_C(rot)_2x1 :         19
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       2144
	Via       VIA12SQ_C(rot) :        166
	Via           VIA12BAR_C :     348469
	Via      VIA12BAR_C(rot) :      20826
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         23
	Via        VIA12BAR(rot) :         63
	Via        VIA12SQ_C_2x1 :       1086
	Via   VIA12SQ_C(rot)_1x2 :         82
	Via   VIA12SQ_C(rot)_2x1 :          5
	Via        VIA12SQ_C_1x2 :          7
	Via          VIA12SQ_2x1 :          2
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.42% (905976 / 920549 vias)
 
    Layer VIA1       = 99.38% (370564 / 372876  vias)
        Weight 2     = 99.06% (369381  vias)
        Weight 1     =  0.32% (1183    vias)
        Un-optimized =  0.62% (2310    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.77% (407061 / 408016  vias)
        Weight 2     = 97.76% (398890  vias)
        Weight 1     =  2.00% (8171    vias)
        Un-optimized =  0.23% (936     vias)
        Un-mapped    =  0.00% (19      vias)
    Layer VIA3       = 99.75% (74183  / 74367   vias)
        Weight 2     = 99.56% (74040   vias)
        Weight 1     =  0.19% (143     vias)
        Un-optimized =  0.20% (151     vias)
        Un-mapped    =  0.04% (33      vias)
    Layer VIA4       = 99.36% (38315  / 38560   vias)
        Weight 2     = 99.35% (38308   vias)
        Weight 1     =  0.02% (7       vias)
        Un-optimized =  0.26% (101     vias)
        Un-mapped    =  0.37% (144     vias)
    Layer VIA5       = 99.70% (15813  / 15861   vias)
        Weight 2     = 99.34% (15756   vias)
        Weight 1     =  0.36% (57      vias)
        Un-optimized =  0.30% (48      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8774    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8774    vias)
    Layer VIA7       =  2.14% (40     / 1865    vias)
        Weight 1     =  2.14% (40      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.86% (1825    vias)
    Layer VIA8       =  0.00% (0      / 230     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (230     vias)
 
  Total double via conversion rate    =  1.04% (9601 / 920549 vias)
 
    Layer VIA1       =  0.32% (1183   / 372876  vias)
    Layer VIA2       =  2.00% (8171   / 408016  vias)
    Layer VIA3       =  0.19% (143    / 74367   vias)
    Layer VIA4       =  0.02% (7      / 38560   vias)
    Layer VIA5       =  0.36% (57     / 15861   vias)
    Layer VIA6       =  0.00% (0      / 8774    vias)
    Layer VIA7       =  2.14% (40     / 1865    vias)
    Layer VIA8       =  0.00% (0      / 230     vias)
 
  The optimized via conversion rate based on total routed via count = 98.42% (905976 / 920549 vias)
 
    Layer VIA1       = 99.38% (370564 / 372876  vias)
        Weight 2     = 99.06% (369381  vias)
        Weight 1     =  0.32% (1183    vias)
        Un-optimized =  0.62% (2310    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.77% (407061 / 408016  vias)
        Weight 2     = 97.76% (398890  vias)
        Weight 1     =  2.00% (8171    vias)
        Un-optimized =  0.23% (936     vias)
        Un-mapped    =  0.00% (19      vias)
    Layer VIA3       = 99.75% (74183  / 74367   vias)
        Weight 2     = 99.56% (74040   vias)
        Weight 1     =  0.19% (143     vias)
        Un-optimized =  0.20% (151     vias)
        Un-mapped    =  0.04% (33      vias)
    Layer VIA4       = 99.36% (38315  / 38560   vias)
        Weight 2     = 99.35% (38308   vias)
        Weight 1     =  0.02% (7       vias)
        Un-optimized =  0.26% (101     vias)
        Un-mapped    =  0.37% (144     vias)
    Layer VIA5       = 99.70% (15813  / 15861   vias)
        Weight 2     = 99.34% (15756   vias)
        Weight 1     =  0.36% (57      vias)
        Un-optimized =  0.30% (48      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8774    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8774    vias)
    Layer VIA7       =  2.14% (40     / 1865    vias)
        Weight 1     =  2.14% (40      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.86% (1825    vias)
    Layer VIA8       =  0.00% (0      / 230     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (230     vias)
 

Total number of nets = 103619
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    3655508 micron
Total Number of Contacts =             920549
Total Number of Wires =                1005636
Total Number of PtConns =              58234
Total Number of Routed Wires =       1005636
Total Routed Wire Length =           3652544 micron
Total Number of Routed Contacts =       920549
	Layer                 M1 :      84463 micron
	Layer                 M2 :     935664 micron
	Layer                 M3 :    1207586 micron
	Layer                 M4 :     286348 micron
	Layer                 M5 :     674869 micron
	Layer                 M6 :     155072 micron
	Layer                 M7 :     289215 micron
	Layer                 M8 :      22291 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        187
	Via                VIA89 :         41
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1813
	Via           VIA78BAR_C :         12
	Via        VIA78SQ_C_2x1 :         40
	Via            VIA67SQ_C :          1
	Via       VIA67SQ_C(rot) :       8773
	Via            VIA56SQ_C :         48
	Via           VIA56BAR_C :      15646
	Via      VIA56BAR_C(rot) :         79
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via   VIA56SQ_C(rot)_1x2 :          1
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :        101
	Via           VIA45BAR_C :         64
	Via      VIA45BAR_C(rot) :      38244
	Via            VIA45LG_C :        142
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          7
	Via            VIA34SQ_C :        151
	Via           VIA34BAR_C :      73354
	Via      VIA34BAR_C(rot) :        686
	Via            VIA34LG_C :         33
	Via        VIA34SQ_C_2x1 :         11
	Via   VIA34SQ_C(rot)_1x2 :         94
	Via        VIA34SQ_C_1x2 :         38
	Via       VIA23SQ_C(rot) :        936
	Via           VIA23BAR_C :      10941
	Via      VIA23BAR_C(rot) :     387949
	Via       VIA23LG_C(rot) :         19
	Via   VIA23SQ_C(rot)_1x2 :       8151
	Via   VIA23SQ_C(rot)_2x1 :         19
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       2144
	Via       VIA12SQ_C(rot) :        166
	Via           VIA12BAR_C :     348469
	Via      VIA12BAR_C(rot) :      20826
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         23
	Via        VIA12BAR(rot) :         63
	Via        VIA12SQ_C_2x1 :       1086
	Via   VIA12SQ_C(rot)_1x2 :         82
	Via   VIA12SQ_C(rot)_2x1 :          5
	Via        VIA12SQ_C_1x2 :          7
	Via          VIA12SQ_2x1 :          2
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.42% (905976 / 920549 vias)
 
    Layer VIA1       = 99.38% (370564 / 372876  vias)
        Weight 2     = 99.06% (369381  vias)
        Weight 1     =  0.32% (1183    vias)
        Un-optimized =  0.62% (2310    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.77% (407061 / 408016  vias)
        Weight 2     = 97.76% (398890  vias)
        Weight 1     =  2.00% (8171    vias)
        Un-optimized =  0.23% (936     vias)
        Un-mapped    =  0.00% (19      vias)
    Layer VIA3       = 99.75% (74183  / 74367   vias)
        Weight 2     = 99.56% (74040   vias)
        Weight 1     =  0.19% (143     vias)
        Un-optimized =  0.20% (151     vias)
        Un-mapped    =  0.04% (33      vias)
    Layer VIA4       = 99.36% (38315  / 38560   vias)
        Weight 2     = 99.35% (38308   vias)
        Weight 1     =  0.02% (7       vias)
        Un-optimized =  0.26% (101     vias)
        Un-mapped    =  0.37% (144     vias)
    Layer VIA5       = 99.70% (15813  / 15861   vias)
        Weight 2     = 99.34% (15756   vias)
        Weight 1     =  0.36% (57      vias)
        Un-optimized =  0.30% (48      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8774    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8774    vias)
    Layer VIA7       =  2.14% (40     / 1865    vias)
        Weight 1     =  2.14% (40      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.86% (1825    vias)
    Layer VIA8       =  0.00% (0      / 230     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (230     vias)
 
  Total double via conversion rate    =  1.04% (9601 / 920549 vias)
 
    Layer VIA1       =  0.32% (1183   / 372876  vias)
    Layer VIA2       =  2.00% (8171   / 408016  vias)
    Layer VIA3       =  0.19% (143    / 74367   vias)
    Layer VIA4       =  0.02% (7      / 38560   vias)
    Layer VIA5       =  0.36% (57     / 15861   vias)
    Layer VIA6       =  0.00% (0      / 8774    vias)
    Layer VIA7       =  2.14% (40     / 1865    vias)
    Layer VIA8       =  0.00% (0      / 230     vias)
 
  The optimized via conversion rate based on total routed via count = 98.42% (905976 / 920549 vias)
 
    Layer VIA1       = 99.38% (370564 / 372876  vias)
        Weight 2     = 99.06% (369381  vias)
        Weight 1     =  0.32% (1183    vias)
        Un-optimized =  0.62% (2310    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.77% (407061 / 408016  vias)
        Weight 2     = 97.76% (398890  vias)
        Weight 1     =  2.00% (8171    vias)
        Un-optimized =  0.23% (936     vias)
        Un-mapped    =  0.00% (19      vias)
    Layer VIA3       = 99.75% (74183  / 74367   vias)
        Weight 2     = 99.56% (74040   vias)
        Weight 1     =  0.19% (143     vias)
        Un-optimized =  0.20% (151     vias)
        Un-mapped    =  0.04% (33      vias)
    Layer VIA4       = 99.36% (38315  / 38560   vias)
        Weight 2     = 99.35% (38308   vias)
        Weight 1     =  0.02% (7       vias)
        Un-optimized =  0.26% (101     vias)
        Un-mapped    =  0.37% (144     vias)
    Layer VIA5       = 99.70% (15813  / 15861   vias)
        Weight 2     = 99.34% (15756   vias)
        Weight 1     =  0.36% (57      vias)
        Un-optimized =  0.30% (48      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8774    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8774    vias)
    Layer VIA7       =  2.14% (40     / 1865    vias)
        Weight 1     =  2.14% (40      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.86% (1825    vias)
    Layer VIA8       =  0.00% (0      / 230     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (230     vias)
 
[PGCLK TPLG ECO: End] Elapsed real time: 0:00:18 
[PGCLK TPLG ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:01:52 total=0:01:54
[PGCLK TPLG ECO: End] Stage (MB): Used   11  Alloctr   13  Proc    0 
[PGCLK TPLG ECO: End] Total (MB): Used  354  Alloctr  363  Proc 10230 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
[ECO: End] Elapsed real time: 0:01:10 
[ECO: End] Elapsed cpu  time: sys=0:00:04 usr=0:06:52 total=0:06:57
[ECO: End] Stage (MB): Used   -1  Alloctr   -1  Proc  473 
[ECO: End] Total (MB): Used   10  Alloctr   11  Proc 10230 
Information: The stitching and editing of coupling caps is turned ON for design 'bslice_routeOpt.nlib:bslice.design'. (TIM-125)
Information: Design bslice has 103618 nets, 0 global routed, 103614 detail routed. (NEX-024)
Information: Serialized np data
INFO: timer data saved to /tmp/bslice_20224_536669840.timdat

Route-opt ECO routing complete            CPU:  8505 s (  2.36 hr )  ELAPSE:  1761 s (  0.49 hr )  MEM-PEAK:  4221 MB
Co-efficient Ratio Summary:
4.193421600258  6.578038170075  2.479639284512  7.744187440401  0.485050000317  3.179565833748  5.567214854587  2.894454887461  6.565921216774  9.017931505874  4405.651297533986  3.478848216222  8.122136585274  4.208876923831  8.115482207969
9.225026049382  4.623961152673  2.370232314473  7.184002219314  2.429406661200  8.752789966875  3.180723394414  6.578702824787  6.358918812441  1.135169596096  4035.121150670014  8.482120749660  0.063612875020
6.053169722481  8.842200719765  1.167961863402  8.473940386224  3.056717040238  7.977150003284  5.095897059611  1.512380070128  7.396892420745  5.512125727835  2699.248274772519  0.936672808265  8.243758260973
1.622717345574  5.364977079434  9.761760236279  7.087746810639  3.266767909010  3.326983133632  8.630187980581  7.928332607234  3.539122327235  7.326761945049  5081.215157417363  1.652224250655  4.419293306611
0.127471848491  5.457006306618  3.562419521194  0.782678025367  8.475913341826  3.540902792637  7.260982365283  4.062623753867  4.638167365671  9.918705802249  6290.589577462150  2.796206114911  1.980516910361
8.147231362615  8.167545726394  8.604191469415  8.456299175620  4.172738711939  2.116086733806  5.048868234594  7.245890240933  6.848439499448  9.711157302068  7279.255645220001  0.444546858603  4.599029721970
4.170951329198  0.006777951440  9.230875288206  9.005550946071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270832736178  6584.011077867726  3.704792442710  3.279006099466
5.626230018273  0.979588914648  3.699344420354  6.351079217096  2.525475159474  1.769006493222  0.937110170310  4.351358215196  6.626958262184  8.334248893832  0551.585338969183  1.735604008590  2.772473967821
0.408235200995  2.803594729243  9.380253202079  8.426003325858  4.450248025513  6.313593595213  5.354075634512  0.128041334775  1.812653005308  0.004172003135  4626.311990450816  4.424050955159  8.482093525482
9.368010657683  6.714959901985  2.123061825830  0.076222201123  3.081071784525  6.074711099858  5.147436404232  7.646769094349  3.242169398166  5.511995899972  4376.948684050754  6.899981940236  4.213478362781
3.033414280600  3.751564268168  9.098944788867  7.026475959020  2.092084649978  4.714951177467  4.577340473171  2.747214519815  9.207400455796  4.146377380413  6510.709271109910  1.925777601063  2.060393302827
9.245295720752  2.595485930682  0.086971038722  1.037897793641  5.157027411336  1.564766944246  9.766505239565  9.210874102189  6.473823805866  4.638320531610  5457.268801555657  8.077730586497  9.638549677774
4.187540450974  5.050008073156  9.565831404395  7.214797587289  4.454387462333  5.921217864688  7.937505974310  4.670800233986  3.439509862062  8.123960185274  5536.945861631811  5.643310874547  5.025268846462
3.950064147373  0.221227159788  4.029610535212  9.406683596875  2.789964661318  0.723294414657  8.793224787635  8.918112519113  5.103696007738  4.141091370014  9711.326845645006  4.489746854970  3.168942345884
2.299621239252  7.950776188817  3.967787445375  6.717064738797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  2.169827835139  8.268110872519  1265.218405040824  4.525136104312  2.716566738536
4.966981908012  1.759149955778  7.763211850396  6.767921306332  6.983131429540  0.187880582479  8.323007334353  9.122627003732  6.705045049478  0.240394317363  2981.860216805441  0.060472842262  7.470035265545
7.074665315492  2.487881003048  2.685726588817  5.913365326354  0.902792637726  0.982365283406  2.614253867463  8.167665291991  8.747402249505  1.365671162150  3025.946818661198  1.383086795189  7.230497115816
7.536577683906  4.182211912441  6.246976847013  2.738735439211  6.086733806504  8.868234594724  5.890240933684  8.439499448971  1.154902068601  4.924447720001  1773.044152353459  0.707397304782  0.950486559000
Information: The stitching and editing of coupling caps is turned ON for design 'bslice_routeOpt.nlib:bslice.design'. (TIM-125)
Information: Design bslice has 103618 nets, 0 global routed, 103614 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'bslice'. (NEX-022)
---extraction options---
Corner: ss_Cmax_125c
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: ss_Cmax_m40c
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Global options:
 late_ccap_threshold       : 3 fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: bslice 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 103614 nets are successfully extracted. (NEX-028)
Information: Design Average RC for design bslice  (NEX-011)
Information: r = 1.122978 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084982 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.432431 ohm/um, via_r = 0.500000 ohm/cut, c = 0.099298 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 103615, routed nets = 103614, across physical hierarchy nets = 0, parasitics cached nets = 103615, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: ss_Cmax_125c_func
2: ss_Cmax_m40c_func
3: ss_Cmax_m40c_test

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: virtual1_SYS_CLK.top_r
16: virtual1_SYS_CLK.top_f
17: virtual1_SYS_2x_CLK.top_r
18: virtual1_SYS_2x_CLK.11_r
19: virtual1_SYS_CLK.6_r
20: virtual1__no_clock_
21: virtual1_SYS_CLK.9_r
22: virtual2_SYS_CLK.top_r
23: virtual2_SYS_CLK.top_f
24: virtual2_SYS_2x_CLK.top_r
25: virtual2_SYS_2x_CLK.11_r
26: virtual2_SYS_CLK.6_r
27: virtual2__no_clock_
28: virtual2_SYS_CLK.10_r
29: virtual3_SYS_CLK.top_r
30: virtual3_SYS_CLK.top_f
31: virtual3_SYS_2x_CLK.top_r
32: virtual3_SYS_2x_CLK.11_r
33: virtual3_SYS_CLK.7_r
34: virtual3_SYS_CLK.6_r
35: virtual4_SYS_CLK.top_r
36: virtual4_SYS_CLK.top_f
37: virtual4_SYS_2x_CLK.top_r
38: virtual4_SYS_2x_CLK.11_r
39: virtual4_SYS_CLK.8_r
40: virtual4_SYS_CLK.6_r
41: ate_clk
42: virtual3__no_clock_
43: virtual4__no_clock_

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
    1  12   0.0000     0.0000      0   0.0000     0.0000      0
    1  13   0.0000     0.0000      0   0.0000     0.0000      0
    1  14   0.0000     0.0000      0   0.0000     0.0000      0
    1  15   0.0000     0.0000      0   0.0000     0.0000      0
    1  16   0.0000     0.0000      0   0.0000     0.0000      0
    1  17   0.0000     0.0000      0   0.0000     0.0000      0
    1  18   0.0000     0.0000      0   0.0000     0.0000      0
    1  19   0.0000     0.0000      0   0.0000     0.0000      0
    1  20   0.0000     0.0000      0   0.0000     0.0000      0
    1  21   0.0000     0.0000      0   0.0000     0.0000      0
    1  22   0.0000     0.0000      0   0.0000     0.0000      0
    1  23   0.0000     0.0000      0   0.0000     0.0000      0
    1  24   0.0000     0.0000      0   0.0000     0.0000      0
    1  25   0.0000     0.0000      0   0.0000     0.0000      0
    1  26   0.0000     0.0000      0   0.0000     0.0000      0
    1  27   0.0000     0.0000      0   0.0000     0.0000      0
    1  28   0.0000     0.0000      0   0.0000     0.0000      0
    1  29   0.0000     0.0000      0   0.0000     0.0000      0
    1  30   0.0000     0.0000      0   0.0000     0.0000      0
    1  31   0.0000     0.0000      0   0.0000     0.0000      0
    1  32   0.0000     0.0000      0   0.0000     0.0000      0
    1  33   0.0000     0.0000      0   0.0000     0.0000      0
    1  34   0.0000     0.0000      0   0.0000     0.0000      0
    1  35   0.0000     0.0000      0   0.0000     0.0000      0
    1  36   0.0000     0.0000      0   0.0000     0.0000      0
    1  37   0.0000     0.0000      0   0.0000     0.0000      0
    1  38   0.0000     0.0000      0   0.0000     0.0000      0
    1  39   0.0000     0.0000      0   0.0000     0.0000      0
    1  40   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   8   0.0000     0.0000      0   0.0000     0.0000      0
    2   9   0.0000     0.0000      0   0.0000     0.0000      0
    2  10   0.1431    10.1423    220   0.0000     0.0000      0
    2  11   0.0000     0.0000      0   0.0000     0.0000      0
    2  12   0.0000     0.0000      0   0.0000     0.0000      0
    2  13   0.0000     0.0000      0   0.0000     0.0000      0
    2  14   0.0000     0.0000      0   0.0000     0.0000      0
    2  15   0.0000     0.0000      0   0.0000     0.0000      0
    2  16   0.0000     0.0000      0   0.0000     0.0000      0
    2  17   0.0000     0.0000      0   0.0000     0.0000      0
    2  18   0.0000     0.0000      0   0.0000     0.0000      0
    2  19   0.0000     0.0000      0   0.0000     0.0000      0
    2  20   0.0000     0.0000      0   0.0000     0.0000      0
    2  21   0.0000     0.0000      0   0.0000     0.0000      0
    2  22   0.0000     0.0000      0   0.0000     0.0000      0
    2  23   0.0000     0.0000      0   0.0000     0.0000      0
    2  24   0.0000     0.0000      0   0.0000     0.0000      0
    2  25   0.0000     0.0000      0   0.0000     0.0000      0
    2  26   0.0000     0.0000      0   0.0000     0.0000      0
    2  27   0.0000     0.0000      0   0.0000     0.0000      0
    2  28   0.0000     0.0000      0   0.0000     0.0000      0
    2  29   0.0000     0.0000      0   0.0000     0.0000      0
    2  30   0.0000     0.0000      0   0.0000     0.0000      0
    2  31   0.0000     0.0000      0   0.0000     0.0000      0
    2  32   0.0000     0.0000      0   0.0000     0.0000      0
    2  33   0.0000     0.0000      0   0.0000     0.0000      0
    2  34   0.0000     0.0000      0   0.0000     0.0000      0
    2  35   0.0000     0.0000      0   0.0000     0.0000      0
    2  36   0.0000     0.0000      0   0.0000     0.0000      0
    2  37   0.0000     0.0000      0   0.0000     0.0000      0
    2  38   0.0000     0.0000      0   0.0000     0.0000      0
    2  39   0.0000     0.0000      0   0.0000     0.0000      0
    2  40   0.0000     0.0000      0   0.0000     0.0000      0
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0000     0.0000      0
    3   8   0.0000     0.0000      0   0.0000     0.0000      0
    3   9   0.0000     0.0000      0   0.0000     0.0000      0
    3  10   0.1431    10.1423    220   0.0000     0.0000      0
    3  11   0.0000     0.0000      0   0.0000     0.0000      0
    3  12   0.0000     0.0000      0   0.0000     0.0000      0
    3  13   0.0000     0.0000      0   0.0000     0.0000      0
    3  14   0.0000     0.0000      0   0.0000     0.0000      0
    3  15   0.0000     0.0000      0   0.0000     0.0000      0
    3  16   0.0000     0.0000      0   0.0000     0.0000      0
    3  18   0.0000     0.0000      0   0.0000     0.0000      0
    3  19   0.0000     0.0000      0   0.0000     0.0000      0
    3  20   0.0000     0.0000      0   0.0000     0.0000      0
    3  21   0.0000     0.0000      0   0.0000     0.0000      0
    3  22   0.0000     0.0000      0   0.0000     0.0000      0
    3  23   0.0000     0.0000      0   0.0000     0.0000      0
    3  25   0.0000     0.0000      0   0.0000     0.0000      0
    3  26   0.0000     0.0000      0   0.0000     0.0000      0
    3  27   0.0000     0.0000      0   0.0000     0.0000      0
    3  28   0.0000     0.0000      0   0.0000     0.0000      0
    3  29   0.0000     0.0000      0   0.0000     0.0000      0
    3  30   0.0000     0.0000      0   0.0000     0.0000      0
    3  32   0.0000     0.0000      0   0.0000     0.0000      0
    3  33   0.0000     0.0000      0   0.0000     0.0000      0
    3  34   0.0000     0.0000      0   0.0000     0.0000      0
    3  35   0.0000     0.0000      0   0.0000     0.0000      0
    3  36   0.0000     0.0000      0   0.0000     0.0000      0
    3  38   0.0000     0.0000      0   0.0000     0.0000      0
    3  39   0.0000     0.0000      0   0.0000     0.0000      0
    3  40   0.0000     0.0000      0   0.0000     0.0000      0
    3  41   0.0000     0.0000      0   0.0000     0.0000      0
    3  42   0.0000     0.0000      0   0.0000     0.0000      0
    3  43   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13     0.1872       59 13789850624
    2   *   0.1431    10.1423  10.1423    220   0.0000     0.0000      0        0     0.0000        5  476148992
    3   *   0.1431    10.1423  10.1423    220   0.0000     0.0000      0        0     0.0000        5  476148992
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.1431    10.1423  10.1423    220   0.0000     0.0000      0       13     0.1872       59 13789850624    494764.34      92874
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.1431    10.1423  10.1423    220   0.0000     0.0000      0       13       59 13789850624    494764.34      92874

Route-opt command complete                CPU:  8643 s (  2.40 hr )  ELAPSE:  1779 s (  0.49 hr )  MEM-PEAK:  4221 MB
Route-opt command statistics  CPU=2055 sec (0.57 hr) ELAPSED=358 sec (0.10 hr) MEM-PEAK=4.122 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2024-01-05 14:11:00 / Session: 0.49 hr / Command: 0.10 hr / Memory: 4221 MB (FLW-8100)
1
save_block
Information: Saving block 'bslice_routeOpt.nlib:bslice.design'
1
report_qor -summary > reports/routeOpt_qor.summary
report_timing -max_paths 10 -nosplit -derate -nets -transition_time > reports/routeOpt_setup.rpt
report_timing -max_paths 10 -nosplit -derate -nets -transition_time -delay_type min > reports/routeOpt_hold.rpt
### create ABS
create_abstract -read_only -timing_level full_interface
delete existing abstract view.
FP stats:  leaf inst=16  hier inst=0 boundary conns=1039 other conns=0 hier conns=0 hier ports=2
Computing longest and shortest clock paths
 scenario ss_Cmax_125c_func 
 scenario ss_Cmax_m40c_func 
Computing longest and shortest clock paths
 scenario ss_Cmax_m40c_test 
Information: Input port 'clk' has high fanout.  Some fanouts filtered from the abstract. (ABS-252)

Number of pins with exceptions found: 2585
Number of new cells kept: 1021
Number of hierarchical pins with exceptions found: 0
Number of new hierarchical exception pins kept: 0
Total new objects included because of exceptions: 1021


Constrained pins found in design bslice :
     User size only :  0
     Exception      :  0
     Clock          :  0
     Clock Gating   :  0
     Constraint     :  0
     Case analysis  :  0
     Cell mode      :  0
     Disable timing :  0
     CTS exception  :  0
     PVT            :  0
     Latency        :  0
     Clock sense    :  0

Number of cells Retained due to UTC: 0
global route congestion map copied to abstract view.
1 voltage area(s) copied to abstract view.
0 edit group(s) copied to abstract view.
Time taken for computing hidden area information for abstract 'bslice' :
 0.000000(User),0.000000(System), 0.000000(CPU), 0.000000(Elapsed)
0 nets and 0 cells are optimizable
0 clk nets and 0 clk cells are optimizable
Information: 7308 nets (100.00% of eligible nets) of bslice.abstract have parasitics. (ABS-409)
Saved coupling caps for 9785 net pairs in block 'bslice'.
Number of leaf cells in abstract view:   10996
Number of leaf cells in design view:   95288
Compression percentage:   88.46
abstract view for design bslice is created.
Information: Read-only abstract for block bslice_routeOpt.nlib:bslice has been saved to disk. (ABS-247)
1
save_lib -all
Saving all libraries...
Information: abstract view of block 'bslice' is not being saved because it is in read mode. (NDM-073)
1
close_lib
Closing library 'bslice_routeOpt.nlib'
Information: The net parasitics of block bslice are cleared. (TIM-123)
1
#exit
Information: 55 out of 60 LGL-336 messages were not printed due to limit 5  (MSG-3913)
