--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_FC.twx CNC2_FC.ncd -o CNC2_FC.twr CNC2_FC.pcf -ucf CNC2_FC.ucf

Design file:              CNC2_FC.ncd
Physical constraint file: CNC2_FC.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 321793425 paths analyzed, 23809 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.342ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC (SLICE_X22Y0.CX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_5 (FF)
  Destination:          CNC2_FC/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.570ns (Levels of Logic = 1)
  Clock Path Skew:      1.809ns (1.275 - -0.534)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_5 to CNC2_FC/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y35.CQ      Tcko                  0.408   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<5>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_5
    SLICE_X33Y35.B1      net (fanout=1)        4.647   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<5>
    SLICE_X33Y35.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<7>
                                                       CNC2_FC/ibus_DataIn<5>LogicTrst1
    SLICE_X22Y0.CX       net (fanout=120)      7.052   CNC2_FC/ibus_DataIn<5>
    SLICE_X22Y0.CLK      Tds                   0.204   CNC2_FC/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O
                                                       CNC2_FC/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     12.570ns (0.871ns logic, 11.699ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.362ns (Levels of Logic = 2)
  Clock Path Skew:      1.752ns (1.275 - -0.477)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X39Y33.B2      net (fanout=3)        3.534   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X39Y33.B       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_FC/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X33Y35.B5      net (fanout=16)       0.663   CNC2_FC/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X33Y35.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<7>
                                                       CNC2_FC/ibus_DataIn<5>LogicTrst1
    SLICE_X22Y0.CX       net (fanout=120)      7.052   CNC2_FC/ibus_DataIn<5>
    SLICE_X22Y0.CLK      Tds                   0.204   CNC2_FC/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O
                                                       CNC2_FC/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     12.362ns (1.113ns logic, 11.249ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.898ns (Levels of Logic = 3)
  Clock Path Skew:      1.748ns (1.275 - -0.473)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y54.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y34.A6      net (fanout=19)       1.538   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y34.A       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X39Y33.B3      net (fanout=10)       1.273   AddressDecoderCS0n
    SLICE_X39Y33.B       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_FC/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X33Y35.B5      net (fanout=16)       0.663   CNC2_FC/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X33Y35.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<7>
                                                       CNC2_FC/ibus_DataIn<5>LogicTrst1
    SLICE_X22Y0.CX       net (fanout=120)      7.052   CNC2_FC/ibus_DataIn<5>
    SLICE_X22Y0.CLK      Tds                   0.204   CNC2_FC/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O
                                                       CNC2_FC/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     11.898ns (1.372ns logic, 10.526ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMA (SLICE_X6Y66.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.137ns (Levels of Logic = 5)
  Clock Path Skew:      1.872ns (1.399 - -0.473)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y54.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y34.A6      net (fanout=19)       1.538   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y34.A       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X49Y34.C2      net (fanout=10)       0.439   AddressDecoderCS0n
    SLICE_X49Y34.C       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       CNC2_FC/SCANHEAD_Partition_1/Mmux_Laser_Select1
    SLICE_X41Y43.A6      net (fanout=25)       1.262   CNC2_FC/SCANHEAD_Partition_1/Laser_Select
    SLICE_X41Y43.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X35Y62.B6      net (fanout=5)        1.612   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X35Y62.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CopyEndADDR<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X37Y66.A5      net (fanout=7)        0.774   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X37Y66.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BufferHeadADDR[8]_PWR_182_o_equal_20_o_inv
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X6Y66.CE       net (fanout=6)        4.468   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X6Y66.CLK      Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     12.137ns (2.044ns logic, 10.093ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.239ns (Levels of Logic = 5)
  Clock Path Skew:      0.085ns (0.595 - 0.510)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC/LocalBusBridge_1/m_last_ibus_WE to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y31.AQ      Tcko                  0.391   CNC2_FC/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X43Y25.A4      net (fanout=34)       1.740   CNC2_FC/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X43Y25.A       Tilo                  0.259   CNC2_FC/m_last_Led_Request
                                                       CNC2_FC/LocalBusBridge_1/IBUS_Write1
    SLICE_X39Y43.B4      net (fanout=15)       2.142   CNC2_FC/ibus_Write
    SLICE_X39Y43.B       Tilo                  0.259   N1815
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2_SW1
    SLICE_X41Y43.A4      net (fanout=1)        0.459   N1815
    SLICE_X41Y43.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X35Y62.B6      net (fanout=5)        1.612   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X35Y62.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CopyEndADDR<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X37Y66.A5      net (fanout=7)        0.774   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X37Y66.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BufferHeadADDR[8]_PWR_182_o_equal_20_o_inv
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X6Y66.CE       net (fanout=6)        4.468   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X6Y66.CLK      Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.239ns (2.044ns logic, 11.195ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.162ns (Levels of Logic = 5)
  Clock Path Skew:      0.083ns (0.595 - 0.512)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC/LocalBusBridge_1/m_ibus_WE to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y33.AMUX    Tshcko                0.461   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/_n0216_inv
                                                       CNC2_FC/LocalBusBridge_1/m_ibus_WE
    SLICE_X43Y25.A2      net (fanout=35)       1.593   CNC2_FC/LocalBusBridge_1/m_ibus_WE
    SLICE_X43Y25.A       Tilo                  0.259   CNC2_FC/m_last_Led_Request
                                                       CNC2_FC/LocalBusBridge_1/IBUS_Write1
    SLICE_X39Y43.B4      net (fanout=15)       2.142   CNC2_FC/ibus_Write
    SLICE_X39Y43.B       Tilo                  0.259   N1815
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2_SW1
    SLICE_X41Y43.A4      net (fanout=1)        0.459   N1815
    SLICE_X41Y43.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X35Y62.B6      net (fanout=5)        1.612   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X35Y62.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CopyEndADDR<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X37Y66.A5      net (fanout=7)        0.774   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X37Y66.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BufferHeadADDR[8]_PWR_182_o_equal_20_o_inv
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X6Y66.CE       net (fanout=6)        4.468   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X6Y66.CLK      Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.162ns (2.114ns logic, 11.048ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMB (SLICE_X6Y66.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.137ns (Levels of Logic = 5)
  Clock Path Skew:      1.872ns (1.399 - -0.473)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y54.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y34.A6      net (fanout=19)       1.538   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y34.A       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X49Y34.C2      net (fanout=10)       0.439   AddressDecoderCS0n
    SLICE_X49Y34.C       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       CNC2_FC/SCANHEAD_Partition_1/Mmux_Laser_Select1
    SLICE_X41Y43.A6      net (fanout=25)       1.262   CNC2_FC/SCANHEAD_Partition_1/Laser_Select
    SLICE_X41Y43.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X35Y62.B6      net (fanout=5)        1.612   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X35Y62.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CopyEndADDR<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X37Y66.A5      net (fanout=7)        0.774   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X37Y66.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BufferHeadADDR[8]_PWR_182_o_equal_20_o_inv
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X6Y66.CE       net (fanout=6)        4.468   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X6Y66.CLK      Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     12.137ns (2.044ns logic, 10.093ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.239ns (Levels of Logic = 5)
  Clock Path Skew:      0.085ns (0.595 - 0.510)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC/LocalBusBridge_1/m_last_ibus_WE to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y31.AQ      Tcko                  0.391   CNC2_FC/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X43Y25.A4      net (fanout=34)       1.740   CNC2_FC/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X43Y25.A       Tilo                  0.259   CNC2_FC/m_last_Led_Request
                                                       CNC2_FC/LocalBusBridge_1/IBUS_Write1
    SLICE_X39Y43.B4      net (fanout=15)       2.142   CNC2_FC/ibus_Write
    SLICE_X39Y43.B       Tilo                  0.259   N1815
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2_SW1
    SLICE_X41Y43.A4      net (fanout=1)        0.459   N1815
    SLICE_X41Y43.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X35Y62.B6      net (fanout=5)        1.612   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X35Y62.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CopyEndADDR<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X37Y66.A5      net (fanout=7)        0.774   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X37Y66.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BufferHeadADDR[8]_PWR_182_o_equal_20_o_inv
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X6Y66.CE       net (fanout=6)        4.468   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X6Y66.CLK      Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.239ns (2.044ns logic, 11.195ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.162ns (Levels of Logic = 5)
  Clock Path Skew:      0.083ns (0.595 - 0.512)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC/LocalBusBridge_1/m_ibus_WE to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y33.AMUX    Tshcko                0.461   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/_n0216_inv
                                                       CNC2_FC/LocalBusBridge_1/m_ibus_WE
    SLICE_X43Y25.A2      net (fanout=35)       1.593   CNC2_FC/LocalBusBridge_1/m_ibus_WE
    SLICE_X43Y25.A       Tilo                  0.259   CNC2_FC/m_last_Led_Request
                                                       CNC2_FC/LocalBusBridge_1/IBUS_Write1
    SLICE_X39Y43.B4      net (fanout=15)       2.142   CNC2_FC/ibus_Write
    SLICE_X39Y43.B       Tilo                  0.259   N1815
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2_SW1
    SLICE_X41Y43.A4      net (fanout=1)        0.459   N1815
    SLICE_X41Y43.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X35Y62.B6      net (fanout=5)        1.612   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X35Y62.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CopyEndADDR<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X37Y66.A5      net (fanout=7)        0.774   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X37Y66.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BufferHeadADDR[8]_PWR_182_o_equal_20_o_inv
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X6Y66.CE       net (fanout=6)        4.468   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X6Y66.CLK      Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.162ns (2.114ns logic, 11.048ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_FC/LocalBusBridge_1/m_ibus_WE (SLICE_X45Y33.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.199ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/LocalBusBridge_1/m_ibus_WE (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.009ns (Levels of Logic = 2)
  Clock Path Skew:      1.400ns (1.136 - -0.264)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/LocalBusBridge_1/m_ibus_WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y54.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y34.A6      net (fanout=19)       0.909   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y34.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X45Y33.A4      net (fanout=10)       0.591   AddressDecoderCS0n
    SLICE_X45Y33.CLK     Tah         (-Th)    -0.155   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/_n0216_inv
                                                       CNC2_FC/LocalBusBridge_1/lb_CS_n_lb_WR_n_AND_13_o1
                                                       CNC2_FC/LocalBusBridge_1/m_ibus_WE
    -------------------------------------------------  ---------------------------
    Total                                      2.009ns (0.509ns logic, 1.500ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_12 (SLICE_X41Y37.A3), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.071ns (Levels of Logic = 2)
  Clock Path Skew:      1.370ns (1.106 - -0.264)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y54.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X42Y36.D4      net (fanout=19)       1.192   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X42Y36.D       Tilo                  0.156   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_QSDCycleCount<8>
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X41Y37.A3      net (fanout=16)       0.310   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X41Y37.CLK     Tah         (-Th)    -0.215   CNC2_FC/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<15>
                                                       CNC2_FC/ibus_DataIn<12>LogicTrst1
                                                       CNC2_FC/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_12
    -------------------------------------------------  ---------------------------
    Total                                      2.071ns (0.569ns logic, 1.502ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.301ns (Levels of Logic = 2)
  Clock Path Skew:      1.373ns (1.106 - -0.267)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y33.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X42Y36.D3      net (fanout=3)        1.420   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X42Y36.D       Tilo                  0.156   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_QSDCycleCount<8>
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X41Y37.A3      net (fanout=16)       0.310   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X41Y37.CLK     Tah         (-Th)    -0.215   CNC2_FC/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<15>
                                                       CNC2_FC/ibus_DataIn<12>LogicTrst1
                                                       CNC2_FC/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_12
    -------------------------------------------------  ---------------------------
    Total                                      2.301ns (0.571ns logic, 1.730ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA (SLICE_X42Y50.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress_1 (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.132 - 0.115)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress_1 to CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.BQ      Tcko                  0.200   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress_1
    SLICE_X42Y50.D2      net (fanout=50)       0.415   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress<1>
    SLICE_X42Y50.CLK     Tah         (-Th)     0.295   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (-0.095ns logic, 0.415ns route)
                                                       (-29.7% logic, 129.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 871629 paths analyzed, 19703 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.241ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_3 (SLICE_X5Y62.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.726ns (Levels of Logic = 2)
  Clock Path Skew:      -2.105ns (-0.167 - 1.938)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X7Y73.A2       net (fanout=1201)     6.028   startup_reset
    SLICE_X7Y73.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_NextCRCEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o1
    SLICE_X2Y67.B3       net (fanout=7)        1.664   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o
    SLICE_X2Y67.B        Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y62.SR       net (fanout=14)       0.816   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y62.CLK      Trck                  0.348   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_3
    -------------------------------------------------  ---------------------------
    Total                                      9.726ns (1.218ns logic, 8.508ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.155ns (Levels of Logic = 2)
  Clock Path Skew:      0.139ns (0.515 - 0.376)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y68.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4
    SLICE_X7Y73.A3       net (fanout=48)       7.474   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4
    SLICE_X7Y73.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_NextCRCEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o1
    SLICE_X2Y67.B3       net (fanout=7)        1.664   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o
    SLICE_X2Y67.B        Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y62.SR       net (fanout=14)       0.816   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y62.CLK      Trck                  0.348   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_3
    -------------------------------------------------  ---------------------------
    Total                                     11.155ns (1.201ns logic, 9.954ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.633ns (Levels of Logic = 2)
  Clock Path Skew:      0.129ns (0.515 - 0.386)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y67.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2
    SLICE_X7Y73.A6       net (fanout=273)      6.952   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2
    SLICE_X7Y73.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_NextCRCEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o1
    SLICE_X2Y67.B3       net (fanout=7)        1.664   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o
    SLICE_X2Y67.B        Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y62.SR       net (fanout=14)       0.816   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y62.CLK      Trck                  0.348   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_3
    -------------------------------------------------  ---------------------------
    Total                                     10.633ns (1.201ns logic, 9.432ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X0Y20.DIA6), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_6 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.145ns (Levels of Logic = 2)
  Clock Path Skew:      0.182ns (0.448 - 0.266)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_6 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.AQ      Tcko                  0.391   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<7>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_6
    SLICE_X41Y32.C2      net (fanout=1)        5.849   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<6>
    SLICE_X41Y32.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<7>
                                                       CNC2_FC/ibus_DataIn<6>LogicTrst1
    SLICE_X3Y37.B1       net (fanout=120)      4.269   CNC2_FC/ibus_DataIn<6>
    SLICE_X3Y37.B        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA1<6>LogicTrst1
    RAMB16_X0Y20.DIA6    net (fanout=1)        0.818   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA1<6>
    RAMB16_X0Y20.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     12.145ns (1.209ns logic, 10.936ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.067ns (Levels of Logic = 3)
  Clock Path Skew:      0.096ns (0.540 - 0.444)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X32Y37.D3      net (fanout=3)        3.248   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X32Y37.D       Tilo                  0.205   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_373_o1
    SLICE_X41Y32.C5      net (fanout=16)       1.318   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_373_o
    SLICE_X41Y32.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<7>
                                                       CNC2_FC/ibus_DataIn<6>LogicTrst1
    SLICE_X3Y37.B1       net (fanout=120)      4.269   CNC2_FC/ibus_DataIn<6>
    SLICE_X3Y37.B        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA1<6>LogicTrst1
    RAMB16_X0Y20.DIA6    net (fanout=1)        0.818   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA1<6>
    RAMB16_X0Y20.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.067ns (1.414ns logic, 9.653ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.848ns (Levels of Logic = 4)
  Clock Path Skew:      0.087ns (0.627 - 0.540)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y54.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X31Y38.B6      net (fanout=19)       2.301   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X31Y38.B       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/m_Scan_Request<3>
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X32Y37.D4      net (fanout=22)       0.469   AddressDecoderCS2n
    SLICE_X32Y37.D       Tilo                  0.205   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_373_o1
    SLICE_X41Y32.C5      net (fanout=16)       1.318   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_373_o
    SLICE_X41Y32.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<7>
                                                       CNC2_FC/ibus_DataIn<6>LogicTrst1
    SLICE_X3Y37.B1       net (fanout=120)      4.269   CNC2_FC/ibus_DataIn<6>
    SLICE_X3Y37.B        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA1<6>LogicTrst1
    RAMB16_X0Y20.DIA6    net (fanout=1)        0.818   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA1<6>
    RAMB16_X0Y20.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     10.848ns (1.673ns logic, 9.175ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_2 (SLICE_X5Y62.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.702ns (Levels of Logic = 2)
  Clock Path Skew:      -2.105ns (-0.167 - 1.938)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X7Y73.A2       net (fanout=1201)     6.028   startup_reset
    SLICE_X7Y73.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_NextCRCEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o1
    SLICE_X2Y67.B3       net (fanout=7)        1.664   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o
    SLICE_X2Y67.B        Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y62.SR       net (fanout=14)       0.816   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y62.CLK      Trck                  0.324   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_2
    -------------------------------------------------  ---------------------------
    Total                                      9.702ns (1.194ns logic, 8.508ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.131ns (Levels of Logic = 2)
  Clock Path Skew:      0.139ns (0.515 - 0.376)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y68.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4
    SLICE_X7Y73.A3       net (fanout=48)       7.474   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4
    SLICE_X7Y73.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_NextCRCEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o1
    SLICE_X2Y67.B3       net (fanout=7)        1.664   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o
    SLICE_X2Y67.B        Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y62.SR       net (fanout=14)       0.816   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y62.CLK      Trck                  0.324   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_2
    -------------------------------------------------  ---------------------------
    Total                                     11.131ns (1.177ns logic, 9.954ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.609ns (Levels of Logic = 2)
  Clock Path Skew:      0.129ns (0.515 - 0.386)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y67.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2
    SLICE_X7Y73.A6       net (fanout=273)      6.952   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2
    SLICE_X7Y73.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_NextCRCEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o1
    SLICE_X2Y67.B3       net (fanout=7)        1.664   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o
    SLICE_X2Y67.B        Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y62.SR       net (fanout=14)       0.816   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y62.CLK      Trck                  0.324   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_2
    -------------------------------------------------  ---------------------------
    Total                                     10.609ns (1.177ns logic, 9.432ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (SLICE_X0Y36.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y36.CQ       Tcko                  0.200   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2
    SLICE_X0Y36.DX       net (fanout=3)        0.146   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<2>
    SLICE_X0Y36.CLK      Tckdi       (-Th)    -0.048   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.248ns logic, 0.146ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_22 (SLICE_X24Y15.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_54 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_54 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y15.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<55>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_54
    SLICE_X24Y15.B5      net (fanout=2)        0.078   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<54>
    SLICE_X24Y15.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<55>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux__n1263152
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_22
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_12 (SLICE_X32Y56.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_44 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_44 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y56.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag<45>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_44
    SLICE_X32Y56.B5      net (fanout=2)        0.078   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag<44>
    SLICE_X32Y56.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag<45>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux__n126342
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_12
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X0Y20.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.576ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X3Y38.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X3Y38.A4       net (fanout=1201)     3.812   startup_reset
    SLICE_X3Y38.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X3Y38.SR       net (fanout=2)        0.817   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X3Y38.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.576ns (0.947ns logic, 4.629ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.801ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y40.BQ       Tcko                  0.408   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X3Y38.A1       net (fanout=2)        1.037   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X3Y38.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X3Y38.SR       net (fanout=2)        0.817   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X3Y38.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.801ns (0.947ns logic, 1.854ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X3Y38.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.653ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.847ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X3Y38.A4       net (fanout=1201)     3.812   startup_reset
    SLICE_X3Y38.AMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X3Y38.CLK      net (fanout=2)        0.314   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      4.847ns (0.721ns logic, 4.126ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.428ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.072ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y40.BQ       Tcko                  0.408   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X3Y38.A1       net (fanout=2)        1.037   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X3Y38.AMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X3Y38.CLK      net (fanout=2)        0.314   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      2.072ns (0.721ns logic, 1.351ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X3Y38.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.625ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.625ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y40.BQ       Tcko                  0.200   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X3Y38.A1       net (fanout=2)        0.691   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X3Y38.A        Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X3Y38.SR       net (fanout=2)        0.423   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X3Y38.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.625ns (0.511ns logic, 1.114ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.300ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.300ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X3Y38.A4       net (fanout=1201)     2.366   startup_reset
    SLICE_X3Y38.A        Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X3Y38.SR       net (fanout=2)        0.423   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X3Y38.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.300ns (0.511ns logic, 2.789ns route)
                                                       (15.5% logic, 84.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X3Y38.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.265ns (data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.265ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y40.BQ       Tcko                  0.200   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X3Y38.A1       net (fanout=2)        0.691   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X3Y38.AMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X3Y38.CLK      net (fanout=2)        0.171   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.403ns logic, 0.862ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X3Y38.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.940ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.940ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X3Y38.A4       net (fanout=1201)     2.366   startup_reset
    SLICE_X3Y38.AMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X3Y38.CLK      net (fanout=2)        0.171   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      2.940ns (0.403ns logic, 2.537ns route)
                                                       (13.7% logic, 86.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.460ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X5Y39.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X5Y39.D5       net (fanout=1201)     3.211   startup_reset
    SLICE_X5Y39.D        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X5Y39.SR       net (fanout=2)        0.302   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X5Y39.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.460ns (0.947ns logic, 3.513ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.788ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y40.DQ       Tcko                  0.408   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X5Y39.D3       net (fanout=2)        0.539   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X5Y39.D        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X5Y39.SR       net (fanout=2)        0.302   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X5Y39.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.788ns (0.947ns logic, 0.841ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X5Y39.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.251ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.249ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X5Y39.D5       net (fanout=1201)     3.211   startup_reset
    SLICE_X5Y39.DMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X5Y39.CLK      net (fanout=2)        0.317   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      4.249ns (0.721ns logic, 3.528ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.923ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.577ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y40.DQ       Tcko                  0.408   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X5Y39.D3       net (fanout=2)        0.539   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X5Y39.DMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X5Y39.CLK      net (fanout=2)        0.317   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.577ns (0.721ns logic, 0.856ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X5Y39.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.998ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.998ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y40.DQ       Tcko                  0.200   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X5Y39.D3       net (fanout=2)        0.330   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X5Y39.D        Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X5Y39.SR       net (fanout=2)        0.157   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X5Y39.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.998ns (0.511ns logic, 0.487ns route)
                                                       (51.2% logic, 48.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.620ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.620ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X5Y39.D5       net (fanout=1201)     1.952   startup_reset
    SLICE_X5Y39.D        Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X5Y39.SR       net (fanout=2)        0.157   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X5Y39.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.620ns (0.511ns logic, 2.109ns route)
                                                       (19.5% logic, 80.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X5Y39.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.907ns (data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      0.907ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y40.DQ       Tcko                  0.200   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X5Y39.D3       net (fanout=2)        0.330   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X5Y39.DMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X5Y39.CLK      net (fanout=2)        0.174   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      0.907ns (0.403ns logic, 0.504ns route)
                                                       (44.4% logic, 55.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X5Y39.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.529ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.529ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X5Y39.D5       net (fanout=1201)     1.952   startup_reset
    SLICE_X5Y39.DMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X5Y39.CLK      net (fanout=2)        0.174   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      2.529ns (0.403ns logic, 2.126ns route)
                                                       (15.9% logic, 84.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.972ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X4Y27.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.528ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.972ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X4Y25.B3       net (fanout=1201)     4.139   startup_reset
    SLICE_X4Y25.BMUX     Tilo                  0.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X4Y27.CLK      net (fanout=2)        1.174   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      5.972ns (0.659ns logic, 5.313ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.593ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.907ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y16.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X4Y25.B5       net (fanout=2)        1.091   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X4Y25.BMUX     Tilo                  0.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X4Y27.CLK      net (fanout=2)        1.174   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      2.907ns (0.642ns logic, 2.265ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X4Y27.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.709ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X4Y25.B3       net (fanout=1201)     4.139   startup_reset
    SLICE_X4Y25.B        Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X4Y27.SR       net (fanout=2)        0.727   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X4Y27.CLK      Trck                  0.230   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.709ns (0.843ns logic, 4.866ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.644ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y16.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X4Y25.B5       net (fanout=2)        1.091   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X4Y25.B        Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X4Y27.SR       net (fanout=2)        0.727   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X4Y27.CLK      Trck                  0.230   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.644ns (0.826ns logic, 1.818ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X4Y27.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.509ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y16.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X4Y25.B5       net (fanout=2)        0.632   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X4Y25.B        Tilo                  0.142   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X4Y27.SR       net (fanout=2)        0.430   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X4Y27.CLK      Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.509ns (0.447ns logic, 1.062ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.502ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X4Y25.B3       net (fanout=1201)     2.623   startup_reset
    SLICE_X4Y25.B        Tilo                  0.142   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X4Y27.SR       net (fanout=2)        0.430   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X4Y27.CLK      Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.502ns (0.449ns logic, 3.053ns route)
                                                       (12.8% logic, 87.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X4Y27.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.755ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.755ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y16.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X4Y25.B5       net (fanout=2)        0.632   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X4Y25.BMUX     Tilo                  0.183   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X4Y27.CLK      net (fanout=2)        0.742   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.755ns (0.381ns logic, 1.374ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X4Y27.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.748ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.748ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X4Y25.B3       net (fanout=1201)     2.623   startup_reset
    SLICE_X4Y25.BMUX     Tilo                  0.183   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X4Y27.CLK      net (fanout=2)        0.742   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      3.748ns (0.383ns logic, 3.365ns route)
                                                       (10.2% logic, 89.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.602ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X5Y24.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X5Y24.A5       net (fanout=1201)     4.181   startup_reset
    SLICE_X5Y24.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X5Y24.SR       net (fanout=2)        0.474   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X5Y24.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.602ns (0.947ns logic, 4.655ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.442ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y16.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X5Y24.A3       net (fanout=2)        1.038   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X5Y24.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X5Y24.SR       net (fanout=2)        0.474   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X5Y24.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.442ns (0.930ns logic, 1.512ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X5Y24.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.288ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.212ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X5Y24.A5       net (fanout=1201)     4.181   startup_reset
    SLICE_X5Y24.AMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X5Y24.CLK      net (fanout=2)        0.310   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      5.212ns (0.721ns logic, 4.491ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.448ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.052ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y16.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X5Y24.A3       net (fanout=2)        1.038   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X5Y24.AMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X5Y24.CLK      net (fanout=2)        0.310   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      2.052ns (0.704ns logic, 1.348ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X5Y24.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.441ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y16.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X5Y24.A3       net (fanout=2)        0.641   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X5Y24.A        Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X5Y24.SR       net (fanout=2)        0.291   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X5Y24.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.441ns (0.509ns logic, 0.932ns route)
                                                       (35.3% logic, 64.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.435ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X5Y24.A5       net (fanout=1201)     2.633   startup_reset
    SLICE_X5Y24.A        Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X5Y24.SR       net (fanout=2)        0.291   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X5Y24.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.435ns (0.511ns logic, 2.924ns route)
                                                       (14.9% logic, 85.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X5Y24.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.209ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.209ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y16.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X5Y24.A3       net (fanout=2)        0.641   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X5Y24.AMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X5Y24.CLK      net (fanout=2)        0.167   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (0.401ns logic, 0.808ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X5Y24.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.203ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.203ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X5Y24.A5       net (fanout=1201)     2.633   startup_reset
    SLICE_X5Y24.AMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X5Y24.CLK      net (fanout=2)        0.167   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      3.203ns (0.403ns logic, 2.800ns route)
                                                       (12.6% logic, 87.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.026ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X8Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.026ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X8Y59.C5       net (fanout=1201)     4.713   startup_reset
    SLICE_X8Y59.C        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X8Y58.SR       net (fanout=2)        0.470   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X8Y58.CLK      Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.026ns (0.843ns logic, 5.183ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.805ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X8Y59.C3       net (fanout=2)        0.509   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X8Y59.C        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X8Y58.SR       net (fanout=2)        0.470   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X8Y58.CLK      Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.805ns (0.826ns logic, 0.979ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X8Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.814ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.686ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X8Y59.C5       net (fanout=1201)     4.713   startup_reset
    SLICE_X8Y59.CMUX     Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X8Y58.CLK      net (fanout=2)        0.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      5.686ns (0.659ns logic, 5.027ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.035ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.465ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X8Y59.C3       net (fanout=2)        0.509   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X8Y59.CMUX     Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X8Y58.CLK      net (fanout=2)        0.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.465ns (0.642ns logic, 0.823ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X8Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.997ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.997ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X8Y59.C3       net (fanout=2)        0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X8Y59.C        Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X8Y58.SR       net (fanout=2)        0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X8Y58.CLK      Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.997ns (0.447ns logic, 0.550ns route)
                                                       (44.8% logic, 55.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.666ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.666ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X8Y59.C5       net (fanout=1201)     2.956   startup_reset
    SLICE_X8Y59.C        Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X8Y58.SR       net (fanout=2)        0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X8Y58.CLK      Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.666ns (0.449ns logic, 3.217ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X8Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.794ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      0.794ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X8Y59.C3       net (fanout=2)        0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X8Y59.CMUX     Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X8Y58.CLK      net (fanout=2)        0.124   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.381ns logic, 0.413ns route)
                                                       (48.0% logic, 52.0% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X8Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.463ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.463ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X8Y59.C5       net (fanout=1201)     2.956   startup_reset
    SLICE_X8Y59.CMUX     Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X8Y58.CLK      net (fanout=2)        0.124   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      3.463ns (0.383ns logic, 3.080ns route)
                                                       (11.1% logic, 88.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.984ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X8Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.516ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.984ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X11Y61.B5      net (fanout=1201)     4.768   startup_reset
    SLICE_X11Y61.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X8Y61.CLK      net (fanout=2)        0.495   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      5.984ns (0.721ns logic, 5.263ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.775ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.725ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y61.B4      net (fanout=2)        0.526   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y61.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X8Y61.CLK      net (fanout=2)        0.495   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.725ns (0.704ns logic, 1.021ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X8Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.979ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X11Y61.B5      net (fanout=1201)     4.768   startup_reset
    SLICE_X11Y61.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X8Y61.SR       net (fanout=2)        0.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X8Y61.CLK      Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.979ns (0.897ns logic, 5.082ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.720ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y61.B4      net (fanout=2)        0.526   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y61.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X8Y61.SR       net (fanout=2)        0.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X8Y61.CLK      Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (0.880ns logic, 0.840ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X8Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.815ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.815ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y61.B4      net (fanout=2)        0.227   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y61.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X8Y61.SR       net (fanout=2)        0.127   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X8Y61.CLK      Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.815ns (0.461ns logic, 0.354ns route)
                                                       (56.6% logic, 43.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.582ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.582ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X11Y61.B5      net (fanout=1201)     2.992   startup_reset
    SLICE_X11Y61.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X8Y61.SR       net (fanout=2)        0.127   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X8Y61.CLK      Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.582ns (0.463ns logic, 3.119ns route)
                                                       (12.9% logic, 87.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X8Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.901ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      0.901ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y61.B4      net (fanout=2)        0.227   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y61.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X8Y61.CLK      net (fanout=2)        0.273   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      0.901ns (0.401ns logic, 0.500ns route)
                                                       (44.5% logic, 55.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X8Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.668ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.668ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X11Y61.B5      net (fanout=1201)     2.992   startup_reset
    SLICE_X11Y61.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X8Y61.CLK      net (fanout=2)        0.273   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      3.668ns (0.403ns logic, 3.265ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 28 paths analyzed, 28 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.777ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC/LocalBusBridge_1/m_BusDataOut_15 (SLICE_X39Y32.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.223ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iE_stop (PAD)
  Destination:          CNC2_FC/LocalBusBridge_1/m_BusDataOut_15 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.140ns (Levels of Logic = 4)
  Clock Path Delay:     2.388ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iE_stop to CNC2_FC/LocalBusBridge_1/m_BusDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A4.I                 Tiopi                 1.310   iE_stop
                                                       iE_stop
                                                       iE_stop_IBUF
                                                       ProtoComp384.IMUX.6
    SLICE_X41Y38.A6      net (fanout=1)        6.374   iE_stop_IBUF
    SLICE_X41Y38.A       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT19
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT718
    SLICE_X39Y33.C4      net (fanout=1)        0.725   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT717
    SLICE_X39Y33.C       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT719
    SLICE_X39Y32.A4      net (fanout=1)        0.891   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT718
    SLICE_X39Y32.CLK     Tas                   0.322   CNC2_FC/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT720
                                                       CNC2_FC/LocalBusBridge_1/m_BusDataOut_15
    -------------------------------------------------  ---------------------------
    Total                                     10.140ns (2.150ns logic, 7.990ns route)
                                                       (21.2% logic, 78.8% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC/LocalBusBridge_1/m_BusDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp384.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X39Y32.CLK     net (fanout=1009)     0.809   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.388ns (1.323ns logic, 1.065ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQB/m_stack_0 (SLICE_X27Y69.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.939ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               svo_enc_b<4> (PAD)
  Destination:          CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQB/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.405ns (Levels of Logic = 1)
  Clock Path Delay:     2.369ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: svo_enc_b<4> to CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A6.I                 Tiopi                 1.310   svo_enc_b<4>
                                                       svo_enc_b<4>
                                                       svo_enc_b_4_IBUF
                                                       ProtoComp384.IMUX.23
    SLICE_X27Y69.AX      net (fanout=1)        7.032   svo_enc_b_4_IBUF
    SLICE_X27Y69.CLK     Tdick                 0.063   CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQB/m_stack<3>
                                                       CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQB/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      8.405ns (1.373ns logic, 7.032ns route)
                                                       (16.3% logic, 83.7% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp384.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X27Y69.CLK     net (fanout=1009)     0.790   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.369ns (1.323ns logic, 1.046ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/m_stack_0 (SLICE_X28Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.757ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               svo_enc_a<4> (PAD)
  Destination:          CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.580ns (Levels of Logic = 1)
  Clock Path Delay:     2.362ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: svo_enc_a<4> to CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A5.I                 Tiopi                 1.310   svo_enc_a<4>
                                                       svo_enc_a<4>
                                                       svo_enc_a_4_IBUF
                                                       ProtoComp384.IMUX.19
    SLICE_X28Y63.AX      net (fanout=1)        6.134   svo_enc_a_4_IBUF
    SLICE_X28Y63.CLK     Tdick                 0.136   CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/m_stack<3>
                                                       CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      7.580ns (1.446ns logic, 6.134ns route)
                                                       (19.1% logic, 80.9% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp384.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X28Y63.CLK     net (fanout=1009)     0.783   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.362ns (1.323ns logic, 1.039ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_FC/Encoder_Partition_1/G1.Channel[3].IndexTriggerFilter/m_stack_0 (SLICE_X48Y8.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_index<3> (PAD)
  Destination:          CNC2_FC/Encoder_Partition_1/G1.Channel[3].IndexTriggerFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.337ns (Levels of Logic = 1)
  Clock Path Delay:     3.306ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_index<3> to CNC2_FC/Encoder_Partition_1/G1.Channel[3].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P11.I                Tiopi                 1.126   svo_enc_index<3>
                                                       svo_enc_index<3>
                                                       svo_enc_index_3_IBUF
                                                       ProtoComp384.IMUX.43
    SLICE_X48Y8.AX       net (fanout=1)        2.104   svo_enc_index_3_IBUF
    SLICE_X48Y8.CLK      Tckdi       (-Th)    -0.107   CNC2_FC/Encoder_Partition_1/G1.Channel[3].IndexTriggerFilter/m_stack<3>
                                                       CNC2_FC/Encoder_Partition_1/G1.Channel[3].IndexTriggerFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.337ns (1.233ns logic, 2.104ns route)
                                                       (36.9% logic, 63.1% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/Encoder_Partition_1/G1.Channel[3].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp384.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X48Y8.CLK      net (fanout=1009)     1.138   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.306ns (1.519ns logic, 1.787ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0 (SLICE_X22Y4.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_a<0> (PAD)
  Destination:          CNC2_FC/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.303ns (Levels of Logic = 2)
  Clock Path Delay:     3.267ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_a<0> to CNC2_FC/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.126   svo_enc_a<0>
                                                       svo_enc_a<0>
                                                       svo_enc_a_0_IBUF
                                                       ProtoComp384.IMUX.14
    SLICE_X22Y4.A3       net (fanout=1)        1.951   svo_enc_a_0_IBUF
    SLICE_X22Y4.CLK      Tah         (-Th)    -0.226   CNC2_FC/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack<3>
                                                       svo_enc_a_0_IBUF_rt
                                                       CNC2_FC/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.303ns (1.352ns logic, 1.951ns route)
                                                       (40.9% logic, 59.1% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp384.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X22Y4.CLK      net (fanout=1009)     1.099   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.267ns (1.519ns logic, 1.748ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/DDA_Partition_1/G1.Channel[3].SvoAlarmdFilter/m_stack_0 (SLICE_X25Y6.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.044ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_alarm<3> (PAD)
  Destination:          CNC2_FC/DDA_Partition_1/G1.Channel[3].SvoAlarmdFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.320ns (Levels of Logic = 1)
  Clock Path Delay:     3.251ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_alarm<3> to CNC2_FC/DDA_Partition_1/G1.Channel[3].SvoAlarmdFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.126   svo_alarm<3>
                                                       svo_alarm<3>
                                                       svo_alarm_3_IBUF
                                                       ProtoComp384.IMUX.13
    SLICE_X25Y6.AX       net (fanout=1)        2.146   svo_alarm_3_IBUF
    SLICE_X25Y6.CLK      Tckdi       (-Th)    -0.048   CNC2_FC/DDA_Partition_1/G1.Channel[3].SvoAlarmdFilter/m_stack<3>
                                                       CNC2_FC/DDA_Partition_1/G1.Channel[3].SvoAlarmdFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (1.174ns logic, 2.146ns route)
                                                       (35.4% logic, 64.6% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/DDA_Partition_1/G1.Channel[3].SvoAlarmdFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp384.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X25Y6.CLK      net (fanout=1009)     1.083   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.251ns (1.519ns logic, 1.732ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 575 paths analyzed, 29 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  14.596ns.
--------------------------------------------------------------------------------

Paths for end point oLaser2 (L13.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.404ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.330ns (Levels of Logic = 7)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp384.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y34.CLK     net (fanout=1009)     1.073   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.519ns logic, 1.722ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y34.DQ      Tcko                  0.447   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    SLICE_X35Y35.C1      net (fanout=2)        0.586   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
    SLICE_X35Y35.C       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X35Y35.A2      net (fanout=1)        0.437   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X35Y35.A       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X35Y35.B5      net (fanout=43)       0.401   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X35Y35.B       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X41Y31.A1      net (fanout=32)       1.732   CNC2_FC/WD_TimeOut
    SLICE_X41Y31.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X41Y31.D5      net (fanout=39)       0.400   oLaserOn_OBUF
    SLICE_X41Y31.D       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X41Y31.C6      net (fanout=1)        0.118   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X41Y31.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.274   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.330ns (4.382ns logic, 6.948ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.431ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_0 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.280ns (Levels of Logic = 6)
  Clock Path Delay:     3.264ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp384.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X39Y45.CLK     net (fanout=1009)     1.096   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.264ns (1.519ns logic, 1.745ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_0 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y45.AQ      Tcko                  0.391   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<6>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_0
    SLICE_X38Y51.A1      net (fanout=2)        1.454   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<0>
    SLICE_X38Y51.COUT    Topcya                0.386   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_lutdi
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
    SLICE_X38Y52.CIN     net (fanout=1)        0.003   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
    SLICE_X38Y52.CMUX    Tcinc                 0.284   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X37Y45.A6      net (fanout=1)        0.811   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X37Y45.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X41Y31.D3      net (fanout=1)        1.401   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X41Y31.D       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X41Y31.C6      net (fanout=1)        0.118   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X41Y31.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.274   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.280ns (4.219ns logic, 7.061ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.438ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_0 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.273ns (Levels of Logic = 6)
  Clock Path Delay:     3.264ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp384.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X39Y45.CLK     net (fanout=1009)     1.096   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.264ns (1.519ns logic, 1.745ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_0 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y45.AQ      Tcko                  0.391   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<6>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_0
    SLICE_X38Y51.A1      net (fanout=2)        1.454   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<0>
    SLICE_X38Y51.COUT    Topcya                0.379   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_lut<0>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
    SLICE_X38Y52.CIN     net (fanout=1)        0.003   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
    SLICE_X38Y52.CMUX    Tcinc                 0.284   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X37Y45.A6      net (fanout=1)        0.811   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X37Y45.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X41Y31.D3      net (fanout=1)        1.401   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X41Y31.D       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X41Y31.C6      net (fanout=1)        0.118   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X41Y31.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.274   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.273ns (4.212ns logic, 7.061ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point oLaser1 (K12.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.413ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.321ns (Levels of Logic = 6)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp384.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y34.CLK     net (fanout=1009)     1.073   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.519ns logic, 1.722ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y34.DQ      Tcko                  0.447   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    SLICE_X35Y35.C1      net (fanout=2)        0.586   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
    SLICE_X35Y35.C       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X35Y35.A2      net (fanout=1)        0.437   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X35Y35.A       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X35Y35.B5      net (fanout=43)       0.401   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X35Y35.B       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X41Y31.A1      net (fanout=32)       1.732   CNC2_FC/WD_TimeOut
    SLICE_X41Y31.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X36Y39.CX      net (fanout=39)       1.670   oLaserOn_OBUF
    SLICE_X36Y39.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.468   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.321ns (4.027ns logic, 7.294ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.520ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.218ns (Levels of Logic = 6)
  Clock Path Delay:     3.237ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp384.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y36.CLK     net (fanout=1009)     1.069   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (1.519ns logic, 1.718ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y36.CQ      Tcko                  0.447   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    SLICE_X35Y35.D1      net (fanout=2)        0.629   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<10>
    SLICE_X35Y35.D       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X35Y35.A3      net (fanout=1)        0.291   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X35Y35.A       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X35Y35.B5      net (fanout=43)       0.401   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X35Y35.B       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X41Y31.A1      net (fanout=32)       1.732   CNC2_FC/WD_TimeOut
    SLICE_X41Y31.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X36Y39.CX      net (fanout=39)       1.670   oLaserOn_OBUF
    SLICE_X36Y39.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.468   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.218ns (4.027ns logic, 7.191ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.537ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.197ns (Levels of Logic = 6)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp384.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y34.CLK     net (fanout=1009)     1.073   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.519ns logic, 1.722ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y34.BQ      Tcko                  0.447   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    SLICE_X35Y35.C4      net (fanout=2)        0.462   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<1>
    SLICE_X35Y35.C       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X35Y35.A2      net (fanout=1)        0.437   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X35Y35.A       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X35Y35.B5      net (fanout=43)       0.401   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X35Y35.B       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X41Y31.A1      net (fanout=32)       1.732   CNC2_FC/WD_TimeOut
    SLICE_X41Y31.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X36Y39.CX      net (fanout=39)       1.670   oLaserOn_OBUF
    SLICE_X36Y39.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.468   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.197ns (4.027ns logic, 7.170ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point oLaserOn (K14.PAD), 66 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.869ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.865ns (Levels of Logic = 5)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp384.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y34.CLK     net (fanout=1009)     1.073   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.519ns logic, 1.722ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y34.DQ      Tcko                  0.447   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    SLICE_X35Y35.C1      net (fanout=2)        0.586   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
    SLICE_X35Y35.C       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X35Y35.A2      net (fanout=1)        0.437   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X35Y35.A       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X35Y35.B5      net (fanout=43)       0.401   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X35Y35.B       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X41Y31.A1      net (fanout=32)       1.732   CNC2_FC/WD_TimeOut
    SLICE_X41Y31.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       3.845   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                     10.865ns (3.864ns logic, 7.001ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.976ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.762ns (Levels of Logic = 5)
  Clock Path Delay:     3.237ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp384.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y36.CLK     net (fanout=1009)     1.069   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (1.519ns logic, 1.718ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y36.CQ      Tcko                  0.447   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    SLICE_X35Y35.D1      net (fanout=2)        0.629   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<10>
    SLICE_X35Y35.D       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X35Y35.A3      net (fanout=1)        0.291   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X35Y35.A       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X35Y35.B5      net (fanout=43)       0.401   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X35Y35.B       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X41Y31.A1      net (fanout=32)       1.732   CNC2_FC/WD_TimeOut
    SLICE_X41Y31.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       3.845   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                     10.762ns (3.864ns logic, 6.898ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.993ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.741ns (Levels of Logic = 5)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp384.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y34.CLK     net (fanout=1009)     1.073   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.519ns logic, 1.722ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y34.BQ      Tcko                  0.447   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    SLICE_X35Y35.C4      net (fanout=2)        0.462   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<1>
    SLICE_X35Y35.C       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X35Y35.A2      net (fanout=1)        0.437   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X35Y35.A       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X35Y35.B5      net (fanout=43)       0.401   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X35Y35.B       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X41Y31.A1      net (fanout=32)       1.732   CNC2_FC/WD_TimeOut
    SLICE_X41Y31.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       3.845   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                     10.741ns (3.864ns logic, 6.877ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<2> (K1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.988ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<2> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      2.772ns (Levels of Logic = 1)
  Clock Path Delay:     0.616ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp384.IMUX.25
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X1Y36.CLK      net (fanout=1142)     0.697   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (-1.839ns logic, 2.455ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y36.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.O                 net (fanout=1)        1.178   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.PAD               Tioop                 1.396   SRI_TX<2>
                                                       SRI_TX_2_OBUF
                                                       SRI_TX<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.772ns (1.594ns logic, 1.178ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.538ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.391ns (Levels of Logic = 1)
  Clock Path Delay:     0.547ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp384.IMUX.25
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X11Y62.CLK     net (fanout=1142)     0.628   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (-1.839ns logic, 2.386ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        1.797   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.391ns (1.594ns logic, 1.797ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (B1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.545ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.328ns (Levels of Logic = 1)
  Clock Path Delay:     0.617ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp384.IMUX.25
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X2Y33.CLK      net (fanout=1142)     0.698   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (-1.839ns logic, 2.456ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y33.AQ       Tcko                  0.234   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    B1.O                 net (fanout=1)        1.698   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    B1.PAD               Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.328ns (1.630ns logic, 1.698ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     22.342ns|     24.482ns|            0|            0|    321793425|       871653|
| TS_CLK_80MHz                  |     12.500ns|     12.241ns|      6.026ns|            0|            0|       871629|           24|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.576ns|          N/A|            0|            0|            4|            0|
|  2SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.460ns|          N/A|            0|            0|            4|            0|
|  2SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.972ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.602ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.026ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.984ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock g_clk
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>       |    4.552(R)|      SLOW  |   -1.704(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>       |    4.160(R)|      SLOW  |   -1.281(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<2>       |    2.625(R)|      SLOW  |   -0.337(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iE_stop         |    7.777(R)|      SLOW  |   -4.086(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iLIO_DI         |    4.429(R)|      SLOW  |   -2.017(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iXY2_STS        |    1.384(R)|      SLOW  |   -0.136(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n         |    2.764(R)|      SLOW  |   -0.511(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n         |    3.837(R)|      SLOW  |   -1.172(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n         |    3.744(R)|      SLOW  |   -1.073(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
svo_alarm<0>    |    1.841(R)|      SLOW  |   -0.578(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<1>    |    1.490(R)|      SLOW  |   -0.238(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<2>    |    1.727(R)|      SLOW  |   -0.461(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<3>    |    1.283(R)|      SLOW  |   -0.044(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<0>    |    1.276(R)|      SLOW  |   -0.011(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<1>    |    2.249(R)|      SLOW  |   -0.866(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<2>    |    1.712(R)|      SLOW  |   -0.459(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<3>    |    1.715(R)|      SLOW  |   -0.445(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<4>    |    5.243(R)|      SLOW  |   -2.628(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<0>    |    1.472(R)|      SLOW  |   -0.227(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<1>    |    2.022(R)|      SLOW  |   -0.722(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<2>    |    1.990(R)|      SLOW  |   -0.703(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<3>    |    2.342(R)|      SLOW  |   -0.772(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<4>    |    6.061(R)|      SLOW  |   -3.316(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<0>|    1.915(R)|      SLOW  |   -0.645(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<1>|    2.008(R)|      SLOW  |   -0.653(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<2>|    1.805(R)|      SLOW  |   -0.470(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<3>|    1.260(R)|      SLOW  |   -0.006(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<4>|    4.574(R)|      SLOW  |   -2.271(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |        13.135(R)|      SLOW  |         5.200(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |        10.550(R)|      SLOW  |         5.746(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<2>  |         8.260(R)|      SLOW  |         4.322(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         6.866(R)|      SLOW  |         3.538(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         6.890(R)|      SLOW  |         3.545(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<2>   |         5.982(R)|      SLOW  |         2.988(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |        10.085(R)|      SLOW  |         5.636(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        12.061(R)|      SLOW  |         6.005(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLIO_DO     |         8.267(R)|      SLOW  |         4.234(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser1     |        14.587(R)|      SLOW  |         5.183(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser2     |        14.596(R)|      SLOW  |         5.749(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaserOn    |        14.131(R)|      SLOW  |         6.410(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CLK |         8.929(R)|      SLOW  |         4.918(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CSn |         9.581(R)|      SLOW  |         5.339(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_DO  |         8.230(R)|      SLOW  |         4.504(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_CLK    |         8.225(R)|      SLOW  |         4.499(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<0> |         8.190(R)|      SLOW  |         4.464(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<1> |         7.899(R)|      SLOW  |         4.270(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<2> |         8.126(R)|      SLOW  |         4.417(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_FS     |         8.777(R)|      SLOW  |         4.818(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<0>  |         8.327(R)|      SLOW  |         4.575(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<1>  |         8.109(R)|      SLOW  |         4.405(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<2>  |         7.961(R)|      SLOW  |         4.303(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<3>  |         8.895(R)|      SLOW  |         4.983(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<0>   |         8.521(R)|      SLOW  |         4.698(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<1>   |         7.998(R)|      SLOW  |         4.358(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<2>   |         9.406(R)|      SLOW  |         5.279(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<3>   |         8.382(R)|      SLOW  |         4.549(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_on      |        12.694(R)|      SLOW  |         5.925(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   17.230|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 7.771; Ideal Clock Offset To Actual Clock -8.609; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    4.552(R)|      SLOW  |   -1.704(R)|      FAST  |   20.448|    1.704|        9.372|
SRI_RX<1>         |    4.160(R)|      SLOW  |   -1.281(R)|      FAST  |   20.840|    1.281|        9.780|
SRI_RX<2>         |    2.625(R)|      SLOW  |   -0.337(R)|      FAST  |   22.375|    0.337|       11.019|
iE_stop           |    7.777(R)|      SLOW  |   -4.086(R)|      FAST  |   17.223|    4.086|        6.569|
iLIO_DI           |    4.429(R)|      SLOW  |   -2.017(R)|      FAST  |   20.571|    2.017|        9.277|
iXY2_STS          |    1.384(R)|      SLOW  |   -0.136(R)|      SLOW  |   23.616|    0.136|       11.740|
lb_cs_n           |    2.764(R)|      SLOW  |   -0.511(R)|      FAST  |   22.236|    0.511|       10.863|
lb_rd_n           |    3.837(R)|      SLOW  |   -1.172(R)|      FAST  |   21.163|    1.172|        9.996|
lb_wr_n           |    3.744(R)|      SLOW  |   -1.073(R)|      FAST  |   21.256|    1.073|       10.092|
svo_alarm<0>      |    1.841(R)|      SLOW  |   -0.578(R)|      SLOW  |   23.159|    0.578|       11.291|
svo_alarm<1>      |    1.490(R)|      SLOW  |   -0.238(R)|      SLOW  |   23.510|    0.238|       11.636|
svo_alarm<2>      |    1.727(R)|      SLOW  |   -0.461(R)|      SLOW  |   23.273|    0.461|       11.406|
svo_alarm<3>      |    1.283(R)|      SLOW  |   -0.044(R)|      SLOW  |   23.717|    0.044|       11.836|
svo_enc_a<0>      |    1.276(R)|      SLOW  |   -0.011(R)|      SLOW  |   23.724|    0.011|       11.857|
svo_enc_a<1>      |    2.249(R)|      SLOW  |   -0.866(R)|      FAST  |   22.751|    0.866|       10.943|
svo_enc_a<2>      |    1.712(R)|      SLOW  |   -0.459(R)|      SLOW  |   23.288|    0.459|       11.415|
svo_enc_a<3>      |    1.715(R)|      SLOW  |   -0.445(R)|      SLOW  |   23.285|    0.445|       11.420|
svo_enc_a<4>      |    5.243(R)|      SLOW  |   -2.628(R)|      FAST  |   19.757|    2.628|        8.565|
svo_enc_b<0>      |    1.472(R)|      SLOW  |   -0.227(R)|      SLOW  |   23.528|    0.227|       11.650|
svo_enc_b<1>      |    2.022(R)|      SLOW  |   -0.722(R)|      SLOW  |   22.978|    0.722|       11.128|
svo_enc_b<2>      |    1.990(R)|      SLOW  |   -0.703(R)|      SLOW  |   23.010|    0.703|       11.154|
svo_enc_b<3>      |    2.342(R)|      SLOW  |   -0.772(R)|      FAST  |   22.658|    0.772|       10.943|
svo_enc_b<4>      |    6.061(R)|      SLOW  |   -3.316(R)|      FAST  |   18.939|    3.316|        7.812|
svo_enc_index<0>  |    1.915(R)|      SLOW  |   -0.645(R)|      SLOW  |   23.085|    0.645|       11.220|
svo_enc_index<1>  |    2.008(R)|      SLOW  |   -0.653(R)|      FAST  |   22.992|    0.653|       11.170|
svo_enc_index<2>  |    1.805(R)|      SLOW  |   -0.470(R)|      FAST  |   23.195|    0.470|       11.363|
svo_enc_index<3>  |    1.260(R)|      SLOW  |   -0.006(R)|      SLOW  |   23.740|    0.006|       11.867|
svo_enc_index<4>  |    4.574(R)|      SLOW  |   -2.271(R)|      FAST  |   20.426|    2.271|        9.077|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.777|         -  |      -0.006|         -  |   17.223|    0.006|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 8.614 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |       13.135|      SLOW  |        5.200|      FAST  |         7.153|
SRI_RTS<1>                                     |       10.550|      SLOW  |        5.746|      FAST  |         4.568|
SRI_RTS<2>                                     |        8.260|      SLOW  |        4.322|      FAST  |         2.278|
SRI_TX<0>                                      |        6.866|      SLOW  |        3.538|      FAST  |         0.884|
SRI_TX<1>                                      |        6.890|      SLOW  |        3.545|      FAST  |         0.908|
SRI_TX<2>                                      |        5.982|      SLOW  |        2.988|      FAST  |         0.000|
lb_int                                         |       10.085|      SLOW  |        5.636|      FAST  |         4.103|
led_1                                          |       12.061|      SLOW  |        6.005|      FAST  |         6.079|
oLIO_DO                                        |        8.267|      SLOW  |        4.234|      FAST  |         2.285|
oLaser1                                        |       14.587|      SLOW  |        5.183|      FAST  |         8.605|
oLaser2                                        |       14.596|      SLOW  |        5.749|      FAST  |         8.614|
oLaserOn                                       |       14.131|      SLOW  |        6.410|      FAST  |         8.149|
oSPIDAC_CLK                                    |        8.929|      SLOW  |        4.918|      FAST  |         2.947|
oSPIDAC_CSn                                    |        9.581|      SLOW  |        5.339|      FAST  |         3.599|
oSPIDAC_DO                                     |        8.230|      SLOW  |        4.504|      FAST  |         2.248|
oXY2_CLK                                       |        8.225|      SLOW  |        4.499|      FAST  |         2.243|
oXY2_DAT<0>                                    |        8.190|      SLOW  |        4.464|      FAST  |         2.208|
oXY2_DAT<1>                                    |        7.899|      SLOW  |        4.270|      FAST  |         1.917|
oXY2_DAT<2>                                    |        8.126|      SLOW  |        4.417|      FAST  |         2.144|
oXY2_FS                                        |        8.777|      SLOW  |        4.818|      FAST  |         2.795|
svo_ccw<0>                                     |        8.327|      SLOW  |        4.575|      FAST  |         2.345|
svo_ccw<1>                                     |        8.109|      SLOW  |        4.405|      FAST  |         2.127|
svo_ccw<2>                                     |        7.961|      SLOW  |        4.303|      FAST  |         1.979|
svo_ccw<3>                                     |        8.895|      SLOW  |        4.983|      FAST  |         2.913|
svo_cw<0>                                      |        8.521|      SLOW  |        4.698|      FAST  |         2.539|
svo_cw<1>                                      |        7.998|      SLOW  |        4.358|      FAST  |         2.016|
svo_cw<2>                                      |        9.406|      SLOW  |        5.279|      FAST  |         3.424|
svo_cw<3>                                      |        8.382|      SLOW  |        4.549|      FAST  |         2.400|
svo_on                                         |       12.694|      SLOW  |        5.925|      FAST  |         6.712|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 322665681 paths, 0 nets, and 57315 connections

Design statistics:
   Minimum period:  22.342ns{1}   (Maximum frequency:  44.759MHz)
   Maximum path delay from/to any node:   6.026ns
   Minimum input required time before clock:   7.777ns
   Minimum output required time after clock:  14.596ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 17 13:10:10 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 315 MB



