-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity qaoa_kernel_applyMixer_hls_3_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    state_re_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    state_re_ce0 : OUT STD_LOGIC;
    state_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    state_re_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    state_re_ce1 : OUT STD_LOGIC;
    state_re_we1 : OUT STD_LOGIC;
    state_re_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    state_im_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    state_im_ce0 : OUT STD_LOGIC;
    state_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    state_im_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    state_im_ce1 : OUT STD_LOGIC;
    state_im_we1 : OUT STD_LOGIC;
    state_im_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    beta : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_102_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_102_p_din1 : OUT STD_LOGIC_VECTOR (21 downto 0);
    grp_fu_102_p_dout0 : IN STD_LOGIC_VECTOR (51 downto 0);
    grp_fu_102_p_ce : OUT STD_LOGIC );
end;


architecture behav of qaoa_kernel_applyMixer_hls_3_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (22 downto 0) := "00000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (22 downto 0) := "00000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (22 downto 0) := "00000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (22 downto 0) := "00000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (22 downto 0) := "00000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (22 downto 0) := "00000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (22 downto 0) := "00001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (22 downto 0) := "00010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (22 downto 0) := "00100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (22 downto 0) := "01000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (22 downto 0) := "10000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv66_DBC095777A5CF72D : STD_LOGIC_VECTOR (65 downto 0) := "001101101111000000100101010111011101111010010111001111011100101101";
    constant ap_const_lv141_lc_1 : STD_LOGIC_VECTOR (140 downto 0) := "000000000000000000000000000000000000000000000000000010100010111110011000001101101110010011100100001111111100011100010101101110111111000000000";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv53_0 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_81 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000001";
    constant ap_const_lv32_8C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001100";
    constant ap_const_lv32_82 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000010";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv66_1921FB54442D18460 : STD_LOGIC_VECTOR (65 downto 0) := "011001001000011111101101010100010001000010110100011000010001100000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv65_0 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv42_0 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000000000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal sign0_fu_354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sign0_reg_769 : STD_LOGIC_VECTOR (0 downto 0);
    signal inabs_fu_366_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal inabs_reg_774 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln42_fu_374_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal trunc_ln42_reg_779 : STD_LOGIC_VECTOR (40 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_reg_789 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal k_3_reg_794 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_fu_336_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal mul_ln42_reg_807 : STD_LOGIC_VECTOR (65 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal add_ln42_fu_418_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal add_ln42_reg_812 : STD_LOGIC_VECTOR (65 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal r_reg_817 : STD_LOGIC_VECTOR (64 downto 0);
    signal icmp_ln225_1_fu_447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_1_reg_822 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal empty_fu_481_p3 : STD_LOGIC_VECTOR (64 downto 0);
    signal empty_reg_828 : STD_LOGIC_VECTOR (64 downto 0);
    signal icmp_ln248_fu_499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln248_reg_833 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal trunc_ln1_reg_838 : STD_LOGIC_VECTOR (41 downto 0);
    signal tmp_100_reg_843 : STD_LOGIC_VECTOR (21 downto 0);
    signal lshr_ln_reg_848 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal select_ln265_fu_622_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln265_reg_853 : STD_LOGIC_VECTOR (21 downto 0);
    signal t_2_fu_637_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal t_2_reg_861 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal base_fu_655_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal base_reg_866 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln128_fu_661_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln128_reg_871 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln128_fu_665_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln128_reg_876 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_3_fu_675_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal j_3_reg_884 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal zext_ln132_2_fu_689_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bit_i_fu_702_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal bit_i_reg_894 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl49_fu_708_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl49_reg_899 : STD_LOGIC_VECTOR (2 downto 0);
    signal mask_fu_739_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mask_reg_907 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal j_fu_744_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_reg_912 : STD_LOGIC_VECTOR (31 downto 0);
    signal bufA_re_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufA_re_ce0 : STD_LOGIC;
    signal bufA_re_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bufA_re_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufA_re_ce1 : STD_LOGIC;
    signal bufA_re_we1 : STD_LOGIC;
    signal bufA_re_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bufA_re_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bufA_im_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufA_im_ce0 : STD_LOGIC;
    signal bufA_im_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bufA_im_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufA_im_ce1 : STD_LOGIC;
    signal bufA_im_we1 : STD_LOGIC;
    signal bufA_im_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bufA_im_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bufB_re_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufB_re_ce0 : STD_LOGIC;
    signal bufB_re_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bufB_re_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufB_re_ce1 : STD_LOGIC;
    signal bufB_re_we1 : STD_LOGIC;
    signal bufB_re_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bufB_re_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bufB_im_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufB_im_ce0 : STD_LOGIC;
    signal bufB_im_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bufB_im_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufB_im_ce1 : STD_LOGIC;
    signal bufB_im_we1 : STD_LOGIC;
    signal bufB_im_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bufB_im_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_ap_start : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_ap_done : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_ap_idle : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_ap_ready : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_p_out : STD_LOGIC_VECTOR (64 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_p_out_ap_vld : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_p_out1 : STD_LOGIC_VECTOR (64 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_p_out1_ap_vld : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_2_fu_271_ap_start : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_2_fu_271_ap_done : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_2_fu_271_ap_idle : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_2_fu_271_ap_ready : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_re_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_re_ce1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_re_we1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_re_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_im_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_im_ce1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_im_we1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_im_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_3_fu_277_ap_start : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_3_fu_277_ap_done : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_3_fu_277_ap_idle : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_3_fu_277_ap_ready : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_re_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_re_ce1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_re_we1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_re_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_im_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_im_ce1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_im_we1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_im_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_ap_start : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_ap_done : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_ap_idle : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_ap_ready : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_state_re_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_state_re_ce0 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_state_im_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_state_im_ce0 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_re_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_re_ce1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_re_we1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_re_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_im_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_im_ce1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_im_we1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_im_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_ap_start : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_ap_done : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_ap_idle : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_ap_ready : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_re_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_re_ce1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_re_we1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_re_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_im_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_im_ce1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_im_we1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_im_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufB_re_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufB_re_ce0 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufB_im_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufB_im_ce0 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufA_re_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufA_re_ce0 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufA_im_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufA_im_ce0 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_ap_start : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_ap_done : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_ap_idle : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_ap_ready : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_re_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_re_ce0 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_re_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_re_ce1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_re_we1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_re_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_im_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_im_ce0 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_im_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_im_ce1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_im_we1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_im_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_re_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_re_ce0 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_re_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_re_ce1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_re_we1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_re_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_im_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_im_ce0 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_im_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_im_ce1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_im_we1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_im_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_ap_start : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_ap_done : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_ap_idle : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_ap_ready : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_re_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_re_ce0 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_re_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_re_ce1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_re_we1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_re_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_im_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_im_ce0 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_im_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_im_ce1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_im_we1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_im_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_re_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_re_ce0 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_re_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_re_ce1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_re_we1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_re_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_im_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_im_ce0 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_im_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_im_ce1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_im_we1 : STD_LOGIC;
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_im_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_grp_fu_917_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_grp_fu_917_p_din1 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_grp_fu_917_p_ce : STD_LOGIC;
    signal state_cur_030126_reg_168 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln132_fu_669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal state_next_029132_reg_180 : STD_LOGIC_VECTOR (0 downto 0);
    signal state_cur_127128_reg_192 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln127_fu_631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln132_1_fu_718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal state_next_126130_reg_204 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_reg_216 : STD_LOGIC_VECTOR (1 downto 0);
    signal state_cur_223131_reg_227 : STD_LOGIC_VECTOR (0 downto 0);
    signal state_next_222129_reg_239 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal j_1_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal p_loc_fu_142 : STD_LOGIC_VECTOR (64 downto 0);
    signal p_loc160_fu_138 : STD_LOGIC_VECTOR (64 downto 0);
    signal grp_applyMixer_hls_3_Pipeline_2_fu_271_ap_start_reg : STD_LOGIC := '0';
    signal grp_applyMixer_hls_3_Pipeline_3_fu_277_ap_start_reg : STD_LOGIC := '0';
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_ap_start_reg : STD_LOGIC := '0';
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal t_fu_134 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal grp_fu_336_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_336_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal grp_fu_341_p0 : STD_LOGIC_VECTOR (52 downto 0);
    signal grp_fu_341_p1 : STD_LOGIC_VECTOR (89 downto 0);
    signal x_1_fu_346_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal sub_ln211_fu_360_p2 : STD_LOGIC_VECTOR (52 downto 0);
    signal grp_fu_341_p2 : STD_LOGIC_VECTOR (140 downto 0);
    signal shl_ln_fu_411_p3 : STD_LOGIC_VECTOR (65 downto 0);
    signal zext_ln42_1_fu_433_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal icmp_ln225_fu_442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln228_fu_436_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal tmp_71_fu_468_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln225_fu_452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_458_p4 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_81_cast_fu_477_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal icmp_ln248_1_fu_504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln248_fu_509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln261_fu_493_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal outsin_0_in_in_i_fu_522_p7 : STD_LOGIC_VECTOR (64 downto 0);
    signal outsin_0_in_in_i_fu_522_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal outsin_0_in_in_i_fu_522_p9 : STD_LOGIC_VECTOR (64 downto 0);
    signal sub_ln254_fu_565_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal outcos_write_assign_in_in_i_fu_577_p7 : STD_LOGIC_VECTOR (64 downto 0);
    signal outcos_write_assign_in_in_i_fu_577_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal outcos_write_assign_in_in_i_fu_577_p9 : STD_LOGIC_VECTOR (64 downto 0);
    signal sub_ln266_fu_607_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal tmp_101_fu_612_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_shl_fu_647_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln127_fu_643_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln132_1_fu_685_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add41_fu_693_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add41_cast_fu_698_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln132_fu_681_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln137_fu_724_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bit_j_fu_729_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln137_fu_735_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_917_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_block_state14_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal grp_fu_336_p00 : STD_LOGIC_VECTOR (65 downto 0);
    signal grp_fu_341_p00 : STD_LOGIC_VECTOR (140 downto 0);
    signal outsin_0_in_in_i_fu_522_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal outsin_0_in_in_i_fu_522_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal outsin_0_in_in_i_fu_522_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal outcos_write_assign_in_in_i_fu_577_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal outcos_write_assign_in_in_i_fu_577_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal outcos_write_assign_in_in_i_fu_577_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component qaoa_kernel_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln61 : IN STD_LOGIC_VECTOR (64 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (64 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        p_out1 : OUT STD_LOGIC_VECTOR (64 downto 0);
        p_out1_ap_vld : OUT STD_LOGIC );
    end component;


    component qaoa_kernel_applyMixer_hls_3_Pipeline_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bufA_re_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufA_re_ce1 : OUT STD_LOGIC;
        bufA_re_we1 : OUT STD_LOGIC;
        bufA_re_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        bufA_im_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufA_im_ce1 : OUT STD_LOGIC;
        bufA_im_we1 : OUT STD_LOGIC;
        bufA_im_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qaoa_kernel_applyMixer_hls_3_Pipeline_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bufB_re_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufB_re_ce1 : OUT STD_LOGIC;
        bufB_re_we1 : OUT STD_LOGIC;
        bufB_re_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        bufB_im_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufB_im_ce1 : OUT STD_LOGIC;
        bufB_im_we1 : OUT STD_LOGIC;
        bufB_im_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qaoa_kernel_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        state_re_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        state_re_ce0 : OUT STD_LOGIC;
        state_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        state_im_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        state_im_ce0 : OUT STD_LOGIC;
        state_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bufA_re_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufA_re_ce1 : OUT STD_LOGIC;
        bufA_re_we1 : OUT STD_LOGIC;
        bufA_re_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        bufA_im_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufA_im_ce1 : OUT STD_LOGIC;
        bufA_im_we1 : OUT STD_LOGIC;
        bufA_im_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qaoa_kernel_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        state_re_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        state_re_ce1 : OUT STD_LOGIC;
        state_re_we1 : OUT STD_LOGIC;
        state_re_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        state_im_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        state_im_ce1 : OUT STD_LOGIC;
        state_im_we1 : OUT STD_LOGIC;
        state_im_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        bufB_re_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufB_re_ce0 : OUT STD_LOGIC;
        bufB_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bufB_im_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufB_im_ce0 : OUT STD_LOGIC;
        bufB_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bufA_re_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufA_re_ce0 : OUT STD_LOGIC;
        bufA_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bufA_im_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufA_im_ce0 : OUT STD_LOGIC;
        bufA_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        state_cur_030126 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component qaoa_kernel_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bufB_re_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufB_re_ce0 : OUT STD_LOGIC;
        bufB_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bufB_re_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufB_re_ce1 : OUT STD_LOGIC;
        bufB_re_we1 : OUT STD_LOGIC;
        bufB_re_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        bufB_im_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufB_im_ce0 : OUT STD_LOGIC;
        bufB_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bufB_im_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufB_im_ce1 : OUT STD_LOGIC;
        bufB_im_we1 : OUT STD_LOGIC;
        bufB_im_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        bufA_re_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufA_re_ce0 : OUT STD_LOGIC;
        bufA_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bufA_re_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufA_re_ce1 : OUT STD_LOGIC;
        bufA_re_we1 : OUT STD_LOGIC;
        bufA_re_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        bufA_im_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufA_im_ce0 : OUT STD_LOGIC;
        bufA_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bufA_im_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufA_im_ce1 : OUT STD_LOGIC;
        bufA_im_we1 : OUT STD_LOGIC;
        bufA_im_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        state_cur_223131 : IN STD_LOGIC_VECTOR (0 downto 0);
        state_next_222129 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component qaoa_kernel_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln128_1 : IN STD_LOGIC_VECTOR (2 downto 0);
        shl49 : IN STD_LOGIC_VECTOR (2 downto 0);
        mask : IN STD_LOGIC_VECTOR (8 downto 0);
        bufB_re_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufB_re_ce0 : OUT STD_LOGIC;
        bufB_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bufB_re_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufB_re_ce1 : OUT STD_LOGIC;
        bufB_re_we1 : OUT STD_LOGIC;
        bufB_re_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        bufB_re_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        bufB_im_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufB_im_ce0 : OUT STD_LOGIC;
        bufB_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bufB_im_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufB_im_ce1 : OUT STD_LOGIC;
        bufB_im_we1 : OUT STD_LOGIC;
        bufB_im_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        bufB_im_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        bufA_re_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufA_re_ce0 : OUT STD_LOGIC;
        bufA_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bufA_re_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufA_re_ce1 : OUT STD_LOGIC;
        bufA_re_we1 : OUT STD_LOGIC;
        bufA_re_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        bufA_re_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        bufA_im_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufA_im_ce0 : OUT STD_LOGIC;
        bufA_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bufA_im_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bufA_im_ce1 : OUT STD_LOGIC;
        bufA_im_we1 : OUT STD_LOGIC;
        bufA_im_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        bufA_im_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        state_cur_223131 : IN STD_LOGIC_VECTOR (0 downto 0);
        trunc_ln102_cast : IN STD_LOGIC_VECTOR (21 downto 0);
        sext_ln127 : IN STD_LOGIC_VECTOR (21 downto 0);
        state_next_222129 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_917_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_917_p_din1 : OUT STD_LOGIC_VECTOR (21 downto 0);
        grp_fu_917_p_dout0 : IN STD_LOGIC_VECTOR (51 downto 0);
        grp_fu_917_p_ce : OUT STD_LOGIC );
    end component;


    component qaoa_kernel_mul_12ns_65ns_66_5_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (64 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (65 downto 0) );
    end component;


    component qaoa_kernel_mul_53ns_90ns_141_5_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (52 downto 0);
        din1 : IN STD_LOGIC_VECTOR (89 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (140 downto 0) );
    end component;


    component qaoa_kernel_sparsemux_7_2_65_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (64 downto 0);
        din1 : IN STD_LOGIC_VECTOR (64 downto 0);
        din2 : IN STD_LOGIC_VECTOR (64 downto 0);
        def : IN STD_LOGIC_VECTOR (64 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (64 downto 0) );
    end component;


    component qaoa_kernel_mul_32s_22s_52_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (21 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (51 downto 0) );
    end component;


    component qaoa_kernel_applyMixer_hls_3_s_bufA_re_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    bufA_re_U : component qaoa_kernel_applyMixer_hls_3_s_bufA_re_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufA_re_address0,
        ce0 => bufA_re_ce0,
        q0 => bufA_re_q0,
        address1 => bufA_re_address1,
        ce1 => bufA_re_ce1,
        we1 => bufA_re_we1,
        d1 => bufA_re_d1,
        q1 => bufA_re_q1);

    bufA_im_U : component qaoa_kernel_applyMixer_hls_3_s_bufA_re_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufA_im_address0,
        ce0 => bufA_im_ce0,
        q0 => bufA_im_q0,
        address1 => bufA_im_address1,
        ce1 => bufA_im_ce1,
        we1 => bufA_im_we1,
        d1 => bufA_im_d1,
        q1 => bufA_im_q1);

    bufB_re_U : component qaoa_kernel_applyMixer_hls_3_s_bufA_re_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufB_re_address0,
        ce0 => bufB_re_ce0,
        q0 => bufB_re_q0,
        address1 => bufB_re_address1,
        ce1 => bufB_re_ce1,
        we1 => bufB_re_we1,
        d1 => bufB_re_d1,
        q1 => bufB_re_q1);

    bufB_im_U : component qaoa_kernel_applyMixer_hls_3_s_bufA_re_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufB_im_address0,
        ce0 => bufB_im_ce0,
        q0 => bufB_im_q0,
        address1 => bufB_im_address1,
        ce1 => bufB_im_ce1,
        we1 => bufB_im_we1,
        d1 => bufB_im_d1,
        q1 => bufB_im_q1);

    grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262 : component qaoa_kernel_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_ap_start,
        ap_done => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_ap_done,
        ap_idle => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_ap_idle,
        ap_ready => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_ap_ready,
        sext_ln61 => empty_reg_828,
        p_out => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_p_out,
        p_out_ap_vld => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_p_out_ap_vld,
        p_out1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_p_out1,
        p_out1_ap_vld => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_p_out1_ap_vld);

    grp_applyMixer_hls_3_Pipeline_2_fu_271 : component qaoa_kernel_applyMixer_hls_3_Pipeline_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_applyMixer_hls_3_Pipeline_2_fu_271_ap_start,
        ap_done => grp_applyMixer_hls_3_Pipeline_2_fu_271_ap_done,
        ap_idle => grp_applyMixer_hls_3_Pipeline_2_fu_271_ap_idle,
        ap_ready => grp_applyMixer_hls_3_Pipeline_2_fu_271_ap_ready,
        bufA_re_address1 => grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_re_address1,
        bufA_re_ce1 => grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_re_ce1,
        bufA_re_we1 => grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_re_we1,
        bufA_re_d1 => grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_re_d1,
        bufA_im_address1 => grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_im_address1,
        bufA_im_ce1 => grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_im_ce1,
        bufA_im_we1 => grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_im_we1,
        bufA_im_d1 => grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_im_d1);

    grp_applyMixer_hls_3_Pipeline_3_fu_277 : component qaoa_kernel_applyMixer_hls_3_Pipeline_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_applyMixer_hls_3_Pipeline_3_fu_277_ap_start,
        ap_done => grp_applyMixer_hls_3_Pipeline_3_fu_277_ap_done,
        ap_idle => grp_applyMixer_hls_3_Pipeline_3_fu_277_ap_idle,
        ap_ready => grp_applyMixer_hls_3_Pipeline_3_fu_277_ap_ready,
        bufB_re_address1 => grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_re_address1,
        bufB_re_ce1 => grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_re_ce1,
        bufB_re_we1 => grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_re_we1,
        bufB_re_d1 => grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_re_d1,
        bufB_im_address1 => grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_im_address1,
        bufB_im_ce1 => grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_im_ce1,
        bufB_im_we1 => grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_im_we1,
        bufB_im_d1 => grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_im_d1);

    grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283 : component qaoa_kernel_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_ap_start,
        ap_done => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_ap_done,
        ap_idle => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_ap_idle,
        ap_ready => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_ap_ready,
        state_re_address0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_state_re_address0,
        state_re_ce0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_state_re_ce0,
        state_re_q0 => state_re_q0,
        state_im_address0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_state_im_address0,
        state_im_ce0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_state_im_ce0,
        state_im_q0 => state_im_q0,
        bufA_re_address1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_re_address1,
        bufA_re_ce1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_re_ce1,
        bufA_re_we1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_re_we1,
        bufA_re_d1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_re_d1,
        bufA_im_address1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_im_address1,
        bufA_im_ce1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_im_ce1,
        bufA_im_we1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_im_we1,
        bufA_im_d1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_im_d1);

    grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293 : component qaoa_kernel_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_ap_start,
        ap_done => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_ap_done,
        ap_idle => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_ap_idle,
        ap_ready => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_ap_ready,
        state_re_address1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_re_address1,
        state_re_ce1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_re_ce1,
        state_re_we1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_re_we1,
        state_re_d1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_re_d1,
        state_im_address1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_im_address1,
        state_im_ce1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_im_ce1,
        state_im_we1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_im_we1,
        state_im_d1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_im_d1,
        bufB_re_address0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufB_re_address0,
        bufB_re_ce0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufB_re_ce0,
        bufB_re_q0 => bufB_re_q0,
        bufB_im_address0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufB_im_address0,
        bufB_im_ce0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufB_im_ce0,
        bufB_im_q0 => bufB_im_q0,
        bufA_re_address0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufA_re_address0,
        bufA_re_ce0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufA_re_ce0,
        bufA_re_q0 => bufA_re_q0,
        bufA_im_address0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufA_im_address0,
        bufA_im_ce0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufA_im_ce0,
        bufA_im_q0 => bufA_im_q0,
        state_cur_030126 => state_cur_030126_reg_168);

    grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307 : component qaoa_kernel_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_ap_start,
        ap_done => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_ap_done,
        ap_idle => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_ap_idle,
        ap_ready => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_ap_ready,
        bufB_re_address0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_re_address0,
        bufB_re_ce0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_re_ce0,
        bufB_re_q0 => bufB_re_q0,
        bufB_re_address1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_re_address1,
        bufB_re_ce1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_re_ce1,
        bufB_re_we1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_re_we1,
        bufB_re_d1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_re_d1,
        bufB_im_address0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_im_address0,
        bufB_im_ce0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_im_ce0,
        bufB_im_q0 => bufB_im_q0,
        bufB_im_address1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_im_address1,
        bufB_im_ce1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_im_ce1,
        bufB_im_we1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_im_we1,
        bufB_im_d1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_im_d1,
        bufA_re_address0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_re_address0,
        bufA_re_ce0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_re_ce0,
        bufA_re_q0 => bufA_re_q0,
        bufA_re_address1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_re_address1,
        bufA_re_ce1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_re_ce1,
        bufA_re_we1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_re_we1,
        bufA_re_d1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_re_d1,
        bufA_im_address0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_im_address0,
        bufA_im_ce0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_im_ce0,
        bufA_im_q0 => bufA_im_q0,
        bufA_im_address1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_im_address1,
        bufA_im_ce1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_im_ce1,
        bufA_im_we1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_im_we1,
        bufA_im_d1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_im_d1,
        state_cur_223131 => state_cur_223131_reg_227,
        state_next_222129 => state_next_222129_reg_239);

    grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319 : component qaoa_kernel_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_ap_start,
        ap_done => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_ap_done,
        ap_idle => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_ap_idle,
        ap_ready => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_ap_ready,
        zext_ln128_1 => trunc_ln128_reg_876,
        shl49 => shl49_reg_899,
        mask => mask_reg_907,
        bufB_re_address0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_re_address0,
        bufB_re_ce0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_re_ce0,
        bufB_re_q0 => bufB_re_q0,
        bufB_re_address1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_re_address1,
        bufB_re_ce1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_re_ce1,
        bufB_re_we1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_re_we1,
        bufB_re_d1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_re_d1,
        bufB_re_q1 => bufB_re_q1,
        bufB_im_address0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_im_address0,
        bufB_im_ce0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_im_ce0,
        bufB_im_q0 => bufB_im_q0,
        bufB_im_address1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_im_address1,
        bufB_im_ce1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_im_ce1,
        bufB_im_we1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_im_we1,
        bufB_im_d1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_im_d1,
        bufB_im_q1 => bufB_im_q1,
        bufA_re_address0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_re_address0,
        bufA_re_ce0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_re_ce0,
        bufA_re_q0 => bufA_re_q0,
        bufA_re_address1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_re_address1,
        bufA_re_ce1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_re_ce1,
        bufA_re_we1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_re_we1,
        bufA_re_d1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_re_d1,
        bufA_re_q1 => bufA_re_q1,
        bufA_im_address0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_im_address0,
        bufA_im_ce0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_im_ce0,
        bufA_im_q0 => bufA_im_q0,
        bufA_im_address1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_im_address1,
        bufA_im_ce1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_im_ce1,
        bufA_im_we1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_im_we1,
        bufA_im_d1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_im_d1,
        bufA_im_q1 => bufA_im_q1,
        state_cur_223131 => state_cur_223131_reg_227,
        trunc_ln102_cast => lshr_ln_reg_848,
        sext_ln127 => select_ln265_reg_853,
        state_next_222129 => state_next_222129_reg_239,
        grp_fu_917_p_din0 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_grp_fu_917_p_din0,
        grp_fu_917_p_din1 => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_grp_fu_917_p_din1,
        grp_fu_917_p_dout0 => grp_fu_102_p_dout0,
        grp_fu_917_p_ce => grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_grp_fu_917_p_ce);

    mul_12ns_65ns_66_5_1_U62 : component qaoa_kernel_mul_12ns_65ns_66_5_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 12,
        din1_WIDTH => 65,
        dout_WIDTH => 66)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_336_p0,
        din1 => grp_fu_336_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_336_p2);

    mul_53ns_90ns_141_5_1_U63 : component qaoa_kernel_mul_53ns_90ns_141_5_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 53,
        din1_WIDTH => 90,
        dout_WIDTH => 141)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_341_p0,
        din1 => grp_fu_341_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_341_p2);

    sparsemux_7_2_65_1_1_U64 : component qaoa_kernel_sparsemux_7_2_65_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 65,
        CASE1 => "01",
        din1_WIDTH => 65,
        CASE2 => "00",
        din2_WIDTH => 65,
        def_WIDTH => 65,
        sel_WIDTH => 2,
        dout_WIDTH => 65)
    port map (
        din0 => sub_ln261_fu_493_p2,
        din1 => p_loc_fu_142,
        din2 => sub_ln261_fu_493_p2,
        def => outsin_0_in_in_i_fu_522_p7,
        sel => outsin_0_in_in_i_fu_522_p8,
        dout => outsin_0_in_in_i_fu_522_p9);

    sparsemux_7_2_65_1_1_U65 : component qaoa_kernel_sparsemux_7_2_65_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 65,
        CASE1 => "01",
        din1_WIDTH => 65,
        CASE2 => "00",
        din2_WIDTH => 65,
        def_WIDTH => 65,
        sel_WIDTH => 2,
        dout_WIDTH => 65)
    port map (
        din0 => sub_ln254_fu_565_p2,
        din1 => sub_ln254_fu_565_p2,
        din2 => p_loc160_fu_138,
        def => outcos_write_assign_in_in_i_fu_577_p7,
        sel => outcos_write_assign_in_in_i_fu_577_p8,
        dout => outcos_write_assign_in_in_i_fu_577_p9);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_applyMixer_hls_3_Pipeline_2_fu_271_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_applyMixer_hls_3_Pipeline_2_fu_271_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_applyMixer_hls_3_Pipeline_2_fu_271_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_applyMixer_hls_3_Pipeline_2_fu_271_ap_ready = ap_const_logic_1)) then 
                    grp_applyMixer_hls_3_Pipeline_2_fu_271_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_applyMixer_hls_3_Pipeline_3_fu_277_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_applyMixer_hls_3_Pipeline_3_fu_277_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_applyMixer_hls_3_Pipeline_3_fu_277_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_applyMixer_hls_3_Pipeline_3_fu_277_ap_ready = ap_const_logic_1)) then 
                    grp_applyMixer_hls_3_Pipeline_3_fu_277_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_ap_ready = ap_const_logic_1)) then 
                    grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln132_1_fu_718_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                    grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_ap_ready = ap_const_logic_1)) then 
                    grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_ap_ready = ap_const_logic_1)) then 
                    grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln127_fu_631_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                    grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_ap_ready = ap_const_logic_1)) then 
                    grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_ap_ready = ap_const_logic_1)) then 
                    grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_reg_216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln132_1_fu_718_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                i_reg_216 <= j_3_reg_884;
            elsif (((icmp_ln127_fu_631_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                i_reg_216 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    j_1_reg_253_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
                j_1_reg_253 <= j_reg_912;
            elsif (((icmp_ln132_fu_669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                j_1_reg_253 <= zext_ln132_2_fu_689_p1;
            end if; 
        end if;
    end process;

    state_cur_030126_reg_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln132_fu_669_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                state_cur_030126_reg_168 <= state_cur_127128_reg_192;
            elsif (((grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                state_cur_030126_reg_168 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    state_cur_127128_reg_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln132_1_fu_718_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                state_cur_127128_reg_192 <= state_cur_223131_reg_227;
            elsif (((icmp_ln127_fu_631_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                state_cur_127128_reg_192 <= state_cur_030126_reg_168;
            end if; 
        end if;
    end process;

    state_cur_223131_reg_227_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
                state_cur_223131_reg_227 <= state_next_222129_reg_239;
            elsif (((icmp_ln132_fu_669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                state_cur_223131_reg_227 <= state_cur_127128_reg_192;
            end if; 
        end if;
    end process;

    state_next_029132_reg_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln132_fu_669_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                state_next_029132_reg_180 <= state_next_126130_reg_204;
            elsif (((grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                state_next_029132_reg_180 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    state_next_126130_reg_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln132_1_fu_718_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                state_next_126130_reg_204 <= state_next_222129_reg_239;
            elsif (((icmp_ln127_fu_631_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                state_next_126130_reg_204 <= state_next_029132_reg_180;
            end if; 
        end if;
    end process;

    state_next_222129_reg_239_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
                state_next_222129_reg_239 <= state_cur_223131_reg_227;
            elsif (((icmp_ln132_fu_669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                state_next_222129_reg_239 <= state_next_126130_reg_204;
            end if; 
        end if;
    end process;

    t_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_fu_134 <= ap_const_lv2_0;
            elsif (((icmp_ln132_fu_669_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                t_fu_134 <= t_2_reg_861;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                add_ln42_reg_812 <= add_ln42_fu_418_p2;
                r_reg_817 <= add_ln42_fu_418_p2(65 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                base_reg_866 <= base_fu_655_p2;
                t_2_reg_861 <= t_2_fu_637_p2;
                trunc_ln128_reg_876 <= trunc_ln128_fu_665_p1;
                    zext_ln128_reg_871(3 downto 0) <= zext_ln128_fu_661_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                bit_i_reg_894 <= bit_i_fu_702_p2;
                j_3_reg_884 <= j_3_fu_675_p2;
                shl49_reg_899 <= shl49_fu_708_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                empty_reg_828 <= empty_fu_481_p3;
                icmp_ln225_1_reg_822 <= icmp_ln225_1_fu_447_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                icmp_ln248_reg_833 <= icmp_ln248_fu_499_p2;
                tmp_100_reg_843 <= outsin_0_in_in_i_fu_522_p9(64 downto 43);
                trunc_ln1_reg_838 <= outsin_0_in_in_i_fu_522_p9(64 downto 23);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    inabs_reg_774(52 downto 21) <= inabs_fu_366_p3(52 downto 21);
                sign0_reg_769 <= sign0_fu_354_p2;
                    trunc_ln42_reg_779(40 downto 21) <= trunc_ln42_fu_374_p1(40 downto 21);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                j_reg_912 <= j_fu_744_p2;
                mask_reg_907 <= mask_fu_739_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                k_3_reg_794 <= grp_fu_341_p2(130 downto 129);
                tmp_reg_789 <= grp_fu_341_p2(140 downto 129);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                lshr_ln_reg_848 <= outcos_write_assign_in_in_i_fu_577_p9(64 downto 43);
                select_ln265_reg_853 <= select_ln265_fu_622_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                mul_ln42_reg_807 <= grp_fu_336_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_p_out1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                p_loc160_fu_138 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_p_out1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_p_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                p_loc_fu_142 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_p_out;
            end if;
        end if;
    end process;
    inabs_reg_774(20 downto 0) <= "000000000000000000000";
    trunc_ln42_reg_779(20 downto 0) <= "000000000000000000000";
    zext_ln128_reg_871(31 downto 4) <= "0000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_ap_done, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_ap_done, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_ap_done, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_ap_done, icmp_ln132_fu_669_p2, icmp_ln127_fu_631_p2, icmp_ln132_1_fu_718_p2, ap_CS_fsm_state22, ap_CS_fsm_state14, ap_CS_fsm_state23, ap_CS_fsm_state20, ap_block_state14_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((ap_const_boolean_0 = ap_block_state14_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                if (((icmp_ln127_fu_631_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state18 => 
                if (((icmp_ln132_fu_669_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state19 => 
                if (((icmp_ln132_1_fu_718_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state20 => 
                if (((grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                if (((grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add41_cast_fu_698_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add41_fu_693_p2),9));
    add41_fu_693_p2 <= std_logic_vector(unsigned(base_reg_866) + unsigned(zext_ln132_1_fu_685_p1));
    add_ln137_fu_724_p2 <= std_logic_vector(unsigned(j_1_reg_253) + unsigned(zext_ln128_reg_871));
    add_ln42_fu_418_p2 <= std_logic_vector(unsigned(shl_ln_fu_411_p3) + unsigned(mul_ln42_reg_807));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(ap_block_state14_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state14_on_subcall_done)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_ap_done)
    begin
        if ((grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_ap_done)
    begin
        if ((grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_ap_done)
    begin
        if ((grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state23_blk_assign_proc : process(grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_ap_done)
    begin
        if ((grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state23_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state23_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state14_on_subcall_done_assign_proc : process(grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_ap_done, grp_applyMixer_hls_3_Pipeline_2_fu_271_ap_done, grp_applyMixer_hls_3_Pipeline_3_fu_277_ap_done)
    begin
                ap_block_state14_on_subcall_done <= ((grp_applyMixer_hls_3_Pipeline_3_fu_277_ap_done = ap_const_logic_0) or (grp_applyMixer_hls_3_Pipeline_2_fu_271_ap_done = ap_const_logic_0) or (grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_ap_done, ap_CS_fsm_state23)
    begin
        if ((((grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_ap_done, ap_CS_fsm_state23)
    begin
        if (((grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    base_fu_655_p2 <= std_logic_vector(unsigned(p_shl_fu_647_p3) - unsigned(zext_ln127_fu_643_p1));
    bit_i_fu_702_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv9_1),to_integer(unsigned('0' & add41_cast_fu_698_p1(9-1 downto 0)))));
    bit_j_fu_729_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv32_1),to_integer(unsigned('0' & add_ln137_fu_724_p2(31-1 downto 0)))));

    bufA_im_address0_assign_proc : process(grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufA_im_address0, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_im_address0, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_im_address0, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            bufA_im_address0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_im_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bufA_im_address0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_im_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            bufA_im_address0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufA_im_address0;
        else 
            bufA_im_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufA_im_address1_assign_proc : process(ap_CS_fsm_state16, grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_im_address1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_im_address1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_im_address1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_im_address1, ap_CS_fsm_state22, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            bufA_im_address1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_im_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bufA_im_address1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_im_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            bufA_im_address1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_im_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            bufA_im_address1 <= grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_im_address1;
        else 
            bufA_im_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    bufA_im_ce0_assign_proc : process(grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufA_im_ce0, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_im_ce0, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_im_ce0, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            bufA_im_ce0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_im_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bufA_im_ce0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_im_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            bufA_im_ce0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufA_im_ce0;
        else 
            bufA_im_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufA_im_ce1_assign_proc : process(ap_CS_fsm_state16, grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_im_ce1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_im_ce1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_im_ce1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_im_ce1, ap_CS_fsm_state22, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            bufA_im_ce1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_im_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bufA_im_ce1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_im_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            bufA_im_ce1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_im_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            bufA_im_ce1 <= grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_im_ce1;
        else 
            bufA_im_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufA_im_d1_assign_proc : process(ap_CS_fsm_state16, grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_im_d1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_im_d1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_im_d1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_im_d1, ap_CS_fsm_state22, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            bufA_im_d1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_im_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bufA_im_d1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_im_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            bufA_im_d1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_im_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            bufA_im_d1 <= grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_im_d1;
        else 
            bufA_im_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    bufA_im_we1_assign_proc : process(ap_CS_fsm_state16, grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_im_we1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_im_we1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_im_we1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_im_we1, ap_CS_fsm_state22, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            bufA_im_we1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_im_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bufA_im_we1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_im_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            bufA_im_we1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_im_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            bufA_im_we1 <= grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_im_we1;
        else 
            bufA_im_we1 <= ap_const_logic_0;
        end if; 
    end process;


    bufA_re_address0_assign_proc : process(grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufA_re_address0, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_re_address0, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_re_address0, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            bufA_re_address0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_re_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bufA_re_address0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_re_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            bufA_re_address0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufA_re_address0;
        else 
            bufA_re_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufA_re_address1_assign_proc : process(ap_CS_fsm_state16, grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_re_address1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_re_address1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_re_address1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_re_address1, ap_CS_fsm_state22, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            bufA_re_address1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_re_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bufA_re_address1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_re_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            bufA_re_address1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_re_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            bufA_re_address1 <= grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_re_address1;
        else 
            bufA_re_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    bufA_re_ce0_assign_proc : process(grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufA_re_ce0, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_re_ce0, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_re_ce0, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            bufA_re_ce0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_re_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bufA_re_ce0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_re_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            bufA_re_ce0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufA_re_ce0;
        else 
            bufA_re_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufA_re_ce1_assign_proc : process(ap_CS_fsm_state16, grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_re_ce1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_re_ce1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_re_ce1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_re_ce1, ap_CS_fsm_state22, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            bufA_re_ce1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_re_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bufA_re_ce1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_re_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            bufA_re_ce1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_re_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            bufA_re_ce1 <= grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_re_ce1;
        else 
            bufA_re_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufA_re_d1_assign_proc : process(ap_CS_fsm_state16, grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_re_d1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_re_d1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_re_d1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_re_d1, ap_CS_fsm_state22, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            bufA_re_d1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_re_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bufA_re_d1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_re_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            bufA_re_d1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_re_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            bufA_re_d1 <= grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_re_d1;
        else 
            bufA_re_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    bufA_re_we1_assign_proc : process(ap_CS_fsm_state16, grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_re_we1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_re_we1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_re_we1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_re_we1, ap_CS_fsm_state22, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            bufA_re_we1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufA_re_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bufA_re_we1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufA_re_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            bufA_re_we1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_bufA_re_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            bufA_re_we1 <= grp_applyMixer_hls_3_Pipeline_2_fu_271_bufA_re_we1;
        else 
            bufA_re_we1 <= ap_const_logic_0;
        end if; 
    end process;


    bufB_im_address0_assign_proc : process(grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufB_im_address0, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_im_address0, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_im_address0, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            bufB_im_address0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_im_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bufB_im_address0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_im_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            bufB_im_address0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufB_im_address0;
        else 
            bufB_im_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufB_im_address1_assign_proc : process(grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_im_address1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_im_address1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_im_address1, ap_CS_fsm_state22, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            bufB_im_address1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_im_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bufB_im_address1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_im_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            bufB_im_address1 <= grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_im_address1;
        else 
            bufB_im_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    bufB_im_ce0_assign_proc : process(grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufB_im_ce0, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_im_ce0, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_im_ce0, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            bufB_im_ce0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_im_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bufB_im_ce0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_im_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            bufB_im_ce0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufB_im_ce0;
        else 
            bufB_im_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufB_im_ce1_assign_proc : process(grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_im_ce1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_im_ce1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_im_ce1, ap_CS_fsm_state22, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            bufB_im_ce1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_im_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bufB_im_ce1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_im_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            bufB_im_ce1 <= grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_im_ce1;
        else 
            bufB_im_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufB_im_d1_assign_proc : process(grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_im_d1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_im_d1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_im_d1, ap_CS_fsm_state22, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            bufB_im_d1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_im_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bufB_im_d1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_im_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            bufB_im_d1 <= grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_im_d1;
        else 
            bufB_im_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    bufB_im_we1_assign_proc : process(grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_im_we1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_im_we1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_im_we1, ap_CS_fsm_state22, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            bufB_im_we1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_im_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bufB_im_we1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_im_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            bufB_im_we1 <= grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_im_we1;
        else 
            bufB_im_we1 <= ap_const_logic_0;
        end if; 
    end process;


    bufB_re_address0_assign_proc : process(grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufB_re_address0, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_re_address0, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_re_address0, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            bufB_re_address0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_re_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bufB_re_address0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_re_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            bufB_re_address0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufB_re_address0;
        else 
            bufB_re_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufB_re_address1_assign_proc : process(grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_re_address1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_re_address1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_re_address1, ap_CS_fsm_state22, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            bufB_re_address1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_re_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bufB_re_address1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_re_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            bufB_re_address1 <= grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_re_address1;
        else 
            bufB_re_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    bufB_re_ce0_assign_proc : process(grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufB_re_ce0, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_re_ce0, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_re_ce0, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            bufB_re_ce0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_re_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bufB_re_ce0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_re_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            bufB_re_ce0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_bufB_re_ce0;
        else 
            bufB_re_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufB_re_ce1_assign_proc : process(grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_re_ce1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_re_ce1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_re_ce1, ap_CS_fsm_state22, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            bufB_re_ce1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_re_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bufB_re_ce1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_re_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            bufB_re_ce1 <= grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_re_ce1;
        else 
            bufB_re_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufB_re_d1_assign_proc : process(grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_re_d1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_re_d1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_re_d1, ap_CS_fsm_state22, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            bufB_re_d1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_re_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bufB_re_d1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_re_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            bufB_re_d1 <= grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_re_d1;
        else 
            bufB_re_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    bufB_re_we1_assign_proc : process(grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_re_we1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_re_we1, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_re_we1, ap_CS_fsm_state22, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            bufB_re_we1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_bufB_re_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bufB_re_we1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_bufB_re_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            bufB_re_we1 <= grp_applyMixer_hls_3_Pipeline_3_fu_277_bufB_re_we1;
        else 
            bufB_re_we1 <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_481_p3 <= 
        tmp_s_fu_458_p4 when (or_ln225_fu_452_p2(0) = '1') else 
        tmp_81_cast_fu_477_p1;
    grp_applyMixer_hls_3_Pipeline_2_fu_271_ap_start <= grp_applyMixer_hls_3_Pipeline_2_fu_271_ap_start_reg;
    grp_applyMixer_hls_3_Pipeline_3_fu_277_ap_start <= grp_applyMixer_hls_3_Pipeline_3_fu_277_ap_start_reg;
    grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_ap_start <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_ap_start_reg;
    grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_ap_start <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_ap_start_reg;
    grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_ap_start <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_ap_start_reg;
    grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_ap_start <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_ap_start_reg;
    grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_ap_start <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_ap_start_reg;
    grp_fu_102_p_ce <= grp_fu_917_ce;
    grp_fu_102_p_din0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_grp_fu_917_p_din0;
    grp_fu_102_p_din1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_grp_fu_917_p_din1;
    grp_fu_336_p0 <= grp_fu_336_p00(12 - 1 downto 0);
    grp_fu_336_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_reg_789),66));
    grp_fu_336_p1 <= ap_const_lv66_DBC095777A5CF72D(65 - 1 downto 0);
    grp_fu_341_p0 <= grp_fu_341_p00(53 - 1 downto 0);
    grp_fu_341_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(inabs_reg_774),141));
    grp_fu_341_p1 <= ap_const_lv141_lc_1(90 - 1 downto 0);

    grp_fu_917_ce_assign_proc : process(grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_grp_fu_917_p_ce, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_917_ce <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_grp_fu_917_p_ce;
        else 
            grp_fu_917_ce <= ap_const_logic_1;
        end if; 
    end process;

    icmp_ln127_fu_631_p2 <= "1" when (t_fu_134 = ap_const_lv2_3) else "0";
    icmp_ln132_1_fu_718_p2 <= "1" when (signed(j_1_reg_253) < signed(ap_const_lv32_3)) else "0";
    icmp_ln132_fu_669_p2 <= "1" when (i_reg_216 = ap_const_lv2_3) else "0";
    icmp_ln225_1_fu_447_p2 <= "1" when (k_3_reg_794 = ap_const_lv2_1) else "0";
    icmp_ln225_fu_442_p2 <= "1" when (k_3_reg_794 = ap_const_lv2_3) else "0";
    icmp_ln248_1_fu_504_p2 <= "1" when (k_3_reg_794 = ap_const_lv2_0) else "0";
    icmp_ln248_fu_499_p2 <= "1" when (k_3_reg_794 = ap_const_lv2_2) else "0";
    inabs_fu_366_p3 <= 
        x_1_fu_346_p3 when (sign0_fu_354_p2(0) = '1') else 
        sub_ln211_fu_360_p2;
    j_3_fu_675_p2 <= std_logic_vector(unsigned(i_reg_216) + unsigned(ap_const_lv2_1));
    j_fu_744_p2 <= std_logic_vector(unsigned(j_1_reg_253) + unsigned(ap_const_lv32_1));
    mask_fu_739_p2 <= (trunc_ln137_fu_735_p1 or bit_i_reg_894);
    or_ln225_fu_452_p2 <= (icmp_ln225_fu_442_p2 or icmp_ln225_1_fu_447_p2);
    or_ln248_fu_509_p2 <= (icmp_ln248_1_fu_504_p2 or icmp_ln225_1_reg_822);
    outcos_write_assign_in_in_i_fu_577_p7 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    outcos_write_assign_in_in_i_fu_577_p8 <= (icmp_ln248_reg_833 & icmp_ln225_1_reg_822);
    outsin_0_in_in_i_fu_522_p7 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    outsin_0_in_in_i_fu_522_p8 <= (icmp_ln248_fu_499_p2 & or_ln248_fu_509_p2);
    p_shl_fu_647_p3 <= (t_fu_134 & ap_const_lv2_0);
    select_ln265_fu_622_p3 <= 
        tmp_100_reg_843 when (sign0_reg_769(0) = '1') else 
        tmp_101_fu_612_p4;
    shl49_fu_708_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv3_1),to_integer(unsigned('0' & zext_ln132_fu_681_p1(3-1 downto 0)))));
    shl_ln_fu_411_p3 <= (trunc_ln42_reg_779 & ap_const_lv25_0);
    sign0_fu_354_p2 <= "1" when (signed(beta) > signed(ap_const_lv32_0)) else "0";
    state_im_address0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_state_im_address0;
    state_im_address1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_im_address1;

    state_im_ce0_assign_proc : process(ap_CS_fsm_state16, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_state_im_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            state_im_ce0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_state_im_ce0;
        else 
            state_im_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    state_im_ce1_assign_proc : process(grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_im_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            state_im_ce1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_im_ce1;
        else 
            state_im_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    state_im_d1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_im_d1;

    state_im_we1_assign_proc : process(grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_im_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            state_im_we1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_im_we1;
        else 
            state_im_we1 <= ap_const_logic_0;
        end if; 
    end process;

    state_re_address0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_state_re_address0;
    state_re_address1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_re_address1;

    state_re_ce0_assign_proc : process(ap_CS_fsm_state16, grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_state_re_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            state_re_ce0 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_state_re_ce0;
        else 
            state_re_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    state_re_ce1_assign_proc : process(grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_re_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            state_re_ce1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_re_ce1;
        else 
            state_re_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    state_re_d1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_re_d1;

    state_re_we1_assign_proc : process(grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_re_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            state_re_we1 <= grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_state_re_we1;
        else 
            state_re_we1 <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln211_fu_360_p2 <= std_logic_vector(unsigned(ap_const_lv53_0) - unsigned(x_1_fu_346_p3));
    sub_ln228_fu_436_p2 <= std_logic_vector(unsigned(ap_const_lv66_1921FB54442D18460) - unsigned(zext_ln42_1_fu_433_p1));
    sub_ln254_fu_565_p2 <= std_logic_vector(unsigned(ap_const_lv65_0) - unsigned(p_loc160_fu_138));
    sub_ln261_fu_493_p2 <= std_logic_vector(unsigned(ap_const_lv65_0) - unsigned(p_loc_fu_142));
    sub_ln266_fu_607_p2 <= std_logic_vector(unsigned(ap_const_lv42_0) - unsigned(trunc_ln1_reg_838));
    t_2_fu_637_p2 <= std_logic_vector(unsigned(t_fu_134) + unsigned(ap_const_lv2_1));
    tmp_101_fu_612_p4 <= sub_ln266_fu_607_p2(41 downto 20);
    tmp_71_fu_468_p4 <= add_ln42_reg_812(65 downto 2);
    tmp_81_cast_fu_477_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_71_fu_468_p4),65));
    tmp_s_fu_458_p4 <= sub_ln228_fu_436_p2(65 downto 1);
    trunc_ln128_fu_665_p1 <= base_fu_655_p2(3 - 1 downto 0);
    trunc_ln137_fu_735_p1 <= bit_j_fu_729_p2(9 - 1 downto 0);
    trunc_ln42_fu_374_p1 <= inabs_fu_366_p3(41 - 1 downto 0);
    x_1_fu_346_p3 <= (beta & ap_const_lv21_0);
    zext_ln127_fu_643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_fu_134),4));
    zext_ln128_fu_661_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(base_fu_655_p2),32));
    zext_ln132_1_fu_685_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_216),4));
    zext_ln132_2_fu_689_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_3_fu_675_p2),32));
    zext_ln132_fu_681_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_216),3));
    zext_ln42_1_fu_433_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_reg_817),66));
end behav;
