// Seed: 18128572
module module_0 #(
    parameter id_1 = 32'd3
);
  wire _id_1;
  logic ["" : -1 'b0] module_0;
  wire [id_1 : 1] id_2;
endmodule
module module_1 (
    input  wor  id_0,
    output wire id_1
);
  logic [7:0] id_3;
  assign id_1 = id_3 == (1);
  module_0 modCall_1 ();
  assign id_3[-1] = id_3;
endmodule
module module_2 #(
    parameter id_1 = 32'd48
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire _id_1;
  logic [7:0] id_4;
  wire id_5;
  assign id_4[id_1] = -1'b0 == (id_4);
  wire id_6;
  module_0 modCall_1 ();
  wire id_7 = id_5 !=? 1;
endmodule
