
MCU-LAB4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002dac  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002eb8  08002eb8  00003eb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002edc  08002edc  00004020  2**0
                  CONTENTS
  4 .ARM          00000000  08002edc  08002edc  00004020  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002edc  08002edc  00004020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002edc  08002edc  00003edc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002ee0  08002ee0  00003ee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000020  20000000  08002ee4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003bc  20000020  08002f04  00004020  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003dc  08002f04  000043dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004020  2**0
                  CONTENTS, READONLY
 12 .debug_info   000089ad  00000000  00000000  00004049  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001dfc  00000000  00000000  0000c9f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ad0  00000000  00000000  0000e7f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000831  00000000  00000000  0000f2c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001719f  00000000  00000000  0000faf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d353  00000000  00000000  00026c98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000829b1  00000000  00000000  00033feb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b699c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a38  00000000  00000000  000b69e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000b9418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000020 	.word	0x20000020
 8000128:	00000000 	.word	0x00000000
 800012c:	08002ea0 	.word	0x08002ea0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000024 	.word	0x20000024
 8000148:	08002ea0 	.word	0x08002ea0

0800014c <init_fsm_input_processing>:

uint8_t buttonState[N0_OF_BUTTONS];

//--- Functions Definition -----------------------

void init_fsm_input_processing(){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
	for(int i = 0; i<N0_OF_BUTTONS; ++i){
 8000152:	2300      	movs	r3, #0
 8000154:	607b      	str	r3, [r7, #4]
 8000156:	e007      	b.n	8000168 <init_fsm_input_processing+0x1c>
		buttonState[i] = BUTTON_STATE_RELEASE;
 8000158:	4a08      	ldr	r2, [pc, #32]	@ (800017c <init_fsm_input_processing+0x30>)
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	4413      	add	r3, r2
 800015e:	2201      	movs	r2, #1
 8000160:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i<N0_OF_BUTTONS; ++i){
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	3301      	adds	r3, #1
 8000166:	607b      	str	r3, [r7, #4]
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2b02      	cmp	r3, #2
 800016c:	ddf4      	ble.n	8000158 <init_fsm_input_processing+0xc>
	}
}
 800016e:	bf00      	nop
 8000170:	bf00      	nop
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	2000003c 	.word	0x2000003c

08000180 <fsm_input_processing>:

void fsm_input_processing(){
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af00      	add	r7, sp, #0
	for(uint8_t i = BUTTON_MODE; i<N0_OF_BUTTONS; ++i){
 8000186:	2300      	movs	r3, #0
 8000188:	71fb      	strb	r3, [r7, #7]
 800018a:	e044      	b.n	8000216 <fsm_input_processing+0x96>
		switch(buttonState[i]){
 800018c:	79fb      	ldrb	r3, [r7, #7]
 800018e:	4a26      	ldr	r2, [pc, #152]	@ (8000228 <fsm_input_processing+0xa8>)
 8000190:	5cd3      	ldrb	r3, [r2, r3]
 8000192:	2b01      	cmp	r3, #1
 8000194:	d002      	beq.n	800019c <fsm_input_processing+0x1c>
 8000196:	2b02      	cmp	r3, #2
 8000198:	d02b      	beq.n	80001f2 <fsm_input_processing+0x72>
				buttonState[i] = BUTTON_STATE_RELEASE;
				break;
			}
			break;
		default:
			break;
 800019a:	e039      	b.n	8000210 <fsm_input_processing+0x90>
			if(is_button_pressed(i)){
 800019c:	79fb      	ldrb	r3, [r7, #7]
 800019e:	4618      	mov	r0, r3
 80001a0:	f000 fe72 	bl	8000e88 <is_button_pressed>
 80001a4:	4603      	mov	r3, r0
 80001a6:	2b00      	cmp	r3, #0
 80001a8:	d02f      	beq.n	800020a <fsm_input_processing+0x8a>
				HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80001aa:	2120      	movs	r1, #32
 80001ac:	481f      	ldr	r0, [pc, #124]	@ (800022c <fsm_input_processing+0xac>)
 80001ae:	f001 fe6e 	bl	8001e8e <HAL_GPIO_TogglePin>
				buttonState[i] = BUTTON_STATE_PRESSED;
 80001b2:	79fb      	ldrb	r3, [r7, #7]
 80001b4:	4a1c      	ldr	r2, [pc, #112]	@ (8000228 <fsm_input_processing+0xa8>)
 80001b6:	2102      	movs	r1, #2
 80001b8:	54d1      	strb	r1, [r2, r3]
				flag_m = (i == BUTTON_MODE);
 80001ba:	79fb      	ldrb	r3, [r7, #7]
 80001bc:	2b00      	cmp	r3, #0
 80001be:	bf0c      	ite	eq
 80001c0:	2301      	moveq	r3, #1
 80001c2:	2300      	movne	r3, #0
 80001c4:	b2db      	uxtb	r3, r3
 80001c6:	461a      	mov	r2, r3
 80001c8:	4b19      	ldr	r3, [pc, #100]	@ (8000230 <fsm_input_processing+0xb0>)
 80001ca:	701a      	strb	r2, [r3, #0]
				flag_i = (i == BUTTON_INCREASE);
 80001cc:	79fb      	ldrb	r3, [r7, #7]
 80001ce:	2b01      	cmp	r3, #1
 80001d0:	bf0c      	ite	eq
 80001d2:	2301      	moveq	r3, #1
 80001d4:	2300      	movne	r3, #0
 80001d6:	b2db      	uxtb	r3, r3
 80001d8:	461a      	mov	r2, r3
 80001da:	4b16      	ldr	r3, [pc, #88]	@ (8000234 <fsm_input_processing+0xb4>)
 80001dc:	701a      	strb	r2, [r3, #0]
				flag_s = (i == BUTTON_SET);
 80001de:	79fb      	ldrb	r3, [r7, #7]
 80001e0:	2b02      	cmp	r3, #2
 80001e2:	bf0c      	ite	eq
 80001e4:	2301      	moveq	r3, #1
 80001e6:	2300      	movne	r3, #0
 80001e8:	b2db      	uxtb	r3, r3
 80001ea:	461a      	mov	r2, r3
 80001ec:	4b12      	ldr	r3, [pc, #72]	@ (8000238 <fsm_input_processing+0xb8>)
 80001ee:	701a      	strb	r2, [r3, #0]
			break;
 80001f0:	e00b      	b.n	800020a <fsm_input_processing+0x8a>
			if(!is_button_pressed(i)){
 80001f2:	79fb      	ldrb	r3, [r7, #7]
 80001f4:	4618      	mov	r0, r3
 80001f6:	f000 fe47 	bl	8000e88 <is_button_pressed>
 80001fa:	4603      	mov	r3, r0
 80001fc:	2b00      	cmp	r3, #0
 80001fe:	d106      	bne.n	800020e <fsm_input_processing+0x8e>
				buttonState[i] = BUTTON_STATE_RELEASE;
 8000200:	79fb      	ldrb	r3, [r7, #7]
 8000202:	4a09      	ldr	r2, [pc, #36]	@ (8000228 <fsm_input_processing+0xa8>)
 8000204:	2101      	movs	r1, #1
 8000206:	54d1      	strb	r1, [r2, r3]
				break;
 8000208:	e002      	b.n	8000210 <fsm_input_processing+0x90>
			break;
 800020a:	bf00      	nop
 800020c:	e000      	b.n	8000210 <fsm_input_processing+0x90>
			break;
 800020e:	bf00      	nop
	for(uint8_t i = BUTTON_MODE; i<N0_OF_BUTTONS; ++i){
 8000210:	79fb      	ldrb	r3, [r7, #7]
 8000212:	3301      	adds	r3, #1
 8000214:	71fb      	strb	r3, [r7, #7]
 8000216:	79fb      	ldrb	r3, [r7, #7]
 8000218:	2b02      	cmp	r3, #2
 800021a:	d9b7      	bls.n	800018c <fsm_input_processing+0xc>
		}
	}
}
 800021c:	bf00      	nop
 800021e:	bf00      	nop
 8000220:	3708      	adds	r7, #8
 8000222:	46bd      	mov	sp, r7
 8000224:	bd80      	pop	{r7, pc}
 8000226:	bf00      	nop
 8000228:	2000003c 	.word	0x2000003c
 800022c:	40010800 	.word	0x40010800
 8000230:	20000042 	.word	0x20000042
 8000234:	20000043 	.word	0x20000043
 8000238:	20000044 	.word	0x20000044

0800023c <config_leds>:
uint8_t green_counter = 3;

//--- Functions Definition -----------------------

//- Private Functions ----------------------------
void config_leds(uint8_t pattern){
 800023c:	b580      	push	{r7, lr}
 800023e:	b082      	sub	sp, #8
 8000240:	af00      	add	r7, sp, #0
 8000242:	4603      	mov	r3, r0
 8000244:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, 	 LED_RED_1_Pin,   (0x20 & pattern));
 8000246:	79fb      	ldrb	r3, [r7, #7]
 8000248:	f003 0320 	and.w	r3, r3, #32
 800024c:	b2db      	uxtb	r3, r3
 800024e:	461a      	mov	r2, r3
 8000250:	2110      	movs	r1, #16
 8000252:	481b      	ldr	r0, [pc, #108]	@ (80002c0 <config_leds+0x84>)
 8000254:	f001 fe03 	bl	8001e5e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin, (0x10 & pattern));
 8000258:	79fb      	ldrb	r3, [r7, #7]
 800025a:	f003 0310 	and.w	r3, r3, #16
 800025e:	b2db      	uxtb	r3, r3
 8000260:	461a      	mov	r2, r3
 8000262:	2120      	movs	r1, #32
 8000264:	4816      	ldr	r0, [pc, #88]	@ (80002c0 <config_leds+0x84>)
 8000266:	f001 fdfa 	bl	8001e5e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, (0x08 & pattern));
 800026a:	79fb      	ldrb	r3, [r7, #7]
 800026c:	f003 0308 	and.w	r3, r3, #8
 8000270:	b2db      	uxtb	r3, r3
 8000272:	461a      	mov	r2, r3
 8000274:	2140      	movs	r1, #64	@ 0x40
 8000276:	4812      	ldr	r0, [pc, #72]	@ (80002c0 <config_leds+0x84>)
 8000278:	f001 fdf1 	bl	8001e5e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, 	 LED_RED_2_Pin,   (0x04 & pattern));
 800027c:	79fb      	ldrb	r3, [r7, #7]
 800027e:	f003 0304 	and.w	r3, r3, #4
 8000282:	b2db      	uxtb	r3, r3
 8000284:	461a      	mov	r2, r3
 8000286:	2180      	movs	r1, #128	@ 0x80
 8000288:	480d      	ldr	r0, [pc, #52]	@ (80002c0 <config_leds+0x84>)
 800028a:	f001 fde8 	bl	8001e5e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_2_GPIO_Port, LED_AMBER_2_Pin, (0x02 & pattern));
 800028e:	79fb      	ldrb	r3, [r7, #7]
 8000290:	f003 0302 	and.w	r3, r3, #2
 8000294:	b2db      	uxtb	r3, r3
 8000296:	461a      	mov	r2, r3
 8000298:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800029c:	4808      	ldr	r0, [pc, #32]	@ (80002c0 <config_leds+0x84>)
 800029e:	f001 fdde 	bl	8001e5e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, (0x01 & pattern));
 80002a2:	79fb      	ldrb	r3, [r7, #7]
 80002a4:	f003 0301 	and.w	r3, r3, #1
 80002a8:	b2db      	uxtb	r3, r3
 80002aa:	461a      	mov	r2, r3
 80002ac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80002b0:	4803      	ldr	r0, [pc, #12]	@ (80002c0 <config_leds+0x84>)
 80002b2:	f001 fdd4 	bl	8001e5e <HAL_GPIO_WritePin>
}
 80002b6:	bf00      	nop
 80002b8:	3708      	adds	r7, #8
 80002ba:	46bd      	mov	sp, r7
 80002bc:	bd80      	pop	{r7, pc}
 80002be:	bf00      	nop
 80002c0:	40010800 	.word	0x40010800

080002c4 <init_auto_mode>:

//- Init Traffic Modes ---------------------------
void init_auto_mode(void){
 80002c4:	b580      	push	{r7, lr}
 80002c6:	af00      	add	r7, sp, #0
	red_counter   = red;
 80002c8:	4b2b      	ldr	r3, [pc, #172]	@ (8000378 <init_auto_mode+0xb4>)
 80002ca:	781a      	ldrb	r2, [r3, #0]
 80002cc:	4b2b      	ldr	r3, [pc, #172]	@ (800037c <init_auto_mode+0xb8>)
 80002ce:	701a      	strb	r2, [r3, #0]
	amber_counter = amber;
 80002d0:	4b2b      	ldr	r3, [pc, #172]	@ (8000380 <init_auto_mode+0xbc>)
 80002d2:	781a      	ldrb	r2, [r3, #0]
 80002d4:	4b2b      	ldr	r3, [pc, #172]	@ (8000384 <init_auto_mode+0xc0>)
 80002d6:	701a      	strb	r2, [r3, #0]
	green_counter = green;
 80002d8:	4b2b      	ldr	r3, [pc, #172]	@ (8000388 <init_auto_mode+0xc4>)
 80002da:	781a      	ldrb	r2, [r3, #0]
 80002dc:	4b2b      	ldr	r3, [pc, #172]	@ (800038c <init_auto_mode+0xc8>)
 80002de:	701a      	strb	r2, [r3, #0]
	led_buffer[0] = red_counter / 10;
 80002e0:	4b26      	ldr	r3, [pc, #152]	@ (800037c <init_auto_mode+0xb8>)
 80002e2:	781b      	ldrb	r3, [r3, #0]
 80002e4:	4a2a      	ldr	r2, [pc, #168]	@ (8000390 <init_auto_mode+0xcc>)
 80002e6:	fba2 2303 	umull	r2, r3, r2, r3
 80002ea:	08db      	lsrs	r3, r3, #3
 80002ec:	b2db      	uxtb	r3, r3
 80002ee:	461a      	mov	r2, r3
 80002f0:	4b28      	ldr	r3, [pc, #160]	@ (8000394 <init_auto_mode+0xd0>)
 80002f2:	601a      	str	r2, [r3, #0]
	led_buffer[1] = red_counter % 10;
 80002f4:	4b21      	ldr	r3, [pc, #132]	@ (800037c <init_auto_mode+0xb8>)
 80002f6:	781a      	ldrb	r2, [r3, #0]
 80002f8:	4b25      	ldr	r3, [pc, #148]	@ (8000390 <init_auto_mode+0xcc>)
 80002fa:	fba3 1302 	umull	r1, r3, r3, r2
 80002fe:	08d9      	lsrs	r1, r3, #3
 8000300:	460b      	mov	r3, r1
 8000302:	009b      	lsls	r3, r3, #2
 8000304:	440b      	add	r3, r1
 8000306:	005b      	lsls	r3, r3, #1
 8000308:	1ad3      	subs	r3, r2, r3
 800030a:	b2db      	uxtb	r3, r3
 800030c:	461a      	mov	r2, r3
 800030e:	4b21      	ldr	r3, [pc, #132]	@ (8000394 <init_auto_mode+0xd0>)
 8000310:	605a      	str	r2, [r3, #4]
	led_buffer[2] = green_counter / 10;
 8000312:	4b1e      	ldr	r3, [pc, #120]	@ (800038c <init_auto_mode+0xc8>)
 8000314:	781b      	ldrb	r3, [r3, #0]
 8000316:	4a1e      	ldr	r2, [pc, #120]	@ (8000390 <init_auto_mode+0xcc>)
 8000318:	fba2 2303 	umull	r2, r3, r2, r3
 800031c:	08db      	lsrs	r3, r3, #3
 800031e:	b2db      	uxtb	r3, r3
 8000320:	461a      	mov	r2, r3
 8000322:	4b1c      	ldr	r3, [pc, #112]	@ (8000394 <init_auto_mode+0xd0>)
 8000324:	609a      	str	r2, [r3, #8]
	led_buffer[3] = green_counter % 10;
 8000326:	4b19      	ldr	r3, [pc, #100]	@ (800038c <init_auto_mode+0xc8>)
 8000328:	781a      	ldrb	r2, [r3, #0]
 800032a:	4b19      	ldr	r3, [pc, #100]	@ (8000390 <init_auto_mode+0xcc>)
 800032c:	fba3 1302 	umull	r1, r3, r3, r2
 8000330:	08d9      	lsrs	r1, r3, #3
 8000332:	460b      	mov	r3, r1
 8000334:	009b      	lsls	r3, r3, #2
 8000336:	440b      	add	r3, r1
 8000338:	005b      	lsls	r3, r3, #1
 800033a:	1ad3      	subs	r3, r2, r3
 800033c:	b2db      	uxtb	r3, r3
 800033e:	461a      	mov	r2, r3
 8000340:	4b14      	ldr	r3, [pc, #80]	@ (8000394 <init_auto_mode+0xd0>)
 8000342:	60da      	str	r2, [r3, #12]
	flag_l 		  = 0;
 8000344:	4b14      	ldr	r3, [pc, #80]	@ (8000398 <init_auto_mode+0xd4>)
 8000346:	2200      	movs	r2, #0
 8000348:	701a      	strb	r2, [r3, #0]
	seg_flag 	  = 0;
 800034a:	4b14      	ldr	r3, [pc, #80]	@ (800039c <init_auto_mode+0xd8>)
 800034c:	2200      	movs	r2, #0
 800034e:	701a      	strb	r2, [r3, #0]
	toggle7SEG(0);
 8000350:	2000      	movs	r0, #0
 8000352:	f000 fecf 	bl	80010f4 <toggle7SEG>
	config_leds(0x1e);
 8000356:	201e      	movs	r0, #30
 8000358:	f7ff ff70 	bl	800023c <config_leds>
	SCH_Add_Task(one_sec_count, 1000, 0);
 800035c:	2200      	movs	r2, #0
 800035e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000362:	480f      	ldr	r0, [pc, #60]	@ (80003a0 <init_auto_mode+0xdc>)
 8000364:	f001 f8ae 	bl	80014c4 <SCH_Add_Task>
	SCH_Add_Task(blinky_7_seg, 250, 250);
 8000368:	22fa      	movs	r2, #250	@ 0xfa
 800036a:	21fa      	movs	r1, #250	@ 0xfa
 800036c:	480d      	ldr	r0, [pc, #52]	@ (80003a4 <init_auto_mode+0xe0>)
 800036e:	f001 f8a9 	bl	80014c4 <SCH_Add_Task>
}
 8000372:	bf00      	nop
 8000374:	bd80      	pop	{r7, pc}
 8000376:	bf00      	nop
 8000378:	20000000 	.word	0x20000000
 800037c:	20000003 	.word	0x20000003
 8000380:	20000001 	.word	0x20000001
 8000384:	20000004 	.word	0x20000004
 8000388:	20000002 	.word	0x20000002
 800038c:	20000005 	.word	0x20000005
 8000390:	cccccccd 	.word	0xcccccccd
 8000394:	20000054 	.word	0x20000054
 8000398:	20000041 	.word	0x20000041
 800039c:	20000046 	.word	0x20000046
 80003a0:	08000c21 	.word	0x08000c21
 80003a4:	08000c51 	.word	0x08000c51

080003a8 <init_red_config_mode>:

void init_red_config_mode(void){
 80003a8:	b580      	push	{r7, lr}
 80003aa:	af00      	add	r7, sp, #0
	led_buffer[0] = 0 / 10;
 80003ac:	4b1b      	ldr	r3, [pc, #108]	@ (800041c <init_red_config_mode+0x74>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	601a      	str	r2, [r3, #0]
	led_buffer[1] = 2 % 10;
 80003b2:	4b1a      	ldr	r3, [pc, #104]	@ (800041c <init_red_config_mode+0x74>)
 80003b4:	2202      	movs	r2, #2
 80003b6:	605a      	str	r2, [r3, #4]
	led_buffer[2] = red / 10;
 80003b8:	4b19      	ldr	r3, [pc, #100]	@ (8000420 <init_red_config_mode+0x78>)
 80003ba:	781b      	ldrb	r3, [r3, #0]
 80003bc:	4a19      	ldr	r2, [pc, #100]	@ (8000424 <init_red_config_mode+0x7c>)
 80003be:	fba2 2303 	umull	r2, r3, r2, r3
 80003c2:	08db      	lsrs	r3, r3, #3
 80003c4:	b2db      	uxtb	r3, r3
 80003c6:	461a      	mov	r2, r3
 80003c8:	4b14      	ldr	r3, [pc, #80]	@ (800041c <init_red_config_mode+0x74>)
 80003ca:	609a      	str	r2, [r3, #8]
	led_buffer[3] = red % 10;
 80003cc:	4b14      	ldr	r3, [pc, #80]	@ (8000420 <init_red_config_mode+0x78>)
 80003ce:	781a      	ldrb	r2, [r3, #0]
 80003d0:	4b14      	ldr	r3, [pc, #80]	@ (8000424 <init_red_config_mode+0x7c>)
 80003d2:	fba3 1302 	umull	r1, r3, r3, r2
 80003d6:	08d9      	lsrs	r1, r3, #3
 80003d8:	460b      	mov	r3, r1
 80003da:	009b      	lsls	r3, r3, #2
 80003dc:	440b      	add	r3, r1
 80003de:	005b      	lsls	r3, r3, #1
 80003e0:	1ad3      	subs	r3, r2, r3
 80003e2:	b2db      	uxtb	r3, r3
 80003e4:	461a      	mov	r2, r3
 80003e6:	4b0d      	ldr	r3, [pc, #52]	@ (800041c <init_red_config_mode+0x74>)
 80003e8:	60da      	str	r2, [r3, #12]
	seg_flag 	  = 0;
 80003ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000428 <init_red_config_mode+0x80>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	701a      	strb	r2, [r3, #0]
	red_counter   = red;
 80003f0:	4b0b      	ldr	r3, [pc, #44]	@ (8000420 <init_red_config_mode+0x78>)
 80003f2:	781a      	ldrb	r2, [r3, #0]
 80003f4:	4b0d      	ldr	r3, [pc, #52]	@ (800042c <init_red_config_mode+0x84>)
 80003f6:	701a      	strb	r2, [r3, #0]
	blinky_led_flag = 0;
 80003f8:	4b0d      	ldr	r3, [pc, #52]	@ (8000430 <init_red_config_mode+0x88>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	701a      	strb	r2, [r3, #0]
	toggle7SEG(0);
 80003fe:	2000      	movs	r0, #0
 8000400:	f000 fe78 	bl	80010f4 <toggle7SEG>
	config_leds(0x1b);
 8000404:	201b      	movs	r0, #27
 8000406:	f7ff ff19 	bl	800023c <config_leds>
	SCH_Add_Task(blinky_led, 500, 0);
 800040a:	2200      	movs	r2, #0
 800040c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000410:	4808      	ldr	r0, [pc, #32]	@ (8000434 <init_red_config_mode+0x8c>)
 8000412:	f001 f857 	bl	80014c4 <SCH_Add_Task>
}
 8000416:	bf00      	nop
 8000418:	bd80      	pop	{r7, pc}
 800041a:	bf00      	nop
 800041c:	20000054 	.word	0x20000054
 8000420:	20000000 	.word	0x20000000
 8000424:	cccccccd 	.word	0xcccccccd
 8000428:	20000046 	.word	0x20000046
 800042c:	20000003 	.word	0x20000003
 8000430:	20000047 	.word	0x20000047
 8000434:	08000c39 	.word	0x08000c39

08000438 <init_amber_config_mode>:

void init_amber_config_mode(void){
 8000438:	b580      	push	{r7, lr}
 800043a:	af00      	add	r7, sp, #0
	led_buffer[0] = 0 / 10;
 800043c:	4b1b      	ldr	r3, [pc, #108]	@ (80004ac <init_amber_config_mode+0x74>)
 800043e:	2200      	movs	r2, #0
 8000440:	601a      	str	r2, [r3, #0]
	led_buffer[1] = 3 % 10;
 8000442:	4b1a      	ldr	r3, [pc, #104]	@ (80004ac <init_amber_config_mode+0x74>)
 8000444:	2203      	movs	r2, #3
 8000446:	605a      	str	r2, [r3, #4]
	led_buffer[2] = amber / 10;
 8000448:	4b19      	ldr	r3, [pc, #100]	@ (80004b0 <init_amber_config_mode+0x78>)
 800044a:	781b      	ldrb	r3, [r3, #0]
 800044c:	4a19      	ldr	r2, [pc, #100]	@ (80004b4 <init_amber_config_mode+0x7c>)
 800044e:	fba2 2303 	umull	r2, r3, r2, r3
 8000452:	08db      	lsrs	r3, r3, #3
 8000454:	b2db      	uxtb	r3, r3
 8000456:	461a      	mov	r2, r3
 8000458:	4b14      	ldr	r3, [pc, #80]	@ (80004ac <init_amber_config_mode+0x74>)
 800045a:	609a      	str	r2, [r3, #8]
	led_buffer[3] = amber % 10;
 800045c:	4b14      	ldr	r3, [pc, #80]	@ (80004b0 <init_amber_config_mode+0x78>)
 800045e:	781a      	ldrb	r2, [r3, #0]
 8000460:	4b14      	ldr	r3, [pc, #80]	@ (80004b4 <init_amber_config_mode+0x7c>)
 8000462:	fba3 1302 	umull	r1, r3, r3, r2
 8000466:	08d9      	lsrs	r1, r3, #3
 8000468:	460b      	mov	r3, r1
 800046a:	009b      	lsls	r3, r3, #2
 800046c:	440b      	add	r3, r1
 800046e:	005b      	lsls	r3, r3, #1
 8000470:	1ad3      	subs	r3, r2, r3
 8000472:	b2db      	uxtb	r3, r3
 8000474:	461a      	mov	r2, r3
 8000476:	4b0d      	ldr	r3, [pc, #52]	@ (80004ac <init_amber_config_mode+0x74>)
 8000478:	60da      	str	r2, [r3, #12]
	seg_flag 	  = 0;
 800047a:	4b0f      	ldr	r3, [pc, #60]	@ (80004b8 <init_amber_config_mode+0x80>)
 800047c:	2200      	movs	r2, #0
 800047e:	701a      	strb	r2, [r3, #0]
	amber_counter = amber;
 8000480:	4b0b      	ldr	r3, [pc, #44]	@ (80004b0 <init_amber_config_mode+0x78>)
 8000482:	781a      	ldrb	r2, [r3, #0]
 8000484:	4b0d      	ldr	r3, [pc, #52]	@ (80004bc <init_amber_config_mode+0x84>)
 8000486:	701a      	strb	r2, [r3, #0]
	blinky_led_flag = 0;
 8000488:	4b0d      	ldr	r3, [pc, #52]	@ (80004c0 <init_amber_config_mode+0x88>)
 800048a:	2200      	movs	r2, #0
 800048c:	701a      	strb	r2, [r3, #0]
	toggle7SEG(0);
 800048e:	2000      	movs	r0, #0
 8000490:	f000 fe30 	bl	80010f4 <toggle7SEG>
	config_leds(0x2d);
 8000494:	202d      	movs	r0, #45	@ 0x2d
 8000496:	f7ff fed1 	bl	800023c <config_leds>
	SCH_Add_Task(blinky_led, 500, 0);
 800049a:	2200      	movs	r2, #0
 800049c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80004a0:	4808      	ldr	r0, [pc, #32]	@ (80004c4 <init_amber_config_mode+0x8c>)
 80004a2:	f001 f80f 	bl	80014c4 <SCH_Add_Task>
}
 80004a6:	bf00      	nop
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	bf00      	nop
 80004ac:	20000054 	.word	0x20000054
 80004b0:	20000001 	.word	0x20000001
 80004b4:	cccccccd 	.word	0xcccccccd
 80004b8:	20000046 	.word	0x20000046
 80004bc:	20000004 	.word	0x20000004
 80004c0:	20000047 	.word	0x20000047
 80004c4:	08000c39 	.word	0x08000c39

080004c8 <init_green_config_mode>:

void init_green_config_mode(void){
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
	led_buffer[0] = 0 / 10;
 80004cc:	4b1a      	ldr	r3, [pc, #104]	@ (8000538 <init_green_config_mode+0x70>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	601a      	str	r2, [r3, #0]
	led_buffer[1] = 4 % 10;
 80004d2:	4b19      	ldr	r3, [pc, #100]	@ (8000538 <init_green_config_mode+0x70>)
 80004d4:	2204      	movs	r2, #4
 80004d6:	605a      	str	r2, [r3, #4]
	led_buffer[2] = green / 10;
 80004d8:	4b18      	ldr	r3, [pc, #96]	@ (800053c <init_green_config_mode+0x74>)
 80004da:	781b      	ldrb	r3, [r3, #0]
 80004dc:	4a18      	ldr	r2, [pc, #96]	@ (8000540 <init_green_config_mode+0x78>)
 80004de:	fba2 2303 	umull	r2, r3, r2, r3
 80004e2:	08db      	lsrs	r3, r3, #3
 80004e4:	b2db      	uxtb	r3, r3
 80004e6:	461a      	mov	r2, r3
 80004e8:	4b13      	ldr	r3, [pc, #76]	@ (8000538 <init_green_config_mode+0x70>)
 80004ea:	609a      	str	r2, [r3, #8]
	led_buffer[3] = green % 10;
 80004ec:	4b13      	ldr	r3, [pc, #76]	@ (800053c <init_green_config_mode+0x74>)
 80004ee:	781a      	ldrb	r2, [r3, #0]
 80004f0:	4b13      	ldr	r3, [pc, #76]	@ (8000540 <init_green_config_mode+0x78>)
 80004f2:	fba3 1302 	umull	r1, r3, r3, r2
 80004f6:	08d9      	lsrs	r1, r3, #3
 80004f8:	460b      	mov	r3, r1
 80004fa:	009b      	lsls	r3, r3, #2
 80004fc:	440b      	add	r3, r1
 80004fe:	005b      	lsls	r3, r3, #1
 8000500:	1ad3      	subs	r3, r2, r3
 8000502:	b2db      	uxtb	r3, r3
 8000504:	461a      	mov	r2, r3
 8000506:	4b0c      	ldr	r3, [pc, #48]	@ (8000538 <init_green_config_mode+0x70>)
 8000508:	60da      	str	r2, [r3, #12]
	seg_flag 	  = 0;
 800050a:	4b0e      	ldr	r3, [pc, #56]	@ (8000544 <init_green_config_mode+0x7c>)
 800050c:	2200      	movs	r2, #0
 800050e:	701a      	strb	r2, [r3, #0]
	green_counter = 0;
 8000510:	4b0d      	ldr	r3, [pc, #52]	@ (8000548 <init_green_config_mode+0x80>)
 8000512:	2200      	movs	r2, #0
 8000514:	701a      	strb	r2, [r3, #0]
	blinky_led_flag = 0;
 8000516:	4b0d      	ldr	r3, [pc, #52]	@ (800054c <init_green_config_mode+0x84>)
 8000518:	2200      	movs	r2, #0
 800051a:	701a      	strb	r2, [r3, #0]
	toggle7SEG(0);
 800051c:	2000      	movs	r0, #0
 800051e:	f000 fde9 	bl	80010f4 <toggle7SEG>
	config_leds(0x36);
 8000522:	2036      	movs	r0, #54	@ 0x36
 8000524:	f7ff fe8a 	bl	800023c <config_leds>
	SCH_Add_Task(blinky_led, 500, 0);
 8000528:	2200      	movs	r2, #0
 800052a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800052e:	4808      	ldr	r0, [pc, #32]	@ (8000550 <init_green_config_mode+0x88>)
 8000530:	f000 ffc8 	bl	80014c4 <SCH_Add_Task>
}
 8000534:	bf00      	nop
 8000536:	bd80      	pop	{r7, pc}
 8000538:	20000054 	.word	0x20000054
 800053c:	20000002 	.word	0x20000002
 8000540:	cccccccd 	.word	0xcccccccd
 8000544:	20000046 	.word	0x20000046
 8000548:	20000005 	.word	0x20000005
 800054c:	20000047 	.word	0x20000047
 8000550:	08000c39 	.word	0x08000c39

08000554 <fsm_mode_auto>:

//- Traffic Modes --------------------------------

void fsm_mode_auto(void){
 8000554:	b580      	push	{r7, lr}
 8000556:	af00      	add	r7, sp, #0
	switch(light_mode){
 8000558:	4b9a      	ldr	r3, [pc, #616]	@ (80007c4 <fsm_mode_auto+0x270>)
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	3b0b      	subs	r3, #11
 800055e:	2b03      	cmp	r3, #3
 8000560:	f200 8200 	bhi.w	8000964 <fsm_mode_auto+0x410>
 8000564:	a201      	add	r2, pc, #4	@ (adr r2, 800056c <fsm_mode_auto+0x18>)
 8000566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800056a:	bf00      	nop
 800056c:	0800057d 	.word	0x0800057d
 8000570:	0800066b 	.word	0x0800066b
 8000574:	08000759 	.word	0x08000759
 8000578:	08000879 	.word	0x08000879
	case STATUS_RED_GREEN:
		config_leds(0x1e);
 800057c:	201e      	movs	r0, #30
 800057e:	f7ff fe5d 	bl	800023c <config_leds>
		if(one_sec_flag == 1){
 8000582:	4b91      	ldr	r3, [pc, #580]	@ (80007c8 <fsm_mode_auto+0x274>)
 8000584:	781b      	ldrb	r3, [r3, #0]
 8000586:	2b01      	cmp	r3, #1
 8000588:	d122      	bne.n	80005d0 <fsm_mode_auto+0x7c>
			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800058a:	2120      	movs	r1, #32
 800058c:	488f      	ldr	r0, [pc, #572]	@ (80007cc <fsm_mode_auto+0x278>)
 800058e:	f001 fc7e 	bl	8001e8e <HAL_GPIO_TogglePin>
			SCH_Add_Task(one_sec_count, 1000, 0);
 8000592:	2200      	movs	r2, #0
 8000594:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000598:	488d      	ldr	r0, [pc, #564]	@ (80007d0 <fsm_mode_auto+0x27c>)
 800059a:	f000 ff93 	bl	80014c4 <SCH_Add_Task>
			one_sec_flag = 0;
 800059e:	4b8a      	ldr	r3, [pc, #552]	@ (80007c8 <fsm_mode_auto+0x274>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	701a      	strb	r2, [r3, #0]
			flag_l = (--green_counter == 0);
 80005a4:	4b8b      	ldr	r3, [pc, #556]	@ (80007d4 <fsm_mode_auto+0x280>)
 80005a6:	781b      	ldrb	r3, [r3, #0]
 80005a8:	3b01      	subs	r3, #1
 80005aa:	b2da      	uxtb	r2, r3
 80005ac:	4b89      	ldr	r3, [pc, #548]	@ (80007d4 <fsm_mode_auto+0x280>)
 80005ae:	701a      	strb	r2, [r3, #0]
 80005b0:	4b88      	ldr	r3, [pc, #544]	@ (80007d4 <fsm_mode_auto+0x280>)
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	bf0c      	ite	eq
 80005b8:	2301      	moveq	r3, #1
 80005ba:	2300      	movne	r3, #0
 80005bc:	b2db      	uxtb	r3, r3
 80005be:	461a      	mov	r2, r3
 80005c0:	4b85      	ldr	r3, [pc, #532]	@ (80007d8 <fsm_mode_auto+0x284>)
 80005c2:	701a      	strb	r2, [r3, #0]
			--red_counter;
 80005c4:	4b85      	ldr	r3, [pc, #532]	@ (80007dc <fsm_mode_auto+0x288>)
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	3b01      	subs	r3, #1
 80005ca:	b2da      	uxtb	r2, r3
 80005cc:	4b83      	ldr	r3, [pc, #524]	@ (80007dc <fsm_mode_auto+0x288>)
 80005ce:	701a      	strb	r2, [r3, #0]
		}
		if(flag_l == 1){
 80005d0:	4b81      	ldr	r3, [pc, #516]	@ (80007d8 <fsm_mode_auto+0x284>)
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	2b01      	cmp	r3, #1
 80005d6:	d10a      	bne.n	80005ee <fsm_mode_auto+0x9a>
			flag_l = 0;
 80005d8:	4b7f      	ldr	r3, [pc, #508]	@ (80007d8 <fsm_mode_auto+0x284>)
 80005da:	2200      	movs	r2, #0
 80005dc:	701a      	strb	r2, [r3, #0]
			light_mode = STATUS_RED_AMBER;
 80005de:	4b79      	ldr	r3, [pc, #484]	@ (80007c4 <fsm_mode_auto+0x270>)
 80005e0:	220c      	movs	r2, #12
 80005e2:	701a      	strb	r2, [r3, #0]
			green_counter = green;
 80005e4:	4b7e      	ldr	r3, [pc, #504]	@ (80007e0 <fsm_mode_auto+0x28c>)
 80005e6:	781a      	ldrb	r2, [r3, #0]
 80005e8:	4b7a      	ldr	r3, [pc, #488]	@ (80007d4 <fsm_mode_auto+0x280>)
 80005ea:	701a      	strb	r2, [r3, #0]
			break;
 80005ec:	e1c3      	b.n	8000976 <fsm_mode_auto+0x422>
		}
		if(seg_flag == 1){
 80005ee:	4b7d      	ldr	r3, [pc, #500]	@ (80007e4 <fsm_mode_auto+0x290>)
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	2b01      	cmp	r3, #1
 80005f4:	f040 81b8 	bne.w	8000968 <fsm_mode_auto+0x414>
			seg_flag = 0;
 80005f8:	4b7a      	ldr	r3, [pc, #488]	@ (80007e4 <fsm_mode_auto+0x290>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	701a      	strb	r2, [r3, #0]
			led_buffer[0] = red_counter / 10;
 80005fe:	4b77      	ldr	r3, [pc, #476]	@ (80007dc <fsm_mode_auto+0x288>)
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	4a79      	ldr	r2, [pc, #484]	@ (80007e8 <fsm_mode_auto+0x294>)
 8000604:	fba2 2303 	umull	r2, r3, r2, r3
 8000608:	08db      	lsrs	r3, r3, #3
 800060a:	b2db      	uxtb	r3, r3
 800060c:	461a      	mov	r2, r3
 800060e:	4b77      	ldr	r3, [pc, #476]	@ (80007ec <fsm_mode_auto+0x298>)
 8000610:	601a      	str	r2, [r3, #0]
			led_buffer[1] = red_counter % 10;
 8000612:	4b72      	ldr	r3, [pc, #456]	@ (80007dc <fsm_mode_auto+0x288>)
 8000614:	781a      	ldrb	r2, [r3, #0]
 8000616:	4b74      	ldr	r3, [pc, #464]	@ (80007e8 <fsm_mode_auto+0x294>)
 8000618:	fba3 1302 	umull	r1, r3, r3, r2
 800061c:	08d9      	lsrs	r1, r3, #3
 800061e:	460b      	mov	r3, r1
 8000620:	009b      	lsls	r3, r3, #2
 8000622:	440b      	add	r3, r1
 8000624:	005b      	lsls	r3, r3, #1
 8000626:	1ad3      	subs	r3, r2, r3
 8000628:	b2db      	uxtb	r3, r3
 800062a:	461a      	mov	r2, r3
 800062c:	4b6f      	ldr	r3, [pc, #444]	@ (80007ec <fsm_mode_auto+0x298>)
 800062e:	605a      	str	r2, [r3, #4]
			led_buffer[2] = green_counter / 10;
 8000630:	4b68      	ldr	r3, [pc, #416]	@ (80007d4 <fsm_mode_auto+0x280>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	4a6c      	ldr	r2, [pc, #432]	@ (80007e8 <fsm_mode_auto+0x294>)
 8000636:	fba2 2303 	umull	r2, r3, r2, r3
 800063a:	08db      	lsrs	r3, r3, #3
 800063c:	b2db      	uxtb	r3, r3
 800063e:	461a      	mov	r2, r3
 8000640:	4b6a      	ldr	r3, [pc, #424]	@ (80007ec <fsm_mode_auto+0x298>)
 8000642:	609a      	str	r2, [r3, #8]
			led_buffer[3] = green_counter % 10;
 8000644:	4b63      	ldr	r3, [pc, #396]	@ (80007d4 <fsm_mode_auto+0x280>)
 8000646:	781a      	ldrb	r2, [r3, #0]
 8000648:	4b67      	ldr	r3, [pc, #412]	@ (80007e8 <fsm_mode_auto+0x294>)
 800064a:	fba3 1302 	umull	r1, r3, r3, r2
 800064e:	08d9      	lsrs	r1, r3, #3
 8000650:	460b      	mov	r3, r1
 8000652:	009b      	lsls	r3, r3, #2
 8000654:	440b      	add	r3, r1
 8000656:	005b      	lsls	r3, r3, #1
 8000658:	1ad3      	subs	r3, r2, r3
 800065a:	b2db      	uxtb	r3, r3
 800065c:	461a      	mov	r2, r3
 800065e:	4b63      	ldr	r3, [pc, #396]	@ (80007ec <fsm_mode_auto+0x298>)
 8000660:	60da      	str	r2, [r3, #12]
			toggle7SEG(1);
 8000662:	2001      	movs	r0, #1
 8000664:	f000 fd46 	bl	80010f4 <toggle7SEG>
		}
		break;
 8000668:	e17e      	b.n	8000968 <fsm_mode_auto+0x414>
	case STATUS_RED_AMBER:
		config_leds(0x1d);
 800066a:	201d      	movs	r0, #29
 800066c:	f7ff fde6 	bl	800023c <config_leds>
		if(one_sec_flag == 1){
 8000670:	4b55      	ldr	r3, [pc, #340]	@ (80007c8 <fsm_mode_auto+0x274>)
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	2b01      	cmp	r3, #1
 8000676:	d11e      	bne.n	80006b6 <fsm_mode_auto+0x162>
			SCH_Add_Task(one_sec_count, 1000, 0);
 8000678:	2200      	movs	r2, #0
 800067a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800067e:	4854      	ldr	r0, [pc, #336]	@ (80007d0 <fsm_mode_auto+0x27c>)
 8000680:	f000 ff20 	bl	80014c4 <SCH_Add_Task>
			one_sec_flag = 0;
 8000684:	4b50      	ldr	r3, [pc, #320]	@ (80007c8 <fsm_mode_auto+0x274>)
 8000686:	2200      	movs	r2, #0
 8000688:	701a      	strb	r2, [r3, #0]
			flag_l = (--amber_counter == 0);
 800068a:	4b59      	ldr	r3, [pc, #356]	@ (80007f0 <fsm_mode_auto+0x29c>)
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	3b01      	subs	r3, #1
 8000690:	b2da      	uxtb	r2, r3
 8000692:	4b57      	ldr	r3, [pc, #348]	@ (80007f0 <fsm_mode_auto+0x29c>)
 8000694:	701a      	strb	r2, [r3, #0]
 8000696:	4b56      	ldr	r3, [pc, #344]	@ (80007f0 <fsm_mode_auto+0x29c>)
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	2b00      	cmp	r3, #0
 800069c:	bf0c      	ite	eq
 800069e:	2301      	moveq	r3, #1
 80006a0:	2300      	movne	r3, #0
 80006a2:	b2db      	uxtb	r3, r3
 80006a4:	461a      	mov	r2, r3
 80006a6:	4b4c      	ldr	r3, [pc, #304]	@ (80007d8 <fsm_mode_auto+0x284>)
 80006a8:	701a      	strb	r2, [r3, #0]
			--red_counter;
 80006aa:	4b4c      	ldr	r3, [pc, #304]	@ (80007dc <fsm_mode_auto+0x288>)
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	3b01      	subs	r3, #1
 80006b0:	b2da      	uxtb	r2, r3
 80006b2:	4b4a      	ldr	r3, [pc, #296]	@ (80007dc <fsm_mode_auto+0x288>)
 80006b4:	701a      	strb	r2, [r3, #0]
		}
		if(flag_l == 1){
 80006b6:	4b48      	ldr	r3, [pc, #288]	@ (80007d8 <fsm_mode_auto+0x284>)
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	2b01      	cmp	r3, #1
 80006bc:	d10e      	bne.n	80006dc <fsm_mode_auto+0x188>
			flag_l = 0;
 80006be:	4b46      	ldr	r3, [pc, #280]	@ (80007d8 <fsm_mode_auto+0x284>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	701a      	strb	r2, [r3, #0]
			light_mode = STATUS_GREEN_RED;
 80006c4:	4b3f      	ldr	r3, [pc, #252]	@ (80007c4 <fsm_mode_auto+0x270>)
 80006c6:	220d      	movs	r2, #13
 80006c8:	701a      	strb	r2, [r3, #0]
			red_counter = red;
 80006ca:	4b4a      	ldr	r3, [pc, #296]	@ (80007f4 <fsm_mode_auto+0x2a0>)
 80006cc:	781a      	ldrb	r2, [r3, #0]
 80006ce:	4b43      	ldr	r3, [pc, #268]	@ (80007dc <fsm_mode_auto+0x288>)
 80006d0:	701a      	strb	r2, [r3, #0]
			amber_counter = amber;
 80006d2:	4b49      	ldr	r3, [pc, #292]	@ (80007f8 <fsm_mode_auto+0x2a4>)
 80006d4:	781a      	ldrb	r2, [r3, #0]
 80006d6:	4b46      	ldr	r3, [pc, #280]	@ (80007f0 <fsm_mode_auto+0x29c>)
 80006d8:	701a      	strb	r2, [r3, #0]
			break;
 80006da:	e14c      	b.n	8000976 <fsm_mode_auto+0x422>
		}
		if(seg_flag == 1){
 80006dc:	4b41      	ldr	r3, [pc, #260]	@ (80007e4 <fsm_mode_auto+0x290>)
 80006de:	781b      	ldrb	r3, [r3, #0]
 80006e0:	2b01      	cmp	r3, #1
 80006e2:	f040 8143 	bne.w	800096c <fsm_mode_auto+0x418>
			seg_flag = 0;
 80006e6:	4b3f      	ldr	r3, [pc, #252]	@ (80007e4 <fsm_mode_auto+0x290>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	701a      	strb	r2, [r3, #0]
			led_buffer[0] = red_counter / 10;
 80006ec:	4b3b      	ldr	r3, [pc, #236]	@ (80007dc <fsm_mode_auto+0x288>)
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	4a3d      	ldr	r2, [pc, #244]	@ (80007e8 <fsm_mode_auto+0x294>)
 80006f2:	fba2 2303 	umull	r2, r3, r2, r3
 80006f6:	08db      	lsrs	r3, r3, #3
 80006f8:	b2db      	uxtb	r3, r3
 80006fa:	461a      	mov	r2, r3
 80006fc:	4b3b      	ldr	r3, [pc, #236]	@ (80007ec <fsm_mode_auto+0x298>)
 80006fe:	601a      	str	r2, [r3, #0]
			led_buffer[1] = red_counter % 10;
 8000700:	4b36      	ldr	r3, [pc, #216]	@ (80007dc <fsm_mode_auto+0x288>)
 8000702:	781a      	ldrb	r2, [r3, #0]
 8000704:	4b38      	ldr	r3, [pc, #224]	@ (80007e8 <fsm_mode_auto+0x294>)
 8000706:	fba3 1302 	umull	r1, r3, r3, r2
 800070a:	08d9      	lsrs	r1, r3, #3
 800070c:	460b      	mov	r3, r1
 800070e:	009b      	lsls	r3, r3, #2
 8000710:	440b      	add	r3, r1
 8000712:	005b      	lsls	r3, r3, #1
 8000714:	1ad3      	subs	r3, r2, r3
 8000716:	b2db      	uxtb	r3, r3
 8000718:	461a      	mov	r2, r3
 800071a:	4b34      	ldr	r3, [pc, #208]	@ (80007ec <fsm_mode_auto+0x298>)
 800071c:	605a      	str	r2, [r3, #4]
			led_buffer[2] = amber_counter / 10;
 800071e:	4b34      	ldr	r3, [pc, #208]	@ (80007f0 <fsm_mode_auto+0x29c>)
 8000720:	781b      	ldrb	r3, [r3, #0]
 8000722:	4a31      	ldr	r2, [pc, #196]	@ (80007e8 <fsm_mode_auto+0x294>)
 8000724:	fba2 2303 	umull	r2, r3, r2, r3
 8000728:	08db      	lsrs	r3, r3, #3
 800072a:	b2db      	uxtb	r3, r3
 800072c:	461a      	mov	r2, r3
 800072e:	4b2f      	ldr	r3, [pc, #188]	@ (80007ec <fsm_mode_auto+0x298>)
 8000730:	609a      	str	r2, [r3, #8]
			led_buffer[3] = amber_counter % 10;
 8000732:	4b2f      	ldr	r3, [pc, #188]	@ (80007f0 <fsm_mode_auto+0x29c>)
 8000734:	781a      	ldrb	r2, [r3, #0]
 8000736:	4b2c      	ldr	r3, [pc, #176]	@ (80007e8 <fsm_mode_auto+0x294>)
 8000738:	fba3 1302 	umull	r1, r3, r3, r2
 800073c:	08d9      	lsrs	r1, r3, #3
 800073e:	460b      	mov	r3, r1
 8000740:	009b      	lsls	r3, r3, #2
 8000742:	440b      	add	r3, r1
 8000744:	005b      	lsls	r3, r3, #1
 8000746:	1ad3      	subs	r3, r2, r3
 8000748:	b2db      	uxtb	r3, r3
 800074a:	461a      	mov	r2, r3
 800074c:	4b27      	ldr	r3, [pc, #156]	@ (80007ec <fsm_mode_auto+0x298>)
 800074e:	60da      	str	r2, [r3, #12]
			toggle7SEG(1);
 8000750:	2001      	movs	r0, #1
 8000752:	f000 fccf 	bl	80010f4 <toggle7SEG>
		}
		break;
 8000756:	e109      	b.n	800096c <fsm_mode_auto+0x418>
	case STATUS_GREEN_RED:
		config_leds(0x33);
 8000758:	2033      	movs	r0, #51	@ 0x33
 800075a:	f7ff fd6f 	bl	800023c <config_leds>
		if(one_sec_flag == 1){
 800075e:	4b1a      	ldr	r3, [pc, #104]	@ (80007c8 <fsm_mode_auto+0x274>)
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	2b01      	cmp	r3, #1
 8000764:	d11e      	bne.n	80007a4 <fsm_mode_auto+0x250>
			SCH_Add_Task(one_sec_count, 1000, 0);
 8000766:	2200      	movs	r2, #0
 8000768:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800076c:	4818      	ldr	r0, [pc, #96]	@ (80007d0 <fsm_mode_auto+0x27c>)
 800076e:	f000 fea9 	bl	80014c4 <SCH_Add_Task>
			one_sec_flag = 0;
 8000772:	4b15      	ldr	r3, [pc, #84]	@ (80007c8 <fsm_mode_auto+0x274>)
 8000774:	2200      	movs	r2, #0
 8000776:	701a      	strb	r2, [r3, #0]
			flag_l = (--green_counter == 0);
 8000778:	4b16      	ldr	r3, [pc, #88]	@ (80007d4 <fsm_mode_auto+0x280>)
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	3b01      	subs	r3, #1
 800077e:	b2da      	uxtb	r2, r3
 8000780:	4b14      	ldr	r3, [pc, #80]	@ (80007d4 <fsm_mode_auto+0x280>)
 8000782:	701a      	strb	r2, [r3, #0]
 8000784:	4b13      	ldr	r3, [pc, #76]	@ (80007d4 <fsm_mode_auto+0x280>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	2b00      	cmp	r3, #0
 800078a:	bf0c      	ite	eq
 800078c:	2301      	moveq	r3, #1
 800078e:	2300      	movne	r3, #0
 8000790:	b2db      	uxtb	r3, r3
 8000792:	461a      	mov	r2, r3
 8000794:	4b10      	ldr	r3, [pc, #64]	@ (80007d8 <fsm_mode_auto+0x284>)
 8000796:	701a      	strb	r2, [r3, #0]
			--red_counter;
 8000798:	4b10      	ldr	r3, [pc, #64]	@ (80007dc <fsm_mode_auto+0x288>)
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	3b01      	subs	r3, #1
 800079e:	b2da      	uxtb	r2, r3
 80007a0:	4b0e      	ldr	r3, [pc, #56]	@ (80007dc <fsm_mode_auto+0x288>)
 80007a2:	701a      	strb	r2, [r3, #0]
		}
		if(flag_l == 1){
 80007a4:	4b0c      	ldr	r3, [pc, #48]	@ (80007d8 <fsm_mode_auto+0x284>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	2b01      	cmp	r3, #1
 80007aa:	d127      	bne.n	80007fc <fsm_mode_auto+0x2a8>
			flag_l = 0;
 80007ac:	4b0a      	ldr	r3, [pc, #40]	@ (80007d8 <fsm_mode_auto+0x284>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	701a      	strb	r2, [r3, #0]
			light_mode = STATUS_AMBER_RED;
 80007b2:	4b04      	ldr	r3, [pc, #16]	@ (80007c4 <fsm_mode_auto+0x270>)
 80007b4:	220e      	movs	r2, #14
 80007b6:	701a      	strb	r2, [r3, #0]
			green_counter = green;
 80007b8:	4b09      	ldr	r3, [pc, #36]	@ (80007e0 <fsm_mode_auto+0x28c>)
 80007ba:	781a      	ldrb	r2, [r3, #0]
 80007bc:	4b05      	ldr	r3, [pc, #20]	@ (80007d4 <fsm_mode_auto+0x280>)
 80007be:	701a      	strb	r2, [r3, #0]
			break;
 80007c0:	e0d9      	b.n	8000976 <fsm_mode_auto+0x422>
 80007c2:	bf00      	nop
 80007c4:	20000040 	.word	0x20000040
 80007c8:	20000045 	.word	0x20000045
 80007cc:	40010800 	.word	0x40010800
 80007d0:	08000c21 	.word	0x08000c21
 80007d4:	20000005 	.word	0x20000005
 80007d8:	20000041 	.word	0x20000041
 80007dc:	20000003 	.word	0x20000003
 80007e0:	20000002 	.word	0x20000002
 80007e4:	20000046 	.word	0x20000046
 80007e8:	cccccccd 	.word	0xcccccccd
 80007ec:	20000054 	.word	0x20000054
 80007f0:	20000004 	.word	0x20000004
 80007f4:	20000000 	.word	0x20000000
 80007f8:	20000001 	.word	0x20000001
		}
		if(seg_flag == 1){
 80007fc:	4b5f      	ldr	r3, [pc, #380]	@ (800097c <fsm_mode_auto+0x428>)
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	2b01      	cmp	r3, #1
 8000802:	f040 80b5 	bne.w	8000970 <fsm_mode_auto+0x41c>
			seg_flag = 0;
 8000806:	4b5d      	ldr	r3, [pc, #372]	@ (800097c <fsm_mode_auto+0x428>)
 8000808:	2200      	movs	r2, #0
 800080a:	701a      	strb	r2, [r3, #0]
			led_buffer[0] = green_counter / 10;
 800080c:	4b5c      	ldr	r3, [pc, #368]	@ (8000980 <fsm_mode_auto+0x42c>)
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	4a5c      	ldr	r2, [pc, #368]	@ (8000984 <fsm_mode_auto+0x430>)
 8000812:	fba2 2303 	umull	r2, r3, r2, r3
 8000816:	08db      	lsrs	r3, r3, #3
 8000818:	b2db      	uxtb	r3, r3
 800081a:	461a      	mov	r2, r3
 800081c:	4b5a      	ldr	r3, [pc, #360]	@ (8000988 <fsm_mode_auto+0x434>)
 800081e:	601a      	str	r2, [r3, #0]
			led_buffer[1] = green_counter % 10;
 8000820:	4b57      	ldr	r3, [pc, #348]	@ (8000980 <fsm_mode_auto+0x42c>)
 8000822:	781a      	ldrb	r2, [r3, #0]
 8000824:	4b57      	ldr	r3, [pc, #348]	@ (8000984 <fsm_mode_auto+0x430>)
 8000826:	fba3 1302 	umull	r1, r3, r3, r2
 800082a:	08d9      	lsrs	r1, r3, #3
 800082c:	460b      	mov	r3, r1
 800082e:	009b      	lsls	r3, r3, #2
 8000830:	440b      	add	r3, r1
 8000832:	005b      	lsls	r3, r3, #1
 8000834:	1ad3      	subs	r3, r2, r3
 8000836:	b2db      	uxtb	r3, r3
 8000838:	461a      	mov	r2, r3
 800083a:	4b53      	ldr	r3, [pc, #332]	@ (8000988 <fsm_mode_auto+0x434>)
 800083c:	605a      	str	r2, [r3, #4]
			led_buffer[2] = red_counter / 10;
 800083e:	4b53      	ldr	r3, [pc, #332]	@ (800098c <fsm_mode_auto+0x438>)
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	4a50      	ldr	r2, [pc, #320]	@ (8000984 <fsm_mode_auto+0x430>)
 8000844:	fba2 2303 	umull	r2, r3, r2, r3
 8000848:	08db      	lsrs	r3, r3, #3
 800084a:	b2db      	uxtb	r3, r3
 800084c:	461a      	mov	r2, r3
 800084e:	4b4e      	ldr	r3, [pc, #312]	@ (8000988 <fsm_mode_auto+0x434>)
 8000850:	609a      	str	r2, [r3, #8]
			led_buffer[3] = red_counter % 10;
 8000852:	4b4e      	ldr	r3, [pc, #312]	@ (800098c <fsm_mode_auto+0x438>)
 8000854:	781a      	ldrb	r2, [r3, #0]
 8000856:	4b4b      	ldr	r3, [pc, #300]	@ (8000984 <fsm_mode_auto+0x430>)
 8000858:	fba3 1302 	umull	r1, r3, r3, r2
 800085c:	08d9      	lsrs	r1, r3, #3
 800085e:	460b      	mov	r3, r1
 8000860:	009b      	lsls	r3, r3, #2
 8000862:	440b      	add	r3, r1
 8000864:	005b      	lsls	r3, r3, #1
 8000866:	1ad3      	subs	r3, r2, r3
 8000868:	b2db      	uxtb	r3, r3
 800086a:	461a      	mov	r2, r3
 800086c:	4b46      	ldr	r3, [pc, #280]	@ (8000988 <fsm_mode_auto+0x434>)
 800086e:	60da      	str	r2, [r3, #12]
			toggle7SEG(1);
 8000870:	2001      	movs	r0, #1
 8000872:	f000 fc3f 	bl	80010f4 <toggle7SEG>
		}
		break;
 8000876:	e07b      	b.n	8000970 <fsm_mode_auto+0x41c>
	case STATUS_AMBER_RED:
		config_leds(0x2b);
 8000878:	202b      	movs	r0, #43	@ 0x2b
 800087a:	f7ff fcdf 	bl	800023c <config_leds>
		if(one_sec_flag == 1){
 800087e:	4b44      	ldr	r3, [pc, #272]	@ (8000990 <fsm_mode_auto+0x43c>)
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	2b01      	cmp	r3, #1
 8000884:	d11e      	bne.n	80008c4 <fsm_mode_auto+0x370>
			SCH_Add_Task(one_sec_count, 1000, 0);
 8000886:	2200      	movs	r2, #0
 8000888:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800088c:	4841      	ldr	r0, [pc, #260]	@ (8000994 <fsm_mode_auto+0x440>)
 800088e:	f000 fe19 	bl	80014c4 <SCH_Add_Task>
			one_sec_flag = 0;
 8000892:	4b3f      	ldr	r3, [pc, #252]	@ (8000990 <fsm_mode_auto+0x43c>)
 8000894:	2200      	movs	r2, #0
 8000896:	701a      	strb	r2, [r3, #0]
			flag_l = (--amber_counter == 0);
 8000898:	4b3f      	ldr	r3, [pc, #252]	@ (8000998 <fsm_mode_auto+0x444>)
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	3b01      	subs	r3, #1
 800089e:	b2da      	uxtb	r2, r3
 80008a0:	4b3d      	ldr	r3, [pc, #244]	@ (8000998 <fsm_mode_auto+0x444>)
 80008a2:	701a      	strb	r2, [r3, #0]
 80008a4:	4b3c      	ldr	r3, [pc, #240]	@ (8000998 <fsm_mode_auto+0x444>)
 80008a6:	781b      	ldrb	r3, [r3, #0]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	bf0c      	ite	eq
 80008ac:	2301      	moveq	r3, #1
 80008ae:	2300      	movne	r3, #0
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	461a      	mov	r2, r3
 80008b4:	4b39      	ldr	r3, [pc, #228]	@ (800099c <fsm_mode_auto+0x448>)
 80008b6:	701a      	strb	r2, [r3, #0]
			--red_counter;
 80008b8:	4b34      	ldr	r3, [pc, #208]	@ (800098c <fsm_mode_auto+0x438>)
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	3b01      	subs	r3, #1
 80008be:	b2da      	uxtb	r2, r3
 80008c0:	4b32      	ldr	r3, [pc, #200]	@ (800098c <fsm_mode_auto+0x438>)
 80008c2:	701a      	strb	r2, [r3, #0]
		}
		if(flag_l == 1){
 80008c4:	4b35      	ldr	r3, [pc, #212]	@ (800099c <fsm_mode_auto+0x448>)
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	2b01      	cmp	r3, #1
 80008ca:	d10e      	bne.n	80008ea <fsm_mode_auto+0x396>
			flag_l = 0;
 80008cc:	4b33      	ldr	r3, [pc, #204]	@ (800099c <fsm_mode_auto+0x448>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	701a      	strb	r2, [r3, #0]
			light_mode = STATUS_RED_GREEN;
 80008d2:	4b33      	ldr	r3, [pc, #204]	@ (80009a0 <fsm_mode_auto+0x44c>)
 80008d4:	220b      	movs	r2, #11
 80008d6:	701a      	strb	r2, [r3, #0]
			red_counter = red;
 80008d8:	4b32      	ldr	r3, [pc, #200]	@ (80009a4 <fsm_mode_auto+0x450>)
 80008da:	781a      	ldrb	r2, [r3, #0]
 80008dc:	4b2b      	ldr	r3, [pc, #172]	@ (800098c <fsm_mode_auto+0x438>)
 80008de:	701a      	strb	r2, [r3, #0]
			amber_counter = amber;
 80008e0:	4b31      	ldr	r3, [pc, #196]	@ (80009a8 <fsm_mode_auto+0x454>)
 80008e2:	781a      	ldrb	r2, [r3, #0]
 80008e4:	4b2c      	ldr	r3, [pc, #176]	@ (8000998 <fsm_mode_auto+0x444>)
 80008e6:	701a      	strb	r2, [r3, #0]
			break;
 80008e8:	e045      	b.n	8000976 <fsm_mode_auto+0x422>
		}
		if(seg_flag == 1){
 80008ea:	4b24      	ldr	r3, [pc, #144]	@ (800097c <fsm_mode_auto+0x428>)
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	2b01      	cmp	r3, #1
 80008f0:	d140      	bne.n	8000974 <fsm_mode_auto+0x420>
			seg_flag = 0;
 80008f2:	4b22      	ldr	r3, [pc, #136]	@ (800097c <fsm_mode_auto+0x428>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	701a      	strb	r2, [r3, #0]
			led_buffer[0] = amber_counter / 10;
 80008f8:	4b27      	ldr	r3, [pc, #156]	@ (8000998 <fsm_mode_auto+0x444>)
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	4a21      	ldr	r2, [pc, #132]	@ (8000984 <fsm_mode_auto+0x430>)
 80008fe:	fba2 2303 	umull	r2, r3, r2, r3
 8000902:	08db      	lsrs	r3, r3, #3
 8000904:	b2db      	uxtb	r3, r3
 8000906:	461a      	mov	r2, r3
 8000908:	4b1f      	ldr	r3, [pc, #124]	@ (8000988 <fsm_mode_auto+0x434>)
 800090a:	601a      	str	r2, [r3, #0]
			led_buffer[1] = amber_counter % 10;
 800090c:	4b22      	ldr	r3, [pc, #136]	@ (8000998 <fsm_mode_auto+0x444>)
 800090e:	781a      	ldrb	r2, [r3, #0]
 8000910:	4b1c      	ldr	r3, [pc, #112]	@ (8000984 <fsm_mode_auto+0x430>)
 8000912:	fba3 1302 	umull	r1, r3, r3, r2
 8000916:	08d9      	lsrs	r1, r3, #3
 8000918:	460b      	mov	r3, r1
 800091a:	009b      	lsls	r3, r3, #2
 800091c:	440b      	add	r3, r1
 800091e:	005b      	lsls	r3, r3, #1
 8000920:	1ad3      	subs	r3, r2, r3
 8000922:	b2db      	uxtb	r3, r3
 8000924:	461a      	mov	r2, r3
 8000926:	4b18      	ldr	r3, [pc, #96]	@ (8000988 <fsm_mode_auto+0x434>)
 8000928:	605a      	str	r2, [r3, #4]
			led_buffer[2] = red_counter / 10;
 800092a:	4b18      	ldr	r3, [pc, #96]	@ (800098c <fsm_mode_auto+0x438>)
 800092c:	781b      	ldrb	r3, [r3, #0]
 800092e:	4a15      	ldr	r2, [pc, #84]	@ (8000984 <fsm_mode_auto+0x430>)
 8000930:	fba2 2303 	umull	r2, r3, r2, r3
 8000934:	08db      	lsrs	r3, r3, #3
 8000936:	b2db      	uxtb	r3, r3
 8000938:	461a      	mov	r2, r3
 800093a:	4b13      	ldr	r3, [pc, #76]	@ (8000988 <fsm_mode_auto+0x434>)
 800093c:	609a      	str	r2, [r3, #8]
			led_buffer[3] = red_counter % 10;
 800093e:	4b13      	ldr	r3, [pc, #76]	@ (800098c <fsm_mode_auto+0x438>)
 8000940:	781a      	ldrb	r2, [r3, #0]
 8000942:	4b10      	ldr	r3, [pc, #64]	@ (8000984 <fsm_mode_auto+0x430>)
 8000944:	fba3 1302 	umull	r1, r3, r3, r2
 8000948:	08d9      	lsrs	r1, r3, #3
 800094a:	460b      	mov	r3, r1
 800094c:	009b      	lsls	r3, r3, #2
 800094e:	440b      	add	r3, r1
 8000950:	005b      	lsls	r3, r3, #1
 8000952:	1ad3      	subs	r3, r2, r3
 8000954:	b2db      	uxtb	r3, r3
 8000956:	461a      	mov	r2, r3
 8000958:	4b0b      	ldr	r3, [pc, #44]	@ (8000988 <fsm_mode_auto+0x434>)
 800095a:	60da      	str	r2, [r3, #12]
			toggle7SEG(1);
 800095c:	2001      	movs	r0, #1
 800095e:	f000 fbc9 	bl	80010f4 <toggle7SEG>
		}
		break;
 8000962:	e007      	b.n	8000974 <fsm_mode_auto+0x420>
	default:
		break;
 8000964:	bf00      	nop
 8000966:	e006      	b.n	8000976 <fsm_mode_auto+0x422>
		break;
 8000968:	bf00      	nop
 800096a:	e004      	b.n	8000976 <fsm_mode_auto+0x422>
		break;
 800096c:	bf00      	nop
 800096e:	e002      	b.n	8000976 <fsm_mode_auto+0x422>
		break;
 8000970:	bf00      	nop
 8000972:	e000      	b.n	8000976 <fsm_mode_auto+0x422>
		break;
 8000974:	bf00      	nop
	}
}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	20000046 	.word	0x20000046
 8000980:	20000005 	.word	0x20000005
 8000984:	cccccccd 	.word	0xcccccccd
 8000988:	20000054 	.word	0x20000054
 800098c:	20000003 	.word	0x20000003
 8000990:	20000045 	.word	0x20000045
 8000994:	08000c21 	.word	0x08000c21
 8000998:	20000004 	.word	0x20000004
 800099c:	20000041 	.word	0x20000041
 80009a0:	20000040 	.word	0x20000040
 80009a4:	20000000 	.word	0x20000000
 80009a8:	20000001 	.word	0x20000001

080009ac <mode_red_config>:

void mode_red_config(void){
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
	SCH_Add_Task(blinky_led, 500, 0);
 80009b0:	2200      	movs	r2, #0
 80009b2:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80009b6:	4825      	ldr	r0, [pc, #148]	@ (8000a4c <mode_red_config+0xa0>)
 80009b8:	f000 fd84 	bl	80014c4 <SCH_Add_Task>
	if(flag_i == 1){
 80009bc:	4b24      	ldr	r3, [pc, #144]	@ (8000a50 <mode_red_config+0xa4>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	2b01      	cmp	r3, #1
 80009c2:	d112      	bne.n	80009ea <mode_red_config+0x3e>
		flag_i = 0;
 80009c4:	4b22      	ldr	r3, [pc, #136]	@ (8000a50 <mode_red_config+0xa4>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	701a      	strb	r2, [r3, #0]
		red_counter = (((++red_counter) == 100) ? 2 : red_counter);
 80009ca:	4b22      	ldr	r3, [pc, #136]	@ (8000a54 <mode_red_config+0xa8>)
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	3301      	adds	r3, #1
 80009d0:	b2da      	uxtb	r2, r3
 80009d2:	4b20      	ldr	r3, [pc, #128]	@ (8000a54 <mode_red_config+0xa8>)
 80009d4:	701a      	strb	r2, [r3, #0]
 80009d6:	4b1f      	ldr	r3, [pc, #124]	@ (8000a54 <mode_red_config+0xa8>)
 80009d8:	781b      	ldrb	r3, [r3, #0]
 80009da:	2b64      	cmp	r3, #100	@ 0x64
 80009dc:	d002      	beq.n	80009e4 <mode_red_config+0x38>
 80009de:	4b1d      	ldr	r3, [pc, #116]	@ (8000a54 <mode_red_config+0xa8>)
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	e000      	b.n	80009e6 <mode_red_config+0x3a>
 80009e4:	2302      	movs	r3, #2
 80009e6:	4a1b      	ldr	r2, [pc, #108]	@ (8000a54 <mode_red_config+0xa8>)
 80009e8:	7013      	strb	r3, [r2, #0]
	}
	if(flag_s == 1){
 80009ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000a58 <mode_red_config+0xac>)
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	2b01      	cmp	r3, #1
 80009f0:	d106      	bne.n	8000a00 <mode_red_config+0x54>
		flag_s = 0;
 80009f2:	4b19      	ldr	r3, [pc, #100]	@ (8000a58 <mode_red_config+0xac>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	701a      	strb	r2, [r3, #0]
		red = red_counter;
 80009f8:	4b16      	ldr	r3, [pc, #88]	@ (8000a54 <mode_red_config+0xa8>)
 80009fa:	781a      	ldrb	r2, [r3, #0]
 80009fc:	4b17      	ldr	r3, [pc, #92]	@ (8000a5c <mode_red_config+0xb0>)
 80009fe:	701a      	strb	r2, [r3, #0]
	}
	if(seg_flag == 1){
 8000a00:	4b17      	ldr	r3, [pc, #92]	@ (8000a60 <mode_red_config+0xb4>)
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	2b01      	cmp	r3, #1
 8000a06:	d11e      	bne.n	8000a46 <mode_red_config+0x9a>
		seg_flag = 0;
 8000a08:	4b15      	ldr	r3, [pc, #84]	@ (8000a60 <mode_red_config+0xb4>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	701a      	strb	r2, [r3, #0]
		led_buffer[2] = red_counter / 10;
 8000a0e:	4b11      	ldr	r3, [pc, #68]	@ (8000a54 <mode_red_config+0xa8>)
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	4a14      	ldr	r2, [pc, #80]	@ (8000a64 <mode_red_config+0xb8>)
 8000a14:	fba2 2303 	umull	r2, r3, r2, r3
 8000a18:	08db      	lsrs	r3, r3, #3
 8000a1a:	b2db      	uxtb	r3, r3
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	4b12      	ldr	r3, [pc, #72]	@ (8000a68 <mode_red_config+0xbc>)
 8000a20:	609a      	str	r2, [r3, #8]
		led_buffer[3] = red_counter % 10;
 8000a22:	4b0c      	ldr	r3, [pc, #48]	@ (8000a54 <mode_red_config+0xa8>)
 8000a24:	781a      	ldrb	r2, [r3, #0]
 8000a26:	4b0f      	ldr	r3, [pc, #60]	@ (8000a64 <mode_red_config+0xb8>)
 8000a28:	fba3 1302 	umull	r1, r3, r3, r2
 8000a2c:	08d9      	lsrs	r1, r3, #3
 8000a2e:	460b      	mov	r3, r1
 8000a30:	009b      	lsls	r3, r3, #2
 8000a32:	440b      	add	r3, r1
 8000a34:	005b      	lsls	r3, r3, #1
 8000a36:	1ad3      	subs	r3, r2, r3
 8000a38:	b2db      	uxtb	r3, r3
 8000a3a:	461a      	mov	r2, r3
 8000a3c:	4b0a      	ldr	r3, [pc, #40]	@ (8000a68 <mode_red_config+0xbc>)
 8000a3e:	60da      	str	r2, [r3, #12]
		toggle7SEG(1);
 8000a40:	2001      	movs	r0, #1
 8000a42:	f000 fb57 	bl	80010f4 <toggle7SEG>
	}
}
 8000a46:	bf00      	nop
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	08000c39 	.word	0x08000c39
 8000a50:	20000043 	.word	0x20000043
 8000a54:	20000003 	.word	0x20000003
 8000a58:	20000044 	.word	0x20000044
 8000a5c:	20000000 	.word	0x20000000
 8000a60:	20000046 	.word	0x20000046
 8000a64:	cccccccd 	.word	0xcccccccd
 8000a68:	20000054 	.word	0x20000054

08000a6c <mode_amber_config>:

void mode_amber_config(void){
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
	SCH_Add_Task(blinky_led, 500, 0);
 8000a70:	2200      	movs	r2, #0
 8000a72:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000a76:	482b      	ldr	r0, [pc, #172]	@ (8000b24 <mode_amber_config+0xb8>)
 8000a78:	f000 fd24 	bl	80014c4 <SCH_Add_Task>
	if(flag_i == 1){
 8000a7c:	4b2a      	ldr	r3, [pc, #168]	@ (8000b28 <mode_amber_config+0xbc>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	2b01      	cmp	r3, #1
 8000a82:	d112      	bne.n	8000aaa <mode_amber_config+0x3e>
		flag_i = 0;
 8000a84:	4b28      	ldr	r3, [pc, #160]	@ (8000b28 <mode_amber_config+0xbc>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	701a      	strb	r2, [r3, #0]
		amber_counter = (((++amber_counter) == 100) ? 1 : amber_counter);
 8000a8a:	4b28      	ldr	r3, [pc, #160]	@ (8000b2c <mode_amber_config+0xc0>)
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	3301      	adds	r3, #1
 8000a90:	b2da      	uxtb	r2, r3
 8000a92:	4b26      	ldr	r3, [pc, #152]	@ (8000b2c <mode_amber_config+0xc0>)
 8000a94:	701a      	strb	r2, [r3, #0]
 8000a96:	4b25      	ldr	r3, [pc, #148]	@ (8000b2c <mode_amber_config+0xc0>)
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	2b64      	cmp	r3, #100	@ 0x64
 8000a9c:	d002      	beq.n	8000aa4 <mode_amber_config+0x38>
 8000a9e:	4b23      	ldr	r3, [pc, #140]	@ (8000b2c <mode_amber_config+0xc0>)
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	e000      	b.n	8000aa6 <mode_amber_config+0x3a>
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	4a21      	ldr	r2, [pc, #132]	@ (8000b2c <mode_amber_config+0xc0>)
 8000aa8:	7013      	strb	r3, [r2, #0]
	}
	if(flag_s == 1){
 8000aaa:	4b21      	ldr	r3, [pc, #132]	@ (8000b30 <mode_amber_config+0xc4>)
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	2b01      	cmp	r3, #1
 8000ab0:	d112      	bne.n	8000ad8 <mode_amber_config+0x6c>
		flag_s = 0;
 8000ab2:	4b1f      	ldr	r3, [pc, #124]	@ (8000b30 <mode_amber_config+0xc4>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	701a      	strb	r2, [r3, #0]
		amber = ((amber_counter >= red) ? 1 : amber_counter);
 8000ab8:	4b1c      	ldr	r3, [pc, #112]	@ (8000b2c <mode_amber_config+0xc0>)
 8000aba:	781a      	ldrb	r2, [r3, #0]
 8000abc:	4b1d      	ldr	r3, [pc, #116]	@ (8000b34 <mode_amber_config+0xc8>)
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	429a      	cmp	r2, r3
 8000ac2:	d202      	bcs.n	8000aca <mode_amber_config+0x5e>
 8000ac4:	4b19      	ldr	r3, [pc, #100]	@ (8000b2c <mode_amber_config+0xc0>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	e000      	b.n	8000acc <mode_amber_config+0x60>
 8000aca:	2301      	movs	r3, #1
 8000acc:	4a1a      	ldr	r2, [pc, #104]	@ (8000b38 <mode_amber_config+0xcc>)
 8000ace:	7013      	strb	r3, [r2, #0]
		amber_counter = amber;
 8000ad0:	4b19      	ldr	r3, [pc, #100]	@ (8000b38 <mode_amber_config+0xcc>)
 8000ad2:	781a      	ldrb	r2, [r3, #0]
 8000ad4:	4b15      	ldr	r3, [pc, #84]	@ (8000b2c <mode_amber_config+0xc0>)
 8000ad6:	701a      	strb	r2, [r3, #0]
	}
	if(seg_flag == 1){
 8000ad8:	4b18      	ldr	r3, [pc, #96]	@ (8000b3c <mode_amber_config+0xd0>)
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	2b01      	cmp	r3, #1
 8000ade:	d11e      	bne.n	8000b1e <mode_amber_config+0xb2>
		seg_flag = 0;
 8000ae0:	4b16      	ldr	r3, [pc, #88]	@ (8000b3c <mode_amber_config+0xd0>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	701a      	strb	r2, [r3, #0]
		led_buffer[2] = amber_counter / 10;
 8000ae6:	4b11      	ldr	r3, [pc, #68]	@ (8000b2c <mode_amber_config+0xc0>)
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	4a15      	ldr	r2, [pc, #84]	@ (8000b40 <mode_amber_config+0xd4>)
 8000aec:	fba2 2303 	umull	r2, r3, r2, r3
 8000af0:	08db      	lsrs	r3, r3, #3
 8000af2:	b2db      	uxtb	r3, r3
 8000af4:	461a      	mov	r2, r3
 8000af6:	4b13      	ldr	r3, [pc, #76]	@ (8000b44 <mode_amber_config+0xd8>)
 8000af8:	609a      	str	r2, [r3, #8]
		led_buffer[3] = amber_counter % 10;
 8000afa:	4b0c      	ldr	r3, [pc, #48]	@ (8000b2c <mode_amber_config+0xc0>)
 8000afc:	781a      	ldrb	r2, [r3, #0]
 8000afe:	4b10      	ldr	r3, [pc, #64]	@ (8000b40 <mode_amber_config+0xd4>)
 8000b00:	fba3 1302 	umull	r1, r3, r3, r2
 8000b04:	08d9      	lsrs	r1, r3, #3
 8000b06:	460b      	mov	r3, r1
 8000b08:	009b      	lsls	r3, r3, #2
 8000b0a:	440b      	add	r3, r1
 8000b0c:	005b      	lsls	r3, r3, #1
 8000b0e:	1ad3      	subs	r3, r2, r3
 8000b10:	b2db      	uxtb	r3, r3
 8000b12:	461a      	mov	r2, r3
 8000b14:	4b0b      	ldr	r3, [pc, #44]	@ (8000b44 <mode_amber_config+0xd8>)
 8000b16:	60da      	str	r2, [r3, #12]
		toggle7SEG(1);
 8000b18:	2001      	movs	r0, #1
 8000b1a:	f000 faeb 	bl	80010f4 <toggle7SEG>
	}
}
 8000b1e:	bf00      	nop
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	08000c39 	.word	0x08000c39
 8000b28:	20000043 	.word	0x20000043
 8000b2c:	20000004 	.word	0x20000004
 8000b30:	20000044 	.word	0x20000044
 8000b34:	20000000 	.word	0x20000000
 8000b38:	20000001 	.word	0x20000001
 8000b3c:	20000046 	.word	0x20000046
 8000b40:	cccccccd 	.word	0xcccccccd
 8000b44:	20000054 	.word	0x20000054

08000b48 <mode_green_config>:

void mode_green_config(void){
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
	SCH_Add_Task(blinky_led, 500, 0);
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000b52:	4829      	ldr	r0, [pc, #164]	@ (8000bf8 <mode_green_config+0xb0>)
 8000b54:	f000 fcb6 	bl	80014c4 <SCH_Add_Task>
	if(flag_i == 1){
 8000b58:	4b28      	ldr	r3, [pc, #160]	@ (8000bfc <mode_green_config+0xb4>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	2b01      	cmp	r3, #1
 8000b5e:	d112      	bne.n	8000b86 <mode_green_config+0x3e>
		flag_i = 0;
 8000b60:	4b26      	ldr	r3, [pc, #152]	@ (8000bfc <mode_green_config+0xb4>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	701a      	strb	r2, [r3, #0]
		green_counter = (((++green_counter) == 100) ? 1 : green_counter);
 8000b66:	4b26      	ldr	r3, [pc, #152]	@ (8000c00 <mode_green_config+0xb8>)
 8000b68:	781b      	ldrb	r3, [r3, #0]
 8000b6a:	3301      	adds	r3, #1
 8000b6c:	b2da      	uxtb	r2, r3
 8000b6e:	4b24      	ldr	r3, [pc, #144]	@ (8000c00 <mode_green_config+0xb8>)
 8000b70:	701a      	strb	r2, [r3, #0]
 8000b72:	4b23      	ldr	r3, [pc, #140]	@ (8000c00 <mode_green_config+0xb8>)
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	2b64      	cmp	r3, #100	@ 0x64
 8000b78:	d002      	beq.n	8000b80 <mode_green_config+0x38>
 8000b7a:	4b21      	ldr	r3, [pc, #132]	@ (8000c00 <mode_green_config+0xb8>)
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	e000      	b.n	8000b82 <mode_green_config+0x3a>
 8000b80:	2301      	movs	r3, #1
 8000b82:	4a1f      	ldr	r2, [pc, #124]	@ (8000c00 <mode_green_config+0xb8>)
 8000b84:	7013      	strb	r3, [r2, #0]
	}
	if(flag_s == 1){
 8000b86:	4b1f      	ldr	r3, [pc, #124]	@ (8000c04 <mode_green_config+0xbc>)
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	2b01      	cmp	r3, #1
 8000b8c:	d10e      	bne.n	8000bac <mode_green_config+0x64>
		flag_s = 0;
 8000b8e:	4b1d      	ldr	r3, [pc, #116]	@ (8000c04 <mode_green_config+0xbc>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	701a      	strb	r2, [r3, #0]
		green = (red - amber);
 8000b94:	4b1c      	ldr	r3, [pc, #112]	@ (8000c08 <mode_green_config+0xc0>)
 8000b96:	781a      	ldrb	r2, [r3, #0]
 8000b98:	4b1c      	ldr	r3, [pc, #112]	@ (8000c0c <mode_green_config+0xc4>)
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	1ad3      	subs	r3, r2, r3
 8000b9e:	b2da      	uxtb	r2, r3
 8000ba0:	4b1b      	ldr	r3, [pc, #108]	@ (8000c10 <mode_green_config+0xc8>)
 8000ba2:	701a      	strb	r2, [r3, #0]
		green_counter = green;
 8000ba4:	4b1a      	ldr	r3, [pc, #104]	@ (8000c10 <mode_green_config+0xc8>)
 8000ba6:	781a      	ldrb	r2, [r3, #0]
 8000ba8:	4b15      	ldr	r3, [pc, #84]	@ (8000c00 <mode_green_config+0xb8>)
 8000baa:	701a      	strb	r2, [r3, #0]
	}
	if(seg_flag == 1){
 8000bac:	4b19      	ldr	r3, [pc, #100]	@ (8000c14 <mode_green_config+0xcc>)
 8000bae:	781b      	ldrb	r3, [r3, #0]
 8000bb0:	2b01      	cmp	r3, #1
 8000bb2:	d11e      	bne.n	8000bf2 <mode_green_config+0xaa>
		seg_flag = 0;
 8000bb4:	4b17      	ldr	r3, [pc, #92]	@ (8000c14 <mode_green_config+0xcc>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	701a      	strb	r2, [r3, #0]
		led_buffer[2] = green_counter / 10;
 8000bba:	4b11      	ldr	r3, [pc, #68]	@ (8000c00 <mode_green_config+0xb8>)
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	4a16      	ldr	r2, [pc, #88]	@ (8000c18 <mode_green_config+0xd0>)
 8000bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8000bc4:	08db      	lsrs	r3, r3, #3
 8000bc6:	b2db      	uxtb	r3, r3
 8000bc8:	461a      	mov	r2, r3
 8000bca:	4b14      	ldr	r3, [pc, #80]	@ (8000c1c <mode_green_config+0xd4>)
 8000bcc:	609a      	str	r2, [r3, #8]
		led_buffer[3] = green_counter % 10;
 8000bce:	4b0c      	ldr	r3, [pc, #48]	@ (8000c00 <mode_green_config+0xb8>)
 8000bd0:	781a      	ldrb	r2, [r3, #0]
 8000bd2:	4b11      	ldr	r3, [pc, #68]	@ (8000c18 <mode_green_config+0xd0>)
 8000bd4:	fba3 1302 	umull	r1, r3, r3, r2
 8000bd8:	08d9      	lsrs	r1, r3, #3
 8000bda:	460b      	mov	r3, r1
 8000bdc:	009b      	lsls	r3, r3, #2
 8000bde:	440b      	add	r3, r1
 8000be0:	005b      	lsls	r3, r3, #1
 8000be2:	1ad3      	subs	r3, r2, r3
 8000be4:	b2db      	uxtb	r3, r3
 8000be6:	461a      	mov	r2, r3
 8000be8:	4b0c      	ldr	r3, [pc, #48]	@ (8000c1c <mode_green_config+0xd4>)
 8000bea:	60da      	str	r2, [r3, #12]
		toggle7SEG(1);
 8000bec:	2001      	movs	r0, #1
 8000bee:	f000 fa81 	bl	80010f4 <toggle7SEG>
	}
}
 8000bf2:	bf00      	nop
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	08000c39 	.word	0x08000c39
 8000bfc:	20000043 	.word	0x20000043
 8000c00:	20000005 	.word	0x20000005
 8000c04:	20000044 	.word	0x20000044
 8000c08:	20000000 	.word	0x20000000
 8000c0c:	20000001 	.word	0x20000001
 8000c10:	20000002 	.word	0x20000002
 8000c14:	20000046 	.word	0x20000046
 8000c18:	cccccccd 	.word	0xcccccccd
 8000c1c:	20000054 	.word	0x20000054

08000c20 <one_sec_count>:

//- Global Functions -----------------------------
void one_sec_count(void){
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
	one_sec_flag = 1;
 8000c24:	4b03      	ldr	r3, [pc, #12]	@ (8000c34 <one_sec_count+0x14>)
 8000c26:	2201      	movs	r2, #1
 8000c28:	701a      	strb	r2, [r3, #0]
}
 8000c2a:	bf00      	nop
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bc80      	pop	{r7}
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	20000045 	.word	0x20000045

08000c38 <blinky_led>:

void blinky_led(void){
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
	blinky_led_flag = 1;
 8000c3c:	4b03      	ldr	r3, [pc, #12]	@ (8000c4c <blinky_led+0x14>)
 8000c3e:	2201      	movs	r2, #1
 8000c40:	701a      	strb	r2, [r3, #0]
}
 8000c42:	bf00      	nop
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bc80      	pop	{r7}
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop
 8000c4c:	20000047 	.word	0x20000047

08000c50 <blinky_7_seg>:

void blinky_7_seg(void){
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
	seg_flag = 1;
 8000c54:	4b03      	ldr	r3, [pc, #12]	@ (8000c64 <blinky_7_seg+0x14>)
 8000c56:	2201      	movs	r2, #1
 8000c58:	701a      	strb	r2, [r3, #0]
}
 8000c5a:	bf00      	nop
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bc80      	pop	{r7}
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop
 8000c64:	20000046 	.word	0x20000046

08000c68 <init_fsm_traffic_mode>:

void init_fsm_traffic_mode(){
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
	traffic_mode = MODE_AUTO;
 8000c6c:	4b04      	ldr	r3, [pc, #16]	@ (8000c80 <init_fsm_traffic_mode+0x18>)
 8000c6e:	2201      	movs	r2, #1
 8000c70:	701a      	strb	r2, [r3, #0]
	light_mode = STATUS_RED_GREEN;
 8000c72:	4b04      	ldr	r3, [pc, #16]	@ (8000c84 <init_fsm_traffic_mode+0x1c>)
 8000c74:	220b      	movs	r2, #11
 8000c76:	701a      	strb	r2, [r3, #0]
	init_auto_mode();
 8000c78:	f7ff fb24 	bl	80002c4 <init_auto_mode>
}
 8000c7c:	bf00      	nop
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	2000003f 	.word	0x2000003f
 8000c84:	20000040 	.word	0x20000040

08000c88 <fsm_traffic_mode>:

void fsm_traffic_mode(void){
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
	switch(traffic_mode){
 8000c8c:	4b44      	ldr	r3, [pc, #272]	@ (8000da0 <fsm_traffic_mode+0x118>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	3b01      	subs	r3, #1
 8000c92:	2b03      	cmp	r3, #3
 8000c94:	d879      	bhi.n	8000d8a <fsm_traffic_mode+0x102>
 8000c96:	a201      	add	r2, pc, #4	@ (adr r2, 8000c9c <fsm_traffic_mode+0x14>)
 8000c98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c9c:	08000cad 	.word	0x08000cad
 8000ca0:	08000ccd 	.word	0x08000ccd
 8000ca4:	08000d0b 	.word	0x08000d0b
 8000ca8:	08000d4b 	.word	0x08000d4b
	case MODE_AUTO:
		if(flag_m == 1){
 8000cac:	4b3d      	ldr	r3, [pc, #244]	@ (8000da4 <fsm_traffic_mode+0x11c>)
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	2b01      	cmp	r3, #1
 8000cb2:	d108      	bne.n	8000cc6 <fsm_traffic_mode+0x3e>
			flag_m = 0;
 8000cb4:	4b3b      	ldr	r3, [pc, #236]	@ (8000da4 <fsm_traffic_mode+0x11c>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	701a      	strb	r2, [r3, #0]
			traffic_mode = MODE_RED_CONFIG;
 8000cba:	4b39      	ldr	r3, [pc, #228]	@ (8000da0 <fsm_traffic_mode+0x118>)
 8000cbc:	2202      	movs	r2, #2
 8000cbe:	701a      	strb	r2, [r3, #0]
			init_red_config_mode();
 8000cc0:	f7ff fb72 	bl	80003a8 <init_red_config_mode>
			break;
 8000cc4:	e062      	b.n	8000d8c <fsm_traffic_mode+0x104>
		}
		//TODO
		fsm_mode_auto();
 8000cc6:	f7ff fc45 	bl	8000554 <fsm_mode_auto>
		break;
 8000cca:	e05f      	b.n	8000d8c <fsm_traffic_mode+0x104>
	case MODE_RED_CONFIG:
		if(flag_m == 1){
 8000ccc:	4b35      	ldr	r3, [pc, #212]	@ (8000da4 <fsm_traffic_mode+0x11c>)
 8000cce:	781b      	ldrb	r3, [r3, #0]
 8000cd0:	2b01      	cmp	r3, #1
 8000cd2:	d108      	bne.n	8000ce6 <fsm_traffic_mode+0x5e>
			flag_m = 0;
 8000cd4:	4b33      	ldr	r3, [pc, #204]	@ (8000da4 <fsm_traffic_mode+0x11c>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	701a      	strb	r2, [r3, #0]
			traffic_mode = MODE_AMBER_CONFIG;
 8000cda:	4b31      	ldr	r3, [pc, #196]	@ (8000da0 <fsm_traffic_mode+0x118>)
 8000cdc:	2203      	movs	r2, #3
 8000cde:	701a      	strb	r2, [r3, #0]
			init_amber_config_mode();
 8000ce0:	f7ff fbaa 	bl	8000438 <init_amber_config_mode>
			break;
 8000ce4:	e052      	b.n	8000d8c <fsm_traffic_mode+0x104>
		}
		//TODO
		if(blinky_led_flag == 1){
 8000ce6:	4b30      	ldr	r3, [pc, #192]	@ (8000da8 <fsm_traffic_mode+0x120>)
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	2b01      	cmp	r3, #1
 8000cec:	d10a      	bne.n	8000d04 <fsm_traffic_mode+0x7c>
			blinky_led_flag = 0;
 8000cee:	4b2e      	ldr	r3, [pc, #184]	@ (8000da8 <fsm_traffic_mode+0x120>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin);
 8000cf4:	2110      	movs	r1, #16
 8000cf6:	482d      	ldr	r0, [pc, #180]	@ (8000dac <fsm_traffic_mode+0x124>)
 8000cf8:	f001 f8c9 	bl	8001e8e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin);
 8000cfc:	2180      	movs	r1, #128	@ 0x80
 8000cfe:	482b      	ldr	r0, [pc, #172]	@ (8000dac <fsm_traffic_mode+0x124>)
 8000d00:	f001 f8c5 	bl	8001e8e <HAL_GPIO_TogglePin>
		}
		mode_red_config();
 8000d04:	f7ff fe52 	bl	80009ac <mode_red_config>
		break;
 8000d08:	e040      	b.n	8000d8c <fsm_traffic_mode+0x104>
	case MODE_AMBER_CONFIG:
		if(flag_m == 1){
 8000d0a:	4b26      	ldr	r3, [pc, #152]	@ (8000da4 <fsm_traffic_mode+0x11c>)
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	2b01      	cmp	r3, #1
 8000d10:	d108      	bne.n	8000d24 <fsm_traffic_mode+0x9c>
			flag_m = 0;
 8000d12:	4b24      	ldr	r3, [pc, #144]	@ (8000da4 <fsm_traffic_mode+0x11c>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	701a      	strb	r2, [r3, #0]
			traffic_mode = MODE_GREEN_CONFIG;
 8000d18:	4b21      	ldr	r3, [pc, #132]	@ (8000da0 <fsm_traffic_mode+0x118>)
 8000d1a:	2204      	movs	r2, #4
 8000d1c:	701a      	strb	r2, [r3, #0]
			init_green_config_mode();
 8000d1e:	f7ff fbd3 	bl	80004c8 <init_green_config_mode>
			break;
 8000d22:	e033      	b.n	8000d8c <fsm_traffic_mode+0x104>
		}
		//TODO
		if(blinky_led_flag == 1){
 8000d24:	4b20      	ldr	r3, [pc, #128]	@ (8000da8 <fsm_traffic_mode+0x120>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	2b01      	cmp	r3, #1
 8000d2a:	d10b      	bne.n	8000d44 <fsm_traffic_mode+0xbc>
			blinky_led_flag = 0;
 8000d2c:	4b1e      	ldr	r3, [pc, #120]	@ (8000da8 <fsm_traffic_mode+0x120>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin);
 8000d32:	2120      	movs	r1, #32
 8000d34:	481d      	ldr	r0, [pc, #116]	@ (8000dac <fsm_traffic_mode+0x124>)
 8000d36:	f001 f8aa 	bl	8001e8e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(LED_AMBER_2_GPIO_Port, LED_AMBER_2_Pin);
 8000d3a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d3e:	481b      	ldr	r0, [pc, #108]	@ (8000dac <fsm_traffic_mode+0x124>)
 8000d40:	f001 f8a5 	bl	8001e8e <HAL_GPIO_TogglePin>
		}
		mode_amber_config();
 8000d44:	f7ff fe92 	bl	8000a6c <mode_amber_config>
		break;
 8000d48:	e020      	b.n	8000d8c <fsm_traffic_mode+0x104>
	case MODE_GREEN_CONFIG:
		if(flag_m == 1){
 8000d4a:	4b16      	ldr	r3, [pc, #88]	@ (8000da4 <fsm_traffic_mode+0x11c>)
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	2b01      	cmp	r3, #1
 8000d50:	d108      	bne.n	8000d64 <fsm_traffic_mode+0xdc>
			flag_m = 0;
 8000d52:	4b14      	ldr	r3, [pc, #80]	@ (8000da4 <fsm_traffic_mode+0x11c>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	701a      	strb	r2, [r3, #0]
			traffic_mode = MODE_AUTO;
 8000d58:	4b11      	ldr	r3, [pc, #68]	@ (8000da0 <fsm_traffic_mode+0x118>)
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	701a      	strb	r2, [r3, #0]
			init_fsm_traffic_mode();
 8000d5e:	f7ff ff83 	bl	8000c68 <init_fsm_traffic_mode>
			break;
 8000d62:	e013      	b.n	8000d8c <fsm_traffic_mode+0x104>
		}
		//TODO
		if(blinky_led_flag == 1){
 8000d64:	4b10      	ldr	r3, [pc, #64]	@ (8000da8 <fsm_traffic_mode+0x120>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	2b01      	cmp	r3, #1
 8000d6a:	d10b      	bne.n	8000d84 <fsm_traffic_mode+0xfc>
			blinky_led_flag = 0;
 8000d6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000da8 <fsm_traffic_mode+0x120>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin);
 8000d72:	2140      	movs	r1, #64	@ 0x40
 8000d74:	480d      	ldr	r0, [pc, #52]	@ (8000dac <fsm_traffic_mode+0x124>)
 8000d76:	f001 f88a 	bl	8001e8e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin);
 8000d7a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d7e:	480b      	ldr	r0, [pc, #44]	@ (8000dac <fsm_traffic_mode+0x124>)
 8000d80:	f001 f885 	bl	8001e8e <HAL_GPIO_TogglePin>
		}
		mode_green_config();
 8000d84:	f7ff fee0 	bl	8000b48 <mode_green_config>
		break;
 8000d88:	e000      	b.n	8000d8c <fsm_traffic_mode+0x104>
	default:
		break;
 8000d8a:	bf00      	nop
	}
	if(one_sec_flag == 1){
 8000d8c:	4b08      	ldr	r3, [pc, #32]	@ (8000db0 <fsm_traffic_mode+0x128>)
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	2b01      	cmp	r3, #1
 8000d92:	d102      	bne.n	8000d9a <fsm_traffic_mode+0x112>
		one_sec_flag = 0;
 8000d94:	4b06      	ldr	r3, [pc, #24]	@ (8000db0 <fsm_traffic_mode+0x128>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	701a      	strb	r2, [r3, #0]
	}
}
 8000d9a:	bf00      	nop
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	2000003f 	.word	0x2000003f
 8000da4:	20000042 	.word	0x20000042
 8000da8:	20000047 	.word	0x20000047
 8000dac:	40010800 	.word	0x40010800
 8000db0:	20000045 	.word	0x20000045

08000db4 <init_button_reading>:

static GPIO_PinState flagForButtonPress[N0_OF_BUTTONS];

//--- Functions Definition -----------------------

void init_button_reading(void){
 8000db4:	b480      	push	{r7}
 8000db6:	b083      	sub	sp, #12
 8000db8:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i<N0_OF_BUTTONS; ++i){
 8000dba:	2300      	movs	r3, #0
 8000dbc:	71fb      	strb	r3, [r7, #7]
 8000dbe:	e00e      	b.n	8000dde <init_button_reading+0x2a>
		debounceButtonBuffer1[i] = 1;
 8000dc0:	79fb      	ldrb	r3, [r7, #7]
 8000dc2:	4a0b      	ldr	r2, [pc, #44]	@ (8000df0 <init_button_reading+0x3c>)
 8000dc4:	2101      	movs	r1, #1
 8000dc6:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer2[i] = 1;
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
 8000dca:	4a0a      	ldr	r2, [pc, #40]	@ (8000df4 <init_button_reading+0x40>)
 8000dcc:	2101      	movs	r1, #1
 8000dce:	54d1      	strb	r1, [r2, r3]
		flagForButtonPress[i] = 1;
 8000dd0:	79fb      	ldrb	r3, [r7, #7]
 8000dd2:	4a09      	ldr	r2, [pc, #36]	@ (8000df8 <init_button_reading+0x44>)
 8000dd4:	2101      	movs	r1, #1
 8000dd6:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i<N0_OF_BUTTONS; ++i){
 8000dd8:	79fb      	ldrb	r3, [r7, #7]
 8000dda:	3301      	adds	r3, #1
 8000ddc:	71fb      	strb	r3, [r7, #7]
 8000dde:	79fb      	ldrb	r3, [r7, #7]
 8000de0:	2b02      	cmp	r3, #2
 8000de2:	d9ed      	bls.n	8000dc0 <init_button_reading+0xc>
	}
}
 8000de4:	bf00      	nop
 8000de6:	bf00      	nop
 8000de8:	370c      	adds	r7, #12
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bc80      	pop	{r7}
 8000dee:	4770      	bx	lr
 8000df0:	20000048 	.word	0x20000048
 8000df4:	2000004c 	.word	0x2000004c
 8000df8:	20000050 	.word	0x20000050

08000dfc <button_reading>:

void button_reading(void){
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
	for(int i = BUTTON_MODE; i < N0_OF_BUTTONS; ++i){
 8000e02:	2300      	movs	r3, #0
 8000e04:	607b      	str	r3, [r7, #4]
 8000e06:	e02e      	b.n	8000e66 <button_reading+0x6a>
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000e08:	4a1b      	ldr	r2, [pc, #108]	@ (8000e78 <button_reading+0x7c>)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	4413      	add	r3, r2
 8000e0e:	7819      	ldrb	r1, [r3, #0]
 8000e10:	4a1a      	ldr	r2, [pc, #104]	@ (8000e7c <button_reading+0x80>)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	4413      	add	r3, r2
 8000e16:	460a      	mov	r2, r1
 8000e18:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(INPUT_MODE_GPIO_Port, (INPUT_MODE_Pin << i));
 8000e1a:	2202      	movs	r2, #2
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e22:	b29b      	uxth	r3, r3
 8000e24:	4619      	mov	r1, r3
 8000e26:	4816      	ldr	r0, [pc, #88]	@ (8000e80 <button_reading+0x84>)
 8000e28:	f001 f802 	bl	8001e30 <HAL_GPIO_ReadPin>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	4619      	mov	r1, r3
 8000e30:	4a11      	ldr	r2, [pc, #68]	@ (8000e78 <button_reading+0x7c>)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	4413      	add	r3, r2
 8000e36:	460a      	mov	r2, r1
 8000e38:	701a      	strb	r2, [r3, #0]
		if(debounceButtonBuffer1[i] == debounceButtonBuffer2[i]){
 8000e3a:	4a0f      	ldr	r2, [pc, #60]	@ (8000e78 <button_reading+0x7c>)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	4413      	add	r3, r2
 8000e40:	781a      	ldrb	r2, [r3, #0]
 8000e42:	490e      	ldr	r1, [pc, #56]	@ (8000e7c <button_reading+0x80>)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	440b      	add	r3, r1
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	d108      	bne.n	8000e60 <button_reading+0x64>
			flagForButtonPress[i] = debounceButtonBuffer1[i];
 8000e4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e78 <button_reading+0x7c>)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	4413      	add	r3, r2
 8000e54:	7819      	ldrb	r1, [r3, #0]
 8000e56:	4a0b      	ldr	r2, [pc, #44]	@ (8000e84 <button_reading+0x88>)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	4413      	add	r3, r2
 8000e5c:	460a      	mov	r2, r1
 8000e5e:	701a      	strb	r2, [r3, #0]
	for(int i = BUTTON_MODE; i < N0_OF_BUTTONS; ++i){
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	3301      	adds	r3, #1
 8000e64:	607b      	str	r3, [r7, #4]
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	2b02      	cmp	r3, #2
 8000e6a:	ddcd      	ble.n	8000e08 <button_reading+0xc>
		}
	}
}
 8000e6c:	bf00      	nop
 8000e6e:	bf00      	nop
 8000e70:	3708      	adds	r7, #8
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	20000048 	.word	0x20000048
 8000e7c:	2000004c 	.word	0x2000004c
 8000e80:	40010800 	.word	0x40010800
 8000e84:	20000050 	.word	0x20000050

08000e88 <is_button_pressed>:

unsigned char is_button_pressed(unsigned char index){
 8000e88:	b480      	push	{r7}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	4603      	mov	r3, r0
 8000e90:	71fb      	strb	r3, [r7, #7]
	if(index >= N0_OF_BUTTONS) return 0;
 8000e92:	79fb      	ldrb	r3, [r7, #7]
 8000e94:	2b02      	cmp	r3, #2
 8000e96:	d901      	bls.n	8000e9c <is_button_pressed+0x14>
 8000e98:	2300      	movs	r3, #0
 8000e9a:	e007      	b.n	8000eac <is_button_pressed+0x24>
	return (flagForButtonPress[index] == BUTTON_STATUS_PRESSED);
 8000e9c:	79fb      	ldrb	r3, [r7, #7]
 8000e9e:	4a06      	ldr	r2, [pc, #24]	@ (8000eb8 <is_button_pressed+0x30>)
 8000ea0:	5cd3      	ldrb	r3, [r2, r3]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	bf0c      	ite	eq
 8000ea6:	2301      	moveq	r3, #1
 8000ea8:	2300      	movne	r3, #0
 8000eaa:	b2db      	uxtb	r3, r3
}
 8000eac:	4618      	mov	r0, r3
 8000eae:	370c      	adds	r7, #12
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bc80      	pop	{r7}
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	20000050 	.word	0x20000050

08000ebc <display7SEG1>:
uint8_t index_led 		= 0;

//--- Functions Definition -----------------------

//- Local Functions ------------------------------
void display7SEG1(int num){
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
	//---0---
	//-5   1-
	//---6---
	//-4   2-
	//---3---
	HAL_GPIO_WritePin(SEG71_0_GPIO_Port, SEG71_0_Pin, (0x40 & number_Code[num]));
 8000ec4:	4a2b      	ldr	r2, [pc, #172]	@ (8000f74 <display7SEG1+0xb8>)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4413      	add	r3, r2
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ed0:	b2db      	uxtb	r3, r3
 8000ed2:	461a      	mov	r2, r3
 8000ed4:	2102      	movs	r1, #2
 8000ed6:	4828      	ldr	r0, [pc, #160]	@ (8000f78 <display7SEG1+0xbc>)
 8000ed8:	f000 ffc1 	bl	8001e5e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG71_1_GPIO_Port, SEG71_1_Pin, (0x20 & number_Code[num]));
 8000edc:	4a25      	ldr	r2, [pc, #148]	@ (8000f74 <display7SEG1+0xb8>)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	4413      	add	r3, r2
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	f003 0320 	and.w	r3, r3, #32
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	461a      	mov	r2, r3
 8000eec:	2104      	movs	r1, #4
 8000eee:	4822      	ldr	r0, [pc, #136]	@ (8000f78 <display7SEG1+0xbc>)
 8000ef0:	f000 ffb5 	bl	8001e5e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG71_2_GPIO_Port, SEG71_2_Pin, (0x10 & number_Code[num]));
 8000ef4:	4a1f      	ldr	r2, [pc, #124]	@ (8000f74 <display7SEG1+0xb8>)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	4413      	add	r3, r2
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	f003 0310 	and.w	r3, r3, #16
 8000f00:	b2db      	uxtb	r3, r3
 8000f02:	461a      	mov	r2, r3
 8000f04:	2108      	movs	r1, #8
 8000f06:	481c      	ldr	r0, [pc, #112]	@ (8000f78 <display7SEG1+0xbc>)
 8000f08:	f000 ffa9 	bl	8001e5e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG71_3_GPIO_Port, SEG71_3_Pin, (0x08 & number_Code[num]));
 8000f0c:	4a19      	ldr	r2, [pc, #100]	@ (8000f74 <display7SEG1+0xb8>)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	4413      	add	r3, r2
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	f003 0308 	and.w	r3, r3, #8
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	2110      	movs	r1, #16
 8000f1e:	4816      	ldr	r0, [pc, #88]	@ (8000f78 <display7SEG1+0xbc>)
 8000f20:	f000 ff9d 	bl	8001e5e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG71_4_GPIO_Port, SEG71_4_Pin, (0x04 & number_Code[num]));
 8000f24:	4a13      	ldr	r2, [pc, #76]	@ (8000f74 <display7SEG1+0xb8>)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	4413      	add	r3, r2
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	f003 0304 	and.w	r3, r3, #4
 8000f30:	b2db      	uxtb	r3, r3
 8000f32:	461a      	mov	r2, r3
 8000f34:	2120      	movs	r1, #32
 8000f36:	4810      	ldr	r0, [pc, #64]	@ (8000f78 <display7SEG1+0xbc>)
 8000f38:	f000 ff91 	bl	8001e5e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG71_5_GPIO_Port, SEG71_5_Pin, (0x02 & number_Code[num]));
 8000f3c:	4a0d      	ldr	r2, [pc, #52]	@ (8000f74 <display7SEG1+0xb8>)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4413      	add	r3, r2
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	f003 0302 	and.w	r3, r3, #2
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	2140      	movs	r1, #64	@ 0x40
 8000f4e:	480a      	ldr	r0, [pc, #40]	@ (8000f78 <display7SEG1+0xbc>)
 8000f50:	f000 ff85 	bl	8001e5e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG71_6_GPIO_Port, SEG71_6_Pin, (0x01 & number_Code[num]));
 8000f54:	4a07      	ldr	r2, [pc, #28]	@ (8000f74 <display7SEG1+0xb8>)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	4413      	add	r3, r2
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	f003 0301 	and.w	r3, r3, #1
 8000f60:	b2db      	uxtb	r3, r3
 8000f62:	461a      	mov	r2, r3
 8000f64:	2180      	movs	r1, #128	@ 0x80
 8000f66:	4804      	ldr	r0, [pc, #16]	@ (8000f78 <display7SEG1+0xbc>)
 8000f68:	f000 ff79 	bl	8001e5e <HAL_GPIO_WritePin>
}
 8000f6c:	bf00      	nop
 8000f6e:	3708      	adds	r7, #8
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	20000008 	.word	0x20000008
 8000f78:	40010c00 	.word	0x40010c00

08000f7c <display7SEG2>:

void display7SEG2(int num){
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
	//---0---
	//-5   1-
	//---6---
	//-4   2-
	//---3---
	HAL_GPIO_WritePin(SEG72_0_GPIO_Port, SEG72_0_Pin, (0x40 & number_Code[num]));
 8000f84:	4a2f      	ldr	r2, [pc, #188]	@ (8001044 <display7SEG2+0xc8>)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	4413      	add	r3, r2
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	461a      	mov	r2, r3
 8000f94:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f98:	482b      	ldr	r0, [pc, #172]	@ (8001048 <display7SEG2+0xcc>)
 8000f9a:	f000 ff60 	bl	8001e5e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG72_1_GPIO_Port, SEG72_1_Pin, (0x20 & number_Code[num]));
 8000f9e:	4a29      	ldr	r2, [pc, #164]	@ (8001044 <display7SEG2+0xc8>)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	4413      	add	r3, r2
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	f003 0320 	and.w	r3, r3, #32
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	461a      	mov	r2, r3
 8000fae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fb2:	4825      	ldr	r0, [pc, #148]	@ (8001048 <display7SEG2+0xcc>)
 8000fb4:	f000 ff53 	bl	8001e5e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG72_2_GPIO_Port, SEG72_2_Pin, (0x10 & number_Code[num]));
 8000fb8:	4a22      	ldr	r2, [pc, #136]	@ (8001044 <display7SEG2+0xc8>)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	4413      	add	r3, r2
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	f003 0310 	and.w	r3, r3, #16
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	461a      	mov	r2, r3
 8000fc8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000fcc:	481e      	ldr	r0, [pc, #120]	@ (8001048 <display7SEG2+0xcc>)
 8000fce:	f000 ff46 	bl	8001e5e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG72_3_GPIO_Port, SEG72_3_Pin, (0x08 & number_Code[num]));
 8000fd2:	4a1c      	ldr	r2, [pc, #112]	@ (8001044 <display7SEG2+0xc8>)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	4413      	add	r3, r2
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	f003 0308 	and.w	r3, r3, #8
 8000fde:	b2db      	uxtb	r3, r3
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000fe6:	4818      	ldr	r0, [pc, #96]	@ (8001048 <display7SEG2+0xcc>)
 8000fe8:	f000 ff39 	bl	8001e5e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG72_4_GPIO_Port, SEG72_4_Pin, (0x04 & number_Code[num]));
 8000fec:	4a15      	ldr	r2, [pc, #84]	@ (8001044 <display7SEG2+0xc8>)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4413      	add	r3, r2
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	f003 0304 	and.w	r3, r3, #4
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	461a      	mov	r2, r3
 8000ffc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001000:	4811      	ldr	r0, [pc, #68]	@ (8001048 <display7SEG2+0xcc>)
 8001002:	f000 ff2c 	bl	8001e5e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG72_5_GPIO_Port, SEG72_5_Pin, (0x02 & number_Code[num]));
 8001006:	4a0f      	ldr	r2, [pc, #60]	@ (8001044 <display7SEG2+0xc8>)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	4413      	add	r3, r2
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	f003 0302 	and.w	r3, r3, #2
 8001012:	b2db      	uxtb	r3, r3
 8001014:	461a      	mov	r2, r3
 8001016:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800101a:	480b      	ldr	r0, [pc, #44]	@ (8001048 <display7SEG2+0xcc>)
 800101c:	f000 ff1f 	bl	8001e5e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG72_6_GPIO_Port, SEG72_6_Pin, (0x01 & number_Code[num]));
 8001020:	4a08      	ldr	r2, [pc, #32]	@ (8001044 <display7SEG2+0xc8>)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4413      	add	r3, r2
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	f003 0301 	and.w	r3, r3, #1
 800102c:	b2db      	uxtb	r3, r3
 800102e:	461a      	mov	r2, r3
 8001030:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001034:	4804      	ldr	r0, [pc, #16]	@ (8001048 <display7SEG2+0xcc>)
 8001036:	f000 ff12 	bl	8001e5e <HAL_GPIO_WritePin>
}
 800103a:	bf00      	nop
 800103c:	3708      	adds	r7, #8
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	20000008 	.word	0x20000008
 8001048:	40010c00 	.word	0x40010c00

0800104c <update7SEG>:

//- Global Functions -----------------------------
void update7SEG(int index){
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
	switch(index){
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	2b03      	cmp	r3, #3
 8001058:	d822      	bhi.n	80010a0 <update7SEG+0x54>
 800105a:	a201      	add	r2, pc, #4	@ (adr r2, 8001060 <update7SEG+0x14>)
 800105c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001060:	08001071 	.word	0x08001071
 8001064:	0800107d 	.word	0x0800107d
 8001068:	08001089 	.word	0x08001089
 800106c:	08001095 	.word	0x08001095
	case 0:
		display7SEG1(led_buffer[0]);
 8001070:	4b1e      	ldr	r3, [pc, #120]	@ (80010ec <update7SEG+0xa0>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff ff21 	bl	8000ebc <display7SEG1>
	    break;
 800107a:	e012      	b.n	80010a2 <update7SEG+0x56>
	case 1:
		display7SEG1(led_buffer[1]);
 800107c:	4b1b      	ldr	r3, [pc, #108]	@ (80010ec <update7SEG+0xa0>)
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff ff1b 	bl	8000ebc <display7SEG1>
	    break;
 8001086:	e00c      	b.n	80010a2 <update7SEG+0x56>
	case 2:
		display7SEG2(led_buffer[2]);
 8001088:	4b18      	ldr	r3, [pc, #96]	@ (80010ec <update7SEG+0xa0>)
 800108a:	689b      	ldr	r3, [r3, #8]
 800108c:	4618      	mov	r0, r3
 800108e:	f7ff ff75 	bl	8000f7c <display7SEG2>
		break;
 8001092:	e006      	b.n	80010a2 <update7SEG+0x56>
	case 3:
		display7SEG2(led_buffer[3]);
 8001094:	4b15      	ldr	r3, [pc, #84]	@ (80010ec <update7SEG+0xa0>)
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff ff6f 	bl	8000f7c <display7SEG2>
		break;
 800109e:	e000      	b.n	80010a2 <update7SEG+0x56>
	default:
		break;
 80010a0:	bf00      	nop
	}
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, !(0 == index || 2 == index));
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d004      	beq.n	80010b2 <update7SEG+0x66>
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2b02      	cmp	r3, #2
 80010ac:	d001      	beq.n	80010b2 <update7SEG+0x66>
 80010ae:	2301      	movs	r3, #1
 80010b0:	e000      	b.n	80010b4 <update7SEG+0x68>
 80010b2:	2300      	movs	r3, #0
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	461a      	mov	r2, r3
 80010b8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80010bc:	480c      	ldr	r0, [pc, #48]	@ (80010f0 <update7SEG+0xa4>)
 80010be:	f000 fece 	bl	8001e5e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, !(1 == index || 3 == index));
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2b01      	cmp	r3, #1
 80010c6:	d004      	beq.n	80010d2 <update7SEG+0x86>
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2b03      	cmp	r3, #3
 80010cc:	d001      	beq.n	80010d2 <update7SEG+0x86>
 80010ce:	2301      	movs	r3, #1
 80010d0:	e000      	b.n	80010d4 <update7SEG+0x88>
 80010d2:	2300      	movs	r3, #0
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	461a      	mov	r2, r3
 80010d8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010dc:	4804      	ldr	r0, [pc, #16]	@ (80010f0 <update7SEG+0xa4>)
 80010de:	f000 febe 	bl	8001e5e <HAL_GPIO_WritePin>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20000054 	.word	0x20000054
 80010f0:	40010800 	.word	0x40010800

080010f4 <toggle7SEG>:

void toggle7SEG(uint8_t num){
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	4603      	mov	r3, r0
 80010fc:	71fb      	strb	r3, [r7, #7]
	switch(index_led & num){
 80010fe:	4b11      	ldr	r3, [pc, #68]	@ (8001144 <toggle7SEG+0x50>)
 8001100:	781a      	ldrb	r2, [r3, #0]
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	4013      	ands	r3, r2
 8001106:	b2db      	uxtb	r3, r3
 8001108:	2b00      	cmp	r3, #0
 800110a:	d002      	beq.n	8001112 <toggle7SEG+0x1e>
 800110c:	2b01      	cmp	r3, #1
 800110e:	d00a      	beq.n	8001126 <toggle7SEG+0x32>
		update7SEG(0);
		update7SEG(2);
		index_led = 0;
		break;
	default:
		break;
 8001110:	e013      	b.n	800113a <toggle7SEG+0x46>
		update7SEG(1);
 8001112:	2001      	movs	r0, #1
 8001114:	f7ff ff9a 	bl	800104c <update7SEG>
		update7SEG(3);
 8001118:	2003      	movs	r0, #3
 800111a:	f7ff ff97 	bl	800104c <update7SEG>
		index_led = 1;
 800111e:	4b09      	ldr	r3, [pc, #36]	@ (8001144 <toggle7SEG+0x50>)
 8001120:	2201      	movs	r2, #1
 8001122:	701a      	strb	r2, [r3, #0]
		break;
 8001124:	e009      	b.n	800113a <toggle7SEG+0x46>
		update7SEG(0);
 8001126:	2000      	movs	r0, #0
 8001128:	f7ff ff90 	bl	800104c <update7SEG>
		update7SEG(2);
 800112c:	2002      	movs	r0, #2
 800112e:	f7ff ff8d 	bl	800104c <update7SEG>
		index_led = 0;
 8001132:	4b04      	ldr	r3, [pc, #16]	@ (8001144 <toggle7SEG+0x50>)
 8001134:	2200      	movs	r2, #0
 8001136:	701a      	strb	r2, [r3, #0]
		break;
 8001138:	bf00      	nop
	}
}
 800113a:	bf00      	nop
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	20000064 	.word	0x20000064

08001148 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800114c:	f000 fb84 	bl	8001858 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001150:	f000 f82a 	bl	80011a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001154:	f000 f8b0 	bl	80012b8 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001158:	f000 f862 	bl	8001220 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800115c:	4810      	ldr	r0, [pc, #64]	@ (80011a0 <main+0x58>)
 800115e:	f001 fae7 	bl	8002730 <HAL_TIM_Base_Start_IT>

  timer_init(HAL_RCC_GetHCLKFreq(), htim2.Init.Prescaler, htim2.Init.Period);
 8001162:	f001 fa6d 	bl	8002640 <HAL_RCC_GetHCLKFreq>
 8001166:	4b0e      	ldr	r3, [pc, #56]	@ (80011a0 <main+0x58>)
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	4a0d      	ldr	r2, [pc, #52]	@ (80011a0 <main+0x58>)
 800116c:	68d2      	ldr	r2, [r2, #12]
 800116e:	4619      	mov	r1, r3
 8001170:	f000 fb2e 	bl	80017d0 <timer_init>

  SCH_Init();
 8001174:	f000 f918 	bl	80013a8 <SCH_Init>
  SCH_Add_Task(button_reading, 10, 10);
 8001178:	220a      	movs	r2, #10
 800117a:	210a      	movs	r1, #10
 800117c:	4809      	ldr	r0, [pc, #36]	@ (80011a4 <main+0x5c>)
 800117e:	f000 f9a1 	bl	80014c4 <SCH_Add_Task>

  init_button_reading();
 8001182:	f7ff fe17 	bl	8000db4 <init_button_reading>
  init_fsm_input_processing();
 8001186:	f7fe ffe1 	bl	800014c <init_fsm_input_processing>
  init_fsm_traffic_mode();
 800118a:	f7ff fd6d 	bl	8000c68 <init_fsm_traffic_mode>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SCH_Dispatch_Tasks();
 800118e:	f000 fa33 	bl	80015f8 <SCH_Dispatch_Tasks>
	  fsm_input_processing();
 8001192:	f7fe fff5 	bl	8000180 <fsm_input_processing>
	  fsm_traffic_mode();
 8001196:	f7ff fd77 	bl	8000c88 <fsm_traffic_mode>
	  SCH_Dispatch_Tasks();
 800119a:	bf00      	nop
 800119c:	e7f7      	b.n	800118e <main+0x46>
 800119e:	bf00      	nop
 80011a0:	20000068 	.word	0x20000068
 80011a4:	08000dfd 	.word	0x08000dfd

080011a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b090      	sub	sp, #64	@ 0x40
 80011ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ae:	f107 0318 	add.w	r3, r7, #24
 80011b2:	2228      	movs	r2, #40	@ 0x28
 80011b4:	2100      	movs	r1, #0
 80011b6:	4618      	mov	r0, r3
 80011b8:	f001 fe46 	bl	8002e48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011bc:	1d3b      	adds	r3, r7, #4
 80011be:	2200      	movs	r2, #0
 80011c0:	601a      	str	r2, [r3, #0]
 80011c2:	605a      	str	r2, [r3, #4]
 80011c4:	609a      	str	r2, [r3, #8]
 80011c6:	60da      	str	r2, [r3, #12]
 80011c8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011ca:	2302      	movs	r3, #2
 80011cc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011ce:	2301      	movs	r3, #1
 80011d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011d2:	2310      	movs	r3, #16
 80011d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011d6:	2300      	movs	r3, #0
 80011d8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011da:	f107 0318 	add.w	r3, r7, #24
 80011de:	4618      	mov	r0, r3
 80011e0:	f000 fe6e 	bl	8001ec0 <HAL_RCC_OscConfig>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <SystemClock_Config+0x46>
  {
    Error_Handler();
 80011ea:	f000 f8d6 	bl	800139a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011ee:	230f      	movs	r3, #15
 80011f0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80011f2:	2300      	movs	r3, #0
 80011f4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011f6:	2300      	movs	r3, #0
 80011f8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011fa:	2300      	movs	r3, #0
 80011fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011fe:	2300      	movs	r3, #0
 8001200:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001202:	1d3b      	adds	r3, r7, #4
 8001204:	2100      	movs	r1, #0
 8001206:	4618      	mov	r0, r3
 8001208:	f001 f8dc 	bl	80023c4 <HAL_RCC_ClockConfig>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001212:	f000 f8c2 	bl	800139a <Error_Handler>
  }
}
 8001216:	bf00      	nop
 8001218:	3740      	adds	r7, #64	@ 0x40
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
	...

08001220 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b086      	sub	sp, #24
 8001224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001226:	f107 0308 	add.w	r3, r7, #8
 800122a:	2200      	movs	r2, #0
 800122c:	601a      	str	r2, [r3, #0]
 800122e:	605a      	str	r2, [r3, #4]
 8001230:	609a      	str	r2, [r3, #8]
 8001232:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001234:	463b      	mov	r3, r7
 8001236:	2200      	movs	r2, #0
 8001238:	601a      	str	r2, [r3, #0]
 800123a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800123c:	4b1d      	ldr	r3, [pc, #116]	@ (80012b4 <MX_TIM2_Init+0x94>)
 800123e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001242:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001244:	4b1b      	ldr	r3, [pc, #108]	@ (80012b4 <MX_TIM2_Init+0x94>)
 8001246:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 800124a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800124c:	4b19      	ldr	r3, [pc, #100]	@ (80012b4 <MX_TIM2_Init+0x94>)
 800124e:	2200      	movs	r2, #0
 8001250:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001252:	4b18      	ldr	r3, [pc, #96]	@ (80012b4 <MX_TIM2_Init+0x94>)
 8001254:	2209      	movs	r2, #9
 8001256:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001258:	4b16      	ldr	r3, [pc, #88]	@ (80012b4 <MX_TIM2_Init+0x94>)
 800125a:	2200      	movs	r2, #0
 800125c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800125e:	4b15      	ldr	r3, [pc, #84]	@ (80012b4 <MX_TIM2_Init+0x94>)
 8001260:	2200      	movs	r2, #0
 8001262:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001264:	4813      	ldr	r0, [pc, #76]	@ (80012b4 <MX_TIM2_Init+0x94>)
 8001266:	f001 fa13 	bl	8002690 <HAL_TIM_Base_Init>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001270:	f000 f893 	bl	800139a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001274:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001278:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800127a:	f107 0308 	add.w	r3, r7, #8
 800127e:	4619      	mov	r1, r3
 8001280:	480c      	ldr	r0, [pc, #48]	@ (80012b4 <MX_TIM2_Init+0x94>)
 8001282:	f001 fb91 	bl	80029a8 <HAL_TIM_ConfigClockSource>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800128c:	f000 f885 	bl	800139a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001290:	2300      	movs	r3, #0
 8001292:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001294:	2300      	movs	r3, #0
 8001296:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001298:	463b      	mov	r3, r7
 800129a:	4619      	mov	r1, r3
 800129c:	4805      	ldr	r0, [pc, #20]	@ (80012b4 <MX_TIM2_Init+0x94>)
 800129e:	f001 fd69 	bl	8002d74 <HAL_TIMEx_MasterConfigSynchronization>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80012a8:	f000 f877 	bl	800139a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012ac:	bf00      	nop
 80012ae:	3718      	adds	r7, #24
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	20000068 	.word	0x20000068

080012b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b086      	sub	sp, #24
 80012bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012be:	f107 0308 	add.w	r3, r7, #8
 80012c2:	2200      	movs	r2, #0
 80012c4:	601a      	str	r2, [r3, #0]
 80012c6:	605a      	str	r2, [r3, #4]
 80012c8:	609a      	str	r2, [r3, #8]
 80012ca:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012cc:	4b28      	ldr	r3, [pc, #160]	@ (8001370 <MX_GPIO_Init+0xb8>)
 80012ce:	699b      	ldr	r3, [r3, #24]
 80012d0:	4a27      	ldr	r2, [pc, #156]	@ (8001370 <MX_GPIO_Init+0xb8>)
 80012d2:	f043 0304 	orr.w	r3, r3, #4
 80012d6:	6193      	str	r3, [r2, #24]
 80012d8:	4b25      	ldr	r3, [pc, #148]	@ (8001370 <MX_GPIO_Init+0xb8>)
 80012da:	699b      	ldr	r3, [r3, #24]
 80012dc:	f003 0304 	and.w	r3, r3, #4
 80012e0:	607b      	str	r3, [r7, #4]
 80012e2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012e4:	4b22      	ldr	r3, [pc, #136]	@ (8001370 <MX_GPIO_Init+0xb8>)
 80012e6:	699b      	ldr	r3, [r3, #24]
 80012e8:	4a21      	ldr	r2, [pc, #132]	@ (8001370 <MX_GPIO_Init+0xb8>)
 80012ea:	f043 0308 	orr.w	r3, r3, #8
 80012ee:	6193      	str	r3, [r2, #24]
 80012f0:	4b1f      	ldr	r3, [pc, #124]	@ (8001370 <MX_GPIO_Init+0xb8>)
 80012f2:	699b      	ldr	r3, [r3, #24]
 80012f4:	f003 0308 	and.w	r3, r3, #8
 80012f8:	603b      	str	r3, [r7, #0]
 80012fa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_1_Pin|LED_AMBER_1_Pin|LED_GREEN_1_Pin|LED_RED_2_Pin
 80012fc:	2200      	movs	r2, #0
 80012fe:	f24c 31f0 	movw	r1, #50160	@ 0xc3f0
 8001302:	481c      	ldr	r0, [pc, #112]	@ (8001374 <MX_GPIO_Init+0xbc>)
 8001304:	f000 fdab 	bl	8001e5e <HAL_GPIO_WritePin>
                          |LED_AMBER_2_Pin|LED_GREEN_2_Pin|EN0_Pin|EN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG71_0_Pin|SEG71_1_Pin|SEG72_2_Pin|SEG72_3_Pin
 8001308:	2200      	movs	r2, #0
 800130a:	f647 71fe 	movw	r1, #32766	@ 0x7ffe
 800130e:	481a      	ldr	r0, [pc, #104]	@ (8001378 <MX_GPIO_Init+0xc0>)
 8001310:	f000 fda5 	bl	8001e5e <HAL_GPIO_WritePin>
                          |SEG72_4_Pin|SEG72_5_Pin|SEG72_6_Pin|SEG71_2_Pin
                          |SEG71_3_Pin|SEG71_4_Pin|SEG71_5_Pin|SEG71_6_Pin
                          |SEG72_0_Pin|SEG72_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : INPUT_MODE_Pin INPUT_INCREASE_Pin INPUT_SET_Pin */
  GPIO_InitStruct.Pin = INPUT_MODE_Pin|INPUT_INCREASE_Pin|INPUT_SET_Pin;
 8001314:	230e      	movs	r3, #14
 8001316:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001318:	2300      	movs	r3, #0
 800131a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800131c:	2301      	movs	r3, #1
 800131e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001320:	f107 0308 	add.w	r3, r7, #8
 8001324:	4619      	mov	r1, r3
 8001326:	4813      	ldr	r0, [pc, #76]	@ (8001374 <MX_GPIO_Init+0xbc>)
 8001328:	f000 fc06 	bl	8001b38 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_1_Pin LED_AMBER_1_Pin LED_GREEN_1_Pin LED_RED_2_Pin
                           LED_AMBER_2_Pin LED_GREEN_2_Pin EN0_Pin EN1_Pin */
  GPIO_InitStruct.Pin = LED_RED_1_Pin|LED_AMBER_1_Pin|LED_GREEN_1_Pin|LED_RED_2_Pin
 800132c:	f24c 33f0 	movw	r3, #50160	@ 0xc3f0
 8001330:	60bb      	str	r3, [r7, #8]
                          |LED_AMBER_2_Pin|LED_GREEN_2_Pin|EN0_Pin|EN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001332:	2301      	movs	r3, #1
 8001334:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800133a:	2302      	movs	r3, #2
 800133c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800133e:	f107 0308 	add.w	r3, r7, #8
 8001342:	4619      	mov	r1, r3
 8001344:	480b      	ldr	r0, [pc, #44]	@ (8001374 <MX_GPIO_Init+0xbc>)
 8001346:	f000 fbf7 	bl	8001b38 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG71_0_Pin SEG71_1_Pin SEG72_2_Pin SEG72_3_Pin
                           SEG72_4_Pin SEG72_5_Pin SEG72_6_Pin SEG71_2_Pin
                           SEG71_3_Pin SEG71_4_Pin SEG71_5_Pin SEG71_6_Pin
                           SEG72_0_Pin SEG72_1_Pin */
  GPIO_InitStruct.Pin = SEG71_0_Pin|SEG71_1_Pin|SEG72_2_Pin|SEG72_3_Pin
 800134a:	f647 73fe 	movw	r3, #32766	@ 0x7ffe
 800134e:	60bb      	str	r3, [r7, #8]
                          |SEG72_4_Pin|SEG72_5_Pin|SEG72_6_Pin|SEG71_2_Pin
                          |SEG71_3_Pin|SEG71_4_Pin|SEG71_5_Pin|SEG71_6_Pin
                          |SEG72_0_Pin|SEG72_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001350:	2301      	movs	r3, #1
 8001352:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001354:	2300      	movs	r3, #0
 8001356:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001358:	2302      	movs	r3, #2
 800135a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800135c:	f107 0308 	add.w	r3, r7, #8
 8001360:	4619      	mov	r1, r3
 8001362:	4805      	ldr	r0, [pc, #20]	@ (8001378 <MX_GPIO_Init+0xc0>)
 8001364:	f000 fbe8 	bl	8001b38 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001368:	bf00      	nop
 800136a:	3718      	adds	r7, #24
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	40021000 	.word	0x40021000
 8001374:	40010800 	.word	0x40010800
 8001378:	40010c00 	.word	0x40010c00

0800137c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800138c:	d101      	bne.n	8001392 <HAL_TIM_PeriodElapsedCallback+0x16>
		// TODO //
		SCH_Update();
 800138e:	f000 f825 	bl	80013dc <SCH_Update>
	}
}
 8001392:	bf00      	nop
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}

0800139a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800139a:	b480      	push	{r7}
 800139c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800139e:	b672      	cpsid	i
}
 80013a0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013a2:	bf00      	nop
 80013a4:	e7fd      	b.n	80013a2 <Error_Handler+0x8>
	...

080013a8 <SCH_Init>:
sTask SCH_tasks_G[SCH_MAX_TASKS];
static int Error_code_G;

//--- Functions Definition -----------------------
//- Global Functions -----------------------------
void SCH_Init(void){
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
	unsigned char i ;
	for(i = 0; i < SCH_MAX_TASKS; ++i){
 80013ae:	2300      	movs	r3, #0
 80013b0:	71fb      	strb	r3, [r7, #7]
 80013b2:	e006      	b.n	80013c2 <SCH_Init+0x1a>
		SCH_Delete_Task(i);
 80013b4:	79fb      	ldrb	r3, [r7, #7]
 80013b6:	4618      	mov	r0, r3
 80013b8:	f000 f8d6 	bl	8001568 <SCH_Delete_Task>
	for(i = 0; i < SCH_MAX_TASKS; ++i){
 80013bc:	79fb      	ldrb	r3, [r7, #7]
 80013be:	3301      	adds	r3, #1
 80013c0:	71fb      	strb	r3, [r7, #7]
 80013c2:	79fb      	ldrb	r3, [r7, #7]
 80013c4:	2b27      	cmp	r3, #39	@ 0x27
 80013c6:	d9f5      	bls.n	80013b4 <SCH_Init+0xc>
	}
	// Reset the global error variable
	// −SCH_Delete_Task() will generate an error code,
	// (because the task array is empty)
	Error_code_G = 0;
 80013c8:	4b03      	ldr	r3, [pc, #12]	@ (80013d8 <SCH_Init+0x30>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]
//	Timer_init();
//	Watchdog_init();
}
 80013ce:	bf00      	nop
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	200003d0 	.word	0x200003d0

080013dc <SCH_Update>:

void SCH_Update(void){
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
	unsigned char Index;
	for(Index = 0; Index < SCH_MAX_TASKS; ++Index){
 80013e2:	2300      	movs	r3, #0
 80013e4:	71fb      	strb	r3, [r7, #7]
 80013e6:	e060      	b.n	80014aa <SCH_Update+0xce>
		if(SCH_tasks_G[Index].pTask){
 80013e8:	79fa      	ldrb	r2, [r7, #7]
 80013ea:	4934      	ldr	r1, [pc, #208]	@ (80014bc <SCH_Update+0xe0>)
 80013ec:	4613      	mov	r3, r2
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	4413      	add	r3, r2
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	440b      	add	r3, r1
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d053      	beq.n	80014a4 <SCH_Update+0xc8>
			if(SCH_tasks_G[Index].Delay == 0){
 80013fc:	79fa      	ldrb	r2, [r7, #7]
 80013fe:	492f      	ldr	r1, [pc, #188]	@ (80014bc <SCH_Update+0xe0>)
 8001400:	4613      	mov	r3, r2
 8001402:	009b      	lsls	r3, r3, #2
 8001404:	4413      	add	r3, r2
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	440b      	add	r3, r1
 800140a:	3304      	adds	r3, #4
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d132      	bne.n	8001478 <SCH_Update+0x9c>
				SCH_tasks_G[Index].RunMe += 1;
 8001412:	79fa      	ldrb	r2, [r7, #7]
 8001414:	4929      	ldr	r1, [pc, #164]	@ (80014bc <SCH_Update+0xe0>)
 8001416:	4613      	mov	r3, r2
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	4413      	add	r3, r2
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	440b      	add	r3, r1
 8001420:	330c      	adds	r3, #12
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	79fa      	ldrb	r2, [r7, #7]
 8001426:	3301      	adds	r3, #1
 8001428:	b2d8      	uxtb	r0, r3
 800142a:	4924      	ldr	r1, [pc, #144]	@ (80014bc <SCH_Update+0xe0>)
 800142c:	4613      	mov	r3, r2
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	4413      	add	r3, r2
 8001432:	009b      	lsls	r3, r3, #2
 8001434:	440b      	add	r3, r1
 8001436:	330c      	adds	r3, #12
 8001438:	4602      	mov	r2, r0
 800143a:	701a      	strb	r2, [r3, #0]
				if(SCH_tasks_G[Index].Period){
 800143c:	79fa      	ldrb	r2, [r7, #7]
 800143e:	491f      	ldr	r1, [pc, #124]	@ (80014bc <SCH_Update+0xe0>)
 8001440:	4613      	mov	r3, r2
 8001442:	009b      	lsls	r3, r3, #2
 8001444:	4413      	add	r3, r2
 8001446:	009b      	lsls	r3, r3, #2
 8001448:	440b      	add	r3, r1
 800144a:	3308      	adds	r3, #8
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d028      	beq.n	80014a4 <SCH_Update+0xc8>
					SCH_tasks_G[Index].Delay = SCH_tasks_G[Index].Period;
 8001452:	79f9      	ldrb	r1, [r7, #7]
 8001454:	79fa      	ldrb	r2, [r7, #7]
 8001456:	4819      	ldr	r0, [pc, #100]	@ (80014bc <SCH_Update+0xe0>)
 8001458:	460b      	mov	r3, r1
 800145a:	009b      	lsls	r3, r3, #2
 800145c:	440b      	add	r3, r1
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	4403      	add	r3, r0
 8001462:	3308      	adds	r3, #8
 8001464:	6819      	ldr	r1, [r3, #0]
 8001466:	4815      	ldr	r0, [pc, #84]	@ (80014bc <SCH_Update+0xe0>)
 8001468:	4613      	mov	r3, r2
 800146a:	009b      	lsls	r3, r3, #2
 800146c:	4413      	add	r3, r2
 800146e:	009b      	lsls	r3, r3, #2
 8001470:	4403      	add	r3, r0
 8001472:	3304      	adds	r3, #4
 8001474:	6019      	str	r1, [r3, #0]
 8001476:	e015      	b.n	80014a4 <SCH_Update+0xc8>
				}
			} else {
				SCH_tasks_G[Index].Delay -= TIMECYCLE;
 8001478:	79fa      	ldrb	r2, [r7, #7]
 800147a:	4910      	ldr	r1, [pc, #64]	@ (80014bc <SCH_Update+0xe0>)
 800147c:	4613      	mov	r3, r2
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	4413      	add	r3, r2
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	440b      	add	r3, r1
 8001486:	3304      	adds	r3, #4
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a0d      	ldr	r2, [pc, #52]	@ (80014c0 <SCH_Update+0xe4>)
 800148c:	6812      	ldr	r2, [r2, #0]
 800148e:	4611      	mov	r1, r2
 8001490:	79fa      	ldrb	r2, [r7, #7]
 8001492:	1a59      	subs	r1, r3, r1
 8001494:	4809      	ldr	r0, [pc, #36]	@ (80014bc <SCH_Update+0xe0>)
 8001496:	4613      	mov	r3, r2
 8001498:	009b      	lsls	r3, r3, #2
 800149a:	4413      	add	r3, r2
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	4403      	add	r3, r0
 80014a0:	3304      	adds	r3, #4
 80014a2:	6019      	str	r1, [r3, #0]
	for(Index = 0; Index < SCH_MAX_TASKS; ++Index){
 80014a4:	79fb      	ldrb	r3, [r7, #7]
 80014a6:	3301      	adds	r3, #1
 80014a8:	71fb      	strb	r3, [r7, #7]
 80014aa:	79fb      	ldrb	r3, [r7, #7]
 80014ac:	2b27      	cmp	r3, #39	@ 0x27
 80014ae:	d99b      	bls.n	80013e8 <SCH_Update+0xc>
			}
		}
	}
}
 80014b0:	bf00      	nop
 80014b2:	bf00      	nop
 80014b4:	370c      	adds	r7, #12
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bc80      	pop	{r7}
 80014ba:	4770      	bx	lr
 80014bc:	200000b0 	.word	0x200000b0
 80014c0:	200003d4 	.word	0x200003d4

080014c4 <SCH_Add_Task>:

unsigned char SCH_Add_Task(void(*pFunction)(), unsigned int DELAY, unsigned int PERIOD){
 80014c4:	b480      	push	{r7}
 80014c6:	b087      	sub	sp, #28
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	60f8      	str	r0, [r7, #12]
 80014cc:	60b9      	str	r1, [r7, #8]
 80014ce:	607a      	str	r2, [r7, #4]
	unsigned char Index = 0;
 80014d0:	2300      	movs	r3, #0
 80014d2:	75fb      	strb	r3, [r7, #23]
	while((SCH_tasks_G[Index].pTask != 0) && (Index < SCH_MAX_TASKS)){
 80014d4:	e002      	b.n	80014dc <SCH_Add_Task+0x18>
		++Index;
 80014d6:	7dfb      	ldrb	r3, [r7, #23]
 80014d8:	3301      	adds	r3, #1
 80014da:	75fb      	strb	r3, [r7, #23]
	while((SCH_tasks_G[Index].pTask != 0) && (Index < SCH_MAX_TASKS)){
 80014dc:	7dfa      	ldrb	r2, [r7, #23]
 80014de:	4920      	ldr	r1, [pc, #128]	@ (8001560 <SCH_Add_Task+0x9c>)
 80014e0:	4613      	mov	r3, r2
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	4413      	add	r3, r2
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	440b      	add	r3, r1
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d002      	beq.n	80014f6 <SCH_Add_Task+0x32>
 80014f0:	7dfb      	ldrb	r3, [r7, #23]
 80014f2:	2b27      	cmp	r3, #39	@ 0x27
 80014f4:	d9ef      	bls.n	80014d6 <SCH_Add_Task+0x12>
	}
	if(Index == SCH_MAX_TASKS){
 80014f6:	7dfb      	ldrb	r3, [r7, #23]
 80014f8:	2b28      	cmp	r3, #40	@ 0x28
 80014fa:	d104      	bne.n	8001506 <SCH_Add_Task+0x42>
		Error_code_G = ERROR_SCH_TOO_MANY_TASKS;
 80014fc:	4b19      	ldr	r3, [pc, #100]	@ (8001564 <SCH_Add_Task+0xa0>)
 80014fe:	2265      	movs	r2, #101	@ 0x65
 8001500:	601a      	str	r2, [r3, #0]
		return SCH_MAX_TASKS;
 8001502:	2328      	movs	r3, #40	@ 0x28
 8001504:	e027      	b.n	8001556 <SCH_Add_Task+0x92>
	}
	SCH_tasks_G[Index].pTask = pFunction;
 8001506:	7dfa      	ldrb	r2, [r7, #23]
 8001508:	4915      	ldr	r1, [pc, #84]	@ (8001560 <SCH_Add_Task+0x9c>)
 800150a:	4613      	mov	r3, r2
 800150c:	009b      	lsls	r3, r3, #2
 800150e:	4413      	add	r3, r2
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	440b      	add	r3, r1
 8001514:	68fa      	ldr	r2, [r7, #12]
 8001516:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[Index].Delay = DELAY;
 8001518:	7dfa      	ldrb	r2, [r7, #23]
 800151a:	4911      	ldr	r1, [pc, #68]	@ (8001560 <SCH_Add_Task+0x9c>)
 800151c:	4613      	mov	r3, r2
 800151e:	009b      	lsls	r3, r3, #2
 8001520:	4413      	add	r3, r2
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	440b      	add	r3, r1
 8001526:	3304      	adds	r3, #4
 8001528:	68ba      	ldr	r2, [r7, #8]
 800152a:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[Index].Period = PERIOD;
 800152c:	7dfa      	ldrb	r2, [r7, #23]
 800152e:	490c      	ldr	r1, [pc, #48]	@ (8001560 <SCH_Add_Task+0x9c>)
 8001530:	4613      	mov	r3, r2
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	4413      	add	r3, r2
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	440b      	add	r3, r1
 800153a:	3308      	adds	r3, #8
 800153c:	687a      	ldr	r2, [r7, #4]
 800153e:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[Index].RunMe = 0;
 8001540:	7dfa      	ldrb	r2, [r7, #23]
 8001542:	4907      	ldr	r1, [pc, #28]	@ (8001560 <SCH_Add_Task+0x9c>)
 8001544:	4613      	mov	r3, r2
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	4413      	add	r3, r2
 800154a:	009b      	lsls	r3, r3, #2
 800154c:	440b      	add	r3, r1
 800154e:	330c      	adds	r3, #12
 8001550:	2200      	movs	r2, #0
 8001552:	701a      	strb	r2, [r3, #0]
	return Index;
 8001554:	7dfb      	ldrb	r3, [r7, #23]
}
 8001556:	4618      	mov	r0, r3
 8001558:	371c      	adds	r7, #28
 800155a:	46bd      	mov	sp, r7
 800155c:	bc80      	pop	{r7}
 800155e:	4770      	bx	lr
 8001560:	200000b0 	.word	0x200000b0
 8001564:	200003d0 	.word	0x200003d0

08001568 <SCH_Delete_Task>:

unsigned char SCH_Delete_Task(const unsigned char TASK_INDEX){
 8001568:	b480      	push	{r7}
 800156a:	b085      	sub	sp, #20
 800156c:	af00      	add	r7, sp, #0
 800156e:	4603      	mov	r3, r0
 8001570:	71fb      	strb	r3, [r7, #7]
	unsigned char Return_code;
	if(SCH_tasks_G[TASK_INDEX].pTask == 0){
 8001572:	79fa      	ldrb	r2, [r7, #7]
 8001574:	491e      	ldr	r1, [pc, #120]	@ (80015f0 <SCH_Delete_Task+0x88>)
 8001576:	4613      	mov	r3, r2
 8001578:	009b      	lsls	r3, r3, #2
 800157a:	4413      	add	r3, r2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	440b      	add	r3, r1
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d105      	bne.n	8001592 <SCH_Delete_Task+0x2a>
		Error_code_G = ERROR_SCH_CANNOT_DELETE_TASK;
 8001586:	4b1b      	ldr	r3, [pc, #108]	@ (80015f4 <SCH_Delete_Task+0x8c>)
 8001588:	226c      	movs	r2, #108	@ 0x6c
 800158a:	601a      	str	r2, [r3, #0]
		Return_code = RETURN_ERROR;
 800158c:	2364      	movs	r3, #100	@ 0x64
 800158e:	73fb      	strb	r3, [r7, #15]
 8001590:	e001      	b.n	8001596 <SCH_Delete_Task+0x2e>
	} else {
		Return_code = RETURN_NORMAL;
 8001592:	2363      	movs	r3, #99	@ 0x63
 8001594:	73fb      	strb	r3, [r7, #15]
	}
	SCH_tasks_G[TASK_INDEX].pTask = 0x0000 ;
 8001596:	79fa      	ldrb	r2, [r7, #7]
 8001598:	4915      	ldr	r1, [pc, #84]	@ (80015f0 <SCH_Delete_Task+0x88>)
 800159a:	4613      	mov	r3, r2
 800159c:	009b      	lsls	r3, r3, #2
 800159e:	4413      	add	r3, r2
 80015a0:	009b      	lsls	r3, r3, #2
 80015a2:	440b      	add	r3, r1
 80015a4:	2200      	movs	r2, #0
 80015a6:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[TASK_INDEX].Delay = 0;
 80015a8:	79fa      	ldrb	r2, [r7, #7]
 80015aa:	4911      	ldr	r1, [pc, #68]	@ (80015f0 <SCH_Delete_Task+0x88>)
 80015ac:	4613      	mov	r3, r2
 80015ae:	009b      	lsls	r3, r3, #2
 80015b0:	4413      	add	r3, r2
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	440b      	add	r3, r1
 80015b6:	3304      	adds	r3, #4
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[TASK_INDEX].Period = 0;
 80015bc:	79fa      	ldrb	r2, [r7, #7]
 80015be:	490c      	ldr	r1, [pc, #48]	@ (80015f0 <SCH_Delete_Task+0x88>)
 80015c0:	4613      	mov	r3, r2
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	4413      	add	r3, r2
 80015c6:	009b      	lsls	r3, r3, #2
 80015c8:	440b      	add	r3, r1
 80015ca:	3308      	adds	r3, #8
 80015cc:	2200      	movs	r2, #0
 80015ce:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[TASK_INDEX].RunMe = 0;
 80015d0:	79fa      	ldrb	r2, [r7, #7]
 80015d2:	4907      	ldr	r1, [pc, #28]	@ (80015f0 <SCH_Delete_Task+0x88>)
 80015d4:	4613      	mov	r3, r2
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	4413      	add	r3, r2
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	440b      	add	r3, r1
 80015de:	330c      	adds	r3, #12
 80015e0:	2200      	movs	r2, #0
 80015e2:	701a      	strb	r2, [r3, #0]
	return Return_code;
 80015e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3714      	adds	r7, #20
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bc80      	pop	{r7}
 80015ee:	4770      	bx	lr
 80015f0:	200000b0 	.word	0x200000b0
 80015f4:	200003d0 	.word	0x200003d0

080015f8 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void){
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
	unsigned char Index;
	for(Index = 0; Index < SCH_MAX_TASKS; ++Index){
 80015fe:	2300      	movs	r3, #0
 8001600:	71fb      	strb	r3, [r7, #7]
 8001602:	e03a      	b.n	800167a <SCH_Dispatch_Tasks+0x82>
		if(SCH_tasks_G[Index].RunMe > 0){
 8001604:	79fa      	ldrb	r2, [r7, #7]
 8001606:	4922      	ldr	r1, [pc, #136]	@ (8001690 <SCH_Dispatch_Tasks+0x98>)
 8001608:	4613      	mov	r3, r2
 800160a:	009b      	lsls	r3, r3, #2
 800160c:	4413      	add	r3, r2
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	440b      	add	r3, r1
 8001612:	330c      	adds	r3, #12
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d02c      	beq.n	8001674 <SCH_Dispatch_Tasks+0x7c>
			(*SCH_tasks_G[Index].pTask)();
 800161a:	79fa      	ldrb	r2, [r7, #7]
 800161c:	491c      	ldr	r1, [pc, #112]	@ (8001690 <SCH_Dispatch_Tasks+0x98>)
 800161e:	4613      	mov	r3, r2
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	4413      	add	r3, r2
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	440b      	add	r3, r1
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4798      	blx	r3
			SCH_tasks_G[Index].RunMe -= 1;
 800162c:	79fa      	ldrb	r2, [r7, #7]
 800162e:	4918      	ldr	r1, [pc, #96]	@ (8001690 <SCH_Dispatch_Tasks+0x98>)
 8001630:	4613      	mov	r3, r2
 8001632:	009b      	lsls	r3, r3, #2
 8001634:	4413      	add	r3, r2
 8001636:	009b      	lsls	r3, r3, #2
 8001638:	440b      	add	r3, r1
 800163a:	330c      	adds	r3, #12
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	79fa      	ldrb	r2, [r7, #7]
 8001640:	3b01      	subs	r3, #1
 8001642:	b2d8      	uxtb	r0, r3
 8001644:	4912      	ldr	r1, [pc, #72]	@ (8001690 <SCH_Dispatch_Tasks+0x98>)
 8001646:	4613      	mov	r3, r2
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	4413      	add	r3, r2
 800164c:	009b      	lsls	r3, r3, #2
 800164e:	440b      	add	r3, r1
 8001650:	330c      	adds	r3, #12
 8001652:	4602      	mov	r2, r0
 8001654:	701a      	strb	r2, [r3, #0]
			if(SCH_tasks_G[Index].Period == 0){
 8001656:	79fa      	ldrb	r2, [r7, #7]
 8001658:	490d      	ldr	r1, [pc, #52]	@ (8001690 <SCH_Dispatch_Tasks+0x98>)
 800165a:	4613      	mov	r3, r2
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	4413      	add	r3, r2
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	440b      	add	r3, r1
 8001664:	3308      	adds	r3, #8
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d103      	bne.n	8001674 <SCH_Dispatch_Tasks+0x7c>
				SCH_Delete_Task(Index);
 800166c:	79fb      	ldrb	r3, [r7, #7]
 800166e:	4618      	mov	r0, r3
 8001670:	f7ff ff7a 	bl	8001568 <SCH_Delete_Task>
	for(Index = 0; Index < SCH_MAX_TASKS; ++Index){
 8001674:	79fb      	ldrb	r3, [r7, #7]
 8001676:	3301      	adds	r3, #1
 8001678:	71fb      	strb	r3, [r7, #7]
 800167a:	79fb      	ldrb	r3, [r7, #7]
 800167c:	2b27      	cmp	r3, #39	@ 0x27
 800167e:	d9c1      	bls.n	8001604 <SCH_Dispatch_Tasks+0xc>
			}
		}
	}
	SCH_Report_Status();
 8001680:	f000 f80e 	bl	80016a0 <SCH_Report_Status>
	SCH_Go_To_Sleep();
 8001684:	f000 f806 	bl	8001694 <SCH_Go_To_Sleep>
}
 8001688:	bf00      	nop
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	200000b0 	.word	0x200000b0

08001694 <SCH_Go_To_Sleep>:

void SCH_Go_To_Sleep(void){
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
	//todo : Optional
}
 8001698:	bf00      	nop
 800169a:	46bd      	mov	sp, r7
 800169c:	bc80      	pop	{r7}
 800169e:	4770      	bx	lr

080016a0 <SCH_Report_Status>:

void SCH_Report_Status(void){
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
				Error_code_G = 0; // Reset error code
			}
		}
	}
#endif
}
 80016a4:	bf00      	nop
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bc80      	pop	{r7}
 80016aa:	4770      	bx	lr

080016ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b085      	sub	sp, #20
 80016b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80016b2:	4b15      	ldr	r3, [pc, #84]	@ (8001708 <HAL_MspInit+0x5c>)
 80016b4:	699b      	ldr	r3, [r3, #24]
 80016b6:	4a14      	ldr	r2, [pc, #80]	@ (8001708 <HAL_MspInit+0x5c>)
 80016b8:	f043 0301 	orr.w	r3, r3, #1
 80016bc:	6193      	str	r3, [r2, #24]
 80016be:	4b12      	ldr	r3, [pc, #72]	@ (8001708 <HAL_MspInit+0x5c>)
 80016c0:	699b      	ldr	r3, [r3, #24]
 80016c2:	f003 0301 	and.w	r3, r3, #1
 80016c6:	60bb      	str	r3, [r7, #8]
 80016c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001708 <HAL_MspInit+0x5c>)
 80016cc:	69db      	ldr	r3, [r3, #28]
 80016ce:	4a0e      	ldr	r2, [pc, #56]	@ (8001708 <HAL_MspInit+0x5c>)
 80016d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016d4:	61d3      	str	r3, [r2, #28]
 80016d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001708 <HAL_MspInit+0x5c>)
 80016d8:	69db      	ldr	r3, [r3, #28]
 80016da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016de:	607b      	str	r3, [r7, #4]
 80016e0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80016e2:	4b0a      	ldr	r3, [pc, #40]	@ (800170c <HAL_MspInit+0x60>)
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	60fb      	str	r3, [r7, #12]
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80016ee:	60fb      	str	r3, [r7, #12]
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80016f6:	60fb      	str	r3, [r7, #12]
 80016f8:	4a04      	ldr	r2, [pc, #16]	@ (800170c <HAL_MspInit+0x60>)
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016fe:	bf00      	nop
 8001700:	3714      	adds	r7, #20
 8001702:	46bd      	mov	sp, r7
 8001704:	bc80      	pop	{r7}
 8001706:	4770      	bx	lr
 8001708:	40021000 	.word	0x40021000
 800170c:	40010000 	.word	0x40010000

08001710 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b084      	sub	sp, #16
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001720:	d113      	bne.n	800174a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001722:	4b0c      	ldr	r3, [pc, #48]	@ (8001754 <HAL_TIM_Base_MspInit+0x44>)
 8001724:	69db      	ldr	r3, [r3, #28]
 8001726:	4a0b      	ldr	r2, [pc, #44]	@ (8001754 <HAL_TIM_Base_MspInit+0x44>)
 8001728:	f043 0301 	orr.w	r3, r3, #1
 800172c:	61d3      	str	r3, [r2, #28]
 800172e:	4b09      	ldr	r3, [pc, #36]	@ (8001754 <HAL_TIM_Base_MspInit+0x44>)
 8001730:	69db      	ldr	r3, [r3, #28]
 8001732:	f003 0301 	and.w	r3, r3, #1
 8001736:	60fb      	str	r3, [r7, #12]
 8001738:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800173a:	2200      	movs	r2, #0
 800173c:	2100      	movs	r1, #0
 800173e:	201c      	movs	r0, #28
 8001740:	f000 f9c3 	bl	8001aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001744:	201c      	movs	r0, #28
 8001746:	f000 f9dc 	bl	8001b02 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800174a:	bf00      	nop
 800174c:	3710      	adds	r7, #16
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	40021000 	.word	0x40021000

08001758 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800175c:	bf00      	nop
 800175e:	e7fd      	b.n	800175c <NMI_Handler+0x4>

08001760 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001764:	bf00      	nop
 8001766:	e7fd      	b.n	8001764 <HardFault_Handler+0x4>

08001768 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800176c:	bf00      	nop
 800176e:	e7fd      	b.n	800176c <MemManage_Handler+0x4>

08001770 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001774:	bf00      	nop
 8001776:	e7fd      	b.n	8001774 <BusFault_Handler+0x4>

08001778 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800177c:	bf00      	nop
 800177e:	e7fd      	b.n	800177c <UsageFault_Handler+0x4>

08001780 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001784:	bf00      	nop
 8001786:	46bd      	mov	sp, r7
 8001788:	bc80      	pop	{r7}
 800178a:	4770      	bx	lr

0800178c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001790:	bf00      	nop
 8001792:	46bd      	mov	sp, r7
 8001794:	bc80      	pop	{r7}
 8001796:	4770      	bx	lr

08001798 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800179c:	bf00      	nop
 800179e:	46bd      	mov	sp, r7
 80017a0:	bc80      	pop	{r7}
 80017a2:	4770      	bx	lr

080017a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017a8:	f000 f89c 	bl	80018e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017ac:	bf00      	nop
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80017b4:	4802      	ldr	r0, [pc, #8]	@ (80017c0 <TIM2_IRQHandler+0x10>)
 80017b6:	f001 f807 	bl	80027c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80017ba:	bf00      	nop
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20000068 	.word	0x20000068

080017c4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017c8:	bf00      	nop
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bc80      	pop	{r7}
 80017ce:	4770      	bx	lr

080017d0 <timer_init>:
//- Local Variables ------------------------------
int TIMECYCLE = 0;

//--- Functions Definition -----------------------

void timer_init(uint32_t HCLK, uint32_t Prescaler, uint32_t Period){
 80017d0:	b480      	push	{r7}
 80017d2:	b085      	sub	sp, #20
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	60f8      	str	r0, [r7, #12]
 80017d8:	60b9      	str	r1, [r7, #8]
 80017da:	607a      	str	r2, [r7, #4]
	TIMECYCLE = ((1000 * (Prescaler + 1) * (Period + 1)) / (HCLK));
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	3301      	adds	r3, #1
 80017e0:	687a      	ldr	r2, [r7, #4]
 80017e2:	3201      	adds	r2, #1
 80017e4:	fb02 f303 	mul.w	r3, r2, r3
 80017e8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80017ec:	fb03 f202 	mul.w	r2, r3, r2
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80017f6:	461a      	mov	r2, r3
 80017f8:	4b03      	ldr	r3, [pc, #12]	@ (8001808 <timer_init+0x38>)
 80017fa:	601a      	str	r2, [r3, #0]
}
 80017fc:	bf00      	nop
 80017fe:	3714      	adds	r7, #20
 8001800:	46bd      	mov	sp, r7
 8001802:	bc80      	pop	{r7}
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	200003d4 	.word	0x200003d4

0800180c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800180c:	f7ff ffda 	bl	80017c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001810:	480b      	ldr	r0, [pc, #44]	@ (8001840 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001812:	490c      	ldr	r1, [pc, #48]	@ (8001844 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001814:	4a0c      	ldr	r2, [pc, #48]	@ (8001848 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001816:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001818:	e002      	b.n	8001820 <LoopCopyDataInit>

0800181a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800181a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800181c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800181e:	3304      	adds	r3, #4

08001820 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001820:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001822:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001824:	d3f9      	bcc.n	800181a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001826:	4a09      	ldr	r2, [pc, #36]	@ (800184c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001828:	4c09      	ldr	r4, [pc, #36]	@ (8001850 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800182a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800182c:	e001      	b.n	8001832 <LoopFillZerobss>

0800182e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800182e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001830:	3204      	adds	r2, #4

08001832 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001832:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001834:	d3fb      	bcc.n	800182e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001836:	f001 fb0f 	bl	8002e58 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800183a:	f7ff fc85 	bl	8001148 <main>
  bx lr
 800183e:	4770      	bx	lr
  ldr r0, =_sdata
 8001840:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001844:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 8001848:	08002ee4 	.word	0x08002ee4
  ldr r2, =_sbss
 800184c:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8001850:	200003dc 	.word	0x200003dc

08001854 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001854:	e7fe      	b.n	8001854 <ADC1_2_IRQHandler>
	...

08001858 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800185c:	4b08      	ldr	r3, [pc, #32]	@ (8001880 <HAL_Init+0x28>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a07      	ldr	r2, [pc, #28]	@ (8001880 <HAL_Init+0x28>)
 8001862:	f043 0310 	orr.w	r3, r3, #16
 8001866:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001868:	2003      	movs	r0, #3
 800186a:	f000 f923 	bl	8001ab4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800186e:	200f      	movs	r0, #15
 8001870:	f000 f808 	bl	8001884 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001874:	f7ff ff1a 	bl	80016ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001878:	2300      	movs	r3, #0
}
 800187a:	4618      	mov	r0, r3
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	40022000 	.word	0x40022000

08001884 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800188c:	4b12      	ldr	r3, [pc, #72]	@ (80018d8 <HAL_InitTick+0x54>)
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	4b12      	ldr	r3, [pc, #72]	@ (80018dc <HAL_InitTick+0x58>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	4619      	mov	r1, r3
 8001896:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800189a:	fbb3 f3f1 	udiv	r3, r3, r1
 800189e:	fbb2 f3f3 	udiv	r3, r2, r3
 80018a2:	4618      	mov	r0, r3
 80018a4:	f000 f93b 	bl	8001b1e <HAL_SYSTICK_Config>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	e00e      	b.n	80018d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2b0f      	cmp	r3, #15
 80018b6:	d80a      	bhi.n	80018ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018b8:	2200      	movs	r2, #0
 80018ba:	6879      	ldr	r1, [r7, #4]
 80018bc:	f04f 30ff 	mov.w	r0, #4294967295
 80018c0:	f000 f903 	bl	8001aca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018c4:	4a06      	ldr	r2, [pc, #24]	@ (80018e0 <HAL_InitTick+0x5c>)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018ca:	2300      	movs	r3, #0
 80018cc:	e000      	b.n	80018d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	20000014 	.word	0x20000014
 80018dc:	2000001c 	.word	0x2000001c
 80018e0:	20000018 	.word	0x20000018

080018e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018e8:	4b05      	ldr	r3, [pc, #20]	@ (8001900 <HAL_IncTick+0x1c>)
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	461a      	mov	r2, r3
 80018ee:	4b05      	ldr	r3, [pc, #20]	@ (8001904 <HAL_IncTick+0x20>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4413      	add	r3, r2
 80018f4:	4a03      	ldr	r2, [pc, #12]	@ (8001904 <HAL_IncTick+0x20>)
 80018f6:	6013      	str	r3, [r2, #0]
}
 80018f8:	bf00      	nop
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bc80      	pop	{r7}
 80018fe:	4770      	bx	lr
 8001900:	2000001c 	.word	0x2000001c
 8001904:	200003d8 	.word	0x200003d8

08001908 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  return uwTick;
 800190c:	4b02      	ldr	r3, [pc, #8]	@ (8001918 <HAL_GetTick+0x10>)
 800190e:	681b      	ldr	r3, [r3, #0]
}
 8001910:	4618      	mov	r0, r3
 8001912:	46bd      	mov	sp, r7
 8001914:	bc80      	pop	{r7}
 8001916:	4770      	bx	lr
 8001918:	200003d8 	.word	0x200003d8

0800191c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800191c:	b480      	push	{r7}
 800191e:	b085      	sub	sp, #20
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	f003 0307 	and.w	r3, r3, #7
 800192a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800192c:	4b0c      	ldr	r3, [pc, #48]	@ (8001960 <__NVIC_SetPriorityGrouping+0x44>)
 800192e:	68db      	ldr	r3, [r3, #12]
 8001930:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001932:	68ba      	ldr	r2, [r7, #8]
 8001934:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001938:	4013      	ands	r3, r2
 800193a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001944:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001948:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800194c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800194e:	4a04      	ldr	r2, [pc, #16]	@ (8001960 <__NVIC_SetPriorityGrouping+0x44>)
 8001950:	68bb      	ldr	r3, [r7, #8]
 8001952:	60d3      	str	r3, [r2, #12]
}
 8001954:	bf00      	nop
 8001956:	3714      	adds	r7, #20
 8001958:	46bd      	mov	sp, r7
 800195a:	bc80      	pop	{r7}
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	e000ed00 	.word	0xe000ed00

08001964 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001968:	4b04      	ldr	r3, [pc, #16]	@ (800197c <__NVIC_GetPriorityGrouping+0x18>)
 800196a:	68db      	ldr	r3, [r3, #12]
 800196c:	0a1b      	lsrs	r3, r3, #8
 800196e:	f003 0307 	and.w	r3, r3, #7
}
 8001972:	4618      	mov	r0, r3
 8001974:	46bd      	mov	sp, r7
 8001976:	bc80      	pop	{r7}
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	e000ed00 	.word	0xe000ed00

08001980 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	4603      	mov	r3, r0
 8001988:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800198a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800198e:	2b00      	cmp	r3, #0
 8001990:	db0b      	blt.n	80019aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001992:	79fb      	ldrb	r3, [r7, #7]
 8001994:	f003 021f 	and.w	r2, r3, #31
 8001998:	4906      	ldr	r1, [pc, #24]	@ (80019b4 <__NVIC_EnableIRQ+0x34>)
 800199a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800199e:	095b      	lsrs	r3, r3, #5
 80019a0:	2001      	movs	r0, #1
 80019a2:	fa00 f202 	lsl.w	r2, r0, r2
 80019a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80019aa:	bf00      	nop
 80019ac:	370c      	adds	r7, #12
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bc80      	pop	{r7}
 80019b2:	4770      	bx	lr
 80019b4:	e000e100 	.word	0xe000e100

080019b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	4603      	mov	r3, r0
 80019c0:	6039      	str	r1, [r7, #0]
 80019c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	db0a      	blt.n	80019e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	b2da      	uxtb	r2, r3
 80019d0:	490c      	ldr	r1, [pc, #48]	@ (8001a04 <__NVIC_SetPriority+0x4c>)
 80019d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d6:	0112      	lsls	r2, r2, #4
 80019d8:	b2d2      	uxtb	r2, r2
 80019da:	440b      	add	r3, r1
 80019dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019e0:	e00a      	b.n	80019f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	b2da      	uxtb	r2, r3
 80019e6:	4908      	ldr	r1, [pc, #32]	@ (8001a08 <__NVIC_SetPriority+0x50>)
 80019e8:	79fb      	ldrb	r3, [r7, #7]
 80019ea:	f003 030f 	and.w	r3, r3, #15
 80019ee:	3b04      	subs	r3, #4
 80019f0:	0112      	lsls	r2, r2, #4
 80019f2:	b2d2      	uxtb	r2, r2
 80019f4:	440b      	add	r3, r1
 80019f6:	761a      	strb	r2, [r3, #24]
}
 80019f8:	bf00      	nop
 80019fa:	370c      	adds	r7, #12
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bc80      	pop	{r7}
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	e000e100 	.word	0xe000e100
 8001a08:	e000ed00 	.word	0xe000ed00

08001a0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b089      	sub	sp, #36	@ 0x24
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	60b9      	str	r1, [r7, #8]
 8001a16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	f003 0307 	and.w	r3, r3, #7
 8001a1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a20:	69fb      	ldr	r3, [r7, #28]
 8001a22:	f1c3 0307 	rsb	r3, r3, #7
 8001a26:	2b04      	cmp	r3, #4
 8001a28:	bf28      	it	cs
 8001a2a:	2304      	movcs	r3, #4
 8001a2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a2e:	69fb      	ldr	r3, [r7, #28]
 8001a30:	3304      	adds	r3, #4
 8001a32:	2b06      	cmp	r3, #6
 8001a34:	d902      	bls.n	8001a3c <NVIC_EncodePriority+0x30>
 8001a36:	69fb      	ldr	r3, [r7, #28]
 8001a38:	3b03      	subs	r3, #3
 8001a3a:	e000      	b.n	8001a3e <NVIC_EncodePriority+0x32>
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a40:	f04f 32ff 	mov.w	r2, #4294967295
 8001a44:	69bb      	ldr	r3, [r7, #24]
 8001a46:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4a:	43da      	mvns	r2, r3
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	401a      	ands	r2, r3
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a54:	f04f 31ff 	mov.w	r1, #4294967295
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a5e:	43d9      	mvns	r1, r3
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a64:	4313      	orrs	r3, r2
         );
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3724      	adds	r7, #36	@ 0x24
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bc80      	pop	{r7}
 8001a6e:	4770      	bx	lr

08001a70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	3b01      	subs	r3, #1
 8001a7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a80:	d301      	bcc.n	8001a86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a82:	2301      	movs	r3, #1
 8001a84:	e00f      	b.n	8001aa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a86:	4a0a      	ldr	r2, [pc, #40]	@ (8001ab0 <SysTick_Config+0x40>)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	3b01      	subs	r3, #1
 8001a8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a8e:	210f      	movs	r1, #15
 8001a90:	f04f 30ff 	mov.w	r0, #4294967295
 8001a94:	f7ff ff90 	bl	80019b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a98:	4b05      	ldr	r3, [pc, #20]	@ (8001ab0 <SysTick_Config+0x40>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a9e:	4b04      	ldr	r3, [pc, #16]	@ (8001ab0 <SysTick_Config+0x40>)
 8001aa0:	2207      	movs	r2, #7
 8001aa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001aa4:	2300      	movs	r3, #0
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3708      	adds	r7, #8
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	e000e010 	.word	0xe000e010

08001ab4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	f7ff ff2d 	bl	800191c <__NVIC_SetPriorityGrouping>
}
 8001ac2:	bf00      	nop
 8001ac4:	3708      	adds	r7, #8
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b086      	sub	sp, #24
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	60b9      	str	r1, [r7, #8]
 8001ad4:	607a      	str	r2, [r7, #4]
 8001ad6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001adc:	f7ff ff42 	bl	8001964 <__NVIC_GetPriorityGrouping>
 8001ae0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ae2:	687a      	ldr	r2, [r7, #4]
 8001ae4:	68b9      	ldr	r1, [r7, #8]
 8001ae6:	6978      	ldr	r0, [r7, #20]
 8001ae8:	f7ff ff90 	bl	8001a0c <NVIC_EncodePriority>
 8001aec:	4602      	mov	r2, r0
 8001aee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001af2:	4611      	mov	r1, r2
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7ff ff5f 	bl	80019b8 <__NVIC_SetPriority>
}
 8001afa:	bf00      	nop
 8001afc:	3718      	adds	r7, #24
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}

08001b02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b02:	b580      	push	{r7, lr}
 8001b04:	b082      	sub	sp, #8
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	4603      	mov	r3, r0
 8001b0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7ff ff35 	bl	8001980 <__NVIC_EnableIRQ>
}
 8001b16:	bf00      	nop
 8001b18:	3708      	adds	r7, #8
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}

08001b1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	b082      	sub	sp, #8
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b26:	6878      	ldr	r0, [r7, #4]
 8001b28:	f7ff ffa2 	bl	8001a70 <SysTick_Config>
 8001b2c:	4603      	mov	r3, r0
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3708      	adds	r7, #8
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
	...

08001b38 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b08b      	sub	sp, #44	@ 0x2c
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b42:	2300      	movs	r3, #0
 8001b44:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b46:	2300      	movs	r3, #0
 8001b48:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b4a:	e161      	b.n	8001e10 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b50:	fa02 f303 	lsl.w	r3, r2, r3
 8001b54:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	69fa      	ldr	r2, [r7, #28]
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b60:	69ba      	ldr	r2, [r7, #24]
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	f040 8150 	bne.w	8001e0a <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	4a97      	ldr	r2, [pc, #604]	@ (8001dcc <HAL_GPIO_Init+0x294>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d05e      	beq.n	8001c32 <HAL_GPIO_Init+0xfa>
 8001b74:	4a95      	ldr	r2, [pc, #596]	@ (8001dcc <HAL_GPIO_Init+0x294>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d875      	bhi.n	8001c66 <HAL_GPIO_Init+0x12e>
 8001b7a:	4a95      	ldr	r2, [pc, #596]	@ (8001dd0 <HAL_GPIO_Init+0x298>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d058      	beq.n	8001c32 <HAL_GPIO_Init+0xfa>
 8001b80:	4a93      	ldr	r2, [pc, #588]	@ (8001dd0 <HAL_GPIO_Init+0x298>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d86f      	bhi.n	8001c66 <HAL_GPIO_Init+0x12e>
 8001b86:	4a93      	ldr	r2, [pc, #588]	@ (8001dd4 <HAL_GPIO_Init+0x29c>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d052      	beq.n	8001c32 <HAL_GPIO_Init+0xfa>
 8001b8c:	4a91      	ldr	r2, [pc, #580]	@ (8001dd4 <HAL_GPIO_Init+0x29c>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d869      	bhi.n	8001c66 <HAL_GPIO_Init+0x12e>
 8001b92:	4a91      	ldr	r2, [pc, #580]	@ (8001dd8 <HAL_GPIO_Init+0x2a0>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d04c      	beq.n	8001c32 <HAL_GPIO_Init+0xfa>
 8001b98:	4a8f      	ldr	r2, [pc, #572]	@ (8001dd8 <HAL_GPIO_Init+0x2a0>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d863      	bhi.n	8001c66 <HAL_GPIO_Init+0x12e>
 8001b9e:	4a8f      	ldr	r2, [pc, #572]	@ (8001ddc <HAL_GPIO_Init+0x2a4>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d046      	beq.n	8001c32 <HAL_GPIO_Init+0xfa>
 8001ba4:	4a8d      	ldr	r2, [pc, #564]	@ (8001ddc <HAL_GPIO_Init+0x2a4>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d85d      	bhi.n	8001c66 <HAL_GPIO_Init+0x12e>
 8001baa:	2b12      	cmp	r3, #18
 8001bac:	d82a      	bhi.n	8001c04 <HAL_GPIO_Init+0xcc>
 8001bae:	2b12      	cmp	r3, #18
 8001bb0:	d859      	bhi.n	8001c66 <HAL_GPIO_Init+0x12e>
 8001bb2:	a201      	add	r2, pc, #4	@ (adr r2, 8001bb8 <HAL_GPIO_Init+0x80>)
 8001bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bb8:	08001c33 	.word	0x08001c33
 8001bbc:	08001c0d 	.word	0x08001c0d
 8001bc0:	08001c1f 	.word	0x08001c1f
 8001bc4:	08001c61 	.word	0x08001c61
 8001bc8:	08001c67 	.word	0x08001c67
 8001bcc:	08001c67 	.word	0x08001c67
 8001bd0:	08001c67 	.word	0x08001c67
 8001bd4:	08001c67 	.word	0x08001c67
 8001bd8:	08001c67 	.word	0x08001c67
 8001bdc:	08001c67 	.word	0x08001c67
 8001be0:	08001c67 	.word	0x08001c67
 8001be4:	08001c67 	.word	0x08001c67
 8001be8:	08001c67 	.word	0x08001c67
 8001bec:	08001c67 	.word	0x08001c67
 8001bf0:	08001c67 	.word	0x08001c67
 8001bf4:	08001c67 	.word	0x08001c67
 8001bf8:	08001c67 	.word	0x08001c67
 8001bfc:	08001c15 	.word	0x08001c15
 8001c00:	08001c29 	.word	0x08001c29
 8001c04:	4a76      	ldr	r2, [pc, #472]	@ (8001de0 <HAL_GPIO_Init+0x2a8>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d013      	beq.n	8001c32 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c0a:	e02c      	b.n	8001c66 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	68db      	ldr	r3, [r3, #12]
 8001c10:	623b      	str	r3, [r7, #32]
          break;
 8001c12:	e029      	b.n	8001c68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	68db      	ldr	r3, [r3, #12]
 8001c18:	3304      	adds	r3, #4
 8001c1a:	623b      	str	r3, [r7, #32]
          break;
 8001c1c:	e024      	b.n	8001c68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	68db      	ldr	r3, [r3, #12]
 8001c22:	3308      	adds	r3, #8
 8001c24:	623b      	str	r3, [r7, #32]
          break;
 8001c26:	e01f      	b.n	8001c68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	330c      	adds	r3, #12
 8001c2e:	623b      	str	r3, [r7, #32]
          break;
 8001c30:	e01a      	b.n	8001c68 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d102      	bne.n	8001c40 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c3a:	2304      	movs	r3, #4
 8001c3c:	623b      	str	r3, [r7, #32]
          break;
 8001c3e:	e013      	b.n	8001c68 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	689b      	ldr	r3, [r3, #8]
 8001c44:	2b01      	cmp	r3, #1
 8001c46:	d105      	bne.n	8001c54 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c48:	2308      	movs	r3, #8
 8001c4a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	69fa      	ldr	r2, [r7, #28]
 8001c50:	611a      	str	r2, [r3, #16]
          break;
 8001c52:	e009      	b.n	8001c68 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c54:	2308      	movs	r3, #8
 8001c56:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	69fa      	ldr	r2, [r7, #28]
 8001c5c:	615a      	str	r2, [r3, #20]
          break;
 8001c5e:	e003      	b.n	8001c68 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c60:	2300      	movs	r3, #0
 8001c62:	623b      	str	r3, [r7, #32]
          break;
 8001c64:	e000      	b.n	8001c68 <HAL_GPIO_Init+0x130>
          break;
 8001c66:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	2bff      	cmp	r3, #255	@ 0xff
 8001c6c:	d801      	bhi.n	8001c72 <HAL_GPIO_Init+0x13a>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	e001      	b.n	8001c76 <HAL_GPIO_Init+0x13e>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	3304      	adds	r3, #4
 8001c76:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c78:	69bb      	ldr	r3, [r7, #24]
 8001c7a:	2bff      	cmp	r3, #255	@ 0xff
 8001c7c:	d802      	bhi.n	8001c84 <HAL_GPIO_Init+0x14c>
 8001c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	e002      	b.n	8001c8a <HAL_GPIO_Init+0x152>
 8001c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c86:	3b08      	subs	r3, #8
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	210f      	movs	r1, #15
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	fa01 f303 	lsl.w	r3, r1, r3
 8001c98:	43db      	mvns	r3, r3
 8001c9a:	401a      	ands	r2, r3
 8001c9c:	6a39      	ldr	r1, [r7, #32]
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ca4:	431a      	orrs	r2, r3
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	f000 80a9 	beq.w	8001e0a <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001cb8:	4b4a      	ldr	r3, [pc, #296]	@ (8001de4 <HAL_GPIO_Init+0x2ac>)
 8001cba:	699b      	ldr	r3, [r3, #24]
 8001cbc:	4a49      	ldr	r2, [pc, #292]	@ (8001de4 <HAL_GPIO_Init+0x2ac>)
 8001cbe:	f043 0301 	orr.w	r3, r3, #1
 8001cc2:	6193      	str	r3, [r2, #24]
 8001cc4:	4b47      	ldr	r3, [pc, #284]	@ (8001de4 <HAL_GPIO_Init+0x2ac>)
 8001cc6:	699b      	ldr	r3, [r3, #24]
 8001cc8:	f003 0301 	and.w	r3, r3, #1
 8001ccc:	60bb      	str	r3, [r7, #8]
 8001cce:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001cd0:	4a45      	ldr	r2, [pc, #276]	@ (8001de8 <HAL_GPIO_Init+0x2b0>)
 8001cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd4:	089b      	lsrs	r3, r3, #2
 8001cd6:	3302      	adds	r3, #2
 8001cd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cdc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ce0:	f003 0303 	and.w	r3, r3, #3
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	220f      	movs	r2, #15
 8001ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cec:	43db      	mvns	r3, r3
 8001cee:	68fa      	ldr	r2, [r7, #12]
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	4a3d      	ldr	r2, [pc, #244]	@ (8001dec <HAL_GPIO_Init+0x2b4>)
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d00d      	beq.n	8001d18 <HAL_GPIO_Init+0x1e0>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	4a3c      	ldr	r2, [pc, #240]	@ (8001df0 <HAL_GPIO_Init+0x2b8>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d007      	beq.n	8001d14 <HAL_GPIO_Init+0x1dc>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	4a3b      	ldr	r2, [pc, #236]	@ (8001df4 <HAL_GPIO_Init+0x2bc>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d101      	bne.n	8001d10 <HAL_GPIO_Init+0x1d8>
 8001d0c:	2302      	movs	r3, #2
 8001d0e:	e004      	b.n	8001d1a <HAL_GPIO_Init+0x1e2>
 8001d10:	2303      	movs	r3, #3
 8001d12:	e002      	b.n	8001d1a <HAL_GPIO_Init+0x1e2>
 8001d14:	2301      	movs	r3, #1
 8001d16:	e000      	b.n	8001d1a <HAL_GPIO_Init+0x1e2>
 8001d18:	2300      	movs	r3, #0
 8001d1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d1c:	f002 0203 	and.w	r2, r2, #3
 8001d20:	0092      	lsls	r2, r2, #2
 8001d22:	4093      	lsls	r3, r2
 8001d24:	68fa      	ldr	r2, [r7, #12]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d2a:	492f      	ldr	r1, [pc, #188]	@ (8001de8 <HAL_GPIO_Init+0x2b0>)
 8001d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d2e:	089b      	lsrs	r3, r3, #2
 8001d30:	3302      	adds	r3, #2
 8001d32:	68fa      	ldr	r2, [r7, #12]
 8001d34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d006      	beq.n	8001d52 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d44:	4b2c      	ldr	r3, [pc, #176]	@ (8001df8 <HAL_GPIO_Init+0x2c0>)
 8001d46:	689a      	ldr	r2, [r3, #8]
 8001d48:	492b      	ldr	r1, [pc, #172]	@ (8001df8 <HAL_GPIO_Init+0x2c0>)
 8001d4a:	69bb      	ldr	r3, [r7, #24]
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	608b      	str	r3, [r1, #8]
 8001d50:	e006      	b.n	8001d60 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d52:	4b29      	ldr	r3, [pc, #164]	@ (8001df8 <HAL_GPIO_Init+0x2c0>)
 8001d54:	689a      	ldr	r2, [r3, #8]
 8001d56:	69bb      	ldr	r3, [r7, #24]
 8001d58:	43db      	mvns	r3, r3
 8001d5a:	4927      	ldr	r1, [pc, #156]	@ (8001df8 <HAL_GPIO_Init+0x2c0>)
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d006      	beq.n	8001d7a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d6c:	4b22      	ldr	r3, [pc, #136]	@ (8001df8 <HAL_GPIO_Init+0x2c0>)
 8001d6e:	68da      	ldr	r2, [r3, #12]
 8001d70:	4921      	ldr	r1, [pc, #132]	@ (8001df8 <HAL_GPIO_Init+0x2c0>)
 8001d72:	69bb      	ldr	r3, [r7, #24]
 8001d74:	4313      	orrs	r3, r2
 8001d76:	60cb      	str	r3, [r1, #12]
 8001d78:	e006      	b.n	8001d88 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d7a:	4b1f      	ldr	r3, [pc, #124]	@ (8001df8 <HAL_GPIO_Init+0x2c0>)
 8001d7c:	68da      	ldr	r2, [r3, #12]
 8001d7e:	69bb      	ldr	r3, [r7, #24]
 8001d80:	43db      	mvns	r3, r3
 8001d82:	491d      	ldr	r1, [pc, #116]	@ (8001df8 <HAL_GPIO_Init+0x2c0>)
 8001d84:	4013      	ands	r3, r2
 8001d86:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d006      	beq.n	8001da2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d94:	4b18      	ldr	r3, [pc, #96]	@ (8001df8 <HAL_GPIO_Init+0x2c0>)
 8001d96:	685a      	ldr	r2, [r3, #4]
 8001d98:	4917      	ldr	r1, [pc, #92]	@ (8001df8 <HAL_GPIO_Init+0x2c0>)
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	604b      	str	r3, [r1, #4]
 8001da0:	e006      	b.n	8001db0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001da2:	4b15      	ldr	r3, [pc, #84]	@ (8001df8 <HAL_GPIO_Init+0x2c0>)
 8001da4:	685a      	ldr	r2, [r3, #4]
 8001da6:	69bb      	ldr	r3, [r7, #24]
 8001da8:	43db      	mvns	r3, r3
 8001daa:	4913      	ldr	r1, [pc, #76]	@ (8001df8 <HAL_GPIO_Init+0x2c0>)
 8001dac:	4013      	ands	r3, r2
 8001dae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d01f      	beq.n	8001dfc <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001dbc:	4b0e      	ldr	r3, [pc, #56]	@ (8001df8 <HAL_GPIO_Init+0x2c0>)
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	490d      	ldr	r1, [pc, #52]	@ (8001df8 <HAL_GPIO_Init+0x2c0>)
 8001dc2:	69bb      	ldr	r3, [r7, #24]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	600b      	str	r3, [r1, #0]
 8001dc8:	e01f      	b.n	8001e0a <HAL_GPIO_Init+0x2d2>
 8001dca:	bf00      	nop
 8001dcc:	10320000 	.word	0x10320000
 8001dd0:	10310000 	.word	0x10310000
 8001dd4:	10220000 	.word	0x10220000
 8001dd8:	10210000 	.word	0x10210000
 8001ddc:	10120000 	.word	0x10120000
 8001de0:	10110000 	.word	0x10110000
 8001de4:	40021000 	.word	0x40021000
 8001de8:	40010000 	.word	0x40010000
 8001dec:	40010800 	.word	0x40010800
 8001df0:	40010c00 	.word	0x40010c00
 8001df4:	40011000 	.word	0x40011000
 8001df8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8001e2c <HAL_GPIO_Init+0x2f4>)
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	69bb      	ldr	r3, [r7, #24]
 8001e02:	43db      	mvns	r3, r3
 8001e04:	4909      	ldr	r1, [pc, #36]	@ (8001e2c <HAL_GPIO_Init+0x2f4>)
 8001e06:	4013      	ands	r3, r2
 8001e08:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e0c:	3301      	adds	r3, #1
 8001e0e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e16:	fa22 f303 	lsr.w	r3, r2, r3
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	f47f ae96 	bne.w	8001b4c <HAL_GPIO_Init+0x14>
  }
}
 8001e20:	bf00      	nop
 8001e22:	bf00      	nop
 8001e24:	372c      	adds	r7, #44	@ 0x2c
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bc80      	pop	{r7}
 8001e2a:	4770      	bx	lr
 8001e2c:	40010400 	.word	0x40010400

08001e30 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b085      	sub	sp, #20
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	460b      	mov	r3, r1
 8001e3a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	689a      	ldr	r2, [r3, #8]
 8001e40:	887b      	ldrh	r3, [r7, #2]
 8001e42:	4013      	ands	r3, r2
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d002      	beq.n	8001e4e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	73fb      	strb	r3, [r7, #15]
 8001e4c:	e001      	b.n	8001e52 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e52:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3714      	adds	r7, #20
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bc80      	pop	{r7}
 8001e5c:	4770      	bx	lr

08001e5e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	b083      	sub	sp, #12
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
 8001e66:	460b      	mov	r3, r1
 8001e68:	807b      	strh	r3, [r7, #2]
 8001e6a:	4613      	mov	r3, r2
 8001e6c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e6e:	787b      	ldrb	r3, [r7, #1]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d003      	beq.n	8001e7c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e74:	887a      	ldrh	r2, [r7, #2]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e7a:	e003      	b.n	8001e84 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e7c:	887b      	ldrh	r3, [r7, #2]
 8001e7e:	041a      	lsls	r2, r3, #16
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	611a      	str	r2, [r3, #16]
}
 8001e84:	bf00      	nop
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bc80      	pop	{r7}
 8001e8c:	4770      	bx	lr

08001e8e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e8e:	b480      	push	{r7}
 8001e90:	b085      	sub	sp, #20
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	6078      	str	r0, [r7, #4]
 8001e96:	460b      	mov	r3, r1
 8001e98:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	68db      	ldr	r3, [r3, #12]
 8001e9e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ea0:	887a      	ldrh	r2, [r7, #2]
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	041a      	lsls	r2, r3, #16
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	43d9      	mvns	r1, r3
 8001eac:	887b      	ldrh	r3, [r7, #2]
 8001eae:	400b      	ands	r3, r1
 8001eb0:	431a      	orrs	r2, r3
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	611a      	str	r2, [r3, #16]
}
 8001eb6:	bf00      	nop
 8001eb8:	3714      	adds	r7, #20
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bc80      	pop	{r7}
 8001ebe:	4770      	bx	lr

08001ec0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b086      	sub	sp, #24
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d101      	bne.n	8001ed2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e272      	b.n	80023b8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 0301 	and.w	r3, r3, #1
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	f000 8087 	beq.w	8001fee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ee0:	4b92      	ldr	r3, [pc, #584]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f003 030c 	and.w	r3, r3, #12
 8001ee8:	2b04      	cmp	r3, #4
 8001eea:	d00c      	beq.n	8001f06 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001eec:	4b8f      	ldr	r3, [pc, #572]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	f003 030c 	and.w	r3, r3, #12
 8001ef4:	2b08      	cmp	r3, #8
 8001ef6:	d112      	bne.n	8001f1e <HAL_RCC_OscConfig+0x5e>
 8001ef8:	4b8c      	ldr	r3, [pc, #560]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f04:	d10b      	bne.n	8001f1e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f06:	4b89      	ldr	r3, [pc, #548]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d06c      	beq.n	8001fec <HAL_RCC_OscConfig+0x12c>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d168      	bne.n	8001fec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e24c      	b.n	80023b8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f26:	d106      	bne.n	8001f36 <HAL_RCC_OscConfig+0x76>
 8001f28:	4b80      	ldr	r3, [pc, #512]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a7f      	ldr	r2, [pc, #508]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8001f2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f32:	6013      	str	r3, [r2, #0]
 8001f34:	e02e      	b.n	8001f94 <HAL_RCC_OscConfig+0xd4>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d10c      	bne.n	8001f58 <HAL_RCC_OscConfig+0x98>
 8001f3e:	4b7b      	ldr	r3, [pc, #492]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a7a      	ldr	r2, [pc, #488]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8001f44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f48:	6013      	str	r3, [r2, #0]
 8001f4a:	4b78      	ldr	r3, [pc, #480]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a77      	ldr	r2, [pc, #476]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8001f50:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f54:	6013      	str	r3, [r2, #0]
 8001f56:	e01d      	b.n	8001f94 <HAL_RCC_OscConfig+0xd4>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f60:	d10c      	bne.n	8001f7c <HAL_RCC_OscConfig+0xbc>
 8001f62:	4b72      	ldr	r3, [pc, #456]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a71      	ldr	r2, [pc, #452]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8001f68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f6c:	6013      	str	r3, [r2, #0]
 8001f6e:	4b6f      	ldr	r3, [pc, #444]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a6e      	ldr	r2, [pc, #440]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8001f74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f78:	6013      	str	r3, [r2, #0]
 8001f7a:	e00b      	b.n	8001f94 <HAL_RCC_OscConfig+0xd4>
 8001f7c:	4b6b      	ldr	r3, [pc, #428]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a6a      	ldr	r2, [pc, #424]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8001f82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f86:	6013      	str	r3, [r2, #0]
 8001f88:	4b68      	ldr	r3, [pc, #416]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a67      	ldr	r2, [pc, #412]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8001f8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f92:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d013      	beq.n	8001fc4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f9c:	f7ff fcb4 	bl	8001908 <HAL_GetTick>
 8001fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fa2:	e008      	b.n	8001fb6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fa4:	f7ff fcb0 	bl	8001908 <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	2b64      	cmp	r3, #100	@ 0x64
 8001fb0:	d901      	bls.n	8001fb6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e200      	b.n	80023b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fb6:	4b5d      	ldr	r3, [pc, #372]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d0f0      	beq.n	8001fa4 <HAL_RCC_OscConfig+0xe4>
 8001fc2:	e014      	b.n	8001fee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fc4:	f7ff fca0 	bl	8001908 <HAL_GetTick>
 8001fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fca:	e008      	b.n	8001fde <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fcc:	f7ff fc9c 	bl	8001908 <HAL_GetTick>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	2b64      	cmp	r3, #100	@ 0x64
 8001fd8:	d901      	bls.n	8001fde <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	e1ec      	b.n	80023b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fde:	4b53      	ldr	r3, [pc, #332]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d1f0      	bne.n	8001fcc <HAL_RCC_OscConfig+0x10c>
 8001fea:	e000      	b.n	8001fee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d063      	beq.n	80020c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ffa:	4b4c      	ldr	r3, [pc, #304]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	f003 030c 	and.w	r3, r3, #12
 8002002:	2b00      	cmp	r3, #0
 8002004:	d00b      	beq.n	800201e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002006:	4b49      	ldr	r3, [pc, #292]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f003 030c 	and.w	r3, r3, #12
 800200e:	2b08      	cmp	r3, #8
 8002010:	d11c      	bne.n	800204c <HAL_RCC_OscConfig+0x18c>
 8002012:	4b46      	ldr	r3, [pc, #280]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d116      	bne.n	800204c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800201e:	4b43      	ldr	r3, [pc, #268]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0302 	and.w	r3, r3, #2
 8002026:	2b00      	cmp	r3, #0
 8002028:	d005      	beq.n	8002036 <HAL_RCC_OscConfig+0x176>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	691b      	ldr	r3, [r3, #16]
 800202e:	2b01      	cmp	r3, #1
 8002030:	d001      	beq.n	8002036 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	e1c0      	b.n	80023b8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002036:	4b3d      	ldr	r3, [pc, #244]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	695b      	ldr	r3, [r3, #20]
 8002042:	00db      	lsls	r3, r3, #3
 8002044:	4939      	ldr	r1, [pc, #228]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8002046:	4313      	orrs	r3, r2
 8002048:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800204a:	e03a      	b.n	80020c2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	691b      	ldr	r3, [r3, #16]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d020      	beq.n	8002096 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002054:	4b36      	ldr	r3, [pc, #216]	@ (8002130 <HAL_RCC_OscConfig+0x270>)
 8002056:	2201      	movs	r2, #1
 8002058:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800205a:	f7ff fc55 	bl	8001908 <HAL_GetTick>
 800205e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002060:	e008      	b.n	8002074 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002062:	f7ff fc51 	bl	8001908 <HAL_GetTick>
 8002066:	4602      	mov	r2, r0
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	1ad3      	subs	r3, r2, r3
 800206c:	2b02      	cmp	r3, #2
 800206e:	d901      	bls.n	8002074 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002070:	2303      	movs	r3, #3
 8002072:	e1a1      	b.n	80023b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002074:	4b2d      	ldr	r3, [pc, #180]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 0302 	and.w	r3, r3, #2
 800207c:	2b00      	cmp	r3, #0
 800207e:	d0f0      	beq.n	8002062 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002080:	4b2a      	ldr	r3, [pc, #168]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	695b      	ldr	r3, [r3, #20]
 800208c:	00db      	lsls	r3, r3, #3
 800208e:	4927      	ldr	r1, [pc, #156]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 8002090:	4313      	orrs	r3, r2
 8002092:	600b      	str	r3, [r1, #0]
 8002094:	e015      	b.n	80020c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002096:	4b26      	ldr	r3, [pc, #152]	@ (8002130 <HAL_RCC_OscConfig+0x270>)
 8002098:	2200      	movs	r2, #0
 800209a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800209c:	f7ff fc34 	bl	8001908 <HAL_GetTick>
 80020a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020a2:	e008      	b.n	80020b6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020a4:	f7ff fc30 	bl	8001908 <HAL_GetTick>
 80020a8:	4602      	mov	r2, r0
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	2b02      	cmp	r3, #2
 80020b0:	d901      	bls.n	80020b6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80020b2:	2303      	movs	r3, #3
 80020b4:	e180      	b.n	80023b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020b6:	4b1d      	ldr	r3, [pc, #116]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 0302 	and.w	r3, r3, #2
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d1f0      	bne.n	80020a4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 0308 	and.w	r3, r3, #8
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d03a      	beq.n	8002144 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	699b      	ldr	r3, [r3, #24]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d019      	beq.n	800210a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020d6:	4b17      	ldr	r3, [pc, #92]	@ (8002134 <HAL_RCC_OscConfig+0x274>)
 80020d8:	2201      	movs	r2, #1
 80020da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020dc:	f7ff fc14 	bl	8001908 <HAL_GetTick>
 80020e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020e2:	e008      	b.n	80020f6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020e4:	f7ff fc10 	bl	8001908 <HAL_GetTick>
 80020e8:	4602      	mov	r2, r0
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	2b02      	cmp	r3, #2
 80020f0:	d901      	bls.n	80020f6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80020f2:	2303      	movs	r3, #3
 80020f4:	e160      	b.n	80023b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020f6:	4b0d      	ldr	r3, [pc, #52]	@ (800212c <HAL_RCC_OscConfig+0x26c>)
 80020f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020fa:	f003 0302 	and.w	r3, r3, #2
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d0f0      	beq.n	80020e4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002102:	2001      	movs	r0, #1
 8002104:	f000 faa6 	bl	8002654 <RCC_Delay>
 8002108:	e01c      	b.n	8002144 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800210a:	4b0a      	ldr	r3, [pc, #40]	@ (8002134 <HAL_RCC_OscConfig+0x274>)
 800210c:	2200      	movs	r2, #0
 800210e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002110:	f7ff fbfa 	bl	8001908 <HAL_GetTick>
 8002114:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002116:	e00f      	b.n	8002138 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002118:	f7ff fbf6 	bl	8001908 <HAL_GetTick>
 800211c:	4602      	mov	r2, r0
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	2b02      	cmp	r3, #2
 8002124:	d908      	bls.n	8002138 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002126:	2303      	movs	r3, #3
 8002128:	e146      	b.n	80023b8 <HAL_RCC_OscConfig+0x4f8>
 800212a:	bf00      	nop
 800212c:	40021000 	.word	0x40021000
 8002130:	42420000 	.word	0x42420000
 8002134:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002138:	4b92      	ldr	r3, [pc, #584]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 800213a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800213c:	f003 0302 	and.w	r3, r3, #2
 8002140:	2b00      	cmp	r3, #0
 8002142:	d1e9      	bne.n	8002118 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f003 0304 	and.w	r3, r3, #4
 800214c:	2b00      	cmp	r3, #0
 800214e:	f000 80a6 	beq.w	800229e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002152:	2300      	movs	r3, #0
 8002154:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002156:	4b8b      	ldr	r3, [pc, #556]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 8002158:	69db      	ldr	r3, [r3, #28]
 800215a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800215e:	2b00      	cmp	r3, #0
 8002160:	d10d      	bne.n	800217e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002162:	4b88      	ldr	r3, [pc, #544]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 8002164:	69db      	ldr	r3, [r3, #28]
 8002166:	4a87      	ldr	r2, [pc, #540]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 8002168:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800216c:	61d3      	str	r3, [r2, #28]
 800216e:	4b85      	ldr	r3, [pc, #532]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 8002170:	69db      	ldr	r3, [r3, #28]
 8002172:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002176:	60bb      	str	r3, [r7, #8]
 8002178:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800217a:	2301      	movs	r3, #1
 800217c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800217e:	4b82      	ldr	r3, [pc, #520]	@ (8002388 <HAL_RCC_OscConfig+0x4c8>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002186:	2b00      	cmp	r3, #0
 8002188:	d118      	bne.n	80021bc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800218a:	4b7f      	ldr	r3, [pc, #508]	@ (8002388 <HAL_RCC_OscConfig+0x4c8>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a7e      	ldr	r2, [pc, #504]	@ (8002388 <HAL_RCC_OscConfig+0x4c8>)
 8002190:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002194:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002196:	f7ff fbb7 	bl	8001908 <HAL_GetTick>
 800219a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800219c:	e008      	b.n	80021b0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800219e:	f7ff fbb3 	bl	8001908 <HAL_GetTick>
 80021a2:	4602      	mov	r2, r0
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	1ad3      	subs	r3, r2, r3
 80021a8:	2b64      	cmp	r3, #100	@ 0x64
 80021aa:	d901      	bls.n	80021b0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80021ac:	2303      	movs	r3, #3
 80021ae:	e103      	b.n	80023b8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021b0:	4b75      	ldr	r3, [pc, #468]	@ (8002388 <HAL_RCC_OscConfig+0x4c8>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d0f0      	beq.n	800219e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	68db      	ldr	r3, [r3, #12]
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d106      	bne.n	80021d2 <HAL_RCC_OscConfig+0x312>
 80021c4:	4b6f      	ldr	r3, [pc, #444]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 80021c6:	6a1b      	ldr	r3, [r3, #32]
 80021c8:	4a6e      	ldr	r2, [pc, #440]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 80021ca:	f043 0301 	orr.w	r3, r3, #1
 80021ce:	6213      	str	r3, [r2, #32]
 80021d0:	e02d      	b.n	800222e <HAL_RCC_OscConfig+0x36e>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	68db      	ldr	r3, [r3, #12]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d10c      	bne.n	80021f4 <HAL_RCC_OscConfig+0x334>
 80021da:	4b6a      	ldr	r3, [pc, #424]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 80021dc:	6a1b      	ldr	r3, [r3, #32]
 80021de:	4a69      	ldr	r2, [pc, #420]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 80021e0:	f023 0301 	bic.w	r3, r3, #1
 80021e4:	6213      	str	r3, [r2, #32]
 80021e6:	4b67      	ldr	r3, [pc, #412]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 80021e8:	6a1b      	ldr	r3, [r3, #32]
 80021ea:	4a66      	ldr	r2, [pc, #408]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 80021ec:	f023 0304 	bic.w	r3, r3, #4
 80021f0:	6213      	str	r3, [r2, #32]
 80021f2:	e01c      	b.n	800222e <HAL_RCC_OscConfig+0x36e>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	2b05      	cmp	r3, #5
 80021fa:	d10c      	bne.n	8002216 <HAL_RCC_OscConfig+0x356>
 80021fc:	4b61      	ldr	r3, [pc, #388]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 80021fe:	6a1b      	ldr	r3, [r3, #32]
 8002200:	4a60      	ldr	r2, [pc, #384]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 8002202:	f043 0304 	orr.w	r3, r3, #4
 8002206:	6213      	str	r3, [r2, #32]
 8002208:	4b5e      	ldr	r3, [pc, #376]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 800220a:	6a1b      	ldr	r3, [r3, #32]
 800220c:	4a5d      	ldr	r2, [pc, #372]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 800220e:	f043 0301 	orr.w	r3, r3, #1
 8002212:	6213      	str	r3, [r2, #32]
 8002214:	e00b      	b.n	800222e <HAL_RCC_OscConfig+0x36e>
 8002216:	4b5b      	ldr	r3, [pc, #364]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 8002218:	6a1b      	ldr	r3, [r3, #32]
 800221a:	4a5a      	ldr	r2, [pc, #360]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 800221c:	f023 0301 	bic.w	r3, r3, #1
 8002220:	6213      	str	r3, [r2, #32]
 8002222:	4b58      	ldr	r3, [pc, #352]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 8002224:	6a1b      	ldr	r3, [r3, #32]
 8002226:	4a57      	ldr	r2, [pc, #348]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 8002228:	f023 0304 	bic.w	r3, r3, #4
 800222c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	68db      	ldr	r3, [r3, #12]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d015      	beq.n	8002262 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002236:	f7ff fb67 	bl	8001908 <HAL_GetTick>
 800223a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800223c:	e00a      	b.n	8002254 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800223e:	f7ff fb63 	bl	8001908 <HAL_GetTick>
 8002242:	4602      	mov	r2, r0
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	1ad3      	subs	r3, r2, r3
 8002248:	f241 3288 	movw	r2, #5000	@ 0x1388
 800224c:	4293      	cmp	r3, r2
 800224e:	d901      	bls.n	8002254 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002250:	2303      	movs	r3, #3
 8002252:	e0b1      	b.n	80023b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002254:	4b4b      	ldr	r3, [pc, #300]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 8002256:	6a1b      	ldr	r3, [r3, #32]
 8002258:	f003 0302 	and.w	r3, r3, #2
 800225c:	2b00      	cmp	r3, #0
 800225e:	d0ee      	beq.n	800223e <HAL_RCC_OscConfig+0x37e>
 8002260:	e014      	b.n	800228c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002262:	f7ff fb51 	bl	8001908 <HAL_GetTick>
 8002266:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002268:	e00a      	b.n	8002280 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800226a:	f7ff fb4d 	bl	8001908 <HAL_GetTick>
 800226e:	4602      	mov	r2, r0
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	1ad3      	subs	r3, r2, r3
 8002274:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002278:	4293      	cmp	r3, r2
 800227a:	d901      	bls.n	8002280 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800227c:	2303      	movs	r3, #3
 800227e:	e09b      	b.n	80023b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002280:	4b40      	ldr	r3, [pc, #256]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 8002282:	6a1b      	ldr	r3, [r3, #32]
 8002284:	f003 0302 	and.w	r3, r3, #2
 8002288:	2b00      	cmp	r3, #0
 800228a:	d1ee      	bne.n	800226a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800228c:	7dfb      	ldrb	r3, [r7, #23]
 800228e:	2b01      	cmp	r3, #1
 8002290:	d105      	bne.n	800229e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002292:	4b3c      	ldr	r3, [pc, #240]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 8002294:	69db      	ldr	r3, [r3, #28]
 8002296:	4a3b      	ldr	r2, [pc, #236]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 8002298:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800229c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	69db      	ldr	r3, [r3, #28]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	f000 8087 	beq.w	80023b6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022a8:	4b36      	ldr	r3, [pc, #216]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f003 030c 	and.w	r3, r3, #12
 80022b0:	2b08      	cmp	r3, #8
 80022b2:	d061      	beq.n	8002378 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	69db      	ldr	r3, [r3, #28]
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d146      	bne.n	800234a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022bc:	4b33      	ldr	r3, [pc, #204]	@ (800238c <HAL_RCC_OscConfig+0x4cc>)
 80022be:	2200      	movs	r2, #0
 80022c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022c2:	f7ff fb21 	bl	8001908 <HAL_GetTick>
 80022c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022c8:	e008      	b.n	80022dc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022ca:	f7ff fb1d 	bl	8001908 <HAL_GetTick>
 80022ce:	4602      	mov	r2, r0
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	d901      	bls.n	80022dc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80022d8:	2303      	movs	r3, #3
 80022da:	e06d      	b.n	80023b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022dc:	4b29      	ldr	r3, [pc, #164]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d1f0      	bne.n	80022ca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6a1b      	ldr	r3, [r3, #32]
 80022ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022f0:	d108      	bne.n	8002304 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80022f2:	4b24      	ldr	r3, [pc, #144]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	4921      	ldr	r1, [pc, #132]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 8002300:	4313      	orrs	r3, r2
 8002302:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002304:	4b1f      	ldr	r3, [pc, #124]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6a19      	ldr	r1, [r3, #32]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002314:	430b      	orrs	r3, r1
 8002316:	491b      	ldr	r1, [pc, #108]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 8002318:	4313      	orrs	r3, r2
 800231a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800231c:	4b1b      	ldr	r3, [pc, #108]	@ (800238c <HAL_RCC_OscConfig+0x4cc>)
 800231e:	2201      	movs	r2, #1
 8002320:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002322:	f7ff faf1 	bl	8001908 <HAL_GetTick>
 8002326:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002328:	e008      	b.n	800233c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800232a:	f7ff faed 	bl	8001908 <HAL_GetTick>
 800232e:	4602      	mov	r2, r0
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	1ad3      	subs	r3, r2, r3
 8002334:	2b02      	cmp	r3, #2
 8002336:	d901      	bls.n	800233c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002338:	2303      	movs	r3, #3
 800233a:	e03d      	b.n	80023b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800233c:	4b11      	ldr	r3, [pc, #68]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002344:	2b00      	cmp	r3, #0
 8002346:	d0f0      	beq.n	800232a <HAL_RCC_OscConfig+0x46a>
 8002348:	e035      	b.n	80023b6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800234a:	4b10      	ldr	r3, [pc, #64]	@ (800238c <HAL_RCC_OscConfig+0x4cc>)
 800234c:	2200      	movs	r2, #0
 800234e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002350:	f7ff fada 	bl	8001908 <HAL_GetTick>
 8002354:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002356:	e008      	b.n	800236a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002358:	f7ff fad6 	bl	8001908 <HAL_GetTick>
 800235c:	4602      	mov	r2, r0
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	2b02      	cmp	r3, #2
 8002364:	d901      	bls.n	800236a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002366:	2303      	movs	r3, #3
 8002368:	e026      	b.n	80023b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800236a:	4b06      	ldr	r3, [pc, #24]	@ (8002384 <HAL_RCC_OscConfig+0x4c4>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002372:	2b00      	cmp	r3, #0
 8002374:	d1f0      	bne.n	8002358 <HAL_RCC_OscConfig+0x498>
 8002376:	e01e      	b.n	80023b6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	69db      	ldr	r3, [r3, #28]
 800237c:	2b01      	cmp	r3, #1
 800237e:	d107      	bne.n	8002390 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002380:	2301      	movs	r3, #1
 8002382:	e019      	b.n	80023b8 <HAL_RCC_OscConfig+0x4f8>
 8002384:	40021000 	.word	0x40021000
 8002388:	40007000 	.word	0x40007000
 800238c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002390:	4b0b      	ldr	r3, [pc, #44]	@ (80023c0 <HAL_RCC_OscConfig+0x500>)
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6a1b      	ldr	r3, [r3, #32]
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d106      	bne.n	80023b2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023ae:	429a      	cmp	r2, r3
 80023b0:	d001      	beq.n	80023b6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e000      	b.n	80023b8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80023b6:	2300      	movs	r3, #0
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3718      	adds	r7, #24
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	40021000 	.word	0x40021000

080023c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d101      	bne.n	80023d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e0d0      	b.n	800257a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023d8:	4b6a      	ldr	r3, [pc, #424]	@ (8002584 <HAL_RCC_ClockConfig+0x1c0>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 0307 	and.w	r3, r3, #7
 80023e0:	683a      	ldr	r2, [r7, #0]
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d910      	bls.n	8002408 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023e6:	4b67      	ldr	r3, [pc, #412]	@ (8002584 <HAL_RCC_ClockConfig+0x1c0>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f023 0207 	bic.w	r2, r3, #7
 80023ee:	4965      	ldr	r1, [pc, #404]	@ (8002584 <HAL_RCC_ClockConfig+0x1c0>)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	4313      	orrs	r3, r2
 80023f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023f6:	4b63      	ldr	r3, [pc, #396]	@ (8002584 <HAL_RCC_ClockConfig+0x1c0>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 0307 	and.w	r3, r3, #7
 80023fe:	683a      	ldr	r2, [r7, #0]
 8002400:	429a      	cmp	r2, r3
 8002402:	d001      	beq.n	8002408 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e0b8      	b.n	800257a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 0302 	and.w	r3, r3, #2
 8002410:	2b00      	cmp	r3, #0
 8002412:	d020      	beq.n	8002456 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f003 0304 	and.w	r3, r3, #4
 800241c:	2b00      	cmp	r3, #0
 800241e:	d005      	beq.n	800242c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002420:	4b59      	ldr	r3, [pc, #356]	@ (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	4a58      	ldr	r2, [pc, #352]	@ (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 8002426:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800242a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f003 0308 	and.w	r3, r3, #8
 8002434:	2b00      	cmp	r3, #0
 8002436:	d005      	beq.n	8002444 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002438:	4b53      	ldr	r3, [pc, #332]	@ (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	4a52      	ldr	r2, [pc, #328]	@ (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 800243e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002442:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002444:	4b50      	ldr	r3, [pc, #320]	@ (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	494d      	ldr	r1, [pc, #308]	@ (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 8002452:	4313      	orrs	r3, r2
 8002454:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f003 0301 	and.w	r3, r3, #1
 800245e:	2b00      	cmp	r3, #0
 8002460:	d040      	beq.n	80024e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	2b01      	cmp	r3, #1
 8002468:	d107      	bne.n	800247a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800246a:	4b47      	ldr	r3, [pc, #284]	@ (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d115      	bne.n	80024a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e07f      	b.n	800257a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	2b02      	cmp	r3, #2
 8002480:	d107      	bne.n	8002492 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002482:	4b41      	ldr	r3, [pc, #260]	@ (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d109      	bne.n	80024a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e073      	b.n	800257a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002492:	4b3d      	ldr	r3, [pc, #244]	@ (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0302 	and.w	r3, r3, #2
 800249a:	2b00      	cmp	r3, #0
 800249c:	d101      	bne.n	80024a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e06b      	b.n	800257a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024a2:	4b39      	ldr	r3, [pc, #228]	@ (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	f023 0203 	bic.w	r2, r3, #3
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	4936      	ldr	r1, [pc, #216]	@ (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 80024b0:	4313      	orrs	r3, r2
 80024b2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024b4:	f7ff fa28 	bl	8001908 <HAL_GetTick>
 80024b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024ba:	e00a      	b.n	80024d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024bc:	f7ff fa24 	bl	8001908 <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d901      	bls.n	80024d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e053      	b.n	800257a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024d2:	4b2d      	ldr	r3, [pc, #180]	@ (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	f003 020c 	and.w	r2, r3, #12
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d1eb      	bne.n	80024bc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024e4:	4b27      	ldr	r3, [pc, #156]	@ (8002584 <HAL_RCC_ClockConfig+0x1c0>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 0307 	and.w	r3, r3, #7
 80024ec:	683a      	ldr	r2, [r7, #0]
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d210      	bcs.n	8002514 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024f2:	4b24      	ldr	r3, [pc, #144]	@ (8002584 <HAL_RCC_ClockConfig+0x1c0>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f023 0207 	bic.w	r2, r3, #7
 80024fa:	4922      	ldr	r1, [pc, #136]	@ (8002584 <HAL_RCC_ClockConfig+0x1c0>)
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	4313      	orrs	r3, r2
 8002500:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002502:	4b20      	ldr	r3, [pc, #128]	@ (8002584 <HAL_RCC_ClockConfig+0x1c0>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0307 	and.w	r3, r3, #7
 800250a:	683a      	ldr	r2, [r7, #0]
 800250c:	429a      	cmp	r2, r3
 800250e:	d001      	beq.n	8002514 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e032      	b.n	800257a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0304 	and.w	r3, r3, #4
 800251c:	2b00      	cmp	r3, #0
 800251e:	d008      	beq.n	8002532 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002520:	4b19      	ldr	r3, [pc, #100]	@ (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	4916      	ldr	r1, [pc, #88]	@ (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 800252e:	4313      	orrs	r3, r2
 8002530:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 0308 	and.w	r3, r3, #8
 800253a:	2b00      	cmp	r3, #0
 800253c:	d009      	beq.n	8002552 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800253e:	4b12      	ldr	r3, [pc, #72]	@ (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	691b      	ldr	r3, [r3, #16]
 800254a:	00db      	lsls	r3, r3, #3
 800254c:	490e      	ldr	r1, [pc, #56]	@ (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 800254e:	4313      	orrs	r3, r2
 8002550:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002552:	f000 f821 	bl	8002598 <HAL_RCC_GetSysClockFreq>
 8002556:	4602      	mov	r2, r0
 8002558:	4b0b      	ldr	r3, [pc, #44]	@ (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	091b      	lsrs	r3, r3, #4
 800255e:	f003 030f 	and.w	r3, r3, #15
 8002562:	490a      	ldr	r1, [pc, #40]	@ (800258c <HAL_RCC_ClockConfig+0x1c8>)
 8002564:	5ccb      	ldrb	r3, [r1, r3]
 8002566:	fa22 f303 	lsr.w	r3, r2, r3
 800256a:	4a09      	ldr	r2, [pc, #36]	@ (8002590 <HAL_RCC_ClockConfig+0x1cc>)
 800256c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800256e:	4b09      	ldr	r3, [pc, #36]	@ (8002594 <HAL_RCC_ClockConfig+0x1d0>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4618      	mov	r0, r3
 8002574:	f7ff f986 	bl	8001884 <HAL_InitTick>

  return HAL_OK;
 8002578:	2300      	movs	r3, #0
}
 800257a:	4618      	mov	r0, r3
 800257c:	3710      	adds	r7, #16
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	40022000 	.word	0x40022000
 8002588:	40021000 	.word	0x40021000
 800258c:	08002eb8 	.word	0x08002eb8
 8002590:	20000014 	.word	0x20000014
 8002594:	20000018 	.word	0x20000018

08002598 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002598:	b480      	push	{r7}
 800259a:	b087      	sub	sp, #28
 800259c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800259e:	2300      	movs	r3, #0
 80025a0:	60fb      	str	r3, [r7, #12]
 80025a2:	2300      	movs	r3, #0
 80025a4:	60bb      	str	r3, [r7, #8]
 80025a6:	2300      	movs	r3, #0
 80025a8:	617b      	str	r3, [r7, #20]
 80025aa:	2300      	movs	r3, #0
 80025ac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80025ae:	2300      	movs	r3, #0
 80025b0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80025b2:	4b1e      	ldr	r3, [pc, #120]	@ (800262c <HAL_RCC_GetSysClockFreq+0x94>)
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f003 030c 	and.w	r3, r3, #12
 80025be:	2b04      	cmp	r3, #4
 80025c0:	d002      	beq.n	80025c8 <HAL_RCC_GetSysClockFreq+0x30>
 80025c2:	2b08      	cmp	r3, #8
 80025c4:	d003      	beq.n	80025ce <HAL_RCC_GetSysClockFreq+0x36>
 80025c6:	e027      	b.n	8002618 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80025c8:	4b19      	ldr	r3, [pc, #100]	@ (8002630 <HAL_RCC_GetSysClockFreq+0x98>)
 80025ca:	613b      	str	r3, [r7, #16]
      break;
 80025cc:	e027      	b.n	800261e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	0c9b      	lsrs	r3, r3, #18
 80025d2:	f003 030f 	and.w	r3, r3, #15
 80025d6:	4a17      	ldr	r2, [pc, #92]	@ (8002634 <HAL_RCC_GetSysClockFreq+0x9c>)
 80025d8:	5cd3      	ldrb	r3, [r2, r3]
 80025da:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d010      	beq.n	8002608 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80025e6:	4b11      	ldr	r3, [pc, #68]	@ (800262c <HAL_RCC_GetSysClockFreq+0x94>)
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	0c5b      	lsrs	r3, r3, #17
 80025ec:	f003 0301 	and.w	r3, r3, #1
 80025f0:	4a11      	ldr	r2, [pc, #68]	@ (8002638 <HAL_RCC_GetSysClockFreq+0xa0>)
 80025f2:	5cd3      	ldrb	r3, [r2, r3]
 80025f4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a0d      	ldr	r2, [pc, #52]	@ (8002630 <HAL_RCC_GetSysClockFreq+0x98>)
 80025fa:	fb03 f202 	mul.w	r2, r3, r2
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	fbb2 f3f3 	udiv	r3, r2, r3
 8002604:	617b      	str	r3, [r7, #20]
 8002606:	e004      	b.n	8002612 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	4a0c      	ldr	r2, [pc, #48]	@ (800263c <HAL_RCC_GetSysClockFreq+0xa4>)
 800260c:	fb02 f303 	mul.w	r3, r2, r3
 8002610:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	613b      	str	r3, [r7, #16]
      break;
 8002616:	e002      	b.n	800261e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002618:	4b05      	ldr	r3, [pc, #20]	@ (8002630 <HAL_RCC_GetSysClockFreq+0x98>)
 800261a:	613b      	str	r3, [r7, #16]
      break;
 800261c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800261e:	693b      	ldr	r3, [r7, #16]
}
 8002620:	4618      	mov	r0, r3
 8002622:	371c      	adds	r7, #28
 8002624:	46bd      	mov	sp, r7
 8002626:	bc80      	pop	{r7}
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	40021000 	.word	0x40021000
 8002630:	007a1200 	.word	0x007a1200
 8002634:	08002ec8 	.word	0x08002ec8
 8002638:	08002ed8 	.word	0x08002ed8
 800263c:	003d0900 	.word	0x003d0900

08002640 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002640:	b480      	push	{r7}
 8002642:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002644:	4b02      	ldr	r3, [pc, #8]	@ (8002650 <HAL_RCC_GetHCLKFreq+0x10>)
 8002646:	681b      	ldr	r3, [r3, #0]
}
 8002648:	4618      	mov	r0, r3
 800264a:	46bd      	mov	sp, r7
 800264c:	bc80      	pop	{r7}
 800264e:	4770      	bx	lr
 8002650:	20000014 	.word	0x20000014

08002654 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002654:	b480      	push	{r7}
 8002656:	b085      	sub	sp, #20
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800265c:	4b0a      	ldr	r3, [pc, #40]	@ (8002688 <RCC_Delay+0x34>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a0a      	ldr	r2, [pc, #40]	@ (800268c <RCC_Delay+0x38>)
 8002662:	fba2 2303 	umull	r2, r3, r2, r3
 8002666:	0a5b      	lsrs	r3, r3, #9
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	fb02 f303 	mul.w	r3, r2, r3
 800266e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002670:	bf00      	nop
  }
  while (Delay --);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	1e5a      	subs	r2, r3, #1
 8002676:	60fa      	str	r2, [r7, #12]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d1f9      	bne.n	8002670 <RCC_Delay+0x1c>
}
 800267c:	bf00      	nop
 800267e:	bf00      	nop
 8002680:	3714      	adds	r7, #20
 8002682:	46bd      	mov	sp, r7
 8002684:	bc80      	pop	{r7}
 8002686:	4770      	bx	lr
 8002688:	20000014 	.word	0x20000014
 800268c:	10624dd3 	.word	0x10624dd3

08002690 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d101      	bne.n	80026a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e041      	b.n	8002726 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d106      	bne.n	80026bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2200      	movs	r2, #0
 80026b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80026b6:	6878      	ldr	r0, [r7, #4]
 80026b8:	f7ff f82a 	bl	8001710 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2202      	movs	r2, #2
 80026c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	3304      	adds	r3, #4
 80026cc:	4619      	mov	r1, r3
 80026ce:	4610      	mov	r0, r2
 80026d0:	f000 fa56 	bl	8002b80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2201      	movs	r2, #1
 80026d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2201      	movs	r2, #1
 80026e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2201      	movs	r2, #1
 80026e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2201      	movs	r2, #1
 80026f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2201      	movs	r2, #1
 80026f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2201      	movs	r2, #1
 8002700:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2201      	movs	r2, #1
 8002708:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2201      	movs	r2, #1
 8002710:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2201      	movs	r2, #1
 8002718:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2201      	movs	r2, #1
 8002720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	3708      	adds	r7, #8
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
	...

08002730 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002730:	b480      	push	{r7}
 8002732:	b085      	sub	sp, #20
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800273e:	b2db      	uxtb	r3, r3
 8002740:	2b01      	cmp	r3, #1
 8002742:	d001      	beq.n	8002748 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	e035      	b.n	80027b4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2202      	movs	r2, #2
 800274c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	68da      	ldr	r2, [r3, #12]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f042 0201 	orr.w	r2, r2, #1
 800275e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a16      	ldr	r2, [pc, #88]	@ (80027c0 <HAL_TIM_Base_Start_IT+0x90>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d009      	beq.n	800277e <HAL_TIM_Base_Start_IT+0x4e>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002772:	d004      	beq.n	800277e <HAL_TIM_Base_Start_IT+0x4e>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a12      	ldr	r2, [pc, #72]	@ (80027c4 <HAL_TIM_Base_Start_IT+0x94>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d111      	bne.n	80027a2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	f003 0307 	and.w	r3, r3, #7
 8002788:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2b06      	cmp	r3, #6
 800278e:	d010      	beq.n	80027b2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f042 0201 	orr.w	r2, r2, #1
 800279e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027a0:	e007      	b.n	80027b2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f042 0201 	orr.w	r2, r2, #1
 80027b0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80027b2:	2300      	movs	r3, #0
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	3714      	adds	r7, #20
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bc80      	pop	{r7}
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	40012c00 	.word	0x40012c00
 80027c4:	40000400 	.word	0x40000400

080027c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	68db      	ldr	r3, [r3, #12]
 80027d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	691b      	ldr	r3, [r3, #16]
 80027de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d020      	beq.n	800282c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	f003 0302 	and.w	r3, r3, #2
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d01b      	beq.n	800282c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f06f 0202 	mvn.w	r2, #2
 80027fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2201      	movs	r2, #1
 8002802:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	699b      	ldr	r3, [r3, #24]
 800280a:	f003 0303 	and.w	r3, r3, #3
 800280e:	2b00      	cmp	r3, #0
 8002810:	d003      	beq.n	800281a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f000 f998 	bl	8002b48 <HAL_TIM_IC_CaptureCallback>
 8002818:	e005      	b.n	8002826 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f000 f98b 	bl	8002b36 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f000 f99a 	bl	8002b5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2200      	movs	r2, #0
 800282a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	f003 0304 	and.w	r3, r3, #4
 8002832:	2b00      	cmp	r3, #0
 8002834:	d020      	beq.n	8002878 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	f003 0304 	and.w	r3, r3, #4
 800283c:	2b00      	cmp	r3, #0
 800283e:	d01b      	beq.n	8002878 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f06f 0204 	mvn.w	r2, #4
 8002848:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2202      	movs	r2, #2
 800284e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	699b      	ldr	r3, [r3, #24]
 8002856:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800285a:	2b00      	cmp	r3, #0
 800285c:	d003      	beq.n	8002866 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f000 f972 	bl	8002b48 <HAL_TIM_IC_CaptureCallback>
 8002864:	e005      	b.n	8002872 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f000 f965 	bl	8002b36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800286c:	6878      	ldr	r0, [r7, #4]
 800286e:	f000 f974 	bl	8002b5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2200      	movs	r2, #0
 8002876:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	f003 0308 	and.w	r3, r3, #8
 800287e:	2b00      	cmp	r3, #0
 8002880:	d020      	beq.n	80028c4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	f003 0308 	and.w	r3, r3, #8
 8002888:	2b00      	cmp	r3, #0
 800288a:	d01b      	beq.n	80028c4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f06f 0208 	mvn.w	r2, #8
 8002894:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2204      	movs	r2, #4
 800289a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	69db      	ldr	r3, [r3, #28]
 80028a2:	f003 0303 	and.w	r3, r3, #3
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d003      	beq.n	80028b2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f000 f94c 	bl	8002b48 <HAL_TIM_IC_CaptureCallback>
 80028b0:	e005      	b.n	80028be <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f000 f93f 	bl	8002b36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f000 f94e 	bl	8002b5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2200      	movs	r2, #0
 80028c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	f003 0310 	and.w	r3, r3, #16
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d020      	beq.n	8002910 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	f003 0310 	and.w	r3, r3, #16
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d01b      	beq.n	8002910 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f06f 0210 	mvn.w	r2, #16
 80028e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2208      	movs	r2, #8
 80028e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	69db      	ldr	r3, [r3, #28]
 80028ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d003      	beq.n	80028fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f000 f926 	bl	8002b48 <HAL_TIM_IC_CaptureCallback>
 80028fc:	e005      	b.n	800290a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f000 f919 	bl	8002b36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	f000 f928 	bl	8002b5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2200      	movs	r2, #0
 800290e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	f003 0301 	and.w	r3, r3, #1
 8002916:	2b00      	cmp	r3, #0
 8002918:	d00c      	beq.n	8002934 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	f003 0301 	and.w	r3, r3, #1
 8002920:	2b00      	cmp	r3, #0
 8002922:	d007      	beq.n	8002934 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f06f 0201 	mvn.w	r2, #1
 800292c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f7fe fd24 	bl	800137c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800293a:	2b00      	cmp	r3, #0
 800293c:	d00c      	beq.n	8002958 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002944:	2b00      	cmp	r3, #0
 8002946:	d007      	beq.n	8002958 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002950:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f000 fa6f 	bl	8002e36 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800295e:	2b00      	cmp	r3, #0
 8002960:	d00c      	beq.n	800297c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002968:	2b00      	cmp	r3, #0
 800296a:	d007      	beq.n	800297c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002974:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f000 f8f8 	bl	8002b6c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	f003 0320 	and.w	r3, r3, #32
 8002982:	2b00      	cmp	r3, #0
 8002984:	d00c      	beq.n	80029a0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	f003 0320 	and.w	r3, r3, #32
 800298c:	2b00      	cmp	r3, #0
 800298e:	d007      	beq.n	80029a0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f06f 0220 	mvn.w	r2, #32
 8002998:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f000 fa42 	bl	8002e24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80029a0:	bf00      	nop
 80029a2:	3710      	adds	r7, #16
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}

080029a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029b2:	2300      	movs	r3, #0
 80029b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d101      	bne.n	80029c4 <HAL_TIM_ConfigClockSource+0x1c>
 80029c0:	2302      	movs	r3, #2
 80029c2:	e0b4      	b.n	8002b2e <HAL_TIM_ConfigClockSource+0x186>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2202      	movs	r2, #2
 80029d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80029e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80029ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	68ba      	ldr	r2, [r7, #8]
 80029f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029fc:	d03e      	beq.n	8002a7c <HAL_TIM_ConfigClockSource+0xd4>
 80029fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a02:	f200 8087 	bhi.w	8002b14 <HAL_TIM_ConfigClockSource+0x16c>
 8002a06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a0a:	f000 8086 	beq.w	8002b1a <HAL_TIM_ConfigClockSource+0x172>
 8002a0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a12:	d87f      	bhi.n	8002b14 <HAL_TIM_ConfigClockSource+0x16c>
 8002a14:	2b70      	cmp	r3, #112	@ 0x70
 8002a16:	d01a      	beq.n	8002a4e <HAL_TIM_ConfigClockSource+0xa6>
 8002a18:	2b70      	cmp	r3, #112	@ 0x70
 8002a1a:	d87b      	bhi.n	8002b14 <HAL_TIM_ConfigClockSource+0x16c>
 8002a1c:	2b60      	cmp	r3, #96	@ 0x60
 8002a1e:	d050      	beq.n	8002ac2 <HAL_TIM_ConfigClockSource+0x11a>
 8002a20:	2b60      	cmp	r3, #96	@ 0x60
 8002a22:	d877      	bhi.n	8002b14 <HAL_TIM_ConfigClockSource+0x16c>
 8002a24:	2b50      	cmp	r3, #80	@ 0x50
 8002a26:	d03c      	beq.n	8002aa2 <HAL_TIM_ConfigClockSource+0xfa>
 8002a28:	2b50      	cmp	r3, #80	@ 0x50
 8002a2a:	d873      	bhi.n	8002b14 <HAL_TIM_ConfigClockSource+0x16c>
 8002a2c:	2b40      	cmp	r3, #64	@ 0x40
 8002a2e:	d058      	beq.n	8002ae2 <HAL_TIM_ConfigClockSource+0x13a>
 8002a30:	2b40      	cmp	r3, #64	@ 0x40
 8002a32:	d86f      	bhi.n	8002b14 <HAL_TIM_ConfigClockSource+0x16c>
 8002a34:	2b30      	cmp	r3, #48	@ 0x30
 8002a36:	d064      	beq.n	8002b02 <HAL_TIM_ConfigClockSource+0x15a>
 8002a38:	2b30      	cmp	r3, #48	@ 0x30
 8002a3a:	d86b      	bhi.n	8002b14 <HAL_TIM_ConfigClockSource+0x16c>
 8002a3c:	2b20      	cmp	r3, #32
 8002a3e:	d060      	beq.n	8002b02 <HAL_TIM_ConfigClockSource+0x15a>
 8002a40:	2b20      	cmp	r3, #32
 8002a42:	d867      	bhi.n	8002b14 <HAL_TIM_ConfigClockSource+0x16c>
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d05c      	beq.n	8002b02 <HAL_TIM_ConfigClockSource+0x15a>
 8002a48:	2b10      	cmp	r3, #16
 8002a4a:	d05a      	beq.n	8002b02 <HAL_TIM_ConfigClockSource+0x15a>
 8002a4c:	e062      	b.n	8002b14 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002a5e:	f000 f96a 	bl	8002d36 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002a70:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	68ba      	ldr	r2, [r7, #8]
 8002a78:	609a      	str	r2, [r3, #8]
      break;
 8002a7a:	e04f      	b.n	8002b1c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002a8c:	f000 f953 	bl	8002d36 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	689a      	ldr	r2, [r3, #8]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002a9e:	609a      	str	r2, [r3, #8]
      break;
 8002aa0:	e03c      	b.n	8002b1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002aae:	461a      	mov	r2, r3
 8002ab0:	f000 f8ca 	bl	8002c48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	2150      	movs	r1, #80	@ 0x50
 8002aba:	4618      	mov	r0, r3
 8002abc:	f000 f921 	bl	8002d02 <TIM_ITRx_SetConfig>
      break;
 8002ac0:	e02c      	b.n	8002b1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ace:	461a      	mov	r2, r3
 8002ad0:	f000 f8e8 	bl	8002ca4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2160      	movs	r1, #96	@ 0x60
 8002ada:	4618      	mov	r0, r3
 8002adc:	f000 f911 	bl	8002d02 <TIM_ITRx_SetConfig>
      break;
 8002ae0:	e01c      	b.n	8002b1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002aee:	461a      	mov	r2, r3
 8002af0:	f000 f8aa 	bl	8002c48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2140      	movs	r1, #64	@ 0x40
 8002afa:	4618      	mov	r0, r3
 8002afc:	f000 f901 	bl	8002d02 <TIM_ITRx_SetConfig>
      break;
 8002b00:	e00c      	b.n	8002b1c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4619      	mov	r1, r3
 8002b0c:	4610      	mov	r0, r2
 8002b0e:	f000 f8f8 	bl	8002d02 <TIM_ITRx_SetConfig>
      break;
 8002b12:	e003      	b.n	8002b1c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	73fb      	strb	r3, [r7, #15]
      break;
 8002b18:	e000      	b.n	8002b1c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002b1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2200      	movs	r2, #0
 8002b28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002b2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3710      	adds	r7, #16
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}

08002b36 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b36:	b480      	push	{r7}
 8002b38:	b083      	sub	sp, #12
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b3e:	bf00      	nop
 8002b40:	370c      	adds	r7, #12
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bc80      	pop	{r7}
 8002b46:	4770      	bx	lr

08002b48 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b50:	bf00      	nop
 8002b52:	370c      	adds	r7, #12
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bc80      	pop	{r7}
 8002b58:	4770      	bx	lr

08002b5a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b5a:	b480      	push	{r7}
 8002b5c:	b083      	sub	sp, #12
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b62:	bf00      	nop
 8002b64:	370c      	adds	r7, #12
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bc80      	pop	{r7}
 8002b6a:	4770      	bx	lr

08002b6c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b74:	bf00      	nop
 8002b76:	370c      	adds	r7, #12
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bc80      	pop	{r7}
 8002b7c:	4770      	bx	lr
	...

08002b80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b085      	sub	sp, #20
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
 8002b88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	4a2b      	ldr	r2, [pc, #172]	@ (8002c40 <TIM_Base_SetConfig+0xc0>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d007      	beq.n	8002ba8 <TIM_Base_SetConfig+0x28>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b9e:	d003      	beq.n	8002ba8 <TIM_Base_SetConfig+0x28>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	4a28      	ldr	r2, [pc, #160]	@ (8002c44 <TIM_Base_SetConfig+0xc4>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d108      	bne.n	8002bba <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002bae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	68fa      	ldr	r2, [r7, #12]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a20      	ldr	r2, [pc, #128]	@ (8002c40 <TIM_Base_SetConfig+0xc0>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d007      	beq.n	8002bd2 <TIM_Base_SetConfig+0x52>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002bc8:	d003      	beq.n	8002bd2 <TIM_Base_SetConfig+0x52>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	4a1d      	ldr	r2, [pc, #116]	@ (8002c44 <TIM_Base_SetConfig+0xc4>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d108      	bne.n	8002be4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002bd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	68db      	ldr	r3, [r3, #12]
 8002bde:	68fa      	ldr	r2, [r7, #12]
 8002be0:	4313      	orrs	r3, r2
 8002be2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	695b      	ldr	r3, [r3, #20]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	68fa      	ldr	r2, [r7, #12]
 8002bf6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	689a      	ldr	r2, [r3, #8]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	4a0d      	ldr	r2, [pc, #52]	@ (8002c40 <TIM_Base_SetConfig+0xc0>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d103      	bne.n	8002c18 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	691a      	ldr	r2, [r3, #16]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	691b      	ldr	r3, [r3, #16]
 8002c22:	f003 0301 	and.w	r3, r3, #1
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d005      	beq.n	8002c36 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	691b      	ldr	r3, [r3, #16]
 8002c2e:	f023 0201 	bic.w	r2, r3, #1
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	611a      	str	r2, [r3, #16]
  }
}
 8002c36:	bf00      	nop
 8002c38:	3714      	adds	r7, #20
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bc80      	pop	{r7}
 8002c3e:	4770      	bx	lr
 8002c40:	40012c00 	.word	0x40012c00
 8002c44:	40000400 	.word	0x40000400

08002c48 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b087      	sub	sp, #28
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	60f8      	str	r0, [r7, #12]
 8002c50:	60b9      	str	r1, [r7, #8]
 8002c52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	6a1b      	ldr	r3, [r3, #32]
 8002c58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	6a1b      	ldr	r3, [r3, #32]
 8002c5e:	f023 0201 	bic.w	r2, r3, #1
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002c72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	011b      	lsls	r3, r3, #4
 8002c78:	693a      	ldr	r2, [r7, #16]
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	f023 030a 	bic.w	r3, r3, #10
 8002c84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002c86:	697a      	ldr	r2, [r7, #20]
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	693a      	ldr	r2, [r7, #16]
 8002c92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	697a      	ldr	r2, [r7, #20]
 8002c98:	621a      	str	r2, [r3, #32]
}
 8002c9a:	bf00      	nop
 8002c9c:	371c      	adds	r7, #28
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bc80      	pop	{r7}
 8002ca2:	4770      	bx	lr

08002ca4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b087      	sub	sp, #28
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	60f8      	str	r0, [r7, #12]
 8002cac:	60b9      	str	r1, [r7, #8]
 8002cae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	6a1b      	ldr	r3, [r3, #32]
 8002cb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	6a1b      	ldr	r3, [r3, #32]
 8002cba:	f023 0210 	bic.w	r2, r3, #16
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	699b      	ldr	r3, [r3, #24]
 8002cc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002cce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	031b      	lsls	r3, r3, #12
 8002cd4:	693a      	ldr	r2, [r7, #16]
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002ce0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	011b      	lsls	r3, r3, #4
 8002ce6:	697a      	ldr	r2, [r7, #20]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	693a      	ldr	r2, [r7, #16]
 8002cf0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	697a      	ldr	r2, [r7, #20]
 8002cf6:	621a      	str	r2, [r3, #32]
}
 8002cf8:	bf00      	nop
 8002cfa:	371c      	adds	r7, #28
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bc80      	pop	{r7}
 8002d00:	4770      	bx	lr

08002d02 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002d02:	b480      	push	{r7}
 8002d04:	b085      	sub	sp, #20
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	6078      	str	r0, [r7, #4]
 8002d0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d18:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d1a:	683a      	ldr	r2, [r7, #0]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	f043 0307 	orr.w	r3, r3, #7
 8002d24:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	68fa      	ldr	r2, [r7, #12]
 8002d2a:	609a      	str	r2, [r3, #8]
}
 8002d2c:	bf00      	nop
 8002d2e:	3714      	adds	r7, #20
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bc80      	pop	{r7}
 8002d34:	4770      	bx	lr

08002d36 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d36:	b480      	push	{r7}
 8002d38:	b087      	sub	sp, #28
 8002d3a:	af00      	add	r7, sp, #0
 8002d3c:	60f8      	str	r0, [r7, #12]
 8002d3e:	60b9      	str	r1, [r7, #8]
 8002d40:	607a      	str	r2, [r7, #4]
 8002d42:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002d50:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	021a      	lsls	r2, r3, #8
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	431a      	orrs	r2, r3
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	697a      	ldr	r2, [r7, #20]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	697a      	ldr	r2, [r7, #20]
 8002d68:	609a      	str	r2, [r3, #8]
}
 8002d6a:	bf00      	nop
 8002d6c:	371c      	adds	r7, #28
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bc80      	pop	{r7}
 8002d72:	4770      	bx	lr

08002d74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b085      	sub	sp, #20
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d101      	bne.n	8002d8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002d88:	2302      	movs	r3, #2
 8002d8a:	e041      	b.n	8002e10 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2201      	movs	r2, #1
 8002d90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2202      	movs	r2, #2
 8002d98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002db2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	68fa      	ldr	r2, [r7, #12]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	68fa      	ldr	r2, [r7, #12]
 8002dc4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a14      	ldr	r2, [pc, #80]	@ (8002e1c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d009      	beq.n	8002de4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002dd8:	d004      	beq.n	8002de4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a10      	ldr	r2, [pc, #64]	@ (8002e20 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d10c      	bne.n	8002dfe <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002dea:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	68ba      	ldr	r2, [r7, #8]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	68ba      	ldr	r2, [r7, #8]
 8002dfc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2201      	movs	r2, #1
 8002e02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002e0e:	2300      	movs	r3, #0
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	3714      	adds	r7, #20
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bc80      	pop	{r7}
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	40012c00 	.word	0x40012c00
 8002e20:	40000400 	.word	0x40000400

08002e24 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002e2c:	bf00      	nop
 8002e2e:	370c      	adds	r7, #12
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bc80      	pop	{r7}
 8002e34:	4770      	bx	lr

08002e36 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e36:	b480      	push	{r7}
 8002e38:	b083      	sub	sp, #12
 8002e3a:	af00      	add	r7, sp, #0
 8002e3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e3e:	bf00      	nop
 8002e40:	370c      	adds	r7, #12
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bc80      	pop	{r7}
 8002e46:	4770      	bx	lr

08002e48 <memset>:
 8002e48:	4603      	mov	r3, r0
 8002e4a:	4402      	add	r2, r0
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d100      	bne.n	8002e52 <memset+0xa>
 8002e50:	4770      	bx	lr
 8002e52:	f803 1b01 	strb.w	r1, [r3], #1
 8002e56:	e7f9      	b.n	8002e4c <memset+0x4>

08002e58 <__libc_init_array>:
 8002e58:	b570      	push	{r4, r5, r6, lr}
 8002e5a:	2600      	movs	r6, #0
 8002e5c:	4d0c      	ldr	r5, [pc, #48]	@ (8002e90 <__libc_init_array+0x38>)
 8002e5e:	4c0d      	ldr	r4, [pc, #52]	@ (8002e94 <__libc_init_array+0x3c>)
 8002e60:	1b64      	subs	r4, r4, r5
 8002e62:	10a4      	asrs	r4, r4, #2
 8002e64:	42a6      	cmp	r6, r4
 8002e66:	d109      	bne.n	8002e7c <__libc_init_array+0x24>
 8002e68:	f000 f81a 	bl	8002ea0 <_init>
 8002e6c:	2600      	movs	r6, #0
 8002e6e:	4d0a      	ldr	r5, [pc, #40]	@ (8002e98 <__libc_init_array+0x40>)
 8002e70:	4c0a      	ldr	r4, [pc, #40]	@ (8002e9c <__libc_init_array+0x44>)
 8002e72:	1b64      	subs	r4, r4, r5
 8002e74:	10a4      	asrs	r4, r4, #2
 8002e76:	42a6      	cmp	r6, r4
 8002e78:	d105      	bne.n	8002e86 <__libc_init_array+0x2e>
 8002e7a:	bd70      	pop	{r4, r5, r6, pc}
 8002e7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e80:	4798      	blx	r3
 8002e82:	3601      	adds	r6, #1
 8002e84:	e7ee      	b.n	8002e64 <__libc_init_array+0xc>
 8002e86:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e8a:	4798      	blx	r3
 8002e8c:	3601      	adds	r6, #1
 8002e8e:	e7f2      	b.n	8002e76 <__libc_init_array+0x1e>
 8002e90:	08002edc 	.word	0x08002edc
 8002e94:	08002edc 	.word	0x08002edc
 8002e98:	08002edc 	.word	0x08002edc
 8002e9c:	08002ee0 	.word	0x08002ee0

08002ea0 <_init>:
 8002ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ea2:	bf00      	nop
 8002ea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ea6:	bc08      	pop	{r3}
 8002ea8:	469e      	mov	lr, r3
 8002eaa:	4770      	bx	lr

08002eac <_fini>:
 8002eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eae:	bf00      	nop
 8002eb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002eb2:	bc08      	pop	{r3}
 8002eb4:	469e      	mov	lr, r3
 8002eb6:	4770      	bx	lr
