# compile vhdl design source files
vhdl xil_defaultlib  "../../../../fsm.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sim_1/imports/Test Bench Progetto/tb_esempio_1.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sim_1/imports/Test Bench Progetto/tb_seq_min.vhd"

# Do not sort compile order
nosort
