#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Apr 11 11:29:22 2020
# Process ID: 6540
# Current directory: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado
# Command line: vivado
# Log file: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/vivado.log
# Journal file: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
source TB_UART.tcl
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run all
relaunch_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
close_sim
launch_simulation
launch_simulation
source TB_UART.tcl
run 200 ns
run 200 ns
run 200 ns
close_sim
launch_simulation
source TB_UART.tcl
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/TB_UART/TOP_UART_INST/UART_TX_INST}} 
current_wave_config {Untitled 3}
add_wave {{/TB_UART}} 
current_wave_config {Untitled 3}
add_wave {{/TB_UART/TOP_UART_INST/UART_RX_INST}} 
current_wave_config {Untitled 3}
add_wave {{/TB_UART/TOP_UART_INST/UART_TX_INST}} 
current_wave_config {Untitled 3}
add_wave {{/TB_UART}} 
current_wave_config {Untitled 3}
add_wave {{/TB_UART/TOP_UART_INST/UART_TX_INST}} 
current_wave_config {Untitled 3}
add_wave {{/TB_UART/TOP_UART_INST/UART_RX_INST}} 
relaunch_sim
set_property is_enabled false [get_files  {/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_CoreRV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v}]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
close_sim
launch_simulation
source TB_UART.tcl
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
close_sim
launch_simulation
source TB_UART.tcl
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 us
run 1000 us
run all
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
set_property is_enabled true [get_files  {/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_CoreRV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v}]
set_property is_enabled true [get_files  /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TOP_RV32 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TB_UART [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
relaunch_sim
run all
