<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2015.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="5" Path="/home/red-pitaya/Digittrigger/Digittrigger.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="1fcf6d2f0422410ea1848ce4cf70959b"/>
    <Option Name="Part" Val="xc7z010clg400-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../red-pitaya-notes/tmp/cores"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../Desktop/trigger"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="EnableCoreContainerForIPI" Val="FALSE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/system/system.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/system.bd"/>
          <Attr Name="ImportTime" Val="1453777170"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_dds_compiler_0_0/system_dds_compiler_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_axis_red_pitaya_dac_0_0/system_axis_red_pitaya_dac_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_auto_pc_0/system_auto_pc_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_buf_0_0/system_buf_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_ps_0_0/system_ps_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_buf_1_0/system_buf_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_rst_0_0/system_rst_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_cntr_0_0/system_cntr_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_adc_0_0/system_adc_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_slice_3_0/system_slice_3_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_const_0_0/system_const_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_ps_0_axi_periph_0/system_ps_0_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_cfg_0_0/system_cfg_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_slice_0_0/system_slice_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_writer_0_0/system_writer_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_slice_4_0/system_slice_4_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_const_1_0/system_const_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_fifo_0_0/system_fifo_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_pktzr_0_0/system_pktzr_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_conv_0_0/system_conv_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_slice_1_0/system_slice_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_slice_2_0/system_slice_2_0.xci"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/system/hdl/system_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/hdl/system_wrapper.v"/>
          <Attr Name="ImportTime" Val="1446861945"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/system/ip/system_ps_0_axi_periph_0/system_ps_0_axi_periph_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_ps_0_axi_periph_0/system_ps_0_axi_periph_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1446854520"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/system/ip/system_writer_0_0/system_writer_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_writer_0_0/system_writer_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1446856611"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/system/ip/system_pktzr_0_0/system_pktzr_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_pktzr_0_0/system_pktzr_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1453776592"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="system_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/cfg/ports.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../red-pitaya-notes/cfg/ports.xdc"/>
          <Attr Name="ImportTime" Val="1444560785"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/cfg/clocks.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../red-pitaya-notes/cfg/clocks.xdc"/>
          <Attr Name="ImportTime" Val="1444560785"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="system_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Higher performance designs, resource sharing is turned off, the global fanout guide is set to a lower number, FSM extraction forced to one-hot, LUT combining is disabled, equivalent registers are preserved, SRL are inferred  with a larger threshold" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Flow_PerfOptimized_High" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design">
          <Option Id="FsmExtraction">1</Option>
          <Option Id="RepFanoutThreshold">400</Option>
          <Option Id="KeepEquivalentRegisters">1</Option>
          <Option Id="ResourceSharing">2</Option>
          <Option Id="NoCombineLuts">1</Option>
          <Option Id="ShregMinSize">5</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="To compensate for optimistic delay estimation, add extra delay cost to long distance and high fanout connections. (high setting, most pessimistic)" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Performance_NetDelay_high" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design">
          <Option Id="Directive">2</Option>
        </Step>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1"/>
        <Step Id="route_design">
          <Option Id="Directive">4</Option>
        </Step>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
  </Runs>
</Project>
