Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Aug  9 10:44:21 2016
| Host         : micron-ubuntu running 64-bit Ubuntu 14.04.2 LTS
| Command      : report_utilization -file Pico_Toplevel_utilization_placed.rpt -pb Pico_Toplevel_utilization_placed.pb
| Design       : Pico_Toplevel
| Device       : xcku060ffva1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   |  5077 |     0 |    331680 |  1.53 |
|   LUT as Logic             |  4453 |     0 |    331680 |  1.34 |
|   LUT as Memory            |   624 |     0 |    146880 |  0.42 |
|     LUT as Distributed RAM |   392 |     0 |           |       |
|     LUT as Shift Register  |   232 |     0 |           |       |
| CLB Registers              | 11200 |     0 |    663360 |  1.69 |
|   Register as Flip Flop    | 11200 |     0 |    663360 |  1.69 |
|   Register as Latch        |     0 |     0 |    663360 |  0.00 |
| CARRY8                     |   138 |     0 |     41460 |  0.33 |
| F7 Muxes                   |    70 |     0 |    165840 |  0.04 |
| F8 Muxes                   |    34 |     0 |     82920 |  0.04 |
| F9 Muxes                   |     0 |     0 |     41460 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 96    |          Yes |           - |          Set |
| 157   |          Yes |           - |        Reset |
| 137   |          Yes |         Set |            - |
| 10810 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+------------------------------------------+------+-------+-----------+-------+
|                 Site Type                | Used | Fixed | Available | Util% |
+------------------------------------------+------+-------+-----------+-------+
| CLB                                      | 1258 |     0 |     41460 |  3.03 |
|   CLBL                                   | 1148 |     0 |           |       |
|   CLBM                                   |  110 |     0 |           |       |
| LUT as Logic                             | 4453 |     0 |    331680 |  1.34 |
|   using O5 output only                   |   87 |       |           |       |
|   using O6 output only                   | 3716 |       |           |       |
|   using O5 and O6                        |  650 |       |           |       |
| LUT as Memory                            |  624 |     0 |    146880 |  0.42 |
|   LUT as Distributed RAM                 |  392 |     0 |           |       |
|     using O5 output only                 |    0 |       |           |       |
|     using O6 output only                 |   48 |       |           |       |
|     using O5 and O6                      |  344 |       |           |       |
|   LUT as Shift Register                  |  232 |     0 |           |       |
|     using O5 output only                 |    0 |       |           |       |
|     using O6 output only                 |   38 |       |           |       |
|     using O5 and O6                      |  194 |       |           |       |
| LUT Flip Flop Pairs                      | 3464 |     0 |    331680 |  1.04 |
|   fully used LUT-FF pairs                |  805 |       |           |       |
|   LUT-FF pairs with one unused LUT       | 2644 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop | 1558 |       |           |       |
| Unique Control Sets                      |  230 |       |           |       |
+------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   42 |     0 |      1080 |  3.89 |
|   RAMB36/FIFO*    |   29 |     2 |      1080 |  2.69 |
|     FIFO36E2 only |   22 |       |           |       |
|     RAMB36E2 only |    7 |       |           |       |
|   RAMB18          |   26 |     8 |      2160 |  1.20 |
|     FIFO18E2 only |    1 |       |           |       |
|     RAMB18E2 only |   25 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2760 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    6 |     6 |       520 |  1.15 |
| HPIOB            |    5 |     5 |       416 |  1.20 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HRIO             |    1 |     1 |       104 |  0.96 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |       240 |  0.42 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       240 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        96 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       624 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        96 |  0.00 |
| RIU_OR           |    0 |     0 |        48 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    8 |     3 |       624 |  1.28 |
|   BUFGCE             |    3 |     0 |       288 |  1.04 |
|   BUFGCE_DIV         |    0 |     0 |        48 |  0.00 |
|   BUFG_GT            |    5 |     3 |       192 |  2.60 |
|   BUFGCTRL*          |    0 |     0 |        96 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        24 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        12 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE3_CHANNEL   |    8 |     8 |        28 |  28.57 |
| GTHE3_COMMON    |    2 |     0 |         7 |  28.57 |
| IBUFDS_GTE3     |    1 |     1 |        14 |   7.14 |
| OBUFDS_GTE3     |    0 |     0 |        14 |   0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        14 |   0.00 |
| PCIE_3_1        |    1 |     1 |         3 |  33.33 |
| SYSMONE1        |    1 |     0 |         1 | 100.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 10810 |            Register |
| LUT4          |  1739 |                 CLB |
| LUT6          |  1221 |                 CLB |
| LUT3          |   828 |                 CLB |
| LUT2          |   628 |                 CLB |
| RAMD32        |   602 |                 CLB |
| LUT5          |   550 |                 CLB |
| SRL16E        |   426 |                 CLB |
| FDCE          |   157 |            Register |
| CARRY8        |   138 |                 CLB |
| LUT1          |   137 |                 CLB |
| FDSE          |   137 |            Register |
| FDPE          |    96 |            Register |
| RAMS32        |    86 |                 CLB |
| MUXF7         |    70 |                 CLB |
| RAMD64E       |    48 |                 CLB |
| MUXF8         |    34 |                 CLB |
| RAMB18E2      |    25 |           Block Ram |
| FIFO36E2      |    22 |           Block Ram |
| GTHE3_CHANNEL |     8 |            Advanced |
| RAMB36E2      |     7 |           Block Ram |
| BUFG_GT       |     5 |               Clock |
| OBUF          |     3 |                 I/O |
| BUFGCE        |     3 |               Clock |
| GTHE3_COMMON  |     2 |            Advanced |
| BUFG_GT_SYNC  |     2 |               Clock |
| SYSMONE1      |     1 |            Advanced |
| PCIE_3_1      |     1 |            Advanced |
| IBUF_ANALOG   |     1 |                 I/O |
| IBUFDS_GTE3   |     1 |            Advanced |
| IBUFCTRL      |     1 |              Others |
| FIFO18E2      |     1 |           Block Ram |
| DIFFINBUF     |     1 |                 I/O |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------+------+
|       Ref Name      | Used |
+---------------------+------+
| coregen_fifo_32x128 |    5 |
| pcie3_ultrascale_0  |    1 |
+---------------------+------+


