{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519462798007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519462798013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 24 00:59:57 2018 " "Processing started: Sat Feb 24 00:59:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519462798013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519462798013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SSI_Reader_Test -c SSI_Reader_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off SSI_Reader_Test -c SSI_Reader_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519462798013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519462798685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519462798685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519462810002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519462810002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "../Library/uart_receiver.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_receiver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519462810008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519462810008 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "iob ../Library/uart.v(26) " "Unrecognized synthesis attribute \"iob\" at ../Library/uart.v(26)" {  } { { "../Library/uart.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart.v" 26 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519462810010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../Library/uart.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519462810011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519462810011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/ssi_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file /mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/ssi_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSI_Reader " "Found entity 1: SSI_Reader" {  } { { "../Library/SSI_Reader.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519462810014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519462810014 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ssi_reader_test.v(87) " "Verilog HDL Module Instantiation warning at ssi_reader_test.v(87): ignored dangling comma in List of Port Connections" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 87 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1519462810064 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ssi_reader_test.v 1 1 " "Using design file ssi_reader_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SSI_Reader_Test " "Found entity 1: SSI_Reader_Test" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519462810065 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1519462810065 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SSI_Reader_Test " "Elaborating entity \"SSI_Reader_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519462810067 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_out_ready 0 ssi_reader_test.v(55) " "Net \"data_out_ready\" at ssi_reader_test.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1519462810068 "|SSI_Reader_Test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rst 0 ssi_reader_test.v(56) " "Net \"rst\" at ssi_reader_test.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1519462810068 "|SSI_Reader_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK ssi_reader_test.v(21) " "Output port \"I2C_SCLK\" at ssi_reader_test.v(21) has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519462810068 "|SSI_Reader_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSI_Reader SSI_Reader:Read_SSI " "Elaborating entity \"SSI_Reader\" for hierarchy \"SSI_Reader:Read_SSI\"" {  } { { "ssi_reader_test.v" "Read_SSI" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519462810070 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SSI_Reader.v(42) " "Verilog HDL assignment warning at SSI_Reader.v(42): truncated value with size 32 to match size of target (6)" {  } { { "../Library/SSI_Reader.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519462810077 "|SSI_Reader_Test|SSI_Reader:Read_SSI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 SSI_Reader.v(48) " "Verilog HDL assignment warning at SSI_Reader.v(48): truncated value with size 32 to match size of target (20)" {  } { { "../Library/SSI_Reader.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519462810078 "|SSI_Reader_Test|SSI_Reader:Read_SSI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SSI_Reader.v(55) " "Verilog HDL assignment warning at SSI_Reader.v(55): truncated value with size 32 to match size of target (4)" {  } { { "../Library/SSI_Reader.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519462810078 "|SSI_Reader_Test|SSI_Reader:Read_SSI"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data SSI_Reader.v(61) " "Verilog HDL Always Construct warning at SSI_Reader.v(61): inferring latch(es) for variable \"read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../Library/SSI_Reader.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1519462810079 "|SSI_Reader_Test|SSI_Reader:Read_SSI"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NCS SSI_Reader.v(61) " "Verilog HDL Always Construct warning at SSI_Reader.v(61): inferring latch(es) for variable \"NCS\", which holds its previous value in one or more paths through the always construct" {  } { { "../Library/SSI_Reader.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1519462810079 "|SSI_Reader_Test|SSI_Reader:Read_SSI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NCS SSI_Reader.v(61) " "Inferred latch for \"NCS\" at SSI_Reader.v(61)" {  } { { "../Library/SSI_Reader.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519462810080 "|SSI_Reader_Test|SSI_Reader:Read_SSI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[0\] SSI_Reader.v(61) " "Inferred latch for \"read_data\[0\]\" at SSI_Reader.v(61)" {  } { { "../Library/SSI_Reader.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519462810081 "|SSI_Reader_Test|SSI_Reader:Read_SSI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[1\] SSI_Reader.v(61) " "Inferred latch for \"read_data\[1\]\" at SSI_Reader.v(61)" {  } { { "../Library/SSI_Reader.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519462810081 "|SSI_Reader_Test|SSI_Reader:Read_SSI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[2\] SSI_Reader.v(61) " "Inferred latch for \"read_data\[2\]\" at SSI_Reader.v(61)" {  } { { "../Library/SSI_Reader.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519462810081 "|SSI_Reader_Test|SSI_Reader:Read_SSI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[3\] SSI_Reader.v(61) " "Inferred latch for \"read_data\[3\]\" at SSI_Reader.v(61)" {  } { { "../Library/SSI_Reader.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519462810081 "|SSI_Reader_Test|SSI_Reader:Read_SSI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[4\] SSI_Reader.v(61) " "Inferred latch for \"read_data\[4\]\" at SSI_Reader.v(61)" {  } { { "../Library/SSI_Reader.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519462810081 "|SSI_Reader_Test|SSI_Reader:Read_SSI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[5\] SSI_Reader.v(61) " "Inferred latch for \"read_data\[5\]\" at SSI_Reader.v(61)" {  } { { "../Library/SSI_Reader.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519462810081 "|SSI_Reader_Test|SSI_Reader:Read_SSI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[6\] SSI_Reader.v(61) " "Inferred latch for \"read_data\[6\]\" at SSI_Reader.v(61)" {  } { { "../Library/SSI_Reader.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519462810081 "|SSI_Reader_Test|SSI_Reader:Read_SSI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[7\] SSI_Reader.v(61) " "Inferred latch for \"read_data\[7\]\" at SSI_Reader.v(61)" {  } { { "../Library/SSI_Reader.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519462810081 "|SSI_Reader_Test|SSI_Reader:Read_SSI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[8\] SSI_Reader.v(61) " "Inferred latch for \"read_data\[8\]\" at SSI_Reader.v(61)" {  } { { "../Library/SSI_Reader.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519462810081 "|SSI_Reader_Test|SSI_Reader:Read_SSI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[9\] SSI_Reader.v(61) " "Inferred latch for \"read_data\[9\]\" at SSI_Reader.v(61)" {  } { { "../Library/SSI_Reader.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519462810082 "|SSI_Reader_Test|SSI_Reader:Read_SSI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:on_chip_uart " "Elaborating entity \"uart\" for hierarchy \"uart:on_chip_uart\"" {  } { { "ssi_reader_test.v" "on_chip_uart" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519462810093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart:on_chip_uart\|uart_transmitter:uatransmit " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart:on_chip_uart\|uart_transmitter:uatransmit\"" {  } { { "../Library/uart.v" "uatransmit" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519462810095 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_transmitter.v(48) " "Verilog HDL assignment warning at uart_transmitter.v(48): truncated value with size 32 to match size of target (13)" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519462810096 "|SSI_Reader_Test|uart:on_chip_uart|uart_transmitter:uatransmit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_transmitter.v(58) " "Verilog HDL assignment warning at uart_transmitter.v(58): truncated value with size 32 to match size of target (4)" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519462810096 "|SSI_Reader_Test|uart:on_chip_uart|uart_transmitter:uatransmit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_transmitter.v(69) " "Verilog HDL assignment warning at uart_transmitter.v(69): truncated value with size 32 to match size of target (1)" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519462810096 "|SSI_Reader_Test|uart:on_chip_uart|uart_transmitter:uatransmit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart:on_chip_uart\|uart_receiver:uareceive " "Elaborating entity \"uart_receiver\" for hierarchy \"uart:on_chip_uart\|uart_receiver:uareceive\"" {  } { { "../Library/uart.v" "uareceive" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519462810097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_receiver.v(53) " "Verilog HDL assignment warning at uart_receiver.v(53): truncated value with size 32 to match size of target (13)" {  } { { "../Library/uart_receiver.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_receiver.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519462810098 "|SSI_Reader_Test|uart:on_chip_uart|uart_receiver:uareceive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_receiver.v(63) " "Verilog HDL assignment warning at uart_receiver.v(63): truncated value with size 32 to match size of target (4)" {  } { { "../Library/uart_receiver.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_receiver.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519462810098 "|SSI_Reader_Test|uart:on_chip_uart|uart_receiver:uareceive"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIOH0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIOH0\[0\]\" and its non-tri-state driver." {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1519462810661 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIOH0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIOH0\[3\]\" and its non-tri-state driver." {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1519462810661 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIOH0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIOH0\[5\]\" and its non-tri-state driver." {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1519462810661 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1519462810661 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[1\] " "bidirectional pin \"GPIOH0\[1\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[7\] " "bidirectional pin \"GPIOH0\[7\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[9\] " "bidirectional pin \"GPIOH0\[9\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[11\] " "bidirectional pin \"GPIOH0\[11\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[2\] " "bidirectional pin \"GPIOH0\[2\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[4\] " "bidirectional pin \"GPIOH0\[4\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[6\] " "bidirectional pin \"GPIOH0\[6\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[8\] " "bidirectional pin \"GPIOH0\[8\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[10\] " "bidirectional pin \"GPIOH0\[10\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[12\] " "bidirectional pin \"GPIOH0\[12\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[13\] " "bidirectional pin \"GPIOH0\[13\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[14\] " "bidirectional pin \"GPIOH0\[14\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[15\] " "bidirectional pin \"GPIOH0\[15\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[16\] " "bidirectional pin \"GPIOH0\[16\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[17\] " "bidirectional pin \"GPIOH0\[17\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[18\] " "bidirectional pin \"GPIOH0\[18\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[19\] " "bidirectional pin \"GPIOH0\[19\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[20\] " "bidirectional pin \"GPIOH0\[20\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[21\] " "bidirectional pin \"GPIOH0\[21\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[22\] " "bidirectional pin \"GPIOH0\[22\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[23\] " "bidirectional pin \"GPIOH0\[23\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[24\] " "bidirectional pin \"GPIOH0\[24\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[25\] " "bidirectional pin \"GPIOH0\[25\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[26\] " "bidirectional pin \"GPIOH0\[26\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[27\] " "bidirectional pin \"GPIOH0\[27\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[28\] " "bidirectional pin \"GPIOH0\[28\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[29\] " "bidirectional pin \"GPIOH0\[29\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[30\] " "bidirectional pin \"GPIOH0\[30\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[31\] " "bidirectional pin \"GPIOH0\[31\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[32\] " "bidirectional pin \"GPIOH0\[32\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[33\] " "bidirectional pin \"GPIOH0\[33\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[0\] " "bidirectional pin \"GPIOH1\[0\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[1\] " "bidirectional pin \"GPIOH1\[1\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[2\] " "bidirectional pin \"GPIOH1\[2\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[3\] " "bidirectional pin \"GPIOH1\[3\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[4\] " "bidirectional pin \"GPIOH1\[4\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[5\] " "bidirectional pin \"GPIOH1\[5\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[6\] " "bidirectional pin \"GPIOH1\[6\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[7\] " "bidirectional pin \"GPIOH1\[7\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[8\] " "bidirectional pin \"GPIOH1\[8\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[9\] " "bidirectional pin \"GPIOH1\[9\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[10\] " "bidirectional pin \"GPIOH1\[10\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[11\] " "bidirectional pin \"GPIOH1\[11\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[12\] " "bidirectional pin \"GPIOH1\[12\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[13\] " "bidirectional pin \"GPIOH1\[13\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[14\] " "bidirectional pin \"GPIOH1\[14\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[15\] " "bidirectional pin \"GPIOH1\[15\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[16\] " "bidirectional pin \"GPIOH1\[16\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[17\] " "bidirectional pin \"GPIOH1\[17\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[18\] " "bidirectional pin \"GPIOH1\[18\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[19\] " "bidirectional pin \"GPIOH1\[19\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[20\] " "bidirectional pin \"GPIOH1\[20\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[21\] " "bidirectional pin \"GPIOH1\[21\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[22\] " "bidirectional pin \"GPIOH1\[22\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[23\] " "bidirectional pin \"GPIOH1\[23\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[24\] " "bidirectional pin \"GPIOH1\[24\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[25\] " "bidirectional pin \"GPIOH1\[25\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[26\] " "bidirectional pin \"GPIOH1\[26\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[27\] " "bidirectional pin \"GPIOH1\[27\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[28\] " "bidirectional pin \"GPIOH1\[28\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[29\] " "bidirectional pin \"GPIOH1\[29\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[30\] " "bidirectional pin \"GPIOH1\[30\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[31\] " "bidirectional pin \"GPIOH1\[31\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[32\] " "bidirectional pin \"GPIOH1\[32\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[33\] " "bidirectional pin \"GPIOH1\[33\]\" has no driver" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519462810662 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1519462810662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSI_Reader:Read_SSI\|NCS " "Latch SSI_Reader:Read_SSI\|NCS has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSI_Reader:Read_SSI\|curr_state\[0\] " "Ports D and ENA on the latch are fed by the same signal SSI_Reader:Read_SSI\|curr_state\[0\]" {  } { { "../Library/SSI_Reader.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1519462810666 ""}  } { { "../Library/SSI_Reader.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1519462810666 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIOH0\[0\]~synth " "Node \"GPIOH0\[0\]~synth\"" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519462810712 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIOH0\[3\]~synth " "Node \"GPIOH0\[3\]~synth\"" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519462810712 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIOH0\[5\]~synth " "Node \"GPIOH0\[5\]~synth\"" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519462810712 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1519462810712 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519462810712 "|SSI_Reader_Test|I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1519462810712 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1519462810821 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[7\] GPIOH0\[9\] " "Output pin \"LED\[7\]\" driven by bidirectional pin \"GPIOH0\[9\]\" cannot be tri-stated" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 12 -1 0 } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1519462810991 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[6\] GPIOH0\[11\] " "Output pin \"LED\[6\]\" driven by bidirectional pin \"GPIOH0\[11\]\" cannot be tri-stated" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 12 -1 0 } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1519462810991 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1519462811465 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519462811465 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519462811505 "|SSI_Reader_Test|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519462811505 "|SSI_Reader_Test|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519462811505 "|SSI_Reader_Test|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519462811505 "|SSI_Reader_Test|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519462811505 "|SSI_Reader_Test|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519462811505 "|SSI_Reader_Test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519462811505 "|SSI_Reader_Test|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519462811505 "|SSI_Reader_Test|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519462811505 "|SSI_Reader_Test|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIOH0_IN\[0\] " "No output dependent on input pin \"GPIOH0_IN\[0\]\"" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519462811505 "|SSI_Reader_Test|GPIOH0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIOH0_IN\[1\] " "No output dependent on input pin \"GPIOH0_IN\[1\]\"" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519462811505 "|SSI_Reader_Test|GPIOH0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIOH1_IN\[0\] " "No output dependent on input pin \"GPIOH1_IN\[0\]\"" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519462811505 "|SSI_Reader_Test|GPIOH1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIOH1_IN\[1\] " "No output dependent on input pin \"GPIOH1_IN\[1\]\"" {  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519462811505 "|SSI_Reader_Test|GPIOH1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1519462811505 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "215 " "Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519462811506 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519462811506 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "82 " "Implemented 82 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1519462811506 ""} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Implemented 110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1519462811506 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1519462811506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 125 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "727 " "Peak virtual memory: 727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519462811528 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 24 01:00:11 2018 " "Processing ended: Sat Feb 24 01:00:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519462811528 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519462811528 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519462811528 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519462811528 ""}
