module stm::Syntax


// state machines + resolve.

start syntax Machine = ;