//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21554848
// Cuda compilation tools, release 8.0, V8.0.61
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	cuda_pmk_kernel

.visible .entry cuda_pmk_kernel(
	.param .u64 cuda_pmk_kernel_param_0,
	.param .u64 cuda_pmk_kernel_param_1
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<3843>;
	.reg .b64 	%rd<16>;


	ld.param.u64 	%rd1, [cuda_pmk_kernel_param_0];
	cvta.to.global.u64 	%rd3, %rd1;
	mov.u32 	%r76, %ntid.x;
	mov.u32 	%r77, %ctaid.x;
	mov.u32 	%r78, %tid.x;
	mad.lo.s32 	%r79, %r76, %r77, %r78;
	mul.wide.s32 	%rd4, %r79, 80;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u32 	%r3814, [%rd5+40];
	ld.global.u32 	%r3817, [%rd5+44];
	ld.global.u32 	%r3820, [%rd5+48];
	ld.global.u32 	%r3823, [%rd5+52];
	ld.global.u32 	%r3826, [%rd5+56];
	ld.global.u32 	%r6, [%rd5+16];
	ld.global.u32 	%r7, [%rd5];
	ld.global.u32 	%r8, [%rd5+12];
	ld.global.u32 	%r9, [%rd5+8];
	ld.global.u32 	%r10, [%rd5+4];
	ld.global.u32 	%r11, [%rd5+20];
	ld.global.u32 	%r12, [%rd5+32];
	ld.global.u32 	%r13, [%rd5+28];
	ld.global.u32 	%r14, [%rd5+24];
	ld.global.u32 	%r15, [%rd5+36];
	mov.u32 	%r3811, 0;
	mov.u32 	%r3813, %r3814;
	mov.u32 	%r3816, %r3817;
	mov.u32 	%r3819, %r3820;
	mov.u32 	%r3822, %r3823;
	mov.u32 	%r3825, %r3826;

BB0_1:
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7, 5;
	shr.b32 	%rhs, %r7, 27;
	add.u32 	%r80, %lhs, %rhs;
	}
	add.s32 	%r81, %r3813, %r80;
	add.s32 	%r82, %r81, %r6;
	xor.b32  	%r83, %r8, %r9;
	and.b32  	%r84, %r83, %r10;
	xor.b32  	%r85, %r84, %r8;
	add.s32 	%r86, %r82, %r85;
	add.s32 	%r87, %r86, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r87, 5;
	shr.b32 	%rhs, %r87, 27;
	add.u32 	%r88, %lhs, %rhs;
	}
	add.s32 	%r89, %r3816, %r8;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10, 30;
	shr.b32 	%rhs, %r10, 2;
	add.u32 	%r90, %lhs, %rhs;
	}
	xor.b32  	%r91, %r90, %r9;
	and.b32  	%r92, %r91, %r7;
	xor.b32  	%r93, %r92, %r9;
	add.s32 	%r94, %r89, %r93;
	add.s32 	%r95, %r94, %r88;
	add.s32 	%r96, %r95, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r96, 5;
	shr.b32 	%rhs, %r96, 27;
	add.u32 	%r97, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7, 30;
	shr.b32 	%rhs, %r7, 2;
	add.u32 	%r98, %lhs, %rhs;
	}
	xor.b32  	%r99, %r90, %r98;
	and.b32  	%r100, %r87, %r99;
	xor.b32  	%r101, %r100, %r90;
	add.s32 	%r102, %r3819, %r9;
	add.s32 	%r103, %r102, %r101;
	add.s32 	%r104, %r103, %r97;
	add.s32 	%r105, %r104, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r87, 30;
	shr.b32 	%rhs, %r87, 2;
	add.u32 	%r106, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r105, 5;
	shr.b32 	%rhs, %r105, 27;
	add.u32 	%r107, %lhs, %rhs;
	}
	xor.b32  	%r108, %r106, %r98;
	and.b32  	%r109, %r96, %r108;
	xor.b32  	%r110, %r109, %r98;
	add.s32 	%r111, %r3822, %r90;
	add.s32 	%r112, %r111, %r110;
	add.s32 	%r113, %r112, %r107;
	add.s32 	%r114, %r113, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r96, 30;
	shr.b32 	%rhs, %r96, 2;
	add.u32 	%r115, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r114, 5;
	shr.b32 	%rhs, %r114, 27;
	add.u32 	%r116, %lhs, %rhs;
	}
	xor.b32  	%r117, %r115, %r106;
	and.b32  	%r118, %r105, %r117;
	xor.b32  	%r119, %r118, %r106;
	add.s32 	%r120, %r3825, %r98;
	add.s32 	%r121, %r120, %r119;
	add.s32 	%r122, %r121, %r116;
	add.s32 	%r123, %r122, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r105, 30;
	shr.b32 	%rhs, %r105, 2;
	add.u32 	%r124, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r123, 5;
	shr.b32 	%rhs, %r123, 27;
	add.u32 	%r125, %lhs, %rhs;
	}
	xor.b32  	%r126, %r124, %r115;
	and.b32  	%r127, %r114, %r126;
	xor.b32  	%r128, %r127, %r115;
	add.s32 	%r129, %r106, %r128;
	add.s32 	%r130, %r129, %r125;
	add.s32 	%r131, %r130, -628983399;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r114, 30;
	shr.b32 	%rhs, %r114, 2;
	add.u32 	%r132, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r131, 5;
	shr.b32 	%rhs, %r131, 27;
	add.u32 	%r133, %lhs, %rhs;
	}
	xor.b32  	%r134, %r132, %r124;
	and.b32  	%r135, %r123, %r134;
	xor.b32  	%r136, %r135, %r124;
	add.s32 	%r137, %r115, %r136;
	add.s32 	%r138, %r137, %r133;
	add.s32 	%r139, %r138, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r123, 30;
	shr.b32 	%rhs, %r123, 2;
	add.u32 	%r140, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r139, 5;
	shr.b32 	%rhs, %r139, 27;
	add.u32 	%r141, %lhs, %rhs;
	}
	xor.b32  	%r142, %r140, %r132;
	and.b32  	%r143, %r131, %r142;
	xor.b32  	%r144, %r143, %r132;
	add.s32 	%r145, %r124, %r144;
	add.s32 	%r146, %r145, %r141;
	add.s32 	%r147, %r146, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r131, 30;
	shr.b32 	%rhs, %r131, 2;
	add.u32 	%r148, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r147, 5;
	shr.b32 	%rhs, %r147, 27;
	add.u32 	%r149, %lhs, %rhs;
	}
	xor.b32  	%r150, %r148, %r140;
	and.b32  	%r151, %r139, %r150;
	xor.b32  	%r152, %r151, %r140;
	add.s32 	%r153, %r132, %r152;
	add.s32 	%r154, %r153, %r149;
	add.s32 	%r155, %r154, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r139, 30;
	shr.b32 	%rhs, %r139, 2;
	add.u32 	%r156, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r155, 5;
	shr.b32 	%rhs, %r155, 27;
	add.u32 	%r157, %lhs, %rhs;
	}
	xor.b32  	%r158, %r156, %r148;
	and.b32  	%r159, %r147, %r158;
	xor.b32  	%r160, %r159, %r148;
	add.s32 	%r161, %r140, %r160;
	add.s32 	%r162, %r161, %r157;
	add.s32 	%r163, %r162, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r147, 30;
	shr.b32 	%rhs, %r147, 2;
	add.u32 	%r164, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r163, 5;
	shr.b32 	%rhs, %r163, 27;
	add.u32 	%r165, %lhs, %rhs;
	}
	xor.b32  	%r166, %r164, %r156;
	and.b32  	%r167, %r155, %r166;
	xor.b32  	%r168, %r167, %r156;
	add.s32 	%r169, %r148, %r168;
	add.s32 	%r170, %r169, %r165;
	add.s32 	%r171, %r170, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r155, 30;
	shr.b32 	%rhs, %r155, 2;
	add.u32 	%r172, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r171, 5;
	shr.b32 	%rhs, %r171, 27;
	add.u32 	%r173, %lhs, %rhs;
	}
	xor.b32  	%r174, %r172, %r164;
	and.b32  	%r175, %r163, %r174;
	xor.b32  	%r176, %r175, %r164;
	add.s32 	%r177, %r156, %r176;
	add.s32 	%r178, %r177, %r173;
	add.s32 	%r179, %r178, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r163, 30;
	shr.b32 	%rhs, %r163, 2;
	add.u32 	%r180, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r179, 5;
	shr.b32 	%rhs, %r179, 27;
	add.u32 	%r181, %lhs, %rhs;
	}
	xor.b32  	%r182, %r180, %r172;
	and.b32  	%r183, %r171, %r182;
	xor.b32  	%r184, %r183, %r172;
	add.s32 	%r185, %r164, %r184;
	add.s32 	%r186, %r185, %r181;
	add.s32 	%r187, %r186, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r171, 30;
	shr.b32 	%rhs, %r171, 2;
	add.u32 	%r188, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r187, 5;
	shr.b32 	%rhs, %r187, 27;
	add.u32 	%r189, %lhs, %rhs;
	}
	xor.b32  	%r190, %r188, %r180;
	and.b32  	%r191, %r179, %r190;
	xor.b32  	%r192, %r191, %r180;
	add.s32 	%r193, %r172, %r192;
	add.s32 	%r194, %r193, %r189;
	add.s32 	%r195, %r194, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r179, 30;
	shr.b32 	%rhs, %r179, 2;
	add.u32 	%r196, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r195, 5;
	shr.b32 	%rhs, %r195, 27;
	add.u32 	%r197, %lhs, %rhs;
	}
	xor.b32  	%r198, %r196, %r188;
	and.b32  	%r199, %r187, %r198;
	xor.b32  	%r200, %r199, %r188;
	add.s32 	%r201, %r180, %r200;
	add.s32 	%r202, %r201, %r197;
	add.s32 	%r203, %r202, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r187, 30;
	shr.b32 	%rhs, %r187, 2;
	add.u32 	%r204, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r203, 5;
	shr.b32 	%rhs, %r203, 27;
	add.u32 	%r205, %lhs, %rhs;
	}
	xor.b32  	%r206, %r204, %r196;
	and.b32  	%r207, %r195, %r206;
	xor.b32  	%r208, %r207, %r196;
	add.s32 	%r209, %r188, %r208;
	add.s32 	%r210, %r209, %r205;
	add.s32 	%r211, %r210, 1518500921;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r195, 30;
	shr.b32 	%rhs, %r195, 2;
	add.u32 	%r212, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r211, 5;
	shr.b32 	%rhs, %r211, 27;
	add.u32 	%r213, %lhs, %rhs;
	}
	xor.b32  	%r214, %r212, %r204;
	and.b32  	%r215, %r203, %r214;
	xor.b32  	%r216, %r215, %r204;
	xor.b32  	%r217, %r3813, %r3819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r217, 1;
	shr.b32 	%rhs, %r217, 31;
	add.u32 	%r218, %lhs, %rhs;
	}
	add.s32 	%r219, %r218, %r196;
	add.s32 	%r220, %r219, %r216;
	add.s32 	%r221, %r220, %r213;
	add.s32 	%r222, %r221, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r203, 30;
	shr.b32 	%rhs, %r203, 2;
	add.u32 	%r223, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r222, 5;
	shr.b32 	%rhs, %r222, 27;
	add.u32 	%r224, %lhs, %rhs;
	}
	xor.b32  	%r225, %r223, %r212;
	and.b32  	%r226, %r211, %r225;
	xor.b32  	%r227, %r226, %r212;
	xor.b32  	%r228, %r3816, %r3822;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r228, 1;
	shr.b32 	%rhs, %r228, 31;
	add.u32 	%r229, %lhs, %rhs;
	}
	add.s32 	%r230, %r229, %r204;
	add.s32 	%r231, %r230, %r227;
	add.s32 	%r232, %r231, %r224;
	add.s32 	%r233, %r232, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r211, 30;
	shr.b32 	%rhs, %r211, 2;
	add.u32 	%r234, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r233, 5;
	shr.b32 	%rhs, %r233, 27;
	add.u32 	%r235, %lhs, %rhs;
	}
	xor.b32  	%r236, %r234, %r223;
	and.b32  	%r237, %r222, %r236;
	xor.b32  	%r238, %r237, %r223;
	xor.b32  	%r239, %r3825, %r3819;
	xor.b32  	%r240, %r239, 672;
	bfe.u32 	%r241, %r240, 30, 1;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r240, 1;
	shr.b32 	%rhs, %r240, 31;
	add.u32 	%r242, %lhs, %rhs;
	}
	add.s32 	%r243, %r242, %r212;
	add.s32 	%r244, %r243, %r238;
	add.s32 	%r245, %r244, %r235;
	add.s32 	%r246, %r245, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r222, 30;
	shr.b32 	%rhs, %r222, 2;
	add.u32 	%r247, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r246, 5;
	shr.b32 	%rhs, %r246, 27;
	add.u32 	%r248, %lhs, %rhs;
	}
	xor.b32  	%r249, %r247, %r234;
	and.b32  	%r250, %r233, %r249;
	xor.b32  	%r251, %r250, %r234;
	xor.b32  	%r252, %r3822, %r218;
	xor.b32  	%r253, %r252, -2147483648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r253, 1;
	shr.b32 	%rhs, %r253, 31;
	add.u32 	%r254, %lhs, %rhs;
	}
	add.s32 	%r255, %r254, %r223;
	add.s32 	%r256, %r255, %r251;
	add.s32 	%r257, %r256, %r248;
	add.s32 	%r258, %r257, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r233, 30;
	shr.b32 	%rhs, %r233, 2;
	add.u32 	%r259, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r258, 5;
	shr.b32 	%rhs, %r258, 27;
	add.u32 	%r260, %lhs, %rhs;
	}
	xor.b32  	%r261, %r259, %r247;
	xor.b32  	%r262, %r261, %r246;
	xor.b32  	%r263, %r229, %r3825;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r263, 1;
	shr.b32 	%rhs, %r263, 31;
	add.u32 	%r264, %lhs, %rhs;
	}
	add.s32 	%r265, %r264, %r234;
	add.s32 	%r266, %r265, %r262;
	add.s32 	%r267, %r266, %r260;
	add.s32 	%r268, %r267, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r246, 30;
	shr.b32 	%rhs, %r246, 2;
	add.u32 	%r269, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r268, 5;
	shr.b32 	%rhs, %r268, 27;
	add.u32 	%r270, %lhs, %rhs;
	}
	xor.b32  	%r271, %r269, %r259;
	xor.b32  	%r272, %r271, %r258;
	shl.b32 	%r273, %r242, 1;
	xor.b32  	%r274, %r241, 1;
	or.b32  	%r275, %r273, %r274;
	add.s32 	%r276, %r275, %r247;
	add.s32 	%r277, %r276, %r272;
	add.s32 	%r278, %r277, %r270;
	add.s32 	%r279, %r278, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r258, 30;
	shr.b32 	%rhs, %r258, 2;
	add.u32 	%r280, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r279, 5;
	shr.b32 	%rhs, %r279, 27;
	add.u32 	%r281, %lhs, %rhs;
	}
	xor.b32  	%r282, %r280, %r269;
	xor.b32  	%r283, %r282, %r268;
	shl.b32 	%r284, %r254, 1;
	bfe.u32 	%r285, %r253, 30, 1;
	or.b32  	%r286, %r284, %r285;
	add.s32 	%r287, %r286, %r259;
	add.s32 	%r288, %r287, %r283;
	add.s32 	%r289, %r288, %r281;
	add.s32 	%r290, %r289, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r268, 30;
	shr.b32 	%rhs, %r268, 2;
	add.u32 	%r291, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r290, 5;
	shr.b32 	%rhs, %r290, 27;
	add.u32 	%r292, %lhs, %rhs;
	}
	xor.b32  	%r293, %r291, %r280;
	xor.b32  	%r294, %r293, %r279;
	xor.b32  	%r295, %r264, 672;
	shl.b32 	%r296, %r295, 1;
	bfe.u32 	%r297, %r263, 30, 1;
	or.b32  	%r298, %r296, %r297;
	add.s32 	%r299, %r298, %r269;
	add.s32 	%r300, %r299, %r294;
	add.s32 	%r301, %r300, %r292;
	add.s32 	%r302, %r301, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r279, 30;
	shr.b32 	%rhs, %r279, 2;
	add.u32 	%r303, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r302, 5;
	shr.b32 	%rhs, %r302, 27;
	add.u32 	%r304, %lhs, %rhs;
	}
	xor.b32  	%r305, %r303, %r291;
	xor.b32  	%r306, %r305, %r290;
	xor.b32  	%r307, %r275, %r218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r307, 1;
	shr.b32 	%rhs, %r307, 31;
	add.u32 	%r308, %lhs, %rhs;
	}
	add.s32 	%r309, %r308, %r280;
	add.s32 	%r310, %r309, %r306;
	add.s32 	%r311, %r310, %r304;
	add.s32 	%r312, %r311, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r290, 30;
	shr.b32 	%rhs, %r290, 2;
	add.u32 	%r313, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r312, 5;
	shr.b32 	%rhs, %r312, 27;
	add.u32 	%r314, %lhs, %rhs;
	}
	xor.b32  	%r315, %r313, %r303;
	xor.b32  	%r316, %r315, %r302;
	xor.b32  	%r317, %r286, %r229;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r317, 1;
	shr.b32 	%rhs, %r317, 31;
	add.u32 	%r318, %lhs, %rhs;
	}
	add.s32 	%r319, %r318, %r291;
	add.s32 	%r320, %r319, %r316;
	add.s32 	%r321, %r320, %r314;
	add.s32 	%r322, %r321, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r302, 30;
	shr.b32 	%rhs, %r302, 2;
	add.u32 	%r323, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r322, 5;
	shr.b32 	%rhs, %r322, 27;
	add.u32 	%r324, %lhs, %rhs;
	}
	xor.b32  	%r325, %r323, %r313;
	xor.b32  	%r326, %r325, %r312;
	xor.b32  	%r327, %r298, %r242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r327, 1;
	shr.b32 	%rhs, %r327, 31;
	add.u32 	%r328, %lhs, %rhs;
	}
	add.s32 	%r329, %r328, %r303;
	add.s32 	%r330, %r329, %r326;
	add.s32 	%r331, %r330, %r324;
	add.s32 	%r332, %r331, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r312, 30;
	shr.b32 	%rhs, %r312, 2;
	add.u32 	%r333, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 5;
	shr.b32 	%rhs, %r332, 27;
	add.u32 	%r334, %lhs, %rhs;
	}
	xor.b32  	%r335, %r333, %r323;
	xor.b32  	%r336, %r335, %r322;
	xor.b32  	%r337, %r308, %r254;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r337, 1;
	shr.b32 	%rhs, %r337, 31;
	add.u32 	%r338, %lhs, %rhs;
	}
	add.s32 	%r339, %r338, %r313;
	add.s32 	%r340, %r339, %r336;
	add.s32 	%r341, %r340, %r334;
	add.s32 	%r342, %r341, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r322, 30;
	shr.b32 	%rhs, %r322, 2;
	add.u32 	%r343, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r342, 5;
	shr.b32 	%rhs, %r342, 27;
	add.u32 	%r344, %lhs, %rhs;
	}
	xor.b32  	%r345, %r343, %r333;
	xor.b32  	%r346, %r345, %r332;
	xor.b32  	%r347, %r318, %r264;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r347, 1;
	shr.b32 	%rhs, %r347, 31;
	add.u32 	%r348, %lhs, %rhs;
	}
	add.s32 	%r349, %r348, %r323;
	add.s32 	%r350, %r349, %r346;
	add.s32 	%r351, %r350, %r344;
	add.s32 	%r352, %r351, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 30;
	shr.b32 	%rhs, %r332, 2;
	add.u32 	%r353, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r352, 5;
	shr.b32 	%rhs, %r352, 27;
	add.u32 	%r354, %lhs, %rhs;
	}
	xor.b32  	%r355, %r353, %r343;
	xor.b32  	%r356, %r355, %r342;
	xor.b32  	%r357, %r328, %r275;
	xor.b32  	%r358, %r357, 672;
	shl.b32 	%r359, %r358, 1;
	shr.u32 	%r360, %r357, 31;
	or.b32  	%r361, %r359, %r360;
	add.s32 	%r362, %r361, %r333;
	add.s32 	%r363, %r362, %r356;
	add.s32 	%r364, %r363, %r354;
	add.s32 	%r365, %r364, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r342, 30;
	shr.b32 	%rhs, %r342, 2;
	add.u32 	%r366, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r365, 5;
	shr.b32 	%rhs, %r365, 27;
	add.u32 	%r367, %lhs, %rhs;
	}
	xor.b32  	%r368, %r366, %r353;
	xor.b32  	%r369, %r368, %r352;
	xor.b32  	%r370, %r286, %r218;
	xor.b32  	%r371, %r370, %r338;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r371, 1;
	shr.b32 	%rhs, %r371, 31;
	add.u32 	%r372, %lhs, %rhs;
	}
	add.s32 	%r373, %r372, %r343;
	add.s32 	%r374, %r373, %r369;
	add.s32 	%r375, %r374, %r367;
	add.s32 	%r376, %r375, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r352, 30;
	shr.b32 	%rhs, %r352, 2;
	add.u32 	%r377, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r376, 5;
	shr.b32 	%rhs, %r376, 27;
	add.u32 	%r378, %lhs, %rhs;
	}
	xor.b32  	%r379, %r377, %r366;
	xor.b32  	%r380, %r379, %r365;
	xor.b32  	%r381, %r298, %r229;
	xor.b32  	%r382, %r381, %r348;
	xor.b32  	%r383, %r382, 672;
	shl.b32 	%r384, %r383, 1;
	shr.u32 	%r385, %r382, 31;
	or.b32  	%r386, %r384, %r385;
	add.s32 	%r387, %r386, %r353;
	add.s32 	%r388, %r387, %r380;
	add.s32 	%r389, %r388, %r378;
	add.s32 	%r390, %r389, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r365, 30;
	shr.b32 	%rhs, %r365, 2;
	add.u32 	%r391, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r390, 5;
	shr.b32 	%rhs, %r390, 27;
	add.u32 	%r392, %lhs, %rhs;
	}
	xor.b32  	%r393, %r391, %r377;
	xor.b32  	%r394, %r393, %r376;
	xor.b32  	%r395, %r218, %r242;
	xor.b32  	%r396, %r395, %r308;
	xor.b32  	%r397, %r396, %r361;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r397, 1;
	shr.b32 	%rhs, %r397, 31;
	add.u32 	%r398, %lhs, %rhs;
	}
	add.s32 	%r399, %r398, %r366;
	add.s32 	%r400, %r399, %r394;
	add.s32 	%r401, %r400, %r392;
	add.s32 	%r402, %r401, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r376, 30;
	shr.b32 	%rhs, %r376, 2;
	add.u32 	%r403, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r402, 5;
	shr.b32 	%rhs, %r402, 27;
	add.u32 	%r404, %lhs, %rhs;
	}
	xor.b32  	%r405, %r403, %r391;
	xor.b32  	%r406, %r405, %r390;
	xor.b32  	%r407, %r254, %r229;
	xor.b32  	%r408, %r407, %r318;
	xor.b32  	%r409, %r408, %r372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r409, 1;
	shr.b32 	%rhs, %r409, 31;
	add.u32 	%r410, %lhs, %rhs;
	}
	add.s32 	%r411, %r410, %r377;
	add.s32 	%r412, %r411, %r406;
	add.s32 	%r413, %r412, %r404;
	add.s32 	%r414, %r413, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r390, 30;
	shr.b32 	%rhs, %r390, 2;
	add.u32 	%r415, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r414, 5;
	shr.b32 	%rhs, %r414, 27;
	add.u32 	%r416, %lhs, %rhs;
	}
	xor.b32  	%r417, %r415, %r403;
	xor.b32  	%r418, %r417, %r402;
	xor.b32  	%r419, %r264, %r242;
	xor.b32  	%r420, %r419, %r328;
	xor.b32  	%r421, %r420, %r386;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r421, 1;
	shr.b32 	%rhs, %r421, 31;
	add.u32 	%r422, %lhs, %rhs;
	}
	add.s32 	%r423, %r422, %r391;
	add.s32 	%r424, %r423, %r418;
	add.s32 	%r425, %r424, %r416;
	add.s32 	%r426, %r425, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r402, 30;
	shr.b32 	%rhs, %r402, 2;
	add.u32 	%r427, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r426, 5;
	shr.b32 	%rhs, %r426, 27;
	add.u32 	%r428, %lhs, %rhs;
	}
	xor.b32  	%r429, %r427, %r415;
	xor.b32  	%r430, %r429, %r414;
	xor.b32  	%r431, %r254, %r275;
	xor.b32  	%r432, %r431, %r338;
	xor.b32  	%r433, %r432, %r398;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r433, 1;
	shr.b32 	%rhs, %r433, 31;
	add.u32 	%r434, %lhs, %rhs;
	}
	add.s32 	%r435, %r434, %r403;
	add.s32 	%r436, %r435, %r430;
	add.s32 	%r437, %r436, %r428;
	add.s32 	%r438, %r437, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r414, 30;
	shr.b32 	%rhs, %r414, 2;
	add.u32 	%r439, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r438, 5;
	shr.b32 	%rhs, %r438, 27;
	add.u32 	%r440, %lhs, %rhs;
	}
	xor.b32  	%r441, %r439, %r427;
	xor.b32  	%r442, %r441, %r426;
	xor.b32  	%r443, %r286, %r264;
	xor.b32  	%r444, %r443, %r348;
	xor.b32  	%r445, %r444, %r410;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r445, 1;
	shr.b32 	%rhs, %r445, 31;
	add.u32 	%r446, %lhs, %rhs;
	}
	add.s32 	%r447, %r446, %r415;
	add.s32 	%r448, %r447, %r442;
	add.s32 	%r449, %r448, %r440;
	add.s32 	%r450, %r449, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r426, 30;
	shr.b32 	%rhs, %r426, 2;
	add.u32 	%r451, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r450, 5;
	shr.b32 	%rhs, %r450, 27;
	add.u32 	%r452, %lhs, %rhs;
	}
	xor.b32  	%r453, %r451, %r439;
	xor.b32  	%r454, %r453, %r438;
	xor.b32  	%r455, %r298, %r275;
	xor.b32  	%r456, %r455, %r361;
	xor.b32  	%r457, %r456, %r422;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r457, 1;
	shr.b32 	%rhs, %r457, 31;
	add.u32 	%r458, %lhs, %rhs;
	}
	add.s32 	%r459, %r458, %r427;
	add.s32 	%r460, %r459, %r454;
	add.s32 	%r461, %r460, %r452;
	add.s32 	%r462, %r461, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r438, 30;
	shr.b32 	%rhs, %r438, 2;
	add.u32 	%r463, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r462, 5;
	shr.b32 	%rhs, %r462, 27;
	add.u32 	%r464, %lhs, %rhs;
	}
	xor.b32  	%r465, %r463, %r451;
	xor.b32  	%r466, %r465, %r450;
	xor.b32  	%r467, %r286, %r308;
	xor.b32  	%r468, %r467, %r372;
	xor.b32  	%r469, %r468, %r434;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r469, 1;
	shr.b32 	%rhs, %r469, 31;
	add.u32 	%r470, %lhs, %rhs;
	}
	add.s32 	%r471, %r470, %r439;
	add.s32 	%r472, %r471, %r466;
	add.s32 	%r473, %r472, %r464;
	add.s32 	%r474, %r473, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r450, 30;
	shr.b32 	%rhs, %r450, 2;
	add.u32 	%r475, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r474, 5;
	shr.b32 	%rhs, %r474, 27;
	add.u32 	%r476, %lhs, %rhs;
	}
	xor.b32  	%r477, %r475, %r463;
	xor.b32  	%r478, %r477, %r462;
	xor.b32  	%r479, %r318, %r298;
	xor.b32  	%r480, %r479, %r386;
	xor.b32  	%r481, %r480, %r446;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r481, 1;
	shr.b32 	%rhs, %r481, 31;
	add.u32 	%r482, %lhs, %rhs;
	}
	add.s32 	%r483, %r482, %r451;
	add.s32 	%r484, %r483, %r478;
	add.s32 	%r485, %r484, %r476;
	add.s32 	%r486, %r485, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r462, 30;
	shr.b32 	%rhs, %r462, 2;
	add.u32 	%r487, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r486, 5;
	shr.b32 	%rhs, %r486, 27;
	add.u32 	%r488, %lhs, %rhs;
	}
	and.b32  	%r489, %r474, %r487;
	or.b32  	%r490, %r474, %r487;
	and.b32  	%r491, %r490, %r475;
	or.b32  	%r492, %r491, %r489;
	xor.b32  	%r493, %r328, %r308;
	xor.b32  	%r494, %r493, %r398;
	xor.b32  	%r495, %r494, %r458;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r495, 1;
	shr.b32 	%rhs, %r495, 31;
	add.u32 	%r496, %lhs, %rhs;
	}
	add.s32 	%r497, %r496, %r463;
	add.s32 	%r498, %r497, %r492;
	add.s32 	%r499, %r498, %r488;
	add.s32 	%r500, %r499, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r474, 30;
	shr.b32 	%rhs, %r474, 2;
	add.u32 	%r501, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r500, 5;
	shr.b32 	%rhs, %r500, 27;
	add.u32 	%r502, %lhs, %rhs;
	}
	and.b32  	%r503, %r486, %r501;
	or.b32  	%r504, %r486, %r501;
	and.b32  	%r505, %r504, %r487;
	or.b32  	%r506, %r505, %r503;
	xor.b32  	%r507, %r318, %r338;
	xor.b32  	%r508, %r507, %r410;
	xor.b32  	%r509, %r508, %r470;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r509, 1;
	shr.b32 	%rhs, %r509, 31;
	add.u32 	%r510, %lhs, %rhs;
	}
	add.s32 	%r511, %r510, %r475;
	add.s32 	%r512, %r511, %r506;
	add.s32 	%r513, %r512, %r502;
	add.s32 	%r514, %r513, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r486, 30;
	shr.b32 	%rhs, %r486, 2;
	add.u32 	%r515, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r514, 5;
	shr.b32 	%rhs, %r514, 27;
	add.u32 	%r516, %lhs, %rhs;
	}
	and.b32  	%r517, %r500, %r515;
	or.b32  	%r518, %r500, %r515;
	and.b32  	%r519, %r518, %r501;
	or.b32  	%r520, %r519, %r517;
	xor.b32  	%r521, %r348, %r328;
	xor.b32  	%r522, %r521, %r422;
	xor.b32  	%r523, %r522, %r482;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r523, 1;
	shr.b32 	%rhs, %r523, 31;
	add.u32 	%r524, %lhs, %rhs;
	}
	add.s32 	%r525, %r524, %r487;
	add.s32 	%r526, %r525, %r520;
	add.s32 	%r527, %r526, %r516;
	add.s32 	%r528, %r527, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r500, 30;
	shr.b32 	%rhs, %r500, 2;
	add.u32 	%r529, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r528, 5;
	shr.b32 	%rhs, %r528, 27;
	add.u32 	%r530, %lhs, %rhs;
	}
	and.b32  	%r531, %r514, %r529;
	or.b32  	%r532, %r514, %r529;
	and.b32  	%r533, %r532, %r515;
	or.b32  	%r534, %r533, %r531;
	xor.b32  	%r535, %r361, %r338;
	xor.b32  	%r536, %r535, %r434;
	xor.b32  	%r537, %r536, %r496;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r537, 1;
	shr.b32 	%rhs, %r537, 31;
	add.u32 	%r538, %lhs, %rhs;
	}
	add.s32 	%r539, %r538, %r501;
	add.s32 	%r540, %r539, %r534;
	add.s32 	%r541, %r540, %r530;
	add.s32 	%r542, %r541, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r514, 30;
	shr.b32 	%rhs, %r514, 2;
	add.u32 	%r543, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r542, 5;
	shr.b32 	%rhs, %r542, 27;
	add.u32 	%r544, %lhs, %rhs;
	}
	and.b32  	%r545, %r528, %r543;
	or.b32  	%r546, %r528, %r543;
	and.b32  	%r547, %r546, %r529;
	or.b32  	%r548, %r547, %r545;
	xor.b32  	%r549, %r348, %r372;
	xor.b32  	%r550, %r549, %r446;
	xor.b32  	%r551, %r550, %r510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r551, 1;
	shr.b32 	%rhs, %r551, 31;
	add.u32 	%r552, %lhs, %rhs;
	}
	add.s32 	%r553, %r552, %r515;
	add.s32 	%r554, %r553, %r548;
	add.s32 	%r555, %r554, %r544;
	add.s32 	%r556, %r555, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r528, 30;
	shr.b32 	%rhs, %r528, 2;
	add.u32 	%r557, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r556, 5;
	shr.b32 	%rhs, %r556, 27;
	add.u32 	%r558, %lhs, %rhs;
	}
	and.b32  	%r559, %r542, %r557;
	or.b32  	%r560, %r542, %r557;
	and.b32  	%r561, %r560, %r543;
	or.b32  	%r562, %r561, %r559;
	xor.b32  	%r563, %r386, %r361;
	xor.b32  	%r564, %r563, %r458;
	xor.b32  	%r565, %r564, %r524;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r565, 1;
	shr.b32 	%rhs, %r565, 31;
	add.u32 	%r566, %lhs, %rhs;
	}
	add.s32 	%r567, %r566, %r529;
	add.s32 	%r568, %r567, %r562;
	add.s32 	%r569, %r568, %r558;
	add.s32 	%r570, %r569, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r542, 30;
	shr.b32 	%rhs, %r542, 2;
	add.u32 	%r571, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r570, 5;
	shr.b32 	%rhs, %r570, 27;
	add.u32 	%r572, %lhs, %rhs;
	}
	and.b32  	%r573, %r556, %r571;
	or.b32  	%r574, %r556, %r571;
	and.b32  	%r575, %r574, %r557;
	or.b32  	%r576, %r575, %r573;
	xor.b32  	%r577, %r398, %r372;
	xor.b32  	%r578, %r577, %r470;
	xor.b32  	%r579, %r578, %r538;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r579, 1;
	shr.b32 	%rhs, %r579, 31;
	add.u32 	%r580, %lhs, %rhs;
	}
	add.s32 	%r581, %r580, %r543;
	add.s32 	%r582, %r581, %r576;
	add.s32 	%r583, %r582, %r572;
	add.s32 	%r584, %r583, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r556, 30;
	shr.b32 	%rhs, %r556, 2;
	add.u32 	%r585, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r584, 5;
	shr.b32 	%rhs, %r584, 27;
	add.u32 	%r586, %lhs, %rhs;
	}
	and.b32  	%r587, %r570, %r585;
	or.b32  	%r588, %r570, %r585;
	and.b32  	%r589, %r588, %r571;
	or.b32  	%r590, %r589, %r587;
	xor.b32  	%r591, %r386, %r410;
	xor.b32  	%r592, %r591, %r482;
	xor.b32  	%r593, %r592, %r552;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r593, 1;
	shr.b32 	%rhs, %r593, 31;
	add.u32 	%r594, %lhs, %rhs;
	}
	add.s32 	%r595, %r594, %r557;
	add.s32 	%r596, %r595, %r590;
	add.s32 	%r597, %r596, %r586;
	add.s32 	%r598, %r597, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r570, 30;
	shr.b32 	%rhs, %r570, 2;
	add.u32 	%r599, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 5;
	shr.b32 	%rhs, %r598, 27;
	add.u32 	%r600, %lhs, %rhs;
	}
	and.b32  	%r601, %r584, %r599;
	or.b32  	%r602, %r584, %r599;
	and.b32  	%r603, %r602, %r585;
	or.b32  	%r604, %r603, %r601;
	xor.b32  	%r605, %r422, %r398;
	xor.b32  	%r606, %r605, %r496;
	xor.b32  	%r607, %r606, %r566;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r607, 1;
	shr.b32 	%rhs, %r607, 31;
	add.u32 	%r608, %lhs, %rhs;
	}
	add.s32 	%r609, %r608, %r571;
	add.s32 	%r610, %r609, %r604;
	add.s32 	%r611, %r610, %r600;
	add.s32 	%r612, %r611, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r584, 30;
	shr.b32 	%rhs, %r584, 2;
	add.u32 	%r613, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r612, 5;
	shr.b32 	%rhs, %r612, 27;
	add.u32 	%r614, %lhs, %rhs;
	}
	and.b32  	%r615, %r598, %r613;
	or.b32  	%r616, %r598, %r613;
	and.b32  	%r617, %r616, %r599;
	or.b32  	%r618, %r617, %r615;
	xor.b32  	%r619, %r434, %r410;
	xor.b32  	%r620, %r619, %r510;
	xor.b32  	%r621, %r620, %r580;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r621, 1;
	shr.b32 	%rhs, %r621, 31;
	add.u32 	%r622, %lhs, %rhs;
	}
	add.s32 	%r623, %r622, %r585;
	add.s32 	%r624, %r623, %r618;
	add.s32 	%r625, %r624, %r614;
	add.s32 	%r626, %r625, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 30;
	shr.b32 	%rhs, %r598, 2;
	add.u32 	%r627, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r626, 5;
	shr.b32 	%rhs, %r626, 27;
	add.u32 	%r628, %lhs, %rhs;
	}
	and.b32  	%r629, %r612, %r627;
	or.b32  	%r630, %r612, %r627;
	and.b32  	%r631, %r630, %r613;
	or.b32  	%r632, %r631, %r629;
	xor.b32  	%r633, %r422, %r446;
	xor.b32  	%r634, %r633, %r524;
	xor.b32  	%r635, %r634, %r594;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r635, 1;
	shr.b32 	%rhs, %r635, 31;
	add.u32 	%r636, %lhs, %rhs;
	}
	add.s32 	%r637, %r636, %r599;
	add.s32 	%r638, %r637, %r632;
	add.s32 	%r639, %r638, %r628;
	add.s32 	%r640, %r639, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r612, 30;
	shr.b32 	%rhs, %r612, 2;
	add.u32 	%r641, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r640, 5;
	shr.b32 	%rhs, %r640, 27;
	add.u32 	%r642, %lhs, %rhs;
	}
	and.b32  	%r643, %r626, %r641;
	or.b32  	%r644, %r626, %r641;
	and.b32  	%r645, %r644, %r627;
	or.b32  	%r646, %r645, %r643;
	xor.b32  	%r647, %r458, %r434;
	xor.b32  	%r648, %r647, %r538;
	xor.b32  	%r649, %r648, %r608;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r649, 1;
	shr.b32 	%rhs, %r649, 31;
	add.u32 	%r650, %lhs, %rhs;
	}
	add.s32 	%r651, %r650, %r613;
	add.s32 	%r652, %r651, %r646;
	add.s32 	%r653, %r652, %r642;
	add.s32 	%r654, %r653, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r626, 30;
	shr.b32 	%rhs, %r626, 2;
	add.u32 	%r655, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r654, 5;
	shr.b32 	%rhs, %r654, 27;
	add.u32 	%r656, %lhs, %rhs;
	}
	and.b32  	%r657, %r640, %r655;
	or.b32  	%r658, %r640, %r655;
	and.b32  	%r659, %r658, %r641;
	or.b32  	%r660, %r659, %r657;
	xor.b32  	%r661, %r470, %r446;
	xor.b32  	%r662, %r661, %r552;
	xor.b32  	%r663, %r662, %r622;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r663, 1;
	shr.b32 	%rhs, %r663, 31;
	add.u32 	%r664, %lhs, %rhs;
	}
	add.s32 	%r665, %r664, %r627;
	add.s32 	%r666, %r665, %r660;
	add.s32 	%r667, %r666, %r656;
	add.s32 	%r668, %r667, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r640, 30;
	shr.b32 	%rhs, %r640, 2;
	add.u32 	%r669, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 5;
	shr.b32 	%rhs, %r668, 27;
	add.u32 	%r670, %lhs, %rhs;
	}
	and.b32  	%r671, %r654, %r669;
	or.b32  	%r672, %r654, %r669;
	and.b32  	%r673, %r672, %r655;
	or.b32  	%r674, %r673, %r671;
	xor.b32  	%r675, %r458, %r482;
	xor.b32  	%r676, %r675, %r566;
	xor.b32  	%r677, %r676, %r636;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r677, 1;
	shr.b32 	%rhs, %r677, 31;
	add.u32 	%r678, %lhs, %rhs;
	}
	add.s32 	%r679, %r678, %r641;
	add.s32 	%r680, %r679, %r674;
	add.s32 	%r681, %r680, %r670;
	add.s32 	%r682, %r681, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r654, 30;
	shr.b32 	%rhs, %r654, 2;
	add.u32 	%r683, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r682, 5;
	shr.b32 	%rhs, %r682, 27;
	add.u32 	%r684, %lhs, %rhs;
	}
	and.b32  	%r685, %r668, %r683;
	or.b32  	%r686, %r668, %r683;
	and.b32  	%r687, %r686, %r669;
	or.b32  	%r688, %r687, %r685;
	xor.b32  	%r689, %r496, %r470;
	xor.b32  	%r690, %r689, %r580;
	xor.b32  	%r691, %r690, %r650;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r691, 1;
	shr.b32 	%rhs, %r691, 31;
	add.u32 	%r692, %lhs, %rhs;
	}
	add.s32 	%r693, %r692, %r655;
	add.s32 	%r694, %r693, %r688;
	add.s32 	%r695, %r694, %r684;
	add.s32 	%r696, %r695, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 30;
	shr.b32 	%rhs, %r668, 2;
	add.u32 	%r697, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r696, 5;
	shr.b32 	%rhs, %r696, 27;
	add.u32 	%r698, %lhs, %rhs;
	}
	and.b32  	%r699, %r682, %r697;
	or.b32  	%r700, %r682, %r697;
	and.b32  	%r701, %r700, %r683;
	or.b32  	%r702, %r701, %r699;
	xor.b32  	%r703, %r510, %r482;
	xor.b32  	%r704, %r703, %r594;
	xor.b32  	%r705, %r704, %r664;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r705, 1;
	shr.b32 	%rhs, %r705, 31;
	add.u32 	%r706, %lhs, %rhs;
	}
	add.s32 	%r707, %r706, %r669;
	add.s32 	%r708, %r707, %r702;
	add.s32 	%r709, %r708, %r698;
	add.s32 	%r710, %r709, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r682, 30;
	shr.b32 	%rhs, %r682, 2;
	add.u32 	%r711, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r710, 5;
	shr.b32 	%rhs, %r710, 27;
	add.u32 	%r712, %lhs, %rhs;
	}
	and.b32  	%r713, %r696, %r711;
	or.b32  	%r714, %r696, %r711;
	and.b32  	%r715, %r714, %r697;
	or.b32  	%r716, %r715, %r713;
	xor.b32  	%r717, %r496, %r524;
	xor.b32  	%r718, %r717, %r608;
	xor.b32  	%r719, %r718, %r678;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r719, 1;
	shr.b32 	%rhs, %r719, 31;
	add.u32 	%r720, %lhs, %rhs;
	}
	add.s32 	%r721, %r720, %r683;
	add.s32 	%r722, %r721, %r716;
	add.s32 	%r723, %r722, %r712;
	add.s32 	%r724, %r723, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r696, 30;
	shr.b32 	%rhs, %r696, 2;
	add.u32 	%r725, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r724, 5;
	shr.b32 	%rhs, %r724, 27;
	add.u32 	%r726, %lhs, %rhs;
	}
	and.b32  	%r727, %r710, %r725;
	or.b32  	%r728, %r710, %r725;
	and.b32  	%r729, %r728, %r711;
	or.b32  	%r730, %r729, %r727;
	xor.b32  	%r731, %r538, %r510;
	xor.b32  	%r732, %r731, %r622;
	xor.b32  	%r733, %r732, %r692;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r733, 1;
	shr.b32 	%rhs, %r733, 31;
	add.u32 	%r734, %lhs, %rhs;
	}
	add.s32 	%r735, %r734, %r697;
	add.s32 	%r736, %r735, %r730;
	add.s32 	%r737, %r736, %r726;
	add.s32 	%r738, %r737, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r710, 30;
	shr.b32 	%rhs, %r710, 2;
	add.u32 	%r739, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r738, 5;
	shr.b32 	%rhs, %r738, 27;
	add.u32 	%r740, %lhs, %rhs;
	}
	and.b32  	%r741, %r724, %r739;
	or.b32  	%r742, %r724, %r739;
	and.b32  	%r743, %r742, %r725;
	or.b32  	%r744, %r743, %r741;
	xor.b32  	%r745, %r552, %r524;
	xor.b32  	%r746, %r745, %r636;
	xor.b32  	%r747, %r746, %r706;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r747, 1;
	shr.b32 	%rhs, %r747, 31;
	add.u32 	%r748, %lhs, %rhs;
	}
	add.s32 	%r749, %r748, %r711;
	add.s32 	%r750, %r749, %r744;
	add.s32 	%r751, %r750, %r740;
	add.s32 	%r752, %r751, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r724, 30;
	shr.b32 	%rhs, %r724, 2;
	add.u32 	%r753, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r752, 5;
	shr.b32 	%rhs, %r752, 27;
	add.u32 	%r754, %lhs, %rhs;
	}
	and.b32  	%r755, %r738, %r753;
	or.b32  	%r756, %r738, %r753;
	and.b32  	%r757, %r756, %r739;
	or.b32  	%r758, %r757, %r755;
	xor.b32  	%r759, %r538, %r566;
	xor.b32  	%r760, %r759, %r650;
	xor.b32  	%r761, %r760, %r720;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r761, 1;
	shr.b32 	%rhs, %r761, 31;
	add.u32 	%r762, %lhs, %rhs;
	}
	add.s32 	%r763, %r762, %r725;
	add.s32 	%r764, %r763, %r758;
	add.s32 	%r765, %r764, %r754;
	add.s32 	%r766, %r765, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r738, 30;
	shr.b32 	%rhs, %r738, 2;
	add.u32 	%r767, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r766, 5;
	shr.b32 	%rhs, %r766, 27;
	add.u32 	%r768, %lhs, %rhs;
	}
	xor.b32  	%r769, %r767, %r753;
	xor.b32  	%r770, %r769, %r752;
	xor.b32  	%r771, %r580, %r552;
	xor.b32  	%r772, %r771, %r664;
	xor.b32  	%r773, %r772, %r734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r773, 1;
	shr.b32 	%rhs, %r773, 31;
	add.u32 	%r774, %lhs, %rhs;
	}
	add.s32 	%r775, %r774, %r739;
	add.s32 	%r776, %r775, %r770;
	add.s32 	%r777, %r776, %r768;
	add.s32 	%r778, %r777, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r752, 30;
	shr.b32 	%rhs, %r752, 2;
	add.u32 	%r779, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r778, 5;
	shr.b32 	%rhs, %r778, 27;
	add.u32 	%r780, %lhs, %rhs;
	}
	xor.b32  	%r781, %r779, %r767;
	xor.b32  	%r782, %r781, %r766;
	xor.b32  	%r783, %r594, %r566;
	xor.b32  	%r784, %r783, %r678;
	xor.b32  	%r785, %r784, %r748;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r785, 1;
	shr.b32 	%rhs, %r785, 31;
	add.u32 	%r786, %lhs, %rhs;
	}
	add.s32 	%r787, %r786, %r753;
	add.s32 	%r788, %r787, %r782;
	add.s32 	%r789, %r788, %r780;
	add.s32 	%r790, %r789, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r766, 30;
	shr.b32 	%rhs, %r766, 2;
	add.u32 	%r791, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r790, 5;
	shr.b32 	%rhs, %r790, 27;
	add.u32 	%r792, %lhs, %rhs;
	}
	xor.b32  	%r793, %r791, %r779;
	xor.b32  	%r794, %r793, %r778;
	xor.b32  	%r795, %r580, %r608;
	xor.b32  	%r796, %r795, %r692;
	xor.b32  	%r797, %r796, %r762;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r797, 1;
	shr.b32 	%rhs, %r797, 31;
	add.u32 	%r798, %lhs, %rhs;
	}
	add.s32 	%r799, %r798, %r767;
	add.s32 	%r800, %r799, %r794;
	add.s32 	%r801, %r800, %r792;
	add.s32 	%r802, %r801, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r778, 30;
	shr.b32 	%rhs, %r778, 2;
	add.u32 	%r803, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r802, 5;
	shr.b32 	%rhs, %r802, 27;
	add.u32 	%r804, %lhs, %rhs;
	}
	xor.b32  	%r805, %r803, %r791;
	xor.b32  	%r806, %r805, %r790;
	xor.b32  	%r807, %r622, %r594;
	xor.b32  	%r808, %r807, %r706;
	xor.b32  	%r809, %r808, %r774;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r809, 1;
	shr.b32 	%rhs, %r809, 31;
	add.u32 	%r810, %lhs, %rhs;
	}
	add.s32 	%r811, %r810, %r779;
	add.s32 	%r812, %r811, %r806;
	add.s32 	%r813, %r812, %r804;
	add.s32 	%r814, %r813, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r790, 30;
	shr.b32 	%rhs, %r790, 2;
	add.u32 	%r815, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r814, 5;
	shr.b32 	%rhs, %r814, 27;
	add.u32 	%r816, %lhs, %rhs;
	}
	xor.b32  	%r817, %r815, %r803;
	xor.b32  	%r818, %r817, %r802;
	xor.b32  	%r819, %r636, %r608;
	xor.b32  	%r820, %r819, %r720;
	xor.b32  	%r821, %r820, %r786;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r821, 1;
	shr.b32 	%rhs, %r821, 31;
	add.u32 	%r822, %lhs, %rhs;
	}
	add.s32 	%r823, %r822, %r791;
	add.s32 	%r824, %r823, %r818;
	add.s32 	%r825, %r824, %r816;
	add.s32 	%r826, %r825, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r802, 30;
	shr.b32 	%rhs, %r802, 2;
	add.u32 	%r827, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r826, 5;
	shr.b32 	%rhs, %r826, 27;
	add.u32 	%r828, %lhs, %rhs;
	}
	xor.b32  	%r829, %r827, %r815;
	xor.b32  	%r830, %r829, %r814;
	xor.b32  	%r831, %r622, %r650;
	xor.b32  	%r832, %r831, %r734;
	xor.b32  	%r833, %r832, %r798;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r833, 1;
	shr.b32 	%rhs, %r833, 31;
	add.u32 	%r834, %lhs, %rhs;
	}
	add.s32 	%r835, %r834, %r803;
	add.s32 	%r836, %r835, %r830;
	add.s32 	%r837, %r836, %r828;
	add.s32 	%r838, %r837, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r814, 30;
	shr.b32 	%rhs, %r814, 2;
	add.u32 	%r839, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r838, 5;
	shr.b32 	%rhs, %r838, 27;
	add.u32 	%r840, %lhs, %rhs;
	}
	xor.b32  	%r841, %r839, %r827;
	xor.b32  	%r842, %r841, %r826;
	xor.b32  	%r843, %r664, %r636;
	xor.b32  	%r844, %r843, %r748;
	xor.b32  	%r845, %r844, %r810;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r845, 1;
	shr.b32 	%rhs, %r845, 31;
	add.u32 	%r846, %lhs, %rhs;
	}
	add.s32 	%r847, %r846, %r815;
	add.s32 	%r848, %r847, %r842;
	add.s32 	%r849, %r848, %r840;
	add.s32 	%r850, %r849, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r826, 30;
	shr.b32 	%rhs, %r826, 2;
	add.u32 	%r851, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r850, 5;
	shr.b32 	%rhs, %r850, 27;
	add.u32 	%r852, %lhs, %rhs;
	}
	xor.b32  	%r853, %r851, %r839;
	xor.b32  	%r854, %r853, %r838;
	xor.b32  	%r855, %r678, %r650;
	xor.b32  	%r856, %r855, %r762;
	xor.b32  	%r857, %r856, %r822;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r857, 1;
	shr.b32 	%rhs, %r857, 31;
	add.u32 	%r858, %lhs, %rhs;
	}
	add.s32 	%r859, %r858, %r827;
	add.s32 	%r860, %r859, %r854;
	add.s32 	%r861, %r860, %r852;
	add.s32 	%r862, %r861, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r838, 30;
	shr.b32 	%rhs, %r838, 2;
	add.u32 	%r863, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r862, 5;
	shr.b32 	%rhs, %r862, 27;
	add.u32 	%r864, %lhs, %rhs;
	}
	xor.b32  	%r865, %r863, %r851;
	xor.b32  	%r866, %r865, %r850;
	xor.b32  	%r867, %r664, %r692;
	xor.b32  	%r868, %r867, %r774;
	xor.b32  	%r869, %r868, %r834;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r869, 1;
	shr.b32 	%rhs, %r869, 31;
	add.u32 	%r870, %lhs, %rhs;
	}
	add.s32 	%r871, %r870, %r839;
	add.s32 	%r872, %r871, %r866;
	add.s32 	%r873, %r872, %r864;
	add.s32 	%r874, %r873, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r850, 30;
	shr.b32 	%rhs, %r850, 2;
	add.u32 	%r875, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r874, 5;
	shr.b32 	%rhs, %r874, 27;
	add.u32 	%r876, %lhs, %rhs;
	}
	xor.b32  	%r877, %r875, %r863;
	xor.b32  	%r878, %r877, %r862;
	xor.b32  	%r879, %r706, %r678;
	xor.b32  	%r880, %r879, %r786;
	xor.b32  	%r881, %r880, %r846;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r881, 1;
	shr.b32 	%rhs, %r881, 31;
	add.u32 	%r882, %lhs, %rhs;
	}
	add.s32 	%r883, %r882, %r851;
	add.s32 	%r884, %r883, %r878;
	add.s32 	%r885, %r884, %r876;
	add.s32 	%r886, %r885, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r862, 30;
	shr.b32 	%rhs, %r862, 2;
	add.u32 	%r887, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r886, 5;
	shr.b32 	%rhs, %r886, 27;
	add.u32 	%r888, %lhs, %rhs;
	}
	xor.b32  	%r889, %r887, %r875;
	xor.b32  	%r890, %r889, %r874;
	xor.b32  	%r891, %r720, %r692;
	xor.b32  	%r892, %r891, %r798;
	xor.b32  	%r893, %r892, %r858;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r893, 1;
	shr.b32 	%rhs, %r893, 31;
	add.u32 	%r894, %lhs, %rhs;
	}
	add.s32 	%r895, %r894, %r863;
	add.s32 	%r896, %r895, %r890;
	add.s32 	%r897, %r896, %r888;
	add.s32 	%r898, %r897, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r874, 30;
	shr.b32 	%rhs, %r874, 2;
	add.u32 	%r899, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r898, 5;
	shr.b32 	%rhs, %r898, 27;
	add.u32 	%r900, %lhs, %rhs;
	}
	xor.b32  	%r901, %r899, %r887;
	xor.b32  	%r902, %r901, %r886;
	xor.b32  	%r903, %r706, %r734;
	xor.b32  	%r904, %r903, %r810;
	xor.b32  	%r905, %r904, %r870;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r905, 1;
	shr.b32 	%rhs, %r905, 31;
	add.u32 	%r906, %lhs, %rhs;
	}
	add.s32 	%r907, %r906, %r875;
	add.s32 	%r908, %r907, %r902;
	add.s32 	%r909, %r908, %r900;
	add.s32 	%r910, %r909, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r886, 30;
	shr.b32 	%rhs, %r886, 2;
	add.u32 	%r911, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r910, 5;
	shr.b32 	%rhs, %r910, 27;
	add.u32 	%r912, %lhs, %rhs;
	}
	xor.b32  	%r913, %r911, %r899;
	xor.b32  	%r914, %r913, %r898;
	xor.b32  	%r915, %r748, %r720;
	xor.b32  	%r916, %r915, %r822;
	xor.b32  	%r917, %r916, %r882;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r917, 1;
	shr.b32 	%rhs, %r917, 31;
	add.u32 	%r918, %lhs, %rhs;
	}
	add.s32 	%r919, %r918, %r887;
	add.s32 	%r920, %r919, %r914;
	add.s32 	%r921, %r920, %r912;
	add.s32 	%r922, %r921, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r898, 30;
	shr.b32 	%rhs, %r898, 2;
	add.u32 	%r923, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r922, 5;
	shr.b32 	%rhs, %r922, 27;
	add.u32 	%r924, %lhs, %rhs;
	}
	xor.b32  	%r925, %r923, %r911;
	xor.b32  	%r926, %r925, %r910;
	xor.b32  	%r927, %r762, %r734;
	xor.b32  	%r928, %r927, %r834;
	xor.b32  	%r929, %r928, %r894;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r929, 1;
	shr.b32 	%rhs, %r929, 31;
	add.u32 	%r930, %lhs, %rhs;
	}
	add.s32 	%r931, %r930, %r899;
	add.s32 	%r932, %r931, %r926;
	add.s32 	%r933, %r932, %r924;
	add.s32 	%r934, %r933, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r910, 30;
	shr.b32 	%rhs, %r910, 2;
	add.u32 	%r935, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r934, 5;
	shr.b32 	%rhs, %r934, 27;
	add.u32 	%r936, %lhs, %rhs;
	}
	xor.b32  	%r937, %r935, %r923;
	xor.b32  	%r938, %r937, %r922;
	xor.b32  	%r939, %r748, %r774;
	xor.b32  	%r940, %r939, %r846;
	xor.b32  	%r941, %r940, %r906;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r941, 1;
	shr.b32 	%rhs, %r941, 31;
	add.u32 	%r942, %lhs, %rhs;
	}
	add.s32 	%r943, %r942, %r911;
	add.s32 	%r944, %r943, %r938;
	add.s32 	%r945, %r944, %r936;
	add.s32 	%r946, %r945, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r922, 30;
	shr.b32 	%rhs, %r922, 2;
	add.u32 	%r947, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r946, 5;
	shr.b32 	%rhs, %r946, 27;
	add.u32 	%r948, %lhs, %rhs;
	}
	xor.b32  	%r949, %r947, %r935;
	xor.b32  	%r950, %r949, %r934;
	xor.b32  	%r951, %r786, %r762;
	xor.b32  	%r952, %r951, %r858;
	xor.b32  	%r953, %r952, %r918;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r953, 1;
	shr.b32 	%rhs, %r953, 31;
	add.u32 	%r954, %lhs, %rhs;
	}
	add.s32 	%r955, %r954, %r923;
	add.s32 	%r956, %r955, %r950;
	add.s32 	%r957, %r956, %r948;
	add.s32 	%r958, %r957, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r934, 30;
	shr.b32 	%rhs, %r934, 2;
	add.u32 	%r959, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r958, 5;
	shr.b32 	%rhs, %r958, 27;
	add.u32 	%r960, %lhs, %rhs;
	}
	xor.b32  	%r961, %r959, %r947;
	xor.b32  	%r962, %r961, %r946;
	xor.b32  	%r963, %r798, %r774;
	xor.b32  	%r964, %r963, %r870;
	xor.b32  	%r965, %r964, %r930;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r965, 1;
	shr.b32 	%rhs, %r965, 31;
	add.u32 	%r966, %lhs, %rhs;
	}
	add.s32 	%r967, %r966, %r935;
	add.s32 	%r968, %r967, %r962;
	add.s32 	%r969, %r968, %r960;
	add.s32 	%r970, %r969, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r946, 30;
	shr.b32 	%rhs, %r946, 2;
	add.u32 	%r971, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r970, 5;
	shr.b32 	%rhs, %r970, 27;
	add.u32 	%r972, %lhs, %rhs;
	}
	xor.b32  	%r973, %r971, %r959;
	xor.b32  	%r974, %r973, %r958;
	xor.b32  	%r975, %r786, %r810;
	xor.b32  	%r976, %r975, %r882;
	xor.b32  	%r977, %r976, %r942;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r977, 1;
	shr.b32 	%rhs, %r977, 31;
	add.u32 	%r978, %lhs, %rhs;
	}
	add.s32 	%r979, %r978, %r947;
	add.s32 	%r980, %r979, %r974;
	add.s32 	%r981, %r980, %r972;
	add.s32 	%r982, %r981, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r958, 30;
	shr.b32 	%rhs, %r958, 2;
	add.u32 	%r983, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r982, 5;
	shr.b32 	%rhs, %r982, 27;
	add.u32 	%r984, %lhs, %rhs;
	}
	xor.b32  	%r985, %r983, %r971;
	xor.b32  	%r986, %r985, %r970;
	xor.b32  	%r987, %r822, %r798;
	xor.b32  	%r988, %r987, %r894;
	xor.b32  	%r989, %r988, %r954;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r989, 1;
	shr.b32 	%rhs, %r989, 31;
	add.u32 	%r990, %lhs, %rhs;
	}
	add.s32 	%r991, %r990, %r959;
	add.s32 	%r992, %r991, %r986;
	add.s32 	%r993, %r992, %r984;
	add.s32 	%r994, %r993, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r970, 30;
	shr.b32 	%rhs, %r970, 2;
	add.u32 	%r995, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r994, 5;
	shr.b32 	%rhs, %r994, 27;
	add.u32 	%r996, %lhs, %rhs;
	}
	xor.b32  	%r997, %r995, %r983;
	xor.b32  	%r998, %r997, %r982;
	xor.b32  	%r999, %r834, %r810;
	xor.b32  	%r1000, %r999, %r906;
	xor.b32  	%r1001, %r1000, %r966;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1001, 1;
	shr.b32 	%rhs, %r1001, 31;
	add.u32 	%r1002, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r982, 30;
	shr.b32 	%rhs, %r982, 2;
	add.u32 	%r1003, %lhs, %rhs;
	}
	add.s32 	%r1004, %r1002, %r7;
	add.s32 	%r1005, %r1004, %r971;
	add.s32 	%r1006, %r1005, %r998;
	add.s32 	%r1007, %r1006, %r996;
	add.s32 	%r1008, %r1007, -899497514;
	add.s32 	%r1009, %r994, %r10;
	add.s32 	%r1010, %r1003, %r9;
	add.s32 	%r1011, %r995, %r8;
	add.s32 	%r1012, %r983, %r6;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11, 5;
	shr.b32 	%rhs, %r11, 27;
	add.u32 	%r1013, %lhs, %rhs;
	}
	add.s32 	%r1014, %r1013, %r15;
	xor.b32  	%r1015, %r12, %r13;
	and.b32  	%r1016, %r1015, %r14;
	xor.b32  	%r1017, %r1016, %r12;
	add.s32 	%r1018, %r1014, %r1017;
	add.s32 	%r1019, %r1018, %r1008;
	add.s32 	%r1020, %r1019, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1020, 5;
	shr.b32 	%rhs, %r1020, 27;
	add.u32 	%r1021, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14, 30;
	shr.b32 	%rhs, %r14, 2;
	add.u32 	%r1022, %lhs, %rhs;
	}
	xor.b32  	%r1023, %r1022, %r13;
	and.b32  	%r1024, %r1023, %r11;
	xor.b32  	%r1025, %r1024, %r13;
	add.s32 	%r1026, %r12, %r1025;
	add.s32 	%r1027, %r1026, %r1009;
	add.s32 	%r1028, %r1027, %r1021;
	add.s32 	%r1029, %r1028, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1029, 5;
	shr.b32 	%rhs, %r1029, 27;
	add.u32 	%r1030, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11, 30;
	shr.b32 	%rhs, %r11, 2;
	add.u32 	%r1031, %lhs, %rhs;
	}
	xor.b32  	%r1032, %r1022, %r1031;
	and.b32  	%r1033, %r1020, %r1032;
	xor.b32  	%r1034, %r1033, %r1022;
	add.s32 	%r1035, %r13, %r1010;
	add.s32 	%r1036, %r1035, %r1034;
	add.s32 	%r1037, %r1036, %r1030;
	add.s32 	%r1038, %r1037, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1020, 30;
	shr.b32 	%rhs, %r1020, 2;
	add.u32 	%r1039, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1038, 5;
	shr.b32 	%rhs, %r1038, 27;
	add.u32 	%r1040, %lhs, %rhs;
	}
	xor.b32  	%r1041, %r1039, %r1031;
	and.b32  	%r1042, %r1029, %r1041;
	xor.b32  	%r1043, %r1042, %r1031;
	add.s32 	%r1044, %r1022, %r1011;
	add.s32 	%r1045, %r1044, %r1043;
	add.s32 	%r1046, %r1045, %r1040;
	add.s32 	%r1047, %r1046, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1029, 30;
	shr.b32 	%rhs, %r1029, 2;
	add.u32 	%r1048, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1047, 5;
	shr.b32 	%rhs, %r1047, 27;
	add.u32 	%r1049, %lhs, %rhs;
	}
	xor.b32  	%r1050, %r1048, %r1039;
	and.b32  	%r1051, %r1038, %r1050;
	xor.b32  	%r1052, %r1051, %r1039;
	add.s32 	%r1053, %r1031, %r1012;
	add.s32 	%r1054, %r1053, %r1052;
	add.s32 	%r1055, %r1054, %r1049;
	add.s32 	%r1056, %r1055, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1038, 30;
	shr.b32 	%rhs, %r1038, 2;
	add.u32 	%r1057, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1056, 5;
	shr.b32 	%rhs, %r1056, 27;
	add.u32 	%r1058, %lhs, %rhs;
	}
	xor.b32  	%r1059, %r1057, %r1048;
	and.b32  	%r1060, %r1047, %r1059;
	xor.b32  	%r1061, %r1060, %r1048;
	add.s32 	%r1062, %r1039, %r1061;
	add.s32 	%r1063, %r1062, %r1058;
	add.s32 	%r1064, %r1063, -628983399;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1047, 30;
	shr.b32 	%rhs, %r1047, 2;
	add.u32 	%r1065, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1064, 5;
	shr.b32 	%rhs, %r1064, 27;
	add.u32 	%r1066, %lhs, %rhs;
	}
	xor.b32  	%r1067, %r1065, %r1057;
	and.b32  	%r1068, %r1056, %r1067;
	xor.b32  	%r1069, %r1068, %r1057;
	add.s32 	%r1070, %r1048, %r1069;
	add.s32 	%r1071, %r1070, %r1066;
	add.s32 	%r1072, %r1071, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1056, 30;
	shr.b32 	%rhs, %r1056, 2;
	add.u32 	%r1073, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1072, 5;
	shr.b32 	%rhs, %r1072, 27;
	add.u32 	%r1074, %lhs, %rhs;
	}
	xor.b32  	%r1075, %r1073, %r1065;
	and.b32  	%r1076, %r1064, %r1075;
	xor.b32  	%r1077, %r1076, %r1065;
	add.s32 	%r1078, %r1057, %r1077;
	add.s32 	%r1079, %r1078, %r1074;
	add.s32 	%r1080, %r1079, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1064, 30;
	shr.b32 	%rhs, %r1064, 2;
	add.u32 	%r1081, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1080, 5;
	shr.b32 	%rhs, %r1080, 27;
	add.u32 	%r1082, %lhs, %rhs;
	}
	xor.b32  	%r1083, %r1081, %r1073;
	and.b32  	%r1084, %r1072, %r1083;
	xor.b32  	%r1085, %r1084, %r1073;
	add.s32 	%r1086, %r1065, %r1085;
	add.s32 	%r1087, %r1086, %r1082;
	add.s32 	%r1088, %r1087, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1072, 30;
	shr.b32 	%rhs, %r1072, 2;
	add.u32 	%r1089, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1088, 5;
	shr.b32 	%rhs, %r1088, 27;
	add.u32 	%r1090, %lhs, %rhs;
	}
	xor.b32  	%r1091, %r1089, %r1081;
	and.b32  	%r1092, %r1080, %r1091;
	xor.b32  	%r1093, %r1092, %r1081;
	add.s32 	%r1094, %r1073, %r1093;
	add.s32 	%r1095, %r1094, %r1090;
	add.s32 	%r1096, %r1095, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1080, 30;
	shr.b32 	%rhs, %r1080, 2;
	add.u32 	%r1097, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1096, 5;
	shr.b32 	%rhs, %r1096, 27;
	add.u32 	%r1098, %lhs, %rhs;
	}
	xor.b32  	%r1099, %r1097, %r1089;
	and.b32  	%r1100, %r1088, %r1099;
	xor.b32  	%r1101, %r1100, %r1089;
	add.s32 	%r1102, %r1081, %r1101;
	add.s32 	%r1103, %r1102, %r1098;
	add.s32 	%r1104, %r1103, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1088, 30;
	shr.b32 	%rhs, %r1088, 2;
	add.u32 	%r1105, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1104, 5;
	shr.b32 	%rhs, %r1104, 27;
	add.u32 	%r1106, %lhs, %rhs;
	}
	xor.b32  	%r1107, %r1105, %r1097;
	and.b32  	%r1108, %r1096, %r1107;
	xor.b32  	%r1109, %r1108, %r1097;
	add.s32 	%r1110, %r1089, %r1109;
	add.s32 	%r1111, %r1110, %r1106;
	add.s32 	%r1112, %r1111, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1096, 30;
	shr.b32 	%rhs, %r1096, 2;
	add.u32 	%r1113, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1112, 5;
	shr.b32 	%rhs, %r1112, 27;
	add.u32 	%r1114, %lhs, %rhs;
	}
	xor.b32  	%r1115, %r1113, %r1105;
	and.b32  	%r1116, %r1104, %r1115;
	xor.b32  	%r1117, %r1116, %r1105;
	add.s32 	%r1118, %r1097, %r1117;
	add.s32 	%r1119, %r1118, %r1114;
	add.s32 	%r1120, %r1119, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1104, 30;
	shr.b32 	%rhs, %r1104, 2;
	add.u32 	%r1121, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1120, 5;
	shr.b32 	%rhs, %r1120, 27;
	add.u32 	%r1122, %lhs, %rhs;
	}
	xor.b32  	%r1123, %r1121, %r1113;
	and.b32  	%r1124, %r1112, %r1123;
	xor.b32  	%r1125, %r1124, %r1113;
	add.s32 	%r1126, %r1105, %r1125;
	add.s32 	%r1127, %r1126, %r1122;
	add.s32 	%r1128, %r1127, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1112, 30;
	shr.b32 	%rhs, %r1112, 2;
	add.u32 	%r1129, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1128, 5;
	shr.b32 	%rhs, %r1128, 27;
	add.u32 	%r1130, %lhs, %rhs;
	}
	xor.b32  	%r1131, %r1129, %r1121;
	and.b32  	%r1132, %r1120, %r1131;
	xor.b32  	%r1133, %r1132, %r1121;
	add.s32 	%r1134, %r1113, %r1133;
	add.s32 	%r1135, %r1134, %r1130;
	add.s32 	%r1136, %r1135, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1120, 30;
	shr.b32 	%rhs, %r1120, 2;
	add.u32 	%r1137, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1136, 5;
	shr.b32 	%rhs, %r1136, 27;
	add.u32 	%r1138, %lhs, %rhs;
	}
	xor.b32  	%r1139, %r1137, %r1129;
	and.b32  	%r1140, %r1128, %r1139;
	xor.b32  	%r1141, %r1140, %r1129;
	add.s32 	%r1142, %r1121, %r1141;
	add.s32 	%r1143, %r1142, %r1138;
	add.s32 	%r1144, %r1143, 1518500921;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1128, 30;
	shr.b32 	%rhs, %r1128, 2;
	add.u32 	%r1145, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1144, 5;
	shr.b32 	%rhs, %r1144, 27;
	add.u32 	%r1146, %lhs, %rhs;
	}
	xor.b32  	%r1147, %r1145, %r1137;
	and.b32  	%r1148, %r1136, %r1147;
	xor.b32  	%r1149, %r1148, %r1137;
	xor.b32  	%r1150, %r1008, %r1010;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1150, 1;
	shr.b32 	%rhs, %r1150, 31;
	add.u32 	%r1151, %lhs, %rhs;
	}
	add.s32 	%r1152, %r1151, %r1129;
	add.s32 	%r1153, %r1152, %r1149;
	add.s32 	%r1154, %r1153, %r1146;
	add.s32 	%r1155, %r1154, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1136, 30;
	shr.b32 	%rhs, %r1136, 2;
	add.u32 	%r1156, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1155, 5;
	shr.b32 	%rhs, %r1155, 27;
	add.u32 	%r1157, %lhs, %rhs;
	}
	xor.b32  	%r1158, %r1156, %r1145;
	and.b32  	%r1159, %r1144, %r1158;
	xor.b32  	%r1160, %r1159, %r1145;
	xor.b32  	%r1161, %r1009, %r1011;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1161, 1;
	shr.b32 	%rhs, %r1161, 31;
	add.u32 	%r1162, %lhs, %rhs;
	}
	add.s32 	%r1163, %r1162, %r1137;
	add.s32 	%r1164, %r1163, %r1160;
	add.s32 	%r1165, %r1164, %r1157;
	add.s32 	%r1166, %r1165, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1144, 30;
	shr.b32 	%rhs, %r1144, 2;
	add.u32 	%r1167, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1166, 5;
	shr.b32 	%rhs, %r1166, 27;
	add.u32 	%r1168, %lhs, %rhs;
	}
	xor.b32  	%r1169, %r1167, %r1156;
	and.b32  	%r1170, %r1155, %r1169;
	xor.b32  	%r1171, %r1170, %r1156;
	xor.b32  	%r1172, %r1012, %r1010;
	xor.b32  	%r1173, %r1172, 672;
	bfe.u32 	%r1174, %r1173, 30, 1;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1173, 1;
	shr.b32 	%rhs, %r1173, 31;
	add.u32 	%r1175, %lhs, %rhs;
	}
	add.s32 	%r1176, %r1175, %r1145;
	add.s32 	%r1177, %r1176, %r1171;
	add.s32 	%r1178, %r1177, %r1168;
	add.s32 	%r1179, %r1178, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1155, 30;
	shr.b32 	%rhs, %r1155, 2;
	add.u32 	%r1180, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1179, 5;
	shr.b32 	%rhs, %r1179, 27;
	add.u32 	%r1181, %lhs, %rhs;
	}
	xor.b32  	%r1182, %r1180, %r1167;
	and.b32  	%r1183, %r1166, %r1182;
	xor.b32  	%r1184, %r1183, %r1167;
	xor.b32  	%r1185, %r1011, %r1151;
	xor.b32  	%r1186, %r1185, -2147483648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1186, 1;
	shr.b32 	%rhs, %r1186, 31;
	add.u32 	%r1187, %lhs, %rhs;
	}
	add.s32 	%r1188, %r1187, %r1156;
	add.s32 	%r1189, %r1188, %r1184;
	add.s32 	%r1190, %r1189, %r1181;
	add.s32 	%r1191, %r1190, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1166, 30;
	shr.b32 	%rhs, %r1166, 2;
	add.u32 	%r1192, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1191, 5;
	shr.b32 	%rhs, %r1191, 27;
	add.u32 	%r1193, %lhs, %rhs;
	}
	xor.b32  	%r1194, %r1192, %r1180;
	xor.b32  	%r1195, %r1194, %r1179;
	xor.b32  	%r1196, %r1162, %r1012;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1196, 1;
	shr.b32 	%rhs, %r1196, 31;
	add.u32 	%r1197, %lhs, %rhs;
	}
	add.s32 	%r1198, %r1197, %r1167;
	add.s32 	%r1199, %r1198, %r1195;
	add.s32 	%r1200, %r1199, %r1193;
	add.s32 	%r1201, %r1200, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1179, 30;
	shr.b32 	%rhs, %r1179, 2;
	add.u32 	%r1202, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1201, 5;
	shr.b32 	%rhs, %r1201, 27;
	add.u32 	%r1203, %lhs, %rhs;
	}
	xor.b32  	%r1204, %r1202, %r1192;
	xor.b32  	%r1205, %r1204, %r1191;
	shl.b32 	%r1206, %r1175, 1;
	xor.b32  	%r1207, %r1174, 1;
	or.b32  	%r1208, %r1206, %r1207;
	add.s32 	%r1209, %r1208, %r1180;
	add.s32 	%r1210, %r1209, %r1205;
	add.s32 	%r1211, %r1210, %r1203;
	add.s32 	%r1212, %r1211, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1191, 30;
	shr.b32 	%rhs, %r1191, 2;
	add.u32 	%r1213, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1212, 5;
	shr.b32 	%rhs, %r1212, 27;
	add.u32 	%r1214, %lhs, %rhs;
	}
	xor.b32  	%r1215, %r1213, %r1202;
	xor.b32  	%r1216, %r1215, %r1201;
	shl.b32 	%r1217, %r1187, 1;
	bfe.u32 	%r1218, %r1186, 30, 1;
	or.b32  	%r1219, %r1217, %r1218;
	add.s32 	%r1220, %r1219, %r1192;
	add.s32 	%r1221, %r1220, %r1216;
	add.s32 	%r1222, %r1221, %r1214;
	add.s32 	%r1223, %r1222, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1201, 30;
	shr.b32 	%rhs, %r1201, 2;
	add.u32 	%r1224, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1223, 5;
	shr.b32 	%rhs, %r1223, 27;
	add.u32 	%r1225, %lhs, %rhs;
	}
	xor.b32  	%r1226, %r1224, %r1213;
	xor.b32  	%r1227, %r1226, %r1212;
	xor.b32  	%r1228, %r1197, 672;
	shl.b32 	%r1229, %r1228, 1;
	bfe.u32 	%r1230, %r1196, 30, 1;
	or.b32  	%r1231, %r1229, %r1230;
	add.s32 	%r1232, %r1231, %r1202;
	add.s32 	%r1233, %r1232, %r1227;
	add.s32 	%r1234, %r1233, %r1225;
	add.s32 	%r1235, %r1234, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1212, 30;
	shr.b32 	%rhs, %r1212, 2;
	add.u32 	%r1236, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1235, 5;
	shr.b32 	%rhs, %r1235, 27;
	add.u32 	%r1237, %lhs, %rhs;
	}
	xor.b32  	%r1238, %r1236, %r1224;
	xor.b32  	%r1239, %r1238, %r1223;
	xor.b32  	%r1240, %r1151, %r1208;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1240, 1;
	shr.b32 	%rhs, %r1240, 31;
	add.u32 	%r1241, %lhs, %rhs;
	}
	add.s32 	%r1242, %r1241, %r1213;
	add.s32 	%r1243, %r1242, %r1239;
	add.s32 	%r1244, %r1243, %r1237;
	add.s32 	%r1245, %r1244, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1223, 30;
	shr.b32 	%rhs, %r1223, 2;
	add.u32 	%r1246, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1245, 5;
	shr.b32 	%rhs, %r1245, 27;
	add.u32 	%r1247, %lhs, %rhs;
	}
	xor.b32  	%r1248, %r1246, %r1236;
	xor.b32  	%r1249, %r1248, %r1235;
	xor.b32  	%r1250, %r1219, %r1162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1250, 1;
	shr.b32 	%rhs, %r1250, 31;
	add.u32 	%r1251, %lhs, %rhs;
	}
	add.s32 	%r1252, %r1251, %r1224;
	add.s32 	%r1253, %r1252, %r1249;
	add.s32 	%r1254, %r1253, %r1247;
	add.s32 	%r1255, %r1254, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1235, 30;
	shr.b32 	%rhs, %r1235, 2;
	add.u32 	%r1256, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1255, 5;
	shr.b32 	%rhs, %r1255, 27;
	add.u32 	%r1257, %lhs, %rhs;
	}
	xor.b32  	%r1258, %r1256, %r1246;
	xor.b32  	%r1259, %r1258, %r1245;
	xor.b32  	%r1260, %r1231, %r1175;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1260, 1;
	shr.b32 	%rhs, %r1260, 31;
	add.u32 	%r1261, %lhs, %rhs;
	}
	add.s32 	%r1262, %r1261, %r1236;
	add.s32 	%r1263, %r1262, %r1259;
	add.s32 	%r1264, %r1263, %r1257;
	add.s32 	%r1265, %r1264, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1245, 30;
	shr.b32 	%rhs, %r1245, 2;
	add.u32 	%r1266, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1265, 5;
	shr.b32 	%rhs, %r1265, 27;
	add.u32 	%r1267, %lhs, %rhs;
	}
	xor.b32  	%r1268, %r1266, %r1256;
	xor.b32  	%r1269, %r1268, %r1255;
	xor.b32  	%r1270, %r1241, %r1187;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1270, 1;
	shr.b32 	%rhs, %r1270, 31;
	add.u32 	%r1271, %lhs, %rhs;
	}
	add.s32 	%r1272, %r1271, %r1246;
	add.s32 	%r1273, %r1272, %r1269;
	add.s32 	%r1274, %r1273, %r1267;
	add.s32 	%r1275, %r1274, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1255, 30;
	shr.b32 	%rhs, %r1255, 2;
	add.u32 	%r1276, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1275, 5;
	shr.b32 	%rhs, %r1275, 27;
	add.u32 	%r1277, %lhs, %rhs;
	}
	xor.b32  	%r1278, %r1276, %r1266;
	xor.b32  	%r1279, %r1278, %r1265;
	xor.b32  	%r1280, %r1251, %r1197;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1280, 1;
	shr.b32 	%rhs, %r1280, 31;
	add.u32 	%r1281, %lhs, %rhs;
	}
	add.s32 	%r1282, %r1281, %r1256;
	add.s32 	%r1283, %r1282, %r1279;
	add.s32 	%r1284, %r1283, %r1277;
	add.s32 	%r1285, %r1284, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1265, 30;
	shr.b32 	%rhs, %r1265, 2;
	add.u32 	%r1286, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1285, 5;
	shr.b32 	%rhs, %r1285, 27;
	add.u32 	%r1287, %lhs, %rhs;
	}
	xor.b32  	%r1288, %r1286, %r1276;
	xor.b32  	%r1289, %r1288, %r1275;
	xor.b32  	%r1290, %r1261, %r1208;
	xor.b32  	%r1291, %r1290, 672;
	shl.b32 	%r1292, %r1291, 1;
	shr.u32 	%r1293, %r1290, 31;
	or.b32  	%r1294, %r1292, %r1293;
	add.s32 	%r1295, %r1294, %r1266;
	add.s32 	%r1296, %r1295, %r1289;
	add.s32 	%r1297, %r1296, %r1287;
	add.s32 	%r1298, %r1297, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1275, 30;
	shr.b32 	%rhs, %r1275, 2;
	add.u32 	%r1299, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1298, 5;
	shr.b32 	%rhs, %r1298, 27;
	add.u32 	%r1300, %lhs, %rhs;
	}
	xor.b32  	%r1301, %r1299, %r1286;
	xor.b32  	%r1302, %r1301, %r1285;
	xor.b32  	%r1303, %r1219, %r1151;
	xor.b32  	%r1304, %r1303, %r1271;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1304, 1;
	shr.b32 	%rhs, %r1304, 31;
	add.u32 	%r1305, %lhs, %rhs;
	}
	add.s32 	%r1306, %r1305, %r1276;
	add.s32 	%r1307, %r1306, %r1302;
	add.s32 	%r1308, %r1307, %r1300;
	add.s32 	%r1309, %r1308, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1285, 30;
	shr.b32 	%rhs, %r1285, 2;
	add.u32 	%r1310, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1309, 5;
	shr.b32 	%rhs, %r1309, 27;
	add.u32 	%r1311, %lhs, %rhs;
	}
	xor.b32  	%r1312, %r1310, %r1299;
	xor.b32  	%r1313, %r1312, %r1298;
	xor.b32  	%r1314, %r1231, %r1162;
	xor.b32  	%r1315, %r1314, %r1281;
	xor.b32  	%r1316, %r1315, 672;
	shl.b32 	%r1317, %r1316, 1;
	shr.u32 	%r1318, %r1315, 31;
	or.b32  	%r1319, %r1317, %r1318;
	add.s32 	%r1320, %r1319, %r1286;
	add.s32 	%r1321, %r1320, %r1313;
	add.s32 	%r1322, %r1321, %r1311;
	add.s32 	%r1323, %r1322, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1298, 30;
	shr.b32 	%rhs, %r1298, 2;
	add.u32 	%r1324, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1323, 5;
	shr.b32 	%rhs, %r1323, 27;
	add.u32 	%r1325, %lhs, %rhs;
	}
	xor.b32  	%r1326, %r1324, %r1310;
	xor.b32  	%r1327, %r1326, %r1309;
	xor.b32  	%r1328, %r1151, %r1175;
	xor.b32  	%r1329, %r1328, %r1241;
	xor.b32  	%r1330, %r1329, %r1294;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1330, 1;
	shr.b32 	%rhs, %r1330, 31;
	add.u32 	%r1331, %lhs, %rhs;
	}
	add.s32 	%r1332, %r1331, %r1299;
	add.s32 	%r1333, %r1332, %r1327;
	add.s32 	%r1334, %r1333, %r1325;
	add.s32 	%r1335, %r1334, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1309, 30;
	shr.b32 	%rhs, %r1309, 2;
	add.u32 	%r1336, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1335, 5;
	shr.b32 	%rhs, %r1335, 27;
	add.u32 	%r1337, %lhs, %rhs;
	}
	xor.b32  	%r1338, %r1336, %r1324;
	xor.b32  	%r1339, %r1338, %r1323;
	xor.b32  	%r1340, %r1187, %r1162;
	xor.b32  	%r1341, %r1340, %r1251;
	xor.b32  	%r1342, %r1341, %r1305;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1342, 1;
	shr.b32 	%rhs, %r1342, 31;
	add.u32 	%r1343, %lhs, %rhs;
	}
	add.s32 	%r1344, %r1343, %r1310;
	add.s32 	%r1345, %r1344, %r1339;
	add.s32 	%r1346, %r1345, %r1337;
	add.s32 	%r1347, %r1346, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1323, 30;
	shr.b32 	%rhs, %r1323, 2;
	add.u32 	%r1348, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1347, 5;
	shr.b32 	%rhs, %r1347, 27;
	add.u32 	%r1349, %lhs, %rhs;
	}
	xor.b32  	%r1350, %r1348, %r1336;
	xor.b32  	%r1351, %r1350, %r1335;
	xor.b32  	%r1352, %r1197, %r1175;
	xor.b32  	%r1353, %r1352, %r1261;
	xor.b32  	%r1354, %r1353, %r1319;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1354, 1;
	shr.b32 	%rhs, %r1354, 31;
	add.u32 	%r1355, %lhs, %rhs;
	}
	add.s32 	%r1356, %r1355, %r1324;
	add.s32 	%r1357, %r1356, %r1351;
	add.s32 	%r1358, %r1357, %r1349;
	add.s32 	%r1359, %r1358, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1335, 30;
	shr.b32 	%rhs, %r1335, 2;
	add.u32 	%r1360, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1359, 5;
	shr.b32 	%rhs, %r1359, 27;
	add.u32 	%r1361, %lhs, %rhs;
	}
	xor.b32  	%r1362, %r1360, %r1348;
	xor.b32  	%r1363, %r1362, %r1347;
	xor.b32  	%r1364, %r1187, %r1208;
	xor.b32  	%r1365, %r1364, %r1271;
	xor.b32  	%r1366, %r1365, %r1331;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1366, 1;
	shr.b32 	%rhs, %r1366, 31;
	add.u32 	%r1367, %lhs, %rhs;
	}
	add.s32 	%r1368, %r1367, %r1336;
	add.s32 	%r1369, %r1368, %r1363;
	add.s32 	%r1370, %r1369, %r1361;
	add.s32 	%r1371, %r1370, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1347, 30;
	shr.b32 	%rhs, %r1347, 2;
	add.u32 	%r1372, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1371, 5;
	shr.b32 	%rhs, %r1371, 27;
	add.u32 	%r1373, %lhs, %rhs;
	}
	xor.b32  	%r1374, %r1372, %r1360;
	xor.b32  	%r1375, %r1374, %r1359;
	xor.b32  	%r1376, %r1219, %r1197;
	xor.b32  	%r1377, %r1376, %r1281;
	xor.b32  	%r1378, %r1377, %r1343;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1378, 1;
	shr.b32 	%rhs, %r1378, 31;
	add.u32 	%r1379, %lhs, %rhs;
	}
	add.s32 	%r1380, %r1379, %r1348;
	add.s32 	%r1381, %r1380, %r1375;
	add.s32 	%r1382, %r1381, %r1373;
	add.s32 	%r1383, %r1382, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1359, 30;
	shr.b32 	%rhs, %r1359, 2;
	add.u32 	%r1384, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1383, 5;
	shr.b32 	%rhs, %r1383, 27;
	add.u32 	%r1385, %lhs, %rhs;
	}
	xor.b32  	%r1386, %r1384, %r1372;
	xor.b32  	%r1387, %r1386, %r1371;
	xor.b32  	%r1388, %r1231, %r1208;
	xor.b32  	%r1389, %r1388, %r1294;
	xor.b32  	%r1390, %r1389, %r1355;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1390, 1;
	shr.b32 	%rhs, %r1390, 31;
	add.u32 	%r1391, %lhs, %rhs;
	}
	add.s32 	%r1392, %r1391, %r1360;
	add.s32 	%r1393, %r1392, %r1387;
	add.s32 	%r1394, %r1393, %r1385;
	add.s32 	%r1395, %r1394, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1371, 30;
	shr.b32 	%rhs, %r1371, 2;
	add.u32 	%r1396, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1395, 5;
	shr.b32 	%rhs, %r1395, 27;
	add.u32 	%r1397, %lhs, %rhs;
	}
	xor.b32  	%r1398, %r1396, %r1384;
	xor.b32  	%r1399, %r1398, %r1383;
	xor.b32  	%r1400, %r1219, %r1241;
	xor.b32  	%r1401, %r1400, %r1305;
	xor.b32  	%r1402, %r1401, %r1367;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1402, 1;
	shr.b32 	%rhs, %r1402, 31;
	add.u32 	%r1403, %lhs, %rhs;
	}
	add.s32 	%r1404, %r1403, %r1372;
	add.s32 	%r1405, %r1404, %r1399;
	add.s32 	%r1406, %r1405, %r1397;
	add.s32 	%r1407, %r1406, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1383, 30;
	shr.b32 	%rhs, %r1383, 2;
	add.u32 	%r1408, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1407, 5;
	shr.b32 	%rhs, %r1407, 27;
	add.u32 	%r1409, %lhs, %rhs;
	}
	xor.b32  	%r1410, %r1408, %r1396;
	xor.b32  	%r1411, %r1410, %r1395;
	xor.b32  	%r1412, %r1251, %r1231;
	xor.b32  	%r1413, %r1412, %r1319;
	xor.b32  	%r1414, %r1413, %r1379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1414, 1;
	shr.b32 	%rhs, %r1414, 31;
	add.u32 	%r1415, %lhs, %rhs;
	}
	add.s32 	%r1416, %r1415, %r1384;
	add.s32 	%r1417, %r1416, %r1411;
	add.s32 	%r1418, %r1417, %r1409;
	add.s32 	%r1419, %r1418, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1395, 30;
	shr.b32 	%rhs, %r1395, 2;
	add.u32 	%r1420, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1419, 5;
	shr.b32 	%rhs, %r1419, 27;
	add.u32 	%r1421, %lhs, %rhs;
	}
	and.b32  	%r1422, %r1407, %r1420;
	or.b32  	%r1423, %r1407, %r1420;
	and.b32  	%r1424, %r1423, %r1408;
	or.b32  	%r1425, %r1424, %r1422;
	xor.b32  	%r1426, %r1261, %r1241;
	xor.b32  	%r1427, %r1426, %r1331;
	xor.b32  	%r1428, %r1427, %r1391;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1428, 1;
	shr.b32 	%rhs, %r1428, 31;
	add.u32 	%r1429, %lhs, %rhs;
	}
	add.s32 	%r1430, %r1429, %r1396;
	add.s32 	%r1431, %r1430, %r1425;
	add.s32 	%r1432, %r1431, %r1421;
	add.s32 	%r1433, %r1432, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1407, 30;
	shr.b32 	%rhs, %r1407, 2;
	add.u32 	%r1434, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1433, 5;
	shr.b32 	%rhs, %r1433, 27;
	add.u32 	%r1435, %lhs, %rhs;
	}
	and.b32  	%r1436, %r1419, %r1434;
	or.b32  	%r1437, %r1419, %r1434;
	and.b32  	%r1438, %r1437, %r1420;
	or.b32  	%r1439, %r1438, %r1436;
	xor.b32  	%r1440, %r1251, %r1271;
	xor.b32  	%r1441, %r1440, %r1343;
	xor.b32  	%r1442, %r1441, %r1403;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1442, 1;
	shr.b32 	%rhs, %r1442, 31;
	add.u32 	%r1443, %lhs, %rhs;
	}
	add.s32 	%r1444, %r1443, %r1408;
	add.s32 	%r1445, %r1444, %r1439;
	add.s32 	%r1446, %r1445, %r1435;
	add.s32 	%r1447, %r1446, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1419, 30;
	shr.b32 	%rhs, %r1419, 2;
	add.u32 	%r1448, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1447, 5;
	shr.b32 	%rhs, %r1447, 27;
	add.u32 	%r1449, %lhs, %rhs;
	}
	and.b32  	%r1450, %r1433, %r1448;
	or.b32  	%r1451, %r1433, %r1448;
	and.b32  	%r1452, %r1451, %r1434;
	or.b32  	%r1453, %r1452, %r1450;
	xor.b32  	%r1454, %r1281, %r1261;
	xor.b32  	%r1455, %r1454, %r1355;
	xor.b32  	%r1456, %r1455, %r1415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1456, 1;
	shr.b32 	%rhs, %r1456, 31;
	add.u32 	%r1457, %lhs, %rhs;
	}
	add.s32 	%r1458, %r1457, %r1420;
	add.s32 	%r1459, %r1458, %r1453;
	add.s32 	%r1460, %r1459, %r1449;
	add.s32 	%r1461, %r1460, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1433, 30;
	shr.b32 	%rhs, %r1433, 2;
	add.u32 	%r1462, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1461, 5;
	shr.b32 	%rhs, %r1461, 27;
	add.u32 	%r1463, %lhs, %rhs;
	}
	and.b32  	%r1464, %r1447, %r1462;
	or.b32  	%r1465, %r1447, %r1462;
	and.b32  	%r1466, %r1465, %r1448;
	or.b32  	%r1467, %r1466, %r1464;
	xor.b32  	%r1468, %r1294, %r1271;
	xor.b32  	%r1469, %r1468, %r1367;
	xor.b32  	%r1470, %r1469, %r1429;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1470, 1;
	shr.b32 	%rhs, %r1470, 31;
	add.u32 	%r1471, %lhs, %rhs;
	}
	add.s32 	%r1472, %r1471, %r1434;
	add.s32 	%r1473, %r1472, %r1467;
	add.s32 	%r1474, %r1473, %r1463;
	add.s32 	%r1475, %r1474, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1447, 30;
	shr.b32 	%rhs, %r1447, 2;
	add.u32 	%r1476, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1475, 5;
	shr.b32 	%rhs, %r1475, 27;
	add.u32 	%r1477, %lhs, %rhs;
	}
	and.b32  	%r1478, %r1461, %r1476;
	or.b32  	%r1479, %r1461, %r1476;
	and.b32  	%r1480, %r1479, %r1462;
	or.b32  	%r1481, %r1480, %r1478;
	xor.b32  	%r1482, %r1281, %r1305;
	xor.b32  	%r1483, %r1482, %r1379;
	xor.b32  	%r1484, %r1483, %r1443;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1484, 1;
	shr.b32 	%rhs, %r1484, 31;
	add.u32 	%r1485, %lhs, %rhs;
	}
	add.s32 	%r1486, %r1485, %r1448;
	add.s32 	%r1487, %r1486, %r1481;
	add.s32 	%r1488, %r1487, %r1477;
	add.s32 	%r1489, %r1488, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1461, 30;
	shr.b32 	%rhs, %r1461, 2;
	add.u32 	%r1490, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1489, 5;
	shr.b32 	%rhs, %r1489, 27;
	add.u32 	%r1491, %lhs, %rhs;
	}
	and.b32  	%r1492, %r1475, %r1490;
	or.b32  	%r1493, %r1475, %r1490;
	and.b32  	%r1494, %r1493, %r1476;
	or.b32  	%r1495, %r1494, %r1492;
	xor.b32  	%r1496, %r1319, %r1294;
	xor.b32  	%r1497, %r1496, %r1391;
	xor.b32  	%r1498, %r1497, %r1457;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1498, 1;
	shr.b32 	%rhs, %r1498, 31;
	add.u32 	%r1499, %lhs, %rhs;
	}
	add.s32 	%r1500, %r1499, %r1462;
	add.s32 	%r1501, %r1500, %r1495;
	add.s32 	%r1502, %r1501, %r1491;
	add.s32 	%r1503, %r1502, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1475, 30;
	shr.b32 	%rhs, %r1475, 2;
	add.u32 	%r1504, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1503, 5;
	shr.b32 	%rhs, %r1503, 27;
	add.u32 	%r1505, %lhs, %rhs;
	}
	and.b32  	%r1506, %r1489, %r1504;
	or.b32  	%r1507, %r1489, %r1504;
	and.b32  	%r1508, %r1507, %r1490;
	or.b32  	%r1509, %r1508, %r1506;
	xor.b32  	%r1510, %r1331, %r1305;
	xor.b32  	%r1511, %r1510, %r1403;
	xor.b32  	%r1512, %r1511, %r1471;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1512, 1;
	shr.b32 	%rhs, %r1512, 31;
	add.u32 	%r1513, %lhs, %rhs;
	}
	add.s32 	%r1514, %r1513, %r1476;
	add.s32 	%r1515, %r1514, %r1509;
	add.s32 	%r1516, %r1515, %r1505;
	add.s32 	%r1517, %r1516, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1489, 30;
	shr.b32 	%rhs, %r1489, 2;
	add.u32 	%r1518, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1517, 5;
	shr.b32 	%rhs, %r1517, 27;
	add.u32 	%r1519, %lhs, %rhs;
	}
	and.b32  	%r1520, %r1503, %r1518;
	or.b32  	%r1521, %r1503, %r1518;
	and.b32  	%r1522, %r1521, %r1504;
	or.b32  	%r1523, %r1522, %r1520;
	xor.b32  	%r1524, %r1319, %r1343;
	xor.b32  	%r1525, %r1524, %r1415;
	xor.b32  	%r1526, %r1525, %r1485;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1526, 1;
	shr.b32 	%rhs, %r1526, 31;
	add.u32 	%r1527, %lhs, %rhs;
	}
	add.s32 	%r1528, %r1527, %r1490;
	add.s32 	%r1529, %r1528, %r1523;
	add.s32 	%r1530, %r1529, %r1519;
	add.s32 	%r1531, %r1530, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1503, 30;
	shr.b32 	%rhs, %r1503, 2;
	add.u32 	%r1532, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1531, 5;
	shr.b32 	%rhs, %r1531, 27;
	add.u32 	%r1533, %lhs, %rhs;
	}
	and.b32  	%r1534, %r1517, %r1532;
	or.b32  	%r1535, %r1517, %r1532;
	and.b32  	%r1536, %r1535, %r1518;
	or.b32  	%r1537, %r1536, %r1534;
	xor.b32  	%r1538, %r1355, %r1331;
	xor.b32  	%r1539, %r1538, %r1429;
	xor.b32  	%r1540, %r1539, %r1499;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1540, 1;
	shr.b32 	%rhs, %r1540, 31;
	add.u32 	%r1541, %lhs, %rhs;
	}
	add.s32 	%r1542, %r1541, %r1504;
	add.s32 	%r1543, %r1542, %r1537;
	add.s32 	%r1544, %r1543, %r1533;
	add.s32 	%r1545, %r1544, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1517, 30;
	shr.b32 	%rhs, %r1517, 2;
	add.u32 	%r1546, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1545, 5;
	shr.b32 	%rhs, %r1545, 27;
	add.u32 	%r1547, %lhs, %rhs;
	}
	and.b32  	%r1548, %r1531, %r1546;
	or.b32  	%r1549, %r1531, %r1546;
	and.b32  	%r1550, %r1549, %r1532;
	or.b32  	%r1551, %r1550, %r1548;
	xor.b32  	%r1552, %r1367, %r1343;
	xor.b32  	%r1553, %r1552, %r1443;
	xor.b32  	%r1554, %r1553, %r1513;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1554, 1;
	shr.b32 	%rhs, %r1554, 31;
	add.u32 	%r1555, %lhs, %rhs;
	}
	add.s32 	%r1556, %r1555, %r1518;
	add.s32 	%r1557, %r1556, %r1551;
	add.s32 	%r1558, %r1557, %r1547;
	add.s32 	%r1559, %r1558, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1531, 30;
	shr.b32 	%rhs, %r1531, 2;
	add.u32 	%r1560, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1559, 5;
	shr.b32 	%rhs, %r1559, 27;
	add.u32 	%r1561, %lhs, %rhs;
	}
	and.b32  	%r1562, %r1545, %r1560;
	or.b32  	%r1563, %r1545, %r1560;
	and.b32  	%r1564, %r1563, %r1546;
	or.b32  	%r1565, %r1564, %r1562;
	xor.b32  	%r1566, %r1355, %r1379;
	xor.b32  	%r1567, %r1566, %r1457;
	xor.b32  	%r1568, %r1567, %r1527;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1568, 1;
	shr.b32 	%rhs, %r1568, 31;
	add.u32 	%r1569, %lhs, %rhs;
	}
	add.s32 	%r1570, %r1569, %r1532;
	add.s32 	%r1571, %r1570, %r1565;
	add.s32 	%r1572, %r1571, %r1561;
	add.s32 	%r1573, %r1572, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1545, 30;
	shr.b32 	%rhs, %r1545, 2;
	add.u32 	%r1574, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1573, 5;
	shr.b32 	%rhs, %r1573, 27;
	add.u32 	%r1575, %lhs, %rhs;
	}
	and.b32  	%r1576, %r1559, %r1574;
	or.b32  	%r1577, %r1559, %r1574;
	and.b32  	%r1578, %r1577, %r1560;
	or.b32  	%r1579, %r1578, %r1576;
	xor.b32  	%r1580, %r1391, %r1367;
	xor.b32  	%r1581, %r1580, %r1471;
	xor.b32  	%r1582, %r1581, %r1541;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1582, 1;
	shr.b32 	%rhs, %r1582, 31;
	add.u32 	%r1583, %lhs, %rhs;
	}
	add.s32 	%r1584, %r1583, %r1546;
	add.s32 	%r1585, %r1584, %r1579;
	add.s32 	%r1586, %r1585, %r1575;
	add.s32 	%r1587, %r1586, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1559, 30;
	shr.b32 	%rhs, %r1559, 2;
	add.u32 	%r1588, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1587, 5;
	shr.b32 	%rhs, %r1587, 27;
	add.u32 	%r1589, %lhs, %rhs;
	}
	and.b32  	%r1590, %r1573, %r1588;
	or.b32  	%r1591, %r1573, %r1588;
	and.b32  	%r1592, %r1591, %r1574;
	or.b32  	%r1593, %r1592, %r1590;
	xor.b32  	%r1594, %r1403, %r1379;
	xor.b32  	%r1595, %r1594, %r1485;
	xor.b32  	%r1596, %r1595, %r1555;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1596, 1;
	shr.b32 	%rhs, %r1596, 31;
	add.u32 	%r1597, %lhs, %rhs;
	}
	add.s32 	%r1598, %r1597, %r1560;
	add.s32 	%r1599, %r1598, %r1593;
	add.s32 	%r1600, %r1599, %r1589;
	add.s32 	%r1601, %r1600, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1573, 30;
	shr.b32 	%rhs, %r1573, 2;
	add.u32 	%r1602, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1601, 5;
	shr.b32 	%rhs, %r1601, 27;
	add.u32 	%r1603, %lhs, %rhs;
	}
	and.b32  	%r1604, %r1587, %r1602;
	or.b32  	%r1605, %r1587, %r1602;
	and.b32  	%r1606, %r1605, %r1588;
	or.b32  	%r1607, %r1606, %r1604;
	xor.b32  	%r1608, %r1391, %r1415;
	xor.b32  	%r1609, %r1608, %r1499;
	xor.b32  	%r1610, %r1609, %r1569;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1610, 1;
	shr.b32 	%rhs, %r1610, 31;
	add.u32 	%r1611, %lhs, %rhs;
	}
	add.s32 	%r1612, %r1611, %r1574;
	add.s32 	%r1613, %r1612, %r1607;
	add.s32 	%r1614, %r1613, %r1603;
	add.s32 	%r1615, %r1614, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1587, 30;
	shr.b32 	%rhs, %r1587, 2;
	add.u32 	%r1616, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1615, 5;
	shr.b32 	%rhs, %r1615, 27;
	add.u32 	%r1617, %lhs, %rhs;
	}
	and.b32  	%r1618, %r1601, %r1616;
	or.b32  	%r1619, %r1601, %r1616;
	and.b32  	%r1620, %r1619, %r1602;
	or.b32  	%r1621, %r1620, %r1618;
	xor.b32  	%r1622, %r1429, %r1403;
	xor.b32  	%r1623, %r1622, %r1513;
	xor.b32  	%r1624, %r1623, %r1583;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1624, 1;
	shr.b32 	%rhs, %r1624, 31;
	add.u32 	%r1625, %lhs, %rhs;
	}
	add.s32 	%r1626, %r1625, %r1588;
	add.s32 	%r1627, %r1626, %r1621;
	add.s32 	%r1628, %r1627, %r1617;
	add.s32 	%r1629, %r1628, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1601, 30;
	shr.b32 	%rhs, %r1601, 2;
	add.u32 	%r1630, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1629, 5;
	shr.b32 	%rhs, %r1629, 27;
	add.u32 	%r1631, %lhs, %rhs;
	}
	and.b32  	%r1632, %r1615, %r1630;
	or.b32  	%r1633, %r1615, %r1630;
	and.b32  	%r1634, %r1633, %r1616;
	or.b32  	%r1635, %r1634, %r1632;
	xor.b32  	%r1636, %r1443, %r1415;
	xor.b32  	%r1637, %r1636, %r1527;
	xor.b32  	%r1638, %r1637, %r1597;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1638, 1;
	shr.b32 	%rhs, %r1638, 31;
	add.u32 	%r1639, %lhs, %rhs;
	}
	add.s32 	%r1640, %r1639, %r1602;
	add.s32 	%r1641, %r1640, %r1635;
	add.s32 	%r1642, %r1641, %r1631;
	add.s32 	%r1643, %r1642, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1615, 30;
	shr.b32 	%rhs, %r1615, 2;
	add.u32 	%r1644, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1643, 5;
	shr.b32 	%rhs, %r1643, 27;
	add.u32 	%r1645, %lhs, %rhs;
	}
	and.b32  	%r1646, %r1629, %r1644;
	or.b32  	%r1647, %r1629, %r1644;
	and.b32  	%r1648, %r1647, %r1630;
	or.b32  	%r1649, %r1648, %r1646;
	xor.b32  	%r1650, %r1429, %r1457;
	xor.b32  	%r1651, %r1650, %r1541;
	xor.b32  	%r1652, %r1651, %r1611;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1652, 1;
	shr.b32 	%rhs, %r1652, 31;
	add.u32 	%r1653, %lhs, %rhs;
	}
	add.s32 	%r1654, %r1653, %r1616;
	add.s32 	%r1655, %r1654, %r1649;
	add.s32 	%r1656, %r1655, %r1645;
	add.s32 	%r1657, %r1656, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1629, 30;
	shr.b32 	%rhs, %r1629, 2;
	add.u32 	%r1658, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1657, 5;
	shr.b32 	%rhs, %r1657, 27;
	add.u32 	%r1659, %lhs, %rhs;
	}
	and.b32  	%r1660, %r1643, %r1658;
	or.b32  	%r1661, %r1643, %r1658;
	and.b32  	%r1662, %r1661, %r1644;
	or.b32  	%r1663, %r1662, %r1660;
	xor.b32  	%r1664, %r1471, %r1443;
	xor.b32  	%r1665, %r1664, %r1555;
	xor.b32  	%r1666, %r1665, %r1625;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1666, 1;
	shr.b32 	%rhs, %r1666, 31;
	add.u32 	%r1667, %lhs, %rhs;
	}
	add.s32 	%r1668, %r1667, %r1630;
	add.s32 	%r1669, %r1668, %r1663;
	add.s32 	%r1670, %r1669, %r1659;
	add.s32 	%r1671, %r1670, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1643, 30;
	shr.b32 	%rhs, %r1643, 2;
	add.u32 	%r1672, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1671, 5;
	shr.b32 	%rhs, %r1671, 27;
	add.u32 	%r1673, %lhs, %rhs;
	}
	and.b32  	%r1674, %r1657, %r1672;
	or.b32  	%r1675, %r1657, %r1672;
	and.b32  	%r1676, %r1675, %r1658;
	or.b32  	%r1677, %r1676, %r1674;
	xor.b32  	%r1678, %r1485, %r1457;
	xor.b32  	%r1679, %r1678, %r1569;
	xor.b32  	%r1680, %r1679, %r1639;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1680, 1;
	shr.b32 	%rhs, %r1680, 31;
	add.u32 	%r1681, %lhs, %rhs;
	}
	add.s32 	%r1682, %r1681, %r1644;
	add.s32 	%r1683, %r1682, %r1677;
	add.s32 	%r1684, %r1683, %r1673;
	add.s32 	%r1685, %r1684, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1657, 30;
	shr.b32 	%rhs, %r1657, 2;
	add.u32 	%r1686, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1685, 5;
	shr.b32 	%rhs, %r1685, 27;
	add.u32 	%r1687, %lhs, %rhs;
	}
	and.b32  	%r1688, %r1671, %r1686;
	or.b32  	%r1689, %r1671, %r1686;
	and.b32  	%r1690, %r1689, %r1672;
	or.b32  	%r1691, %r1690, %r1688;
	xor.b32  	%r1692, %r1471, %r1499;
	xor.b32  	%r1693, %r1692, %r1583;
	xor.b32  	%r1694, %r1693, %r1653;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1694, 1;
	shr.b32 	%rhs, %r1694, 31;
	add.u32 	%r1695, %lhs, %rhs;
	}
	add.s32 	%r1696, %r1695, %r1658;
	add.s32 	%r1697, %r1696, %r1691;
	add.s32 	%r1698, %r1697, %r1687;
	add.s32 	%r1699, %r1698, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1671, 30;
	shr.b32 	%rhs, %r1671, 2;
	add.u32 	%r1700, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1699, 5;
	shr.b32 	%rhs, %r1699, 27;
	add.u32 	%r1701, %lhs, %rhs;
	}
	xor.b32  	%r1702, %r1700, %r1686;
	xor.b32  	%r1703, %r1702, %r1685;
	xor.b32  	%r1704, %r1513, %r1485;
	xor.b32  	%r1705, %r1704, %r1597;
	xor.b32  	%r1706, %r1705, %r1667;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1706, 1;
	shr.b32 	%rhs, %r1706, 31;
	add.u32 	%r1707, %lhs, %rhs;
	}
	add.s32 	%r1708, %r1707, %r1672;
	add.s32 	%r1709, %r1708, %r1703;
	add.s32 	%r1710, %r1709, %r1701;
	add.s32 	%r1711, %r1710, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1685, 30;
	shr.b32 	%rhs, %r1685, 2;
	add.u32 	%r1712, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1711, 5;
	shr.b32 	%rhs, %r1711, 27;
	add.u32 	%r1713, %lhs, %rhs;
	}
	xor.b32  	%r1714, %r1712, %r1700;
	xor.b32  	%r1715, %r1714, %r1699;
	xor.b32  	%r1716, %r1527, %r1499;
	xor.b32  	%r1717, %r1716, %r1611;
	xor.b32  	%r1718, %r1717, %r1681;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1718, 1;
	shr.b32 	%rhs, %r1718, 31;
	add.u32 	%r1719, %lhs, %rhs;
	}
	add.s32 	%r1720, %r1719, %r1686;
	add.s32 	%r1721, %r1720, %r1715;
	add.s32 	%r1722, %r1721, %r1713;
	add.s32 	%r1723, %r1722, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1699, 30;
	shr.b32 	%rhs, %r1699, 2;
	add.u32 	%r1724, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1723, 5;
	shr.b32 	%rhs, %r1723, 27;
	add.u32 	%r1725, %lhs, %rhs;
	}
	xor.b32  	%r1726, %r1724, %r1712;
	xor.b32  	%r1727, %r1726, %r1711;
	xor.b32  	%r1728, %r1513, %r1541;
	xor.b32  	%r1729, %r1728, %r1625;
	xor.b32  	%r1730, %r1729, %r1695;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1730, 1;
	shr.b32 	%rhs, %r1730, 31;
	add.u32 	%r1731, %lhs, %rhs;
	}
	add.s32 	%r1732, %r1731, %r1700;
	add.s32 	%r1733, %r1732, %r1727;
	add.s32 	%r1734, %r1733, %r1725;
	add.s32 	%r1735, %r1734, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1711, 30;
	shr.b32 	%rhs, %r1711, 2;
	add.u32 	%r1736, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1735, 5;
	shr.b32 	%rhs, %r1735, 27;
	add.u32 	%r1737, %lhs, %rhs;
	}
	xor.b32  	%r1738, %r1736, %r1724;
	xor.b32  	%r1739, %r1738, %r1723;
	xor.b32  	%r1740, %r1555, %r1527;
	xor.b32  	%r1741, %r1740, %r1639;
	xor.b32  	%r1742, %r1741, %r1707;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1742, 1;
	shr.b32 	%rhs, %r1742, 31;
	add.u32 	%r1743, %lhs, %rhs;
	}
	add.s32 	%r1744, %r1743, %r1712;
	add.s32 	%r1745, %r1744, %r1739;
	add.s32 	%r1746, %r1745, %r1737;
	add.s32 	%r1747, %r1746, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1723, 30;
	shr.b32 	%rhs, %r1723, 2;
	add.u32 	%r1748, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1747, 5;
	shr.b32 	%rhs, %r1747, 27;
	add.u32 	%r1749, %lhs, %rhs;
	}
	xor.b32  	%r1750, %r1748, %r1736;
	xor.b32  	%r1751, %r1750, %r1735;
	xor.b32  	%r1752, %r1569, %r1541;
	xor.b32  	%r1753, %r1752, %r1653;
	xor.b32  	%r1754, %r1753, %r1719;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1754, 1;
	shr.b32 	%rhs, %r1754, 31;
	add.u32 	%r1755, %lhs, %rhs;
	}
	add.s32 	%r1756, %r1755, %r1724;
	add.s32 	%r1757, %r1756, %r1751;
	add.s32 	%r1758, %r1757, %r1749;
	add.s32 	%r1759, %r1758, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1735, 30;
	shr.b32 	%rhs, %r1735, 2;
	add.u32 	%r1760, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1759, 5;
	shr.b32 	%rhs, %r1759, 27;
	add.u32 	%r1761, %lhs, %rhs;
	}
	xor.b32  	%r1762, %r1760, %r1748;
	xor.b32  	%r1763, %r1762, %r1747;
	xor.b32  	%r1764, %r1555, %r1583;
	xor.b32  	%r1765, %r1764, %r1667;
	xor.b32  	%r1766, %r1765, %r1731;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1766, 1;
	shr.b32 	%rhs, %r1766, 31;
	add.u32 	%r1767, %lhs, %rhs;
	}
	add.s32 	%r1768, %r1767, %r1736;
	add.s32 	%r1769, %r1768, %r1763;
	add.s32 	%r1770, %r1769, %r1761;
	add.s32 	%r1771, %r1770, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1747, 30;
	shr.b32 	%rhs, %r1747, 2;
	add.u32 	%r1772, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1771, 5;
	shr.b32 	%rhs, %r1771, 27;
	add.u32 	%r1773, %lhs, %rhs;
	}
	xor.b32  	%r1774, %r1772, %r1760;
	xor.b32  	%r1775, %r1774, %r1759;
	xor.b32  	%r1776, %r1597, %r1569;
	xor.b32  	%r1777, %r1776, %r1681;
	xor.b32  	%r1778, %r1777, %r1743;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1778, 1;
	shr.b32 	%rhs, %r1778, 31;
	add.u32 	%r1779, %lhs, %rhs;
	}
	add.s32 	%r1780, %r1779, %r1748;
	add.s32 	%r1781, %r1780, %r1775;
	add.s32 	%r1782, %r1781, %r1773;
	add.s32 	%r1783, %r1782, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1759, 30;
	shr.b32 	%rhs, %r1759, 2;
	add.u32 	%r1784, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1783, 5;
	shr.b32 	%rhs, %r1783, 27;
	add.u32 	%r1785, %lhs, %rhs;
	}
	xor.b32  	%r1786, %r1784, %r1772;
	xor.b32  	%r1787, %r1786, %r1771;
	xor.b32  	%r1788, %r1611, %r1583;
	xor.b32  	%r1789, %r1788, %r1695;
	xor.b32  	%r1790, %r1789, %r1755;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1790, 1;
	shr.b32 	%rhs, %r1790, 31;
	add.u32 	%r1791, %lhs, %rhs;
	}
	add.s32 	%r1792, %r1791, %r1760;
	add.s32 	%r1793, %r1792, %r1787;
	add.s32 	%r1794, %r1793, %r1785;
	add.s32 	%r1795, %r1794, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1771, 30;
	shr.b32 	%rhs, %r1771, 2;
	add.u32 	%r1796, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1795, 5;
	shr.b32 	%rhs, %r1795, 27;
	add.u32 	%r1797, %lhs, %rhs;
	}
	xor.b32  	%r1798, %r1796, %r1784;
	xor.b32  	%r1799, %r1798, %r1783;
	xor.b32  	%r1800, %r1597, %r1625;
	xor.b32  	%r1801, %r1800, %r1707;
	xor.b32  	%r1802, %r1801, %r1767;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1802, 1;
	shr.b32 	%rhs, %r1802, 31;
	add.u32 	%r1803, %lhs, %rhs;
	}
	add.s32 	%r1804, %r1803, %r1772;
	add.s32 	%r1805, %r1804, %r1799;
	add.s32 	%r1806, %r1805, %r1797;
	add.s32 	%r1807, %r1806, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1783, 30;
	shr.b32 	%rhs, %r1783, 2;
	add.u32 	%r1808, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1807, 5;
	shr.b32 	%rhs, %r1807, 27;
	add.u32 	%r1809, %lhs, %rhs;
	}
	xor.b32  	%r1810, %r1808, %r1796;
	xor.b32  	%r1811, %r1810, %r1795;
	xor.b32  	%r1812, %r1639, %r1611;
	xor.b32  	%r1813, %r1812, %r1719;
	xor.b32  	%r1814, %r1813, %r1779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1814, 1;
	shr.b32 	%rhs, %r1814, 31;
	add.u32 	%r1815, %lhs, %rhs;
	}
	add.s32 	%r1816, %r1815, %r1784;
	add.s32 	%r1817, %r1816, %r1811;
	add.s32 	%r1818, %r1817, %r1809;
	add.s32 	%r1819, %r1818, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1795, 30;
	shr.b32 	%rhs, %r1795, 2;
	add.u32 	%r1820, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1819, 5;
	shr.b32 	%rhs, %r1819, 27;
	add.u32 	%r1821, %lhs, %rhs;
	}
	xor.b32  	%r1822, %r1820, %r1808;
	xor.b32  	%r1823, %r1822, %r1807;
	xor.b32  	%r1824, %r1653, %r1625;
	xor.b32  	%r1825, %r1824, %r1731;
	xor.b32  	%r1826, %r1825, %r1791;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1826, 1;
	shr.b32 	%rhs, %r1826, 31;
	add.u32 	%r1827, %lhs, %rhs;
	}
	add.s32 	%r1828, %r1827, %r1796;
	add.s32 	%r1829, %r1828, %r1823;
	add.s32 	%r1830, %r1829, %r1821;
	add.s32 	%r1831, %r1830, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1807, 30;
	shr.b32 	%rhs, %r1807, 2;
	add.u32 	%r1832, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1831, 5;
	shr.b32 	%rhs, %r1831, 27;
	add.u32 	%r1833, %lhs, %rhs;
	}
	xor.b32  	%r1834, %r1832, %r1820;
	xor.b32  	%r1835, %r1834, %r1819;
	xor.b32  	%r1836, %r1639, %r1667;
	xor.b32  	%r1837, %r1836, %r1743;
	xor.b32  	%r1838, %r1837, %r1803;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1838, 1;
	shr.b32 	%rhs, %r1838, 31;
	add.u32 	%r1839, %lhs, %rhs;
	}
	add.s32 	%r1840, %r1839, %r1808;
	add.s32 	%r1841, %r1840, %r1835;
	add.s32 	%r1842, %r1841, %r1833;
	add.s32 	%r1843, %r1842, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1819, 30;
	shr.b32 	%rhs, %r1819, 2;
	add.u32 	%r1844, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1843, 5;
	shr.b32 	%rhs, %r1843, 27;
	add.u32 	%r1845, %lhs, %rhs;
	}
	xor.b32  	%r1846, %r1844, %r1832;
	xor.b32  	%r1847, %r1846, %r1831;
	xor.b32  	%r1848, %r1681, %r1653;
	xor.b32  	%r1849, %r1848, %r1755;
	xor.b32  	%r1850, %r1849, %r1815;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1850, 1;
	shr.b32 	%rhs, %r1850, 31;
	add.u32 	%r1851, %lhs, %rhs;
	}
	add.s32 	%r1852, %r1851, %r1820;
	add.s32 	%r1853, %r1852, %r1847;
	add.s32 	%r1854, %r1853, %r1845;
	add.s32 	%r1855, %r1854, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1831, 30;
	shr.b32 	%rhs, %r1831, 2;
	add.u32 	%r1856, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1855, 5;
	shr.b32 	%rhs, %r1855, 27;
	add.u32 	%r1857, %lhs, %rhs;
	}
	xor.b32  	%r1858, %r1856, %r1844;
	xor.b32  	%r1859, %r1858, %r1843;
	xor.b32  	%r1860, %r1695, %r1667;
	xor.b32  	%r1861, %r1860, %r1767;
	xor.b32  	%r1862, %r1861, %r1827;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1862, 1;
	shr.b32 	%rhs, %r1862, 31;
	add.u32 	%r1863, %lhs, %rhs;
	}
	add.s32 	%r1864, %r1863, %r1832;
	add.s32 	%r1865, %r1864, %r1859;
	add.s32 	%r1866, %r1865, %r1857;
	add.s32 	%r1867, %r1866, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1843, 30;
	shr.b32 	%rhs, %r1843, 2;
	add.u32 	%r1868, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1867, 5;
	shr.b32 	%rhs, %r1867, 27;
	add.u32 	%r1869, %lhs, %rhs;
	}
	xor.b32  	%r1870, %r1868, %r1856;
	xor.b32  	%r1871, %r1870, %r1855;
	xor.b32  	%r1872, %r1681, %r1707;
	xor.b32  	%r1873, %r1872, %r1779;
	xor.b32  	%r1874, %r1873, %r1839;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1874, 1;
	shr.b32 	%rhs, %r1874, 31;
	add.u32 	%r1875, %lhs, %rhs;
	}
	add.s32 	%r1876, %r1875, %r1844;
	add.s32 	%r1877, %r1876, %r1871;
	add.s32 	%r1878, %r1877, %r1869;
	add.s32 	%r1879, %r1878, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1855, 30;
	shr.b32 	%rhs, %r1855, 2;
	add.u32 	%r1880, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1879, 5;
	shr.b32 	%rhs, %r1879, 27;
	add.u32 	%r1881, %lhs, %rhs;
	}
	xor.b32  	%r1882, %r1880, %r1868;
	xor.b32  	%r1883, %r1882, %r1867;
	xor.b32  	%r1884, %r1719, %r1695;
	xor.b32  	%r1885, %r1884, %r1791;
	xor.b32  	%r1886, %r1885, %r1851;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1886, 1;
	shr.b32 	%rhs, %r1886, 31;
	add.u32 	%r1887, %lhs, %rhs;
	}
	add.s32 	%r1888, %r1887, %r1856;
	add.s32 	%r1889, %r1888, %r1883;
	add.s32 	%r1890, %r1889, %r1881;
	add.s32 	%r1891, %r1890, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1867, 30;
	shr.b32 	%rhs, %r1867, 2;
	add.u32 	%r1892, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1891, 5;
	shr.b32 	%rhs, %r1891, 27;
	add.u32 	%r1893, %lhs, %rhs;
	}
	xor.b32  	%r1894, %r1892, %r1880;
	xor.b32  	%r1895, %r1894, %r1879;
	xor.b32  	%r1896, %r1731, %r1707;
	xor.b32  	%r1897, %r1896, %r1803;
	xor.b32  	%r1898, %r1897, %r1863;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1898, 1;
	shr.b32 	%rhs, %r1898, 31;
	add.u32 	%r1899, %lhs, %rhs;
	}
	add.s32 	%r1900, %r1899, %r1868;
	add.s32 	%r1901, %r1900, %r1895;
	add.s32 	%r1902, %r1901, %r1893;
	add.s32 	%r1903, %r1902, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1879, 30;
	shr.b32 	%rhs, %r1879, 2;
	add.u32 	%r1904, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1903, 5;
	shr.b32 	%rhs, %r1903, 27;
	add.u32 	%r1905, %lhs, %rhs;
	}
	xor.b32  	%r1906, %r1904, %r1892;
	xor.b32  	%r1907, %r1906, %r1891;
	xor.b32  	%r1908, %r1719, %r1743;
	xor.b32  	%r1909, %r1908, %r1815;
	xor.b32  	%r1910, %r1909, %r1875;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1910, 1;
	shr.b32 	%rhs, %r1910, 31;
	add.u32 	%r1911, %lhs, %rhs;
	}
	add.s32 	%r1912, %r1911, %r1880;
	add.s32 	%r1913, %r1912, %r1907;
	add.s32 	%r1914, %r1913, %r1905;
	add.s32 	%r1915, %r1914, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1891, 30;
	shr.b32 	%rhs, %r1891, 2;
	add.u32 	%r1916, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1915, 5;
	shr.b32 	%rhs, %r1915, 27;
	add.u32 	%r1917, %lhs, %rhs;
	}
	xor.b32  	%r1918, %r1916, %r1904;
	xor.b32  	%r1919, %r1918, %r1903;
	xor.b32  	%r1920, %r1755, %r1731;
	xor.b32  	%r1921, %r1920, %r1827;
	xor.b32  	%r1922, %r1921, %r1887;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1922, 1;
	shr.b32 	%rhs, %r1922, 31;
	add.u32 	%r1923, %lhs, %rhs;
	}
	add.s32 	%r1924, %r1923, %r1892;
	add.s32 	%r1925, %r1924, %r1919;
	add.s32 	%r1926, %r1925, %r1917;
	add.s32 	%r1927, %r1926, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1903, 30;
	shr.b32 	%rhs, %r1903, 2;
	add.u32 	%r1928, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1927, 5;
	shr.b32 	%rhs, %r1927, 27;
	add.u32 	%r1929, %lhs, %rhs;
	}
	xor.b32  	%r1930, %r1928, %r1916;
	xor.b32  	%r1931, %r1930, %r1915;
	xor.b32  	%r1932, %r1767, %r1743;
	xor.b32  	%r1933, %r1932, %r1839;
	xor.b32  	%r1934, %r1933, %r1899;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1934, 1;
	shr.b32 	%rhs, %r1934, 31;
	add.u32 	%r1935, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1915, 30;
	shr.b32 	%rhs, %r1915, 2;
	add.u32 	%r1936, %lhs, %rhs;
	}
	add.s32 	%r1937, %r11, %r1935;
	add.s32 	%r1938, %r1937, %r1904;
	add.s32 	%r1939, %r1938, %r1931;
	add.s32 	%r1940, %r1939, %r1929;
	add.s32 	%r3813, %r1940, -899497514;
	add.s32 	%r3816, %r1927, %r14;
	add.s32 	%r3819, %r1936, %r13;
	add.s32 	%r3822, %r1928, %r12;
	add.s32 	%r3825, %r1916, %r15;
	xor.b32  	%r3814, %r3813, %r3814;
	xor.b32  	%r3817, %r3816, %r3817;
	xor.b32  	%r3820, %r3819, %r3820;
	xor.b32  	%r3823, %r3822, %r3823;
	xor.b32  	%r3826, %r3825, %r3826;
	add.s32 	%r3811, %r3811, 1;
	setp.ne.s32	%p1, %r3811, 4095;
	@%p1 bra 	BB0_1;

	ld.param.u64 	%rd15, [cuda_pmk_kernel_param_1];
	cvta.to.global.u64 	%rd6, %rd15;
	mul.wide.s32 	%rd7, %r79, 40;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.u32 	[%rd8], %r3814;
	st.global.u32 	[%rd8+4], %r3817;
	st.global.u32 	[%rd8+8], %r3820;
	st.global.u32 	[%rd8+12], %r3823;
	st.global.u32 	[%rd8+16], %r3826;
	ld.global.u32 	%r3830, [%rd5+60];
	ld.global.u32 	%r3833, [%rd5+64];
	ld.global.u32 	%r3836, [%rd5+68];
	ld.global.u32 	%r3839, [%rd5+72];
	ld.global.u32 	%r3842, [%rd5+76];
	ld.global.u32 	%r43, [%rd5+16];
	ld.global.u32 	%r44, [%rd5];
	ld.global.u32 	%r45, [%rd5+12];
	ld.global.u32 	%r46, [%rd5+8];
	ld.global.u32 	%r47, [%rd5+4];
	ld.global.u32 	%r48, [%rd5+20];
	ld.global.u32 	%r49, [%rd5+32];
	ld.global.u32 	%r50, [%rd5+28];
	ld.global.u32 	%r51, [%rd5+24];
	ld.global.u32 	%r52, [%rd5+36];
	mov.u32 	%r3827, 0;
	mov.u32 	%r3829, %r3830;
	mov.u32 	%r3832, %r3833;
	mov.u32 	%r3835, %r3836;
	mov.u32 	%r3838, %r3839;
	mov.u32 	%r3841, %r3842;

BB0_3:
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r44, 5;
	shr.b32 	%rhs, %r44, 27;
	add.u32 	%r1946, %lhs, %rhs;
	}
	add.s32 	%r1947, %r3829, %r1946;
	add.s32 	%r1948, %r1947, %r43;
	xor.b32  	%r1949, %r45, %r46;
	and.b32  	%r1950, %r1949, %r47;
	xor.b32  	%r1951, %r1950, %r45;
	add.s32 	%r1952, %r1948, %r1951;
	add.s32 	%r1953, %r1952, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1953, 5;
	shr.b32 	%rhs, %r1953, 27;
	add.u32 	%r1954, %lhs, %rhs;
	}
	add.s32 	%r1955, %r3832, %r45;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r47, 30;
	shr.b32 	%rhs, %r47, 2;
	add.u32 	%r1956, %lhs, %rhs;
	}
	xor.b32  	%r1957, %r1956, %r46;
	and.b32  	%r1958, %r1957, %r44;
	xor.b32  	%r1959, %r1958, %r46;
	add.s32 	%r1960, %r1955, %r1959;
	add.s32 	%r1961, %r1960, %r1954;
	add.s32 	%r1962, %r1961, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1962, 5;
	shr.b32 	%rhs, %r1962, 27;
	add.u32 	%r1963, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r44, 30;
	shr.b32 	%rhs, %r44, 2;
	add.u32 	%r1964, %lhs, %rhs;
	}
	xor.b32  	%r1965, %r1956, %r1964;
	and.b32  	%r1966, %r1953, %r1965;
	xor.b32  	%r1967, %r1966, %r1956;
	add.s32 	%r1968, %r3835, %r46;
	add.s32 	%r1969, %r1968, %r1967;
	add.s32 	%r1970, %r1969, %r1963;
	add.s32 	%r1971, %r1970, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1953, 30;
	shr.b32 	%rhs, %r1953, 2;
	add.u32 	%r1972, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1971, 5;
	shr.b32 	%rhs, %r1971, 27;
	add.u32 	%r1973, %lhs, %rhs;
	}
	xor.b32  	%r1974, %r1972, %r1964;
	and.b32  	%r1975, %r1962, %r1974;
	xor.b32  	%r1976, %r1975, %r1964;
	add.s32 	%r1977, %r3838, %r1956;
	add.s32 	%r1978, %r1977, %r1976;
	add.s32 	%r1979, %r1978, %r1973;
	add.s32 	%r1980, %r1979, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1962, 30;
	shr.b32 	%rhs, %r1962, 2;
	add.u32 	%r1981, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1980, 5;
	shr.b32 	%rhs, %r1980, 27;
	add.u32 	%r1982, %lhs, %rhs;
	}
	xor.b32  	%r1983, %r1981, %r1972;
	and.b32  	%r1984, %r1971, %r1983;
	xor.b32  	%r1985, %r1984, %r1972;
	add.s32 	%r1986, %r3841, %r1964;
	add.s32 	%r1987, %r1986, %r1985;
	add.s32 	%r1988, %r1987, %r1982;
	add.s32 	%r1989, %r1988, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1971, 30;
	shr.b32 	%rhs, %r1971, 2;
	add.u32 	%r1990, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1989, 5;
	shr.b32 	%rhs, %r1989, 27;
	add.u32 	%r1991, %lhs, %rhs;
	}
	xor.b32  	%r1992, %r1990, %r1981;
	and.b32  	%r1993, %r1980, %r1992;
	xor.b32  	%r1994, %r1993, %r1981;
	add.s32 	%r1995, %r1972, %r1994;
	add.s32 	%r1996, %r1995, %r1991;
	add.s32 	%r1997, %r1996, -628983399;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1980, 30;
	shr.b32 	%rhs, %r1980, 2;
	add.u32 	%r1998, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1997, 5;
	shr.b32 	%rhs, %r1997, 27;
	add.u32 	%r1999, %lhs, %rhs;
	}
	xor.b32  	%r2000, %r1998, %r1990;
	and.b32  	%r2001, %r1989, %r2000;
	xor.b32  	%r2002, %r2001, %r1990;
	add.s32 	%r2003, %r1981, %r2002;
	add.s32 	%r2004, %r2003, %r1999;
	add.s32 	%r2005, %r2004, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1989, 30;
	shr.b32 	%rhs, %r1989, 2;
	add.u32 	%r2006, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2005, 5;
	shr.b32 	%rhs, %r2005, 27;
	add.u32 	%r2007, %lhs, %rhs;
	}
	xor.b32  	%r2008, %r2006, %r1998;
	and.b32  	%r2009, %r1997, %r2008;
	xor.b32  	%r2010, %r2009, %r1998;
	add.s32 	%r2011, %r1990, %r2010;
	add.s32 	%r2012, %r2011, %r2007;
	add.s32 	%r2013, %r2012, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1997, 30;
	shr.b32 	%rhs, %r1997, 2;
	add.u32 	%r2014, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2013, 5;
	shr.b32 	%rhs, %r2013, 27;
	add.u32 	%r2015, %lhs, %rhs;
	}
	xor.b32  	%r2016, %r2014, %r2006;
	and.b32  	%r2017, %r2005, %r2016;
	xor.b32  	%r2018, %r2017, %r2006;
	add.s32 	%r2019, %r1998, %r2018;
	add.s32 	%r2020, %r2019, %r2015;
	add.s32 	%r2021, %r2020, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2005, 30;
	shr.b32 	%rhs, %r2005, 2;
	add.u32 	%r2022, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2021, 5;
	shr.b32 	%rhs, %r2021, 27;
	add.u32 	%r2023, %lhs, %rhs;
	}
	xor.b32  	%r2024, %r2022, %r2014;
	and.b32  	%r2025, %r2013, %r2024;
	xor.b32  	%r2026, %r2025, %r2014;
	add.s32 	%r2027, %r2006, %r2026;
	add.s32 	%r2028, %r2027, %r2023;
	add.s32 	%r2029, %r2028, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2013, 30;
	shr.b32 	%rhs, %r2013, 2;
	add.u32 	%r2030, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2029, 5;
	shr.b32 	%rhs, %r2029, 27;
	add.u32 	%r2031, %lhs, %rhs;
	}
	xor.b32  	%r2032, %r2030, %r2022;
	and.b32  	%r2033, %r2021, %r2032;
	xor.b32  	%r2034, %r2033, %r2022;
	add.s32 	%r2035, %r2014, %r2034;
	add.s32 	%r2036, %r2035, %r2031;
	add.s32 	%r2037, %r2036, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2021, 30;
	shr.b32 	%rhs, %r2021, 2;
	add.u32 	%r2038, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2037, 5;
	shr.b32 	%rhs, %r2037, 27;
	add.u32 	%r2039, %lhs, %rhs;
	}
	xor.b32  	%r2040, %r2038, %r2030;
	and.b32  	%r2041, %r2029, %r2040;
	xor.b32  	%r2042, %r2041, %r2030;
	add.s32 	%r2043, %r2022, %r2042;
	add.s32 	%r2044, %r2043, %r2039;
	add.s32 	%r2045, %r2044, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2029, 30;
	shr.b32 	%rhs, %r2029, 2;
	add.u32 	%r2046, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2045, 5;
	shr.b32 	%rhs, %r2045, 27;
	add.u32 	%r2047, %lhs, %rhs;
	}
	xor.b32  	%r2048, %r2046, %r2038;
	and.b32  	%r2049, %r2037, %r2048;
	xor.b32  	%r2050, %r2049, %r2038;
	add.s32 	%r2051, %r2030, %r2050;
	add.s32 	%r2052, %r2051, %r2047;
	add.s32 	%r2053, %r2052, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2037, 30;
	shr.b32 	%rhs, %r2037, 2;
	add.u32 	%r2054, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2053, 5;
	shr.b32 	%rhs, %r2053, 27;
	add.u32 	%r2055, %lhs, %rhs;
	}
	xor.b32  	%r2056, %r2054, %r2046;
	and.b32  	%r2057, %r2045, %r2056;
	xor.b32  	%r2058, %r2057, %r2046;
	add.s32 	%r2059, %r2038, %r2058;
	add.s32 	%r2060, %r2059, %r2055;
	add.s32 	%r2061, %r2060, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2045, 30;
	shr.b32 	%rhs, %r2045, 2;
	add.u32 	%r2062, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2061, 5;
	shr.b32 	%rhs, %r2061, 27;
	add.u32 	%r2063, %lhs, %rhs;
	}
	xor.b32  	%r2064, %r2062, %r2054;
	and.b32  	%r2065, %r2053, %r2064;
	xor.b32  	%r2066, %r2065, %r2054;
	add.s32 	%r2067, %r2046, %r2066;
	add.s32 	%r2068, %r2067, %r2063;
	add.s32 	%r2069, %r2068, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2053, 30;
	shr.b32 	%rhs, %r2053, 2;
	add.u32 	%r2070, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2069, 5;
	shr.b32 	%rhs, %r2069, 27;
	add.u32 	%r2071, %lhs, %rhs;
	}
	xor.b32  	%r2072, %r2070, %r2062;
	and.b32  	%r2073, %r2061, %r2072;
	xor.b32  	%r2074, %r2073, %r2062;
	add.s32 	%r2075, %r2054, %r2074;
	add.s32 	%r2076, %r2075, %r2071;
	add.s32 	%r2077, %r2076, 1518500921;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2061, 30;
	shr.b32 	%rhs, %r2061, 2;
	add.u32 	%r2078, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2077, 5;
	shr.b32 	%rhs, %r2077, 27;
	add.u32 	%r2079, %lhs, %rhs;
	}
	xor.b32  	%r2080, %r2078, %r2070;
	and.b32  	%r2081, %r2069, %r2080;
	xor.b32  	%r2082, %r2081, %r2070;
	xor.b32  	%r2083, %r3829, %r3835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2083, 1;
	shr.b32 	%rhs, %r2083, 31;
	add.u32 	%r2084, %lhs, %rhs;
	}
	add.s32 	%r2085, %r2084, %r2062;
	add.s32 	%r2086, %r2085, %r2082;
	add.s32 	%r2087, %r2086, %r2079;
	add.s32 	%r2088, %r2087, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2069, 30;
	shr.b32 	%rhs, %r2069, 2;
	add.u32 	%r2089, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2088, 5;
	shr.b32 	%rhs, %r2088, 27;
	add.u32 	%r2090, %lhs, %rhs;
	}
	xor.b32  	%r2091, %r2089, %r2078;
	and.b32  	%r2092, %r2077, %r2091;
	xor.b32  	%r2093, %r2092, %r2078;
	xor.b32  	%r2094, %r3832, %r3838;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2094, 1;
	shr.b32 	%rhs, %r2094, 31;
	add.u32 	%r2095, %lhs, %rhs;
	}
	add.s32 	%r2096, %r2095, %r2070;
	add.s32 	%r2097, %r2096, %r2093;
	add.s32 	%r2098, %r2097, %r2090;
	add.s32 	%r2099, %r2098, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2077, 30;
	shr.b32 	%rhs, %r2077, 2;
	add.u32 	%r2100, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2099, 5;
	shr.b32 	%rhs, %r2099, 27;
	add.u32 	%r2101, %lhs, %rhs;
	}
	xor.b32  	%r2102, %r2100, %r2089;
	and.b32  	%r2103, %r2088, %r2102;
	xor.b32  	%r2104, %r2103, %r2089;
	xor.b32  	%r2105, %r3841, %r3835;
	xor.b32  	%r2106, %r2105, 672;
	bfe.u32 	%r2107, %r2106, 30, 1;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2106, 1;
	shr.b32 	%rhs, %r2106, 31;
	add.u32 	%r2108, %lhs, %rhs;
	}
	add.s32 	%r2109, %r2108, %r2078;
	add.s32 	%r2110, %r2109, %r2104;
	add.s32 	%r2111, %r2110, %r2101;
	add.s32 	%r2112, %r2111, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2088, 30;
	shr.b32 	%rhs, %r2088, 2;
	add.u32 	%r2113, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2112, 5;
	shr.b32 	%rhs, %r2112, 27;
	add.u32 	%r2114, %lhs, %rhs;
	}
	xor.b32  	%r2115, %r2113, %r2100;
	and.b32  	%r2116, %r2099, %r2115;
	xor.b32  	%r2117, %r2116, %r2100;
	xor.b32  	%r2118, %r3838, %r2084;
	xor.b32  	%r2119, %r2118, -2147483648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2119, 1;
	shr.b32 	%rhs, %r2119, 31;
	add.u32 	%r2120, %lhs, %rhs;
	}
	add.s32 	%r2121, %r2120, %r2089;
	add.s32 	%r2122, %r2121, %r2117;
	add.s32 	%r2123, %r2122, %r2114;
	add.s32 	%r2124, %r2123, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2099, 30;
	shr.b32 	%rhs, %r2099, 2;
	add.u32 	%r2125, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2124, 5;
	shr.b32 	%rhs, %r2124, 27;
	add.u32 	%r2126, %lhs, %rhs;
	}
	xor.b32  	%r2127, %r2125, %r2113;
	xor.b32  	%r2128, %r2127, %r2112;
	xor.b32  	%r2129, %r2095, %r3841;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2129, 1;
	shr.b32 	%rhs, %r2129, 31;
	add.u32 	%r2130, %lhs, %rhs;
	}
	add.s32 	%r2131, %r2130, %r2100;
	add.s32 	%r2132, %r2131, %r2128;
	add.s32 	%r2133, %r2132, %r2126;
	add.s32 	%r2134, %r2133, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2112, 30;
	shr.b32 	%rhs, %r2112, 2;
	add.u32 	%r2135, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2134, 5;
	shr.b32 	%rhs, %r2134, 27;
	add.u32 	%r2136, %lhs, %rhs;
	}
	xor.b32  	%r2137, %r2135, %r2125;
	xor.b32  	%r2138, %r2137, %r2124;
	shl.b32 	%r2139, %r2108, 1;
	xor.b32  	%r2140, %r2107, 1;
	or.b32  	%r2141, %r2139, %r2140;
	add.s32 	%r2142, %r2141, %r2113;
	add.s32 	%r2143, %r2142, %r2138;
	add.s32 	%r2144, %r2143, %r2136;
	add.s32 	%r2145, %r2144, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2124, 30;
	shr.b32 	%rhs, %r2124, 2;
	add.u32 	%r2146, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2145, 5;
	shr.b32 	%rhs, %r2145, 27;
	add.u32 	%r2147, %lhs, %rhs;
	}
	xor.b32  	%r2148, %r2146, %r2135;
	xor.b32  	%r2149, %r2148, %r2134;
	shl.b32 	%r2150, %r2120, 1;
	bfe.u32 	%r2151, %r2119, 30, 1;
	or.b32  	%r2152, %r2150, %r2151;
	add.s32 	%r2153, %r2152, %r2125;
	add.s32 	%r2154, %r2153, %r2149;
	add.s32 	%r2155, %r2154, %r2147;
	add.s32 	%r2156, %r2155, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2134, 30;
	shr.b32 	%rhs, %r2134, 2;
	add.u32 	%r2157, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2156, 5;
	shr.b32 	%rhs, %r2156, 27;
	add.u32 	%r2158, %lhs, %rhs;
	}
	xor.b32  	%r2159, %r2157, %r2146;
	xor.b32  	%r2160, %r2159, %r2145;
	xor.b32  	%r2161, %r2130, 672;
	shl.b32 	%r2162, %r2161, 1;
	bfe.u32 	%r2163, %r2129, 30, 1;
	or.b32  	%r2164, %r2162, %r2163;
	add.s32 	%r2165, %r2164, %r2135;
	add.s32 	%r2166, %r2165, %r2160;
	add.s32 	%r2167, %r2166, %r2158;
	add.s32 	%r2168, %r2167, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2145, 30;
	shr.b32 	%rhs, %r2145, 2;
	add.u32 	%r2169, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2168, 5;
	shr.b32 	%rhs, %r2168, 27;
	add.u32 	%r2170, %lhs, %rhs;
	}
	xor.b32  	%r2171, %r2169, %r2157;
	xor.b32  	%r2172, %r2171, %r2156;
	xor.b32  	%r2173, %r2141, %r2084;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2173, 1;
	shr.b32 	%rhs, %r2173, 31;
	add.u32 	%r2174, %lhs, %rhs;
	}
	add.s32 	%r2175, %r2174, %r2146;
	add.s32 	%r2176, %r2175, %r2172;
	add.s32 	%r2177, %r2176, %r2170;
	add.s32 	%r2178, %r2177, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2156, 30;
	shr.b32 	%rhs, %r2156, 2;
	add.u32 	%r2179, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2178, 5;
	shr.b32 	%rhs, %r2178, 27;
	add.u32 	%r2180, %lhs, %rhs;
	}
	xor.b32  	%r2181, %r2179, %r2169;
	xor.b32  	%r2182, %r2181, %r2168;
	xor.b32  	%r2183, %r2152, %r2095;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2183, 1;
	shr.b32 	%rhs, %r2183, 31;
	add.u32 	%r2184, %lhs, %rhs;
	}
	add.s32 	%r2185, %r2184, %r2157;
	add.s32 	%r2186, %r2185, %r2182;
	add.s32 	%r2187, %r2186, %r2180;
	add.s32 	%r2188, %r2187, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2168, 30;
	shr.b32 	%rhs, %r2168, 2;
	add.u32 	%r2189, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2188, 5;
	shr.b32 	%rhs, %r2188, 27;
	add.u32 	%r2190, %lhs, %rhs;
	}
	xor.b32  	%r2191, %r2189, %r2179;
	xor.b32  	%r2192, %r2191, %r2178;
	xor.b32  	%r2193, %r2164, %r2108;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2193, 1;
	shr.b32 	%rhs, %r2193, 31;
	add.u32 	%r2194, %lhs, %rhs;
	}
	add.s32 	%r2195, %r2194, %r2169;
	add.s32 	%r2196, %r2195, %r2192;
	add.s32 	%r2197, %r2196, %r2190;
	add.s32 	%r2198, %r2197, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2178, 30;
	shr.b32 	%rhs, %r2178, 2;
	add.u32 	%r2199, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2198, 5;
	shr.b32 	%rhs, %r2198, 27;
	add.u32 	%r2200, %lhs, %rhs;
	}
	xor.b32  	%r2201, %r2199, %r2189;
	xor.b32  	%r2202, %r2201, %r2188;
	xor.b32  	%r2203, %r2174, %r2120;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2203, 1;
	shr.b32 	%rhs, %r2203, 31;
	add.u32 	%r2204, %lhs, %rhs;
	}
	add.s32 	%r2205, %r2204, %r2179;
	add.s32 	%r2206, %r2205, %r2202;
	add.s32 	%r2207, %r2206, %r2200;
	add.s32 	%r2208, %r2207, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2188, 30;
	shr.b32 	%rhs, %r2188, 2;
	add.u32 	%r2209, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2208, 5;
	shr.b32 	%rhs, %r2208, 27;
	add.u32 	%r2210, %lhs, %rhs;
	}
	xor.b32  	%r2211, %r2209, %r2199;
	xor.b32  	%r2212, %r2211, %r2198;
	xor.b32  	%r2213, %r2184, %r2130;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2213, 1;
	shr.b32 	%rhs, %r2213, 31;
	add.u32 	%r2214, %lhs, %rhs;
	}
	add.s32 	%r2215, %r2214, %r2189;
	add.s32 	%r2216, %r2215, %r2212;
	add.s32 	%r2217, %r2216, %r2210;
	add.s32 	%r2218, %r2217, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2198, 30;
	shr.b32 	%rhs, %r2198, 2;
	add.u32 	%r2219, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2218, 5;
	shr.b32 	%rhs, %r2218, 27;
	add.u32 	%r2220, %lhs, %rhs;
	}
	xor.b32  	%r2221, %r2219, %r2209;
	xor.b32  	%r2222, %r2221, %r2208;
	xor.b32  	%r2223, %r2194, %r2141;
	xor.b32  	%r2224, %r2223, 672;
	shl.b32 	%r2225, %r2224, 1;
	shr.u32 	%r2226, %r2223, 31;
	or.b32  	%r2227, %r2225, %r2226;
	add.s32 	%r2228, %r2227, %r2199;
	add.s32 	%r2229, %r2228, %r2222;
	add.s32 	%r2230, %r2229, %r2220;
	add.s32 	%r2231, %r2230, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2208, 30;
	shr.b32 	%rhs, %r2208, 2;
	add.u32 	%r2232, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2231, 5;
	shr.b32 	%rhs, %r2231, 27;
	add.u32 	%r2233, %lhs, %rhs;
	}
	xor.b32  	%r2234, %r2232, %r2219;
	xor.b32  	%r2235, %r2234, %r2218;
	xor.b32  	%r2236, %r2152, %r2084;
	xor.b32  	%r2237, %r2236, %r2204;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2237, 1;
	shr.b32 	%rhs, %r2237, 31;
	add.u32 	%r2238, %lhs, %rhs;
	}
	add.s32 	%r2239, %r2238, %r2209;
	add.s32 	%r2240, %r2239, %r2235;
	add.s32 	%r2241, %r2240, %r2233;
	add.s32 	%r2242, %r2241, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2218, 30;
	shr.b32 	%rhs, %r2218, 2;
	add.u32 	%r2243, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2242, 5;
	shr.b32 	%rhs, %r2242, 27;
	add.u32 	%r2244, %lhs, %rhs;
	}
	xor.b32  	%r2245, %r2243, %r2232;
	xor.b32  	%r2246, %r2245, %r2231;
	xor.b32  	%r2247, %r2164, %r2095;
	xor.b32  	%r2248, %r2247, %r2214;
	xor.b32  	%r2249, %r2248, 672;
	shl.b32 	%r2250, %r2249, 1;
	shr.u32 	%r2251, %r2248, 31;
	or.b32  	%r2252, %r2250, %r2251;
	add.s32 	%r2253, %r2252, %r2219;
	add.s32 	%r2254, %r2253, %r2246;
	add.s32 	%r2255, %r2254, %r2244;
	add.s32 	%r2256, %r2255, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2231, 30;
	shr.b32 	%rhs, %r2231, 2;
	add.u32 	%r2257, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2256, 5;
	shr.b32 	%rhs, %r2256, 27;
	add.u32 	%r2258, %lhs, %rhs;
	}
	xor.b32  	%r2259, %r2257, %r2243;
	xor.b32  	%r2260, %r2259, %r2242;
	xor.b32  	%r2261, %r2084, %r2108;
	xor.b32  	%r2262, %r2261, %r2174;
	xor.b32  	%r2263, %r2262, %r2227;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2263, 1;
	shr.b32 	%rhs, %r2263, 31;
	add.u32 	%r2264, %lhs, %rhs;
	}
	add.s32 	%r2265, %r2264, %r2232;
	add.s32 	%r2266, %r2265, %r2260;
	add.s32 	%r2267, %r2266, %r2258;
	add.s32 	%r2268, %r2267, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2242, 30;
	shr.b32 	%rhs, %r2242, 2;
	add.u32 	%r2269, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2268, 5;
	shr.b32 	%rhs, %r2268, 27;
	add.u32 	%r2270, %lhs, %rhs;
	}
	xor.b32  	%r2271, %r2269, %r2257;
	xor.b32  	%r2272, %r2271, %r2256;
	xor.b32  	%r2273, %r2120, %r2095;
	xor.b32  	%r2274, %r2273, %r2184;
	xor.b32  	%r2275, %r2274, %r2238;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2275, 1;
	shr.b32 	%rhs, %r2275, 31;
	add.u32 	%r2276, %lhs, %rhs;
	}
	add.s32 	%r2277, %r2276, %r2243;
	add.s32 	%r2278, %r2277, %r2272;
	add.s32 	%r2279, %r2278, %r2270;
	add.s32 	%r2280, %r2279, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2256, 30;
	shr.b32 	%rhs, %r2256, 2;
	add.u32 	%r2281, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2280, 5;
	shr.b32 	%rhs, %r2280, 27;
	add.u32 	%r2282, %lhs, %rhs;
	}
	xor.b32  	%r2283, %r2281, %r2269;
	xor.b32  	%r2284, %r2283, %r2268;
	xor.b32  	%r2285, %r2130, %r2108;
	xor.b32  	%r2286, %r2285, %r2194;
	xor.b32  	%r2287, %r2286, %r2252;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2287, 1;
	shr.b32 	%rhs, %r2287, 31;
	add.u32 	%r2288, %lhs, %rhs;
	}
	add.s32 	%r2289, %r2288, %r2257;
	add.s32 	%r2290, %r2289, %r2284;
	add.s32 	%r2291, %r2290, %r2282;
	add.s32 	%r2292, %r2291, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2268, 30;
	shr.b32 	%rhs, %r2268, 2;
	add.u32 	%r2293, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2292, 5;
	shr.b32 	%rhs, %r2292, 27;
	add.u32 	%r2294, %lhs, %rhs;
	}
	xor.b32  	%r2295, %r2293, %r2281;
	xor.b32  	%r2296, %r2295, %r2280;
	xor.b32  	%r2297, %r2120, %r2141;
	xor.b32  	%r2298, %r2297, %r2204;
	xor.b32  	%r2299, %r2298, %r2264;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2299, 1;
	shr.b32 	%rhs, %r2299, 31;
	add.u32 	%r2300, %lhs, %rhs;
	}
	add.s32 	%r2301, %r2300, %r2269;
	add.s32 	%r2302, %r2301, %r2296;
	add.s32 	%r2303, %r2302, %r2294;
	add.s32 	%r2304, %r2303, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2280, 30;
	shr.b32 	%rhs, %r2280, 2;
	add.u32 	%r2305, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2304, 5;
	shr.b32 	%rhs, %r2304, 27;
	add.u32 	%r2306, %lhs, %rhs;
	}
	xor.b32  	%r2307, %r2305, %r2293;
	xor.b32  	%r2308, %r2307, %r2292;
	xor.b32  	%r2309, %r2152, %r2130;
	xor.b32  	%r2310, %r2309, %r2214;
	xor.b32  	%r2311, %r2310, %r2276;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2311, 1;
	shr.b32 	%rhs, %r2311, 31;
	add.u32 	%r2312, %lhs, %rhs;
	}
	add.s32 	%r2313, %r2312, %r2281;
	add.s32 	%r2314, %r2313, %r2308;
	add.s32 	%r2315, %r2314, %r2306;
	add.s32 	%r2316, %r2315, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2292, 30;
	shr.b32 	%rhs, %r2292, 2;
	add.u32 	%r2317, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2316, 5;
	shr.b32 	%rhs, %r2316, 27;
	add.u32 	%r2318, %lhs, %rhs;
	}
	xor.b32  	%r2319, %r2317, %r2305;
	xor.b32  	%r2320, %r2319, %r2304;
	xor.b32  	%r2321, %r2164, %r2141;
	xor.b32  	%r2322, %r2321, %r2227;
	xor.b32  	%r2323, %r2322, %r2288;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2323, 1;
	shr.b32 	%rhs, %r2323, 31;
	add.u32 	%r2324, %lhs, %rhs;
	}
	add.s32 	%r2325, %r2324, %r2293;
	add.s32 	%r2326, %r2325, %r2320;
	add.s32 	%r2327, %r2326, %r2318;
	add.s32 	%r2328, %r2327, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2304, 30;
	shr.b32 	%rhs, %r2304, 2;
	add.u32 	%r2329, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2328, 5;
	shr.b32 	%rhs, %r2328, 27;
	add.u32 	%r2330, %lhs, %rhs;
	}
	xor.b32  	%r2331, %r2329, %r2317;
	xor.b32  	%r2332, %r2331, %r2316;
	xor.b32  	%r2333, %r2152, %r2174;
	xor.b32  	%r2334, %r2333, %r2238;
	xor.b32  	%r2335, %r2334, %r2300;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2335, 1;
	shr.b32 	%rhs, %r2335, 31;
	add.u32 	%r2336, %lhs, %rhs;
	}
	add.s32 	%r2337, %r2336, %r2305;
	add.s32 	%r2338, %r2337, %r2332;
	add.s32 	%r2339, %r2338, %r2330;
	add.s32 	%r2340, %r2339, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2316, 30;
	shr.b32 	%rhs, %r2316, 2;
	add.u32 	%r2341, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2340, 5;
	shr.b32 	%rhs, %r2340, 27;
	add.u32 	%r2342, %lhs, %rhs;
	}
	xor.b32  	%r2343, %r2341, %r2329;
	xor.b32  	%r2344, %r2343, %r2328;
	xor.b32  	%r2345, %r2184, %r2164;
	xor.b32  	%r2346, %r2345, %r2252;
	xor.b32  	%r2347, %r2346, %r2312;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2347, 1;
	shr.b32 	%rhs, %r2347, 31;
	add.u32 	%r2348, %lhs, %rhs;
	}
	add.s32 	%r2349, %r2348, %r2317;
	add.s32 	%r2350, %r2349, %r2344;
	add.s32 	%r2351, %r2350, %r2342;
	add.s32 	%r2352, %r2351, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2328, 30;
	shr.b32 	%rhs, %r2328, 2;
	add.u32 	%r2353, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2352, 5;
	shr.b32 	%rhs, %r2352, 27;
	add.u32 	%r2354, %lhs, %rhs;
	}
	and.b32  	%r2355, %r2340, %r2353;
	or.b32  	%r2356, %r2340, %r2353;
	and.b32  	%r2357, %r2356, %r2341;
	or.b32  	%r2358, %r2357, %r2355;
	xor.b32  	%r2359, %r2194, %r2174;
	xor.b32  	%r2360, %r2359, %r2264;
	xor.b32  	%r2361, %r2360, %r2324;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2361, 1;
	shr.b32 	%rhs, %r2361, 31;
	add.u32 	%r2362, %lhs, %rhs;
	}
	add.s32 	%r2363, %r2362, %r2329;
	add.s32 	%r2364, %r2363, %r2358;
	add.s32 	%r2365, %r2364, %r2354;
	add.s32 	%r2366, %r2365, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2340, 30;
	shr.b32 	%rhs, %r2340, 2;
	add.u32 	%r2367, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2366, 5;
	shr.b32 	%rhs, %r2366, 27;
	add.u32 	%r2368, %lhs, %rhs;
	}
	and.b32  	%r2369, %r2352, %r2367;
	or.b32  	%r2370, %r2352, %r2367;
	and.b32  	%r2371, %r2370, %r2353;
	or.b32  	%r2372, %r2371, %r2369;
	xor.b32  	%r2373, %r2184, %r2204;
	xor.b32  	%r2374, %r2373, %r2276;
	xor.b32  	%r2375, %r2374, %r2336;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2375, 1;
	shr.b32 	%rhs, %r2375, 31;
	add.u32 	%r2376, %lhs, %rhs;
	}
	add.s32 	%r2377, %r2376, %r2341;
	add.s32 	%r2378, %r2377, %r2372;
	add.s32 	%r2379, %r2378, %r2368;
	add.s32 	%r2380, %r2379, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2352, 30;
	shr.b32 	%rhs, %r2352, 2;
	add.u32 	%r2381, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2380, 5;
	shr.b32 	%rhs, %r2380, 27;
	add.u32 	%r2382, %lhs, %rhs;
	}
	and.b32  	%r2383, %r2366, %r2381;
	or.b32  	%r2384, %r2366, %r2381;
	and.b32  	%r2385, %r2384, %r2367;
	or.b32  	%r2386, %r2385, %r2383;
	xor.b32  	%r2387, %r2214, %r2194;
	xor.b32  	%r2388, %r2387, %r2288;
	xor.b32  	%r2389, %r2388, %r2348;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2389, 1;
	shr.b32 	%rhs, %r2389, 31;
	add.u32 	%r2390, %lhs, %rhs;
	}
	add.s32 	%r2391, %r2390, %r2353;
	add.s32 	%r2392, %r2391, %r2386;
	add.s32 	%r2393, %r2392, %r2382;
	add.s32 	%r2394, %r2393, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2366, 30;
	shr.b32 	%rhs, %r2366, 2;
	add.u32 	%r2395, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2394, 5;
	shr.b32 	%rhs, %r2394, 27;
	add.u32 	%r2396, %lhs, %rhs;
	}
	and.b32  	%r2397, %r2380, %r2395;
	or.b32  	%r2398, %r2380, %r2395;
	and.b32  	%r2399, %r2398, %r2381;
	or.b32  	%r2400, %r2399, %r2397;
	xor.b32  	%r2401, %r2227, %r2204;
	xor.b32  	%r2402, %r2401, %r2300;
	xor.b32  	%r2403, %r2402, %r2362;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2403, 1;
	shr.b32 	%rhs, %r2403, 31;
	add.u32 	%r2404, %lhs, %rhs;
	}
	add.s32 	%r2405, %r2404, %r2367;
	add.s32 	%r2406, %r2405, %r2400;
	add.s32 	%r2407, %r2406, %r2396;
	add.s32 	%r2408, %r2407, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2380, 30;
	shr.b32 	%rhs, %r2380, 2;
	add.u32 	%r2409, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2408, 5;
	shr.b32 	%rhs, %r2408, 27;
	add.u32 	%r2410, %lhs, %rhs;
	}
	and.b32  	%r2411, %r2394, %r2409;
	or.b32  	%r2412, %r2394, %r2409;
	and.b32  	%r2413, %r2412, %r2395;
	or.b32  	%r2414, %r2413, %r2411;
	xor.b32  	%r2415, %r2214, %r2238;
	xor.b32  	%r2416, %r2415, %r2312;
	xor.b32  	%r2417, %r2416, %r2376;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2417, 1;
	shr.b32 	%rhs, %r2417, 31;
	add.u32 	%r2418, %lhs, %rhs;
	}
	add.s32 	%r2419, %r2418, %r2381;
	add.s32 	%r2420, %r2419, %r2414;
	add.s32 	%r2421, %r2420, %r2410;
	add.s32 	%r2422, %r2421, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2394, 30;
	shr.b32 	%rhs, %r2394, 2;
	add.u32 	%r2423, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2422, 5;
	shr.b32 	%rhs, %r2422, 27;
	add.u32 	%r2424, %lhs, %rhs;
	}
	and.b32  	%r2425, %r2408, %r2423;
	or.b32  	%r2426, %r2408, %r2423;
	and.b32  	%r2427, %r2426, %r2409;
	or.b32  	%r2428, %r2427, %r2425;
	xor.b32  	%r2429, %r2252, %r2227;
	xor.b32  	%r2430, %r2429, %r2324;
	xor.b32  	%r2431, %r2430, %r2390;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2431, 1;
	shr.b32 	%rhs, %r2431, 31;
	add.u32 	%r2432, %lhs, %rhs;
	}
	add.s32 	%r2433, %r2432, %r2395;
	add.s32 	%r2434, %r2433, %r2428;
	add.s32 	%r2435, %r2434, %r2424;
	add.s32 	%r2436, %r2435, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2408, 30;
	shr.b32 	%rhs, %r2408, 2;
	add.u32 	%r2437, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2436, 5;
	shr.b32 	%rhs, %r2436, 27;
	add.u32 	%r2438, %lhs, %rhs;
	}
	and.b32  	%r2439, %r2422, %r2437;
	or.b32  	%r2440, %r2422, %r2437;
	and.b32  	%r2441, %r2440, %r2423;
	or.b32  	%r2442, %r2441, %r2439;
	xor.b32  	%r2443, %r2264, %r2238;
	xor.b32  	%r2444, %r2443, %r2336;
	xor.b32  	%r2445, %r2444, %r2404;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2445, 1;
	shr.b32 	%rhs, %r2445, 31;
	add.u32 	%r2446, %lhs, %rhs;
	}
	add.s32 	%r2447, %r2446, %r2409;
	add.s32 	%r2448, %r2447, %r2442;
	add.s32 	%r2449, %r2448, %r2438;
	add.s32 	%r2450, %r2449, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2422, 30;
	shr.b32 	%rhs, %r2422, 2;
	add.u32 	%r2451, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2450, 5;
	shr.b32 	%rhs, %r2450, 27;
	add.u32 	%r2452, %lhs, %rhs;
	}
	and.b32  	%r2453, %r2436, %r2451;
	or.b32  	%r2454, %r2436, %r2451;
	and.b32  	%r2455, %r2454, %r2437;
	or.b32  	%r2456, %r2455, %r2453;
	xor.b32  	%r2457, %r2252, %r2276;
	xor.b32  	%r2458, %r2457, %r2348;
	xor.b32  	%r2459, %r2458, %r2418;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2459, 1;
	shr.b32 	%rhs, %r2459, 31;
	add.u32 	%r2460, %lhs, %rhs;
	}
	add.s32 	%r2461, %r2460, %r2423;
	add.s32 	%r2462, %r2461, %r2456;
	add.s32 	%r2463, %r2462, %r2452;
	add.s32 	%r2464, %r2463, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2436, 30;
	shr.b32 	%rhs, %r2436, 2;
	add.u32 	%r2465, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2464, 5;
	shr.b32 	%rhs, %r2464, 27;
	add.u32 	%r2466, %lhs, %rhs;
	}
	and.b32  	%r2467, %r2450, %r2465;
	or.b32  	%r2468, %r2450, %r2465;
	and.b32  	%r2469, %r2468, %r2451;
	or.b32  	%r2470, %r2469, %r2467;
	xor.b32  	%r2471, %r2288, %r2264;
	xor.b32  	%r2472, %r2471, %r2362;
	xor.b32  	%r2473, %r2472, %r2432;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2473, 1;
	shr.b32 	%rhs, %r2473, 31;
	add.u32 	%r2474, %lhs, %rhs;
	}
	add.s32 	%r2475, %r2474, %r2437;
	add.s32 	%r2476, %r2475, %r2470;
	add.s32 	%r2477, %r2476, %r2466;
	add.s32 	%r2478, %r2477, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2450, 30;
	shr.b32 	%rhs, %r2450, 2;
	add.u32 	%r2479, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2478, 5;
	shr.b32 	%rhs, %r2478, 27;
	add.u32 	%r2480, %lhs, %rhs;
	}
	and.b32  	%r2481, %r2464, %r2479;
	or.b32  	%r2482, %r2464, %r2479;
	and.b32  	%r2483, %r2482, %r2465;
	or.b32  	%r2484, %r2483, %r2481;
	xor.b32  	%r2485, %r2300, %r2276;
	xor.b32  	%r2486, %r2485, %r2376;
	xor.b32  	%r2487, %r2486, %r2446;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2487, 1;
	shr.b32 	%rhs, %r2487, 31;
	add.u32 	%r2488, %lhs, %rhs;
	}
	add.s32 	%r2489, %r2488, %r2451;
	add.s32 	%r2490, %r2489, %r2484;
	add.s32 	%r2491, %r2490, %r2480;
	add.s32 	%r2492, %r2491, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2464, 30;
	shr.b32 	%rhs, %r2464, 2;
	add.u32 	%r2493, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2492, 5;
	shr.b32 	%rhs, %r2492, 27;
	add.u32 	%r2494, %lhs, %rhs;
	}
	and.b32  	%r2495, %r2478, %r2493;
	or.b32  	%r2496, %r2478, %r2493;
	and.b32  	%r2497, %r2496, %r2479;
	or.b32  	%r2498, %r2497, %r2495;
	xor.b32  	%r2499, %r2288, %r2312;
	xor.b32  	%r2500, %r2499, %r2390;
	xor.b32  	%r2501, %r2500, %r2460;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2501, 1;
	shr.b32 	%rhs, %r2501, 31;
	add.u32 	%r2502, %lhs, %rhs;
	}
	add.s32 	%r2503, %r2502, %r2465;
	add.s32 	%r2504, %r2503, %r2498;
	add.s32 	%r2505, %r2504, %r2494;
	add.s32 	%r2506, %r2505, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2478, 30;
	shr.b32 	%rhs, %r2478, 2;
	add.u32 	%r2507, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2506, 5;
	shr.b32 	%rhs, %r2506, 27;
	add.u32 	%r2508, %lhs, %rhs;
	}
	and.b32  	%r2509, %r2492, %r2507;
	or.b32  	%r2510, %r2492, %r2507;
	and.b32  	%r2511, %r2510, %r2493;
	or.b32  	%r2512, %r2511, %r2509;
	xor.b32  	%r2513, %r2324, %r2300;
	xor.b32  	%r2514, %r2513, %r2404;
	xor.b32  	%r2515, %r2514, %r2474;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2515, 1;
	shr.b32 	%rhs, %r2515, 31;
	add.u32 	%r2516, %lhs, %rhs;
	}
	add.s32 	%r2517, %r2516, %r2479;
	add.s32 	%r2518, %r2517, %r2512;
	add.s32 	%r2519, %r2518, %r2508;
	add.s32 	%r2520, %r2519, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2492, 30;
	shr.b32 	%rhs, %r2492, 2;
	add.u32 	%r2521, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2520, 5;
	shr.b32 	%rhs, %r2520, 27;
	add.u32 	%r2522, %lhs, %rhs;
	}
	and.b32  	%r2523, %r2506, %r2521;
	or.b32  	%r2524, %r2506, %r2521;
	and.b32  	%r2525, %r2524, %r2507;
	or.b32  	%r2526, %r2525, %r2523;
	xor.b32  	%r2527, %r2336, %r2312;
	xor.b32  	%r2528, %r2527, %r2418;
	xor.b32  	%r2529, %r2528, %r2488;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2529, 1;
	shr.b32 	%rhs, %r2529, 31;
	add.u32 	%r2530, %lhs, %rhs;
	}
	add.s32 	%r2531, %r2530, %r2493;
	add.s32 	%r2532, %r2531, %r2526;
	add.s32 	%r2533, %r2532, %r2522;
	add.s32 	%r2534, %r2533, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2506, 30;
	shr.b32 	%rhs, %r2506, 2;
	add.u32 	%r2535, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2534, 5;
	shr.b32 	%rhs, %r2534, 27;
	add.u32 	%r2536, %lhs, %rhs;
	}
	and.b32  	%r2537, %r2520, %r2535;
	or.b32  	%r2538, %r2520, %r2535;
	and.b32  	%r2539, %r2538, %r2521;
	or.b32  	%r2540, %r2539, %r2537;
	xor.b32  	%r2541, %r2324, %r2348;
	xor.b32  	%r2542, %r2541, %r2432;
	xor.b32  	%r2543, %r2542, %r2502;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2543, 1;
	shr.b32 	%rhs, %r2543, 31;
	add.u32 	%r2544, %lhs, %rhs;
	}
	add.s32 	%r2545, %r2544, %r2507;
	add.s32 	%r2546, %r2545, %r2540;
	add.s32 	%r2547, %r2546, %r2536;
	add.s32 	%r2548, %r2547, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2520, 30;
	shr.b32 	%rhs, %r2520, 2;
	add.u32 	%r2549, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2548, 5;
	shr.b32 	%rhs, %r2548, 27;
	add.u32 	%r2550, %lhs, %rhs;
	}
	and.b32  	%r2551, %r2534, %r2549;
	or.b32  	%r2552, %r2534, %r2549;
	and.b32  	%r2553, %r2552, %r2535;
	or.b32  	%r2554, %r2553, %r2551;
	xor.b32  	%r2555, %r2362, %r2336;
	xor.b32  	%r2556, %r2555, %r2446;
	xor.b32  	%r2557, %r2556, %r2516;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2557, 1;
	shr.b32 	%rhs, %r2557, 31;
	add.u32 	%r2558, %lhs, %rhs;
	}
	add.s32 	%r2559, %r2558, %r2521;
	add.s32 	%r2560, %r2559, %r2554;
	add.s32 	%r2561, %r2560, %r2550;
	add.s32 	%r2562, %r2561, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2534, 30;
	shr.b32 	%rhs, %r2534, 2;
	add.u32 	%r2563, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2562, 5;
	shr.b32 	%rhs, %r2562, 27;
	add.u32 	%r2564, %lhs, %rhs;
	}
	and.b32  	%r2565, %r2548, %r2563;
	or.b32  	%r2566, %r2548, %r2563;
	and.b32  	%r2567, %r2566, %r2549;
	or.b32  	%r2568, %r2567, %r2565;
	xor.b32  	%r2569, %r2376, %r2348;
	xor.b32  	%r2570, %r2569, %r2460;
	xor.b32  	%r2571, %r2570, %r2530;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2571, 1;
	shr.b32 	%rhs, %r2571, 31;
	add.u32 	%r2572, %lhs, %rhs;
	}
	add.s32 	%r2573, %r2572, %r2535;
	add.s32 	%r2574, %r2573, %r2568;
	add.s32 	%r2575, %r2574, %r2564;
	add.s32 	%r2576, %r2575, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2548, 30;
	shr.b32 	%rhs, %r2548, 2;
	add.u32 	%r2577, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2576, 5;
	shr.b32 	%rhs, %r2576, 27;
	add.u32 	%r2578, %lhs, %rhs;
	}
	and.b32  	%r2579, %r2562, %r2577;
	or.b32  	%r2580, %r2562, %r2577;
	and.b32  	%r2581, %r2580, %r2563;
	or.b32  	%r2582, %r2581, %r2579;
	xor.b32  	%r2583, %r2362, %r2390;
	xor.b32  	%r2584, %r2583, %r2474;
	xor.b32  	%r2585, %r2584, %r2544;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2585, 1;
	shr.b32 	%rhs, %r2585, 31;
	add.u32 	%r2586, %lhs, %rhs;
	}
	add.s32 	%r2587, %r2586, %r2549;
	add.s32 	%r2588, %r2587, %r2582;
	add.s32 	%r2589, %r2588, %r2578;
	add.s32 	%r2590, %r2589, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2562, 30;
	shr.b32 	%rhs, %r2562, 2;
	add.u32 	%r2591, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2590, 5;
	shr.b32 	%rhs, %r2590, 27;
	add.u32 	%r2592, %lhs, %rhs;
	}
	and.b32  	%r2593, %r2576, %r2591;
	or.b32  	%r2594, %r2576, %r2591;
	and.b32  	%r2595, %r2594, %r2577;
	or.b32  	%r2596, %r2595, %r2593;
	xor.b32  	%r2597, %r2404, %r2376;
	xor.b32  	%r2598, %r2597, %r2488;
	xor.b32  	%r2599, %r2598, %r2558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2599, 1;
	shr.b32 	%rhs, %r2599, 31;
	add.u32 	%r2600, %lhs, %rhs;
	}
	add.s32 	%r2601, %r2600, %r2563;
	add.s32 	%r2602, %r2601, %r2596;
	add.s32 	%r2603, %r2602, %r2592;
	add.s32 	%r2604, %r2603, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2576, 30;
	shr.b32 	%rhs, %r2576, 2;
	add.u32 	%r2605, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2604, 5;
	shr.b32 	%rhs, %r2604, 27;
	add.u32 	%r2606, %lhs, %rhs;
	}
	and.b32  	%r2607, %r2590, %r2605;
	or.b32  	%r2608, %r2590, %r2605;
	and.b32  	%r2609, %r2608, %r2591;
	or.b32  	%r2610, %r2609, %r2607;
	xor.b32  	%r2611, %r2418, %r2390;
	xor.b32  	%r2612, %r2611, %r2502;
	xor.b32  	%r2613, %r2612, %r2572;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2613, 1;
	shr.b32 	%rhs, %r2613, 31;
	add.u32 	%r2614, %lhs, %rhs;
	}
	add.s32 	%r2615, %r2614, %r2577;
	add.s32 	%r2616, %r2615, %r2610;
	add.s32 	%r2617, %r2616, %r2606;
	add.s32 	%r2618, %r2617, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2590, 30;
	shr.b32 	%rhs, %r2590, 2;
	add.u32 	%r2619, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2618, 5;
	shr.b32 	%rhs, %r2618, 27;
	add.u32 	%r2620, %lhs, %rhs;
	}
	and.b32  	%r2621, %r2604, %r2619;
	or.b32  	%r2622, %r2604, %r2619;
	and.b32  	%r2623, %r2622, %r2605;
	or.b32  	%r2624, %r2623, %r2621;
	xor.b32  	%r2625, %r2404, %r2432;
	xor.b32  	%r2626, %r2625, %r2516;
	xor.b32  	%r2627, %r2626, %r2586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2627, 1;
	shr.b32 	%rhs, %r2627, 31;
	add.u32 	%r2628, %lhs, %rhs;
	}
	add.s32 	%r2629, %r2628, %r2591;
	add.s32 	%r2630, %r2629, %r2624;
	add.s32 	%r2631, %r2630, %r2620;
	add.s32 	%r2632, %r2631, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2604, 30;
	shr.b32 	%rhs, %r2604, 2;
	add.u32 	%r2633, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2632, 5;
	shr.b32 	%rhs, %r2632, 27;
	add.u32 	%r2634, %lhs, %rhs;
	}
	xor.b32  	%r2635, %r2633, %r2619;
	xor.b32  	%r2636, %r2635, %r2618;
	xor.b32  	%r2637, %r2446, %r2418;
	xor.b32  	%r2638, %r2637, %r2530;
	xor.b32  	%r2639, %r2638, %r2600;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2639, 1;
	shr.b32 	%rhs, %r2639, 31;
	add.u32 	%r2640, %lhs, %rhs;
	}
	add.s32 	%r2641, %r2640, %r2605;
	add.s32 	%r2642, %r2641, %r2636;
	add.s32 	%r2643, %r2642, %r2634;
	add.s32 	%r2644, %r2643, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2618, 30;
	shr.b32 	%rhs, %r2618, 2;
	add.u32 	%r2645, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2644, 5;
	shr.b32 	%rhs, %r2644, 27;
	add.u32 	%r2646, %lhs, %rhs;
	}
	xor.b32  	%r2647, %r2645, %r2633;
	xor.b32  	%r2648, %r2647, %r2632;
	xor.b32  	%r2649, %r2460, %r2432;
	xor.b32  	%r2650, %r2649, %r2544;
	xor.b32  	%r2651, %r2650, %r2614;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2651, 1;
	shr.b32 	%rhs, %r2651, 31;
	add.u32 	%r2652, %lhs, %rhs;
	}
	add.s32 	%r2653, %r2652, %r2619;
	add.s32 	%r2654, %r2653, %r2648;
	add.s32 	%r2655, %r2654, %r2646;
	add.s32 	%r2656, %r2655, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2632, 30;
	shr.b32 	%rhs, %r2632, 2;
	add.u32 	%r2657, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2656, 5;
	shr.b32 	%rhs, %r2656, 27;
	add.u32 	%r2658, %lhs, %rhs;
	}
	xor.b32  	%r2659, %r2657, %r2645;
	xor.b32  	%r2660, %r2659, %r2644;
	xor.b32  	%r2661, %r2446, %r2474;
	xor.b32  	%r2662, %r2661, %r2558;
	xor.b32  	%r2663, %r2662, %r2628;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2663, 1;
	shr.b32 	%rhs, %r2663, 31;
	add.u32 	%r2664, %lhs, %rhs;
	}
	add.s32 	%r2665, %r2664, %r2633;
	add.s32 	%r2666, %r2665, %r2660;
	add.s32 	%r2667, %r2666, %r2658;
	add.s32 	%r2668, %r2667, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2644, 30;
	shr.b32 	%rhs, %r2644, 2;
	add.u32 	%r2669, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2668, 5;
	shr.b32 	%rhs, %r2668, 27;
	add.u32 	%r2670, %lhs, %rhs;
	}
	xor.b32  	%r2671, %r2669, %r2657;
	xor.b32  	%r2672, %r2671, %r2656;
	xor.b32  	%r2673, %r2488, %r2460;
	xor.b32  	%r2674, %r2673, %r2572;
	xor.b32  	%r2675, %r2674, %r2640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2675, 1;
	shr.b32 	%rhs, %r2675, 31;
	add.u32 	%r2676, %lhs, %rhs;
	}
	add.s32 	%r2677, %r2676, %r2645;
	add.s32 	%r2678, %r2677, %r2672;
	add.s32 	%r2679, %r2678, %r2670;
	add.s32 	%r2680, %r2679, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2656, 30;
	shr.b32 	%rhs, %r2656, 2;
	add.u32 	%r2681, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2680, 5;
	shr.b32 	%rhs, %r2680, 27;
	add.u32 	%r2682, %lhs, %rhs;
	}
	xor.b32  	%r2683, %r2681, %r2669;
	xor.b32  	%r2684, %r2683, %r2668;
	xor.b32  	%r2685, %r2502, %r2474;
	xor.b32  	%r2686, %r2685, %r2586;
	xor.b32  	%r2687, %r2686, %r2652;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2687, 1;
	shr.b32 	%rhs, %r2687, 31;
	add.u32 	%r2688, %lhs, %rhs;
	}
	add.s32 	%r2689, %r2688, %r2657;
	add.s32 	%r2690, %r2689, %r2684;
	add.s32 	%r2691, %r2690, %r2682;
	add.s32 	%r2692, %r2691, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2668, 30;
	shr.b32 	%rhs, %r2668, 2;
	add.u32 	%r2693, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2692, 5;
	shr.b32 	%rhs, %r2692, 27;
	add.u32 	%r2694, %lhs, %rhs;
	}
	xor.b32  	%r2695, %r2693, %r2681;
	xor.b32  	%r2696, %r2695, %r2680;
	xor.b32  	%r2697, %r2488, %r2516;
	xor.b32  	%r2698, %r2697, %r2600;
	xor.b32  	%r2699, %r2698, %r2664;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2699, 1;
	shr.b32 	%rhs, %r2699, 31;
	add.u32 	%r2700, %lhs, %rhs;
	}
	add.s32 	%r2701, %r2700, %r2669;
	add.s32 	%r2702, %r2701, %r2696;
	add.s32 	%r2703, %r2702, %r2694;
	add.s32 	%r2704, %r2703, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2680, 30;
	shr.b32 	%rhs, %r2680, 2;
	add.u32 	%r2705, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2704, 5;
	shr.b32 	%rhs, %r2704, 27;
	add.u32 	%r2706, %lhs, %rhs;
	}
	xor.b32  	%r2707, %r2705, %r2693;
	xor.b32  	%r2708, %r2707, %r2692;
	xor.b32  	%r2709, %r2530, %r2502;
	xor.b32  	%r2710, %r2709, %r2614;
	xor.b32  	%r2711, %r2710, %r2676;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2711, 1;
	shr.b32 	%rhs, %r2711, 31;
	add.u32 	%r2712, %lhs, %rhs;
	}
	add.s32 	%r2713, %r2712, %r2681;
	add.s32 	%r2714, %r2713, %r2708;
	add.s32 	%r2715, %r2714, %r2706;
	add.s32 	%r2716, %r2715, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2692, 30;
	shr.b32 	%rhs, %r2692, 2;
	add.u32 	%r2717, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2716, 5;
	shr.b32 	%rhs, %r2716, 27;
	add.u32 	%r2718, %lhs, %rhs;
	}
	xor.b32  	%r2719, %r2717, %r2705;
	xor.b32  	%r2720, %r2719, %r2704;
	xor.b32  	%r2721, %r2544, %r2516;
	xor.b32  	%r2722, %r2721, %r2628;
	xor.b32  	%r2723, %r2722, %r2688;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2723, 1;
	shr.b32 	%rhs, %r2723, 31;
	add.u32 	%r2724, %lhs, %rhs;
	}
	add.s32 	%r2725, %r2724, %r2693;
	add.s32 	%r2726, %r2725, %r2720;
	add.s32 	%r2727, %r2726, %r2718;
	add.s32 	%r2728, %r2727, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2704, 30;
	shr.b32 	%rhs, %r2704, 2;
	add.u32 	%r2729, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2728, 5;
	shr.b32 	%rhs, %r2728, 27;
	add.u32 	%r2730, %lhs, %rhs;
	}
	xor.b32  	%r2731, %r2729, %r2717;
	xor.b32  	%r2732, %r2731, %r2716;
	xor.b32  	%r2733, %r2530, %r2558;
	xor.b32  	%r2734, %r2733, %r2640;
	xor.b32  	%r2735, %r2734, %r2700;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2735, 1;
	shr.b32 	%rhs, %r2735, 31;
	add.u32 	%r2736, %lhs, %rhs;
	}
	add.s32 	%r2737, %r2736, %r2705;
	add.s32 	%r2738, %r2737, %r2732;
	add.s32 	%r2739, %r2738, %r2730;
	add.s32 	%r2740, %r2739, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2716, 30;
	shr.b32 	%rhs, %r2716, 2;
	add.u32 	%r2741, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2740, 5;
	shr.b32 	%rhs, %r2740, 27;
	add.u32 	%r2742, %lhs, %rhs;
	}
	xor.b32  	%r2743, %r2741, %r2729;
	xor.b32  	%r2744, %r2743, %r2728;
	xor.b32  	%r2745, %r2572, %r2544;
	xor.b32  	%r2746, %r2745, %r2652;
	xor.b32  	%r2747, %r2746, %r2712;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2747, 1;
	shr.b32 	%rhs, %r2747, 31;
	add.u32 	%r2748, %lhs, %rhs;
	}
	add.s32 	%r2749, %r2748, %r2717;
	add.s32 	%r2750, %r2749, %r2744;
	add.s32 	%r2751, %r2750, %r2742;
	add.s32 	%r2752, %r2751, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2728, 30;
	shr.b32 	%rhs, %r2728, 2;
	add.u32 	%r2753, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2752, 5;
	shr.b32 	%rhs, %r2752, 27;
	add.u32 	%r2754, %lhs, %rhs;
	}
	xor.b32  	%r2755, %r2753, %r2741;
	xor.b32  	%r2756, %r2755, %r2740;
	xor.b32  	%r2757, %r2586, %r2558;
	xor.b32  	%r2758, %r2757, %r2664;
	xor.b32  	%r2759, %r2758, %r2724;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2759, 1;
	shr.b32 	%rhs, %r2759, 31;
	add.u32 	%r2760, %lhs, %rhs;
	}
	add.s32 	%r2761, %r2760, %r2729;
	add.s32 	%r2762, %r2761, %r2756;
	add.s32 	%r2763, %r2762, %r2754;
	add.s32 	%r2764, %r2763, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2740, 30;
	shr.b32 	%rhs, %r2740, 2;
	add.u32 	%r2765, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2764, 5;
	shr.b32 	%rhs, %r2764, 27;
	add.u32 	%r2766, %lhs, %rhs;
	}
	xor.b32  	%r2767, %r2765, %r2753;
	xor.b32  	%r2768, %r2767, %r2752;
	xor.b32  	%r2769, %r2572, %r2600;
	xor.b32  	%r2770, %r2769, %r2676;
	xor.b32  	%r2771, %r2770, %r2736;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2771, 1;
	shr.b32 	%rhs, %r2771, 31;
	add.u32 	%r2772, %lhs, %rhs;
	}
	add.s32 	%r2773, %r2772, %r2741;
	add.s32 	%r2774, %r2773, %r2768;
	add.s32 	%r2775, %r2774, %r2766;
	add.s32 	%r2776, %r2775, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2752, 30;
	shr.b32 	%rhs, %r2752, 2;
	add.u32 	%r2777, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2776, 5;
	shr.b32 	%rhs, %r2776, 27;
	add.u32 	%r2778, %lhs, %rhs;
	}
	xor.b32  	%r2779, %r2777, %r2765;
	xor.b32  	%r2780, %r2779, %r2764;
	xor.b32  	%r2781, %r2614, %r2586;
	xor.b32  	%r2782, %r2781, %r2688;
	xor.b32  	%r2783, %r2782, %r2748;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2783, 1;
	shr.b32 	%rhs, %r2783, 31;
	add.u32 	%r2784, %lhs, %rhs;
	}
	add.s32 	%r2785, %r2784, %r2753;
	add.s32 	%r2786, %r2785, %r2780;
	add.s32 	%r2787, %r2786, %r2778;
	add.s32 	%r2788, %r2787, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2764, 30;
	shr.b32 	%rhs, %r2764, 2;
	add.u32 	%r2789, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2788, 5;
	shr.b32 	%rhs, %r2788, 27;
	add.u32 	%r2790, %lhs, %rhs;
	}
	xor.b32  	%r2791, %r2789, %r2777;
	xor.b32  	%r2792, %r2791, %r2776;
	xor.b32  	%r2793, %r2628, %r2600;
	xor.b32  	%r2794, %r2793, %r2700;
	xor.b32  	%r2795, %r2794, %r2760;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2795, 1;
	shr.b32 	%rhs, %r2795, 31;
	add.u32 	%r2796, %lhs, %rhs;
	}
	add.s32 	%r2797, %r2796, %r2765;
	add.s32 	%r2798, %r2797, %r2792;
	add.s32 	%r2799, %r2798, %r2790;
	add.s32 	%r2800, %r2799, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2776, 30;
	shr.b32 	%rhs, %r2776, 2;
	add.u32 	%r2801, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2800, 5;
	shr.b32 	%rhs, %r2800, 27;
	add.u32 	%r2802, %lhs, %rhs;
	}
	xor.b32  	%r2803, %r2801, %r2789;
	xor.b32  	%r2804, %r2803, %r2788;
	xor.b32  	%r2805, %r2614, %r2640;
	xor.b32  	%r2806, %r2805, %r2712;
	xor.b32  	%r2807, %r2806, %r2772;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2807, 1;
	shr.b32 	%rhs, %r2807, 31;
	add.u32 	%r2808, %lhs, %rhs;
	}
	add.s32 	%r2809, %r2808, %r2777;
	add.s32 	%r2810, %r2809, %r2804;
	add.s32 	%r2811, %r2810, %r2802;
	add.s32 	%r2812, %r2811, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2788, 30;
	shr.b32 	%rhs, %r2788, 2;
	add.u32 	%r2813, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2812, 5;
	shr.b32 	%rhs, %r2812, 27;
	add.u32 	%r2814, %lhs, %rhs;
	}
	xor.b32  	%r2815, %r2813, %r2801;
	xor.b32  	%r2816, %r2815, %r2800;
	xor.b32  	%r2817, %r2652, %r2628;
	xor.b32  	%r2818, %r2817, %r2724;
	xor.b32  	%r2819, %r2818, %r2784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2819, 1;
	shr.b32 	%rhs, %r2819, 31;
	add.u32 	%r2820, %lhs, %rhs;
	}
	add.s32 	%r2821, %r2820, %r2789;
	add.s32 	%r2822, %r2821, %r2816;
	add.s32 	%r2823, %r2822, %r2814;
	add.s32 	%r2824, %r2823, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2800, 30;
	shr.b32 	%rhs, %r2800, 2;
	add.u32 	%r2825, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2824, 5;
	shr.b32 	%rhs, %r2824, 27;
	add.u32 	%r2826, %lhs, %rhs;
	}
	xor.b32  	%r2827, %r2825, %r2813;
	xor.b32  	%r2828, %r2827, %r2812;
	xor.b32  	%r2829, %r2664, %r2640;
	xor.b32  	%r2830, %r2829, %r2736;
	xor.b32  	%r2831, %r2830, %r2796;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2831, 1;
	shr.b32 	%rhs, %r2831, 31;
	add.u32 	%r2832, %lhs, %rhs;
	}
	add.s32 	%r2833, %r2832, %r2801;
	add.s32 	%r2834, %r2833, %r2828;
	add.s32 	%r2835, %r2834, %r2826;
	add.s32 	%r2836, %r2835, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2812, 30;
	shr.b32 	%rhs, %r2812, 2;
	add.u32 	%r2837, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2836, 5;
	shr.b32 	%rhs, %r2836, 27;
	add.u32 	%r2838, %lhs, %rhs;
	}
	xor.b32  	%r2839, %r2837, %r2825;
	xor.b32  	%r2840, %r2839, %r2824;
	xor.b32  	%r2841, %r2652, %r2676;
	xor.b32  	%r2842, %r2841, %r2748;
	xor.b32  	%r2843, %r2842, %r2808;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2843, 1;
	shr.b32 	%rhs, %r2843, 31;
	add.u32 	%r2844, %lhs, %rhs;
	}
	add.s32 	%r2845, %r2844, %r2813;
	add.s32 	%r2846, %r2845, %r2840;
	add.s32 	%r2847, %r2846, %r2838;
	add.s32 	%r2848, %r2847, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2824, 30;
	shr.b32 	%rhs, %r2824, 2;
	add.u32 	%r2849, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2848, 5;
	shr.b32 	%rhs, %r2848, 27;
	add.u32 	%r2850, %lhs, %rhs;
	}
	xor.b32  	%r2851, %r2849, %r2837;
	xor.b32  	%r2852, %r2851, %r2836;
	xor.b32  	%r2853, %r2688, %r2664;
	xor.b32  	%r2854, %r2853, %r2760;
	xor.b32  	%r2855, %r2854, %r2820;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2855, 1;
	shr.b32 	%rhs, %r2855, 31;
	add.u32 	%r2856, %lhs, %rhs;
	}
	add.s32 	%r2857, %r2856, %r2825;
	add.s32 	%r2858, %r2857, %r2852;
	add.s32 	%r2859, %r2858, %r2850;
	add.s32 	%r2860, %r2859, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2836, 30;
	shr.b32 	%rhs, %r2836, 2;
	add.u32 	%r2861, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2860, 5;
	shr.b32 	%rhs, %r2860, 27;
	add.u32 	%r2862, %lhs, %rhs;
	}
	xor.b32  	%r2863, %r2861, %r2849;
	xor.b32  	%r2864, %r2863, %r2848;
	xor.b32  	%r2865, %r2700, %r2676;
	xor.b32  	%r2866, %r2865, %r2772;
	xor.b32  	%r2867, %r2866, %r2832;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2867, 1;
	shr.b32 	%rhs, %r2867, 31;
	add.u32 	%r2868, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2848, 30;
	shr.b32 	%rhs, %r2848, 2;
	add.u32 	%r2869, %lhs, %rhs;
	}
	add.s32 	%r2870, %r2868, %r44;
	add.s32 	%r2871, %r2870, %r2837;
	add.s32 	%r2872, %r2871, %r2864;
	add.s32 	%r2873, %r2872, %r2862;
	add.s32 	%r2874, %r2873, -899497514;
	add.s32 	%r2875, %r2860, %r47;
	add.s32 	%r2876, %r2869, %r46;
	add.s32 	%r2877, %r2861, %r45;
	add.s32 	%r2878, %r2849, %r43;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r48, 5;
	shr.b32 	%rhs, %r48, 27;
	add.u32 	%r2879, %lhs, %rhs;
	}
	add.s32 	%r2880, %r2879, %r52;
	xor.b32  	%r2881, %r49, %r50;
	and.b32  	%r2882, %r2881, %r51;
	xor.b32  	%r2883, %r2882, %r49;
	add.s32 	%r2884, %r2880, %r2883;
	add.s32 	%r2885, %r2884, %r2874;
	add.s32 	%r2886, %r2885, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2886, 5;
	shr.b32 	%rhs, %r2886, 27;
	add.u32 	%r2887, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r51, 30;
	shr.b32 	%rhs, %r51, 2;
	add.u32 	%r2888, %lhs, %rhs;
	}
	xor.b32  	%r2889, %r2888, %r50;
	and.b32  	%r2890, %r2889, %r48;
	xor.b32  	%r2891, %r2890, %r50;
	add.s32 	%r2892, %r49, %r2891;
	add.s32 	%r2893, %r2892, %r2875;
	add.s32 	%r2894, %r2893, %r2887;
	add.s32 	%r2895, %r2894, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2895, 5;
	shr.b32 	%rhs, %r2895, 27;
	add.u32 	%r2896, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r48, 30;
	shr.b32 	%rhs, %r48, 2;
	add.u32 	%r2897, %lhs, %rhs;
	}
	xor.b32  	%r2898, %r2888, %r2897;
	and.b32  	%r2899, %r2886, %r2898;
	xor.b32  	%r2900, %r2899, %r2888;
	add.s32 	%r2901, %r50, %r2876;
	add.s32 	%r2902, %r2901, %r2900;
	add.s32 	%r2903, %r2902, %r2896;
	add.s32 	%r2904, %r2903, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2886, 30;
	shr.b32 	%rhs, %r2886, 2;
	add.u32 	%r2905, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2904, 5;
	shr.b32 	%rhs, %r2904, 27;
	add.u32 	%r2906, %lhs, %rhs;
	}
	xor.b32  	%r2907, %r2905, %r2897;
	and.b32  	%r2908, %r2895, %r2907;
	xor.b32  	%r2909, %r2908, %r2897;
	add.s32 	%r2910, %r2888, %r2877;
	add.s32 	%r2911, %r2910, %r2909;
	add.s32 	%r2912, %r2911, %r2906;
	add.s32 	%r2913, %r2912, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2895, 30;
	shr.b32 	%rhs, %r2895, 2;
	add.u32 	%r2914, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2913, 5;
	shr.b32 	%rhs, %r2913, 27;
	add.u32 	%r2915, %lhs, %rhs;
	}
	xor.b32  	%r2916, %r2914, %r2905;
	and.b32  	%r2917, %r2904, %r2916;
	xor.b32  	%r2918, %r2917, %r2905;
	add.s32 	%r2919, %r2897, %r2878;
	add.s32 	%r2920, %r2919, %r2918;
	add.s32 	%r2921, %r2920, %r2915;
	add.s32 	%r2922, %r2921, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2904, 30;
	shr.b32 	%rhs, %r2904, 2;
	add.u32 	%r2923, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2922, 5;
	shr.b32 	%rhs, %r2922, 27;
	add.u32 	%r2924, %lhs, %rhs;
	}
	xor.b32  	%r2925, %r2923, %r2914;
	and.b32  	%r2926, %r2913, %r2925;
	xor.b32  	%r2927, %r2926, %r2914;
	add.s32 	%r2928, %r2905, %r2927;
	add.s32 	%r2929, %r2928, %r2924;
	add.s32 	%r2930, %r2929, -628983399;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2913, 30;
	shr.b32 	%rhs, %r2913, 2;
	add.u32 	%r2931, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2930, 5;
	shr.b32 	%rhs, %r2930, 27;
	add.u32 	%r2932, %lhs, %rhs;
	}
	xor.b32  	%r2933, %r2931, %r2923;
	and.b32  	%r2934, %r2922, %r2933;
	xor.b32  	%r2935, %r2934, %r2923;
	add.s32 	%r2936, %r2914, %r2935;
	add.s32 	%r2937, %r2936, %r2932;
	add.s32 	%r2938, %r2937, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2922, 30;
	shr.b32 	%rhs, %r2922, 2;
	add.u32 	%r2939, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2938, 5;
	shr.b32 	%rhs, %r2938, 27;
	add.u32 	%r2940, %lhs, %rhs;
	}
	xor.b32  	%r2941, %r2939, %r2931;
	and.b32  	%r2942, %r2930, %r2941;
	xor.b32  	%r2943, %r2942, %r2931;
	add.s32 	%r2944, %r2923, %r2943;
	add.s32 	%r2945, %r2944, %r2940;
	add.s32 	%r2946, %r2945, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2930, 30;
	shr.b32 	%rhs, %r2930, 2;
	add.u32 	%r2947, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2946, 5;
	shr.b32 	%rhs, %r2946, 27;
	add.u32 	%r2948, %lhs, %rhs;
	}
	xor.b32  	%r2949, %r2947, %r2939;
	and.b32  	%r2950, %r2938, %r2949;
	xor.b32  	%r2951, %r2950, %r2939;
	add.s32 	%r2952, %r2931, %r2951;
	add.s32 	%r2953, %r2952, %r2948;
	add.s32 	%r2954, %r2953, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2938, 30;
	shr.b32 	%rhs, %r2938, 2;
	add.u32 	%r2955, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2954, 5;
	shr.b32 	%rhs, %r2954, 27;
	add.u32 	%r2956, %lhs, %rhs;
	}
	xor.b32  	%r2957, %r2955, %r2947;
	and.b32  	%r2958, %r2946, %r2957;
	xor.b32  	%r2959, %r2958, %r2947;
	add.s32 	%r2960, %r2939, %r2959;
	add.s32 	%r2961, %r2960, %r2956;
	add.s32 	%r2962, %r2961, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2946, 30;
	shr.b32 	%rhs, %r2946, 2;
	add.u32 	%r2963, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2962, 5;
	shr.b32 	%rhs, %r2962, 27;
	add.u32 	%r2964, %lhs, %rhs;
	}
	xor.b32  	%r2965, %r2963, %r2955;
	and.b32  	%r2966, %r2954, %r2965;
	xor.b32  	%r2967, %r2966, %r2955;
	add.s32 	%r2968, %r2947, %r2967;
	add.s32 	%r2969, %r2968, %r2964;
	add.s32 	%r2970, %r2969, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2954, 30;
	shr.b32 	%rhs, %r2954, 2;
	add.u32 	%r2971, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2970, 5;
	shr.b32 	%rhs, %r2970, 27;
	add.u32 	%r2972, %lhs, %rhs;
	}
	xor.b32  	%r2973, %r2971, %r2963;
	and.b32  	%r2974, %r2962, %r2973;
	xor.b32  	%r2975, %r2974, %r2963;
	add.s32 	%r2976, %r2955, %r2975;
	add.s32 	%r2977, %r2976, %r2972;
	add.s32 	%r2978, %r2977, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2962, 30;
	shr.b32 	%rhs, %r2962, 2;
	add.u32 	%r2979, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2978, 5;
	shr.b32 	%rhs, %r2978, 27;
	add.u32 	%r2980, %lhs, %rhs;
	}
	xor.b32  	%r2981, %r2979, %r2971;
	and.b32  	%r2982, %r2970, %r2981;
	xor.b32  	%r2983, %r2982, %r2971;
	add.s32 	%r2984, %r2963, %r2983;
	add.s32 	%r2985, %r2984, %r2980;
	add.s32 	%r2986, %r2985, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2970, 30;
	shr.b32 	%rhs, %r2970, 2;
	add.u32 	%r2987, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2986, 5;
	shr.b32 	%rhs, %r2986, 27;
	add.u32 	%r2988, %lhs, %rhs;
	}
	xor.b32  	%r2989, %r2987, %r2979;
	and.b32  	%r2990, %r2978, %r2989;
	xor.b32  	%r2991, %r2990, %r2979;
	add.s32 	%r2992, %r2971, %r2991;
	add.s32 	%r2993, %r2992, %r2988;
	add.s32 	%r2994, %r2993, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2978, 30;
	shr.b32 	%rhs, %r2978, 2;
	add.u32 	%r2995, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2994, 5;
	shr.b32 	%rhs, %r2994, 27;
	add.u32 	%r2996, %lhs, %rhs;
	}
	xor.b32  	%r2997, %r2995, %r2987;
	and.b32  	%r2998, %r2986, %r2997;
	xor.b32  	%r2999, %r2998, %r2987;
	add.s32 	%r3000, %r2979, %r2999;
	add.s32 	%r3001, %r3000, %r2996;
	add.s32 	%r3002, %r3001, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2986, 30;
	shr.b32 	%rhs, %r2986, 2;
	add.u32 	%r3003, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3002, 5;
	shr.b32 	%rhs, %r3002, 27;
	add.u32 	%r3004, %lhs, %rhs;
	}
	xor.b32  	%r3005, %r3003, %r2995;
	and.b32  	%r3006, %r2994, %r3005;
	xor.b32  	%r3007, %r3006, %r2995;
	add.s32 	%r3008, %r2987, %r3007;
	add.s32 	%r3009, %r3008, %r3004;
	add.s32 	%r3010, %r3009, 1518500921;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2994, 30;
	shr.b32 	%rhs, %r2994, 2;
	add.u32 	%r3011, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3010, 5;
	shr.b32 	%rhs, %r3010, 27;
	add.u32 	%r3012, %lhs, %rhs;
	}
	xor.b32  	%r3013, %r3011, %r3003;
	and.b32  	%r3014, %r3002, %r3013;
	xor.b32  	%r3015, %r3014, %r3003;
	xor.b32  	%r3016, %r2874, %r2876;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3016, 1;
	shr.b32 	%rhs, %r3016, 31;
	add.u32 	%r3017, %lhs, %rhs;
	}
	add.s32 	%r3018, %r3017, %r2995;
	add.s32 	%r3019, %r3018, %r3015;
	add.s32 	%r3020, %r3019, %r3012;
	add.s32 	%r3021, %r3020, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3002, 30;
	shr.b32 	%rhs, %r3002, 2;
	add.u32 	%r3022, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3021, 5;
	shr.b32 	%rhs, %r3021, 27;
	add.u32 	%r3023, %lhs, %rhs;
	}
	xor.b32  	%r3024, %r3022, %r3011;
	and.b32  	%r3025, %r3010, %r3024;
	xor.b32  	%r3026, %r3025, %r3011;
	xor.b32  	%r3027, %r2875, %r2877;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3027, 1;
	shr.b32 	%rhs, %r3027, 31;
	add.u32 	%r3028, %lhs, %rhs;
	}
	add.s32 	%r3029, %r3028, %r3003;
	add.s32 	%r3030, %r3029, %r3026;
	add.s32 	%r3031, %r3030, %r3023;
	add.s32 	%r3032, %r3031, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3010, 30;
	shr.b32 	%rhs, %r3010, 2;
	add.u32 	%r3033, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3032, 5;
	shr.b32 	%rhs, %r3032, 27;
	add.u32 	%r3034, %lhs, %rhs;
	}
	xor.b32  	%r3035, %r3033, %r3022;
	and.b32  	%r3036, %r3021, %r3035;
	xor.b32  	%r3037, %r3036, %r3022;
	xor.b32  	%r3038, %r2878, %r2876;
	xor.b32  	%r3039, %r3038, 672;
	bfe.u32 	%r3040, %r3039, 30, 1;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3039, 1;
	shr.b32 	%rhs, %r3039, 31;
	add.u32 	%r3041, %lhs, %rhs;
	}
	add.s32 	%r3042, %r3041, %r3011;
	add.s32 	%r3043, %r3042, %r3037;
	add.s32 	%r3044, %r3043, %r3034;
	add.s32 	%r3045, %r3044, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3021, 30;
	shr.b32 	%rhs, %r3021, 2;
	add.u32 	%r3046, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3045, 5;
	shr.b32 	%rhs, %r3045, 27;
	add.u32 	%r3047, %lhs, %rhs;
	}
	xor.b32  	%r3048, %r3046, %r3033;
	and.b32  	%r3049, %r3032, %r3048;
	xor.b32  	%r3050, %r3049, %r3033;
	xor.b32  	%r3051, %r2877, %r3017;
	xor.b32  	%r3052, %r3051, -2147483648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3052, 1;
	shr.b32 	%rhs, %r3052, 31;
	add.u32 	%r3053, %lhs, %rhs;
	}
	add.s32 	%r3054, %r3053, %r3022;
	add.s32 	%r3055, %r3054, %r3050;
	add.s32 	%r3056, %r3055, %r3047;
	add.s32 	%r3057, %r3056, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3032, 30;
	shr.b32 	%rhs, %r3032, 2;
	add.u32 	%r3058, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3057, 5;
	shr.b32 	%rhs, %r3057, 27;
	add.u32 	%r3059, %lhs, %rhs;
	}
	xor.b32  	%r3060, %r3058, %r3046;
	xor.b32  	%r3061, %r3060, %r3045;
	xor.b32  	%r3062, %r3028, %r2878;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3062, 1;
	shr.b32 	%rhs, %r3062, 31;
	add.u32 	%r3063, %lhs, %rhs;
	}
	add.s32 	%r3064, %r3063, %r3033;
	add.s32 	%r3065, %r3064, %r3061;
	add.s32 	%r3066, %r3065, %r3059;
	add.s32 	%r3067, %r3066, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3045, 30;
	shr.b32 	%rhs, %r3045, 2;
	add.u32 	%r3068, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3067, 5;
	shr.b32 	%rhs, %r3067, 27;
	add.u32 	%r3069, %lhs, %rhs;
	}
	xor.b32  	%r3070, %r3068, %r3058;
	xor.b32  	%r3071, %r3070, %r3057;
	shl.b32 	%r3072, %r3041, 1;
	xor.b32  	%r3073, %r3040, 1;
	or.b32  	%r3074, %r3072, %r3073;
	add.s32 	%r3075, %r3074, %r3046;
	add.s32 	%r3076, %r3075, %r3071;
	add.s32 	%r3077, %r3076, %r3069;
	add.s32 	%r3078, %r3077, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3057, 30;
	shr.b32 	%rhs, %r3057, 2;
	add.u32 	%r3079, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3078, 5;
	shr.b32 	%rhs, %r3078, 27;
	add.u32 	%r3080, %lhs, %rhs;
	}
	xor.b32  	%r3081, %r3079, %r3068;
	xor.b32  	%r3082, %r3081, %r3067;
	shl.b32 	%r3083, %r3053, 1;
	bfe.u32 	%r3084, %r3052, 30, 1;
	or.b32  	%r3085, %r3083, %r3084;
	add.s32 	%r3086, %r3085, %r3058;
	add.s32 	%r3087, %r3086, %r3082;
	add.s32 	%r3088, %r3087, %r3080;
	add.s32 	%r3089, %r3088, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3067, 30;
	shr.b32 	%rhs, %r3067, 2;
	add.u32 	%r3090, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3089, 5;
	shr.b32 	%rhs, %r3089, 27;
	add.u32 	%r3091, %lhs, %rhs;
	}
	xor.b32  	%r3092, %r3090, %r3079;
	xor.b32  	%r3093, %r3092, %r3078;
	xor.b32  	%r3094, %r3063, 672;
	shl.b32 	%r3095, %r3094, 1;
	bfe.u32 	%r3096, %r3062, 30, 1;
	or.b32  	%r3097, %r3095, %r3096;
	add.s32 	%r3098, %r3097, %r3068;
	add.s32 	%r3099, %r3098, %r3093;
	add.s32 	%r3100, %r3099, %r3091;
	add.s32 	%r3101, %r3100, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3078, 30;
	shr.b32 	%rhs, %r3078, 2;
	add.u32 	%r3102, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3101, 5;
	shr.b32 	%rhs, %r3101, 27;
	add.u32 	%r3103, %lhs, %rhs;
	}
	xor.b32  	%r3104, %r3102, %r3090;
	xor.b32  	%r3105, %r3104, %r3089;
	xor.b32  	%r3106, %r3017, %r3074;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3106, 1;
	shr.b32 	%rhs, %r3106, 31;
	add.u32 	%r3107, %lhs, %rhs;
	}
	add.s32 	%r3108, %r3107, %r3079;
	add.s32 	%r3109, %r3108, %r3105;
	add.s32 	%r3110, %r3109, %r3103;
	add.s32 	%r3111, %r3110, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3089, 30;
	shr.b32 	%rhs, %r3089, 2;
	add.u32 	%r3112, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3111, 5;
	shr.b32 	%rhs, %r3111, 27;
	add.u32 	%r3113, %lhs, %rhs;
	}
	xor.b32  	%r3114, %r3112, %r3102;
	xor.b32  	%r3115, %r3114, %r3101;
	xor.b32  	%r3116, %r3085, %r3028;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3116, 1;
	shr.b32 	%rhs, %r3116, 31;
	add.u32 	%r3117, %lhs, %rhs;
	}
	add.s32 	%r3118, %r3117, %r3090;
	add.s32 	%r3119, %r3118, %r3115;
	add.s32 	%r3120, %r3119, %r3113;
	add.s32 	%r3121, %r3120, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3101, 30;
	shr.b32 	%rhs, %r3101, 2;
	add.u32 	%r3122, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3121, 5;
	shr.b32 	%rhs, %r3121, 27;
	add.u32 	%r3123, %lhs, %rhs;
	}
	xor.b32  	%r3124, %r3122, %r3112;
	xor.b32  	%r3125, %r3124, %r3111;
	xor.b32  	%r3126, %r3097, %r3041;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3126, 1;
	shr.b32 	%rhs, %r3126, 31;
	add.u32 	%r3127, %lhs, %rhs;
	}
	add.s32 	%r3128, %r3127, %r3102;
	add.s32 	%r3129, %r3128, %r3125;
	add.s32 	%r3130, %r3129, %r3123;
	add.s32 	%r3131, %r3130, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3111, 30;
	shr.b32 	%rhs, %r3111, 2;
	add.u32 	%r3132, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3131, 5;
	shr.b32 	%rhs, %r3131, 27;
	add.u32 	%r3133, %lhs, %rhs;
	}
	xor.b32  	%r3134, %r3132, %r3122;
	xor.b32  	%r3135, %r3134, %r3121;
	xor.b32  	%r3136, %r3107, %r3053;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3136, 1;
	shr.b32 	%rhs, %r3136, 31;
	add.u32 	%r3137, %lhs, %rhs;
	}
	add.s32 	%r3138, %r3137, %r3112;
	add.s32 	%r3139, %r3138, %r3135;
	add.s32 	%r3140, %r3139, %r3133;
	add.s32 	%r3141, %r3140, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3121, 30;
	shr.b32 	%rhs, %r3121, 2;
	add.u32 	%r3142, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3141, 5;
	shr.b32 	%rhs, %r3141, 27;
	add.u32 	%r3143, %lhs, %rhs;
	}
	xor.b32  	%r3144, %r3142, %r3132;
	xor.b32  	%r3145, %r3144, %r3131;
	xor.b32  	%r3146, %r3117, %r3063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3146, 1;
	shr.b32 	%rhs, %r3146, 31;
	add.u32 	%r3147, %lhs, %rhs;
	}
	add.s32 	%r3148, %r3147, %r3122;
	add.s32 	%r3149, %r3148, %r3145;
	add.s32 	%r3150, %r3149, %r3143;
	add.s32 	%r3151, %r3150, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3131, 30;
	shr.b32 	%rhs, %r3131, 2;
	add.u32 	%r3152, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3151, 5;
	shr.b32 	%rhs, %r3151, 27;
	add.u32 	%r3153, %lhs, %rhs;
	}
	xor.b32  	%r3154, %r3152, %r3142;
	xor.b32  	%r3155, %r3154, %r3141;
	xor.b32  	%r3156, %r3127, %r3074;
	xor.b32  	%r3157, %r3156, 672;
	shl.b32 	%r3158, %r3157, 1;
	shr.u32 	%r3159, %r3156, 31;
	or.b32  	%r3160, %r3158, %r3159;
	add.s32 	%r3161, %r3160, %r3132;
	add.s32 	%r3162, %r3161, %r3155;
	add.s32 	%r3163, %r3162, %r3153;
	add.s32 	%r3164, %r3163, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3141, 30;
	shr.b32 	%rhs, %r3141, 2;
	add.u32 	%r3165, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3164, 5;
	shr.b32 	%rhs, %r3164, 27;
	add.u32 	%r3166, %lhs, %rhs;
	}
	xor.b32  	%r3167, %r3165, %r3152;
	xor.b32  	%r3168, %r3167, %r3151;
	xor.b32  	%r3169, %r3085, %r3017;
	xor.b32  	%r3170, %r3169, %r3137;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3170, 1;
	shr.b32 	%rhs, %r3170, 31;
	add.u32 	%r3171, %lhs, %rhs;
	}
	add.s32 	%r3172, %r3171, %r3142;
	add.s32 	%r3173, %r3172, %r3168;
	add.s32 	%r3174, %r3173, %r3166;
	add.s32 	%r3175, %r3174, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3151, 30;
	shr.b32 	%rhs, %r3151, 2;
	add.u32 	%r3176, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3175, 5;
	shr.b32 	%rhs, %r3175, 27;
	add.u32 	%r3177, %lhs, %rhs;
	}
	xor.b32  	%r3178, %r3176, %r3165;
	xor.b32  	%r3179, %r3178, %r3164;
	xor.b32  	%r3180, %r3097, %r3028;
	xor.b32  	%r3181, %r3180, %r3147;
	xor.b32  	%r3182, %r3181, 672;
	shl.b32 	%r3183, %r3182, 1;
	shr.u32 	%r3184, %r3181, 31;
	or.b32  	%r3185, %r3183, %r3184;
	add.s32 	%r3186, %r3185, %r3152;
	add.s32 	%r3187, %r3186, %r3179;
	add.s32 	%r3188, %r3187, %r3177;
	add.s32 	%r3189, %r3188, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3164, 30;
	shr.b32 	%rhs, %r3164, 2;
	add.u32 	%r3190, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3189, 5;
	shr.b32 	%rhs, %r3189, 27;
	add.u32 	%r3191, %lhs, %rhs;
	}
	xor.b32  	%r3192, %r3190, %r3176;
	xor.b32  	%r3193, %r3192, %r3175;
	xor.b32  	%r3194, %r3017, %r3041;
	xor.b32  	%r3195, %r3194, %r3107;
	xor.b32  	%r3196, %r3195, %r3160;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3196, 1;
	shr.b32 	%rhs, %r3196, 31;
	add.u32 	%r3197, %lhs, %rhs;
	}
	add.s32 	%r3198, %r3197, %r3165;
	add.s32 	%r3199, %r3198, %r3193;
	add.s32 	%r3200, %r3199, %r3191;
	add.s32 	%r3201, %r3200, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3175, 30;
	shr.b32 	%rhs, %r3175, 2;
	add.u32 	%r3202, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3201, 5;
	shr.b32 	%rhs, %r3201, 27;
	add.u32 	%r3203, %lhs, %rhs;
	}
	xor.b32  	%r3204, %r3202, %r3190;
	xor.b32  	%r3205, %r3204, %r3189;
	xor.b32  	%r3206, %r3053, %r3028;
	xor.b32  	%r3207, %r3206, %r3117;
	xor.b32  	%r3208, %r3207, %r3171;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3208, 1;
	shr.b32 	%rhs, %r3208, 31;
	add.u32 	%r3209, %lhs, %rhs;
	}
	add.s32 	%r3210, %r3209, %r3176;
	add.s32 	%r3211, %r3210, %r3205;
	add.s32 	%r3212, %r3211, %r3203;
	add.s32 	%r3213, %r3212, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3189, 30;
	shr.b32 	%rhs, %r3189, 2;
	add.u32 	%r3214, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3213, 5;
	shr.b32 	%rhs, %r3213, 27;
	add.u32 	%r3215, %lhs, %rhs;
	}
	xor.b32  	%r3216, %r3214, %r3202;
	xor.b32  	%r3217, %r3216, %r3201;
	xor.b32  	%r3218, %r3063, %r3041;
	xor.b32  	%r3219, %r3218, %r3127;
	xor.b32  	%r3220, %r3219, %r3185;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3220, 1;
	shr.b32 	%rhs, %r3220, 31;
	add.u32 	%r3221, %lhs, %rhs;
	}
	add.s32 	%r3222, %r3221, %r3190;
	add.s32 	%r3223, %r3222, %r3217;
	add.s32 	%r3224, %r3223, %r3215;
	add.s32 	%r3225, %r3224, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3201, 30;
	shr.b32 	%rhs, %r3201, 2;
	add.u32 	%r3226, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3225, 5;
	shr.b32 	%rhs, %r3225, 27;
	add.u32 	%r3227, %lhs, %rhs;
	}
	xor.b32  	%r3228, %r3226, %r3214;
	xor.b32  	%r3229, %r3228, %r3213;
	xor.b32  	%r3230, %r3053, %r3074;
	xor.b32  	%r3231, %r3230, %r3137;
	xor.b32  	%r3232, %r3231, %r3197;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3232, 1;
	shr.b32 	%rhs, %r3232, 31;
	add.u32 	%r3233, %lhs, %rhs;
	}
	add.s32 	%r3234, %r3233, %r3202;
	add.s32 	%r3235, %r3234, %r3229;
	add.s32 	%r3236, %r3235, %r3227;
	add.s32 	%r3237, %r3236, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3213, 30;
	shr.b32 	%rhs, %r3213, 2;
	add.u32 	%r3238, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3237, 5;
	shr.b32 	%rhs, %r3237, 27;
	add.u32 	%r3239, %lhs, %rhs;
	}
	xor.b32  	%r3240, %r3238, %r3226;
	xor.b32  	%r3241, %r3240, %r3225;
	xor.b32  	%r3242, %r3085, %r3063;
	xor.b32  	%r3243, %r3242, %r3147;
	xor.b32  	%r3244, %r3243, %r3209;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3244, 1;
	shr.b32 	%rhs, %r3244, 31;
	add.u32 	%r3245, %lhs, %rhs;
	}
	add.s32 	%r3246, %r3245, %r3214;
	add.s32 	%r3247, %r3246, %r3241;
	add.s32 	%r3248, %r3247, %r3239;
	add.s32 	%r3249, %r3248, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3225, 30;
	shr.b32 	%rhs, %r3225, 2;
	add.u32 	%r3250, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3249, 5;
	shr.b32 	%rhs, %r3249, 27;
	add.u32 	%r3251, %lhs, %rhs;
	}
	xor.b32  	%r3252, %r3250, %r3238;
	xor.b32  	%r3253, %r3252, %r3237;
	xor.b32  	%r3254, %r3097, %r3074;
	xor.b32  	%r3255, %r3254, %r3160;
	xor.b32  	%r3256, %r3255, %r3221;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3256, 1;
	shr.b32 	%rhs, %r3256, 31;
	add.u32 	%r3257, %lhs, %rhs;
	}
	add.s32 	%r3258, %r3257, %r3226;
	add.s32 	%r3259, %r3258, %r3253;
	add.s32 	%r3260, %r3259, %r3251;
	add.s32 	%r3261, %r3260, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3237, 30;
	shr.b32 	%rhs, %r3237, 2;
	add.u32 	%r3262, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3261, 5;
	shr.b32 	%rhs, %r3261, 27;
	add.u32 	%r3263, %lhs, %rhs;
	}
	xor.b32  	%r3264, %r3262, %r3250;
	xor.b32  	%r3265, %r3264, %r3249;
	xor.b32  	%r3266, %r3085, %r3107;
	xor.b32  	%r3267, %r3266, %r3171;
	xor.b32  	%r3268, %r3267, %r3233;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3268, 1;
	shr.b32 	%rhs, %r3268, 31;
	add.u32 	%r3269, %lhs, %rhs;
	}
	add.s32 	%r3270, %r3269, %r3238;
	add.s32 	%r3271, %r3270, %r3265;
	add.s32 	%r3272, %r3271, %r3263;
	add.s32 	%r3273, %r3272, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3249, 30;
	shr.b32 	%rhs, %r3249, 2;
	add.u32 	%r3274, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3273, 5;
	shr.b32 	%rhs, %r3273, 27;
	add.u32 	%r3275, %lhs, %rhs;
	}
	xor.b32  	%r3276, %r3274, %r3262;
	xor.b32  	%r3277, %r3276, %r3261;
	xor.b32  	%r3278, %r3117, %r3097;
	xor.b32  	%r3279, %r3278, %r3185;
	xor.b32  	%r3280, %r3279, %r3245;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3280, 1;
	shr.b32 	%rhs, %r3280, 31;
	add.u32 	%r3281, %lhs, %rhs;
	}
	add.s32 	%r3282, %r3281, %r3250;
	add.s32 	%r3283, %r3282, %r3277;
	add.s32 	%r3284, %r3283, %r3275;
	add.s32 	%r3285, %r3284, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3261, 30;
	shr.b32 	%rhs, %r3261, 2;
	add.u32 	%r3286, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3285, 5;
	shr.b32 	%rhs, %r3285, 27;
	add.u32 	%r3287, %lhs, %rhs;
	}
	and.b32  	%r3288, %r3273, %r3286;
	or.b32  	%r3289, %r3273, %r3286;
	and.b32  	%r3290, %r3289, %r3274;
	or.b32  	%r3291, %r3290, %r3288;
	xor.b32  	%r3292, %r3127, %r3107;
	xor.b32  	%r3293, %r3292, %r3197;
	xor.b32  	%r3294, %r3293, %r3257;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3294, 1;
	shr.b32 	%rhs, %r3294, 31;
	add.u32 	%r3295, %lhs, %rhs;
	}
	add.s32 	%r3296, %r3295, %r3262;
	add.s32 	%r3297, %r3296, %r3291;
	add.s32 	%r3298, %r3297, %r3287;
	add.s32 	%r3299, %r3298, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3273, 30;
	shr.b32 	%rhs, %r3273, 2;
	add.u32 	%r3300, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3299, 5;
	shr.b32 	%rhs, %r3299, 27;
	add.u32 	%r3301, %lhs, %rhs;
	}
	and.b32  	%r3302, %r3285, %r3300;
	or.b32  	%r3303, %r3285, %r3300;
	and.b32  	%r3304, %r3303, %r3286;
	or.b32  	%r3305, %r3304, %r3302;
	xor.b32  	%r3306, %r3117, %r3137;
	xor.b32  	%r3307, %r3306, %r3209;
	xor.b32  	%r3308, %r3307, %r3269;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3308, 1;
	shr.b32 	%rhs, %r3308, 31;
	add.u32 	%r3309, %lhs, %rhs;
	}
	add.s32 	%r3310, %r3309, %r3274;
	add.s32 	%r3311, %r3310, %r3305;
	add.s32 	%r3312, %r3311, %r3301;
	add.s32 	%r3313, %r3312, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3285, 30;
	shr.b32 	%rhs, %r3285, 2;
	add.u32 	%r3314, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3313, 5;
	shr.b32 	%rhs, %r3313, 27;
	add.u32 	%r3315, %lhs, %rhs;
	}
	and.b32  	%r3316, %r3299, %r3314;
	or.b32  	%r3317, %r3299, %r3314;
	and.b32  	%r3318, %r3317, %r3300;
	or.b32  	%r3319, %r3318, %r3316;
	xor.b32  	%r3320, %r3147, %r3127;
	xor.b32  	%r3321, %r3320, %r3221;
	xor.b32  	%r3322, %r3321, %r3281;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3322, 1;
	shr.b32 	%rhs, %r3322, 31;
	add.u32 	%r3323, %lhs, %rhs;
	}
	add.s32 	%r3324, %r3323, %r3286;
	add.s32 	%r3325, %r3324, %r3319;
	add.s32 	%r3326, %r3325, %r3315;
	add.s32 	%r3327, %r3326, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3299, 30;
	shr.b32 	%rhs, %r3299, 2;
	add.u32 	%r3328, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3327, 5;
	shr.b32 	%rhs, %r3327, 27;
	add.u32 	%r3329, %lhs, %rhs;
	}
	and.b32  	%r3330, %r3313, %r3328;
	or.b32  	%r3331, %r3313, %r3328;
	and.b32  	%r3332, %r3331, %r3314;
	or.b32  	%r3333, %r3332, %r3330;
	xor.b32  	%r3334, %r3160, %r3137;
	xor.b32  	%r3335, %r3334, %r3233;
	xor.b32  	%r3336, %r3335, %r3295;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3336, 1;
	shr.b32 	%rhs, %r3336, 31;
	add.u32 	%r3337, %lhs, %rhs;
	}
	add.s32 	%r3338, %r3337, %r3300;
	add.s32 	%r3339, %r3338, %r3333;
	add.s32 	%r3340, %r3339, %r3329;
	add.s32 	%r3341, %r3340, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3313, 30;
	shr.b32 	%rhs, %r3313, 2;
	add.u32 	%r3342, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3341, 5;
	shr.b32 	%rhs, %r3341, 27;
	add.u32 	%r3343, %lhs, %rhs;
	}
	and.b32  	%r3344, %r3327, %r3342;
	or.b32  	%r3345, %r3327, %r3342;
	and.b32  	%r3346, %r3345, %r3328;
	or.b32  	%r3347, %r3346, %r3344;
	xor.b32  	%r3348, %r3147, %r3171;
	xor.b32  	%r3349, %r3348, %r3245;
	xor.b32  	%r3350, %r3349, %r3309;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3350, 1;
	shr.b32 	%rhs, %r3350, 31;
	add.u32 	%r3351, %lhs, %rhs;
	}
	add.s32 	%r3352, %r3351, %r3314;
	add.s32 	%r3353, %r3352, %r3347;
	add.s32 	%r3354, %r3353, %r3343;
	add.s32 	%r3355, %r3354, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3327, 30;
	shr.b32 	%rhs, %r3327, 2;
	add.u32 	%r3356, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3355, 5;
	shr.b32 	%rhs, %r3355, 27;
	add.u32 	%r3357, %lhs, %rhs;
	}
	and.b32  	%r3358, %r3341, %r3356;
	or.b32  	%r3359, %r3341, %r3356;
	and.b32  	%r3360, %r3359, %r3342;
	or.b32  	%r3361, %r3360, %r3358;
	xor.b32  	%r3362, %r3185, %r3160;
	xor.b32  	%r3363, %r3362, %r3257;
	xor.b32  	%r3364, %r3363, %r3323;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3364, 1;
	shr.b32 	%rhs, %r3364, 31;
	add.u32 	%r3365, %lhs, %rhs;
	}
	add.s32 	%r3366, %r3365, %r3328;
	add.s32 	%r3367, %r3366, %r3361;
	add.s32 	%r3368, %r3367, %r3357;
	add.s32 	%r3369, %r3368, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3341, 30;
	shr.b32 	%rhs, %r3341, 2;
	add.u32 	%r3370, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3369, 5;
	shr.b32 	%rhs, %r3369, 27;
	add.u32 	%r3371, %lhs, %rhs;
	}
	and.b32  	%r3372, %r3355, %r3370;
	or.b32  	%r3373, %r3355, %r3370;
	and.b32  	%r3374, %r3373, %r3356;
	or.b32  	%r3375, %r3374, %r3372;
	xor.b32  	%r3376, %r3197, %r3171;
	xor.b32  	%r3377, %r3376, %r3269;
	xor.b32  	%r3378, %r3377, %r3337;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3378, 1;
	shr.b32 	%rhs, %r3378, 31;
	add.u32 	%r3379, %lhs, %rhs;
	}
	add.s32 	%r3380, %r3379, %r3342;
	add.s32 	%r3381, %r3380, %r3375;
	add.s32 	%r3382, %r3381, %r3371;
	add.s32 	%r3383, %r3382, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3355, 30;
	shr.b32 	%rhs, %r3355, 2;
	add.u32 	%r3384, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3383, 5;
	shr.b32 	%rhs, %r3383, 27;
	add.u32 	%r3385, %lhs, %rhs;
	}
	and.b32  	%r3386, %r3369, %r3384;
	or.b32  	%r3387, %r3369, %r3384;
	and.b32  	%r3388, %r3387, %r3370;
	or.b32  	%r3389, %r3388, %r3386;
	xor.b32  	%r3390, %r3185, %r3209;
	xor.b32  	%r3391, %r3390, %r3281;
	xor.b32  	%r3392, %r3391, %r3351;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3392, 1;
	shr.b32 	%rhs, %r3392, 31;
	add.u32 	%r3393, %lhs, %rhs;
	}
	add.s32 	%r3394, %r3393, %r3356;
	add.s32 	%r3395, %r3394, %r3389;
	add.s32 	%r3396, %r3395, %r3385;
	add.s32 	%r3397, %r3396, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3369, 30;
	shr.b32 	%rhs, %r3369, 2;
	add.u32 	%r3398, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3397, 5;
	shr.b32 	%rhs, %r3397, 27;
	add.u32 	%r3399, %lhs, %rhs;
	}
	and.b32  	%r3400, %r3383, %r3398;
	or.b32  	%r3401, %r3383, %r3398;
	and.b32  	%r3402, %r3401, %r3384;
	or.b32  	%r3403, %r3402, %r3400;
	xor.b32  	%r3404, %r3221, %r3197;
	xor.b32  	%r3405, %r3404, %r3295;
	xor.b32  	%r3406, %r3405, %r3365;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3406, 1;
	shr.b32 	%rhs, %r3406, 31;
	add.u32 	%r3407, %lhs, %rhs;
	}
	add.s32 	%r3408, %r3407, %r3370;
	add.s32 	%r3409, %r3408, %r3403;
	add.s32 	%r3410, %r3409, %r3399;
	add.s32 	%r3411, %r3410, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3383, 30;
	shr.b32 	%rhs, %r3383, 2;
	add.u32 	%r3412, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3411, 5;
	shr.b32 	%rhs, %r3411, 27;
	add.u32 	%r3413, %lhs, %rhs;
	}
	and.b32  	%r3414, %r3397, %r3412;
	or.b32  	%r3415, %r3397, %r3412;
	and.b32  	%r3416, %r3415, %r3398;
	or.b32  	%r3417, %r3416, %r3414;
	xor.b32  	%r3418, %r3233, %r3209;
	xor.b32  	%r3419, %r3418, %r3309;
	xor.b32  	%r3420, %r3419, %r3379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3420, 1;
	shr.b32 	%rhs, %r3420, 31;
	add.u32 	%r3421, %lhs, %rhs;
	}
	add.s32 	%r3422, %r3421, %r3384;
	add.s32 	%r3423, %r3422, %r3417;
	add.s32 	%r3424, %r3423, %r3413;
	add.s32 	%r3425, %r3424, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3397, 30;
	shr.b32 	%rhs, %r3397, 2;
	add.u32 	%r3426, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3425, 5;
	shr.b32 	%rhs, %r3425, 27;
	add.u32 	%r3427, %lhs, %rhs;
	}
	and.b32  	%r3428, %r3411, %r3426;
	or.b32  	%r3429, %r3411, %r3426;
	and.b32  	%r3430, %r3429, %r3412;
	or.b32  	%r3431, %r3430, %r3428;
	xor.b32  	%r3432, %r3221, %r3245;
	xor.b32  	%r3433, %r3432, %r3323;
	xor.b32  	%r3434, %r3433, %r3393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3434, 1;
	shr.b32 	%rhs, %r3434, 31;
	add.u32 	%r3435, %lhs, %rhs;
	}
	add.s32 	%r3436, %r3435, %r3398;
	add.s32 	%r3437, %r3436, %r3431;
	add.s32 	%r3438, %r3437, %r3427;
	add.s32 	%r3439, %r3438, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3411, 30;
	shr.b32 	%rhs, %r3411, 2;
	add.u32 	%r3440, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3439, 5;
	shr.b32 	%rhs, %r3439, 27;
	add.u32 	%r3441, %lhs, %rhs;
	}
	and.b32  	%r3442, %r3425, %r3440;
	or.b32  	%r3443, %r3425, %r3440;
	and.b32  	%r3444, %r3443, %r3426;
	or.b32  	%r3445, %r3444, %r3442;
	xor.b32  	%r3446, %r3257, %r3233;
	xor.b32  	%r3447, %r3446, %r3337;
	xor.b32  	%r3448, %r3447, %r3407;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3448, 1;
	shr.b32 	%rhs, %r3448, 31;
	add.u32 	%r3449, %lhs, %rhs;
	}
	add.s32 	%r3450, %r3449, %r3412;
	add.s32 	%r3451, %r3450, %r3445;
	add.s32 	%r3452, %r3451, %r3441;
	add.s32 	%r3453, %r3452, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3425, 30;
	shr.b32 	%rhs, %r3425, 2;
	add.u32 	%r3454, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3453, 5;
	shr.b32 	%rhs, %r3453, 27;
	add.u32 	%r3455, %lhs, %rhs;
	}
	and.b32  	%r3456, %r3439, %r3454;
	or.b32  	%r3457, %r3439, %r3454;
	and.b32  	%r3458, %r3457, %r3440;
	or.b32  	%r3459, %r3458, %r3456;
	xor.b32  	%r3460, %r3269, %r3245;
	xor.b32  	%r3461, %r3460, %r3351;
	xor.b32  	%r3462, %r3461, %r3421;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3462, 1;
	shr.b32 	%rhs, %r3462, 31;
	add.u32 	%r3463, %lhs, %rhs;
	}
	add.s32 	%r3464, %r3463, %r3426;
	add.s32 	%r3465, %r3464, %r3459;
	add.s32 	%r3466, %r3465, %r3455;
	add.s32 	%r3467, %r3466, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3439, 30;
	shr.b32 	%rhs, %r3439, 2;
	add.u32 	%r3468, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3467, 5;
	shr.b32 	%rhs, %r3467, 27;
	add.u32 	%r3469, %lhs, %rhs;
	}
	and.b32  	%r3470, %r3453, %r3468;
	or.b32  	%r3471, %r3453, %r3468;
	and.b32  	%r3472, %r3471, %r3454;
	or.b32  	%r3473, %r3472, %r3470;
	xor.b32  	%r3474, %r3257, %r3281;
	xor.b32  	%r3475, %r3474, %r3365;
	xor.b32  	%r3476, %r3475, %r3435;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3476, 1;
	shr.b32 	%rhs, %r3476, 31;
	add.u32 	%r3477, %lhs, %rhs;
	}
	add.s32 	%r3478, %r3477, %r3440;
	add.s32 	%r3479, %r3478, %r3473;
	add.s32 	%r3480, %r3479, %r3469;
	add.s32 	%r3481, %r3480, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3453, 30;
	shr.b32 	%rhs, %r3453, 2;
	add.u32 	%r3482, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3481, 5;
	shr.b32 	%rhs, %r3481, 27;
	add.u32 	%r3483, %lhs, %rhs;
	}
	and.b32  	%r3484, %r3467, %r3482;
	or.b32  	%r3485, %r3467, %r3482;
	and.b32  	%r3486, %r3485, %r3468;
	or.b32  	%r3487, %r3486, %r3484;
	xor.b32  	%r3488, %r3295, %r3269;
	xor.b32  	%r3489, %r3488, %r3379;
	xor.b32  	%r3490, %r3489, %r3449;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3490, 1;
	shr.b32 	%rhs, %r3490, 31;
	add.u32 	%r3491, %lhs, %rhs;
	}
	add.s32 	%r3492, %r3491, %r3454;
	add.s32 	%r3493, %r3492, %r3487;
	add.s32 	%r3494, %r3493, %r3483;
	add.s32 	%r3495, %r3494, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3467, 30;
	shr.b32 	%rhs, %r3467, 2;
	add.u32 	%r3496, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3495, 5;
	shr.b32 	%rhs, %r3495, 27;
	add.u32 	%r3497, %lhs, %rhs;
	}
	and.b32  	%r3498, %r3481, %r3496;
	or.b32  	%r3499, %r3481, %r3496;
	and.b32  	%r3500, %r3499, %r3482;
	or.b32  	%r3501, %r3500, %r3498;
	xor.b32  	%r3502, %r3309, %r3281;
	xor.b32  	%r3503, %r3502, %r3393;
	xor.b32  	%r3504, %r3503, %r3463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3504, 1;
	shr.b32 	%rhs, %r3504, 31;
	add.u32 	%r3505, %lhs, %rhs;
	}
	add.s32 	%r3506, %r3505, %r3468;
	add.s32 	%r3507, %r3506, %r3501;
	add.s32 	%r3508, %r3507, %r3497;
	add.s32 	%r3509, %r3508, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3481, 30;
	shr.b32 	%rhs, %r3481, 2;
	add.u32 	%r3510, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3509, 5;
	shr.b32 	%rhs, %r3509, 27;
	add.u32 	%r3511, %lhs, %rhs;
	}
	and.b32  	%r3512, %r3495, %r3510;
	or.b32  	%r3513, %r3495, %r3510;
	and.b32  	%r3514, %r3513, %r3496;
	or.b32  	%r3515, %r3514, %r3512;
	xor.b32  	%r3516, %r3295, %r3323;
	xor.b32  	%r3517, %r3516, %r3407;
	xor.b32  	%r3518, %r3517, %r3477;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3518, 1;
	shr.b32 	%rhs, %r3518, 31;
	add.u32 	%r3519, %lhs, %rhs;
	}
	add.s32 	%r3520, %r3519, %r3482;
	add.s32 	%r3521, %r3520, %r3515;
	add.s32 	%r3522, %r3521, %r3511;
	add.s32 	%r3523, %r3522, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3495, 30;
	shr.b32 	%rhs, %r3495, 2;
	add.u32 	%r3524, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3523, 5;
	shr.b32 	%rhs, %r3523, 27;
	add.u32 	%r3525, %lhs, %rhs;
	}
	and.b32  	%r3526, %r3509, %r3524;
	or.b32  	%r3527, %r3509, %r3524;
	and.b32  	%r3528, %r3527, %r3510;
	or.b32  	%r3529, %r3528, %r3526;
	xor.b32  	%r3530, %r3337, %r3309;
	xor.b32  	%r3531, %r3530, %r3421;
	xor.b32  	%r3532, %r3531, %r3491;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3532, 1;
	shr.b32 	%rhs, %r3532, 31;
	add.u32 	%r3533, %lhs, %rhs;
	}
	add.s32 	%r3534, %r3533, %r3496;
	add.s32 	%r3535, %r3534, %r3529;
	add.s32 	%r3536, %r3535, %r3525;
	add.s32 	%r3537, %r3536, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3509, 30;
	shr.b32 	%rhs, %r3509, 2;
	add.u32 	%r3538, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3537, 5;
	shr.b32 	%rhs, %r3537, 27;
	add.u32 	%r3539, %lhs, %rhs;
	}
	and.b32  	%r3540, %r3523, %r3538;
	or.b32  	%r3541, %r3523, %r3538;
	and.b32  	%r3542, %r3541, %r3524;
	or.b32  	%r3543, %r3542, %r3540;
	xor.b32  	%r3544, %r3351, %r3323;
	xor.b32  	%r3545, %r3544, %r3435;
	xor.b32  	%r3546, %r3545, %r3505;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3546, 1;
	shr.b32 	%rhs, %r3546, 31;
	add.u32 	%r3547, %lhs, %rhs;
	}
	add.s32 	%r3548, %r3547, %r3510;
	add.s32 	%r3549, %r3548, %r3543;
	add.s32 	%r3550, %r3549, %r3539;
	add.s32 	%r3551, %r3550, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3523, 30;
	shr.b32 	%rhs, %r3523, 2;
	add.u32 	%r3552, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3551, 5;
	shr.b32 	%rhs, %r3551, 27;
	add.u32 	%r3553, %lhs, %rhs;
	}
	and.b32  	%r3554, %r3537, %r3552;
	or.b32  	%r3555, %r3537, %r3552;
	and.b32  	%r3556, %r3555, %r3538;
	or.b32  	%r3557, %r3556, %r3554;
	xor.b32  	%r3558, %r3337, %r3365;
	xor.b32  	%r3559, %r3558, %r3449;
	xor.b32  	%r3560, %r3559, %r3519;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3560, 1;
	shr.b32 	%rhs, %r3560, 31;
	add.u32 	%r3561, %lhs, %rhs;
	}
	add.s32 	%r3562, %r3561, %r3524;
	add.s32 	%r3563, %r3562, %r3557;
	add.s32 	%r3564, %r3563, %r3553;
	add.s32 	%r3565, %r3564, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3537, 30;
	shr.b32 	%rhs, %r3537, 2;
	add.u32 	%r3566, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3565, 5;
	shr.b32 	%rhs, %r3565, 27;
	add.u32 	%r3567, %lhs, %rhs;
	}
	xor.b32  	%r3568, %r3566, %r3552;
	xor.b32  	%r3569, %r3568, %r3551;
	xor.b32  	%r3570, %r3379, %r3351;
	xor.b32  	%r3571, %r3570, %r3463;
	xor.b32  	%r3572, %r3571, %r3533;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3572, 1;
	shr.b32 	%rhs, %r3572, 31;
	add.u32 	%r3573, %lhs, %rhs;
	}
	add.s32 	%r3574, %r3573, %r3538;
	add.s32 	%r3575, %r3574, %r3569;
	add.s32 	%r3576, %r3575, %r3567;
	add.s32 	%r3577, %r3576, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3551, 30;
	shr.b32 	%rhs, %r3551, 2;
	add.u32 	%r3578, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3577, 5;
	shr.b32 	%rhs, %r3577, 27;
	add.u32 	%r3579, %lhs, %rhs;
	}
	xor.b32  	%r3580, %r3578, %r3566;
	xor.b32  	%r3581, %r3580, %r3565;
	xor.b32  	%r3582, %r3393, %r3365;
	xor.b32  	%r3583, %r3582, %r3477;
	xor.b32  	%r3584, %r3583, %r3547;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3584, 1;
	shr.b32 	%rhs, %r3584, 31;
	add.u32 	%r3585, %lhs, %rhs;
	}
	add.s32 	%r3586, %r3585, %r3552;
	add.s32 	%r3587, %r3586, %r3581;
	add.s32 	%r3588, %r3587, %r3579;
	add.s32 	%r3589, %r3588, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3565, 30;
	shr.b32 	%rhs, %r3565, 2;
	add.u32 	%r3590, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3589, 5;
	shr.b32 	%rhs, %r3589, 27;
	add.u32 	%r3591, %lhs, %rhs;
	}
	xor.b32  	%r3592, %r3590, %r3578;
	xor.b32  	%r3593, %r3592, %r3577;
	xor.b32  	%r3594, %r3379, %r3407;
	xor.b32  	%r3595, %r3594, %r3491;
	xor.b32  	%r3596, %r3595, %r3561;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3596, 1;
	shr.b32 	%rhs, %r3596, 31;
	add.u32 	%r3597, %lhs, %rhs;
	}
	add.s32 	%r3598, %r3597, %r3566;
	add.s32 	%r3599, %r3598, %r3593;
	add.s32 	%r3600, %r3599, %r3591;
	add.s32 	%r3601, %r3600, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3577, 30;
	shr.b32 	%rhs, %r3577, 2;
	add.u32 	%r3602, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3601, 5;
	shr.b32 	%rhs, %r3601, 27;
	add.u32 	%r3603, %lhs, %rhs;
	}
	xor.b32  	%r3604, %r3602, %r3590;
	xor.b32  	%r3605, %r3604, %r3589;
	xor.b32  	%r3606, %r3421, %r3393;
	xor.b32  	%r3607, %r3606, %r3505;
	xor.b32  	%r3608, %r3607, %r3573;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3608, 1;
	shr.b32 	%rhs, %r3608, 31;
	add.u32 	%r3609, %lhs, %rhs;
	}
	add.s32 	%r3610, %r3609, %r3578;
	add.s32 	%r3611, %r3610, %r3605;
	add.s32 	%r3612, %r3611, %r3603;
	add.s32 	%r3613, %r3612, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3589, 30;
	shr.b32 	%rhs, %r3589, 2;
	add.u32 	%r3614, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3613, 5;
	shr.b32 	%rhs, %r3613, 27;
	add.u32 	%r3615, %lhs, %rhs;
	}
	xor.b32  	%r3616, %r3614, %r3602;
	xor.b32  	%r3617, %r3616, %r3601;
	xor.b32  	%r3618, %r3435, %r3407;
	xor.b32  	%r3619, %r3618, %r3519;
	xor.b32  	%r3620, %r3619, %r3585;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3620, 1;
	shr.b32 	%rhs, %r3620, 31;
	add.u32 	%r3621, %lhs, %rhs;
	}
	add.s32 	%r3622, %r3621, %r3590;
	add.s32 	%r3623, %r3622, %r3617;
	add.s32 	%r3624, %r3623, %r3615;
	add.s32 	%r3625, %r3624, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3601, 30;
	shr.b32 	%rhs, %r3601, 2;
	add.u32 	%r3626, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3625, 5;
	shr.b32 	%rhs, %r3625, 27;
	add.u32 	%r3627, %lhs, %rhs;
	}
	xor.b32  	%r3628, %r3626, %r3614;
	xor.b32  	%r3629, %r3628, %r3613;
	xor.b32  	%r3630, %r3421, %r3449;
	xor.b32  	%r3631, %r3630, %r3533;
	xor.b32  	%r3632, %r3631, %r3597;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3632, 1;
	shr.b32 	%rhs, %r3632, 31;
	add.u32 	%r3633, %lhs, %rhs;
	}
	add.s32 	%r3634, %r3633, %r3602;
	add.s32 	%r3635, %r3634, %r3629;
	add.s32 	%r3636, %r3635, %r3627;
	add.s32 	%r3637, %r3636, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3613, 30;
	shr.b32 	%rhs, %r3613, 2;
	add.u32 	%r3638, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3637, 5;
	shr.b32 	%rhs, %r3637, 27;
	add.u32 	%r3639, %lhs, %rhs;
	}
	xor.b32  	%r3640, %r3638, %r3626;
	xor.b32  	%r3641, %r3640, %r3625;
	xor.b32  	%r3642, %r3463, %r3435;
	xor.b32  	%r3643, %r3642, %r3547;
	xor.b32  	%r3644, %r3643, %r3609;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3644, 1;
	shr.b32 	%rhs, %r3644, 31;
	add.u32 	%r3645, %lhs, %rhs;
	}
	add.s32 	%r3646, %r3645, %r3614;
	add.s32 	%r3647, %r3646, %r3641;
	add.s32 	%r3648, %r3647, %r3639;
	add.s32 	%r3649, %r3648, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3625, 30;
	shr.b32 	%rhs, %r3625, 2;
	add.u32 	%r3650, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3649, 5;
	shr.b32 	%rhs, %r3649, 27;
	add.u32 	%r3651, %lhs, %rhs;
	}
	xor.b32  	%r3652, %r3650, %r3638;
	xor.b32  	%r3653, %r3652, %r3637;
	xor.b32  	%r3654, %r3477, %r3449;
	xor.b32  	%r3655, %r3654, %r3561;
	xor.b32  	%r3656, %r3655, %r3621;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3656, 1;
	shr.b32 	%rhs, %r3656, 31;
	add.u32 	%r3657, %lhs, %rhs;
	}
	add.s32 	%r3658, %r3657, %r3626;
	add.s32 	%r3659, %r3658, %r3653;
	add.s32 	%r3660, %r3659, %r3651;
	add.s32 	%r3661, %r3660, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3637, 30;
	shr.b32 	%rhs, %r3637, 2;
	add.u32 	%r3662, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3661, 5;
	shr.b32 	%rhs, %r3661, 27;
	add.u32 	%r3663, %lhs, %rhs;
	}
	xor.b32  	%r3664, %r3662, %r3650;
	xor.b32  	%r3665, %r3664, %r3649;
	xor.b32  	%r3666, %r3463, %r3491;
	xor.b32  	%r3667, %r3666, %r3573;
	xor.b32  	%r3668, %r3667, %r3633;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3668, 1;
	shr.b32 	%rhs, %r3668, 31;
	add.u32 	%r3669, %lhs, %rhs;
	}
	add.s32 	%r3670, %r3669, %r3638;
	add.s32 	%r3671, %r3670, %r3665;
	add.s32 	%r3672, %r3671, %r3663;
	add.s32 	%r3673, %r3672, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3649, 30;
	shr.b32 	%rhs, %r3649, 2;
	add.u32 	%r3674, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3673, 5;
	shr.b32 	%rhs, %r3673, 27;
	add.u32 	%r3675, %lhs, %rhs;
	}
	xor.b32  	%r3676, %r3674, %r3662;
	xor.b32  	%r3677, %r3676, %r3661;
	xor.b32  	%r3678, %r3505, %r3477;
	xor.b32  	%r3679, %r3678, %r3585;
	xor.b32  	%r3680, %r3679, %r3645;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3680, 1;
	shr.b32 	%rhs, %r3680, 31;
	add.u32 	%r3681, %lhs, %rhs;
	}
	add.s32 	%r3682, %r3681, %r3650;
	add.s32 	%r3683, %r3682, %r3677;
	add.s32 	%r3684, %r3683, %r3675;
	add.s32 	%r3685, %r3684, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3661, 30;
	shr.b32 	%rhs, %r3661, 2;
	add.u32 	%r3686, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3685, 5;
	shr.b32 	%rhs, %r3685, 27;
	add.u32 	%r3687, %lhs, %rhs;
	}
	xor.b32  	%r3688, %r3686, %r3674;
	xor.b32  	%r3689, %r3688, %r3673;
	xor.b32  	%r3690, %r3519, %r3491;
	xor.b32  	%r3691, %r3690, %r3597;
	xor.b32  	%r3692, %r3691, %r3657;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3692, 1;
	shr.b32 	%rhs, %r3692, 31;
	add.u32 	%r3693, %lhs, %rhs;
	}
	add.s32 	%r3694, %r3693, %r3662;
	add.s32 	%r3695, %r3694, %r3689;
	add.s32 	%r3696, %r3695, %r3687;
	add.s32 	%r3697, %r3696, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3673, 30;
	shr.b32 	%rhs, %r3673, 2;
	add.u32 	%r3698, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3697, 5;
	shr.b32 	%rhs, %r3697, 27;
	add.u32 	%r3699, %lhs, %rhs;
	}
	xor.b32  	%r3700, %r3698, %r3686;
	xor.b32  	%r3701, %r3700, %r3685;
	xor.b32  	%r3702, %r3505, %r3533;
	xor.b32  	%r3703, %r3702, %r3609;
	xor.b32  	%r3704, %r3703, %r3669;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3704, 1;
	shr.b32 	%rhs, %r3704, 31;
	add.u32 	%r3705, %lhs, %rhs;
	}
	add.s32 	%r3706, %r3705, %r3674;
	add.s32 	%r3707, %r3706, %r3701;
	add.s32 	%r3708, %r3707, %r3699;
	add.s32 	%r3709, %r3708, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3685, 30;
	shr.b32 	%rhs, %r3685, 2;
	add.u32 	%r3710, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3709, 5;
	shr.b32 	%rhs, %r3709, 27;
	add.u32 	%r3711, %lhs, %rhs;
	}
	xor.b32  	%r3712, %r3710, %r3698;
	xor.b32  	%r3713, %r3712, %r3697;
	xor.b32  	%r3714, %r3547, %r3519;
	xor.b32  	%r3715, %r3714, %r3621;
	xor.b32  	%r3716, %r3715, %r3681;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3716, 1;
	shr.b32 	%rhs, %r3716, 31;
	add.u32 	%r3717, %lhs, %rhs;
	}
	add.s32 	%r3718, %r3717, %r3686;
	add.s32 	%r3719, %r3718, %r3713;
	add.s32 	%r3720, %r3719, %r3711;
	add.s32 	%r3721, %r3720, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3697, 30;
	shr.b32 	%rhs, %r3697, 2;
	add.u32 	%r3722, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3721, 5;
	shr.b32 	%rhs, %r3721, 27;
	add.u32 	%r3723, %lhs, %rhs;
	}
	xor.b32  	%r3724, %r3722, %r3710;
	xor.b32  	%r3725, %r3724, %r3709;
	xor.b32  	%r3726, %r3561, %r3533;
	xor.b32  	%r3727, %r3726, %r3633;
	xor.b32  	%r3728, %r3727, %r3693;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3728, 1;
	shr.b32 	%rhs, %r3728, 31;
	add.u32 	%r3729, %lhs, %rhs;
	}
	add.s32 	%r3730, %r3729, %r3698;
	add.s32 	%r3731, %r3730, %r3725;
	add.s32 	%r3732, %r3731, %r3723;
	add.s32 	%r3733, %r3732, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3709, 30;
	shr.b32 	%rhs, %r3709, 2;
	add.u32 	%r3734, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3733, 5;
	shr.b32 	%rhs, %r3733, 27;
	add.u32 	%r3735, %lhs, %rhs;
	}
	xor.b32  	%r3736, %r3734, %r3722;
	xor.b32  	%r3737, %r3736, %r3721;
	xor.b32  	%r3738, %r3547, %r3573;
	xor.b32  	%r3739, %r3738, %r3645;
	xor.b32  	%r3740, %r3739, %r3705;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3740, 1;
	shr.b32 	%rhs, %r3740, 31;
	add.u32 	%r3741, %lhs, %rhs;
	}
	add.s32 	%r3742, %r3741, %r3710;
	add.s32 	%r3743, %r3742, %r3737;
	add.s32 	%r3744, %r3743, %r3735;
	add.s32 	%r3745, %r3744, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3721, 30;
	shr.b32 	%rhs, %r3721, 2;
	add.u32 	%r3746, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3745, 5;
	shr.b32 	%rhs, %r3745, 27;
	add.u32 	%r3747, %lhs, %rhs;
	}
	xor.b32  	%r3748, %r3746, %r3734;
	xor.b32  	%r3749, %r3748, %r3733;
	xor.b32  	%r3750, %r3585, %r3561;
	xor.b32  	%r3751, %r3750, %r3657;
	xor.b32  	%r3752, %r3751, %r3717;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3752, 1;
	shr.b32 	%rhs, %r3752, 31;
	add.u32 	%r3753, %lhs, %rhs;
	}
	add.s32 	%r3754, %r3753, %r3722;
	add.s32 	%r3755, %r3754, %r3749;
	add.s32 	%r3756, %r3755, %r3747;
	add.s32 	%r3757, %r3756, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3733, 30;
	shr.b32 	%rhs, %r3733, 2;
	add.u32 	%r3758, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3757, 5;
	shr.b32 	%rhs, %r3757, 27;
	add.u32 	%r3759, %lhs, %rhs;
	}
	xor.b32  	%r3760, %r3758, %r3746;
	xor.b32  	%r3761, %r3760, %r3745;
	xor.b32  	%r3762, %r3597, %r3573;
	xor.b32  	%r3763, %r3762, %r3669;
	xor.b32  	%r3764, %r3763, %r3729;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3764, 1;
	shr.b32 	%rhs, %r3764, 31;
	add.u32 	%r3765, %lhs, %rhs;
	}
	add.s32 	%r3766, %r3765, %r3734;
	add.s32 	%r3767, %r3766, %r3761;
	add.s32 	%r3768, %r3767, %r3759;
	add.s32 	%r3769, %r3768, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3745, 30;
	shr.b32 	%rhs, %r3745, 2;
	add.u32 	%r3770, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3769, 5;
	shr.b32 	%rhs, %r3769, 27;
	add.u32 	%r3771, %lhs, %rhs;
	}
	xor.b32  	%r3772, %r3770, %r3758;
	xor.b32  	%r3773, %r3772, %r3757;
	xor.b32  	%r3774, %r3585, %r3609;
	xor.b32  	%r3775, %r3774, %r3681;
	xor.b32  	%r3776, %r3775, %r3741;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3776, 1;
	shr.b32 	%rhs, %r3776, 31;
	add.u32 	%r3777, %lhs, %rhs;
	}
	add.s32 	%r3778, %r3777, %r3746;
	add.s32 	%r3779, %r3778, %r3773;
	add.s32 	%r3780, %r3779, %r3771;
	add.s32 	%r3781, %r3780, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3757, 30;
	shr.b32 	%rhs, %r3757, 2;
	add.u32 	%r3782, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3781, 5;
	shr.b32 	%rhs, %r3781, 27;
	add.u32 	%r3783, %lhs, %rhs;
	}
	xor.b32  	%r3784, %r3782, %r3770;
	xor.b32  	%r3785, %r3784, %r3769;
	xor.b32  	%r3786, %r3621, %r3597;
	xor.b32  	%r3787, %r3786, %r3693;
	xor.b32  	%r3788, %r3787, %r3753;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3788, 1;
	shr.b32 	%rhs, %r3788, 31;
	add.u32 	%r3789, %lhs, %rhs;
	}
	add.s32 	%r3790, %r3789, %r3758;
	add.s32 	%r3791, %r3790, %r3785;
	add.s32 	%r3792, %r3791, %r3783;
	add.s32 	%r3793, %r3792, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3769, 30;
	shr.b32 	%rhs, %r3769, 2;
	add.u32 	%r3794, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3793, 5;
	shr.b32 	%rhs, %r3793, 27;
	add.u32 	%r3795, %lhs, %rhs;
	}
	xor.b32  	%r3796, %r3794, %r3782;
	xor.b32  	%r3797, %r3796, %r3781;
	xor.b32  	%r3798, %r3633, %r3609;
	xor.b32  	%r3799, %r3798, %r3705;
	xor.b32  	%r3800, %r3799, %r3765;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3800, 1;
	shr.b32 	%rhs, %r3800, 31;
	add.u32 	%r3801, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3781, 30;
	shr.b32 	%rhs, %r3781, 2;
	add.u32 	%r3802, %lhs, %rhs;
	}
	add.s32 	%r3803, %r48, %r3801;
	add.s32 	%r3804, %r3803, %r3770;
	add.s32 	%r3805, %r3804, %r3797;
	add.s32 	%r3806, %r3805, %r3795;
	add.s32 	%r3829, %r3806, -899497514;
	add.s32 	%r3832, %r3793, %r51;
	add.s32 	%r3835, %r3802, %r50;
	add.s32 	%r3838, %r3794, %r49;
	add.s32 	%r3841, %r3782, %r52;
	xor.b32  	%r3830, %r3829, %r3830;
	xor.b32  	%r3833, %r3832, %r3833;
	xor.b32  	%r3836, %r3835, %r3836;
	xor.b32  	%r3839, %r3838, %r3839;
	xor.b32  	%r3842, %r3841, %r3842;
	add.s32 	%r3827, %r3827, 1;
	setp.ne.s32	%p2, %r3827, 4095;
	@%p2 bra 	BB0_3;

	st.global.u32 	[%rd8+20], %r3830;
	st.global.u32 	[%rd8+24], %r3833;
	st.global.u32 	[%rd8+28], %r3836;
	st.global.u32 	[%rd8+32], %r3839;
	st.global.u32 	[%rd8+36], %r3842;
	ret;
}


