// Seed: 1600249009
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3 = id_2;
  id_4(
      .id_0(id_5), .id_1(1)
  );
  wire id_6;
endmodule
module module_1 (
    output wor  id_0,
    output wor  id_1,
    input  wire id_2
);
  tri0 id_4 = id_4;
  always @(negedge "") id_1 = id_4 && id_4;
  wire id_5;
  wire id_6;
  module_0(
      id_4, id_6
  );
  wire id_7;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  wire id_2;
  module_0(
      id_2, id_2
  );
  wire id_3, id_4, id_5, id_6;
endmodule
