begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * Copyright (c) 2002-2009 Sam Leffler, Errno Consulting  * Copyright (c) 2002-2008 Atheros Communications, Inc.  *  * Permission to use, copy, modify, and/or distribute this software for any  * purpose with or without fee is hereby granted, provided that the above  * copyright notice and this permission notice appear in all copies.  *  * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF  * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR  * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES  * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN  * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF  * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.  *  * $FreeBSD$  */
end_comment

begin_include
include|#
directive|include
file|"opt_ah.h"
end_include

begin_include
include|#
directive|include
file|"ah.h"
end_include

begin_include
include|#
directive|include
file|"ah_internal.h"
end_include

begin_include
include|#
directive|include
file|"ah_devid.h"
end_include

begin_include
include|#
directive|include
file|"ar5416/ar5416.h"
end_include

begin_include
include|#
directive|include
file|"ar5416/ar5416reg.h"
end_include

begin_include
include|#
directive|include
file|"ar5416/ar5416phy.h"
end_include

begin_define
define|#
directive|define
name|AR_GPIO_BIT
parameter_list|(
name|_gpio
parameter_list|)
value|(1<< _gpio)
end_define

begin_comment
comment|/*  * Configure GPIO Output Mux control  */
end_comment

begin_function
specifier|static
name|void
name|cfgOutputMux
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|uint32_t
name|gpio
parameter_list|,
name|uint32_t
name|type
parameter_list|)
block|{
name|int
name|addr
decl_stmt|;
name|uint32_t
name|gpio_shift
decl_stmt|,
name|reg
decl_stmt|;
comment|/* each MUX controls 6 GPIO pins */
if|if
condition|(
name|gpio
operator|>
literal|11
condition|)
name|addr
operator|=
name|AR_GPIO_OUTPUT_MUX3
expr_stmt|;
elseif|else
if|if
condition|(
name|gpio
operator|>
literal|5
condition|)
name|addr
operator|=
name|AR_GPIO_OUTPUT_MUX2
expr_stmt|;
else|else
name|addr
operator|=
name|AR_GPIO_OUTPUT_MUX1
expr_stmt|;
comment|/* 	 * 5 bits per GPIO pin. Bits 0..4 for 1st pin in that mux, 	 * bits 5..9 for 2nd pin, etc. 	 */
name|gpio_shift
operator|=
operator|(
name|gpio
operator|%
literal|6
operator|)
operator|*
literal|5
expr_stmt|;
comment|/* 	 * From Owl to Merlin 1.0, the value read from MUX1 bit 4 to bit 	 * 9 are wrong.  Here is hardware's coding: 	 * PRDATA[4:0]<= gpio_output_mux[0]; 	 * PRDATA[9:4]<= gpio_output_mux[1]; 	 *<==== Bit 4 is used by both gpio_output_mux[0] [1]. 	 * Currently the max value for gpio_output_mux[] is 6. So bit 4 	 * will never be used.  So it should be fine that bit 4 won't be 	 * able to recover. 	 */
name|reg
operator|=
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|addr
argument_list|)
expr_stmt|;
if|if
condition|(
name|addr
operator|==
name|AR_GPIO_OUTPUT_MUX1
operator|&&
operator|!
name|AR_SREV_MERLIN_20_OR_LATER
argument_list|(
name|ah
argument_list|)
condition|)
name|reg
operator|=
operator|(
operator|(
name|reg
operator|&
literal|0x1F0
operator|)
operator|<<
literal|1
operator|)
operator||
operator|(
name|reg
operator|&
operator|~
literal|0x1F0
operator|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
literal|0x1f
operator|<<
name|gpio_shift
operator|)
expr_stmt|;
name|reg
operator||=
name|type
operator|<<
name|gpio_shift
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|addr
argument_list|,
name|reg
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Configure GPIO Output lines  */
end_comment

begin_function
name|HAL_BOOL
name|ar5416GpioCfgOutput
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|uint32_t
name|gpio
parameter_list|,
name|HAL_GPIO_MUX_TYPE
name|type
parameter_list|)
block|{
name|uint32_t
name|gpio_shift
decl_stmt|,
name|reg
decl_stmt|;
name|HALASSERT
argument_list|(
name|gpio
operator|<
name|AH_PRIVATE
argument_list|(
name|ah
argument_list|)
operator|->
name|ah_caps
operator|.
name|halNumGpioPins
argument_list|)
expr_stmt|;
comment|/* NB: type maps directly to hardware */
name|cfgOutputMux
argument_list|(
name|ah
argument_list|,
name|gpio
argument_list|,
name|type
argument_list|)
expr_stmt|;
name|gpio_shift
operator|=
name|gpio
operator|<<
literal|1
expr_stmt|;
comment|/* 2 bits per output mode */
name|reg
operator|=
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_GPIO_OE_OUT
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|AR_GPIO_OE_OUT_DRV
operator|<<
name|gpio_shift
operator|)
expr_stmt|;
name|reg
operator||=
name|AR_GPIO_OE_OUT_DRV_ALL
operator|<<
name|gpio_shift
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_GPIO_OE_OUT
argument_list|,
name|reg
argument_list|)
expr_stmt|;
return|return
name|AH_TRUE
return|;
block|}
end_function

begin_comment
comment|/*  * Configure GPIO Input lines  */
end_comment

begin_function
name|HAL_BOOL
name|ar5416GpioCfgInput
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|uint32_t
name|gpio
parameter_list|)
block|{
name|uint32_t
name|gpio_shift
decl_stmt|,
name|reg
decl_stmt|;
name|HALASSERT
argument_list|(
name|gpio
operator|<
name|AH_PRIVATE
argument_list|(
name|ah
argument_list|)
operator|->
name|ah_caps
operator|.
name|halNumGpioPins
argument_list|)
expr_stmt|;
comment|/* TODO: configure input mux for AR5416 */
comment|/* If configured as input, set output to tristate */
name|gpio_shift
operator|=
name|gpio
operator|<<
literal|1
expr_stmt|;
name|reg
operator|=
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_GPIO_OE_OUT
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|AR_GPIO_OE_OUT_DRV
operator|<<
name|gpio_shift
operator|)
expr_stmt|;
name|reg
operator||=
name|AR_GPIO_OE_OUT_DRV_ALL
operator|<<
name|gpio_shift
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_GPIO_OE_OUT
argument_list|,
name|reg
argument_list|)
expr_stmt|;
return|return
name|AH_TRUE
return|;
block|}
end_function

begin_comment
comment|/*  * Once configured for I/O - set output lines  */
end_comment

begin_function
name|HAL_BOOL
name|ar5416GpioSet
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|uint32_t
name|gpio
parameter_list|,
name|uint32_t
name|val
parameter_list|)
block|{
name|uint32_t
name|reg
decl_stmt|;
name|HALASSERT
argument_list|(
name|gpio
operator|<
name|AH_PRIVATE
argument_list|(
name|ah
argument_list|)
operator|->
name|ah_caps
operator|.
name|halNumGpioPins
argument_list|)
expr_stmt|;
name|reg
operator|=
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_GPIO_IN_OUT
argument_list|)
expr_stmt|;
if|if
condition|(
name|val
operator|&
literal|1
condition|)
name|reg
operator||=
name|AR_GPIO_BIT
argument_list|(
name|gpio
argument_list|)
expr_stmt|;
else|else
name|reg
operator|&=
operator|~
name|AR_GPIO_BIT
argument_list|(
name|gpio
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_GPIO_IN_OUT
argument_list|,
name|reg
argument_list|)
expr_stmt|;
return|return
name|AH_TRUE
return|;
block|}
end_function

begin_comment
comment|/*  * Once configured for I/O - get input lines  */
end_comment

begin_function
name|uint32_t
name|ar5416GpioGet
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|uint32_t
name|gpio
parameter_list|)
block|{
name|uint32_t
name|bits
decl_stmt|;
if|if
condition|(
name|gpio
operator|>=
name|AH_PRIVATE
argument_list|(
name|ah
argument_list|)
operator|->
name|ah_caps
operator|.
name|halNumGpioPins
condition|)
return|return
literal|0xffffffff
return|;
comment|/* 	 * Read output value for all gpio's, shift it, 	 * and verify whether the specific bit is set. 	 */
if|if
condition|(
name|AR_SREV_KITE_10_OR_LATER
argument_list|(
name|ah
argument_list|)
condition|)
name|bits
operator|=
name|MS
argument_list|(
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_GPIO_IN_OUT
argument_list|)
argument_list|,
name|AR9285_GPIO_IN_VAL
argument_list|)
expr_stmt|;
elseif|else
if|if
condition|(
name|AR_SREV_MERLIN_10_OR_LATER
argument_list|(
name|ah
argument_list|)
condition|)
name|bits
operator|=
name|MS
argument_list|(
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_GPIO_IN_OUT
argument_list|)
argument_list|,
name|AR928X_GPIO_IN_VAL
argument_list|)
expr_stmt|;
else|else
name|bits
operator|=
name|MS
argument_list|(
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_GPIO_IN_OUT
argument_list|)
argument_list|,
name|AR_GPIO_IN_VAL
argument_list|)
expr_stmt|;
return|return
operator|(
operator|(
name|bits
operator|&
name|AR_GPIO_BIT
argument_list|(
name|gpio
argument_list|)
operator|)
operator|!=
literal|0
operator|)
return|;
block|}
end_function

begin_comment
comment|/*  * Set the GPIO Interrupt Sync and Async interrupts are both set/cleared.  * Async GPIO interrupts may not be raised when the chip is put to sleep.  */
end_comment

begin_function
name|void
name|ar5416GpioSetIntr
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|u_int
name|gpio
parameter_list|,
name|uint32_t
name|ilevel
parameter_list|)
block|{
name|uint32_t
name|val
decl_stmt|,
name|mask
decl_stmt|;
name|HALASSERT
argument_list|(
name|gpio
operator|<
name|AH_PRIVATE
argument_list|(
name|ah
argument_list|)
operator|->
name|ah_caps
operator|.
name|halNumGpioPins
argument_list|)
expr_stmt|;
if|if
condition|(
name|ilevel
operator|==
name|HAL_GPIO_INTR_DISABLE
condition|)
block|{
name|val
operator|=
name|MS
argument_list|(
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_INTR_ASYNC_ENABLE
argument_list|)
argument_list|,
name|AR_INTR_ASYNC_ENABLE_GPIO
argument_list|)
operator|&
operator|~
name|AR_GPIO_BIT
argument_list|(
name|gpio
argument_list|)
expr_stmt|;
name|OS_REG_RMW_FIELD
argument_list|(
name|ah
argument_list|,
name|AR_INTR_ASYNC_ENABLE
argument_list|,
name|AR_INTR_ASYNC_ENABLE_GPIO
argument_list|,
name|val
argument_list|)
expr_stmt|;
name|mask
operator|=
name|MS
argument_list|(
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_INTR_ASYNC_MASK
argument_list|)
argument_list|,
name|AR_INTR_ASYNC_MASK_GPIO
argument_list|)
operator|&
operator|~
name|AR_GPIO_BIT
argument_list|(
name|gpio
argument_list|)
expr_stmt|;
name|OS_REG_RMW_FIELD
argument_list|(
name|ah
argument_list|,
name|AR_INTR_ASYNC_MASK
argument_list|,
name|AR_INTR_ASYNC_MASK_GPIO
argument_list|,
name|mask
argument_list|)
expr_stmt|;
comment|/* Clear synchronous GPIO interrupt registers and pending interrupt flag */
name|val
operator|=
name|MS
argument_list|(
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_INTR_SYNC_ENABLE
argument_list|)
argument_list|,
name|AR_INTR_SYNC_ENABLE_GPIO
argument_list|)
operator|&
operator|~
name|AR_GPIO_BIT
argument_list|(
name|gpio
argument_list|)
expr_stmt|;
name|OS_REG_RMW_FIELD
argument_list|(
name|ah
argument_list|,
name|AR_INTR_SYNC_ENABLE
argument_list|,
name|AR_INTR_SYNC_ENABLE_GPIO
argument_list|,
name|val
argument_list|)
expr_stmt|;
name|mask
operator|=
name|MS
argument_list|(
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_INTR_SYNC_MASK
argument_list|)
argument_list|,
name|AR_INTR_SYNC_MASK_GPIO
argument_list|)
operator|&
operator|~
name|AR_GPIO_BIT
argument_list|(
name|gpio
argument_list|)
expr_stmt|;
name|OS_REG_RMW_FIELD
argument_list|(
name|ah
argument_list|,
name|AR_INTR_SYNC_MASK
argument_list|,
name|AR_INTR_SYNC_MASK_GPIO
argument_list|,
name|mask
argument_list|)
expr_stmt|;
name|val
operator|=
name|MS
argument_list|(
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_INTR_SYNC_CAUSE
argument_list|)
argument_list|,
name|AR_INTR_SYNC_ENABLE_GPIO
argument_list|)
operator||
name|AR_GPIO_BIT
argument_list|(
name|gpio
argument_list|)
expr_stmt|;
name|OS_REG_RMW_FIELD
argument_list|(
name|ah
argument_list|,
name|AR_INTR_SYNC_CAUSE
argument_list|,
name|AR_INTR_SYNC_ENABLE_GPIO
argument_list|,
name|val
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|val
operator|=
name|MS
argument_list|(
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_GPIO_INTR_POL
argument_list|)
argument_list|,
name|AR_GPIO_INTR_POL_VAL
argument_list|)
expr_stmt|;
if|if
condition|(
name|ilevel
operator|==
name|HAL_GPIO_INTR_HIGH
condition|)
block|{
comment|/* 0 == interrupt on pin high */
name|val
operator|&=
operator|~
name|AR_GPIO_BIT
argument_list|(
name|gpio
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|ilevel
operator|==
name|HAL_GPIO_INTR_LOW
condition|)
block|{
comment|/* 1 == interrupt on pin low */
name|val
operator||=
name|AR_GPIO_BIT
argument_list|(
name|gpio
argument_list|)
expr_stmt|;
block|}
name|OS_REG_RMW_FIELD
argument_list|(
name|ah
argument_list|,
name|AR_GPIO_INTR_POL
argument_list|,
name|AR_GPIO_INTR_POL_VAL
argument_list|,
name|val
argument_list|)
expr_stmt|;
comment|/* Change the interrupt mask. */
name|val
operator|=
name|MS
argument_list|(
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_INTR_ASYNC_ENABLE
argument_list|)
argument_list|,
name|AR_INTR_ASYNC_ENABLE_GPIO
argument_list|)
operator||
name|AR_GPIO_BIT
argument_list|(
name|gpio
argument_list|)
expr_stmt|;
name|OS_REG_RMW_FIELD
argument_list|(
name|ah
argument_list|,
name|AR_INTR_ASYNC_ENABLE
argument_list|,
name|AR_INTR_ASYNC_ENABLE_GPIO
argument_list|,
name|val
argument_list|)
expr_stmt|;
name|mask
operator|=
name|MS
argument_list|(
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_INTR_ASYNC_MASK
argument_list|)
argument_list|,
name|AR_INTR_ASYNC_MASK_GPIO
argument_list|)
operator||
name|AR_GPIO_BIT
argument_list|(
name|gpio
argument_list|)
expr_stmt|;
name|OS_REG_RMW_FIELD
argument_list|(
name|ah
argument_list|,
name|AR_INTR_ASYNC_MASK
argument_list|,
name|AR_INTR_ASYNC_MASK_GPIO
argument_list|,
name|mask
argument_list|)
expr_stmt|;
comment|/* Set synchronous GPIO interrupt registers as well */
name|val
operator|=
name|MS
argument_list|(
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_INTR_SYNC_ENABLE
argument_list|)
argument_list|,
name|AR_INTR_SYNC_ENABLE_GPIO
argument_list|)
operator||
name|AR_GPIO_BIT
argument_list|(
name|gpio
argument_list|)
expr_stmt|;
name|OS_REG_RMW_FIELD
argument_list|(
name|ah
argument_list|,
name|AR_INTR_SYNC_ENABLE
argument_list|,
name|AR_INTR_SYNC_ENABLE_GPIO
argument_list|,
name|val
argument_list|)
expr_stmt|;
name|mask
operator|=
name|MS
argument_list|(
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_INTR_SYNC_MASK
argument_list|)
argument_list|,
name|AR_INTR_SYNC_MASK_GPIO
argument_list|)
operator||
name|AR_GPIO_BIT
argument_list|(
name|gpio
argument_list|)
expr_stmt|;
name|OS_REG_RMW_FIELD
argument_list|(
name|ah
argument_list|,
name|AR_INTR_SYNC_MASK
argument_list|,
name|AR_INTR_SYNC_MASK_GPIO
argument_list|,
name|mask
argument_list|)
expr_stmt|;
block|}
name|AH5416
argument_list|(
name|ah
argument_list|)
operator|->
name|ah_gpioMask
operator|=
name|mask
expr_stmt|;
comment|/* for ar5416SetInterrupts */
block|}
end_function

end_unit

