// Seed: 1216124668
module module_0 (
    input tri id_0,
    output supply1 id_1,
    output uwire id_2,
    input tri id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input tri id_7,
    output wand id_8,
    output wand id_9,
    input supply0 id_10
);
  assign id_9 = -1;
  assign id_2 = id_6 + id_6;
  assign module_1.id_0 = 0;
  logic id_12;
  ;
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1,
    input  wor   id_2,
    output wire  id_3
);
  always @(id_0 or 1) id_1 = id_2;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_3,
      id_3,
      id_0
  );
endmodule
