--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

H:\Kommon\Applications\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 4 -n 3 -fastpaths -xml vga_controller.twx vga_controller.ncd -o
vga_controller.twr vga_controller.pcf

Design file:              vga_controller.ncd
Physical constraint file: vga_controller.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1228 paths analyzed, 428 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.469ns.
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[6].U_TQ (SLICE_X35Y38.BX), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/vga_on (FF)
  Destination:          ila/U0/I_TQ0.G_TW[6].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.469ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/vga_on to ila/U0/I_TQ0.G_TW[6].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y70.XQ      Tcko                  0.592   vga_timer/vga_on
                                                       vga_timer/vga_on
    SLICE_X36Y71.G4      net (fanout=2)        6.559   vga_timer/vga_on
    SLICE_X36Y71.Y       Tilo                  0.759   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222_SW0
    SLICE_X36Y71.F3      net (fanout=1)        0.023   ttt_logic/Mmux_vga_blue_reg1222_SW0/O
    SLICE_X36Y71.X       Tilo                  0.759   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222
    SLICE_X35Y38.BX      net (fanout=3)        1.469   VGA_BLUE_OBUF
    SLICE_X35Y38.CLK     Tdick                 0.308   ila/U0/iTRIG_IN<6>
                                                       ila/U0/I_TQ0.G_TW[6].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                     10.469ns (2.418ns logic, 8.051ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterY_8 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[6].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterY_8 to ila/U0/I_TQ0.G_TW[6].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y73.XQ      Tcko                  0.591   vga_timer/CounterY<8>
                                                       vga_timer/CounterY_8
    SLICE_X36Y71.F2      net (fanout=6)        5.814   vga_timer/CounterY<8>
    SLICE_X36Y71.X       Tilo                  0.759   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222
    SLICE_X35Y38.BX      net (fanout=3)        1.469   VGA_BLUE_OBUF
    SLICE_X35Y38.CLK     Tdick                 0.308   ila/U0/iTRIG_IN<6>
                                                       ila/U0/I_TQ0.G_TW[6].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      8.941ns (1.658ns logic, 7.283ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_6 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[6].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.918ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_6 to ila/U0/I_TQ0.G_TW[6].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y72.XQ      Tcko                  0.591   vga_timer/CounterX<6>
                                                       vga_timer/CounterX_6
    SLICE_X29Y74.F4      net (fanout=7)        1.223   vga_timer/CounterX<6>
    SLICE_X29Y74.X       Tilo                  0.704   N19
                                                       ttt_logic/Mmux_vga_blue_reg1148_SW0
    SLICE_X28Y74.G3      net (fanout=1)        0.021   N19
    SLICE_X28Y74.Y       Tilo                  0.759   ttt_logic/Mmux_vga_blue_reg1160
                                                       ttt_logic/Mmux_vga_blue_reg1148
    SLICE_X28Y74.F4      net (fanout=1)        0.023   ttt_logic/Mmux_vga_blue_reg1148/O
    SLICE_X28Y74.X       Tilo                  0.759   ttt_logic/Mmux_vga_blue_reg1160
                                                       ttt_logic/Mmux_vga_blue_reg1160
    SLICE_X36Y71.F1      net (fanout=1)        1.302   ttt_logic/Mmux_vga_blue_reg1160
    SLICE_X36Y71.X       Tilo                  0.759   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222
    SLICE_X35Y38.BX      net (fanout=3)        1.469   VGA_BLUE_OBUF
    SLICE_X35Y38.CLK     Tdick                 0.308   ila/U0/iTRIG_IN<6>
                                                       ila/U0/I_TQ0.G_TW[6].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      7.918ns (3.880ns logic, 4.038ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[5].U_TQ (SLICE_X36Y71.F3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/vga_on (FF)
  Destination:          ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.825ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/vga_on to ila/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y70.XQ      Tcko                  0.592   vga_timer/vga_on
                                                       vga_timer/vga_on
    SLICE_X36Y71.G4      net (fanout=2)        6.559   vga_timer/vga_on
    SLICE_X36Y71.Y       Tilo                  0.759   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222_SW0
    SLICE_X36Y71.F3      net (fanout=1)        0.023   ttt_logic/Mmux_vga_blue_reg1222_SW0/O
    SLICE_X36Y71.CLK     Tfck                  0.892   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      8.825ns (2.243ns logic, 6.582ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterY_7 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.762ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterY_7 to ila/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y72.YQ      Tcko                  0.587   vga_timer/CounterY<6>
                                                       vga_timer/CounterY_7
    SLICE_X36Y70.F3      net (fanout=6)        1.200   vga_timer/CounterY<7>
    SLICE_X36Y70.X       Tilo                  0.759   ttt_logic/Mmux_vga_blue_reg136
                                                       ttt_logic/Mmux_vga_blue_reg136
    SLICE_X34Y71.F4      net (fanout=1)        0.349   ttt_logic/Mmux_vga_blue_reg136
    SLICE_X34Y71.X       Tilo                  0.759   ttt_logic/Mmux_vga_blue_reg155
                                                       ttt_logic/Mmux_vga_blue_reg155
    SLICE_X36Y71.G2      net (fanout=1)        0.434   ttt_logic/Mmux_vga_blue_reg155
    SLICE_X36Y71.Y       Tilo                  0.759   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222_SW0
    SLICE_X36Y71.F3      net (fanout=1)        0.023   ttt_logic/Mmux_vga_blue_reg1222_SW0/O
    SLICE_X36Y71.CLK     Tfck                  0.892   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      5.762ns (3.756ns logic, 2.006ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterY_6 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.644ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterY_6 to ila/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y72.XQ      Tcko                  0.591   vga_timer/CounterY<6>
                                                       vga_timer/CounterY_6
    SLICE_X34Y70.G1      net (fanout=6)        1.078   vga_timer/CounterY<6>
    SLICE_X34Y70.Y       Tilo                  0.759   ttt_logic/Mmux_vga_blue_reg15
                                                       ttt_logic/Mmux_vga_blue_reg130
    SLICE_X34Y71.F2      net (fanout=1)        0.349   ttt_logic/Mmux_vga_blue_reg130
    SLICE_X34Y71.X       Tilo                  0.759   ttt_logic/Mmux_vga_blue_reg155
                                                       ttt_logic/Mmux_vga_blue_reg155
    SLICE_X36Y71.G2      net (fanout=1)        0.434   ttt_logic/Mmux_vga_blue_reg155
    SLICE_X36Y71.Y       Tilo                  0.759   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222_SW0
    SLICE_X36Y71.F3      net (fanout=1)        0.023   ttt_logic/Mmux_vga_blue_reg1222_SW0/O
    SLICE_X36Y71.CLK     Tfck                  0.892   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      5.644ns (3.760ns logic, 1.884ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[3].U_TQ (SLICE_X43Y55.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/vga_HS (FF)
  Destination:          ila/U0/I_TQ0.G_TW[3].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.824ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/vga_HS to ila/U0/I_TQ0.G_TW[3].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y73.XQ      Tcko                  0.591   vga_timer/vga_HS
                                                       vga_timer/vga_HS
    SLICE_X43Y55.BX      net (fanout=2)        6.925   vga_timer/vga_HS
    SLICE_X43Y55.CLK     Tdick                 0.308   ila/U0/iTRIG_IN<3>
                                                       ila/U0/I_TQ0.G_TW[3].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      7.824ns (0.899ns logic, 6.925ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[5].U_TQ (SLICE_X36Y71.F4), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterY_5 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.431ns (Levels of Logic = 2)
  Clock Path Skew:      2.401ns (1.673 - -0.728)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterY_5 to ila/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y71.YQ      Tcko                  0.470   vga_timer/CounterY<4>
                                                       vga_timer/CounterY_5
    SLICE_X37Y70.F4      net (fanout=6)        0.564   vga_timer/CounterY<5>
    SLICE_X37Y70.X       Tilo                  0.563   ttt_logic/Mmux_vga_blue_reg1186
                                                       ttt_logic/Mmux_vga_blue_reg1186
    SLICE_X36Y71.F4      net (fanout=1)        0.274   ttt_logic/Mmux_vga_blue_reg1186
    SLICE_X36Y71.CLK     Tckf        (-Th)    -0.560   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.431ns (1.593ns logic, 0.838ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterY_4 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.105ns (Levels of Logic = 2)
  Clock Path Skew:      2.401ns (1.673 - -0.728)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterY_4 to ila/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y71.XQ      Tcko                  0.473   vga_timer/CounterY<4>
                                                       vga_timer/CounterY_4
    SLICE_X37Y70.F2      net (fanout=4)        1.235   vga_timer/CounterY<4>
    SLICE_X37Y70.X       Tilo                  0.563   ttt_logic/Mmux_vga_blue_reg1186
                                                       ttt_logic/Mmux_vga_blue_reg1186
    SLICE_X36Y71.F4      net (fanout=1)        0.274   ttt_logic/Mmux_vga_blue_reg1186
    SLICE_X36Y71.CLK     Tckf        (-Th)    -0.560   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      3.105ns (1.596ns logic, 1.509ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.829ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterY_3 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.230ns (Levels of Logic = 3)
  Clock Path Skew:      2.401ns (1.673 - -0.728)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterY_3 to ila/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y70.YQ      Tcko                  0.470   vga_timer/CounterY<2>
                                                       vga_timer/CounterY_3
    SLICE_X36Y70.G2      net (fanout=5)        0.631   vga_timer/CounterY<3>
    SLICE_X36Y70.Y       Tilo                  0.607   ttt_logic/Mmux_vga_blue_reg136
                                                       ttt_logic/Mmux_vga_blue_reg1174
    SLICE_X37Y70.F1      net (fanout=1)        0.125   ttt_logic/Mmux_vga_blue_reg1174
    SLICE_X37Y70.X       Tilo                  0.563   ttt_logic/Mmux_vga_blue_reg1186
                                                       ttt_logic/Mmux_vga_blue_reg1186
    SLICE_X36Y71.F4      net (fanout=1)        0.274   ttt_logic/Mmux_vga_blue_reg1186
    SLICE_X36Y71.CLK     Tckf        (-Th)    -0.560   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      3.230ns (2.200ns logic, 1.030ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[5].U_TQ (SLICE_X36Y71.F3), 26 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterX_8 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.561ns (Levels of Logic = 2)
  Clock Path Skew:      2.406ns (1.673 - -0.733)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterX_8 to ila/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y73.XQ      Tcko                  0.473   vga_timer/CounterX<8>
                                                       vga_timer/CounterX_8
    SLICE_X36Y71.G3      net (fanout=7)        0.903   vga_timer/CounterX<8>
    SLICE_X36Y71.Y       Tilo                  0.607   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222_SW0
    SLICE_X36Y71.F3      net (fanout=1)        0.018   ttt_logic/Mmux_vga_blue_reg1222_SW0/O
    SLICE_X36Y71.CLK     Tckf        (-Th)    -0.560   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.561ns (1.640ns logic, 0.921ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterX_4 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.410ns (Levels of Logic = 3)
  Clock Path Skew:      2.406ns (1.673 - -0.733)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterX_4 to ila/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y71.XQ      Tcko                  0.473   vga_timer/CounterX<4>
                                                       vga_timer/CounterX_4
    SLICE_X28Y70.F1      net (fanout=6)        0.514   vga_timer/CounterX<4>
    SLICE_X28Y70.X       Tilo                  0.607   ttt_logic/Mmux_vga_blue_reg183
                                                       ttt_logic/Mmux_vga_blue_reg183
    SLICE_X36Y71.G1      net (fanout=1)        0.631   ttt_logic/Mmux_vga_blue_reg183
    SLICE_X36Y71.Y       Tilo                  0.607   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222_SW0
    SLICE_X36Y71.F3      net (fanout=1)        0.018   ttt_logic/Mmux_vga_blue_reg1222_SW0/O
    SLICE_X36Y71.CLK     Tckf        (-Th)    -0.560   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      3.410ns (2.247ns logic, 1.163ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterY_1 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.542ns (Levels of Logic = 4)
  Clock Path Skew:      2.420ns (1.673 - -0.747)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterY_1 to ila/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y69.YQ      Tcko                  0.470   vga_timer/CounterY<0>
                                                       vga_timer/CounterY_1
    SLICE_X34Y71.G3      net (fanout=4)        0.308   vga_timer/CounterY<1>
    SLICE_X34Y71.Y       Tilo                  0.607   ttt_logic/Mmux_vga_blue_reg155
                                                       ttt_logic/Mmux_vga_blue_reg12
    SLICE_X34Y71.F3      net (fanout=1)        0.018   ttt_logic/Mmux_vga_blue_reg12/O
    SLICE_X34Y71.X       Tilo                  0.607   ttt_logic/Mmux_vga_blue_reg155
                                                       ttt_logic/Mmux_vga_blue_reg155
    SLICE_X36Y71.G2      net (fanout=1)        0.347   ttt_logic/Mmux_vga_blue_reg155
    SLICE_X36Y71.Y       Tilo                  0.607   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222_SW0
    SLICE_X36Y71.F3      net (fanout=1)        0.018   ttt_logic/Mmux_vga_blue_reg1222_SW0/O
    SLICE_X36Y71.CLK     Tckf        (-Th)    -0.560   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      3.542ns (2.851ns logic, 0.691ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[7].U_TQ (SLICE_X35Y38.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounce_rst/sync_out (FF)
  Destination:          ila/U0/I_TQ0.G_TW[7].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.883ns (Levels of Logic = 1)
  Clock Path Skew:      2.429ns (1.666 - -0.763)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: debounce_rst/sync_out to ila/U0/I_TQ0.G_TW[7].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y27.YQ      Tcko                  0.470   debounce_rst/sync_out
                                                       debounce_rst/sync_out
    SLICE_X35Y38.G2      net (fanout=2)        1.897   debounce_rst/sync_out
    SLICE_X35Y38.CLK     Tckg        (-Th)    -0.516   ila/U0/iTRIG_IN<6>
                                                       oneshot/oneshot_out1
                                                       ila/U0/I_TQ0.G_TW[7].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.883ns (0.986ns logic, 1.897ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_divider/DCM_SP_INST/CLKIN
  Logical resource: clock_divider/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_divider/DCM_SP_INST/CLKIN
  Logical resource: clock_divider/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: clock_divider/DCM_SP_INST/CLKIN
  Logical resource: clock_divider/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clock_divider/CLK0_BUF" derived 
from  NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 
20 nS  HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1185 paths analyzed, 134 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.717ns.
--------------------------------------------------------------------------------

Paths for end point debounce_ROTCTR/sync_out (SLICE_X53Y48.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTCTR/count_3 (FF)
  Destination:          debounce_ROTCTR/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.710ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.097 - 0.104)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTCTR/count_3 to debounce_ROTCTR/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y43.XQ      Tcko                  0.592   debounce_ROTCTR/count<3>
                                                       debounce_ROTCTR/count_3
    SLICE_X12Y40.F1      net (fanout=2)        1.071   debounce_ROTCTR/count<3>
    SLICE_X12Y40.X       Tilo                  0.759   debounce_ROTCTR/out13
                                                       debounce_ROTCTR/out13
    SLICE_X12Y46.G1      net (fanout=1)        0.663   debounce_ROTCTR/out13
    SLICE_X12Y46.Y       Tilo                  0.759   debounce_ROTCTR/count<0>
                                                       debounce_ROTCTR/out26
    SLICE_X53Y48.CE      net (fanout=16)       2.311   debounce_ROTCTR/count_MAX
    SLICE_X53Y48.CLK     Tceck                 0.555   debounce_ROTCTR/sync_out
                                                       debounce_ROTCTR/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.710ns (2.665ns logic, 4.045ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTCTR/count_10 (FF)
  Destination:          debounce_ROTCTR/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.257ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.097 - 0.104)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTCTR/count_10 to debounce_ROTCTR/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y49.YQ      Tcko                  0.587   debounce_ROTCTR/count<11>
                                                       debounce_ROTCTR/count_10
    SLICE_X12Y47.F4      net (fanout=2)        1.176   debounce_ROTCTR/count<10>
    SLICE_X12Y47.X       Tilo                  0.759   debounce_ROTCTR/out4
                                                       debounce_ROTCTR/out4
    SLICE_X12Y46.G2      net (fanout=1)        0.110   debounce_ROTCTR/out4
    SLICE_X12Y46.Y       Tilo                  0.759   debounce_ROTCTR/count<0>
                                                       debounce_ROTCTR/out26
    SLICE_X53Y48.CE      net (fanout=16)       2.311   debounce_ROTCTR/count_MAX
    SLICE_X53Y48.CLK     Tceck                 0.555   debounce_ROTCTR/sync_out
                                                       debounce_ROTCTR/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.257ns (2.660ns logic, 3.597ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTCTR/count_4 (FF)
  Destination:          debounce_ROTCTR/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.132ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.097 - 0.104)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTCTR/count_4 to debounce_ROTCTR/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.YQ      Tcko                  0.652   debounce_ROTCTR/count<5>
                                                       debounce_ROTCTR/count_4
    SLICE_X12Y40.F2      net (fanout=2)        0.433   debounce_ROTCTR/count<4>
    SLICE_X12Y40.X       Tilo                  0.759   debounce_ROTCTR/out13
                                                       debounce_ROTCTR/out13
    SLICE_X12Y46.G1      net (fanout=1)        0.663   debounce_ROTCTR/out13
    SLICE_X12Y46.Y       Tilo                  0.759   debounce_ROTCTR/count<0>
                                                       debounce_ROTCTR/out26
    SLICE_X53Y48.CE      net (fanout=16)       2.311   debounce_ROTCTR/count_MAX
    SLICE_X53Y48.CLK     Tceck                 0.555   debounce_ROTCTR/sync_out
                                                       debounce_ROTCTR/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.132ns (2.725ns logic, 3.407ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point debounce_ROTA/sync_out (SLICE_X54Y64.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTA/count_2 (FF)
  Destination:          debounce_ROTA/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.246ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTA/count_2 to debounce_ROTA/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y58.YQ      Tcko                  0.652   debounce_ROTA/count<3>
                                                       debounce_ROTA/count_2
    SLICE_X16Y59.F1      net (fanout=2)        0.834   debounce_ROTA/count<2>
    SLICE_X16Y59.X       Tilo                  0.759   debounce_ROTA/out13
                                                       debounce_ROTA/out13
    SLICE_X18Y61.G4      net (fanout=1)        0.688   debounce_ROTA/out13
    SLICE_X18Y61.Y       Tilo                  0.759   debounce_ROTA/count<0>
                                                       debounce_ROTA/out26
    SLICE_X54Y64.CE      net (fanout=16)       1.999   debounce_ROTA/count_MAX
    SLICE_X54Y64.CLK     Tceck                 0.555   debounce_ROTA/sync_out
                                                       debounce_ROTA/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.246ns (2.725ns logic, 3.521ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTA/count_13 (FF)
  Destination:          debounce_ROTA/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.871ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTA/count_13 to debounce_ROTA/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y65.XQ      Tcko                  0.592   debounce_ROTA/count<13>
                                                       debounce_ROTA/count_13
    SLICE_X16Y64.F1      net (fanout=2)        0.521   debounce_ROTA/count<13>
    SLICE_X16Y64.X       Tilo                  0.759   debounce_ROTA/out1
                                                       debounce_ROTA/out1
    SLICE_X18Y61.G1      net (fanout=1)        0.686   debounce_ROTA/out1
    SLICE_X18Y61.Y       Tilo                  0.759   debounce_ROTA/count<0>
                                                       debounce_ROTA/out26
    SLICE_X54Y64.CE      net (fanout=16)       1.999   debounce_ROTA/count_MAX
    SLICE_X54Y64.CLK     Tceck                 0.555   debounce_ROTA/sync_out
                                                       debounce_ROTA/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      5.871ns (2.665ns logic, 3.206ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTA/count_4 (FF)
  Destination:          debounce_ROTA/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.845ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTA/count_4 to debounce_ROTA/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y61.YQ      Tcko                  0.652   debounce_ROTA/count<5>
                                                       debounce_ROTA/count_4
    SLICE_X16Y59.F2      net (fanout=2)        0.433   debounce_ROTA/count<4>
    SLICE_X16Y59.X       Tilo                  0.759   debounce_ROTA/out13
                                                       debounce_ROTA/out13
    SLICE_X18Y61.G4      net (fanout=1)        0.688   debounce_ROTA/out13
    SLICE_X18Y61.Y       Tilo                  0.759   debounce_ROTA/count<0>
                                                       debounce_ROTA/out26
    SLICE_X54Y64.CE      net (fanout=16)       1.999   debounce_ROTA/count_MAX
    SLICE_X54Y64.CLK     Tceck                 0.555   debounce_ROTA/sync_out
                                                       debounce_ROTA/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      5.845ns (2.725ns logic, 3.120ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point debounce_ROTB/sync_out (SLICE_X53Y72.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTB/count_3 (FF)
  Destination:          debounce_ROTB/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.083ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTB/count_3 to debounce_ROTB/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y78.XQ      Tcko                  0.592   debounce_ROTB/count<3>
                                                       debounce_ROTB/count_3
    SLICE_X20Y76.F1      net (fanout=2)        1.071   debounce_ROTB/count<3>
    SLICE_X20Y76.X       Tilo                  0.759   debounce_ROTB/out13
                                                       debounce_ROTB/out13
    SLICE_X22Y80.G3      net (fanout=1)        0.585   debounce_ROTB/out13
    SLICE_X22Y80.Y       Tilo                  0.759   debounce_ROTB/count<0>
                                                       debounce_ROTB/out26
    SLICE_X53Y72.CE      net (fanout=16)       1.762   debounce_ROTB/count_MAX
    SLICE_X53Y72.CLK     Tceck                 0.555   debounce_ROTB/sync_out
                                                       debounce_ROTB/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.083ns (2.665ns logic, 3.418ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTB/count_5 (FF)
  Destination:          debounce_ROTB/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.830ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTB/count_5 to debounce_ROTB/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y79.XQ      Tcko                  0.592   debounce_ROTB/count<5>
                                                       debounce_ROTB/count_5
    SLICE_X20Y81.F4      net (fanout=2)        0.679   debounce_ROTB/count<5>
    SLICE_X20Y81.X       Tilo                  0.759   debounce_ROTB/out16
                                                       debounce_ROTB/out16
    SLICE_X22Y80.G1      net (fanout=1)        0.724   debounce_ROTB/out16
    SLICE_X22Y80.Y       Tilo                  0.759   debounce_ROTB/count<0>
                                                       debounce_ROTB/out26
    SLICE_X53Y72.CE      net (fanout=16)       1.762   debounce_ROTB/count_MAX
    SLICE_X53Y72.CLK     Tceck                 0.555   debounce_ROTB/sync_out
                                                       debounce_ROTB/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      5.830ns (2.665ns logic, 3.165ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTB/count_1 (FF)
  Destination:          debounce_ROTB/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.680ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.103 - 0.106)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTB/count_1 to debounce_ROTB/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y82.YQ      Tcko                  0.652   debounce_ROTB/count<14>
                                                       debounce_ROTB/count_1
    SLICE_X20Y76.F4      net (fanout=2)        0.608   debounce_ROTB/count<1>
    SLICE_X20Y76.X       Tilo                  0.759   debounce_ROTB/out13
                                                       debounce_ROTB/out13
    SLICE_X22Y80.G3      net (fanout=1)        0.585   debounce_ROTB/out13
    SLICE_X22Y80.Y       Tilo                  0.759   debounce_ROTB/count<0>
                                                       debounce_ROTB/out26
    SLICE_X53Y72.CE      net (fanout=16)       1.762   debounce_ROTB/count_MAX
    SLICE_X53Y72.CLK     Tceck                 0.555   debounce_ROTB/sync_out
                                                       debounce_ROTB/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      5.680ns (2.725ns logic, 2.955ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clock_divider/CLK0_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------

Paths for end point rotary/quad_count_5 (SLICE_X51Y75.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rotary/quad_count_5 (FF)
  Destination:          rotary/quad_count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.322ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 20.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rotary/quad_count_5 to rotary/quad_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y75.XQ      Tcko                  0.473   rotary/quad_count<5>
                                                       rotary/quad_count_5
    SLICE_X51Y75.F4      net (fanout=2)        0.333   rotary/quad_count<5>
    SLICE_X51Y75.CLK     Tckf        (-Th)    -0.516   rotary/quad_count<5>
                                                       rotary/Mcount_quad_count_xor<5>11
                                                       rotary/quad_count_5
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (0.989ns logic, 0.333ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------

Paths for end point rotary/quad_count_4 (SLICE_X51Y75.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.384ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rotary/quad_count_4 (FF)
  Destination:          rotary/quad_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.384ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 20.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rotary/quad_count_4 to rotary/quad_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y75.YQ      Tcko                  0.470   rotary/quad_count<5>
                                                       rotary/quad_count_4
    SLICE_X51Y75.G2      net (fanout=3)        0.398   rotary/quad_count<4>
    SLICE_X51Y75.CLK     Tckg        (-Th)    -0.516   rotary/quad_count<5>
                                                       rotary/Mcount_quad_count_xor<4>11
                                                       rotary/quad_count_4
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (0.986ns logic, 0.398ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------

Paths for end point rotary/quad_count_5 (SLICE_X51Y75.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rotary/quad_count_4 (FF)
  Destination:          rotary/quad_count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 20.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rotary/quad_count_4 to rotary/quad_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y75.YQ      Tcko                  0.470   rotary/quad_count<5>
                                                       rotary/quad_count_4
    SLICE_X51Y75.F2      net (fanout=3)        0.418   rotary/quad_count<4>
    SLICE_X51Y75.CLK     Tckf        (-Th)    -0.516   rotary/quad_count<5>
                                                       rotary/Mcount_quad_count_xor<5>11
                                                       rotary/quad_count_5
    -------------------------------------------------  ---------------------------
    Total                                      1.404ns (0.986ns logic, 0.418ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clock_divider/CLK0_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpco)
  Physical resource: clock_divider/DCM_SP_INST/CLK0
  Logical resource: clock_divider/DCM_SP_INST/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: clock_divider/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: rotary/quad_count<3>/CLK
  Logical resource: rotary/quad_count_3/CK
  Location pin: SLICE_X50Y74.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: rotary/quad_count<3>/CLK
  Logical resource: rotary/quad_count_3/CK
  Location pin: SLICE_X50Y74.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clock_divider/CLKDV_BUF" derived 
from  NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 2.00 to 40 
nS and duty cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 692 paths analyzed, 108 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.249ns.
--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterX_2 (SLICE_X29Y70.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_3 (FF)
  Destination:          vga_timer/CounterX_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.803ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_3 to vga_timer/CounterX_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.YQ      Tcko                  0.587   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_3
    SLICE_X27Y73.F1      net (fanout=7)        1.229   vga_timer/CounterX<3>
    SLICE_X27Y73.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X31Y72.F1      net (fanout=1)        0.734   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X31Y72.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X29Y70.SR      net (fanout=11)       0.935   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X29Y70.CLK     Tsrck                 0.910   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_2
    -------------------------------------------------  ---------------------------
    Total                                      5.803ns (2.905ns logic, 2.898ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_2 (FF)
  Destination:          vga_timer/CounterX_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.657ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_2 to vga_timer/CounterX_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.XQ      Tcko                  0.591   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_2
    SLICE_X27Y73.F4      net (fanout=6)        1.079   vga_timer/CounterX<2>
    SLICE_X27Y73.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X31Y72.F1      net (fanout=1)        0.734   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X31Y72.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X29Y70.SR      net (fanout=11)       0.935   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X29Y70.CLK     Tsrck                 0.910   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_2
    -------------------------------------------------  ---------------------------
    Total                                      5.657ns (2.909ns logic, 2.748ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_9 (FF)
  Destination:          vga_timer/CounterX_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.410ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_9 to vga_timer/CounterX_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y73.YQ      Tcko                  0.587   vga_timer/CounterX<8>
                                                       vga_timer/CounterX_9
    SLICE_X27Y73.F2      net (fanout=6)        0.836   vga_timer/CounterX<9>
    SLICE_X27Y73.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X31Y72.F1      net (fanout=1)        0.734   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X31Y72.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X29Y70.SR      net (fanout=11)       0.935   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X29Y70.CLK     Tsrck                 0.910   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_2
    -------------------------------------------------  ---------------------------
    Total                                      5.410ns (2.905ns logic, 2.505ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterX_3 (SLICE_X29Y70.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_3 (FF)
  Destination:          vga_timer/CounterX_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.803ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_3 to vga_timer/CounterX_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.YQ      Tcko                  0.587   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_3
    SLICE_X27Y73.F1      net (fanout=7)        1.229   vga_timer/CounterX<3>
    SLICE_X27Y73.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X31Y72.F1      net (fanout=1)        0.734   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X31Y72.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X29Y70.SR      net (fanout=11)       0.935   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X29Y70.CLK     Tsrck                 0.910   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_3
    -------------------------------------------------  ---------------------------
    Total                                      5.803ns (2.905ns logic, 2.898ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_2 (FF)
  Destination:          vga_timer/CounterX_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.657ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_2 to vga_timer/CounterX_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.XQ      Tcko                  0.591   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_2
    SLICE_X27Y73.F4      net (fanout=6)        1.079   vga_timer/CounterX<2>
    SLICE_X27Y73.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X31Y72.F1      net (fanout=1)        0.734   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X31Y72.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X29Y70.SR      net (fanout=11)       0.935   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X29Y70.CLK     Tsrck                 0.910   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_3
    -------------------------------------------------  ---------------------------
    Total                                      5.657ns (2.909ns logic, 2.748ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_9 (FF)
  Destination:          vga_timer/CounterX_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.410ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_9 to vga_timer/CounterX_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y73.YQ      Tcko                  0.587   vga_timer/CounterX<8>
                                                       vga_timer/CounterX_9
    SLICE_X27Y73.F2      net (fanout=6)        0.836   vga_timer/CounterX<9>
    SLICE_X27Y73.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X31Y72.F1      net (fanout=1)        0.734   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X31Y72.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X29Y70.SR      net (fanout=11)       0.935   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X29Y70.CLK     Tsrck                 0.910   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_3
    -------------------------------------------------  ---------------------------
    Total                                      5.410ns (2.905ns logic, 2.505ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterX_4 (SLICE_X29Y71.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_3 (FF)
  Destination:          vga_timer/CounterX_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.803ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_3 to vga_timer/CounterX_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.YQ      Tcko                  0.587   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_3
    SLICE_X27Y73.F1      net (fanout=7)        1.229   vga_timer/CounterX<3>
    SLICE_X27Y73.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X31Y72.F1      net (fanout=1)        0.734   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X31Y72.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X29Y71.SR      net (fanout=11)       0.935   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X29Y71.CLK     Tsrck                 0.910   vga_timer/CounterX<4>
                                                       vga_timer/CounterX_4
    -------------------------------------------------  ---------------------------
    Total                                      5.803ns (2.905ns logic, 2.898ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_2 (FF)
  Destination:          vga_timer/CounterX_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.657ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_2 to vga_timer/CounterX_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.XQ      Tcko                  0.591   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_2
    SLICE_X27Y73.F4      net (fanout=6)        1.079   vga_timer/CounterX<2>
    SLICE_X27Y73.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X31Y72.F1      net (fanout=1)        0.734   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X31Y72.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X29Y71.SR      net (fanout=11)       0.935   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X29Y71.CLK     Tsrck                 0.910   vga_timer/CounterX<4>
                                                       vga_timer/CounterX_4
    -------------------------------------------------  ---------------------------
    Total                                      5.657ns (2.909ns logic, 2.748ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_9 (FF)
  Destination:          vga_timer/CounterX_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.410ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_9 to vga_timer/CounterX_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y73.YQ      Tcko                  0.587   vga_timer/CounterX<8>
                                                       vga_timer/CounterX_9
    SLICE_X27Y73.F2      net (fanout=6)        0.836   vga_timer/CounterX<9>
    SLICE_X27Y73.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X31Y72.F1      net (fanout=1)        0.734   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X31Y72.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X29Y71.SR      net (fanout=11)       0.935   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X29Y71.CLK     Tsrck                 0.910   vga_timer/CounterX<4>
                                                       vga_timer/CounterX_4
    -------------------------------------------------  ---------------------------
    Total                                      5.410ns (2.905ns logic, 2.505ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clock_divider/CLKDV_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point vga_timer/vga_on (SLICE_X32Y70.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.651ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/vga_on (FF)
  Destination:          vga_timer/vga_on (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.651ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 40.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/vga_on to vga_timer/vga_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y70.XQ      Tcko                  0.474   vga_timer/vga_on
                                                       vga_timer/vga_on
    SLICE_X32Y70.F1      net (fanout=2)        0.617   vga_timer/vga_on
    SLICE_X32Y70.CLK     Tckf        (-Th)    -0.560   vga_timer/vga_on
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o164
                                                       vga_timer/vga_on
    -------------------------------------------------  ---------------------------
    Total                                      1.651ns (1.034ns logic, 0.617ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterY_4 (SLICE_X35Y71.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.656ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterY_4 (FF)
  Destination:          vga_timer/CounterY_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.656ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 40.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterY_4 to vga_timer/CounterY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y71.XQ      Tcko                  0.473   vga_timer/CounterY<4>
                                                       vga_timer/CounterY_4
    SLICE_X35Y71.F4      net (fanout=4)        0.382   vga_timer/CounterY<4>
    SLICE_X35Y71.CLK     Tckf        (-Th)    -0.801   vga_timer/CounterY<4>
                                                       vga_timer/CounterY<4>_rt
                                                       vga_timer/Mcount_CounterY_xor<4>
                                                       vga_timer/CounterY_4
    -------------------------------------------------  ---------------------------
    Total                                      1.656ns (1.274ns logic, 0.382ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterY_8 (SLICE_X35Y73.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.658ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterY_8 (FF)
  Destination:          vga_timer/CounterY_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.658ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 40.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterY_8 to vga_timer/CounterY_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y73.XQ      Tcko                  0.473   vga_timer/CounterY<8>
                                                       vga_timer/CounterY_8
    SLICE_X35Y73.F4      net (fanout=6)        0.384   vga_timer/CounterY<8>
    SLICE_X35Y73.CLK     Tckf        (-Th)    -0.801   vga_timer/CounterY<8>
                                                       vga_timer/CounterY<8>_rt
                                                       vga_timer/Mcount_CounterY_xor<8>
                                                       vga_timer/CounterY_8
    -------------------------------------------------  ---------------------------
    Total                                      1.658ns (1.274ns logic, 0.384ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clock_divider/CLKDV_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 33.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 6.249ns (160.026MHz) (Tdcmpdv)
  Physical resource: clock_divider/DCM_SP_INST/CLKDV
  Logical resource: clock_divider/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clock_divider/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: debounce_rst/count<14>/CLK
  Logical resource: debounce_rst/count_14/CK
  Location pin: SLICE_X18Y24.CLK
  Clock network: clk_25mhz
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: debounce_rst/count<14>/CLK
  Logical resource: debounce_rst/count_14/CK
  Location pin: SLICE_X18Y24.CLK
  Clock network: clk_25mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLKIN_IBUFG_OUT
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLKIN_IBUFG_OUT                |     20.000ns|     10.469ns|      6.717ns|            0|            0|         1228|         1877|
| clock_divider/CLK0_BUF        |     20.000ns|      6.717ns|          N/A|            0|            0|         1185|            0|
| clock_divider/CLKDV_BUF       |     40.000ns|      6.249ns|          N/A|            0|            0|          692|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CCLK           |   10.469|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3105 paths, 0 nets, and 1250 connections

Design statistics:
   Minimum period:  10.469ns{1}   (Maximum frequency:  95.520MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 07 13:13:28 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



