Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 18 17:17:56 2021
| Host         : 969E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file getall_v2_control_sets_placed.rpt
| Design       : getall_v2
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              59 |           23 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              80 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+--------------------+------------------+----------------+
|     Clock Signal    | Enable Signal |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+---------------------+---------------+--------------------+------------------+----------------+
|  d0/y_reg_i_1_n_0   |               | d0/y_reg_i_2_n_0   |                1 |              1 |
|  d3/a0/cnt_reg[0]_0 |               |                    |                1 |              2 |
|  clk_IBUF_BUFG      |               |                    |                2 |              3 |
|  clk_IBUF_BUFG      | d5/t          | rst_IBUF           |                4 |             16 |
|  clk_IBUF_BUFG      |               | d0/clear           |                7 |             26 |
|  clk_IBUF_BUFG      |               | rst_IBUF           |               15 |             32 |
|  clk_IBUF_BUFG      | d0/cnt11      | d0/cnt1[0]_i_1_n_0 |                8 |             32 |
|  clk_IBUF_BUFG      | d0/cnt0       | d0/cnt[0]_i_1_n_0  |                8 |             32 |
+---------------------+---------------+--------------------+------------------+----------------+


