{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445494627883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445494627886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 22 11:47:07 2015 " "Processing started: Thu Oct 22 11:47:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445494627886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445494627886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC15 -c RISC15 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC15 -c RISC15" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445494627887 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1445494628154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers/T1reg16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers/T1reg16.v" { { "Info" "ISGN_ENTITY_NAME" "1 T1reg16 " "Found entity 1: T1reg16" {  } { { "../Registers/T1reg16.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers/T1reg16.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445494628266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445494628266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/RISC15_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/RISC15_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC15_test " "Found entity 1: RISC15_test" {  } { { "../RISC15_test.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/RISC15_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445494628289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445494628289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/RISC15.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/RISC15.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC15 " "Found entity 1: RISC15" {  } { { "../RISC15.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/RISC15.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445494628313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445494628313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers/reg16_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers/reg16_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16_file " "Found entity 1: reg16_file" {  } { { "../Registers/reg16_file.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers/reg16_file.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445494628315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445494628315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers/reg16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers/reg16.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "../Registers/reg16.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers/reg16.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445494628395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445494628395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers/CZ_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers/CZ_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 CZ_reg " "Found entity 1: CZ_reg" {  } { { "../Registers/CZ_reg.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers/CZ_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445494628425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445494628425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_16_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_16_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16_8 " "Found entity 1: mux_16_8" {  } { { "../MUX/mux_16_8.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_16_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445494628426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445494628426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_16_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_16_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16_2 " "Found entity 1: mux_16_2" {  } { { "../MUX/mux_16_2.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_16_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445494628427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445494628427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_3_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_3_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3_8 " "Found entity 1: mux_3_8" {  } { { "../MUX/mux_3_8.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_3_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445494628429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445494628429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_3_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_3_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3_4 " "Found entity 1: mux_3_4" {  } { { "../MUX/mux_3_4.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_3_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445494628430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445494628430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_1_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_1_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1_8 " "Found entity 1: mux_1_8" {  } { { "../MUX/mux_1_8.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_1_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445494628431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445494628431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1_4 " "Found entity 1: mux_1_4" {  } { { "../MUX/mux_1_4.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_1_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445494628432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445494628432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Misc/shift_7.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Misc/shift_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_7 " "Found entity 1: shift_7" {  } { { "../Misc/shift_7.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Misc/shift_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445494628433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445494628433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Misc/imm_9.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Misc/imm_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_9 " "Found entity 1: imm_9" {  } { { "../Misc/imm_9.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Misc/imm_9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445494628434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445494628434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Misc/imm_6.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Misc/imm_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_6 " "Found entity 1: imm_6" {  } { { "../Misc/imm_6.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Misc/imm_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445494628435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445494628435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Memory/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Memory/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../Memory/memory.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Memory/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445494628436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445494628436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/DEMUX/demux_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/DEMUX/demux_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux_8 " "Found entity 1: demux_8" {  } { { "../DEMUX/demux_8.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/DEMUX/demux_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445494628437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445494628437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Datapath/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Datapath/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../Datapath/datapath.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Datapath/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445494628439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445494628439 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller.v(22) " "Verilog HDL information at controller.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "../Controller/controller.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Controller/controller.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1445494628441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Controller/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Controller/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../Controller/controller.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Controller/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445494628443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445494628443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU/nand16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU/nand16.v" { { "Info" "ISGN_ENTITY_NAME" "1 nand16 " "Found entity 1: nand16" {  } { { "../ALU/nand16.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU/nand16.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445494628444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445494628444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU/carry_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU/carry_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_generate " "Found entity 1: carry_generate" {  } { { "../ALU/carry_generate.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU/carry_generate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445494628447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445494628447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../ALU/alu.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU/alu.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445494628448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445494628448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU/add16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU/add16.v" { { "Info" "ISGN_ENTITY_NAME" "1 add16 " "Found entity 1: add16" {  } { { "../ALU/add16.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU/add16.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445494628449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445494628449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1write RISC15.v(22) " "Verilog HDL Implicit Net warning at RISC15.v(22): created implicit net for \"T1write\"" {  } { { "../RISC15.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/RISC15.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445494628450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC15 " "Elaborating entity \"RISC15\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1445494628542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:__controller " "Elaborating entity \"controller\" for hierarchy \"controller:__controller\"" {  } { { "../RISC15.v" "__controller" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/RISC15.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445494628547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:__datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:__datapath\"" {  } { { "../RISC15.v" "__datapath" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/RISC15.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445494628550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16_file datapath:__datapath\|reg16_file:__RF " "Elaborating entity \"reg16_file\" for hierarchy \"datapath:__datapath\|reg16_file:__RF\"" {  } { { "../Datapath/datapath.v" "__RF" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Datapath/datapath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445494628553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_8 datapath:__datapath\|reg16_file:__RF\|demux_8:__demux " "Elaborating entity \"demux_8\" for hierarchy \"datapath:__datapath\|reg16_file:__RF\|demux_8:__demux\"" {  } { { "../Registers/reg16_file.v" "__demux" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers/reg16_file.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445494628556 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 demux_8.v(8) " "Verilog HDL assignment warning at demux_8.v(8): truncated value with size 16 to match size of target (8)" {  } { { "../DEMUX/demux_8.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/DEMUX/demux_8.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1445494628557 "|RISC15|datapath:__datapath|reg16_file:__RF|demux_8:__demux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 demux_8.v(9) " "Verilog HDL assignment warning at demux_8.v(9): truncated value with size 16 to match size of target (8)" {  } { { "../DEMUX/demux_8.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/DEMUX/demux_8.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1445494628557 "|RISC15|datapath:__datapath|reg16_file:__RF|demux_8:__demux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 demux_8.v(10) " "Verilog HDL assignment warning at demux_8.v(10): truncated value with size 16 to match size of target (8)" {  } { { "../DEMUX/demux_8.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/DEMUX/demux_8.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1445494628557 "|RISC15|datapath:__datapath|reg16_file:__RF|demux_8:__demux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 demux_8.v(11) " "Verilog HDL assignment warning at demux_8.v(11): truncated value with size 16 to match size of target (8)" {  } { { "../DEMUX/demux_8.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/DEMUX/demux_8.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1445494628557 "|RISC15|datapath:__datapath|reg16_file:__RF|demux_8:__demux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 demux_8.v(12) " "Verilog HDL assignment warning at demux_8.v(12): truncated value with size 16 to match size of target (8)" {  } { { "../DEMUX/demux_8.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/DEMUX/demux_8.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1445494628557 "|RISC15|datapath:__datapath|reg16_file:__RF|demux_8:__demux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 demux_8.v(13) " "Verilog HDL assignment warning at demux_8.v(13): truncated value with size 16 to match size of target (8)" {  } { { "../DEMUX/demux_8.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/DEMUX/demux_8.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1445494628557 "|RISC15|datapath:__datapath|reg16_file:__RF|demux_8:__demux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 demux_8.v(14) " "Verilog HDL assignment warning at demux_8.v(14): truncated value with size 16 to match size of target (8)" {  } { { "../DEMUX/demux_8.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/DEMUX/demux_8.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1445494628557 "|RISC15|datapath:__datapath|reg16_file:__RF|demux_8:__demux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 demux_8.v(15) " "Verilog HDL assignment warning at demux_8.v(15): truncated value with size 16 to match size of target (8)" {  } { { "../DEMUX/demux_8.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/DEMUX/demux_8.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1445494628558 "|RISC15|datapath:__datapath|reg16_file:__RF|demux_8:__demux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16_8 datapath:__datapath\|reg16_file:__RF\|mux_16_8:__mux1 " "Elaborating entity \"mux_16_8\" for hierarchy \"datapath:__datapath\|reg16_file:__RF\|mux_16_8:__mux1\"" {  } { { "../Registers/reg16_file.v" "__mux1" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers/reg16_file.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445494628559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 datapath:__datapath\|reg16_file:__RF\|reg16:r0 " "Elaborating entity \"reg16\" for hierarchy \"datapath:__datapath\|reg16_file:__RF\|reg16:r0\"" {  } { { "../Registers/reg16_file.v" "r0" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers/reg16_file.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445494628563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:__datapath\|alu:__alu " "Elaborating entity \"alu\" for hierarchy \"datapath:__datapath\|alu:__alu\"" {  } { { "../Datapath/datapath.v" "__alu" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Datapath/datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445494628568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_generate datapath:__datapath\|alu:__alu\|carry_generate:__carry_gen " "Elaborating entity \"carry_generate\" for hierarchy \"datapath:__datapath\|alu:__alu\|carry_generate:__carry_gen\"" {  } { { "../ALU/alu.v" "__carry_gen" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445494628570 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_carry carry_generate.v(12) " "Verilog HDL Always Construct warning at carry_generate.v(12): inferring latch(es) for variable \"tmp_carry\", which holds its previous value in one or more paths through the always construct" {  } { { "../ALU/carry_generate.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU/carry_generate.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1445494628571 "|RISC15|datapath:__datapath|alu:__alu|carry_generate:__carry_gen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_add carry_generate.v(12) " "Verilog HDL Always Construct warning at carry_generate.v(12): inferring latch(es) for variable \"tmp_add\", which holds its previous value in one or more paths through the always construct" {  } { { "../ALU/carry_generate.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU/carry_generate.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1445494628571 "|RISC15|datapath:__datapath|alu:__alu|carry_generate:__carry_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_carry carry_generate.v(12) " "Inferred latch for \"tmp_carry\" at carry_generate.v(12)" {  } { { "../ALU/carry_generate.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU/carry_generate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445494628571 "|RISC15|datapath:__datapath|alu:__alu|carry_generate:__carry_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add16 datapath:__datapath\|alu:__alu\|add16:__add " "Elaborating entity \"add16\" for hierarchy \"datapath:__datapath\|alu:__alu\|add16:__add\"" {  } { { "../ALU/alu.v" "__add" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU/alu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445494628572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand16 datapath:__datapath\|alu:__alu\|nand16:__nand " "Elaborating entity \"nand16\" for hierarchy \"datapath:__datapath\|alu:__alu\|nand16:__nand\"" {  } { { "../ALU/alu.v" "__nand" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU/alu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445494628573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CZ_reg datapath:__datapath\|CZ_reg:__CZ " "Elaborating entity \"CZ_reg\" for hierarchy \"datapath:__datapath\|CZ_reg:__CZ\"" {  } { { "../Datapath/datapath.v" "__CZ" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Datapath/datapath.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445494628575 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z CZ_reg.v(12) " "Verilog HDL Always Construct warning at CZ_reg.v(12): inferring latch(es) for variable \"Z\", which holds its previous value in one or more paths through the always construct" {  } { { "../Registers/CZ_reg.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers/CZ_reg.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1445494628575 "|RISC15|datapath:__datapath|CZ_reg:__CZ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C CZ_reg.v(12) " "Verilog HDL Always Construct warning at CZ_reg.v(12): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "../Registers/CZ_reg.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers/CZ_reg.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1445494628575 "|RISC15|datapath:__datapath|CZ_reg:__CZ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C CZ_reg.v(12) " "Inferred latch for \"C\" at CZ_reg.v(12)" {  } { { "../Registers/CZ_reg.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers/CZ_reg.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445494628575 "|RISC15|datapath:__datapath|CZ_reg:__CZ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z CZ_reg.v(12) " "Inferred latch for \"Z\" at CZ_reg.v(12)" {  } { { "../Registers/CZ_reg.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers/CZ_reg.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445494628576 "|RISC15|datapath:__datapath|CZ_reg:__CZ"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T1reg16 datapath:__datapath\|T1reg16:__T1 " "Elaborating entity \"T1reg16\" for hierarchy \"datapath:__datapath\|T1reg16:__T1\"" {  } { { "../Datapath/datapath.v" "__T1" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Datapath/datapath.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445494628577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_6 datapath:__datapath\|imm_6:__imm6 " "Elaborating entity \"imm_6\" for hierarchy \"datapath:__datapath\|imm_6:__imm6\"" {  } { { "../Datapath/datapath.v" "__imm6" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Datapath/datapath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445494628579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_9 datapath:__datapath\|imm_9:__imm9 " "Elaborating entity \"imm_9\" for hierarchy \"datapath:__datapath\|imm_9:__imm9\"" {  } { { "../Datapath/datapath.v" "__imm9" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Datapath/datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445494628580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_7 datapath:__datapath\|shift_7:__shift7 " "Elaborating entity \"shift_7\" for hierarchy \"datapath:__datapath\|shift_7:__shift7\"" {  } { { "../Datapath/datapath.v" "__shift7" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Datapath/datapath.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445494628581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1_4 datapath:__datapath\|mux_1_4:__Mux3_RF_wen " "Elaborating entity \"mux_1_4\" for hierarchy \"datapath:__datapath\|mux_1_4:__Mux3_RF_wen\"" {  } { { "../Datapath/datapath.v" "__Mux3_RF_wen" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Datapath/datapath.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445494628583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3_8 datapath:__datapath\|mux_3_8:__Mux4_RF_wadd " "Elaborating entity \"mux_3_8\" for hierarchy \"datapath:__datapath\|mux_3_8:__Mux4_RF_wadd\"" {  } { { "../Datapath/datapath.v" "__Mux4_RF_wadd" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Datapath/datapath.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445494628585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3_4 datapath:__datapath\|mux_3_4:__Mux5_RF_read2 " "Elaborating entity \"mux_3_4\" for hierarchy \"datapath:__datapath\|mux_3_4:__Mux5_RF_read2\"" {  } { { "../Datapath/datapath.v" "__Mux5_RF_read2" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Datapath/datapath.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445494628586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16_2 datapath:__datapath\|mux_16_2:__Mux6_RF_dataIn " "Elaborating entity \"mux_16_2\" for hierarchy \"datapath:__datapath\|mux_16_2:__Mux6_RF_dataIn\"" {  } { { "../Datapath/datapath.v" "__Mux6_RF_dataIn" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Datapath/datapath.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445494628587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1_8 datapath:__datapath\|mux_1_8:__Mux7_RF_write " "Elaborating entity \"mux_1_8\" for hierarchy \"datapath:__datapath\|mux_1_8:__Mux7_RF_write\"" {  } { { "../Datapath/datapath.v" "__Mux7_RF_write" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Datapath/datapath.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445494628588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:__mem " "Elaborating entity \"memory\" for hierarchy \"memory:__mem\"" {  } { { "../RISC15.v" "__mem" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/RISC15.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445494628591 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1445494629889 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1623 " "Implemented 1623 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1445494632021 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1445494632021 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1615 " "Implemented 1615 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1445494632021 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1445494632021 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/simulation/output_files/RISC15.map.smsg " "Generated suppressed messages file /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/simulation/output_files/RISC15.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1445494632201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "368 " "Peak virtual memory: 368 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445494632237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 22 11:47:12 2015 " "Processing ended: Thu Oct 22 11:47:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445494632237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445494632237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445494632237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445494632237 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445494635483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445494635484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 22 11:47:14 2015 " "Processing started: Thu Oct 22 11:47:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445494635484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1445494635484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISC15 -c RISC15 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISC15 -c RISC15" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1445494635485 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1445494635525 ""}
{ "Info" "0" "" "Project  = RISC15" {  } {  } 0 0 "Project  = RISC15" 0 0 "Fitter" 0 0 1445494635527 ""}
{ "Info" "0" "" "Revision = RISC15" {  } {  } 0 0 "Revision = RISC15" 0 0 "Fitter" 0 0 1445494635527 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1445494635645 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISC15 5M1270ZT144I5 " "Selected device 5M1270ZT144I5 for design \"RISC15\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1445494635649 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1445494635761 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1445494635761 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1445494635893 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1445494635916 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1445494636055 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1445494636055 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1445494636055 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1445494636055 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144C5 " "Device 5M1270ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1445494636055 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1445494636055 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 8 " "No exact pin location assignment(s) for 8 pins of 8 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "StateID\[0\] " "Pin StateID\[0\] not assigned to an exact location on the device" {  } { { "/home/meetshah1995/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/meetshah1995/altera/13.1/quartus/linux/pin_planner.ppl" { StateID[0] } } } { "../RISC15.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/RISC15.v" 18 -1 0 } } { "/home/meetshah1995/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/meetshah1995/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { StateID[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/simulation/" { { 0 { 0 ""} 0 2097 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1445494636081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "StateID\[1\] " "Pin StateID\[1\] not assigned to an exact location on the device" {  } { { "/home/meetshah1995/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/meetshah1995/altera/13.1/quartus/linux/pin_planner.ppl" { StateID[1] } } } { "../RISC15.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/RISC15.v" 18 -1 0 } } { "/home/meetshah1995/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/meetshah1995/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { StateID[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/simulation/" { { 0 { 0 ""} 0 2098 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1445494636081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "StateID\[2\] " "Pin StateID\[2\] not assigned to an exact location on the device" {  } { { "/home/meetshah1995/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/meetshah1995/altera/13.1/quartus/linux/pin_planner.ppl" { StateID[2] } } } { "../RISC15.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/RISC15.v" 18 -1 0 } } { "/home/meetshah1995/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/meetshah1995/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { StateID[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/simulation/" { { 0 { 0 ""} 0 2099 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1445494636081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "StateID\[3\] " "Pin StateID\[3\] not assigned to an exact location on the device" {  } { { "/home/meetshah1995/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/meetshah1995/altera/13.1/quartus/linux/pin_planner.ppl" { StateID[3] } } } { "../RISC15.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/RISC15.v" 18 -1 0 } } { "/home/meetshah1995/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/meetshah1995/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { StateID[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/simulation/" { { 0 { 0 ""} 0 2100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1445494636081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "StateID\[4\] " "Pin StateID\[4\] not assigned to an exact location on the device" {  } { { "/home/meetshah1995/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/meetshah1995/altera/13.1/quartus/linux/pin_planner.ppl" { StateID[4] } } } { "../RISC15.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/RISC15.v" 18 -1 0 } } { "/home/meetshah1995/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/meetshah1995/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { StateID[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/simulation/" { { 0 { 0 ""} 0 2101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1445494636081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "StateID\[5\] " "Pin StateID\[5\] not assigned to an exact location on the device" {  } { { "/home/meetshah1995/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/meetshah1995/altera/13.1/quartus/linux/pin_planner.ppl" { StateID[5] } } } { "../RISC15.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/RISC15.v" 18 -1 0 } } { "/home/meetshah1995/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/meetshah1995/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { StateID[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/simulation/" { { 0 { 0 ""} 0 2102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1445494636081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/home/meetshah1995/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/meetshah1995/altera/13.1/quartus/linux/pin_planner.ppl" { clk } } } { "../RISC15.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/RISC15.v" 3 -1 0 } } { "/home/meetshah1995/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/meetshah1995/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/simulation/" { { 0 { 0 ""} 0 2174 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1445494636081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "proc_rst " "Pin proc_rst not assigned to an exact location on the device" {  } { { "/home/meetshah1995/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/meetshah1995/altera/13.1/quartus/linux/pin_planner.ppl" { proc_rst } } } { "../RISC15.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/RISC15.v" 3 -1 0 } } { "/home/meetshah1995/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/meetshah1995/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { proc_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/simulation/" { { 0 { 0 ""} 0 2175 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1445494636081 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1445494636081 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1445494636282 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC15.sdc " "Synopsys Design Constraints File file not found: 'RISC15.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1445494636287 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1445494636288 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1445494636313 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1445494636313 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1445494636313 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1445494636313 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1445494636313 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 controller:__controller\|ALU_op " "   1.000 controller:__controller\|ALU_op" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1445494636313 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 controller:__controller\|CZ_en " "   1.000 controller:__controller\|CZ_en" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1445494636313 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1445494636313 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1445494636337 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1445494636338 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1445494636366 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "../RISC15.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/RISC15.v" 3 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1445494636421 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "controller:__controller\|CZ_en Global clock " "Automatically promoted some destinations of signal \"controller:__controller\|CZ_en\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "controller:__controller\|CZ_en " "Destination \"controller:__controller\|CZ_en\" may be non-global or may not use global clock" {  } { { "../Controller/controller.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Controller/controller.v" 15 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1445494636421 ""}  } { { "../Controller/controller.v" "" { Text "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Controller/controller.v" 15 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1445494636421 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1445494636421 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1445494636436 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1445494636533 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1445494636755 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1445494636758 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1445494636758 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1445494636759 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 3.3V 1 6 0 " "Number of I/O pins in group: 7 (unused VREF, 3.3V VCCIO, 1 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1445494636761 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1445494636761 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1445494636761 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 24 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445494636763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445494636763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 29 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445494636763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445494636763 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1445494636763 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1445494636763 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1445494636818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1445494637010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1445494638645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1445494638662 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1445494645006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1445494645006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1445494645185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "41 " "Router estimated average interconnect usage is 41% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "47 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/simulation/" { { 1 { 0 "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1445494646464 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1445494646464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1445494652193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1445494652193 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.60 " "Total time spent on timing analysis during the Fitter is 1.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1445494652256 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1445494652264 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1445494652355 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/simulation/output_files/RISC15.fit.smsg " "Generated suppressed messages file /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/simulation/output_files/RISC15.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1445494652465 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445494652610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 22 11:47:32 2015 " "Processing ended: Thu Oct 22 11:47:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445494652610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445494652610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445494652610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1445494652610 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1445494656431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445494656433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 22 11:47:36 2015 " "Processing started: Thu Oct 22 11:47:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445494656433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1445494656433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISC15 -c RISC15 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISC15 -c RISC15" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1445494656433 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1445494656945 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1445494656956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "337 " "Peak virtual memory: 337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445494657137 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 22 11:47:37 2015 " "Processing ended: Thu Oct 22 11:47:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445494657137 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445494657137 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445494657137 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1445494657137 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1445494657249 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1445494660150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445494660151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 22 11:47:39 2015 " "Processing started: Thu Oct 22 11:47:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445494660151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445494660151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC15 -c RISC15 " "Command: quartus_sta RISC15 -c RISC15" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445494660152 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1445494660228 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1445494660440 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445494660580 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445494660580 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1445494660720 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1445494664661 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1445494664792 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC15.sdc " "Synopsys Design Constraints File file not found: 'RISC15.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1445494664819 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1445494664820 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445494664829 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:__controller\|CZ_en controller:__controller\|CZ_en " "create_clock -period 1.000 -name controller:__controller\|CZ_en controller:__controller\|CZ_en" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445494664829 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:__controller\|ALU_op controller:__controller\|ALU_op " "create_clock -period 1.000 -name controller:__controller\|ALU_op controller:__controller\|ALU_op" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445494664829 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445494664829 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1445494664842 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1445494664889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.756 " "Worst-case setup slack is -23.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445494664890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445494664890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.756             -24.373 controller:__controller\|CZ_en  " "  -23.756             -24.373 controller:__controller\|CZ_en " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445494664890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.292          -12059.234 clk  " "  -21.292          -12059.234 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445494664890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.931             -19.931 controller:__controller\|ALU_op  " "  -19.931             -19.931 controller:__controller\|ALU_op " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445494664890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445494664890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.088 " "Worst-case hold slack is -2.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445494664904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445494664904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.088              -4.089 clk  " "   -2.088              -4.089 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445494664904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 controller:__controller\|CZ_en  " "    0.198               0.000 controller:__controller\|CZ_en " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445494664904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.475               0.000 controller:__controller\|ALU_op  " "    7.475               0.000 controller:__controller\|ALU_op " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445494664904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445494664904 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445494664906 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445494664907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445494664910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445494664910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445494664910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 controller:__controller\|ALU_op  " "    0.500               0.000 controller:__controller\|ALU_op " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445494664910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 controller:__controller\|CZ_en  " "    0.500               0.000 controller:__controller\|CZ_en " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445494664910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445494664910 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1445494665126 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445494665147 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445494665148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "324 " "Peak virtual memory: 324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445494665235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 22 11:47:45 2015 " "Processing ended: Thu Oct 22 11:47:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445494665235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445494665235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445494665235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445494665235 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445494669327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445494669329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 22 11:47:49 2015 " "Processing started: Thu Oct 22 11:47:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445494669329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445494669329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RISC15 -c RISC15 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RISC15 -c RISC15" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445494669330 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "RISC15.vo RISC15_v.sdo /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/simulation/simulation/modelsim/ simulation " "Generated files \"RISC15.vo\" and \"RISC15_v.sdo\" in directory \"/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/simulation/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1445494670347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "330 " "Peak virtual memory: 330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445494670410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 22 11:47:50 2015 " "Processing ended: Thu Oct 22 11:47:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445494670410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445494670410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445494670410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445494670410 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445494671037 ""}
