<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="clk_pll" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2022 07 22 19:06:48.408" version="5.8" type="Module" synthesis="lse" source_format="Verilog">
  <Package>
		<File name="clk_pll.lpc" type="lpc" modified="2022 07 22 19:06:45.465"/>
		<File name="clk_pll.v" type="top_level_verilog" modified="2022 07 22 19:06:45.532"/>
		<File name="clk_pll_tmpl.v" type="template_verilog" modified="2022 07 22 19:06:45.532"/>
  </Package>
</DiamondModule>
