
HotWater.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008524  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f0  080085dc  080085dc  000185dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080089cc  080089cc  000203e8  2**0
                  CONTENTS
  4 .ARM          00000000  080089cc  080089cc  000203e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080089cc  080089cc  000203e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080089cc  080089cc  000189cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080089d0  080089d0  000189d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003e8  20000000  080089d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002774  200003e8  08008dbc  000203e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20002b5c  08008dbc  00022b5c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000203e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015907  00000000  00000000  00020410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003544  00000000  00000000  00035d17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001368  00000000  00000000  00039260  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011e0  00000000  00000000  0003a5c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019a67  00000000  00000000  0003b7a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019281  00000000  00000000  0005520f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099f81  00000000  00000000  0006e490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00108411  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048e4  00000000  00000000  00108464  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	200003e8 	.word	0x200003e8
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080085c4 	.word	0x080085c4

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	200003ec 	.word	0x200003ec
 80000fc:	080085c4 	.word	0x080085c4

08000100 <__gnu_thumb1_case_shi>:
 8000100:	b403      	push	{r0, r1}
 8000102:	4671      	mov	r1, lr
 8000104:	0849      	lsrs	r1, r1, #1
 8000106:	0040      	lsls	r0, r0, #1
 8000108:	0049      	lsls	r1, r1, #1
 800010a:	5e09      	ldrsh	r1, [r1, r0]
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	448e      	add	lr, r1
 8000110:	bc03      	pop	{r0, r1}
 8000112:	4770      	bx	lr

08000114 <__udivsi3>:
 8000114:	2200      	movs	r2, #0
 8000116:	0843      	lsrs	r3, r0, #1
 8000118:	428b      	cmp	r3, r1
 800011a:	d374      	bcc.n	8000206 <__udivsi3+0xf2>
 800011c:	0903      	lsrs	r3, r0, #4
 800011e:	428b      	cmp	r3, r1
 8000120:	d35f      	bcc.n	80001e2 <__udivsi3+0xce>
 8000122:	0a03      	lsrs	r3, r0, #8
 8000124:	428b      	cmp	r3, r1
 8000126:	d344      	bcc.n	80001b2 <__udivsi3+0x9e>
 8000128:	0b03      	lsrs	r3, r0, #12
 800012a:	428b      	cmp	r3, r1
 800012c:	d328      	bcc.n	8000180 <__udivsi3+0x6c>
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d30d      	bcc.n	8000150 <__udivsi3+0x3c>
 8000134:	22ff      	movs	r2, #255	; 0xff
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	ba12      	rev	r2, r2
 800013a:	0c03      	lsrs	r3, r0, #16
 800013c:	428b      	cmp	r3, r1
 800013e:	d302      	bcc.n	8000146 <__udivsi3+0x32>
 8000140:	1212      	asrs	r2, r2, #8
 8000142:	0209      	lsls	r1, r1, #8
 8000144:	d065      	beq.n	8000212 <__udivsi3+0xfe>
 8000146:	0b03      	lsrs	r3, r0, #12
 8000148:	428b      	cmp	r3, r1
 800014a:	d319      	bcc.n	8000180 <__udivsi3+0x6c>
 800014c:	e000      	b.n	8000150 <__udivsi3+0x3c>
 800014e:	0a09      	lsrs	r1, r1, #8
 8000150:	0bc3      	lsrs	r3, r0, #15
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x46>
 8000156:	03cb      	lsls	r3, r1, #15
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b83      	lsrs	r3, r0, #14
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x52>
 8000162:	038b      	lsls	r3, r1, #14
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b43      	lsrs	r3, r0, #13
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x5e>
 800016e:	034b      	lsls	r3, r1, #13
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b03      	lsrs	r3, r0, #12
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x6a>
 800017a:	030b      	lsls	r3, r1, #12
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0ac3      	lsrs	r3, r0, #11
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x76>
 8000186:	02cb      	lsls	r3, r1, #11
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a83      	lsrs	r3, r0, #10
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x82>
 8000192:	028b      	lsls	r3, r1, #10
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a43      	lsrs	r3, r0, #9
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x8e>
 800019e:	024b      	lsls	r3, r1, #9
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a03      	lsrs	r3, r0, #8
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x9a>
 80001aa:	020b      	lsls	r3, r1, #8
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	d2cd      	bcs.n	800014e <__udivsi3+0x3a>
 80001b2:	09c3      	lsrs	r3, r0, #7
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xa8>
 80001b8:	01cb      	lsls	r3, r1, #7
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0983      	lsrs	r3, r0, #6
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xb4>
 80001c4:	018b      	lsls	r3, r1, #6
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0943      	lsrs	r3, r0, #5
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xc0>
 80001d0:	014b      	lsls	r3, r1, #5
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0903      	lsrs	r3, r0, #4
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xcc>
 80001dc:	010b      	lsls	r3, r1, #4
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	08c3      	lsrs	r3, r0, #3
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xd8>
 80001e8:	00cb      	lsls	r3, r1, #3
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0883      	lsrs	r3, r0, #2
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xe4>
 80001f4:	008b      	lsls	r3, r1, #2
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0843      	lsrs	r3, r0, #1
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xf0>
 8000200:	004b      	lsls	r3, r1, #1
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	1a41      	subs	r1, r0, r1
 8000208:	d200      	bcs.n	800020c <__udivsi3+0xf8>
 800020a:	4601      	mov	r1, r0
 800020c:	4152      	adcs	r2, r2
 800020e:	4610      	mov	r0, r2
 8000210:	4770      	bx	lr
 8000212:	e7ff      	b.n	8000214 <__udivsi3+0x100>
 8000214:	b501      	push	{r0, lr}
 8000216:	2000      	movs	r0, #0
 8000218:	f000 f806 	bl	8000228 <__aeabi_idiv0>
 800021c:	bd02      	pop	{r1, pc}
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uidivmod>:
 8000220:	2900      	cmp	r1, #0
 8000222:	d0f7      	beq.n	8000214 <__udivsi3+0x100>
 8000224:	e776      	b.n	8000114 <__udivsi3>
 8000226:	4770      	bx	lr

08000228 <__aeabi_idiv0>:
 8000228:	4770      	bx	lr
 800022a:	46c0      	nop			; (mov r8, r8)

0800022c <__aeabi_cfrcmple>:
 800022c:	4684      	mov	ip, r0
 800022e:	0008      	movs	r0, r1
 8000230:	4661      	mov	r1, ip
 8000232:	e7ff      	b.n	8000234 <__aeabi_cfcmpeq>

08000234 <__aeabi_cfcmpeq>:
 8000234:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000236:	f000 f89f 	bl	8000378 <__lesf2>
 800023a:	2800      	cmp	r0, #0
 800023c:	d401      	bmi.n	8000242 <__aeabi_cfcmpeq+0xe>
 800023e:	2100      	movs	r1, #0
 8000240:	42c8      	cmn	r0, r1
 8000242:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000244 <__aeabi_fcmpeq>:
 8000244:	b510      	push	{r4, lr}
 8000246:	f000 f82b 	bl	80002a0 <__eqsf2>
 800024a:	4240      	negs	r0, r0
 800024c:	3001      	adds	r0, #1
 800024e:	bd10      	pop	{r4, pc}

08000250 <__aeabi_fcmplt>:
 8000250:	b510      	push	{r4, lr}
 8000252:	f000 f891 	bl	8000378 <__lesf2>
 8000256:	2800      	cmp	r0, #0
 8000258:	db01      	blt.n	800025e <__aeabi_fcmplt+0xe>
 800025a:	2000      	movs	r0, #0
 800025c:	bd10      	pop	{r4, pc}
 800025e:	2001      	movs	r0, #1
 8000260:	bd10      	pop	{r4, pc}
 8000262:	46c0      	nop			; (mov r8, r8)

08000264 <__aeabi_fcmple>:
 8000264:	b510      	push	{r4, lr}
 8000266:	f000 f887 	bl	8000378 <__lesf2>
 800026a:	2800      	cmp	r0, #0
 800026c:	dd01      	ble.n	8000272 <__aeabi_fcmple+0xe>
 800026e:	2000      	movs	r0, #0
 8000270:	bd10      	pop	{r4, pc}
 8000272:	2001      	movs	r0, #1
 8000274:	bd10      	pop	{r4, pc}
 8000276:	46c0      	nop			; (mov r8, r8)

08000278 <__aeabi_fcmpgt>:
 8000278:	b510      	push	{r4, lr}
 800027a:	f000 f837 	bl	80002ec <__gesf2>
 800027e:	2800      	cmp	r0, #0
 8000280:	dc01      	bgt.n	8000286 <__aeabi_fcmpgt+0xe>
 8000282:	2000      	movs	r0, #0
 8000284:	bd10      	pop	{r4, pc}
 8000286:	2001      	movs	r0, #1
 8000288:	bd10      	pop	{r4, pc}
 800028a:	46c0      	nop			; (mov r8, r8)

0800028c <__aeabi_fcmpge>:
 800028c:	b510      	push	{r4, lr}
 800028e:	f000 f82d 	bl	80002ec <__gesf2>
 8000292:	2800      	cmp	r0, #0
 8000294:	da01      	bge.n	800029a <__aeabi_fcmpge+0xe>
 8000296:	2000      	movs	r0, #0
 8000298:	bd10      	pop	{r4, pc}
 800029a:	2001      	movs	r0, #1
 800029c:	bd10      	pop	{r4, pc}
 800029e:	46c0      	nop			; (mov r8, r8)

080002a0 <__eqsf2>:
 80002a0:	b570      	push	{r4, r5, r6, lr}
 80002a2:	0042      	lsls	r2, r0, #1
 80002a4:	0245      	lsls	r5, r0, #9
 80002a6:	024e      	lsls	r6, r1, #9
 80002a8:	004c      	lsls	r4, r1, #1
 80002aa:	0fc3      	lsrs	r3, r0, #31
 80002ac:	0a6d      	lsrs	r5, r5, #9
 80002ae:	2001      	movs	r0, #1
 80002b0:	0e12      	lsrs	r2, r2, #24
 80002b2:	0a76      	lsrs	r6, r6, #9
 80002b4:	0e24      	lsrs	r4, r4, #24
 80002b6:	0fc9      	lsrs	r1, r1, #31
 80002b8:	2aff      	cmp	r2, #255	; 0xff
 80002ba:	d006      	beq.n	80002ca <__eqsf2+0x2a>
 80002bc:	2cff      	cmp	r4, #255	; 0xff
 80002be:	d003      	beq.n	80002c8 <__eqsf2+0x28>
 80002c0:	42a2      	cmp	r2, r4
 80002c2:	d101      	bne.n	80002c8 <__eqsf2+0x28>
 80002c4:	42b5      	cmp	r5, r6
 80002c6:	d006      	beq.n	80002d6 <__eqsf2+0x36>
 80002c8:	bd70      	pop	{r4, r5, r6, pc}
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d1fc      	bne.n	80002c8 <__eqsf2+0x28>
 80002ce:	2cff      	cmp	r4, #255	; 0xff
 80002d0:	d1fa      	bne.n	80002c8 <__eqsf2+0x28>
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d1f8      	bne.n	80002c8 <__eqsf2+0x28>
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d006      	beq.n	80002e8 <__eqsf2+0x48>
 80002da:	2001      	movs	r0, #1
 80002dc:	2a00      	cmp	r2, #0
 80002de:	d1f3      	bne.n	80002c8 <__eqsf2+0x28>
 80002e0:	0028      	movs	r0, r5
 80002e2:	1e43      	subs	r3, r0, #1
 80002e4:	4198      	sbcs	r0, r3
 80002e6:	e7ef      	b.n	80002c8 <__eqsf2+0x28>
 80002e8:	2000      	movs	r0, #0
 80002ea:	e7ed      	b.n	80002c8 <__eqsf2+0x28>

080002ec <__gesf2>:
 80002ec:	b570      	push	{r4, r5, r6, lr}
 80002ee:	0042      	lsls	r2, r0, #1
 80002f0:	0245      	lsls	r5, r0, #9
 80002f2:	024e      	lsls	r6, r1, #9
 80002f4:	004c      	lsls	r4, r1, #1
 80002f6:	0fc3      	lsrs	r3, r0, #31
 80002f8:	0a6d      	lsrs	r5, r5, #9
 80002fa:	0e12      	lsrs	r2, r2, #24
 80002fc:	0a76      	lsrs	r6, r6, #9
 80002fe:	0e24      	lsrs	r4, r4, #24
 8000300:	0fc8      	lsrs	r0, r1, #31
 8000302:	2aff      	cmp	r2, #255	; 0xff
 8000304:	d01b      	beq.n	800033e <__gesf2+0x52>
 8000306:	2cff      	cmp	r4, #255	; 0xff
 8000308:	d00e      	beq.n	8000328 <__gesf2+0x3c>
 800030a:	2a00      	cmp	r2, #0
 800030c:	d11b      	bne.n	8000346 <__gesf2+0x5a>
 800030e:	2c00      	cmp	r4, #0
 8000310:	d101      	bne.n	8000316 <__gesf2+0x2a>
 8000312:	2e00      	cmp	r6, #0
 8000314:	d01c      	beq.n	8000350 <__gesf2+0x64>
 8000316:	2d00      	cmp	r5, #0
 8000318:	d00c      	beq.n	8000334 <__gesf2+0x48>
 800031a:	4283      	cmp	r3, r0
 800031c:	d01c      	beq.n	8000358 <__gesf2+0x6c>
 800031e:	2102      	movs	r1, #2
 8000320:	1e58      	subs	r0, r3, #1
 8000322:	4008      	ands	r0, r1
 8000324:	3801      	subs	r0, #1
 8000326:	bd70      	pop	{r4, r5, r6, pc}
 8000328:	2e00      	cmp	r6, #0
 800032a:	d122      	bne.n	8000372 <__gesf2+0x86>
 800032c:	2a00      	cmp	r2, #0
 800032e:	d1f4      	bne.n	800031a <__gesf2+0x2e>
 8000330:	2d00      	cmp	r5, #0
 8000332:	d1f2      	bne.n	800031a <__gesf2+0x2e>
 8000334:	2800      	cmp	r0, #0
 8000336:	d1f6      	bne.n	8000326 <__gesf2+0x3a>
 8000338:	2001      	movs	r0, #1
 800033a:	4240      	negs	r0, r0
 800033c:	e7f3      	b.n	8000326 <__gesf2+0x3a>
 800033e:	2d00      	cmp	r5, #0
 8000340:	d117      	bne.n	8000372 <__gesf2+0x86>
 8000342:	2cff      	cmp	r4, #255	; 0xff
 8000344:	d0f0      	beq.n	8000328 <__gesf2+0x3c>
 8000346:	2c00      	cmp	r4, #0
 8000348:	d1e7      	bne.n	800031a <__gesf2+0x2e>
 800034a:	2e00      	cmp	r6, #0
 800034c:	d1e5      	bne.n	800031a <__gesf2+0x2e>
 800034e:	e7e6      	b.n	800031e <__gesf2+0x32>
 8000350:	2000      	movs	r0, #0
 8000352:	2d00      	cmp	r5, #0
 8000354:	d0e7      	beq.n	8000326 <__gesf2+0x3a>
 8000356:	e7e2      	b.n	800031e <__gesf2+0x32>
 8000358:	42a2      	cmp	r2, r4
 800035a:	dc05      	bgt.n	8000368 <__gesf2+0x7c>
 800035c:	dbea      	blt.n	8000334 <__gesf2+0x48>
 800035e:	42b5      	cmp	r5, r6
 8000360:	d802      	bhi.n	8000368 <__gesf2+0x7c>
 8000362:	d3e7      	bcc.n	8000334 <__gesf2+0x48>
 8000364:	2000      	movs	r0, #0
 8000366:	e7de      	b.n	8000326 <__gesf2+0x3a>
 8000368:	4243      	negs	r3, r0
 800036a:	4158      	adcs	r0, r3
 800036c:	0040      	lsls	r0, r0, #1
 800036e:	3801      	subs	r0, #1
 8000370:	e7d9      	b.n	8000326 <__gesf2+0x3a>
 8000372:	2002      	movs	r0, #2
 8000374:	4240      	negs	r0, r0
 8000376:	e7d6      	b.n	8000326 <__gesf2+0x3a>

08000378 <__lesf2>:
 8000378:	b570      	push	{r4, r5, r6, lr}
 800037a:	0042      	lsls	r2, r0, #1
 800037c:	0245      	lsls	r5, r0, #9
 800037e:	024e      	lsls	r6, r1, #9
 8000380:	004c      	lsls	r4, r1, #1
 8000382:	0fc3      	lsrs	r3, r0, #31
 8000384:	0a6d      	lsrs	r5, r5, #9
 8000386:	0e12      	lsrs	r2, r2, #24
 8000388:	0a76      	lsrs	r6, r6, #9
 800038a:	0e24      	lsrs	r4, r4, #24
 800038c:	0fc8      	lsrs	r0, r1, #31
 800038e:	2aff      	cmp	r2, #255	; 0xff
 8000390:	d00b      	beq.n	80003aa <__lesf2+0x32>
 8000392:	2cff      	cmp	r4, #255	; 0xff
 8000394:	d00d      	beq.n	80003b2 <__lesf2+0x3a>
 8000396:	2a00      	cmp	r2, #0
 8000398:	d11f      	bne.n	80003da <__lesf2+0x62>
 800039a:	2c00      	cmp	r4, #0
 800039c:	d116      	bne.n	80003cc <__lesf2+0x54>
 800039e:	2e00      	cmp	r6, #0
 80003a0:	d114      	bne.n	80003cc <__lesf2+0x54>
 80003a2:	2000      	movs	r0, #0
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d010      	beq.n	80003ca <__lesf2+0x52>
 80003a8:	e009      	b.n	80003be <__lesf2+0x46>
 80003aa:	2d00      	cmp	r5, #0
 80003ac:	d10c      	bne.n	80003c8 <__lesf2+0x50>
 80003ae:	2cff      	cmp	r4, #255	; 0xff
 80003b0:	d113      	bne.n	80003da <__lesf2+0x62>
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	d108      	bne.n	80003c8 <__lesf2+0x50>
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d008      	beq.n	80003cc <__lesf2+0x54>
 80003ba:	4283      	cmp	r3, r0
 80003bc:	d012      	beq.n	80003e4 <__lesf2+0x6c>
 80003be:	2102      	movs	r1, #2
 80003c0:	1e58      	subs	r0, r3, #1
 80003c2:	4008      	ands	r0, r1
 80003c4:	3801      	subs	r0, #1
 80003c6:	e000      	b.n	80003ca <__lesf2+0x52>
 80003c8:	2002      	movs	r0, #2
 80003ca:	bd70      	pop	{r4, r5, r6, pc}
 80003cc:	2d00      	cmp	r5, #0
 80003ce:	d1f4      	bne.n	80003ba <__lesf2+0x42>
 80003d0:	2800      	cmp	r0, #0
 80003d2:	d1fa      	bne.n	80003ca <__lesf2+0x52>
 80003d4:	2001      	movs	r0, #1
 80003d6:	4240      	negs	r0, r0
 80003d8:	e7f7      	b.n	80003ca <__lesf2+0x52>
 80003da:	2c00      	cmp	r4, #0
 80003dc:	d1ed      	bne.n	80003ba <__lesf2+0x42>
 80003de:	2e00      	cmp	r6, #0
 80003e0:	d1eb      	bne.n	80003ba <__lesf2+0x42>
 80003e2:	e7ec      	b.n	80003be <__lesf2+0x46>
 80003e4:	42a2      	cmp	r2, r4
 80003e6:	dc05      	bgt.n	80003f4 <__lesf2+0x7c>
 80003e8:	dbf2      	blt.n	80003d0 <__lesf2+0x58>
 80003ea:	42b5      	cmp	r5, r6
 80003ec:	d802      	bhi.n	80003f4 <__lesf2+0x7c>
 80003ee:	d3ef      	bcc.n	80003d0 <__lesf2+0x58>
 80003f0:	2000      	movs	r0, #0
 80003f2:	e7ea      	b.n	80003ca <__lesf2+0x52>
 80003f4:	4243      	negs	r3, r0
 80003f6:	4158      	adcs	r0, r3
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	3801      	subs	r0, #1
 80003fc:	e7e5      	b.n	80003ca <__lesf2+0x52>
 80003fe:	46c0      	nop			; (mov r8, r8)

08000400 <__aeabi_f2iz>:
 8000400:	0241      	lsls	r1, r0, #9
 8000402:	0042      	lsls	r2, r0, #1
 8000404:	0fc3      	lsrs	r3, r0, #31
 8000406:	0a49      	lsrs	r1, r1, #9
 8000408:	2000      	movs	r0, #0
 800040a:	0e12      	lsrs	r2, r2, #24
 800040c:	2a7e      	cmp	r2, #126	; 0x7e
 800040e:	dd03      	ble.n	8000418 <__aeabi_f2iz+0x18>
 8000410:	2a9d      	cmp	r2, #157	; 0x9d
 8000412:	dd02      	ble.n	800041a <__aeabi_f2iz+0x1a>
 8000414:	4a09      	ldr	r2, [pc, #36]	; (800043c <__aeabi_f2iz+0x3c>)
 8000416:	1898      	adds	r0, r3, r2
 8000418:	4770      	bx	lr
 800041a:	2080      	movs	r0, #128	; 0x80
 800041c:	0400      	lsls	r0, r0, #16
 800041e:	4301      	orrs	r1, r0
 8000420:	2a95      	cmp	r2, #149	; 0x95
 8000422:	dc07      	bgt.n	8000434 <__aeabi_f2iz+0x34>
 8000424:	2096      	movs	r0, #150	; 0x96
 8000426:	1a82      	subs	r2, r0, r2
 8000428:	40d1      	lsrs	r1, r2
 800042a:	4248      	negs	r0, r1
 800042c:	2b00      	cmp	r3, #0
 800042e:	d1f3      	bne.n	8000418 <__aeabi_f2iz+0x18>
 8000430:	0008      	movs	r0, r1
 8000432:	e7f1      	b.n	8000418 <__aeabi_f2iz+0x18>
 8000434:	3a96      	subs	r2, #150	; 0x96
 8000436:	4091      	lsls	r1, r2
 8000438:	e7f7      	b.n	800042a <__aeabi_f2iz+0x2a>
 800043a:	46c0      	nop			; (mov r8, r8)
 800043c:	7fffffff 	.word	0x7fffffff

08000440 <__aeabi_ui2f>:
 8000440:	b570      	push	{r4, r5, r6, lr}
 8000442:	1e05      	subs	r5, r0, #0
 8000444:	d00e      	beq.n	8000464 <__aeabi_ui2f+0x24>
 8000446:	f000 f83d 	bl	80004c4 <__clzsi2>
 800044a:	239e      	movs	r3, #158	; 0x9e
 800044c:	0004      	movs	r4, r0
 800044e:	1a1b      	subs	r3, r3, r0
 8000450:	2b96      	cmp	r3, #150	; 0x96
 8000452:	dc0c      	bgt.n	800046e <__aeabi_ui2f+0x2e>
 8000454:	2808      	cmp	r0, #8
 8000456:	dd01      	ble.n	800045c <__aeabi_ui2f+0x1c>
 8000458:	3c08      	subs	r4, #8
 800045a:	40a5      	lsls	r5, r4
 800045c:	026d      	lsls	r5, r5, #9
 800045e:	0a6d      	lsrs	r5, r5, #9
 8000460:	b2d8      	uxtb	r0, r3
 8000462:	e001      	b.n	8000468 <__aeabi_ui2f+0x28>
 8000464:	2000      	movs	r0, #0
 8000466:	2500      	movs	r5, #0
 8000468:	05c0      	lsls	r0, r0, #23
 800046a:	4328      	orrs	r0, r5
 800046c:	bd70      	pop	{r4, r5, r6, pc}
 800046e:	2b99      	cmp	r3, #153	; 0x99
 8000470:	dd09      	ble.n	8000486 <__aeabi_ui2f+0x46>
 8000472:	0002      	movs	r2, r0
 8000474:	0029      	movs	r1, r5
 8000476:	321b      	adds	r2, #27
 8000478:	4091      	lsls	r1, r2
 800047a:	1e4a      	subs	r2, r1, #1
 800047c:	4191      	sbcs	r1, r2
 800047e:	2205      	movs	r2, #5
 8000480:	1a12      	subs	r2, r2, r0
 8000482:	40d5      	lsrs	r5, r2
 8000484:	430d      	orrs	r5, r1
 8000486:	2c05      	cmp	r4, #5
 8000488:	dc12      	bgt.n	80004b0 <__aeabi_ui2f+0x70>
 800048a:	0029      	movs	r1, r5
 800048c:	4e0c      	ldr	r6, [pc, #48]	; (80004c0 <__aeabi_ui2f+0x80>)
 800048e:	4031      	ands	r1, r6
 8000490:	076a      	lsls	r2, r5, #29
 8000492:	d009      	beq.n	80004a8 <__aeabi_ui2f+0x68>
 8000494:	200f      	movs	r0, #15
 8000496:	4028      	ands	r0, r5
 8000498:	2804      	cmp	r0, #4
 800049a:	d005      	beq.n	80004a8 <__aeabi_ui2f+0x68>
 800049c:	3104      	adds	r1, #4
 800049e:	014a      	lsls	r2, r1, #5
 80004a0:	d502      	bpl.n	80004a8 <__aeabi_ui2f+0x68>
 80004a2:	239f      	movs	r3, #159	; 0x9f
 80004a4:	4031      	ands	r1, r6
 80004a6:	1b1b      	subs	r3, r3, r4
 80004a8:	0189      	lsls	r1, r1, #6
 80004aa:	0a4d      	lsrs	r5, r1, #9
 80004ac:	b2d8      	uxtb	r0, r3
 80004ae:	e7db      	b.n	8000468 <__aeabi_ui2f+0x28>
 80004b0:	1f62      	subs	r2, r4, #5
 80004b2:	4095      	lsls	r5, r2
 80004b4:	0029      	movs	r1, r5
 80004b6:	4e02      	ldr	r6, [pc, #8]	; (80004c0 <__aeabi_ui2f+0x80>)
 80004b8:	4031      	ands	r1, r6
 80004ba:	076a      	lsls	r2, r5, #29
 80004bc:	d0f4      	beq.n	80004a8 <__aeabi_ui2f+0x68>
 80004be:	e7e9      	b.n	8000494 <__aeabi_ui2f+0x54>
 80004c0:	fbffffff 	.word	0xfbffffff

080004c4 <__clzsi2>:
 80004c4:	211c      	movs	r1, #28
 80004c6:	2301      	movs	r3, #1
 80004c8:	041b      	lsls	r3, r3, #16
 80004ca:	4298      	cmp	r0, r3
 80004cc:	d301      	bcc.n	80004d2 <__clzsi2+0xe>
 80004ce:	0c00      	lsrs	r0, r0, #16
 80004d0:	3910      	subs	r1, #16
 80004d2:	0a1b      	lsrs	r3, r3, #8
 80004d4:	4298      	cmp	r0, r3
 80004d6:	d301      	bcc.n	80004dc <__clzsi2+0x18>
 80004d8:	0a00      	lsrs	r0, r0, #8
 80004da:	3908      	subs	r1, #8
 80004dc:	091b      	lsrs	r3, r3, #4
 80004de:	4298      	cmp	r0, r3
 80004e0:	d301      	bcc.n	80004e6 <__clzsi2+0x22>
 80004e2:	0900      	lsrs	r0, r0, #4
 80004e4:	3904      	subs	r1, #4
 80004e6:	a202      	add	r2, pc, #8	; (adr r2, 80004f0 <__clzsi2+0x2c>)
 80004e8:	5c10      	ldrb	r0, [r2, r0]
 80004ea:	1840      	adds	r0, r0, r1
 80004ec:	4770      	bx	lr
 80004ee:	46c0      	nop			; (mov r8, r8)
 80004f0:	02020304 	.word	0x02020304
 80004f4:	01010101 	.word	0x01010101
	...

08000500 <timeout_temp0>:
static uint8_t system_state[MAX_SYSTEM];

static bool flag_liter[MAX_SYSTEM];
static uint32_t liter[MAX_SYSTEM];

static void timeout_temp0(){timeout_temp[SYSTEM0] = true;}
 8000500:	b580      	push	{r7, lr}
 8000502:	af00      	add	r7, sp, #0
 8000504:	4b02      	ldr	r3, [pc, #8]	; (8000510 <timeout_temp0+0x10>)
 8000506:	2201      	movs	r2, #1
 8000508:	701a      	strb	r2, [r3, #0]
 800050a:	46c0      	nop			; (mov r8, r8)
 800050c:	46bd      	mov	sp, r7
 800050e:	bd80      	pop	{r7, pc}
 8000510:	20000404 	.word	0x20000404

08000514 <timeout_temp1>:
static void timeout_temp1(){timeout_temp[SYSTEM1] = true;}
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
 8000518:	4b02      	ldr	r3, [pc, #8]	; (8000524 <timeout_temp1+0x10>)
 800051a:	2201      	movs	r2, #1
 800051c:	705a      	strb	r2, [r3, #1]
 800051e:	46c0      	nop			; (mov r8, r8)
 8000520:	46bd      	mov	sp, r7
 8000522:	bd80      	pop	{r7, pc}
 8000524:	20000404 	.word	0x20000404

08000528 <timeout_flow0>:
static void timeout_flow0(){timeout_flow[SYSTEM0] = true;}
 8000528:	b580      	push	{r7, lr}
 800052a:	af00      	add	r7, sp, #0
 800052c:	4b02      	ldr	r3, [pc, #8]	; (8000538 <timeout_flow0+0x10>)
 800052e:	2201      	movs	r2, #1
 8000530:	701a      	strb	r2, [r3, #0]
 8000532:	46c0      	nop			; (mov r8, r8)
 8000534:	46bd      	mov	sp, r7
 8000536:	bd80      	pop	{r7, pc}
 8000538:	20000408 	.word	0x20000408

0800053c <timeout_flow1>:
static void timeout_flow1(){timeout_flow[SYSTEM1] = true;}
 800053c:	b580      	push	{r7, lr}
 800053e:	af00      	add	r7, sp, #0
 8000540:	4b02      	ldr	r3, [pc, #8]	; (800054c <timeout_flow1+0x10>)
 8000542:	2201      	movs	r2, #1
 8000544:	705a      	strb	r2, [r3, #1]
 8000546:	46c0      	nop			; (mov r8, r8)
 8000548:	46bd      	mov	sp, r7
 800054a:	bd80      	pop	{r7, pc}
 800054c:	20000408 	.word	0x20000408

08000550 <timeout_water_level0>:
static void timeout_water_level0(){timeout_water_level[SYSTEM0] = true;}
 8000550:	b580      	push	{r7, lr}
 8000552:	af00      	add	r7, sp, #0
 8000554:	4b02      	ldr	r3, [pc, #8]	; (8000560 <timeout_water_level0+0x10>)
 8000556:	2201      	movs	r2, #1
 8000558:	701a      	strb	r2, [r3, #0]
 800055a:	46c0      	nop			; (mov r8, r8)
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}
 8000560:	2000040c 	.word	0x2000040c

08000564 <timeout_water_level1>:
static void timeout_water_level1(){timeout_water_level[SYSTEM1] = true;}
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
 8000568:	4b02      	ldr	r3, [pc, #8]	; (8000574 <timeout_water_level1+0x10>)
 800056a:	2201      	movs	r2, #1
 800056c:	705a      	strb	r2, [r3, #1]
 800056e:	46c0      	nop			; (mov r8, r8)
 8000570:	46bd      	mov	sp, r7
 8000572:	bd80      	pop	{r7, pc}
 8000574:	2000040c 	.word	0x2000040c

08000578 <SYSTEM_init>:

static void WATER_OUT_open(uint8_t id);
static void WATER_OUT_close(uint8_t id);
static void WATER_OUT_system(uint8_t id);

void SYSTEM_init(){
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < MAX_SYSTEM; i++){
 800057e:	1dfb      	adds	r3, r7, #7
 8000580:	2200      	movs	r2, #0
 8000582:	701a      	strb	r2, [r3, #0]
 8000584:	e056      	b.n	8000634 <SYSTEM_init+0xbc>
		waterout[i].set_relay(DEVICE_CLOSE);
 8000586:	1dfb      	adds	r3, r7, #7
 8000588:	781a      	ldrb	r2, [r3, #0]
 800058a:	492f      	ldr	r1, [pc, #188]	; (8000648 <SYSTEM_init+0xd0>)
 800058c:	0013      	movs	r3, r2
 800058e:	00db      	lsls	r3, r3, #3
 8000590:	189b      	adds	r3, r3, r2
 8000592:	009b      	lsls	r3, r3, #2
 8000594:	18cb      	adds	r3, r1, r3
 8000596:	3320      	adds	r3, #32
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	2001      	movs	r0, #1
 800059c:	4798      	blx	r3
		waterout[i].set_solenoid_in(DEVICE_CLOSE);
 800059e:	1dfb      	adds	r3, r7, #7
 80005a0:	781a      	ldrb	r2, [r3, #0]
 80005a2:	4929      	ldr	r1, [pc, #164]	; (8000648 <SYSTEM_init+0xd0>)
 80005a4:	0013      	movs	r3, r2
 80005a6:	00db      	lsls	r3, r3, #3
 80005a8:	189b      	adds	r3, r3, r2
 80005aa:	009b      	lsls	r3, r3, #2
 80005ac:	18cb      	adds	r3, r1, r3
 80005ae:	331c      	adds	r3, #28
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	2001      	movs	r0, #1
 80005b4:	4798      	blx	r3
		waterout[i].set_solenoid_out(DEVICE_CLOSE);
 80005b6:	1dfb      	adds	r3, r7, #7
 80005b8:	781a      	ldrb	r2, [r3, #0]
 80005ba:	4923      	ldr	r1, [pc, #140]	; (8000648 <SYSTEM_init+0xd0>)
 80005bc:	0013      	movs	r3, r2
 80005be:	00db      	lsls	r3, r3, #3
 80005c0:	189b      	adds	r3, r3, r2
 80005c2:	009b      	lsls	r3, r3, #2
 80005c4:	18cb      	adds	r3, r1, r3
 80005c6:	3318      	adds	r3, #24
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	2001      	movs	r0, #1
 80005cc:	4798      	blx	r3
		BOILING_OFF(i);
 80005ce:	1dfb      	adds	r3, r7, #7
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d107      	bne.n	80005e6 <SYSTEM_init+0x6e>
 80005d6:	2380      	movs	r3, #128	; 0x80
 80005d8:	019b      	lsls	r3, r3, #6
 80005da:	481c      	ldr	r0, [pc, #112]	; (800064c <SYSTEM_init+0xd4>)
 80005dc:	2201      	movs	r2, #1
 80005de:	0019      	movs	r1, r3
 80005e0:	f004 fb89 	bl	8004cf6 <HAL_GPIO_WritePin>
 80005e4:	e00a      	b.n	80005fc <SYSTEM_init+0x84>
 80005e6:	1dfb      	adds	r3, r7, #7
 80005e8:	781b      	ldrb	r3, [r3, #0]
 80005ea:	2b01      	cmp	r3, #1
 80005ec:	d106      	bne.n	80005fc <SYSTEM_init+0x84>
 80005ee:	2380      	movs	r3, #128	; 0x80
 80005f0:	021b      	lsls	r3, r3, #8
 80005f2:	4816      	ldr	r0, [pc, #88]	; (800064c <SYSTEM_init+0xd4>)
 80005f4:	2201      	movs	r2, #1
 80005f6:	0019      	movs	r1, r3
 80005f8:	f004 fb7d 	bl	8004cf6 <HAL_GPIO_WritePin>
		WT_EMPTY_OFF(i);
 80005fc:	1dfb      	adds	r3, r7, #7
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	2b00      	cmp	r3, #0
 8000602:	d108      	bne.n	8000616 <SYSTEM_init+0x9e>
 8000604:	2380      	movs	r3, #128	; 0x80
 8000606:	0099      	lsls	r1, r3, #2
 8000608:	23a0      	movs	r3, #160	; 0xa0
 800060a:	05db      	lsls	r3, r3, #23
 800060c:	2201      	movs	r2, #1
 800060e:	0018      	movs	r0, r3
 8000610:	f004 fb71 	bl	8004cf6 <HAL_GPIO_WritePin>
 8000614:	e009      	b.n	800062a <SYSTEM_init+0xb2>
 8000616:	1dfb      	adds	r3, r7, #7
 8000618:	781b      	ldrb	r3, [r3, #0]
 800061a:	2b01      	cmp	r3, #1
 800061c:	d105      	bne.n	800062a <SYSTEM_init+0xb2>
 800061e:	4b0c      	ldr	r3, [pc, #48]	; (8000650 <SYSTEM_init+0xd8>)
 8000620:	2201      	movs	r2, #1
 8000622:	2180      	movs	r1, #128	; 0x80
 8000624:	0018      	movs	r0, r3
 8000626:	f004 fb66 	bl	8004cf6 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < MAX_SYSTEM; i++){
 800062a:	1dfb      	adds	r3, r7, #7
 800062c:	781a      	ldrb	r2, [r3, #0]
 800062e:	1dfb      	adds	r3, r7, #7
 8000630:	3201      	adds	r2, #1
 8000632:	701a      	strb	r2, [r3, #0]
 8000634:	1dfb      	adds	r3, r7, #7
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	2b01      	cmp	r3, #1
 800063a:	d9a4      	bls.n	8000586 <SYSTEM_init+0xe>
	}
}
 800063c:	46c0      	nop			; (mov r8, r8)
 800063e:	46c0      	nop			; (mov r8, r8)
 8000640:	46bd      	mov	sp, r7
 8000642:	b002      	add	sp, #8
 8000644:	bd80      	pop	{r7, pc}
 8000646:	46c0      	nop			; (mov r8, r8)
 8000648:	20000000 	.word	0x20000000
 800064c:	50000400 	.word	0x50000400
 8000650:	50000800 	.word	0x50000800

08000654 <SYSTEM_output_water>:

void SYSTEM_output_water(uint8_t _liter, uint8_t id){
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0
 800065a:	0002      	movs	r2, r0
 800065c:	1dfb      	adds	r3, r7, #7
 800065e:	701a      	strb	r2, [r3, #0]
 8000660:	1dbb      	adds	r3, r7, #6
 8000662:	1c0a      	adds	r2, r1, #0
 8000664:	701a      	strb	r2, [r3, #0]
	flag_liter[id] = 1;
 8000666:	1dbb      	adds	r3, r7, #6
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	4a07      	ldr	r2, [pc, #28]	; (8000688 <SYSTEM_output_water+0x34>)
 800066c:	2101      	movs	r1, #1
 800066e:	54d1      	strb	r1, [r2, r3]
	liter[id] = _liter;
 8000670:	1dbb      	adds	r3, r7, #6
 8000672:	781a      	ldrb	r2, [r3, #0]
 8000674:	1dfb      	adds	r3, r7, #7
 8000676:	7819      	ldrb	r1, [r3, #0]
 8000678:	4b04      	ldr	r3, [pc, #16]	; (800068c <SYSTEM_output_water+0x38>)
 800067a:	0092      	lsls	r2, r2, #2
 800067c:	50d1      	str	r1, [r2, r3]
}
 800067e:	46c0      	nop			; (mov r8, r8)
 8000680:	46bd      	mov	sp, r7
 8000682:	b002      	add	sp, #8
 8000684:	bd80      	pop	{r7, pc}
 8000686:	46c0      	nop			; (mov r8, r8)
 8000688:	20000574 	.word	0x20000574
 800068c:	20000578 	.word	0x20000578

08000690 <SYSTEM_check>:

void SYSTEM_check(){
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0
	FLOW_get_pulse();
 8000696:	f000 ffcb 	bl	8001630 <FLOW_get_pulse>
	for(uint8_t i = 0; i <  MAX_SYSTEM ; i++){
 800069a:	1dfb      	adds	r3, r7, #7
 800069c:	2200      	movs	r2, #0
 800069e:	701a      	strb	r2, [r3, #0]
 80006a0:	e013      	b.n	80006ca <SYSTEM_check+0x3a>
		TEMP_check(i);
 80006a2:	1dfb      	adds	r3, r7, #7
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	0018      	movs	r0, r3
 80006a8:	f000 f832 	bl	8000710 <TEMP_check>
		FLOW_check(i);
 80006ac:	1dfb      	adds	r3, r7, #7
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	0018      	movs	r0, r3
 80006b2:	f000 f86b 	bl	800078c <FLOW_check>
		WATER_LEVEL_check(i);
 80006b6:	1dfb      	adds	r3, r7, #7
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	0018      	movs	r0, r3
 80006bc:	f000 f89a 	bl	80007f4 <WATER_LEVEL_check>
	for(uint8_t i = 0; i <  MAX_SYSTEM ; i++){
 80006c0:	1dfb      	adds	r3, r7, #7
 80006c2:	781a      	ldrb	r2, [r3, #0]
 80006c4:	1dfb      	adds	r3, r7, #7
 80006c6:	3201      	adds	r2, #1
 80006c8:	701a      	strb	r2, [r3, #0]
 80006ca:	1dfb      	adds	r3, r7, #7
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	2b01      	cmp	r3, #1
 80006d0:	d9e7      	bls.n	80006a2 <SYSTEM_check+0x12>
	}
}
 80006d2:	46c0      	nop			; (mov r8, r8)
 80006d4:	46c0      	nop			; (mov r8, r8)
 80006d6:	46bd      	mov	sp, r7
 80006d8:	b002      	add	sp, #8
 80006da:	bd80      	pop	{r7, pc}

080006dc <SYSTEM_run>:
void SYSTEM_run(){
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i <  MAX_SYSTEM ; i++){
 80006e2:	1dfb      	adds	r3, r7, #7
 80006e4:	2200      	movs	r2, #0
 80006e6:	701a      	strb	r2, [r3, #0]
 80006e8:	e009      	b.n	80006fe <SYSTEM_run+0x22>
		WATER_OUT_system(i);
 80006ea:	1dfb      	adds	r3, r7, #7
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	0018      	movs	r0, r3
 80006f0:	f000 f8b8 	bl	8000864 <WATER_OUT_system>
	for(uint8_t i = 0; i <  MAX_SYSTEM ; i++){
 80006f4:	1dfb      	adds	r3, r7, #7
 80006f6:	781a      	ldrb	r2, [r3, #0]
 80006f8:	1dfb      	adds	r3, r7, #7
 80006fa:	3201      	adds	r2, #1
 80006fc:	701a      	strb	r2, [r3, #0]
 80006fe:	1dfb      	adds	r3, r7, #7
 8000700:	781b      	ldrb	r3, [r3, #0]
 8000702:	2b01      	cmp	r3, #1
 8000704:	d9f1      	bls.n	80006ea <SYSTEM_run+0xe>
	}
}
 8000706:	46c0      	nop			; (mov r8, r8)
 8000708:	46c0      	nop			; (mov r8, r8)
 800070a:	46bd      	mov	sp, r7
 800070c:	b002      	add	sp, #8
 800070e:	bd80      	pop	{r7, pc}

08000710 <TEMP_check>:

static void TEMP_check(uint8_t id){
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
 8000716:	0002      	movs	r2, r0
 8000718:	1dfb      	adds	r3, r7, #7
 800071a:	701a      	strb	r2, [r3, #0]
	switch (temp_state[id]) {
 800071c:	1dfb      	adds	r3, r7, #7
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	4a18      	ldr	r2, [pc, #96]	; (8000784 <TEMP_check+0x74>)
 8000722:	5cd3      	ldrb	r3, [r2, r3]
 8000724:	2b05      	cmp	r3, #5
 8000726:	d828      	bhi.n	800077a <TEMP_check+0x6a>
 8000728:	009a      	lsls	r2, r3, #2
 800072a:	4b17      	ldr	r3, [pc, #92]	; (8000788 <TEMP_check+0x78>)
 800072c:	18d3      	adds	r3, r2, r3
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	469f      	mov	pc, r3
		case TEMP_INIT:
			TEMP_init(id);
 8000732:	1dfb      	adds	r3, r7, #7
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	0018      	movs	r0, r3
 8000738:	f000 f8b6 	bl	80008a8 <TEMP_init>
			break;
 800073c:	e01e      	b.n	800077c <TEMP_check+0x6c>
		case TEMP_HOT:
			TEMP_hot(id);
 800073e:	1dfb      	adds	r3, r7, #7
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	0018      	movs	r0, r3
 8000744:	f000 f8de 	bl	8000904 <TEMP_hot>
			break;
 8000748:	e018      	b.n	800077c <TEMP_check+0x6c>
		case TEMP_TOO_HOT:
			TEMP_too_hot(id);
 800074a:	1dfb      	adds	r3, r7, #7
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	0018      	movs	r0, r3
 8000750:	f000 f974 	bl	8000a3c <TEMP_too_hot>
			break;
 8000754:	e012      	b.n	800077c <TEMP_check+0x6c>
		case TEMP_NOT_HOT_ENOUGH:
			TEMP_not_hot_enough(id);
 8000756:	1dfb      	adds	r3, r7, #7
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	0018      	movs	r0, r3
 800075c:	f000 fa98 	bl	8000c90 <TEMP_not_hot_enough>
			break;
 8000760:	e00c      	b.n	800077c <TEMP_check+0x6c>
		case TEMP_COOL:
			TEMP_cool(id);
 8000762:	1dfb      	adds	r3, r7, #7
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	0018      	movs	r0, r3
 8000768:	f000 f9de 	bl	8000b28 <TEMP_cool>
			break;
 800076c:	e006      	b.n	800077c <TEMP_check+0x6c>
		case TEMP_EROR:
			TEMP_error(id);
 800076e:	1dfb      	adds	r3, r7, #7
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	0018      	movs	r0, r3
 8000774:	f000 fb1a 	bl	8000dac <TEMP_error>
			break;
 8000778:	e000      	b.n	800077c <TEMP_check+0x6c>
		default:
			break;
 800077a:	46c0      	nop			; (mov r8, r8)
	}
}
 800077c:	46c0      	nop			; (mov r8, r8)
 800077e:	46bd      	mov	sp, r7
 8000780:	b002      	add	sp, #8
 8000782:	bd80      	pop	{r7, pc}
 8000784:	20000564 	.word	0x20000564
 8000788:	080088d8 	.word	0x080088d8

0800078c <FLOW_check>:

static void FLOW_check(uint8_t id){
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0
 8000792:	0002      	movs	r2, r0
 8000794:	1dfb      	adds	r3, r7, #7
 8000796:	701a      	strb	r2, [r3, #0]
	switch (flow_state[id]) {
 8000798:	1dfb      	adds	r3, r7, #7
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	4a14      	ldr	r2, [pc, #80]	; (80007f0 <FLOW_check+0x64>)
 800079e:	5cd3      	ldrb	r3, [r2, r3]
 80007a0:	2b03      	cmp	r3, #3
 80007a2:	d01a      	beq.n	80007da <FLOW_check+0x4e>
 80007a4:	dc1f      	bgt.n	80007e6 <FLOW_check+0x5a>
 80007a6:	2b02      	cmp	r3, #2
 80007a8:	d011      	beq.n	80007ce <FLOW_check+0x42>
 80007aa:	dc1c      	bgt.n	80007e6 <FLOW_check+0x5a>
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d002      	beq.n	80007b6 <FLOW_check+0x2a>
 80007b0:	2b01      	cmp	r3, #1
 80007b2:	d006      	beq.n	80007c2 <FLOW_check+0x36>
			break;
		case LEAKING:
			FLOW_leaking(id);
			break;
		default:
			break;
 80007b4:	e017      	b.n	80007e6 <FLOW_check+0x5a>
			FLOW_init(id);
 80007b6:	1dfb      	adds	r3, r7, #7
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	0018      	movs	r0, r3
 80007bc:	f000 fb52 	bl	8000e64 <FLOW_init>
			break;
 80007c0:	e012      	b.n	80007e8 <FLOW_check+0x5c>
			FLOW_normal(id);
 80007c2:	1dfb      	adds	r3, r7, #7
 80007c4:	781b      	ldrb	r3, [r3, #0]
 80007c6:	0018      	movs	r0, r3
 80007c8:	f000 fb7a 	bl	8000ec0 <FLOW_normal>
			break;
 80007cc:	e00c      	b.n	80007e8 <FLOW_check+0x5c>
			FLOW_not_flowing(id);
 80007ce:	1dfb      	adds	r3, r7, #7
 80007d0:	781b      	ldrb	r3, [r3, #0]
 80007d2:	0018      	movs	r0, r3
 80007d4:	f000 fbee 	bl	8000fb4 <FLOW_not_flowing>
			break;
 80007d8:	e006      	b.n	80007e8 <FLOW_check+0x5c>
			FLOW_leaking(id);
 80007da:	1dfb      	adds	r3, r7, #7
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	0018      	movs	r0, r3
 80007e0:	f000 fc7a 	bl	80010d8 <FLOW_leaking>
			break;
 80007e4:	e000      	b.n	80007e8 <FLOW_check+0x5c>
			break;
 80007e6:	46c0      	nop			; (mov r8, r8)
	}
}
 80007e8:	46c0      	nop			; (mov r8, r8)
 80007ea:	46bd      	mov	sp, r7
 80007ec:	b002      	add	sp, #8
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	2000056c 	.word	0x2000056c

080007f4 <WATER_LEVEL_check>:

static void WATER_LEVEL_check(uint8_t id){
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	0002      	movs	r2, r0
 80007fc:	1dfb      	adds	r3, r7, #7
 80007fe:	701a      	strb	r2, [r3, #0]
	switch (water_state[id]) {
 8000800:	1dfb      	adds	r3, r7, #7
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	4a15      	ldr	r2, [pc, #84]	; (800085c <WATER_LEVEL_check+0x68>)
 8000806:	5cd3      	ldrb	r3, [r2, r3]
 8000808:	2b04      	cmp	r3, #4
 800080a:	d822      	bhi.n	8000852 <WATER_LEVEL_check+0x5e>
 800080c:	009a      	lsls	r2, r3, #2
 800080e:	4b14      	ldr	r3, [pc, #80]	; (8000860 <WATER_LEVEL_check+0x6c>)
 8000810:	18d3      	adds	r3, r2, r3
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	469f      	mov	pc, r3
		case WATER_INIT:
			WATER_LEVEL_init(id);
 8000816:	1dfb      	adds	r3, r7, #7
 8000818:	781b      	ldrb	r3, [r3, #0]
 800081a:	0018      	movs	r0, r3
 800081c:	f000 fcf4 	bl	8001208 <WATER_LEVEL_init>
			break;
 8000820:	e018      	b.n	8000854 <WATER_LEVEL_check+0x60>
		case WATER_NORMAL:
			WATER_LEVEL_normal(id);
 8000822:	1dfb      	adds	r3, r7, #7
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	0018      	movs	r0, r3
 8000828:	f000 fd1e 	bl	8001268 <WATER_LEVEL_normal>
			break;
 800082c:	e012      	b.n	8000854 <WATER_LEVEL_check+0x60>
		case WATER_EMPTY:
			WATER_LEVEL_empty(id);
 800082e:	1dfb      	adds	r3, r7, #7
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	0018      	movs	r0, r3
 8000834:	f000 fd6e 	bl	8001314 <WATER_LEVEL_empty>
			break;
 8000838:	e00c      	b.n	8000854 <WATER_LEVEL_check+0x60>
		case WATER_OVERFLOW:
			WATER_LEVEL_overflow(id);
 800083a:	1dfb      	adds	r3, r7, #7
 800083c:	781b      	ldrb	r3, [r3, #0]
 800083e:	0018      	movs	r0, r3
 8000840:	f000 fdfa 	bl	8001438 <WATER_LEVEL_overflow>
			break;
 8000844:	e006      	b.n	8000854 <WATER_LEVEL_check+0x60>
		case WATER_EROR:
			WATER_LEVEL_error(id);
 8000846:	1dfb      	adds	r3, r7, #7
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	0018      	movs	r0, r3
 800084c:	f000 fdfe 	bl	800144c <WATER_LEVEL_error>
			break;
 8000850:	e000      	b.n	8000854 <WATER_LEVEL_check+0x60>
		default:
			break;
 8000852:	46c0      	nop			; (mov r8, r8)
	}
}
 8000854:	46c0      	nop			; (mov r8, r8)
 8000856:	46bd      	mov	sp, r7
 8000858:	b002      	add	sp, #8
 800085a:	bd80      	pop	{r7, pc}
 800085c:	20000568 	.word	0x20000568
 8000860:	080088f0 	.word	0x080088f0

08000864 <WATER_OUT_system>:

static void WATER_OUT_system(uint8_t id){
 8000864:	b580      	push	{r7, lr}
 8000866:	b082      	sub	sp, #8
 8000868:	af00      	add	r7, sp, #0
 800086a:	0002      	movs	r2, r0
 800086c:	1dfb      	adds	r3, r7, #7
 800086e:	701a      	strb	r2, [r3, #0]
	switch (system_state[id]) {
 8000870:	1dfb      	adds	r3, r7, #7
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	4a0b      	ldr	r2, [pc, #44]	; (80008a4 <WATER_OUT_system+0x40>)
 8000876:	5cd3      	ldrb	r3, [r2, r3]
 8000878:	2b00      	cmp	r3, #0
 800087a:	d002      	beq.n	8000882 <WATER_OUT_system+0x1e>
 800087c:	2b01      	cmp	r3, #1
 800087e:	d006      	beq.n	800088e <WATER_OUT_system+0x2a>
			break;
		case WATER_OUT_OPEN:
			WATER_OUT_open(id);
			break;
		default:
			break;
 8000880:	e00b      	b.n	800089a <WATER_OUT_system+0x36>
			WATER_OUT_close(id);
 8000882:	1dfb      	adds	r3, r7, #7
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	0018      	movs	r0, r3
 8000888:	f000 fe74 	bl	8001574 <WATER_OUT_close>
			break;
 800088c:	e005      	b.n	800089a <WATER_OUT_system+0x36>
			WATER_OUT_open(id);
 800088e:	1dfb      	adds	r3, r7, #7
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	0018      	movs	r0, r3
 8000894:	f000 fe40 	bl	8001518 <WATER_OUT_open>
			break;
 8000898:	46c0      	nop			; (mov r8, r8)
	}
}
 800089a:	46c0      	nop			; (mov r8, r8)
 800089c:	46bd      	mov	sp, r7
 800089e:	b002      	add	sp, #8
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	46c0      	nop			; (mov r8, r8)
 80008a4:	20000570 	.word	0x20000570

080008a8 <TEMP_init>:

static void TEMP_init(uint8_t id){
 80008a8:	b590      	push	{r4, r7, lr}
 80008aa:	b085      	sub	sp, #20
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	0002      	movs	r2, r0
 80008b0:	1dfb      	adds	r3, r7, #7
 80008b2:	701a      	strb	r2, [r3, #0]
	void (*fn)(void) = (id == SYSTEM0) ? timeout_temp0 : timeout_temp1;
 80008b4:	1dfb      	adds	r3, r7, #7
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d101      	bne.n	80008c0 <TEMP_init+0x18>
 80008bc:	4b0d      	ldr	r3, [pc, #52]	; (80008f4 <TEMP_init+0x4c>)
 80008be:	e000      	b.n	80008c2 <TEMP_init+0x1a>
 80008c0:	4b0d      	ldr	r3, [pc, #52]	; (80008f8 <TEMP_init+0x50>)
 80008c2:	60fb      	str	r3, [r7, #12]
	timeout_temp_id[id] = SCH_Add_Task(fn, CHECK_TEMP_DURATION, CHECK_TEMP_DURATION);
 80008c4:	1dfb      	adds	r3, r7, #7
 80008c6:	781c      	ldrb	r4, [r3, #0]
 80008c8:	23fa      	movs	r3, #250	; 0xfa
 80008ca:	005a      	lsls	r2, r3, #1
 80008cc:	23fa      	movs	r3, #250	; 0xfa
 80008ce:	0059      	lsls	r1, r3, #1
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	0018      	movs	r0, r3
 80008d4:	f002 fbb8 	bl	8003048 <SCH_Add_Task>
 80008d8:	0001      	movs	r1, r0
 80008da:	4b08      	ldr	r3, [pc, #32]	; (80008fc <TEMP_init+0x54>)
 80008dc:	00a2      	lsls	r2, r4, #2
 80008de:	50d1      	str	r1, [r2, r3]
	temp_state[id] =TEMP_HOT;
 80008e0:	1dfb      	adds	r3, r7, #7
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	4a06      	ldr	r2, [pc, #24]	; (8000900 <TEMP_init+0x58>)
 80008e6:	2101      	movs	r1, #1
 80008e8:	54d1      	strb	r1, [r2, r3]
}
 80008ea:	46c0      	nop			; (mov r8, r8)
 80008ec:	46bd      	mov	sp, r7
 80008ee:	b005      	add	sp, #20
 80008f0:	bd90      	pop	{r4, r7, pc}
 80008f2:	46c0      	nop			; (mov r8, r8)
 80008f4:	08000501 	.word	0x08000501
 80008f8:	08000515 	.word	0x08000515
 80008fc:	20000410 	.word	0x20000410
 8000900:	20000564 	.word	0x20000564

08000904 <TEMP_hot>:
static void TEMP_hot(uint8_t id){
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
 800090a:	0002      	movs	r2, r0
 800090c:	1dfb      	adds	r3, r7, #7
 800090e:	701a      	strb	r2, [r3, #0]
	if(timeout_temp[id]){
 8000910:	1dfb      	adds	r3, r7, #7
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	4a41      	ldr	r2, [pc, #260]	; (8000a1c <TEMP_hot+0x118>)
 8000916:	5cd3      	ldrb	r3, [r2, r3]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d100      	bne.n	800091e <TEMP_hot+0x1a>
 800091c:	e07a      	b.n	8000a14 <TEMP_hot+0x110>
		UART_send(UART_3, "TEMP: HOT\n", sizeof("TEMP: HOT\n"));
 800091e:	4b40      	ldr	r3, [pc, #256]	; (8000a20 <TEMP_hot+0x11c>)
 8000920:	220b      	movs	r2, #11
 8000922:	0019      	movs	r1, r3
 8000924:	2002      	movs	r0, #2
 8000926:	f001 fc5f 	bl	80021e8 <UART_send>
		timeout_temp[id] = false;
 800092a:	1dfb      	adds	r3, r7, #7
 800092c:	781b      	ldrb	r3, [r3, #0]
 800092e:	4a3b      	ldr	r2, [pc, #236]	; (8000a1c <TEMP_hot+0x118>)
 8000930:	2100      	movs	r1, #0
 8000932:	54d1      	strb	r1, [r2, r3]
		if (waterout[id].temp() > 100) {
 8000934:	1dfb      	adds	r3, r7, #7
 8000936:	781a      	ldrb	r2, [r3, #0]
 8000938:	493a      	ldr	r1, [pc, #232]	; (8000a24 <TEMP_hot+0x120>)
 800093a:	0013      	movs	r3, r2
 800093c:	00db      	lsls	r3, r3, #3
 800093e:	189b      	adds	r3, r3, r2
 8000940:	009b      	lsls	r3, r3, #2
 8000942:	585b      	ldr	r3, [r3, r1]
 8000944:	4798      	blx	r3
 8000946:	1c03      	adds	r3, r0, #0
 8000948:	4937      	ldr	r1, [pc, #220]	; (8000a28 <TEMP_hot+0x124>)
 800094a:	1c18      	adds	r0, r3, #0
 800094c:	f7ff fc94 	bl	8000278 <__aeabi_fcmpgt>
 8000950:	1e03      	subs	r3, r0, #0
 8000952:	d017      	beq.n	8000984 <TEMP_hot+0x80>
			temp_state[id] = TEMP_TOO_HOT;
 8000954:	1dfb      	adds	r3, r7, #7
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	4a34      	ldr	r2, [pc, #208]	; (8000a2c <TEMP_hot+0x128>)
 800095a:	2102      	movs	r1, #2
 800095c:	54d1      	strb	r1, [r2, r3]
			waterout[id].set_relay(DEVICE_CLOSE);
 800095e:	1dfb      	adds	r3, r7, #7
 8000960:	781a      	ldrb	r2, [r3, #0]
 8000962:	4930      	ldr	r1, [pc, #192]	; (8000a24 <TEMP_hot+0x120>)
 8000964:	0013      	movs	r3, r2
 8000966:	00db      	lsls	r3, r3, #3
 8000968:	189b      	adds	r3, r3, r2
 800096a:	009b      	lsls	r3, r3, #2
 800096c:	18cb      	adds	r3, r1, r3
 800096e:	3320      	adds	r3, #32
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	2001      	movs	r0, #1
 8000974:	4798      	blx	r3
			counter_temp[id] = 0;
 8000976:	1dfb      	adds	r3, r7, #7
 8000978:	781a      	ldrb	r2, [r3, #0]
 800097a:	4b2d      	ldr	r3, [pc, #180]	; (8000a30 <TEMP_hot+0x12c>)
 800097c:	0092      	lsls	r2, r2, #2
 800097e:	2100      	movs	r1, #0
 8000980:	50d1      	str	r1, [r2, r3]
		}else if(waterout[id].temp() < 50){
			temp_state[id] = TEMP_COOL;
			counter_temp[id] = 0;
		}
	}
}
 8000982:	e047      	b.n	8000a14 <TEMP_hot+0x110>
		}else if(waterout[id].temp() < 85 && waterout[id].temp() >= 50 ){
 8000984:	1dfb      	adds	r3, r7, #7
 8000986:	781a      	ldrb	r2, [r3, #0]
 8000988:	4926      	ldr	r1, [pc, #152]	; (8000a24 <TEMP_hot+0x120>)
 800098a:	0013      	movs	r3, r2
 800098c:	00db      	lsls	r3, r3, #3
 800098e:	189b      	adds	r3, r3, r2
 8000990:	009b      	lsls	r3, r3, #2
 8000992:	585b      	ldr	r3, [r3, r1]
 8000994:	4798      	blx	r3
 8000996:	1c03      	adds	r3, r0, #0
 8000998:	4926      	ldr	r1, [pc, #152]	; (8000a34 <TEMP_hot+0x130>)
 800099a:	1c18      	adds	r0, r3, #0
 800099c:	f7ff fc58 	bl	8000250 <__aeabi_fcmplt>
 80009a0:	1e03      	subs	r3, r0, #0
 80009a2:	d01b      	beq.n	80009dc <TEMP_hot+0xd8>
 80009a4:	1dfb      	adds	r3, r7, #7
 80009a6:	781a      	ldrb	r2, [r3, #0]
 80009a8:	491e      	ldr	r1, [pc, #120]	; (8000a24 <TEMP_hot+0x120>)
 80009aa:	0013      	movs	r3, r2
 80009ac:	00db      	lsls	r3, r3, #3
 80009ae:	189b      	adds	r3, r3, r2
 80009b0:	009b      	lsls	r3, r3, #2
 80009b2:	585b      	ldr	r3, [r3, r1]
 80009b4:	4798      	blx	r3
 80009b6:	1c03      	adds	r3, r0, #0
 80009b8:	491f      	ldr	r1, [pc, #124]	; (8000a38 <TEMP_hot+0x134>)
 80009ba:	1c18      	adds	r0, r3, #0
 80009bc:	f7ff fc66 	bl	800028c <__aeabi_fcmpge>
 80009c0:	1e03      	subs	r3, r0, #0
 80009c2:	d00b      	beq.n	80009dc <TEMP_hot+0xd8>
			temp_state[id] = TEMP_NOT_HOT_ENOUGH;
 80009c4:	1dfb      	adds	r3, r7, #7
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	4a18      	ldr	r2, [pc, #96]	; (8000a2c <TEMP_hot+0x128>)
 80009ca:	2103      	movs	r1, #3
 80009cc:	54d1      	strb	r1, [r2, r3]
			counter_temp[id] = 0;
 80009ce:	1dfb      	adds	r3, r7, #7
 80009d0:	781a      	ldrb	r2, [r3, #0]
 80009d2:	4b17      	ldr	r3, [pc, #92]	; (8000a30 <TEMP_hot+0x12c>)
 80009d4:	0092      	lsls	r2, r2, #2
 80009d6:	2100      	movs	r1, #0
 80009d8:	50d1      	str	r1, [r2, r3]
}
 80009da:	e01b      	b.n	8000a14 <TEMP_hot+0x110>
		}else if(waterout[id].temp() < 50){
 80009dc:	1dfb      	adds	r3, r7, #7
 80009de:	781a      	ldrb	r2, [r3, #0]
 80009e0:	4910      	ldr	r1, [pc, #64]	; (8000a24 <TEMP_hot+0x120>)
 80009e2:	0013      	movs	r3, r2
 80009e4:	00db      	lsls	r3, r3, #3
 80009e6:	189b      	adds	r3, r3, r2
 80009e8:	009b      	lsls	r3, r3, #2
 80009ea:	585b      	ldr	r3, [r3, r1]
 80009ec:	4798      	blx	r3
 80009ee:	1c03      	adds	r3, r0, #0
 80009f0:	4911      	ldr	r1, [pc, #68]	; (8000a38 <TEMP_hot+0x134>)
 80009f2:	1c18      	adds	r0, r3, #0
 80009f4:	f7ff fc2c 	bl	8000250 <__aeabi_fcmplt>
 80009f8:	1e03      	subs	r3, r0, #0
 80009fa:	d100      	bne.n	80009fe <TEMP_hot+0xfa>
}
 80009fc:	e00a      	b.n	8000a14 <TEMP_hot+0x110>
			temp_state[id] = TEMP_COOL;
 80009fe:	1dfb      	adds	r3, r7, #7
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	4a0a      	ldr	r2, [pc, #40]	; (8000a2c <TEMP_hot+0x128>)
 8000a04:	2104      	movs	r1, #4
 8000a06:	54d1      	strb	r1, [r2, r3]
			counter_temp[id] = 0;
 8000a08:	1dfb      	adds	r3, r7, #7
 8000a0a:	781a      	ldrb	r2, [r3, #0]
 8000a0c:	4b08      	ldr	r3, [pc, #32]	; (8000a30 <TEMP_hot+0x12c>)
 8000a0e:	0092      	lsls	r2, r2, #2
 8000a10:	2100      	movs	r1, #0
 8000a12:	50d1      	str	r1, [r2, r3]
}
 8000a14:	46c0      	nop			; (mov r8, r8)
 8000a16:	46bd      	mov	sp, r7
 8000a18:	b002      	add	sp, #8
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	20000404 	.word	0x20000404
 8000a20:	080085dc 	.word	0x080085dc
 8000a24:	20000000 	.word	0x20000000
 8000a28:	42c80000 	.word	0x42c80000
 8000a2c:	20000564 	.word	0x20000564
 8000a30:	20000428 	.word	0x20000428
 8000a34:	42aa0000 	.word	0x42aa0000
 8000a38:	42480000 	.word	0x42480000

08000a3c <TEMP_too_hot>:
static void TEMP_too_hot(uint8_t id){
 8000a3c:	b590      	push	{r4, r7, lr}
 8000a3e:	b085      	sub	sp, #20
 8000a40:	af02      	add	r7, sp, #8
 8000a42:	0002      	movs	r2, r0
 8000a44:	1dfb      	adds	r3, r7, #7
 8000a46:	701a      	strb	r2, [r3, #0]
	if(timeout_temp[id]){
 8000a48:	1dfb      	adds	r3, r7, #7
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	4a2c      	ldr	r2, [pc, #176]	; (8000b00 <TEMP_too_hot+0xc4>)
 8000a4e:	5cd3      	ldrb	r3, [r2, r3]
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d050      	beq.n	8000af6 <TEMP_too_hot+0xba>
		UART_send(UART_3, "TEMP: TOO HOT\n", sizeof("TEMP: TOO HOT\n"));
 8000a54:	4b2b      	ldr	r3, [pc, #172]	; (8000b04 <TEMP_too_hot+0xc8>)
 8000a56:	220f      	movs	r2, #15
 8000a58:	0019      	movs	r1, r3
 8000a5a:	2002      	movs	r0, #2
 8000a5c:	f001 fbc4 	bl	80021e8 <UART_send>
		timeout_temp[id] = false;
 8000a60:	1dfb      	adds	r3, r7, #7
 8000a62:	781b      	ldrb	r3, [r3, #0]
 8000a64:	4a26      	ldr	r2, [pc, #152]	; (8000b00 <TEMP_too_hot+0xc4>)
 8000a66:	2100      	movs	r1, #0
 8000a68:	54d1      	strb	r1, [r2, r3]
		if(waterout[id].temp() < 95) {
 8000a6a:	1dfb      	adds	r3, r7, #7
 8000a6c:	781a      	ldrb	r2, [r3, #0]
 8000a6e:	4926      	ldr	r1, [pc, #152]	; (8000b08 <TEMP_too_hot+0xcc>)
 8000a70:	0013      	movs	r3, r2
 8000a72:	00db      	lsls	r3, r3, #3
 8000a74:	189b      	adds	r3, r3, r2
 8000a76:	009b      	lsls	r3, r3, #2
 8000a78:	585b      	ldr	r3, [r3, r1]
 8000a7a:	4798      	blx	r3
 8000a7c:	1c03      	adds	r3, r0, #0
 8000a7e:	4923      	ldr	r1, [pc, #140]	; (8000b0c <TEMP_too_hot+0xd0>)
 8000a80:	1c18      	adds	r0, r3, #0
 8000a82:	f7ff fbe5 	bl	8000250 <__aeabi_fcmplt>
 8000a86:	1e03      	subs	r3, r0, #0
 8000a88:	d005      	beq.n	8000a96 <TEMP_too_hot+0x5a>
			temp_state[id] = TEMP_HOT;
 8000a8a:	1dfb      	adds	r3, r7, #7
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	4a20      	ldr	r2, [pc, #128]	; (8000b10 <TEMP_too_hot+0xd4>)
 8000a90:	2101      	movs	r1, #1
 8000a92:	54d1      	strb	r1, [r2, r3]
 8000a94:	e008      	b.n	8000aa8 <TEMP_too_hot+0x6c>
		}else{
			counter_temp[id]++;
 8000a96:	1dfb      	adds	r3, r7, #7
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	4a1e      	ldr	r2, [pc, #120]	; (8000b14 <TEMP_too_hot+0xd8>)
 8000a9c:	0099      	lsls	r1, r3, #2
 8000a9e:	588a      	ldr	r2, [r1, r2]
 8000aa0:	1c51      	adds	r1, r2, #1
 8000aa2:	4a1c      	ldr	r2, [pc, #112]	; (8000b14 <TEMP_too_hot+0xd8>)
 8000aa4:	009b      	lsls	r3, r3, #2
 8000aa6:	5099      	str	r1, [r3, r2]
		}

		if(counter_temp[id] >= MAX_COUNTS){
 8000aa8:	1dfb      	adds	r3, r7, #7
 8000aaa:	781a      	ldrb	r2, [r3, #0]
 8000aac:	4b19      	ldr	r3, [pc, #100]	; (8000b14 <TEMP_too_hot+0xd8>)
 8000aae:	0092      	lsls	r2, r2, #2
 8000ab0:	58d3      	ldr	r3, [r2, r3]
 8000ab2:	2b63      	cmp	r3, #99	; 0x63
 8000ab4:	d91f      	bls.n	8000af6 <TEMP_too_hot+0xba>
			temp_state[id] = TEMP_EROR;
 8000ab6:	1dfb      	adds	r3, r7, #7
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	4a15      	ldr	r2, [pc, #84]	; (8000b10 <TEMP_too_hot+0xd4>)
 8000abc:	2105      	movs	r1, #5
 8000abe:	54d1      	strb	r1, [r2, r3]
			waterout[id].set_relay(DEVICE_CLOSE);
 8000ac0:	1dfb      	adds	r3, r7, #7
 8000ac2:	781a      	ldrb	r2, [r3, #0]
 8000ac4:	4910      	ldr	r1, [pc, #64]	; (8000b08 <TEMP_too_hot+0xcc>)
 8000ac6:	0013      	movs	r3, r2
 8000ac8:	00db      	lsls	r3, r3, #3
 8000aca:	189b      	adds	r3, r3, r2
 8000acc:	009b      	lsls	r3, r3, #2
 8000ace:	18cb      	adds	r3, r1, r3
 8000ad0:	3320      	adds	r3, #32
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	2001      	movs	r0, #1
 8000ad6:	4798      	blx	r3
			sprintf(MSG_temp[id],"%s%d%s","ERROR TEMP ",id,": TOO HOT\n");
 8000ad8:	1dfb      	adds	r3, r7, #7
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	2232      	movs	r2, #50	; 0x32
 8000ade:	435a      	muls	r2, r3
 8000ae0:	4b0d      	ldr	r3, [pc, #52]	; (8000b18 <TEMP_too_hot+0xdc>)
 8000ae2:	18d0      	adds	r0, r2, r3
 8000ae4:	1dfb      	adds	r3, r7, #7
 8000ae6:	781c      	ldrb	r4, [r3, #0]
 8000ae8:	4a0c      	ldr	r2, [pc, #48]	; (8000b1c <TEMP_too_hot+0xe0>)
 8000aea:	490d      	ldr	r1, [pc, #52]	; (8000b20 <TEMP_too_hot+0xe4>)
 8000aec:	4b0d      	ldr	r3, [pc, #52]	; (8000b24 <TEMP_too_hot+0xe8>)
 8000aee:	9300      	str	r3, [sp, #0]
 8000af0:	0023      	movs	r3, r4
 8000af2:	f007 f907 	bl	8007d04 <siprintf>
		}
	}
}
 8000af6:	46c0      	nop			; (mov r8, r8)
 8000af8:	46bd      	mov	sp, r7
 8000afa:	b003      	add	sp, #12
 8000afc:	bd90      	pop	{r4, r7, pc}
 8000afe:	46c0      	nop			; (mov r8, r8)
 8000b00:	20000404 	.word	0x20000404
 8000b04:	080085e8 	.word	0x080085e8
 8000b08:	20000000 	.word	0x20000000
 8000b0c:	42be0000 	.word	0x42be0000
 8000b10:	20000564 	.word	0x20000564
 8000b14:	20000428 	.word	0x20000428
 8000b18:	20000438 	.word	0x20000438
 8000b1c:	080085f8 	.word	0x080085f8
 8000b20:	08008604 	.word	0x08008604
 8000b24:	0800860c 	.word	0x0800860c

08000b28 <TEMP_cool>:
static void TEMP_cool(uint8_t id){
 8000b28:	b590      	push	{r4, r7, lr}
 8000b2a:	b085      	sub	sp, #20
 8000b2c:	af02      	add	r7, sp, #8
 8000b2e:	0002      	movs	r2, r0
 8000b30:	1dfb      	adds	r3, r7, #7
 8000b32:	701a      	strb	r2, [r3, #0]

	if(water_state[id] == WATER_EMPTY || water_state[id] == WATER_EROR){
 8000b34:	1dfb      	adds	r3, r7, #7
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	4a4a      	ldr	r2, [pc, #296]	; (8000c64 <TEMP_cool+0x13c>)
 8000b3a:	5cd3      	ldrb	r3, [r2, r3]
 8000b3c:	2b02      	cmp	r3, #2
 8000b3e:	d005      	beq.n	8000b4c <TEMP_cool+0x24>
 8000b40:	1dfb      	adds	r3, r7, #7
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	4a47      	ldr	r2, [pc, #284]	; (8000c64 <TEMP_cool+0x13c>)
 8000b46:	5cd3      	ldrb	r3, [r2, r3]
 8000b48:	2b04      	cmp	r3, #4
 8000b4a:	d112      	bne.n	8000b72 <TEMP_cool+0x4a>
		counter_temp[id] = 0;
 8000b4c:	1dfb      	adds	r3, r7, #7
 8000b4e:	781a      	ldrb	r2, [r3, #0]
 8000b50:	4b45      	ldr	r3, [pc, #276]	; (8000c68 <TEMP_cool+0x140>)
 8000b52:	0092      	lsls	r2, r2, #2
 8000b54:	2100      	movs	r1, #0
 8000b56:	50d1      	str	r1, [r2, r3]
		waterout[id].set_relay(DEVICE_CLOSE);
 8000b58:	1dfb      	adds	r3, r7, #7
 8000b5a:	781a      	ldrb	r2, [r3, #0]
 8000b5c:	4943      	ldr	r1, [pc, #268]	; (8000c6c <TEMP_cool+0x144>)
 8000b5e:	0013      	movs	r3, r2
 8000b60:	00db      	lsls	r3, r3, #3
 8000b62:	189b      	adds	r3, r3, r2
 8000b64:	009b      	lsls	r3, r3, #2
 8000b66:	18cb      	adds	r3, r1, r3
 8000b68:	3320      	adds	r3, #32
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	2001      	movs	r0, #1
 8000b6e:	4798      	blx	r3
 8000b70:	e00b      	b.n	8000b8a <TEMP_cool+0x62>
	}else{
		waterout[id].set_relay(DEVICE_OPEN);
 8000b72:	1dfb      	adds	r3, r7, #7
 8000b74:	781a      	ldrb	r2, [r3, #0]
 8000b76:	493d      	ldr	r1, [pc, #244]	; (8000c6c <TEMP_cool+0x144>)
 8000b78:	0013      	movs	r3, r2
 8000b7a:	00db      	lsls	r3, r3, #3
 8000b7c:	189b      	adds	r3, r3, r2
 8000b7e:	009b      	lsls	r3, r3, #2
 8000b80:	18cb      	adds	r3, r1, r3
 8000b82:	3320      	adds	r3, #32
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	2000      	movs	r0, #0
 8000b88:	4798      	blx	r3
	}
	if(timeout_temp[id]){
 8000b8a:	1dfb      	adds	r3, r7, #7
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	4a38      	ldr	r2, [pc, #224]	; (8000c70 <TEMP_cool+0x148>)
 8000b90:	5cd3      	ldrb	r3, [r2, r3]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d062      	beq.n	8000c5c <TEMP_cool+0x134>
		UART_send(UART_3, "TEMP: COOL\n", sizeof("TEMP: COOL\n"));
 8000b96:	4b37      	ldr	r3, [pc, #220]	; (8000c74 <TEMP_cool+0x14c>)
 8000b98:	220c      	movs	r2, #12
 8000b9a:	0019      	movs	r1, r3
 8000b9c:	2002      	movs	r0, #2
 8000b9e:	f001 fb23 	bl	80021e8 <UART_send>
		timeout_temp[id] = false;
 8000ba2:	1dfb      	adds	r3, r7, #7
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	4a32      	ldr	r2, [pc, #200]	; (8000c70 <TEMP_cool+0x148>)
 8000ba8:	2100      	movs	r1, #0
 8000baa:	54d1      	strb	r1, [r2, r3]
		if(waterout[id].temp() > 50){
 8000bac:	1dfb      	adds	r3, r7, #7
 8000bae:	781a      	ldrb	r2, [r3, #0]
 8000bb0:	492e      	ldr	r1, [pc, #184]	; (8000c6c <TEMP_cool+0x144>)
 8000bb2:	0013      	movs	r3, r2
 8000bb4:	00db      	lsls	r3, r3, #3
 8000bb6:	189b      	adds	r3, r3, r2
 8000bb8:	009b      	lsls	r3, r3, #2
 8000bba:	585b      	ldr	r3, [r3, r1]
 8000bbc:	4798      	blx	r3
 8000bbe:	1c03      	adds	r3, r0, #0
 8000bc0:	492d      	ldr	r1, [pc, #180]	; (8000c78 <TEMP_cool+0x150>)
 8000bc2:	1c18      	adds	r0, r3, #0
 8000bc4:	f7ff fb58 	bl	8000278 <__aeabi_fcmpgt>
 8000bc8:	1e03      	subs	r3, r0, #0
 8000bca:	d017      	beq.n	8000bfc <TEMP_cool+0xd4>
			temp_state[id] = TEMP_NOT_HOT_ENOUGH;
 8000bcc:	1dfb      	adds	r3, r7, #7
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	4a2a      	ldr	r2, [pc, #168]	; (8000c7c <TEMP_cool+0x154>)
 8000bd2:	2103      	movs	r1, #3
 8000bd4:	54d1      	strb	r1, [r2, r3]
			waterout[id].set_relay(DEVICE_OPEN);
 8000bd6:	1dfb      	adds	r3, r7, #7
 8000bd8:	781a      	ldrb	r2, [r3, #0]
 8000bda:	4924      	ldr	r1, [pc, #144]	; (8000c6c <TEMP_cool+0x144>)
 8000bdc:	0013      	movs	r3, r2
 8000bde:	00db      	lsls	r3, r3, #3
 8000be0:	189b      	adds	r3, r3, r2
 8000be2:	009b      	lsls	r3, r3, #2
 8000be4:	18cb      	adds	r3, r1, r3
 8000be6:	3320      	adds	r3, #32
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	2000      	movs	r0, #0
 8000bec:	4798      	blx	r3
			counter_temp[id] = 0;
 8000bee:	1dfb      	adds	r3, r7, #7
 8000bf0:	781a      	ldrb	r2, [r3, #0]
 8000bf2:	4b1d      	ldr	r3, [pc, #116]	; (8000c68 <TEMP_cool+0x140>)
 8000bf4:	0092      	lsls	r2, r2, #2
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	50d1      	str	r1, [r2, r3]
 8000bfa:	e008      	b.n	8000c0e <TEMP_cool+0xe6>
		}else{
			counter_temp[id]++;
 8000bfc:	1dfb      	adds	r3, r7, #7
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	4a19      	ldr	r2, [pc, #100]	; (8000c68 <TEMP_cool+0x140>)
 8000c02:	0099      	lsls	r1, r3, #2
 8000c04:	588a      	ldr	r2, [r1, r2]
 8000c06:	1c51      	adds	r1, r2, #1
 8000c08:	4a17      	ldr	r2, [pc, #92]	; (8000c68 <TEMP_cool+0x140>)
 8000c0a:	009b      	lsls	r3, r3, #2
 8000c0c:	5099      	str	r1, [r3, r2]
		}
		if(counter_temp[id] >= MAX_COUNTS){
 8000c0e:	1dfb      	adds	r3, r7, #7
 8000c10:	781a      	ldrb	r2, [r3, #0]
 8000c12:	4b15      	ldr	r3, [pc, #84]	; (8000c68 <TEMP_cool+0x140>)
 8000c14:	0092      	lsls	r2, r2, #2
 8000c16:	58d3      	ldr	r3, [r2, r3]
 8000c18:	2b63      	cmp	r3, #99	; 0x63
 8000c1a:	d91f      	bls.n	8000c5c <TEMP_cool+0x134>
			temp_state[id] = TEMP_EROR;
 8000c1c:	1dfb      	adds	r3, r7, #7
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	4a16      	ldr	r2, [pc, #88]	; (8000c7c <TEMP_cool+0x154>)
 8000c22:	2105      	movs	r1, #5
 8000c24:	54d1      	strb	r1, [r2, r3]
			waterout[id].set_relay(DEVICE_CLOSE);
 8000c26:	1dfb      	adds	r3, r7, #7
 8000c28:	781a      	ldrb	r2, [r3, #0]
 8000c2a:	4910      	ldr	r1, [pc, #64]	; (8000c6c <TEMP_cool+0x144>)
 8000c2c:	0013      	movs	r3, r2
 8000c2e:	00db      	lsls	r3, r3, #3
 8000c30:	189b      	adds	r3, r3, r2
 8000c32:	009b      	lsls	r3, r3, #2
 8000c34:	18cb      	adds	r3, r1, r3
 8000c36:	3320      	adds	r3, #32
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	2001      	movs	r0, #1
 8000c3c:	4798      	blx	r3
			sprintf(MSG_temp[id],"%s%d%s","ERROR TEMP ",id,": TOO COOL\n");
 8000c3e:	1dfb      	adds	r3, r7, #7
 8000c40:	781b      	ldrb	r3, [r3, #0]
 8000c42:	2232      	movs	r2, #50	; 0x32
 8000c44:	435a      	muls	r2, r3
 8000c46:	4b0e      	ldr	r3, [pc, #56]	; (8000c80 <TEMP_cool+0x158>)
 8000c48:	18d0      	adds	r0, r2, r3
 8000c4a:	1dfb      	adds	r3, r7, #7
 8000c4c:	781c      	ldrb	r4, [r3, #0]
 8000c4e:	4a0d      	ldr	r2, [pc, #52]	; (8000c84 <TEMP_cool+0x15c>)
 8000c50:	490d      	ldr	r1, [pc, #52]	; (8000c88 <TEMP_cool+0x160>)
 8000c52:	4b0e      	ldr	r3, [pc, #56]	; (8000c8c <TEMP_cool+0x164>)
 8000c54:	9300      	str	r3, [sp, #0]
 8000c56:	0023      	movs	r3, r4
 8000c58:	f007 f854 	bl	8007d04 <siprintf>
		}
	}
}
 8000c5c:	46c0      	nop			; (mov r8, r8)
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	b003      	add	sp, #12
 8000c62:	bd90      	pop	{r4, r7, pc}
 8000c64:	20000568 	.word	0x20000568
 8000c68:	20000428 	.word	0x20000428
 8000c6c:	20000000 	.word	0x20000000
 8000c70:	20000404 	.word	0x20000404
 8000c74:	08008618 	.word	0x08008618
 8000c78:	42480000 	.word	0x42480000
 8000c7c:	20000564 	.word	0x20000564
 8000c80:	20000438 	.word	0x20000438
 8000c84:	080085f8 	.word	0x080085f8
 8000c88:	08008604 	.word	0x08008604
 8000c8c:	08008624 	.word	0x08008624

08000c90 <TEMP_not_hot_enough>:
static void TEMP_not_hot_enough(uint8_t id){
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	0002      	movs	r2, r0
 8000c98:	1dfb      	adds	r3, r7, #7
 8000c9a:	701a      	strb	r2, [r3, #0]

	if(water_state[id] == WATER_EMPTY || water_state[id] == WATER_EROR){
 8000c9c:	1dfb      	adds	r3, r7, #7
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	4a3a      	ldr	r2, [pc, #232]	; (8000d8c <TEMP_not_hot_enough+0xfc>)
 8000ca2:	5cd3      	ldrb	r3, [r2, r3]
 8000ca4:	2b02      	cmp	r3, #2
 8000ca6:	d005      	beq.n	8000cb4 <TEMP_not_hot_enough+0x24>
 8000ca8:	1dfb      	adds	r3, r7, #7
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	4a37      	ldr	r2, [pc, #220]	; (8000d8c <TEMP_not_hot_enough+0xfc>)
 8000cae:	5cd3      	ldrb	r3, [r2, r3]
 8000cb0:	2b04      	cmp	r3, #4
 8000cb2:	d10c      	bne.n	8000cce <TEMP_not_hot_enough+0x3e>
		waterout[id].set_relay(DEVICE_CLOSE);
 8000cb4:	1dfb      	adds	r3, r7, #7
 8000cb6:	781a      	ldrb	r2, [r3, #0]
 8000cb8:	4935      	ldr	r1, [pc, #212]	; (8000d90 <TEMP_not_hot_enough+0x100>)
 8000cba:	0013      	movs	r3, r2
 8000cbc:	00db      	lsls	r3, r3, #3
 8000cbe:	189b      	adds	r3, r3, r2
 8000cc0:	009b      	lsls	r3, r3, #2
 8000cc2:	18cb      	adds	r3, r1, r3
 8000cc4:	3320      	adds	r3, #32
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	2001      	movs	r0, #1
 8000cca:	4798      	blx	r3
 8000ccc:	e00b      	b.n	8000ce6 <TEMP_not_hot_enough+0x56>
	}else{
		waterout[id].set_relay(DEVICE_OPEN);
 8000cce:	1dfb      	adds	r3, r7, #7
 8000cd0:	781a      	ldrb	r2, [r3, #0]
 8000cd2:	492f      	ldr	r1, [pc, #188]	; (8000d90 <TEMP_not_hot_enough+0x100>)
 8000cd4:	0013      	movs	r3, r2
 8000cd6:	00db      	lsls	r3, r3, #3
 8000cd8:	189b      	adds	r3, r3, r2
 8000cda:	009b      	lsls	r3, r3, #2
 8000cdc:	18cb      	adds	r3, r1, r3
 8000cde:	3320      	adds	r3, #32
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	2000      	movs	r0, #0
 8000ce4:	4798      	blx	r3
	}
	if(timeout_temp[id]){
 8000ce6:	1dfb      	adds	r3, r7, #7
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	4a2a      	ldr	r2, [pc, #168]	; (8000d94 <TEMP_not_hot_enough+0x104>)
 8000cec:	5cd3      	ldrb	r3, [r2, r3]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d048      	beq.n	8000d84 <TEMP_not_hot_enough+0xf4>
		UART_send(UART_3, "TEMP: NOT HOT\n", sizeof("TEMP: NOT HOT\n"));
 8000cf2:	4b29      	ldr	r3, [pc, #164]	; (8000d98 <TEMP_not_hot_enough+0x108>)
 8000cf4:	220f      	movs	r2, #15
 8000cf6:	0019      	movs	r1, r3
 8000cf8:	2002      	movs	r0, #2
 8000cfa:	f001 fa75 	bl	80021e8 <UART_send>
		timeout_temp[id] = false;
 8000cfe:	1dfb      	adds	r3, r7, #7
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	4a24      	ldr	r2, [pc, #144]	; (8000d94 <TEMP_not_hot_enough+0x104>)
 8000d04:	2100      	movs	r1, #0
 8000d06:	54d1      	strb	r1, [r2, r3]
		if(waterout[id].temp() > 90){
 8000d08:	1dfb      	adds	r3, r7, #7
 8000d0a:	781a      	ldrb	r2, [r3, #0]
 8000d0c:	4920      	ldr	r1, [pc, #128]	; (8000d90 <TEMP_not_hot_enough+0x100>)
 8000d0e:	0013      	movs	r3, r2
 8000d10:	00db      	lsls	r3, r3, #3
 8000d12:	189b      	adds	r3, r3, r2
 8000d14:	009b      	lsls	r3, r3, #2
 8000d16:	585b      	ldr	r3, [r3, r1]
 8000d18:	4798      	blx	r3
 8000d1a:	1c03      	adds	r3, r0, #0
 8000d1c:	491f      	ldr	r1, [pc, #124]	; (8000d9c <TEMP_not_hot_enough+0x10c>)
 8000d1e:	1c18      	adds	r0, r3, #0
 8000d20:	f7ff faaa 	bl	8000278 <__aeabi_fcmpgt>
 8000d24:	1e03      	subs	r3, r0, #0
 8000d26:	d017      	beq.n	8000d58 <TEMP_not_hot_enough+0xc8>
			temp_state[id] = TEMP_HOT;
 8000d28:	1dfb      	adds	r3, r7, #7
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	4a1c      	ldr	r2, [pc, #112]	; (8000da0 <TEMP_not_hot_enough+0x110>)
 8000d2e:	2101      	movs	r1, #1
 8000d30:	54d1      	strb	r1, [r2, r3]
			waterout[id].set_relay(DEVICE_CLOSE);
 8000d32:	1dfb      	adds	r3, r7, #7
 8000d34:	781a      	ldrb	r2, [r3, #0]
 8000d36:	4916      	ldr	r1, [pc, #88]	; (8000d90 <TEMP_not_hot_enough+0x100>)
 8000d38:	0013      	movs	r3, r2
 8000d3a:	00db      	lsls	r3, r3, #3
 8000d3c:	189b      	adds	r3, r3, r2
 8000d3e:	009b      	lsls	r3, r3, #2
 8000d40:	18cb      	adds	r3, r1, r3
 8000d42:	3320      	adds	r3, #32
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	2001      	movs	r0, #1
 8000d48:	4798      	blx	r3
			counter_temp[id] = 0;
 8000d4a:	1dfb      	adds	r3, r7, #7
 8000d4c:	781a      	ldrb	r2, [r3, #0]
 8000d4e:	4b15      	ldr	r3, [pc, #84]	; (8000da4 <TEMP_not_hot_enough+0x114>)
 8000d50:	0092      	lsls	r2, r2, #2
 8000d52:	2100      	movs	r1, #0
 8000d54:	50d1      	str	r1, [r2, r3]
		}
		else if(waterout[id].temp() < 50){
			temp_state[id] = TEMP_COOL;
		}
	}
}
 8000d56:	e015      	b.n	8000d84 <TEMP_not_hot_enough+0xf4>
		else if(waterout[id].temp() < 50){
 8000d58:	1dfb      	adds	r3, r7, #7
 8000d5a:	781a      	ldrb	r2, [r3, #0]
 8000d5c:	490c      	ldr	r1, [pc, #48]	; (8000d90 <TEMP_not_hot_enough+0x100>)
 8000d5e:	0013      	movs	r3, r2
 8000d60:	00db      	lsls	r3, r3, #3
 8000d62:	189b      	adds	r3, r3, r2
 8000d64:	009b      	lsls	r3, r3, #2
 8000d66:	585b      	ldr	r3, [r3, r1]
 8000d68:	4798      	blx	r3
 8000d6a:	1c03      	adds	r3, r0, #0
 8000d6c:	490e      	ldr	r1, [pc, #56]	; (8000da8 <TEMP_not_hot_enough+0x118>)
 8000d6e:	1c18      	adds	r0, r3, #0
 8000d70:	f7ff fa6e 	bl	8000250 <__aeabi_fcmplt>
 8000d74:	1e03      	subs	r3, r0, #0
 8000d76:	d100      	bne.n	8000d7a <TEMP_not_hot_enough+0xea>
}
 8000d78:	e004      	b.n	8000d84 <TEMP_not_hot_enough+0xf4>
			temp_state[id] = TEMP_COOL;
 8000d7a:	1dfb      	adds	r3, r7, #7
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	4a08      	ldr	r2, [pc, #32]	; (8000da0 <TEMP_not_hot_enough+0x110>)
 8000d80:	2104      	movs	r1, #4
 8000d82:	54d1      	strb	r1, [r2, r3]
}
 8000d84:	46c0      	nop			; (mov r8, r8)
 8000d86:	46bd      	mov	sp, r7
 8000d88:	b002      	add	sp, #8
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	20000568 	.word	0x20000568
 8000d90:	20000000 	.word	0x20000000
 8000d94:	20000404 	.word	0x20000404
 8000d98:	08008630 	.word	0x08008630
 8000d9c:	42b40000 	.word	0x42b40000
 8000da0:	20000564 	.word	0x20000564
 8000da4:	20000428 	.word	0x20000428
 8000da8:	42480000 	.word	0x42480000

08000dac <TEMP_error>:
static void TEMP_error(uint8_t id){
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	0002      	movs	r2, r0
 8000db4:	1dfb      	adds	r3, r7, #7
 8000db6:	701a      	strb	r2, [r3, #0]

	if(timeout_temp[id]){
 8000db8:	1dfb      	adds	r3, r7, #7
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	4a22      	ldr	r2, [pc, #136]	; (8000e48 <TEMP_error+0x9c>)
 8000dbe:	5cd3      	ldrb	r3, [r2, r3]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d03c      	beq.n	8000e3e <TEMP_error+0x92>
		UART_send(UART_3, "TEMP: ER\n", sizeof("TEMP: ER\n"));
 8000dc4:	4b21      	ldr	r3, [pc, #132]	; (8000e4c <TEMP_error+0xa0>)
 8000dc6:	220a      	movs	r2, #10
 8000dc8:	0019      	movs	r1, r3
 8000dca:	2002      	movs	r0, #2
 8000dcc:	f001 fa0c 	bl	80021e8 <UART_send>
		timeout_temp[id] = false;
 8000dd0:	1dfb      	adds	r3, r7, #7
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	4a1c      	ldr	r2, [pc, #112]	; (8000e48 <TEMP_error+0x9c>)
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	54d1      	strb	r1, [r2, r3]
		UART_send(UART_3, MSG_temp[id], sizeof(MSG_temp[id]));
 8000dda:	1dfb      	adds	r3, r7, #7
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	2232      	movs	r2, #50	; 0x32
 8000de0:	435a      	muls	r2, r3
 8000de2:	4b1b      	ldr	r3, [pc, #108]	; (8000e50 <TEMP_error+0xa4>)
 8000de4:	18d3      	adds	r3, r2, r3
 8000de6:	2232      	movs	r2, #50	; 0x32
 8000de8:	0019      	movs	r1, r3
 8000dea:	2002      	movs	r0, #2
 8000dec:	f001 f9fc 	bl	80021e8 <UART_send>
		if(waterout[id].temp() > 65 && waterout[id].temp() < 80){
 8000df0:	1dfb      	adds	r3, r7, #7
 8000df2:	781a      	ldrb	r2, [r3, #0]
 8000df4:	4917      	ldr	r1, [pc, #92]	; (8000e54 <TEMP_error+0xa8>)
 8000df6:	0013      	movs	r3, r2
 8000df8:	00db      	lsls	r3, r3, #3
 8000dfa:	189b      	adds	r3, r3, r2
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	585b      	ldr	r3, [r3, r1]
 8000e00:	4798      	blx	r3
 8000e02:	1c03      	adds	r3, r0, #0
 8000e04:	4914      	ldr	r1, [pc, #80]	; (8000e58 <TEMP_error+0xac>)
 8000e06:	1c18      	adds	r0, r3, #0
 8000e08:	f7ff fa36 	bl	8000278 <__aeabi_fcmpgt>
 8000e0c:	1e03      	subs	r3, r0, #0
 8000e0e:	d100      	bne.n	8000e12 <TEMP_error+0x66>
			temp_state[id] = TEMP_HOT;
		}
	}
}
 8000e10:	e015      	b.n	8000e3e <TEMP_error+0x92>
		if(waterout[id].temp() > 65 && waterout[id].temp() < 80){
 8000e12:	1dfb      	adds	r3, r7, #7
 8000e14:	781a      	ldrb	r2, [r3, #0]
 8000e16:	490f      	ldr	r1, [pc, #60]	; (8000e54 <TEMP_error+0xa8>)
 8000e18:	0013      	movs	r3, r2
 8000e1a:	00db      	lsls	r3, r3, #3
 8000e1c:	189b      	adds	r3, r3, r2
 8000e1e:	009b      	lsls	r3, r3, #2
 8000e20:	585b      	ldr	r3, [r3, r1]
 8000e22:	4798      	blx	r3
 8000e24:	1c03      	adds	r3, r0, #0
 8000e26:	490d      	ldr	r1, [pc, #52]	; (8000e5c <TEMP_error+0xb0>)
 8000e28:	1c18      	adds	r0, r3, #0
 8000e2a:	f7ff fa11 	bl	8000250 <__aeabi_fcmplt>
 8000e2e:	1e03      	subs	r3, r0, #0
 8000e30:	d100      	bne.n	8000e34 <TEMP_error+0x88>
}
 8000e32:	e004      	b.n	8000e3e <TEMP_error+0x92>
			temp_state[id] = TEMP_HOT;
 8000e34:	1dfb      	adds	r3, r7, #7
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	4a09      	ldr	r2, [pc, #36]	; (8000e60 <TEMP_error+0xb4>)
 8000e3a:	2101      	movs	r1, #1
 8000e3c:	54d1      	strb	r1, [r2, r3]
}
 8000e3e:	46c0      	nop			; (mov r8, r8)
 8000e40:	46bd      	mov	sp, r7
 8000e42:	b002      	add	sp, #8
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	46c0      	nop			; (mov r8, r8)
 8000e48:	20000404 	.word	0x20000404
 8000e4c:	08008640 	.word	0x08008640
 8000e50:	20000438 	.word	0x20000438
 8000e54:	20000000 	.word	0x20000000
 8000e58:	42820000 	.word	0x42820000
 8000e5c:	42a00000 	.word	0x42a00000
 8000e60:	20000564 	.word	0x20000564

08000e64 <FLOW_init>:

static void FLOW_init(uint8_t id){
 8000e64:	b590      	push	{r4, r7, lr}
 8000e66:	b085      	sub	sp, #20
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	0002      	movs	r2, r0
 8000e6c:	1dfb      	adds	r3, r7, #7
 8000e6e:	701a      	strb	r2, [r3, #0]
	void (*fn)(void) = (id == SYSTEM0) ? timeout_flow0 : timeout_flow1;
 8000e70:	1dfb      	adds	r3, r7, #7
 8000e72:	781b      	ldrb	r3, [r3, #0]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d101      	bne.n	8000e7c <FLOW_init+0x18>
 8000e78:	4b0d      	ldr	r3, [pc, #52]	; (8000eb0 <FLOW_init+0x4c>)
 8000e7a:	e000      	b.n	8000e7e <FLOW_init+0x1a>
 8000e7c:	4b0d      	ldr	r3, [pc, #52]	; (8000eb4 <FLOW_init+0x50>)
 8000e7e:	60fb      	str	r3, [r7, #12]
	timeout_flow_id[id] = SCH_Add_Task(fn, CHECK_FLOWING_DURATION, CHECK_FLOWING_DURATION);
 8000e80:	1dfb      	adds	r3, r7, #7
 8000e82:	781c      	ldrb	r4, [r3, #0]
 8000e84:	23fa      	movs	r3, #250	; 0xfa
 8000e86:	009a      	lsls	r2, r3, #2
 8000e88:	23fa      	movs	r3, #250	; 0xfa
 8000e8a:	0099      	lsls	r1, r3, #2
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	0018      	movs	r0, r3
 8000e90:	f002 f8da 	bl	8003048 <SCH_Add_Task>
 8000e94:	0001      	movs	r1, r0
 8000e96:	4b08      	ldr	r3, [pc, #32]	; (8000eb8 <FLOW_init+0x54>)
 8000e98:	00a2      	lsls	r2, r4, #2
 8000e9a:	50d1      	str	r1, [r2, r3]
	flow_state[id] = FLOW_NORMAL;
 8000e9c:	1dfb      	adds	r3, r7, #7
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	4a06      	ldr	r2, [pc, #24]	; (8000ebc <FLOW_init+0x58>)
 8000ea2:	2101      	movs	r1, #1
 8000ea4:	54d1      	strb	r1, [r2, r3]
}
 8000ea6:	46c0      	nop			; (mov r8, r8)
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	b005      	add	sp, #20
 8000eac:	bd90      	pop	{r4, r7, pc}
 8000eae:	46c0      	nop			; (mov r8, r8)
 8000eb0:	08000529 	.word	0x08000529
 8000eb4:	0800053d 	.word	0x0800053d
 8000eb8:	20000418 	.word	0x20000418
 8000ebc:	2000056c 	.word	0x2000056c

08000ec0 <FLOW_normal>:
static void FLOW_normal(uint8_t id){
 8000ec0:	b590      	push	{r4, r7, lr}
 8000ec2:	b085      	sub	sp, #20
 8000ec4:	af02      	add	r7, sp, #8
 8000ec6:	0002      	movs	r2, r0
 8000ec8:	1dfb      	adds	r3, r7, #7
 8000eca:	701a      	strb	r2, [r3, #0]
	if(timeout_flow[id]){
 8000ecc:	1dfb      	adds	r3, r7, #7
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	4a2f      	ldr	r2, [pc, #188]	; (8000f90 <FLOW_normal+0xd0>)
 8000ed2:	5cd3      	ldrb	r3, [r2, r3]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d057      	beq.n	8000f88 <FLOW_normal+0xc8>
		timeout_flow[id] = false;
 8000ed8:	1dfb      	adds	r3, r7, #7
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	4a2c      	ldr	r2, [pc, #176]	; (8000f90 <FLOW_normal+0xd0>)
 8000ede:	2100      	movs	r1, #0
 8000ee0:	54d1      	strb	r1, [r2, r3]
		if(waterout[id].flow() && (system_state[id] == WATER_OUT_CLOSE)){
 8000ee2:	1dfb      	adds	r3, r7, #7
 8000ee4:	781a      	ldrb	r2, [r3, #0]
 8000ee6:	492b      	ldr	r1, [pc, #172]	; (8000f94 <FLOW_normal+0xd4>)
 8000ee8:	0013      	movs	r3, r2
 8000eea:	00db      	lsls	r3, r3, #3
 8000eec:	189b      	adds	r3, r3, r2
 8000eee:	009b      	lsls	r3, r3, #2
 8000ef0:	18cb      	adds	r3, r1, r3
 8000ef2:	3304      	adds	r3, #4
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	4798      	blx	r3
 8000ef8:	1e03      	subs	r3, r0, #0
 8000efa:	d019      	beq.n	8000f30 <FLOW_normal+0x70>
 8000efc:	1dfb      	adds	r3, r7, #7
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	4a25      	ldr	r2, [pc, #148]	; (8000f98 <FLOW_normal+0xd8>)
 8000f02:	5cd3      	ldrb	r3, [r2, r3]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d113      	bne.n	8000f30 <FLOW_normal+0x70>
			flow_state[id] = LEAKING;
 8000f08:	1dfb      	adds	r3, r7, #7
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	4a23      	ldr	r2, [pc, #140]	; (8000f9c <FLOW_normal+0xdc>)
 8000f0e:	2103      	movs	r1, #3
 8000f10:	54d1      	strb	r1, [r2, r3]
			sprintf(MSG_flow[id],"%s%d%s","ERROR FLOW ", id, ": WATER LEAKING\r\n");
 8000f12:	1dfb      	adds	r3, r7, #7
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	2232      	movs	r2, #50	; 0x32
 8000f18:	435a      	muls	r2, r3
 8000f1a:	4b21      	ldr	r3, [pc, #132]	; (8000fa0 <FLOW_normal+0xe0>)
 8000f1c:	18d0      	adds	r0, r2, r3
 8000f1e:	1dfb      	adds	r3, r7, #7
 8000f20:	781c      	ldrb	r4, [r3, #0]
 8000f22:	4a20      	ldr	r2, [pc, #128]	; (8000fa4 <FLOW_normal+0xe4>)
 8000f24:	4920      	ldr	r1, [pc, #128]	; (8000fa8 <FLOW_normal+0xe8>)
 8000f26:	4b21      	ldr	r3, [pc, #132]	; (8000fac <FLOW_normal+0xec>)
 8000f28:	9300      	str	r3, [sp, #0]
 8000f2a:	0023      	movs	r3, r4
 8000f2c:	f006 feea 	bl	8007d04 <siprintf>
		}
		if((!waterout[id].flow()) && (system_state[id] == WATER_OUT_OPEN)){
 8000f30:	1dfb      	adds	r3, r7, #7
 8000f32:	781a      	ldrb	r2, [r3, #0]
 8000f34:	4917      	ldr	r1, [pc, #92]	; (8000f94 <FLOW_normal+0xd4>)
 8000f36:	0013      	movs	r3, r2
 8000f38:	00db      	lsls	r3, r3, #3
 8000f3a:	189b      	adds	r3, r3, r2
 8000f3c:	009b      	lsls	r3, r3, #2
 8000f3e:	18cb      	adds	r3, r1, r3
 8000f40:	3304      	adds	r3, #4
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4798      	blx	r3
 8000f46:	0003      	movs	r3, r0
 8000f48:	001a      	movs	r2, r3
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	4053      	eors	r3, r2
 8000f4e:	b2db      	uxtb	r3, r3
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d019      	beq.n	8000f88 <FLOW_normal+0xc8>
 8000f54:	1dfb      	adds	r3, r7, #7
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	4a0f      	ldr	r2, [pc, #60]	; (8000f98 <FLOW_normal+0xd8>)
 8000f5a:	5cd3      	ldrb	r3, [r2, r3]
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d113      	bne.n	8000f88 <FLOW_normal+0xc8>
			flow_state[id] = NOT_FLOWING;
 8000f60:	1dfb      	adds	r3, r7, #7
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	4a0d      	ldr	r2, [pc, #52]	; (8000f9c <FLOW_normal+0xdc>)
 8000f66:	2102      	movs	r1, #2
 8000f68:	54d1      	strb	r1, [r2, r3]
			sprintf(MSG_flow[id],"%s%d%s","ERROR FLOW ", id, ": WATER NOT FLOWING\r\n");
 8000f6a:	1dfb      	adds	r3, r7, #7
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	2232      	movs	r2, #50	; 0x32
 8000f70:	435a      	muls	r2, r3
 8000f72:	4b0b      	ldr	r3, [pc, #44]	; (8000fa0 <FLOW_normal+0xe0>)
 8000f74:	18d0      	adds	r0, r2, r3
 8000f76:	1dfb      	adds	r3, r7, #7
 8000f78:	781c      	ldrb	r4, [r3, #0]
 8000f7a:	4a0a      	ldr	r2, [pc, #40]	; (8000fa4 <FLOW_normal+0xe4>)
 8000f7c:	490a      	ldr	r1, [pc, #40]	; (8000fa8 <FLOW_normal+0xe8>)
 8000f7e:	4b0c      	ldr	r3, [pc, #48]	; (8000fb0 <FLOW_normal+0xf0>)
 8000f80:	9300      	str	r3, [sp, #0]
 8000f82:	0023      	movs	r3, r4
 8000f84:	f006 febe 	bl	8007d04 <siprintf>
		}
	}
}
 8000f88:	46c0      	nop			; (mov r8, r8)
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	b003      	add	sp, #12
 8000f8e:	bd90      	pop	{r4, r7, pc}
 8000f90:	20000408 	.word	0x20000408
 8000f94:	20000000 	.word	0x20000000
 8000f98:	20000570 	.word	0x20000570
 8000f9c:	2000056c 	.word	0x2000056c
 8000fa0:	2000049c 	.word	0x2000049c
 8000fa4:	0800864c 	.word	0x0800864c
 8000fa8:	08008604 	.word	0x08008604
 8000fac:	08008658 	.word	0x08008658
 8000fb0:	0800866c 	.word	0x0800866c

08000fb4 <FLOW_not_flowing>:
static void FLOW_not_flowing(uint8_t id){
 8000fb4:	b590      	push	{r4, r7, lr}
 8000fb6:	b085      	sub	sp, #20
 8000fb8:	af02      	add	r7, sp, #8
 8000fba:	0002      	movs	r2, r0
 8000fbc:	1dfb      	adds	r3, r7, #7
 8000fbe:	701a      	strb	r2, [r3, #0]
	if(timeout_flow[id]){
 8000fc0:	1dfb      	adds	r3, r7, #7
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	4a3b      	ldr	r2, [pc, #236]	; (80010b4 <FLOW_not_flowing+0x100>)
 8000fc6:	5cd3      	ldrb	r3, [r2, r3]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d06e      	beq.n	80010aa <FLOW_not_flowing+0xf6>
		timeout_flow[id] = false;
 8000fcc:	1dfb      	adds	r3, r7, #7
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	4a38      	ldr	r2, [pc, #224]	; (80010b4 <FLOW_not_flowing+0x100>)
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	54d1      	strb	r1, [r2, r3]
		UART_send(UART_3, MSG_flow[id], sizeof(MSG_flow[id]));
 8000fd6:	1dfb      	adds	r3, r7, #7
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	2232      	movs	r2, #50	; 0x32
 8000fdc:	435a      	muls	r2, r3
 8000fde:	4b36      	ldr	r3, [pc, #216]	; (80010b8 <FLOW_not_flowing+0x104>)
 8000fe0:	18d3      	adds	r3, r2, r3
 8000fe2:	2232      	movs	r2, #50	; 0x32
 8000fe4:	0019      	movs	r1, r3
 8000fe6:	2002      	movs	r0, #2
 8000fe8:	f001 f8fe 	bl	80021e8 <UART_send>
		if(waterout[id].flow() && (system_state[id] == WATER_OUT_CLOSE)){
 8000fec:	1dfb      	adds	r3, r7, #7
 8000fee:	781a      	ldrb	r2, [r3, #0]
 8000ff0:	4932      	ldr	r1, [pc, #200]	; (80010bc <FLOW_not_flowing+0x108>)
 8000ff2:	0013      	movs	r3, r2
 8000ff4:	00db      	lsls	r3, r3, #3
 8000ff6:	189b      	adds	r3, r3, r2
 8000ff8:	009b      	lsls	r3, r3, #2
 8000ffa:	18cb      	adds	r3, r1, r3
 8000ffc:	3304      	adds	r3, #4
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4798      	blx	r3
 8001002:	1e03      	subs	r3, r0, #0
 8001004:	d021      	beq.n	800104a <FLOW_not_flowing+0x96>
 8001006:	1dfb      	adds	r3, r7, #7
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	4a2d      	ldr	r2, [pc, #180]	; (80010c0 <FLOW_not_flowing+0x10c>)
 800100c:	5cd3      	ldrb	r3, [r2, r3]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d11b      	bne.n	800104a <FLOW_not_flowing+0x96>
			SCH_Delete_Task(timeout_flow_id[id]);
 8001012:	1dfb      	adds	r3, r7, #7
 8001014:	781a      	ldrb	r2, [r3, #0]
 8001016:	4b2b      	ldr	r3, [pc, #172]	; (80010c4 <FLOW_not_flowing+0x110>)
 8001018:	0092      	lsls	r2, r2, #2
 800101a:	58d3      	ldr	r3, [r2, r3]
 800101c:	0018      	movs	r0, r3
 800101e:	f002 f999 	bl	8003354 <SCH_Delete_Task>
			flow_state[id] = LEAKING;
 8001022:	1dfb      	adds	r3, r7, #7
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	4a28      	ldr	r2, [pc, #160]	; (80010c8 <FLOW_not_flowing+0x114>)
 8001028:	2103      	movs	r1, #3
 800102a:	54d1      	strb	r1, [r2, r3]
			sprintf(MSG_flow[id],"%s%d%s","ERROR FLOW ", id, ": WATER LEAKING\r\n");
 800102c:	1dfb      	adds	r3, r7, #7
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	2232      	movs	r2, #50	; 0x32
 8001032:	435a      	muls	r2, r3
 8001034:	4b20      	ldr	r3, [pc, #128]	; (80010b8 <FLOW_not_flowing+0x104>)
 8001036:	18d0      	adds	r0, r2, r3
 8001038:	1dfb      	adds	r3, r7, #7
 800103a:	781c      	ldrb	r4, [r3, #0]
 800103c:	4a23      	ldr	r2, [pc, #140]	; (80010cc <FLOW_not_flowing+0x118>)
 800103e:	4924      	ldr	r1, [pc, #144]	; (80010d0 <FLOW_not_flowing+0x11c>)
 8001040:	4b24      	ldr	r3, [pc, #144]	; (80010d4 <FLOW_not_flowing+0x120>)
 8001042:	9300      	str	r3, [sp, #0]
 8001044:	0023      	movs	r3, r4
 8001046:	f006 fe5d 	bl	8007d04 <siprintf>
		}
		if((!waterout[id].flow() && (system_state[id] == WATER_OUT_CLOSE)) ||
 800104a:	1dfb      	adds	r3, r7, #7
 800104c:	781a      	ldrb	r2, [r3, #0]
 800104e:	491b      	ldr	r1, [pc, #108]	; (80010bc <FLOW_not_flowing+0x108>)
 8001050:	0013      	movs	r3, r2
 8001052:	00db      	lsls	r3, r3, #3
 8001054:	189b      	adds	r3, r3, r2
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	18cb      	adds	r3, r1, r3
 800105a:	3304      	adds	r3, #4
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	4798      	blx	r3
 8001060:	0003      	movs	r3, r0
 8001062:	001a      	movs	r2, r3
 8001064:	2301      	movs	r3, #1
 8001066:	4053      	eors	r3, r2
 8001068:	b2db      	uxtb	r3, r3
 800106a:	2b00      	cmp	r3, #0
 800106c:	d005      	beq.n	800107a <FLOW_not_flowing+0xc6>
 800106e:	1dfb      	adds	r3, r7, #7
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	4a13      	ldr	r2, [pc, #76]	; (80010c0 <FLOW_not_flowing+0x10c>)
 8001074:	5cd3      	ldrb	r3, [r2, r3]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d012      	beq.n	80010a0 <FLOW_not_flowing+0xec>
			(waterout[id].flow()) && (system_state[id] == WATER_OUT_OPEN)){
 800107a:	1dfb      	adds	r3, r7, #7
 800107c:	781a      	ldrb	r2, [r3, #0]
 800107e:	490f      	ldr	r1, [pc, #60]	; (80010bc <FLOW_not_flowing+0x108>)
 8001080:	0013      	movs	r3, r2
 8001082:	00db      	lsls	r3, r3, #3
 8001084:	189b      	adds	r3, r3, r2
 8001086:	009b      	lsls	r3, r3, #2
 8001088:	18cb      	adds	r3, r1, r3
 800108a:	3304      	adds	r3, #4
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4798      	blx	r3
 8001090:	1e03      	subs	r3, r0, #0
		if((!waterout[id].flow() && (system_state[id] == WATER_OUT_CLOSE)) ||
 8001092:	d00a      	beq.n	80010aa <FLOW_not_flowing+0xf6>
			(waterout[id].flow()) && (system_state[id] == WATER_OUT_OPEN)){
 8001094:	1dfb      	adds	r3, r7, #7
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	4a09      	ldr	r2, [pc, #36]	; (80010c0 <FLOW_not_flowing+0x10c>)
 800109a:	5cd3      	ldrb	r3, [r2, r3]
 800109c:	2b01      	cmp	r3, #1
 800109e:	d104      	bne.n	80010aa <FLOW_not_flowing+0xf6>
			flow_state[id] = FLOW_NORMAL;
 80010a0:	1dfb      	adds	r3, r7, #7
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	4a08      	ldr	r2, [pc, #32]	; (80010c8 <FLOW_not_flowing+0x114>)
 80010a6:	2101      	movs	r1, #1
 80010a8:	54d1      	strb	r1, [r2, r3]
		}

	}
}
 80010aa:	46c0      	nop			; (mov r8, r8)
 80010ac:	46bd      	mov	sp, r7
 80010ae:	b003      	add	sp, #12
 80010b0:	bd90      	pop	{r4, r7, pc}
 80010b2:	46c0      	nop			; (mov r8, r8)
 80010b4:	20000408 	.word	0x20000408
 80010b8:	2000049c 	.word	0x2000049c
 80010bc:	20000000 	.word	0x20000000
 80010c0:	20000570 	.word	0x20000570
 80010c4:	20000418 	.word	0x20000418
 80010c8:	2000056c 	.word	0x2000056c
 80010cc:	0800864c 	.word	0x0800864c
 80010d0:	08008604 	.word	0x08008604
 80010d4:	08008658 	.word	0x08008658

080010d8 <FLOW_leaking>:
static void FLOW_leaking(uint8_t id){
 80010d8:	b590      	push	{r4, r7, lr}
 80010da:	b085      	sub	sp, #20
 80010dc:	af02      	add	r7, sp, #8
 80010de:	0002      	movs	r2, r0
 80010e0:	1dfb      	adds	r3, r7, #7
 80010e2:	701a      	strb	r2, [r3, #0]
	if(timeout_flow[id]){
 80010e4:	1dfb      	adds	r3, r7, #7
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	4a3e      	ldr	r2, [pc, #248]	; (80011e4 <FLOW_leaking+0x10c>)
 80010ea:	5cd3      	ldrb	r3, [r2, r3]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d100      	bne.n	80010f2 <FLOW_leaking+0x1a>
 80010f0:	e073      	b.n	80011da <FLOW_leaking+0x102>
		timeout_flow[id] = false;
 80010f2:	1dfb      	adds	r3, r7, #7
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	4a3b      	ldr	r2, [pc, #236]	; (80011e4 <FLOW_leaking+0x10c>)
 80010f8:	2100      	movs	r1, #0
 80010fa:	54d1      	strb	r1, [r2, r3]
		UART_send(UART_3, MSG_flow[id], sizeof(MSG_flow[id]));
 80010fc:	1dfb      	adds	r3, r7, #7
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	2232      	movs	r2, #50	; 0x32
 8001102:	435a      	muls	r2, r3
 8001104:	4b38      	ldr	r3, [pc, #224]	; (80011e8 <FLOW_leaking+0x110>)
 8001106:	18d3      	adds	r3, r2, r3
 8001108:	2232      	movs	r2, #50	; 0x32
 800110a:	0019      	movs	r1, r3
 800110c:	2002      	movs	r0, #2
 800110e:	f001 f86b 	bl	80021e8 <UART_send>
		if((!waterout[id].flow()) && (system_state[id] == WATER_OUT_OPEN)){
 8001112:	1dfb      	adds	r3, r7, #7
 8001114:	781a      	ldrb	r2, [r3, #0]
 8001116:	4935      	ldr	r1, [pc, #212]	; (80011ec <FLOW_leaking+0x114>)
 8001118:	0013      	movs	r3, r2
 800111a:	00db      	lsls	r3, r3, #3
 800111c:	189b      	adds	r3, r3, r2
 800111e:	009b      	lsls	r3, r3, #2
 8001120:	18cb      	adds	r3, r1, r3
 8001122:	3304      	adds	r3, #4
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	4798      	blx	r3
 8001128:	0003      	movs	r3, r0
 800112a:	001a      	movs	r2, r3
 800112c:	2301      	movs	r3, #1
 800112e:	4053      	eors	r3, r2
 8001130:	b2db      	uxtb	r3, r3
 8001132:	2b00      	cmp	r3, #0
 8001134:	d021      	beq.n	800117a <FLOW_leaking+0xa2>
 8001136:	1dfb      	adds	r3, r7, #7
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	4a2d      	ldr	r2, [pc, #180]	; (80011f0 <FLOW_leaking+0x118>)
 800113c:	5cd3      	ldrb	r3, [r2, r3]
 800113e:	2b01      	cmp	r3, #1
 8001140:	d11b      	bne.n	800117a <FLOW_leaking+0xa2>
			SCH_Delete_Task(timeout_flow_id[id]);
 8001142:	1dfb      	adds	r3, r7, #7
 8001144:	781a      	ldrb	r2, [r3, #0]
 8001146:	4b2b      	ldr	r3, [pc, #172]	; (80011f4 <FLOW_leaking+0x11c>)
 8001148:	0092      	lsls	r2, r2, #2
 800114a:	58d3      	ldr	r3, [r2, r3]
 800114c:	0018      	movs	r0, r3
 800114e:	f002 f901 	bl	8003354 <SCH_Delete_Task>
			flow_state[id] = NOT_FLOWING;
 8001152:	1dfb      	adds	r3, r7, #7
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	4a28      	ldr	r2, [pc, #160]	; (80011f8 <FLOW_leaking+0x120>)
 8001158:	2102      	movs	r1, #2
 800115a:	54d1      	strb	r1, [r2, r3]
			sprintf(MSG_flow[id],"%s%d%s","ERROR FLOW ", id, ": WATER NOT FLOWING\r\n");
 800115c:	1dfb      	adds	r3, r7, #7
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	2232      	movs	r2, #50	; 0x32
 8001162:	435a      	muls	r2, r3
 8001164:	4b20      	ldr	r3, [pc, #128]	; (80011e8 <FLOW_leaking+0x110>)
 8001166:	18d0      	adds	r0, r2, r3
 8001168:	1dfb      	adds	r3, r7, #7
 800116a:	781c      	ldrb	r4, [r3, #0]
 800116c:	4a23      	ldr	r2, [pc, #140]	; (80011fc <FLOW_leaking+0x124>)
 800116e:	4924      	ldr	r1, [pc, #144]	; (8001200 <FLOW_leaking+0x128>)
 8001170:	4b24      	ldr	r3, [pc, #144]	; (8001204 <FLOW_leaking+0x12c>)
 8001172:	9300      	str	r3, [sp, #0]
 8001174:	0023      	movs	r3, r4
 8001176:	f006 fdc5 	bl	8007d04 <siprintf>
		}
		if((!waterout[id].flow() && (system_state[id] == WATER_OUT_CLOSE)) ||
 800117a:	1dfb      	adds	r3, r7, #7
 800117c:	781a      	ldrb	r2, [r3, #0]
 800117e:	491b      	ldr	r1, [pc, #108]	; (80011ec <FLOW_leaking+0x114>)
 8001180:	0013      	movs	r3, r2
 8001182:	00db      	lsls	r3, r3, #3
 8001184:	189b      	adds	r3, r3, r2
 8001186:	009b      	lsls	r3, r3, #2
 8001188:	18cb      	adds	r3, r1, r3
 800118a:	3304      	adds	r3, #4
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4798      	blx	r3
 8001190:	0003      	movs	r3, r0
 8001192:	001a      	movs	r2, r3
 8001194:	2301      	movs	r3, #1
 8001196:	4053      	eors	r3, r2
 8001198:	b2db      	uxtb	r3, r3
 800119a:	2b00      	cmp	r3, #0
 800119c:	d005      	beq.n	80011aa <FLOW_leaking+0xd2>
 800119e:	1dfb      	adds	r3, r7, #7
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	4a13      	ldr	r2, [pc, #76]	; (80011f0 <FLOW_leaking+0x118>)
 80011a4:	5cd3      	ldrb	r3, [r2, r3]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d012      	beq.n	80011d0 <FLOW_leaking+0xf8>
			(waterout[id].flow()) && (system_state[id] == WATER_OUT_OPEN)){
 80011aa:	1dfb      	adds	r3, r7, #7
 80011ac:	781a      	ldrb	r2, [r3, #0]
 80011ae:	490f      	ldr	r1, [pc, #60]	; (80011ec <FLOW_leaking+0x114>)
 80011b0:	0013      	movs	r3, r2
 80011b2:	00db      	lsls	r3, r3, #3
 80011b4:	189b      	adds	r3, r3, r2
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	18cb      	adds	r3, r1, r3
 80011ba:	3304      	adds	r3, #4
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4798      	blx	r3
 80011c0:	1e03      	subs	r3, r0, #0
		if((!waterout[id].flow() && (system_state[id] == WATER_OUT_CLOSE)) ||
 80011c2:	d00a      	beq.n	80011da <FLOW_leaking+0x102>
			(waterout[id].flow()) && (system_state[id] == WATER_OUT_OPEN)){
 80011c4:	1dfb      	adds	r3, r7, #7
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	4a09      	ldr	r2, [pc, #36]	; (80011f0 <FLOW_leaking+0x118>)
 80011ca:	5cd3      	ldrb	r3, [r2, r3]
 80011cc:	2b01      	cmp	r3, #1
 80011ce:	d104      	bne.n	80011da <FLOW_leaking+0x102>
			flow_state[id] = FLOW_NORMAL;
 80011d0:	1dfb      	adds	r3, r7, #7
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	4a08      	ldr	r2, [pc, #32]	; (80011f8 <FLOW_leaking+0x120>)
 80011d6:	2101      	movs	r1, #1
 80011d8:	54d1      	strb	r1, [r2, r3]
		}
	}
}
 80011da:	46c0      	nop			; (mov r8, r8)
 80011dc:	46bd      	mov	sp, r7
 80011de:	b003      	add	sp, #12
 80011e0:	bd90      	pop	{r4, r7, pc}
 80011e2:	46c0      	nop			; (mov r8, r8)
 80011e4:	20000408 	.word	0x20000408
 80011e8:	2000049c 	.word	0x2000049c
 80011ec:	20000000 	.word	0x20000000
 80011f0:	20000570 	.word	0x20000570
 80011f4:	20000418 	.word	0x20000418
 80011f8:	2000056c 	.word	0x2000056c
 80011fc:	0800864c 	.word	0x0800864c
 8001200:	08008604 	.word	0x08008604
 8001204:	0800866c 	.word	0x0800866c

08001208 <WATER_LEVEL_init>:

static void WATER_LEVEL_init(uint8_t id){
 8001208:	b590      	push	{r4, r7, lr}
 800120a:	b085      	sub	sp, #20
 800120c:	af00      	add	r7, sp, #0
 800120e:	0002      	movs	r2, r0
 8001210:	1dfb      	adds	r3, r7, #7
 8001212:	701a      	strb	r2, [r3, #0]
	void (*fn)(void) = (id == SYSTEM0) ? timeout_water_level0 : timeout_water_level1;
 8001214:	1dfb      	adds	r3, r7, #7
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d101      	bne.n	8001220 <WATER_LEVEL_init+0x18>
 800121c:	4b0e      	ldr	r3, [pc, #56]	; (8001258 <WATER_LEVEL_init+0x50>)
 800121e:	e000      	b.n	8001222 <WATER_LEVEL_init+0x1a>
 8001220:	4b0e      	ldr	r3, [pc, #56]	; (800125c <WATER_LEVEL_init+0x54>)
 8001222:	60fb      	str	r3, [r7, #12]
	timeout_water_level_id[id] = SCH_Add_Task(fn, CHECK_WATER_LEVEL_DURATION , CHECK_WATER_LEVEL_DURATION );
 8001224:	1dfb      	adds	r3, r7, #7
 8001226:	781c      	ldrb	r4, [r3, #0]
 8001228:	23f6      	movs	r3, #246	; 0xf6
 800122a:	33ff      	adds	r3, #255	; 0xff
 800122c:	001a      	movs	r2, r3
 800122e:	23f6      	movs	r3, #246	; 0xf6
 8001230:	33ff      	adds	r3, #255	; 0xff
 8001232:	0019      	movs	r1, r3
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	0018      	movs	r0, r3
 8001238:	f001 ff06 	bl	8003048 <SCH_Add_Task>
 800123c:	0001      	movs	r1, r0
 800123e:	4b08      	ldr	r3, [pc, #32]	; (8001260 <WATER_LEVEL_init+0x58>)
 8001240:	00a2      	lsls	r2, r4, #2
 8001242:	50d1      	str	r1, [r2, r3]
	water_state[id] = WATER_NORMAL;
 8001244:	1dfb      	adds	r3, r7, #7
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	4a06      	ldr	r2, [pc, #24]	; (8001264 <WATER_LEVEL_init+0x5c>)
 800124a:	2101      	movs	r1, #1
 800124c:	54d1      	strb	r1, [r2, r3]
}
 800124e:	46c0      	nop			; (mov r8, r8)
 8001250:	46bd      	mov	sp, r7
 8001252:	b005      	add	sp, #20
 8001254:	bd90      	pop	{r4, r7, pc}
 8001256:	46c0      	nop			; (mov r8, r8)
 8001258:	08000551 	.word	0x08000551
 800125c:	08000565 	.word	0x08000565
 8001260:	20000420 	.word	0x20000420
 8001264:	20000568 	.word	0x20000568

08001268 <WATER_LEVEL_normal>:
static void WATER_LEVEL_normal(uint8_t id){
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	0002      	movs	r2, r0
 8001270:	1dfb      	adds	r3, r7, #7
 8001272:	701a      	strb	r2, [r3, #0]
	if(timeout_water_level[id]){
 8001274:	1dfb      	adds	r3, r7, #7
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	4a21      	ldr	r2, [pc, #132]	; (8001300 <WATER_LEVEL_normal+0x98>)
 800127a:	5cd3      	ldrb	r3, [r2, r3]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d03b      	beq.n	80012f8 <WATER_LEVEL_normal+0x90>
		UART_send(UART_3, "WT: NM\n", sizeof("WT: NM\n"));
 8001280:	4b20      	ldr	r3, [pc, #128]	; (8001304 <WATER_LEVEL_normal+0x9c>)
 8001282:	2208      	movs	r2, #8
 8001284:	0019      	movs	r1, r3
 8001286:	2002      	movs	r0, #2
 8001288:	f000 ffae 	bl	80021e8 <UART_send>
		timeout_water_level[id] = false;
 800128c:	1dfb      	adds	r3, r7, #7
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	4a1b      	ldr	r2, [pc, #108]	; (8001300 <WATER_LEVEL_normal+0x98>)
 8001292:	2100      	movs	r1, #0
 8001294:	54d1      	strb	r1, [r2, r3]
		if (waterout[id].water_level_0() == GPIO_PIN_RESET && waterout[id].water_level_1() == GPIO_PIN_RESET) {
 8001296:	1dfb      	adds	r3, r7, #7
 8001298:	781a      	ldrb	r2, [r3, #0]
 800129a:	491b      	ldr	r1, [pc, #108]	; (8001308 <WATER_LEVEL_normal+0xa0>)
 800129c:	0013      	movs	r3, r2
 800129e:	00db      	lsls	r3, r3, #3
 80012a0:	189b      	adds	r3, r3, r2
 80012a2:	009b      	lsls	r3, r3, #2
 80012a4:	18cb      	adds	r3, r1, r3
 80012a6:	3310      	adds	r3, #16
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4798      	blx	r3
 80012ac:	1e03      	subs	r3, r0, #0
 80012ae:	d123      	bne.n	80012f8 <WATER_LEVEL_normal+0x90>
 80012b0:	1dfb      	adds	r3, r7, #7
 80012b2:	781a      	ldrb	r2, [r3, #0]
 80012b4:	4914      	ldr	r1, [pc, #80]	; (8001308 <WATER_LEVEL_normal+0xa0>)
 80012b6:	0013      	movs	r3, r2
 80012b8:	00db      	lsls	r3, r3, #3
 80012ba:	189b      	adds	r3, r3, r2
 80012bc:	009b      	lsls	r3, r3, #2
 80012be:	18cb      	adds	r3, r1, r3
 80012c0:	3314      	adds	r3, #20
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4798      	blx	r3
 80012c6:	1e03      	subs	r3, r0, #0
 80012c8:	d116      	bne.n	80012f8 <WATER_LEVEL_normal+0x90>
			water_state[id] = WATER_EMPTY;
 80012ca:	1dfb      	adds	r3, r7, #7
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	4a0f      	ldr	r2, [pc, #60]	; (800130c <WATER_LEVEL_normal+0xa4>)
 80012d0:	2102      	movs	r1, #2
 80012d2:	54d1      	strb	r1, [r2, r3]
			waterout[id].set_solenoid_in(DEVICE_OPEN);
 80012d4:	1dfb      	adds	r3, r7, #7
 80012d6:	781a      	ldrb	r2, [r3, #0]
 80012d8:	490b      	ldr	r1, [pc, #44]	; (8001308 <WATER_LEVEL_normal+0xa0>)
 80012da:	0013      	movs	r3, r2
 80012dc:	00db      	lsls	r3, r3, #3
 80012de:	189b      	adds	r3, r3, r2
 80012e0:	009b      	lsls	r3, r3, #2
 80012e2:	18cb      	adds	r3, r1, r3
 80012e4:	331c      	adds	r3, #28
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2000      	movs	r0, #0
 80012ea:	4798      	blx	r3
			counter_water_level[id] = 0;
 80012ec:	1dfb      	adds	r3, r7, #7
 80012ee:	781a      	ldrb	r2, [r3, #0]
 80012f0:	4b07      	ldr	r3, [pc, #28]	; (8001310 <WATER_LEVEL_normal+0xa8>)
 80012f2:	0092      	lsls	r2, r2, #2
 80012f4:	2100      	movs	r1, #0
 80012f6:	50d1      	str	r1, [r2, r3]
		}
	}
}
 80012f8:	46c0      	nop			; (mov r8, r8)
 80012fa:	46bd      	mov	sp, r7
 80012fc:	b002      	add	sp, #8
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	2000040c 	.word	0x2000040c
 8001304:	08008684 	.word	0x08008684
 8001308:	20000000 	.word	0x20000000
 800130c:	20000568 	.word	0x20000568
 8001310:	20000430 	.word	0x20000430

08001314 <WATER_LEVEL_empty>:
static void WATER_LEVEL_empty(uint8_t id){
 8001314:	b590      	push	{r4, r7, lr}
 8001316:	b085      	sub	sp, #20
 8001318:	af02      	add	r7, sp, #8
 800131a:	0002      	movs	r2, r0
 800131c:	1dfb      	adds	r3, r7, #7
 800131e:	701a      	strb	r2, [r3, #0]
	if(timeout_water_level[id]){
 8001320:	1dfb      	adds	r3, r7, #7
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	4a3b      	ldr	r2, [pc, #236]	; (8001414 <WATER_LEVEL_empty+0x100>)
 8001326:	5cd3      	ldrb	r3, [r2, r3]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d06e      	beq.n	800140a <WATER_LEVEL_empty+0xf6>
		UART_send(UART_3, "WT: EMPTY\n", sizeof("WT: EMPTY\n"));
 800132c:	4b3a      	ldr	r3, [pc, #232]	; (8001418 <WATER_LEVEL_empty+0x104>)
 800132e:	220b      	movs	r2, #11
 8001330:	0019      	movs	r1, r3
 8001332:	2002      	movs	r0, #2
 8001334:	f000 ff58 	bl	80021e8 <UART_send>
		timeout_water_level[id] = false;
 8001338:	1dfb      	adds	r3, r7, #7
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	4a35      	ldr	r2, [pc, #212]	; (8001414 <WATER_LEVEL_empty+0x100>)
 800133e:	2100      	movs	r1, #0
 8001340:	54d1      	strb	r1, [r2, r3]
		if(waterout[id].water_level_0() == GPIO_PIN_SET && waterout[id].water_level_1() == GPIO_PIN_SET) {
 8001342:	1dfb      	adds	r3, r7, #7
 8001344:	781a      	ldrb	r2, [r3, #0]
 8001346:	4935      	ldr	r1, [pc, #212]	; (800141c <WATER_LEVEL_empty+0x108>)
 8001348:	0013      	movs	r3, r2
 800134a:	00db      	lsls	r3, r3, #3
 800134c:	189b      	adds	r3, r3, r2
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	18cb      	adds	r3, r1, r3
 8001352:	3310      	adds	r3, #16
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4798      	blx	r3
 8001358:	0003      	movs	r3, r0
 800135a:	2b01      	cmp	r3, #1
 800135c:	d125      	bne.n	80013aa <WATER_LEVEL_empty+0x96>
 800135e:	1dfb      	adds	r3, r7, #7
 8001360:	781a      	ldrb	r2, [r3, #0]
 8001362:	492e      	ldr	r1, [pc, #184]	; (800141c <WATER_LEVEL_empty+0x108>)
 8001364:	0013      	movs	r3, r2
 8001366:	00db      	lsls	r3, r3, #3
 8001368:	189b      	adds	r3, r3, r2
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	18cb      	adds	r3, r1, r3
 800136e:	3314      	adds	r3, #20
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4798      	blx	r3
 8001374:	0003      	movs	r3, r0
 8001376:	2b01      	cmp	r3, #1
 8001378:	d117      	bne.n	80013aa <WATER_LEVEL_empty+0x96>
			water_state[id] = WATER_NORMAL;
 800137a:	1dfb      	adds	r3, r7, #7
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	4a28      	ldr	r2, [pc, #160]	; (8001420 <WATER_LEVEL_empty+0x10c>)
 8001380:	2101      	movs	r1, #1
 8001382:	54d1      	strb	r1, [r2, r3]
			waterout[id].set_solenoid_in(DEVICE_CLOSE);
 8001384:	1dfb      	adds	r3, r7, #7
 8001386:	781a      	ldrb	r2, [r3, #0]
 8001388:	4924      	ldr	r1, [pc, #144]	; (800141c <WATER_LEVEL_empty+0x108>)
 800138a:	0013      	movs	r3, r2
 800138c:	00db      	lsls	r3, r3, #3
 800138e:	189b      	adds	r3, r3, r2
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	18cb      	adds	r3, r1, r3
 8001394:	331c      	adds	r3, #28
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2001      	movs	r0, #1
 800139a:	4798      	blx	r3
			counter_water_level[id] = 0;
 800139c:	1dfb      	adds	r3, r7, #7
 800139e:	781a      	ldrb	r2, [r3, #0]
 80013a0:	4b20      	ldr	r3, [pc, #128]	; (8001424 <WATER_LEVEL_empty+0x110>)
 80013a2:	0092      	lsls	r2, r2, #2
 80013a4:	2100      	movs	r1, #0
 80013a6:	50d1      	str	r1, [r2, r3]
 80013a8:	e008      	b.n	80013bc <WATER_LEVEL_empty+0xa8>
		}else{
			counter_water_level[id]++;
 80013aa:	1dfb      	adds	r3, r7, #7
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	4a1d      	ldr	r2, [pc, #116]	; (8001424 <WATER_LEVEL_empty+0x110>)
 80013b0:	0099      	lsls	r1, r3, #2
 80013b2:	588a      	ldr	r2, [r1, r2]
 80013b4:	1c51      	adds	r1, r2, #1
 80013b6:	4a1b      	ldr	r2, [pc, #108]	; (8001424 <WATER_LEVEL_empty+0x110>)
 80013b8:	009b      	lsls	r3, r3, #2
 80013ba:	5099      	str	r1, [r3, r2]
		}
		if(counter_water_level[id] >= MAX_COUNTS){
 80013bc:	1dfb      	adds	r3, r7, #7
 80013be:	781a      	ldrb	r2, [r3, #0]
 80013c0:	4b18      	ldr	r3, [pc, #96]	; (8001424 <WATER_LEVEL_empty+0x110>)
 80013c2:	0092      	lsls	r2, r2, #2
 80013c4:	58d3      	ldr	r3, [r2, r3]
 80013c6:	2b63      	cmp	r3, #99	; 0x63
 80013c8:	d91f      	bls.n	800140a <WATER_LEVEL_empty+0xf6>
			sprintf(MSG_water[id],"%s%d%s","ERROR SOLENOID IN ", id, ": NO WATER IN\r\n");
 80013ca:	1dfb      	adds	r3, r7, #7
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	2232      	movs	r2, #50	; 0x32
 80013d0:	435a      	muls	r2, r3
 80013d2:	4b15      	ldr	r3, [pc, #84]	; (8001428 <WATER_LEVEL_empty+0x114>)
 80013d4:	18d0      	adds	r0, r2, r3
 80013d6:	1dfb      	adds	r3, r7, #7
 80013d8:	781c      	ldrb	r4, [r3, #0]
 80013da:	4a14      	ldr	r2, [pc, #80]	; (800142c <WATER_LEVEL_empty+0x118>)
 80013dc:	4914      	ldr	r1, [pc, #80]	; (8001430 <WATER_LEVEL_empty+0x11c>)
 80013de:	4b15      	ldr	r3, [pc, #84]	; (8001434 <WATER_LEVEL_empty+0x120>)
 80013e0:	9300      	str	r3, [sp, #0]
 80013e2:	0023      	movs	r3, r4
 80013e4:	f006 fc8e 	bl	8007d04 <siprintf>
			water_state[id] = WATER_EROR;
 80013e8:	1dfb      	adds	r3, r7, #7
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	4a0c      	ldr	r2, [pc, #48]	; (8001420 <WATER_LEVEL_empty+0x10c>)
 80013ee:	2104      	movs	r1, #4
 80013f0:	54d1      	strb	r1, [r2, r3]
			waterout[id].set_solenoid_in(DEVICE_OPEN);
 80013f2:	1dfb      	adds	r3, r7, #7
 80013f4:	781a      	ldrb	r2, [r3, #0]
 80013f6:	4909      	ldr	r1, [pc, #36]	; (800141c <WATER_LEVEL_empty+0x108>)
 80013f8:	0013      	movs	r3, r2
 80013fa:	00db      	lsls	r3, r3, #3
 80013fc:	189b      	adds	r3, r3, r2
 80013fe:	009b      	lsls	r3, r3, #2
 8001400:	18cb      	adds	r3, r1, r3
 8001402:	331c      	adds	r3, #28
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	2000      	movs	r0, #0
 8001408:	4798      	blx	r3
		}
	}
}
 800140a:	46c0      	nop			; (mov r8, r8)
 800140c:	46bd      	mov	sp, r7
 800140e:	b003      	add	sp, #12
 8001410:	bd90      	pop	{r4, r7, pc}
 8001412:	46c0      	nop			; (mov r8, r8)
 8001414:	2000040c 	.word	0x2000040c
 8001418:	0800868c 	.word	0x0800868c
 800141c:	20000000 	.word	0x20000000
 8001420:	20000568 	.word	0x20000568
 8001424:	20000430 	.word	0x20000430
 8001428:	20000500 	.word	0x20000500
 800142c:	08008698 	.word	0x08008698
 8001430:	08008604 	.word	0x08008604
 8001434:	080086ac 	.word	0x080086ac

08001438 <WATER_LEVEL_overflow>:
static void WATER_LEVEL_overflow(uint8_t id){
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	0002      	movs	r2, r0
 8001440:	1dfb      	adds	r3, r7, #7
 8001442:	701a      	strb	r2, [r3, #0]
	// DONT KNOW WHAT TO DO
}
 8001444:	46c0      	nop			; (mov r8, r8)
 8001446:	46bd      	mov	sp, r7
 8001448:	b002      	add	sp, #8
 800144a:	bd80      	pop	{r7, pc}

0800144c <WATER_LEVEL_error>:
static void WATER_LEVEL_error(uint8_t id){
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	0002      	movs	r2, r0
 8001454:	1dfb      	adds	r3, r7, #7
 8001456:	701a      	strb	r2, [r3, #0]
	if(timeout_water_level[id]){
 8001458:	1dfb      	adds	r3, r7, #7
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	4a28      	ldr	r2, [pc, #160]	; (8001500 <WATER_LEVEL_error+0xb4>)
 800145e:	5cd3      	ldrb	r3, [r2, r3]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d048      	beq.n	80014f6 <WATER_LEVEL_error+0xaa>
		timeout_water_level[id] = false;
 8001464:	1dfb      	adds	r3, r7, #7
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	4a25      	ldr	r2, [pc, #148]	; (8001500 <WATER_LEVEL_error+0xb4>)
 800146a:	2100      	movs	r1, #0
 800146c:	54d1      	strb	r1, [r2, r3]
		UART_send(UART_3, MSG_water[id], sizeof(MSG_water[id]));
 800146e:	1dfb      	adds	r3, r7, #7
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	2232      	movs	r2, #50	; 0x32
 8001474:	435a      	muls	r2, r3
 8001476:	4b23      	ldr	r3, [pc, #140]	; (8001504 <WATER_LEVEL_error+0xb8>)
 8001478:	18d3      	adds	r3, r2, r3
 800147a:	2232      	movs	r2, #50	; 0x32
 800147c:	0019      	movs	r1, r3
 800147e:	2002      	movs	r0, #2
 8001480:	f000 feb2 	bl	80021e8 <UART_send>
		UART_send(UART_3, "WT: ER\n", sizeof("WT: ER\n"));
 8001484:	4b20      	ldr	r3, [pc, #128]	; (8001508 <WATER_LEVEL_error+0xbc>)
 8001486:	2208      	movs	r2, #8
 8001488:	0019      	movs	r1, r3
 800148a:	2002      	movs	r0, #2
 800148c:	f000 feac 	bl	80021e8 <UART_send>
		if(waterout[id].water_level_0() == GPIO_PIN_SET && waterout[id].water_level_1() == GPIO_PIN_SET) {
 8001490:	1dfb      	adds	r3, r7, #7
 8001492:	781a      	ldrb	r2, [r3, #0]
 8001494:	491d      	ldr	r1, [pc, #116]	; (800150c <WATER_LEVEL_error+0xc0>)
 8001496:	0013      	movs	r3, r2
 8001498:	00db      	lsls	r3, r3, #3
 800149a:	189b      	adds	r3, r3, r2
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	18cb      	adds	r3, r1, r3
 80014a0:	3310      	adds	r3, #16
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4798      	blx	r3
 80014a6:	0003      	movs	r3, r0
 80014a8:	2b01      	cmp	r3, #1
 80014aa:	d124      	bne.n	80014f6 <WATER_LEVEL_error+0xaa>
 80014ac:	1dfb      	adds	r3, r7, #7
 80014ae:	781a      	ldrb	r2, [r3, #0]
 80014b0:	4916      	ldr	r1, [pc, #88]	; (800150c <WATER_LEVEL_error+0xc0>)
 80014b2:	0013      	movs	r3, r2
 80014b4:	00db      	lsls	r3, r3, #3
 80014b6:	189b      	adds	r3, r3, r2
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	18cb      	adds	r3, r1, r3
 80014bc:	3314      	adds	r3, #20
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4798      	blx	r3
 80014c2:	0003      	movs	r3, r0
 80014c4:	2b01      	cmp	r3, #1
 80014c6:	d116      	bne.n	80014f6 <WATER_LEVEL_error+0xaa>
			water_state[id] = WATER_NORMAL;
 80014c8:	1dfb      	adds	r3, r7, #7
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	4a10      	ldr	r2, [pc, #64]	; (8001510 <WATER_LEVEL_error+0xc4>)
 80014ce:	2101      	movs	r1, #1
 80014d0:	54d1      	strb	r1, [r2, r3]
			waterout[id].set_solenoid_in(DEVICE_CLOSE);
 80014d2:	1dfb      	adds	r3, r7, #7
 80014d4:	781a      	ldrb	r2, [r3, #0]
 80014d6:	490d      	ldr	r1, [pc, #52]	; (800150c <WATER_LEVEL_error+0xc0>)
 80014d8:	0013      	movs	r3, r2
 80014da:	00db      	lsls	r3, r3, #3
 80014dc:	189b      	adds	r3, r3, r2
 80014de:	009b      	lsls	r3, r3, #2
 80014e0:	18cb      	adds	r3, r1, r3
 80014e2:	331c      	adds	r3, #28
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	2001      	movs	r0, #1
 80014e8:	4798      	blx	r3
			counter_water_level[id] = 0;
 80014ea:	1dfb      	adds	r3, r7, #7
 80014ec:	781a      	ldrb	r2, [r3, #0]
 80014ee:	4b09      	ldr	r3, [pc, #36]	; (8001514 <WATER_LEVEL_error+0xc8>)
 80014f0:	0092      	lsls	r2, r2, #2
 80014f2:	2100      	movs	r1, #0
 80014f4:	50d1      	str	r1, [r2, r3]
		}
	}
}
 80014f6:	46c0      	nop			; (mov r8, r8)
 80014f8:	46bd      	mov	sp, r7
 80014fa:	b002      	add	sp, #8
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	46c0      	nop			; (mov r8, r8)
 8001500:	2000040c 	.word	0x2000040c
 8001504:	20000500 	.word	0x20000500
 8001508:	080086bc 	.word	0x080086bc
 800150c:	20000000 	.word	0x20000000
 8001510:	20000568 	.word	0x20000568
 8001514:	20000430 	.word	0x20000430

08001518 <WATER_OUT_open>:
static void WATER_OUT_open(uint8_t id){
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	0002      	movs	r2, r0
 8001520:	1dfb      	adds	r3, r7, #7
 8001522:	701a      	strb	r2, [r3, #0]
	if(FLOW_is_enough_water(id)){
 8001524:	1dfb      	adds	r3, r7, #7
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	0018      	movs	r0, r3
 800152a:	f000 f995 	bl	8001858 <FLOW_is_enough_water>
 800152e:	1e03      	subs	r3, r0, #0
 8001530:	d016      	beq.n	8001560 <WATER_OUT_open+0x48>
		system_state[id] = WATER_OUT_CLOSE;
 8001532:	1dfb      	adds	r3, r7, #7
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	4a0c      	ldr	r2, [pc, #48]	; (8001568 <WATER_OUT_open+0x50>)
 8001538:	2100      	movs	r1, #0
 800153a:	54d1      	strb	r1, [r2, r3]
		waterout[id].set_solenoid_out(DEVICE_CLOSE);
 800153c:	1dfb      	adds	r3, r7, #7
 800153e:	781a      	ldrb	r2, [r3, #0]
 8001540:	490a      	ldr	r1, [pc, #40]	; (800156c <WATER_OUT_open+0x54>)
 8001542:	0013      	movs	r3, r2
 8001544:	00db      	lsls	r3, r3, #3
 8001546:	189b      	adds	r3, r3, r2
 8001548:	009b      	lsls	r3, r3, #2
 800154a:	18cb      	adds	r3, r1, r3
 800154c:	3318      	adds	r3, #24
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	2001      	movs	r0, #1
 8001552:	4798      	blx	r3
		UART_send(UART_3, "DU NUOC\n", sizeof("DU NUOC\n"));
 8001554:	4b06      	ldr	r3, [pc, #24]	; (8001570 <WATER_OUT_open+0x58>)
 8001556:	2209      	movs	r2, #9
 8001558:	0019      	movs	r1, r3
 800155a:	2002      	movs	r0, #2
 800155c:	f000 fe44 	bl	80021e8 <UART_send>
	}
}
 8001560:	46c0      	nop			; (mov r8, r8)
 8001562:	46bd      	mov	sp, r7
 8001564:	b002      	add	sp, #8
 8001566:	bd80      	pop	{r7, pc}
 8001568:	20000570 	.word	0x20000570
 800156c:	20000000 	.word	0x20000000
 8001570:	080086c4 	.word	0x080086c4

08001574 <WATER_OUT_close>:
static void WATER_OUT_close(uint8_t id){
 8001574:	b590      	push	{r4, r7, lr}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	1df9      	adds	r1, r7, #7
 800157c:	7008      	strb	r0, [r1, #0]
	if(flag_liter[id]){
 800157e:	1df9      	adds	r1, r7, #7
 8001580:	7809      	ldrb	r1, [r1, #0]
 8001582:	4824      	ldr	r0, [pc, #144]	; (8001614 <WATER_OUT_close+0xa0>)
 8001584:	5c41      	ldrb	r1, [r0, r1]
 8001586:	2900      	cmp	r1, #0
 8001588:	d040      	beq.n	800160c <WATER_OUT_close+0x98>
		if((water_state[id] != WATER_EMPTY && water_state[id] != WATER_EROR) && (temp_state[id] != TEMP_COOL  && temp_state[id] != TEMP_EROR)){
 800158a:	1df9      	adds	r1, r7, #7
 800158c:	7809      	ldrb	r1, [r1, #0]
 800158e:	4822      	ldr	r0, [pc, #136]	; (8001618 <WATER_OUT_close+0xa4>)
 8001590:	5c41      	ldrb	r1, [r0, r1]
 8001592:	2902      	cmp	r1, #2
 8001594:	d03a      	beq.n	800160c <WATER_OUT_close+0x98>
 8001596:	1df9      	adds	r1, r7, #7
 8001598:	7809      	ldrb	r1, [r1, #0]
 800159a:	481f      	ldr	r0, [pc, #124]	; (8001618 <WATER_OUT_close+0xa4>)
 800159c:	5c41      	ldrb	r1, [r0, r1]
 800159e:	2904      	cmp	r1, #4
 80015a0:	d034      	beq.n	800160c <WATER_OUT_close+0x98>
 80015a2:	1df9      	adds	r1, r7, #7
 80015a4:	7809      	ldrb	r1, [r1, #0]
 80015a6:	481d      	ldr	r0, [pc, #116]	; (800161c <WATER_OUT_close+0xa8>)
 80015a8:	5c41      	ldrb	r1, [r0, r1]
 80015aa:	2904      	cmp	r1, #4
 80015ac:	d02e      	beq.n	800160c <WATER_OUT_close+0x98>
 80015ae:	1df9      	adds	r1, r7, #7
 80015b0:	7809      	ldrb	r1, [r1, #0]
 80015b2:	481a      	ldr	r0, [pc, #104]	; (800161c <WATER_OUT_close+0xa8>)
 80015b4:	5c41      	ldrb	r1, [r0, r1]
 80015b6:	2905      	cmp	r1, #5
 80015b8:	d028      	beq.n	800160c <WATER_OUT_close+0x98>
			flag_liter[id] = false;
 80015ba:	1df9      	adds	r1, r7, #7
 80015bc:	7809      	ldrb	r1, [r1, #0]
 80015be:	4815      	ldr	r0, [pc, #84]	; (8001614 <WATER_OUT_close+0xa0>)
 80015c0:	2400      	movs	r4, #0
 80015c2:	5444      	strb	r4, [r0, r1]
			FLOW_set_liter(id, liter[id]);
 80015c4:	1df9      	adds	r1, r7, #7
 80015c6:	7808      	ldrb	r0, [r1, #0]
 80015c8:	4915      	ldr	r1, [pc, #84]	; (8001620 <WATER_OUT_close+0xac>)
 80015ca:	0080      	lsls	r0, r0, #2
 80015cc:	5841      	ldr	r1, [r0, r1]
 80015ce:	000a      	movs	r2, r1
 80015d0:	2100      	movs	r1, #0
 80015d2:	000b      	movs	r3, r1
 80015d4:	1df9      	adds	r1, r7, #7
 80015d6:	7809      	ldrb	r1, [r1, #0]
 80015d8:	0008      	movs	r0, r1
 80015da:	f000 f95d 	bl	8001898 <FLOW_set_liter>
			system_state[id] = WATER_OUT_OPEN;
 80015de:	1dfb      	adds	r3, r7, #7
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	4a10      	ldr	r2, [pc, #64]	; (8001624 <WATER_OUT_close+0xb0>)
 80015e4:	2101      	movs	r1, #1
 80015e6:	54d1      	strb	r1, [r2, r3]
			waterout[id].set_solenoid_out(DEVICE_OPEN);
 80015e8:	1dfb      	adds	r3, r7, #7
 80015ea:	781a      	ldrb	r2, [r3, #0]
 80015ec:	490e      	ldr	r1, [pc, #56]	; (8001628 <WATER_OUT_close+0xb4>)
 80015ee:	0013      	movs	r3, r2
 80015f0:	00db      	lsls	r3, r3, #3
 80015f2:	189b      	adds	r3, r3, r2
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	18cb      	adds	r3, r1, r3
 80015f8:	3318      	adds	r3, #24
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2000      	movs	r0, #0
 80015fe:	4798      	blx	r3
			UART_send(UART_3, "MO VOI\n", sizeof("MO VOI\n"));
 8001600:	4b0a      	ldr	r3, [pc, #40]	; (800162c <WATER_OUT_close+0xb8>)
 8001602:	2208      	movs	r2, #8
 8001604:	0019      	movs	r1, r3
 8001606:	2002      	movs	r0, #2
 8001608:	f000 fdee 	bl	80021e8 <UART_send>
		}
	}
}
 800160c:	46c0      	nop			; (mov r8, r8)
 800160e:	46bd      	mov	sp, r7
 8001610:	b003      	add	sp, #12
 8001612:	bd90      	pop	{r4, r7, pc}
 8001614:	20000574 	.word	0x20000574
 8001618:	20000568 	.word	0x20000568
 800161c:	20000564 	.word	0x20000564
 8001620:	20000578 	.word	0x20000578
 8001624:	20000570 	.word	0x20000570
 8001628:	20000000 	.word	0x20000000
 800162c:	080086d0 	.word	0x080086d0

08001630 <FLOW_get_pulse>:
static bool flag[MAX_WATEROUT] = {0};
static bool pre[MAX_WATEROUT] = {0};
static bool cur[MAX_WATEROUT] = {0};


void FLOW_get_pulse(){
 8001630:	b5b0      	push	{r4, r5, r7, lr}
 8001632:	b08e      	sub	sp, #56	; 0x38
 8001634:	af00      	add	r7, sp, #0
	for(uint8_t index = 0; index < MAX_WATEROUT;index++){
 8001636:	2337      	movs	r3, #55	; 0x37
 8001638:	18fb      	adds	r3, r7, r3
 800163a:	2200      	movs	r2, #0
 800163c:	701a      	strb	r2, [r3, #0]
 800163e:	e09e      	b.n	800177e <FLOW_get_pulse+0x14e>
		pre[index] = cur[index];
 8001640:	2037      	movs	r0, #55	; 0x37
 8001642:	183b      	adds	r3, r7, r0
 8001644:	781a      	ldrb	r2, [r3, #0]
 8001646:	183b      	adds	r3, r7, r0
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	4952      	ldr	r1, [pc, #328]	; (8001794 <FLOW_get_pulse+0x164>)
 800164c:	5c89      	ldrb	r1, [r1, r2]
 800164e:	4a52      	ldr	r2, [pc, #328]	; (8001798 <FLOW_get_pulse+0x168>)
 8001650:	54d1      	strb	r1, [r2, r3]
		cur[index] = (index == 0) ? FLOW0_STATE :  FLOW1_STATE ;
 8001652:	183b      	adds	r3, r7, r0
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d10a      	bne.n	8001670 <FLOW_get_pulse+0x40>
 800165a:	23a0      	movs	r3, #160	; 0xa0
 800165c:	05db      	lsls	r3, r3, #23
 800165e:	2104      	movs	r1, #4
 8001660:	0018      	movs	r0, r3
 8001662:	f003 fb2b 	bl	8004cbc <HAL_GPIO_ReadPin>
 8001666:	0003      	movs	r3, r0
 8001668:	1e5a      	subs	r2, r3, #1
 800166a:	4193      	sbcs	r3, r2
 800166c:	b2db      	uxtb	r3, r3
 800166e:	e008      	b.n	8001682 <FLOW_get_pulse+0x52>
 8001670:	4b4a      	ldr	r3, [pc, #296]	; (800179c <FLOW_get_pulse+0x16c>)
 8001672:	2110      	movs	r1, #16
 8001674:	0018      	movs	r0, r3
 8001676:	f003 fb21 	bl	8004cbc <HAL_GPIO_ReadPin>
 800167a:	0003      	movs	r3, r0
 800167c:	1e5a      	subs	r2, r3, #1
 800167e:	4193      	sbcs	r3, r2
 8001680:	b2db      	uxtb	r3, r3
 8001682:	2537      	movs	r5, #55	; 0x37
 8001684:	197a      	adds	r2, r7, r5
 8001686:	7812      	ldrb	r2, [r2, #0]
 8001688:	4942      	ldr	r1, [pc, #264]	; (8001794 <FLOW_get_pulse+0x164>)
 800168a:	548b      	strb	r3, [r1, r2]
		if(cur[index] == 1 && pre[index] == 0)
 800168c:	197b      	adds	r3, r7, r5
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	4a40      	ldr	r2, [pc, #256]	; (8001794 <FLOW_get_pulse+0x164>)
 8001692:	5cd3      	ldrb	r3, [r2, r3]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d06c      	beq.n	8001772 <FLOW_get_pulse+0x142>
 8001698:	197b      	adds	r3, r7, r5
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	4a3e      	ldr	r2, [pc, #248]	; (8001798 <FLOW_get_pulse+0x168>)
 800169e:	5cd3      	ldrb	r3, [r2, r3]
 80016a0:	2201      	movs	r2, #1
 80016a2:	4053      	eors	r3, r2
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d063      	beq.n	8001772 <FLOW_get_pulse+0x142>
		{
			toltal_pulse[index]++;
 80016aa:	197b      	adds	r3, r7, r5
 80016ac:	781c      	ldrb	r4, [r3, #0]
 80016ae:	4a3c      	ldr	r2, [pc, #240]	; (80017a0 <FLOW_get_pulse+0x170>)
 80016b0:	00e3      	lsls	r3, r4, #3
 80016b2:	18d3      	adds	r3, r2, r3
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	2001      	movs	r0, #1
 80016ba:	2100      	movs	r1, #0
 80016bc:	1812      	adds	r2, r2, r0
 80016be:	414b      	adcs	r3, r1
 80016c0:	4837      	ldr	r0, [pc, #220]	; (80017a0 <FLOW_get_pulse+0x170>)
 80016c2:	00e1      	lsls	r1, r4, #3
 80016c4:	1841      	adds	r1, r0, r1
 80016c6:	600a      	str	r2, [r1, #0]
 80016c8:	604b      	str	r3, [r1, #4]
			toltal_pulse1[index]++;
 80016ca:	197b      	adds	r3, r7, r5
 80016cc:	781c      	ldrb	r4, [r3, #0]
 80016ce:	4a35      	ldr	r2, [pc, #212]	; (80017a4 <FLOW_get_pulse+0x174>)
 80016d0:	00e3      	lsls	r3, r4, #3
 80016d2:	18d3      	adds	r3, r2, r3
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	2001      	movs	r0, #1
 80016da:	2100      	movs	r1, #0
 80016dc:	1812      	adds	r2, r2, r0
 80016de:	414b      	adcs	r3, r1
 80016e0:	4830      	ldr	r0, [pc, #192]	; (80017a4 <FLOW_get_pulse+0x174>)
 80016e2:	00e1      	lsls	r1, r4, #3
 80016e4:	1841      	adds	r1, r0, r1
 80016e6:	600a      	str	r2, [r1, #0]
 80016e8:	604b      	str	r3, [r1, #4]
			if(pulse[index] > 0){
 80016ea:	197b      	adds	r3, r7, r5
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	4a2e      	ldr	r2, [pc, #184]	; (80017a8 <FLOW_get_pulse+0x178>)
 80016f0:	00db      	lsls	r3, r3, #3
 80016f2:	18d3      	adds	r3, r2, r3
 80016f4:	681a      	ldr	r2, [r3, #0]
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	0011      	movs	r1, r2
 80016fa:	4319      	orrs	r1, r3
 80016fc:	d039      	beq.n	8001772 <FLOW_get_pulse+0x142>
				pulse[index]--;
 80016fe:	197b      	adds	r3, r7, r5
 8001700:	781c      	ldrb	r4, [r3, #0]
 8001702:	4a29      	ldr	r2, [pc, #164]	; (80017a8 <FLOW_get_pulse+0x178>)
 8001704:	00e3      	lsls	r3, r4, #3
 8001706:	18d3      	adds	r3, r2, r3
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	2001      	movs	r0, #1
 800170e:	4240      	negs	r0, r0
 8001710:	17c1      	asrs	r1, r0, #31
 8001712:	1812      	adds	r2, r2, r0
 8001714:	414b      	adcs	r3, r1
 8001716:	4824      	ldr	r0, [pc, #144]	; (80017a8 <FLOW_get_pulse+0x178>)
 8001718:	00e1      	lsls	r1, r4, #3
 800171a:	1841      	adds	r1, r0, r1
 800171c:	600a      	str	r2, [r1, #0]
 800171e:	604b      	str	r3, [r1, #4]
				char msg[50] = {'\0'};
 8001720:	1d3b      	adds	r3, r7, #4
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	3304      	adds	r3, #4
 8001728:	222e      	movs	r2, #46	; 0x2e
 800172a:	2100      	movs	r1, #0
 800172c:	0018      	movs	r0, r3
 800172e:	f006 fae0 	bl	8007cf2 <memset>
				sprintf(msg,"%d\n" ,pulse[index]);
 8001732:	197b      	adds	r3, r7, r5
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	4a1c      	ldr	r2, [pc, #112]	; (80017a8 <FLOW_get_pulse+0x178>)
 8001738:	00db      	lsls	r3, r3, #3
 800173a:	18d3      	adds	r3, r2, r3
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	491a      	ldr	r1, [pc, #104]	; (80017ac <FLOW_get_pulse+0x17c>)
 8001742:	1d38      	adds	r0, r7, #4
 8001744:	f006 fade 	bl	8007d04 <siprintf>
				UART_send(UART_3, msg, sizeof(msg));
 8001748:	1d3b      	adds	r3, r7, #4
 800174a:	2232      	movs	r2, #50	; 0x32
 800174c:	0019      	movs	r1, r3
 800174e:	2002      	movs	r0, #2
 8001750:	f000 fd4a 	bl	80021e8 <UART_send>
				if(pulse[index] == 0){
 8001754:	197b      	adds	r3, r7, r5
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	4a13      	ldr	r2, [pc, #76]	; (80017a8 <FLOW_get_pulse+0x178>)
 800175a:	00db      	lsls	r3, r3, #3
 800175c:	18d3      	adds	r3, r2, r3
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	0011      	movs	r1, r2
 8001764:	4319      	orrs	r1, r3
 8001766:	d104      	bne.n	8001772 <FLOW_get_pulse+0x142>
					flag[index] = 1;
 8001768:	197b      	adds	r3, r7, r5
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	4a10      	ldr	r2, [pc, #64]	; (80017b0 <FLOW_get_pulse+0x180>)
 800176e:	2101      	movs	r1, #1
 8001770:	54d1      	strb	r1, [r2, r3]
	for(uint8_t index = 0; index < MAX_WATEROUT;index++){
 8001772:	2137      	movs	r1, #55	; 0x37
 8001774:	187b      	adds	r3, r7, r1
 8001776:	781a      	ldrb	r2, [r3, #0]
 8001778:	187b      	adds	r3, r7, r1
 800177a:	3201      	adds	r2, #1
 800177c:	701a      	strb	r2, [r3, #0]
 800177e:	2337      	movs	r3, #55	; 0x37
 8001780:	18fb      	adds	r3, r7, r3
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	2b01      	cmp	r3, #1
 8001786:	d800      	bhi.n	800178a <FLOW_get_pulse+0x15a>
 8001788:	e75a      	b.n	8001640 <FLOW_get_pulse+0x10>
				}
			}
		}
	}
}
 800178a:	46c0      	nop			; (mov r8, r8)
 800178c:	46c0      	nop			; (mov r8, r8)
 800178e:	46bd      	mov	sp, r7
 8001790:	b00e      	add	sp, #56	; 0x38
 8001792:	bdb0      	pop	{r4, r5, r7, pc}
 8001794:	200005c8 	.word	0x200005c8
 8001798:	200005c4 	.word	0x200005c4
 800179c:	50000800 	.word	0x50000800
 80017a0:	20000580 	.word	0x20000580
 80017a4:	20000590 	.word	0x20000590
 80017a8:	200005b0 	.word	0x200005b0
 80017ac:	080086d8 	.word	0x080086d8
 80017b0:	200005c0 	.word	0x200005c0

080017b4 <FLOW_is_flowing>:
bool FLOW_is_flowing(uint8_t index){
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	0002      	movs	r2, r0
 80017bc:	1dfb      	adds	r3, r7, #7
 80017be:	701a      	strb	r2, [r3, #0]
	if(index < 0 || index >= MAX_WATEROUT){
 80017c0:	1dfb      	adds	r3, r7, #7
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d901      	bls.n	80017cc <FLOW_is_flowing+0x18>
		return 0;
 80017c8:	2300      	movs	r3, #0
 80017ca:	e03d      	b.n	8001848 <FLOW_is_flowing+0x94>
	}
	if((toltal_pulse1[index] - toltal_pulse2[index]) >= 10){
 80017cc:	1dfb      	adds	r3, r7, #7
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	4a1f      	ldr	r2, [pc, #124]	; (8001850 <FLOW_is_flowing+0x9c>)
 80017d2:	00db      	lsls	r3, r3, #3
 80017d4:	18d3      	adds	r3, r2, r3
 80017d6:	6818      	ldr	r0, [r3, #0]
 80017d8:	6859      	ldr	r1, [r3, #4]
 80017da:	1dfb      	adds	r3, r7, #7
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	4a1d      	ldr	r2, [pc, #116]	; (8001854 <FLOW_is_flowing+0xa0>)
 80017e0:	00db      	lsls	r3, r3, #3
 80017e2:	18d3      	adds	r3, r2, r3
 80017e4:	681a      	ldr	r2, [r3, #0]
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	1a80      	subs	r0, r0, r2
 80017ea:	4199      	sbcs	r1, r3
 80017ec:	0002      	movs	r2, r0
 80017ee:	000b      	movs	r3, r1
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d102      	bne.n	80017fa <FLOW_is_flowing+0x46>
 80017f4:	d115      	bne.n	8001822 <FLOW_is_flowing+0x6e>
 80017f6:	2a09      	cmp	r2, #9
 80017f8:	d913      	bls.n	8001822 <FLOW_is_flowing+0x6e>
		toltal_pulse1[index] = 0;
 80017fa:	1dfb      	adds	r3, r7, #7
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	4a14      	ldr	r2, [pc, #80]	; (8001850 <FLOW_is_flowing+0x9c>)
 8001800:	00db      	lsls	r3, r3, #3
 8001802:	18d1      	adds	r1, r2, r3
 8001804:	2200      	movs	r2, #0
 8001806:	2300      	movs	r3, #0
 8001808:	600a      	str	r2, [r1, #0]
 800180a:	604b      	str	r3, [r1, #4]
		toltal_pulse2[index] = 0;
 800180c:	1dfb      	adds	r3, r7, #7
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	4a10      	ldr	r2, [pc, #64]	; (8001854 <FLOW_is_flowing+0xa0>)
 8001812:	00db      	lsls	r3, r3, #3
 8001814:	18d1      	adds	r1, r2, r3
 8001816:	2200      	movs	r2, #0
 8001818:	2300      	movs	r3, #0
 800181a:	600a      	str	r2, [r1, #0]
 800181c:	604b      	str	r3, [r1, #4]
		return 1;
 800181e:	2301      	movs	r3, #1
 8001820:	e012      	b.n	8001848 <FLOW_is_flowing+0x94>
	}
	toltal_pulse1[index] = 0;
 8001822:	1dfb      	adds	r3, r7, #7
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	4a0a      	ldr	r2, [pc, #40]	; (8001850 <FLOW_is_flowing+0x9c>)
 8001828:	00db      	lsls	r3, r3, #3
 800182a:	18d1      	adds	r1, r2, r3
 800182c:	2200      	movs	r2, #0
 800182e:	2300      	movs	r3, #0
 8001830:	600a      	str	r2, [r1, #0]
 8001832:	604b      	str	r3, [r1, #4]
	toltal_pulse2[index] = 0;
 8001834:	1dfb      	adds	r3, r7, #7
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	4a06      	ldr	r2, [pc, #24]	; (8001854 <FLOW_is_flowing+0xa0>)
 800183a:	00db      	lsls	r3, r3, #3
 800183c:	18d1      	adds	r1, r2, r3
 800183e:	2200      	movs	r2, #0
 8001840:	2300      	movs	r3, #0
 8001842:	600a      	str	r2, [r1, #0]
 8001844:	604b      	str	r3, [r1, #4]
	return 0;
 8001846:	2300      	movs	r3, #0
}
 8001848:	0018      	movs	r0, r3
 800184a:	46bd      	mov	sp, r7
 800184c:	b002      	add	sp, #8
 800184e:	bd80      	pop	{r7, pc}
 8001850:	20000590 	.word	0x20000590
 8001854:	200005a0 	.word	0x200005a0

08001858 <FLOW_is_enough_water>:
bool FLOW_is_enough_water(uint8_t index){
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	0002      	movs	r2, r0
 8001860:	1dfb      	adds	r3, r7, #7
 8001862:	701a      	strb	r2, [r3, #0]
	if(index < 0 || index >= MAX_WATEROUT){
 8001864:	1dfb      	adds	r3, r7, #7
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	2b01      	cmp	r3, #1
 800186a:	d901      	bls.n	8001870 <FLOW_is_enough_water+0x18>
		return 0;
 800186c:	2300      	movs	r3, #0
 800186e:	e00d      	b.n	800188c <FLOW_is_enough_water+0x34>
	}
	if(flag[index] == 1){
 8001870:	1dfb      	adds	r3, r7, #7
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	4a07      	ldr	r2, [pc, #28]	; (8001894 <FLOW_is_enough_water+0x3c>)
 8001876:	5cd3      	ldrb	r3, [r2, r3]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d006      	beq.n	800188a <FLOW_is_enough_water+0x32>
		flag[index] = 0;
 800187c:	1dfb      	adds	r3, r7, #7
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	4a04      	ldr	r2, [pc, #16]	; (8001894 <FLOW_is_enough_water+0x3c>)
 8001882:	2100      	movs	r1, #0
 8001884:	54d1      	strb	r1, [r2, r3]
		return 1;
 8001886:	2301      	movs	r3, #1
 8001888:	e000      	b.n	800188c <FLOW_is_enough_water+0x34>
	}
	return 0;
 800188a:	2300      	movs	r3, #0
}
 800188c:	0018      	movs	r0, r3
 800188e:	46bd      	mov	sp, r7
 8001890:	b002      	add	sp, #8
 8001892:	bd80      	pop	{r7, pc}
 8001894:	200005c0 	.word	0x200005c0

08001898 <FLOW_set_liter>:
void FLOW_set_liter(uint8_t index, uint64_t milliliter)
{
 8001898:	b5b0      	push	{r4, r5, r7, lr}
 800189a:	b094      	sub	sp, #80	; 0x50
 800189c:	af00      	add	r7, sp, #0
 800189e:	0001      	movs	r1, r0
 80018a0:	603a      	str	r2, [r7, #0]
 80018a2:	607b      	str	r3, [r7, #4]
 80018a4:	240f      	movs	r4, #15
 80018a6:	193b      	adds	r3, r7, r4
 80018a8:	1c0a      	adds	r2, r1, #0
 80018aa:	701a      	strb	r2, [r3, #0]
	if(milliliter <= 0){
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	687a      	ldr	r2, [r7, #4]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	d028      	beq.n	8001906 <FLOW_set_liter+0x6e>
		return;
	}
	uint64_t num_pulse = milliliter * 1;
 80018b4:	683a      	ldr	r2, [r7, #0]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	64ba      	str	r2, [r7, #72]	; 0x48
 80018ba:	64fb      	str	r3, [r7, #76]	; 0x4c
	char msg[50] = {'\0'};
 80018bc:	2514      	movs	r5, #20
 80018be:	197b      	adds	r3, r7, r5
 80018c0:	2200      	movs	r2, #0
 80018c2:	601a      	str	r2, [r3, #0]
 80018c4:	3304      	adds	r3, #4
 80018c6:	222e      	movs	r2, #46	; 0x2e
 80018c8:	2100      	movs	r1, #0
 80018ca:	0018      	movs	r0, r3
 80018cc:	f006 fa11 	bl	8007cf2 <memset>
	sprintf(msg,"%d\n" ,milliliter);
 80018d0:	683a      	ldr	r2, [r7, #0]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	490e      	ldr	r1, [pc, #56]	; (8001910 <FLOW_set_liter+0x78>)
 80018d6:	1978      	adds	r0, r7, r5
 80018d8:	f006 fa14 	bl	8007d04 <siprintf>
	UART_send(UART_3, msg, sizeof(msg));
 80018dc:	197b      	adds	r3, r7, r5
 80018de:	2232      	movs	r2, #50	; 0x32
 80018e0:	0019      	movs	r1, r3
 80018e2:	2002      	movs	r0, #2
 80018e4:	f000 fc80 	bl	80021e8 <UART_send>
	pulse[index] = num_pulse;
 80018e8:	193b      	adds	r3, r7, r4
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	4a09      	ldr	r2, [pc, #36]	; (8001914 <FLOW_set_liter+0x7c>)
 80018ee:	00db      	lsls	r3, r3, #3
 80018f0:	18d1      	adds	r1, r2, r3
 80018f2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80018f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80018f6:	600a      	str	r2, [r1, #0]
 80018f8:	604b      	str	r3, [r1, #4]
	flag[index] = 0;
 80018fa:	193b      	adds	r3, r7, r4
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	4a06      	ldr	r2, [pc, #24]	; (8001918 <FLOW_set_liter+0x80>)
 8001900:	2100      	movs	r1, #0
 8001902:	54d1      	strb	r1, [r2, r3]
 8001904:	e000      	b.n	8001908 <FLOW_set_liter+0x70>
		return;
 8001906:	46c0      	nop			; (mov r8, r8)
}
 8001908:	46bd      	mov	sp, r7
 800190a:	b014      	add	sp, #80	; 0x50
 800190c:	bdb0      	pop	{r4, r5, r7, pc}
 800190e:	46c0      	nop			; (mov r8, r8)
 8001910:	080086d8 	.word	0x080086d8
 8001914:	200005b0 	.word	0x200005b0
 8001918:	200005c0 	.word	0x200005c0

0800191c <fn_pulse>:
int fn_pulse(uint8_t index){
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	0002      	movs	r2, r0
 8001924:	1dfb      	adds	r3, r7, #7
 8001926:	701a      	strb	r2, [r3, #0]
	return toltal_pulse[index];
 8001928:	1dfb      	adds	r3, r7, #7
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	4a04      	ldr	r2, [pc, #16]	; (8001940 <fn_pulse+0x24>)
 800192e:	00db      	lsls	r3, r3, #3
 8001930:	18d3      	adds	r3, r2, r3
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	0013      	movs	r3, r2
}
 8001938:	0018      	movs	r0, r3
 800193a:	46bd      	mov	sp, r7
 800193c:	b002      	add	sp, #8
 800193e:	bd80      	pop	{r7, pc}
 8001940:	20000580 	.word	0x20000580

08001944 <set_wt>:

#include "DEVICE/hotwater.h"

GPIO_PinState wt_lv0 = 0;
GPIO_PinState wt_lv1 = 0;
void set_wt(bool value, int lv){
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af00      	add	r7, sp, #0
 800194a:	0002      	movs	r2, r0
 800194c:	6039      	str	r1, [r7, #0]
 800194e:	1dfb      	adds	r3, r7, #7
 8001950:	701a      	strb	r2, [r3, #0]
	if(lv == 0){
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d104      	bne.n	8001962 <set_wt+0x1e>
		wt_lv0 = value;
 8001958:	1dfb      	adds	r3, r7, #7
 800195a:	781a      	ldrb	r2, [r3, #0]
 800195c:	4b05      	ldr	r3, [pc, #20]	; (8001974 <set_wt+0x30>)
 800195e:	701a      	strb	r2, [r3, #0]
	}else{
		wt_lv1 = value;
	}
}
 8001960:	e003      	b.n	800196a <set_wt+0x26>
		wt_lv1 = value;
 8001962:	1dfb      	adds	r3, r7, #7
 8001964:	781a      	ldrb	r2, [r3, #0]
 8001966:	4b04      	ldr	r3, [pc, #16]	; (8001978 <set_wt+0x34>)
 8001968:	701a      	strb	r2, [r3, #0]
}
 800196a:	46c0      	nop			; (mov r8, r8)
 800196c:	46bd      	mov	sp, r7
 800196e:	b002      	add	sp, #8
 8001970:	bd80      	pop	{r7, pc}
 8001972:	46c0      	nop			; (mov r8, r8)
 8001974:	200005ca 	.word	0x200005ca
 8001978:	200005cb 	.word	0x200005cb

0800197c <water_0_level_0>:
static GPIO_PinState water_0_level_0() {
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
//	GPIO_PinState state = WATER0_LEVEL0_STATE;
	GPIO_PinState state = wt_lv0;
 8001982:	1dfb      	adds	r3, r7, #7
 8001984:	4a10      	ldr	r2, [pc, #64]	; (80019c8 <water_0_level_0+0x4c>)
 8001986:	7812      	ldrb	r2, [r2, #0]
 8001988:	701a      	strb	r2, [r3, #0]
	if(state == WT_LV_FULL){
 800198a:	1dfb      	adds	r3, r7, #7
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	2b01      	cmp	r3, #1
 8001990:	d108      	bne.n	80019a4 <water_0_level_0+0x28>
		WT_EMPTY_OFF(0);
 8001992:	2380      	movs	r3, #128	; 0x80
 8001994:	0099      	lsls	r1, r3, #2
 8001996:	23a0      	movs	r3, #160	; 0xa0
 8001998:	05db      	lsls	r3, r3, #23
 800199a:	2201      	movs	r2, #1
 800199c:	0018      	movs	r0, r3
 800199e:	f003 f9aa 	bl	8004cf6 <HAL_GPIO_WritePin>
 80019a2:	e00b      	b.n	80019bc <water_0_level_0+0x40>
	}else if(state == WT_LV_EMPTY){
 80019a4:	1dfb      	adds	r3, r7, #7
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d107      	bne.n	80019bc <water_0_level_0+0x40>
		WT_EMPTY_ON(0);
 80019ac:	2380      	movs	r3, #128	; 0x80
 80019ae:	0099      	lsls	r1, r3, #2
 80019b0:	23a0      	movs	r3, #160	; 0xa0
 80019b2:	05db      	lsls	r3, r3, #23
 80019b4:	2200      	movs	r2, #0
 80019b6:	0018      	movs	r0, r3
 80019b8:	f003 f99d 	bl	8004cf6 <HAL_GPIO_WritePin>
	}
	return state;
 80019bc:	1dfb      	adds	r3, r7, #7
 80019be:	781b      	ldrb	r3, [r3, #0]
}
 80019c0:	0018      	movs	r0, r3
 80019c2:	46bd      	mov	sp, r7
 80019c4:	b002      	add	sp, #8
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	200005ca 	.word	0x200005ca

080019cc <water_0_level_1>:
static GPIO_PinState water_0_level_1() {/*return WATER0_LEVEL1_STATE;*/return wt_lv1;}
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	4b02      	ldr	r3, [pc, #8]	; (80019dc <water_0_level_1+0x10>)
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	0018      	movs	r0, r3
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	46c0      	nop			; (mov r8, r8)
 80019dc:	200005cb 	.word	0x200005cb

080019e0 <water_1_level_0>:
static GPIO_PinState water_1_level_0() {
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
//	GPIO_PinState state = WATER1_LEVEL0_STATE;
	GPIO_PinState state = wt_lv0;
 80019e6:	1dfb      	adds	r3, r7, #7
 80019e8:	4a0e      	ldr	r2, [pc, #56]	; (8001a24 <water_1_level_0+0x44>)
 80019ea:	7812      	ldrb	r2, [r2, #0]
 80019ec:	701a      	strb	r2, [r3, #0]
	if(state == WT_LV_FULL){
 80019ee:	1dfb      	adds	r3, r7, #7
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d106      	bne.n	8001a04 <water_1_level_0+0x24>
		WT_EMPTY_OFF(1);
 80019f6:	4b0c      	ldr	r3, [pc, #48]	; (8001a28 <water_1_level_0+0x48>)
 80019f8:	2201      	movs	r2, #1
 80019fa:	2180      	movs	r1, #128	; 0x80
 80019fc:	0018      	movs	r0, r3
 80019fe:	f003 f97a 	bl	8004cf6 <HAL_GPIO_WritePin>
 8001a02:	e009      	b.n	8001a18 <water_1_level_0+0x38>
	}else if(state == WT_LV_EMPTY){
 8001a04:	1dfb      	adds	r3, r7, #7
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d105      	bne.n	8001a18 <water_1_level_0+0x38>
		WT_EMPTY_ON(1);
 8001a0c:	4b06      	ldr	r3, [pc, #24]	; (8001a28 <water_1_level_0+0x48>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	2180      	movs	r1, #128	; 0x80
 8001a12:	0018      	movs	r0, r3
 8001a14:	f003 f96f 	bl	8004cf6 <HAL_GPIO_WritePin>
	}
	return state;
 8001a18:	1dfb      	adds	r3, r7, #7
 8001a1a:	781b      	ldrb	r3, [r3, #0]
}
 8001a1c:	0018      	movs	r0, r3
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	b002      	add	sp, #8
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	200005ca 	.word	0x200005ca
 8001a28:	50000800 	.word	0x50000800

08001a2c <water_1_level_1>:
static GPIO_PinState water_1_level_1() {/*return WATER1_LEVEL1_STATE;*/return wt_lv1;}
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	4b02      	ldr	r3, [pc, #8]	; (8001a3c <water_1_level_1+0x10>)
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	0018      	movs	r0, r3
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	46c0      	nop			; (mov r8, r8)
 8001a3c:	200005cb 	.word	0x200005cb

08001a40 <GetTemp0>:
static float GetTemp0(){return TEMP_get_temp(0);}
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	2000      	movs	r0, #0
 8001a46:	f000 f8ff 	bl	8001c48 <TEMP_get_temp>
 8001a4a:	1c03      	adds	r3, r0, #0
 8001a4c:	1c18      	adds	r0, r3, #0
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <GetTemp1>:
static float GetTemp1(){return TEMP_get_temp(1);}
 8001a52:	b580      	push	{r7, lr}
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	2001      	movs	r0, #1
 8001a58:	f000 f8f6 	bl	8001c48 <TEMP_get_temp>
 8001a5c:	1c03      	adds	r3, r0, #0
 8001a5e:	1c18      	adds	r0, r3, #0
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}

08001a64 <GetFlow0>:
static bool GetFlow0(){return FLOW_is_flowing(0);}
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	2000      	movs	r0, #0
 8001a6a:	f7ff fea3 	bl	80017b4 <FLOW_is_flowing>
 8001a6e:	0003      	movs	r3, r0
 8001a70:	0018      	movs	r0, r3
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}

08001a76 <GetFlow1>:
static bool GetFlow1(){return FLOW_is_flowing(1);}
 8001a76:	b580      	push	{r7, lr}
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	2001      	movs	r0, #1
 8001a7c:	f7ff fe9a 	bl	80017b4 <FLOW_is_flowing>
 8001a80:	0003      	movs	r3, r0
 8001a82:	0018      	movs	r0, r3
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <ControlRelay0>:
static void ControlRelay0(GPIO_PinState state){
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	0002      	movs	r2, r0
 8001a90:	1dfb      	adds	r3, r7, #7
 8001a92:	701a      	strb	r2, [r3, #0]
	if(state == DEVICE_CLOSE){
 8001a94:	1dfb      	adds	r3, r7, #7
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d107      	bne.n	8001aac <ControlRelay0+0x24>
		BOILING_OFF(0);
 8001a9c:	2380      	movs	r3, #128	; 0x80
 8001a9e:	019b      	lsls	r3, r3, #6
 8001aa0:	480d      	ldr	r0, [pc, #52]	; (8001ad8 <ControlRelay0+0x50>)
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	0019      	movs	r1, r3
 8001aa6:	f003 f926 	bl	8004cf6 <HAL_GPIO_WritePin>
 8001aaa:	e00a      	b.n	8001ac2 <ControlRelay0+0x3a>
	}else if(state == DEVICE_OPEN){
 8001aac:	1dfb      	adds	r3, r7, #7
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d106      	bne.n	8001ac2 <ControlRelay0+0x3a>
		BOILING_ON(0);
 8001ab4:	2380      	movs	r3, #128	; 0x80
 8001ab6:	019b      	lsls	r3, r3, #6
 8001ab8:	4807      	ldr	r0, [pc, #28]	; (8001ad8 <ControlRelay0+0x50>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	0019      	movs	r1, r3
 8001abe:	f003 f91a 	bl	8004cf6 <HAL_GPIO_WritePin>
	}
	HAL_GPIO_WritePin(RELAY0_GPIO_Port, RELAY0_Pin, state);
 8001ac2:	1dfb      	adds	r3, r7, #7
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	4805      	ldr	r0, [pc, #20]	; (8001adc <ControlRelay0+0x54>)
 8001ac8:	001a      	movs	r2, r3
 8001aca:	2140      	movs	r1, #64	; 0x40
 8001acc:	f003 f913 	bl	8004cf6 <HAL_GPIO_WritePin>
}
 8001ad0:	46c0      	nop			; (mov r8, r8)
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	b002      	add	sp, #8
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	50000400 	.word	0x50000400
 8001adc:	50000800 	.word	0x50000800

08001ae0 <ControlRelay1>:
static void ControlRelay1(GPIO_PinState state){
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	0002      	movs	r2, r0
 8001ae8:	1dfb      	adds	r3, r7, #7
 8001aea:	701a      	strb	r2, [r3, #0]
	if(state == DEVICE_CLOSE){
 8001aec:	1dfb      	adds	r3, r7, #7
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d107      	bne.n	8001b04 <ControlRelay1+0x24>
		BOILING_OFF(1);
 8001af4:	2380      	movs	r3, #128	; 0x80
 8001af6:	021b      	lsls	r3, r3, #8
 8001af8:	480e      	ldr	r0, [pc, #56]	; (8001b34 <ControlRelay1+0x54>)
 8001afa:	2201      	movs	r2, #1
 8001afc:	0019      	movs	r1, r3
 8001afe:	f003 f8fa 	bl	8004cf6 <HAL_GPIO_WritePin>
 8001b02:	e00a      	b.n	8001b1a <ControlRelay1+0x3a>
	}else if(state == DEVICE_OPEN){
 8001b04:	1dfb      	adds	r3, r7, #7
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d106      	bne.n	8001b1a <ControlRelay1+0x3a>
		BOILING_ON(1);
 8001b0c:	2380      	movs	r3, #128	; 0x80
 8001b0e:	021b      	lsls	r3, r3, #8
 8001b10:	4808      	ldr	r0, [pc, #32]	; (8001b34 <ControlRelay1+0x54>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	0019      	movs	r1, r3
 8001b16:	f003 f8ee 	bl	8004cf6 <HAL_GPIO_WritePin>
	}
	HAL_GPIO_WritePin(RELAY1_GPIO_Port, RELAY1_Pin, state);
 8001b1a:	1dfb      	adds	r3, r7, #7
 8001b1c:	781a      	ldrb	r2, [r3, #0]
 8001b1e:	2380      	movs	r3, #128	; 0x80
 8001b20:	0059      	lsls	r1, r3, #1
 8001b22:	23a0      	movs	r3, #160	; 0xa0
 8001b24:	05db      	lsls	r3, r3, #23
 8001b26:	0018      	movs	r0, r3
 8001b28:	f003 f8e5 	bl	8004cf6 <HAL_GPIO_WritePin>
}
 8001b2c:	46c0      	nop			; (mov r8, r8)
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	b002      	add	sp, #8
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	50000400 	.word	0x50000400

08001b38 <ControlSolenoidOut0>:
static void ControlSolenoidOut0(GPIO_PinState state){ HAL_GPIO_WritePin(SOLENOID_OUT0_GPIO_Port, SOLENOID_OUT0_Pin, state);}
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b082      	sub	sp, #8
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	0002      	movs	r2, r0
 8001b40:	1dfb      	adds	r3, r7, #7
 8001b42:	701a      	strb	r2, [r3, #0]
 8001b44:	1dfb      	adds	r3, r7, #7
 8001b46:	781a      	ldrb	r2, [r3, #0]
 8001b48:	2380      	movs	r3, #128	; 0x80
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	4803      	ldr	r0, [pc, #12]	; (8001b5c <ControlSolenoidOut0+0x24>)
 8001b4e:	0019      	movs	r1, r3
 8001b50:	f003 f8d1 	bl	8004cf6 <HAL_GPIO_WritePin>
 8001b54:	46c0      	nop			; (mov r8, r8)
 8001b56:	46bd      	mov	sp, r7
 8001b58:	b002      	add	sp, #8
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	50000800 	.word	0x50000800

08001b60 <ControlSolenoidOut1>:
static void ControlSolenoidOut1(GPIO_PinState state){ HAL_GPIO_WritePin(SOLENOID_OUT1_GPIO_Port, SOLENOID_OUT1_Pin, state);}
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	0002      	movs	r2, r0
 8001b68:	1dfb      	adds	r3, r7, #7
 8001b6a:	701a      	strb	r2, [r3, #0]
 8001b6c:	1dfb      	adds	r3, r7, #7
 8001b6e:	781a      	ldrb	r2, [r3, #0]
 8001b70:	2380      	movs	r3, #128	; 0x80
 8001b72:	0119      	lsls	r1, r3, #4
 8001b74:	23a0      	movs	r3, #160	; 0xa0
 8001b76:	05db      	lsls	r3, r3, #23
 8001b78:	0018      	movs	r0, r3
 8001b7a:	f003 f8bc 	bl	8004cf6 <HAL_GPIO_WritePin>
 8001b7e:	46c0      	nop			; (mov r8, r8)
 8001b80:	46bd      	mov	sp, r7
 8001b82:	b002      	add	sp, #8
 8001b84:	bd80      	pop	{r7, pc}

08001b86 <ControlSolenoidIn0>:
static void ControlSolenoidIn0(GPIO_PinState state){ HAL_GPIO_WritePin(SOLENOID_IN0_GPIO_Port, SOLENOID_IN0_Pin, state);}
 8001b86:	b580      	push	{r7, lr}
 8001b88:	b082      	sub	sp, #8
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	0002      	movs	r2, r0
 8001b8e:	1dfb      	adds	r3, r7, #7
 8001b90:	701a      	strb	r2, [r3, #0]
 8001b92:	1dfb      	adds	r3, r7, #7
 8001b94:	781a      	ldrb	r2, [r3, #0]
 8001b96:	2380      	movs	r3, #128	; 0x80
 8001b98:	0219      	lsls	r1, r3, #8
 8001b9a:	23a0      	movs	r3, #160	; 0xa0
 8001b9c:	05db      	lsls	r3, r3, #23
 8001b9e:	0018      	movs	r0, r3
 8001ba0:	f003 f8a9 	bl	8004cf6 <HAL_GPIO_WritePin>
 8001ba4:	46c0      	nop			; (mov r8, r8)
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	b002      	add	sp, #8
 8001baa:	bd80      	pop	{r7, pc}

08001bac <ControlSolenoidIn1>:
static void ControlSolenoidIn1(GPIO_PinState state){ HAL_GPIO_WritePin(SOLENOID_IN1_GPIO_Port, SOLENOID_IN1_Pin, state);}
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	0002      	movs	r2, r0
 8001bb4:	1dfb      	adds	r3, r7, #7
 8001bb6:	701a      	strb	r2, [r3, #0]
 8001bb8:	1dfb      	adds	r3, r7, #7
 8001bba:	781a      	ldrb	r2, [r3, #0]
 8001bbc:	2380      	movs	r3, #128	; 0x80
 8001bbe:	011b      	lsls	r3, r3, #4
 8001bc0:	4803      	ldr	r0, [pc, #12]	; (8001bd0 <ControlSolenoidIn1+0x24>)
 8001bc2:	0019      	movs	r1, r3
 8001bc4:	f003 f897 	bl	8004cf6 <HAL_GPIO_WritePin>
 8001bc8:	46c0      	nop			; (mov r8, r8)
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	b002      	add	sp, #8
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	50000400 	.word	0x50000400

08001bd4 <GetRelay0>:
static GPIO_PinState GetRelay0() {return RELAY0_STATE;}
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	4b04      	ldr	r3, [pc, #16]	; (8001bec <GetRelay0+0x18>)
 8001bda:	2140      	movs	r1, #64	; 0x40
 8001bdc:	0018      	movs	r0, r3
 8001bde:	f003 f86d 	bl	8004cbc <HAL_GPIO_ReadPin>
 8001be2:	0003      	movs	r3, r0
 8001be4:	0018      	movs	r0, r3
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	46c0      	nop			; (mov r8, r8)
 8001bec:	50000800 	.word	0x50000800

08001bf0 <GetRelay1>:
static GPIO_PinState GetRelay1() {return RELAY1_STATE;}
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	2380      	movs	r3, #128	; 0x80
 8001bf6:	005a      	lsls	r2, r3, #1
 8001bf8:	23a0      	movs	r3, #160	; 0xa0
 8001bfa:	05db      	lsls	r3, r3, #23
 8001bfc:	0011      	movs	r1, r2
 8001bfe:	0018      	movs	r0, r3
 8001c00:	f003 f85c 	bl	8004cbc <HAL_GPIO_ReadPin>
 8001c04:	0003      	movs	r3, r0
 8001c06:	0018      	movs	r0, r3
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <GetSolenoid0>:
static GPIO_PinState GetSolenoid0() {return SOLENOID_OUT0_STATE ;}
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	2380      	movs	r3, #128	; 0x80
 8001c12:	009b      	lsls	r3, r3, #2
 8001c14:	4a04      	ldr	r2, [pc, #16]	; (8001c28 <GetSolenoid0+0x1c>)
 8001c16:	0019      	movs	r1, r3
 8001c18:	0010      	movs	r0, r2
 8001c1a:	f003 f84f 	bl	8004cbc <HAL_GPIO_ReadPin>
 8001c1e:	0003      	movs	r3, r0
 8001c20:	0018      	movs	r0, r3
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	46c0      	nop			; (mov r8, r8)
 8001c28:	50000800 	.word	0x50000800

08001c2c <GetSolenoid1>:
static GPIO_PinState GetSolenoid1() {return SOLENOID_OUT1_STATE ;}
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	2380      	movs	r3, #128	; 0x80
 8001c32:	011a      	lsls	r2, r3, #4
 8001c34:	23a0      	movs	r3, #160	; 0xa0
 8001c36:	05db      	lsls	r3, r3, #23
 8001c38:	0011      	movs	r1, r2
 8001c3a:	0018      	movs	r0, r3
 8001c3c:	f003 f83e 	bl	8004cbc <HAL_GPIO_ReadPin>
 8001c40:	0003      	movs	r3, r0
 8001c42:	0018      	movs	r0, r3
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}

08001c48 <TEMP_get_temp>:
#include "DEVICE/ntc.h"

static float _temp = 0;

float TEMP_get_temp(uint8_t id)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	0002      	movs	r2, r0
 8001c50:	1dfb      	adds	r3, r7, #7
 8001c52:	701a      	strb	r2, [r3, #0]
	if(id < 0 || id > 1) return -1;
 8001c54:	1dfb      	adds	r3, r7, #7
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	2b01      	cmp	r3, #1
 8001c5a:	d901      	bls.n	8001c60 <TEMP_get_temp+0x18>
 8001c5c:	4b03      	ldr	r3, [pc, #12]	; (8001c6c <TEMP_get_temp+0x24>)
 8001c5e:	e001      	b.n	8001c64 <TEMP_get_temp+0x1c>

//	uint32_t temp = Read_ADC(id);
	// TO DO

//	return (float)(temp);
	return (float)(_temp);
 8001c60:	4b03      	ldr	r3, [pc, #12]	; (8001c70 <TEMP_get_temp+0x28>)
 8001c62:	681b      	ldr	r3, [r3, #0]
}
 8001c64:	1c18      	adds	r0, r3, #0
 8001c66:	46bd      	mov	sp, r7
 8001c68:	b002      	add	sp, #8
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	bf800000 	.word	0xbf800000
 8001c70:	200005cc 	.word	0x200005cc

08001c74 <set_temp>:

void set_temp(uint32_t value){
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
	_temp = value;
 8001c7c:	6878      	ldr	r0, [r7, #4]
 8001c7e:	f7fe fbdf 	bl	8000440 <__aeabi_ui2f>
 8001c82:	1c02      	adds	r2, r0, #0
 8001c84:	4b02      	ldr	r3, [pc, #8]	; (8001c90 <set_temp+0x1c>)
 8001c86:	601a      	str	r2, [r3, #0]
}
 8001c88:	46c0      	nop			; (mov r8, r8)
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	b002      	add	sp, #8
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	200005cc 	.word	0x200005cc

08001c94 <ADC_init>:
		  .Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH
};
DMA_HandleTypeDef hdma_adc1;

bool ADC_init()
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b084      	sub	sp, #16
 8001c98:	af00      	add	r7, sp, #0
	bool success = true;
 8001c9a:	230f      	movs	r3, #15
 8001c9c:	18fb      	adds	r3, r7, r3
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	701a      	strb	r2, [r3, #0]
	ADC_ChannelConfTypeDef sConfig = {0};
 8001ca2:	003b      	movs	r3, r7
 8001ca4:	0018      	movs	r0, r3
 8001ca6:	230c      	movs	r3, #12
 8001ca8:	001a      	movs	r2, r3
 8001caa:	2100      	movs	r1, #0
 8001cac:	f006 f821 	bl	8007cf2 <memset>

	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001cb0:	4b18      	ldr	r3, [pc, #96]	; (8001d14 <ADC_init+0x80>)
 8001cb2:	0018      	movs	r0, r3
 8001cb4:	f001 ffe8 	bl	8003c88 <HAL_ADC_Init>
 8001cb8:	1e03      	subs	r3, r0, #0
 8001cba:	d001      	beq.n	8001cc0 <ADC_init+0x2c>
	{
	  Error_Handler();
 8001cbc:	f001 f998 	bl	8002ff0 <Error_Handler>
	}
	sConfig.Channel = ADC_CHANNEL_0;
 8001cc0:	003b      	movs	r3, r7
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001cc6:	003b      	movs	r3, r7
 8001cc8:	2200      	movs	r2, #0
 8001cca:	605a      	str	r2, [r3, #4]
	sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001ccc:	003b      	movs	r3, r7
 8001cce:	2200      	movs	r2, #0
 8001cd0:	609a      	str	r2, [r3, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cd2:	003a      	movs	r2, r7
 8001cd4:	4b0f      	ldr	r3, [pc, #60]	; (8001d14 <ADC_init+0x80>)
 8001cd6:	0011      	movs	r1, r2
 8001cd8:	0018      	movs	r0, r3
 8001cda:	f002 f97d 	bl	8003fd8 <HAL_ADC_ConfigChannel>
 8001cde:	1e03      	subs	r3, r0, #0
 8001ce0:	d001      	beq.n	8001ce6 <ADC_init+0x52>
	{
	  Error_Handler();
 8001ce2:	f001 f985 	bl	8002ff0 <Error_Handler>
	}

	/** Configure Regular Channel
	*/
	sConfig.Channel = ADC_CHANNEL_1;
 8001ce6:	003b      	movs	r3, r7
 8001ce8:	4a0b      	ldr	r2, [pc, #44]	; (8001d18 <ADC_init+0x84>)
 8001cea:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_2;
 8001cec:	003b      	movs	r3, r7
 8001cee:	2204      	movs	r2, #4
 8001cf0:	605a      	str	r2, [r3, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cf2:	003a      	movs	r2, r7
 8001cf4:	4b07      	ldr	r3, [pc, #28]	; (8001d14 <ADC_init+0x80>)
 8001cf6:	0011      	movs	r1, r2
 8001cf8:	0018      	movs	r0, r3
 8001cfa:	f002 f96d 	bl	8003fd8 <HAL_ADC_ConfigChannel>
 8001cfe:	1e03      	subs	r3, r0, #0
 8001d00:	d001      	beq.n	8001d06 <ADC_init+0x72>
	{
	  Error_Handler();
 8001d02:	f001 f975 	bl	8002ff0 <Error_Handler>
	}

	return success;
 8001d06:	230f      	movs	r3, #15
 8001d08:	18fb      	adds	r3, r7, r3
 8001d0a:	781b      	ldrb	r3, [r3, #0]
}
 8001d0c:	0018      	movs	r0, r3
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	b004      	add	sp, #16
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	20000048 	.word	0x20000048
 8001d18:	04000002 	.word	0x04000002

08001d1c <GPIO_init>:
 */


#include "HAL/gpio.h"

bool GPIO_init(){
 8001d1c:	b5b0      	push	{r4, r5, r7, lr}
 8001d1e:	b08a      	sub	sp, #40	; 0x28
 8001d20:	af00      	add	r7, sp, #0
	bool succes = 1;
 8001d22:	2527      	movs	r5, #39	; 0x27
 8001d24:	197b      	adds	r3, r7, r5
 8001d26:	2201      	movs	r2, #1
 8001d28:	701a      	strb	r2, [r3, #0]
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d2a:	2410      	movs	r4, #16
 8001d2c:	193b      	adds	r3, r7, r4
 8001d2e:	0018      	movs	r0, r3
 8001d30:	2314      	movs	r3, #20
 8001d32:	001a      	movs	r2, r3
 8001d34:	2100      	movs	r1, #0
 8001d36:	f005 ffdc 	bl	8007cf2 <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d3a:	4b5d      	ldr	r3, [pc, #372]	; (8001eb0 <GPIO_init+0x194>)
 8001d3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d3e:	4b5c      	ldr	r3, [pc, #368]	; (8001eb0 <GPIO_init+0x194>)
 8001d40:	2101      	movs	r1, #1
 8001d42:	430a      	orrs	r2, r1
 8001d44:	635a      	str	r2, [r3, #52]	; 0x34
 8001d46:	4b5a      	ldr	r3, [pc, #360]	; (8001eb0 <GPIO_init+0x194>)
 8001d48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	60fb      	str	r3, [r7, #12]
 8001d50:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d52:	4b57      	ldr	r3, [pc, #348]	; (8001eb0 <GPIO_init+0x194>)
 8001d54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d56:	4b56      	ldr	r3, [pc, #344]	; (8001eb0 <GPIO_init+0x194>)
 8001d58:	2104      	movs	r1, #4
 8001d5a:	430a      	orrs	r2, r1
 8001d5c:	635a      	str	r2, [r3, #52]	; 0x34
 8001d5e:	4b54      	ldr	r3, [pc, #336]	; (8001eb0 <GPIO_init+0x194>)
 8001d60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d62:	2204      	movs	r2, #4
 8001d64:	4013      	ands	r3, r2
 8001d66:	60bb      	str	r3, [r7, #8]
 8001d68:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d6a:	4b51      	ldr	r3, [pc, #324]	; (8001eb0 <GPIO_init+0x194>)
 8001d6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d6e:	4b50      	ldr	r3, [pc, #320]	; (8001eb0 <GPIO_init+0x194>)
 8001d70:	2102      	movs	r1, #2
 8001d72:	430a      	orrs	r2, r1
 8001d74:	635a      	str	r2, [r3, #52]	; 0x34
 8001d76:	4b4e      	ldr	r3, [pc, #312]	; (8001eb0 <GPIO_init+0x194>)
 8001d78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d7a:	2202      	movs	r2, #2
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	607b      	str	r3, [r7, #4]
 8001d80:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d82:	4b4b      	ldr	r3, [pc, #300]	; (8001eb0 <GPIO_init+0x194>)
 8001d84:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d86:	4b4a      	ldr	r3, [pc, #296]	; (8001eb0 <GPIO_init+0x194>)
 8001d88:	2108      	movs	r1, #8
 8001d8a:	430a      	orrs	r2, r1
 8001d8c:	635a      	str	r2, [r3, #52]	; 0x34
 8001d8e:	4b48      	ldr	r3, [pc, #288]	; (8001eb0 <GPIO_init+0x194>)
 8001d90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d92:	2208      	movs	r2, #8
 8001d94:	4013      	ands	r3, r2
 8001d96:	603b      	str	r3, [r7, #0]
 8001d98:	683b      	ldr	r3, [r7, #0]

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOB, SOLENOID_IN1_Pin|BOILING0_Pin|BOILING1_Pin, GPIO_PIN_RESET);
 8001d9a:	23a8      	movs	r3, #168	; 0xa8
 8001d9c:	021b      	lsls	r3, r3, #8
 8001d9e:	4845      	ldr	r0, [pc, #276]	; (8001eb4 <GPIO_init+0x198>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	0019      	movs	r1, r3
 8001da4:	f002 ffa7 	bl	8004cf6 <HAL_GPIO_WritePin>

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOA, RELAY1_Pin|WT0_EMPTY_Pin|SOLENOID_OUT1_Pin|SOLENOID_IN0_Pin, GPIO_PIN_RESET);
 8001da8:	238b      	movs	r3, #139	; 0x8b
 8001daa:	0219      	lsls	r1, r3, #8
 8001dac:	23a0      	movs	r3, #160	; 0xa0
 8001dae:	05db      	lsls	r3, r3, #23
 8001db0:	2200      	movs	r2, #0
 8001db2:	0018      	movs	r0, r3
 8001db4:	f002 ff9f 	bl	8004cf6 <HAL_GPIO_WritePin>

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOC, RELAY0_Pin|WT1_EMPTY_Pin|SOLENOID_OUT0_Pin, GPIO_PIN_RESET);
 8001db8:	23b0      	movs	r3, #176	; 0xb0
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	483e      	ldr	r0, [pc, #248]	; (8001eb8 <GPIO_init+0x19c>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	0019      	movs	r1, r3
 8001dc2:	f002 ff98 	bl	8004cf6 <HAL_GPIO_WritePin>

	  /*Configure GPIO pin : FLOW0_Pin */
	  GPIO_InitStruct.Pin = FLOW0_Pin;
 8001dc6:	193b      	adds	r3, r7, r4
 8001dc8:	2204      	movs	r2, #4
 8001dca:	601a      	str	r2, [r3, #0]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dcc:	193b      	adds	r3, r7, r4
 8001dce:	2200      	movs	r2, #0
 8001dd0:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001dd2:	193b      	adds	r3, r7, r4
 8001dd4:	2202      	movs	r2, #2
 8001dd6:	609a      	str	r2, [r3, #8]
	  HAL_GPIO_Init(FLOW0_GPIO_Port, &GPIO_InitStruct);
 8001dd8:	193a      	adds	r2, r7, r4
 8001dda:	23a0      	movs	r3, #160	; 0xa0
 8001ddc:	05db      	lsls	r3, r3, #23
 8001dde:	0011      	movs	r1, r2
 8001de0:	0018      	movs	r0, r3
 8001de2:	f002 fe07 	bl	80049f4 <HAL_GPIO_Init>

	  /*Configure GPIO pin : FLOW1_Pin */
	  GPIO_InitStruct.Pin = FLOW1_Pin;
 8001de6:	193b      	adds	r3, r7, r4
 8001de8:	2210      	movs	r2, #16
 8001dea:	601a      	str	r2, [r3, #0]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dec:	193b      	adds	r3, r7, r4
 8001dee:	2200      	movs	r2, #0
 8001df0:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001df2:	193b      	adds	r3, r7, r4
 8001df4:	2202      	movs	r2, #2
 8001df6:	609a      	str	r2, [r3, #8]
	  HAL_GPIO_Init(FLOW1_GPIO_Port, &GPIO_InitStruct);
 8001df8:	193b      	adds	r3, r7, r4
 8001dfa:	4a2f      	ldr	r2, [pc, #188]	; (8001eb8 <GPIO_init+0x19c>)
 8001dfc:	0019      	movs	r1, r3
 8001dfe:	0010      	movs	r0, r2
 8001e00:	f002 fdf8 	bl	80049f4 <HAL_GPIO_Init>

	  /*Configure GPIO pins : SOLENOID_IN1_Pin BOILING0_Pin BOILING1_Pin */
	  GPIO_InitStruct.Pin = SOLENOID_IN1_Pin|BOILING0_Pin|BOILING1_Pin;
 8001e04:	0021      	movs	r1, r4
 8001e06:	187b      	adds	r3, r7, r1
 8001e08:	22a8      	movs	r2, #168	; 0xa8
 8001e0a:	0212      	lsls	r2, r2, #8
 8001e0c:	601a      	str	r2, [r3, #0]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e0e:	000c      	movs	r4, r1
 8001e10:	193b      	adds	r3, r7, r4
 8001e12:	2201      	movs	r2, #1
 8001e14:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e16:	193b      	adds	r3, r7, r4
 8001e18:	2200      	movs	r2, #0
 8001e1a:	609a      	str	r2, [r3, #8]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e1c:	193b      	adds	r3, r7, r4
 8001e1e:	2200      	movs	r2, #0
 8001e20:	60da      	str	r2, [r3, #12]
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e22:	193b      	adds	r3, r7, r4
 8001e24:	4a23      	ldr	r2, [pc, #140]	; (8001eb4 <GPIO_init+0x198>)
 8001e26:	0019      	movs	r1, r3
 8001e28:	0010      	movs	r0, r2
 8001e2a:	f002 fde3 	bl	80049f4 <HAL_GPIO_Init>

	  /*Configure GPIO pins : RELAY1_Pin WT0_EMPTY_Pin SOLENOID_OUT1_Pin SOLENOID_IN0_Pin */
	  GPIO_InitStruct.Pin = RELAY1_Pin|WT0_EMPTY_Pin|SOLENOID_OUT1_Pin|SOLENOID_IN0_Pin;
 8001e2e:	0021      	movs	r1, r4
 8001e30:	187b      	adds	r3, r7, r1
 8001e32:	228b      	movs	r2, #139	; 0x8b
 8001e34:	0212      	lsls	r2, r2, #8
 8001e36:	601a      	str	r2, [r3, #0]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e38:	000c      	movs	r4, r1
 8001e3a:	193b      	adds	r3, r7, r4
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e40:	193b      	adds	r3, r7, r4
 8001e42:	2200      	movs	r2, #0
 8001e44:	609a      	str	r2, [r3, #8]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e46:	193b      	adds	r3, r7, r4
 8001e48:	2200      	movs	r2, #0
 8001e4a:	60da      	str	r2, [r3, #12]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e4c:	193a      	adds	r2, r7, r4
 8001e4e:	23a0      	movs	r3, #160	; 0xa0
 8001e50:	05db      	lsls	r3, r3, #23
 8001e52:	0011      	movs	r1, r2
 8001e54:	0018      	movs	r0, r3
 8001e56:	f002 fdcd 	bl	80049f4 <HAL_GPIO_Init>

	  /*Configure GPIO pins : RELAY0_Pin WT1_EMPTY_Pin SOLENOID_OUT0_Pin */
	  GPIO_InitStruct.Pin = RELAY0_Pin|WT1_EMPTY_Pin|SOLENOID_OUT0_Pin;
 8001e5a:	0021      	movs	r1, r4
 8001e5c:	187b      	adds	r3, r7, r1
 8001e5e:	22b0      	movs	r2, #176	; 0xb0
 8001e60:	0092      	lsls	r2, r2, #2
 8001e62:	601a      	str	r2, [r3, #0]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e64:	000c      	movs	r4, r1
 8001e66:	193b      	adds	r3, r7, r4
 8001e68:	2201      	movs	r2, #1
 8001e6a:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6c:	193b      	adds	r3, r7, r4
 8001e6e:	2200      	movs	r2, #0
 8001e70:	609a      	str	r2, [r3, #8]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e72:	193b      	adds	r3, r7, r4
 8001e74:	2200      	movs	r2, #0
 8001e76:	60da      	str	r2, [r3, #12]
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e78:	193b      	adds	r3, r7, r4
 8001e7a:	4a0f      	ldr	r2, [pc, #60]	; (8001eb8 <GPIO_init+0x19c>)
 8001e7c:	0019      	movs	r1, r3
 8001e7e:	0010      	movs	r0, r2
 8001e80:	f002 fdb8 	bl	80049f4 <HAL_GPIO_Init>

	  /*Configure GPIO pins : WATER0_LEVEL0_Pin WATER0_LEVEL1_Pin WATER1_LEVEL0_Pin WATER1_LEVEL1_Pin */
	  GPIO_InitStruct.Pin = WATER0_LEVEL0_Pin|WATER0_LEVEL1_Pin|WATER1_LEVEL0_Pin|WATER1_LEVEL1_Pin;
 8001e84:	0021      	movs	r1, r4
 8001e86:	187b      	adds	r3, r7, r1
 8001e88:	2278      	movs	r2, #120	; 0x78
 8001e8a:	601a      	str	r2, [r3, #0]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e8c:	187b      	adds	r3, r7, r1
 8001e8e:	2200      	movs	r2, #0
 8001e90:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e92:	187b      	adds	r3, r7, r1
 8001e94:	2200      	movs	r2, #0
 8001e96:	609a      	str	r2, [r3, #8]
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e98:	187b      	adds	r3, r7, r1
 8001e9a:	4a06      	ldr	r2, [pc, #24]	; (8001eb4 <GPIO_init+0x198>)
 8001e9c:	0019      	movs	r1, r3
 8001e9e:	0010      	movs	r0, r2
 8001ea0:	f002 fda8 	bl	80049f4 <HAL_GPIO_Init>
	return succes;
 8001ea4:	197b      	adds	r3, r7, r5
 8001ea6:	781b      	ldrb	r3, [r3, #0]
}
 8001ea8:	0018      	movs	r0, r3
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	b00a      	add	sp, #40	; 0x28
 8001eae:	bdb0      	pop	{r4, r5, r7, pc}
 8001eb0:	40021000 	.word	0x40021000
 8001eb4:	50000400 	.word	0x50000400
 8001eb8:	50000800 	.word	0x50000800

08001ebc <TIM_init>:
				  .ClockDivision = TIM_CLOCKDIVISION_DIV1,
				  .AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE,
		  }
};

bool TIM_init(){
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b088      	sub	sp, #32
 8001ec0:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ec2:	2310      	movs	r3, #16
 8001ec4:	18fb      	adds	r3, r7, r3
 8001ec6:	0018      	movs	r0, r3
 8001ec8:	2310      	movs	r3, #16
 8001eca:	001a      	movs	r2, r3
 8001ecc:	2100      	movs	r1, #0
 8001ece:	f005 ff10 	bl	8007cf2 <memset>
		TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ed2:	1d3b      	adds	r3, r7, #4
 8001ed4:	0018      	movs	r0, r3
 8001ed6:	230c      	movs	r3, #12
 8001ed8:	001a      	movs	r2, r3
 8001eda:	2100      	movs	r1, #0
 8001edc:	f005 ff09 	bl	8007cf2 <memset>

		if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ee0:	4b19      	ldr	r3, [pc, #100]	; (8001f48 <TIM_init+0x8c>)
 8001ee2:	0018      	movs	r0, r3
 8001ee4:	f003 fc2a 	bl	800573c <HAL_TIM_Base_Init>
 8001ee8:	1e03      	subs	r3, r0, #0
 8001eea:	d001      	beq.n	8001ef0 <TIM_init+0x34>
		{
			Error_Handler();
 8001eec:	f001 f880 	bl	8002ff0 <Error_Handler>
		}
		sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ef0:	2110      	movs	r1, #16
 8001ef2:	187b      	adds	r3, r7, r1
 8001ef4:	2280      	movs	r2, #128	; 0x80
 8001ef6:	0152      	lsls	r2, r2, #5
 8001ef8:	601a      	str	r2, [r3, #0]
		if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001efa:	187a      	adds	r2, r7, r1
 8001efc:	4b12      	ldr	r3, [pc, #72]	; (8001f48 <TIM_init+0x8c>)
 8001efe:	0011      	movs	r1, r2
 8001f00:	0018      	movs	r0, r3
 8001f02:	f003 fdfb 	bl	8005afc <HAL_TIM_ConfigClockSource>
 8001f06:	1e03      	subs	r3, r0, #0
 8001f08:	d001      	beq.n	8001f0e <TIM_init+0x52>
		{
			Error_Handler();
 8001f0a:	f001 f871 	bl	8002ff0 <Error_Handler>
		}
		sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f0e:	1d3b      	adds	r3, r7, #4
 8001f10:	2200      	movs	r2, #0
 8001f12:	601a      	str	r2, [r3, #0]
		sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f14:	1d3b      	adds	r3, r7, #4
 8001f16:	2200      	movs	r2, #0
 8001f18:	609a      	str	r2, [r3, #8]
		if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f1a:	1d3a      	adds	r2, r7, #4
 8001f1c:	4b0a      	ldr	r3, [pc, #40]	; (8001f48 <TIM_init+0x8c>)
 8001f1e:	0011      	movs	r1, r2
 8001f20:	0018      	movs	r0, r3
 8001f22:	f003 fff3 	bl	8005f0c <HAL_TIMEx_MasterConfigSynchronization>
 8001f26:	1e03      	subs	r3, r0, #0
 8001f28:	d001      	beq.n	8001f2e <TIM_init+0x72>
		{
			Error_Handler();
 8001f2a:	f001 f861 	bl	8002ff0 <Error_Handler>
		}
		if (HAL_TIM_Base_Start_IT(&htim3) != HAL_OK)
 8001f2e:	4b06      	ldr	r3, [pc, #24]	; (8001f48 <TIM_init+0x8c>)
 8001f30:	0018      	movs	r0, r3
 8001f32:	f003 fc5b 	bl	80057ec <HAL_TIM_Base_Start_IT>
 8001f36:	1e03      	subs	r3, r0, #0
 8001f38:	d001      	beq.n	8001f3e <TIM_init+0x82>
		{
			Error_Handler();
 8001f3a:	f001 f859 	bl	8002ff0 <Error_Handler>
		}
		return true;
 8001f3e:	2301      	movs	r3, #1
}
 8001f40:	0018      	movs	r0, r3
 8001f42:	46bd      	mov	sp, r7
 8001f44:	b008      	add	sp, #32
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	200000ac 	.word	0x200000ac

08001f4c <setTimer>:


void setTimer(int index, int duration){
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration;
 8001f56:	4b07      	ldr	r3, [pc, #28]	; (8001f74 <setTimer+0x28>)
 8001f58:	687a      	ldr	r2, [r7, #4]
 8001f5a:	0092      	lsls	r2, r2, #2
 8001f5c:	6839      	ldr	r1, [r7, #0]
 8001f5e:	50d1      	str	r1, [r2, r3]
	timer_flag[index] = 0;
 8001f60:	4b05      	ldr	r3, [pc, #20]	; (8001f78 <setTimer+0x2c>)
 8001f62:	687a      	ldr	r2, [r7, #4]
 8001f64:	0092      	lsls	r2, r2, #2
 8001f66:	2100      	movs	r1, #0
 8001f68:	50d1      	str	r1, [r2, r3]
};
 8001f6a:	46c0      	nop			; (mov r8, r8)
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	b002      	add	sp, #8
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	46c0      	nop			; (mov r8, r8)
 8001f74:	2000062c 	.word	0x2000062c
 8001f78:	20000654 	.word	0x20000654

08001f7c <isTimer_timeout>:

int isTimer_timeout(int index){
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
	if(timer_flag[index]){
 8001f84:	4b08      	ldr	r3, [pc, #32]	; (8001fa8 <isTimer_timeout+0x2c>)
 8001f86:	687a      	ldr	r2, [r7, #4]
 8001f88:	0092      	lsls	r2, r2, #2
 8001f8a:	58d3      	ldr	r3, [r2, r3]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d006      	beq.n	8001f9e <isTimer_timeout+0x22>
		timer_flag[index] = 0;
 8001f90:	4b05      	ldr	r3, [pc, #20]	; (8001fa8 <isTimer_timeout+0x2c>)
 8001f92:	687a      	ldr	r2, [r7, #4]
 8001f94:	0092      	lsls	r2, r2, #2
 8001f96:	2100      	movs	r1, #0
 8001f98:	50d1      	str	r1, [r2, r3]
		return 1;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e000      	b.n	8001fa0 <isTimer_timeout+0x24>
	}
	return 0;
 8001f9e:	2300      	movs	r3, #0
}
 8001fa0:	0018      	movs	r0, r3
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	b002      	add	sp, #8
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	20000654 	.word	0x20000654

08001fac <timerRun>:

void timerRun(){
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_TIMER ; i++)
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	607b      	str	r3, [r7, #4]
 8001fb6:	e01c      	b.n	8001ff2 <timerRun+0x46>
	{
		if(timer_counter[i] > 0){
 8001fb8:	4b12      	ldr	r3, [pc, #72]	; (8002004 <timerRun+0x58>)
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	0092      	lsls	r2, r2, #2
 8001fbe:	58d3      	ldr	r3, [r2, r3]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	dd13      	ble.n	8001fec <timerRun+0x40>
			timer_counter[i] -- ;
 8001fc4:	4b0f      	ldr	r3, [pc, #60]	; (8002004 <timerRun+0x58>)
 8001fc6:	687a      	ldr	r2, [r7, #4]
 8001fc8:	0092      	lsls	r2, r2, #2
 8001fca:	58d3      	ldr	r3, [r2, r3]
 8001fcc:	1e59      	subs	r1, r3, #1
 8001fce:	4b0d      	ldr	r3, [pc, #52]	; (8002004 <timerRun+0x58>)
 8001fd0:	687a      	ldr	r2, [r7, #4]
 8001fd2:	0092      	lsls	r2, r2, #2
 8001fd4:	50d1      	str	r1, [r2, r3]
			if(timer_counter [i] == 0){
 8001fd6:	4b0b      	ldr	r3, [pc, #44]	; (8002004 <timerRun+0x58>)
 8001fd8:	687a      	ldr	r2, [r7, #4]
 8001fda:	0092      	lsls	r2, r2, #2
 8001fdc:	58d3      	ldr	r3, [r2, r3]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d104      	bne.n	8001fec <timerRun+0x40>
				timer_flag[i] = 1;
 8001fe2:	4b09      	ldr	r3, [pc, #36]	; (8002008 <timerRun+0x5c>)
 8001fe4:	687a      	ldr	r2, [r7, #4]
 8001fe6:	0092      	lsls	r2, r2, #2
 8001fe8:	2101      	movs	r1, #1
 8001fea:	50d1      	str	r1, [r2, r3]
	for(int i = 0; i < MAX_TIMER ; i++)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	3301      	adds	r3, #1
 8001ff0:	607b      	str	r3, [r7, #4]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2b09      	cmp	r3, #9
 8001ff6:	dddf      	ble.n	8001fb8 <timerRun+0xc>
			}
		}
	}

};
 8001ff8:	46c0      	nop			; (mov r8, r8)
 8001ffa:	46c0      	nop			; (mov r8, r8)
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	b002      	add	sp, #8
 8002000:	bd80      	pop	{r7, pc}
 8002002:	46c0      	nop			; (mov r8, r8)
 8002004:	2000062c 	.word	0x2000062c
 8002008:	20000654 	.word	0x20000654

0800200c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim){
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
	if(htim->Instance == htim3.Instance){
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	4b05      	ldr	r3, [pc, #20]	; (8002030 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	429a      	cmp	r2, r3
 800201e:	d103      	bne.n	8002028 <HAL_TIM_PeriodElapsedCallback+0x1c>
//		for (int fn_idx = 0; fn_idx < fn_table_len; ++fn_idx) {
//			fn_table[fn_idx]();
//		}
		timerRun();
 8002020:	f7ff ffc4 	bl	8001fac <timerRun>
		SCH_Update();
 8002024:	f000 ffea 	bl	8002ffc <SCH_Update>
	}
}
 8002028:	46c0      	nop			; (mov r8, r8)
 800202a:	46bd      	mov	sp, r7
 800202c:	b002      	add	sp, #8
 800202e:	bd80      	pop	{r7, pc}
 8002030:	200000ac 	.word	0x200000ac

08002034 <UART_init>:
			.huart_p = &huart4,
			.buffer = &uart_buffer[UART_4]
		},
};

bool UART_init(){
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
	bool success = true;
 800203a:	1dfb      	adds	r3, r7, #7
 800203c:	2201      	movs	r2, #1
 800203e:	701a      	strb	r2, [r3, #0]
	// Init hal
	success = (HAL_UART_Init(&huart1) == HAL_OK) && success;
 8002040:	4b60      	ldr	r3, [pc, #384]	; (80021c4 <UART_init+0x190>)
 8002042:	0018      	movs	r0, r3
 8002044:	f003 ffe2 	bl	800600c <HAL_UART_Init>
 8002048:	1e03      	subs	r3, r0, #0
 800204a:	d105      	bne.n	8002058 <UART_init+0x24>
 800204c:	1dfb      	adds	r3, r7, #7
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d001      	beq.n	8002058 <UART_init+0x24>
 8002054:	2201      	movs	r2, #1
 8002056:	e000      	b.n	800205a <UART_init+0x26>
 8002058:	2200      	movs	r2, #0
 800205a:	1dfb      	adds	r3, r7, #7
 800205c:	701a      	strb	r2, [r3, #0]
 800205e:	781a      	ldrb	r2, [r3, #0]
 8002060:	2101      	movs	r1, #1
 8002062:	400a      	ands	r2, r1
 8002064:	701a      	strb	r2, [r3, #0]
	success = (HAL_UART_Init(&huart2) == HAL_OK) && success;
 8002066:	4b58      	ldr	r3, [pc, #352]	; (80021c8 <UART_init+0x194>)
 8002068:	0018      	movs	r0, r3
 800206a:	f003 ffcf 	bl	800600c <HAL_UART_Init>
 800206e:	1e03      	subs	r3, r0, #0
 8002070:	d105      	bne.n	800207e <UART_init+0x4a>
 8002072:	1dfb      	adds	r3, r7, #7
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <UART_init+0x4a>
 800207a:	2201      	movs	r2, #1
 800207c:	e000      	b.n	8002080 <UART_init+0x4c>
 800207e:	2200      	movs	r2, #0
 8002080:	1dfb      	adds	r3, r7, #7
 8002082:	701a      	strb	r2, [r3, #0]
 8002084:	781a      	ldrb	r2, [r3, #0]
 8002086:	2101      	movs	r1, #1
 8002088:	400a      	ands	r2, r1
 800208a:	701a      	strb	r2, [r3, #0]
	success = (HAL_UART_Init(&huart3) == HAL_OK) && success;
 800208c:	4b4f      	ldr	r3, [pc, #316]	; (80021cc <UART_init+0x198>)
 800208e:	0018      	movs	r0, r3
 8002090:	f003 ffbc 	bl	800600c <HAL_UART_Init>
 8002094:	1e03      	subs	r3, r0, #0
 8002096:	d105      	bne.n	80020a4 <UART_init+0x70>
 8002098:	1dfb      	adds	r3, r7, #7
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <UART_init+0x70>
 80020a0:	2201      	movs	r2, #1
 80020a2:	e000      	b.n	80020a6 <UART_init+0x72>
 80020a4:	2200      	movs	r2, #0
 80020a6:	1dfb      	adds	r3, r7, #7
 80020a8:	701a      	strb	r2, [r3, #0]
 80020aa:	781a      	ldrb	r2, [r3, #0]
 80020ac:	2101      	movs	r1, #1
 80020ae:	400a      	ands	r2, r1
 80020b0:	701a      	strb	r2, [r3, #0]
	success = (HAL_UART_Init(&huart4) == HAL_OK) && success;
 80020b2:	4b47      	ldr	r3, [pc, #284]	; (80021d0 <UART_init+0x19c>)
 80020b4:	0018      	movs	r0, r3
 80020b6:	f003 ffa9 	bl	800600c <HAL_UART_Init>
 80020ba:	1e03      	subs	r3, r0, #0
 80020bc:	d105      	bne.n	80020ca <UART_init+0x96>
 80020be:	1dfb      	adds	r3, r7, #7
 80020c0:	781b      	ldrb	r3, [r3, #0]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <UART_init+0x96>
 80020c6:	2201      	movs	r2, #1
 80020c8:	e000      	b.n	80020cc <UART_init+0x98>
 80020ca:	2200      	movs	r2, #0
 80020cc:	1dfb      	adds	r3, r7, #7
 80020ce:	701a      	strb	r2, [r3, #0]
 80020d0:	781a      	ldrb	r2, [r3, #0]
 80020d2:	2101      	movs	r1, #1
 80020d4:	400a      	ands	r2, r1
 80020d6:	701a      	strb	r2, [r3, #0]
	// Init buffer
	success = ring_buffer_init(uart_table[UART_1].buffer, sizeof(uint8_t)) && success;
 80020d8:	4b3e      	ldr	r3, [pc, #248]	; (80021d4 <UART_init+0x1a0>)
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	2101      	movs	r1, #1
 80020de:	0018      	movs	r0, r3
 80020e0:	f000 f940 	bl	8002364 <ring_buffer_init>
 80020e4:	1e03      	subs	r3, r0, #0
 80020e6:	d005      	beq.n	80020f4 <UART_init+0xc0>
 80020e8:	1dfb      	adds	r3, r7, #7
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <UART_init+0xc0>
 80020f0:	2201      	movs	r2, #1
 80020f2:	e000      	b.n	80020f6 <UART_init+0xc2>
 80020f4:	2200      	movs	r2, #0
 80020f6:	1dfb      	adds	r3, r7, #7
 80020f8:	701a      	strb	r2, [r3, #0]
 80020fa:	781a      	ldrb	r2, [r3, #0]
 80020fc:	2101      	movs	r1, #1
 80020fe:	400a      	ands	r2, r1
 8002100:	701a      	strb	r2, [r3, #0]
	success = ring_buffer_init(uart_table[UART_2].buffer, sizeof(uint16_t)) && success;
 8002102:	4b34      	ldr	r3, [pc, #208]	; (80021d4 <UART_init+0x1a0>)
 8002104:	691b      	ldr	r3, [r3, #16]
 8002106:	2102      	movs	r1, #2
 8002108:	0018      	movs	r0, r3
 800210a:	f000 f92b 	bl	8002364 <ring_buffer_init>
 800210e:	1e03      	subs	r3, r0, #0
 8002110:	d005      	beq.n	800211e <UART_init+0xea>
 8002112:	1dfb      	adds	r3, r7, #7
 8002114:	781b      	ldrb	r3, [r3, #0]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d001      	beq.n	800211e <UART_init+0xea>
 800211a:	2201      	movs	r2, #1
 800211c:	e000      	b.n	8002120 <UART_init+0xec>
 800211e:	2200      	movs	r2, #0
 8002120:	1dfb      	adds	r3, r7, #7
 8002122:	701a      	strb	r2, [r3, #0]
 8002124:	781a      	ldrb	r2, [r3, #0]
 8002126:	2101      	movs	r1, #1
 8002128:	400a      	ands	r2, r1
 800212a:	701a      	strb	r2, [r3, #0]
	success = ring_buffer_init(uart_table[UART_3].buffer, sizeof(uint8_t)) && success;
 800212c:	4b29      	ldr	r3, [pc, #164]	; (80021d4 <UART_init+0x1a0>)
 800212e:	69db      	ldr	r3, [r3, #28]
 8002130:	2101      	movs	r1, #1
 8002132:	0018      	movs	r0, r3
 8002134:	f000 f916 	bl	8002364 <ring_buffer_init>
 8002138:	1e03      	subs	r3, r0, #0
 800213a:	d005      	beq.n	8002148 <UART_init+0x114>
 800213c:	1dfb      	adds	r3, r7, #7
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d001      	beq.n	8002148 <UART_init+0x114>
 8002144:	2201      	movs	r2, #1
 8002146:	e000      	b.n	800214a <UART_init+0x116>
 8002148:	2200      	movs	r2, #0
 800214a:	1dfb      	adds	r3, r7, #7
 800214c:	701a      	strb	r2, [r3, #0]
 800214e:	781a      	ldrb	r2, [r3, #0]
 8002150:	2101      	movs	r1, #1
 8002152:	400a      	ands	r2, r1
 8002154:	701a      	strb	r2, [r3, #0]
	success = ring_buffer_init(uart_table[UART_4].buffer, sizeof(uint8_t)) && success;
 8002156:	4b1f      	ldr	r3, [pc, #124]	; (80021d4 <UART_init+0x1a0>)
 8002158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800215a:	2101      	movs	r1, #1
 800215c:	0018      	movs	r0, r3
 800215e:	f000 f901 	bl	8002364 <ring_buffer_init>
 8002162:	1e03      	subs	r3, r0, #0
 8002164:	d005      	beq.n	8002172 <UART_init+0x13e>
 8002166:	1dfb      	adds	r3, r7, #7
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <UART_init+0x13e>
 800216e:	2201      	movs	r2, #1
 8002170:	e000      	b.n	8002174 <UART_init+0x140>
 8002172:	2200      	movs	r2, #0
 8002174:	1dfb      	adds	r3, r7, #7
 8002176:	701a      	strb	r2, [r3, #0]
 8002178:	781a      	ldrb	r2, [r3, #0]
 800217a:	2101      	movs	r1, #1
 800217c:	400a      	ands	r2, r1
 800217e:	701a      	strb	r2, [r3, #0]

	HAL_UART_Receive_IT(uart_table[UART_1].huart_p, &uart_table[UART_1].temp_data, 1);
 8002180:	4b14      	ldr	r3, [pc, #80]	; (80021d4 <UART_init+0x1a0>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4914      	ldr	r1, [pc, #80]	; (80021d8 <UART_init+0x1a4>)
 8002186:	2201      	movs	r2, #1
 8002188:	0018      	movs	r0, r3
 800218a:	f004 f831 	bl	80061f0 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(uart_table[UART_2].huart_p, &uart_table[UART_2].temp_data, 1);
 800218e:	4b11      	ldr	r3, [pc, #68]	; (80021d4 <UART_init+0x1a0>)
 8002190:	68db      	ldr	r3, [r3, #12]
 8002192:	4912      	ldr	r1, [pc, #72]	; (80021dc <UART_init+0x1a8>)
 8002194:	2201      	movs	r2, #1
 8002196:	0018      	movs	r0, r3
 8002198:	f004 f82a 	bl	80061f0 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(uart_table[UART_3].huart_p, &uart_table[UART_3].temp_data, 1);
 800219c:	4b0d      	ldr	r3, [pc, #52]	; (80021d4 <UART_init+0x1a0>)
 800219e:	699b      	ldr	r3, [r3, #24]
 80021a0:	490f      	ldr	r1, [pc, #60]	; (80021e0 <UART_init+0x1ac>)
 80021a2:	2201      	movs	r2, #1
 80021a4:	0018      	movs	r0, r3
 80021a6:	f004 f823 	bl	80061f0 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(uart_table[UART_4].huart_p, &uart_table[UART_4].temp_data, 1);
 80021aa:	4b0a      	ldr	r3, [pc, #40]	; (80021d4 <UART_init+0x1a0>)
 80021ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ae:	490d      	ldr	r1, [pc, #52]	; (80021e4 <UART_init+0x1b0>)
 80021b0:	2201      	movs	r2, #1
 80021b2:	0018      	movs	r0, r3
 80021b4:	f004 f81c 	bl	80061f0 <HAL_UART_Receive_IT>
	return success;
 80021b8:	1dfb      	adds	r3, r7, #7
 80021ba:	781b      	ldrb	r3, [r3, #0]
}
 80021bc:	0018      	movs	r0, r3
 80021be:	46bd      	mov	sp, r7
 80021c0:	b002      	add	sp, #8
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	200000f8 	.word	0x200000f8
 80021c8:	2000018c 	.word	0x2000018c
 80021cc:	20000220 	.word	0x20000220
 80021d0:	200002b4 	.word	0x200002b4
 80021d4:	20000348 	.word	0x20000348
 80021d8:	20000350 	.word	0x20000350
 80021dc:	2000035c 	.word	0x2000035c
 80021e0:	20000368 	.word	0x20000368
 80021e4:	20000374 	.word	0x20000374

080021e8 <UART_send>:

bool UART_send(UART_id_t id, uint8_t *data , size_t len){
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b084      	sub	sp, #16
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	60b9      	str	r1, [r7, #8]
 80021f0:	607a      	str	r2, [r7, #4]
 80021f2:	210f      	movs	r1, #15
 80021f4:	187b      	adds	r3, r7, r1
 80021f6:	1c02      	adds	r2, r0, #0
 80021f8:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(uart_table[id].huart_p, data, len, 0xFFFF);
 80021fa:	187b      	adds	r3, r7, r1
 80021fc:	781a      	ldrb	r2, [r3, #0]
 80021fe:	4908      	ldr	r1, [pc, #32]	; (8002220 <UART_send+0x38>)
 8002200:	0013      	movs	r3, r2
 8002202:	005b      	lsls	r3, r3, #1
 8002204:	189b      	adds	r3, r3, r2
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	5858      	ldr	r0, [r3, r1]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	b29a      	uxth	r2, r3
 800220e:	4b05      	ldr	r3, [pc, #20]	; (8002224 <UART_send+0x3c>)
 8002210:	68b9      	ldr	r1, [r7, #8]
 8002212:	f003 ff51 	bl	80060b8 <HAL_UART_Transmit>
}
 8002216:	46c0      	nop			; (mov r8, r8)
 8002218:	0018      	movs	r0, r3
 800221a:	46bd      	mov	sp, r7
 800221c:	b004      	add	sp, #16
 800221e:	bd80      	pop	{r7, pc}
 8002220:	20000348 	.word	0x20000348
 8002224:	0000ffff 	.word	0x0000ffff

08002228 <UART_receive_data>:
bool UART_receive_available(UART_id_t id){
	return ring_buffer_is_available(uart_table[id].buffer);
}

uint8_t UART_receive_data(UART_id_t id){
 8002228:	b590      	push	{r4, r7, lr}
 800222a:	b085      	sub	sp, #20
 800222c:	af00      	add	r7, sp, #0
 800222e:	0002      	movs	r2, r0
 8002230:	1dfb      	adds	r3, r7, #7
 8002232:	701a      	strb	r2, [r3, #0]
	uint8_t data;
	ring_buffer_pop(uart_table[id].buffer, &data);
 8002234:	1dfb      	adds	r3, r7, #7
 8002236:	781a      	ldrb	r2, [r3, #0]
 8002238:	4909      	ldr	r1, [pc, #36]	; (8002260 <UART_receive_data+0x38>)
 800223a:	0013      	movs	r3, r2
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	189b      	adds	r3, r3, r2
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	18cb      	adds	r3, r1, r3
 8002244:	3304      	adds	r3, #4
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	240f      	movs	r4, #15
 800224a:	193a      	adds	r2, r7, r4
 800224c:	0011      	movs	r1, r2
 800224e:	0018      	movs	r0, r3
 8002250:	f000 f8ec 	bl	800242c <ring_buffer_pop>
	return data;
 8002254:	193b      	adds	r3, r7, r4
 8002256:	781b      	ldrb	r3, [r3, #0]
}
 8002258:	0018      	movs	r0, r3
 800225a:	46bd      	mov	sp, r7
 800225c:	b005      	add	sp, #20
 800225e:	bd90      	pop	{r4, r7, pc}
 8002260:	20000348 	.word	0x20000348

08002264 <HAL_UART_RxCpltCallback>:

void UART_clear_buffer(UART_id_t id){
	ring_buffer_drop_all(uart_table[id].buffer);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart){
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
	if(huart->Instance == uart_table[UART_1].huart_p->Instance){
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	4b36      	ldr	r3, [pc, #216]	; (800234c <HAL_UART_RxCpltCallback+0xe8>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	429a      	cmp	r2, r3
 8002278:	d113      	bne.n	80022a2 <HAL_UART_RxCpltCallback+0x3e>
		ring_buffer_push(uart_table[UART_1].buffer, &uart_table[UART_1].temp_data);
 800227a:	4b34      	ldr	r3, [pc, #208]	; (800234c <HAL_UART_RxCpltCallback+0xe8>)
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	4a34      	ldr	r2, [pc, #208]	; (8002350 <HAL_UART_RxCpltCallback+0xec>)
 8002280:	0011      	movs	r1, r2
 8002282:	0018      	movs	r0, r3
 8002284:	f000 f89a 	bl	80023bc <ring_buffer_push>
		HAL_UART_Receive_IT(uart_table[UART_1].huart_p, &uart_table[UART_1].temp_data, 1);
 8002288:	4b30      	ldr	r3, [pc, #192]	; (800234c <HAL_UART_RxCpltCallback+0xe8>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4930      	ldr	r1, [pc, #192]	; (8002350 <HAL_UART_RxCpltCallback+0xec>)
 800228e:	2201      	movs	r2, #1
 8002290:	0018      	movs	r0, r3
 8002292:	f003 ffad 	bl	80061f0 <HAL_UART_Receive_IT>
		flag_uart[UART_1] ++;
 8002296:	4b2f      	ldr	r3, [pc, #188]	; (8002354 <HAL_UART_RxCpltCallback+0xf0>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	1c5a      	adds	r2, r3, #1
 800229c:	4b2d      	ldr	r3, [pc, #180]	; (8002354 <HAL_UART_RxCpltCallback+0xf0>)
 800229e:	601a      	str	r2, [r3, #0]
	}else if(huart->Instance == uart_table[UART_4].huart_p->Instance){
		ring_buffer_push(uart_table[UART_4].buffer, &uart_table[UART_4].temp_data);
		HAL_UART_Receive_IT(uart_table[UART_4].huart_p, &uart_table[UART_4].temp_data, 1);
		flag_uart[UART_4] ++;
	}
}
 80022a0:	e04f      	b.n	8002342 <HAL_UART_RxCpltCallback+0xde>
	}else if(huart->Instance == uart_table[UART_2].huart_p->Instance){
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	4b29      	ldr	r3, [pc, #164]	; (800234c <HAL_UART_RxCpltCallback+0xe8>)
 80022a8:	68db      	ldr	r3, [r3, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d113      	bne.n	80022d8 <HAL_UART_RxCpltCallback+0x74>
		ring_buffer_push(uart_table[UART_2].buffer, &uart_table[UART_2].temp_data);
 80022b0:	4b26      	ldr	r3, [pc, #152]	; (800234c <HAL_UART_RxCpltCallback+0xe8>)
 80022b2:	691b      	ldr	r3, [r3, #16]
 80022b4:	4a28      	ldr	r2, [pc, #160]	; (8002358 <HAL_UART_RxCpltCallback+0xf4>)
 80022b6:	0011      	movs	r1, r2
 80022b8:	0018      	movs	r0, r3
 80022ba:	f000 f87f 	bl	80023bc <ring_buffer_push>
		HAL_UART_Receive_IT(uart_table[UART_2].huart_p, &uart_table[UART_2].temp_data, 1);
 80022be:	4b23      	ldr	r3, [pc, #140]	; (800234c <HAL_UART_RxCpltCallback+0xe8>)
 80022c0:	68db      	ldr	r3, [r3, #12]
 80022c2:	4925      	ldr	r1, [pc, #148]	; (8002358 <HAL_UART_RxCpltCallback+0xf4>)
 80022c4:	2201      	movs	r2, #1
 80022c6:	0018      	movs	r0, r3
 80022c8:	f003 ff92 	bl	80061f0 <HAL_UART_Receive_IT>
		flag_uart[UART_2] ++;
 80022cc:	4b21      	ldr	r3, [pc, #132]	; (8002354 <HAL_UART_RxCpltCallback+0xf0>)
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	1c5a      	adds	r2, r3, #1
 80022d2:	4b20      	ldr	r3, [pc, #128]	; (8002354 <HAL_UART_RxCpltCallback+0xf0>)
 80022d4:	605a      	str	r2, [r3, #4]
}
 80022d6:	e034      	b.n	8002342 <HAL_UART_RxCpltCallback+0xde>
	}else if(huart->Instance == uart_table[UART_3].huart_p->Instance){
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	4b1b      	ldr	r3, [pc, #108]	; (800234c <HAL_UART_RxCpltCallback+0xe8>)
 80022de:	699b      	ldr	r3, [r3, #24]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	429a      	cmp	r2, r3
 80022e4:	d113      	bne.n	800230e <HAL_UART_RxCpltCallback+0xaa>
		ring_buffer_push(uart_table[UART_3].buffer, &uart_table[UART_3].temp_data);
 80022e6:	4b19      	ldr	r3, [pc, #100]	; (800234c <HAL_UART_RxCpltCallback+0xe8>)
 80022e8:	69db      	ldr	r3, [r3, #28]
 80022ea:	4a1c      	ldr	r2, [pc, #112]	; (800235c <HAL_UART_RxCpltCallback+0xf8>)
 80022ec:	0011      	movs	r1, r2
 80022ee:	0018      	movs	r0, r3
 80022f0:	f000 f864 	bl	80023bc <ring_buffer_push>
		HAL_UART_Receive_IT(uart_table[UART_3].huart_p, &uart_table[UART_3].temp_data, 1);
 80022f4:	4b15      	ldr	r3, [pc, #84]	; (800234c <HAL_UART_RxCpltCallback+0xe8>)
 80022f6:	699b      	ldr	r3, [r3, #24]
 80022f8:	4918      	ldr	r1, [pc, #96]	; (800235c <HAL_UART_RxCpltCallback+0xf8>)
 80022fa:	2201      	movs	r2, #1
 80022fc:	0018      	movs	r0, r3
 80022fe:	f003 ff77 	bl	80061f0 <HAL_UART_Receive_IT>
		flag_uart[UART_3] ++;
 8002302:	4b14      	ldr	r3, [pc, #80]	; (8002354 <HAL_UART_RxCpltCallback+0xf0>)
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	1c5a      	adds	r2, r3, #1
 8002308:	4b12      	ldr	r3, [pc, #72]	; (8002354 <HAL_UART_RxCpltCallback+0xf0>)
 800230a:	609a      	str	r2, [r3, #8]
}
 800230c:	e019      	b.n	8002342 <HAL_UART_RxCpltCallback+0xde>
	}else if(huart->Instance == uart_table[UART_4].huart_p->Instance){
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	4b0e      	ldr	r3, [pc, #56]	; (800234c <HAL_UART_RxCpltCallback+0xe8>)
 8002314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	429a      	cmp	r2, r3
 800231a:	d112      	bne.n	8002342 <HAL_UART_RxCpltCallback+0xde>
		ring_buffer_push(uart_table[UART_4].buffer, &uart_table[UART_4].temp_data);
 800231c:	4b0b      	ldr	r3, [pc, #44]	; (800234c <HAL_UART_RxCpltCallback+0xe8>)
 800231e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002320:	4a0f      	ldr	r2, [pc, #60]	; (8002360 <HAL_UART_RxCpltCallback+0xfc>)
 8002322:	0011      	movs	r1, r2
 8002324:	0018      	movs	r0, r3
 8002326:	f000 f849 	bl	80023bc <ring_buffer_push>
		HAL_UART_Receive_IT(uart_table[UART_4].huart_p, &uart_table[UART_4].temp_data, 1);
 800232a:	4b08      	ldr	r3, [pc, #32]	; (800234c <HAL_UART_RxCpltCallback+0xe8>)
 800232c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800232e:	490c      	ldr	r1, [pc, #48]	; (8002360 <HAL_UART_RxCpltCallback+0xfc>)
 8002330:	2201      	movs	r2, #1
 8002332:	0018      	movs	r0, r3
 8002334:	f003 ff5c 	bl	80061f0 <HAL_UART_Receive_IT>
		flag_uart[UART_4] ++;
 8002338:	4b06      	ldr	r3, [pc, #24]	; (8002354 <HAL_UART_RxCpltCallback+0xf0>)
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	1c5a      	adds	r2, r3, #1
 800233e:	4b05      	ldr	r3, [pc, #20]	; (8002354 <HAL_UART_RxCpltCallback+0xf0>)
 8002340:	60da      	str	r2, [r3, #12]
}
 8002342:	46c0      	nop			; (mov r8, r8)
 8002344:	46bd      	mov	sp, r7
 8002346:	b002      	add	sp, #8
 8002348:	bd80      	pop	{r7, pc}
 800234a:	46c0      	nop			; (mov r8, r8)
 800234c:	20000348 	.word	0x20000348
 8002350:	20000350 	.word	0x20000350
 8002354:	2000067c 	.word	0x2000067c
 8002358:	2000035c 	.word	0x2000035c
 800235c:	20000368 	.word	0x20000368
 8002360:	20000374 	.word	0x20000374

08002364 <ring_buffer_init>:

#include "string.h"


bool ring_buffer_init(ring_buffer_t * buffer, uint16_t sizeOfObject)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	000a      	movs	r2, r1
 800236e:	1cbb      	adds	r3, r7, #2
 8002370:	801a      	strh	r2, [r3, #0]
    buffer->head = 0;
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	2380      	movs	r3, #128	; 0x80
 8002376:	011b      	lsls	r3, r3, #4
 8002378:	2100      	movs	r1, #0
 800237a:	50d1      	str	r1, [r2, r3]
    buffer->tail = 0;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	4a0c      	ldr	r2, [pc, #48]	; (80023b0 <ring_buffer_init+0x4c>)
 8002380:	2100      	movs	r1, #0
 8002382:	5099      	str	r1, [r3, r2]
    buffer->count = 0;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	4a0b      	ldr	r2, [pc, #44]	; (80023b4 <ring_buffer_init+0x50>)
 8002388:	2100      	movs	r1, #0
 800238a:	5099      	str	r1, [r3, r2]
    buffer->size = sizeOfObject;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	1cba      	adds	r2, r7, #2
 8002390:	4909      	ldr	r1, [pc, #36]	; (80023b8 <ring_buffer_init+0x54>)
 8002392:	8812      	ldrh	r2, [r2, #0]
 8002394:	525a      	strh	r2, [r3, r1]
    memset(buffer->buffer , 0, sizeof(buffer->buffer));
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2280      	movs	r2, #128	; 0x80
 800239a:	0112      	lsls	r2, r2, #4
 800239c:	2100      	movs	r1, #0
 800239e:	0018      	movs	r0, r3
 80023a0:	f005 fca7 	bl	8007cf2 <memset>
    return true;
 80023a4:	2301      	movs	r3, #1
}
 80023a6:	0018      	movs	r0, r3
 80023a8:	46bd      	mov	sp, r7
 80023aa:	b002      	add	sp, #8
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	46c0      	nop			; (mov r8, r8)
 80023b0:	00000804 	.word	0x00000804
 80023b4:	00000808 	.word	0x00000808
 80023b8:	0000080c 	.word	0x0000080c

080023bc <ring_buffer_push>:

bool ring_buffer_push(ring_buffer_t * buffer, void * object)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b084      	sub	sp, #16
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	6039      	str	r1, [r7, #0]
	uint8_t *data = (uint8_t *)(object);
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	60bb      	str	r3, [r7, #8]

	if(ring_buffer_is_full(buffer)){
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	0018      	movs	r0, r3
 80023ce:	f000 f8a3 	bl	8002518 <ring_buffer_is_full>
 80023d2:	1e03      	subs	r3, r0, #0
 80023d4:	d001      	beq.n	80023da <ring_buffer_push+0x1e>
			return false;
 80023d6:	2300      	movs	r3, #0
 80023d8:	e022      	b.n	8002420 <ring_buffer_push+0x64>
	}

	for(size_t index = 0; index < buffer -> size; index++)
 80023da:	2300      	movs	r3, #0
 80023dc:	60fb      	str	r3, [r7, #12]
 80023de:	e017      	b.n	8002410 <ring_buffer_push+0x54>
	{
		buffer->buffer[buffer->head] = data[index];
 80023e0:	68ba      	ldr	r2, [r7, #8]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	18d2      	adds	r2, r2, r3
 80023e6:	6879      	ldr	r1, [r7, #4]
 80023e8:	2380      	movs	r3, #128	; 0x80
 80023ea:	011b      	lsls	r3, r3, #4
 80023ec:	58cb      	ldr	r3, [r1, r3]
 80023ee:	7811      	ldrb	r1, [r2, #0]
 80023f0:	687a      	ldr	r2, [r7, #4]
 80023f2:	54d1      	strb	r1, [r2, r3]
		buffer->head = (buffer->head + 1) % BUFFER_MAX_SIZE;
 80023f4:	687a      	ldr	r2, [r7, #4]
 80023f6:	2380      	movs	r3, #128	; 0x80
 80023f8:	011b      	lsls	r3, r3, #4
 80023fa:	58d3      	ldr	r3, [r2, r3]
 80023fc:	3301      	adds	r3, #1
 80023fe:	055b      	lsls	r3, r3, #21
 8002400:	0d59      	lsrs	r1, r3, #21
 8002402:	687a      	ldr	r2, [r7, #4]
 8002404:	2380      	movs	r3, #128	; 0x80
 8002406:	011b      	lsls	r3, r3, #4
 8002408:	50d1      	str	r1, [r2, r3]
	for(size_t index = 0; index < buffer -> size; index++)
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	3301      	adds	r3, #1
 800240e:	60fb      	str	r3, [r7, #12]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	4a05      	ldr	r2, [pc, #20]	; (8002428 <ring_buffer_push+0x6c>)
 8002414:	5a9b      	ldrh	r3, [r3, r2]
 8002416:	001a      	movs	r2, r3
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	4293      	cmp	r3, r2
 800241c:	d3e0      	bcc.n	80023e0 <ring_buffer_push+0x24>
	}
	return true;
 800241e:	2301      	movs	r3, #1
}
 8002420:	0018      	movs	r0, r3
 8002422:	46bd      	mov	sp, r7
 8002424:	b004      	add	sp, #16
 8002426:	bd80      	pop	{r7, pc}
 8002428:	0000080c 	.word	0x0000080c

0800242c <ring_buffer_pop>:

bool ring_buffer_pop(ring_buffer_t  * buffer, void *object)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b084      	sub	sp, #16
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
 8002434:	6039      	str	r1, [r7, #0]
	uint8_t *data = (uint8_t *)(object);
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	60bb      	str	r3, [r7, #8]

	if(!ring_buffer_is_available(buffer)){
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	0018      	movs	r0, r3
 800243e:	f000 f831 	bl	80024a4 <ring_buffer_is_available>
 8002442:	0003      	movs	r3, r0
 8002444:	001a      	movs	r2, r3
 8002446:	2301      	movs	r3, #1
 8002448:	4053      	eors	r3, r2
 800244a:	b2db      	uxtb	r3, r3
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <ring_buffer_pop+0x28>
			return false;
 8002450:	2300      	movs	r3, #0
 8002452:	e01f      	b.n	8002494 <ring_buffer_pop+0x68>
	}

	for(size_t index = 0; index < buffer -> size; index++)
 8002454:	2300      	movs	r3, #0
 8002456:	60fb      	str	r3, [r7, #12]
 8002458:	e014      	b.n	8002484 <ring_buffer_pop+0x58>
	{
		data[index] = buffer->buffer[buffer->tail];
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	4a0f      	ldr	r2, [pc, #60]	; (800249c <ring_buffer_pop+0x70>)
 800245e:	589a      	ldr	r2, [r3, r2]
 8002460:	68b9      	ldr	r1, [r7, #8]
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	18cb      	adds	r3, r1, r3
 8002466:	6879      	ldr	r1, [r7, #4]
 8002468:	5c8a      	ldrb	r2, [r1, r2]
 800246a:	701a      	strb	r2, [r3, #0]
		buffer->tail = (buffer->tail + 1) % BUFFER_MAX_SIZE;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	4a0b      	ldr	r2, [pc, #44]	; (800249c <ring_buffer_pop+0x70>)
 8002470:	589b      	ldr	r3, [r3, r2]
 8002472:	3301      	adds	r3, #1
 8002474:	055b      	lsls	r3, r3, #21
 8002476:	0d5a      	lsrs	r2, r3, #21
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	4908      	ldr	r1, [pc, #32]	; (800249c <ring_buffer_pop+0x70>)
 800247c:	505a      	str	r2, [r3, r1]
	for(size_t index = 0; index < buffer -> size; index++)
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	3301      	adds	r3, #1
 8002482:	60fb      	str	r3, [r7, #12]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	4a06      	ldr	r2, [pc, #24]	; (80024a0 <ring_buffer_pop+0x74>)
 8002488:	5a9b      	ldrh	r3, [r3, r2]
 800248a:	001a      	movs	r2, r3
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	4293      	cmp	r3, r2
 8002490:	d3e3      	bcc.n	800245a <ring_buffer_pop+0x2e>
	}
	return true;
 8002492:	2301      	movs	r3, #1
}
 8002494:	0018      	movs	r0, r3
 8002496:	46bd      	mov	sp, r7
 8002498:	b004      	add	sp, #16
 800249a:	bd80      	pop	{r7, pc}
 800249c:	00000804 	.word	0x00000804
 80024a0:	0000080c 	.word	0x0000080c

080024a4 <ring_buffer_is_available>:

bool ring_buffer_is_available(ring_buffer_t * buffer)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
	if(buffer->head >= buffer->tail)
 80024ac:	687a      	ldr	r2, [r7, #4]
 80024ae:	2380      	movs	r3, #128	; 0x80
 80024b0:	011b      	lsls	r3, r3, #4
 80024b2:	58d2      	ldr	r2, [r2, r3]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	4916      	ldr	r1, [pc, #88]	; (8002510 <ring_buffer_is_available+0x6c>)
 80024b8:	585b      	ldr	r3, [r3, r1]
 80024ba:	429a      	cmp	r2, r3
 80024bc:	d310      	bcc.n	80024e0 <ring_buffer_is_available+0x3c>
	{
		return ((buffer->head - buffer->tail) >= buffer->size);
 80024be:	687a      	ldr	r2, [r7, #4]
 80024c0:	2380      	movs	r3, #128	; 0x80
 80024c2:	011b      	lsls	r3, r3, #4
 80024c4:	58d2      	ldr	r2, [r2, r3]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	4911      	ldr	r1, [pc, #68]	; (8002510 <ring_buffer_is_available+0x6c>)
 80024ca:	585b      	ldr	r3, [r3, r1]
 80024cc:	1ad2      	subs	r2, r2, r3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4910      	ldr	r1, [pc, #64]	; (8002514 <ring_buffer_is_available+0x70>)
 80024d2:	5a5b      	ldrh	r3, [r3, r1]
 80024d4:	0019      	movs	r1, r3
 80024d6:	2300      	movs	r3, #0
 80024d8:	428a      	cmp	r2, r1
 80024da:	415b      	adcs	r3, r3
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	e012      	b.n	8002506 <ring_buffer_is_available+0x62>
	}
	else
	{
		return (BUFFER_MAX_SIZE - (buffer->tail - buffer->head) >= buffer->size);
 80024e0:	687a      	ldr	r2, [r7, #4]
 80024e2:	2380      	movs	r3, #128	; 0x80
 80024e4:	011b      	lsls	r3, r3, #4
 80024e6:	58d2      	ldr	r2, [r2, r3]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	4909      	ldr	r1, [pc, #36]	; (8002510 <ring_buffer_is_available+0x6c>)
 80024ec:	585b      	ldr	r3, [r3, r1]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	2280      	movs	r2, #128	; 0x80
 80024f2:	0112      	lsls	r2, r2, #4
 80024f4:	189a      	adds	r2, r3, r2
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4906      	ldr	r1, [pc, #24]	; (8002514 <ring_buffer_is_available+0x70>)
 80024fa:	5a5b      	ldrh	r3, [r3, r1]
 80024fc:	0019      	movs	r1, r3
 80024fe:	2300      	movs	r3, #0
 8002500:	428a      	cmp	r2, r1
 8002502:	415b      	adcs	r3, r3
 8002504:	b2db      	uxtb	r3, r3
	}
}
 8002506:	0018      	movs	r0, r3
 8002508:	46bd      	mov	sp, r7
 800250a:	b002      	add	sp, #8
 800250c:	bd80      	pop	{r7, pc}
 800250e:	46c0      	nop			; (mov r8, r8)
 8002510:	00000804 	.word	0x00000804
 8002514:	0000080c 	.word	0x0000080c

08002518 <ring_buffer_is_full>:
	memcpy(object, buffer->buffer + idx*buffer->size, buffer->size);
	return true;
}

bool ring_buffer_is_full(ring_buffer_t * buffer)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
	if(buffer->head >= buffer->tail)
 8002520:	687a      	ldr	r2, [r7, #4]
 8002522:	2380      	movs	r3, #128	; 0x80
 8002524:	011b      	lsls	r3, r3, #4
 8002526:	58d2      	ldr	r2, [r2, r3]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	4916      	ldr	r1, [pc, #88]	; (8002584 <ring_buffer_is_full+0x6c>)
 800252c:	585b      	ldr	r3, [r3, r1]
 800252e:	429a      	cmp	r2, r3
 8002530:	d313      	bcc.n	800255a <ring_buffer_is_full+0x42>
	{
		return (BUFFER_MAX_SIZE - (buffer->head - buffer->tail) <= buffer->size);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a13      	ldr	r2, [pc, #76]	; (8002584 <ring_buffer_is_full+0x6c>)
 8002536:	589a      	ldr	r2, [r3, r2]
 8002538:	6879      	ldr	r1, [r7, #4]
 800253a:	2380      	movs	r3, #128	; 0x80
 800253c:	011b      	lsls	r3, r3, #4
 800253e:	58cb      	ldr	r3, [r1, r3]
 8002540:	1ad3      	subs	r3, r2, r3
 8002542:	2280      	movs	r2, #128	; 0x80
 8002544:	0112      	lsls	r2, r2, #4
 8002546:	189a      	adds	r2, r3, r2
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	490f      	ldr	r1, [pc, #60]	; (8002588 <ring_buffer_is_full+0x70>)
 800254c:	5a5b      	ldrh	r3, [r3, r1]
 800254e:	0019      	movs	r1, r3
 8002550:	2300      	movs	r3, #0
 8002552:	4291      	cmp	r1, r2
 8002554:	415b      	adcs	r3, r3
 8002556:	b2db      	uxtb	r3, r3
 8002558:	e00f      	b.n	800257a <ring_buffer_is_full+0x62>
	}
	else
	{
		return ((buffer->tail - buffer->head) <= buffer->size);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4a09      	ldr	r2, [pc, #36]	; (8002584 <ring_buffer_is_full+0x6c>)
 800255e:	589a      	ldr	r2, [r3, r2]
 8002560:	6879      	ldr	r1, [r7, #4]
 8002562:	2380      	movs	r3, #128	; 0x80
 8002564:	011b      	lsls	r3, r3, #4
 8002566:	58cb      	ldr	r3, [r1, r3]
 8002568:	1ad2      	subs	r2, r2, r3
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4906      	ldr	r1, [pc, #24]	; (8002588 <ring_buffer_is_full+0x70>)
 800256e:	5a5b      	ldrh	r3, [r3, r1]
 8002570:	0019      	movs	r1, r3
 8002572:	2300      	movs	r3, #0
 8002574:	4291      	cmp	r1, r2
 8002576:	415b      	adcs	r3, r3
 8002578:	b2db      	uxtb	r3, r3
	}
}
 800257a:	0018      	movs	r0, r3
 800257c:	46bd      	mov	sp, r7
 800257e:	b002      	add	sp, #8
 8002580:	bd80      	pop	{r7, pc}
 8002582:	46c0      	nop			; (mov r8, r8)
 8002584:	00000804 	.word	0x00000804
 8002588:	0000080c 	.word	0x0000080c

0800258c <get_command>:
uint8_t STRING4[50];
uint8_t STRING5[50];
uint8_t STRING6[50];

void get_command()
{
 800258c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800258e:	b095      	sub	sp, #84	; 0x54
 8002590:	af02      	add	r7, sp, #8
	if(flag_uart[UART_3] >= 1)
 8002592:	4bd7      	ldr	r3, [pc, #860]	; (80028f0 <get_command+0x364>)
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	2b00      	cmp	r3, #0
 8002598:	dc01      	bgt.n	800259e <get_command+0x12>
 800259a:	f000 fc09 	bl	8002db0 <get_command+0x824>
	{
		flag_uart[UART_3] --;
 800259e:	4bd4      	ldr	r3, [pc, #848]	; (80028f0 <get_command+0x364>)
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	1e5a      	subs	r2, r3, #1
 80025a4:	4bd2      	ldr	r3, [pc, #840]	; (80028f0 <get_command+0x364>)
 80025a6:	609a      	str	r2, [r3, #8]
		switch (state1)
 80025a8:	4bd2      	ldr	r3, [pc, #840]	; (80028f4 <get_command+0x368>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d003      	beq.n	80025b8 <get_command+0x2c>
 80025b0:	2b01      	cmp	r3, #1
 80025b2:	d01a      	beq.n	80025ea <get_command+0x5e>
 80025b4:	f000 fbf5 	bl	8002da2 <get_command+0x816>
		{
			case INIT:
				if(UART_receive_data(UART_3) == '!')
 80025b8:	2002      	movs	r0, #2
 80025ba:	f7ff fe35 	bl	8002228 <UART_receive_data>
 80025be:	0003      	movs	r3, r0
 80025c0:	2b21      	cmp	r3, #33	; 0x21
 80025c2:	d001      	beq.n	80025c8 <get_command+0x3c>
 80025c4:	f000 fbf6 	bl	8002db4 <get_command+0x828>
				{
					buffer[0] = '!';
 80025c8:	4bcb      	ldr	r3, [pc, #812]	; (80028f8 <get_command+0x36c>)
 80025ca:	2221      	movs	r2, #33	; 0x21
 80025cc:	701a      	strb	r2, [r3, #0]
					count = 1;
 80025ce:	4bcb      	ldr	r3, [pc, #812]	; (80028fc <get_command+0x370>)
 80025d0:	2201      	movs	r2, #1
 80025d2:	601a      	str	r2, [r3, #0]
					state1 = GET;
 80025d4:	4bc7      	ldr	r3, [pc, #796]	; (80028f4 <get_command+0x368>)
 80025d6:	2201      	movs	r2, #1
 80025d8:	601a      	str	r2, [r3, #0]
					setTimer(2, 500);
 80025da:	23fa      	movs	r3, #250	; 0xfa
 80025dc:	005b      	lsls	r3, r3, #1
 80025de:	0019      	movs	r1, r3
 80025e0:	2002      	movs	r0, #2
 80025e2:	f7ff fcb3 	bl	8001f4c <setTimer>
				}

				break;
 80025e6:	f000 fbe5 	bl	8002db4 <get_command+0x828>
			case GET:
				if(count >= 12){
 80025ea:	4bc4      	ldr	r3, [pc, #784]	; (80028fc <get_command+0x370>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	2b0b      	cmp	r3, #11
 80025f0:	dd05      	ble.n	80025fe <get_command+0x72>
					count = 0;
 80025f2:	4bc2      	ldr	r3, [pc, #776]	; (80028fc <get_command+0x370>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	601a      	str	r2, [r3, #0]
					state1 = INIT;
 80025f8:	4bbe      	ldr	r3, [pc, #760]	; (80028f4 <get_command+0x368>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	601a      	str	r2, [r3, #0]
				}
				buffer[count] = UART_receive_data(UART_3);
 80025fe:	4bbf      	ldr	r3, [pc, #764]	; (80028fc <get_command+0x370>)
 8002600:	681e      	ldr	r6, [r3, #0]
 8002602:	2002      	movs	r0, #2
 8002604:	f7ff fe10 	bl	8002228 <UART_receive_data>
 8002608:	0003      	movs	r3, r0
 800260a:	001a      	movs	r2, r3
 800260c:	4bba      	ldr	r3, [pc, #744]	; (80028f8 <get_command+0x36c>)
 800260e:	559a      	strb	r2, [r3, r6]

				if(buffer[count] == '#')
 8002610:	4bba      	ldr	r3, [pc, #744]	; (80028fc <get_command+0x370>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4ab8      	ldr	r2, [pc, #736]	; (80028f8 <get_command+0x36c>)
 8002616:	5cd3      	ldrb	r3, [r2, r3]
 8002618:	2b23      	cmp	r3, #35	; 0x23
 800261a:	d001      	beq.n	8002620 <get_command+0x94>
 800261c:	f000 fba9 	bl	8002d72 <get_command+0x7e6>
				{
					UART_send(UART_3, buffer, count);
 8002620:	4bb6      	ldr	r3, [pc, #728]	; (80028fc <get_command+0x370>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	001a      	movs	r2, r3
 8002626:	4bb4      	ldr	r3, [pc, #720]	; (80028f8 <get_command+0x36c>)
 8002628:	0019      	movs	r1, r3
 800262a:	2002      	movs	r0, #2
 800262c:	f7ff fddc 	bl	80021e8 <UART_send>
					UART_send(UART_3, "#\n", sizeof("#\n"));
 8002630:	4bb3      	ldr	r3, [pc, #716]	; (8002900 <get_command+0x374>)
 8002632:	2203      	movs	r2, #3
 8002634:	0019      	movs	r1, r3
 8002636:	2002      	movs	r0, #2
 8002638:	f7ff fdd6 	bl	80021e8 <UART_send>
					if(buffer[1] == 'E')
 800263c:	4bae      	ldr	r3, [pc, #696]	; (80028f8 <get_command+0x36c>)
 800263e:	785b      	ldrb	r3, [r3, #1]
 8002640:	2b45      	cmp	r3, #69	; 0x45
 8002642:	d104      	bne.n	800264e <get_command+0xc2>
					{
						state2 = 0;
 8002644:	4baf      	ldr	r3, [pc, #700]	; (8002904 <get_command+0x378>)
 8002646:	2200      	movs	r2, #0
 8002648:	601a      	str	r2, [r3, #0]
 800264a:	f000 fb8c 	bl	8002d66 <get_command+0x7da>
					}
					else if(buffer[1] == 'S')
 800264e:	4baa      	ldr	r3, [pc, #680]	; (80028f8 <get_command+0x36c>)
 8002650:	785b      	ldrb	r3, [r3, #1]
 8002652:	2b53      	cmp	r3, #83	; 0x53
 8002654:	d000      	beq.n	8002658 <get_command+0xcc>
 8002656:	e119      	b.n	800288c <get_command+0x300>
					{
						if(buffer[2] == '0'){
 8002658:	4ba7      	ldr	r3, [pc, #668]	; (80028f8 <get_command+0x36c>)
 800265a:	789b      	ldrb	r3, [r3, #2]
 800265c:	2b30      	cmp	r3, #48	; 0x30
 800265e:	d111      	bne.n	8002684 <get_command+0xf8>
							waterout[0].set_solenoid_out(SET);
 8002660:	4ba9      	ldr	r3, [pc, #676]	; (8002908 <get_command+0x37c>)
 8002662:	699b      	ldr	r3, [r3, #24]
 8002664:	2001      	movs	r0, #1
 8002666:	4798      	blx	r3
							sprintf(STRING1,"%s %d %s","SOLENOID OUT 0",waterout[0].get_solenoid_out()," \n");
 8002668:	4ba7      	ldr	r3, [pc, #668]	; (8002908 <get_command+0x37c>)
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	4798      	blx	r3
 800266e:	0003      	movs	r3, r0
 8002670:	001c      	movs	r4, r3
 8002672:	4aa6      	ldr	r2, [pc, #664]	; (800290c <get_command+0x380>)
 8002674:	49a6      	ldr	r1, [pc, #664]	; (8002910 <get_command+0x384>)
 8002676:	48a7      	ldr	r0, [pc, #668]	; (8002914 <get_command+0x388>)
 8002678:	4ba7      	ldr	r3, [pc, #668]	; (8002918 <get_command+0x38c>)
 800267a:	9300      	str	r3, [sp, #0]
 800267c:	0023      	movs	r3, r4
 800267e:	f005 fb41 	bl	8007d04 <siprintf>
 8002682:	e032      	b.n	80026ea <get_command+0x15e>
						}
						else if(buffer[2] == '1'){
 8002684:	4b9c      	ldr	r3, [pc, #624]	; (80028f8 <get_command+0x36c>)
 8002686:	789b      	ldrb	r3, [r3, #2]
 8002688:	2b31      	cmp	r3, #49	; 0x31
 800268a:	d111      	bne.n	80026b0 <get_command+0x124>
							waterout[1].set_solenoid_out(SET);
 800268c:	4b9e      	ldr	r3, [pc, #632]	; (8002908 <get_command+0x37c>)
 800268e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002690:	2001      	movs	r0, #1
 8002692:	4798      	blx	r3
							sprintf(STRING1,"%s %d %s","SOLENOID OUT 1",waterout[1].get_solenoid_out()," \n");
 8002694:	4b9c      	ldr	r3, [pc, #624]	; (8002908 <get_command+0x37c>)
 8002696:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002698:	4798      	blx	r3
 800269a:	0003      	movs	r3, r0
 800269c:	001c      	movs	r4, r3
 800269e:	4a9f      	ldr	r2, [pc, #636]	; (800291c <get_command+0x390>)
 80026a0:	499b      	ldr	r1, [pc, #620]	; (8002910 <get_command+0x384>)
 80026a2:	489c      	ldr	r0, [pc, #624]	; (8002914 <get_command+0x388>)
 80026a4:	4b9c      	ldr	r3, [pc, #624]	; (8002918 <get_command+0x38c>)
 80026a6:	9300      	str	r3, [sp, #0]
 80026a8:	0023      	movs	r3, r4
 80026aa:	f005 fb2b 	bl	8007d04 <siprintf>
 80026ae:	e01c      	b.n	80026ea <get_command+0x15e>
						}
						else if(buffer[2] == '2'){
 80026b0:	4b91      	ldr	r3, [pc, #580]	; (80028f8 <get_command+0x36c>)
 80026b2:	789b      	ldrb	r3, [r3, #2]
 80026b4:	2b32      	cmp	r3, #50	; 0x32
 80026b6:	d10a      	bne.n	80026ce <get_command+0x142>
							waterout[0].set_solenoid_out(RESET);
 80026b8:	4b93      	ldr	r3, [pc, #588]	; (8002908 <get_command+0x37c>)
 80026ba:	699b      	ldr	r3, [r3, #24]
 80026bc:	2000      	movs	r0, #0
 80026be:	4798      	blx	r3
							sprintf(STRING1,"%s","SOLENOID OUT 0  OFF\n");
 80026c0:	4a97      	ldr	r2, [pc, #604]	; (8002920 <get_command+0x394>)
 80026c2:	4998      	ldr	r1, [pc, #608]	; (8002924 <get_command+0x398>)
 80026c4:	4b93      	ldr	r3, [pc, #588]	; (8002914 <get_command+0x388>)
 80026c6:	0018      	movs	r0, r3
 80026c8:	f005 fb1c 	bl	8007d04 <siprintf>
 80026cc:	e00d      	b.n	80026ea <get_command+0x15e>
						}
						else if(buffer[2] == '3'){
 80026ce:	4b8a      	ldr	r3, [pc, #552]	; (80028f8 <get_command+0x36c>)
 80026d0:	789b      	ldrb	r3, [r3, #2]
 80026d2:	2b33      	cmp	r3, #51	; 0x33
 80026d4:	d109      	bne.n	80026ea <get_command+0x15e>
							waterout[1].set_solenoid_out(RESET);
 80026d6:	4b8c      	ldr	r3, [pc, #560]	; (8002908 <get_command+0x37c>)
 80026d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026da:	2000      	movs	r0, #0
 80026dc:	4798      	blx	r3
							sprintf(STRING1,"%s","SOLENOID OUT 1 OFF\n");
 80026de:	4a92      	ldr	r2, [pc, #584]	; (8002928 <get_command+0x39c>)
 80026e0:	4990      	ldr	r1, [pc, #576]	; (8002924 <get_command+0x398>)
 80026e2:	4b8c      	ldr	r3, [pc, #560]	; (8002914 <get_command+0x388>)
 80026e4:	0018      	movs	r0, r3
 80026e6:	f005 fb0d 	bl	8007d04 <siprintf>
						}




						if(buffer[2] == '4'){
 80026ea:	4b83      	ldr	r3, [pc, #524]	; (80028f8 <get_command+0x36c>)
 80026ec:	789b      	ldrb	r3, [r3, #2]
 80026ee:	2b34      	cmp	r3, #52	; 0x34
 80026f0:	d10a      	bne.n	8002708 <get_command+0x17c>
							waterout[0].set_solenoid_in(SET);
 80026f2:	4b85      	ldr	r3, [pc, #532]	; (8002908 <get_command+0x37c>)
 80026f4:	69db      	ldr	r3, [r3, #28]
 80026f6:	2001      	movs	r0, #1
 80026f8:	4798      	blx	r3
							sprintf(STRING1,"%s","SOLENOID IN 0 ON\n");
 80026fa:	4a8c      	ldr	r2, [pc, #560]	; (800292c <get_command+0x3a0>)
 80026fc:	4989      	ldr	r1, [pc, #548]	; (8002924 <get_command+0x398>)
 80026fe:	4b85      	ldr	r3, [pc, #532]	; (8002914 <get_command+0x388>)
 8002700:	0018      	movs	r0, r3
 8002702:	f005 faff 	bl	8007d04 <siprintf>
 8002706:	e02b      	b.n	8002760 <get_command+0x1d4>
						}
						else if(buffer[2] == '5'){
 8002708:	4b7b      	ldr	r3, [pc, #492]	; (80028f8 <get_command+0x36c>)
 800270a:	789b      	ldrb	r3, [r3, #2]
 800270c:	2b35      	cmp	r3, #53	; 0x35
 800270e:	d10a      	bne.n	8002726 <get_command+0x19a>
							waterout[1].set_solenoid_in(SET);
 8002710:	4b7d      	ldr	r3, [pc, #500]	; (8002908 <get_command+0x37c>)
 8002712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002714:	2001      	movs	r0, #1
 8002716:	4798      	blx	r3
							sprintf(STRING1,"%s","SOLENOID IN 1 ON\n");
 8002718:	4a85      	ldr	r2, [pc, #532]	; (8002930 <get_command+0x3a4>)
 800271a:	4982      	ldr	r1, [pc, #520]	; (8002924 <get_command+0x398>)
 800271c:	4b7d      	ldr	r3, [pc, #500]	; (8002914 <get_command+0x388>)
 800271e:	0018      	movs	r0, r3
 8002720:	f005 faf0 	bl	8007d04 <siprintf>
 8002724:	e01c      	b.n	8002760 <get_command+0x1d4>
						}
						else if(buffer[2] == '6'){
 8002726:	4b74      	ldr	r3, [pc, #464]	; (80028f8 <get_command+0x36c>)
 8002728:	789b      	ldrb	r3, [r3, #2]
 800272a:	2b36      	cmp	r3, #54	; 0x36
 800272c:	d10a      	bne.n	8002744 <get_command+0x1b8>
							waterout[0].set_solenoid_in(RESET);
 800272e:	4b76      	ldr	r3, [pc, #472]	; (8002908 <get_command+0x37c>)
 8002730:	69db      	ldr	r3, [r3, #28]
 8002732:	2000      	movs	r0, #0
 8002734:	4798      	blx	r3
							sprintf(STRING1,"%s","SOLENOID IN 0 OFF\n");
 8002736:	4a7f      	ldr	r2, [pc, #508]	; (8002934 <get_command+0x3a8>)
 8002738:	497a      	ldr	r1, [pc, #488]	; (8002924 <get_command+0x398>)
 800273a:	4b76      	ldr	r3, [pc, #472]	; (8002914 <get_command+0x388>)
 800273c:	0018      	movs	r0, r3
 800273e:	f005 fae1 	bl	8007d04 <siprintf>
 8002742:	e00d      	b.n	8002760 <get_command+0x1d4>
						}
						else if(buffer[2] == '7'){
 8002744:	4b6c      	ldr	r3, [pc, #432]	; (80028f8 <get_command+0x36c>)
 8002746:	789b      	ldrb	r3, [r3, #2]
 8002748:	2b37      	cmp	r3, #55	; 0x37
 800274a:	d109      	bne.n	8002760 <get_command+0x1d4>
							waterout[1].set_solenoid_in(RESET);
 800274c:	4b6e      	ldr	r3, [pc, #440]	; (8002908 <get_command+0x37c>)
 800274e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002750:	2000      	movs	r0, #0
 8002752:	4798      	blx	r3
							sprintf(STRING1,"%s","SOLENOID IN 1 OFF\n");
 8002754:	4a78      	ldr	r2, [pc, #480]	; (8002938 <get_command+0x3ac>)
 8002756:	4973      	ldr	r1, [pc, #460]	; (8002924 <get_command+0x398>)
 8002758:	4b6e      	ldr	r3, [pc, #440]	; (8002914 <get_command+0x388>)
 800275a:	0018      	movs	r0, r3
 800275c:	f005 fad2 	bl	8007d04 <siprintf>





						if(buffer[2] == '8'){
 8002760:	4b65      	ldr	r3, [pc, #404]	; (80028f8 <get_command+0x36c>)
 8002762:	789b      	ldrb	r3, [r3, #2]
 8002764:	2b38      	cmp	r3, #56	; 0x38
 8002766:	d10d      	bne.n	8002784 <get_command+0x1f8>
							BOILING_ON(0);
 8002768:	2380      	movs	r3, #128	; 0x80
 800276a:	019b      	lsls	r3, r3, #6
 800276c:	4873      	ldr	r0, [pc, #460]	; (800293c <get_command+0x3b0>)
 800276e:	2200      	movs	r2, #0
 8002770:	0019      	movs	r1, r3
 8002772:	f002 fac0 	bl	8004cf6 <HAL_GPIO_WritePin>
							sprintf(STRING1,"%s","BOLING ON 0\n");
 8002776:	4a72      	ldr	r2, [pc, #456]	; (8002940 <get_command+0x3b4>)
 8002778:	496a      	ldr	r1, [pc, #424]	; (8002924 <get_command+0x398>)
 800277a:	4b66      	ldr	r3, [pc, #408]	; (8002914 <get_command+0x388>)
 800277c:	0018      	movs	r0, r3
 800277e:	f005 fac1 	bl	8007d04 <siprintf>
 8002782:	e034      	b.n	80027ee <get_command+0x262>
						}
						else if(buffer[2] == '9'){
 8002784:	4b5c      	ldr	r3, [pc, #368]	; (80028f8 <get_command+0x36c>)
 8002786:	789b      	ldrb	r3, [r3, #2]
 8002788:	2b39      	cmp	r3, #57	; 0x39
 800278a:	d10d      	bne.n	80027a8 <get_command+0x21c>
							BOILING_ON(1);
 800278c:	2380      	movs	r3, #128	; 0x80
 800278e:	021b      	lsls	r3, r3, #8
 8002790:	486a      	ldr	r0, [pc, #424]	; (800293c <get_command+0x3b0>)
 8002792:	2200      	movs	r2, #0
 8002794:	0019      	movs	r1, r3
 8002796:	f002 faae 	bl	8004cf6 <HAL_GPIO_WritePin>
							sprintf(STRING1,"%s","BOLING ON 1\n");
 800279a:	4a6a      	ldr	r2, [pc, #424]	; (8002944 <get_command+0x3b8>)
 800279c:	4961      	ldr	r1, [pc, #388]	; (8002924 <get_command+0x398>)
 800279e:	4b5d      	ldr	r3, [pc, #372]	; (8002914 <get_command+0x388>)
 80027a0:	0018      	movs	r0, r3
 80027a2:	f005 faaf 	bl	8007d04 <siprintf>
 80027a6:	e022      	b.n	80027ee <get_command+0x262>
						}
						else if(buffer[2] == 'A'){
 80027a8:	4b53      	ldr	r3, [pc, #332]	; (80028f8 <get_command+0x36c>)
 80027aa:	789b      	ldrb	r3, [r3, #2]
 80027ac:	2b41      	cmp	r3, #65	; 0x41
 80027ae:	d10d      	bne.n	80027cc <get_command+0x240>
							BOILING_OFF(0);
 80027b0:	2380      	movs	r3, #128	; 0x80
 80027b2:	019b      	lsls	r3, r3, #6
 80027b4:	4861      	ldr	r0, [pc, #388]	; (800293c <get_command+0x3b0>)
 80027b6:	2201      	movs	r2, #1
 80027b8:	0019      	movs	r1, r3
 80027ba:	f002 fa9c 	bl	8004cf6 <HAL_GPIO_WritePin>
							sprintf(STRING1,"%s","BOLING OFF 0\n");
 80027be:	4a62      	ldr	r2, [pc, #392]	; (8002948 <get_command+0x3bc>)
 80027c0:	4958      	ldr	r1, [pc, #352]	; (8002924 <get_command+0x398>)
 80027c2:	4b54      	ldr	r3, [pc, #336]	; (8002914 <get_command+0x388>)
 80027c4:	0018      	movs	r0, r3
 80027c6:	f005 fa9d 	bl	8007d04 <siprintf>
 80027ca:	e010      	b.n	80027ee <get_command+0x262>
						}
						else if(buffer[2] == 'B'){
 80027cc:	4b4a      	ldr	r3, [pc, #296]	; (80028f8 <get_command+0x36c>)
 80027ce:	789b      	ldrb	r3, [r3, #2]
 80027d0:	2b42      	cmp	r3, #66	; 0x42
 80027d2:	d10c      	bne.n	80027ee <get_command+0x262>
							BOILING_OFF(1);
 80027d4:	2380      	movs	r3, #128	; 0x80
 80027d6:	021b      	lsls	r3, r3, #8
 80027d8:	4858      	ldr	r0, [pc, #352]	; (800293c <get_command+0x3b0>)
 80027da:	2201      	movs	r2, #1
 80027dc:	0019      	movs	r1, r3
 80027de:	f002 fa8a 	bl	8004cf6 <HAL_GPIO_WritePin>
							sprintf(STRING1,"%s","BOLING OFF 1\n");
 80027e2:	4a5a      	ldr	r2, [pc, #360]	; (800294c <get_command+0x3c0>)
 80027e4:	494f      	ldr	r1, [pc, #316]	; (8002924 <get_command+0x398>)
 80027e6:	4b4b      	ldr	r3, [pc, #300]	; (8002914 <get_command+0x388>)
 80027e8:	0018      	movs	r0, r3
 80027ea:	f005 fa8b 	bl	8007d04 <siprintf>
						}


						if(buffer[2] == 'C'){
 80027ee:	4b42      	ldr	r3, [pc, #264]	; (80028f8 <get_command+0x36c>)
 80027f0:	789b      	ldrb	r3, [r3, #2]
 80027f2:	2b43      	cmp	r3, #67	; 0x43
 80027f4:	d10e      	bne.n	8002814 <get_command+0x288>
							WT_EMPTY_ON(0);
 80027f6:	2380      	movs	r3, #128	; 0x80
 80027f8:	0099      	lsls	r1, r3, #2
 80027fa:	23a0      	movs	r3, #160	; 0xa0
 80027fc:	05db      	lsls	r3, r3, #23
 80027fe:	2200      	movs	r2, #0
 8002800:	0018      	movs	r0, r3
 8002802:	f002 fa78 	bl	8004cf6 <HAL_GPIO_WritePin>
							sprintf(STRING1,"%s","WT EMPTY 0\n");
 8002806:	4a52      	ldr	r2, [pc, #328]	; (8002950 <get_command+0x3c4>)
 8002808:	4946      	ldr	r1, [pc, #280]	; (8002924 <get_command+0x398>)
 800280a:	4b42      	ldr	r3, [pc, #264]	; (8002914 <get_command+0x388>)
 800280c:	0018      	movs	r0, r3
 800280e:	f005 fa79 	bl	8007d04 <siprintf>
 8002812:	e033      	b.n	800287c <get_command+0x2f0>
						}
						else if(buffer[2] == 'D'){
 8002814:	4b38      	ldr	r3, [pc, #224]	; (80028f8 <get_command+0x36c>)
 8002816:	789b      	ldrb	r3, [r3, #2]
 8002818:	2b44      	cmp	r3, #68	; 0x44
 800281a:	d10c      	bne.n	8002836 <get_command+0x2aa>
							WT_EMPTY_ON(1);
 800281c:	4b4d      	ldr	r3, [pc, #308]	; (8002954 <get_command+0x3c8>)
 800281e:	2200      	movs	r2, #0
 8002820:	2180      	movs	r1, #128	; 0x80
 8002822:	0018      	movs	r0, r3
 8002824:	f002 fa67 	bl	8004cf6 <HAL_GPIO_WritePin>
							sprintf(STRING1,"%s","WT EMPTY 1\n");
 8002828:	4a4b      	ldr	r2, [pc, #300]	; (8002958 <get_command+0x3cc>)
 800282a:	493e      	ldr	r1, [pc, #248]	; (8002924 <get_command+0x398>)
 800282c:	4b39      	ldr	r3, [pc, #228]	; (8002914 <get_command+0x388>)
 800282e:	0018      	movs	r0, r3
 8002830:	f005 fa68 	bl	8007d04 <siprintf>
 8002834:	e022      	b.n	800287c <get_command+0x2f0>
						}
						else if(buffer[2] == 'E'){
 8002836:	4b30      	ldr	r3, [pc, #192]	; (80028f8 <get_command+0x36c>)
 8002838:	789b      	ldrb	r3, [r3, #2]
 800283a:	2b45      	cmp	r3, #69	; 0x45
 800283c:	d10e      	bne.n	800285c <get_command+0x2d0>
							WT_EMPTY_OFF(0);
 800283e:	2380      	movs	r3, #128	; 0x80
 8002840:	0099      	lsls	r1, r3, #2
 8002842:	23a0      	movs	r3, #160	; 0xa0
 8002844:	05db      	lsls	r3, r3, #23
 8002846:	2201      	movs	r2, #1
 8002848:	0018      	movs	r0, r3
 800284a:	f002 fa54 	bl	8004cf6 <HAL_GPIO_WritePin>
							sprintf(STRING1,"%s","WT FULL 0\n");
 800284e:	4a43      	ldr	r2, [pc, #268]	; (800295c <get_command+0x3d0>)
 8002850:	4934      	ldr	r1, [pc, #208]	; (8002924 <get_command+0x398>)
 8002852:	4b30      	ldr	r3, [pc, #192]	; (8002914 <get_command+0x388>)
 8002854:	0018      	movs	r0, r3
 8002856:	f005 fa55 	bl	8007d04 <siprintf>
 800285a:	e00f      	b.n	800287c <get_command+0x2f0>
						}
						else if(buffer[2] == 'F'){
 800285c:	4b26      	ldr	r3, [pc, #152]	; (80028f8 <get_command+0x36c>)
 800285e:	789b      	ldrb	r3, [r3, #2]
 8002860:	2b46      	cmp	r3, #70	; 0x46
 8002862:	d10b      	bne.n	800287c <get_command+0x2f0>
							WT_EMPTY_OFF(1);
 8002864:	4b3b      	ldr	r3, [pc, #236]	; (8002954 <get_command+0x3c8>)
 8002866:	2201      	movs	r2, #1
 8002868:	2180      	movs	r1, #128	; 0x80
 800286a:	0018      	movs	r0, r3
 800286c:	f002 fa43 	bl	8004cf6 <HAL_GPIO_WritePin>
							sprintf(STRING1,"%s","WT FULL 1\n");
 8002870:	4a3b      	ldr	r2, [pc, #236]	; (8002960 <get_command+0x3d4>)
 8002872:	492c      	ldr	r1, [pc, #176]	; (8002924 <get_command+0x398>)
 8002874:	4b27      	ldr	r3, [pc, #156]	; (8002914 <get_command+0x388>)
 8002876:	0018      	movs	r0, r3
 8002878:	f005 fa44 	bl	8007d04 <siprintf>
						}
						state2 = 1;
 800287c:	4b21      	ldr	r3, [pc, #132]	; (8002904 <get_command+0x378>)
 800287e:	2201      	movs	r2, #1
 8002880:	601a      	str	r2, [r3, #0]
						setTimer(0, 100);
 8002882:	2164      	movs	r1, #100	; 0x64
 8002884:	2000      	movs	r0, #0
 8002886:	f7ff fb61 	bl	8001f4c <setTimer>
 800288a:	e26c      	b.n	8002d66 <get_command+0x7da>
					}
					else if(buffer[1] == 'R')
 800288c:	4b1a      	ldr	r3, [pc, #104]	; (80028f8 <get_command+0x36c>)
 800288e:	785b      	ldrb	r3, [r3, #1]
 8002890:	2b52      	cmp	r3, #82	; 0x52
 8002892:	d000      	beq.n	8002896 <get_command+0x30a>
 8002894:	e084      	b.n	80029a0 <get_command+0x414>
					{
						if(buffer[2] == '0'){
 8002896:	4b18      	ldr	r3, [pc, #96]	; (80028f8 <get_command+0x36c>)
 8002898:	789b      	ldrb	r3, [r3, #2]
 800289a:	2b30      	cmp	r3, #48	; 0x30
 800289c:	d10a      	bne.n	80028b4 <get_command+0x328>
							waterout[0].set_relay(RESET);
 800289e:	4b1a      	ldr	r3, [pc, #104]	; (8002908 <get_command+0x37c>)
 80028a0:	6a1b      	ldr	r3, [r3, #32]
 80028a2:	2000      	movs	r0, #0
 80028a4:	4798      	blx	r3
							sprintf(STRING2,"%s","RELAY 0 ON\n");
 80028a6:	4a2f      	ldr	r2, [pc, #188]	; (8002964 <get_command+0x3d8>)
 80028a8:	491e      	ldr	r1, [pc, #120]	; (8002924 <get_command+0x398>)
 80028aa:	4b2f      	ldr	r3, [pc, #188]	; (8002968 <get_command+0x3dc>)
 80028ac:	0018      	movs	r0, r3
 80028ae:	f005 fa29 	bl	8007d04 <siprintf>
 80028b2:	e06d      	b.n	8002990 <get_command+0x404>
						}
						else if(buffer[2] == '1'){
 80028b4:	4b10      	ldr	r3, [pc, #64]	; (80028f8 <get_command+0x36c>)
 80028b6:	789b      	ldrb	r3, [r3, #2]
 80028b8:	2b31      	cmp	r3, #49	; 0x31
 80028ba:	d10a      	bne.n	80028d2 <get_command+0x346>
							waterout[1].set_relay(RESET);
 80028bc:	4b12      	ldr	r3, [pc, #72]	; (8002908 <get_command+0x37c>)
 80028be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028c0:	2000      	movs	r0, #0
 80028c2:	4798      	blx	r3
							sprintf(STRING2,"%s","RELAY 1 ON\n");
 80028c4:	4a29      	ldr	r2, [pc, #164]	; (800296c <get_command+0x3e0>)
 80028c6:	4917      	ldr	r1, [pc, #92]	; (8002924 <get_command+0x398>)
 80028c8:	4b27      	ldr	r3, [pc, #156]	; (8002968 <get_command+0x3dc>)
 80028ca:	0018      	movs	r0, r3
 80028cc:	f005 fa1a 	bl	8007d04 <siprintf>
 80028d0:	e05e      	b.n	8002990 <get_command+0x404>
						}
						else if(buffer[2] == '2'){
 80028d2:	4b09      	ldr	r3, [pc, #36]	; (80028f8 <get_command+0x36c>)
 80028d4:	789b      	ldrb	r3, [r3, #2]
 80028d6:	2b32      	cmp	r3, #50	; 0x32
 80028d8:	d14c      	bne.n	8002974 <get_command+0x3e8>
							waterout[0].set_relay(SET);
 80028da:	4b0b      	ldr	r3, [pc, #44]	; (8002908 <get_command+0x37c>)
 80028dc:	6a1b      	ldr	r3, [r3, #32]
 80028de:	2001      	movs	r0, #1
 80028e0:	4798      	blx	r3
							sprintf(STRING2,"%s","RELAY 0 OFF\n");
 80028e2:	4a23      	ldr	r2, [pc, #140]	; (8002970 <get_command+0x3e4>)
 80028e4:	490f      	ldr	r1, [pc, #60]	; (8002924 <get_command+0x398>)
 80028e6:	4b20      	ldr	r3, [pc, #128]	; (8002968 <get_command+0x3dc>)
 80028e8:	0018      	movs	r0, r3
 80028ea:	f005 fa0b 	bl	8007d04 <siprintf>
 80028ee:	e04f      	b.n	8002990 <get_command+0x404>
 80028f0:	2000067c 	.word	0x2000067c
 80028f4:	200026cc 	.word	0x200026cc
 80028f8:	200026d8 	.word	0x200026d8
 80028fc:	200026d4 	.word	0x200026d4
 8002900:	080086dc 	.word	0x080086dc
 8002904:	200026d0 	.word	0x200026d0
 8002908:	20000000 	.word	0x20000000
 800290c:	080086e0 	.word	0x080086e0
 8002910:	080086f0 	.word	0x080086f0
 8002914:	200026e4 	.word	0x200026e4
 8002918:	080086fc 	.word	0x080086fc
 800291c:	08008700 	.word	0x08008700
 8002920:	08008710 	.word	0x08008710
 8002924:	08008728 	.word	0x08008728
 8002928:	0800872c 	.word	0x0800872c
 800292c:	08008740 	.word	0x08008740
 8002930:	08008754 	.word	0x08008754
 8002934:	08008768 	.word	0x08008768
 8002938:	0800877c 	.word	0x0800877c
 800293c:	50000400 	.word	0x50000400
 8002940:	08008790 	.word	0x08008790
 8002944:	080087a0 	.word	0x080087a0
 8002948:	080087b0 	.word	0x080087b0
 800294c:	080087c0 	.word	0x080087c0
 8002950:	080087d0 	.word	0x080087d0
 8002954:	50000800 	.word	0x50000800
 8002958:	080087dc 	.word	0x080087dc
 800295c:	080087e8 	.word	0x080087e8
 8002960:	080087f4 	.word	0x080087f4
 8002964:	08008800 	.word	0x08008800
 8002968:	20002718 	.word	0x20002718
 800296c:	0800880c 	.word	0x0800880c
 8002970:	08008818 	.word	0x08008818
						}
						else if(buffer[2] == '3'){
 8002974:	4bd5      	ldr	r3, [pc, #852]	; (8002ccc <get_command+0x740>)
 8002976:	789b      	ldrb	r3, [r3, #2]
 8002978:	2b33      	cmp	r3, #51	; 0x33
 800297a:	d109      	bne.n	8002990 <get_command+0x404>
							waterout[1].set_relay(SET);
 800297c:	4bd4      	ldr	r3, [pc, #848]	; (8002cd0 <get_command+0x744>)
 800297e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002980:	2001      	movs	r0, #1
 8002982:	4798      	blx	r3
							sprintf(STRING2,"%s","RELAY 1 OFF\n");
 8002984:	4ad3      	ldr	r2, [pc, #844]	; (8002cd4 <get_command+0x748>)
 8002986:	49d4      	ldr	r1, [pc, #848]	; (8002cd8 <get_command+0x74c>)
 8002988:	4bd4      	ldr	r3, [pc, #848]	; (8002cdc <get_command+0x750>)
 800298a:	0018      	movs	r0, r3
 800298c:	f005 f9ba 	bl	8007d04 <siprintf>
						}
						state2 = 2;
 8002990:	4bd3      	ldr	r3, [pc, #844]	; (8002ce0 <get_command+0x754>)
 8002992:	2202      	movs	r2, #2
 8002994:	601a      	str	r2, [r3, #0]
						setTimer(0, 100);
 8002996:	2164      	movs	r1, #100	; 0x64
 8002998:	2000      	movs	r0, #0
 800299a:	f7ff fad7 	bl	8001f4c <setTimer>
 800299e:	e1e2      	b.n	8002d66 <get_command+0x7da>
					}
					else if(buffer[1] == 'T') // NHIET DO
 80029a0:	4bca      	ldr	r3, [pc, #808]	; (8002ccc <get_command+0x740>)
 80029a2:	785b      	ldrb	r3, [r3, #1]
 80029a4:	2b54      	cmp	r3, #84	; 0x54
 80029a6:	d000      	beq.n	80029aa <get_command+0x41e>
 80029a8:	e097      	b.n	8002ada <get_command+0x54e>
					{
						if(buffer[2] == '0'){
 80029aa:	4bc8      	ldr	r3, [pc, #800]	; (8002ccc <get_command+0x740>)
 80029ac:	789b      	ldrb	r3, [r3, #2]
 80029ae:	2b30      	cmp	r3, #48	; 0x30
 80029b0:	d110      	bne.n	80029d4 <get_command+0x448>
							sprintf(STRING3,"%s %d %s","TEMP 0: ", (int)waterout[0].temp()," \n");
 80029b2:	4bc7      	ldr	r3, [pc, #796]	; (8002cd0 <get_command+0x744>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4798      	blx	r3
 80029b8:	1c03      	adds	r3, r0, #0
 80029ba:	1c18      	adds	r0, r3, #0
 80029bc:	f7fd fd20 	bl	8000400 <__aeabi_f2iz>
 80029c0:	0004      	movs	r4, r0
 80029c2:	4ac8      	ldr	r2, [pc, #800]	; (8002ce4 <get_command+0x758>)
 80029c4:	49c8      	ldr	r1, [pc, #800]	; (8002ce8 <get_command+0x75c>)
 80029c6:	48c9      	ldr	r0, [pc, #804]	; (8002cec <get_command+0x760>)
 80029c8:	4bc9      	ldr	r3, [pc, #804]	; (8002cf0 <get_command+0x764>)
 80029ca:	9300      	str	r3, [sp, #0]
 80029cc:	0023      	movs	r3, r4
 80029ce:	f005 f999 	bl	8007d04 <siprintf>
 80029d2:	e07a      	b.n	8002aca <get_command+0x53e>
						}
						else if(buffer[2] == '1'){
 80029d4:	4bbd      	ldr	r3, [pc, #756]	; (8002ccc <get_command+0x740>)
 80029d6:	789b      	ldrb	r3, [r3, #2]
 80029d8:	2b31      	cmp	r3, #49	; 0x31
 80029da:	d110      	bne.n	80029fe <get_command+0x472>
							sprintf(STRING3,"%s %d %s","TEMP 1: ", (int)waterout[1].temp()," \n");
 80029dc:	4bbc      	ldr	r3, [pc, #752]	; (8002cd0 <get_command+0x744>)
 80029de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e0:	4798      	blx	r3
 80029e2:	1c03      	adds	r3, r0, #0
 80029e4:	1c18      	adds	r0, r3, #0
 80029e6:	f7fd fd0b 	bl	8000400 <__aeabi_f2iz>
 80029ea:	0004      	movs	r4, r0
 80029ec:	4ac1      	ldr	r2, [pc, #772]	; (8002cf4 <get_command+0x768>)
 80029ee:	49be      	ldr	r1, [pc, #760]	; (8002ce8 <get_command+0x75c>)
 80029f0:	48be      	ldr	r0, [pc, #760]	; (8002cec <get_command+0x760>)
 80029f2:	4bbf      	ldr	r3, [pc, #764]	; (8002cf0 <get_command+0x764>)
 80029f4:	9300      	str	r3, [sp, #0]
 80029f6:	0023      	movs	r3, r4
 80029f8:	f005 f984 	bl	8007d04 <siprintf>
 80029fc:	e065      	b.n	8002aca <get_command+0x53e>
						}
						else if(buffer[2] == 'S'){
 80029fe:	4bb3      	ldr	r3, [pc, #716]	; (8002ccc <get_command+0x740>)
 8002a00:	789b      	ldrb	r3, [r3, #2]
 8002a02:	2b53      	cmp	r3, #83	; 0x53
 8002a04:	d161      	bne.n	8002aca <get_command+0x53e>
							char *substring = buffer + 3;
 8002a06:	4bbc      	ldr	r3, [pc, #752]	; (8002cf8 <get_command+0x76c>)
 8002a08:	61fb      	str	r3, [r7, #28]

							uint8_t number = 0;
 8002a0a:	232f      	movs	r3, #47	; 0x2f
 8002a0c:	2218      	movs	r2, #24
 8002a0e:	189b      	adds	r3, r3, r2
 8002a10:	19db      	adds	r3, r3, r7
 8002a12:	2200      	movs	r2, #0
 8002a14:	701a      	strb	r2, [r3, #0]
							uint64_t multiplier = 1;
 8002a16:	2201      	movs	r2, #1
 8002a18:	2300      	movs	r3, #0
 8002a1a:	63ba      	str	r2, [r7, #56]	; 0x38
 8002a1c:	63fb      	str	r3, [r7, #60]	; 0x3c

							for (int i = count - 1; i >= 0; i--) {
 8002a1e:	4bb7      	ldr	r3, [pc, #732]	; (8002cfc <get_command+0x770>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	3b01      	subs	r3, #1
 8002a24:	637b      	str	r3, [r7, #52]	; 0x34
 8002a26:	e03a      	b.n	8002a9e <get_command+0x512>
								if (substring[i] >= '0' && substring[i] <= '9') {
 8002a28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a2a:	69fa      	ldr	r2, [r7, #28]
 8002a2c:	18d3      	adds	r3, r2, r3
 8002a2e:	781b      	ldrb	r3, [r3, #0]
 8002a30:	2b2f      	cmp	r3, #47	; 0x2f
 8002a32:	d931      	bls.n	8002a98 <get_command+0x50c>
 8002a34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a36:	69fa      	ldr	r2, [r7, #28]
 8002a38:	18d3      	adds	r3, r2, r3
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	2b39      	cmp	r3, #57	; 0x39
 8002a3e:	d82b      	bhi.n	8002a98 <get_command+0x50c>
									number += (substring[i] - '0') * multiplier;
 8002a40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a42:	69fa      	ldr	r2, [r7, #28]
 8002a44:	18d3      	adds	r3, r2, r3
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	3b30      	subs	r3, #48	; 0x30
 8002a4a:	60bb      	str	r3, [r7, #8]
 8002a4c:	17db      	asrs	r3, r3, #31
 8002a4e:	60fb      	str	r3, [r7, #12]
 8002a50:	7a39      	ldrb	r1, [r7, #8]
 8002a52:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002a54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a56:	1c13      	adds	r3, r2, #0
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	434b      	muls	r3, r1
 8002a5c:	b2d9      	uxtb	r1, r3
 8002a5e:	222f      	movs	r2, #47	; 0x2f
 8002a60:	2018      	movs	r0, #24
 8002a62:	1813      	adds	r3, r2, r0
 8002a64:	19db      	adds	r3, r3, r7
 8002a66:	1812      	adds	r2, r2, r0
 8002a68:	19d2      	adds	r2, r2, r7
 8002a6a:	7812      	ldrb	r2, [r2, #0]
 8002a6c:	188a      	adds	r2, r1, r2
 8002a6e:	701a      	strb	r2, [r3, #0]
									multiplier *= 10;
 8002a70:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002a72:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002a74:	0002      	movs	r2, r0
 8002a76:	000b      	movs	r3, r1
 8002a78:	0f94      	lsrs	r4, r2, #30
 8002a7a:	009d      	lsls	r5, r3, #2
 8002a7c:	617d      	str	r5, [r7, #20]
 8002a7e:	697d      	ldr	r5, [r7, #20]
 8002a80:	4325      	orrs	r5, r4
 8002a82:	617d      	str	r5, [r7, #20]
 8002a84:	0093      	lsls	r3, r2, #2
 8002a86:	613b      	str	r3, [r7, #16]
 8002a88:	693a      	ldr	r2, [r7, #16]
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	1812      	adds	r2, r2, r0
 8002a8e:	414b      	adcs	r3, r1
 8002a90:	1892      	adds	r2, r2, r2
 8002a92:	415b      	adcs	r3, r3
 8002a94:	63ba      	str	r2, [r7, #56]	; 0x38
 8002a96:	63fb      	str	r3, [r7, #60]	; 0x3c
							for (int i = count - 1; i >= 0; i--) {
 8002a98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a9a:	3b01      	subs	r3, #1
 8002a9c:	637b      	str	r3, [r7, #52]	; 0x34
 8002a9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	dac1      	bge.n	8002a28 <get_command+0x49c>
								}
							}
							set_temp(number);
 8002aa4:	242f      	movs	r4, #47	; 0x2f
 8002aa6:	2518      	movs	r5, #24
 8002aa8:	1963      	adds	r3, r4, r5
 8002aaa:	19db      	adds	r3, r3, r7
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	0018      	movs	r0, r3
 8002ab0:	f7ff f8e0 	bl	8001c74 <set_temp>
							sprintf(STRING3,"%s %d %s","SET TEMP: ", number ," \n");
 8002ab4:	1963      	adds	r3, r4, r5
 8002ab6:	19db      	adds	r3, r3, r7
 8002ab8:	781c      	ldrb	r4, [r3, #0]
 8002aba:	4a91      	ldr	r2, [pc, #580]	; (8002d00 <get_command+0x774>)
 8002abc:	498a      	ldr	r1, [pc, #552]	; (8002ce8 <get_command+0x75c>)
 8002abe:	488b      	ldr	r0, [pc, #556]	; (8002cec <get_command+0x760>)
 8002ac0:	4b8b      	ldr	r3, [pc, #556]	; (8002cf0 <get_command+0x764>)
 8002ac2:	9300      	str	r3, [sp, #0]
 8002ac4:	0023      	movs	r3, r4
 8002ac6:	f005 f91d 	bl	8007d04 <siprintf>
						}
						state2 = 3;
 8002aca:	4b85      	ldr	r3, [pc, #532]	; (8002ce0 <get_command+0x754>)
 8002acc:	2203      	movs	r2, #3
 8002ace:	601a      	str	r2, [r3, #0]
						setTimer(0, 100);
 8002ad0:	2164      	movs	r1, #100	; 0x64
 8002ad2:	2000      	movs	r0, #0
 8002ad4:	f7ff fa3a 	bl	8001f4c <setTimer>
 8002ad8:	e145      	b.n	8002d66 <get_command+0x7da>
					}
					else if(buffer[1] == 'F') // DONG CHAY
 8002ada:	4b7c      	ldr	r3, [pc, #496]	; (8002ccc <get_command+0x740>)
 8002adc:	785b      	ldrb	r3, [r3, #1]
 8002ade:	2b46      	cmp	r3, #70	; 0x46
 8002ae0:	d128      	bne.n	8002b34 <get_command+0x5a8>
					{
							if(buffer[2] == '0'){
 8002ae2:	4b7a      	ldr	r3, [pc, #488]	; (8002ccc <get_command+0x740>)
 8002ae4:	789b      	ldrb	r3, [r3, #2]
 8002ae6:	2b30      	cmp	r3, #48	; 0x30
 8002ae8:	d10c      	bne.n	8002b04 <get_command+0x578>
								sprintf(STRING4,"%s %d %s","PULSE FLOW 0: ", (int)fn_pulse(0)," \n");
 8002aea:	2000      	movs	r0, #0
 8002aec:	f7fe ff16 	bl	800191c <fn_pulse>
 8002af0:	0004      	movs	r4, r0
 8002af2:	4a84      	ldr	r2, [pc, #528]	; (8002d04 <get_command+0x778>)
 8002af4:	497c      	ldr	r1, [pc, #496]	; (8002ce8 <get_command+0x75c>)
 8002af6:	4884      	ldr	r0, [pc, #528]	; (8002d08 <get_command+0x77c>)
 8002af8:	4b7d      	ldr	r3, [pc, #500]	; (8002cf0 <get_command+0x764>)
 8002afa:	9300      	str	r3, [sp, #0]
 8002afc:	0023      	movs	r3, r4
 8002afe:	f005 f901 	bl	8007d04 <siprintf>
 8002b02:	e00f      	b.n	8002b24 <get_command+0x598>
							}
							else if(buffer[2] == '1'){
 8002b04:	4b71      	ldr	r3, [pc, #452]	; (8002ccc <get_command+0x740>)
 8002b06:	789b      	ldrb	r3, [r3, #2]
 8002b08:	2b31      	cmp	r3, #49	; 0x31
 8002b0a:	d10b      	bne.n	8002b24 <get_command+0x598>
								sprintf(STRING4,"%s %d %s","PULSE FLOW 1: ", (int)fn_pulse(1)," \n");
 8002b0c:	2001      	movs	r0, #1
 8002b0e:	f7fe ff05 	bl	800191c <fn_pulse>
 8002b12:	0004      	movs	r4, r0
 8002b14:	4a7d      	ldr	r2, [pc, #500]	; (8002d0c <get_command+0x780>)
 8002b16:	4974      	ldr	r1, [pc, #464]	; (8002ce8 <get_command+0x75c>)
 8002b18:	487b      	ldr	r0, [pc, #492]	; (8002d08 <get_command+0x77c>)
 8002b1a:	4b75      	ldr	r3, [pc, #468]	; (8002cf0 <get_command+0x764>)
 8002b1c:	9300      	str	r3, [sp, #0]
 8002b1e:	0023      	movs	r3, r4
 8002b20:	f005 f8f0 	bl	8007d04 <siprintf>
							}
//						if(isTimer_timeout(2)){
//							setTimer(2, 500);
//						}
						state2 = 4;
 8002b24:	4b6e      	ldr	r3, [pc, #440]	; (8002ce0 <get_command+0x754>)
 8002b26:	2204      	movs	r2, #4
 8002b28:	601a      	str	r2, [r3, #0]
						setTimer(0, 100);
 8002b2a:	2164      	movs	r1, #100	; 0x64
 8002b2c:	2000      	movs	r0, #0
 8002b2e:	f7ff fa0d 	bl	8001f4c <setTimer>
 8002b32:	e118      	b.n	8002d66 <get_command+0x7da>
					}
					else if(buffer[1] == 'W') // MUC NUOC
 8002b34:	4b65      	ldr	r3, [pc, #404]	; (8002ccc <get_command+0x740>)
 8002b36:	785b      	ldrb	r3, [r3, #1]
 8002b38:	2b57      	cmp	r3, #87	; 0x57
 8002b3a:	d15e      	bne.n	8002bfa <get_command+0x66e>
					{
						if(buffer[2] == '0'){
 8002b3c:	4b63      	ldr	r3, [pc, #396]	; (8002ccc <get_command+0x740>)
 8002b3e:	789b      	ldrb	r3, [r3, #2]
 8002b40:	2b30      	cmp	r3, #48	; 0x30
 8002b42:	d113      	bne.n	8002b6c <get_command+0x5e0>
							sprintf(STRING5,"%s %d - %d %s","WATER LEVEL 0: ", waterout[0].water_level_0()
 8002b44:	4b62      	ldr	r3, [pc, #392]	; (8002cd0 <get_command+0x744>)
 8002b46:	691b      	ldr	r3, [r3, #16]
 8002b48:	4798      	blx	r3
 8002b4a:	0003      	movs	r3, r0
 8002b4c:	001d      	movs	r5, r3
									,waterout[0].water_level_1()," \n");
 8002b4e:	4b60      	ldr	r3, [pc, #384]	; (8002cd0 <get_command+0x744>)
 8002b50:	695b      	ldr	r3, [r3, #20]
 8002b52:	4798      	blx	r3
 8002b54:	0003      	movs	r3, r0
							sprintf(STRING5,"%s %d - %d %s","WATER LEVEL 0: ", waterout[0].water_level_0()
 8002b56:	001c      	movs	r4, r3
 8002b58:	4a6d      	ldr	r2, [pc, #436]	; (8002d10 <get_command+0x784>)
 8002b5a:	496e      	ldr	r1, [pc, #440]	; (8002d14 <get_command+0x788>)
 8002b5c:	486e      	ldr	r0, [pc, #440]	; (8002d18 <get_command+0x78c>)
 8002b5e:	4b64      	ldr	r3, [pc, #400]	; (8002cf0 <get_command+0x764>)
 8002b60:	9301      	str	r3, [sp, #4]
 8002b62:	9400      	str	r4, [sp, #0]
 8002b64:	002b      	movs	r3, r5
 8002b66:	f005 f8cd 	bl	8007d04 <siprintf>
 8002b6a:	e03e      	b.n	8002bea <get_command+0x65e>

						}
						else if(buffer[2] == '1'){
 8002b6c:	4b57      	ldr	r3, [pc, #348]	; (8002ccc <get_command+0x740>)
 8002b6e:	789b      	ldrb	r3, [r3, #2]
 8002b70:	2b31      	cmp	r3, #49	; 0x31
 8002b72:	d113      	bne.n	8002b9c <get_command+0x610>
							sprintf(STRING5,"%s %d - %d %s","WATER LEVEL 1: ", waterout[1].water_level_0()
 8002b74:	4b56      	ldr	r3, [pc, #344]	; (8002cd0 <get_command+0x744>)
 8002b76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b78:	4798      	blx	r3
 8002b7a:	0003      	movs	r3, r0
 8002b7c:	001d      	movs	r5, r3
									,waterout[1].water_level_1()," \n");
 8002b7e:	4b54      	ldr	r3, [pc, #336]	; (8002cd0 <get_command+0x744>)
 8002b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b82:	4798      	blx	r3
 8002b84:	0003      	movs	r3, r0
							sprintf(STRING5,"%s %d - %d %s","WATER LEVEL 1: ", waterout[1].water_level_0()
 8002b86:	001c      	movs	r4, r3
 8002b88:	4a64      	ldr	r2, [pc, #400]	; (8002d1c <get_command+0x790>)
 8002b8a:	4962      	ldr	r1, [pc, #392]	; (8002d14 <get_command+0x788>)
 8002b8c:	4862      	ldr	r0, [pc, #392]	; (8002d18 <get_command+0x78c>)
 8002b8e:	4b58      	ldr	r3, [pc, #352]	; (8002cf0 <get_command+0x764>)
 8002b90:	9301      	str	r3, [sp, #4]
 8002b92:	9400      	str	r4, [sp, #0]
 8002b94:	002b      	movs	r3, r5
 8002b96:	f005 f8b5 	bl	8007d04 <siprintf>
 8002b9a:	e026      	b.n	8002bea <get_command+0x65e>
						}
						else if(buffer[2] == 'S'){
 8002b9c:	4b4b      	ldr	r3, [pc, #300]	; (8002ccc <get_command+0x740>)
 8002b9e:	789b      	ldrb	r3, [r3, #2]
 8002ba0:	2b53      	cmp	r3, #83	; 0x53
 8002ba2:	d122      	bne.n	8002bea <get_command+0x65e>
							if(buffer[3] == '0'){ // chon system 0
 8002ba4:	4b49      	ldr	r3, [pc, #292]	; (8002ccc <get_command+0x740>)
 8002ba6:	78db      	ldrb	r3, [r3, #3]
 8002ba8:	2b30      	cmp	r3, #48	; 0x30
 8002baa:	d10d      	bne.n	8002bc8 <get_command+0x63c>
								if(buffer[4] == '0'){
 8002bac:	4b47      	ldr	r3, [pc, #284]	; (8002ccc <get_command+0x740>)
 8002bae:	791b      	ldrb	r3, [r3, #4]
 8002bb0:	2b30      	cmp	r3, #48	; 0x30
 8002bb2:	d104      	bne.n	8002bbe <get_command+0x632>
									set_wt(0, 0);
 8002bb4:	2100      	movs	r1, #0
 8002bb6:	2000      	movs	r0, #0
 8002bb8:	f7fe fec4 	bl	8001944 <set_wt>
 8002bbc:	e015      	b.n	8002bea <get_command+0x65e>
								}else{
									set_wt(1, 0);
 8002bbe:	2100      	movs	r1, #0
 8002bc0:	2001      	movs	r0, #1
 8002bc2:	f7fe febf 	bl	8001944 <set_wt>
 8002bc6:	e010      	b.n	8002bea <get_command+0x65e>
								}
							}else if(buffer[3] == '1'){
 8002bc8:	4b40      	ldr	r3, [pc, #256]	; (8002ccc <get_command+0x740>)
 8002bca:	78db      	ldrb	r3, [r3, #3]
 8002bcc:	2b31      	cmp	r3, #49	; 0x31
 8002bce:	d10c      	bne.n	8002bea <get_command+0x65e>
								if(buffer[4] == '0'){
 8002bd0:	4b3e      	ldr	r3, [pc, #248]	; (8002ccc <get_command+0x740>)
 8002bd2:	791b      	ldrb	r3, [r3, #4]
 8002bd4:	2b30      	cmp	r3, #48	; 0x30
 8002bd6:	d104      	bne.n	8002be2 <get_command+0x656>
									set_wt(0, 1);
 8002bd8:	2101      	movs	r1, #1
 8002bda:	2000      	movs	r0, #0
 8002bdc:	f7fe feb2 	bl	8001944 <set_wt>
 8002be0:	e003      	b.n	8002bea <get_command+0x65e>
								}else{
									set_wt(1, 1);
 8002be2:	2101      	movs	r1, #1
 8002be4:	2001      	movs	r0, #1
 8002be6:	f7fe fead 	bl	8001944 <set_wt>
								}
							}
						}
						state2 = 5;
 8002bea:	4b3d      	ldr	r3, [pc, #244]	; (8002ce0 <get_command+0x754>)
 8002bec:	2205      	movs	r2, #5
 8002bee:	601a      	str	r2, [r3, #0]
						setTimer(0, 100);
 8002bf0:	2164      	movs	r1, #100	; 0x64
 8002bf2:	2000      	movs	r0, #0
 8002bf4:	f7ff f9aa 	bl	8001f4c <setTimer>
 8002bf8:	e0b5      	b.n	8002d66 <get_command+0x7da>
					}
					else if (buffer[1] == 'L') {
 8002bfa:	4b34      	ldr	r3, [pc, #208]	; (8002ccc <get_command+0x740>)
 8002bfc:	785b      	ldrb	r3, [r3, #1]
 8002bfe:	2b4c      	cmp	r3, #76	; 0x4c
 8002c00:	d000      	beq.n	8002c04 <get_command+0x678>
 8002c02:	e0b0      	b.n	8002d66 <get_command+0x7da>
						char *substring = buffer + 3;
 8002c04:	4b3c      	ldr	r3, [pc, #240]	; (8002cf8 <get_command+0x76c>)
 8002c06:	623b      	str	r3, [r7, #32]

						uint8_t number = 0;
 8002c08:	231b      	movs	r3, #27
 8002c0a:	2218      	movs	r2, #24
 8002c0c:	189b      	adds	r3, r3, r2
 8002c0e:	19db      	adds	r3, r3, r7
 8002c10:	2200      	movs	r2, #0
 8002c12:	701a      	strb	r2, [r3, #0]
						uint64_t multiplier = 1;
 8002c14:	2201      	movs	r2, #1
 8002c16:	2300      	movs	r3, #0
 8002c18:	62ba      	str	r2, [r7, #40]	; 0x28
 8002c1a:	62fb      	str	r3, [r7, #44]	; 0x2c

						for (int i = count - 1; i >= 0; i--) {
 8002c1c:	4b37      	ldr	r3, [pc, #220]	; (8002cfc <get_command+0x770>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	3b01      	subs	r3, #1
 8002c22:	627b      	str	r3, [r7, #36]	; 0x24
 8002c24:	e036      	b.n	8002c94 <get_command+0x708>
						    if (substring[i] >= '0' && substring[i] <= '9') {
 8002c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c28:	6a3a      	ldr	r2, [r7, #32]
 8002c2a:	18d3      	adds	r3, r2, r3
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	2b2f      	cmp	r3, #47	; 0x2f
 8002c30:	d92d      	bls.n	8002c8e <get_command+0x702>
 8002c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c34:	6a3a      	ldr	r2, [r7, #32]
 8002c36:	18d3      	adds	r3, r2, r3
 8002c38:	781b      	ldrb	r3, [r3, #0]
 8002c3a:	2b39      	cmp	r3, #57	; 0x39
 8002c3c:	d827      	bhi.n	8002c8e <get_command+0x702>
						            number += (substring[i] - '0') * multiplier;
 8002c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c40:	6a3a      	ldr	r2, [r7, #32]
 8002c42:	18d3      	adds	r3, r2, r3
 8002c44:	781b      	ldrb	r3, [r3, #0]
 8002c46:	3b30      	subs	r3, #48	; 0x30
 8002c48:	603b      	str	r3, [r7, #0]
 8002c4a:	17db      	asrs	r3, r3, #31
 8002c4c:	607b      	str	r3, [r7, #4]
 8002c4e:	7839      	ldrb	r1, [r7, #0]
 8002c50:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c54:	1c13      	adds	r3, r2, #0
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	434b      	muls	r3, r1
 8002c5a:	b2d9      	uxtb	r1, r3
 8002c5c:	221b      	movs	r2, #27
 8002c5e:	2018      	movs	r0, #24
 8002c60:	1813      	adds	r3, r2, r0
 8002c62:	19db      	adds	r3, r3, r7
 8002c64:	1812      	adds	r2, r2, r0
 8002c66:	19d2      	adds	r2, r2, r7
 8002c68:	7812      	ldrb	r2, [r2, #0]
 8002c6a:	188a      	adds	r2, r1, r2
 8002c6c:	701a      	strb	r2, [r3, #0]
						            multiplier *= 10;
 8002c6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c70:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002c72:	0002      	movs	r2, r0
 8002c74:	000b      	movs	r3, r1
 8002c76:	0f96      	lsrs	r6, r2, #30
 8002c78:	009d      	lsls	r5, r3, #2
 8002c7a:	4335      	orrs	r5, r6
 8002c7c:	0094      	lsls	r4, r2, #2
 8002c7e:	0002      	movs	r2, r0
 8002c80:	000b      	movs	r3, r1
 8002c82:	1912      	adds	r2, r2, r4
 8002c84:	416b      	adcs	r3, r5
 8002c86:	1892      	adds	r2, r2, r2
 8002c88:	415b      	adcs	r3, r3
 8002c8a:	62ba      	str	r2, [r7, #40]	; 0x28
 8002c8c:	62fb      	str	r3, [r7, #44]	; 0x2c
						for (int i = count - 1; i >= 0; i--) {
 8002c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c90:	3b01      	subs	r3, #1
 8002c92:	627b      	str	r3, [r7, #36]	; 0x24
 8002c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	dac5      	bge.n	8002c26 <get_command+0x69a>
						    }
						}
						if(buffer[2] == '0'){
 8002c9a:	4b0c      	ldr	r3, [pc, #48]	; (8002ccc <get_command+0x740>)
 8002c9c:	789b      	ldrb	r3, [r3, #2]
 8002c9e:	2b30      	cmp	r3, #48	; 0x30
 8002ca0:	d142      	bne.n	8002d28 <get_command+0x79c>
							SYSTEM_output_water(number, 0);
 8002ca2:	241b      	movs	r4, #27
 8002ca4:	2518      	movs	r5, #24
 8002ca6:	1963      	adds	r3, r4, r5
 8002ca8:	19db      	adds	r3, r3, r7
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	2100      	movs	r1, #0
 8002cae:	0018      	movs	r0, r3
 8002cb0:	f7fd fcd0 	bl	8000654 <SYSTEM_output_water>
							sprintf(STRING6,"%s %d %s","SET LITER 0: ", number ," \n");
 8002cb4:	1963      	adds	r3, r4, r5
 8002cb6:	19db      	adds	r3, r3, r7
 8002cb8:	781c      	ldrb	r4, [r3, #0]
 8002cba:	4a19      	ldr	r2, [pc, #100]	; (8002d20 <get_command+0x794>)
 8002cbc:	490a      	ldr	r1, [pc, #40]	; (8002ce8 <get_command+0x75c>)
 8002cbe:	4819      	ldr	r0, [pc, #100]	; (8002d24 <get_command+0x798>)
 8002cc0:	4b0b      	ldr	r3, [pc, #44]	; (8002cf0 <get_command+0x764>)
 8002cc2:	9300      	str	r3, [sp, #0]
 8002cc4:	0023      	movs	r3, r4
 8002cc6:	f005 f81d 	bl	8007d04 <siprintf>
 8002cca:	e045      	b.n	8002d58 <get_command+0x7cc>
 8002ccc:	200026d8 	.word	0x200026d8
 8002cd0:	20000000 	.word	0x20000000
 8002cd4:	08008828 	.word	0x08008828
 8002cd8:	08008728 	.word	0x08008728
 8002cdc:	20002718 	.word	0x20002718
 8002ce0:	200026d0 	.word	0x200026d0
 8002ce4:	08008838 	.word	0x08008838
 8002ce8:	080086f0 	.word	0x080086f0
 8002cec:	2000274c 	.word	0x2000274c
 8002cf0:	080086fc 	.word	0x080086fc
 8002cf4:	08008844 	.word	0x08008844
 8002cf8:	200026db 	.word	0x200026db
 8002cfc:	200026d4 	.word	0x200026d4
 8002d00:	08008850 	.word	0x08008850
 8002d04:	0800885c 	.word	0x0800885c
 8002d08:	20002780 	.word	0x20002780
 8002d0c:	0800886c 	.word	0x0800886c
 8002d10:	0800887c 	.word	0x0800887c
 8002d14:	0800888c 	.word	0x0800888c
 8002d18:	200027b4 	.word	0x200027b4
 8002d1c:	0800889c 	.word	0x0800889c
 8002d20:	080088ac 	.word	0x080088ac
 8002d24:	200027e8 	.word	0x200027e8
						}else if(buffer[2] == '1'){
 8002d28:	4b25      	ldr	r3, [pc, #148]	; (8002dc0 <get_command+0x834>)
 8002d2a:	789b      	ldrb	r3, [r3, #2]
 8002d2c:	2b31      	cmp	r3, #49	; 0x31
 8002d2e:	d113      	bne.n	8002d58 <get_command+0x7cc>
							SYSTEM_output_water(number, 1);
 8002d30:	241b      	movs	r4, #27
 8002d32:	2518      	movs	r5, #24
 8002d34:	1963      	adds	r3, r4, r5
 8002d36:	19db      	adds	r3, r3, r7
 8002d38:	781b      	ldrb	r3, [r3, #0]
 8002d3a:	2101      	movs	r1, #1
 8002d3c:	0018      	movs	r0, r3
 8002d3e:	f7fd fc89 	bl	8000654 <SYSTEM_output_water>
							sprintf(STRING6,"%s %d %s","SET LITER 1: ", number ," \n");
 8002d42:	1963      	adds	r3, r4, r5
 8002d44:	19db      	adds	r3, r3, r7
 8002d46:	781c      	ldrb	r4, [r3, #0]
 8002d48:	4a1e      	ldr	r2, [pc, #120]	; (8002dc4 <get_command+0x838>)
 8002d4a:	491f      	ldr	r1, [pc, #124]	; (8002dc8 <get_command+0x83c>)
 8002d4c:	481f      	ldr	r0, [pc, #124]	; (8002dcc <get_command+0x840>)
 8002d4e:	4b20      	ldr	r3, [pc, #128]	; (8002dd0 <get_command+0x844>)
 8002d50:	9300      	str	r3, [sp, #0]
 8002d52:	0023      	movs	r3, r4
 8002d54:	f004 ffd6 	bl	8007d04 <siprintf>
						}
						state2 = 6;
 8002d58:	4b1e      	ldr	r3, [pc, #120]	; (8002dd4 <get_command+0x848>)
 8002d5a:	2206      	movs	r2, #6
 8002d5c:	601a      	str	r2, [r3, #0]
						setTimer(0, 100);
 8002d5e:	2164      	movs	r1, #100	; 0x64
 8002d60:	2000      	movs	r0, #0
 8002d62:	f7ff f8f3 	bl	8001f4c <setTimer>
					}
					count = 0;
 8002d66:	4b1c      	ldr	r3, [pc, #112]	; (8002dd8 <get_command+0x84c>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	601a      	str	r2, [r3, #0]
					state1 = INIT;
 8002d6c:	4b1b      	ldr	r3, [pc, #108]	; (8002ddc <get_command+0x850>)
 8002d6e:	2200      	movs	r2, #0
 8002d70:	601a      	str	r2, [r3, #0]
				}

				if(buffer[count] == '!')
 8002d72:	4b19      	ldr	r3, [pc, #100]	; (8002dd8 <get_command+0x84c>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a12      	ldr	r2, [pc, #72]	; (8002dc0 <get_command+0x834>)
 8002d78:	5cd3      	ldrb	r3, [r2, r3]
 8002d7a:	2b21      	cmp	r3, #33	; 0x21
 8002d7c:	d10b      	bne.n	8002d96 <get_command+0x80a>
				{
					buffer[0] = '!';
 8002d7e:	4b10      	ldr	r3, [pc, #64]	; (8002dc0 <get_command+0x834>)
 8002d80:	2221      	movs	r2, #33	; 0x21
 8002d82:	701a      	strb	r2, [r3, #0]
					count = 1;
 8002d84:	4b14      	ldr	r3, [pc, #80]	; (8002dd8 <get_command+0x84c>)
 8002d86:	2201      	movs	r2, #1
 8002d88:	601a      	str	r2, [r3, #0]
					setTimer(2, 500);
 8002d8a:	23fa      	movs	r3, #250	; 0xfa
 8002d8c:	005b      	lsls	r3, r3, #1
 8002d8e:	0019      	movs	r1, r3
 8002d90:	2002      	movs	r0, #2
 8002d92:	f7ff f8db 	bl	8001f4c <setTimer>
				}
				count++;
 8002d96:	4b10      	ldr	r3, [pc, #64]	; (8002dd8 <get_command+0x84c>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	1c5a      	adds	r2, r3, #1
 8002d9c:	4b0e      	ldr	r3, [pc, #56]	; (8002dd8 <get_command+0x84c>)
 8002d9e:	601a      	str	r2, [r3, #0]
				break;
 8002da0:	e009      	b.n	8002db6 <get_command+0x82a>
			default:
				UART_send(UART_3, "DEFAULT\n", sizeof("DEFAULT\n"));
 8002da2:	4b0f      	ldr	r3, [pc, #60]	; (8002de0 <get_command+0x854>)
 8002da4:	2209      	movs	r2, #9
 8002da6:	0019      	movs	r1, r3
 8002da8:	2002      	movs	r0, #2
 8002daa:	f7ff fa1d 	bl	80021e8 <UART_send>
				break;
 8002dae:	e002      	b.n	8002db6 <get_command+0x82a>
		}
	}
 8002db0:	46c0      	nop			; (mov r8, r8)
 8002db2:	e000      	b.n	8002db6 <get_command+0x82a>
				break;
 8002db4:	46c0      	nop			; (mov r8, r8)
}
 8002db6:	46c0      	nop			; (mov r8, r8)
 8002db8:	46bd      	mov	sp, r7
 8002dba:	b013      	add	sp, #76	; 0x4c
 8002dbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002dbe:	46c0      	nop			; (mov r8, r8)
 8002dc0:	200026d8 	.word	0x200026d8
 8002dc4:	080088bc 	.word	0x080088bc
 8002dc8:	080086f0 	.word	0x080086f0
 8002dcc:	200027e8 	.word	0x200027e8
 8002dd0:	080086fc 	.word	0x080086fc
 8002dd4:	200026d0 	.word	0x200026d0
 8002dd8:	200026d4 	.word	0x200026d4
 8002ddc:	200026cc 	.word	0x200026cc
 8002de0:	080088cc 	.word	0x080088cc

08002de4 <fsm_uart>:

void fsm_uart()
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	af00      	add	r7, sp, #0
	switch (state2) {
 8002de8:	4b44      	ldr	r3, [pc, #272]	; (8002efc <fsm_uart+0x118>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2b06      	cmp	r3, #6
 8002dee:	d900      	bls.n	8002df2 <fsm_uart+0xe>
 8002df0:	e071      	b.n	8002ed6 <fsm_uart+0xf2>
 8002df2:	009a      	lsls	r2, r3, #2
 8002df4:	4b42      	ldr	r3, [pc, #264]	; (8002f00 <fsm_uart+0x11c>)
 8002df6:	18d3      	adds	r3, r2, r3
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	469f      	mov	pc, r3
		case 0:
			break;
		case 1:
			if(isTimer_timeout(0)){
 8002dfc:	2000      	movs	r0, #0
 8002dfe:	f7ff f8bd 	bl	8001f7c <isTimer_timeout>
 8002e02:	1e03      	subs	r3, r0, #0
 8002e04:	d100      	bne.n	8002e08 <fsm_uart+0x24>
 8002e06:	e06a      	b.n	8002ede <fsm_uart+0xfa>
				UART_send(UART_3, STRING1, sizeof(STRING2));
 8002e08:	4b3e      	ldr	r3, [pc, #248]	; (8002f04 <fsm_uart+0x120>)
 8002e0a:	2232      	movs	r2, #50	; 0x32
 8002e0c:	0019      	movs	r1, r3
 8002e0e:	2002      	movs	r0, #2
 8002e10:	f7ff f9ea 	bl	80021e8 <UART_send>
				setTimer(0, 500);
 8002e14:	23fa      	movs	r3, #250	; 0xfa
 8002e16:	005b      	lsls	r3, r3, #1
 8002e18:	0019      	movs	r1, r3
 8002e1a:	2000      	movs	r0, #0
 8002e1c:	f7ff f896 	bl	8001f4c <setTimer>
			}
			break;
 8002e20:	e05d      	b.n	8002ede <fsm_uart+0xfa>
		case 2:
			if(isTimer_timeout(0)){
 8002e22:	2000      	movs	r0, #0
 8002e24:	f7ff f8aa 	bl	8001f7c <isTimer_timeout>
 8002e28:	1e03      	subs	r3, r0, #0
 8002e2a:	d05a      	beq.n	8002ee2 <fsm_uart+0xfe>
				UART_send(UART_3, STRING2, sizeof(STRING2));
 8002e2c:	4b36      	ldr	r3, [pc, #216]	; (8002f08 <fsm_uart+0x124>)
 8002e2e:	2232      	movs	r2, #50	; 0x32
 8002e30:	0019      	movs	r1, r3
 8002e32:	2002      	movs	r0, #2
 8002e34:	f7ff f9d8 	bl	80021e8 <UART_send>
				setTimer(0, 500);
 8002e38:	23fa      	movs	r3, #250	; 0xfa
 8002e3a:	005b      	lsls	r3, r3, #1
 8002e3c:	0019      	movs	r1, r3
 8002e3e:	2000      	movs	r0, #0
 8002e40:	f7ff f884 	bl	8001f4c <setTimer>
			}
			break;
 8002e44:	e04d      	b.n	8002ee2 <fsm_uart+0xfe>
		case 3:
			if(isTimer_timeout(0)){
 8002e46:	2000      	movs	r0, #0
 8002e48:	f7ff f898 	bl	8001f7c <isTimer_timeout>
 8002e4c:	1e03      	subs	r3, r0, #0
 8002e4e:	d04a      	beq.n	8002ee6 <fsm_uart+0x102>
				UART_send(UART_3, STRING3, sizeof(STRING3));
 8002e50:	4b2e      	ldr	r3, [pc, #184]	; (8002f0c <fsm_uart+0x128>)
 8002e52:	2232      	movs	r2, #50	; 0x32
 8002e54:	0019      	movs	r1, r3
 8002e56:	2002      	movs	r0, #2
 8002e58:	f7ff f9c6 	bl	80021e8 <UART_send>
				setTimer(0, 500);
 8002e5c:	23fa      	movs	r3, #250	; 0xfa
 8002e5e:	005b      	lsls	r3, r3, #1
 8002e60:	0019      	movs	r1, r3
 8002e62:	2000      	movs	r0, #0
 8002e64:	f7ff f872 	bl	8001f4c <setTimer>
			}
			break;
 8002e68:	e03d      	b.n	8002ee6 <fsm_uart+0x102>
		case 4:
			if(isTimer_timeout(0)){
 8002e6a:	2000      	movs	r0, #0
 8002e6c:	f7ff f886 	bl	8001f7c <isTimer_timeout>
 8002e70:	1e03      	subs	r3, r0, #0
 8002e72:	d03a      	beq.n	8002eea <fsm_uart+0x106>
				UART_send(UART_3, STRING4, sizeof(STRING4));
 8002e74:	4b26      	ldr	r3, [pc, #152]	; (8002f10 <fsm_uart+0x12c>)
 8002e76:	2232      	movs	r2, #50	; 0x32
 8002e78:	0019      	movs	r1, r3
 8002e7a:	2002      	movs	r0, #2
 8002e7c:	f7ff f9b4 	bl	80021e8 <UART_send>
				setTimer(0, 500);
 8002e80:	23fa      	movs	r3, #250	; 0xfa
 8002e82:	005b      	lsls	r3, r3, #1
 8002e84:	0019      	movs	r1, r3
 8002e86:	2000      	movs	r0, #0
 8002e88:	f7ff f860 	bl	8001f4c <setTimer>
			}
			break;
 8002e8c:	e02d      	b.n	8002eea <fsm_uart+0x106>
		case 5:
			if(isTimer_timeout(0)){
 8002e8e:	2000      	movs	r0, #0
 8002e90:	f7ff f874 	bl	8001f7c <isTimer_timeout>
 8002e94:	1e03      	subs	r3, r0, #0
 8002e96:	d02a      	beq.n	8002eee <fsm_uart+0x10a>
				UART_send(UART_3, STRING5, sizeof(STRING5));
 8002e98:	4b1e      	ldr	r3, [pc, #120]	; (8002f14 <fsm_uart+0x130>)
 8002e9a:	2232      	movs	r2, #50	; 0x32
 8002e9c:	0019      	movs	r1, r3
 8002e9e:	2002      	movs	r0, #2
 8002ea0:	f7ff f9a2 	bl	80021e8 <UART_send>
				setTimer(0, 500);
 8002ea4:	23fa      	movs	r3, #250	; 0xfa
 8002ea6:	005b      	lsls	r3, r3, #1
 8002ea8:	0019      	movs	r1, r3
 8002eaa:	2000      	movs	r0, #0
 8002eac:	f7ff f84e 	bl	8001f4c <setTimer>
			}
			break;
 8002eb0:	e01d      	b.n	8002eee <fsm_uart+0x10a>
		case 6:
			if(isTimer_timeout(0)){
 8002eb2:	2000      	movs	r0, #0
 8002eb4:	f7ff f862 	bl	8001f7c <isTimer_timeout>
 8002eb8:	1e03      	subs	r3, r0, #0
 8002eba:	d01a      	beq.n	8002ef2 <fsm_uart+0x10e>
				UART_send(UART_3, STRING6, sizeof(STRING6));
 8002ebc:	4b16      	ldr	r3, [pc, #88]	; (8002f18 <fsm_uart+0x134>)
 8002ebe:	2232      	movs	r2, #50	; 0x32
 8002ec0:	0019      	movs	r1, r3
 8002ec2:	2002      	movs	r0, #2
 8002ec4:	f7ff f990 	bl	80021e8 <UART_send>
				setTimer(0, 500);
 8002ec8:	23fa      	movs	r3, #250	; 0xfa
 8002eca:	005b      	lsls	r3, r3, #1
 8002ecc:	0019      	movs	r1, r3
 8002ece:	2000      	movs	r0, #0
 8002ed0:	f7ff f83c 	bl	8001f4c <setTimer>
			}
			break;
 8002ed4:	e00d      	b.n	8002ef2 <fsm_uart+0x10e>
		default:
			break;
 8002ed6:	46c0      	nop			; (mov r8, r8)
 8002ed8:	e00c      	b.n	8002ef4 <fsm_uart+0x110>
			break;
 8002eda:	46c0      	nop			; (mov r8, r8)
 8002edc:	e00a      	b.n	8002ef4 <fsm_uart+0x110>
			break;
 8002ede:	46c0      	nop			; (mov r8, r8)
 8002ee0:	e008      	b.n	8002ef4 <fsm_uart+0x110>
			break;
 8002ee2:	46c0      	nop			; (mov r8, r8)
 8002ee4:	e006      	b.n	8002ef4 <fsm_uart+0x110>
			break;
 8002ee6:	46c0      	nop			; (mov r8, r8)
 8002ee8:	e004      	b.n	8002ef4 <fsm_uart+0x110>
			break;
 8002eea:	46c0      	nop			; (mov r8, r8)
 8002eec:	e002      	b.n	8002ef4 <fsm_uart+0x110>
			break;
 8002eee:	46c0      	nop			; (mov r8, r8)
 8002ef0:	e000      	b.n	8002ef4 <fsm_uart+0x110>
			break;
 8002ef2:	46c0      	nop			; (mov r8, r8)
	}
}
 8002ef4:	46c0      	nop			; (mov r8, r8)
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	46c0      	nop			; (mov r8, r8)
 8002efc:	200026d0 	.word	0x200026d0
 8002f00:	08008904 	.word	0x08008904
 8002f04:	200026e4 	.word	0x200026e4
 8002f08:	20002718 	.word	0x20002718
 8002f0c:	2000274c 	.word	0x2000274c
 8002f10:	20002780 	.word	0x20002780
 8002f14:	200027b4 	.word	0x200027b4
 8002f18:	200027e8 	.word	0x200027e8

08002f1c <fsm_run>:

void fsm_run(){
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	af00      	add	r7, sp, #0
	SCH_Dispatch_Tasks();
 8002f20:	f000 fb38 	bl	8003594 <SCH_Dispatch_Tasks>
	get_command();
 8002f24:	f7ff fb32 	bl	800258c <get_command>
	fsm_uart();
 8002f28:	f7ff ff5c 	bl	8002de4 <fsm_uart>
}
 8002f2c:	46c0      	nop			; (mov r8, r8)
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}

08002f32 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002f32:	b580      	push	{r7, lr}
 8002f34:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002f36:	f000 fd23 	bl	8003980 <HAL_Init>

  /* USER CODE BEGIN Init */
  UART_init();
 8002f3a:	f7ff f87b 	bl	8002034 <UART_init>
  TIM_init();
 8002f3e:	f7fe ffbd 	bl	8001ebc <TIM_init>
  ADC_init();
 8002f42:	f7fe fea7 	bl	8001c94 <ADC_init>
  GPIO_init();
 8002f46:	f7fe fee9 	bl	8001d1c <GPIO_init>
  SYSTEM_init();
 8002f4a:	f7fd fb15 	bl	8000578 <SYSTEM_init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002f4e:	f000 f807 	bl	8002f60 <SystemClock_Config>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  SYSTEM_check();
 8002f52:	f7fd fb9d 	bl	8000690 <SYSTEM_check>
	  SYSTEM_run();
 8002f56:	f7fd fbc1 	bl	80006dc <SYSTEM_run>
	  fsm_run();
 8002f5a:	f7ff ffdf 	bl	8002f1c <fsm_run>
	  SYSTEM_check();
 8002f5e:	e7f8      	b.n	8002f52 <main+0x20>

08002f60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f60:	b590      	push	{r4, r7, lr}
 8002f62:	b093      	sub	sp, #76	; 0x4c
 8002f64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f66:	2414      	movs	r4, #20
 8002f68:	193b      	adds	r3, r7, r4
 8002f6a:	0018      	movs	r0, r3
 8002f6c:	2334      	movs	r3, #52	; 0x34
 8002f6e:	001a      	movs	r2, r3
 8002f70:	2100      	movs	r1, #0
 8002f72:	f004 febe 	bl	8007cf2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f76:	1d3b      	adds	r3, r7, #4
 8002f78:	0018      	movs	r0, r3
 8002f7a:	2310      	movs	r3, #16
 8002f7c:	001a      	movs	r2, r3
 8002f7e:	2100      	movs	r1, #0
 8002f80:	f004 feb7 	bl	8007cf2 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f84:	2380      	movs	r3, #128	; 0x80
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	0018      	movs	r0, r3
 8002f8a:	f001 fed1 	bl	8004d30 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002f8e:	193b      	adds	r3, r7, r4
 8002f90:	2202      	movs	r2, #2
 8002f92:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f94:	193b      	adds	r3, r7, r4
 8002f96:	2280      	movs	r2, #128	; 0x80
 8002f98:	0052      	lsls	r2, r2, #1
 8002f9a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002f9c:	193b      	adds	r3, r7, r4
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002fa2:	193b      	adds	r3, r7, r4
 8002fa4:	2240      	movs	r2, #64	; 0x40
 8002fa6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002fa8:	193b      	adds	r3, r7, r4
 8002faa:	2200      	movs	r2, #0
 8002fac:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002fae:	193b      	adds	r3, r7, r4
 8002fb0:	0018      	movs	r0, r3
 8002fb2:	f001 ff09 	bl	8004dc8 <HAL_RCC_OscConfig>
 8002fb6:	1e03      	subs	r3, r0, #0
 8002fb8:	d001      	beq.n	8002fbe <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8002fba:	f000 f819 	bl	8002ff0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002fbe:	1d3b      	adds	r3, r7, #4
 8002fc0:	2207      	movs	r2, #7
 8002fc2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002fc4:	1d3b      	adds	r3, r7, #4
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002fca:	1d3b      	adds	r3, r7, #4
 8002fcc:	2200      	movs	r2, #0
 8002fce:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002fd0:	1d3b      	adds	r3, r7, #4
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002fd6:	1d3b      	adds	r3, r7, #4
 8002fd8:	2100      	movs	r1, #0
 8002fda:	0018      	movs	r0, r3
 8002fdc:	f002 fa04 	bl	80053e8 <HAL_RCC_ClockConfig>
 8002fe0:	1e03      	subs	r3, r0, #0
 8002fe2:	d001      	beq.n	8002fe8 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8002fe4:	f000 f804 	bl	8002ff0 <Error_Handler>
  }
}
 8002fe8:	46c0      	nop			; (mov r8, r8)
 8002fea:	46bd      	mov	sp, r7
 8002fec:	b013      	add	sp, #76	; 0x4c
 8002fee:	bd90      	pop	{r4, r7, pc}

08002ff0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ff4:	b672      	cpsid	i
}
 8002ff6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002ff8:	e7fe      	b.n	8002ff8 <Error_Handler+0x8>
	...

08002ffc <SCH_Update>:

void SCH_Init(void){
	// Do nothing
}

void SCH_Update(void){
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	af00      	add	r7, sp, #0
	// Check if there is a task at this location
	count_SCH_Update ++;
 8003000:	4b0f      	ldr	r3, [pc, #60]	; (8003040 <SCH_Update+0x44>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	1c5a      	adds	r2, r3, #1
 8003006:	4b0e      	ldr	r3, [pc, #56]	; (8003040 <SCH_Update+0x44>)
 8003008:	601a      	str	r2, [r3, #0]
	if (SCH_tasks_G[0].pTask && SCH_tasks_G[0].RunMe == 0) {
 800300a:	4b0e      	ldr	r3, [pc, #56]	; (8003044 <SCH_Update+0x48>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d013      	beq.n	800303a <SCH_Update+0x3e>
 8003012:	4b0c      	ldr	r3, [pc, #48]	; (8003044 <SCH_Update+0x48>)
 8003014:	7b1b      	ldrb	r3, [r3, #12]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d10f      	bne.n	800303a <SCH_Update+0x3e>
		if(SCH_tasks_G[0].Delay > 0){
 800301a:	4b0a      	ldr	r3, [pc, #40]	; (8003044 <SCH_Update+0x48>)
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d004      	beq.n	800302c <SCH_Update+0x30>
			SCH_tasks_G[0].Delay = SCH_tasks_G[0].Delay - 1;
 8003022:	4b08      	ldr	r3, [pc, #32]	; (8003044 <SCH_Update+0x48>)
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	1e5a      	subs	r2, r3, #1
 8003028:	4b06      	ldr	r3, [pc, #24]	; (8003044 <SCH_Update+0x48>)
 800302a:	605a      	str	r2, [r3, #4]
		}
		if (SCH_tasks_G[0].Delay == 0) {
 800302c:	4b05      	ldr	r3, [pc, #20]	; (8003044 <SCH_Update+0x48>)
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d102      	bne.n	800303a <SCH_Update+0x3e>
			SCH_tasks_G[0].RunMe = 1;
 8003034:	4b03      	ldr	r3, [pc, #12]	; (8003044 <SCH_Update+0x48>)
 8003036:	2201      	movs	r2, #1
 8003038:	731a      	strb	r2, [r3, #12]
		}
	}
}
 800303a:	46c0      	nop			; (mov r8, r8)
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}
 8003040:	20002b40 	.word	0x20002b40
 8003044:	2000281c 	.word	0x2000281c

08003048 <SCH_Add_Task>:
uint32_t SCH_Add_Task(void (* pFunction)(), uint32_t DELAY, uint32_t PERIOD){
 8003048:	b5b0      	push	{r4, r5, r7, lr}
 800304a:	b088      	sub	sp, #32
 800304c:	af00      	add	r7, sp, #0
 800304e:	60f8      	str	r0, [r7, #12]
 8003050:	60b9      	str	r1, [r7, #8]
 8003052:	607a      	str	r2, [r7, #4]
	uint8_t newTaskIndex = 0;
 8003054:	211f      	movs	r1, #31
 8003056:	187b      	adds	r3, r7, r1
 8003058:	2200      	movs	r2, #0
 800305a:	701a      	strb	r2, [r3, #0]
	uint32_t sumDelay = 0;
 800305c:	2300      	movs	r3, #0
 800305e:	61bb      	str	r3, [r7, #24]
	uint32_t newDelay = 0;
 8003060:	2300      	movs	r3, #0
 8003062:	613b      	str	r3, [r7, #16]

	for(newTaskIndex = 0; newTaskIndex < SCH_MAX_TASKS; newTaskIndex ++){
 8003064:	187b      	adds	r3, r7, r1
 8003066:	2200      	movs	r2, #0
 8003068:	701a      	strb	r2, [r3, #0]
 800306a:	e15d      	b.n	8003328 <SCH_Add_Task+0x2e0>
		sumDelay = sumDelay + SCH_tasks_G[newTaskIndex].Delay;
 800306c:	201f      	movs	r0, #31
 800306e:	183b      	adds	r3, r7, r0
 8003070:	781a      	ldrb	r2, [r3, #0]
 8003072:	49b7      	ldr	r1, [pc, #732]	; (8003350 <SCH_Add_Task+0x308>)
 8003074:	0013      	movs	r3, r2
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	189b      	adds	r3, r3, r2
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	18cb      	adds	r3, r1, r3
 800307e:	3304      	adds	r3, #4
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	69ba      	ldr	r2, [r7, #24]
 8003084:	18d3      	adds	r3, r2, r3
 8003086:	61bb      	str	r3, [r7, #24]
		if(sumDelay > DELAY){
 8003088:	69ba      	ldr	r2, [r7, #24]
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	429a      	cmp	r2, r3
 800308e:	d800      	bhi.n	8003092 <SCH_Add_Task+0x4a>
 8003090:	e0da      	b.n	8003248 <SCH_Add_Task+0x200>
			newDelay = DELAY - (sumDelay - SCH_tasks_G[newTaskIndex].Delay);
 8003092:	183b      	adds	r3, r7, r0
 8003094:	781a      	ldrb	r2, [r3, #0]
 8003096:	49ae      	ldr	r1, [pc, #696]	; (8003350 <SCH_Add_Task+0x308>)
 8003098:	0013      	movs	r3, r2
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	189b      	adds	r3, r3, r2
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	18cb      	adds	r3, r1, r3
 80030a2:	3304      	adds	r3, #4
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	69bb      	ldr	r3, [r7, #24]
 80030a8:	1ad3      	subs	r3, r2, r3
 80030aa:	68ba      	ldr	r2, [r7, #8]
 80030ac:	18d3      	adds	r3, r2, r3
 80030ae:	613b      	str	r3, [r7, #16]
			SCH_tasks_G[newTaskIndex].Delay = sumDelay - DELAY;
 80030b0:	183b      	adds	r3, r7, r0
 80030b2:	781a      	ldrb	r2, [r3, #0]
 80030b4:	69b9      	ldr	r1, [r7, #24]
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	1ac9      	subs	r1, r1, r3
 80030ba:	48a5      	ldr	r0, [pc, #660]	; (8003350 <SCH_Add_Task+0x308>)
 80030bc:	0013      	movs	r3, r2
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	189b      	adds	r3, r3, r2
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	18c3      	adds	r3, r0, r3
 80030c6:	3304      	adds	r3, #4
 80030c8:	6019      	str	r1, [r3, #0]
			for(uint8_t i = SCH_MAX_TASKS - 1; i > newTaskIndex; i --){
 80030ca:	2317      	movs	r3, #23
 80030cc:	18fb      	adds	r3, r7, r3
 80030ce:	2227      	movs	r2, #39	; 0x27
 80030d0:	701a      	strb	r2, [r3, #0]
 80030d2:	e055      	b.n	8003180 <SCH_Add_Task+0x138>
//				if(SCH_tasks_G[i - 1].pTask != 0)
				{
					SCH_tasks_G[i].pTask = SCH_tasks_G[i - 1].pTask;
 80030d4:	2417      	movs	r4, #23
 80030d6:	193b      	adds	r3, r7, r4
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	1e59      	subs	r1, r3, #1
 80030dc:	193b      	adds	r3, r7, r4
 80030de:	781a      	ldrb	r2, [r3, #0]
 80030e0:	489b      	ldr	r0, [pc, #620]	; (8003350 <SCH_Add_Task+0x308>)
 80030e2:	000b      	movs	r3, r1
 80030e4:	009b      	lsls	r3, r3, #2
 80030e6:	185b      	adds	r3, r3, r1
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	5818      	ldr	r0, [r3, r0]
 80030ec:	4998      	ldr	r1, [pc, #608]	; (8003350 <SCH_Add_Task+0x308>)
 80030ee:	0013      	movs	r3, r2
 80030f0:	009b      	lsls	r3, r3, #2
 80030f2:	189b      	adds	r3, r3, r2
 80030f4:	009b      	lsls	r3, r3, #2
 80030f6:	5058      	str	r0, [r3, r1]
					SCH_tasks_G[i].Period = SCH_tasks_G[i - 1].Period;
 80030f8:	193b      	adds	r3, r7, r4
 80030fa:	781b      	ldrb	r3, [r3, #0]
 80030fc:	1e59      	subs	r1, r3, #1
 80030fe:	193b      	adds	r3, r7, r4
 8003100:	781a      	ldrb	r2, [r3, #0]
 8003102:	4893      	ldr	r0, [pc, #588]	; (8003350 <SCH_Add_Task+0x308>)
 8003104:	000b      	movs	r3, r1
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	185b      	adds	r3, r3, r1
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	18c3      	adds	r3, r0, r3
 800310e:	3308      	adds	r3, #8
 8003110:	6819      	ldr	r1, [r3, #0]
 8003112:	488f      	ldr	r0, [pc, #572]	; (8003350 <SCH_Add_Task+0x308>)
 8003114:	0013      	movs	r3, r2
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	189b      	adds	r3, r3, r2
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	18c3      	adds	r3, r0, r3
 800311e:	3308      	adds	r3, #8
 8003120:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[i].Delay = SCH_tasks_G[i - 1].Delay;
 8003122:	193b      	adds	r3, r7, r4
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	1e59      	subs	r1, r3, #1
 8003128:	193b      	adds	r3, r7, r4
 800312a:	781a      	ldrb	r2, [r3, #0]
 800312c:	4888      	ldr	r0, [pc, #544]	; (8003350 <SCH_Add_Task+0x308>)
 800312e:	000b      	movs	r3, r1
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	185b      	adds	r3, r3, r1
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	18c3      	adds	r3, r0, r3
 8003138:	3304      	adds	r3, #4
 800313a:	6819      	ldr	r1, [r3, #0]
 800313c:	4884      	ldr	r0, [pc, #528]	; (8003350 <SCH_Add_Task+0x308>)
 800313e:	0013      	movs	r3, r2
 8003140:	009b      	lsls	r3, r3, #2
 8003142:	189b      	adds	r3, r3, r2
 8003144:	009b      	lsls	r3, r3, #2
 8003146:	18c3      	adds	r3, r0, r3
 8003148:	3304      	adds	r3, #4
 800314a:	6019      	str	r1, [r3, #0]
//					SCH_tasks_G[i].RunMe = SCH_tasks_G[i - 1].RunMe;
					SCH_tasks_G[i].TaskID = SCH_tasks_G[i - 1].TaskID;
 800314c:	193b      	adds	r3, r7, r4
 800314e:	781b      	ldrb	r3, [r3, #0]
 8003150:	1e59      	subs	r1, r3, #1
 8003152:	193b      	adds	r3, r7, r4
 8003154:	781a      	ldrb	r2, [r3, #0]
 8003156:	487e      	ldr	r0, [pc, #504]	; (8003350 <SCH_Add_Task+0x308>)
 8003158:	000b      	movs	r3, r1
 800315a:	009b      	lsls	r3, r3, #2
 800315c:	185b      	adds	r3, r3, r1
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	18c3      	adds	r3, r0, r3
 8003162:	3310      	adds	r3, #16
 8003164:	6819      	ldr	r1, [r3, #0]
 8003166:	487a      	ldr	r0, [pc, #488]	; (8003350 <SCH_Add_Task+0x308>)
 8003168:	0013      	movs	r3, r2
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	189b      	adds	r3, r3, r2
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	18c3      	adds	r3, r0, r3
 8003172:	3310      	adds	r3, #16
 8003174:	6019      	str	r1, [r3, #0]
			for(uint8_t i = SCH_MAX_TASKS - 1; i > newTaskIndex; i --){
 8003176:	193b      	adds	r3, r7, r4
 8003178:	781a      	ldrb	r2, [r3, #0]
 800317a:	193b      	adds	r3, r7, r4
 800317c:	3a01      	subs	r2, #1
 800317e:	701a      	strb	r2, [r3, #0]
 8003180:	2317      	movs	r3, #23
 8003182:	18fa      	adds	r2, r7, r3
 8003184:	201f      	movs	r0, #31
 8003186:	183b      	adds	r3, r7, r0
 8003188:	7812      	ldrb	r2, [r2, #0]
 800318a:	781b      	ldrb	r3, [r3, #0]
 800318c:	429a      	cmp	r2, r3
 800318e:	d8a1      	bhi.n	80030d4 <SCH_Add_Task+0x8c>
				}
			}
			SCH_tasks_G[newTaskIndex].pTask = pFunction;
 8003190:	183b      	adds	r3, r7, r0
 8003192:	781a      	ldrb	r2, [r3, #0]
 8003194:	496e      	ldr	r1, [pc, #440]	; (8003350 <SCH_Add_Task+0x308>)
 8003196:	0013      	movs	r3, r2
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	189b      	adds	r3, r3, r2
 800319c:	009b      	lsls	r3, r3, #2
 800319e:	68fa      	ldr	r2, [r7, #12]
 80031a0:	505a      	str	r2, [r3, r1]
			SCH_tasks_G[newTaskIndex].Delay = newDelay;
 80031a2:	183b      	adds	r3, r7, r0
 80031a4:	781a      	ldrb	r2, [r3, #0]
 80031a6:	496a      	ldr	r1, [pc, #424]	; (8003350 <SCH_Add_Task+0x308>)
 80031a8:	0013      	movs	r3, r2
 80031aa:	009b      	lsls	r3, r3, #2
 80031ac:	189b      	adds	r3, r3, r2
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	18cb      	adds	r3, r1, r3
 80031b2:	3304      	adds	r3, #4
 80031b4:	693a      	ldr	r2, [r7, #16]
 80031b6:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[newTaskIndex].Period = PERIOD;
 80031b8:	183b      	adds	r3, r7, r0
 80031ba:	781a      	ldrb	r2, [r3, #0]
 80031bc:	4964      	ldr	r1, [pc, #400]	; (8003350 <SCH_Add_Task+0x308>)
 80031be:	0013      	movs	r3, r2
 80031c0:	009b      	lsls	r3, r3, #2
 80031c2:	189b      	adds	r3, r3, r2
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	18cb      	adds	r3, r1, r3
 80031c8:	3308      	adds	r3, #8
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	601a      	str	r2, [r3, #0]
			if(SCH_tasks_G[newTaskIndex].Delay == 0){
 80031ce:	183b      	adds	r3, r7, r0
 80031d0:	781a      	ldrb	r2, [r3, #0]
 80031d2:	495f      	ldr	r1, [pc, #380]	; (8003350 <SCH_Add_Task+0x308>)
 80031d4:	0013      	movs	r3, r2
 80031d6:	009b      	lsls	r3, r3, #2
 80031d8:	189b      	adds	r3, r3, r2
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	18cb      	adds	r3, r1, r3
 80031de:	3304      	adds	r3, #4
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d10b      	bne.n	80031fe <SCH_Add_Task+0x1b6>
				SCH_tasks_G[newTaskIndex].RunMe = 1;
 80031e6:	183b      	adds	r3, r7, r0
 80031e8:	781a      	ldrb	r2, [r3, #0]
 80031ea:	4959      	ldr	r1, [pc, #356]	; (8003350 <SCH_Add_Task+0x308>)
 80031ec:	0013      	movs	r3, r2
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	189b      	adds	r3, r3, r2
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	18cb      	adds	r3, r1, r3
 80031f6:	330c      	adds	r3, #12
 80031f8:	2201      	movs	r2, #1
 80031fa:	701a      	strb	r2, [r3, #0]
 80031fc:	e00b      	b.n	8003216 <SCH_Add_Task+0x1ce>
			} else {
				SCH_tasks_G[newTaskIndex].RunMe = 0;
 80031fe:	231f      	movs	r3, #31
 8003200:	18fb      	adds	r3, r7, r3
 8003202:	781a      	ldrb	r2, [r3, #0]
 8003204:	4952      	ldr	r1, [pc, #328]	; (8003350 <SCH_Add_Task+0x308>)
 8003206:	0013      	movs	r3, r2
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	189b      	adds	r3, r3, r2
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	18cb      	adds	r3, r1, r3
 8003210:	330c      	adds	r3, #12
 8003212:	2200      	movs	r2, #0
 8003214:	701a      	strb	r2, [r3, #0]
			}
			SCH_tasks_G[newTaskIndex].TaskID = Get_New_Task_ID();
 8003216:	251f      	movs	r5, #31
 8003218:	197b      	adds	r3, r7, r5
 800321a:	781c      	ldrb	r4, [r3, #0]
 800321c:	f000 f9e6 	bl	80035ec <Get_New_Task_ID>
 8003220:	0001      	movs	r1, r0
 8003222:	4a4b      	ldr	r2, [pc, #300]	; (8003350 <SCH_Add_Task+0x308>)
 8003224:	0023      	movs	r3, r4
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	191b      	adds	r3, r3, r4
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	18d3      	adds	r3, r2, r3
 800322e:	3310      	adds	r3, #16
 8003230:	6019      	str	r1, [r3, #0]
			return SCH_tasks_G[newTaskIndex].TaskID;
 8003232:	197b      	adds	r3, r7, r5
 8003234:	781a      	ldrb	r2, [r3, #0]
 8003236:	4946      	ldr	r1, [pc, #280]	; (8003350 <SCH_Add_Task+0x308>)
 8003238:	0013      	movs	r3, r2
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	189b      	adds	r3, r3, r2
 800323e:	009b      	lsls	r3, r3, #2
 8003240:	18cb      	adds	r3, r1, r3
 8003242:	3310      	adds	r3, #16
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	e07f      	b.n	8003348 <SCH_Add_Task+0x300>
		} else {
			if(SCH_tasks_G[newTaskIndex].pTask == 0x0000){
 8003248:	241f      	movs	r4, #31
 800324a:	193b      	adds	r3, r7, r4
 800324c:	781a      	ldrb	r2, [r3, #0]
 800324e:	4940      	ldr	r1, [pc, #256]	; (8003350 <SCH_Add_Task+0x308>)
 8003250:	0013      	movs	r3, r2
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	189b      	adds	r3, r3, r2
 8003256:	009b      	lsls	r3, r3, #2
 8003258:	585b      	ldr	r3, [r3, r1]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d15e      	bne.n	800331c <SCH_Add_Task+0x2d4>
				SCH_tasks_G[newTaskIndex].pTask = pFunction;
 800325e:	193b      	adds	r3, r7, r4
 8003260:	781a      	ldrb	r2, [r3, #0]
 8003262:	493b      	ldr	r1, [pc, #236]	; (8003350 <SCH_Add_Task+0x308>)
 8003264:	0013      	movs	r3, r2
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	189b      	adds	r3, r3, r2
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	68fa      	ldr	r2, [r7, #12]
 800326e:	505a      	str	r2, [r3, r1]
				SCH_tasks_G[newTaskIndex].Delay = DELAY - sumDelay;
 8003270:	193b      	adds	r3, r7, r4
 8003272:	781a      	ldrb	r2, [r3, #0]
 8003274:	68b9      	ldr	r1, [r7, #8]
 8003276:	69bb      	ldr	r3, [r7, #24]
 8003278:	1ac9      	subs	r1, r1, r3
 800327a:	4835      	ldr	r0, [pc, #212]	; (8003350 <SCH_Add_Task+0x308>)
 800327c:	0013      	movs	r3, r2
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	189b      	adds	r3, r3, r2
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	18c3      	adds	r3, r0, r3
 8003286:	3304      	adds	r3, #4
 8003288:	6019      	str	r1, [r3, #0]
				SCH_tasks_G[newTaskIndex].Period = PERIOD;
 800328a:	0020      	movs	r0, r4
 800328c:	183b      	adds	r3, r7, r0
 800328e:	781a      	ldrb	r2, [r3, #0]
 8003290:	492f      	ldr	r1, [pc, #188]	; (8003350 <SCH_Add_Task+0x308>)
 8003292:	0013      	movs	r3, r2
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	189b      	adds	r3, r3, r2
 8003298:	009b      	lsls	r3, r3, #2
 800329a:	18cb      	adds	r3, r1, r3
 800329c:	3308      	adds	r3, #8
 800329e:	687a      	ldr	r2, [r7, #4]
 80032a0:	601a      	str	r2, [r3, #0]
				if(SCH_tasks_G[newTaskIndex].Delay == 0){
 80032a2:	183b      	adds	r3, r7, r0
 80032a4:	781a      	ldrb	r2, [r3, #0]
 80032a6:	492a      	ldr	r1, [pc, #168]	; (8003350 <SCH_Add_Task+0x308>)
 80032a8:	0013      	movs	r3, r2
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	189b      	adds	r3, r3, r2
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	18cb      	adds	r3, r1, r3
 80032b2:	3304      	adds	r3, #4
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d10b      	bne.n	80032d2 <SCH_Add_Task+0x28a>
					SCH_tasks_G[newTaskIndex].RunMe = 1;
 80032ba:	183b      	adds	r3, r7, r0
 80032bc:	781a      	ldrb	r2, [r3, #0]
 80032be:	4924      	ldr	r1, [pc, #144]	; (8003350 <SCH_Add_Task+0x308>)
 80032c0:	0013      	movs	r3, r2
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	189b      	adds	r3, r3, r2
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	18cb      	adds	r3, r1, r3
 80032ca:	330c      	adds	r3, #12
 80032cc:	2201      	movs	r2, #1
 80032ce:	701a      	strb	r2, [r3, #0]
 80032d0:	e00b      	b.n	80032ea <SCH_Add_Task+0x2a2>
				} else {
					SCH_tasks_G[newTaskIndex].RunMe = 0;
 80032d2:	231f      	movs	r3, #31
 80032d4:	18fb      	adds	r3, r7, r3
 80032d6:	781a      	ldrb	r2, [r3, #0]
 80032d8:	491d      	ldr	r1, [pc, #116]	; (8003350 <SCH_Add_Task+0x308>)
 80032da:	0013      	movs	r3, r2
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	189b      	adds	r3, r3, r2
 80032e0:	009b      	lsls	r3, r3, #2
 80032e2:	18cb      	adds	r3, r1, r3
 80032e4:	330c      	adds	r3, #12
 80032e6:	2200      	movs	r2, #0
 80032e8:	701a      	strb	r2, [r3, #0]
				}
				SCH_tasks_G[newTaskIndex].TaskID = Get_New_Task_ID();
 80032ea:	251f      	movs	r5, #31
 80032ec:	197b      	adds	r3, r7, r5
 80032ee:	781c      	ldrb	r4, [r3, #0]
 80032f0:	f000 f97c 	bl	80035ec <Get_New_Task_ID>
 80032f4:	0001      	movs	r1, r0
 80032f6:	4a16      	ldr	r2, [pc, #88]	; (8003350 <SCH_Add_Task+0x308>)
 80032f8:	0023      	movs	r3, r4
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	191b      	adds	r3, r3, r4
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	18d3      	adds	r3, r2, r3
 8003302:	3310      	adds	r3, #16
 8003304:	6019      	str	r1, [r3, #0]
				return SCH_tasks_G[newTaskIndex].TaskID;
 8003306:	197b      	adds	r3, r7, r5
 8003308:	781a      	ldrb	r2, [r3, #0]
 800330a:	4911      	ldr	r1, [pc, #68]	; (8003350 <SCH_Add_Task+0x308>)
 800330c:	0013      	movs	r3, r2
 800330e:	009b      	lsls	r3, r3, #2
 8003310:	189b      	adds	r3, r3, r2
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	18cb      	adds	r3, r1, r3
 8003316:	3310      	adds	r3, #16
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	e015      	b.n	8003348 <SCH_Add_Task+0x300>
	for(newTaskIndex = 0; newTaskIndex < SCH_MAX_TASKS; newTaskIndex ++){
 800331c:	211f      	movs	r1, #31
 800331e:	187b      	adds	r3, r7, r1
 8003320:	781a      	ldrb	r2, [r3, #0]
 8003322:	187b      	adds	r3, r7, r1
 8003324:	3201      	adds	r2, #1
 8003326:	701a      	strb	r2, [r3, #0]
 8003328:	221f      	movs	r2, #31
 800332a:	18bb      	adds	r3, r7, r2
 800332c:	781b      	ldrb	r3, [r3, #0]
 800332e:	2b27      	cmp	r3, #39	; 0x27
 8003330:	d800      	bhi.n	8003334 <SCH_Add_Task+0x2ec>
 8003332:	e69b      	b.n	800306c <SCH_Add_Task+0x24>
			}
		}
	}
	return SCH_tasks_G[newTaskIndex].TaskID;
 8003334:	18bb      	adds	r3, r7, r2
 8003336:	781a      	ldrb	r2, [r3, #0]
 8003338:	4905      	ldr	r1, [pc, #20]	; (8003350 <SCH_Add_Task+0x308>)
 800333a:	0013      	movs	r3, r2
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	189b      	adds	r3, r3, r2
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	18cb      	adds	r3, r1, r3
 8003344:	3310      	adds	r3, #16
 8003346:	681b      	ldr	r3, [r3, #0]
}
 8003348:	0018      	movs	r0, r3
 800334a:	46bd      	mov	sp, r7
 800334c:	b008      	add	sp, #32
 800334e:	bdb0      	pop	{r4, r5, r7, pc}
 8003350:	2000281c 	.word	0x2000281c

08003354 <SCH_Delete_Task>:


uint8_t SCH_Delete_Task(uint32_t taskID){
 8003354:	b590      	push	{r4, r7, lr}
 8003356:	b085      	sub	sp, #20
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
	uint8_t Return_code  = 0;
 800335c:	230d      	movs	r3, #13
 800335e:	18fb      	adds	r3, r7, r3
 8003360:	2200      	movs	r2, #0
 8003362:	701a      	strb	r2, [r3, #0]
	uint8_t taskIndex;
	uint8_t j;
	if(taskID != NO_TASK_ID){
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d100      	bne.n	800336c <SCH_Delete_Task+0x18>
 800336a:	e109      	b.n	8003580 <SCH_Delete_Task+0x22c>
		for(taskIndex = 0; taskIndex < SCH_MAX_TASKS; taskIndex ++){
 800336c:	230f      	movs	r3, #15
 800336e:	18fb      	adds	r3, r7, r3
 8003370:	2200      	movs	r2, #0
 8003372:	701a      	strb	r2, [r3, #0]
 8003374:	e0fe      	b.n	8003574 <SCH_Delete_Task+0x220>
			if(SCH_tasks_G[taskIndex].TaskID == taskID){
 8003376:	200f      	movs	r0, #15
 8003378:	183b      	adds	r3, r7, r0
 800337a:	781a      	ldrb	r2, [r3, #0]
 800337c:	4984      	ldr	r1, [pc, #528]	; (8003590 <SCH_Delete_Task+0x23c>)
 800337e:	0013      	movs	r3, r2
 8003380:	009b      	lsls	r3, r3, #2
 8003382:	189b      	adds	r3, r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	18cb      	adds	r3, r1, r3
 8003388:	3310      	adds	r3, #16
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	687a      	ldr	r2, [r7, #4]
 800338e:	429a      	cmp	r2, r3
 8003390:	d000      	beq.n	8003394 <SCH_Delete_Task+0x40>
 8003392:	e0e9      	b.n	8003568 <SCH_Delete_Task+0x214>
				Return_code = 1;
 8003394:	230d      	movs	r3, #13
 8003396:	18fb      	adds	r3, r7, r3
 8003398:	2201      	movs	r2, #1
 800339a:	701a      	strb	r2, [r3, #0]
				if(taskIndex != 0 && taskIndex < SCH_MAX_TASKS - 1){
 800339c:	183b      	adds	r3, r7, r0
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d030      	beq.n	8003406 <SCH_Delete_Task+0xb2>
 80033a4:	183b      	adds	r3, r7, r0
 80033a6:	781b      	ldrb	r3, [r3, #0]
 80033a8:	2b26      	cmp	r3, #38	; 0x26
 80033aa:	d82c      	bhi.n	8003406 <SCH_Delete_Task+0xb2>
					if(SCH_tasks_G[taskIndex+1].pTask != 0x0000){
 80033ac:	183b      	adds	r3, r7, r0
 80033ae:	781b      	ldrb	r3, [r3, #0]
 80033b0:	1c5a      	adds	r2, r3, #1
 80033b2:	4977      	ldr	r1, [pc, #476]	; (8003590 <SCH_Delete_Task+0x23c>)
 80033b4:	0013      	movs	r3, r2
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	189b      	adds	r3, r3, r2
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	585b      	ldr	r3, [r3, r1]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d021      	beq.n	8003406 <SCH_Delete_Task+0xb2>
						SCH_tasks_G[taskIndex+1].Delay += SCH_tasks_G[taskIndex].Delay;
 80033c2:	183b      	adds	r3, r7, r0
 80033c4:	781b      	ldrb	r3, [r3, #0]
 80033c6:	1c5a      	adds	r2, r3, #1
 80033c8:	4971      	ldr	r1, [pc, #452]	; (8003590 <SCH_Delete_Task+0x23c>)
 80033ca:	0013      	movs	r3, r2
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	189b      	adds	r3, r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	18cb      	adds	r3, r1, r3
 80033d4:	3304      	adds	r3, #4
 80033d6:	6819      	ldr	r1, [r3, #0]
 80033d8:	0004      	movs	r4, r0
 80033da:	183b      	adds	r3, r7, r0
 80033dc:	781a      	ldrb	r2, [r3, #0]
 80033de:	486c      	ldr	r0, [pc, #432]	; (8003590 <SCH_Delete_Task+0x23c>)
 80033e0:	0013      	movs	r3, r2
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	189b      	adds	r3, r3, r2
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	18c3      	adds	r3, r0, r3
 80033ea:	3304      	adds	r3, #4
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	193a      	adds	r2, r7, r4
 80033f0:	7812      	ldrb	r2, [r2, #0]
 80033f2:	3201      	adds	r2, #1
 80033f4:	18c9      	adds	r1, r1, r3
 80033f6:	4866      	ldr	r0, [pc, #408]	; (8003590 <SCH_Delete_Task+0x23c>)
 80033f8:	0013      	movs	r3, r2
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	189b      	adds	r3, r3, r2
 80033fe:	009b      	lsls	r3, r3, #2
 8003400:	18c3      	adds	r3, r0, r3
 8003402:	3304      	adds	r3, #4
 8003404:	6019      	str	r1, [r3, #0]
					}
				}

				for( j = taskIndex; j < SCH_MAX_TASKS - 1; j ++){
 8003406:	230e      	movs	r3, #14
 8003408:	18fb      	adds	r3, r7, r3
 800340a:	220f      	movs	r2, #15
 800340c:	18ba      	adds	r2, r7, r2
 800340e:	7812      	ldrb	r2, [r2, #0]
 8003410:	701a      	strb	r2, [r3, #0]
 8003412:	e06b      	b.n	80034ec <SCH_Delete_Task+0x198>
					SCH_tasks_G[j].pTask = SCH_tasks_G[j+1].pTask;
 8003414:	240e      	movs	r4, #14
 8003416:	193b      	adds	r3, r7, r4
 8003418:	781b      	ldrb	r3, [r3, #0]
 800341a:	1c59      	adds	r1, r3, #1
 800341c:	193b      	adds	r3, r7, r4
 800341e:	781a      	ldrb	r2, [r3, #0]
 8003420:	485b      	ldr	r0, [pc, #364]	; (8003590 <SCH_Delete_Task+0x23c>)
 8003422:	000b      	movs	r3, r1
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	185b      	adds	r3, r3, r1
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	5818      	ldr	r0, [r3, r0]
 800342c:	4958      	ldr	r1, [pc, #352]	; (8003590 <SCH_Delete_Task+0x23c>)
 800342e:	0013      	movs	r3, r2
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	189b      	adds	r3, r3, r2
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	5058      	str	r0, [r3, r1]
					SCH_tasks_G[j].Period = SCH_tasks_G[j+1].Period;
 8003438:	193b      	adds	r3, r7, r4
 800343a:	781b      	ldrb	r3, [r3, #0]
 800343c:	1c59      	adds	r1, r3, #1
 800343e:	193b      	adds	r3, r7, r4
 8003440:	781a      	ldrb	r2, [r3, #0]
 8003442:	4853      	ldr	r0, [pc, #332]	; (8003590 <SCH_Delete_Task+0x23c>)
 8003444:	000b      	movs	r3, r1
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	185b      	adds	r3, r3, r1
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	18c3      	adds	r3, r0, r3
 800344e:	3308      	adds	r3, #8
 8003450:	6819      	ldr	r1, [r3, #0]
 8003452:	484f      	ldr	r0, [pc, #316]	; (8003590 <SCH_Delete_Task+0x23c>)
 8003454:	0013      	movs	r3, r2
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	189b      	adds	r3, r3, r2
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	18c3      	adds	r3, r0, r3
 800345e:	3308      	adds	r3, #8
 8003460:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[j].Delay = SCH_tasks_G[j+1].Delay;
 8003462:	193b      	adds	r3, r7, r4
 8003464:	781b      	ldrb	r3, [r3, #0]
 8003466:	1c59      	adds	r1, r3, #1
 8003468:	193b      	adds	r3, r7, r4
 800346a:	781a      	ldrb	r2, [r3, #0]
 800346c:	4848      	ldr	r0, [pc, #288]	; (8003590 <SCH_Delete_Task+0x23c>)
 800346e:	000b      	movs	r3, r1
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	185b      	adds	r3, r3, r1
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	18c3      	adds	r3, r0, r3
 8003478:	3304      	adds	r3, #4
 800347a:	6819      	ldr	r1, [r3, #0]
 800347c:	4844      	ldr	r0, [pc, #272]	; (8003590 <SCH_Delete_Task+0x23c>)
 800347e:	0013      	movs	r3, r2
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	189b      	adds	r3, r3, r2
 8003484:	009b      	lsls	r3, r3, #2
 8003486:	18c3      	adds	r3, r0, r3
 8003488:	3304      	adds	r3, #4
 800348a:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[j].RunMe = SCH_tasks_G[j+1].RunMe;
 800348c:	193b      	adds	r3, r7, r4
 800348e:	781b      	ldrb	r3, [r3, #0]
 8003490:	1c59      	adds	r1, r3, #1
 8003492:	193b      	adds	r3, r7, r4
 8003494:	781a      	ldrb	r2, [r3, #0]
 8003496:	483e      	ldr	r0, [pc, #248]	; (8003590 <SCH_Delete_Task+0x23c>)
 8003498:	000b      	movs	r3, r1
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	185b      	adds	r3, r3, r1
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	18c3      	adds	r3, r0, r3
 80034a2:	330c      	adds	r3, #12
 80034a4:	7818      	ldrb	r0, [r3, #0]
 80034a6:	493a      	ldr	r1, [pc, #232]	; (8003590 <SCH_Delete_Task+0x23c>)
 80034a8:	0013      	movs	r3, r2
 80034aa:	009b      	lsls	r3, r3, #2
 80034ac:	189b      	adds	r3, r3, r2
 80034ae:	009b      	lsls	r3, r3, #2
 80034b0:	18cb      	adds	r3, r1, r3
 80034b2:	330c      	adds	r3, #12
 80034b4:	1c02      	adds	r2, r0, #0
 80034b6:	701a      	strb	r2, [r3, #0]
					SCH_tasks_G[j].TaskID = SCH_tasks_G[j+1].TaskID;
 80034b8:	193b      	adds	r3, r7, r4
 80034ba:	781b      	ldrb	r3, [r3, #0]
 80034bc:	1c59      	adds	r1, r3, #1
 80034be:	193b      	adds	r3, r7, r4
 80034c0:	781a      	ldrb	r2, [r3, #0]
 80034c2:	4833      	ldr	r0, [pc, #204]	; (8003590 <SCH_Delete_Task+0x23c>)
 80034c4:	000b      	movs	r3, r1
 80034c6:	009b      	lsls	r3, r3, #2
 80034c8:	185b      	adds	r3, r3, r1
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	18c3      	adds	r3, r0, r3
 80034ce:	3310      	adds	r3, #16
 80034d0:	6819      	ldr	r1, [r3, #0]
 80034d2:	482f      	ldr	r0, [pc, #188]	; (8003590 <SCH_Delete_Task+0x23c>)
 80034d4:	0013      	movs	r3, r2
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	189b      	adds	r3, r3, r2
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	18c3      	adds	r3, r0, r3
 80034de:	3310      	adds	r3, #16
 80034e0:	6019      	str	r1, [r3, #0]
				for( j = taskIndex; j < SCH_MAX_TASKS - 1; j ++){
 80034e2:	193b      	adds	r3, r7, r4
 80034e4:	781a      	ldrb	r2, [r3, #0]
 80034e6:	193b      	adds	r3, r7, r4
 80034e8:	3201      	adds	r2, #1
 80034ea:	701a      	strb	r2, [r3, #0]
 80034ec:	200e      	movs	r0, #14
 80034ee:	183b      	adds	r3, r7, r0
 80034f0:	781b      	ldrb	r3, [r3, #0]
 80034f2:	2b26      	cmp	r3, #38	; 0x26
 80034f4:	d98e      	bls.n	8003414 <SCH_Delete_Task+0xc0>
				}
				SCH_tasks_G[j].pTask = 0;
 80034f6:	183b      	adds	r3, r7, r0
 80034f8:	781a      	ldrb	r2, [r3, #0]
 80034fa:	4925      	ldr	r1, [pc, #148]	; (8003590 <SCH_Delete_Task+0x23c>)
 80034fc:	0013      	movs	r3, r2
 80034fe:	009b      	lsls	r3, r3, #2
 8003500:	189b      	adds	r3, r3, r2
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	2200      	movs	r2, #0
 8003506:	505a      	str	r2, [r3, r1]
				SCH_tasks_G[j].Period = 0;
 8003508:	183b      	adds	r3, r7, r0
 800350a:	781a      	ldrb	r2, [r3, #0]
 800350c:	4920      	ldr	r1, [pc, #128]	; (8003590 <SCH_Delete_Task+0x23c>)
 800350e:	0013      	movs	r3, r2
 8003510:	009b      	lsls	r3, r3, #2
 8003512:	189b      	adds	r3, r3, r2
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	18cb      	adds	r3, r1, r3
 8003518:	3308      	adds	r3, #8
 800351a:	2200      	movs	r2, #0
 800351c:	601a      	str	r2, [r3, #0]
				SCH_tasks_G[j].Delay = 0;
 800351e:	183b      	adds	r3, r7, r0
 8003520:	781a      	ldrb	r2, [r3, #0]
 8003522:	491b      	ldr	r1, [pc, #108]	; (8003590 <SCH_Delete_Task+0x23c>)
 8003524:	0013      	movs	r3, r2
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	189b      	adds	r3, r3, r2
 800352a:	009b      	lsls	r3, r3, #2
 800352c:	18cb      	adds	r3, r1, r3
 800352e:	3304      	adds	r3, #4
 8003530:	2200      	movs	r2, #0
 8003532:	601a      	str	r2, [r3, #0]
				SCH_tasks_G[j].RunMe = 0;
 8003534:	183b      	adds	r3, r7, r0
 8003536:	781a      	ldrb	r2, [r3, #0]
 8003538:	4915      	ldr	r1, [pc, #84]	; (8003590 <SCH_Delete_Task+0x23c>)
 800353a:	0013      	movs	r3, r2
 800353c:	009b      	lsls	r3, r3, #2
 800353e:	189b      	adds	r3, r3, r2
 8003540:	009b      	lsls	r3, r3, #2
 8003542:	18cb      	adds	r3, r1, r3
 8003544:	330c      	adds	r3, #12
 8003546:	2200      	movs	r2, #0
 8003548:	701a      	strb	r2, [r3, #0]
				SCH_tasks_G[j].TaskID = 0;
 800354a:	183b      	adds	r3, r7, r0
 800354c:	781a      	ldrb	r2, [r3, #0]
 800354e:	4910      	ldr	r1, [pc, #64]	; (8003590 <SCH_Delete_Task+0x23c>)
 8003550:	0013      	movs	r3, r2
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	189b      	adds	r3, r3, r2
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	18cb      	adds	r3, r1, r3
 800355a:	3310      	adds	r3, #16
 800355c:	2200      	movs	r2, #0
 800355e:	601a      	str	r2, [r3, #0]
				return Return_code;
 8003560:	230d      	movs	r3, #13
 8003562:	18fb      	adds	r3, r7, r3
 8003564:	781b      	ldrb	r3, [r3, #0]
 8003566:	e00e      	b.n	8003586 <SCH_Delete_Task+0x232>
		for(taskIndex = 0; taskIndex < SCH_MAX_TASKS; taskIndex ++){
 8003568:	210f      	movs	r1, #15
 800356a:	187b      	adds	r3, r7, r1
 800356c:	781a      	ldrb	r2, [r3, #0]
 800356e:	187b      	adds	r3, r7, r1
 8003570:	3201      	adds	r2, #1
 8003572:	701a      	strb	r2, [r3, #0]
 8003574:	230f      	movs	r3, #15
 8003576:	18fb      	adds	r3, r7, r3
 8003578:	781b      	ldrb	r3, [r3, #0]
 800357a:	2b27      	cmp	r3, #39	; 0x27
 800357c:	d800      	bhi.n	8003580 <SCH_Delete_Task+0x22c>
 800357e:	e6fa      	b.n	8003376 <SCH_Delete_Task+0x22>
			}
		}
	}
	return Return_code; // return status
 8003580:	230d      	movs	r3, #13
 8003582:	18fb      	adds	r3, r7, r3
 8003584:	781b      	ldrb	r3, [r3, #0]
}
 8003586:	0018      	movs	r0, r3
 8003588:	46bd      	mov	sp, r7
 800358a:	b005      	add	sp, #20
 800358c:	bd90      	pop	{r4, r7, pc}
 800358e:	46c0      	nop			; (mov r8, r8)
 8003590:	2000281c 	.word	0x2000281c

08003594 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void){
 8003594:	b590      	push	{r4, r7, lr}
 8003596:	b087      	sub	sp, #28
 8003598:	af00      	add	r7, sp, #0
	if(SCH_tasks_G[0].RunMe > 0) {
 800359a:	4b13      	ldr	r3, [pc, #76]	; (80035e8 <SCH_Dispatch_Tasks+0x54>)
 800359c:	7b1b      	ldrb	r3, [r3, #12]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d01d      	beq.n	80035de <SCH_Dispatch_Tasks+0x4a>
		(*SCH_tasks_G[0].pTask)(); // Run the task
 80035a2:	4b11      	ldr	r3, [pc, #68]	; (80035e8 <SCH_Dispatch_Tasks+0x54>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4798      	blx	r3
		SCH_tasks_G[0].RunMe = 0; // Reset / reduce RunMe flag
 80035a8:	4b0f      	ldr	r3, [pc, #60]	; (80035e8 <SCH_Dispatch_Tasks+0x54>)
 80035aa:	2200      	movs	r2, #0
 80035ac:	731a      	strb	r2, [r3, #12]
		sTask temtask = SCH_tasks_G[0];
 80035ae:	1d3b      	adds	r3, r7, #4
 80035b0:	4a0d      	ldr	r2, [pc, #52]	; (80035e8 <SCH_Dispatch_Tasks+0x54>)
 80035b2:	ca13      	ldmia	r2!, {r0, r1, r4}
 80035b4:	c313      	stmia	r3!, {r0, r1, r4}
 80035b6:	ca03      	ldmia	r2!, {r0, r1}
 80035b8:	c303      	stmia	r3!, {r0, r1}
		SCH_Delete_Task(temtask.TaskID);
 80035ba:	1d3b      	adds	r3, r7, #4
 80035bc:	691b      	ldr	r3, [r3, #16]
 80035be:	0018      	movs	r0, r3
 80035c0:	f7ff fec8 	bl	8003354 <SCH_Delete_Task>
		if (temtask.Period != 0) {
 80035c4:	1d3b      	adds	r3, r7, #4
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d008      	beq.n	80035de <SCH_Dispatch_Tasks+0x4a>
			SCH_Add_Task(temtask.pTask, temtask.Period, temtask.Period);
 80035cc:	1d3b      	adds	r3, r7, #4
 80035ce:	6818      	ldr	r0, [r3, #0]
 80035d0:	1d3b      	adds	r3, r7, #4
 80035d2:	6899      	ldr	r1, [r3, #8]
 80035d4:	1d3b      	adds	r3, r7, #4
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	001a      	movs	r2, r3
 80035da:	f7ff fd35 	bl	8003048 <SCH_Add_Task>
		}
	}
}
 80035de:	46c0      	nop			; (mov r8, r8)
 80035e0:	46bd      	mov	sp, r7
 80035e2:	b007      	add	sp, #28
 80035e4:	bd90      	pop	{r4, r7, pc}
 80035e6:	46c0      	nop			; (mov r8, r8)
 80035e8:	2000281c 	.word	0x2000281c

080035ec <Get_New_Task_ID>:

static uint32_t Get_New_Task_ID(void){
 80035ec:	b580      	push	{r7, lr}
 80035ee:	af00      	add	r7, sp, #0
	newTaskID++;
 80035f0:	4b09      	ldr	r3, [pc, #36]	; (8003618 <Get_New_Task_ID+0x2c>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	1c5a      	adds	r2, r3, #1
 80035f6:	4b08      	ldr	r3, [pc, #32]	; (8003618 <Get_New_Task_ID+0x2c>)
 80035f8:	601a      	str	r2, [r3, #0]
	if(newTaskID == NO_TASK_ID){
 80035fa:	4b07      	ldr	r3, [pc, #28]	; (8003618 <Get_New_Task_ID+0x2c>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d104      	bne.n	800360c <Get_New_Task_ID+0x20>
		newTaskID++;
 8003602:	4b05      	ldr	r3, [pc, #20]	; (8003618 <Get_New_Task_ID+0x2c>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	1c5a      	adds	r2, r3, #1
 8003608:	4b03      	ldr	r3, [pc, #12]	; (8003618 <Get_New_Task_ID+0x2c>)
 800360a:	601a      	str	r2, [r3, #0]
	}
	return newTaskID;
 800360c:	4b02      	ldr	r3, [pc, #8]	; (8003618 <Get_New_Task_ID+0x2c>)
 800360e:	681b      	ldr	r3, [r3, #0]
}
 8003610:	0018      	movs	r0, r3
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	46c0      	nop			; (mov r8, r8)
 8003618:	20002b3c 	.word	0x20002b3c

0800361c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b082      	sub	sp, #8
 8003620:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003622:	4b0f      	ldr	r3, [pc, #60]	; (8003660 <HAL_MspInit+0x44>)
 8003624:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003626:	4b0e      	ldr	r3, [pc, #56]	; (8003660 <HAL_MspInit+0x44>)
 8003628:	2101      	movs	r1, #1
 800362a:	430a      	orrs	r2, r1
 800362c:	641a      	str	r2, [r3, #64]	; 0x40
 800362e:	4b0c      	ldr	r3, [pc, #48]	; (8003660 <HAL_MspInit+0x44>)
 8003630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003632:	2201      	movs	r2, #1
 8003634:	4013      	ands	r3, r2
 8003636:	607b      	str	r3, [r7, #4]
 8003638:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800363a:	4b09      	ldr	r3, [pc, #36]	; (8003660 <HAL_MspInit+0x44>)
 800363c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800363e:	4b08      	ldr	r3, [pc, #32]	; (8003660 <HAL_MspInit+0x44>)
 8003640:	2180      	movs	r1, #128	; 0x80
 8003642:	0549      	lsls	r1, r1, #21
 8003644:	430a      	orrs	r2, r1
 8003646:	63da      	str	r2, [r3, #60]	; 0x3c
 8003648:	4b05      	ldr	r3, [pc, #20]	; (8003660 <HAL_MspInit+0x44>)
 800364a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800364c:	2380      	movs	r3, #128	; 0x80
 800364e:	055b      	lsls	r3, r3, #21
 8003650:	4013      	ands	r3, r2
 8003652:	603b      	str	r3, [r7, #0]
 8003654:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003656:	46c0      	nop			; (mov r8, r8)
 8003658:	46bd      	mov	sp, r7
 800365a:	b002      	add	sp, #8
 800365c:	bd80      	pop	{r7, pc}
 800365e:	46c0      	nop			; (mov r8, r8)
 8003660:	40021000 	.word	0x40021000

08003664 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003664:	b590      	push	{r4, r7, lr}
 8003666:	b08b      	sub	sp, #44	; 0x2c
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800366c:	2414      	movs	r4, #20
 800366e:	193b      	adds	r3, r7, r4
 8003670:	0018      	movs	r0, r3
 8003672:	2314      	movs	r3, #20
 8003674:	001a      	movs	r2, r3
 8003676:	2100      	movs	r1, #0
 8003678:	f004 fb3b 	bl	8007cf2 <memset>
  if(hadc->Instance==ADC1)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a2d      	ldr	r2, [pc, #180]	; (8003738 <HAL_ADC_MspInit+0xd4>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d154      	bne.n	8003730 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003686:	4b2d      	ldr	r3, [pc, #180]	; (800373c <HAL_ADC_MspInit+0xd8>)
 8003688:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800368a:	4b2c      	ldr	r3, [pc, #176]	; (800373c <HAL_ADC_MspInit+0xd8>)
 800368c:	2180      	movs	r1, #128	; 0x80
 800368e:	0349      	lsls	r1, r1, #13
 8003690:	430a      	orrs	r2, r1
 8003692:	641a      	str	r2, [r3, #64]	; 0x40
 8003694:	4b29      	ldr	r3, [pc, #164]	; (800373c <HAL_ADC_MspInit+0xd8>)
 8003696:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003698:	2380      	movs	r3, #128	; 0x80
 800369a:	035b      	lsls	r3, r3, #13
 800369c:	4013      	ands	r3, r2
 800369e:	613b      	str	r3, [r7, #16]
 80036a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036a2:	4b26      	ldr	r3, [pc, #152]	; (800373c <HAL_ADC_MspInit+0xd8>)
 80036a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036a6:	4b25      	ldr	r3, [pc, #148]	; (800373c <HAL_ADC_MspInit+0xd8>)
 80036a8:	2101      	movs	r1, #1
 80036aa:	430a      	orrs	r2, r1
 80036ac:	635a      	str	r2, [r3, #52]	; 0x34
 80036ae:	4b23      	ldr	r3, [pc, #140]	; (800373c <HAL_ADC_MspInit+0xd8>)
 80036b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036b2:	2201      	movs	r2, #1
 80036b4:	4013      	ands	r3, r2
 80036b6:	60fb      	str	r3, [r7, #12]
 80036b8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80036ba:	193b      	adds	r3, r7, r4
 80036bc:	2203      	movs	r2, #3
 80036be:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80036c0:	193b      	adds	r3, r7, r4
 80036c2:	2203      	movs	r2, #3
 80036c4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036c6:	193b      	adds	r3, r7, r4
 80036c8:	2200      	movs	r2, #0
 80036ca:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036cc:	193a      	adds	r2, r7, r4
 80036ce:	23a0      	movs	r3, #160	; 0xa0
 80036d0:	05db      	lsls	r3, r3, #23
 80036d2:	0011      	movs	r1, r2
 80036d4:	0018      	movs	r0, r3
 80036d6:	f001 f98d 	bl	80049f4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80036da:	4b19      	ldr	r3, [pc, #100]	; (8003740 <HAL_ADC_MspInit+0xdc>)
 80036dc:	4a19      	ldr	r2, [pc, #100]	; (8003744 <HAL_ADC_MspInit+0xe0>)
 80036de:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80036e0:	4b17      	ldr	r3, [pc, #92]	; (8003740 <HAL_ADC_MspInit+0xdc>)
 80036e2:	2205      	movs	r2, #5
 80036e4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80036e6:	4b16      	ldr	r3, [pc, #88]	; (8003740 <HAL_ADC_MspInit+0xdc>)
 80036e8:	2200      	movs	r2, #0
 80036ea:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80036ec:	4b14      	ldr	r3, [pc, #80]	; (8003740 <HAL_ADC_MspInit+0xdc>)
 80036ee:	2200      	movs	r2, #0
 80036f0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80036f2:	4b13      	ldr	r3, [pc, #76]	; (8003740 <HAL_ADC_MspInit+0xdc>)
 80036f4:	2280      	movs	r2, #128	; 0x80
 80036f6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80036f8:	4b11      	ldr	r3, [pc, #68]	; (8003740 <HAL_ADC_MspInit+0xdc>)
 80036fa:	2280      	movs	r2, #128	; 0x80
 80036fc:	0052      	lsls	r2, r2, #1
 80036fe:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003700:	4b0f      	ldr	r3, [pc, #60]	; (8003740 <HAL_ADC_MspInit+0xdc>)
 8003702:	2280      	movs	r2, #128	; 0x80
 8003704:	00d2      	lsls	r2, r2, #3
 8003706:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8003708:	4b0d      	ldr	r3, [pc, #52]	; (8003740 <HAL_ADC_MspInit+0xdc>)
 800370a:	2200      	movs	r2, #0
 800370c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800370e:	4b0c      	ldr	r3, [pc, #48]	; (8003740 <HAL_ADC_MspInit+0xdc>)
 8003710:	2200      	movs	r2, #0
 8003712:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003714:	4b0a      	ldr	r3, [pc, #40]	; (8003740 <HAL_ADC_MspInit+0xdc>)
 8003716:	0018      	movs	r0, r3
 8003718:	f000 ff14 	bl	8004544 <HAL_DMA_Init>
 800371c:	1e03      	subs	r3, r0, #0
 800371e:	d001      	beq.n	8003724 <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8003720:	f7ff fc66 	bl	8002ff0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	4a06      	ldr	r2, [pc, #24]	; (8003740 <HAL_ADC_MspInit+0xdc>)
 8003728:	651a      	str	r2, [r3, #80]	; 0x50
 800372a:	4b05      	ldr	r3, [pc, #20]	; (8003740 <HAL_ADC_MspInit+0xdc>)
 800372c:	687a      	ldr	r2, [r7, #4]
 800372e:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003730:	46c0      	nop			; (mov r8, r8)
 8003732:	46bd      	mov	sp, r7
 8003734:	b00b      	add	sp, #44	; 0x2c
 8003736:	bd90      	pop	{r4, r7, pc}
 8003738:	40012400 	.word	0x40012400
 800373c:	40021000 	.word	0x40021000
 8003740:	200005d0 	.word	0x200005d0
 8003744:	40020008 	.word	0x40020008

08003748 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a0d      	ldr	r2, [pc, #52]	; (800378c <HAL_TIM_Base_MspInit+0x44>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d113      	bne.n	8003782 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800375a:	4b0d      	ldr	r3, [pc, #52]	; (8003790 <HAL_TIM_Base_MspInit+0x48>)
 800375c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800375e:	4b0c      	ldr	r3, [pc, #48]	; (8003790 <HAL_TIM_Base_MspInit+0x48>)
 8003760:	2102      	movs	r1, #2
 8003762:	430a      	orrs	r2, r1
 8003764:	63da      	str	r2, [r3, #60]	; 0x3c
 8003766:	4b0a      	ldr	r3, [pc, #40]	; (8003790 <HAL_TIM_Base_MspInit+0x48>)
 8003768:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800376a:	2202      	movs	r2, #2
 800376c:	4013      	ands	r3, r2
 800376e:	60fb      	str	r3, [r7, #12]
 8003770:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003772:	2200      	movs	r2, #0
 8003774:	2100      	movs	r1, #0
 8003776:	2010      	movs	r0, #16
 8003778:	f000 feb2 	bl	80044e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800377c:	2010      	movs	r0, #16
 800377e:	f000 fec4 	bl	800450a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003782:	46c0      	nop			; (mov r8, r8)
 8003784:	46bd      	mov	sp, r7
 8003786:	b004      	add	sp, #16
 8003788:	bd80      	pop	{r7, pc}
 800378a:	46c0      	nop			; (mov r8, r8)
 800378c:	40000400 	.word	0x40000400
 8003790:	40021000 	.word	0x40021000

08003794 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003794:	b590      	push	{r4, r7, lr}
 8003796:	b08b      	sub	sp, #44	; 0x2c
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800379c:	2414      	movs	r4, #20
 800379e:	193b      	adds	r3, r7, r4
 80037a0:	0018      	movs	r0, r3
 80037a2:	2314      	movs	r3, #20
 80037a4:	001a      	movs	r2, r3
 80037a6:	2100      	movs	r1, #0
 80037a8:	f004 faa3 	bl	8007cf2 <memset>
  if(huart->Instance==USART3)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a1f      	ldr	r2, [pc, #124]	; (8003830 <HAL_UART_MspInit+0x9c>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d138      	bne.n	8003828 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80037b6:	4b1f      	ldr	r3, [pc, #124]	; (8003834 <HAL_UART_MspInit+0xa0>)
 80037b8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80037ba:	4b1e      	ldr	r3, [pc, #120]	; (8003834 <HAL_UART_MspInit+0xa0>)
 80037bc:	2180      	movs	r1, #128	; 0x80
 80037be:	02c9      	lsls	r1, r1, #11
 80037c0:	430a      	orrs	r2, r1
 80037c2:	63da      	str	r2, [r3, #60]	; 0x3c
 80037c4:	4b1b      	ldr	r3, [pc, #108]	; (8003834 <HAL_UART_MspInit+0xa0>)
 80037c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80037c8:	2380      	movs	r3, #128	; 0x80
 80037ca:	02db      	lsls	r3, r3, #11
 80037cc:	4013      	ands	r3, r2
 80037ce:	613b      	str	r3, [r7, #16]
 80037d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80037d2:	4b18      	ldr	r3, [pc, #96]	; (8003834 <HAL_UART_MspInit+0xa0>)
 80037d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80037d6:	4b17      	ldr	r3, [pc, #92]	; (8003834 <HAL_UART_MspInit+0xa0>)
 80037d8:	2108      	movs	r1, #8
 80037da:	430a      	orrs	r2, r1
 80037dc:	635a      	str	r2, [r3, #52]	; 0x34
 80037de:	4b15      	ldr	r3, [pc, #84]	; (8003834 <HAL_UART_MspInit+0xa0>)
 80037e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037e2:	2208      	movs	r2, #8
 80037e4:	4013      	ands	r3, r2
 80037e6:	60fb      	str	r3, [r7, #12]
 80037e8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80037ea:	193b      	adds	r3, r7, r4
 80037ec:	22c0      	movs	r2, #192	; 0xc0
 80037ee:	0092      	lsls	r2, r2, #2
 80037f0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037f2:	0021      	movs	r1, r4
 80037f4:	187b      	adds	r3, r7, r1
 80037f6:	2202      	movs	r2, #2
 80037f8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037fa:	187b      	adds	r3, r7, r1
 80037fc:	2200      	movs	r2, #0
 80037fe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003800:	187b      	adds	r3, r7, r1
 8003802:	2200      	movs	r2, #0
 8003804:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART3;
 8003806:	187b      	adds	r3, r7, r1
 8003808:	2200      	movs	r2, #0
 800380a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800380c:	187b      	adds	r3, r7, r1
 800380e:	4a0a      	ldr	r2, [pc, #40]	; (8003838 <HAL_UART_MspInit+0xa4>)
 8003810:	0019      	movs	r1, r3
 8003812:	0010      	movs	r0, r2
 8003814:	f001 f8ee 	bl	80049f4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_4_IRQn, 0, 0);
 8003818:	2200      	movs	r2, #0
 800381a:	2100      	movs	r1, #0
 800381c:	201d      	movs	r0, #29
 800381e:	f000 fe5f 	bl	80044e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
 8003822:	201d      	movs	r0, #29
 8003824:	f000 fe71 	bl	800450a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003828:	46c0      	nop			; (mov r8, r8)
 800382a:	46bd      	mov	sp, r7
 800382c:	b00b      	add	sp, #44	; 0x2c
 800382e:	bd90      	pop	{r4, r7, pc}
 8003830:	40004800 	.word	0x40004800
 8003834:	40021000 	.word	0x40021000
 8003838:	50000c00 	.word	0x50000c00

0800383c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003840:	e7fe      	b.n	8003840 <NMI_Handler+0x4>

08003842 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003842:	b580      	push	{r7, lr}
 8003844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003846:	e7fe      	b.n	8003846 <HardFault_Handler+0x4>

08003848 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800384c:	46c0      	nop			; (mov r8, r8)
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}

08003852 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003852:	b580      	push	{r7, lr}
 8003854:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003856:	46c0      	nop			; (mov r8, r8)
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}

0800385c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003860:	f000 f8f8 	bl	8003a54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003864:	46c0      	nop			; (mov r8, r8)
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
	...

0800386c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003870:	4b03      	ldr	r3, [pc, #12]	; (8003880 <DMA1_Channel1_IRQHandler+0x14>)
 8003872:	0018      	movs	r0, r3
 8003874:	f000 ffbc 	bl	80047f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003878:	46c0      	nop			; (mov r8, r8)
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}
 800387e:	46c0      	nop			; (mov r8, r8)
 8003880:	200005d0 	.word	0x200005d0

08003884 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003888:	4b03      	ldr	r3, [pc, #12]	; (8003898 <TIM3_IRQHandler+0x14>)
 800388a:	0018      	movs	r0, r3
 800388c:	f002 f804 	bl	8005898 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003890:	46c0      	nop			; (mov r8, r8)
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}
 8003896:	46c0      	nop			; (mov r8, r8)
 8003898:	200000ac 	.word	0x200000ac

0800389c <USART3_4_IRQHandler>:

/**
  * @brief This function handles USART3 and USART4 interrupts.
  */
void USART3_4_IRQHandler(void)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_IRQn 0 */

  /* USER CODE END USART3_4_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80038a0:	4b03      	ldr	r3, [pc, #12]	; (80038b0 <USART3_4_IRQHandler+0x14>)
 80038a2:	0018      	movs	r0, r3
 80038a4:	f002 fcfc 	bl	80062a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_4_IRQn 1 */

  /* USER CODE END USART3_4_IRQn 1 */
}
 80038a8:	46c0      	nop			; (mov r8, r8)
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}
 80038ae:	46c0      	nop			; (mov r8, r8)
 80038b0:	20000220 	.word	0x20000220

080038b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b086      	sub	sp, #24
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80038bc:	4a14      	ldr	r2, [pc, #80]	; (8003910 <_sbrk+0x5c>)
 80038be:	4b15      	ldr	r3, [pc, #84]	; (8003914 <_sbrk+0x60>)
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80038c8:	4b13      	ldr	r3, [pc, #76]	; (8003918 <_sbrk+0x64>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d102      	bne.n	80038d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80038d0:	4b11      	ldr	r3, [pc, #68]	; (8003918 <_sbrk+0x64>)
 80038d2:	4a12      	ldr	r2, [pc, #72]	; (800391c <_sbrk+0x68>)
 80038d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80038d6:	4b10      	ldr	r3, [pc, #64]	; (8003918 <_sbrk+0x64>)
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	18d3      	adds	r3, r2, r3
 80038de:	693a      	ldr	r2, [r7, #16]
 80038e0:	429a      	cmp	r2, r3
 80038e2:	d207      	bcs.n	80038f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80038e4:	f004 f9d2 	bl	8007c8c <__errno>
 80038e8:	0003      	movs	r3, r0
 80038ea:	220c      	movs	r2, #12
 80038ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80038ee:	2301      	movs	r3, #1
 80038f0:	425b      	negs	r3, r3
 80038f2:	e009      	b.n	8003908 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80038f4:	4b08      	ldr	r3, [pc, #32]	; (8003918 <_sbrk+0x64>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80038fa:	4b07      	ldr	r3, [pc, #28]	; (8003918 <_sbrk+0x64>)
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	18d2      	adds	r2, r2, r3
 8003902:	4b05      	ldr	r3, [pc, #20]	; (8003918 <_sbrk+0x64>)
 8003904:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003906:	68fb      	ldr	r3, [r7, #12]
}
 8003908:	0018      	movs	r0, r3
 800390a:	46bd      	mov	sp, r7
 800390c:	b006      	add	sp, #24
 800390e:	bd80      	pop	{r7, pc}
 8003910:	20009000 	.word	0x20009000
 8003914:	00000400 	.word	0x00000400
 8003918:	20002b44 	.word	0x20002b44
 800391c:	20002b60 	.word	0x20002b60

08003920 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003924:	46c0      	nop			; (mov r8, r8)
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
	...

0800392c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800392c:	480d      	ldr	r0, [pc, #52]	; (8003964 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800392e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003930:	f7ff fff6 	bl	8003920 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003934:	480c      	ldr	r0, [pc, #48]	; (8003968 <LoopForever+0x6>)
  ldr r1, =_edata
 8003936:	490d      	ldr	r1, [pc, #52]	; (800396c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003938:	4a0d      	ldr	r2, [pc, #52]	; (8003970 <LoopForever+0xe>)
  movs r3, #0
 800393a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800393c:	e002      	b.n	8003944 <LoopCopyDataInit>

0800393e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800393e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003940:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003942:	3304      	adds	r3, #4

08003944 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003944:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003946:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003948:	d3f9      	bcc.n	800393e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800394a:	4a0a      	ldr	r2, [pc, #40]	; (8003974 <LoopForever+0x12>)
  ldr r4, =_ebss
 800394c:	4c0a      	ldr	r4, [pc, #40]	; (8003978 <LoopForever+0x16>)
  movs r3, #0
 800394e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003950:	e001      	b.n	8003956 <LoopFillZerobss>

08003952 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003952:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003954:	3204      	adds	r2, #4

08003956 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003956:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003958:	d3fb      	bcc.n	8003952 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800395a:	f004 f99d 	bl	8007c98 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800395e:	f7ff fae8 	bl	8002f32 <main>

08003962 <LoopForever>:

LoopForever:
  b LoopForever
 8003962:	e7fe      	b.n	8003962 <LoopForever>
  ldr   r0, =_estack
 8003964:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8003968:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800396c:	200003e8 	.word	0x200003e8
  ldr r2, =_sidata
 8003970:	080089d4 	.word	0x080089d4
  ldr r2, =_sbss
 8003974:	200003e8 	.word	0x200003e8
  ldr r4, =_ebss
 8003978:	20002b5c 	.word	0x20002b5c

0800397c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800397c:	e7fe      	b.n	800397c <ADC1_IRQHandler>
	...

08003980 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b082      	sub	sp, #8
 8003984:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003986:	1dfb      	adds	r3, r7, #7
 8003988:	2200      	movs	r2, #0
 800398a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800398c:	4b0b      	ldr	r3, [pc, #44]	; (80039bc <HAL_Init+0x3c>)
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	4b0a      	ldr	r3, [pc, #40]	; (80039bc <HAL_Init+0x3c>)
 8003992:	2180      	movs	r1, #128	; 0x80
 8003994:	0049      	lsls	r1, r1, #1
 8003996:	430a      	orrs	r2, r1
 8003998:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800399a:	2003      	movs	r0, #3
 800399c:	f000 f810 	bl	80039c0 <HAL_InitTick>
 80039a0:	1e03      	subs	r3, r0, #0
 80039a2:	d003      	beq.n	80039ac <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80039a4:	1dfb      	adds	r3, r7, #7
 80039a6:	2201      	movs	r2, #1
 80039a8:	701a      	strb	r2, [r3, #0]
 80039aa:	e001      	b.n	80039b0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80039ac:	f7ff fe36 	bl	800361c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80039b0:	1dfb      	adds	r3, r7, #7
 80039b2:	781b      	ldrb	r3, [r3, #0]
}
 80039b4:	0018      	movs	r0, r3
 80039b6:	46bd      	mov	sp, r7
 80039b8:	b002      	add	sp, #8
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	40022000 	.word	0x40022000

080039c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80039c0:	b590      	push	{r4, r7, lr}
 80039c2:	b085      	sub	sp, #20
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80039c8:	230f      	movs	r3, #15
 80039ca:	18fb      	adds	r3, r7, r3
 80039cc:	2200      	movs	r2, #0
 80039ce:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80039d0:	4b1d      	ldr	r3, [pc, #116]	; (8003a48 <HAL_InitTick+0x88>)
 80039d2:	781b      	ldrb	r3, [r3, #0]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d02b      	beq.n	8003a30 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80039d8:	4b1c      	ldr	r3, [pc, #112]	; (8003a4c <HAL_InitTick+0x8c>)
 80039da:	681c      	ldr	r4, [r3, #0]
 80039dc:	4b1a      	ldr	r3, [pc, #104]	; (8003a48 <HAL_InitTick+0x88>)
 80039de:	781b      	ldrb	r3, [r3, #0]
 80039e0:	0019      	movs	r1, r3
 80039e2:	23fa      	movs	r3, #250	; 0xfa
 80039e4:	0098      	lsls	r0, r3, #2
 80039e6:	f7fc fb95 	bl	8000114 <__udivsi3>
 80039ea:	0003      	movs	r3, r0
 80039ec:	0019      	movs	r1, r3
 80039ee:	0020      	movs	r0, r4
 80039f0:	f7fc fb90 	bl	8000114 <__udivsi3>
 80039f4:	0003      	movs	r3, r0
 80039f6:	0018      	movs	r0, r3
 80039f8:	f000 fd97 	bl	800452a <HAL_SYSTICK_Config>
 80039fc:	1e03      	subs	r3, r0, #0
 80039fe:	d112      	bne.n	8003a26 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2b03      	cmp	r3, #3
 8003a04:	d80a      	bhi.n	8003a1c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a06:	6879      	ldr	r1, [r7, #4]
 8003a08:	2301      	movs	r3, #1
 8003a0a:	425b      	negs	r3, r3
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	0018      	movs	r0, r3
 8003a10:	f000 fd66 	bl	80044e0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003a14:	4b0e      	ldr	r3, [pc, #56]	; (8003a50 <HAL_InitTick+0x90>)
 8003a16:	687a      	ldr	r2, [r7, #4]
 8003a18:	601a      	str	r2, [r3, #0]
 8003a1a:	e00d      	b.n	8003a38 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003a1c:	230f      	movs	r3, #15
 8003a1e:	18fb      	adds	r3, r7, r3
 8003a20:	2201      	movs	r2, #1
 8003a22:	701a      	strb	r2, [r3, #0]
 8003a24:	e008      	b.n	8003a38 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003a26:	230f      	movs	r3, #15
 8003a28:	18fb      	adds	r3, r7, r3
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	701a      	strb	r2, [r3, #0]
 8003a2e:	e003      	b.n	8003a38 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003a30:	230f      	movs	r3, #15
 8003a32:	18fb      	adds	r3, r7, r3
 8003a34:	2201      	movs	r2, #1
 8003a36:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003a38:	230f      	movs	r3, #15
 8003a3a:	18fb      	adds	r3, r7, r3
 8003a3c:	781b      	ldrb	r3, [r3, #0]
}
 8003a3e:	0018      	movs	r0, r3
 8003a40:	46bd      	mov	sp, r7
 8003a42:	b005      	add	sp, #20
 8003a44:	bd90      	pop	{r4, r7, pc}
 8003a46:	46c0      	nop			; (mov r8, r8)
 8003a48:	20000380 	.word	0x20000380
 8003a4c:	20000378 	.word	0x20000378
 8003a50:	2000037c 	.word	0x2000037c

08003a54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003a58:	4b05      	ldr	r3, [pc, #20]	; (8003a70 <HAL_IncTick+0x1c>)
 8003a5a:	781b      	ldrb	r3, [r3, #0]
 8003a5c:	001a      	movs	r2, r3
 8003a5e:	4b05      	ldr	r3, [pc, #20]	; (8003a74 <HAL_IncTick+0x20>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	18d2      	adds	r2, r2, r3
 8003a64:	4b03      	ldr	r3, [pc, #12]	; (8003a74 <HAL_IncTick+0x20>)
 8003a66:	601a      	str	r2, [r3, #0]
}
 8003a68:	46c0      	nop			; (mov r8, r8)
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}
 8003a6e:	46c0      	nop			; (mov r8, r8)
 8003a70:	20000380 	.word	0x20000380
 8003a74:	20002b48 	.word	0x20002b48

08003a78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	af00      	add	r7, sp, #0
  return uwTick;
 8003a7c:	4b02      	ldr	r3, [pc, #8]	; (8003a88 <HAL_GetTick+0x10>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
}
 8003a80:	0018      	movs	r0, r3
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	46c0      	nop			; (mov r8, r8)
 8003a88:	20002b48 	.word	0x20002b48

08003a8c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a05      	ldr	r2, [pc, #20]	; (8003ab0 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8003a9c:	401a      	ands	r2, r3
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	431a      	orrs	r2, r3
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	601a      	str	r2, [r3, #0]
}
 8003aa6:	46c0      	nop			; (mov r8, r8)
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	b002      	add	sp, #8
 8003aac:	bd80      	pop	{r7, pc}
 8003aae:	46c0      	nop			; (mov r8, r8)
 8003ab0:	fe3fffff 	.word	0xfe3fffff

08003ab4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b082      	sub	sp, #8
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	23e0      	movs	r3, #224	; 0xe0
 8003ac2:	045b      	lsls	r3, r3, #17
 8003ac4:	4013      	ands	r3, r2
}
 8003ac6:	0018      	movs	r0, r3
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	b002      	add	sp, #8
 8003acc:	bd80      	pop	{r7, pc}

08003ace <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8003ace:	b580      	push	{r7, lr}
 8003ad0:	b084      	sub	sp, #16
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	60f8      	str	r0, [r7, #12]
 8003ad6:	60b9      	str	r1, [r7, #8]
 8003ad8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	695b      	ldr	r3, [r3, #20]
 8003ade:	68ba      	ldr	r2, [r7, #8]
 8003ae0:	2104      	movs	r1, #4
 8003ae2:	400a      	ands	r2, r1
 8003ae4:	2107      	movs	r1, #7
 8003ae6:	4091      	lsls	r1, r2
 8003ae8:	000a      	movs	r2, r1
 8003aea:	43d2      	mvns	r2, r2
 8003aec:	401a      	ands	r2, r3
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	2104      	movs	r1, #4
 8003af2:	400b      	ands	r3, r1
 8003af4:	6879      	ldr	r1, [r7, #4]
 8003af6:	4099      	lsls	r1, r3
 8003af8:	000b      	movs	r3, r1
 8003afa:	431a      	orrs	r2, r3
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8003b00:	46c0      	nop			; (mov r8, r8)
 8003b02:	46bd      	mov	sp, r7
 8003b04:	b004      	add	sp, #16
 8003b06:	bd80      	pop	{r7, pc}

08003b08 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b082      	sub	sp, #8
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
 8003b10:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	695b      	ldr	r3, [r3, #20]
 8003b16:	683a      	ldr	r2, [r7, #0]
 8003b18:	2104      	movs	r1, #4
 8003b1a:	400a      	ands	r2, r1
 8003b1c:	2107      	movs	r1, #7
 8003b1e:	4091      	lsls	r1, r2
 8003b20:	000a      	movs	r2, r1
 8003b22:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	2104      	movs	r1, #4
 8003b28:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003b2a:	40da      	lsrs	r2, r3
 8003b2c:	0013      	movs	r3, r2
}
 8003b2e:	0018      	movs	r0, r3
 8003b30:	46bd      	mov	sp, r7
 8003b32:	b002      	add	sp, #8
 8003b34:	bd80      	pop	{r7, pc}

08003b36 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003b36:	b580      	push	{r7, lr}
 8003b38:	b084      	sub	sp, #16
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	60f8      	str	r0, [r7, #12]
 8003b3e:	60b9      	str	r1, [r7, #8]
 8003b40:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b46:	68ba      	ldr	r2, [r7, #8]
 8003b48:	211f      	movs	r1, #31
 8003b4a:	400a      	ands	r2, r1
 8003b4c:	210f      	movs	r1, #15
 8003b4e:	4091      	lsls	r1, r2
 8003b50:	000a      	movs	r2, r1
 8003b52:	43d2      	mvns	r2, r2
 8003b54:	401a      	ands	r2, r3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	0e9b      	lsrs	r3, r3, #26
 8003b5a:	210f      	movs	r1, #15
 8003b5c:	4019      	ands	r1, r3
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	201f      	movs	r0, #31
 8003b62:	4003      	ands	r3, r0
 8003b64:	4099      	lsls	r1, r3
 8003b66:	000b      	movs	r3, r1
 8003b68:	431a      	orrs	r2, r3
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003b6e:	46c0      	nop			; (mov r8, r8)
 8003b70:	46bd      	mov	sp, r7
 8003b72:	b004      	add	sp, #16
 8003b74:	bd80      	pop	{r7, pc}

08003b76 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003b76:	b580      	push	{r7, lr}
 8003b78:	b082      	sub	sp, #8
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	6078      	str	r0, [r7, #4]
 8003b7e:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	035b      	lsls	r3, r3, #13
 8003b88:	0b5b      	lsrs	r3, r3, #13
 8003b8a:	431a      	orrs	r2, r3
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003b90:	46c0      	nop			; (mov r8, r8)
 8003b92:	46bd      	mov	sp, r7
 8003b94:	b002      	add	sp, #8
 8003b96:	bd80      	pop	{r7, pc}

08003b98 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b082      	sub	sp, #8
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ba6:	683a      	ldr	r2, [r7, #0]
 8003ba8:	0352      	lsls	r2, r2, #13
 8003baa:	0b52      	lsrs	r2, r2, #13
 8003bac:	43d2      	mvns	r2, r2
 8003bae:	401a      	ands	r2, r3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003bb4:	46c0      	nop			; (mov r8, r8)
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	b002      	add	sp, #8
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b084      	sub	sp, #16
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	60f8      	str	r0, [r7, #12]
 8003bc4:	60b9      	str	r1, [r7, #8]
 8003bc6:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	695b      	ldr	r3, [r3, #20]
 8003bcc:	68ba      	ldr	r2, [r7, #8]
 8003bce:	0212      	lsls	r2, r2, #8
 8003bd0:	43d2      	mvns	r2, r2
 8003bd2:	401a      	ands	r2, r3
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	021b      	lsls	r3, r3, #8
 8003bd8:	6879      	ldr	r1, [r7, #4]
 8003bda:	400b      	ands	r3, r1
 8003bdc:	4904      	ldr	r1, [pc, #16]	; (8003bf0 <LL_ADC_SetChannelSamplingTime+0x34>)
 8003bde:	400b      	ands	r3, r1
 8003be0:	431a      	orrs	r2, r3
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8003be6:	46c0      	nop			; (mov r8, r8)
 8003be8:	46bd      	mov	sp, r7
 8003bea:	b004      	add	sp, #16
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	46c0      	nop			; (mov r8, r8)
 8003bf0:	07ffff00 	.word	0x07ffff00

08003bf4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b082      	sub	sp, #8
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	4a05      	ldr	r2, [pc, #20]	; (8003c18 <LL_ADC_EnableInternalRegulator+0x24>)
 8003c02:	4013      	ands	r3, r2
 8003c04:	2280      	movs	r2, #128	; 0x80
 8003c06:	0552      	lsls	r2, r2, #21
 8003c08:	431a      	orrs	r2, r3
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003c0e:	46c0      	nop			; (mov r8, r8)
 8003c10:	46bd      	mov	sp, r7
 8003c12:	b002      	add	sp, #8
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	46c0      	nop			; (mov r8, r8)
 8003c18:	6fffffe8 	.word	0x6fffffe8

08003c1c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b082      	sub	sp, #8
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	689a      	ldr	r2, [r3, #8]
 8003c28:	2380      	movs	r3, #128	; 0x80
 8003c2a:	055b      	lsls	r3, r3, #21
 8003c2c:	401a      	ands	r2, r3
 8003c2e:	2380      	movs	r3, #128	; 0x80
 8003c30:	055b      	lsls	r3, r3, #21
 8003c32:	429a      	cmp	r2, r3
 8003c34:	d101      	bne.n	8003c3a <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8003c36:	2301      	movs	r3, #1
 8003c38:	e000      	b.n	8003c3c <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8003c3a:	2300      	movs	r3, #0
}
 8003c3c:	0018      	movs	r0, r3
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	b002      	add	sp, #8
 8003c42:	bd80      	pop	{r7, pc}

08003c44 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	2201      	movs	r2, #1
 8003c52:	4013      	ands	r3, r2
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d101      	bne.n	8003c5c <LL_ADC_IsEnabled+0x18>
 8003c58:	2301      	movs	r3, #1
 8003c5a:	e000      	b.n	8003c5e <LL_ADC_IsEnabled+0x1a>
 8003c5c:	2300      	movs	r3, #0
}
 8003c5e:	0018      	movs	r0, r3
 8003c60:	46bd      	mov	sp, r7
 8003c62:	b002      	add	sp, #8
 8003c64:	bd80      	pop	{r7, pc}

08003c66 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003c66:	b580      	push	{r7, lr}
 8003c68:	b082      	sub	sp, #8
 8003c6a:	af00      	add	r7, sp, #0
 8003c6c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	2204      	movs	r2, #4
 8003c74:	4013      	ands	r3, r2
 8003c76:	2b04      	cmp	r3, #4
 8003c78:	d101      	bne.n	8003c7e <LL_ADC_REG_IsConversionOngoing+0x18>
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e000      	b.n	8003c80 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003c7e:	2300      	movs	r3, #0
}
 8003c80:	0018      	movs	r0, r3
 8003c82:	46bd      	mov	sp, r7
 8003c84:	b002      	add	sp, #8
 8003c86:	bd80      	pop	{r7, pc}

08003c88 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b088      	sub	sp, #32
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c90:	231f      	movs	r3, #31
 8003c92:	18fb      	adds	r3, r7, r3
 8003c94:	2200      	movs	r2, #0
 8003c96:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d101      	bne.n	8003cae <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e17f      	b.n	8003fae <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d10a      	bne.n	8003ccc <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	0018      	movs	r0, r3
 8003cba:	f7ff fcd3 	bl	8003664 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2254      	movs	r2, #84	; 0x54
 8003cc8:	2100      	movs	r1, #0
 8003cca:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	0018      	movs	r0, r3
 8003cd2:	f7ff ffa3 	bl	8003c1c <LL_ADC_IsInternalRegulatorEnabled>
 8003cd6:	1e03      	subs	r3, r0, #0
 8003cd8:	d115      	bne.n	8003d06 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	0018      	movs	r0, r3
 8003ce0:	f7ff ff88 	bl	8003bf4 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003ce4:	4bb4      	ldr	r3, [pc, #720]	; (8003fb8 <HAL_ADC_Init+0x330>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	49b4      	ldr	r1, [pc, #720]	; (8003fbc <HAL_ADC_Init+0x334>)
 8003cea:	0018      	movs	r0, r3
 8003cec:	f7fc fa12 	bl	8000114 <__udivsi3>
 8003cf0:	0003      	movs	r3, r0
 8003cf2:	3301      	adds	r3, #1
 8003cf4:	005b      	lsls	r3, r3, #1
 8003cf6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003cf8:	e002      	b.n	8003d00 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	3b01      	subs	r3, #1
 8003cfe:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d1f9      	bne.n	8003cfa <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	0018      	movs	r0, r3
 8003d0c:	f7ff ff86 	bl	8003c1c <LL_ADC_IsInternalRegulatorEnabled>
 8003d10:	1e03      	subs	r3, r0, #0
 8003d12:	d10f      	bne.n	8003d34 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d18:	2210      	movs	r2, #16
 8003d1a:	431a      	orrs	r2, r3
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d24:	2201      	movs	r2, #1
 8003d26:	431a      	orrs	r2, r3
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003d2c:	231f      	movs	r3, #31
 8003d2e:	18fb      	adds	r3, r7, r3
 8003d30:	2201      	movs	r2, #1
 8003d32:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	0018      	movs	r0, r3
 8003d3a:	f7ff ff94 	bl	8003c66 <LL_ADC_REG_IsConversionOngoing>
 8003d3e:	0003      	movs	r3, r0
 8003d40:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d46:	2210      	movs	r2, #16
 8003d48:	4013      	ands	r3, r2
 8003d4a:	d000      	beq.n	8003d4e <HAL_ADC_Init+0xc6>
 8003d4c:	e122      	b.n	8003f94 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d000      	beq.n	8003d56 <HAL_ADC_Init+0xce>
 8003d54:	e11e      	b.n	8003f94 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d5a:	4a99      	ldr	r2, [pc, #612]	; (8003fc0 <HAL_ADC_Init+0x338>)
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	2202      	movs	r2, #2
 8003d60:	431a      	orrs	r2, r3
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	0018      	movs	r0, r3
 8003d6c:	f7ff ff6a 	bl	8003c44 <LL_ADC_IsEnabled>
 8003d70:	1e03      	subs	r3, r0, #0
 8003d72:	d000      	beq.n	8003d76 <HAL_ADC_Init+0xee>
 8003d74:	e0ad      	b.n	8003ed2 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	7e1b      	ldrb	r3, [r3, #24]
 8003d7e:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003d80:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	7e5b      	ldrb	r3, [r3, #25]
 8003d86:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003d88:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	7e9b      	ldrb	r3, [r3, #26]
 8003d8e:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003d90:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d002      	beq.n	8003da0 <HAL_ADC_Init+0x118>
 8003d9a:	2380      	movs	r3, #128	; 0x80
 8003d9c:	015b      	lsls	r3, r3, #5
 8003d9e:	e000      	b.n	8003da2 <HAL_ADC_Init+0x11a>
 8003da0:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003da2:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003da8:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	691b      	ldr	r3, [r3, #16]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	da04      	bge.n	8003dbc <HAL_ADC_Init+0x134>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	691b      	ldr	r3, [r3, #16]
 8003db6:	005b      	lsls	r3, r3, #1
 8003db8:	085b      	lsrs	r3, r3, #1
 8003dba:	e001      	b.n	8003dc0 <HAL_ADC_Init+0x138>
 8003dbc:	2380      	movs	r3, #128	; 0x80
 8003dbe:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8003dc0:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	212c      	movs	r1, #44	; 0x2c
 8003dc6:	5c5b      	ldrb	r3, [r3, r1]
 8003dc8:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003dca:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003dcc:	69ba      	ldr	r2, [r7, #24]
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2220      	movs	r2, #32
 8003dd6:	5c9b      	ldrb	r3, [r3, r2]
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d115      	bne.n	8003e08 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	7e9b      	ldrb	r3, [r3, #26]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d105      	bne.n	8003df0 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003de4:	69bb      	ldr	r3, [r7, #24]
 8003de6:	2280      	movs	r2, #128	; 0x80
 8003de8:	0252      	lsls	r2, r2, #9
 8003dea:	4313      	orrs	r3, r2
 8003dec:	61bb      	str	r3, [r7, #24]
 8003dee:	e00b      	b.n	8003e08 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003df4:	2220      	movs	r2, #32
 8003df6:	431a      	orrs	r2, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e00:	2201      	movs	r2, #1
 8003e02:	431a      	orrs	r2, r3
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d00a      	beq.n	8003e26 <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e14:	23e0      	movs	r3, #224	; 0xe0
 8003e16:	005b      	lsls	r3, r3, #1
 8003e18:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	69ba      	ldr	r2, [r7, #24]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	4a65      	ldr	r2, [pc, #404]	; (8003fc4 <HAL_ADC_Init+0x33c>)
 8003e2e:	4013      	ands	r3, r2
 8003e30:	0019      	movs	r1, r3
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	69ba      	ldr	r2, [r7, #24]
 8003e38:	430a      	orrs	r2, r1
 8003e3a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	0f9b      	lsrs	r3, r3, #30
 8003e42:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	697a      	ldr	r2, [r7, #20]
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	223c      	movs	r2, #60	; 0x3c
 8003e54:	5c9b      	ldrb	r3, [r3, r2]
 8003e56:	2b01      	cmp	r3, #1
 8003e58:	d111      	bne.n	8003e7e <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	0f9b      	lsrs	r3, r3, #30
 8003e60:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003e66:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8003e6c:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8003e72:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	4313      	orrs	r3, r2
 8003e78:	2201      	movs	r2, #1
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	691b      	ldr	r3, [r3, #16]
 8003e84:	4a50      	ldr	r2, [pc, #320]	; (8003fc8 <HAL_ADC_Init+0x340>)
 8003e86:	4013      	ands	r3, r2
 8003e88:	0019      	movs	r1, r3
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	697a      	ldr	r2, [r7, #20]
 8003e90:	430a      	orrs	r2, r1
 8003e92:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	685a      	ldr	r2, [r3, #4]
 8003e98:	23c0      	movs	r3, #192	; 0xc0
 8003e9a:	061b      	lsls	r3, r3, #24
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d018      	beq.n	8003ed2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003ea4:	2380      	movs	r3, #128	; 0x80
 8003ea6:	05db      	lsls	r3, r3, #23
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d012      	beq.n	8003ed2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003eb0:	2380      	movs	r3, #128	; 0x80
 8003eb2:	061b      	lsls	r3, r3, #24
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d00c      	beq.n	8003ed2 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8003eb8:	4b44      	ldr	r3, [pc, #272]	; (8003fcc <HAL_ADC_Init+0x344>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a44      	ldr	r2, [pc, #272]	; (8003fd0 <HAL_ADC_Init+0x348>)
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	0019      	movs	r1, r3
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	685a      	ldr	r2, [r3, #4]
 8003ec6:	23f0      	movs	r3, #240	; 0xf0
 8003ec8:	039b      	lsls	r3, r3, #14
 8003eca:	401a      	ands	r2, r3
 8003ecc:	4b3f      	ldr	r3, [pc, #252]	; (8003fcc <HAL_ADC_Init+0x344>)
 8003ece:	430a      	orrs	r2, r1
 8003ed0:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6818      	ldr	r0, [r3, #0]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003eda:	001a      	movs	r2, r3
 8003edc:	2100      	movs	r1, #0
 8003ede:	f7ff fdf6 	bl	8003ace <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6818      	ldr	r0, [r3, #0]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eea:	493a      	ldr	r1, [pc, #232]	; (8003fd4 <HAL_ADC_Init+0x34c>)
 8003eec:	001a      	movs	r2, r3
 8003eee:	f7ff fdee 	bl	8003ace <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	691b      	ldr	r3, [r3, #16]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d109      	bne.n	8003f0e <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	2110      	movs	r1, #16
 8003f06:	4249      	negs	r1, r1
 8003f08:	430a      	orrs	r2, r1
 8003f0a:	629a      	str	r2, [r3, #40]	; 0x28
 8003f0c:	e018      	b.n	8003f40 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	691a      	ldr	r2, [r3, #16]
 8003f12:	2380      	movs	r3, #128	; 0x80
 8003f14:	039b      	lsls	r3, r3, #14
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d112      	bne.n	8003f40 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	69db      	ldr	r3, [r3, #28]
 8003f24:	3b01      	subs	r3, #1
 8003f26:	009b      	lsls	r3, r3, #2
 8003f28:	221c      	movs	r2, #28
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	2210      	movs	r2, #16
 8003f2e:	4252      	negs	r2, r2
 8003f30:	409a      	lsls	r2, r3
 8003f32:	0011      	movs	r1, r2
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	430a      	orrs	r2, r1
 8003f3e:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	2100      	movs	r1, #0
 8003f46:	0018      	movs	r0, r3
 8003f48:	f7ff fdde 	bl	8003b08 <LL_ADC_GetSamplingTimeCommonChannels>
 8003f4c:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003f52:	429a      	cmp	r2, r3
 8003f54:	d10b      	bne.n	8003f6e <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f60:	2203      	movs	r2, #3
 8003f62:	4393      	bics	r3, r2
 8003f64:	2201      	movs	r2, #1
 8003f66:	431a      	orrs	r2, r3
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003f6c:	e01c      	b.n	8003fa8 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f72:	2212      	movs	r2, #18
 8003f74:	4393      	bics	r3, r2
 8003f76:	2210      	movs	r2, #16
 8003f78:	431a      	orrs	r2, r3
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f82:	2201      	movs	r2, #1
 8003f84:	431a      	orrs	r2, r3
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8003f8a:	231f      	movs	r3, #31
 8003f8c:	18fb      	adds	r3, r7, r3
 8003f8e:	2201      	movs	r2, #1
 8003f90:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003f92:	e009      	b.n	8003fa8 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f98:	2210      	movs	r2, #16
 8003f9a:	431a      	orrs	r2, r3
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003fa0:	231f      	movs	r3, #31
 8003fa2:	18fb      	adds	r3, r7, r3
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8003fa8:	231f      	movs	r3, #31
 8003faa:	18fb      	adds	r3, r7, r3
 8003fac:	781b      	ldrb	r3, [r3, #0]
}
 8003fae:	0018      	movs	r0, r3
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	b008      	add	sp, #32
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	46c0      	nop			; (mov r8, r8)
 8003fb8:	20000378 	.word	0x20000378
 8003fbc:	00030d40 	.word	0x00030d40
 8003fc0:	fffffefd 	.word	0xfffffefd
 8003fc4:	fffe0201 	.word	0xfffe0201
 8003fc8:	1ffffc02 	.word	0x1ffffc02
 8003fcc:	40012708 	.word	0x40012708
 8003fd0:	ffc3ffff 	.word	0xffc3ffff
 8003fd4:	07ffff04 	.word	0x07ffff04

08003fd8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b086      	sub	sp, #24
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
 8003fe0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003fe2:	2317      	movs	r3, #23
 8003fe4:	18fb      	adds	r3, r7, r3
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003fea:	2300      	movs	r3, #0
 8003fec:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2254      	movs	r2, #84	; 0x54
 8003ff2:	5c9b      	ldrb	r3, [r3, r2]
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d101      	bne.n	8003ffc <HAL_ADC_ConfigChannel+0x24>
 8003ff8:	2302      	movs	r3, #2
 8003ffa:	e1c0      	b.n	800437e <HAL_ADC_ConfigChannel+0x3a6>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2254      	movs	r2, #84	; 0x54
 8004000:	2101      	movs	r1, #1
 8004002:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	0018      	movs	r0, r3
 800400a:	f7ff fe2c 	bl	8003c66 <LL_ADC_REG_IsConversionOngoing>
 800400e:	1e03      	subs	r3, r0, #0
 8004010:	d000      	beq.n	8004014 <HAL_ADC_ConfigChannel+0x3c>
 8004012:	e1a3      	b.n	800435c <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	2b02      	cmp	r3, #2
 800401a:	d100      	bne.n	800401e <HAL_ADC_ConfigChannel+0x46>
 800401c:	e143      	b.n	80042a6 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	691a      	ldr	r2, [r3, #16]
 8004022:	2380      	movs	r3, #128	; 0x80
 8004024:	061b      	lsls	r3, r3, #24
 8004026:	429a      	cmp	r2, r3
 8004028:	d004      	beq.n	8004034 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800402e:	4ac1      	ldr	r2, [pc, #772]	; (8004334 <HAL_ADC_ConfigChannel+0x35c>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d108      	bne.n	8004046 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681a      	ldr	r2, [r3, #0]
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	0019      	movs	r1, r3
 800403e:	0010      	movs	r0, r2
 8004040:	f7ff fd99 	bl	8003b76 <LL_ADC_REG_SetSequencerChAdd>
 8004044:	e0c9      	b.n	80041da <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	211f      	movs	r1, #31
 8004050:	400b      	ands	r3, r1
 8004052:	210f      	movs	r1, #15
 8004054:	4099      	lsls	r1, r3
 8004056:	000b      	movs	r3, r1
 8004058:	43db      	mvns	r3, r3
 800405a:	4013      	ands	r3, r2
 800405c:	0019      	movs	r1, r3
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	035b      	lsls	r3, r3, #13
 8004064:	0b5b      	lsrs	r3, r3, #13
 8004066:	d105      	bne.n	8004074 <HAL_ADC_ConfigChannel+0x9c>
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	0e9b      	lsrs	r3, r3, #26
 800406e:	221f      	movs	r2, #31
 8004070:	4013      	ands	r3, r2
 8004072:	e098      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x1ce>
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	2201      	movs	r2, #1
 800407a:	4013      	ands	r3, r2
 800407c:	d000      	beq.n	8004080 <HAL_ADC_ConfigChannel+0xa8>
 800407e:	e091      	b.n	80041a4 <HAL_ADC_ConfigChannel+0x1cc>
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	2202      	movs	r2, #2
 8004086:	4013      	ands	r3, r2
 8004088:	d000      	beq.n	800408c <HAL_ADC_ConfigChannel+0xb4>
 800408a:	e089      	b.n	80041a0 <HAL_ADC_ConfigChannel+0x1c8>
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	2204      	movs	r2, #4
 8004092:	4013      	ands	r3, r2
 8004094:	d000      	beq.n	8004098 <HAL_ADC_ConfigChannel+0xc0>
 8004096:	e081      	b.n	800419c <HAL_ADC_ConfigChannel+0x1c4>
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	2208      	movs	r2, #8
 800409e:	4013      	ands	r3, r2
 80040a0:	d000      	beq.n	80040a4 <HAL_ADC_ConfigChannel+0xcc>
 80040a2:	e079      	b.n	8004198 <HAL_ADC_ConfigChannel+0x1c0>
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	2210      	movs	r2, #16
 80040aa:	4013      	ands	r3, r2
 80040ac:	d000      	beq.n	80040b0 <HAL_ADC_ConfigChannel+0xd8>
 80040ae:	e071      	b.n	8004194 <HAL_ADC_ConfigChannel+0x1bc>
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	2220      	movs	r2, #32
 80040b6:	4013      	ands	r3, r2
 80040b8:	d000      	beq.n	80040bc <HAL_ADC_ConfigChannel+0xe4>
 80040ba:	e069      	b.n	8004190 <HAL_ADC_ConfigChannel+0x1b8>
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	2240      	movs	r2, #64	; 0x40
 80040c2:	4013      	ands	r3, r2
 80040c4:	d000      	beq.n	80040c8 <HAL_ADC_ConfigChannel+0xf0>
 80040c6:	e061      	b.n	800418c <HAL_ADC_ConfigChannel+0x1b4>
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	2280      	movs	r2, #128	; 0x80
 80040ce:	4013      	ands	r3, r2
 80040d0:	d000      	beq.n	80040d4 <HAL_ADC_ConfigChannel+0xfc>
 80040d2:	e059      	b.n	8004188 <HAL_ADC_ConfigChannel+0x1b0>
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	2380      	movs	r3, #128	; 0x80
 80040da:	005b      	lsls	r3, r3, #1
 80040dc:	4013      	ands	r3, r2
 80040de:	d151      	bne.n	8004184 <HAL_ADC_ConfigChannel+0x1ac>
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	2380      	movs	r3, #128	; 0x80
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	4013      	ands	r3, r2
 80040ea:	d149      	bne.n	8004180 <HAL_ADC_ConfigChannel+0x1a8>
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	2380      	movs	r3, #128	; 0x80
 80040f2:	00db      	lsls	r3, r3, #3
 80040f4:	4013      	ands	r3, r2
 80040f6:	d141      	bne.n	800417c <HAL_ADC_ConfigChannel+0x1a4>
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	681a      	ldr	r2, [r3, #0]
 80040fc:	2380      	movs	r3, #128	; 0x80
 80040fe:	011b      	lsls	r3, r3, #4
 8004100:	4013      	ands	r3, r2
 8004102:	d139      	bne.n	8004178 <HAL_ADC_ConfigChannel+0x1a0>
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	2380      	movs	r3, #128	; 0x80
 800410a:	015b      	lsls	r3, r3, #5
 800410c:	4013      	ands	r3, r2
 800410e:	d131      	bne.n	8004174 <HAL_ADC_ConfigChannel+0x19c>
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	2380      	movs	r3, #128	; 0x80
 8004116:	019b      	lsls	r3, r3, #6
 8004118:	4013      	ands	r3, r2
 800411a:	d129      	bne.n	8004170 <HAL_ADC_ConfigChannel+0x198>
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	2380      	movs	r3, #128	; 0x80
 8004122:	01db      	lsls	r3, r3, #7
 8004124:	4013      	ands	r3, r2
 8004126:	d121      	bne.n	800416c <HAL_ADC_ConfigChannel+0x194>
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	2380      	movs	r3, #128	; 0x80
 800412e:	021b      	lsls	r3, r3, #8
 8004130:	4013      	ands	r3, r2
 8004132:	d119      	bne.n	8004168 <HAL_ADC_ConfigChannel+0x190>
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	2380      	movs	r3, #128	; 0x80
 800413a:	025b      	lsls	r3, r3, #9
 800413c:	4013      	ands	r3, r2
 800413e:	d111      	bne.n	8004164 <HAL_ADC_ConfigChannel+0x18c>
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	2380      	movs	r3, #128	; 0x80
 8004146:	029b      	lsls	r3, r3, #10
 8004148:	4013      	ands	r3, r2
 800414a:	d109      	bne.n	8004160 <HAL_ADC_ConfigChannel+0x188>
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	2380      	movs	r3, #128	; 0x80
 8004152:	02db      	lsls	r3, r3, #11
 8004154:	4013      	ands	r3, r2
 8004156:	d001      	beq.n	800415c <HAL_ADC_ConfigChannel+0x184>
 8004158:	2312      	movs	r3, #18
 800415a:	e024      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x1ce>
 800415c:	2300      	movs	r3, #0
 800415e:	e022      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x1ce>
 8004160:	2311      	movs	r3, #17
 8004162:	e020      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x1ce>
 8004164:	2310      	movs	r3, #16
 8004166:	e01e      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x1ce>
 8004168:	230f      	movs	r3, #15
 800416a:	e01c      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x1ce>
 800416c:	230e      	movs	r3, #14
 800416e:	e01a      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x1ce>
 8004170:	230d      	movs	r3, #13
 8004172:	e018      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x1ce>
 8004174:	230c      	movs	r3, #12
 8004176:	e016      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x1ce>
 8004178:	230b      	movs	r3, #11
 800417a:	e014      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x1ce>
 800417c:	230a      	movs	r3, #10
 800417e:	e012      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x1ce>
 8004180:	2309      	movs	r3, #9
 8004182:	e010      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x1ce>
 8004184:	2308      	movs	r3, #8
 8004186:	e00e      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x1ce>
 8004188:	2307      	movs	r3, #7
 800418a:	e00c      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x1ce>
 800418c:	2306      	movs	r3, #6
 800418e:	e00a      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x1ce>
 8004190:	2305      	movs	r3, #5
 8004192:	e008      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x1ce>
 8004194:	2304      	movs	r3, #4
 8004196:	e006      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x1ce>
 8004198:	2303      	movs	r3, #3
 800419a:	e004      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x1ce>
 800419c:	2302      	movs	r3, #2
 800419e:	e002      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x1ce>
 80041a0:	2301      	movs	r3, #1
 80041a2:	e000      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x1ce>
 80041a4:	2300      	movs	r3, #0
 80041a6:	683a      	ldr	r2, [r7, #0]
 80041a8:	6852      	ldr	r2, [r2, #4]
 80041aa:	201f      	movs	r0, #31
 80041ac:	4002      	ands	r2, r0
 80041ae:	4093      	lsls	r3, r2
 80041b0:	000a      	movs	r2, r1
 80041b2:	431a      	orrs	r2, r3
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	089b      	lsrs	r3, r3, #2
 80041be:	1c5a      	adds	r2, r3, #1
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	69db      	ldr	r3, [r3, #28]
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d808      	bhi.n	80041da <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6818      	ldr	r0, [r3, #0]
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	6859      	ldr	r1, [r3, #4]
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	001a      	movs	r2, r3
 80041d6:	f7ff fcae 	bl	8003b36 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6818      	ldr	r0, [r3, #0]
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	6819      	ldr	r1, [r3, #0]
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	001a      	movs	r2, r3
 80041e8:	f7ff fce8 	bl	8003bbc <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	db00      	blt.n	80041f6 <HAL_ADC_ConfigChannel+0x21e>
 80041f4:	e0bc      	b.n	8004370 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80041f6:	4b50      	ldr	r3, [pc, #320]	; (8004338 <HAL_ADC_ConfigChannel+0x360>)
 80041f8:	0018      	movs	r0, r3
 80041fa:	f7ff fc5b 	bl	8003ab4 <LL_ADC_GetCommonPathInternalCh>
 80041fe:	0003      	movs	r3, r0
 8004200:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a4d      	ldr	r2, [pc, #308]	; (800433c <HAL_ADC_ConfigChannel+0x364>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d122      	bne.n	8004252 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800420c:	693a      	ldr	r2, [r7, #16]
 800420e:	2380      	movs	r3, #128	; 0x80
 8004210:	041b      	lsls	r3, r3, #16
 8004212:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004214:	d11d      	bne.n	8004252 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	2280      	movs	r2, #128	; 0x80
 800421a:	0412      	lsls	r2, r2, #16
 800421c:	4313      	orrs	r3, r2
 800421e:	4a46      	ldr	r2, [pc, #280]	; (8004338 <HAL_ADC_ConfigChannel+0x360>)
 8004220:	0019      	movs	r1, r3
 8004222:	0010      	movs	r0, r2
 8004224:	f7ff fc32 	bl	8003a8c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004228:	4b45      	ldr	r3, [pc, #276]	; (8004340 <HAL_ADC_ConfigChannel+0x368>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4945      	ldr	r1, [pc, #276]	; (8004344 <HAL_ADC_ConfigChannel+0x36c>)
 800422e:	0018      	movs	r0, r3
 8004230:	f7fb ff70 	bl	8000114 <__udivsi3>
 8004234:	0003      	movs	r3, r0
 8004236:	1c5a      	adds	r2, r3, #1
 8004238:	0013      	movs	r3, r2
 800423a:	005b      	lsls	r3, r3, #1
 800423c:	189b      	adds	r3, r3, r2
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004242:	e002      	b.n	800424a <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	3b01      	subs	r3, #1
 8004248:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d1f9      	bne.n	8004244 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004250:	e08e      	b.n	8004370 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a3c      	ldr	r2, [pc, #240]	; (8004348 <HAL_ADC_ConfigChannel+0x370>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d10e      	bne.n	800427a <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800425c:	693a      	ldr	r2, [r7, #16]
 800425e:	2380      	movs	r3, #128	; 0x80
 8004260:	045b      	lsls	r3, r3, #17
 8004262:	4013      	ands	r3, r2
 8004264:	d109      	bne.n	800427a <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	2280      	movs	r2, #128	; 0x80
 800426a:	0452      	lsls	r2, r2, #17
 800426c:	4313      	orrs	r3, r2
 800426e:	4a32      	ldr	r2, [pc, #200]	; (8004338 <HAL_ADC_ConfigChannel+0x360>)
 8004270:	0019      	movs	r1, r3
 8004272:	0010      	movs	r0, r2
 8004274:	f7ff fc0a 	bl	8003a8c <LL_ADC_SetCommonPathInternalCh>
 8004278:	e07a      	b.n	8004370 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a33      	ldr	r2, [pc, #204]	; (800434c <HAL_ADC_ConfigChannel+0x374>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d000      	beq.n	8004286 <HAL_ADC_ConfigChannel+0x2ae>
 8004284:	e074      	b.n	8004370 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004286:	693a      	ldr	r2, [r7, #16]
 8004288:	2380      	movs	r3, #128	; 0x80
 800428a:	03db      	lsls	r3, r3, #15
 800428c:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800428e:	d000      	beq.n	8004292 <HAL_ADC_ConfigChannel+0x2ba>
 8004290:	e06e      	b.n	8004370 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	2280      	movs	r2, #128	; 0x80
 8004296:	03d2      	lsls	r2, r2, #15
 8004298:	4313      	orrs	r3, r2
 800429a:	4a27      	ldr	r2, [pc, #156]	; (8004338 <HAL_ADC_ConfigChannel+0x360>)
 800429c:	0019      	movs	r1, r3
 800429e:	0010      	movs	r0, r2
 80042a0:	f7ff fbf4 	bl	8003a8c <LL_ADC_SetCommonPathInternalCh>
 80042a4:	e064      	b.n	8004370 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	691a      	ldr	r2, [r3, #16]
 80042aa:	2380      	movs	r3, #128	; 0x80
 80042ac:	061b      	lsls	r3, r3, #24
 80042ae:	429a      	cmp	r2, r3
 80042b0:	d004      	beq.n	80042bc <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80042b6:	4a1f      	ldr	r2, [pc, #124]	; (8004334 <HAL_ADC_ConfigChannel+0x35c>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d107      	bne.n	80042cc <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	0019      	movs	r1, r3
 80042c6:	0010      	movs	r0, r2
 80042c8:	f7ff fc66 	bl	8003b98 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	da4d      	bge.n	8004370 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80042d4:	4b18      	ldr	r3, [pc, #96]	; (8004338 <HAL_ADC_ConfigChannel+0x360>)
 80042d6:	0018      	movs	r0, r3
 80042d8:	f7ff fbec 	bl	8003ab4 <LL_ADC_GetCommonPathInternalCh>
 80042dc:	0003      	movs	r3, r0
 80042de:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a15      	ldr	r2, [pc, #84]	; (800433c <HAL_ADC_ConfigChannel+0x364>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d108      	bne.n	80042fc <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	4a18      	ldr	r2, [pc, #96]	; (8004350 <HAL_ADC_ConfigChannel+0x378>)
 80042ee:	4013      	ands	r3, r2
 80042f0:	4a11      	ldr	r2, [pc, #68]	; (8004338 <HAL_ADC_ConfigChannel+0x360>)
 80042f2:	0019      	movs	r1, r3
 80042f4:	0010      	movs	r0, r2
 80042f6:	f7ff fbc9 	bl	8003a8c <LL_ADC_SetCommonPathInternalCh>
 80042fa:	e039      	b.n	8004370 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a11      	ldr	r2, [pc, #68]	; (8004348 <HAL_ADC_ConfigChannel+0x370>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d108      	bne.n	8004318 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004306:	693b      	ldr	r3, [r7, #16]
 8004308:	4a12      	ldr	r2, [pc, #72]	; (8004354 <HAL_ADC_ConfigChannel+0x37c>)
 800430a:	4013      	ands	r3, r2
 800430c:	4a0a      	ldr	r2, [pc, #40]	; (8004338 <HAL_ADC_ConfigChannel+0x360>)
 800430e:	0019      	movs	r1, r3
 8004310:	0010      	movs	r0, r2
 8004312:	f7ff fbbb 	bl	8003a8c <LL_ADC_SetCommonPathInternalCh>
 8004316:	e02b      	b.n	8004370 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a0b      	ldr	r2, [pc, #44]	; (800434c <HAL_ADC_ConfigChannel+0x374>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d126      	bne.n	8004370 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	4a0c      	ldr	r2, [pc, #48]	; (8004358 <HAL_ADC_ConfigChannel+0x380>)
 8004326:	4013      	ands	r3, r2
 8004328:	4a03      	ldr	r2, [pc, #12]	; (8004338 <HAL_ADC_ConfigChannel+0x360>)
 800432a:	0019      	movs	r1, r3
 800432c:	0010      	movs	r0, r2
 800432e:	f7ff fbad 	bl	8003a8c <LL_ADC_SetCommonPathInternalCh>
 8004332:	e01d      	b.n	8004370 <HAL_ADC_ConfigChannel+0x398>
 8004334:	80000004 	.word	0x80000004
 8004338:	40012708 	.word	0x40012708
 800433c:	b0001000 	.word	0xb0001000
 8004340:	20000378 	.word	0x20000378
 8004344:	00030d40 	.word	0x00030d40
 8004348:	b8004000 	.word	0xb8004000
 800434c:	b4002000 	.word	0xb4002000
 8004350:	ff7fffff 	.word	0xff7fffff
 8004354:	feffffff 	.word	0xfeffffff
 8004358:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004360:	2220      	movs	r2, #32
 8004362:	431a      	orrs	r2, r3
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004368:	2317      	movs	r3, #23
 800436a:	18fb      	adds	r3, r7, r3
 800436c:	2201      	movs	r2, #1
 800436e:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2254      	movs	r2, #84	; 0x54
 8004374:	2100      	movs	r1, #0
 8004376:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8004378:	2317      	movs	r3, #23
 800437a:	18fb      	adds	r3, r7, r3
 800437c:	781b      	ldrb	r3, [r3, #0]
}
 800437e:	0018      	movs	r0, r3
 8004380:	46bd      	mov	sp, r7
 8004382:	b006      	add	sp, #24
 8004384:	bd80      	pop	{r7, pc}
 8004386:	46c0      	nop			; (mov r8, r8)

08004388 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b082      	sub	sp, #8
 800438c:	af00      	add	r7, sp, #0
 800438e:	0002      	movs	r2, r0
 8004390:	1dfb      	adds	r3, r7, #7
 8004392:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004394:	1dfb      	adds	r3, r7, #7
 8004396:	781b      	ldrb	r3, [r3, #0]
 8004398:	2b7f      	cmp	r3, #127	; 0x7f
 800439a:	d809      	bhi.n	80043b0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800439c:	1dfb      	adds	r3, r7, #7
 800439e:	781b      	ldrb	r3, [r3, #0]
 80043a0:	001a      	movs	r2, r3
 80043a2:	231f      	movs	r3, #31
 80043a4:	401a      	ands	r2, r3
 80043a6:	4b04      	ldr	r3, [pc, #16]	; (80043b8 <__NVIC_EnableIRQ+0x30>)
 80043a8:	2101      	movs	r1, #1
 80043aa:	4091      	lsls	r1, r2
 80043ac:	000a      	movs	r2, r1
 80043ae:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80043b0:	46c0      	nop			; (mov r8, r8)
 80043b2:	46bd      	mov	sp, r7
 80043b4:	b002      	add	sp, #8
 80043b6:	bd80      	pop	{r7, pc}
 80043b8:	e000e100 	.word	0xe000e100

080043bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80043bc:	b590      	push	{r4, r7, lr}
 80043be:	b083      	sub	sp, #12
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	0002      	movs	r2, r0
 80043c4:	6039      	str	r1, [r7, #0]
 80043c6:	1dfb      	adds	r3, r7, #7
 80043c8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80043ca:	1dfb      	adds	r3, r7, #7
 80043cc:	781b      	ldrb	r3, [r3, #0]
 80043ce:	2b7f      	cmp	r3, #127	; 0x7f
 80043d0:	d828      	bhi.n	8004424 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80043d2:	4a2f      	ldr	r2, [pc, #188]	; (8004490 <__NVIC_SetPriority+0xd4>)
 80043d4:	1dfb      	adds	r3, r7, #7
 80043d6:	781b      	ldrb	r3, [r3, #0]
 80043d8:	b25b      	sxtb	r3, r3
 80043da:	089b      	lsrs	r3, r3, #2
 80043dc:	33c0      	adds	r3, #192	; 0xc0
 80043de:	009b      	lsls	r3, r3, #2
 80043e0:	589b      	ldr	r3, [r3, r2]
 80043e2:	1dfa      	adds	r2, r7, #7
 80043e4:	7812      	ldrb	r2, [r2, #0]
 80043e6:	0011      	movs	r1, r2
 80043e8:	2203      	movs	r2, #3
 80043ea:	400a      	ands	r2, r1
 80043ec:	00d2      	lsls	r2, r2, #3
 80043ee:	21ff      	movs	r1, #255	; 0xff
 80043f0:	4091      	lsls	r1, r2
 80043f2:	000a      	movs	r2, r1
 80043f4:	43d2      	mvns	r2, r2
 80043f6:	401a      	ands	r2, r3
 80043f8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	019b      	lsls	r3, r3, #6
 80043fe:	22ff      	movs	r2, #255	; 0xff
 8004400:	401a      	ands	r2, r3
 8004402:	1dfb      	adds	r3, r7, #7
 8004404:	781b      	ldrb	r3, [r3, #0]
 8004406:	0018      	movs	r0, r3
 8004408:	2303      	movs	r3, #3
 800440a:	4003      	ands	r3, r0
 800440c:	00db      	lsls	r3, r3, #3
 800440e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004410:	481f      	ldr	r0, [pc, #124]	; (8004490 <__NVIC_SetPriority+0xd4>)
 8004412:	1dfb      	adds	r3, r7, #7
 8004414:	781b      	ldrb	r3, [r3, #0]
 8004416:	b25b      	sxtb	r3, r3
 8004418:	089b      	lsrs	r3, r3, #2
 800441a:	430a      	orrs	r2, r1
 800441c:	33c0      	adds	r3, #192	; 0xc0
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004422:	e031      	b.n	8004488 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004424:	4a1b      	ldr	r2, [pc, #108]	; (8004494 <__NVIC_SetPriority+0xd8>)
 8004426:	1dfb      	adds	r3, r7, #7
 8004428:	781b      	ldrb	r3, [r3, #0]
 800442a:	0019      	movs	r1, r3
 800442c:	230f      	movs	r3, #15
 800442e:	400b      	ands	r3, r1
 8004430:	3b08      	subs	r3, #8
 8004432:	089b      	lsrs	r3, r3, #2
 8004434:	3306      	adds	r3, #6
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	18d3      	adds	r3, r2, r3
 800443a:	3304      	adds	r3, #4
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	1dfa      	adds	r2, r7, #7
 8004440:	7812      	ldrb	r2, [r2, #0]
 8004442:	0011      	movs	r1, r2
 8004444:	2203      	movs	r2, #3
 8004446:	400a      	ands	r2, r1
 8004448:	00d2      	lsls	r2, r2, #3
 800444a:	21ff      	movs	r1, #255	; 0xff
 800444c:	4091      	lsls	r1, r2
 800444e:	000a      	movs	r2, r1
 8004450:	43d2      	mvns	r2, r2
 8004452:	401a      	ands	r2, r3
 8004454:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	019b      	lsls	r3, r3, #6
 800445a:	22ff      	movs	r2, #255	; 0xff
 800445c:	401a      	ands	r2, r3
 800445e:	1dfb      	adds	r3, r7, #7
 8004460:	781b      	ldrb	r3, [r3, #0]
 8004462:	0018      	movs	r0, r3
 8004464:	2303      	movs	r3, #3
 8004466:	4003      	ands	r3, r0
 8004468:	00db      	lsls	r3, r3, #3
 800446a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800446c:	4809      	ldr	r0, [pc, #36]	; (8004494 <__NVIC_SetPriority+0xd8>)
 800446e:	1dfb      	adds	r3, r7, #7
 8004470:	781b      	ldrb	r3, [r3, #0]
 8004472:	001c      	movs	r4, r3
 8004474:	230f      	movs	r3, #15
 8004476:	4023      	ands	r3, r4
 8004478:	3b08      	subs	r3, #8
 800447a:	089b      	lsrs	r3, r3, #2
 800447c:	430a      	orrs	r2, r1
 800447e:	3306      	adds	r3, #6
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	18c3      	adds	r3, r0, r3
 8004484:	3304      	adds	r3, #4
 8004486:	601a      	str	r2, [r3, #0]
}
 8004488:	46c0      	nop			; (mov r8, r8)
 800448a:	46bd      	mov	sp, r7
 800448c:	b003      	add	sp, #12
 800448e:	bd90      	pop	{r4, r7, pc}
 8004490:	e000e100 	.word	0xe000e100
 8004494:	e000ed00 	.word	0xe000ed00

08004498 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b082      	sub	sp, #8
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	1e5a      	subs	r2, r3, #1
 80044a4:	2380      	movs	r3, #128	; 0x80
 80044a6:	045b      	lsls	r3, r3, #17
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d301      	bcc.n	80044b0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80044ac:	2301      	movs	r3, #1
 80044ae:	e010      	b.n	80044d2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80044b0:	4b0a      	ldr	r3, [pc, #40]	; (80044dc <SysTick_Config+0x44>)
 80044b2:	687a      	ldr	r2, [r7, #4]
 80044b4:	3a01      	subs	r2, #1
 80044b6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80044b8:	2301      	movs	r3, #1
 80044ba:	425b      	negs	r3, r3
 80044bc:	2103      	movs	r1, #3
 80044be:	0018      	movs	r0, r3
 80044c0:	f7ff ff7c 	bl	80043bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80044c4:	4b05      	ldr	r3, [pc, #20]	; (80044dc <SysTick_Config+0x44>)
 80044c6:	2200      	movs	r2, #0
 80044c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80044ca:	4b04      	ldr	r3, [pc, #16]	; (80044dc <SysTick_Config+0x44>)
 80044cc:	2207      	movs	r2, #7
 80044ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80044d0:	2300      	movs	r3, #0
}
 80044d2:	0018      	movs	r0, r3
 80044d4:	46bd      	mov	sp, r7
 80044d6:	b002      	add	sp, #8
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	46c0      	nop			; (mov r8, r8)
 80044dc:	e000e010 	.word	0xe000e010

080044e0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b084      	sub	sp, #16
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	60b9      	str	r1, [r7, #8]
 80044e8:	607a      	str	r2, [r7, #4]
 80044ea:	210f      	movs	r1, #15
 80044ec:	187b      	adds	r3, r7, r1
 80044ee:	1c02      	adds	r2, r0, #0
 80044f0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80044f2:	68ba      	ldr	r2, [r7, #8]
 80044f4:	187b      	adds	r3, r7, r1
 80044f6:	781b      	ldrb	r3, [r3, #0]
 80044f8:	b25b      	sxtb	r3, r3
 80044fa:	0011      	movs	r1, r2
 80044fc:	0018      	movs	r0, r3
 80044fe:	f7ff ff5d 	bl	80043bc <__NVIC_SetPriority>
}
 8004502:	46c0      	nop			; (mov r8, r8)
 8004504:	46bd      	mov	sp, r7
 8004506:	b004      	add	sp, #16
 8004508:	bd80      	pop	{r7, pc}

0800450a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800450a:	b580      	push	{r7, lr}
 800450c:	b082      	sub	sp, #8
 800450e:	af00      	add	r7, sp, #0
 8004510:	0002      	movs	r2, r0
 8004512:	1dfb      	adds	r3, r7, #7
 8004514:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004516:	1dfb      	adds	r3, r7, #7
 8004518:	781b      	ldrb	r3, [r3, #0]
 800451a:	b25b      	sxtb	r3, r3
 800451c:	0018      	movs	r0, r3
 800451e:	f7ff ff33 	bl	8004388 <__NVIC_EnableIRQ>
}
 8004522:	46c0      	nop			; (mov r8, r8)
 8004524:	46bd      	mov	sp, r7
 8004526:	b002      	add	sp, #8
 8004528:	bd80      	pop	{r7, pc}

0800452a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800452a:	b580      	push	{r7, lr}
 800452c:	b082      	sub	sp, #8
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	0018      	movs	r0, r3
 8004536:	f7ff ffaf 	bl	8004498 <SysTick_Config>
 800453a:	0003      	movs	r3, r0
}
 800453c:	0018      	movs	r0, r3
 800453e:	46bd      	mov	sp, r7
 8004540:	b002      	add	sp, #8
 8004542:	bd80      	pop	{r7, pc}

08004544 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b082      	sub	sp, #8
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d101      	bne.n	8004556 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e077      	b.n	8004646 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a3d      	ldr	r2, [pc, #244]	; (8004650 <HAL_DMA_Init+0x10c>)
 800455c:	4694      	mov	ip, r2
 800455e:	4463      	add	r3, ip
 8004560:	2114      	movs	r1, #20
 8004562:	0018      	movs	r0, r3
 8004564:	f7fb fdd6 	bl	8000114 <__udivsi3>
 8004568:	0003      	movs	r3, r0
 800456a:	009a      	lsls	r2, r3, #2
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2225      	movs	r2, #37	; 0x25
 8004574:	2102      	movs	r1, #2
 8004576:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4934      	ldr	r1, [pc, #208]	; (8004654 <HAL_DMA_Init+0x110>)
 8004584:	400a      	ands	r2, r1
 8004586:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	6819      	ldr	r1, [r3, #0]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	689a      	ldr	r2, [r3, #8]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	68db      	ldr	r3, [r3, #12]
 8004596:	431a      	orrs	r2, r3
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	691b      	ldr	r3, [r3, #16]
 800459c:	431a      	orrs	r2, r3
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	695b      	ldr	r3, [r3, #20]
 80045a2:	431a      	orrs	r2, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	699b      	ldr	r3, [r3, #24]
 80045a8:	431a      	orrs	r2, r3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	69db      	ldr	r3, [r3, #28]
 80045ae:	431a      	orrs	r2, r3
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6a1b      	ldr	r3, [r3, #32]
 80045b4:	431a      	orrs	r2, r3
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	430a      	orrs	r2, r1
 80045bc:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	0018      	movs	r0, r3
 80045c2:	f000 f9c7 	bl	8004954 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	689a      	ldr	r2, [r3, #8]
 80045ca:	2380      	movs	r3, #128	; 0x80
 80045cc:	01db      	lsls	r3, r3, #7
 80045ce:	429a      	cmp	r2, r3
 80045d0:	d102      	bne.n	80045d8 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2200      	movs	r2, #0
 80045d6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	685a      	ldr	r2, [r3, #4]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045e0:	213f      	movs	r1, #63	; 0x3f
 80045e2:	400a      	ands	r2, r1
 80045e4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045ea:	687a      	ldr	r2, [r7, #4]
 80045ec:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80045ee:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d011      	beq.n	800461c <HAL_DMA_Init+0xd8>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	2b04      	cmp	r3, #4
 80045fe:	d80d      	bhi.n	800461c <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	0018      	movs	r0, r3
 8004604:	f000 f9d2 	bl	80049ac <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800460c:	2200      	movs	r2, #0
 800460e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004614:	687a      	ldr	r2, [r7, #4]
 8004616:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004618:	605a      	str	r2, [r3, #4]
 800461a:	e008      	b.n	800462e <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2200      	movs	r2, #0
 8004620:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2200      	movs	r2, #0
 8004626:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2200      	movs	r2, #0
 800462c:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2200      	movs	r2, #0
 8004632:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2225      	movs	r2, #37	; 0x25
 8004638:	2101      	movs	r1, #1
 800463a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2224      	movs	r2, #36	; 0x24
 8004640:	2100      	movs	r1, #0
 8004642:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004644:	2300      	movs	r3, #0
}
 8004646:	0018      	movs	r0, r3
 8004648:	46bd      	mov	sp, r7
 800464a:	b002      	add	sp, #8
 800464c:	bd80      	pop	{r7, pc}
 800464e:	46c0      	nop			; (mov r8, r8)
 8004650:	bffdfff8 	.word	0xbffdfff8
 8004654:	ffff800f 	.word	0xffff800f

08004658 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b082      	sub	sp, #8
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d101      	bne.n	800466a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e050      	b.n	800470c <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2225      	movs	r2, #37	; 0x25
 800466e:	5c9b      	ldrb	r3, [r3, r2]
 8004670:	b2db      	uxtb	r3, r3
 8004672:	2b02      	cmp	r3, #2
 8004674:	d008      	beq.n	8004688 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2204      	movs	r2, #4
 800467a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2224      	movs	r2, #36	; 0x24
 8004680:	2100      	movs	r1, #0
 8004682:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	e041      	b.n	800470c <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	210e      	movs	r1, #14
 8004694:	438a      	bics	r2, r1
 8004696:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046a2:	491c      	ldr	r1, [pc, #112]	; (8004714 <HAL_DMA_Abort+0xbc>)
 80046a4:	400a      	ands	r2, r1
 80046a6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	2101      	movs	r1, #1
 80046b4:	438a      	bics	r2, r1
 80046b6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 80046b8:	4b17      	ldr	r3, [pc, #92]	; (8004718 <HAL_DMA_Abort+0xc0>)
 80046ba:	6859      	ldr	r1, [r3, #4]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046c0:	221c      	movs	r2, #28
 80046c2:	4013      	ands	r3, r2
 80046c4:	2201      	movs	r2, #1
 80046c6:	409a      	lsls	r2, r3
 80046c8:	4b13      	ldr	r3, [pc, #76]	; (8004718 <HAL_DMA_Abort+0xc0>)
 80046ca:	430a      	orrs	r2, r1
 80046cc:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80046d6:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d00c      	beq.n	80046fa <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046ea:	490a      	ldr	r1, [pc, #40]	; (8004714 <HAL_DMA_Abort+0xbc>)
 80046ec:	400a      	ands	r2, r1
 80046ee:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046f4:	687a      	ldr	r2, [r7, #4]
 80046f6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80046f8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2225      	movs	r2, #37	; 0x25
 80046fe:	2101      	movs	r1, #1
 8004700:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2224      	movs	r2, #36	; 0x24
 8004706:	2100      	movs	r1, #0
 8004708:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 800470a:	2300      	movs	r3, #0
}
 800470c:	0018      	movs	r0, r3
 800470e:	46bd      	mov	sp, r7
 8004710:	b002      	add	sp, #8
 8004712:	bd80      	pop	{r7, pc}
 8004714:	fffffeff 	.word	0xfffffeff
 8004718:	40020000 	.word	0x40020000

0800471c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b084      	sub	sp, #16
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004724:	210f      	movs	r1, #15
 8004726:	187b      	adds	r3, r7, r1
 8004728:	2200      	movs	r2, #0
 800472a:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2225      	movs	r2, #37	; 0x25
 8004730:	5c9b      	ldrb	r3, [r3, r2]
 8004732:	b2db      	uxtb	r3, r3
 8004734:	2b02      	cmp	r3, #2
 8004736:	d006      	beq.n	8004746 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2204      	movs	r2, #4
 800473c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800473e:	187b      	adds	r3, r7, r1
 8004740:	2201      	movs	r2, #1
 8004742:	701a      	strb	r2, [r3, #0]
 8004744:	e049      	b.n	80047da <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	210e      	movs	r1, #14
 8004752:	438a      	bics	r2, r1
 8004754:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	2101      	movs	r1, #1
 8004762:	438a      	bics	r2, r1
 8004764:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004770:	491d      	ldr	r1, [pc, #116]	; (80047e8 <HAL_DMA_Abort_IT+0xcc>)
 8004772:	400a      	ands	r2, r1
 8004774:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8004776:	4b1d      	ldr	r3, [pc, #116]	; (80047ec <HAL_DMA_Abort_IT+0xd0>)
 8004778:	6859      	ldr	r1, [r3, #4]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800477e:	221c      	movs	r2, #28
 8004780:	4013      	ands	r3, r2
 8004782:	2201      	movs	r2, #1
 8004784:	409a      	lsls	r2, r3
 8004786:	4b19      	ldr	r3, [pc, #100]	; (80047ec <HAL_DMA_Abort_IT+0xd0>)
 8004788:	430a      	orrs	r2, r1
 800478a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004790:	687a      	ldr	r2, [r7, #4]
 8004792:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004794:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800479a:	2b00      	cmp	r3, #0
 800479c:	d00c      	beq.n	80047b8 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047a8:	490f      	ldr	r1, [pc, #60]	; (80047e8 <HAL_DMA_Abort_IT+0xcc>)
 80047aa:	400a      	ands	r2, r1
 80047ac:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80047b6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2225      	movs	r2, #37	; 0x25
 80047bc:	2101      	movs	r1, #1
 80047be:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2224      	movs	r2, #36	; 0x24
 80047c4:	2100      	movs	r1, #0
 80047c6:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d004      	beq.n	80047da <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047d4:	687a      	ldr	r2, [r7, #4]
 80047d6:	0010      	movs	r0, r2
 80047d8:	4798      	blx	r3
    }
  }
  return status;
 80047da:	230f      	movs	r3, #15
 80047dc:	18fb      	adds	r3, r7, r3
 80047de:	781b      	ldrb	r3, [r3, #0]
}
 80047e0:	0018      	movs	r0, r3
 80047e2:	46bd      	mov	sp, r7
 80047e4:	b004      	add	sp, #16
 80047e6:	bd80      	pop	{r7, pc}
 80047e8:	fffffeff 	.word	0xfffffeff
 80047ec:	40020000 	.word	0x40020000

080047f0 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 80047f8:	4b55      	ldr	r3, [pc, #340]	; (8004950 <HAL_DMA_IRQHandler+0x160>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480a:	221c      	movs	r2, #28
 800480c:	4013      	ands	r3, r2
 800480e:	2204      	movs	r2, #4
 8004810:	409a      	lsls	r2, r3
 8004812:	0013      	movs	r3, r2
 8004814:	68fa      	ldr	r2, [r7, #12]
 8004816:	4013      	ands	r3, r2
 8004818:	d027      	beq.n	800486a <HAL_DMA_IRQHandler+0x7a>
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	2204      	movs	r2, #4
 800481e:	4013      	ands	r3, r2
 8004820:	d023      	beq.n	800486a <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	2220      	movs	r2, #32
 800482a:	4013      	ands	r3, r2
 800482c:	d107      	bne.n	800483e <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	2104      	movs	r1, #4
 800483a:	438a      	bics	r2, r1
 800483c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 800483e:	4b44      	ldr	r3, [pc, #272]	; (8004950 <HAL_DMA_IRQHandler+0x160>)
 8004840:	6859      	ldr	r1, [r3, #4]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004846:	221c      	movs	r2, #28
 8004848:	4013      	ands	r3, r2
 800484a:	2204      	movs	r2, #4
 800484c:	409a      	lsls	r2, r3
 800484e:	4b40      	ldr	r3, [pc, #256]	; (8004950 <HAL_DMA_IRQHandler+0x160>)
 8004850:	430a      	orrs	r2, r1
 8004852:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004858:	2b00      	cmp	r3, #0
 800485a:	d100      	bne.n	800485e <HAL_DMA_IRQHandler+0x6e>
 800485c:	e073      	b.n	8004946 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004862:	687a      	ldr	r2, [r7, #4]
 8004864:	0010      	movs	r0, r2
 8004866:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8004868:	e06d      	b.n	8004946 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800486e:	221c      	movs	r2, #28
 8004870:	4013      	ands	r3, r2
 8004872:	2202      	movs	r2, #2
 8004874:	409a      	lsls	r2, r3
 8004876:	0013      	movs	r3, r2
 8004878:	68fa      	ldr	r2, [r7, #12]
 800487a:	4013      	ands	r3, r2
 800487c:	d02e      	beq.n	80048dc <HAL_DMA_IRQHandler+0xec>
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	2202      	movs	r2, #2
 8004882:	4013      	ands	r3, r2
 8004884:	d02a      	beq.n	80048dc <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	2220      	movs	r2, #32
 800488e:	4013      	ands	r3, r2
 8004890:	d10b      	bne.n	80048aa <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	210a      	movs	r1, #10
 800489e:	438a      	bics	r2, r1
 80048a0:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2225      	movs	r2, #37	; 0x25
 80048a6:	2101      	movs	r1, #1
 80048a8:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80048aa:	4b29      	ldr	r3, [pc, #164]	; (8004950 <HAL_DMA_IRQHandler+0x160>)
 80048ac:	6859      	ldr	r1, [r3, #4]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b2:	221c      	movs	r2, #28
 80048b4:	4013      	ands	r3, r2
 80048b6:	2202      	movs	r2, #2
 80048b8:	409a      	lsls	r2, r3
 80048ba:	4b25      	ldr	r3, [pc, #148]	; (8004950 <HAL_DMA_IRQHandler+0x160>)
 80048bc:	430a      	orrs	r2, r1
 80048be:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2224      	movs	r2, #36	; 0x24
 80048c4:	2100      	movs	r1, #0
 80048c6:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d03a      	beq.n	8004946 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048d4:	687a      	ldr	r2, [r7, #4]
 80048d6:	0010      	movs	r0, r2
 80048d8:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80048da:	e034      	b.n	8004946 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e0:	221c      	movs	r2, #28
 80048e2:	4013      	ands	r3, r2
 80048e4:	2208      	movs	r2, #8
 80048e6:	409a      	lsls	r2, r3
 80048e8:	0013      	movs	r3, r2
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	4013      	ands	r3, r2
 80048ee:	d02b      	beq.n	8004948 <HAL_DMA_IRQHandler+0x158>
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	2208      	movs	r2, #8
 80048f4:	4013      	ands	r3, r2
 80048f6:	d027      	beq.n	8004948 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	210e      	movs	r1, #14
 8004904:	438a      	bics	r2, r1
 8004906:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8004908:	4b11      	ldr	r3, [pc, #68]	; (8004950 <HAL_DMA_IRQHandler+0x160>)
 800490a:	6859      	ldr	r1, [r3, #4]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004910:	221c      	movs	r2, #28
 8004912:	4013      	ands	r3, r2
 8004914:	2201      	movs	r2, #1
 8004916:	409a      	lsls	r2, r3
 8004918:	4b0d      	ldr	r3, [pc, #52]	; (8004950 <HAL_DMA_IRQHandler+0x160>)
 800491a:	430a      	orrs	r2, r1
 800491c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2201      	movs	r2, #1
 8004922:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2225      	movs	r2, #37	; 0x25
 8004928:	2101      	movs	r1, #1
 800492a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2224      	movs	r2, #36	; 0x24
 8004930:	2100      	movs	r1, #0
 8004932:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004938:	2b00      	cmp	r3, #0
 800493a:	d005      	beq.n	8004948 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004940:	687a      	ldr	r2, [r7, #4]
 8004942:	0010      	movs	r0, r2
 8004944:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004946:	46c0      	nop			; (mov r8, r8)
 8004948:	46c0      	nop			; (mov r8, r8)
}
 800494a:	46bd      	mov	sp, r7
 800494c:	b004      	add	sp, #16
 800494e:	bd80      	pop	{r7, pc}
 8004950:	40020000 	.word	0x40020000

08004954 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b084      	sub	sp, #16
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004960:	089b      	lsrs	r3, r3, #2
 8004962:	4a10      	ldr	r2, [pc, #64]	; (80049a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8004964:	4694      	mov	ip, r2
 8004966:	4463      	add	r3, ip
 8004968:	009b      	lsls	r3, r3, #2
 800496a:	001a      	movs	r2, r3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	001a      	movs	r2, r3
 8004976:	23ff      	movs	r3, #255	; 0xff
 8004978:	4013      	ands	r3, r2
 800497a:	3b08      	subs	r3, #8
 800497c:	2114      	movs	r1, #20
 800497e:	0018      	movs	r0, r3
 8004980:	f7fb fbc8 	bl	8000114 <__udivsi3>
 8004984:	0003      	movs	r3, r0
 8004986:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	4a07      	ldr	r2, [pc, #28]	; (80049a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 800498c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	221f      	movs	r2, #31
 8004992:	4013      	ands	r3, r2
 8004994:	2201      	movs	r2, #1
 8004996:	409a      	lsls	r2, r3
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	64da      	str	r2, [r3, #76]	; 0x4c
}
 800499c:	46c0      	nop			; (mov r8, r8)
 800499e:	46bd      	mov	sp, r7
 80049a0:	b004      	add	sp, #16
 80049a2:	bd80      	pop	{r7, pc}
 80049a4:	10008200 	.word	0x10008200
 80049a8:	40020880 	.word	0x40020880

080049ac <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b084      	sub	sp, #16
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	223f      	movs	r2, #63	; 0x3f
 80049ba:	4013      	ands	r3, r2
 80049bc:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	4a0a      	ldr	r2, [pc, #40]	; (80049ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80049c2:	4694      	mov	ip, r2
 80049c4:	4463      	add	r3, ip
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	001a      	movs	r2, r3
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a07      	ldr	r2, [pc, #28]	; (80049f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80049d2:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	3b01      	subs	r3, #1
 80049d8:	2203      	movs	r2, #3
 80049da:	4013      	ands	r3, r2
 80049dc:	2201      	movs	r2, #1
 80049de:	409a      	lsls	r2, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	659a      	str	r2, [r3, #88]	; 0x58
}
 80049e4:	46c0      	nop			; (mov r8, r8)
 80049e6:	46bd      	mov	sp, r7
 80049e8:	b004      	add	sp, #16
 80049ea:	bd80      	pop	{r7, pc}
 80049ec:	1000823f 	.word	0x1000823f
 80049f0:	40020940 	.word	0x40020940

080049f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b086      	sub	sp, #24
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80049fe:	2300      	movs	r3, #0
 8004a00:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a02:	e147      	b.n	8004c94 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	2101      	movs	r1, #1
 8004a0a:	697a      	ldr	r2, [r7, #20]
 8004a0c:	4091      	lsls	r1, r2
 8004a0e:	000a      	movs	r2, r1
 8004a10:	4013      	ands	r3, r2
 8004a12:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d100      	bne.n	8004a1c <HAL_GPIO_Init+0x28>
 8004a1a:	e138      	b.n	8004c8e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	2203      	movs	r2, #3
 8004a22:	4013      	ands	r3, r2
 8004a24:	2b01      	cmp	r3, #1
 8004a26:	d005      	beq.n	8004a34 <HAL_GPIO_Init+0x40>
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	2203      	movs	r2, #3
 8004a2e:	4013      	ands	r3, r2
 8004a30:	2b02      	cmp	r3, #2
 8004a32:	d130      	bne.n	8004a96 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	005b      	lsls	r3, r3, #1
 8004a3e:	2203      	movs	r2, #3
 8004a40:	409a      	lsls	r2, r3
 8004a42:	0013      	movs	r3, r2
 8004a44:	43da      	mvns	r2, r3
 8004a46:	693b      	ldr	r3, [r7, #16]
 8004a48:	4013      	ands	r3, r2
 8004a4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	68da      	ldr	r2, [r3, #12]
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	005b      	lsls	r3, r3, #1
 8004a54:	409a      	lsls	r2, r3
 8004a56:	0013      	movs	r3, r2
 8004a58:	693a      	ldr	r2, [r7, #16]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	693a      	ldr	r2, [r7, #16]
 8004a62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	409a      	lsls	r2, r3
 8004a70:	0013      	movs	r3, r2
 8004a72:	43da      	mvns	r2, r3
 8004a74:	693b      	ldr	r3, [r7, #16]
 8004a76:	4013      	ands	r3, r2
 8004a78:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	091b      	lsrs	r3, r3, #4
 8004a80:	2201      	movs	r2, #1
 8004a82:	401a      	ands	r2, r3
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	409a      	lsls	r2, r3
 8004a88:	0013      	movs	r3, r2
 8004a8a:	693a      	ldr	r2, [r7, #16]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	693a      	ldr	r2, [r7, #16]
 8004a94:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	2203      	movs	r2, #3
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	2b03      	cmp	r3, #3
 8004aa0:	d017      	beq.n	8004ad2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	68db      	ldr	r3, [r3, #12]
 8004aa6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	005b      	lsls	r3, r3, #1
 8004aac:	2203      	movs	r2, #3
 8004aae:	409a      	lsls	r2, r3
 8004ab0:	0013      	movs	r3, r2
 8004ab2:	43da      	mvns	r2, r3
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	4013      	ands	r3, r2
 8004ab8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	689a      	ldr	r2, [r3, #8]
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	005b      	lsls	r3, r3, #1
 8004ac2:	409a      	lsls	r2, r3
 8004ac4:	0013      	movs	r3, r2
 8004ac6:	693a      	ldr	r2, [r7, #16]
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	693a      	ldr	r2, [r7, #16]
 8004ad0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	2203      	movs	r2, #3
 8004ad8:	4013      	ands	r3, r2
 8004ada:	2b02      	cmp	r3, #2
 8004adc:	d123      	bne.n	8004b26 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	08da      	lsrs	r2, r3, #3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	3208      	adds	r2, #8
 8004ae6:	0092      	lsls	r2, r2, #2
 8004ae8:	58d3      	ldr	r3, [r2, r3]
 8004aea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	2207      	movs	r2, #7
 8004af0:	4013      	ands	r3, r2
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	220f      	movs	r2, #15
 8004af6:	409a      	lsls	r2, r3
 8004af8:	0013      	movs	r3, r2
 8004afa:	43da      	mvns	r2, r3
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	4013      	ands	r3, r2
 8004b00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	691a      	ldr	r2, [r3, #16]
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	2107      	movs	r1, #7
 8004b0a:	400b      	ands	r3, r1
 8004b0c:	009b      	lsls	r3, r3, #2
 8004b0e:	409a      	lsls	r2, r3
 8004b10:	0013      	movs	r3, r2
 8004b12:	693a      	ldr	r2, [r7, #16]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	08da      	lsrs	r2, r3, #3
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	3208      	adds	r2, #8
 8004b20:	0092      	lsls	r2, r2, #2
 8004b22:	6939      	ldr	r1, [r7, #16]
 8004b24:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	005b      	lsls	r3, r3, #1
 8004b30:	2203      	movs	r2, #3
 8004b32:	409a      	lsls	r2, r3
 8004b34:	0013      	movs	r3, r2
 8004b36:	43da      	mvns	r2, r3
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	4013      	ands	r3, r2
 8004b3c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	2203      	movs	r2, #3
 8004b44:	401a      	ands	r2, r3
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	005b      	lsls	r3, r3, #1
 8004b4a:	409a      	lsls	r2, r3
 8004b4c:	0013      	movs	r3, r2
 8004b4e:	693a      	ldr	r2, [r7, #16]
 8004b50:	4313      	orrs	r3, r2
 8004b52:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	693a      	ldr	r2, [r7, #16]
 8004b58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	685a      	ldr	r2, [r3, #4]
 8004b5e:	23c0      	movs	r3, #192	; 0xc0
 8004b60:	029b      	lsls	r3, r3, #10
 8004b62:	4013      	ands	r3, r2
 8004b64:	d100      	bne.n	8004b68 <HAL_GPIO_Init+0x174>
 8004b66:	e092      	b.n	8004c8e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8004b68:	4a50      	ldr	r2, [pc, #320]	; (8004cac <HAL_GPIO_Init+0x2b8>)
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	089b      	lsrs	r3, r3, #2
 8004b6e:	3318      	adds	r3, #24
 8004b70:	009b      	lsls	r3, r3, #2
 8004b72:	589b      	ldr	r3, [r3, r2]
 8004b74:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	2203      	movs	r2, #3
 8004b7a:	4013      	ands	r3, r2
 8004b7c:	00db      	lsls	r3, r3, #3
 8004b7e:	220f      	movs	r2, #15
 8004b80:	409a      	lsls	r2, r3
 8004b82:	0013      	movs	r3, r2
 8004b84:	43da      	mvns	r2, r3
 8004b86:	693b      	ldr	r3, [r7, #16]
 8004b88:	4013      	ands	r3, r2
 8004b8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	23a0      	movs	r3, #160	; 0xa0
 8004b90:	05db      	lsls	r3, r3, #23
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d013      	beq.n	8004bbe <HAL_GPIO_Init+0x1ca>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	4a45      	ldr	r2, [pc, #276]	; (8004cb0 <HAL_GPIO_Init+0x2bc>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d00d      	beq.n	8004bba <HAL_GPIO_Init+0x1c6>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	4a44      	ldr	r2, [pc, #272]	; (8004cb4 <HAL_GPIO_Init+0x2c0>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d007      	beq.n	8004bb6 <HAL_GPIO_Init+0x1c2>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	4a43      	ldr	r2, [pc, #268]	; (8004cb8 <HAL_GPIO_Init+0x2c4>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d101      	bne.n	8004bb2 <HAL_GPIO_Init+0x1be>
 8004bae:	2303      	movs	r3, #3
 8004bb0:	e006      	b.n	8004bc0 <HAL_GPIO_Init+0x1cc>
 8004bb2:	2305      	movs	r3, #5
 8004bb4:	e004      	b.n	8004bc0 <HAL_GPIO_Init+0x1cc>
 8004bb6:	2302      	movs	r3, #2
 8004bb8:	e002      	b.n	8004bc0 <HAL_GPIO_Init+0x1cc>
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e000      	b.n	8004bc0 <HAL_GPIO_Init+0x1cc>
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	697a      	ldr	r2, [r7, #20]
 8004bc2:	2103      	movs	r1, #3
 8004bc4:	400a      	ands	r2, r1
 8004bc6:	00d2      	lsls	r2, r2, #3
 8004bc8:	4093      	lsls	r3, r2
 8004bca:	693a      	ldr	r2, [r7, #16]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8004bd0:	4936      	ldr	r1, [pc, #216]	; (8004cac <HAL_GPIO_Init+0x2b8>)
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	089b      	lsrs	r3, r3, #2
 8004bd6:	3318      	adds	r3, #24
 8004bd8:	009b      	lsls	r3, r3, #2
 8004bda:	693a      	ldr	r2, [r7, #16]
 8004bdc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004bde:	4b33      	ldr	r3, [pc, #204]	; (8004cac <HAL_GPIO_Init+0x2b8>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	43da      	mvns	r2, r3
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	4013      	ands	r3, r2
 8004bec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	685a      	ldr	r2, [r3, #4]
 8004bf2:	2380      	movs	r3, #128	; 0x80
 8004bf4:	035b      	lsls	r3, r3, #13
 8004bf6:	4013      	ands	r3, r2
 8004bf8:	d003      	beq.n	8004c02 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8004bfa:	693a      	ldr	r2, [r7, #16]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004c02:	4b2a      	ldr	r3, [pc, #168]	; (8004cac <HAL_GPIO_Init+0x2b8>)
 8004c04:	693a      	ldr	r2, [r7, #16]
 8004c06:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8004c08:	4b28      	ldr	r3, [pc, #160]	; (8004cac <HAL_GPIO_Init+0x2b8>)
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	43da      	mvns	r2, r3
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	4013      	ands	r3, r2
 8004c16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	685a      	ldr	r2, [r3, #4]
 8004c1c:	2380      	movs	r3, #128	; 0x80
 8004c1e:	039b      	lsls	r3, r3, #14
 8004c20:	4013      	ands	r3, r2
 8004c22:	d003      	beq.n	8004c2c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8004c24:	693a      	ldr	r2, [r7, #16]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004c2c:	4b1f      	ldr	r3, [pc, #124]	; (8004cac <HAL_GPIO_Init+0x2b8>)
 8004c2e:	693a      	ldr	r2, [r7, #16]
 8004c30:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004c32:	4a1e      	ldr	r2, [pc, #120]	; (8004cac <HAL_GPIO_Init+0x2b8>)
 8004c34:	2384      	movs	r3, #132	; 0x84
 8004c36:	58d3      	ldr	r3, [r2, r3]
 8004c38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	43da      	mvns	r2, r3
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	4013      	ands	r3, r2
 8004c42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	685a      	ldr	r2, [r3, #4]
 8004c48:	2380      	movs	r3, #128	; 0x80
 8004c4a:	029b      	lsls	r3, r3, #10
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	d003      	beq.n	8004c58 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004c50:	693a      	ldr	r2, [r7, #16]
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	4313      	orrs	r3, r2
 8004c56:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004c58:	4914      	ldr	r1, [pc, #80]	; (8004cac <HAL_GPIO_Init+0x2b8>)
 8004c5a:	2284      	movs	r2, #132	; 0x84
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8004c60:	4a12      	ldr	r2, [pc, #72]	; (8004cac <HAL_GPIO_Init+0x2b8>)
 8004c62:	2380      	movs	r3, #128	; 0x80
 8004c64:	58d3      	ldr	r3, [r2, r3]
 8004c66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	43da      	mvns	r2, r3
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	4013      	ands	r3, r2
 8004c70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	685a      	ldr	r2, [r3, #4]
 8004c76:	2380      	movs	r3, #128	; 0x80
 8004c78:	025b      	lsls	r3, r3, #9
 8004c7a:	4013      	ands	r3, r2
 8004c7c:	d003      	beq.n	8004c86 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8004c7e:	693a      	ldr	r2, [r7, #16]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004c86:	4909      	ldr	r1, [pc, #36]	; (8004cac <HAL_GPIO_Init+0x2b8>)
 8004c88:	2280      	movs	r2, #128	; 0x80
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	3301      	adds	r3, #1
 8004c92:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	40da      	lsrs	r2, r3
 8004c9c:	1e13      	subs	r3, r2, #0
 8004c9e:	d000      	beq.n	8004ca2 <HAL_GPIO_Init+0x2ae>
 8004ca0:	e6b0      	b.n	8004a04 <HAL_GPIO_Init+0x10>
  }
}
 8004ca2:	46c0      	nop			; (mov r8, r8)
 8004ca4:	46c0      	nop			; (mov r8, r8)
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	b006      	add	sp, #24
 8004caa:	bd80      	pop	{r7, pc}
 8004cac:	40021800 	.word	0x40021800
 8004cb0:	50000400 	.word	0x50000400
 8004cb4:	50000800 	.word	0x50000800
 8004cb8:	50000c00 	.word	0x50000c00

08004cbc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b084      	sub	sp, #16
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
 8004cc4:	000a      	movs	r2, r1
 8004cc6:	1cbb      	adds	r3, r7, #2
 8004cc8:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	691b      	ldr	r3, [r3, #16]
 8004cce:	1cba      	adds	r2, r7, #2
 8004cd0:	8812      	ldrh	r2, [r2, #0]
 8004cd2:	4013      	ands	r3, r2
 8004cd4:	d004      	beq.n	8004ce0 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8004cd6:	230f      	movs	r3, #15
 8004cd8:	18fb      	adds	r3, r7, r3
 8004cda:	2201      	movs	r2, #1
 8004cdc:	701a      	strb	r2, [r3, #0]
 8004cde:	e003      	b.n	8004ce8 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004ce0:	230f      	movs	r3, #15
 8004ce2:	18fb      	adds	r3, r7, r3
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8004ce8:	230f      	movs	r3, #15
 8004cea:	18fb      	adds	r3, r7, r3
 8004cec:	781b      	ldrb	r3, [r3, #0]
}
 8004cee:	0018      	movs	r0, r3
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	b004      	add	sp, #16
 8004cf4:	bd80      	pop	{r7, pc}

08004cf6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004cf6:	b580      	push	{r7, lr}
 8004cf8:	b082      	sub	sp, #8
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	6078      	str	r0, [r7, #4]
 8004cfe:	0008      	movs	r0, r1
 8004d00:	0011      	movs	r1, r2
 8004d02:	1cbb      	adds	r3, r7, #2
 8004d04:	1c02      	adds	r2, r0, #0
 8004d06:	801a      	strh	r2, [r3, #0]
 8004d08:	1c7b      	adds	r3, r7, #1
 8004d0a:	1c0a      	adds	r2, r1, #0
 8004d0c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004d0e:	1c7b      	adds	r3, r7, #1
 8004d10:	781b      	ldrb	r3, [r3, #0]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d004      	beq.n	8004d20 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004d16:	1cbb      	adds	r3, r7, #2
 8004d18:	881a      	ldrh	r2, [r3, #0]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004d1e:	e003      	b.n	8004d28 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004d20:	1cbb      	adds	r3, r7, #2
 8004d22:	881a      	ldrh	r2, [r3, #0]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004d28:	46c0      	nop			; (mov r8, r8)
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	b002      	add	sp, #8
 8004d2e:	bd80      	pop	{r7, pc}

08004d30 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b084      	sub	sp, #16
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004d38:	4b19      	ldr	r3, [pc, #100]	; (8004da0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a19      	ldr	r2, [pc, #100]	; (8004da4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004d3e:	4013      	ands	r3, r2
 8004d40:	0019      	movs	r1, r3
 8004d42:	4b17      	ldr	r3, [pc, #92]	; (8004da0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004d44:	687a      	ldr	r2, [r7, #4]
 8004d46:	430a      	orrs	r2, r1
 8004d48:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004d4a:	687a      	ldr	r2, [r7, #4]
 8004d4c:	2380      	movs	r3, #128	; 0x80
 8004d4e:	009b      	lsls	r3, r3, #2
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d11f      	bne.n	8004d94 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004d54:	4b14      	ldr	r3, [pc, #80]	; (8004da8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	0013      	movs	r3, r2
 8004d5a:	005b      	lsls	r3, r3, #1
 8004d5c:	189b      	adds	r3, r3, r2
 8004d5e:	005b      	lsls	r3, r3, #1
 8004d60:	4912      	ldr	r1, [pc, #72]	; (8004dac <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004d62:	0018      	movs	r0, r3
 8004d64:	f7fb f9d6 	bl	8000114 <__udivsi3>
 8004d68:	0003      	movs	r3, r0
 8004d6a:	3301      	adds	r3, #1
 8004d6c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004d6e:	e008      	b.n	8004d82 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d003      	beq.n	8004d7e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	3b01      	subs	r3, #1
 8004d7a:	60fb      	str	r3, [r7, #12]
 8004d7c:	e001      	b.n	8004d82 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004d7e:	2303      	movs	r3, #3
 8004d80:	e009      	b.n	8004d96 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004d82:	4b07      	ldr	r3, [pc, #28]	; (8004da0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004d84:	695a      	ldr	r2, [r3, #20]
 8004d86:	2380      	movs	r3, #128	; 0x80
 8004d88:	00db      	lsls	r3, r3, #3
 8004d8a:	401a      	ands	r2, r3
 8004d8c:	2380      	movs	r3, #128	; 0x80
 8004d8e:	00db      	lsls	r3, r3, #3
 8004d90:	429a      	cmp	r2, r3
 8004d92:	d0ed      	beq.n	8004d70 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004d94:	2300      	movs	r3, #0
}
 8004d96:	0018      	movs	r0, r3
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	b004      	add	sp, #16
 8004d9c:	bd80      	pop	{r7, pc}
 8004d9e:	46c0      	nop			; (mov r8, r8)
 8004da0:	40007000 	.word	0x40007000
 8004da4:	fffff9ff 	.word	0xfffff9ff
 8004da8:	20000378 	.word	0x20000378
 8004dac:	000f4240 	.word	0x000f4240

08004db0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004db4:	4b03      	ldr	r3, [pc, #12]	; (8004dc4 <LL_RCC_GetAPB1Prescaler+0x14>)
 8004db6:	689a      	ldr	r2, [r3, #8]
 8004db8:	23e0      	movs	r3, #224	; 0xe0
 8004dba:	01db      	lsls	r3, r3, #7
 8004dbc:	4013      	ands	r3, r2
}
 8004dbe:	0018      	movs	r0, r3
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}
 8004dc4:	40021000 	.word	0x40021000

08004dc8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b088      	sub	sp, #32
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d101      	bne.n	8004dda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e2f3      	b.n	80053c2 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	2201      	movs	r2, #1
 8004de0:	4013      	ands	r3, r2
 8004de2:	d100      	bne.n	8004de6 <HAL_RCC_OscConfig+0x1e>
 8004de4:	e07c      	b.n	8004ee0 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004de6:	4bc3      	ldr	r3, [pc, #780]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	2238      	movs	r2, #56	; 0x38
 8004dec:	4013      	ands	r3, r2
 8004dee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004df0:	4bc0      	ldr	r3, [pc, #768]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004df2:	68db      	ldr	r3, [r3, #12]
 8004df4:	2203      	movs	r2, #3
 8004df6:	4013      	ands	r3, r2
 8004df8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004dfa:	69bb      	ldr	r3, [r7, #24]
 8004dfc:	2b10      	cmp	r3, #16
 8004dfe:	d102      	bne.n	8004e06 <HAL_RCC_OscConfig+0x3e>
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	2b03      	cmp	r3, #3
 8004e04:	d002      	beq.n	8004e0c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004e06:	69bb      	ldr	r3, [r7, #24]
 8004e08:	2b08      	cmp	r3, #8
 8004e0a:	d10b      	bne.n	8004e24 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e0c:	4bb9      	ldr	r3, [pc, #740]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004e0e:	681a      	ldr	r2, [r3, #0]
 8004e10:	2380      	movs	r3, #128	; 0x80
 8004e12:	029b      	lsls	r3, r3, #10
 8004e14:	4013      	ands	r3, r2
 8004e16:	d062      	beq.n	8004ede <HAL_RCC_OscConfig+0x116>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d15e      	bne.n	8004ede <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	e2ce      	b.n	80053c2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	685a      	ldr	r2, [r3, #4]
 8004e28:	2380      	movs	r3, #128	; 0x80
 8004e2a:	025b      	lsls	r3, r3, #9
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d107      	bne.n	8004e40 <HAL_RCC_OscConfig+0x78>
 8004e30:	4bb0      	ldr	r3, [pc, #704]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004e32:	681a      	ldr	r2, [r3, #0]
 8004e34:	4baf      	ldr	r3, [pc, #700]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004e36:	2180      	movs	r1, #128	; 0x80
 8004e38:	0249      	lsls	r1, r1, #9
 8004e3a:	430a      	orrs	r2, r1
 8004e3c:	601a      	str	r2, [r3, #0]
 8004e3e:	e020      	b.n	8004e82 <HAL_RCC_OscConfig+0xba>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	685a      	ldr	r2, [r3, #4]
 8004e44:	23a0      	movs	r3, #160	; 0xa0
 8004e46:	02db      	lsls	r3, r3, #11
 8004e48:	429a      	cmp	r2, r3
 8004e4a:	d10e      	bne.n	8004e6a <HAL_RCC_OscConfig+0xa2>
 8004e4c:	4ba9      	ldr	r3, [pc, #676]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	4ba8      	ldr	r3, [pc, #672]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004e52:	2180      	movs	r1, #128	; 0x80
 8004e54:	02c9      	lsls	r1, r1, #11
 8004e56:	430a      	orrs	r2, r1
 8004e58:	601a      	str	r2, [r3, #0]
 8004e5a:	4ba6      	ldr	r3, [pc, #664]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	4ba5      	ldr	r3, [pc, #660]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004e60:	2180      	movs	r1, #128	; 0x80
 8004e62:	0249      	lsls	r1, r1, #9
 8004e64:	430a      	orrs	r2, r1
 8004e66:	601a      	str	r2, [r3, #0]
 8004e68:	e00b      	b.n	8004e82 <HAL_RCC_OscConfig+0xba>
 8004e6a:	4ba2      	ldr	r3, [pc, #648]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004e6c:	681a      	ldr	r2, [r3, #0]
 8004e6e:	4ba1      	ldr	r3, [pc, #644]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004e70:	49a1      	ldr	r1, [pc, #644]	; (80050f8 <HAL_RCC_OscConfig+0x330>)
 8004e72:	400a      	ands	r2, r1
 8004e74:	601a      	str	r2, [r3, #0]
 8004e76:	4b9f      	ldr	r3, [pc, #636]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	4b9e      	ldr	r3, [pc, #632]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004e7c:	499f      	ldr	r1, [pc, #636]	; (80050fc <HAL_RCC_OscConfig+0x334>)
 8004e7e:	400a      	ands	r2, r1
 8004e80:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d014      	beq.n	8004eb4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e8a:	f7fe fdf5 	bl	8003a78 <HAL_GetTick>
 8004e8e:	0003      	movs	r3, r0
 8004e90:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e92:	e008      	b.n	8004ea6 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e94:	f7fe fdf0 	bl	8003a78 <HAL_GetTick>
 8004e98:	0002      	movs	r2, r0
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	2b64      	cmp	r3, #100	; 0x64
 8004ea0:	d901      	bls.n	8004ea6 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8004ea2:	2303      	movs	r3, #3
 8004ea4:	e28d      	b.n	80053c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ea6:	4b93      	ldr	r3, [pc, #588]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	2380      	movs	r3, #128	; 0x80
 8004eac:	029b      	lsls	r3, r3, #10
 8004eae:	4013      	ands	r3, r2
 8004eb0:	d0f0      	beq.n	8004e94 <HAL_RCC_OscConfig+0xcc>
 8004eb2:	e015      	b.n	8004ee0 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eb4:	f7fe fde0 	bl	8003a78 <HAL_GetTick>
 8004eb8:	0003      	movs	r3, r0
 8004eba:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004ebc:	e008      	b.n	8004ed0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ebe:	f7fe fddb 	bl	8003a78 <HAL_GetTick>
 8004ec2:	0002      	movs	r2, r0
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	1ad3      	subs	r3, r2, r3
 8004ec8:	2b64      	cmp	r3, #100	; 0x64
 8004eca:	d901      	bls.n	8004ed0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004ecc:	2303      	movs	r3, #3
 8004ece:	e278      	b.n	80053c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004ed0:	4b88      	ldr	r3, [pc, #544]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	2380      	movs	r3, #128	; 0x80
 8004ed6:	029b      	lsls	r3, r3, #10
 8004ed8:	4013      	ands	r3, r2
 8004eda:	d1f0      	bne.n	8004ebe <HAL_RCC_OscConfig+0xf6>
 8004edc:	e000      	b.n	8004ee0 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ede:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	2202      	movs	r2, #2
 8004ee6:	4013      	ands	r3, r2
 8004ee8:	d100      	bne.n	8004eec <HAL_RCC_OscConfig+0x124>
 8004eea:	e099      	b.n	8005020 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004eec:	4b81      	ldr	r3, [pc, #516]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	2238      	movs	r2, #56	; 0x38
 8004ef2:	4013      	ands	r3, r2
 8004ef4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ef6:	4b7f      	ldr	r3, [pc, #508]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004ef8:	68db      	ldr	r3, [r3, #12]
 8004efa:	2203      	movs	r2, #3
 8004efc:	4013      	ands	r3, r2
 8004efe:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8004f00:	69bb      	ldr	r3, [r7, #24]
 8004f02:	2b10      	cmp	r3, #16
 8004f04:	d102      	bne.n	8004f0c <HAL_RCC_OscConfig+0x144>
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	2b02      	cmp	r3, #2
 8004f0a:	d002      	beq.n	8004f12 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8004f0c:	69bb      	ldr	r3, [r7, #24]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d135      	bne.n	8004f7e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004f12:	4b78      	ldr	r3, [pc, #480]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	2380      	movs	r3, #128	; 0x80
 8004f18:	00db      	lsls	r3, r3, #3
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	d005      	beq.n	8004f2a <HAL_RCC_OscConfig+0x162>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	68db      	ldr	r3, [r3, #12]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d101      	bne.n	8004f2a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8004f26:	2301      	movs	r3, #1
 8004f28:	e24b      	b.n	80053c2 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f2a:	4b72      	ldr	r3, [pc, #456]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	4a74      	ldr	r2, [pc, #464]	; (8005100 <HAL_RCC_OscConfig+0x338>)
 8004f30:	4013      	ands	r3, r2
 8004f32:	0019      	movs	r1, r3
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	695b      	ldr	r3, [r3, #20]
 8004f38:	021a      	lsls	r2, r3, #8
 8004f3a:	4b6e      	ldr	r3, [pc, #440]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004f3c:	430a      	orrs	r2, r1
 8004f3e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004f40:	69bb      	ldr	r3, [r7, #24]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d112      	bne.n	8004f6c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004f46:	4b6b      	ldr	r3, [pc, #428]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a6e      	ldr	r2, [pc, #440]	; (8005104 <HAL_RCC_OscConfig+0x33c>)
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	0019      	movs	r1, r3
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	691a      	ldr	r2, [r3, #16]
 8004f54:	4b67      	ldr	r3, [pc, #412]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004f56:	430a      	orrs	r2, r1
 8004f58:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004f5a:	4b66      	ldr	r3, [pc, #408]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	0adb      	lsrs	r3, r3, #11
 8004f60:	2207      	movs	r2, #7
 8004f62:	4013      	ands	r3, r2
 8004f64:	4a68      	ldr	r2, [pc, #416]	; (8005108 <HAL_RCC_OscConfig+0x340>)
 8004f66:	40da      	lsrs	r2, r3
 8004f68:	4b68      	ldr	r3, [pc, #416]	; (800510c <HAL_RCC_OscConfig+0x344>)
 8004f6a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004f6c:	4b68      	ldr	r3, [pc, #416]	; (8005110 <HAL_RCC_OscConfig+0x348>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	0018      	movs	r0, r3
 8004f72:	f7fe fd25 	bl	80039c0 <HAL_InitTick>
 8004f76:	1e03      	subs	r3, r0, #0
 8004f78:	d051      	beq.n	800501e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e221      	b.n	80053c2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	68db      	ldr	r3, [r3, #12]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d030      	beq.n	8004fe8 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004f86:	4b5b      	ldr	r3, [pc, #364]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a5e      	ldr	r2, [pc, #376]	; (8005104 <HAL_RCC_OscConfig+0x33c>)
 8004f8c:	4013      	ands	r3, r2
 8004f8e:	0019      	movs	r1, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	691a      	ldr	r2, [r3, #16]
 8004f94:	4b57      	ldr	r3, [pc, #348]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004f96:	430a      	orrs	r2, r1
 8004f98:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8004f9a:	4b56      	ldr	r3, [pc, #344]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	4b55      	ldr	r3, [pc, #340]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004fa0:	2180      	movs	r1, #128	; 0x80
 8004fa2:	0049      	lsls	r1, r1, #1
 8004fa4:	430a      	orrs	r2, r1
 8004fa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fa8:	f7fe fd66 	bl	8003a78 <HAL_GetTick>
 8004fac:	0003      	movs	r3, r0
 8004fae:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004fb0:	e008      	b.n	8004fc4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fb2:	f7fe fd61 	bl	8003a78 <HAL_GetTick>
 8004fb6:	0002      	movs	r2, r0
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	1ad3      	subs	r3, r2, r3
 8004fbc:	2b02      	cmp	r3, #2
 8004fbe:	d901      	bls.n	8004fc4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8004fc0:	2303      	movs	r3, #3
 8004fc2:	e1fe      	b.n	80053c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004fc4:	4b4b      	ldr	r3, [pc, #300]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	2380      	movs	r3, #128	; 0x80
 8004fca:	00db      	lsls	r3, r3, #3
 8004fcc:	4013      	ands	r3, r2
 8004fce:	d0f0      	beq.n	8004fb2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fd0:	4b48      	ldr	r3, [pc, #288]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	4a4a      	ldr	r2, [pc, #296]	; (8005100 <HAL_RCC_OscConfig+0x338>)
 8004fd6:	4013      	ands	r3, r2
 8004fd8:	0019      	movs	r1, r3
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	695b      	ldr	r3, [r3, #20]
 8004fde:	021a      	lsls	r2, r3, #8
 8004fe0:	4b44      	ldr	r3, [pc, #272]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004fe2:	430a      	orrs	r2, r1
 8004fe4:	605a      	str	r2, [r3, #4]
 8004fe6:	e01b      	b.n	8005020 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004fe8:	4b42      	ldr	r3, [pc, #264]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004fea:	681a      	ldr	r2, [r3, #0]
 8004fec:	4b41      	ldr	r3, [pc, #260]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8004fee:	4949      	ldr	r1, [pc, #292]	; (8005114 <HAL_RCC_OscConfig+0x34c>)
 8004ff0:	400a      	ands	r2, r1
 8004ff2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ff4:	f7fe fd40 	bl	8003a78 <HAL_GetTick>
 8004ff8:	0003      	movs	r3, r0
 8004ffa:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ffc:	e008      	b.n	8005010 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ffe:	f7fe fd3b 	bl	8003a78 <HAL_GetTick>
 8005002:	0002      	movs	r2, r0
 8005004:	693b      	ldr	r3, [r7, #16]
 8005006:	1ad3      	subs	r3, r2, r3
 8005008:	2b02      	cmp	r3, #2
 800500a:	d901      	bls.n	8005010 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800500c:	2303      	movs	r3, #3
 800500e:	e1d8      	b.n	80053c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005010:	4b38      	ldr	r3, [pc, #224]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	2380      	movs	r3, #128	; 0x80
 8005016:	00db      	lsls	r3, r3, #3
 8005018:	4013      	ands	r3, r2
 800501a:	d1f0      	bne.n	8004ffe <HAL_RCC_OscConfig+0x236>
 800501c:	e000      	b.n	8005020 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800501e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	2208      	movs	r2, #8
 8005026:	4013      	ands	r3, r2
 8005028:	d047      	beq.n	80050ba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800502a:	4b32      	ldr	r3, [pc, #200]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	2238      	movs	r2, #56	; 0x38
 8005030:	4013      	ands	r3, r2
 8005032:	2b18      	cmp	r3, #24
 8005034:	d10a      	bne.n	800504c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8005036:	4b2f      	ldr	r3, [pc, #188]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8005038:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800503a:	2202      	movs	r2, #2
 800503c:	4013      	ands	r3, r2
 800503e:	d03c      	beq.n	80050ba <HAL_RCC_OscConfig+0x2f2>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	699b      	ldr	r3, [r3, #24]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d138      	bne.n	80050ba <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	e1ba      	b.n	80053c2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	699b      	ldr	r3, [r3, #24]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d019      	beq.n	8005088 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8005054:	4b27      	ldr	r3, [pc, #156]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 8005056:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005058:	4b26      	ldr	r3, [pc, #152]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 800505a:	2101      	movs	r1, #1
 800505c:	430a      	orrs	r2, r1
 800505e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005060:	f7fe fd0a 	bl	8003a78 <HAL_GetTick>
 8005064:	0003      	movs	r3, r0
 8005066:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005068:	e008      	b.n	800507c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800506a:	f7fe fd05 	bl	8003a78 <HAL_GetTick>
 800506e:	0002      	movs	r2, r0
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	1ad3      	subs	r3, r2, r3
 8005074:	2b02      	cmp	r3, #2
 8005076:	d901      	bls.n	800507c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8005078:	2303      	movs	r3, #3
 800507a:	e1a2      	b.n	80053c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800507c:	4b1d      	ldr	r3, [pc, #116]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 800507e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005080:	2202      	movs	r2, #2
 8005082:	4013      	ands	r3, r2
 8005084:	d0f1      	beq.n	800506a <HAL_RCC_OscConfig+0x2a2>
 8005086:	e018      	b.n	80050ba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8005088:	4b1a      	ldr	r3, [pc, #104]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 800508a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800508c:	4b19      	ldr	r3, [pc, #100]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 800508e:	2101      	movs	r1, #1
 8005090:	438a      	bics	r2, r1
 8005092:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005094:	f7fe fcf0 	bl	8003a78 <HAL_GetTick>
 8005098:	0003      	movs	r3, r0
 800509a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800509c:	e008      	b.n	80050b0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800509e:	f7fe fceb 	bl	8003a78 <HAL_GetTick>
 80050a2:	0002      	movs	r2, r0
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	1ad3      	subs	r3, r2, r3
 80050a8:	2b02      	cmp	r3, #2
 80050aa:	d901      	bls.n	80050b0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80050ac:	2303      	movs	r3, #3
 80050ae:	e188      	b.n	80053c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80050b0:	4b10      	ldr	r3, [pc, #64]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 80050b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050b4:	2202      	movs	r2, #2
 80050b6:	4013      	ands	r3, r2
 80050b8:	d1f1      	bne.n	800509e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	2204      	movs	r2, #4
 80050c0:	4013      	ands	r3, r2
 80050c2:	d100      	bne.n	80050c6 <HAL_RCC_OscConfig+0x2fe>
 80050c4:	e0c6      	b.n	8005254 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050c6:	231f      	movs	r3, #31
 80050c8:	18fb      	adds	r3, r7, r3
 80050ca:	2200      	movs	r2, #0
 80050cc:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80050ce:	4b09      	ldr	r3, [pc, #36]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	2238      	movs	r2, #56	; 0x38
 80050d4:	4013      	ands	r3, r2
 80050d6:	2b20      	cmp	r3, #32
 80050d8:	d11e      	bne.n	8005118 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80050da:	4b06      	ldr	r3, [pc, #24]	; (80050f4 <HAL_RCC_OscConfig+0x32c>)
 80050dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050de:	2202      	movs	r2, #2
 80050e0:	4013      	ands	r3, r2
 80050e2:	d100      	bne.n	80050e6 <HAL_RCC_OscConfig+0x31e>
 80050e4:	e0b6      	b.n	8005254 <HAL_RCC_OscConfig+0x48c>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d000      	beq.n	80050f0 <HAL_RCC_OscConfig+0x328>
 80050ee:	e0b1      	b.n	8005254 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	e166      	b.n	80053c2 <HAL_RCC_OscConfig+0x5fa>
 80050f4:	40021000 	.word	0x40021000
 80050f8:	fffeffff 	.word	0xfffeffff
 80050fc:	fffbffff 	.word	0xfffbffff
 8005100:	ffff80ff 	.word	0xffff80ff
 8005104:	ffffc7ff 	.word	0xffffc7ff
 8005108:	00f42400 	.word	0x00f42400
 800510c:	20000378 	.word	0x20000378
 8005110:	2000037c 	.word	0x2000037c
 8005114:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005118:	4bac      	ldr	r3, [pc, #688]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 800511a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800511c:	2380      	movs	r3, #128	; 0x80
 800511e:	055b      	lsls	r3, r3, #21
 8005120:	4013      	ands	r3, r2
 8005122:	d101      	bne.n	8005128 <HAL_RCC_OscConfig+0x360>
 8005124:	2301      	movs	r3, #1
 8005126:	e000      	b.n	800512a <HAL_RCC_OscConfig+0x362>
 8005128:	2300      	movs	r3, #0
 800512a:	2b00      	cmp	r3, #0
 800512c:	d011      	beq.n	8005152 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800512e:	4ba7      	ldr	r3, [pc, #668]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 8005130:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005132:	4ba6      	ldr	r3, [pc, #664]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 8005134:	2180      	movs	r1, #128	; 0x80
 8005136:	0549      	lsls	r1, r1, #21
 8005138:	430a      	orrs	r2, r1
 800513a:	63da      	str	r2, [r3, #60]	; 0x3c
 800513c:	4ba3      	ldr	r3, [pc, #652]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 800513e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005140:	2380      	movs	r3, #128	; 0x80
 8005142:	055b      	lsls	r3, r3, #21
 8005144:	4013      	ands	r3, r2
 8005146:	60fb      	str	r3, [r7, #12]
 8005148:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800514a:	231f      	movs	r3, #31
 800514c:	18fb      	adds	r3, r7, r3
 800514e:	2201      	movs	r2, #1
 8005150:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005152:	4b9f      	ldr	r3, [pc, #636]	; (80053d0 <HAL_RCC_OscConfig+0x608>)
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	2380      	movs	r3, #128	; 0x80
 8005158:	005b      	lsls	r3, r3, #1
 800515a:	4013      	ands	r3, r2
 800515c:	d11a      	bne.n	8005194 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800515e:	4b9c      	ldr	r3, [pc, #624]	; (80053d0 <HAL_RCC_OscConfig+0x608>)
 8005160:	681a      	ldr	r2, [r3, #0]
 8005162:	4b9b      	ldr	r3, [pc, #620]	; (80053d0 <HAL_RCC_OscConfig+0x608>)
 8005164:	2180      	movs	r1, #128	; 0x80
 8005166:	0049      	lsls	r1, r1, #1
 8005168:	430a      	orrs	r2, r1
 800516a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800516c:	f7fe fc84 	bl	8003a78 <HAL_GetTick>
 8005170:	0003      	movs	r3, r0
 8005172:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005174:	e008      	b.n	8005188 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005176:	f7fe fc7f 	bl	8003a78 <HAL_GetTick>
 800517a:	0002      	movs	r2, r0
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	1ad3      	subs	r3, r2, r3
 8005180:	2b02      	cmp	r3, #2
 8005182:	d901      	bls.n	8005188 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8005184:	2303      	movs	r3, #3
 8005186:	e11c      	b.n	80053c2 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005188:	4b91      	ldr	r3, [pc, #580]	; (80053d0 <HAL_RCC_OscConfig+0x608>)
 800518a:	681a      	ldr	r2, [r3, #0]
 800518c:	2380      	movs	r3, #128	; 0x80
 800518e:	005b      	lsls	r3, r3, #1
 8005190:	4013      	ands	r3, r2
 8005192:	d0f0      	beq.n	8005176 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	689b      	ldr	r3, [r3, #8]
 8005198:	2b01      	cmp	r3, #1
 800519a:	d106      	bne.n	80051aa <HAL_RCC_OscConfig+0x3e2>
 800519c:	4b8b      	ldr	r3, [pc, #556]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 800519e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80051a0:	4b8a      	ldr	r3, [pc, #552]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 80051a2:	2101      	movs	r1, #1
 80051a4:	430a      	orrs	r2, r1
 80051a6:	65da      	str	r2, [r3, #92]	; 0x5c
 80051a8:	e01c      	b.n	80051e4 <HAL_RCC_OscConfig+0x41c>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	2b05      	cmp	r3, #5
 80051b0:	d10c      	bne.n	80051cc <HAL_RCC_OscConfig+0x404>
 80051b2:	4b86      	ldr	r3, [pc, #536]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 80051b4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80051b6:	4b85      	ldr	r3, [pc, #532]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 80051b8:	2104      	movs	r1, #4
 80051ba:	430a      	orrs	r2, r1
 80051bc:	65da      	str	r2, [r3, #92]	; 0x5c
 80051be:	4b83      	ldr	r3, [pc, #524]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 80051c0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80051c2:	4b82      	ldr	r3, [pc, #520]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 80051c4:	2101      	movs	r1, #1
 80051c6:	430a      	orrs	r2, r1
 80051c8:	65da      	str	r2, [r3, #92]	; 0x5c
 80051ca:	e00b      	b.n	80051e4 <HAL_RCC_OscConfig+0x41c>
 80051cc:	4b7f      	ldr	r3, [pc, #508]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 80051ce:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80051d0:	4b7e      	ldr	r3, [pc, #504]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 80051d2:	2101      	movs	r1, #1
 80051d4:	438a      	bics	r2, r1
 80051d6:	65da      	str	r2, [r3, #92]	; 0x5c
 80051d8:	4b7c      	ldr	r3, [pc, #496]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 80051da:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80051dc:	4b7b      	ldr	r3, [pc, #492]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 80051de:	2104      	movs	r1, #4
 80051e0:	438a      	bics	r2, r1
 80051e2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d014      	beq.n	8005216 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051ec:	f7fe fc44 	bl	8003a78 <HAL_GetTick>
 80051f0:	0003      	movs	r3, r0
 80051f2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051f4:	e009      	b.n	800520a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051f6:	f7fe fc3f 	bl	8003a78 <HAL_GetTick>
 80051fa:	0002      	movs	r2, r0
 80051fc:	693b      	ldr	r3, [r7, #16]
 80051fe:	1ad3      	subs	r3, r2, r3
 8005200:	4a74      	ldr	r2, [pc, #464]	; (80053d4 <HAL_RCC_OscConfig+0x60c>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d901      	bls.n	800520a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8005206:	2303      	movs	r3, #3
 8005208:	e0db      	b.n	80053c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800520a:	4b70      	ldr	r3, [pc, #448]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 800520c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800520e:	2202      	movs	r2, #2
 8005210:	4013      	ands	r3, r2
 8005212:	d0f0      	beq.n	80051f6 <HAL_RCC_OscConfig+0x42e>
 8005214:	e013      	b.n	800523e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005216:	f7fe fc2f 	bl	8003a78 <HAL_GetTick>
 800521a:	0003      	movs	r3, r0
 800521c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800521e:	e009      	b.n	8005234 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005220:	f7fe fc2a 	bl	8003a78 <HAL_GetTick>
 8005224:	0002      	movs	r2, r0
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	1ad3      	subs	r3, r2, r3
 800522a:	4a6a      	ldr	r2, [pc, #424]	; (80053d4 <HAL_RCC_OscConfig+0x60c>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d901      	bls.n	8005234 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8005230:	2303      	movs	r3, #3
 8005232:	e0c6      	b.n	80053c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005234:	4b65      	ldr	r3, [pc, #404]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 8005236:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005238:	2202      	movs	r2, #2
 800523a:	4013      	ands	r3, r2
 800523c:	d1f0      	bne.n	8005220 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800523e:	231f      	movs	r3, #31
 8005240:	18fb      	adds	r3, r7, r3
 8005242:	781b      	ldrb	r3, [r3, #0]
 8005244:	2b01      	cmp	r3, #1
 8005246:	d105      	bne.n	8005254 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005248:	4b60      	ldr	r3, [pc, #384]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 800524a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800524c:	4b5f      	ldr	r3, [pc, #380]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 800524e:	4962      	ldr	r1, [pc, #392]	; (80053d8 <HAL_RCC_OscConfig+0x610>)
 8005250:	400a      	ands	r2, r1
 8005252:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	69db      	ldr	r3, [r3, #28]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d100      	bne.n	800525e <HAL_RCC_OscConfig+0x496>
 800525c:	e0b0      	b.n	80053c0 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800525e:	4b5b      	ldr	r3, [pc, #364]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	2238      	movs	r2, #56	; 0x38
 8005264:	4013      	ands	r3, r2
 8005266:	2b10      	cmp	r3, #16
 8005268:	d100      	bne.n	800526c <HAL_RCC_OscConfig+0x4a4>
 800526a:	e078      	b.n	800535e <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	69db      	ldr	r3, [r3, #28]
 8005270:	2b02      	cmp	r3, #2
 8005272:	d153      	bne.n	800531c <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005274:	4b55      	ldr	r3, [pc, #340]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 8005276:	681a      	ldr	r2, [r3, #0]
 8005278:	4b54      	ldr	r3, [pc, #336]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 800527a:	4958      	ldr	r1, [pc, #352]	; (80053dc <HAL_RCC_OscConfig+0x614>)
 800527c:	400a      	ands	r2, r1
 800527e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005280:	f7fe fbfa 	bl	8003a78 <HAL_GetTick>
 8005284:	0003      	movs	r3, r0
 8005286:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005288:	e008      	b.n	800529c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800528a:	f7fe fbf5 	bl	8003a78 <HAL_GetTick>
 800528e:	0002      	movs	r2, r0
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	1ad3      	subs	r3, r2, r3
 8005294:	2b02      	cmp	r3, #2
 8005296:	d901      	bls.n	800529c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8005298:	2303      	movs	r3, #3
 800529a:	e092      	b.n	80053c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800529c:	4b4b      	ldr	r3, [pc, #300]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 800529e:	681a      	ldr	r2, [r3, #0]
 80052a0:	2380      	movs	r3, #128	; 0x80
 80052a2:	049b      	lsls	r3, r3, #18
 80052a4:	4013      	ands	r3, r2
 80052a6:	d1f0      	bne.n	800528a <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80052a8:	4b48      	ldr	r3, [pc, #288]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	4a4c      	ldr	r2, [pc, #304]	; (80053e0 <HAL_RCC_OscConfig+0x618>)
 80052ae:	4013      	ands	r3, r2
 80052b0:	0019      	movs	r1, r3
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6a1a      	ldr	r2, [r3, #32]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ba:	431a      	orrs	r2, r3
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052c0:	021b      	lsls	r3, r3, #8
 80052c2:	431a      	orrs	r2, r3
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052c8:	431a      	orrs	r2, r3
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ce:	431a      	orrs	r2, r3
 80052d0:	4b3e      	ldr	r3, [pc, #248]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 80052d2:	430a      	orrs	r2, r1
 80052d4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80052d6:	4b3d      	ldr	r3, [pc, #244]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	4b3c      	ldr	r3, [pc, #240]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 80052dc:	2180      	movs	r1, #128	; 0x80
 80052de:	0449      	lsls	r1, r1, #17
 80052e0:	430a      	orrs	r2, r1
 80052e2:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80052e4:	4b39      	ldr	r3, [pc, #228]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 80052e6:	68da      	ldr	r2, [r3, #12]
 80052e8:	4b38      	ldr	r3, [pc, #224]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 80052ea:	2180      	movs	r1, #128	; 0x80
 80052ec:	0549      	lsls	r1, r1, #21
 80052ee:	430a      	orrs	r2, r1
 80052f0:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052f2:	f7fe fbc1 	bl	8003a78 <HAL_GetTick>
 80052f6:	0003      	movs	r3, r0
 80052f8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052fa:	e008      	b.n	800530e <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052fc:	f7fe fbbc 	bl	8003a78 <HAL_GetTick>
 8005300:	0002      	movs	r2, r0
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	1ad3      	subs	r3, r2, r3
 8005306:	2b02      	cmp	r3, #2
 8005308:	d901      	bls.n	800530e <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 800530a:	2303      	movs	r3, #3
 800530c:	e059      	b.n	80053c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800530e:	4b2f      	ldr	r3, [pc, #188]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	2380      	movs	r3, #128	; 0x80
 8005314:	049b      	lsls	r3, r3, #18
 8005316:	4013      	ands	r3, r2
 8005318:	d0f0      	beq.n	80052fc <HAL_RCC_OscConfig+0x534>
 800531a:	e051      	b.n	80053c0 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800531c:	4b2b      	ldr	r3, [pc, #172]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	4b2a      	ldr	r3, [pc, #168]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 8005322:	492e      	ldr	r1, [pc, #184]	; (80053dc <HAL_RCC_OscConfig+0x614>)
 8005324:	400a      	ands	r2, r1
 8005326:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005328:	f7fe fba6 	bl	8003a78 <HAL_GetTick>
 800532c:	0003      	movs	r3, r0
 800532e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005330:	e008      	b.n	8005344 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005332:	f7fe fba1 	bl	8003a78 <HAL_GetTick>
 8005336:	0002      	movs	r2, r0
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	1ad3      	subs	r3, r2, r3
 800533c:	2b02      	cmp	r3, #2
 800533e:	d901      	bls.n	8005344 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8005340:	2303      	movs	r3, #3
 8005342:	e03e      	b.n	80053c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005344:	4b21      	ldr	r3, [pc, #132]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	2380      	movs	r3, #128	; 0x80
 800534a:	049b      	lsls	r3, r3, #18
 800534c:	4013      	ands	r3, r2
 800534e:	d1f0      	bne.n	8005332 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8005350:	4b1e      	ldr	r3, [pc, #120]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 8005352:	68da      	ldr	r2, [r3, #12]
 8005354:	4b1d      	ldr	r3, [pc, #116]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 8005356:	4923      	ldr	r1, [pc, #140]	; (80053e4 <HAL_RCC_OscConfig+0x61c>)
 8005358:	400a      	ands	r2, r1
 800535a:	60da      	str	r2, [r3, #12]
 800535c:	e030      	b.n	80053c0 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	69db      	ldr	r3, [r3, #28]
 8005362:	2b01      	cmp	r3, #1
 8005364:	d101      	bne.n	800536a <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	e02b      	b.n	80053c2 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800536a:	4b18      	ldr	r3, [pc, #96]	; (80053cc <HAL_RCC_OscConfig+0x604>)
 800536c:	68db      	ldr	r3, [r3, #12]
 800536e:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	2203      	movs	r2, #3
 8005374:	401a      	ands	r2, r3
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6a1b      	ldr	r3, [r3, #32]
 800537a:	429a      	cmp	r2, r3
 800537c:	d11e      	bne.n	80053bc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	2270      	movs	r2, #112	; 0x70
 8005382:	401a      	ands	r2, r3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005388:	429a      	cmp	r2, r3
 800538a:	d117      	bne.n	80053bc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800538c:	697a      	ldr	r2, [r7, #20]
 800538e:	23fe      	movs	r3, #254	; 0xfe
 8005390:	01db      	lsls	r3, r3, #7
 8005392:	401a      	ands	r2, r3
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005398:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800539a:	429a      	cmp	r2, r3
 800539c:	d10e      	bne.n	80053bc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800539e:	697a      	ldr	r2, [r7, #20]
 80053a0:	23f8      	movs	r3, #248	; 0xf8
 80053a2:	039b      	lsls	r3, r3, #14
 80053a4:	401a      	ands	r2, r3
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d106      	bne.n	80053bc <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	0f5b      	lsrs	r3, r3, #29
 80053b2:	075a      	lsls	r2, r3, #29
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80053b8:	429a      	cmp	r2, r3
 80053ba:	d001      	beq.n	80053c0 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 80053bc:	2301      	movs	r3, #1
 80053be:	e000      	b.n	80053c2 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 80053c0:	2300      	movs	r3, #0
}
 80053c2:	0018      	movs	r0, r3
 80053c4:	46bd      	mov	sp, r7
 80053c6:	b008      	add	sp, #32
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	46c0      	nop			; (mov r8, r8)
 80053cc:	40021000 	.word	0x40021000
 80053d0:	40007000 	.word	0x40007000
 80053d4:	00001388 	.word	0x00001388
 80053d8:	efffffff 	.word	0xefffffff
 80053dc:	feffffff 	.word	0xfeffffff
 80053e0:	1fc1808c 	.word	0x1fc1808c
 80053e4:	effefffc 	.word	0xeffefffc

080053e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b084      	sub	sp, #16
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
 80053f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d101      	bne.n	80053fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	e0e9      	b.n	80055d0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80053fc:	4b76      	ldr	r3, [pc, #472]	; (80055d8 <HAL_RCC_ClockConfig+0x1f0>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2207      	movs	r2, #7
 8005402:	4013      	ands	r3, r2
 8005404:	683a      	ldr	r2, [r7, #0]
 8005406:	429a      	cmp	r2, r3
 8005408:	d91e      	bls.n	8005448 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800540a:	4b73      	ldr	r3, [pc, #460]	; (80055d8 <HAL_RCC_ClockConfig+0x1f0>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	2207      	movs	r2, #7
 8005410:	4393      	bics	r3, r2
 8005412:	0019      	movs	r1, r3
 8005414:	4b70      	ldr	r3, [pc, #448]	; (80055d8 <HAL_RCC_ClockConfig+0x1f0>)
 8005416:	683a      	ldr	r2, [r7, #0]
 8005418:	430a      	orrs	r2, r1
 800541a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800541c:	f7fe fb2c 	bl	8003a78 <HAL_GetTick>
 8005420:	0003      	movs	r3, r0
 8005422:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005424:	e009      	b.n	800543a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005426:	f7fe fb27 	bl	8003a78 <HAL_GetTick>
 800542a:	0002      	movs	r2, r0
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	1ad3      	subs	r3, r2, r3
 8005430:	4a6a      	ldr	r2, [pc, #424]	; (80055dc <HAL_RCC_ClockConfig+0x1f4>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d901      	bls.n	800543a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005436:	2303      	movs	r3, #3
 8005438:	e0ca      	b.n	80055d0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800543a:	4b67      	ldr	r3, [pc, #412]	; (80055d8 <HAL_RCC_ClockConfig+0x1f0>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	2207      	movs	r2, #7
 8005440:	4013      	ands	r3, r2
 8005442:	683a      	ldr	r2, [r7, #0]
 8005444:	429a      	cmp	r2, r3
 8005446:	d1ee      	bne.n	8005426 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	2202      	movs	r2, #2
 800544e:	4013      	ands	r3, r2
 8005450:	d015      	beq.n	800547e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	2204      	movs	r2, #4
 8005458:	4013      	ands	r3, r2
 800545a:	d006      	beq.n	800546a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800545c:	4b60      	ldr	r3, [pc, #384]	; (80055e0 <HAL_RCC_ClockConfig+0x1f8>)
 800545e:	689a      	ldr	r2, [r3, #8]
 8005460:	4b5f      	ldr	r3, [pc, #380]	; (80055e0 <HAL_RCC_ClockConfig+0x1f8>)
 8005462:	21e0      	movs	r1, #224	; 0xe0
 8005464:	01c9      	lsls	r1, r1, #7
 8005466:	430a      	orrs	r2, r1
 8005468:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800546a:	4b5d      	ldr	r3, [pc, #372]	; (80055e0 <HAL_RCC_ClockConfig+0x1f8>)
 800546c:	689b      	ldr	r3, [r3, #8]
 800546e:	4a5d      	ldr	r2, [pc, #372]	; (80055e4 <HAL_RCC_ClockConfig+0x1fc>)
 8005470:	4013      	ands	r3, r2
 8005472:	0019      	movs	r1, r3
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	689a      	ldr	r2, [r3, #8]
 8005478:	4b59      	ldr	r3, [pc, #356]	; (80055e0 <HAL_RCC_ClockConfig+0x1f8>)
 800547a:	430a      	orrs	r2, r1
 800547c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	2201      	movs	r2, #1
 8005484:	4013      	ands	r3, r2
 8005486:	d057      	beq.n	8005538 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	2b01      	cmp	r3, #1
 800548e:	d107      	bne.n	80054a0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005490:	4b53      	ldr	r3, [pc, #332]	; (80055e0 <HAL_RCC_ClockConfig+0x1f8>)
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	2380      	movs	r3, #128	; 0x80
 8005496:	029b      	lsls	r3, r3, #10
 8005498:	4013      	ands	r3, r2
 800549a:	d12b      	bne.n	80054f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800549c:	2301      	movs	r3, #1
 800549e:	e097      	b.n	80055d0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	2b02      	cmp	r3, #2
 80054a6:	d107      	bne.n	80054b8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80054a8:	4b4d      	ldr	r3, [pc, #308]	; (80055e0 <HAL_RCC_ClockConfig+0x1f8>)
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	2380      	movs	r3, #128	; 0x80
 80054ae:	049b      	lsls	r3, r3, #18
 80054b0:	4013      	ands	r3, r2
 80054b2:	d11f      	bne.n	80054f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80054b4:	2301      	movs	r3, #1
 80054b6:	e08b      	b.n	80055d0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d107      	bne.n	80054d0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80054c0:	4b47      	ldr	r3, [pc, #284]	; (80055e0 <HAL_RCC_ClockConfig+0x1f8>)
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	2380      	movs	r3, #128	; 0x80
 80054c6:	00db      	lsls	r3, r3, #3
 80054c8:	4013      	ands	r3, r2
 80054ca:	d113      	bne.n	80054f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	e07f      	b.n	80055d0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	2b03      	cmp	r3, #3
 80054d6:	d106      	bne.n	80054e6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80054d8:	4b41      	ldr	r3, [pc, #260]	; (80055e0 <HAL_RCC_ClockConfig+0x1f8>)
 80054da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054dc:	2202      	movs	r2, #2
 80054de:	4013      	ands	r3, r2
 80054e0:	d108      	bne.n	80054f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80054e2:	2301      	movs	r3, #1
 80054e4:	e074      	b.n	80055d0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054e6:	4b3e      	ldr	r3, [pc, #248]	; (80055e0 <HAL_RCC_ClockConfig+0x1f8>)
 80054e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054ea:	2202      	movs	r2, #2
 80054ec:	4013      	ands	r3, r2
 80054ee:	d101      	bne.n	80054f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80054f0:	2301      	movs	r3, #1
 80054f2:	e06d      	b.n	80055d0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80054f4:	4b3a      	ldr	r3, [pc, #232]	; (80055e0 <HAL_RCC_ClockConfig+0x1f8>)
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	2207      	movs	r2, #7
 80054fa:	4393      	bics	r3, r2
 80054fc:	0019      	movs	r1, r3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	685a      	ldr	r2, [r3, #4]
 8005502:	4b37      	ldr	r3, [pc, #220]	; (80055e0 <HAL_RCC_ClockConfig+0x1f8>)
 8005504:	430a      	orrs	r2, r1
 8005506:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005508:	f7fe fab6 	bl	8003a78 <HAL_GetTick>
 800550c:	0003      	movs	r3, r0
 800550e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005510:	e009      	b.n	8005526 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005512:	f7fe fab1 	bl	8003a78 <HAL_GetTick>
 8005516:	0002      	movs	r2, r0
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	1ad3      	subs	r3, r2, r3
 800551c:	4a2f      	ldr	r2, [pc, #188]	; (80055dc <HAL_RCC_ClockConfig+0x1f4>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d901      	bls.n	8005526 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8005522:	2303      	movs	r3, #3
 8005524:	e054      	b.n	80055d0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005526:	4b2e      	ldr	r3, [pc, #184]	; (80055e0 <HAL_RCC_ClockConfig+0x1f8>)
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	2238      	movs	r2, #56	; 0x38
 800552c:	401a      	ands	r2, r3
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	00db      	lsls	r3, r3, #3
 8005534:	429a      	cmp	r2, r3
 8005536:	d1ec      	bne.n	8005512 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005538:	4b27      	ldr	r3, [pc, #156]	; (80055d8 <HAL_RCC_ClockConfig+0x1f0>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	2207      	movs	r2, #7
 800553e:	4013      	ands	r3, r2
 8005540:	683a      	ldr	r2, [r7, #0]
 8005542:	429a      	cmp	r2, r3
 8005544:	d21e      	bcs.n	8005584 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005546:	4b24      	ldr	r3, [pc, #144]	; (80055d8 <HAL_RCC_ClockConfig+0x1f0>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	2207      	movs	r2, #7
 800554c:	4393      	bics	r3, r2
 800554e:	0019      	movs	r1, r3
 8005550:	4b21      	ldr	r3, [pc, #132]	; (80055d8 <HAL_RCC_ClockConfig+0x1f0>)
 8005552:	683a      	ldr	r2, [r7, #0]
 8005554:	430a      	orrs	r2, r1
 8005556:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005558:	f7fe fa8e 	bl	8003a78 <HAL_GetTick>
 800555c:	0003      	movs	r3, r0
 800555e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005560:	e009      	b.n	8005576 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005562:	f7fe fa89 	bl	8003a78 <HAL_GetTick>
 8005566:	0002      	movs	r2, r0
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	1ad3      	subs	r3, r2, r3
 800556c:	4a1b      	ldr	r2, [pc, #108]	; (80055dc <HAL_RCC_ClockConfig+0x1f4>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d901      	bls.n	8005576 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8005572:	2303      	movs	r3, #3
 8005574:	e02c      	b.n	80055d0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005576:	4b18      	ldr	r3, [pc, #96]	; (80055d8 <HAL_RCC_ClockConfig+0x1f0>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	2207      	movs	r2, #7
 800557c:	4013      	ands	r3, r2
 800557e:	683a      	ldr	r2, [r7, #0]
 8005580:	429a      	cmp	r2, r3
 8005582:	d1ee      	bne.n	8005562 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	2204      	movs	r2, #4
 800558a:	4013      	ands	r3, r2
 800558c:	d009      	beq.n	80055a2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800558e:	4b14      	ldr	r3, [pc, #80]	; (80055e0 <HAL_RCC_ClockConfig+0x1f8>)
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	4a15      	ldr	r2, [pc, #84]	; (80055e8 <HAL_RCC_ClockConfig+0x200>)
 8005594:	4013      	ands	r3, r2
 8005596:	0019      	movs	r1, r3
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	68da      	ldr	r2, [r3, #12]
 800559c:	4b10      	ldr	r3, [pc, #64]	; (80055e0 <HAL_RCC_ClockConfig+0x1f8>)
 800559e:	430a      	orrs	r2, r1
 80055a0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80055a2:	f000 f829 	bl	80055f8 <HAL_RCC_GetSysClockFreq>
 80055a6:	0001      	movs	r1, r0
 80055a8:	4b0d      	ldr	r3, [pc, #52]	; (80055e0 <HAL_RCC_ClockConfig+0x1f8>)
 80055aa:	689b      	ldr	r3, [r3, #8]
 80055ac:	0a1b      	lsrs	r3, r3, #8
 80055ae:	220f      	movs	r2, #15
 80055b0:	401a      	ands	r2, r3
 80055b2:	4b0e      	ldr	r3, [pc, #56]	; (80055ec <HAL_RCC_ClockConfig+0x204>)
 80055b4:	0092      	lsls	r2, r2, #2
 80055b6:	58d3      	ldr	r3, [r2, r3]
 80055b8:	221f      	movs	r2, #31
 80055ba:	4013      	ands	r3, r2
 80055bc:	000a      	movs	r2, r1
 80055be:	40da      	lsrs	r2, r3
 80055c0:	4b0b      	ldr	r3, [pc, #44]	; (80055f0 <HAL_RCC_ClockConfig+0x208>)
 80055c2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80055c4:	4b0b      	ldr	r3, [pc, #44]	; (80055f4 <HAL_RCC_ClockConfig+0x20c>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	0018      	movs	r0, r3
 80055ca:	f7fe f9f9 	bl	80039c0 <HAL_InitTick>
 80055ce:	0003      	movs	r3, r0
}
 80055d0:	0018      	movs	r0, r3
 80055d2:	46bd      	mov	sp, r7
 80055d4:	b004      	add	sp, #16
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	40022000 	.word	0x40022000
 80055dc:	00001388 	.word	0x00001388
 80055e0:	40021000 	.word	0x40021000
 80055e4:	fffff0ff 	.word	0xfffff0ff
 80055e8:	ffff8fff 	.word	0xffff8fff
 80055ec:	08008920 	.word	0x08008920
 80055f0:	20000378 	.word	0x20000378
 80055f4:	2000037c 	.word	0x2000037c

080055f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b086      	sub	sp, #24
 80055fc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80055fe:	4b3c      	ldr	r3, [pc, #240]	; (80056f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	2238      	movs	r2, #56	; 0x38
 8005604:	4013      	ands	r3, r2
 8005606:	d10f      	bne.n	8005628 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005608:	4b39      	ldr	r3, [pc, #228]	; (80056f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	0adb      	lsrs	r3, r3, #11
 800560e:	2207      	movs	r2, #7
 8005610:	4013      	ands	r3, r2
 8005612:	2201      	movs	r2, #1
 8005614:	409a      	lsls	r2, r3
 8005616:	0013      	movs	r3, r2
 8005618:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800561a:	6839      	ldr	r1, [r7, #0]
 800561c:	4835      	ldr	r0, [pc, #212]	; (80056f4 <HAL_RCC_GetSysClockFreq+0xfc>)
 800561e:	f7fa fd79 	bl	8000114 <__udivsi3>
 8005622:	0003      	movs	r3, r0
 8005624:	613b      	str	r3, [r7, #16]
 8005626:	e05d      	b.n	80056e4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005628:	4b31      	ldr	r3, [pc, #196]	; (80056f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	2238      	movs	r2, #56	; 0x38
 800562e:	4013      	ands	r3, r2
 8005630:	2b08      	cmp	r3, #8
 8005632:	d102      	bne.n	800563a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005634:	4b30      	ldr	r3, [pc, #192]	; (80056f8 <HAL_RCC_GetSysClockFreq+0x100>)
 8005636:	613b      	str	r3, [r7, #16]
 8005638:	e054      	b.n	80056e4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800563a:	4b2d      	ldr	r3, [pc, #180]	; (80056f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800563c:	689b      	ldr	r3, [r3, #8]
 800563e:	2238      	movs	r2, #56	; 0x38
 8005640:	4013      	ands	r3, r2
 8005642:	2b10      	cmp	r3, #16
 8005644:	d138      	bne.n	80056b8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005646:	4b2a      	ldr	r3, [pc, #168]	; (80056f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005648:	68db      	ldr	r3, [r3, #12]
 800564a:	2203      	movs	r2, #3
 800564c:	4013      	ands	r3, r2
 800564e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005650:	4b27      	ldr	r3, [pc, #156]	; (80056f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005652:	68db      	ldr	r3, [r3, #12]
 8005654:	091b      	lsrs	r3, r3, #4
 8005656:	2207      	movs	r2, #7
 8005658:	4013      	ands	r3, r2
 800565a:	3301      	adds	r3, #1
 800565c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	2b03      	cmp	r3, #3
 8005662:	d10d      	bne.n	8005680 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005664:	68b9      	ldr	r1, [r7, #8]
 8005666:	4824      	ldr	r0, [pc, #144]	; (80056f8 <HAL_RCC_GetSysClockFreq+0x100>)
 8005668:	f7fa fd54 	bl	8000114 <__udivsi3>
 800566c:	0003      	movs	r3, r0
 800566e:	0019      	movs	r1, r3
 8005670:	4b1f      	ldr	r3, [pc, #124]	; (80056f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005672:	68db      	ldr	r3, [r3, #12]
 8005674:	0a1b      	lsrs	r3, r3, #8
 8005676:	227f      	movs	r2, #127	; 0x7f
 8005678:	4013      	ands	r3, r2
 800567a:	434b      	muls	r3, r1
 800567c:	617b      	str	r3, [r7, #20]
        break;
 800567e:	e00d      	b.n	800569c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005680:	68b9      	ldr	r1, [r7, #8]
 8005682:	481c      	ldr	r0, [pc, #112]	; (80056f4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005684:	f7fa fd46 	bl	8000114 <__udivsi3>
 8005688:	0003      	movs	r3, r0
 800568a:	0019      	movs	r1, r3
 800568c:	4b18      	ldr	r3, [pc, #96]	; (80056f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800568e:	68db      	ldr	r3, [r3, #12]
 8005690:	0a1b      	lsrs	r3, r3, #8
 8005692:	227f      	movs	r2, #127	; 0x7f
 8005694:	4013      	ands	r3, r2
 8005696:	434b      	muls	r3, r1
 8005698:	617b      	str	r3, [r7, #20]
        break;
 800569a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800569c:	4b14      	ldr	r3, [pc, #80]	; (80056f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800569e:	68db      	ldr	r3, [r3, #12]
 80056a0:	0f5b      	lsrs	r3, r3, #29
 80056a2:	2207      	movs	r2, #7
 80056a4:	4013      	ands	r3, r2
 80056a6:	3301      	adds	r3, #1
 80056a8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80056aa:	6879      	ldr	r1, [r7, #4]
 80056ac:	6978      	ldr	r0, [r7, #20]
 80056ae:	f7fa fd31 	bl	8000114 <__udivsi3>
 80056b2:	0003      	movs	r3, r0
 80056b4:	613b      	str	r3, [r7, #16]
 80056b6:	e015      	b.n	80056e4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80056b8:	4b0d      	ldr	r3, [pc, #52]	; (80056f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80056ba:	689b      	ldr	r3, [r3, #8]
 80056bc:	2238      	movs	r2, #56	; 0x38
 80056be:	4013      	ands	r3, r2
 80056c0:	2b20      	cmp	r3, #32
 80056c2:	d103      	bne.n	80056cc <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80056c4:	2380      	movs	r3, #128	; 0x80
 80056c6:	021b      	lsls	r3, r3, #8
 80056c8:	613b      	str	r3, [r7, #16]
 80056ca:	e00b      	b.n	80056e4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80056cc:	4b08      	ldr	r3, [pc, #32]	; (80056f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80056ce:	689b      	ldr	r3, [r3, #8]
 80056d0:	2238      	movs	r2, #56	; 0x38
 80056d2:	4013      	ands	r3, r2
 80056d4:	2b18      	cmp	r3, #24
 80056d6:	d103      	bne.n	80056e0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80056d8:	23fa      	movs	r3, #250	; 0xfa
 80056da:	01db      	lsls	r3, r3, #7
 80056dc:	613b      	str	r3, [r7, #16]
 80056de:	e001      	b.n	80056e4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80056e0:	2300      	movs	r3, #0
 80056e2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80056e4:	693b      	ldr	r3, [r7, #16]
}
 80056e6:	0018      	movs	r0, r3
 80056e8:	46bd      	mov	sp, r7
 80056ea:	b006      	add	sp, #24
 80056ec:	bd80      	pop	{r7, pc}
 80056ee:	46c0      	nop			; (mov r8, r8)
 80056f0:	40021000 	.word	0x40021000
 80056f4:	00f42400 	.word	0x00f42400
 80056f8:	007a1200 	.word	0x007a1200

080056fc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005700:	4b02      	ldr	r3, [pc, #8]	; (800570c <HAL_RCC_GetHCLKFreq+0x10>)
 8005702:	681b      	ldr	r3, [r3, #0]
}
 8005704:	0018      	movs	r0, r3
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}
 800570a:	46c0      	nop			; (mov r8, r8)
 800570c:	20000378 	.word	0x20000378

08005710 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005710:	b5b0      	push	{r4, r5, r7, lr}
 8005712:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005714:	f7ff fff2 	bl	80056fc <HAL_RCC_GetHCLKFreq>
 8005718:	0004      	movs	r4, r0
 800571a:	f7ff fb49 	bl	8004db0 <LL_RCC_GetAPB1Prescaler>
 800571e:	0003      	movs	r3, r0
 8005720:	0b1a      	lsrs	r2, r3, #12
 8005722:	4b05      	ldr	r3, [pc, #20]	; (8005738 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005724:	0092      	lsls	r2, r2, #2
 8005726:	58d3      	ldr	r3, [r2, r3]
 8005728:	221f      	movs	r2, #31
 800572a:	4013      	ands	r3, r2
 800572c:	40dc      	lsrs	r4, r3
 800572e:	0023      	movs	r3, r4
}
 8005730:	0018      	movs	r0, r3
 8005732:	46bd      	mov	sp, r7
 8005734:	bdb0      	pop	{r4, r5, r7, pc}
 8005736:	46c0      	nop			; (mov r8, r8)
 8005738:	08008960 	.word	0x08008960

0800573c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b082      	sub	sp, #8
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d101      	bne.n	800574e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800574a:	2301      	movs	r3, #1
 800574c:	e04a      	b.n	80057e4 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	223d      	movs	r2, #61	; 0x3d
 8005752:	5c9b      	ldrb	r3, [r3, r2]
 8005754:	b2db      	uxtb	r3, r3
 8005756:	2b00      	cmp	r3, #0
 8005758:	d107      	bne.n	800576a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	223c      	movs	r2, #60	; 0x3c
 800575e:	2100      	movs	r1, #0
 8005760:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	0018      	movs	r0, r3
 8005766:	f7fd ffef 	bl	8003748 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	223d      	movs	r2, #61	; 0x3d
 800576e:	2102      	movs	r1, #2
 8005770:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681a      	ldr	r2, [r3, #0]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	3304      	adds	r3, #4
 800577a:	0019      	movs	r1, r3
 800577c:	0010      	movs	r0, r2
 800577e:	f000 fab3 	bl	8005ce8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2248      	movs	r2, #72	; 0x48
 8005786:	2101      	movs	r1, #1
 8005788:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	223e      	movs	r2, #62	; 0x3e
 800578e:	2101      	movs	r1, #1
 8005790:	5499      	strb	r1, [r3, r2]
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	223f      	movs	r2, #63	; 0x3f
 8005796:	2101      	movs	r1, #1
 8005798:	5499      	strb	r1, [r3, r2]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2240      	movs	r2, #64	; 0x40
 800579e:	2101      	movs	r1, #1
 80057a0:	5499      	strb	r1, [r3, r2]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2241      	movs	r2, #65	; 0x41
 80057a6:	2101      	movs	r1, #1
 80057a8:	5499      	strb	r1, [r3, r2]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2242      	movs	r2, #66	; 0x42
 80057ae:	2101      	movs	r1, #1
 80057b0:	5499      	strb	r1, [r3, r2]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2243      	movs	r2, #67	; 0x43
 80057b6:	2101      	movs	r1, #1
 80057b8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2244      	movs	r2, #68	; 0x44
 80057be:	2101      	movs	r1, #1
 80057c0:	5499      	strb	r1, [r3, r2]
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2245      	movs	r2, #69	; 0x45
 80057c6:	2101      	movs	r1, #1
 80057c8:	5499      	strb	r1, [r3, r2]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2246      	movs	r2, #70	; 0x46
 80057ce:	2101      	movs	r1, #1
 80057d0:	5499      	strb	r1, [r3, r2]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2247      	movs	r2, #71	; 0x47
 80057d6:	2101      	movs	r1, #1
 80057d8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	223d      	movs	r2, #61	; 0x3d
 80057de:	2101      	movs	r1, #1
 80057e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80057e2:	2300      	movs	r3, #0
}
 80057e4:	0018      	movs	r0, r3
 80057e6:	46bd      	mov	sp, r7
 80057e8:	b002      	add	sp, #8
 80057ea:	bd80      	pop	{r7, pc}

080057ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b084      	sub	sp, #16
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	223d      	movs	r2, #61	; 0x3d
 80057f8:	5c9b      	ldrb	r3, [r3, r2]
 80057fa:	b2db      	uxtb	r3, r3
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d001      	beq.n	8005804 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005800:	2301      	movs	r3, #1
 8005802:	e03c      	b.n	800587e <HAL_TIM_Base_Start_IT+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	223d      	movs	r2, #61	; 0x3d
 8005808:	2102      	movs	r1, #2
 800580a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	68da      	ldr	r2, [r3, #12]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	2101      	movs	r1, #1
 8005818:	430a      	orrs	r2, r1
 800581a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a19      	ldr	r2, [pc, #100]	; (8005888 <HAL_TIM_Base_Start_IT+0x9c>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d009      	beq.n	800583a <HAL_TIM_Base_Start_IT+0x4e>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a18      	ldr	r2, [pc, #96]	; (800588c <HAL_TIM_Base_Start_IT+0xa0>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d004      	beq.n	800583a <HAL_TIM_Base_Start_IT+0x4e>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a16      	ldr	r2, [pc, #88]	; (8005890 <HAL_TIM_Base_Start_IT+0xa4>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d116      	bne.n	8005868 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	4a14      	ldr	r2, [pc, #80]	; (8005894 <HAL_TIM_Base_Start_IT+0xa8>)
 8005842:	4013      	ands	r3, r2
 8005844:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2b06      	cmp	r3, #6
 800584a:	d016      	beq.n	800587a <HAL_TIM_Base_Start_IT+0x8e>
 800584c:	68fa      	ldr	r2, [r7, #12]
 800584e:	2380      	movs	r3, #128	; 0x80
 8005850:	025b      	lsls	r3, r3, #9
 8005852:	429a      	cmp	r2, r3
 8005854:	d011      	beq.n	800587a <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	681a      	ldr	r2, [r3, #0]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	2101      	movs	r1, #1
 8005862:	430a      	orrs	r2, r1
 8005864:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005866:	e008      	b.n	800587a <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	2101      	movs	r1, #1
 8005874:	430a      	orrs	r2, r1
 8005876:	601a      	str	r2, [r3, #0]
 8005878:	e000      	b.n	800587c <HAL_TIM_Base_Start_IT+0x90>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800587a:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800587c:	2300      	movs	r3, #0
}
 800587e:	0018      	movs	r0, r3
 8005880:	46bd      	mov	sp, r7
 8005882:	b004      	add	sp, #16
 8005884:	bd80      	pop	{r7, pc}
 8005886:	46c0      	nop			; (mov r8, r8)
 8005888:	40012c00 	.word	0x40012c00
 800588c:	40000400 	.word	0x40000400
 8005890:	40014000 	.word	0x40014000
 8005894:	00010007 	.word	0x00010007

08005898 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b082      	sub	sp, #8
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	691b      	ldr	r3, [r3, #16]
 80058a6:	2202      	movs	r2, #2
 80058a8:	4013      	ands	r3, r2
 80058aa:	2b02      	cmp	r3, #2
 80058ac:	d124      	bne.n	80058f8 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	68db      	ldr	r3, [r3, #12]
 80058b4:	2202      	movs	r2, #2
 80058b6:	4013      	ands	r3, r2
 80058b8:	2b02      	cmp	r3, #2
 80058ba:	d11d      	bne.n	80058f8 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	2203      	movs	r2, #3
 80058c2:	4252      	negs	r2, r2
 80058c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2201      	movs	r2, #1
 80058ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	699b      	ldr	r3, [r3, #24]
 80058d2:	2203      	movs	r2, #3
 80058d4:	4013      	ands	r3, r2
 80058d6:	d004      	beq.n	80058e2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	0018      	movs	r0, r3
 80058dc:	f000 f9ec 	bl	8005cb8 <HAL_TIM_IC_CaptureCallback>
 80058e0:	e007      	b.n	80058f2 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	0018      	movs	r0, r3
 80058e6:	f000 f9df 	bl	8005ca8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	0018      	movs	r0, r3
 80058ee:	f000 f9eb 	bl	8005cc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2200      	movs	r2, #0
 80058f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	691b      	ldr	r3, [r3, #16]
 80058fe:	2204      	movs	r2, #4
 8005900:	4013      	ands	r3, r2
 8005902:	2b04      	cmp	r3, #4
 8005904:	d125      	bne.n	8005952 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	68db      	ldr	r3, [r3, #12]
 800590c:	2204      	movs	r2, #4
 800590e:	4013      	ands	r3, r2
 8005910:	2b04      	cmp	r3, #4
 8005912:	d11e      	bne.n	8005952 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	2205      	movs	r2, #5
 800591a:	4252      	negs	r2, r2
 800591c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2202      	movs	r2, #2
 8005922:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	699a      	ldr	r2, [r3, #24]
 800592a:	23c0      	movs	r3, #192	; 0xc0
 800592c:	009b      	lsls	r3, r3, #2
 800592e:	4013      	ands	r3, r2
 8005930:	d004      	beq.n	800593c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	0018      	movs	r0, r3
 8005936:	f000 f9bf 	bl	8005cb8 <HAL_TIM_IC_CaptureCallback>
 800593a:	e007      	b.n	800594c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	0018      	movs	r0, r3
 8005940:	f000 f9b2 	bl	8005ca8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	0018      	movs	r0, r3
 8005948:	f000 f9be 	bl	8005cc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2200      	movs	r2, #0
 8005950:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	691b      	ldr	r3, [r3, #16]
 8005958:	2208      	movs	r2, #8
 800595a:	4013      	ands	r3, r2
 800595c:	2b08      	cmp	r3, #8
 800595e:	d124      	bne.n	80059aa <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	68db      	ldr	r3, [r3, #12]
 8005966:	2208      	movs	r2, #8
 8005968:	4013      	ands	r3, r2
 800596a:	2b08      	cmp	r3, #8
 800596c:	d11d      	bne.n	80059aa <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	2209      	movs	r2, #9
 8005974:	4252      	negs	r2, r2
 8005976:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2204      	movs	r2, #4
 800597c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	69db      	ldr	r3, [r3, #28]
 8005984:	2203      	movs	r2, #3
 8005986:	4013      	ands	r3, r2
 8005988:	d004      	beq.n	8005994 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	0018      	movs	r0, r3
 800598e:	f000 f993 	bl	8005cb8 <HAL_TIM_IC_CaptureCallback>
 8005992:	e007      	b.n	80059a4 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	0018      	movs	r0, r3
 8005998:	f000 f986 	bl	8005ca8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	0018      	movs	r0, r3
 80059a0:	f000 f992 	bl	8005cc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2200      	movs	r2, #0
 80059a8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	691b      	ldr	r3, [r3, #16]
 80059b0:	2210      	movs	r2, #16
 80059b2:	4013      	ands	r3, r2
 80059b4:	2b10      	cmp	r3, #16
 80059b6:	d125      	bne.n	8005a04 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	68db      	ldr	r3, [r3, #12]
 80059be:	2210      	movs	r2, #16
 80059c0:	4013      	ands	r3, r2
 80059c2:	2b10      	cmp	r3, #16
 80059c4:	d11e      	bne.n	8005a04 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	2211      	movs	r2, #17
 80059cc:	4252      	negs	r2, r2
 80059ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2208      	movs	r2, #8
 80059d4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	69da      	ldr	r2, [r3, #28]
 80059dc:	23c0      	movs	r3, #192	; 0xc0
 80059de:	009b      	lsls	r3, r3, #2
 80059e0:	4013      	ands	r3, r2
 80059e2:	d004      	beq.n	80059ee <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	0018      	movs	r0, r3
 80059e8:	f000 f966 	bl	8005cb8 <HAL_TIM_IC_CaptureCallback>
 80059ec:	e007      	b.n	80059fe <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	0018      	movs	r0, r3
 80059f2:	f000 f959 	bl	8005ca8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	0018      	movs	r0, r3
 80059fa:	f000 f965 	bl	8005cc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2200      	movs	r2, #0
 8005a02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	691b      	ldr	r3, [r3, #16]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	4013      	ands	r3, r2
 8005a0e:	2b01      	cmp	r3, #1
 8005a10:	d10f      	bne.n	8005a32 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	68db      	ldr	r3, [r3, #12]
 8005a18:	2201      	movs	r2, #1
 8005a1a:	4013      	ands	r3, r2
 8005a1c:	2b01      	cmp	r3, #1
 8005a1e:	d108      	bne.n	8005a32 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	2202      	movs	r2, #2
 8005a26:	4252      	negs	r2, r2
 8005a28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	0018      	movs	r0, r3
 8005a2e:	f7fc faed 	bl	800200c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	691b      	ldr	r3, [r3, #16]
 8005a38:	2280      	movs	r2, #128	; 0x80
 8005a3a:	4013      	ands	r3, r2
 8005a3c:	2b80      	cmp	r3, #128	; 0x80
 8005a3e:	d10f      	bne.n	8005a60 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	68db      	ldr	r3, [r3, #12]
 8005a46:	2280      	movs	r2, #128	; 0x80
 8005a48:	4013      	ands	r3, r2
 8005a4a:	2b80      	cmp	r3, #128	; 0x80
 8005a4c:	d108      	bne.n	8005a60 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	2281      	movs	r2, #129	; 0x81
 8005a54:	4252      	negs	r2, r2
 8005a56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	0018      	movs	r0, r3
 8005a5c:	f000 fac6 	bl	8005fec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	691a      	ldr	r2, [r3, #16]
 8005a66:	2380      	movs	r3, #128	; 0x80
 8005a68:	005b      	lsls	r3, r3, #1
 8005a6a:	401a      	ands	r2, r3
 8005a6c:	2380      	movs	r3, #128	; 0x80
 8005a6e:	005b      	lsls	r3, r3, #1
 8005a70:	429a      	cmp	r2, r3
 8005a72:	d10e      	bne.n	8005a92 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	68db      	ldr	r3, [r3, #12]
 8005a7a:	2280      	movs	r2, #128	; 0x80
 8005a7c:	4013      	ands	r3, r2
 8005a7e:	2b80      	cmp	r3, #128	; 0x80
 8005a80:	d107      	bne.n	8005a92 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4a1c      	ldr	r2, [pc, #112]	; (8005af8 <HAL_TIM_IRQHandler+0x260>)
 8005a88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	0018      	movs	r0, r3
 8005a8e:	f000 fab5 	bl	8005ffc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	691b      	ldr	r3, [r3, #16]
 8005a98:	2240      	movs	r2, #64	; 0x40
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	2b40      	cmp	r3, #64	; 0x40
 8005a9e:	d10f      	bne.n	8005ac0 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	68db      	ldr	r3, [r3, #12]
 8005aa6:	2240      	movs	r2, #64	; 0x40
 8005aa8:	4013      	ands	r3, r2
 8005aaa:	2b40      	cmp	r3, #64	; 0x40
 8005aac:	d108      	bne.n	8005ac0 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	2241      	movs	r2, #65	; 0x41
 8005ab4:	4252      	negs	r2, r2
 8005ab6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	0018      	movs	r0, r3
 8005abc:	f000 f90c 	bl	8005cd8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	691b      	ldr	r3, [r3, #16]
 8005ac6:	2220      	movs	r2, #32
 8005ac8:	4013      	ands	r3, r2
 8005aca:	2b20      	cmp	r3, #32
 8005acc:	d10f      	bne.n	8005aee <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	68db      	ldr	r3, [r3, #12]
 8005ad4:	2220      	movs	r2, #32
 8005ad6:	4013      	ands	r3, r2
 8005ad8:	2b20      	cmp	r3, #32
 8005ada:	d108      	bne.n	8005aee <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	2221      	movs	r2, #33	; 0x21
 8005ae2:	4252      	negs	r2, r2
 8005ae4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	0018      	movs	r0, r3
 8005aea:	f000 fa77 	bl	8005fdc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005aee:	46c0      	nop			; (mov r8, r8)
 8005af0:	46bd      	mov	sp, r7
 8005af2:	b002      	add	sp, #8
 8005af4:	bd80      	pop	{r7, pc}
 8005af6:	46c0      	nop			; (mov r8, r8)
 8005af8:	fffffeff 	.word	0xfffffeff

08005afc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b084      	sub	sp, #16
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b06:	230f      	movs	r3, #15
 8005b08:	18fb      	adds	r3, r7, r3
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	223c      	movs	r2, #60	; 0x3c
 8005b12:	5c9b      	ldrb	r3, [r3, r2]
 8005b14:	2b01      	cmp	r3, #1
 8005b16:	d101      	bne.n	8005b1c <HAL_TIM_ConfigClockSource+0x20>
 8005b18:	2302      	movs	r3, #2
 8005b1a:	e0bc      	b.n	8005c96 <HAL_TIM_ConfigClockSource+0x19a>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	223c      	movs	r2, #60	; 0x3c
 8005b20:	2101      	movs	r1, #1
 8005b22:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	223d      	movs	r2, #61	; 0x3d
 8005b28:	2102      	movs	r1, #2
 8005b2a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	689b      	ldr	r3, [r3, #8]
 8005b32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	4a5a      	ldr	r2, [pc, #360]	; (8005ca0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8005b38:	4013      	ands	r3, r2
 8005b3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	4a59      	ldr	r2, [pc, #356]	; (8005ca4 <HAL_TIM_ConfigClockSource+0x1a8>)
 8005b40:	4013      	ands	r3, r2
 8005b42:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	68ba      	ldr	r2, [r7, #8]
 8005b4a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	2280      	movs	r2, #128	; 0x80
 8005b52:	0192      	lsls	r2, r2, #6
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d040      	beq.n	8005bda <HAL_TIM_ConfigClockSource+0xde>
 8005b58:	2280      	movs	r2, #128	; 0x80
 8005b5a:	0192      	lsls	r2, r2, #6
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d900      	bls.n	8005b62 <HAL_TIM_ConfigClockSource+0x66>
 8005b60:	e088      	b.n	8005c74 <HAL_TIM_ConfigClockSource+0x178>
 8005b62:	2280      	movs	r2, #128	; 0x80
 8005b64:	0152      	lsls	r2, r2, #5
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d100      	bne.n	8005b6c <HAL_TIM_ConfigClockSource+0x70>
 8005b6a:	e088      	b.n	8005c7e <HAL_TIM_ConfigClockSource+0x182>
 8005b6c:	2280      	movs	r2, #128	; 0x80
 8005b6e:	0152      	lsls	r2, r2, #5
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d900      	bls.n	8005b76 <HAL_TIM_ConfigClockSource+0x7a>
 8005b74:	e07e      	b.n	8005c74 <HAL_TIM_ConfigClockSource+0x178>
 8005b76:	2b70      	cmp	r3, #112	; 0x70
 8005b78:	d018      	beq.n	8005bac <HAL_TIM_ConfigClockSource+0xb0>
 8005b7a:	d900      	bls.n	8005b7e <HAL_TIM_ConfigClockSource+0x82>
 8005b7c:	e07a      	b.n	8005c74 <HAL_TIM_ConfigClockSource+0x178>
 8005b7e:	2b60      	cmp	r3, #96	; 0x60
 8005b80:	d04f      	beq.n	8005c22 <HAL_TIM_ConfigClockSource+0x126>
 8005b82:	d900      	bls.n	8005b86 <HAL_TIM_ConfigClockSource+0x8a>
 8005b84:	e076      	b.n	8005c74 <HAL_TIM_ConfigClockSource+0x178>
 8005b86:	2b50      	cmp	r3, #80	; 0x50
 8005b88:	d03b      	beq.n	8005c02 <HAL_TIM_ConfigClockSource+0x106>
 8005b8a:	d900      	bls.n	8005b8e <HAL_TIM_ConfigClockSource+0x92>
 8005b8c:	e072      	b.n	8005c74 <HAL_TIM_ConfigClockSource+0x178>
 8005b8e:	2b40      	cmp	r3, #64	; 0x40
 8005b90:	d057      	beq.n	8005c42 <HAL_TIM_ConfigClockSource+0x146>
 8005b92:	d900      	bls.n	8005b96 <HAL_TIM_ConfigClockSource+0x9a>
 8005b94:	e06e      	b.n	8005c74 <HAL_TIM_ConfigClockSource+0x178>
 8005b96:	2b30      	cmp	r3, #48	; 0x30
 8005b98:	d063      	beq.n	8005c62 <HAL_TIM_ConfigClockSource+0x166>
 8005b9a:	d86b      	bhi.n	8005c74 <HAL_TIM_ConfigClockSource+0x178>
 8005b9c:	2b20      	cmp	r3, #32
 8005b9e:	d060      	beq.n	8005c62 <HAL_TIM_ConfigClockSource+0x166>
 8005ba0:	d868      	bhi.n	8005c74 <HAL_TIM_ConfigClockSource+0x178>
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d05d      	beq.n	8005c62 <HAL_TIM_ConfigClockSource+0x166>
 8005ba6:	2b10      	cmp	r3, #16
 8005ba8:	d05b      	beq.n	8005c62 <HAL_TIM_ConfigClockSource+0x166>
 8005baa:	e063      	b.n	8005c74 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6818      	ldr	r0, [r3, #0]
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	6899      	ldr	r1, [r3, #8]
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	685a      	ldr	r2, [r3, #4]
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	68db      	ldr	r3, [r3, #12]
 8005bbc:	f000 f986 	bl	8005ecc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	689b      	ldr	r3, [r3, #8]
 8005bc6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	2277      	movs	r2, #119	; 0x77
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	68ba      	ldr	r2, [r7, #8]
 8005bd6:	609a      	str	r2, [r3, #8]
      break;
 8005bd8:	e052      	b.n	8005c80 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6818      	ldr	r0, [r3, #0]
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	6899      	ldr	r1, [r3, #8]
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	685a      	ldr	r2, [r3, #4]
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	68db      	ldr	r3, [r3, #12]
 8005bea:	f000 f96f 	bl	8005ecc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	689a      	ldr	r2, [r3, #8]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	2180      	movs	r1, #128	; 0x80
 8005bfa:	01c9      	lsls	r1, r1, #7
 8005bfc:	430a      	orrs	r2, r1
 8005bfe:	609a      	str	r2, [r3, #8]
      break;
 8005c00:	e03e      	b.n	8005c80 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6818      	ldr	r0, [r3, #0]
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	6859      	ldr	r1, [r3, #4]
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	68db      	ldr	r3, [r3, #12]
 8005c0e:	001a      	movs	r2, r3
 8005c10:	f000 f8e0 	bl	8005dd4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	2150      	movs	r1, #80	; 0x50
 8005c1a:	0018      	movs	r0, r3
 8005c1c:	f000 f93a 	bl	8005e94 <TIM_ITRx_SetConfig>
      break;
 8005c20:	e02e      	b.n	8005c80 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6818      	ldr	r0, [r3, #0]
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	6859      	ldr	r1, [r3, #4]
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	68db      	ldr	r3, [r3, #12]
 8005c2e:	001a      	movs	r2, r3
 8005c30:	f000 f8fe 	bl	8005e30 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	2160      	movs	r1, #96	; 0x60
 8005c3a:	0018      	movs	r0, r3
 8005c3c:	f000 f92a 	bl	8005e94 <TIM_ITRx_SetConfig>
      break;
 8005c40:	e01e      	b.n	8005c80 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6818      	ldr	r0, [r3, #0]
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	6859      	ldr	r1, [r3, #4]
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	68db      	ldr	r3, [r3, #12]
 8005c4e:	001a      	movs	r2, r3
 8005c50:	f000 f8c0 	bl	8005dd4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	2140      	movs	r1, #64	; 0x40
 8005c5a:	0018      	movs	r0, r3
 8005c5c:	f000 f91a 	bl	8005e94 <TIM_ITRx_SetConfig>
      break;
 8005c60:	e00e      	b.n	8005c80 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	0019      	movs	r1, r3
 8005c6c:	0010      	movs	r0, r2
 8005c6e:	f000 f911 	bl	8005e94 <TIM_ITRx_SetConfig>
      break;
 8005c72:	e005      	b.n	8005c80 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8005c74:	230f      	movs	r3, #15
 8005c76:	18fb      	adds	r3, r7, r3
 8005c78:	2201      	movs	r2, #1
 8005c7a:	701a      	strb	r2, [r3, #0]
      break;
 8005c7c:	e000      	b.n	8005c80 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8005c7e:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	223d      	movs	r2, #61	; 0x3d
 8005c84:	2101      	movs	r1, #1
 8005c86:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	223c      	movs	r2, #60	; 0x3c
 8005c8c:	2100      	movs	r1, #0
 8005c8e:	5499      	strb	r1, [r3, r2]

  return status;
 8005c90:	230f      	movs	r3, #15
 8005c92:	18fb      	adds	r3, r7, r3
 8005c94:	781b      	ldrb	r3, [r3, #0]
}
 8005c96:	0018      	movs	r0, r3
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	b004      	add	sp, #16
 8005c9c:	bd80      	pop	{r7, pc}
 8005c9e:	46c0      	nop			; (mov r8, r8)
 8005ca0:	ffceff88 	.word	0xffceff88
 8005ca4:	ffff00ff 	.word	0xffff00ff

08005ca8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b082      	sub	sp, #8
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005cb0:	46c0      	nop			; (mov r8, r8)
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	b002      	add	sp, #8
 8005cb6:	bd80      	pop	{r7, pc}

08005cb8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b082      	sub	sp, #8
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005cc0:	46c0      	nop			; (mov r8, r8)
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	b002      	add	sp, #8
 8005cc6:	bd80      	pop	{r7, pc}

08005cc8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b082      	sub	sp, #8
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005cd0:	46c0      	nop			; (mov r8, r8)
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	b002      	add	sp, #8
 8005cd6:	bd80      	pop	{r7, pc}

08005cd8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b082      	sub	sp, #8
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005ce0:	46c0      	nop			; (mov r8, r8)
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	b002      	add	sp, #8
 8005ce6:	bd80      	pop	{r7, pc}

08005ce8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b084      	sub	sp, #16
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
 8005cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	4a2f      	ldr	r2, [pc, #188]	; (8005db8 <TIM_Base_SetConfig+0xd0>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d003      	beq.n	8005d08 <TIM_Base_SetConfig+0x20>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	4a2e      	ldr	r2, [pc, #184]	; (8005dbc <TIM_Base_SetConfig+0xd4>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d108      	bne.n	8005d1a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2270      	movs	r2, #112	; 0x70
 8005d0c:	4393      	bics	r3, r2
 8005d0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	685b      	ldr	r3, [r3, #4]
 8005d14:	68fa      	ldr	r2, [r7, #12]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	4a26      	ldr	r2, [pc, #152]	; (8005db8 <TIM_Base_SetConfig+0xd0>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d013      	beq.n	8005d4a <TIM_Base_SetConfig+0x62>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	4a25      	ldr	r2, [pc, #148]	; (8005dbc <TIM_Base_SetConfig+0xd4>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d00f      	beq.n	8005d4a <TIM_Base_SetConfig+0x62>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	4a24      	ldr	r2, [pc, #144]	; (8005dc0 <TIM_Base_SetConfig+0xd8>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d00b      	beq.n	8005d4a <TIM_Base_SetConfig+0x62>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	4a23      	ldr	r2, [pc, #140]	; (8005dc4 <TIM_Base_SetConfig+0xdc>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d007      	beq.n	8005d4a <TIM_Base_SetConfig+0x62>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	4a22      	ldr	r2, [pc, #136]	; (8005dc8 <TIM_Base_SetConfig+0xe0>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d003      	beq.n	8005d4a <TIM_Base_SetConfig+0x62>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	4a21      	ldr	r2, [pc, #132]	; (8005dcc <TIM_Base_SetConfig+0xe4>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d108      	bne.n	8005d5c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	4a20      	ldr	r2, [pc, #128]	; (8005dd0 <TIM_Base_SetConfig+0xe8>)
 8005d4e:	4013      	ands	r3, r2
 8005d50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	68db      	ldr	r3, [r3, #12]
 8005d56:	68fa      	ldr	r2, [r7, #12]
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2280      	movs	r2, #128	; 0x80
 8005d60:	4393      	bics	r3, r2
 8005d62:	001a      	movs	r2, r3
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	695b      	ldr	r3, [r3, #20]
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	68fa      	ldr	r2, [r7, #12]
 8005d70:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	689a      	ldr	r2, [r3, #8]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	4a0c      	ldr	r2, [pc, #48]	; (8005db8 <TIM_Base_SetConfig+0xd0>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d00b      	beq.n	8005da2 <TIM_Base_SetConfig+0xba>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	4a0d      	ldr	r2, [pc, #52]	; (8005dc4 <TIM_Base_SetConfig+0xdc>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d007      	beq.n	8005da2 <TIM_Base_SetConfig+0xba>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	4a0c      	ldr	r2, [pc, #48]	; (8005dc8 <TIM_Base_SetConfig+0xe0>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d003      	beq.n	8005da2 <TIM_Base_SetConfig+0xba>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	4a0b      	ldr	r2, [pc, #44]	; (8005dcc <TIM_Base_SetConfig+0xe4>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d103      	bne.n	8005daa <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	691a      	ldr	r2, [r3, #16]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2201      	movs	r2, #1
 8005dae:	615a      	str	r2, [r3, #20]
}
 8005db0:	46c0      	nop			; (mov r8, r8)
 8005db2:	46bd      	mov	sp, r7
 8005db4:	b004      	add	sp, #16
 8005db6:	bd80      	pop	{r7, pc}
 8005db8:	40012c00 	.word	0x40012c00
 8005dbc:	40000400 	.word	0x40000400
 8005dc0:	40002000 	.word	0x40002000
 8005dc4:	40014000 	.word	0x40014000
 8005dc8:	40014400 	.word	0x40014400
 8005dcc:	40014800 	.word	0x40014800
 8005dd0:	fffffcff 	.word	0xfffffcff

08005dd4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b086      	sub	sp, #24
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	60f8      	str	r0, [r7, #12]
 8005ddc:	60b9      	str	r1, [r7, #8]
 8005dde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	6a1b      	ldr	r3, [r3, #32]
 8005de4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	6a1b      	ldr	r3, [r3, #32]
 8005dea:	2201      	movs	r2, #1
 8005dec:	4393      	bics	r3, r2
 8005dee:	001a      	movs	r2, r3
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	699b      	ldr	r3, [r3, #24]
 8005df8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	22f0      	movs	r2, #240	; 0xf0
 8005dfe:	4393      	bics	r3, r2
 8005e00:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	011b      	lsls	r3, r3, #4
 8005e06:	693a      	ldr	r2, [r7, #16]
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	220a      	movs	r2, #10
 8005e10:	4393      	bics	r3, r2
 8005e12:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005e14:	697a      	ldr	r2, [r7, #20]
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	693a      	ldr	r2, [r7, #16]
 8005e20:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	697a      	ldr	r2, [r7, #20]
 8005e26:	621a      	str	r2, [r3, #32]
}
 8005e28:	46c0      	nop			; (mov r8, r8)
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	b006      	add	sp, #24
 8005e2e:	bd80      	pop	{r7, pc}

08005e30 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b086      	sub	sp, #24
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	60f8      	str	r0, [r7, #12]
 8005e38:	60b9      	str	r1, [r7, #8]
 8005e3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	6a1b      	ldr	r3, [r3, #32]
 8005e40:	2210      	movs	r2, #16
 8005e42:	4393      	bics	r3, r2
 8005e44:	001a      	movs	r2, r3
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	699b      	ldr	r3, [r3, #24]
 8005e4e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	6a1b      	ldr	r3, [r3, #32]
 8005e54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	4a0d      	ldr	r2, [pc, #52]	; (8005e90 <TIM_TI2_ConfigInputStage+0x60>)
 8005e5a:	4013      	ands	r3, r2
 8005e5c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	031b      	lsls	r3, r3, #12
 8005e62:	697a      	ldr	r2, [r7, #20]
 8005e64:	4313      	orrs	r3, r2
 8005e66:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	22a0      	movs	r2, #160	; 0xa0
 8005e6c:	4393      	bics	r3, r2
 8005e6e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	011b      	lsls	r3, r3, #4
 8005e74:	693a      	ldr	r2, [r7, #16]
 8005e76:	4313      	orrs	r3, r2
 8005e78:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	697a      	ldr	r2, [r7, #20]
 8005e7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	693a      	ldr	r2, [r7, #16]
 8005e84:	621a      	str	r2, [r3, #32]
}
 8005e86:	46c0      	nop			; (mov r8, r8)
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	b006      	add	sp, #24
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	46c0      	nop			; (mov r8, r8)
 8005e90:	ffff0fff 	.word	0xffff0fff

08005e94 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b084      	sub	sp, #16
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	689b      	ldr	r3, [r3, #8]
 8005ea2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	4a08      	ldr	r2, [pc, #32]	; (8005ec8 <TIM_ITRx_SetConfig+0x34>)
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005eac:	683a      	ldr	r2, [r7, #0]
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	2207      	movs	r2, #7
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	68fa      	ldr	r2, [r7, #12]
 8005ebc:	609a      	str	r2, [r3, #8]
}
 8005ebe:	46c0      	nop			; (mov r8, r8)
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	b004      	add	sp, #16
 8005ec4:	bd80      	pop	{r7, pc}
 8005ec6:	46c0      	nop			; (mov r8, r8)
 8005ec8:	ffcfff8f 	.word	0xffcfff8f

08005ecc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b086      	sub	sp, #24
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	60f8      	str	r0, [r7, #12]
 8005ed4:	60b9      	str	r1, [r7, #8]
 8005ed6:	607a      	str	r2, [r7, #4]
 8005ed8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	689b      	ldr	r3, [r3, #8]
 8005ede:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ee0:	697b      	ldr	r3, [r7, #20]
 8005ee2:	4a09      	ldr	r2, [pc, #36]	; (8005f08 <TIM_ETR_SetConfig+0x3c>)
 8005ee4:	4013      	ands	r3, r2
 8005ee6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	021a      	lsls	r2, r3, #8
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	431a      	orrs	r2, r3
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	697a      	ldr	r2, [r7, #20]
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	697a      	ldr	r2, [r7, #20]
 8005efe:	609a      	str	r2, [r3, #8]
}
 8005f00:	46c0      	nop			; (mov r8, r8)
 8005f02:	46bd      	mov	sp, r7
 8005f04:	b006      	add	sp, #24
 8005f06:	bd80      	pop	{r7, pc}
 8005f08:	ffff00ff 	.word	0xffff00ff

08005f0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b084      	sub	sp, #16
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
 8005f14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	223c      	movs	r2, #60	; 0x3c
 8005f1a:	5c9b      	ldrb	r3, [r3, r2]
 8005f1c:	2b01      	cmp	r3, #1
 8005f1e:	d101      	bne.n	8005f24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f20:	2302      	movs	r3, #2
 8005f22:	e04f      	b.n	8005fc4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	223c      	movs	r2, #60	; 0x3c
 8005f28:	2101      	movs	r1, #1
 8005f2a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	223d      	movs	r2, #61	; 0x3d
 8005f30:	2102      	movs	r1, #2
 8005f32:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	689b      	ldr	r3, [r3, #8]
 8005f42:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a20      	ldr	r2, [pc, #128]	; (8005fcc <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d108      	bne.n	8005f60 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	4a1f      	ldr	r2, [pc, #124]	; (8005fd0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005f52:	4013      	ands	r3, r2
 8005f54:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	68fa      	ldr	r2, [r7, #12]
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2270      	movs	r2, #112	; 0x70
 8005f64:	4393      	bics	r3, r2
 8005f66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	68fa      	ldr	r2, [r7, #12]
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	68fa      	ldr	r2, [r7, #12]
 8005f78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	4a13      	ldr	r2, [pc, #76]	; (8005fcc <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d009      	beq.n	8005f98 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4a12      	ldr	r2, [pc, #72]	; (8005fd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d004      	beq.n	8005f98 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4a11      	ldr	r2, [pc, #68]	; (8005fd8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d10c      	bne.n	8005fb2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	2280      	movs	r2, #128	; 0x80
 8005f9c:	4393      	bics	r3, r2
 8005f9e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	68ba      	ldr	r2, [r7, #8]
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	68ba      	ldr	r2, [r7, #8]
 8005fb0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	223d      	movs	r2, #61	; 0x3d
 8005fb6:	2101      	movs	r1, #1
 8005fb8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	223c      	movs	r2, #60	; 0x3c
 8005fbe:	2100      	movs	r1, #0
 8005fc0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005fc2:	2300      	movs	r3, #0
}
 8005fc4:	0018      	movs	r0, r3
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	b004      	add	sp, #16
 8005fca:	bd80      	pop	{r7, pc}
 8005fcc:	40012c00 	.word	0x40012c00
 8005fd0:	ff0fffff 	.word	0xff0fffff
 8005fd4:	40000400 	.word	0x40000400
 8005fd8:	40014000 	.word	0x40014000

08005fdc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b082      	sub	sp, #8
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005fe4:	46c0      	nop			; (mov r8, r8)
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	b002      	add	sp, #8
 8005fea:	bd80      	pop	{r7, pc}

08005fec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b082      	sub	sp, #8
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005ff4:	46c0      	nop			; (mov r8, r8)
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	b002      	add	sp, #8
 8005ffa:	bd80      	pop	{r7, pc}

08005ffc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b082      	sub	sp, #8
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006004:	46c0      	nop			; (mov r8, r8)
 8006006:	46bd      	mov	sp, r7
 8006008:	b002      	add	sp, #8
 800600a:	bd80      	pop	{r7, pc}

0800600c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b082      	sub	sp, #8
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d101      	bne.n	800601e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800601a:	2301      	movs	r3, #1
 800601c:	e046      	b.n	80060ac <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2288      	movs	r2, #136	; 0x88
 8006022:	589b      	ldr	r3, [r3, r2]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d107      	bne.n	8006038 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2284      	movs	r2, #132	; 0x84
 800602c:	2100      	movs	r1, #0
 800602e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	0018      	movs	r0, r3
 8006034:	f7fd fbae 	bl	8003794 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2288      	movs	r2, #136	; 0x88
 800603c:	2124      	movs	r1, #36	; 0x24
 800603e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	681a      	ldr	r2, [r3, #0]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	2101      	movs	r1, #1
 800604c:	438a      	bics	r2, r1
 800604e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	0018      	movs	r0, r3
 8006054:	f000 fc66 	bl	8006924 <UART_SetConfig>
 8006058:	0003      	movs	r3, r0
 800605a:	2b01      	cmp	r3, #1
 800605c:	d101      	bne.n	8006062 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800605e:	2301      	movs	r3, #1
 8006060:	e024      	b.n	80060ac <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006066:	2b00      	cmp	r3, #0
 8006068:	d003      	beq.n	8006072 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	0018      	movs	r0, r3
 800606e:	f000 fdfd 	bl	8006c6c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	685a      	ldr	r2, [r3, #4]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	490d      	ldr	r1, [pc, #52]	; (80060b4 <HAL_UART_Init+0xa8>)
 800607e:	400a      	ands	r2, r1
 8006080:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	689a      	ldr	r2, [r3, #8]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	212a      	movs	r1, #42	; 0x2a
 800608e:	438a      	bics	r2, r1
 8006090:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	2101      	movs	r1, #1
 800609e:	430a      	orrs	r2, r1
 80060a0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	0018      	movs	r0, r3
 80060a6:	f000 fe95 	bl	8006dd4 <UART_CheckIdleState>
 80060aa:	0003      	movs	r3, r0
}
 80060ac:	0018      	movs	r0, r3
 80060ae:	46bd      	mov	sp, r7
 80060b0:	b002      	add	sp, #8
 80060b2:	bd80      	pop	{r7, pc}
 80060b4:	ffffb7ff 	.word	0xffffb7ff

080060b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b08a      	sub	sp, #40	; 0x28
 80060bc:	af02      	add	r7, sp, #8
 80060be:	60f8      	str	r0, [r7, #12]
 80060c0:	60b9      	str	r1, [r7, #8]
 80060c2:	603b      	str	r3, [r7, #0]
 80060c4:	1dbb      	adds	r3, r7, #6
 80060c6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2288      	movs	r2, #136	; 0x88
 80060cc:	589b      	ldr	r3, [r3, r2]
 80060ce:	2b20      	cmp	r3, #32
 80060d0:	d000      	beq.n	80060d4 <HAL_UART_Transmit+0x1c>
 80060d2:	e088      	b.n	80061e6 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d003      	beq.n	80060e2 <HAL_UART_Transmit+0x2a>
 80060da:	1dbb      	adds	r3, r7, #6
 80060dc:	881b      	ldrh	r3, [r3, #0]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d101      	bne.n	80060e6 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
 80060e4:	e080      	b.n	80061e8 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	689a      	ldr	r2, [r3, #8]
 80060ea:	2380      	movs	r3, #128	; 0x80
 80060ec:	015b      	lsls	r3, r3, #5
 80060ee:	429a      	cmp	r2, r3
 80060f0:	d109      	bne.n	8006106 <HAL_UART_Transmit+0x4e>
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	691b      	ldr	r3, [r3, #16]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d105      	bne.n	8006106 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	2201      	movs	r2, #1
 80060fe:	4013      	ands	r3, r2
 8006100:	d001      	beq.n	8006106 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8006102:	2301      	movs	r3, #1
 8006104:	e070      	b.n	80061e8 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	2290      	movs	r2, #144	; 0x90
 800610a:	2100      	movs	r1, #0
 800610c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2288      	movs	r2, #136	; 0x88
 8006112:	2121      	movs	r1, #33	; 0x21
 8006114:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006116:	f7fd fcaf 	bl	8003a78 <HAL_GetTick>
 800611a:	0003      	movs	r3, r0
 800611c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	1dba      	adds	r2, r7, #6
 8006122:	2154      	movs	r1, #84	; 0x54
 8006124:	8812      	ldrh	r2, [r2, #0]
 8006126:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	1dba      	adds	r2, r7, #6
 800612c:	2156      	movs	r1, #86	; 0x56
 800612e:	8812      	ldrh	r2, [r2, #0]
 8006130:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	689a      	ldr	r2, [r3, #8]
 8006136:	2380      	movs	r3, #128	; 0x80
 8006138:	015b      	lsls	r3, r3, #5
 800613a:	429a      	cmp	r2, r3
 800613c:	d108      	bne.n	8006150 <HAL_UART_Transmit+0x98>
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	691b      	ldr	r3, [r3, #16]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d104      	bne.n	8006150 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8006146:	2300      	movs	r3, #0
 8006148:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	61bb      	str	r3, [r7, #24]
 800614e:	e003      	b.n	8006158 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006154:	2300      	movs	r3, #0
 8006156:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006158:	e02c      	b.n	80061b4 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800615a:	697a      	ldr	r2, [r7, #20]
 800615c:	68f8      	ldr	r0, [r7, #12]
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	9300      	str	r3, [sp, #0]
 8006162:	0013      	movs	r3, r2
 8006164:	2200      	movs	r2, #0
 8006166:	2180      	movs	r1, #128	; 0x80
 8006168:	f000 fe82 	bl	8006e70 <UART_WaitOnFlagUntilTimeout>
 800616c:	1e03      	subs	r3, r0, #0
 800616e:	d001      	beq.n	8006174 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8006170:	2303      	movs	r3, #3
 8006172:	e039      	b.n	80061e8 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8006174:	69fb      	ldr	r3, [r7, #28]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d10b      	bne.n	8006192 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800617a:	69bb      	ldr	r3, [r7, #24]
 800617c:	881b      	ldrh	r3, [r3, #0]
 800617e:	001a      	movs	r2, r3
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	05d2      	lsls	r2, r2, #23
 8006186:	0dd2      	lsrs	r2, r2, #23
 8006188:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800618a:	69bb      	ldr	r3, [r7, #24]
 800618c:	3302      	adds	r3, #2
 800618e:	61bb      	str	r3, [r7, #24]
 8006190:	e007      	b.n	80061a2 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006192:	69fb      	ldr	r3, [r7, #28]
 8006194:	781a      	ldrb	r2, [r3, #0]
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800619c:	69fb      	ldr	r3, [r7, #28]
 800619e:	3301      	adds	r3, #1
 80061a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2256      	movs	r2, #86	; 0x56
 80061a6:	5a9b      	ldrh	r3, [r3, r2]
 80061a8:	b29b      	uxth	r3, r3
 80061aa:	3b01      	subs	r3, #1
 80061ac:	b299      	uxth	r1, r3
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2256      	movs	r2, #86	; 0x56
 80061b2:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2256      	movs	r2, #86	; 0x56
 80061b8:	5a9b      	ldrh	r3, [r3, r2]
 80061ba:	b29b      	uxth	r3, r3
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d1cc      	bne.n	800615a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80061c0:	697a      	ldr	r2, [r7, #20]
 80061c2:	68f8      	ldr	r0, [r7, #12]
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	9300      	str	r3, [sp, #0]
 80061c8:	0013      	movs	r3, r2
 80061ca:	2200      	movs	r2, #0
 80061cc:	2140      	movs	r1, #64	; 0x40
 80061ce:	f000 fe4f 	bl	8006e70 <UART_WaitOnFlagUntilTimeout>
 80061d2:	1e03      	subs	r3, r0, #0
 80061d4:	d001      	beq.n	80061da <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 80061d6:	2303      	movs	r3, #3
 80061d8:	e006      	b.n	80061e8 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	2288      	movs	r2, #136	; 0x88
 80061de:	2120      	movs	r1, #32
 80061e0:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80061e2:	2300      	movs	r3, #0
 80061e4:	e000      	b.n	80061e8 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 80061e6:	2302      	movs	r3, #2
  }
}
 80061e8:	0018      	movs	r0, r3
 80061ea:	46bd      	mov	sp, r7
 80061ec:	b008      	add	sp, #32
 80061ee:	bd80      	pop	{r7, pc}

080061f0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b088      	sub	sp, #32
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	60f8      	str	r0, [r7, #12]
 80061f8:	60b9      	str	r1, [r7, #8]
 80061fa:	1dbb      	adds	r3, r7, #6
 80061fc:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	228c      	movs	r2, #140	; 0x8c
 8006202:	589b      	ldr	r3, [r3, r2]
 8006204:	2b20      	cmp	r3, #32
 8006206:	d145      	bne.n	8006294 <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d003      	beq.n	8006216 <HAL_UART_Receive_IT+0x26>
 800620e:	1dbb      	adds	r3, r7, #6
 8006210:	881b      	ldrh	r3, [r3, #0]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d101      	bne.n	800621a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	e03d      	b.n	8006296 <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	689a      	ldr	r2, [r3, #8]
 800621e:	2380      	movs	r3, #128	; 0x80
 8006220:	015b      	lsls	r3, r3, #5
 8006222:	429a      	cmp	r2, r3
 8006224:	d109      	bne.n	800623a <HAL_UART_Receive_IT+0x4a>
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	691b      	ldr	r3, [r3, #16]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d105      	bne.n	800623a <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	2201      	movs	r2, #1
 8006232:	4013      	ands	r3, r2
 8006234:	d001      	beq.n	800623a <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8006236:	2301      	movs	r3, #1
 8006238:	e02d      	b.n	8006296 <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2200      	movs	r2, #0
 800623e:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	685a      	ldr	r2, [r3, #4]
 8006246:	2380      	movs	r3, #128	; 0x80
 8006248:	041b      	lsls	r3, r3, #16
 800624a:	4013      	ands	r3, r2
 800624c:	d019      	beq.n	8006282 <HAL_UART_Receive_IT+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800624e:	f3ef 8310 	mrs	r3, PRIMASK
 8006252:	613b      	str	r3, [r7, #16]
  return(result);
 8006254:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006256:	61fb      	str	r3, [r7, #28]
 8006258:	2301      	movs	r3, #1
 800625a:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	f383 8810 	msr	PRIMASK, r3
}
 8006262:	46c0      	nop			; (mov r8, r8)
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	2180      	movs	r1, #128	; 0x80
 8006270:	04c9      	lsls	r1, r1, #19
 8006272:	430a      	orrs	r2, r1
 8006274:	601a      	str	r2, [r3, #0]
 8006276:	69fb      	ldr	r3, [r7, #28]
 8006278:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800627a:	69bb      	ldr	r3, [r7, #24]
 800627c:	f383 8810 	msr	PRIMASK, r3
}
 8006280:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006282:	1dbb      	adds	r3, r7, #6
 8006284:	881a      	ldrh	r2, [r3, #0]
 8006286:	68b9      	ldr	r1, [r7, #8]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	0018      	movs	r0, r3
 800628c:	f000 feb8 	bl	8007000 <UART_Start_Receive_IT>
 8006290:	0003      	movs	r3, r0
 8006292:	e000      	b.n	8006296 <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8006294:	2302      	movs	r3, #2
  }
}
 8006296:	0018      	movs	r0, r3
 8006298:	46bd      	mov	sp, r7
 800629a:	b008      	add	sp, #32
 800629c:	bd80      	pop	{r7, pc}
	...

080062a0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80062a0:	b5b0      	push	{r4, r5, r7, lr}
 80062a2:	b0aa      	sub	sp, #168	; 0xa8
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	69db      	ldr	r3, [r3, #28]
 80062ae:	22a4      	movs	r2, #164	; 0xa4
 80062b0:	18b9      	adds	r1, r7, r2
 80062b2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	20a0      	movs	r0, #160	; 0xa0
 80062bc:	1839      	adds	r1, r7, r0
 80062be:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	249c      	movs	r4, #156	; 0x9c
 80062c8:	1939      	adds	r1, r7, r4
 80062ca:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80062cc:	0011      	movs	r1, r2
 80062ce:	18bb      	adds	r3, r7, r2
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4aa2      	ldr	r2, [pc, #648]	; (800655c <HAL_UART_IRQHandler+0x2bc>)
 80062d4:	4013      	ands	r3, r2
 80062d6:	2298      	movs	r2, #152	; 0x98
 80062d8:	18bd      	adds	r5, r7, r2
 80062da:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 80062dc:	18bb      	adds	r3, r7, r2
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d11a      	bne.n	800631a <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80062e4:	187b      	adds	r3, r7, r1
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	2220      	movs	r2, #32
 80062ea:	4013      	ands	r3, r2
 80062ec:	d015      	beq.n	800631a <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80062ee:	183b      	adds	r3, r7, r0
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	2220      	movs	r2, #32
 80062f4:	4013      	ands	r3, r2
 80062f6:	d105      	bne.n	8006304 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80062f8:	193b      	adds	r3, r7, r4
 80062fa:	681a      	ldr	r2, [r3, #0]
 80062fc:	2380      	movs	r3, #128	; 0x80
 80062fe:	055b      	lsls	r3, r3, #21
 8006300:	4013      	ands	r3, r2
 8006302:	d00a      	beq.n	800631a <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006308:	2b00      	cmp	r3, #0
 800630a:	d100      	bne.n	800630e <HAL_UART_IRQHandler+0x6e>
 800630c:	e2dc      	b.n	80068c8 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006312:	687a      	ldr	r2, [r7, #4]
 8006314:	0010      	movs	r0, r2
 8006316:	4798      	blx	r3
      }
      return;
 8006318:	e2d6      	b.n	80068c8 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800631a:	2398      	movs	r3, #152	; 0x98
 800631c:	18fb      	adds	r3, r7, r3
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d100      	bne.n	8006326 <HAL_UART_IRQHandler+0x86>
 8006324:	e122      	b.n	800656c <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006326:	239c      	movs	r3, #156	; 0x9c
 8006328:	18fb      	adds	r3, r7, r3
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a8c      	ldr	r2, [pc, #560]	; (8006560 <HAL_UART_IRQHandler+0x2c0>)
 800632e:	4013      	ands	r3, r2
 8006330:	d106      	bne.n	8006340 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006332:	23a0      	movs	r3, #160	; 0xa0
 8006334:	18fb      	adds	r3, r7, r3
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a8a      	ldr	r2, [pc, #552]	; (8006564 <HAL_UART_IRQHandler+0x2c4>)
 800633a:	4013      	ands	r3, r2
 800633c:	d100      	bne.n	8006340 <HAL_UART_IRQHandler+0xa0>
 800633e:	e115      	b.n	800656c <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006340:	23a4      	movs	r3, #164	; 0xa4
 8006342:	18fb      	adds	r3, r7, r3
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	2201      	movs	r2, #1
 8006348:	4013      	ands	r3, r2
 800634a:	d012      	beq.n	8006372 <HAL_UART_IRQHandler+0xd2>
 800634c:	23a0      	movs	r3, #160	; 0xa0
 800634e:	18fb      	adds	r3, r7, r3
 8006350:	681a      	ldr	r2, [r3, #0]
 8006352:	2380      	movs	r3, #128	; 0x80
 8006354:	005b      	lsls	r3, r3, #1
 8006356:	4013      	ands	r3, r2
 8006358:	d00b      	beq.n	8006372 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	2201      	movs	r2, #1
 8006360:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2290      	movs	r2, #144	; 0x90
 8006366:	589b      	ldr	r3, [r3, r2]
 8006368:	2201      	movs	r2, #1
 800636a:	431a      	orrs	r2, r3
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2190      	movs	r1, #144	; 0x90
 8006370:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006372:	23a4      	movs	r3, #164	; 0xa4
 8006374:	18fb      	adds	r3, r7, r3
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	2202      	movs	r2, #2
 800637a:	4013      	ands	r3, r2
 800637c:	d011      	beq.n	80063a2 <HAL_UART_IRQHandler+0x102>
 800637e:	239c      	movs	r3, #156	; 0x9c
 8006380:	18fb      	adds	r3, r7, r3
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	2201      	movs	r2, #1
 8006386:	4013      	ands	r3, r2
 8006388:	d00b      	beq.n	80063a2 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	2202      	movs	r2, #2
 8006390:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2290      	movs	r2, #144	; 0x90
 8006396:	589b      	ldr	r3, [r3, r2]
 8006398:	2204      	movs	r2, #4
 800639a:	431a      	orrs	r2, r3
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2190      	movs	r1, #144	; 0x90
 80063a0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80063a2:	23a4      	movs	r3, #164	; 0xa4
 80063a4:	18fb      	adds	r3, r7, r3
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	2204      	movs	r2, #4
 80063aa:	4013      	ands	r3, r2
 80063ac:	d011      	beq.n	80063d2 <HAL_UART_IRQHandler+0x132>
 80063ae:	239c      	movs	r3, #156	; 0x9c
 80063b0:	18fb      	adds	r3, r7, r3
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	2201      	movs	r2, #1
 80063b6:	4013      	ands	r3, r2
 80063b8:	d00b      	beq.n	80063d2 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	2204      	movs	r2, #4
 80063c0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2290      	movs	r2, #144	; 0x90
 80063c6:	589b      	ldr	r3, [r3, r2]
 80063c8:	2202      	movs	r2, #2
 80063ca:	431a      	orrs	r2, r3
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2190      	movs	r1, #144	; 0x90
 80063d0:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80063d2:	23a4      	movs	r3, #164	; 0xa4
 80063d4:	18fb      	adds	r3, r7, r3
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	2208      	movs	r2, #8
 80063da:	4013      	ands	r3, r2
 80063dc:	d017      	beq.n	800640e <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80063de:	23a0      	movs	r3, #160	; 0xa0
 80063e0:	18fb      	adds	r3, r7, r3
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	2220      	movs	r2, #32
 80063e6:	4013      	ands	r3, r2
 80063e8:	d105      	bne.n	80063f6 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80063ea:	239c      	movs	r3, #156	; 0x9c
 80063ec:	18fb      	adds	r3, r7, r3
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a5b      	ldr	r2, [pc, #364]	; (8006560 <HAL_UART_IRQHandler+0x2c0>)
 80063f2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80063f4:	d00b      	beq.n	800640e <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	2208      	movs	r2, #8
 80063fc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2290      	movs	r2, #144	; 0x90
 8006402:	589b      	ldr	r3, [r3, r2]
 8006404:	2208      	movs	r2, #8
 8006406:	431a      	orrs	r2, r3
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2190      	movs	r1, #144	; 0x90
 800640c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800640e:	23a4      	movs	r3, #164	; 0xa4
 8006410:	18fb      	adds	r3, r7, r3
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	2380      	movs	r3, #128	; 0x80
 8006416:	011b      	lsls	r3, r3, #4
 8006418:	4013      	ands	r3, r2
 800641a:	d013      	beq.n	8006444 <HAL_UART_IRQHandler+0x1a4>
 800641c:	23a0      	movs	r3, #160	; 0xa0
 800641e:	18fb      	adds	r3, r7, r3
 8006420:	681a      	ldr	r2, [r3, #0]
 8006422:	2380      	movs	r3, #128	; 0x80
 8006424:	04db      	lsls	r3, r3, #19
 8006426:	4013      	ands	r3, r2
 8006428:	d00c      	beq.n	8006444 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	2280      	movs	r2, #128	; 0x80
 8006430:	0112      	lsls	r2, r2, #4
 8006432:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2290      	movs	r2, #144	; 0x90
 8006438:	589b      	ldr	r3, [r3, r2]
 800643a:	2220      	movs	r2, #32
 800643c:	431a      	orrs	r2, r3
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2190      	movs	r1, #144	; 0x90
 8006442:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2290      	movs	r2, #144	; 0x90
 8006448:	589b      	ldr	r3, [r3, r2]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d100      	bne.n	8006450 <HAL_UART_IRQHandler+0x1b0>
 800644e:	e23d      	b.n	80068cc <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006450:	23a4      	movs	r3, #164	; 0xa4
 8006452:	18fb      	adds	r3, r7, r3
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	2220      	movs	r2, #32
 8006458:	4013      	ands	r3, r2
 800645a:	d015      	beq.n	8006488 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800645c:	23a0      	movs	r3, #160	; 0xa0
 800645e:	18fb      	adds	r3, r7, r3
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	2220      	movs	r2, #32
 8006464:	4013      	ands	r3, r2
 8006466:	d106      	bne.n	8006476 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006468:	239c      	movs	r3, #156	; 0x9c
 800646a:	18fb      	adds	r3, r7, r3
 800646c:	681a      	ldr	r2, [r3, #0]
 800646e:	2380      	movs	r3, #128	; 0x80
 8006470:	055b      	lsls	r3, r3, #21
 8006472:	4013      	ands	r3, r2
 8006474:	d008      	beq.n	8006488 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800647a:	2b00      	cmp	r3, #0
 800647c:	d004      	beq.n	8006488 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006482:	687a      	ldr	r2, [r7, #4]
 8006484:	0010      	movs	r0, r2
 8006486:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2290      	movs	r2, #144	; 0x90
 800648c:	589b      	ldr	r3, [r3, r2]
 800648e:	2194      	movs	r1, #148	; 0x94
 8006490:	187a      	adds	r2, r7, r1
 8006492:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	689b      	ldr	r3, [r3, #8]
 800649a:	2240      	movs	r2, #64	; 0x40
 800649c:	4013      	ands	r3, r2
 800649e:	2b40      	cmp	r3, #64	; 0x40
 80064a0:	d004      	beq.n	80064ac <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80064a2:	187b      	adds	r3, r7, r1
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	2228      	movs	r2, #40	; 0x28
 80064a8:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80064aa:	d04c      	beq.n	8006546 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	0018      	movs	r0, r3
 80064b0:	f000 feca 	bl	8007248 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	2240      	movs	r2, #64	; 0x40
 80064bc:	4013      	ands	r3, r2
 80064be:	2b40      	cmp	r3, #64	; 0x40
 80064c0:	d13c      	bne.n	800653c <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80064c2:	f3ef 8310 	mrs	r3, PRIMASK
 80064c6:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80064c8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80064ca:	2090      	movs	r0, #144	; 0x90
 80064cc:	183a      	adds	r2, r7, r0
 80064ce:	6013      	str	r3, [r2, #0]
 80064d0:	2301      	movs	r3, #1
 80064d2:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80064d6:	f383 8810 	msr	PRIMASK, r3
}
 80064da:	46c0      	nop			; (mov r8, r8)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	689a      	ldr	r2, [r3, #8]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	2140      	movs	r1, #64	; 0x40
 80064e8:	438a      	bics	r2, r1
 80064ea:	609a      	str	r2, [r3, #8]
 80064ec:	183b      	adds	r3, r7, r0
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064f2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80064f4:	f383 8810 	msr	PRIMASK, r3
}
 80064f8:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2280      	movs	r2, #128	; 0x80
 80064fe:	589b      	ldr	r3, [r3, r2]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d016      	beq.n	8006532 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2280      	movs	r2, #128	; 0x80
 8006508:	589b      	ldr	r3, [r3, r2]
 800650a:	4a17      	ldr	r2, [pc, #92]	; (8006568 <HAL_UART_IRQHandler+0x2c8>)
 800650c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2280      	movs	r2, #128	; 0x80
 8006512:	589b      	ldr	r3, [r3, r2]
 8006514:	0018      	movs	r0, r3
 8006516:	f7fe f901 	bl	800471c <HAL_DMA_Abort_IT>
 800651a:	1e03      	subs	r3, r0, #0
 800651c:	d01c      	beq.n	8006558 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2280      	movs	r2, #128	; 0x80
 8006522:	589b      	ldr	r3, [r3, r2]
 8006524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006526:	687a      	ldr	r2, [r7, #4]
 8006528:	2180      	movs	r1, #128	; 0x80
 800652a:	5852      	ldr	r2, [r2, r1]
 800652c:	0010      	movs	r0, r2
 800652e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006530:	e012      	b.n	8006558 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	0018      	movs	r0, r3
 8006536:	f000 f9e1 	bl	80068fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800653a:	e00d      	b.n	8006558 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	0018      	movs	r0, r3
 8006540:	f000 f9dc 	bl	80068fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006544:	e008      	b.n	8006558 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	0018      	movs	r0, r3
 800654a:	f000 f9d7 	bl	80068fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2290      	movs	r2, #144	; 0x90
 8006552:	2100      	movs	r1, #0
 8006554:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8006556:	e1b9      	b.n	80068cc <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006558:	46c0      	nop			; (mov r8, r8)
    return;
 800655a:	e1b7      	b.n	80068cc <HAL_UART_IRQHandler+0x62c>
 800655c:	0000080f 	.word	0x0000080f
 8006560:	10000001 	.word	0x10000001
 8006564:	04000120 	.word	0x04000120
 8006568:	08007315 	.word	0x08007315

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006570:	2b01      	cmp	r3, #1
 8006572:	d000      	beq.n	8006576 <HAL_UART_IRQHandler+0x2d6>
 8006574:	e13e      	b.n	80067f4 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006576:	23a4      	movs	r3, #164	; 0xa4
 8006578:	18fb      	adds	r3, r7, r3
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	2210      	movs	r2, #16
 800657e:	4013      	ands	r3, r2
 8006580:	d100      	bne.n	8006584 <HAL_UART_IRQHandler+0x2e4>
 8006582:	e137      	b.n	80067f4 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006584:	23a0      	movs	r3, #160	; 0xa0
 8006586:	18fb      	adds	r3, r7, r3
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	2210      	movs	r2, #16
 800658c:	4013      	ands	r3, r2
 800658e:	d100      	bne.n	8006592 <HAL_UART_IRQHandler+0x2f2>
 8006590:	e130      	b.n	80067f4 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	2210      	movs	r2, #16
 8006598:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	689b      	ldr	r3, [r3, #8]
 80065a0:	2240      	movs	r2, #64	; 0x40
 80065a2:	4013      	ands	r3, r2
 80065a4:	2b40      	cmp	r3, #64	; 0x40
 80065a6:	d000      	beq.n	80065aa <HAL_UART_IRQHandler+0x30a>
 80065a8:	e0a4      	b.n	80066f4 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2280      	movs	r2, #128	; 0x80
 80065ae:	589b      	ldr	r3, [r3, r2]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	685a      	ldr	r2, [r3, #4]
 80065b4:	217e      	movs	r1, #126	; 0x7e
 80065b6:	187b      	adds	r3, r7, r1
 80065b8:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80065ba:	187b      	adds	r3, r7, r1
 80065bc:	881b      	ldrh	r3, [r3, #0]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d100      	bne.n	80065c4 <HAL_UART_IRQHandler+0x324>
 80065c2:	e185      	b.n	80068d0 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	225c      	movs	r2, #92	; 0x5c
 80065c8:	5a9b      	ldrh	r3, [r3, r2]
 80065ca:	187a      	adds	r2, r7, r1
 80065cc:	8812      	ldrh	r2, [r2, #0]
 80065ce:	429a      	cmp	r2, r3
 80065d0:	d300      	bcc.n	80065d4 <HAL_UART_IRQHandler+0x334>
 80065d2:	e17d      	b.n	80068d0 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	187a      	adds	r2, r7, r1
 80065d8:	215e      	movs	r1, #94	; 0x5e
 80065da:	8812      	ldrh	r2, [r2, #0]
 80065dc:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2280      	movs	r2, #128	; 0x80
 80065e2:	589b      	ldr	r3, [r3, r2]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	2220      	movs	r2, #32
 80065ea:	4013      	ands	r3, r2
 80065ec:	d170      	bne.n	80066d0 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065ee:	f3ef 8310 	mrs	r3, PRIMASK
 80065f2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80065f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80065f6:	67bb      	str	r3, [r7, #120]	; 0x78
 80065f8:	2301      	movs	r3, #1
 80065fa:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065fe:	f383 8810 	msr	PRIMASK, r3
}
 8006602:	46c0      	nop			; (mov r8, r8)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	49b4      	ldr	r1, [pc, #720]	; (80068e0 <HAL_UART_IRQHandler+0x640>)
 8006610:	400a      	ands	r2, r1
 8006612:	601a      	str	r2, [r3, #0]
 8006614:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006616:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006618:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800661a:	f383 8810 	msr	PRIMASK, r3
}
 800661e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006620:	f3ef 8310 	mrs	r3, PRIMASK
 8006624:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8006626:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006628:	677b      	str	r3, [r7, #116]	; 0x74
 800662a:	2301      	movs	r3, #1
 800662c:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800662e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006630:	f383 8810 	msr	PRIMASK, r3
}
 8006634:	46c0      	nop			; (mov r8, r8)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	689a      	ldr	r2, [r3, #8]
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	2101      	movs	r1, #1
 8006642:	438a      	bics	r2, r1
 8006644:	609a      	str	r2, [r3, #8]
 8006646:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006648:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800664a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800664c:	f383 8810 	msr	PRIMASK, r3
}
 8006650:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006652:	f3ef 8310 	mrs	r3, PRIMASK
 8006656:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8006658:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800665a:	673b      	str	r3, [r7, #112]	; 0x70
 800665c:	2301      	movs	r3, #1
 800665e:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006660:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006662:	f383 8810 	msr	PRIMASK, r3
}
 8006666:	46c0      	nop			; (mov r8, r8)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	689a      	ldr	r2, [r3, #8]
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	2140      	movs	r1, #64	; 0x40
 8006674:	438a      	bics	r2, r1
 8006676:	609a      	str	r2, [r3, #8]
 8006678:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800667a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800667c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800667e:	f383 8810 	msr	PRIMASK, r3
}
 8006682:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	228c      	movs	r2, #140	; 0x8c
 8006688:	2120      	movs	r1, #32
 800668a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2200      	movs	r2, #0
 8006690:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006692:	f3ef 8310 	mrs	r3, PRIMASK
 8006696:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8006698:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800669a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800669c:	2301      	movs	r3, #1
 800669e:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066a0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80066a2:	f383 8810 	msr	PRIMASK, r3
}
 80066a6:	46c0      	nop			; (mov r8, r8)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	681a      	ldr	r2, [r3, #0]
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	2110      	movs	r1, #16
 80066b4:	438a      	bics	r2, r1
 80066b6:	601a      	str	r2, [r3, #0]
 80066b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066ba:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80066be:	f383 8810 	msr	PRIMASK, r3
}
 80066c2:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2280      	movs	r2, #128	; 0x80
 80066c8:	589b      	ldr	r3, [r3, r2]
 80066ca:	0018      	movs	r0, r3
 80066cc:	f7fd ffc4 	bl	8004658 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2202      	movs	r2, #2
 80066d4:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	225c      	movs	r2, #92	; 0x5c
 80066da:	5a9a      	ldrh	r2, [r3, r2]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	215e      	movs	r1, #94	; 0x5e
 80066e0:	5a5b      	ldrh	r3, [r3, r1]
 80066e2:	b29b      	uxth	r3, r3
 80066e4:	1ad3      	subs	r3, r2, r3
 80066e6:	b29a      	uxth	r2, r3
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	0011      	movs	r1, r2
 80066ec:	0018      	movs	r0, r3
 80066ee:	f000 f90d 	bl	800690c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80066f2:	e0ed      	b.n	80068d0 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	225c      	movs	r2, #92	; 0x5c
 80066f8:	5a99      	ldrh	r1, [r3, r2]
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	225e      	movs	r2, #94	; 0x5e
 80066fe:	5a9b      	ldrh	r3, [r3, r2]
 8006700:	b29a      	uxth	r2, r3
 8006702:	208e      	movs	r0, #142	; 0x8e
 8006704:	183b      	adds	r3, r7, r0
 8006706:	1a8a      	subs	r2, r1, r2
 8006708:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	225e      	movs	r2, #94	; 0x5e
 800670e:	5a9b      	ldrh	r3, [r3, r2]
 8006710:	b29b      	uxth	r3, r3
 8006712:	2b00      	cmp	r3, #0
 8006714:	d100      	bne.n	8006718 <HAL_UART_IRQHandler+0x478>
 8006716:	e0dd      	b.n	80068d4 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8006718:	183b      	adds	r3, r7, r0
 800671a:	881b      	ldrh	r3, [r3, #0]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d100      	bne.n	8006722 <HAL_UART_IRQHandler+0x482>
 8006720:	e0d8      	b.n	80068d4 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006722:	f3ef 8310 	mrs	r3, PRIMASK
 8006726:	60fb      	str	r3, [r7, #12]
  return(result);
 8006728:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800672a:	2488      	movs	r4, #136	; 0x88
 800672c:	193a      	adds	r2, r7, r4
 800672e:	6013      	str	r3, [r2, #0]
 8006730:	2301      	movs	r3, #1
 8006732:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	f383 8810 	msr	PRIMASK, r3
}
 800673a:	46c0      	nop			; (mov r8, r8)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	681a      	ldr	r2, [r3, #0]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4967      	ldr	r1, [pc, #412]	; (80068e4 <HAL_UART_IRQHandler+0x644>)
 8006748:	400a      	ands	r2, r1
 800674a:	601a      	str	r2, [r3, #0]
 800674c:	193b      	adds	r3, r7, r4
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	f383 8810 	msr	PRIMASK, r3
}
 8006758:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800675a:	f3ef 8310 	mrs	r3, PRIMASK
 800675e:	61bb      	str	r3, [r7, #24]
  return(result);
 8006760:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006762:	2484      	movs	r4, #132	; 0x84
 8006764:	193a      	adds	r2, r7, r4
 8006766:	6013      	str	r3, [r2, #0]
 8006768:	2301      	movs	r3, #1
 800676a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800676c:	69fb      	ldr	r3, [r7, #28]
 800676e:	f383 8810 	msr	PRIMASK, r3
}
 8006772:	46c0      	nop			; (mov r8, r8)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	689a      	ldr	r2, [r3, #8]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	495a      	ldr	r1, [pc, #360]	; (80068e8 <HAL_UART_IRQHandler+0x648>)
 8006780:	400a      	ands	r2, r1
 8006782:	609a      	str	r2, [r3, #8]
 8006784:	193b      	adds	r3, r7, r4
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800678a:	6a3b      	ldr	r3, [r7, #32]
 800678c:	f383 8810 	msr	PRIMASK, r3
}
 8006790:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	228c      	movs	r2, #140	; 0x8c
 8006796:	2120      	movs	r1, #32
 8006798:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2200      	movs	r2, #0
 800679e:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2200      	movs	r2, #0
 80067a4:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067a6:	f3ef 8310 	mrs	r3, PRIMASK
 80067aa:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80067ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067ae:	2480      	movs	r4, #128	; 0x80
 80067b0:	193a      	adds	r2, r7, r4
 80067b2:	6013      	str	r3, [r2, #0]
 80067b4:	2301      	movs	r3, #1
 80067b6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067ba:	f383 8810 	msr	PRIMASK, r3
}
 80067be:	46c0      	nop			; (mov r8, r8)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	681a      	ldr	r2, [r3, #0]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	2110      	movs	r1, #16
 80067cc:	438a      	bics	r2, r1
 80067ce:	601a      	str	r2, [r3, #0]
 80067d0:	193b      	adds	r3, r7, r4
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067d8:	f383 8810 	msr	PRIMASK, r3
}
 80067dc:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2202      	movs	r2, #2
 80067e2:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80067e4:	183b      	adds	r3, r7, r0
 80067e6:	881a      	ldrh	r2, [r3, #0]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	0011      	movs	r1, r2
 80067ec:	0018      	movs	r0, r3
 80067ee:	f000 f88d 	bl	800690c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80067f2:	e06f      	b.n	80068d4 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80067f4:	23a4      	movs	r3, #164	; 0xa4
 80067f6:	18fb      	adds	r3, r7, r3
 80067f8:	681a      	ldr	r2, [r3, #0]
 80067fa:	2380      	movs	r3, #128	; 0x80
 80067fc:	035b      	lsls	r3, r3, #13
 80067fe:	4013      	ands	r3, r2
 8006800:	d010      	beq.n	8006824 <HAL_UART_IRQHandler+0x584>
 8006802:	239c      	movs	r3, #156	; 0x9c
 8006804:	18fb      	adds	r3, r7, r3
 8006806:	681a      	ldr	r2, [r3, #0]
 8006808:	2380      	movs	r3, #128	; 0x80
 800680a:	03db      	lsls	r3, r3, #15
 800680c:	4013      	ands	r3, r2
 800680e:	d009      	beq.n	8006824 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	2280      	movs	r2, #128	; 0x80
 8006816:	0352      	lsls	r2, r2, #13
 8006818:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	0018      	movs	r0, r3
 800681e:	f001 fa1d 	bl	8007c5c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006822:	e05a      	b.n	80068da <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006824:	23a4      	movs	r3, #164	; 0xa4
 8006826:	18fb      	adds	r3, r7, r3
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	2280      	movs	r2, #128	; 0x80
 800682c:	4013      	ands	r3, r2
 800682e:	d016      	beq.n	800685e <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006830:	23a0      	movs	r3, #160	; 0xa0
 8006832:	18fb      	adds	r3, r7, r3
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	2280      	movs	r2, #128	; 0x80
 8006838:	4013      	ands	r3, r2
 800683a:	d106      	bne.n	800684a <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800683c:	239c      	movs	r3, #156	; 0x9c
 800683e:	18fb      	adds	r3, r7, r3
 8006840:	681a      	ldr	r2, [r3, #0]
 8006842:	2380      	movs	r3, #128	; 0x80
 8006844:	041b      	lsls	r3, r3, #16
 8006846:	4013      	ands	r3, r2
 8006848:	d009      	beq.n	800685e <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800684e:	2b00      	cmp	r3, #0
 8006850:	d042      	beq.n	80068d8 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006856:	687a      	ldr	r2, [r7, #4]
 8006858:	0010      	movs	r0, r2
 800685a:	4798      	blx	r3
    }
    return;
 800685c:	e03c      	b.n	80068d8 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800685e:	23a4      	movs	r3, #164	; 0xa4
 8006860:	18fb      	adds	r3, r7, r3
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	2240      	movs	r2, #64	; 0x40
 8006866:	4013      	ands	r3, r2
 8006868:	d00a      	beq.n	8006880 <HAL_UART_IRQHandler+0x5e0>
 800686a:	23a0      	movs	r3, #160	; 0xa0
 800686c:	18fb      	adds	r3, r7, r3
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	2240      	movs	r2, #64	; 0x40
 8006872:	4013      	ands	r3, r2
 8006874:	d004      	beq.n	8006880 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	0018      	movs	r0, r3
 800687a:	f000 fd62 	bl	8007342 <UART_EndTransmit_IT>
    return;
 800687e:	e02c      	b.n	80068da <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006880:	23a4      	movs	r3, #164	; 0xa4
 8006882:	18fb      	adds	r3, r7, r3
 8006884:	681a      	ldr	r2, [r3, #0]
 8006886:	2380      	movs	r3, #128	; 0x80
 8006888:	041b      	lsls	r3, r3, #16
 800688a:	4013      	ands	r3, r2
 800688c:	d00b      	beq.n	80068a6 <HAL_UART_IRQHandler+0x606>
 800688e:	23a0      	movs	r3, #160	; 0xa0
 8006890:	18fb      	adds	r3, r7, r3
 8006892:	681a      	ldr	r2, [r3, #0]
 8006894:	2380      	movs	r3, #128	; 0x80
 8006896:	05db      	lsls	r3, r3, #23
 8006898:	4013      	ands	r3, r2
 800689a:	d004      	beq.n	80068a6 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	0018      	movs	r0, r3
 80068a0:	f001 f9ec 	bl	8007c7c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80068a4:	e019      	b.n	80068da <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80068a6:	23a4      	movs	r3, #164	; 0xa4
 80068a8:	18fb      	adds	r3, r7, r3
 80068aa:	681a      	ldr	r2, [r3, #0]
 80068ac:	2380      	movs	r3, #128	; 0x80
 80068ae:	045b      	lsls	r3, r3, #17
 80068b0:	4013      	ands	r3, r2
 80068b2:	d012      	beq.n	80068da <HAL_UART_IRQHandler+0x63a>
 80068b4:	23a0      	movs	r3, #160	; 0xa0
 80068b6:	18fb      	adds	r3, r7, r3
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	da0d      	bge.n	80068da <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	0018      	movs	r0, r3
 80068c2:	f001 f9d3 	bl	8007c6c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80068c6:	e008      	b.n	80068da <HAL_UART_IRQHandler+0x63a>
      return;
 80068c8:	46c0      	nop			; (mov r8, r8)
 80068ca:	e006      	b.n	80068da <HAL_UART_IRQHandler+0x63a>
    return;
 80068cc:	46c0      	nop			; (mov r8, r8)
 80068ce:	e004      	b.n	80068da <HAL_UART_IRQHandler+0x63a>
      return;
 80068d0:	46c0      	nop			; (mov r8, r8)
 80068d2:	e002      	b.n	80068da <HAL_UART_IRQHandler+0x63a>
      return;
 80068d4:	46c0      	nop			; (mov r8, r8)
 80068d6:	e000      	b.n	80068da <HAL_UART_IRQHandler+0x63a>
    return;
 80068d8:	46c0      	nop			; (mov r8, r8)
  }
}
 80068da:	46bd      	mov	sp, r7
 80068dc:	b02a      	add	sp, #168	; 0xa8
 80068de:	bdb0      	pop	{r4, r5, r7, pc}
 80068e0:	fffffeff 	.word	0xfffffeff
 80068e4:	fffffedf 	.word	0xfffffedf
 80068e8:	effffffe 	.word	0xeffffffe

080068ec <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b082      	sub	sp, #8
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80068f4:	46c0      	nop			; (mov r8, r8)
 80068f6:	46bd      	mov	sp, r7
 80068f8:	b002      	add	sp, #8
 80068fa:	bd80      	pop	{r7, pc}

080068fc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b082      	sub	sp, #8
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006904:	46c0      	nop			; (mov r8, r8)
 8006906:	46bd      	mov	sp, r7
 8006908:	b002      	add	sp, #8
 800690a:	bd80      	pop	{r7, pc}

0800690c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b082      	sub	sp, #8
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
 8006914:	000a      	movs	r2, r1
 8006916:	1cbb      	adds	r3, r7, #2
 8006918:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800691a:	46c0      	nop			; (mov r8, r8)
 800691c:	46bd      	mov	sp, r7
 800691e:	b002      	add	sp, #8
 8006920:	bd80      	pop	{r7, pc}
	...

08006924 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b088      	sub	sp, #32
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800692c:	231a      	movs	r3, #26
 800692e:	18fb      	adds	r3, r7, r3
 8006930:	2200      	movs	r2, #0
 8006932:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	689a      	ldr	r2, [r3, #8]
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	691b      	ldr	r3, [r3, #16]
 800693c:	431a      	orrs	r2, r3
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	695b      	ldr	r3, [r3, #20]
 8006942:	431a      	orrs	r2, r3
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	69db      	ldr	r3, [r3, #28]
 8006948:	4313      	orrs	r3, r2
 800694a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	4abc      	ldr	r2, [pc, #752]	; (8006c44 <UART_SetConfig+0x320>)
 8006954:	4013      	ands	r3, r2
 8006956:	0019      	movs	r1, r3
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	69fa      	ldr	r2, [r7, #28]
 800695e:	430a      	orrs	r2, r1
 8006960:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	685b      	ldr	r3, [r3, #4]
 8006968:	4ab7      	ldr	r2, [pc, #732]	; (8006c48 <UART_SetConfig+0x324>)
 800696a:	4013      	ands	r3, r2
 800696c:	0019      	movs	r1, r3
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	68da      	ldr	r2, [r3, #12]
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	430a      	orrs	r2, r1
 8006978:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	699b      	ldr	r3, [r3, #24]
 800697e:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6a1b      	ldr	r3, [r3, #32]
 8006984:	69fa      	ldr	r2, [r7, #28]
 8006986:	4313      	orrs	r3, r2
 8006988:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	689b      	ldr	r3, [r3, #8]
 8006990:	4aae      	ldr	r2, [pc, #696]	; (8006c4c <UART_SetConfig+0x328>)
 8006992:	4013      	ands	r3, r2
 8006994:	0019      	movs	r1, r3
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	69fa      	ldr	r2, [r7, #28]
 800699c:	430a      	orrs	r2, r1
 800699e:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069a6:	220f      	movs	r2, #15
 80069a8:	4393      	bics	r3, r2
 80069aa:	0019      	movs	r1, r3
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	430a      	orrs	r2, r1
 80069b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4aa4      	ldr	r2, [pc, #656]	; (8006c50 <UART_SetConfig+0x32c>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d127      	bne.n	8006a12 <UART_SetConfig+0xee>
 80069c2:	4ba4      	ldr	r3, [pc, #656]	; (8006c54 <UART_SetConfig+0x330>)
 80069c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069c6:	2203      	movs	r2, #3
 80069c8:	4013      	ands	r3, r2
 80069ca:	2b03      	cmp	r3, #3
 80069cc:	d017      	beq.n	80069fe <UART_SetConfig+0xda>
 80069ce:	d81b      	bhi.n	8006a08 <UART_SetConfig+0xe4>
 80069d0:	2b02      	cmp	r3, #2
 80069d2:	d00a      	beq.n	80069ea <UART_SetConfig+0xc6>
 80069d4:	d818      	bhi.n	8006a08 <UART_SetConfig+0xe4>
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d002      	beq.n	80069e0 <UART_SetConfig+0xbc>
 80069da:	2b01      	cmp	r3, #1
 80069dc:	d00a      	beq.n	80069f4 <UART_SetConfig+0xd0>
 80069de:	e013      	b.n	8006a08 <UART_SetConfig+0xe4>
 80069e0:	231b      	movs	r3, #27
 80069e2:	18fb      	adds	r3, r7, r3
 80069e4:	2200      	movs	r2, #0
 80069e6:	701a      	strb	r2, [r3, #0]
 80069e8:	e058      	b.n	8006a9c <UART_SetConfig+0x178>
 80069ea:	231b      	movs	r3, #27
 80069ec:	18fb      	adds	r3, r7, r3
 80069ee:	2202      	movs	r2, #2
 80069f0:	701a      	strb	r2, [r3, #0]
 80069f2:	e053      	b.n	8006a9c <UART_SetConfig+0x178>
 80069f4:	231b      	movs	r3, #27
 80069f6:	18fb      	adds	r3, r7, r3
 80069f8:	2204      	movs	r2, #4
 80069fa:	701a      	strb	r2, [r3, #0]
 80069fc:	e04e      	b.n	8006a9c <UART_SetConfig+0x178>
 80069fe:	231b      	movs	r3, #27
 8006a00:	18fb      	adds	r3, r7, r3
 8006a02:	2208      	movs	r2, #8
 8006a04:	701a      	strb	r2, [r3, #0]
 8006a06:	e049      	b.n	8006a9c <UART_SetConfig+0x178>
 8006a08:	231b      	movs	r3, #27
 8006a0a:	18fb      	adds	r3, r7, r3
 8006a0c:	2210      	movs	r2, #16
 8006a0e:	701a      	strb	r2, [r3, #0]
 8006a10:	e044      	b.n	8006a9c <UART_SetConfig+0x178>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4a90      	ldr	r2, [pc, #576]	; (8006c58 <UART_SetConfig+0x334>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d127      	bne.n	8006a6c <UART_SetConfig+0x148>
 8006a1c:	4b8d      	ldr	r3, [pc, #564]	; (8006c54 <UART_SetConfig+0x330>)
 8006a1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a20:	220c      	movs	r2, #12
 8006a22:	4013      	ands	r3, r2
 8006a24:	2b0c      	cmp	r3, #12
 8006a26:	d017      	beq.n	8006a58 <UART_SetConfig+0x134>
 8006a28:	d81b      	bhi.n	8006a62 <UART_SetConfig+0x13e>
 8006a2a:	2b08      	cmp	r3, #8
 8006a2c:	d00a      	beq.n	8006a44 <UART_SetConfig+0x120>
 8006a2e:	d818      	bhi.n	8006a62 <UART_SetConfig+0x13e>
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d002      	beq.n	8006a3a <UART_SetConfig+0x116>
 8006a34:	2b04      	cmp	r3, #4
 8006a36:	d00a      	beq.n	8006a4e <UART_SetConfig+0x12a>
 8006a38:	e013      	b.n	8006a62 <UART_SetConfig+0x13e>
 8006a3a:	231b      	movs	r3, #27
 8006a3c:	18fb      	adds	r3, r7, r3
 8006a3e:	2200      	movs	r2, #0
 8006a40:	701a      	strb	r2, [r3, #0]
 8006a42:	e02b      	b.n	8006a9c <UART_SetConfig+0x178>
 8006a44:	231b      	movs	r3, #27
 8006a46:	18fb      	adds	r3, r7, r3
 8006a48:	2202      	movs	r2, #2
 8006a4a:	701a      	strb	r2, [r3, #0]
 8006a4c:	e026      	b.n	8006a9c <UART_SetConfig+0x178>
 8006a4e:	231b      	movs	r3, #27
 8006a50:	18fb      	adds	r3, r7, r3
 8006a52:	2204      	movs	r2, #4
 8006a54:	701a      	strb	r2, [r3, #0]
 8006a56:	e021      	b.n	8006a9c <UART_SetConfig+0x178>
 8006a58:	231b      	movs	r3, #27
 8006a5a:	18fb      	adds	r3, r7, r3
 8006a5c:	2208      	movs	r2, #8
 8006a5e:	701a      	strb	r2, [r3, #0]
 8006a60:	e01c      	b.n	8006a9c <UART_SetConfig+0x178>
 8006a62:	231b      	movs	r3, #27
 8006a64:	18fb      	adds	r3, r7, r3
 8006a66:	2210      	movs	r2, #16
 8006a68:	701a      	strb	r2, [r3, #0]
 8006a6a:	e017      	b.n	8006a9c <UART_SetConfig+0x178>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a7a      	ldr	r2, [pc, #488]	; (8006c5c <UART_SetConfig+0x338>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d104      	bne.n	8006a80 <UART_SetConfig+0x15c>
 8006a76:	231b      	movs	r3, #27
 8006a78:	18fb      	adds	r3, r7, r3
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	701a      	strb	r2, [r3, #0]
 8006a7e:	e00d      	b.n	8006a9c <UART_SetConfig+0x178>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4a76      	ldr	r2, [pc, #472]	; (8006c60 <UART_SetConfig+0x33c>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d104      	bne.n	8006a94 <UART_SetConfig+0x170>
 8006a8a:	231b      	movs	r3, #27
 8006a8c:	18fb      	adds	r3, r7, r3
 8006a8e:	2200      	movs	r2, #0
 8006a90:	701a      	strb	r2, [r3, #0]
 8006a92:	e003      	b.n	8006a9c <UART_SetConfig+0x178>
 8006a94:	231b      	movs	r3, #27
 8006a96:	18fb      	adds	r3, r7, r3
 8006a98:	2210      	movs	r2, #16
 8006a9a:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	69da      	ldr	r2, [r3, #28]
 8006aa0:	2380      	movs	r3, #128	; 0x80
 8006aa2:	021b      	lsls	r3, r3, #8
 8006aa4:	429a      	cmp	r2, r3
 8006aa6:	d000      	beq.n	8006aaa <UART_SetConfig+0x186>
 8006aa8:	e065      	b.n	8006b76 <UART_SetConfig+0x252>
  {
    switch (clocksource)
 8006aaa:	231b      	movs	r3, #27
 8006aac:	18fb      	adds	r3, r7, r3
 8006aae:	781b      	ldrb	r3, [r3, #0]
 8006ab0:	2b08      	cmp	r3, #8
 8006ab2:	d015      	beq.n	8006ae0 <UART_SetConfig+0x1bc>
 8006ab4:	dc18      	bgt.n	8006ae8 <UART_SetConfig+0x1c4>
 8006ab6:	2b04      	cmp	r3, #4
 8006ab8:	d00d      	beq.n	8006ad6 <UART_SetConfig+0x1b2>
 8006aba:	dc15      	bgt.n	8006ae8 <UART_SetConfig+0x1c4>
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d002      	beq.n	8006ac6 <UART_SetConfig+0x1a2>
 8006ac0:	2b02      	cmp	r3, #2
 8006ac2:	d005      	beq.n	8006ad0 <UART_SetConfig+0x1ac>
 8006ac4:	e010      	b.n	8006ae8 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ac6:	f7fe fe23 	bl	8005710 <HAL_RCC_GetPCLK1Freq>
 8006aca:	0003      	movs	r3, r0
 8006acc:	617b      	str	r3, [r7, #20]
        break;
 8006ace:	e012      	b.n	8006af6 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ad0:	4b64      	ldr	r3, [pc, #400]	; (8006c64 <UART_SetConfig+0x340>)
 8006ad2:	617b      	str	r3, [r7, #20]
        break;
 8006ad4:	e00f      	b.n	8006af6 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ad6:	f7fe fd8f 	bl	80055f8 <HAL_RCC_GetSysClockFreq>
 8006ada:	0003      	movs	r3, r0
 8006adc:	617b      	str	r3, [r7, #20]
        break;
 8006ade:	e00a      	b.n	8006af6 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ae0:	2380      	movs	r3, #128	; 0x80
 8006ae2:	021b      	lsls	r3, r3, #8
 8006ae4:	617b      	str	r3, [r7, #20]
        break;
 8006ae6:	e006      	b.n	8006af6 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8006ae8:	2300      	movs	r3, #0
 8006aea:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006aec:	231a      	movs	r3, #26
 8006aee:	18fb      	adds	r3, r7, r3
 8006af0:	2201      	movs	r2, #1
 8006af2:	701a      	strb	r2, [r3, #0]
        break;
 8006af4:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006af6:	697b      	ldr	r3, [r7, #20]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d100      	bne.n	8006afe <UART_SetConfig+0x1da>
 8006afc:	e08d      	b.n	8006c1a <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006b02:	4b59      	ldr	r3, [pc, #356]	; (8006c68 <UART_SetConfig+0x344>)
 8006b04:	0052      	lsls	r2, r2, #1
 8006b06:	5ad3      	ldrh	r3, [r2, r3]
 8006b08:	0019      	movs	r1, r3
 8006b0a:	6978      	ldr	r0, [r7, #20]
 8006b0c:	f7f9 fb02 	bl	8000114 <__udivsi3>
 8006b10:	0003      	movs	r3, r0
 8006b12:	005a      	lsls	r2, r3, #1
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	085b      	lsrs	r3, r3, #1
 8006b1a:	18d2      	adds	r2, r2, r3
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	0019      	movs	r1, r3
 8006b22:	0010      	movs	r0, r2
 8006b24:	f7f9 faf6 	bl	8000114 <__udivsi3>
 8006b28:	0003      	movs	r3, r0
 8006b2a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b2c:	693b      	ldr	r3, [r7, #16]
 8006b2e:	2b0f      	cmp	r3, #15
 8006b30:	d91c      	bls.n	8006b6c <UART_SetConfig+0x248>
 8006b32:	693a      	ldr	r2, [r7, #16]
 8006b34:	2380      	movs	r3, #128	; 0x80
 8006b36:	025b      	lsls	r3, r3, #9
 8006b38:	429a      	cmp	r2, r3
 8006b3a:	d217      	bcs.n	8006b6c <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006b3c:	693b      	ldr	r3, [r7, #16]
 8006b3e:	b29a      	uxth	r2, r3
 8006b40:	200e      	movs	r0, #14
 8006b42:	183b      	adds	r3, r7, r0
 8006b44:	210f      	movs	r1, #15
 8006b46:	438a      	bics	r2, r1
 8006b48:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	085b      	lsrs	r3, r3, #1
 8006b4e:	b29b      	uxth	r3, r3
 8006b50:	2207      	movs	r2, #7
 8006b52:	4013      	ands	r3, r2
 8006b54:	b299      	uxth	r1, r3
 8006b56:	183b      	adds	r3, r7, r0
 8006b58:	183a      	adds	r2, r7, r0
 8006b5a:	8812      	ldrh	r2, [r2, #0]
 8006b5c:	430a      	orrs	r2, r1
 8006b5e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	183a      	adds	r2, r7, r0
 8006b66:	8812      	ldrh	r2, [r2, #0]
 8006b68:	60da      	str	r2, [r3, #12]
 8006b6a:	e056      	b.n	8006c1a <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8006b6c:	231a      	movs	r3, #26
 8006b6e:	18fb      	adds	r3, r7, r3
 8006b70:	2201      	movs	r2, #1
 8006b72:	701a      	strb	r2, [r3, #0]
 8006b74:	e051      	b.n	8006c1a <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006b76:	231b      	movs	r3, #27
 8006b78:	18fb      	adds	r3, r7, r3
 8006b7a:	781b      	ldrb	r3, [r3, #0]
 8006b7c:	2b08      	cmp	r3, #8
 8006b7e:	d015      	beq.n	8006bac <UART_SetConfig+0x288>
 8006b80:	dc18      	bgt.n	8006bb4 <UART_SetConfig+0x290>
 8006b82:	2b04      	cmp	r3, #4
 8006b84:	d00d      	beq.n	8006ba2 <UART_SetConfig+0x27e>
 8006b86:	dc15      	bgt.n	8006bb4 <UART_SetConfig+0x290>
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d002      	beq.n	8006b92 <UART_SetConfig+0x26e>
 8006b8c:	2b02      	cmp	r3, #2
 8006b8e:	d005      	beq.n	8006b9c <UART_SetConfig+0x278>
 8006b90:	e010      	b.n	8006bb4 <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b92:	f7fe fdbd 	bl	8005710 <HAL_RCC_GetPCLK1Freq>
 8006b96:	0003      	movs	r3, r0
 8006b98:	617b      	str	r3, [r7, #20]
        break;
 8006b9a:	e012      	b.n	8006bc2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b9c:	4b31      	ldr	r3, [pc, #196]	; (8006c64 <UART_SetConfig+0x340>)
 8006b9e:	617b      	str	r3, [r7, #20]
        break;
 8006ba0:	e00f      	b.n	8006bc2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ba2:	f7fe fd29 	bl	80055f8 <HAL_RCC_GetSysClockFreq>
 8006ba6:	0003      	movs	r3, r0
 8006ba8:	617b      	str	r3, [r7, #20]
        break;
 8006baa:	e00a      	b.n	8006bc2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006bac:	2380      	movs	r3, #128	; 0x80
 8006bae:	021b      	lsls	r3, r3, #8
 8006bb0:	617b      	str	r3, [r7, #20]
        break;
 8006bb2:	e006      	b.n	8006bc2 <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006bb8:	231a      	movs	r3, #26
 8006bba:	18fb      	adds	r3, r7, r3
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	701a      	strb	r2, [r3, #0]
        break;
 8006bc0:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8006bc2:	697b      	ldr	r3, [r7, #20]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d028      	beq.n	8006c1a <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006bcc:	4b26      	ldr	r3, [pc, #152]	; (8006c68 <UART_SetConfig+0x344>)
 8006bce:	0052      	lsls	r2, r2, #1
 8006bd0:	5ad3      	ldrh	r3, [r2, r3]
 8006bd2:	0019      	movs	r1, r3
 8006bd4:	6978      	ldr	r0, [r7, #20]
 8006bd6:	f7f9 fa9d 	bl	8000114 <__udivsi3>
 8006bda:	0003      	movs	r3, r0
 8006bdc:	001a      	movs	r2, r3
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	085b      	lsrs	r3, r3, #1
 8006be4:	18d2      	adds	r2, r2, r3
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	0019      	movs	r1, r3
 8006bec:	0010      	movs	r0, r2
 8006bee:	f7f9 fa91 	bl	8000114 <__udivsi3>
 8006bf2:	0003      	movs	r3, r0
 8006bf4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006bf6:	693b      	ldr	r3, [r7, #16]
 8006bf8:	2b0f      	cmp	r3, #15
 8006bfa:	d90a      	bls.n	8006c12 <UART_SetConfig+0x2ee>
 8006bfc:	693a      	ldr	r2, [r7, #16]
 8006bfe:	2380      	movs	r3, #128	; 0x80
 8006c00:	025b      	lsls	r3, r3, #9
 8006c02:	429a      	cmp	r2, r3
 8006c04:	d205      	bcs.n	8006c12 <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006c06:	693b      	ldr	r3, [r7, #16]
 8006c08:	b29a      	uxth	r2, r3
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	60da      	str	r2, [r3, #12]
 8006c10:	e003      	b.n	8006c1a <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8006c12:	231a      	movs	r3, #26
 8006c14:	18fb      	adds	r3, r7, r3
 8006c16:	2201      	movs	r2, #1
 8006c18:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	226a      	movs	r2, #106	; 0x6a
 8006c1e:	2101      	movs	r1, #1
 8006c20:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2268      	movs	r2, #104	; 0x68
 8006c26:	2101      	movs	r1, #1
 8006c28:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2200      	movs	r2, #0
 8006c34:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8006c36:	231a      	movs	r3, #26
 8006c38:	18fb      	adds	r3, r7, r3
 8006c3a:	781b      	ldrb	r3, [r3, #0]
}
 8006c3c:	0018      	movs	r0, r3
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	b008      	add	sp, #32
 8006c42:	bd80      	pop	{r7, pc}
 8006c44:	cfff69f3 	.word	0xcfff69f3
 8006c48:	ffffcfff 	.word	0xffffcfff
 8006c4c:	11fff4ff 	.word	0x11fff4ff
 8006c50:	40013800 	.word	0x40013800
 8006c54:	40021000 	.word	0x40021000
 8006c58:	40004400 	.word	0x40004400
 8006c5c:	40004800 	.word	0x40004800
 8006c60:	40004c00 	.word	0x40004c00
 8006c64:	00f42400 	.word	0x00f42400
 8006c68:	08008980 	.word	0x08008980

08006c6c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b082      	sub	sp, #8
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c78:	2201      	movs	r2, #1
 8006c7a:	4013      	ands	r3, r2
 8006c7c:	d00b      	beq.n	8006c96 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	4a4a      	ldr	r2, [pc, #296]	; (8006db0 <UART_AdvFeatureConfig+0x144>)
 8006c86:	4013      	ands	r3, r2
 8006c88:	0019      	movs	r1, r3
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	430a      	orrs	r2, r1
 8006c94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c9a:	2202      	movs	r2, #2
 8006c9c:	4013      	ands	r3, r2
 8006c9e:	d00b      	beq.n	8006cb8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	4a43      	ldr	r2, [pc, #268]	; (8006db4 <UART_AdvFeatureConfig+0x148>)
 8006ca8:	4013      	ands	r3, r2
 8006caa:	0019      	movs	r1, r3
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	430a      	orrs	r2, r1
 8006cb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cbc:	2204      	movs	r2, #4
 8006cbe:	4013      	ands	r3, r2
 8006cc0:	d00b      	beq.n	8006cda <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	4a3b      	ldr	r2, [pc, #236]	; (8006db8 <UART_AdvFeatureConfig+0x14c>)
 8006cca:	4013      	ands	r3, r2
 8006ccc:	0019      	movs	r1, r3
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	430a      	orrs	r2, r1
 8006cd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cde:	2208      	movs	r2, #8
 8006ce0:	4013      	ands	r3, r2
 8006ce2:	d00b      	beq.n	8006cfc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	4a34      	ldr	r2, [pc, #208]	; (8006dbc <UART_AdvFeatureConfig+0x150>)
 8006cec:	4013      	ands	r3, r2
 8006cee:	0019      	movs	r1, r3
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	430a      	orrs	r2, r1
 8006cfa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d00:	2210      	movs	r2, #16
 8006d02:	4013      	ands	r3, r2
 8006d04:	d00b      	beq.n	8006d1e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	689b      	ldr	r3, [r3, #8]
 8006d0c:	4a2c      	ldr	r2, [pc, #176]	; (8006dc0 <UART_AdvFeatureConfig+0x154>)
 8006d0e:	4013      	ands	r3, r2
 8006d10:	0019      	movs	r1, r3
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	430a      	orrs	r2, r1
 8006d1c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d22:	2220      	movs	r2, #32
 8006d24:	4013      	ands	r3, r2
 8006d26:	d00b      	beq.n	8006d40 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	689b      	ldr	r3, [r3, #8]
 8006d2e:	4a25      	ldr	r2, [pc, #148]	; (8006dc4 <UART_AdvFeatureConfig+0x158>)
 8006d30:	4013      	ands	r3, r2
 8006d32:	0019      	movs	r1, r3
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	430a      	orrs	r2, r1
 8006d3e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d44:	2240      	movs	r2, #64	; 0x40
 8006d46:	4013      	ands	r3, r2
 8006d48:	d01d      	beq.n	8006d86 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	4a1d      	ldr	r2, [pc, #116]	; (8006dc8 <UART_AdvFeatureConfig+0x15c>)
 8006d52:	4013      	ands	r3, r2
 8006d54:	0019      	movs	r1, r3
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	430a      	orrs	r2, r1
 8006d60:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d66:	2380      	movs	r3, #128	; 0x80
 8006d68:	035b      	lsls	r3, r3, #13
 8006d6a:	429a      	cmp	r2, r3
 8006d6c:	d10b      	bne.n	8006d86 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	4a15      	ldr	r2, [pc, #84]	; (8006dcc <UART_AdvFeatureConfig+0x160>)
 8006d76:	4013      	ands	r3, r2
 8006d78:	0019      	movs	r1, r3
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	430a      	orrs	r2, r1
 8006d84:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d8a:	2280      	movs	r2, #128	; 0x80
 8006d8c:	4013      	ands	r3, r2
 8006d8e:	d00b      	beq.n	8006da8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	4a0e      	ldr	r2, [pc, #56]	; (8006dd0 <UART_AdvFeatureConfig+0x164>)
 8006d98:	4013      	ands	r3, r2
 8006d9a:	0019      	movs	r1, r3
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	430a      	orrs	r2, r1
 8006da6:	605a      	str	r2, [r3, #4]
  }
}
 8006da8:	46c0      	nop			; (mov r8, r8)
 8006daa:	46bd      	mov	sp, r7
 8006dac:	b002      	add	sp, #8
 8006dae:	bd80      	pop	{r7, pc}
 8006db0:	fffdffff 	.word	0xfffdffff
 8006db4:	fffeffff 	.word	0xfffeffff
 8006db8:	fffbffff 	.word	0xfffbffff
 8006dbc:	ffff7fff 	.word	0xffff7fff
 8006dc0:	ffffefff 	.word	0xffffefff
 8006dc4:	ffffdfff 	.word	0xffffdfff
 8006dc8:	ffefffff 	.word	0xffefffff
 8006dcc:	ff9fffff 	.word	0xff9fffff
 8006dd0:	fff7ffff 	.word	0xfff7ffff

08006dd4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b086      	sub	sp, #24
 8006dd8:	af02      	add	r7, sp, #8
 8006dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2290      	movs	r2, #144	; 0x90
 8006de0:	2100      	movs	r1, #0
 8006de2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006de4:	f7fc fe48 	bl	8003a78 <HAL_GetTick>
 8006de8:	0003      	movs	r3, r0
 8006dea:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	2208      	movs	r2, #8
 8006df4:	4013      	ands	r3, r2
 8006df6:	2b08      	cmp	r3, #8
 8006df8:	d10c      	bne.n	8006e14 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2280      	movs	r2, #128	; 0x80
 8006dfe:	0391      	lsls	r1, r2, #14
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	4a1a      	ldr	r2, [pc, #104]	; (8006e6c <UART_CheckIdleState+0x98>)
 8006e04:	9200      	str	r2, [sp, #0]
 8006e06:	2200      	movs	r2, #0
 8006e08:	f000 f832 	bl	8006e70 <UART_WaitOnFlagUntilTimeout>
 8006e0c:	1e03      	subs	r3, r0, #0
 8006e0e:	d001      	beq.n	8006e14 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e10:	2303      	movs	r3, #3
 8006e12:	e026      	b.n	8006e62 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	2204      	movs	r2, #4
 8006e1c:	4013      	ands	r3, r2
 8006e1e:	2b04      	cmp	r3, #4
 8006e20:	d10c      	bne.n	8006e3c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	2280      	movs	r2, #128	; 0x80
 8006e26:	03d1      	lsls	r1, r2, #15
 8006e28:	6878      	ldr	r0, [r7, #4]
 8006e2a:	4a10      	ldr	r2, [pc, #64]	; (8006e6c <UART_CheckIdleState+0x98>)
 8006e2c:	9200      	str	r2, [sp, #0]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	f000 f81e 	bl	8006e70 <UART_WaitOnFlagUntilTimeout>
 8006e34:	1e03      	subs	r3, r0, #0
 8006e36:	d001      	beq.n	8006e3c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e38:	2303      	movs	r3, #3
 8006e3a:	e012      	b.n	8006e62 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2288      	movs	r2, #136	; 0x88
 8006e40:	2120      	movs	r1, #32
 8006e42:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	228c      	movs	r2, #140	; 0x8c
 8006e48:	2120      	movs	r1, #32
 8006e4a:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2200      	movs	r2, #0
 8006e56:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2284      	movs	r2, #132	; 0x84
 8006e5c:	2100      	movs	r1, #0
 8006e5e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006e60:	2300      	movs	r3, #0
}
 8006e62:	0018      	movs	r0, r3
 8006e64:	46bd      	mov	sp, r7
 8006e66:	b004      	add	sp, #16
 8006e68:	bd80      	pop	{r7, pc}
 8006e6a:	46c0      	nop			; (mov r8, r8)
 8006e6c:	01ffffff 	.word	0x01ffffff

08006e70 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b094      	sub	sp, #80	; 0x50
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	60f8      	str	r0, [r7, #12]
 8006e78:	60b9      	str	r1, [r7, #8]
 8006e7a:	603b      	str	r3, [r7, #0]
 8006e7c:	1dfb      	adds	r3, r7, #7
 8006e7e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e80:	e0a7      	b.n	8006fd2 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e82:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006e84:	3301      	adds	r3, #1
 8006e86:	d100      	bne.n	8006e8a <UART_WaitOnFlagUntilTimeout+0x1a>
 8006e88:	e0a3      	b.n	8006fd2 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e8a:	f7fc fdf5 	bl	8003a78 <HAL_GetTick>
 8006e8e:	0002      	movs	r2, r0
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	1ad3      	subs	r3, r2, r3
 8006e94:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006e96:	429a      	cmp	r2, r3
 8006e98:	d302      	bcc.n	8006ea0 <UART_WaitOnFlagUntilTimeout+0x30>
 8006e9a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d13f      	bne.n	8006f20 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ea0:	f3ef 8310 	mrs	r3, PRIMASK
 8006ea4:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006ea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006ea8:	647b      	str	r3, [r7, #68]	; 0x44
 8006eaa:	2301      	movs	r3, #1
 8006eac:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006eae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006eb0:	f383 8810 	msr	PRIMASK, r3
}
 8006eb4:	46c0      	nop			; (mov r8, r8)
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	681a      	ldr	r2, [r3, #0]
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	494e      	ldr	r1, [pc, #312]	; (8006ffc <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006ec2:	400a      	ands	r2, r1
 8006ec4:	601a      	str	r2, [r3, #0]
 8006ec6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ec8:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006eca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ecc:	f383 8810 	msr	PRIMASK, r3
}
 8006ed0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ed2:	f3ef 8310 	mrs	r3, PRIMASK
 8006ed6:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006ed8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006eda:	643b      	str	r3, [r7, #64]	; 0x40
 8006edc:	2301      	movs	r3, #1
 8006ede:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ee0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ee2:	f383 8810 	msr	PRIMASK, r3
}
 8006ee6:	46c0      	nop			; (mov r8, r8)
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	689a      	ldr	r2, [r3, #8]
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	2101      	movs	r1, #1
 8006ef4:	438a      	bics	r2, r1
 8006ef6:	609a      	str	r2, [r3, #8]
 8006ef8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006efa:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006efc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006efe:	f383 8810 	msr	PRIMASK, r3
}
 8006f02:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	2288      	movs	r2, #136	; 0x88
 8006f08:	2120      	movs	r1, #32
 8006f0a:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	228c      	movs	r2, #140	; 0x8c
 8006f10:	2120      	movs	r1, #32
 8006f12:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	2284      	movs	r2, #132	; 0x84
 8006f18:	2100      	movs	r1, #0
 8006f1a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006f1c:	2303      	movs	r3, #3
 8006f1e:	e069      	b.n	8006ff4 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	2204      	movs	r2, #4
 8006f28:	4013      	ands	r3, r2
 8006f2a:	d052      	beq.n	8006fd2 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	69da      	ldr	r2, [r3, #28]
 8006f32:	2380      	movs	r3, #128	; 0x80
 8006f34:	011b      	lsls	r3, r3, #4
 8006f36:	401a      	ands	r2, r3
 8006f38:	2380      	movs	r3, #128	; 0x80
 8006f3a:	011b      	lsls	r3, r3, #4
 8006f3c:	429a      	cmp	r2, r3
 8006f3e:	d148      	bne.n	8006fd2 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	2280      	movs	r2, #128	; 0x80
 8006f46:	0112      	lsls	r2, r2, #4
 8006f48:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f4a:	f3ef 8310 	mrs	r3, PRIMASK
 8006f4e:	613b      	str	r3, [r7, #16]
  return(result);
 8006f50:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006f52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f54:	2301      	movs	r3, #1
 8006f56:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	f383 8810 	msr	PRIMASK, r3
}
 8006f5e:	46c0      	nop			; (mov r8, r8)
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	681a      	ldr	r2, [r3, #0]
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4924      	ldr	r1, [pc, #144]	; (8006ffc <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006f6c:	400a      	ands	r2, r1
 8006f6e:	601a      	str	r2, [r3, #0]
 8006f70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f72:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f74:	69bb      	ldr	r3, [r7, #24]
 8006f76:	f383 8810 	msr	PRIMASK, r3
}
 8006f7a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f7c:	f3ef 8310 	mrs	r3, PRIMASK
 8006f80:	61fb      	str	r3, [r7, #28]
  return(result);
 8006f82:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f84:	64bb      	str	r3, [r7, #72]	; 0x48
 8006f86:	2301      	movs	r3, #1
 8006f88:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f8a:	6a3b      	ldr	r3, [r7, #32]
 8006f8c:	f383 8810 	msr	PRIMASK, r3
}
 8006f90:	46c0      	nop			; (mov r8, r8)
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	689a      	ldr	r2, [r3, #8]
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	2101      	movs	r1, #1
 8006f9e:	438a      	bics	r2, r1
 8006fa0:	609a      	str	r2, [r3, #8]
 8006fa2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006fa4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fa8:	f383 8810 	msr	PRIMASK, r3
}
 8006fac:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2288      	movs	r2, #136	; 0x88
 8006fb2:	2120      	movs	r1, #32
 8006fb4:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	228c      	movs	r2, #140	; 0x8c
 8006fba:	2120      	movs	r1, #32
 8006fbc:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	2290      	movs	r2, #144	; 0x90
 8006fc2:	2120      	movs	r1, #32
 8006fc4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2284      	movs	r2, #132	; 0x84
 8006fca:	2100      	movs	r1, #0
 8006fcc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006fce:	2303      	movs	r3, #3
 8006fd0:	e010      	b.n	8006ff4 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	69db      	ldr	r3, [r3, #28]
 8006fd8:	68ba      	ldr	r2, [r7, #8]
 8006fda:	4013      	ands	r3, r2
 8006fdc:	68ba      	ldr	r2, [r7, #8]
 8006fde:	1ad3      	subs	r3, r2, r3
 8006fe0:	425a      	negs	r2, r3
 8006fe2:	4153      	adcs	r3, r2
 8006fe4:	b2db      	uxtb	r3, r3
 8006fe6:	001a      	movs	r2, r3
 8006fe8:	1dfb      	adds	r3, r7, #7
 8006fea:	781b      	ldrb	r3, [r3, #0]
 8006fec:	429a      	cmp	r2, r3
 8006fee:	d100      	bne.n	8006ff2 <UART_WaitOnFlagUntilTimeout+0x182>
 8006ff0:	e747      	b.n	8006e82 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ff2:	2300      	movs	r3, #0
}
 8006ff4:	0018      	movs	r0, r3
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	b014      	add	sp, #80	; 0x50
 8006ffa:	bd80      	pop	{r7, pc}
 8006ffc:	fffffe5f 	.word	0xfffffe5f

08007000 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b098      	sub	sp, #96	; 0x60
 8007004:	af00      	add	r7, sp, #0
 8007006:	60f8      	str	r0, [r7, #12]
 8007008:	60b9      	str	r1, [r7, #8]
 800700a:	1dbb      	adds	r3, r7, #6
 800700c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	68ba      	ldr	r2, [r7, #8]
 8007012:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	1dba      	adds	r2, r7, #6
 8007018:	215c      	movs	r1, #92	; 0x5c
 800701a:	8812      	ldrh	r2, [r2, #0]
 800701c:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	1dba      	adds	r2, r7, #6
 8007022:	215e      	movs	r1, #94	; 0x5e
 8007024:	8812      	ldrh	r2, [r2, #0]
 8007026:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	2200      	movs	r2, #0
 800702c:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	689a      	ldr	r2, [r3, #8]
 8007032:	2380      	movs	r3, #128	; 0x80
 8007034:	015b      	lsls	r3, r3, #5
 8007036:	429a      	cmp	r2, r3
 8007038:	d10d      	bne.n	8007056 <UART_Start_Receive_IT+0x56>
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	691b      	ldr	r3, [r3, #16]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d104      	bne.n	800704c <UART_Start_Receive_IT+0x4c>
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2260      	movs	r2, #96	; 0x60
 8007046:	497b      	ldr	r1, [pc, #492]	; (8007234 <UART_Start_Receive_IT+0x234>)
 8007048:	5299      	strh	r1, [r3, r2]
 800704a:	e02e      	b.n	80070aa <UART_Start_Receive_IT+0xaa>
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2260      	movs	r2, #96	; 0x60
 8007050:	21ff      	movs	r1, #255	; 0xff
 8007052:	5299      	strh	r1, [r3, r2]
 8007054:	e029      	b.n	80070aa <UART_Start_Receive_IT+0xaa>
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	689b      	ldr	r3, [r3, #8]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d10d      	bne.n	800707a <UART_Start_Receive_IT+0x7a>
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	691b      	ldr	r3, [r3, #16]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d104      	bne.n	8007070 <UART_Start_Receive_IT+0x70>
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	2260      	movs	r2, #96	; 0x60
 800706a:	21ff      	movs	r1, #255	; 0xff
 800706c:	5299      	strh	r1, [r3, r2]
 800706e:	e01c      	b.n	80070aa <UART_Start_Receive_IT+0xaa>
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	2260      	movs	r2, #96	; 0x60
 8007074:	217f      	movs	r1, #127	; 0x7f
 8007076:	5299      	strh	r1, [r3, r2]
 8007078:	e017      	b.n	80070aa <UART_Start_Receive_IT+0xaa>
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	689a      	ldr	r2, [r3, #8]
 800707e:	2380      	movs	r3, #128	; 0x80
 8007080:	055b      	lsls	r3, r3, #21
 8007082:	429a      	cmp	r2, r3
 8007084:	d10d      	bne.n	80070a2 <UART_Start_Receive_IT+0xa2>
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	691b      	ldr	r3, [r3, #16]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d104      	bne.n	8007098 <UART_Start_Receive_IT+0x98>
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	2260      	movs	r2, #96	; 0x60
 8007092:	217f      	movs	r1, #127	; 0x7f
 8007094:	5299      	strh	r1, [r3, r2]
 8007096:	e008      	b.n	80070aa <UART_Start_Receive_IT+0xaa>
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2260      	movs	r2, #96	; 0x60
 800709c:	213f      	movs	r1, #63	; 0x3f
 800709e:	5299      	strh	r1, [r3, r2]
 80070a0:	e003      	b.n	80070aa <UART_Start_Receive_IT+0xaa>
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	2260      	movs	r2, #96	; 0x60
 80070a6:	2100      	movs	r1, #0
 80070a8:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2290      	movs	r2, #144	; 0x90
 80070ae:	2100      	movs	r1, #0
 80070b0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	228c      	movs	r2, #140	; 0x8c
 80070b6:	2122      	movs	r1, #34	; 0x22
 80070b8:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070ba:	f3ef 8310 	mrs	r3, PRIMASK
 80070be:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 80070c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80070c4:	2301      	movs	r3, #1
 80070c6:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80070ca:	f383 8810 	msr	PRIMASK, r3
}
 80070ce:	46c0      	nop			; (mov r8, r8)
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	689a      	ldr	r2, [r3, #8]
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	2101      	movs	r1, #1
 80070dc:	430a      	orrs	r2, r1
 80070de:	609a      	str	r2, [r3, #8]
 80070e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80070e2:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80070e6:	f383 8810 	msr	PRIMASK, r3
}
 80070ea:	46c0      	nop			; (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80070f0:	2380      	movs	r3, #128	; 0x80
 80070f2:	059b      	lsls	r3, r3, #22
 80070f4:	429a      	cmp	r2, r3
 80070f6:	d150      	bne.n	800719a <UART_Start_Receive_IT+0x19a>
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	2268      	movs	r2, #104	; 0x68
 80070fc:	5a9b      	ldrh	r3, [r3, r2]
 80070fe:	1dba      	adds	r2, r7, #6
 8007100:	8812      	ldrh	r2, [r2, #0]
 8007102:	429a      	cmp	r2, r3
 8007104:	d349      	bcc.n	800719a <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	689a      	ldr	r2, [r3, #8]
 800710a:	2380      	movs	r3, #128	; 0x80
 800710c:	015b      	lsls	r3, r3, #5
 800710e:	429a      	cmp	r2, r3
 8007110:	d107      	bne.n	8007122 <UART_Start_Receive_IT+0x122>
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	691b      	ldr	r3, [r3, #16]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d103      	bne.n	8007122 <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	4a46      	ldr	r2, [pc, #280]	; (8007238 <UART_Start_Receive_IT+0x238>)
 800711e:	675a      	str	r2, [r3, #116]	; 0x74
 8007120:	e002      	b.n	8007128 <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	4a45      	ldr	r2, [pc, #276]	; (800723c <UART_Start_Receive_IT+0x23c>)
 8007126:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	691b      	ldr	r3, [r3, #16]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d019      	beq.n	8007164 <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007130:	f3ef 8310 	mrs	r3, PRIMASK
 8007134:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8007136:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007138:	65bb      	str	r3, [r7, #88]	; 0x58
 800713a:	2301      	movs	r3, #1
 800713c:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800713e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007140:	f383 8810 	msr	PRIMASK, r3
}
 8007144:	46c0      	nop			; (mov r8, r8)
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	681a      	ldr	r2, [r3, #0]
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	2180      	movs	r1, #128	; 0x80
 8007152:	0049      	lsls	r1, r1, #1
 8007154:	430a      	orrs	r2, r1
 8007156:	601a      	str	r2, [r3, #0]
 8007158:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800715a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800715c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800715e:	f383 8810 	msr	PRIMASK, r3
}
 8007162:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007164:	f3ef 8310 	mrs	r3, PRIMASK
 8007168:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800716a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800716c:	657b      	str	r3, [r7, #84]	; 0x54
 800716e:	2301      	movs	r3, #1
 8007170:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007174:	f383 8810 	msr	PRIMASK, r3
}
 8007178:	46c0      	nop			; (mov r8, r8)
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	689a      	ldr	r2, [r3, #8]
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	2180      	movs	r1, #128	; 0x80
 8007186:	0549      	lsls	r1, r1, #21
 8007188:	430a      	orrs	r2, r1
 800718a:	609a      	str	r2, [r3, #8]
 800718c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800718e:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007192:	f383 8810 	msr	PRIMASK, r3
}
 8007196:	46c0      	nop			; (mov r8, r8)
 8007198:	e047      	b.n	800722a <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	689a      	ldr	r2, [r3, #8]
 800719e:	2380      	movs	r3, #128	; 0x80
 80071a0:	015b      	lsls	r3, r3, #5
 80071a2:	429a      	cmp	r2, r3
 80071a4:	d107      	bne.n	80071b6 <UART_Start_Receive_IT+0x1b6>
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	691b      	ldr	r3, [r3, #16]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d103      	bne.n	80071b6 <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	4a23      	ldr	r2, [pc, #140]	; (8007240 <UART_Start_Receive_IT+0x240>)
 80071b2:	675a      	str	r2, [r3, #116]	; 0x74
 80071b4:	e002      	b.n	80071bc <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	4a22      	ldr	r2, [pc, #136]	; (8007244 <UART_Start_Receive_IT+0x244>)
 80071ba:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	691b      	ldr	r3, [r3, #16]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d019      	beq.n	80071f8 <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071c4:	f3ef 8310 	mrs	r3, PRIMASK
 80071c8:	61fb      	str	r3, [r7, #28]
  return(result);
 80071ca:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80071cc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80071ce:	2301      	movs	r3, #1
 80071d0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071d2:	6a3b      	ldr	r3, [r7, #32]
 80071d4:	f383 8810 	msr	PRIMASK, r3
}
 80071d8:	46c0      	nop			; (mov r8, r8)
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	681a      	ldr	r2, [r3, #0]
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	2190      	movs	r1, #144	; 0x90
 80071e6:	0049      	lsls	r1, r1, #1
 80071e8:	430a      	orrs	r2, r1
 80071ea:	601a      	str	r2, [r3, #0]
 80071ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071ee:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071f2:	f383 8810 	msr	PRIMASK, r3
}
 80071f6:	e018      	b.n	800722a <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071f8:	f3ef 8310 	mrs	r3, PRIMASK
 80071fc:	613b      	str	r3, [r7, #16]
  return(result);
 80071fe:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007200:	653b      	str	r3, [r7, #80]	; 0x50
 8007202:	2301      	movs	r3, #1
 8007204:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007206:	697b      	ldr	r3, [r7, #20]
 8007208:	f383 8810 	msr	PRIMASK, r3
}
 800720c:	46c0      	nop			; (mov r8, r8)
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	681a      	ldr	r2, [r3, #0]
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	2120      	movs	r1, #32
 800721a:	430a      	orrs	r2, r1
 800721c:	601a      	str	r2, [r3, #0]
 800721e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007220:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007222:	69bb      	ldr	r3, [r7, #24]
 8007224:	f383 8810 	msr	PRIMASK, r3
}
 8007228:	46c0      	nop			; (mov r8, r8)
    }
  }
  return HAL_OK;
 800722a:	2300      	movs	r3, #0
}
 800722c:	0018      	movs	r0, r3
 800722e:	46bd      	mov	sp, r7
 8007230:	b018      	add	sp, #96	; 0x60
 8007232:	bd80      	pop	{r7, pc}
 8007234:	000001ff 	.word	0x000001ff
 8007238:	08007971 	.word	0x08007971
 800723c:	08007685 	.word	0x08007685
 8007240:	08007511 	.word	0x08007511
 8007244:	0800739d 	.word	0x0800739d

08007248 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b08e      	sub	sp, #56	; 0x38
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007250:	f3ef 8310 	mrs	r3, PRIMASK
 8007254:	617b      	str	r3, [r7, #20]
  return(result);
 8007256:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007258:	637b      	str	r3, [r7, #52]	; 0x34
 800725a:	2301      	movs	r3, #1
 800725c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800725e:	69bb      	ldr	r3, [r7, #24]
 8007260:	f383 8810 	msr	PRIMASK, r3
}
 8007264:	46c0      	nop			; (mov r8, r8)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	681a      	ldr	r2, [r3, #0]
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4926      	ldr	r1, [pc, #152]	; (800730c <UART_EndRxTransfer+0xc4>)
 8007272:	400a      	ands	r2, r1
 8007274:	601a      	str	r2, [r3, #0]
 8007276:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007278:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800727a:	69fb      	ldr	r3, [r7, #28]
 800727c:	f383 8810 	msr	PRIMASK, r3
}
 8007280:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007282:	f3ef 8310 	mrs	r3, PRIMASK
 8007286:	623b      	str	r3, [r7, #32]
  return(result);
 8007288:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800728a:	633b      	str	r3, [r7, #48]	; 0x30
 800728c:	2301      	movs	r3, #1
 800728e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007292:	f383 8810 	msr	PRIMASK, r3
}
 8007296:	46c0      	nop			; (mov r8, r8)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	689a      	ldr	r2, [r3, #8]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	491b      	ldr	r1, [pc, #108]	; (8007310 <UART_EndRxTransfer+0xc8>)
 80072a4:	400a      	ands	r2, r1
 80072a6:	609a      	str	r2, [r3, #8]
 80072a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072aa:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072ae:	f383 8810 	msr	PRIMASK, r3
}
 80072b2:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80072b8:	2b01      	cmp	r3, #1
 80072ba:	d118      	bne.n	80072ee <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80072bc:	f3ef 8310 	mrs	r3, PRIMASK
 80072c0:	60bb      	str	r3, [r7, #8]
  return(result);
 80072c2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80072c6:	2301      	movs	r3, #1
 80072c8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	f383 8810 	msr	PRIMASK, r3
}
 80072d0:	46c0      	nop			; (mov r8, r8)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	681a      	ldr	r2, [r3, #0]
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	2110      	movs	r1, #16
 80072de:	438a      	bics	r2, r1
 80072e0:	601a      	str	r2, [r3, #0]
 80072e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072e6:	693b      	ldr	r3, [r7, #16]
 80072e8:	f383 8810 	msr	PRIMASK, r3
}
 80072ec:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	228c      	movs	r2, #140	; 0x8c
 80072f2:	2120      	movs	r1, #32
 80072f4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2200      	movs	r2, #0
 80072fa:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2200      	movs	r2, #0
 8007300:	675a      	str	r2, [r3, #116]	; 0x74
}
 8007302:	46c0      	nop			; (mov r8, r8)
 8007304:	46bd      	mov	sp, r7
 8007306:	b00e      	add	sp, #56	; 0x38
 8007308:	bd80      	pop	{r7, pc}
 800730a:	46c0      	nop			; (mov r8, r8)
 800730c:	fffffedf 	.word	0xfffffedf
 8007310:	effffffe 	.word	0xeffffffe

08007314 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b084      	sub	sp, #16
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007320:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	225e      	movs	r2, #94	; 0x5e
 8007326:	2100      	movs	r1, #0
 8007328:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	2256      	movs	r2, #86	; 0x56
 800732e:	2100      	movs	r1, #0
 8007330:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	0018      	movs	r0, r3
 8007336:	f7ff fae1 	bl	80068fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800733a:	46c0      	nop			; (mov r8, r8)
 800733c:	46bd      	mov	sp, r7
 800733e:	b004      	add	sp, #16
 8007340:	bd80      	pop	{r7, pc}

08007342 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007342:	b580      	push	{r7, lr}
 8007344:	b086      	sub	sp, #24
 8007346:	af00      	add	r7, sp, #0
 8007348:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800734a:	f3ef 8310 	mrs	r3, PRIMASK
 800734e:	60bb      	str	r3, [r7, #8]
  return(result);
 8007350:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007352:	617b      	str	r3, [r7, #20]
 8007354:	2301      	movs	r3, #1
 8007356:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	f383 8810 	msr	PRIMASK, r3
}
 800735e:	46c0      	nop			; (mov r8, r8)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	681a      	ldr	r2, [r3, #0]
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	2140      	movs	r1, #64	; 0x40
 800736c:	438a      	bics	r2, r1
 800736e:	601a      	str	r2, [r3, #0]
 8007370:	697b      	ldr	r3, [r7, #20]
 8007372:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007374:	693b      	ldr	r3, [r7, #16]
 8007376:	f383 8810 	msr	PRIMASK, r3
}
 800737a:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2288      	movs	r2, #136	; 0x88
 8007380:	2120      	movs	r1, #32
 8007382:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2200      	movs	r2, #0
 8007388:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	0018      	movs	r0, r3
 800738e:	f7ff faad 	bl	80068ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007392:	46c0      	nop			; (mov r8, r8)
 8007394:	46bd      	mov	sp, r7
 8007396:	b006      	add	sp, #24
 8007398:	bd80      	pop	{r7, pc}
	...

0800739c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b090      	sub	sp, #64	; 0x40
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80073a4:	203e      	movs	r0, #62	; 0x3e
 80073a6:	183b      	adds	r3, r7, r0
 80073a8:	687a      	ldr	r2, [r7, #4]
 80073aa:	2160      	movs	r1, #96	; 0x60
 80073ac:	5a52      	ldrh	r2, [r2, r1]
 80073ae:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	228c      	movs	r2, #140	; 0x8c
 80073b4:	589b      	ldr	r3, [r3, r2]
 80073b6:	2b22      	cmp	r3, #34	; 0x22
 80073b8:	d000      	beq.n	80073bc <UART_RxISR_8BIT+0x20>
 80073ba:	e09a      	b.n	80074f2 <UART_RxISR_8BIT+0x156>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80073c2:	213c      	movs	r1, #60	; 0x3c
 80073c4:	187b      	adds	r3, r7, r1
 80073c6:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80073c8:	187b      	adds	r3, r7, r1
 80073ca:	881b      	ldrh	r3, [r3, #0]
 80073cc:	b2da      	uxtb	r2, r3
 80073ce:	183b      	adds	r3, r7, r0
 80073d0:	881b      	ldrh	r3, [r3, #0]
 80073d2:	b2d9      	uxtb	r1, r3
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073d8:	400a      	ands	r2, r1
 80073da:	b2d2      	uxtb	r2, r2
 80073dc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073e2:	1c5a      	adds	r2, r3, #1
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	225e      	movs	r2, #94	; 0x5e
 80073ec:	5a9b      	ldrh	r3, [r3, r2]
 80073ee:	b29b      	uxth	r3, r3
 80073f0:	3b01      	subs	r3, #1
 80073f2:	b299      	uxth	r1, r3
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	225e      	movs	r2, #94	; 0x5e
 80073f8:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	225e      	movs	r2, #94	; 0x5e
 80073fe:	5a9b      	ldrh	r3, [r3, r2]
 8007400:	b29b      	uxth	r3, r3
 8007402:	2b00      	cmp	r3, #0
 8007404:	d000      	beq.n	8007408 <UART_RxISR_8BIT+0x6c>
 8007406:	e07c      	b.n	8007502 <UART_RxISR_8BIT+0x166>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007408:	f3ef 8310 	mrs	r3, PRIMASK
 800740c:	61bb      	str	r3, [r7, #24]
  return(result);
 800740e:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007410:	63bb      	str	r3, [r7, #56]	; 0x38
 8007412:	2301      	movs	r3, #1
 8007414:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007416:	69fb      	ldr	r3, [r7, #28]
 8007418:	f383 8810 	msr	PRIMASK, r3
}
 800741c:	46c0      	nop			; (mov r8, r8)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	681a      	ldr	r2, [r3, #0]
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	4938      	ldr	r1, [pc, #224]	; (800750c <UART_RxISR_8BIT+0x170>)
 800742a:	400a      	ands	r2, r1
 800742c:	601a      	str	r2, [r3, #0]
 800742e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007430:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007432:	6a3b      	ldr	r3, [r7, #32]
 8007434:	f383 8810 	msr	PRIMASK, r3
}
 8007438:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800743a:	f3ef 8310 	mrs	r3, PRIMASK
 800743e:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8007440:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007442:	637b      	str	r3, [r7, #52]	; 0x34
 8007444:	2301      	movs	r3, #1
 8007446:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800744a:	f383 8810 	msr	PRIMASK, r3
}
 800744e:	46c0      	nop			; (mov r8, r8)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	689a      	ldr	r2, [r3, #8]
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	2101      	movs	r1, #1
 800745c:	438a      	bics	r2, r1
 800745e:	609a      	str	r2, [r3, #8]
 8007460:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007462:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007464:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007466:	f383 8810 	msr	PRIMASK, r3
}
 800746a:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	228c      	movs	r2, #140	; 0x8c
 8007470:	2120      	movs	r1, #32
 8007472:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2200      	movs	r2, #0
 8007478:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2200      	movs	r2, #0
 800747e:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007484:	2b01      	cmp	r3, #1
 8007486:	d12f      	bne.n	80074e8 <UART_RxISR_8BIT+0x14c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2200      	movs	r2, #0
 800748c:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800748e:	f3ef 8310 	mrs	r3, PRIMASK
 8007492:	60fb      	str	r3, [r7, #12]
  return(result);
 8007494:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007496:	633b      	str	r3, [r7, #48]	; 0x30
 8007498:	2301      	movs	r3, #1
 800749a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800749c:	693b      	ldr	r3, [r7, #16]
 800749e:	f383 8810 	msr	PRIMASK, r3
}
 80074a2:	46c0      	nop			; (mov r8, r8)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	681a      	ldr	r2, [r3, #0]
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	2110      	movs	r1, #16
 80074b0:	438a      	bics	r2, r1
 80074b2:	601a      	str	r2, [r3, #0]
 80074b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074b6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	f383 8810 	msr	PRIMASK, r3
}
 80074be:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	69db      	ldr	r3, [r3, #28]
 80074c6:	2210      	movs	r2, #16
 80074c8:	4013      	ands	r3, r2
 80074ca:	2b10      	cmp	r3, #16
 80074cc:	d103      	bne.n	80074d6 <UART_RxISR_8BIT+0x13a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	2210      	movs	r2, #16
 80074d4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	225c      	movs	r2, #92	; 0x5c
 80074da:	5a9a      	ldrh	r2, [r3, r2]
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	0011      	movs	r1, r2
 80074e0:	0018      	movs	r0, r3
 80074e2:	f7ff fa13 	bl	800690c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80074e6:	e00c      	b.n	8007502 <UART_RxISR_8BIT+0x166>
        HAL_UART_RxCpltCallback(huart);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	0018      	movs	r0, r3
 80074ec:	f7fa feba 	bl	8002264 <HAL_UART_RxCpltCallback>
}
 80074f0:	e007      	b.n	8007502 <UART_RxISR_8BIT+0x166>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	699a      	ldr	r2, [r3, #24]
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	2108      	movs	r1, #8
 80074fe:	430a      	orrs	r2, r1
 8007500:	619a      	str	r2, [r3, #24]
}
 8007502:	46c0      	nop			; (mov r8, r8)
 8007504:	46bd      	mov	sp, r7
 8007506:	b010      	add	sp, #64	; 0x40
 8007508:	bd80      	pop	{r7, pc}
 800750a:	46c0      	nop			; (mov r8, r8)
 800750c:	fffffedf 	.word	0xfffffedf

08007510 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b090      	sub	sp, #64	; 0x40
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007518:	203e      	movs	r0, #62	; 0x3e
 800751a:	183b      	adds	r3, r7, r0
 800751c:	687a      	ldr	r2, [r7, #4]
 800751e:	2160      	movs	r1, #96	; 0x60
 8007520:	5a52      	ldrh	r2, [r2, r1]
 8007522:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	228c      	movs	r2, #140	; 0x8c
 8007528:	589b      	ldr	r3, [r3, r2]
 800752a:	2b22      	cmp	r3, #34	; 0x22
 800752c:	d000      	beq.n	8007530 <UART_RxISR_16BIT+0x20>
 800752e:	e09a      	b.n	8007666 <UART_RxISR_16BIT+0x156>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007536:	213c      	movs	r1, #60	; 0x3c
 8007538:	187b      	adds	r3, r7, r1
 800753a:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007540:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 8007542:	187b      	adds	r3, r7, r1
 8007544:	183a      	adds	r2, r7, r0
 8007546:	881b      	ldrh	r3, [r3, #0]
 8007548:	8812      	ldrh	r2, [r2, #0]
 800754a:	4013      	ands	r3, r2
 800754c:	b29a      	uxth	r2, r3
 800754e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007550:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007556:	1c9a      	adds	r2, r3, #2
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	225e      	movs	r2, #94	; 0x5e
 8007560:	5a9b      	ldrh	r3, [r3, r2]
 8007562:	b29b      	uxth	r3, r3
 8007564:	3b01      	subs	r3, #1
 8007566:	b299      	uxth	r1, r3
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	225e      	movs	r2, #94	; 0x5e
 800756c:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	225e      	movs	r2, #94	; 0x5e
 8007572:	5a9b      	ldrh	r3, [r3, r2]
 8007574:	b29b      	uxth	r3, r3
 8007576:	2b00      	cmp	r3, #0
 8007578:	d000      	beq.n	800757c <UART_RxISR_16BIT+0x6c>
 800757a:	e07c      	b.n	8007676 <UART_RxISR_16BIT+0x166>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800757c:	f3ef 8310 	mrs	r3, PRIMASK
 8007580:	617b      	str	r3, [r7, #20]
  return(result);
 8007582:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007584:	637b      	str	r3, [r7, #52]	; 0x34
 8007586:	2301      	movs	r3, #1
 8007588:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800758a:	69bb      	ldr	r3, [r7, #24]
 800758c:	f383 8810 	msr	PRIMASK, r3
}
 8007590:	46c0      	nop			; (mov r8, r8)
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	681a      	ldr	r2, [r3, #0]
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	4938      	ldr	r1, [pc, #224]	; (8007680 <UART_RxISR_16BIT+0x170>)
 800759e:	400a      	ands	r2, r1
 80075a0:	601a      	str	r2, [r3, #0]
 80075a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075a4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075a6:	69fb      	ldr	r3, [r7, #28]
 80075a8:	f383 8810 	msr	PRIMASK, r3
}
 80075ac:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075ae:	f3ef 8310 	mrs	r3, PRIMASK
 80075b2:	623b      	str	r3, [r7, #32]
  return(result);
 80075b4:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075b6:	633b      	str	r3, [r7, #48]	; 0x30
 80075b8:	2301      	movs	r3, #1
 80075ba:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075be:	f383 8810 	msr	PRIMASK, r3
}
 80075c2:	46c0      	nop			; (mov r8, r8)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	689a      	ldr	r2, [r3, #8]
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	2101      	movs	r1, #1
 80075d0:	438a      	bics	r2, r1
 80075d2:	609a      	str	r2, [r3, #8]
 80075d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075d6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075da:	f383 8810 	msr	PRIMASK, r3
}
 80075de:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	228c      	movs	r2, #140	; 0x8c
 80075e4:	2120      	movs	r1, #32
 80075e6:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2200      	movs	r2, #0
 80075ec:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2200      	movs	r2, #0
 80075f2:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80075f8:	2b01      	cmp	r3, #1
 80075fa:	d12f      	bne.n	800765c <UART_RxISR_16BIT+0x14c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2200      	movs	r2, #0
 8007600:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007602:	f3ef 8310 	mrs	r3, PRIMASK
 8007606:	60bb      	str	r3, [r7, #8]
  return(result);
 8007608:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800760a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800760c:	2301      	movs	r3, #1
 800760e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	f383 8810 	msr	PRIMASK, r3
}
 8007616:	46c0      	nop			; (mov r8, r8)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	681a      	ldr	r2, [r3, #0]
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	2110      	movs	r1, #16
 8007624:	438a      	bics	r2, r1
 8007626:	601a      	str	r2, [r3, #0]
 8007628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800762a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800762c:	693b      	ldr	r3, [r7, #16]
 800762e:	f383 8810 	msr	PRIMASK, r3
}
 8007632:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	69db      	ldr	r3, [r3, #28]
 800763a:	2210      	movs	r2, #16
 800763c:	4013      	ands	r3, r2
 800763e:	2b10      	cmp	r3, #16
 8007640:	d103      	bne.n	800764a <UART_RxISR_16BIT+0x13a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	2210      	movs	r2, #16
 8007648:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	225c      	movs	r2, #92	; 0x5c
 800764e:	5a9a      	ldrh	r2, [r3, r2]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	0011      	movs	r1, r2
 8007654:	0018      	movs	r0, r3
 8007656:	f7ff f959 	bl	800690c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800765a:	e00c      	b.n	8007676 <UART_RxISR_16BIT+0x166>
        HAL_UART_RxCpltCallback(huart);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	0018      	movs	r0, r3
 8007660:	f7fa fe00 	bl	8002264 <HAL_UART_RxCpltCallback>
}
 8007664:	e007      	b.n	8007676 <UART_RxISR_16BIT+0x166>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	699a      	ldr	r2, [r3, #24]
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	2108      	movs	r1, #8
 8007672:	430a      	orrs	r2, r1
 8007674:	619a      	str	r2, [r3, #24]
}
 8007676:	46c0      	nop			; (mov r8, r8)
 8007678:	46bd      	mov	sp, r7
 800767a:	b010      	add	sp, #64	; 0x40
 800767c:	bd80      	pop	{r7, pc}
 800767e:	46c0      	nop			; (mov r8, r8)
 8007680:	fffffedf 	.word	0xfffffedf

08007684 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b09c      	sub	sp, #112	; 0x70
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800768c:	236a      	movs	r3, #106	; 0x6a
 800768e:	18fb      	adds	r3, r7, r3
 8007690:	687a      	ldr	r2, [r7, #4]
 8007692:	2160      	movs	r1, #96	; 0x60
 8007694:	5a52      	ldrh	r2, [r2, r1]
 8007696:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	69db      	ldr	r3, [r3, #28]
 800769e:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	689b      	ldr	r3, [r3, #8]
 80076ae:	663b      	str	r3, [r7, #96]	; 0x60

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	228c      	movs	r2, #140	; 0x8c
 80076b4:	589b      	ldr	r3, [r3, r2]
 80076b6:	2b22      	cmp	r3, #34	; 0x22
 80076b8:	d000      	beq.n	80076bc <UART_RxISR_8BIT_FIFOEN+0x38>
 80076ba:	e144      	b.n	8007946 <UART_RxISR_8BIT_FIFOEN+0x2c2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80076bc:	235e      	movs	r3, #94	; 0x5e
 80076be:	18fb      	adds	r3, r7, r3
 80076c0:	687a      	ldr	r2, [r7, #4]
 80076c2:	2168      	movs	r1, #104	; 0x68
 80076c4:	5a52      	ldrh	r2, [r2, r1]
 80076c6:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80076c8:	e0eb      	b.n	80078a2 <UART_RxISR_8BIT_FIFOEN+0x21e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80076d0:	215c      	movs	r1, #92	; 0x5c
 80076d2:	187b      	adds	r3, r7, r1
 80076d4:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80076d6:	187b      	adds	r3, r7, r1
 80076d8:	881b      	ldrh	r3, [r3, #0]
 80076da:	b2da      	uxtb	r2, r3
 80076dc:	236a      	movs	r3, #106	; 0x6a
 80076de:	18fb      	adds	r3, r7, r3
 80076e0:	881b      	ldrh	r3, [r3, #0]
 80076e2:	b2d9      	uxtb	r1, r3
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076e8:	400a      	ands	r2, r1
 80076ea:	b2d2      	uxtb	r2, r2
 80076ec:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076f2:	1c5a      	adds	r2, r3, #1
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	225e      	movs	r2, #94	; 0x5e
 80076fc:	5a9b      	ldrh	r3, [r3, r2]
 80076fe:	b29b      	uxth	r3, r3
 8007700:	3b01      	subs	r3, #1
 8007702:	b299      	uxth	r1, r3
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	225e      	movs	r2, #94	; 0x5e
 8007708:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	69db      	ldr	r3, [r3, #28]
 8007710:	66fb      	str	r3, [r7, #108]	; 0x6c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007712:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007714:	2207      	movs	r2, #7
 8007716:	4013      	ands	r3, r2
 8007718:	d049      	beq.n	80077ae <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800771a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800771c:	2201      	movs	r2, #1
 800771e:	4013      	ands	r3, r2
 8007720:	d010      	beq.n	8007744 <UART_RxISR_8BIT_FIFOEN+0xc0>
 8007722:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007724:	2380      	movs	r3, #128	; 0x80
 8007726:	005b      	lsls	r3, r3, #1
 8007728:	4013      	ands	r3, r2
 800772a:	d00b      	beq.n	8007744 <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	2201      	movs	r2, #1
 8007732:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2290      	movs	r2, #144	; 0x90
 8007738:	589b      	ldr	r3, [r3, r2]
 800773a:	2201      	movs	r2, #1
 800773c:	431a      	orrs	r2, r3
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2190      	movs	r1, #144	; 0x90
 8007742:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007744:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007746:	2202      	movs	r2, #2
 8007748:	4013      	ands	r3, r2
 800774a:	d00f      	beq.n	800776c <UART_RxISR_8BIT_FIFOEN+0xe8>
 800774c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800774e:	2201      	movs	r2, #1
 8007750:	4013      	ands	r3, r2
 8007752:	d00b      	beq.n	800776c <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	2202      	movs	r2, #2
 800775a:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2290      	movs	r2, #144	; 0x90
 8007760:	589b      	ldr	r3, [r3, r2]
 8007762:	2204      	movs	r2, #4
 8007764:	431a      	orrs	r2, r3
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2190      	movs	r1, #144	; 0x90
 800776a:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800776c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800776e:	2204      	movs	r2, #4
 8007770:	4013      	ands	r3, r2
 8007772:	d00f      	beq.n	8007794 <UART_RxISR_8BIT_FIFOEN+0x110>
 8007774:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007776:	2201      	movs	r2, #1
 8007778:	4013      	ands	r3, r2
 800777a:	d00b      	beq.n	8007794 <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	2204      	movs	r2, #4
 8007782:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2290      	movs	r2, #144	; 0x90
 8007788:	589b      	ldr	r3, [r3, r2]
 800778a:	2202      	movs	r2, #2
 800778c:	431a      	orrs	r2, r3
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2190      	movs	r1, #144	; 0x90
 8007792:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2290      	movs	r2, #144	; 0x90
 8007798:	589b      	ldr	r3, [r3, r2]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d007      	beq.n	80077ae <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	0018      	movs	r0, r3
 80077a2:	f7ff f8ab 	bl	80068fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2290      	movs	r2, #144	; 0x90
 80077aa:	2100      	movs	r1, #0
 80077ac:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	225e      	movs	r2, #94	; 0x5e
 80077b2:	5a9b      	ldrh	r3, [r3, r2]
 80077b4:	b29b      	uxth	r3, r3
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d173      	bne.n	80078a2 <UART_RxISR_8BIT_FIFOEN+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80077ba:	f3ef 8310 	mrs	r3, PRIMASK
 80077be:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 80077c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80077c2:	65bb      	str	r3, [r7, #88]	; 0x58
 80077c4:	2301      	movs	r3, #1
 80077c6:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077ca:	f383 8810 	msr	PRIMASK, r3
}
 80077ce:	46c0      	nop			; (mov r8, r8)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	681a      	ldr	r2, [r3, #0]
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4961      	ldr	r1, [pc, #388]	; (8007960 <UART_RxISR_8BIT_FIFOEN+0x2dc>)
 80077dc:	400a      	ands	r2, r1
 80077de:	601a      	str	r2, [r3, #0]
 80077e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80077e2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077e6:	f383 8810 	msr	PRIMASK, r3
}
 80077ea:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80077ec:	f3ef 8310 	mrs	r3, PRIMASK
 80077f0:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 80077f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80077f4:	657b      	str	r3, [r7, #84]	; 0x54
 80077f6:	2301      	movs	r3, #1
 80077f8:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80077fc:	f383 8810 	msr	PRIMASK, r3
}
 8007800:	46c0      	nop			; (mov r8, r8)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	689a      	ldr	r2, [r3, #8]
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4955      	ldr	r1, [pc, #340]	; (8007964 <UART_RxISR_8BIT_FIFOEN+0x2e0>)
 800780e:	400a      	ands	r2, r1
 8007810:	609a      	str	r2, [r3, #8]
 8007812:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007814:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007816:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007818:	f383 8810 	msr	PRIMASK, r3
}
 800781c:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	228c      	movs	r2, #140	; 0x8c
 8007822:	2120      	movs	r1, #32
 8007824:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2200      	movs	r2, #0
 800782a:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2200      	movs	r2, #0
 8007830:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007836:	2b01      	cmp	r3, #1
 8007838:	d12f      	bne.n	800789a <UART_RxISR_8BIT_FIFOEN+0x216>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2200      	movs	r2, #0
 800783e:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007840:	f3ef 8310 	mrs	r3, PRIMASK
 8007844:	623b      	str	r3, [r7, #32]
  return(result);
 8007846:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007848:	653b      	str	r3, [r7, #80]	; 0x50
 800784a:	2301      	movs	r3, #1
 800784c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800784e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007850:	f383 8810 	msr	PRIMASK, r3
}
 8007854:	46c0      	nop			; (mov r8, r8)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	681a      	ldr	r2, [r3, #0]
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	2110      	movs	r1, #16
 8007862:	438a      	bics	r2, r1
 8007864:	601a      	str	r2, [r3, #0]
 8007866:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007868:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800786a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800786c:	f383 8810 	msr	PRIMASK, r3
}
 8007870:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	69db      	ldr	r3, [r3, #28]
 8007878:	2210      	movs	r2, #16
 800787a:	4013      	ands	r3, r2
 800787c:	2b10      	cmp	r3, #16
 800787e:	d103      	bne.n	8007888 <UART_RxISR_8BIT_FIFOEN+0x204>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	2210      	movs	r2, #16
 8007886:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	225c      	movs	r2, #92	; 0x5c
 800788c:	5a9a      	ldrh	r2, [r3, r2]
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	0011      	movs	r1, r2
 8007892:	0018      	movs	r0, r3
 8007894:	f7ff f83a 	bl	800690c <HAL_UARTEx_RxEventCallback>
 8007898:	e003      	b.n	80078a2 <UART_RxISR_8BIT_FIFOEN+0x21e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	0018      	movs	r0, r3
 800789e:	f7fa fce1 	bl	8002264 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80078a2:	235e      	movs	r3, #94	; 0x5e
 80078a4:	18fb      	adds	r3, r7, r3
 80078a6:	881b      	ldrh	r3, [r3, #0]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d004      	beq.n	80078b6 <UART_RxISR_8BIT_FIFOEN+0x232>
 80078ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80078ae:	2220      	movs	r2, #32
 80078b0:	4013      	ands	r3, r2
 80078b2:	d000      	beq.n	80078b6 <UART_RxISR_8BIT_FIFOEN+0x232>
 80078b4:	e709      	b.n	80076ca <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80078b6:	204e      	movs	r0, #78	; 0x4e
 80078b8:	183b      	adds	r3, r7, r0
 80078ba:	687a      	ldr	r2, [r7, #4]
 80078bc:	215e      	movs	r1, #94	; 0x5e
 80078be:	5a52      	ldrh	r2, [r2, r1]
 80078c0:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80078c2:	0001      	movs	r1, r0
 80078c4:	187b      	adds	r3, r7, r1
 80078c6:	881b      	ldrh	r3, [r3, #0]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d044      	beq.n	8007956 <UART_RxISR_8BIT_FIFOEN+0x2d2>
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2268      	movs	r2, #104	; 0x68
 80078d0:	5a9b      	ldrh	r3, [r3, r2]
 80078d2:	187a      	adds	r2, r7, r1
 80078d4:	8812      	ldrh	r2, [r2, #0]
 80078d6:	429a      	cmp	r2, r3
 80078d8:	d23d      	bcs.n	8007956 <UART_RxISR_8BIT_FIFOEN+0x2d2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80078da:	f3ef 8310 	mrs	r3, PRIMASK
 80078de:	60bb      	str	r3, [r7, #8]
  return(result);
 80078e0:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80078e2:	64bb      	str	r3, [r7, #72]	; 0x48
 80078e4:	2301      	movs	r3, #1
 80078e6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	f383 8810 	msr	PRIMASK, r3
}
 80078ee:	46c0      	nop			; (mov r8, r8)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	689a      	ldr	r2, [r3, #8]
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	491b      	ldr	r1, [pc, #108]	; (8007968 <UART_RxISR_8BIT_FIFOEN+0x2e4>)
 80078fc:	400a      	ands	r2, r1
 80078fe:	609a      	str	r2, [r3, #8]
 8007900:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007902:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	f383 8810 	msr	PRIMASK, r3
}
 800790a:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	4a17      	ldr	r2, [pc, #92]	; (800796c <UART_RxISR_8BIT_FIFOEN+0x2e8>)
 8007910:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007912:	f3ef 8310 	mrs	r3, PRIMASK
 8007916:	617b      	str	r3, [r7, #20]
  return(result);
 8007918:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800791a:	647b      	str	r3, [r7, #68]	; 0x44
 800791c:	2301      	movs	r3, #1
 800791e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007920:	69bb      	ldr	r3, [r7, #24]
 8007922:	f383 8810 	msr	PRIMASK, r3
}
 8007926:	46c0      	nop			; (mov r8, r8)
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	681a      	ldr	r2, [r3, #0]
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	2120      	movs	r1, #32
 8007934:	430a      	orrs	r2, r1
 8007936:	601a      	str	r2, [r3, #0]
 8007938:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800793a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800793c:	69fb      	ldr	r3, [r7, #28]
 800793e:	f383 8810 	msr	PRIMASK, r3
}
 8007942:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007944:	e007      	b.n	8007956 <UART_RxISR_8BIT_FIFOEN+0x2d2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	699a      	ldr	r2, [r3, #24]
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	2108      	movs	r1, #8
 8007952:	430a      	orrs	r2, r1
 8007954:	619a      	str	r2, [r3, #24]
}
 8007956:	46c0      	nop			; (mov r8, r8)
 8007958:	46bd      	mov	sp, r7
 800795a:	b01c      	add	sp, #112	; 0x70
 800795c:	bd80      	pop	{r7, pc}
 800795e:	46c0      	nop			; (mov r8, r8)
 8007960:	fffffeff 	.word	0xfffffeff
 8007964:	effffffe 	.word	0xeffffffe
 8007968:	efffffff 	.word	0xefffffff
 800796c:	0800739d 	.word	0x0800739d

08007970 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b09e      	sub	sp, #120	; 0x78
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007978:	2372      	movs	r3, #114	; 0x72
 800797a:	18fb      	adds	r3, r7, r3
 800797c:	687a      	ldr	r2, [r7, #4]
 800797e:	2160      	movs	r1, #96	; 0x60
 8007980:	5a52      	ldrh	r2, [r2, r1]
 8007982:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	69db      	ldr	r3, [r3, #28]
 800798a:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	66bb      	str	r3, [r7, #104]	; 0x68

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	228c      	movs	r2, #140	; 0x8c
 80079a0:	589b      	ldr	r3, [r3, r2]
 80079a2:	2b22      	cmp	r3, #34	; 0x22
 80079a4:	d000      	beq.n	80079a8 <UART_RxISR_16BIT_FIFOEN+0x38>
 80079a6:	e144      	b.n	8007c32 <UART_RxISR_16BIT_FIFOEN+0x2c2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80079a8:	2366      	movs	r3, #102	; 0x66
 80079aa:	18fb      	adds	r3, r7, r3
 80079ac:	687a      	ldr	r2, [r7, #4]
 80079ae:	2168      	movs	r1, #104	; 0x68
 80079b0:	5a52      	ldrh	r2, [r2, r1]
 80079b2:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80079b4:	e0eb      	b.n	8007b8e <UART_RxISR_16BIT_FIFOEN+0x21e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80079bc:	2164      	movs	r1, #100	; 0x64
 80079be:	187b      	adds	r3, r7, r1
 80079c0:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079c6:	663b      	str	r3, [r7, #96]	; 0x60
      *tmp = (uint16_t)(uhdata & uhMask);
 80079c8:	187b      	adds	r3, r7, r1
 80079ca:	2272      	movs	r2, #114	; 0x72
 80079cc:	18ba      	adds	r2, r7, r2
 80079ce:	881b      	ldrh	r3, [r3, #0]
 80079d0:	8812      	ldrh	r2, [r2, #0]
 80079d2:	4013      	ands	r3, r2
 80079d4:	b29a      	uxth	r2, r3
 80079d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80079d8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079de:	1c9a      	adds	r2, r3, #2
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	225e      	movs	r2, #94	; 0x5e
 80079e8:	5a9b      	ldrh	r3, [r3, r2]
 80079ea:	b29b      	uxth	r3, r3
 80079ec:	3b01      	subs	r3, #1
 80079ee:	b299      	uxth	r1, r3
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	225e      	movs	r2, #94	; 0x5e
 80079f4:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	69db      	ldr	r3, [r3, #28]
 80079fc:	677b      	str	r3, [r7, #116]	; 0x74

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80079fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007a00:	2207      	movs	r2, #7
 8007a02:	4013      	ands	r3, r2
 8007a04:	d049      	beq.n	8007a9a <UART_RxISR_16BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007a06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007a08:	2201      	movs	r2, #1
 8007a0a:	4013      	ands	r3, r2
 8007a0c:	d010      	beq.n	8007a30 <UART_RxISR_16BIT_FIFOEN+0xc0>
 8007a0e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007a10:	2380      	movs	r3, #128	; 0x80
 8007a12:	005b      	lsls	r3, r3, #1
 8007a14:	4013      	ands	r3, r2
 8007a16:	d00b      	beq.n	8007a30 <UART_RxISR_16BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	2201      	movs	r2, #1
 8007a1e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2290      	movs	r2, #144	; 0x90
 8007a24:	589b      	ldr	r3, [r3, r2]
 8007a26:	2201      	movs	r2, #1
 8007a28:	431a      	orrs	r2, r3
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2190      	movs	r1, #144	; 0x90
 8007a2e:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a30:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007a32:	2202      	movs	r2, #2
 8007a34:	4013      	ands	r3, r2
 8007a36:	d00f      	beq.n	8007a58 <UART_RxISR_16BIT_FIFOEN+0xe8>
 8007a38:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007a3a:	2201      	movs	r2, #1
 8007a3c:	4013      	ands	r3, r2
 8007a3e:	d00b      	beq.n	8007a58 <UART_RxISR_16BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	2202      	movs	r2, #2
 8007a46:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2290      	movs	r2, #144	; 0x90
 8007a4c:	589b      	ldr	r3, [r3, r2]
 8007a4e:	2204      	movs	r2, #4
 8007a50:	431a      	orrs	r2, r3
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2190      	movs	r1, #144	; 0x90
 8007a56:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a58:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007a5a:	2204      	movs	r2, #4
 8007a5c:	4013      	ands	r3, r2
 8007a5e:	d00f      	beq.n	8007a80 <UART_RxISR_16BIT_FIFOEN+0x110>
 8007a60:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007a62:	2201      	movs	r2, #1
 8007a64:	4013      	ands	r3, r2
 8007a66:	d00b      	beq.n	8007a80 <UART_RxISR_16BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	2204      	movs	r2, #4
 8007a6e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2290      	movs	r2, #144	; 0x90
 8007a74:	589b      	ldr	r3, [r3, r2]
 8007a76:	2202      	movs	r2, #2
 8007a78:	431a      	orrs	r2, r3
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2190      	movs	r1, #144	; 0x90
 8007a7e:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2290      	movs	r2, #144	; 0x90
 8007a84:	589b      	ldr	r3, [r3, r2]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d007      	beq.n	8007a9a <UART_RxISR_16BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	0018      	movs	r0, r3
 8007a8e:	f7fe ff35 	bl	80068fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2290      	movs	r2, #144	; 0x90
 8007a96:	2100      	movs	r1, #0
 8007a98:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	225e      	movs	r2, #94	; 0x5e
 8007a9e:	5a9b      	ldrh	r3, [r3, r2]
 8007aa0:	b29b      	uxth	r3, r3
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d173      	bne.n	8007b8e <UART_RxISR_16BIT_FIFOEN+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007aa6:	f3ef 8310 	mrs	r3, PRIMASK
 8007aaa:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8007aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007aae:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007ab0:	2301      	movs	r3, #1
 8007ab2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ab4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ab6:	f383 8810 	msr	PRIMASK, r3
}
 8007aba:	46c0      	nop			; (mov r8, r8)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	681a      	ldr	r2, [r3, #0]
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	4961      	ldr	r1, [pc, #388]	; (8007c4c <UART_RxISR_16BIT_FIFOEN+0x2dc>)
 8007ac8:	400a      	ands	r2, r1
 8007aca:	601a      	str	r2, [r3, #0]
 8007acc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007ace:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ad0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ad2:	f383 8810 	msr	PRIMASK, r3
}
 8007ad6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ad8:	f3ef 8310 	mrs	r3, PRIMASK
 8007adc:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8007ade:	6bfb      	ldr	r3, [r7, #60]	; 0x3c

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007ae0:	65bb      	str	r3, [r7, #88]	; 0x58
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ae6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007ae8:	f383 8810 	msr	PRIMASK, r3
}
 8007aec:	46c0      	nop			; (mov r8, r8)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	689a      	ldr	r2, [r3, #8]
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	4955      	ldr	r1, [pc, #340]	; (8007c50 <UART_RxISR_16BIT_FIFOEN+0x2e0>)
 8007afa:	400a      	ands	r2, r1
 8007afc:	609a      	str	r2, [r3, #8]
 8007afe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007b00:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007b04:	f383 8810 	msr	PRIMASK, r3
}
 8007b08:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	228c      	movs	r2, #140	; 0x8c
 8007b0e:	2120      	movs	r1, #32
 8007b10:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2200      	movs	r2, #0
 8007b16:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b22:	2b01      	cmp	r3, #1
 8007b24:	d12f      	bne.n	8007b86 <UART_RxISR_16BIT_FIFOEN+0x216>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2200      	movs	r2, #0
 8007b2a:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b2c:	f3ef 8310 	mrs	r3, PRIMASK
 8007b30:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8007b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b34:	657b      	str	r3, [r7, #84]	; 0x54
 8007b36:	2301      	movs	r3, #1
 8007b38:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b3c:	f383 8810 	msr	PRIMASK, r3
}
 8007b40:	46c0      	nop			; (mov r8, r8)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	681a      	ldr	r2, [r3, #0]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	2110      	movs	r1, #16
 8007b4e:	438a      	bics	r2, r1
 8007b50:	601a      	str	r2, [r3, #0]
 8007b52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b54:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b58:	f383 8810 	msr	PRIMASK, r3
}
 8007b5c:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	69db      	ldr	r3, [r3, #28]
 8007b64:	2210      	movs	r2, #16
 8007b66:	4013      	ands	r3, r2
 8007b68:	2b10      	cmp	r3, #16
 8007b6a:	d103      	bne.n	8007b74 <UART_RxISR_16BIT_FIFOEN+0x204>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	2210      	movs	r2, #16
 8007b72:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	225c      	movs	r2, #92	; 0x5c
 8007b78:	5a9a      	ldrh	r2, [r3, r2]
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	0011      	movs	r1, r2
 8007b7e:	0018      	movs	r0, r3
 8007b80:	f7fe fec4 	bl	800690c <HAL_UARTEx_RxEventCallback>
 8007b84:	e003      	b.n	8007b8e <UART_RxISR_16BIT_FIFOEN+0x21e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	0018      	movs	r0, r3
 8007b8a:	f7fa fb6b 	bl	8002264 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007b8e:	2366      	movs	r3, #102	; 0x66
 8007b90:	18fb      	adds	r3, r7, r3
 8007b92:	881b      	ldrh	r3, [r3, #0]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d004      	beq.n	8007ba2 <UART_RxISR_16BIT_FIFOEN+0x232>
 8007b98:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007b9a:	2220      	movs	r2, #32
 8007b9c:	4013      	ands	r3, r2
 8007b9e:	d000      	beq.n	8007ba2 <UART_RxISR_16BIT_FIFOEN+0x232>
 8007ba0:	e709      	b.n	80079b6 <UART_RxISR_16BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007ba2:	2052      	movs	r0, #82	; 0x52
 8007ba4:	183b      	adds	r3, r7, r0
 8007ba6:	687a      	ldr	r2, [r7, #4]
 8007ba8:	215e      	movs	r1, #94	; 0x5e
 8007baa:	5a52      	ldrh	r2, [r2, r1]
 8007bac:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007bae:	0001      	movs	r1, r0
 8007bb0:	187b      	adds	r3, r7, r1
 8007bb2:	881b      	ldrh	r3, [r3, #0]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d044      	beq.n	8007c42 <UART_RxISR_16BIT_FIFOEN+0x2d2>
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2268      	movs	r2, #104	; 0x68
 8007bbc:	5a9b      	ldrh	r3, [r3, r2]
 8007bbe:	187a      	adds	r2, r7, r1
 8007bc0:	8812      	ldrh	r2, [r2, #0]
 8007bc2:	429a      	cmp	r2, r3
 8007bc4:	d23d      	bcs.n	8007c42 <UART_RxISR_16BIT_FIFOEN+0x2d2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007bc6:	f3ef 8310 	mrs	r3, PRIMASK
 8007bca:	60fb      	str	r3, [r7, #12]
  return(result);
 8007bcc:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007bce:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007bd0:	2301      	movs	r3, #1
 8007bd2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bd4:	693b      	ldr	r3, [r7, #16]
 8007bd6:	f383 8810 	msr	PRIMASK, r3
}
 8007bda:	46c0      	nop			; (mov r8, r8)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	689a      	ldr	r2, [r3, #8]
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	491b      	ldr	r1, [pc, #108]	; (8007c54 <UART_RxISR_16BIT_FIFOEN+0x2e4>)
 8007be8:	400a      	ands	r2, r1
 8007bea:	609a      	str	r2, [r3, #8]
 8007bec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007bee:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	f383 8810 	msr	PRIMASK, r3
}
 8007bf6:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	4a17      	ldr	r2, [pc, #92]	; (8007c58 <UART_RxISR_16BIT_FIFOEN+0x2e8>)
 8007bfc:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007bfe:	f3ef 8310 	mrs	r3, PRIMASK
 8007c02:	61bb      	str	r3, [r7, #24]
  return(result);
 8007c04:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007c06:	64bb      	str	r3, [r7, #72]	; 0x48
 8007c08:	2301      	movs	r3, #1
 8007c0a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c0c:	69fb      	ldr	r3, [r7, #28]
 8007c0e:	f383 8810 	msr	PRIMASK, r3
}
 8007c12:	46c0      	nop			; (mov r8, r8)
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	681a      	ldr	r2, [r3, #0]
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	2120      	movs	r1, #32
 8007c20:	430a      	orrs	r2, r1
 8007c22:	601a      	str	r2, [r3, #0]
 8007c24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c26:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c28:	6a3b      	ldr	r3, [r7, #32]
 8007c2a:	f383 8810 	msr	PRIMASK, r3
}
 8007c2e:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007c30:	e007      	b.n	8007c42 <UART_RxISR_16BIT_FIFOEN+0x2d2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	699a      	ldr	r2, [r3, #24]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	2108      	movs	r1, #8
 8007c3e:	430a      	orrs	r2, r1
 8007c40:	619a      	str	r2, [r3, #24]
}
 8007c42:	46c0      	nop			; (mov r8, r8)
 8007c44:	46bd      	mov	sp, r7
 8007c46:	b01e      	add	sp, #120	; 0x78
 8007c48:	bd80      	pop	{r7, pc}
 8007c4a:	46c0      	nop			; (mov r8, r8)
 8007c4c:	fffffeff 	.word	0xfffffeff
 8007c50:	effffffe 	.word	0xeffffffe
 8007c54:	efffffff 	.word	0xefffffff
 8007c58:	08007511 	.word	0x08007511

08007c5c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b082      	sub	sp, #8
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007c64:	46c0      	nop			; (mov r8, r8)
 8007c66:	46bd      	mov	sp, r7
 8007c68:	b002      	add	sp, #8
 8007c6a:	bd80      	pop	{r7, pc}

08007c6c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b082      	sub	sp, #8
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007c74:	46c0      	nop			; (mov r8, r8)
 8007c76:	46bd      	mov	sp, r7
 8007c78:	b002      	add	sp, #8
 8007c7a:	bd80      	pop	{r7, pc}

08007c7c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b082      	sub	sp, #8
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007c84:	46c0      	nop			; (mov r8, r8)
 8007c86:	46bd      	mov	sp, r7
 8007c88:	b002      	add	sp, #8
 8007c8a:	bd80      	pop	{r7, pc}

08007c8c <__errno>:
 8007c8c:	4b01      	ldr	r3, [pc, #4]	; (8007c94 <__errno+0x8>)
 8007c8e:	6818      	ldr	r0, [r3, #0]
 8007c90:	4770      	bx	lr
 8007c92:	46c0      	nop			; (mov r8, r8)
 8007c94:	20000384 	.word	0x20000384

08007c98 <__libc_init_array>:
 8007c98:	b570      	push	{r4, r5, r6, lr}
 8007c9a:	2600      	movs	r6, #0
 8007c9c:	4d0c      	ldr	r5, [pc, #48]	; (8007cd0 <__libc_init_array+0x38>)
 8007c9e:	4c0d      	ldr	r4, [pc, #52]	; (8007cd4 <__libc_init_array+0x3c>)
 8007ca0:	1b64      	subs	r4, r4, r5
 8007ca2:	10a4      	asrs	r4, r4, #2
 8007ca4:	42a6      	cmp	r6, r4
 8007ca6:	d109      	bne.n	8007cbc <__libc_init_array+0x24>
 8007ca8:	2600      	movs	r6, #0
 8007caa:	f000 fc8b 	bl	80085c4 <_init>
 8007cae:	4d0a      	ldr	r5, [pc, #40]	; (8007cd8 <__libc_init_array+0x40>)
 8007cb0:	4c0a      	ldr	r4, [pc, #40]	; (8007cdc <__libc_init_array+0x44>)
 8007cb2:	1b64      	subs	r4, r4, r5
 8007cb4:	10a4      	asrs	r4, r4, #2
 8007cb6:	42a6      	cmp	r6, r4
 8007cb8:	d105      	bne.n	8007cc6 <__libc_init_array+0x2e>
 8007cba:	bd70      	pop	{r4, r5, r6, pc}
 8007cbc:	00b3      	lsls	r3, r6, #2
 8007cbe:	58eb      	ldr	r3, [r5, r3]
 8007cc0:	4798      	blx	r3
 8007cc2:	3601      	adds	r6, #1
 8007cc4:	e7ee      	b.n	8007ca4 <__libc_init_array+0xc>
 8007cc6:	00b3      	lsls	r3, r6, #2
 8007cc8:	58eb      	ldr	r3, [r5, r3]
 8007cca:	4798      	blx	r3
 8007ccc:	3601      	adds	r6, #1
 8007cce:	e7f2      	b.n	8007cb6 <__libc_init_array+0x1e>
 8007cd0:	080089cc 	.word	0x080089cc
 8007cd4:	080089cc 	.word	0x080089cc
 8007cd8:	080089cc 	.word	0x080089cc
 8007cdc:	080089d0 	.word	0x080089d0

08007ce0 <memcpy>:
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	b510      	push	{r4, lr}
 8007ce4:	429a      	cmp	r2, r3
 8007ce6:	d100      	bne.n	8007cea <memcpy+0xa>
 8007ce8:	bd10      	pop	{r4, pc}
 8007cea:	5ccc      	ldrb	r4, [r1, r3]
 8007cec:	54c4      	strb	r4, [r0, r3]
 8007cee:	3301      	adds	r3, #1
 8007cf0:	e7f8      	b.n	8007ce4 <memcpy+0x4>

08007cf2 <memset>:
 8007cf2:	0003      	movs	r3, r0
 8007cf4:	1882      	adds	r2, r0, r2
 8007cf6:	4293      	cmp	r3, r2
 8007cf8:	d100      	bne.n	8007cfc <memset+0xa>
 8007cfa:	4770      	bx	lr
 8007cfc:	7019      	strb	r1, [r3, #0]
 8007cfe:	3301      	adds	r3, #1
 8007d00:	e7f9      	b.n	8007cf6 <memset+0x4>
	...

08007d04 <siprintf>:
 8007d04:	b40e      	push	{r1, r2, r3}
 8007d06:	b500      	push	{lr}
 8007d08:	490b      	ldr	r1, [pc, #44]	; (8007d38 <siprintf+0x34>)
 8007d0a:	b09c      	sub	sp, #112	; 0x70
 8007d0c:	ab1d      	add	r3, sp, #116	; 0x74
 8007d0e:	9002      	str	r0, [sp, #8]
 8007d10:	9006      	str	r0, [sp, #24]
 8007d12:	9107      	str	r1, [sp, #28]
 8007d14:	9104      	str	r1, [sp, #16]
 8007d16:	4809      	ldr	r0, [pc, #36]	; (8007d3c <siprintf+0x38>)
 8007d18:	4909      	ldr	r1, [pc, #36]	; (8007d40 <siprintf+0x3c>)
 8007d1a:	cb04      	ldmia	r3!, {r2}
 8007d1c:	9105      	str	r1, [sp, #20]
 8007d1e:	6800      	ldr	r0, [r0, #0]
 8007d20:	a902      	add	r1, sp, #8
 8007d22:	9301      	str	r3, [sp, #4]
 8007d24:	f000 f870 	bl	8007e08 <_svfiprintf_r>
 8007d28:	2300      	movs	r3, #0
 8007d2a:	9a02      	ldr	r2, [sp, #8]
 8007d2c:	7013      	strb	r3, [r2, #0]
 8007d2e:	b01c      	add	sp, #112	; 0x70
 8007d30:	bc08      	pop	{r3}
 8007d32:	b003      	add	sp, #12
 8007d34:	4718      	bx	r3
 8007d36:	46c0      	nop			; (mov r8, r8)
 8007d38:	7fffffff 	.word	0x7fffffff
 8007d3c:	20000384 	.word	0x20000384
 8007d40:	ffff0208 	.word	0xffff0208

08007d44 <__ssputs_r>:
 8007d44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d46:	688e      	ldr	r6, [r1, #8]
 8007d48:	b085      	sub	sp, #20
 8007d4a:	0007      	movs	r7, r0
 8007d4c:	000c      	movs	r4, r1
 8007d4e:	9203      	str	r2, [sp, #12]
 8007d50:	9301      	str	r3, [sp, #4]
 8007d52:	429e      	cmp	r6, r3
 8007d54:	d83c      	bhi.n	8007dd0 <__ssputs_r+0x8c>
 8007d56:	2390      	movs	r3, #144	; 0x90
 8007d58:	898a      	ldrh	r2, [r1, #12]
 8007d5a:	00db      	lsls	r3, r3, #3
 8007d5c:	421a      	tst	r2, r3
 8007d5e:	d034      	beq.n	8007dca <__ssputs_r+0x86>
 8007d60:	6909      	ldr	r1, [r1, #16]
 8007d62:	6823      	ldr	r3, [r4, #0]
 8007d64:	6960      	ldr	r0, [r4, #20]
 8007d66:	1a5b      	subs	r3, r3, r1
 8007d68:	9302      	str	r3, [sp, #8]
 8007d6a:	2303      	movs	r3, #3
 8007d6c:	4343      	muls	r3, r0
 8007d6e:	0fdd      	lsrs	r5, r3, #31
 8007d70:	18ed      	adds	r5, r5, r3
 8007d72:	9b01      	ldr	r3, [sp, #4]
 8007d74:	9802      	ldr	r0, [sp, #8]
 8007d76:	3301      	adds	r3, #1
 8007d78:	181b      	adds	r3, r3, r0
 8007d7a:	106d      	asrs	r5, r5, #1
 8007d7c:	42ab      	cmp	r3, r5
 8007d7e:	d900      	bls.n	8007d82 <__ssputs_r+0x3e>
 8007d80:	001d      	movs	r5, r3
 8007d82:	0553      	lsls	r3, r2, #21
 8007d84:	d532      	bpl.n	8007dec <__ssputs_r+0xa8>
 8007d86:	0029      	movs	r1, r5
 8007d88:	0038      	movs	r0, r7
 8007d8a:	f000 fb49 	bl	8008420 <_malloc_r>
 8007d8e:	1e06      	subs	r6, r0, #0
 8007d90:	d109      	bne.n	8007da6 <__ssputs_r+0x62>
 8007d92:	230c      	movs	r3, #12
 8007d94:	603b      	str	r3, [r7, #0]
 8007d96:	2340      	movs	r3, #64	; 0x40
 8007d98:	2001      	movs	r0, #1
 8007d9a:	89a2      	ldrh	r2, [r4, #12]
 8007d9c:	4240      	negs	r0, r0
 8007d9e:	4313      	orrs	r3, r2
 8007da0:	81a3      	strh	r3, [r4, #12]
 8007da2:	b005      	add	sp, #20
 8007da4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007da6:	9a02      	ldr	r2, [sp, #8]
 8007da8:	6921      	ldr	r1, [r4, #16]
 8007daa:	f7ff ff99 	bl	8007ce0 <memcpy>
 8007dae:	89a3      	ldrh	r3, [r4, #12]
 8007db0:	4a14      	ldr	r2, [pc, #80]	; (8007e04 <__ssputs_r+0xc0>)
 8007db2:	401a      	ands	r2, r3
 8007db4:	2380      	movs	r3, #128	; 0x80
 8007db6:	4313      	orrs	r3, r2
 8007db8:	81a3      	strh	r3, [r4, #12]
 8007dba:	9b02      	ldr	r3, [sp, #8]
 8007dbc:	6126      	str	r6, [r4, #16]
 8007dbe:	18f6      	adds	r6, r6, r3
 8007dc0:	6026      	str	r6, [r4, #0]
 8007dc2:	6165      	str	r5, [r4, #20]
 8007dc4:	9e01      	ldr	r6, [sp, #4]
 8007dc6:	1aed      	subs	r5, r5, r3
 8007dc8:	60a5      	str	r5, [r4, #8]
 8007dca:	9b01      	ldr	r3, [sp, #4]
 8007dcc:	429e      	cmp	r6, r3
 8007dce:	d900      	bls.n	8007dd2 <__ssputs_r+0x8e>
 8007dd0:	9e01      	ldr	r6, [sp, #4]
 8007dd2:	0032      	movs	r2, r6
 8007dd4:	9903      	ldr	r1, [sp, #12]
 8007dd6:	6820      	ldr	r0, [r4, #0]
 8007dd8:	f000 faa3 	bl	8008322 <memmove>
 8007ddc:	68a3      	ldr	r3, [r4, #8]
 8007dde:	2000      	movs	r0, #0
 8007de0:	1b9b      	subs	r3, r3, r6
 8007de2:	60a3      	str	r3, [r4, #8]
 8007de4:	6823      	ldr	r3, [r4, #0]
 8007de6:	199e      	adds	r6, r3, r6
 8007de8:	6026      	str	r6, [r4, #0]
 8007dea:	e7da      	b.n	8007da2 <__ssputs_r+0x5e>
 8007dec:	002a      	movs	r2, r5
 8007dee:	0038      	movs	r0, r7
 8007df0:	f000 fb8c 	bl	800850c <_realloc_r>
 8007df4:	1e06      	subs	r6, r0, #0
 8007df6:	d1e0      	bne.n	8007dba <__ssputs_r+0x76>
 8007df8:	0038      	movs	r0, r7
 8007dfa:	6921      	ldr	r1, [r4, #16]
 8007dfc:	f000 faa4 	bl	8008348 <_free_r>
 8007e00:	e7c7      	b.n	8007d92 <__ssputs_r+0x4e>
 8007e02:	46c0      	nop			; (mov r8, r8)
 8007e04:	fffffb7f 	.word	0xfffffb7f

08007e08 <_svfiprintf_r>:
 8007e08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e0a:	b0a1      	sub	sp, #132	; 0x84
 8007e0c:	9003      	str	r0, [sp, #12]
 8007e0e:	001d      	movs	r5, r3
 8007e10:	898b      	ldrh	r3, [r1, #12]
 8007e12:	000f      	movs	r7, r1
 8007e14:	0016      	movs	r6, r2
 8007e16:	061b      	lsls	r3, r3, #24
 8007e18:	d511      	bpl.n	8007e3e <_svfiprintf_r+0x36>
 8007e1a:	690b      	ldr	r3, [r1, #16]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d10e      	bne.n	8007e3e <_svfiprintf_r+0x36>
 8007e20:	2140      	movs	r1, #64	; 0x40
 8007e22:	f000 fafd 	bl	8008420 <_malloc_r>
 8007e26:	6038      	str	r0, [r7, #0]
 8007e28:	6138      	str	r0, [r7, #16]
 8007e2a:	2800      	cmp	r0, #0
 8007e2c:	d105      	bne.n	8007e3a <_svfiprintf_r+0x32>
 8007e2e:	230c      	movs	r3, #12
 8007e30:	9a03      	ldr	r2, [sp, #12]
 8007e32:	3801      	subs	r0, #1
 8007e34:	6013      	str	r3, [r2, #0]
 8007e36:	b021      	add	sp, #132	; 0x84
 8007e38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e3a:	2340      	movs	r3, #64	; 0x40
 8007e3c:	617b      	str	r3, [r7, #20]
 8007e3e:	2300      	movs	r3, #0
 8007e40:	ac08      	add	r4, sp, #32
 8007e42:	6163      	str	r3, [r4, #20]
 8007e44:	3320      	adds	r3, #32
 8007e46:	7663      	strb	r3, [r4, #25]
 8007e48:	3310      	adds	r3, #16
 8007e4a:	76a3      	strb	r3, [r4, #26]
 8007e4c:	9507      	str	r5, [sp, #28]
 8007e4e:	0035      	movs	r5, r6
 8007e50:	782b      	ldrb	r3, [r5, #0]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d001      	beq.n	8007e5a <_svfiprintf_r+0x52>
 8007e56:	2b25      	cmp	r3, #37	; 0x25
 8007e58:	d147      	bne.n	8007eea <_svfiprintf_r+0xe2>
 8007e5a:	1bab      	subs	r3, r5, r6
 8007e5c:	9305      	str	r3, [sp, #20]
 8007e5e:	42b5      	cmp	r5, r6
 8007e60:	d00c      	beq.n	8007e7c <_svfiprintf_r+0x74>
 8007e62:	0032      	movs	r2, r6
 8007e64:	0039      	movs	r1, r7
 8007e66:	9803      	ldr	r0, [sp, #12]
 8007e68:	f7ff ff6c 	bl	8007d44 <__ssputs_r>
 8007e6c:	1c43      	adds	r3, r0, #1
 8007e6e:	d100      	bne.n	8007e72 <_svfiprintf_r+0x6a>
 8007e70:	e0ae      	b.n	8007fd0 <_svfiprintf_r+0x1c8>
 8007e72:	6962      	ldr	r2, [r4, #20]
 8007e74:	9b05      	ldr	r3, [sp, #20]
 8007e76:	4694      	mov	ip, r2
 8007e78:	4463      	add	r3, ip
 8007e7a:	6163      	str	r3, [r4, #20]
 8007e7c:	782b      	ldrb	r3, [r5, #0]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d100      	bne.n	8007e84 <_svfiprintf_r+0x7c>
 8007e82:	e0a5      	b.n	8007fd0 <_svfiprintf_r+0x1c8>
 8007e84:	2201      	movs	r2, #1
 8007e86:	2300      	movs	r3, #0
 8007e88:	4252      	negs	r2, r2
 8007e8a:	6062      	str	r2, [r4, #4]
 8007e8c:	a904      	add	r1, sp, #16
 8007e8e:	3254      	adds	r2, #84	; 0x54
 8007e90:	1852      	adds	r2, r2, r1
 8007e92:	1c6e      	adds	r6, r5, #1
 8007e94:	6023      	str	r3, [r4, #0]
 8007e96:	60e3      	str	r3, [r4, #12]
 8007e98:	60a3      	str	r3, [r4, #8]
 8007e9a:	7013      	strb	r3, [r2, #0]
 8007e9c:	65a3      	str	r3, [r4, #88]	; 0x58
 8007e9e:	2205      	movs	r2, #5
 8007ea0:	7831      	ldrb	r1, [r6, #0]
 8007ea2:	4854      	ldr	r0, [pc, #336]	; (8007ff4 <_svfiprintf_r+0x1ec>)
 8007ea4:	f000 fa32 	bl	800830c <memchr>
 8007ea8:	1c75      	adds	r5, r6, #1
 8007eaa:	2800      	cmp	r0, #0
 8007eac:	d11f      	bne.n	8007eee <_svfiprintf_r+0xe6>
 8007eae:	6822      	ldr	r2, [r4, #0]
 8007eb0:	06d3      	lsls	r3, r2, #27
 8007eb2:	d504      	bpl.n	8007ebe <_svfiprintf_r+0xb6>
 8007eb4:	2353      	movs	r3, #83	; 0x53
 8007eb6:	a904      	add	r1, sp, #16
 8007eb8:	185b      	adds	r3, r3, r1
 8007eba:	2120      	movs	r1, #32
 8007ebc:	7019      	strb	r1, [r3, #0]
 8007ebe:	0713      	lsls	r3, r2, #28
 8007ec0:	d504      	bpl.n	8007ecc <_svfiprintf_r+0xc4>
 8007ec2:	2353      	movs	r3, #83	; 0x53
 8007ec4:	a904      	add	r1, sp, #16
 8007ec6:	185b      	adds	r3, r3, r1
 8007ec8:	212b      	movs	r1, #43	; 0x2b
 8007eca:	7019      	strb	r1, [r3, #0]
 8007ecc:	7833      	ldrb	r3, [r6, #0]
 8007ece:	2b2a      	cmp	r3, #42	; 0x2a
 8007ed0:	d016      	beq.n	8007f00 <_svfiprintf_r+0xf8>
 8007ed2:	0035      	movs	r5, r6
 8007ed4:	2100      	movs	r1, #0
 8007ed6:	200a      	movs	r0, #10
 8007ed8:	68e3      	ldr	r3, [r4, #12]
 8007eda:	782a      	ldrb	r2, [r5, #0]
 8007edc:	1c6e      	adds	r6, r5, #1
 8007ede:	3a30      	subs	r2, #48	; 0x30
 8007ee0:	2a09      	cmp	r2, #9
 8007ee2:	d94e      	bls.n	8007f82 <_svfiprintf_r+0x17a>
 8007ee4:	2900      	cmp	r1, #0
 8007ee6:	d111      	bne.n	8007f0c <_svfiprintf_r+0x104>
 8007ee8:	e017      	b.n	8007f1a <_svfiprintf_r+0x112>
 8007eea:	3501      	adds	r5, #1
 8007eec:	e7b0      	b.n	8007e50 <_svfiprintf_r+0x48>
 8007eee:	4b41      	ldr	r3, [pc, #260]	; (8007ff4 <_svfiprintf_r+0x1ec>)
 8007ef0:	6822      	ldr	r2, [r4, #0]
 8007ef2:	1ac0      	subs	r0, r0, r3
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	4083      	lsls	r3, r0
 8007ef8:	4313      	orrs	r3, r2
 8007efa:	002e      	movs	r6, r5
 8007efc:	6023      	str	r3, [r4, #0]
 8007efe:	e7ce      	b.n	8007e9e <_svfiprintf_r+0x96>
 8007f00:	9b07      	ldr	r3, [sp, #28]
 8007f02:	1d19      	adds	r1, r3, #4
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	9107      	str	r1, [sp, #28]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	db01      	blt.n	8007f10 <_svfiprintf_r+0x108>
 8007f0c:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f0e:	e004      	b.n	8007f1a <_svfiprintf_r+0x112>
 8007f10:	425b      	negs	r3, r3
 8007f12:	60e3      	str	r3, [r4, #12]
 8007f14:	2302      	movs	r3, #2
 8007f16:	4313      	orrs	r3, r2
 8007f18:	6023      	str	r3, [r4, #0]
 8007f1a:	782b      	ldrb	r3, [r5, #0]
 8007f1c:	2b2e      	cmp	r3, #46	; 0x2e
 8007f1e:	d10a      	bne.n	8007f36 <_svfiprintf_r+0x12e>
 8007f20:	786b      	ldrb	r3, [r5, #1]
 8007f22:	2b2a      	cmp	r3, #42	; 0x2a
 8007f24:	d135      	bne.n	8007f92 <_svfiprintf_r+0x18a>
 8007f26:	9b07      	ldr	r3, [sp, #28]
 8007f28:	3502      	adds	r5, #2
 8007f2a:	1d1a      	adds	r2, r3, #4
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	9207      	str	r2, [sp, #28]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	db2b      	blt.n	8007f8c <_svfiprintf_r+0x184>
 8007f34:	9309      	str	r3, [sp, #36]	; 0x24
 8007f36:	4e30      	ldr	r6, [pc, #192]	; (8007ff8 <_svfiprintf_r+0x1f0>)
 8007f38:	2203      	movs	r2, #3
 8007f3a:	0030      	movs	r0, r6
 8007f3c:	7829      	ldrb	r1, [r5, #0]
 8007f3e:	f000 f9e5 	bl	800830c <memchr>
 8007f42:	2800      	cmp	r0, #0
 8007f44:	d006      	beq.n	8007f54 <_svfiprintf_r+0x14c>
 8007f46:	2340      	movs	r3, #64	; 0x40
 8007f48:	1b80      	subs	r0, r0, r6
 8007f4a:	4083      	lsls	r3, r0
 8007f4c:	6822      	ldr	r2, [r4, #0]
 8007f4e:	3501      	adds	r5, #1
 8007f50:	4313      	orrs	r3, r2
 8007f52:	6023      	str	r3, [r4, #0]
 8007f54:	7829      	ldrb	r1, [r5, #0]
 8007f56:	2206      	movs	r2, #6
 8007f58:	4828      	ldr	r0, [pc, #160]	; (8007ffc <_svfiprintf_r+0x1f4>)
 8007f5a:	1c6e      	adds	r6, r5, #1
 8007f5c:	7621      	strb	r1, [r4, #24]
 8007f5e:	f000 f9d5 	bl	800830c <memchr>
 8007f62:	2800      	cmp	r0, #0
 8007f64:	d03c      	beq.n	8007fe0 <_svfiprintf_r+0x1d8>
 8007f66:	4b26      	ldr	r3, [pc, #152]	; (8008000 <_svfiprintf_r+0x1f8>)
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d125      	bne.n	8007fb8 <_svfiprintf_r+0x1b0>
 8007f6c:	2207      	movs	r2, #7
 8007f6e:	9b07      	ldr	r3, [sp, #28]
 8007f70:	3307      	adds	r3, #7
 8007f72:	4393      	bics	r3, r2
 8007f74:	3308      	adds	r3, #8
 8007f76:	9307      	str	r3, [sp, #28]
 8007f78:	6963      	ldr	r3, [r4, #20]
 8007f7a:	9a04      	ldr	r2, [sp, #16]
 8007f7c:	189b      	adds	r3, r3, r2
 8007f7e:	6163      	str	r3, [r4, #20]
 8007f80:	e765      	b.n	8007e4e <_svfiprintf_r+0x46>
 8007f82:	4343      	muls	r3, r0
 8007f84:	0035      	movs	r5, r6
 8007f86:	2101      	movs	r1, #1
 8007f88:	189b      	adds	r3, r3, r2
 8007f8a:	e7a6      	b.n	8007eda <_svfiprintf_r+0xd2>
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	425b      	negs	r3, r3
 8007f90:	e7d0      	b.n	8007f34 <_svfiprintf_r+0x12c>
 8007f92:	2300      	movs	r3, #0
 8007f94:	200a      	movs	r0, #10
 8007f96:	001a      	movs	r2, r3
 8007f98:	3501      	adds	r5, #1
 8007f9a:	6063      	str	r3, [r4, #4]
 8007f9c:	7829      	ldrb	r1, [r5, #0]
 8007f9e:	1c6e      	adds	r6, r5, #1
 8007fa0:	3930      	subs	r1, #48	; 0x30
 8007fa2:	2909      	cmp	r1, #9
 8007fa4:	d903      	bls.n	8007fae <_svfiprintf_r+0x1a6>
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d0c5      	beq.n	8007f36 <_svfiprintf_r+0x12e>
 8007faa:	9209      	str	r2, [sp, #36]	; 0x24
 8007fac:	e7c3      	b.n	8007f36 <_svfiprintf_r+0x12e>
 8007fae:	4342      	muls	r2, r0
 8007fb0:	0035      	movs	r5, r6
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	1852      	adds	r2, r2, r1
 8007fb6:	e7f1      	b.n	8007f9c <_svfiprintf_r+0x194>
 8007fb8:	ab07      	add	r3, sp, #28
 8007fba:	9300      	str	r3, [sp, #0]
 8007fbc:	003a      	movs	r2, r7
 8007fbe:	0021      	movs	r1, r4
 8007fc0:	4b10      	ldr	r3, [pc, #64]	; (8008004 <_svfiprintf_r+0x1fc>)
 8007fc2:	9803      	ldr	r0, [sp, #12]
 8007fc4:	e000      	b.n	8007fc8 <_svfiprintf_r+0x1c0>
 8007fc6:	bf00      	nop
 8007fc8:	9004      	str	r0, [sp, #16]
 8007fca:	9b04      	ldr	r3, [sp, #16]
 8007fcc:	3301      	adds	r3, #1
 8007fce:	d1d3      	bne.n	8007f78 <_svfiprintf_r+0x170>
 8007fd0:	89bb      	ldrh	r3, [r7, #12]
 8007fd2:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007fd4:	065b      	lsls	r3, r3, #25
 8007fd6:	d400      	bmi.n	8007fda <_svfiprintf_r+0x1d2>
 8007fd8:	e72d      	b.n	8007e36 <_svfiprintf_r+0x2e>
 8007fda:	2001      	movs	r0, #1
 8007fdc:	4240      	negs	r0, r0
 8007fde:	e72a      	b.n	8007e36 <_svfiprintf_r+0x2e>
 8007fe0:	ab07      	add	r3, sp, #28
 8007fe2:	9300      	str	r3, [sp, #0]
 8007fe4:	003a      	movs	r2, r7
 8007fe6:	0021      	movs	r1, r4
 8007fe8:	4b06      	ldr	r3, [pc, #24]	; (8008004 <_svfiprintf_r+0x1fc>)
 8007fea:	9803      	ldr	r0, [sp, #12]
 8007fec:	f000 f87c 	bl	80080e8 <_printf_i>
 8007ff0:	e7ea      	b.n	8007fc8 <_svfiprintf_r+0x1c0>
 8007ff2:	46c0      	nop			; (mov r8, r8)
 8007ff4:	08008998 	.word	0x08008998
 8007ff8:	0800899e 	.word	0x0800899e
 8007ffc:	080089a2 	.word	0x080089a2
 8008000:	00000000 	.word	0x00000000
 8008004:	08007d45 	.word	0x08007d45

08008008 <_printf_common>:
 8008008:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800800a:	0015      	movs	r5, r2
 800800c:	9301      	str	r3, [sp, #4]
 800800e:	688a      	ldr	r2, [r1, #8]
 8008010:	690b      	ldr	r3, [r1, #16]
 8008012:	000c      	movs	r4, r1
 8008014:	9000      	str	r0, [sp, #0]
 8008016:	4293      	cmp	r3, r2
 8008018:	da00      	bge.n	800801c <_printf_common+0x14>
 800801a:	0013      	movs	r3, r2
 800801c:	0022      	movs	r2, r4
 800801e:	602b      	str	r3, [r5, #0]
 8008020:	3243      	adds	r2, #67	; 0x43
 8008022:	7812      	ldrb	r2, [r2, #0]
 8008024:	2a00      	cmp	r2, #0
 8008026:	d001      	beq.n	800802c <_printf_common+0x24>
 8008028:	3301      	adds	r3, #1
 800802a:	602b      	str	r3, [r5, #0]
 800802c:	6823      	ldr	r3, [r4, #0]
 800802e:	069b      	lsls	r3, r3, #26
 8008030:	d502      	bpl.n	8008038 <_printf_common+0x30>
 8008032:	682b      	ldr	r3, [r5, #0]
 8008034:	3302      	adds	r3, #2
 8008036:	602b      	str	r3, [r5, #0]
 8008038:	6822      	ldr	r2, [r4, #0]
 800803a:	2306      	movs	r3, #6
 800803c:	0017      	movs	r7, r2
 800803e:	401f      	ands	r7, r3
 8008040:	421a      	tst	r2, r3
 8008042:	d027      	beq.n	8008094 <_printf_common+0x8c>
 8008044:	0023      	movs	r3, r4
 8008046:	3343      	adds	r3, #67	; 0x43
 8008048:	781b      	ldrb	r3, [r3, #0]
 800804a:	1e5a      	subs	r2, r3, #1
 800804c:	4193      	sbcs	r3, r2
 800804e:	6822      	ldr	r2, [r4, #0]
 8008050:	0692      	lsls	r2, r2, #26
 8008052:	d430      	bmi.n	80080b6 <_printf_common+0xae>
 8008054:	0022      	movs	r2, r4
 8008056:	9901      	ldr	r1, [sp, #4]
 8008058:	9800      	ldr	r0, [sp, #0]
 800805a:	9e08      	ldr	r6, [sp, #32]
 800805c:	3243      	adds	r2, #67	; 0x43
 800805e:	47b0      	blx	r6
 8008060:	1c43      	adds	r3, r0, #1
 8008062:	d025      	beq.n	80080b0 <_printf_common+0xa8>
 8008064:	2306      	movs	r3, #6
 8008066:	6820      	ldr	r0, [r4, #0]
 8008068:	682a      	ldr	r2, [r5, #0]
 800806a:	68e1      	ldr	r1, [r4, #12]
 800806c:	2500      	movs	r5, #0
 800806e:	4003      	ands	r3, r0
 8008070:	2b04      	cmp	r3, #4
 8008072:	d103      	bne.n	800807c <_printf_common+0x74>
 8008074:	1a8d      	subs	r5, r1, r2
 8008076:	43eb      	mvns	r3, r5
 8008078:	17db      	asrs	r3, r3, #31
 800807a:	401d      	ands	r5, r3
 800807c:	68a3      	ldr	r3, [r4, #8]
 800807e:	6922      	ldr	r2, [r4, #16]
 8008080:	4293      	cmp	r3, r2
 8008082:	dd01      	ble.n	8008088 <_printf_common+0x80>
 8008084:	1a9b      	subs	r3, r3, r2
 8008086:	18ed      	adds	r5, r5, r3
 8008088:	2700      	movs	r7, #0
 800808a:	42bd      	cmp	r5, r7
 800808c:	d120      	bne.n	80080d0 <_printf_common+0xc8>
 800808e:	2000      	movs	r0, #0
 8008090:	e010      	b.n	80080b4 <_printf_common+0xac>
 8008092:	3701      	adds	r7, #1
 8008094:	68e3      	ldr	r3, [r4, #12]
 8008096:	682a      	ldr	r2, [r5, #0]
 8008098:	1a9b      	subs	r3, r3, r2
 800809a:	42bb      	cmp	r3, r7
 800809c:	ddd2      	ble.n	8008044 <_printf_common+0x3c>
 800809e:	0022      	movs	r2, r4
 80080a0:	2301      	movs	r3, #1
 80080a2:	9901      	ldr	r1, [sp, #4]
 80080a4:	9800      	ldr	r0, [sp, #0]
 80080a6:	9e08      	ldr	r6, [sp, #32]
 80080a8:	3219      	adds	r2, #25
 80080aa:	47b0      	blx	r6
 80080ac:	1c43      	adds	r3, r0, #1
 80080ae:	d1f0      	bne.n	8008092 <_printf_common+0x8a>
 80080b0:	2001      	movs	r0, #1
 80080b2:	4240      	negs	r0, r0
 80080b4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80080b6:	2030      	movs	r0, #48	; 0x30
 80080b8:	18e1      	adds	r1, r4, r3
 80080ba:	3143      	adds	r1, #67	; 0x43
 80080bc:	7008      	strb	r0, [r1, #0]
 80080be:	0021      	movs	r1, r4
 80080c0:	1c5a      	adds	r2, r3, #1
 80080c2:	3145      	adds	r1, #69	; 0x45
 80080c4:	7809      	ldrb	r1, [r1, #0]
 80080c6:	18a2      	adds	r2, r4, r2
 80080c8:	3243      	adds	r2, #67	; 0x43
 80080ca:	3302      	adds	r3, #2
 80080cc:	7011      	strb	r1, [r2, #0]
 80080ce:	e7c1      	b.n	8008054 <_printf_common+0x4c>
 80080d0:	0022      	movs	r2, r4
 80080d2:	2301      	movs	r3, #1
 80080d4:	9901      	ldr	r1, [sp, #4]
 80080d6:	9800      	ldr	r0, [sp, #0]
 80080d8:	9e08      	ldr	r6, [sp, #32]
 80080da:	321a      	adds	r2, #26
 80080dc:	47b0      	blx	r6
 80080de:	1c43      	adds	r3, r0, #1
 80080e0:	d0e6      	beq.n	80080b0 <_printf_common+0xa8>
 80080e2:	3701      	adds	r7, #1
 80080e4:	e7d1      	b.n	800808a <_printf_common+0x82>
	...

080080e8 <_printf_i>:
 80080e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80080ea:	b08b      	sub	sp, #44	; 0x2c
 80080ec:	9206      	str	r2, [sp, #24]
 80080ee:	000a      	movs	r2, r1
 80080f0:	3243      	adds	r2, #67	; 0x43
 80080f2:	9307      	str	r3, [sp, #28]
 80080f4:	9005      	str	r0, [sp, #20]
 80080f6:	9204      	str	r2, [sp, #16]
 80080f8:	7e0a      	ldrb	r2, [r1, #24]
 80080fa:	000c      	movs	r4, r1
 80080fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80080fe:	2a78      	cmp	r2, #120	; 0x78
 8008100:	d807      	bhi.n	8008112 <_printf_i+0x2a>
 8008102:	2a62      	cmp	r2, #98	; 0x62
 8008104:	d809      	bhi.n	800811a <_printf_i+0x32>
 8008106:	2a00      	cmp	r2, #0
 8008108:	d100      	bne.n	800810c <_printf_i+0x24>
 800810a:	e0c1      	b.n	8008290 <_printf_i+0x1a8>
 800810c:	2a58      	cmp	r2, #88	; 0x58
 800810e:	d100      	bne.n	8008112 <_printf_i+0x2a>
 8008110:	e08c      	b.n	800822c <_printf_i+0x144>
 8008112:	0026      	movs	r6, r4
 8008114:	3642      	adds	r6, #66	; 0x42
 8008116:	7032      	strb	r2, [r6, #0]
 8008118:	e022      	b.n	8008160 <_printf_i+0x78>
 800811a:	0010      	movs	r0, r2
 800811c:	3863      	subs	r0, #99	; 0x63
 800811e:	2815      	cmp	r0, #21
 8008120:	d8f7      	bhi.n	8008112 <_printf_i+0x2a>
 8008122:	f7f7 ffed 	bl	8000100 <__gnu_thumb1_case_shi>
 8008126:	0016      	.short	0x0016
 8008128:	fff6001f 	.word	0xfff6001f
 800812c:	fff6fff6 	.word	0xfff6fff6
 8008130:	001ffff6 	.word	0x001ffff6
 8008134:	fff6fff6 	.word	0xfff6fff6
 8008138:	fff6fff6 	.word	0xfff6fff6
 800813c:	003600a8 	.word	0x003600a8
 8008140:	fff6009a 	.word	0xfff6009a
 8008144:	00b9fff6 	.word	0x00b9fff6
 8008148:	0036fff6 	.word	0x0036fff6
 800814c:	fff6fff6 	.word	0xfff6fff6
 8008150:	009e      	.short	0x009e
 8008152:	0026      	movs	r6, r4
 8008154:	681a      	ldr	r2, [r3, #0]
 8008156:	3642      	adds	r6, #66	; 0x42
 8008158:	1d11      	adds	r1, r2, #4
 800815a:	6019      	str	r1, [r3, #0]
 800815c:	6813      	ldr	r3, [r2, #0]
 800815e:	7033      	strb	r3, [r6, #0]
 8008160:	2301      	movs	r3, #1
 8008162:	e0a7      	b.n	80082b4 <_printf_i+0x1cc>
 8008164:	6808      	ldr	r0, [r1, #0]
 8008166:	6819      	ldr	r1, [r3, #0]
 8008168:	1d0a      	adds	r2, r1, #4
 800816a:	0605      	lsls	r5, r0, #24
 800816c:	d50b      	bpl.n	8008186 <_printf_i+0x9e>
 800816e:	680d      	ldr	r5, [r1, #0]
 8008170:	601a      	str	r2, [r3, #0]
 8008172:	2d00      	cmp	r5, #0
 8008174:	da03      	bge.n	800817e <_printf_i+0x96>
 8008176:	232d      	movs	r3, #45	; 0x2d
 8008178:	9a04      	ldr	r2, [sp, #16]
 800817a:	426d      	negs	r5, r5
 800817c:	7013      	strb	r3, [r2, #0]
 800817e:	4b61      	ldr	r3, [pc, #388]	; (8008304 <_printf_i+0x21c>)
 8008180:	270a      	movs	r7, #10
 8008182:	9303      	str	r3, [sp, #12]
 8008184:	e01b      	b.n	80081be <_printf_i+0xd6>
 8008186:	680d      	ldr	r5, [r1, #0]
 8008188:	601a      	str	r2, [r3, #0]
 800818a:	0641      	lsls	r1, r0, #25
 800818c:	d5f1      	bpl.n	8008172 <_printf_i+0x8a>
 800818e:	b22d      	sxth	r5, r5
 8008190:	e7ef      	b.n	8008172 <_printf_i+0x8a>
 8008192:	680d      	ldr	r5, [r1, #0]
 8008194:	6819      	ldr	r1, [r3, #0]
 8008196:	1d08      	adds	r0, r1, #4
 8008198:	6018      	str	r0, [r3, #0]
 800819a:	062e      	lsls	r6, r5, #24
 800819c:	d501      	bpl.n	80081a2 <_printf_i+0xba>
 800819e:	680d      	ldr	r5, [r1, #0]
 80081a0:	e003      	b.n	80081aa <_printf_i+0xc2>
 80081a2:	066d      	lsls	r5, r5, #25
 80081a4:	d5fb      	bpl.n	800819e <_printf_i+0xb6>
 80081a6:	680d      	ldr	r5, [r1, #0]
 80081a8:	b2ad      	uxth	r5, r5
 80081aa:	4b56      	ldr	r3, [pc, #344]	; (8008304 <_printf_i+0x21c>)
 80081ac:	2708      	movs	r7, #8
 80081ae:	9303      	str	r3, [sp, #12]
 80081b0:	2a6f      	cmp	r2, #111	; 0x6f
 80081b2:	d000      	beq.n	80081b6 <_printf_i+0xce>
 80081b4:	3702      	adds	r7, #2
 80081b6:	0023      	movs	r3, r4
 80081b8:	2200      	movs	r2, #0
 80081ba:	3343      	adds	r3, #67	; 0x43
 80081bc:	701a      	strb	r2, [r3, #0]
 80081be:	6863      	ldr	r3, [r4, #4]
 80081c0:	60a3      	str	r3, [r4, #8]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	db03      	blt.n	80081ce <_printf_i+0xe6>
 80081c6:	2204      	movs	r2, #4
 80081c8:	6821      	ldr	r1, [r4, #0]
 80081ca:	4391      	bics	r1, r2
 80081cc:	6021      	str	r1, [r4, #0]
 80081ce:	2d00      	cmp	r5, #0
 80081d0:	d102      	bne.n	80081d8 <_printf_i+0xf0>
 80081d2:	9e04      	ldr	r6, [sp, #16]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d00c      	beq.n	80081f2 <_printf_i+0x10a>
 80081d8:	9e04      	ldr	r6, [sp, #16]
 80081da:	0028      	movs	r0, r5
 80081dc:	0039      	movs	r1, r7
 80081de:	f7f8 f81f 	bl	8000220 <__aeabi_uidivmod>
 80081e2:	9b03      	ldr	r3, [sp, #12]
 80081e4:	3e01      	subs	r6, #1
 80081e6:	5c5b      	ldrb	r3, [r3, r1]
 80081e8:	7033      	strb	r3, [r6, #0]
 80081ea:	002b      	movs	r3, r5
 80081ec:	0005      	movs	r5, r0
 80081ee:	429f      	cmp	r7, r3
 80081f0:	d9f3      	bls.n	80081da <_printf_i+0xf2>
 80081f2:	2f08      	cmp	r7, #8
 80081f4:	d109      	bne.n	800820a <_printf_i+0x122>
 80081f6:	6823      	ldr	r3, [r4, #0]
 80081f8:	07db      	lsls	r3, r3, #31
 80081fa:	d506      	bpl.n	800820a <_printf_i+0x122>
 80081fc:	6863      	ldr	r3, [r4, #4]
 80081fe:	6922      	ldr	r2, [r4, #16]
 8008200:	4293      	cmp	r3, r2
 8008202:	dc02      	bgt.n	800820a <_printf_i+0x122>
 8008204:	2330      	movs	r3, #48	; 0x30
 8008206:	3e01      	subs	r6, #1
 8008208:	7033      	strb	r3, [r6, #0]
 800820a:	9b04      	ldr	r3, [sp, #16]
 800820c:	1b9b      	subs	r3, r3, r6
 800820e:	6123      	str	r3, [r4, #16]
 8008210:	9b07      	ldr	r3, [sp, #28]
 8008212:	0021      	movs	r1, r4
 8008214:	9300      	str	r3, [sp, #0]
 8008216:	9805      	ldr	r0, [sp, #20]
 8008218:	9b06      	ldr	r3, [sp, #24]
 800821a:	aa09      	add	r2, sp, #36	; 0x24
 800821c:	f7ff fef4 	bl	8008008 <_printf_common>
 8008220:	1c43      	adds	r3, r0, #1
 8008222:	d14c      	bne.n	80082be <_printf_i+0x1d6>
 8008224:	2001      	movs	r0, #1
 8008226:	4240      	negs	r0, r0
 8008228:	b00b      	add	sp, #44	; 0x2c
 800822a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800822c:	3145      	adds	r1, #69	; 0x45
 800822e:	700a      	strb	r2, [r1, #0]
 8008230:	4a34      	ldr	r2, [pc, #208]	; (8008304 <_printf_i+0x21c>)
 8008232:	9203      	str	r2, [sp, #12]
 8008234:	681a      	ldr	r2, [r3, #0]
 8008236:	6821      	ldr	r1, [r4, #0]
 8008238:	ca20      	ldmia	r2!, {r5}
 800823a:	601a      	str	r2, [r3, #0]
 800823c:	0608      	lsls	r0, r1, #24
 800823e:	d516      	bpl.n	800826e <_printf_i+0x186>
 8008240:	07cb      	lsls	r3, r1, #31
 8008242:	d502      	bpl.n	800824a <_printf_i+0x162>
 8008244:	2320      	movs	r3, #32
 8008246:	4319      	orrs	r1, r3
 8008248:	6021      	str	r1, [r4, #0]
 800824a:	2710      	movs	r7, #16
 800824c:	2d00      	cmp	r5, #0
 800824e:	d1b2      	bne.n	80081b6 <_printf_i+0xce>
 8008250:	2320      	movs	r3, #32
 8008252:	6822      	ldr	r2, [r4, #0]
 8008254:	439a      	bics	r2, r3
 8008256:	6022      	str	r2, [r4, #0]
 8008258:	e7ad      	b.n	80081b6 <_printf_i+0xce>
 800825a:	2220      	movs	r2, #32
 800825c:	6809      	ldr	r1, [r1, #0]
 800825e:	430a      	orrs	r2, r1
 8008260:	6022      	str	r2, [r4, #0]
 8008262:	0022      	movs	r2, r4
 8008264:	2178      	movs	r1, #120	; 0x78
 8008266:	3245      	adds	r2, #69	; 0x45
 8008268:	7011      	strb	r1, [r2, #0]
 800826a:	4a27      	ldr	r2, [pc, #156]	; (8008308 <_printf_i+0x220>)
 800826c:	e7e1      	b.n	8008232 <_printf_i+0x14a>
 800826e:	0648      	lsls	r0, r1, #25
 8008270:	d5e6      	bpl.n	8008240 <_printf_i+0x158>
 8008272:	b2ad      	uxth	r5, r5
 8008274:	e7e4      	b.n	8008240 <_printf_i+0x158>
 8008276:	681a      	ldr	r2, [r3, #0]
 8008278:	680d      	ldr	r5, [r1, #0]
 800827a:	1d10      	adds	r0, r2, #4
 800827c:	6949      	ldr	r1, [r1, #20]
 800827e:	6018      	str	r0, [r3, #0]
 8008280:	6813      	ldr	r3, [r2, #0]
 8008282:	062e      	lsls	r6, r5, #24
 8008284:	d501      	bpl.n	800828a <_printf_i+0x1a2>
 8008286:	6019      	str	r1, [r3, #0]
 8008288:	e002      	b.n	8008290 <_printf_i+0x1a8>
 800828a:	066d      	lsls	r5, r5, #25
 800828c:	d5fb      	bpl.n	8008286 <_printf_i+0x19e>
 800828e:	8019      	strh	r1, [r3, #0]
 8008290:	2300      	movs	r3, #0
 8008292:	9e04      	ldr	r6, [sp, #16]
 8008294:	6123      	str	r3, [r4, #16]
 8008296:	e7bb      	b.n	8008210 <_printf_i+0x128>
 8008298:	681a      	ldr	r2, [r3, #0]
 800829a:	1d11      	adds	r1, r2, #4
 800829c:	6019      	str	r1, [r3, #0]
 800829e:	6816      	ldr	r6, [r2, #0]
 80082a0:	2100      	movs	r1, #0
 80082a2:	0030      	movs	r0, r6
 80082a4:	6862      	ldr	r2, [r4, #4]
 80082a6:	f000 f831 	bl	800830c <memchr>
 80082aa:	2800      	cmp	r0, #0
 80082ac:	d001      	beq.n	80082b2 <_printf_i+0x1ca>
 80082ae:	1b80      	subs	r0, r0, r6
 80082b0:	6060      	str	r0, [r4, #4]
 80082b2:	6863      	ldr	r3, [r4, #4]
 80082b4:	6123      	str	r3, [r4, #16]
 80082b6:	2300      	movs	r3, #0
 80082b8:	9a04      	ldr	r2, [sp, #16]
 80082ba:	7013      	strb	r3, [r2, #0]
 80082bc:	e7a8      	b.n	8008210 <_printf_i+0x128>
 80082be:	6923      	ldr	r3, [r4, #16]
 80082c0:	0032      	movs	r2, r6
 80082c2:	9906      	ldr	r1, [sp, #24]
 80082c4:	9805      	ldr	r0, [sp, #20]
 80082c6:	9d07      	ldr	r5, [sp, #28]
 80082c8:	47a8      	blx	r5
 80082ca:	1c43      	adds	r3, r0, #1
 80082cc:	d0aa      	beq.n	8008224 <_printf_i+0x13c>
 80082ce:	6823      	ldr	r3, [r4, #0]
 80082d0:	079b      	lsls	r3, r3, #30
 80082d2:	d415      	bmi.n	8008300 <_printf_i+0x218>
 80082d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082d6:	68e0      	ldr	r0, [r4, #12]
 80082d8:	4298      	cmp	r0, r3
 80082da:	daa5      	bge.n	8008228 <_printf_i+0x140>
 80082dc:	0018      	movs	r0, r3
 80082de:	e7a3      	b.n	8008228 <_printf_i+0x140>
 80082e0:	0022      	movs	r2, r4
 80082e2:	2301      	movs	r3, #1
 80082e4:	9906      	ldr	r1, [sp, #24]
 80082e6:	9805      	ldr	r0, [sp, #20]
 80082e8:	9e07      	ldr	r6, [sp, #28]
 80082ea:	3219      	adds	r2, #25
 80082ec:	47b0      	blx	r6
 80082ee:	1c43      	adds	r3, r0, #1
 80082f0:	d098      	beq.n	8008224 <_printf_i+0x13c>
 80082f2:	3501      	adds	r5, #1
 80082f4:	68e3      	ldr	r3, [r4, #12]
 80082f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80082f8:	1a9b      	subs	r3, r3, r2
 80082fa:	42ab      	cmp	r3, r5
 80082fc:	dcf0      	bgt.n	80082e0 <_printf_i+0x1f8>
 80082fe:	e7e9      	b.n	80082d4 <_printf_i+0x1ec>
 8008300:	2500      	movs	r5, #0
 8008302:	e7f7      	b.n	80082f4 <_printf_i+0x20c>
 8008304:	080089a9 	.word	0x080089a9
 8008308:	080089ba 	.word	0x080089ba

0800830c <memchr>:
 800830c:	b2c9      	uxtb	r1, r1
 800830e:	1882      	adds	r2, r0, r2
 8008310:	4290      	cmp	r0, r2
 8008312:	d101      	bne.n	8008318 <memchr+0xc>
 8008314:	2000      	movs	r0, #0
 8008316:	4770      	bx	lr
 8008318:	7803      	ldrb	r3, [r0, #0]
 800831a:	428b      	cmp	r3, r1
 800831c:	d0fb      	beq.n	8008316 <memchr+0xa>
 800831e:	3001      	adds	r0, #1
 8008320:	e7f6      	b.n	8008310 <memchr+0x4>

08008322 <memmove>:
 8008322:	b510      	push	{r4, lr}
 8008324:	4288      	cmp	r0, r1
 8008326:	d902      	bls.n	800832e <memmove+0xc>
 8008328:	188b      	adds	r3, r1, r2
 800832a:	4298      	cmp	r0, r3
 800832c:	d303      	bcc.n	8008336 <memmove+0x14>
 800832e:	2300      	movs	r3, #0
 8008330:	e007      	b.n	8008342 <memmove+0x20>
 8008332:	5c8b      	ldrb	r3, [r1, r2]
 8008334:	5483      	strb	r3, [r0, r2]
 8008336:	3a01      	subs	r2, #1
 8008338:	d2fb      	bcs.n	8008332 <memmove+0x10>
 800833a:	bd10      	pop	{r4, pc}
 800833c:	5ccc      	ldrb	r4, [r1, r3]
 800833e:	54c4      	strb	r4, [r0, r3]
 8008340:	3301      	adds	r3, #1
 8008342:	429a      	cmp	r2, r3
 8008344:	d1fa      	bne.n	800833c <memmove+0x1a>
 8008346:	e7f8      	b.n	800833a <memmove+0x18>

08008348 <_free_r>:
 8008348:	b570      	push	{r4, r5, r6, lr}
 800834a:	0005      	movs	r5, r0
 800834c:	2900      	cmp	r1, #0
 800834e:	d010      	beq.n	8008372 <_free_r+0x2a>
 8008350:	1f0c      	subs	r4, r1, #4
 8008352:	6823      	ldr	r3, [r4, #0]
 8008354:	2b00      	cmp	r3, #0
 8008356:	da00      	bge.n	800835a <_free_r+0x12>
 8008358:	18e4      	adds	r4, r4, r3
 800835a:	0028      	movs	r0, r5
 800835c:	f000 f918 	bl	8008590 <__malloc_lock>
 8008360:	4a1d      	ldr	r2, [pc, #116]	; (80083d8 <_free_r+0x90>)
 8008362:	6813      	ldr	r3, [r2, #0]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d105      	bne.n	8008374 <_free_r+0x2c>
 8008368:	6063      	str	r3, [r4, #4]
 800836a:	6014      	str	r4, [r2, #0]
 800836c:	0028      	movs	r0, r5
 800836e:	f000 f917 	bl	80085a0 <__malloc_unlock>
 8008372:	bd70      	pop	{r4, r5, r6, pc}
 8008374:	42a3      	cmp	r3, r4
 8008376:	d908      	bls.n	800838a <_free_r+0x42>
 8008378:	6821      	ldr	r1, [r4, #0]
 800837a:	1860      	adds	r0, r4, r1
 800837c:	4283      	cmp	r3, r0
 800837e:	d1f3      	bne.n	8008368 <_free_r+0x20>
 8008380:	6818      	ldr	r0, [r3, #0]
 8008382:	685b      	ldr	r3, [r3, #4]
 8008384:	1841      	adds	r1, r0, r1
 8008386:	6021      	str	r1, [r4, #0]
 8008388:	e7ee      	b.n	8008368 <_free_r+0x20>
 800838a:	001a      	movs	r2, r3
 800838c:	685b      	ldr	r3, [r3, #4]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d001      	beq.n	8008396 <_free_r+0x4e>
 8008392:	42a3      	cmp	r3, r4
 8008394:	d9f9      	bls.n	800838a <_free_r+0x42>
 8008396:	6811      	ldr	r1, [r2, #0]
 8008398:	1850      	adds	r0, r2, r1
 800839a:	42a0      	cmp	r0, r4
 800839c:	d10b      	bne.n	80083b6 <_free_r+0x6e>
 800839e:	6820      	ldr	r0, [r4, #0]
 80083a0:	1809      	adds	r1, r1, r0
 80083a2:	1850      	adds	r0, r2, r1
 80083a4:	6011      	str	r1, [r2, #0]
 80083a6:	4283      	cmp	r3, r0
 80083a8:	d1e0      	bne.n	800836c <_free_r+0x24>
 80083aa:	6818      	ldr	r0, [r3, #0]
 80083ac:	685b      	ldr	r3, [r3, #4]
 80083ae:	1841      	adds	r1, r0, r1
 80083b0:	6011      	str	r1, [r2, #0]
 80083b2:	6053      	str	r3, [r2, #4]
 80083b4:	e7da      	b.n	800836c <_free_r+0x24>
 80083b6:	42a0      	cmp	r0, r4
 80083b8:	d902      	bls.n	80083c0 <_free_r+0x78>
 80083ba:	230c      	movs	r3, #12
 80083bc:	602b      	str	r3, [r5, #0]
 80083be:	e7d5      	b.n	800836c <_free_r+0x24>
 80083c0:	6821      	ldr	r1, [r4, #0]
 80083c2:	1860      	adds	r0, r4, r1
 80083c4:	4283      	cmp	r3, r0
 80083c6:	d103      	bne.n	80083d0 <_free_r+0x88>
 80083c8:	6818      	ldr	r0, [r3, #0]
 80083ca:	685b      	ldr	r3, [r3, #4]
 80083cc:	1841      	adds	r1, r0, r1
 80083ce:	6021      	str	r1, [r4, #0]
 80083d0:	6063      	str	r3, [r4, #4]
 80083d2:	6054      	str	r4, [r2, #4]
 80083d4:	e7ca      	b.n	800836c <_free_r+0x24>
 80083d6:	46c0      	nop			; (mov r8, r8)
 80083d8:	20002b4c 	.word	0x20002b4c

080083dc <sbrk_aligned>:
 80083dc:	b570      	push	{r4, r5, r6, lr}
 80083de:	4e0f      	ldr	r6, [pc, #60]	; (800841c <sbrk_aligned+0x40>)
 80083e0:	000d      	movs	r5, r1
 80083e2:	6831      	ldr	r1, [r6, #0]
 80083e4:	0004      	movs	r4, r0
 80083e6:	2900      	cmp	r1, #0
 80083e8:	d102      	bne.n	80083f0 <sbrk_aligned+0x14>
 80083ea:	f000 f8bf 	bl	800856c <_sbrk_r>
 80083ee:	6030      	str	r0, [r6, #0]
 80083f0:	0029      	movs	r1, r5
 80083f2:	0020      	movs	r0, r4
 80083f4:	f000 f8ba 	bl	800856c <_sbrk_r>
 80083f8:	1c43      	adds	r3, r0, #1
 80083fa:	d00a      	beq.n	8008412 <sbrk_aligned+0x36>
 80083fc:	2303      	movs	r3, #3
 80083fe:	1cc5      	adds	r5, r0, #3
 8008400:	439d      	bics	r5, r3
 8008402:	42a8      	cmp	r0, r5
 8008404:	d007      	beq.n	8008416 <sbrk_aligned+0x3a>
 8008406:	1a29      	subs	r1, r5, r0
 8008408:	0020      	movs	r0, r4
 800840a:	f000 f8af 	bl	800856c <_sbrk_r>
 800840e:	1c43      	adds	r3, r0, #1
 8008410:	d101      	bne.n	8008416 <sbrk_aligned+0x3a>
 8008412:	2501      	movs	r5, #1
 8008414:	426d      	negs	r5, r5
 8008416:	0028      	movs	r0, r5
 8008418:	bd70      	pop	{r4, r5, r6, pc}
 800841a:	46c0      	nop			; (mov r8, r8)
 800841c:	20002b50 	.word	0x20002b50

08008420 <_malloc_r>:
 8008420:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008422:	2203      	movs	r2, #3
 8008424:	1ccb      	adds	r3, r1, #3
 8008426:	4393      	bics	r3, r2
 8008428:	3308      	adds	r3, #8
 800842a:	0006      	movs	r6, r0
 800842c:	001f      	movs	r7, r3
 800842e:	2b0c      	cmp	r3, #12
 8008430:	d232      	bcs.n	8008498 <_malloc_r+0x78>
 8008432:	270c      	movs	r7, #12
 8008434:	42b9      	cmp	r1, r7
 8008436:	d831      	bhi.n	800849c <_malloc_r+0x7c>
 8008438:	0030      	movs	r0, r6
 800843a:	f000 f8a9 	bl	8008590 <__malloc_lock>
 800843e:	4d32      	ldr	r5, [pc, #200]	; (8008508 <_malloc_r+0xe8>)
 8008440:	682b      	ldr	r3, [r5, #0]
 8008442:	001c      	movs	r4, r3
 8008444:	2c00      	cmp	r4, #0
 8008446:	d12e      	bne.n	80084a6 <_malloc_r+0x86>
 8008448:	0039      	movs	r1, r7
 800844a:	0030      	movs	r0, r6
 800844c:	f7ff ffc6 	bl	80083dc <sbrk_aligned>
 8008450:	0004      	movs	r4, r0
 8008452:	1c43      	adds	r3, r0, #1
 8008454:	d11e      	bne.n	8008494 <_malloc_r+0x74>
 8008456:	682c      	ldr	r4, [r5, #0]
 8008458:	0025      	movs	r5, r4
 800845a:	2d00      	cmp	r5, #0
 800845c:	d14a      	bne.n	80084f4 <_malloc_r+0xd4>
 800845e:	6823      	ldr	r3, [r4, #0]
 8008460:	0029      	movs	r1, r5
 8008462:	18e3      	adds	r3, r4, r3
 8008464:	0030      	movs	r0, r6
 8008466:	9301      	str	r3, [sp, #4]
 8008468:	f000 f880 	bl	800856c <_sbrk_r>
 800846c:	9b01      	ldr	r3, [sp, #4]
 800846e:	4283      	cmp	r3, r0
 8008470:	d143      	bne.n	80084fa <_malloc_r+0xda>
 8008472:	6823      	ldr	r3, [r4, #0]
 8008474:	3703      	adds	r7, #3
 8008476:	1aff      	subs	r7, r7, r3
 8008478:	2303      	movs	r3, #3
 800847a:	439f      	bics	r7, r3
 800847c:	3708      	adds	r7, #8
 800847e:	2f0c      	cmp	r7, #12
 8008480:	d200      	bcs.n	8008484 <_malloc_r+0x64>
 8008482:	270c      	movs	r7, #12
 8008484:	0039      	movs	r1, r7
 8008486:	0030      	movs	r0, r6
 8008488:	f7ff ffa8 	bl	80083dc <sbrk_aligned>
 800848c:	1c43      	adds	r3, r0, #1
 800848e:	d034      	beq.n	80084fa <_malloc_r+0xda>
 8008490:	6823      	ldr	r3, [r4, #0]
 8008492:	19df      	adds	r7, r3, r7
 8008494:	6027      	str	r7, [r4, #0]
 8008496:	e013      	b.n	80084c0 <_malloc_r+0xa0>
 8008498:	2b00      	cmp	r3, #0
 800849a:	dacb      	bge.n	8008434 <_malloc_r+0x14>
 800849c:	230c      	movs	r3, #12
 800849e:	2500      	movs	r5, #0
 80084a0:	6033      	str	r3, [r6, #0]
 80084a2:	0028      	movs	r0, r5
 80084a4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80084a6:	6822      	ldr	r2, [r4, #0]
 80084a8:	1bd1      	subs	r1, r2, r7
 80084aa:	d420      	bmi.n	80084ee <_malloc_r+0xce>
 80084ac:	290b      	cmp	r1, #11
 80084ae:	d917      	bls.n	80084e0 <_malloc_r+0xc0>
 80084b0:	19e2      	adds	r2, r4, r7
 80084b2:	6027      	str	r7, [r4, #0]
 80084b4:	42a3      	cmp	r3, r4
 80084b6:	d111      	bne.n	80084dc <_malloc_r+0xbc>
 80084b8:	602a      	str	r2, [r5, #0]
 80084ba:	6863      	ldr	r3, [r4, #4]
 80084bc:	6011      	str	r1, [r2, #0]
 80084be:	6053      	str	r3, [r2, #4]
 80084c0:	0030      	movs	r0, r6
 80084c2:	0025      	movs	r5, r4
 80084c4:	f000 f86c 	bl	80085a0 <__malloc_unlock>
 80084c8:	2207      	movs	r2, #7
 80084ca:	350b      	adds	r5, #11
 80084cc:	1d23      	adds	r3, r4, #4
 80084ce:	4395      	bics	r5, r2
 80084d0:	1aea      	subs	r2, r5, r3
 80084d2:	429d      	cmp	r5, r3
 80084d4:	d0e5      	beq.n	80084a2 <_malloc_r+0x82>
 80084d6:	1b5b      	subs	r3, r3, r5
 80084d8:	50a3      	str	r3, [r4, r2]
 80084da:	e7e2      	b.n	80084a2 <_malloc_r+0x82>
 80084dc:	605a      	str	r2, [r3, #4]
 80084de:	e7ec      	b.n	80084ba <_malloc_r+0x9a>
 80084e0:	6862      	ldr	r2, [r4, #4]
 80084e2:	42a3      	cmp	r3, r4
 80084e4:	d101      	bne.n	80084ea <_malloc_r+0xca>
 80084e6:	602a      	str	r2, [r5, #0]
 80084e8:	e7ea      	b.n	80084c0 <_malloc_r+0xa0>
 80084ea:	605a      	str	r2, [r3, #4]
 80084ec:	e7e8      	b.n	80084c0 <_malloc_r+0xa0>
 80084ee:	0023      	movs	r3, r4
 80084f0:	6864      	ldr	r4, [r4, #4]
 80084f2:	e7a7      	b.n	8008444 <_malloc_r+0x24>
 80084f4:	002c      	movs	r4, r5
 80084f6:	686d      	ldr	r5, [r5, #4]
 80084f8:	e7af      	b.n	800845a <_malloc_r+0x3a>
 80084fa:	230c      	movs	r3, #12
 80084fc:	0030      	movs	r0, r6
 80084fe:	6033      	str	r3, [r6, #0]
 8008500:	f000 f84e 	bl	80085a0 <__malloc_unlock>
 8008504:	e7cd      	b.n	80084a2 <_malloc_r+0x82>
 8008506:	46c0      	nop			; (mov r8, r8)
 8008508:	20002b4c 	.word	0x20002b4c

0800850c <_realloc_r>:
 800850c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800850e:	0007      	movs	r7, r0
 8008510:	000e      	movs	r6, r1
 8008512:	0014      	movs	r4, r2
 8008514:	2900      	cmp	r1, #0
 8008516:	d105      	bne.n	8008524 <_realloc_r+0x18>
 8008518:	0011      	movs	r1, r2
 800851a:	f7ff ff81 	bl	8008420 <_malloc_r>
 800851e:	0005      	movs	r5, r0
 8008520:	0028      	movs	r0, r5
 8008522:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008524:	2a00      	cmp	r2, #0
 8008526:	d103      	bne.n	8008530 <_realloc_r+0x24>
 8008528:	f7ff ff0e 	bl	8008348 <_free_r>
 800852c:	0025      	movs	r5, r4
 800852e:	e7f7      	b.n	8008520 <_realloc_r+0x14>
 8008530:	f000 f83e 	bl	80085b0 <_malloc_usable_size_r>
 8008534:	9001      	str	r0, [sp, #4]
 8008536:	4284      	cmp	r4, r0
 8008538:	d803      	bhi.n	8008542 <_realloc_r+0x36>
 800853a:	0035      	movs	r5, r6
 800853c:	0843      	lsrs	r3, r0, #1
 800853e:	42a3      	cmp	r3, r4
 8008540:	d3ee      	bcc.n	8008520 <_realloc_r+0x14>
 8008542:	0021      	movs	r1, r4
 8008544:	0038      	movs	r0, r7
 8008546:	f7ff ff6b 	bl	8008420 <_malloc_r>
 800854a:	1e05      	subs	r5, r0, #0
 800854c:	d0e8      	beq.n	8008520 <_realloc_r+0x14>
 800854e:	9b01      	ldr	r3, [sp, #4]
 8008550:	0022      	movs	r2, r4
 8008552:	429c      	cmp	r4, r3
 8008554:	d900      	bls.n	8008558 <_realloc_r+0x4c>
 8008556:	001a      	movs	r2, r3
 8008558:	0031      	movs	r1, r6
 800855a:	0028      	movs	r0, r5
 800855c:	f7ff fbc0 	bl	8007ce0 <memcpy>
 8008560:	0031      	movs	r1, r6
 8008562:	0038      	movs	r0, r7
 8008564:	f7ff fef0 	bl	8008348 <_free_r>
 8008568:	e7da      	b.n	8008520 <_realloc_r+0x14>
	...

0800856c <_sbrk_r>:
 800856c:	2300      	movs	r3, #0
 800856e:	b570      	push	{r4, r5, r6, lr}
 8008570:	4d06      	ldr	r5, [pc, #24]	; (800858c <_sbrk_r+0x20>)
 8008572:	0004      	movs	r4, r0
 8008574:	0008      	movs	r0, r1
 8008576:	602b      	str	r3, [r5, #0]
 8008578:	f7fb f99c 	bl	80038b4 <_sbrk>
 800857c:	1c43      	adds	r3, r0, #1
 800857e:	d103      	bne.n	8008588 <_sbrk_r+0x1c>
 8008580:	682b      	ldr	r3, [r5, #0]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d000      	beq.n	8008588 <_sbrk_r+0x1c>
 8008586:	6023      	str	r3, [r4, #0]
 8008588:	bd70      	pop	{r4, r5, r6, pc}
 800858a:	46c0      	nop			; (mov r8, r8)
 800858c:	20002b54 	.word	0x20002b54

08008590 <__malloc_lock>:
 8008590:	b510      	push	{r4, lr}
 8008592:	4802      	ldr	r0, [pc, #8]	; (800859c <__malloc_lock+0xc>)
 8008594:	f000 f814 	bl	80085c0 <__retarget_lock_acquire_recursive>
 8008598:	bd10      	pop	{r4, pc}
 800859a:	46c0      	nop			; (mov r8, r8)
 800859c:	20002b58 	.word	0x20002b58

080085a0 <__malloc_unlock>:
 80085a0:	b510      	push	{r4, lr}
 80085a2:	4802      	ldr	r0, [pc, #8]	; (80085ac <__malloc_unlock+0xc>)
 80085a4:	f000 f80d 	bl	80085c2 <__retarget_lock_release_recursive>
 80085a8:	bd10      	pop	{r4, pc}
 80085aa:	46c0      	nop			; (mov r8, r8)
 80085ac:	20002b58 	.word	0x20002b58

080085b0 <_malloc_usable_size_r>:
 80085b0:	1f0b      	subs	r3, r1, #4
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	1f18      	subs	r0, r3, #4
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	da01      	bge.n	80085be <_malloc_usable_size_r+0xe>
 80085ba:	580b      	ldr	r3, [r1, r0]
 80085bc:	18c0      	adds	r0, r0, r3
 80085be:	4770      	bx	lr

080085c0 <__retarget_lock_acquire_recursive>:
 80085c0:	4770      	bx	lr

080085c2 <__retarget_lock_release_recursive>:
 80085c2:	4770      	bx	lr

080085c4 <_init>:
 80085c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085c6:	46c0      	nop			; (mov r8, r8)
 80085c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085ca:	bc08      	pop	{r3}
 80085cc:	469e      	mov	lr, r3
 80085ce:	4770      	bx	lr

080085d0 <_fini>:
 80085d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085d2:	46c0      	nop			; (mov r8, r8)
 80085d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085d6:	bc08      	pop	{r3}
 80085d8:	469e      	mov	lr, r3
 80085da:	4770      	bx	lr
