# vsim "+define+SIMULATION" -pli "simfpga.vpi" -Lf 220model -Lf altera_mf_ver -Lf verilog -c -do "run -all" tb 
# Start time: 21:00:40 on Nov 16,2024
# Loading work.tb
# Loading work.milestone2_desim
# Loading work.regn
# Loading ./simfpga.vpi
# $sim_fpga(reg clk, reg switches[9:0], reg keys[3:0], wire leds[9:0], wire hex[47:0], wire key_action,wire [7:0] scan_code, wire [2:0] ps2_lock_control, wire [7:0] vga_x, wire [6:0] vga_y, wire [2:0] vga_color, wire plot,wire [31:0] gpio);
# ** Note: $finish    : ../tb/tb.v(24)
#    Time: 0 ps  Iteration: 0  Instance: /tb File: ../tb/tb.v
# End time: 21:00:40 on Nov 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
