INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tewat/project_2/project_2.srcs/sources_1/new/project2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smart_traffic_light
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tewat/project_2/project_2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smart_traffic_light_tb
