F:/Maven_Training/Verilog/Verilog_labs/lab5/RAM/rtl/ram.v {1 {vlog -work work -stats=none F:/Maven_Training/Verilog/Verilog_labs/lab5/RAM/rtl/ram.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ram

Top level modules:
	ram

} {} {}} F:/Maven_Training/Verilog/Verilog_labs/lab5/RAM/tb/ram_tb.v {1 {vlog -work work -stats=none F:/Maven_Training/Verilog/Verilog_labs/lab5/RAM/tb/ram_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ram_tb

Top level modules:
	ram_tb

} {} {}}
