ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_TIM1_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_TIM1_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM1_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM1 init function */
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s 			page 2


  31:Core/Src/tim.c **** void MX_TIM1_Init(void)
  32:Core/Src/tim.c **** {
  29              		.loc 1 32 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 87B0     		sub	sp, sp, #28
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 32
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 38 3 view .LVU1
  41              		.loc 1 38 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0293     		str	r3, [sp, #8]
  44 0008 0393     		str	r3, [sp, #12]
  45 000a 0493     		str	r3, [sp, #16]
  46 000c 0593     		str	r3, [sp, #20]
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 39 3 is_stmt 1 view .LVU3
  48              		.loc 1 39 27 is_stmt 0 view .LVU4
  49 000e 0093     		str	r3, [sp]
  50 0010 0193     		str	r3, [sp, #4]
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  44:Core/Src/tim.c ****   htim1.Instance = TIM1;
  51              		.loc 1 44 3 is_stmt 1 view .LVU5
  52              		.loc 1 44 18 is_stmt 0 view .LVU6
  53 0012 1748     		ldr	r0, .L9
  54 0014 174A     		ldr	r2, .L9+4
  55 0016 0260     		str	r2, [r0]
  45:Core/Src/tim.c ****   htim1.Init.Prescaler = 16799;
  56              		.loc 1 45 3 is_stmt 1 view .LVU7
  57              		.loc 1 45 24 is_stmt 0 view .LVU8
  58 0018 44F29F12 		movw	r2, #16799
  59 001c 4260     		str	r2, [r0, #4]
  46:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 46 3 is_stmt 1 view .LVU9
  61              		.loc 1 46 26 is_stmt 0 view .LVU10
  62 001e 8360     		str	r3, [r0, #8]
  47:Core/Src/tim.c ****   htim1.Init.Period = 9999;
  63              		.loc 1 47 3 is_stmt 1 view .LVU11
  64              		.loc 1 47 21 is_stmt 0 view .LVU12
  65 0020 42F20F72 		movw	r2, #9999
  66 0024 C260     		str	r2, [r0, #12]
  48:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 48 3 is_stmt 1 view .LVU13
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s 			page 3


  68              		.loc 1 48 28 is_stmt 0 view .LVU14
  69 0026 0361     		str	r3, [r0, #16]
  49:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  70              		.loc 1 49 3 is_stmt 1 view .LVU15
  71              		.loc 1 49 32 is_stmt 0 view .LVU16
  72 0028 4361     		str	r3, [r0, #20]
  50:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  73              		.loc 1 50 3 is_stmt 1 view .LVU17
  74              		.loc 1 50 32 is_stmt 0 view .LVU18
  75 002a 8361     		str	r3, [r0, #24]
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  76              		.loc 1 51 3 is_stmt 1 view .LVU19
  77              		.loc 1 51 7 is_stmt 0 view .LVU20
  78 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
  79              	.LVL0:
  80              		.loc 1 51 6 view .LVU21
  81 0030 A8B9     		cbnz	r0, .L6
  82              	.L2:
  52:Core/Src/tim.c ****   {
  53:Core/Src/tim.c ****     Error_Handler();
  54:Core/Src/tim.c ****   }
  55:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  83              		.loc 1 55 3 is_stmt 1 view .LVU22
  84              		.loc 1 55 34 is_stmt 0 view .LVU23
  85 0032 4FF48053 		mov	r3, #4096
  86 0036 0293     		str	r3, [sp, #8]
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  87              		.loc 1 56 3 is_stmt 1 view .LVU24
  88              		.loc 1 56 7 is_stmt 0 view .LVU25
  89 0038 02A9     		add	r1, sp, #8
  90 003a 0D48     		ldr	r0, .L9
  91 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  92              	.LVL1:
  93              		.loc 1 56 6 view .LVU26
  94 0040 80B9     		cbnz	r0, .L7
  95              	.L3:
  57:Core/Src/tim.c ****   {
  58:Core/Src/tim.c ****     Error_Handler();
  59:Core/Src/tim.c ****   }
  60:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  96              		.loc 1 60 3 is_stmt 1 view .LVU27
  97              		.loc 1 60 37 is_stmt 0 view .LVU28
  98 0042 0023     		movs	r3, #0
  99 0044 0093     		str	r3, [sp]
  61:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 100              		.loc 1 61 3 is_stmt 1 view .LVU29
 101              		.loc 1 61 33 is_stmt 0 view .LVU30
 102 0046 0193     		str	r3, [sp, #4]
  62:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 103              		.loc 1 62 3 is_stmt 1 view .LVU31
 104              		.loc 1 62 7 is_stmt 0 view .LVU32
 105 0048 6946     		mov	r1, sp
 106 004a 0948     		ldr	r0, .L9
 107 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 108              	.LVL2:
 109              		.loc 1 62 6 view .LVU33
 110 0050 58B9     		cbnz	r0, .L8
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s 			page 4


 111              	.L4:
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****     Error_Handler();
  65:Core/Src/tim.c ****   }
  66:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  67:Core/Src/tim.c ****   HAL_TIM_Base_Start_IT(&htim1);
 112              		.loc 1 67 3 is_stmt 1 view .LVU34
 113 0052 0748     		ldr	r0, .L9
 114 0054 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 115              	.LVL3:
  68:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c **** }
 116              		.loc 1 70 1 is_stmt 0 view .LVU35
 117 0058 07B0     		add	sp, sp, #28
 118              	.LCFI2:
 119              		.cfi_remember_state
 120              		.cfi_def_cfa_offset 4
 121              		@ sp needed
 122 005a 5DF804FB 		ldr	pc, [sp], #4
 123              	.L6:
 124              	.LCFI3:
 125              		.cfi_restore_state
  53:Core/Src/tim.c ****   }
 126              		.loc 1 53 5 is_stmt 1 view .LVU36
 127 005e FFF7FEFF 		bl	Error_Handler
 128              	.LVL4:
 129 0062 E6E7     		b	.L2
 130              	.L7:
  58:Core/Src/tim.c ****   }
 131              		.loc 1 58 5 view .LVU37
 132 0064 FFF7FEFF 		bl	Error_Handler
 133              	.LVL5:
 134 0068 EBE7     		b	.L3
 135              	.L8:
  64:Core/Src/tim.c ****   }
 136              		.loc 1 64 5 view .LVU38
 137 006a FFF7FEFF 		bl	Error_Handler
 138              	.LVL6:
 139 006e F0E7     		b	.L4
 140              	.L10:
 141              		.align	2
 142              	.L9:
 143 0070 00000000 		.word	.LANCHOR0
 144 0074 00000140 		.word	1073807360
 145              		.cfi_endproc
 146              	.LFE130:
 148              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 149              		.align	1
 150              		.global	HAL_TIM_Base_MspInit
 151              		.syntax unified
 152              		.thumb
 153              		.thumb_func
 155              	HAL_TIM_Base_MspInit:
 156              	.LVL7:
 157              	.LFB132:
  71:Core/Src/tim.c **** /* TIM5 init function */
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s 			page 5


  72:Core/Src/tim.c **** void MX_TIM5_Init(void)
  73:Core/Src/tim.c **** {
  74:Core/Src/tim.c **** 
  75:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 0 */
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  80:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
  83:Core/Src/tim.c **** 
  84:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 1 */
  85:Core/Src/tim.c ****   htim5.Instance = TIM5;
  86:Core/Src/tim.c ****   htim5.Init.Prescaler = 83;
  87:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
  88:Core/Src/tim.c ****   htim5.Init.Period = 999;
  89:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  90:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  91:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
  92:Core/Src/tim.c ****   {
  93:Core/Src/tim.c ****     Error_Handler();
  94:Core/Src/tim.c ****   }
  95:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  96:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  97:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
  98:Core/Src/tim.c ****   {
  99:Core/Src/tim.c ****     Error_Handler();
 100:Core/Src/tim.c ****   }
 101:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 102:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 103:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 104:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 105:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 106:Core/Src/tim.c ****   {
 107:Core/Src/tim.c ****     Error_Handler();
 108:Core/Src/tim.c ****   }
 109:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 110:Core/Src/tim.c ****   {
 111:Core/Src/tim.c ****     Error_Handler();
 112:Core/Src/tim.c ****   }
 113:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 114:Core/Src/tim.c ****   {
 115:Core/Src/tim.c ****     Error_Handler();
 116:Core/Src/tim.c ****   }
 117:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 118:Core/Src/tim.c ****   
 119:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 2 */
 120:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim5);
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c **** }
 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 125:Core/Src/tim.c **** {
 158              		.loc 1 125 1 view -0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 8
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s 			page 6


 161              		@ frame_needed = 0, uses_anonymous_args = 0
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 162              		.loc 1 127 3 view .LVU40
 163              		.loc 1 127 20 is_stmt 0 view .LVU41
 164 0000 0268     		ldr	r2, [r0]
 165              		.loc 1 127 5 view .LVU42
 166 0002 0E4B     		ldr	r3, .L18
 167 0004 9A42     		cmp	r2, r3
 168 0006 00D0     		beq	.L17
 169 0008 7047     		bx	lr
 170              	.L17:
 125:Core/Src/tim.c **** 
 171              		.loc 1 125 1 view .LVU43
 172 000a 00B5     		push	{lr}
 173              	.LCFI4:
 174              		.cfi_def_cfa_offset 4
 175              		.cfi_offset 14, -4
 176 000c 83B0     		sub	sp, sp, #12
 177              	.LCFI5:
 178              		.cfi_def_cfa_offset 16
 128:Core/Src/tim.c ****   {
 129:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 130:Core/Src/tim.c **** 
 131:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 132:Core/Src/tim.c ****     /* TIM1 clock enable */
 133:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 179              		.loc 1 133 5 is_stmt 1 view .LVU44
 180              	.LBB2:
 181              		.loc 1 133 5 view .LVU45
 182 000e 0021     		movs	r1, #0
 183 0010 0191     		str	r1, [sp, #4]
 184              		.loc 1 133 5 view .LVU46
 185 0012 03F59C33 		add	r3, r3, #79872
 186 0016 5A6C     		ldr	r2, [r3, #68]
 187 0018 42F00102 		orr	r2, r2, #1
 188 001c 5A64     		str	r2, [r3, #68]
 189              		.loc 1 133 5 view .LVU47
 190 001e 5B6C     		ldr	r3, [r3, #68]
 191 0020 03F00103 		and	r3, r3, #1
 192 0024 0193     		str	r3, [sp, #4]
 193              		.loc 1 133 5 view .LVU48
 194 0026 019B     		ldr	r3, [sp, #4]
 195              	.LBE2:
 196              		.loc 1 133 5 view .LVU49
 134:Core/Src/tim.c **** 
 135:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 136:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 197              		.loc 1 136 5 view .LVU50
 198 0028 0A46     		mov	r2, r1
 199 002a 1920     		movs	r0, #25
 200              	.LVL8:
 201              		.loc 1 136 5 is_stmt 0 view .LVU51
 202 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 203              	.LVL9:
 137:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 204              		.loc 1 137 5 is_stmt 1 view .LVU52
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s 			page 7


 205 0030 1920     		movs	r0, #25
 206 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 207              	.LVL10:
 138:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 139:Core/Src/tim.c **** 
 140:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 141:Core/Src/tim.c ****   }
 142:Core/Src/tim.c **** }
 208              		.loc 1 142 1 is_stmt 0 view .LVU53
 209 0036 03B0     		add	sp, sp, #12
 210              	.LCFI6:
 211              		.cfi_def_cfa_offset 4
 212              		@ sp needed
 213 0038 5DF804FB 		ldr	pc, [sp], #4
 214              	.L19:
 215              		.align	2
 216              	.L18:
 217 003c 00000140 		.word	1073807360
 218              		.cfi_endproc
 219              	.LFE132:
 221              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 222              		.align	1
 223              		.global	HAL_TIM_PWM_MspInit
 224              		.syntax unified
 225              		.thumb
 226              		.thumb_func
 228              	HAL_TIM_PWM_MspInit:
 229              	.LVL11:
 230              	.LFB133:
 143:Core/Src/tim.c **** 
 144:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 145:Core/Src/tim.c **** {
 231              		.loc 1 145 1 is_stmt 1 view -0
 232              		.cfi_startproc
 233              		@ args = 0, pretend = 0, frame = 8
 234              		@ frame_needed = 0, uses_anonymous_args = 0
 235              		@ link register save eliminated.
 146:Core/Src/tim.c **** 
 147:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM5)
 236              		.loc 1 147 3 view .LVU55
 237              		.loc 1 147 19 is_stmt 0 view .LVU56
 238 0000 0268     		ldr	r2, [r0]
 239              		.loc 1 147 5 view .LVU57
 240 0002 094B     		ldr	r3, .L27
 241 0004 9A42     		cmp	r2, r3
 242 0006 00D0     		beq	.L26
 243 0008 7047     		bx	lr
 244              	.L26:
 145:Core/Src/tim.c **** 
 245              		.loc 1 145 1 view .LVU58
 246 000a 82B0     		sub	sp, sp, #8
 247              	.LCFI7:
 248              		.cfi_def_cfa_offset 8
 148:Core/Src/tim.c ****   {
 149:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 150:Core/Src/tim.c **** 
 151:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s 			page 8


 152:Core/Src/tim.c ****     /* TIM5 clock enable */
 153:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 249              		.loc 1 153 5 is_stmt 1 view .LVU59
 250              	.LBB3:
 251              		.loc 1 153 5 view .LVU60
 252 000c 0023     		movs	r3, #0
 253 000e 0193     		str	r3, [sp, #4]
 254              		.loc 1 153 5 view .LVU61
 255 0010 064B     		ldr	r3, .L27+4
 256 0012 1A6C     		ldr	r2, [r3, #64]
 257 0014 42F00802 		orr	r2, r2, #8
 258 0018 1A64     		str	r2, [r3, #64]
 259              		.loc 1 153 5 view .LVU62
 260 001a 1B6C     		ldr	r3, [r3, #64]
 261 001c 03F00803 		and	r3, r3, #8
 262 0020 0193     		str	r3, [sp, #4]
 263              		.loc 1 153 5 view .LVU63
 264 0022 019B     		ldr	r3, [sp, #4]
 265              	.LBE3:
 266              		.loc 1 153 5 view .LVU64
 154:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 155:Core/Src/tim.c **** 
 156:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
 157:Core/Src/tim.c ****   }
 158:Core/Src/tim.c **** }
 267              		.loc 1 158 1 is_stmt 0 view .LVU65
 268 0024 02B0     		add	sp, sp, #8
 269              	.LCFI8:
 270              		.cfi_def_cfa_offset 0
 271              		@ sp needed
 272 0026 7047     		bx	lr
 273              	.L28:
 274              		.align	2
 275              	.L27:
 276 0028 000C0040 		.word	1073744896
 277 002c 00380240 		.word	1073887232
 278              		.cfi_endproc
 279              	.LFE133:
 281              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 282              		.align	1
 283              		.global	HAL_TIM_MspPostInit
 284              		.syntax unified
 285              		.thumb
 286              		.thumb_func
 288              	HAL_TIM_MspPostInit:
 289              	.LVL12:
 290              	.LFB134:
 159:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 160:Core/Src/tim.c **** {
 291              		.loc 1 160 1 is_stmt 1 view -0
 292              		.cfi_startproc
 293              		@ args = 0, pretend = 0, frame = 24
 294              		@ frame_needed = 0, uses_anonymous_args = 0
 295              		.loc 1 160 1 is_stmt 0 view .LVU67
 296 0000 00B5     		push	{lr}
 297              	.LCFI9:
 298              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s 			page 9


 299              		.cfi_offset 14, -4
 300 0002 87B0     		sub	sp, sp, #28
 301              	.LCFI10:
 302              		.cfi_def_cfa_offset 32
 161:Core/Src/tim.c **** 
 162:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 303              		.loc 1 162 3 is_stmt 1 view .LVU68
 304              		.loc 1 162 20 is_stmt 0 view .LVU69
 305 0004 0023     		movs	r3, #0
 306 0006 0193     		str	r3, [sp, #4]
 307 0008 0293     		str	r3, [sp, #8]
 308 000a 0393     		str	r3, [sp, #12]
 309 000c 0493     		str	r3, [sp, #16]
 310 000e 0593     		str	r3, [sp, #20]
 163:Core/Src/tim.c ****   if(timHandle->Instance==TIM5)
 311              		.loc 1 163 3 is_stmt 1 view .LVU70
 312              		.loc 1 163 15 is_stmt 0 view .LVU71
 313 0010 0268     		ldr	r2, [r0]
 314              		.loc 1 163 5 view .LVU72
 315 0012 0E4B     		ldr	r3, .L33
 316 0014 9A42     		cmp	r2, r3
 317 0016 02D0     		beq	.L32
 318              	.LVL13:
 319              	.L29:
 164:Core/Src/tim.c ****   {
 165:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspPostInit 0 */
 166:Core/Src/tim.c **** 
 167:Core/Src/tim.c ****   /* USER CODE END TIM5_MspPostInit 0 */
 168:Core/Src/tim.c **** 
 169:Core/Src/tim.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 170:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 171:Core/Src/tim.c ****     PH12     ------> TIM5_CH3
 172:Core/Src/tim.c ****     PH11     ------> TIM5_CH2
 173:Core/Src/tim.c ****     PH10     ------> TIM5_CH1
 174:Core/Src/tim.c ****     */
 175:Core/Src/tim.c ****     GPIO_InitStruct.Pin = LED_R_Pin|LED_G_Pin|LED_B_Pin;
 176:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 177:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 178:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 179:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 180:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 181:Core/Src/tim.c **** 
 182:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspPostInit 1 */
 183:Core/Src/tim.c **** 
 184:Core/Src/tim.c ****   /* USER CODE END TIM5_MspPostInit 1 */
 185:Core/Src/tim.c ****   }
 186:Core/Src/tim.c **** 
 187:Core/Src/tim.c **** }
 320              		.loc 1 187 1 view .LVU73
 321 0018 07B0     		add	sp, sp, #28
 322              	.LCFI11:
 323              		.cfi_remember_state
 324              		.cfi_def_cfa_offset 4
 325              		@ sp needed
 326 001a 5DF804FB 		ldr	pc, [sp], #4
 327              	.LVL14:
 328              	.L32:
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s 			page 10


 329              	.LCFI12:
 330              		.cfi_restore_state
 169:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 331              		.loc 1 169 5 is_stmt 1 view .LVU74
 332              	.LBB4:
 169:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 333              		.loc 1 169 5 view .LVU75
 334 001e 0023     		movs	r3, #0
 335 0020 0093     		str	r3, [sp]
 169:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 336              		.loc 1 169 5 view .LVU76
 337 0022 0B4B     		ldr	r3, .L33+4
 338 0024 1A6B     		ldr	r2, [r3, #48]
 339 0026 42F08002 		orr	r2, r2, #128
 340 002a 1A63     		str	r2, [r3, #48]
 169:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 341              		.loc 1 169 5 view .LVU77
 342 002c 1B6B     		ldr	r3, [r3, #48]
 343 002e 03F08003 		and	r3, r3, #128
 344 0032 0093     		str	r3, [sp]
 169:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 345              		.loc 1 169 5 view .LVU78
 346 0034 009B     		ldr	r3, [sp]
 347              	.LBE4:
 169:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 348              		.loc 1 169 5 view .LVU79
 175:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 349              		.loc 1 175 5 view .LVU80
 175:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 350              		.loc 1 175 25 is_stmt 0 view .LVU81
 351 0036 4FF4E053 		mov	r3, #7168
 352 003a 0193     		str	r3, [sp, #4]
 176:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 353              		.loc 1 176 5 is_stmt 1 view .LVU82
 176:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 354              		.loc 1 176 26 is_stmt 0 view .LVU83
 355 003c 0223     		movs	r3, #2
 356 003e 0293     		str	r3, [sp, #8]
 177:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 357              		.loc 1 177 5 is_stmt 1 view .LVU84
 178:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 358              		.loc 1 178 5 view .LVU85
 179:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 359              		.loc 1 179 5 view .LVU86
 179:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 360              		.loc 1 179 31 is_stmt 0 view .LVU87
 361 0040 0593     		str	r3, [sp, #20]
 180:Core/Src/tim.c **** 
 362              		.loc 1 180 5 is_stmt 1 view .LVU88
 363 0042 01A9     		add	r1, sp, #4
 364 0044 0348     		ldr	r0, .L33+8
 365              	.LVL15:
 180:Core/Src/tim.c **** 
 366              		.loc 1 180 5 is_stmt 0 view .LVU89
 367 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 368              	.LVL16:
 369              		.loc 1 187 1 view .LVU90
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s 			page 11


 370 004a E5E7     		b	.L29
 371              	.L34:
 372              		.align	2
 373              	.L33:
 374 004c 000C0040 		.word	1073744896
 375 0050 00380240 		.word	1073887232
 376 0054 001C0240 		.word	1073880064
 377              		.cfi_endproc
 378              	.LFE134:
 380              		.section	.text.MX_TIM5_Init,"ax",%progbits
 381              		.align	1
 382              		.global	MX_TIM5_Init
 383              		.syntax unified
 384              		.thumb
 385              		.thumb_func
 387              	MX_TIM5_Init:
 388              	.LFB131:
  73:Core/Src/tim.c **** 
 389              		.loc 1 73 1 is_stmt 1 view -0
 390              		.cfi_startproc
 391              		@ args = 0, pretend = 0, frame = 40
 392              		@ frame_needed = 0, uses_anonymous_args = 0
 393 0000 00B5     		push	{lr}
 394              	.LCFI13:
 395              		.cfi_def_cfa_offset 4
 396              		.cfi_offset 14, -4
 397 0002 8BB0     		sub	sp, sp, #44
 398              	.LCFI14:
 399              		.cfi_def_cfa_offset 48
  79:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 400              		.loc 1 79 3 view .LVU92
  79:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 401              		.loc 1 79 27 is_stmt 0 view .LVU93
 402 0004 0023     		movs	r3, #0
 403 0006 0893     		str	r3, [sp, #32]
 404 0008 0993     		str	r3, [sp, #36]
  80:Core/Src/tim.c **** 
 405              		.loc 1 80 3 is_stmt 1 view .LVU94
  80:Core/Src/tim.c **** 
 406              		.loc 1 80 22 is_stmt 0 view .LVU95
 407 000a 0193     		str	r3, [sp, #4]
 408 000c 0293     		str	r3, [sp, #8]
 409 000e 0393     		str	r3, [sp, #12]
 410 0010 0493     		str	r3, [sp, #16]
 411 0012 0593     		str	r3, [sp, #20]
 412 0014 0693     		str	r3, [sp, #24]
 413 0016 0793     		str	r3, [sp, #28]
  85:Core/Src/tim.c ****   htim5.Init.Prescaler = 83;
 414              		.loc 1 85 3 is_stmt 1 view .LVU96
  85:Core/Src/tim.c ****   htim5.Init.Prescaler = 83;
 415              		.loc 1 85 18 is_stmt 0 view .LVU97
 416 0018 2148     		ldr	r0, .L47
 417 001a 224A     		ldr	r2, .L47+4
 418 001c 0260     		str	r2, [r0]
  86:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 419              		.loc 1 86 3 is_stmt 1 view .LVU98
  86:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s 			page 12


 420              		.loc 1 86 24 is_stmt 0 view .LVU99
 421 001e 5322     		movs	r2, #83
 422 0020 4260     		str	r2, [r0, #4]
  87:Core/Src/tim.c ****   htim5.Init.Period = 999;
 423              		.loc 1 87 3 is_stmt 1 view .LVU100
  87:Core/Src/tim.c ****   htim5.Init.Period = 999;
 424              		.loc 1 87 26 is_stmt 0 view .LVU101
 425 0022 8360     		str	r3, [r0, #8]
  88:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 426              		.loc 1 88 3 is_stmt 1 view .LVU102
  88:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 427              		.loc 1 88 21 is_stmt 0 view .LVU103
 428 0024 40F2E732 		movw	r2, #999
 429 0028 C260     		str	r2, [r0, #12]
  89:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 430              		.loc 1 89 3 is_stmt 1 view .LVU104
  89:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 431              		.loc 1 89 28 is_stmt 0 view .LVU105
 432 002a 0361     		str	r3, [r0, #16]
  90:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 433              		.loc 1 90 3 is_stmt 1 view .LVU106
  90:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 434              		.loc 1 90 32 is_stmt 0 view .LVU107
 435 002c 8361     		str	r3, [r0, #24]
  91:Core/Src/tim.c ****   {
 436              		.loc 1 91 3 is_stmt 1 view .LVU108
  91:Core/Src/tim.c ****   {
 437              		.loc 1 91 7 is_stmt 0 view .LVU109
 438 002e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 439              	.LVL17:
  91:Core/Src/tim.c ****   {
 440              		.loc 1 91 6 view .LVU110
 441 0032 28BB     		cbnz	r0, .L42
 442              	.L36:
  95:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 443              		.loc 1 95 3 is_stmt 1 view .LVU111
  95:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 444              		.loc 1 95 37 is_stmt 0 view .LVU112
 445 0034 0023     		movs	r3, #0
 446 0036 0893     		str	r3, [sp, #32]
  96:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 447              		.loc 1 96 3 is_stmt 1 view .LVU113
  96:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 448              		.loc 1 96 33 is_stmt 0 view .LVU114
 449 0038 0993     		str	r3, [sp, #36]
  97:Core/Src/tim.c ****   {
 450              		.loc 1 97 3 is_stmt 1 view .LVU115
  97:Core/Src/tim.c ****   {
 451              		.loc 1 97 7 is_stmt 0 view .LVU116
 452 003a 08A9     		add	r1, sp, #32
 453 003c 1848     		ldr	r0, .L47
 454 003e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 455              	.LVL18:
  97:Core/Src/tim.c ****   {
 456              		.loc 1 97 6 view .LVU117
 457 0042 00BB     		cbnz	r0, .L43
 458              	.L37:
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s 			page 13


 101:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 459              		.loc 1 101 3 is_stmt 1 view .LVU118
 101:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 460              		.loc 1 101 20 is_stmt 0 view .LVU119
 461 0044 6023     		movs	r3, #96
 462 0046 0193     		str	r3, [sp, #4]
 102:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 463              		.loc 1 102 3 is_stmt 1 view .LVU120
 102:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 464              		.loc 1 102 19 is_stmt 0 view .LVU121
 465 0048 0022     		movs	r2, #0
 466 004a 0292     		str	r2, [sp, #8]
 103:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 467              		.loc 1 103 3 is_stmt 1 view .LVU122
 103:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 468              		.loc 1 103 24 is_stmt 0 view .LVU123
 469 004c 0392     		str	r2, [sp, #12]
 104:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 470              		.loc 1 104 3 is_stmt 1 view .LVU124
 104:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 471              		.loc 1 104 24 is_stmt 0 view .LVU125
 472 004e 0592     		str	r2, [sp, #20]
 105:Core/Src/tim.c ****   {
 473              		.loc 1 105 3 is_stmt 1 view .LVU126
 105:Core/Src/tim.c ****   {
 474              		.loc 1 105 7 is_stmt 0 view .LVU127
 475 0050 01A9     		add	r1, sp, #4
 476 0052 1348     		ldr	r0, .L47
 477 0054 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 478              	.LVL19:
 105:Core/Src/tim.c ****   {
 479              		.loc 1 105 6 view .LVU128
 480 0058 C0B9     		cbnz	r0, .L44
 481              	.L38:
 109:Core/Src/tim.c ****   {
 482              		.loc 1 109 3 is_stmt 1 view .LVU129
 109:Core/Src/tim.c ****   {
 483              		.loc 1 109 7 is_stmt 0 view .LVU130
 484 005a 0422     		movs	r2, #4
 485 005c 0DEB0201 		add	r1, sp, r2
 486 0060 0F48     		ldr	r0, .L47
 487 0062 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 488              	.LVL20:
 109:Core/Src/tim.c ****   {
 489              		.loc 1 109 6 view .LVU131
 490 0066 A0B9     		cbnz	r0, .L45
 491              	.L39:
 113:Core/Src/tim.c ****   {
 492              		.loc 1 113 3 is_stmt 1 view .LVU132
 113:Core/Src/tim.c ****   {
 493              		.loc 1 113 7 is_stmt 0 view .LVU133
 494 0068 0822     		movs	r2, #8
 495 006a 01A9     		add	r1, sp, #4
 496 006c 0C48     		ldr	r0, .L47
 497 006e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 498              	.LVL21:
 113:Core/Src/tim.c ****   {
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s 			page 14


 499              		.loc 1 113 6 view .LVU134
 500 0072 88B9     		cbnz	r0, .L46
 501              	.L40:
 120:Core/Src/tim.c **** 
 502              		.loc 1 120 3 is_stmt 1 view .LVU135
 503 0074 0A48     		ldr	r0, .L47
 504 0076 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 505              	.LVL22:
 122:Core/Src/tim.c **** 
 506              		.loc 1 122 1 is_stmt 0 view .LVU136
 507 007a 0BB0     		add	sp, sp, #44
 508              	.LCFI15:
 509              		.cfi_remember_state
 510              		.cfi_def_cfa_offset 4
 511              		@ sp needed
 512 007c 5DF804FB 		ldr	pc, [sp], #4
 513              	.L42:
 514              	.LCFI16:
 515              		.cfi_restore_state
  93:Core/Src/tim.c ****   }
 516              		.loc 1 93 5 is_stmt 1 view .LVU137
 517 0080 FFF7FEFF 		bl	Error_Handler
 518              	.LVL23:
 519 0084 D6E7     		b	.L36
 520              	.L43:
  99:Core/Src/tim.c ****   }
 521              		.loc 1 99 5 view .LVU138
 522 0086 FFF7FEFF 		bl	Error_Handler
 523              	.LVL24:
 524 008a DBE7     		b	.L37
 525              	.L44:
 107:Core/Src/tim.c ****   }
 526              		.loc 1 107 5 view .LVU139
 527 008c FFF7FEFF 		bl	Error_Handler
 528              	.LVL25:
 529 0090 E3E7     		b	.L38
 530              	.L45:
 111:Core/Src/tim.c ****   }
 531              		.loc 1 111 5 view .LVU140
 532 0092 FFF7FEFF 		bl	Error_Handler
 533              	.LVL26:
 534 0096 E7E7     		b	.L39
 535              	.L46:
 115:Core/Src/tim.c ****   }
 536              		.loc 1 115 5 view .LVU141
 537 0098 FFF7FEFF 		bl	Error_Handler
 538              	.LVL27:
 539 009c EAE7     		b	.L40
 540              	.L48:
 541 009e 00BF     		.align	2
 542              	.L47:
 543 00a0 00000000 		.word	.LANCHOR1
 544 00a4 000C0040 		.word	1073744896
 545              		.cfi_endproc
 546              	.LFE131:
 548              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 549              		.align	1
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s 			page 15


 550              		.global	HAL_TIM_Base_MspDeInit
 551              		.syntax unified
 552              		.thumb
 553              		.thumb_func
 555              	HAL_TIM_Base_MspDeInit:
 556              	.LVL28:
 557              	.LFB135:
 188:Core/Src/tim.c **** 
 189:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 190:Core/Src/tim.c **** {
 558              		.loc 1 190 1 view -0
 559              		.cfi_startproc
 560              		@ args = 0, pretend = 0, frame = 0
 561              		@ frame_needed = 0, uses_anonymous_args = 0
 562              		.loc 1 190 1 is_stmt 0 view .LVU143
 563 0000 08B5     		push	{r3, lr}
 564              	.LCFI17:
 565              		.cfi_def_cfa_offset 8
 566              		.cfi_offset 3, -8
 567              		.cfi_offset 14, -4
 191:Core/Src/tim.c **** 
 192:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 568              		.loc 1 192 3 is_stmt 1 view .LVU144
 569              		.loc 1 192 20 is_stmt 0 view .LVU145
 570 0002 0268     		ldr	r2, [r0]
 571              		.loc 1 192 5 view .LVU146
 572 0004 064B     		ldr	r3, .L53
 573 0006 9A42     		cmp	r2, r3
 574 0008 00D0     		beq	.L52
 575              	.LVL29:
 576              	.L49:
 193:Core/Src/tim.c ****   {
 194:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 195:Core/Src/tim.c **** 
 196:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 197:Core/Src/tim.c ****     /* Peripheral clock disable */
 198:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 199:Core/Src/tim.c **** 
 200:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 201:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 202:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 203:Core/Src/tim.c **** 
 204:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 205:Core/Src/tim.c ****   }
 206:Core/Src/tim.c **** }
 577              		.loc 1 206 1 view .LVU147
 578 000a 08BD     		pop	{r3, pc}
 579              	.LVL30:
 580              	.L52:
 198:Core/Src/tim.c **** 
 581              		.loc 1 198 5 is_stmt 1 view .LVU148
 582 000c 054A     		ldr	r2, .L53+4
 583 000e 536C     		ldr	r3, [r2, #68]
 584 0010 23F00103 		bic	r3, r3, #1
 585 0014 5364     		str	r3, [r2, #68]
 201:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 586              		.loc 1 201 5 view .LVU149
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s 			page 16


 587 0016 1920     		movs	r0, #25
 588              	.LVL31:
 201:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 589              		.loc 1 201 5 is_stmt 0 view .LVU150
 590 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 591              	.LVL32:
 592              		.loc 1 206 1 view .LVU151
 593 001c F5E7     		b	.L49
 594              	.L54:
 595 001e 00BF     		.align	2
 596              	.L53:
 597 0020 00000140 		.word	1073807360
 598 0024 00380240 		.word	1073887232
 599              		.cfi_endproc
 600              	.LFE135:
 602              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 603              		.align	1
 604              		.global	HAL_TIM_PWM_MspDeInit
 605              		.syntax unified
 606              		.thumb
 607              		.thumb_func
 609              	HAL_TIM_PWM_MspDeInit:
 610              	.LVL33:
 611              	.LFB136:
 207:Core/Src/tim.c **** 
 208:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 209:Core/Src/tim.c **** {
 612              		.loc 1 209 1 is_stmt 1 view -0
 613              		.cfi_startproc
 614              		@ args = 0, pretend = 0, frame = 0
 615              		@ frame_needed = 0, uses_anonymous_args = 0
 616              		@ link register save eliminated.
 210:Core/Src/tim.c **** 
 211:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM5)
 617              		.loc 1 211 3 view .LVU153
 618              		.loc 1 211 19 is_stmt 0 view .LVU154
 619 0000 0268     		ldr	r2, [r0]
 620              		.loc 1 211 5 view .LVU155
 621 0002 054B     		ldr	r3, .L58
 622 0004 9A42     		cmp	r2, r3
 623 0006 00D0     		beq	.L57
 624              	.L55:
 212:Core/Src/tim.c ****   {
 213:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 214:Core/Src/tim.c **** 
 215:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 216:Core/Src/tim.c ****     /* Peripheral clock disable */
 217:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 218:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 219:Core/Src/tim.c **** 
 220:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 221:Core/Src/tim.c ****   }
 222:Core/Src/tim.c **** }
 625              		.loc 1 222 1 view .LVU156
 626 0008 7047     		bx	lr
 627              	.L57:
 217:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s 			page 17


 628              		.loc 1 217 5 is_stmt 1 view .LVU157
 629 000a 044A     		ldr	r2, .L58+4
 630 000c 136C     		ldr	r3, [r2, #64]
 631 000e 23F00803 		bic	r3, r3, #8
 632 0012 1364     		str	r3, [r2, #64]
 633              		.loc 1 222 1 is_stmt 0 view .LVU158
 634 0014 F8E7     		b	.L55
 635              	.L59:
 636 0016 00BF     		.align	2
 637              	.L58:
 638 0018 000C0040 		.word	1073744896
 639 001c 00380240 		.word	1073887232
 640              		.cfi_endproc
 641              	.LFE136:
 643              		.global	htim5
 644              		.global	htim1
 645              		.section	.bss.htim1,"aw",%nobits
 646              		.align	2
 647              		.set	.LANCHOR0,. + 0
 650              	htim1:
 651 0000 00000000 		.space	72
 651      00000000 
 651      00000000 
 651      00000000 
 651      00000000 
 652              		.section	.bss.htim5,"aw",%nobits
 653              		.align	2
 654              		.set	.LANCHOR1,. + 0
 657              	htim5:
 658 0000 00000000 		.space	72
 658      00000000 
 658      00000000 
 658      00000000 
 658      00000000 
 659              		.text
 660              	.Letext0:
 661              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 662              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 663              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 664              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 665              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 666              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 667              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 668              		.file 9 "Core/Inc/tim.h"
 669              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 670              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 671              		.file 12 "Core/Inc/main.h"
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s:20     .text.MX_TIM1_Init:00000000 $t
C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s:26     .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s:143    .text.MX_TIM1_Init:00000070 $d
C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s:149    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s:155    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s:217    .text.HAL_TIM_Base_MspInit:0000003c $d
C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s:222    .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s:228    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s:276    .text.HAL_TIM_PWM_MspInit:00000028 $d
C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s:282    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s:288    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s:374    .text.HAL_TIM_MspPostInit:0000004c $d
C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s:381    .text.MX_TIM5_Init:00000000 $t
C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s:387    .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s:543    .text.MX_TIM5_Init:000000a0 $d
C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s:549    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s:555    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s:597    .text.HAL_TIM_Base_MspDeInit:00000020 $d
C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s:603    .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s:609    .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s:638    .text.HAL_TIM_PWM_MspDeInit:00000018 $d
C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s:657    .bss.htim5:00000000 htim5
C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s:650    .bss.htim1:00000000 htim1
C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s:646    .bss.htim1:00000000 $d
C:\Users\xixi\AppData\Local\Temp\ccLufNrd.s:653    .bss.htim5:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_Base_Start_IT
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_NVIC_DisableIRQ
