<html>
<body>
<pre>
<h1>µVision Build Log</h1>
<h2>Project:</h2>
C:\Users\PlanC\Documents\Github\Practical-Training-Neusoft-Tianjin\10.9\uvproj.uvproj
Project File Date:  09/24/2020

<h2>Output:</h2>
Build target 'Target 1'
linking...
Program Size: Code=4264 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Build target 'Target 1'
compiling main.c...
compiling mylib.c...
user\mylib.c(123): warning:  #550-D: variable "USART_init" was set but never used
linking...
Program Size: Code=4208 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=5244 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Build target 'Target 1'
compiling main.c...
compiling mylib.c...
linking...
Program Size: Code=5336 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=5332 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=5340 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=5348 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=5372 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=5372 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=5372 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=5372 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=5388 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=5392 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=5396 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=5396 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=5396 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
compiling mylib.c...
linking...
.\uvproj.axf: Error: L6218E: Undefined symbol USART_SendString (referred from main.o).
".\uvproj.axf" - 1 Errors, 0 Warning(s).
Target not created
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
_____^
*** error 56: cannot open file
Build target 'Target 1'
linking...
.\uvproj.axf: Error: L6218E: Undefined symbol USART_SendString (referred from main.o).
".\uvproj.axf" - 1 Errors, 0 Warning(s).
Target not created
Build target 'Target 1'
compiling main.c...
compiling mylib.c...
linking...
.\uvproj.axf: Error: L6218E: Undefined symbol USART_SendString (referred from main.o).
".\uvproj.axf" - 1 Errors, 0 Warning(s).
Target not created
Build target 'Target 1'
compiling main.c...
compiling mylib.c...
linking...
.\uvproj.axf: Error: L6218E: Undefined symbol USART_SendString (referred from main.o).
".\uvproj.axf" - 1 Errors, 0 Warning(s).
Target not created
Clean started: Project: 'uvproj'
   deleting intermediate output files for target 'Target 1'
Clean started: Project: 'uvproj'
   deleting intermediate output files for target 'Target 1'
Build target 'Target 1'
compiling core_cm3.c...
compiling stm32f10x_it.c...
compiling system_stm32f10x.c...
compiling misc.c...
compiling stm32f10x_adc.c...
compiling stm32f10x_bkp.c...
compiling stm32f10x_can.c...
compiling stm32f10x_cec.c...
compiling stm32f10x_crc.c...
compiling stm32f10x_dac.c...
compiling stm32f10x_dbgmcu.c...
compiling stm32f10x_dma.c...
compiling stm32f10x_exti.c...
compiling stm32f10x_flash.c...
compiling stm32f10x_fsmc.c...
compiling stm32f10x_gpio.c...
compiling stm32f10x_i2c.c...
compiling stm32f10x_iwdg.c...
compiling stm32f10x_pwr.c...
compiling stm32f10x_rcc.c...
compiling stm32f10x_rtc.c...
compiling stm32f10x_sdio.c...
compiling stm32f10x_spi.c...
compiling stm32f10x_tim.c...
compiling stm32f10x_usart.c...
compiling stm32f10x_wwdg.c...
assembling startup_stm32f10x_md.s...
compiling main.c...
compiling mylib.c...
linking...
.\uvproj.axf: Error: L6218E: Undefined symbol USART_SendString (referred from main.o).
".\uvproj.axf" - 1 Errors, 0 Warning(s).
Target not created
Build target 'Target 1'
compiling main.c...
compiling mylib.c...
linking...
.\uvproj.axf: Error: L6218E: Undefined symbol USART_SendString (referred from main.o).
".\uvproj.axf" - 1 Errors, 0 Warning(s).
Target not created
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=5508 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=5492 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=5508 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=5508 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=5508 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=5476 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=5480 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
compiling mylib.c...
linking...
Program Size: Code=5416 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=5416 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=5420 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=5432 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=5424 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=5424 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=5424 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=5424 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=5424 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=5424 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=5424 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=5420 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=5420 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=5420 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=5420 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=5420 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=5432 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=5432 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=5432 RO-data=268 RW-data=48 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.9\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
