# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:59:27 on Oct 10,2025
# vlog -reportprogress 300 APB.v "+acc" 
# -- Compiling module APB
# ** Error: APB.v(60): (vlog-2730) Undefined variable: 'pselex'.
# -- Compiling module APB_tb
# ** Error: APB.v(97): (vlog-2730) Undefined variable: 'praedy'.
# End time: 11:59:27 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog APB.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:00:33 on Oct 10,2025
# vlog -reportprogress 300 APB.v "+acc" 
# -- Compiling module APB
# -- Compiling module APB_tb
# 
# Top level modules:
# 	APB_tb
# End time: 12:00:33 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim APB_tb 
# Start time: 12:00:33 on Oct 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "APB(fast)".
# Loading work.APB_tb(fast)
# Loading work.APB(fast)
# clk=0,rst=0,transfer=0,pready=0,pselx=0,penable=0,Time=                   0
# clk=1,rst=0,transfer=0,pready=0,pselx=0,penable=0,Time=                   5
# clk=0,rst=0,transfer=0,pready=0,pselx=0,penable=0,Time=                  10
# clk=1,rst=0,transfer=0,pready=0,pselx=0,penable=0,Time=                  15
# clk=0,rst=1,transfer=0,pready=0,pselx=0,penable=0,Time=                  20
# clk=1,rst=1,transfer=0,pready=0,pselx=0,penable=0,Time=                  25
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=0,Time=                  30
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  35
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  40
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  45
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  50
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  55
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  60
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  65
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  70
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  75
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  80
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  85
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  90
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  95
# clk=0,rst=1,transfer=1,pready=1,pselx=1,penable=0,Time=                 100
# clk=1,rst=1,transfer=1,pready=1,pselx=1,penable=1,Time=                 105
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 110
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 115
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 120
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 125
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 130
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 135
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 140
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 145
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 150
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 155
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 160
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 165
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 170
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 175
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 180
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 185
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 190
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 195
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 200
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 205
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 210
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 215
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 220
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 225
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 230
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 235
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 240
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:12:36 on Oct 10,2025
# vlog -reportprogress 300 APB.v "+acc" 
# -- Compiling module APB
# -- Compiling module APB_tb
# 
# Top level modules:
# 	APB_tb
# End time: 12:12:36 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:12:39 on Oct 10,2025, Elapsed time: 0:12:06
# Errors: 0, Warnings: 0
# vsim APB_tb 
# Start time: 12:12:39 on Oct 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "APB(fast)".
# Loading work.APB_tb(fast)
# Loading work.APB(fast)
# IDLE
# clk=0,rst=0,transfer=0,pready=0,pselx=0,penable=0,Time=                   0
# clk=1,rst=0,transfer=0,pready=0,pselx=0,penable=0,Time=                   5
# clk=0,rst=0,transfer=0,pready=0,pselx=0,penable=0,Time=                  10
# clk=1,rst=0,transfer=0,pready=0,pselx=0,penable=0,Time=                  15
# clk=0,rst=1,transfer=0,pready=0,pselx=0,penable=0,Time=                  20
# clk=1,rst=1,transfer=0,pready=0,pselx=0,penable=0,Time=                  25
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=0,Time=                  30
# SETUP
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  35
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  40
# ACCESS
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  45
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  50
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  55
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  60
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  65
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  70
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  75
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  80
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  85
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  90
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  95
# clk=0,rst=1,transfer=1,pready=1,pselx=1,penable=0,Time=                 100
# SETUP
# clk=1,rst=1,transfer=1,pready=1,pselx=1,penable=1,Time=                 105
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 110
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 115
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 120
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 125
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 130
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 135
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 140
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 145
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 150
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 155
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 160
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 165
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 170
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 175
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 180
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 185
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 190
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 195
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 200
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 205
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 210
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 215
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 220
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 225
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 230
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 235
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 240
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:18:52 on Oct 10,2025
# vlog -reportprogress 300 APB.v "+acc" 
# -- Compiling module APB
# -- Compiling module APB_tb
# 
# Top level modules:
# 	APB_tb
# End time: 12:18:52 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:18:52 on Oct 10,2025, Elapsed time: 0:06:13
# Errors: 0, Warnings: 0
# vsim APB_tb 
# Start time: 12:18:53 on Oct 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.APB_tb(fast)
# Loading work.APB(fast)
# IDLE
# clk=0,rst=0,transfer=0,pready=0,pselx=0,penable=0,Time=                   0
# clk=1,rst=0,transfer=0,pready=0,pselx=0,penable=0,Time=                   5
# clk=0,rst=0,transfer=0,pready=0,pselx=0,penable=0,Time=                  10
# clk=1,rst=0,transfer=0,pready=0,pselx=0,penable=0,Time=                  15
# clk=0,rst=1,transfer=0,pready=0,pselx=0,penable=0,Time=                  20
# clk=1,rst=1,transfer=0,pready=0,pselx=0,penable=0,Time=                  25
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=0,Time=                  30
# SETUP
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  35
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  40
# ACCESS
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  45
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  50
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  55
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  60
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  65
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  70
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  75
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  80
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  85
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  90
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  95
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 100
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 105
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 110
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 115
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 120
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 125
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 130
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 135
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 140
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 145
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 150
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 155
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 160
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 165
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 170
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 175
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 180
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 185
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 190
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 195
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 200
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 205
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 210
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 215
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 220
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 225
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 230
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 235
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 240
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:20:09 on Oct 10,2025
# vlog -reportprogress 300 APB.v "+acc" 
# -- Compiling module APB
# -- Compiling module APB_tb
# 
# Top level modules:
# 	APB_tb
# End time: 12:20:09 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:20:10 on Oct 10,2025, Elapsed time: 0:01:17
# Errors: 0, Warnings: 0
# vsim APB_tb 
# Start time: 12:20:10 on Oct 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.APB_tb(fast)
# Loading work.APB(fast)
# IDLE
# clk=0,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   0
# clk=1,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   5
# clk=0,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                  10
# clk=1,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                  15
# clk=0,rst=1,transfer=1,pready=x,pselx=1,penable=0,Time=                  20
# SETUP
# clk=1,rst=1,transfer=1,pready=x,pselx=1,penable=1,Time=                  25
# clk=0,rst=1,transfer=1,pready=x,pselx=1,penable=1,Time=                  30
# ACCESS
# clk=1,rst=1,transfer=1,pready=x,pselx=1,penable=0,Time=                  35
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  40
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  45
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  50
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  55
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  60
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  65
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  70
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  75
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  80
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  85
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  90
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                  95
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 100
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 105
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 110
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 115
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 120
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 125
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 130
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 135
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 140
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 145
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 150
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 155
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 160
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 165
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 170
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 175
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 180
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 185
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 190
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 195
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 200
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 205
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 210
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 215
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 220
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 225
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 230
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 235
# clk=0,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 240
# clk=1,rst=1,transfer=1,pready=0,pselx=1,penable=1,Time=                 245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:23:52 on Oct 10,2025
# vlog -reportprogress 300 APB.v "+acc" 
# -- Compiling module APB
# -- Compiling module APB_tb
# 
# Top level modules:
# 	APB_tb
# End time: 12:23:52 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:23:53 on Oct 10,2025, Elapsed time: 0:03:43
# Errors: 0, Warnings: 0
# vsim APB_tb 
# Start time: 12:23:53 on Oct 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.APB_tb(fast)
# Loading work.APB(fast)
# IDLE
# clk=0,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   0
# clk=1,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   5
# clk=0,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                  10
# clk=1,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                  15
# clk=0,rst=1,transfer=1,pready=x,pselx=1,penable=0,Time=                  20
# SETUP
# clk=1,rst=1,transfer=1,pready=x,pselx=1,penable=1,Time=                  25
# clk=0,rst=1,transfer=1,pready=x,pselx=1,penable=1,Time=                  30
# ACCESS
# clk=1,rst=1,transfer=1,pready=x,pselx=1,penable=0,Time=                  35
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  40
# IDLE
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  45
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  50
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  55
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  60
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  65
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  70
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  75
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  80
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  85
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  90
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  95
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 100
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 105
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 110
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 115
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 120
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 125
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 130
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 135
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 140
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 145
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 150
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 155
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 160
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 165
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 170
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 175
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 180
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 185
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 190
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 195
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 200
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 205
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 210
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 215
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 220
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 225
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 230
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 235
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 240
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:31:35 on Oct 10,2025
# vlog -reportprogress 300 APB.v "+acc" 
# -- Compiling module APB
# -- Compiling module APB_tb
# 
# Top level modules:
# 	APB_tb
# End time: 12:31:35 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:31:36 on Oct 10,2025, Elapsed time: 0:07:43
# Errors: 0, Warnings: 0
# vsim APB_tb 
# Start time: 12:31:36 on Oct 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.APB_tb(fast)
# Loading work.APB(fast)
# IDLE
# clk=0,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   0
# clk=1,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   5
# clk=0,rst=0,transfer=1,pready=x,pselx=1,penable=0,Time=                  10
# clk=1,rst=0,transfer=1,pready=x,pselx=0,penable=0,Time=                  15
# clk=0,rst=1,transfer=1,pready=x,pselx=0,penable=0,Time=                  20
# SETUP
# clk=1,rst=1,transfer=1,pready=x,pselx=1,penable=1,Time=                  25
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  30
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  35
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  40
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  45
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  50
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  55
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  60
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  65
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  70
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  75
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  80
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  85
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  90
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  95
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 100
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 105
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 110
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 115
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 120
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 125
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 130
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 135
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 140
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 145
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 150
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 155
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 160
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 165
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 170
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 175
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 180
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 185
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 190
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 195
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 200
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 205
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 210
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 215
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 220
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 225
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 230
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 235
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 240
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:32:19 on Oct 10,2025
# vlog -reportprogress 300 APB.v "+acc" 
# -- Compiling module APB
# -- Compiling module APB_tb
# 
# Top level modules:
# 	APB_tb
# End time: 12:32:19 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:32:20 on Oct 10,2025, Elapsed time: 0:00:44
# Errors: 0, Warnings: 0
# vsim APB_tb 
# Start time: 12:32:20 on Oct 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.APB_tb(fast)
# Loading work.APB(fast)
# IDLE
# clk=0,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   0
# clk=1,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   5
# clk=0,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                  10
# clk=1,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                  15
# clk=0,rst=1,transfer=1,pready=x,pselx=1,penable=0,Time=                  20
# SETUP
# clk=1,rst=1,transfer=1,pready=x,pselx=1,penable=1,Time=                  25
# clk=0,rst=1,transfer=1,pready=x,pselx=1,penable=1,Time=                  30
# ACCESS
# clk=1,rst=1,transfer=1,pready=x,pselx=1,penable=0,Time=                  35
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  40
# IDLE
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  45
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  50
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  55
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  60
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  65
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  70
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  75
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  80
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  85
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  90
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  95
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 100
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 105
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 110
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 115
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 120
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 125
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 130
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 135
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 140
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 145
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 150
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 155
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 160
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 165
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 170
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 175
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 180
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 185
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 190
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 195
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 200
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 205
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 210
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 215
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 220
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 225
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 230
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 235
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 240
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:33:11 on Oct 10,2025
# vlog -reportprogress 300 APB.v "+acc" 
# -- Compiling module APB
# -- Compiling module APB_tb
# 
# Top level modules:
# 	APB_tb
# End time: 12:33:11 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:33:12 on Oct 10,2025, Elapsed time: 0:00:52
# Errors: 0, Warnings: 0
# vsim APB_tb 
# Start time: 12:33:12 on Oct 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.APB_tb(fast)
# Loading work.APB(fast)
# IDLE
# clk=0,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   0
# clk=1,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   5
# clk=0,rst=0,transfer=1,pready=x,pselx=1,penable=0,Time=                  10
# clk=1,rst=0,transfer=1,pready=x,pselx=0,penable=0,Time=                  15
# clk=0,rst=1,transfer=1,pready=x,pselx=0,penable=0,Time=                  20
# SETUP
# clk=1,rst=1,transfer=1,pready=x,pselx=1,penable=1,Time=                  25
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  30
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  35
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  40
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  45
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  50
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  55
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  60
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  65
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  70
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  75
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  80
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  85
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  90
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  95
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 100
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 105
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 110
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 115
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 120
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 125
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 130
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 135
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 140
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 145
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 150
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 155
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 160
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 165
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 170
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 175
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 180
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 185
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 190
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 195
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 200
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 205
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 210
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 215
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 220
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 225
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 230
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 235
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 240
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:34:36 on Oct 10,2025
# vlog -reportprogress 300 APB.v "+acc" 
# -- Compiling module APB
# -- Compiling module APB_tb
# 
# Top level modules:
# 	APB_tb
# End time: 12:34:36 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:34:36 on Oct 10,2025, Elapsed time: 0:01:24
# Errors: 0, Warnings: 0
# vsim APB_tb 
# Start time: 12:34:36 on Oct 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.APB_tb(fast)
# Loading work.APB(fast)
# IDLE
# clk=0,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   0
# clk=1,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   5
# clk=0,rst=0,transfer=1,pready=x,pselx=1,penable=0,Time=                  10
# clk=1,rst=0,transfer=1,pready=x,pselx=0,penable=0,Time=                  15
# clk=0,rst=1,transfer=1,pready=x,pselx=0,penable=0,Time=                  20
# SETUP
# clk=1,rst=1,transfer=1,pready=x,pselx=1,penable=1,Time=                  25
# clk=0,rst=1,transfer=1,pready=x,pselx=1,penable=1,Time=                  30
# ACCESS
# clk=1,rst=1,transfer=1,pready=x,pselx=1,penable=0,Time=                  35
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  40
# IDLE
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  45
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  50
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  55
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  60
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  65
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  70
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  75
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  80
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  85
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  90
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  95
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 100
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 105
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 110
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 115
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 120
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 125
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 130
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 135
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 140
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 145
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 150
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 155
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 160
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 165
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 170
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 175
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 180
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 185
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 190
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 195
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 200
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 205
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 210
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 215
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 220
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 225
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 230
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 235
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 240
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:35:17 on Oct 10,2025
# vlog -reportprogress 300 APB.v "+acc" 
# -- Compiling module APB
# -- Compiling module APB_tb
# 
# Top level modules:
# 	APB_tb
# End time: 12:35:17 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:35:18 on Oct 10,2025, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
# vsim APB_tb 
# Start time: 12:35:18 on Oct 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.APB_tb(fast)
# Loading work.APB(fast)
# IDLE
# clk=0,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   0
# clk=1,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   5
# clk=0,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                  10
# clk=1,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                  15
# clk=0,rst=1,transfer=1,pready=x,pselx=1,penable=0,Time=                  20
# SETUP
# clk=1,rst=1,transfer=1,pready=x,pselx=1,penable=1,Time=                  25
# clk=0,rst=1,transfer=1,pready=x,pselx=1,penable=1,Time=                  30
# ACCESS
# clk=1,rst=1,transfer=1,pready=x,pselx=1,penable=0,Time=                  35
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  40
# IDLE
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  45
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  50
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  55
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  60
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  65
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  70
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  75
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  80
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  85
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  90
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  95
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 100
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 105
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 110
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 115
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 120
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 125
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 130
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 135
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 140
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 145
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 150
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 155
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 160
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 165
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 170
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 175
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 180
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 185
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 190
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 195
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 200
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 205
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 210
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 215
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 220
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 225
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 230
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 235
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 240
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:58:45 on Oct 10,2025
# vlog -reportprogress 300 APB.v "+acc" 
# -- Compiling module APB
# -- Compiling module APB_tb
# ** Error: APB.v(113): (vlog-2730) Undefined variable: 'pwrite'.
# ** Error: (vlog-13069) APB.v(115): near "else": syntax error, unexpected else.
# End time: 12:58:45 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog APB.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:00:30 on Oct 10,2025
# vlog -reportprogress 300 APB.v "+acc" 
# -- Compiling module APB
# -- Compiling module APB_tb
# ** Error: (vlog-13069) APB.v(116): near "else": syntax error, unexpected else.
# End time: 13:00:30 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog APB.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:00:53 on Oct 10,2025
# vlog -reportprogress 300 APB.v "+acc" 
# -- Compiling module APB
# -- Compiling module APB_tb
# 
# Top level modules:
# 	APB_tb
# End time: 13:00:53 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:00:54 on Oct 10,2025, Elapsed time: 0:25:36
# Errors: 9, Warnings: 0
# vsim APB_tb 
# Start time: 13:00:54 on Oct 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): APB.v(114): (vopt-7063) Failed to find 'cs' in hierarchical name 'cs.access'.
#         Region: APB_tb
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:02:36 on Oct 10,2025
# vlog -reportprogress 300 APB.v "+acc" 
# -- Compiling module APB
# -- Compiling module APB_tb
# 
# Top level modules:
# 	APB_tb
# End time: 13:02:36 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim APB_tb 
# Start time: 13:00:54 on Oct 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): APB.v(74): (vopt-8884) Illegal output port connection for 'penable' (7th connection) to reg type. 
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:03:46 on Oct 10,2025
# vlog -reportprogress 300 APB.v "+acc" 
# -- Compiling module APB
# -- Compiling module APB_tb
# 
# Top level modules:
# 	APB_tb
# End time: 13:03:46 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim APB_tb 
# Start time: 13:00:54 on Oct 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "APB(fast)".
# Loading work.APB_tb(fast)
# Loading work.APB(fast)
# IDLE
# clk=0,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   0
# clk=1,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   5
# clk=0,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                  10
# clk=1,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                  15
# clk=0,rst=1,transfer=1,pready=x,pselx=1,penable=0,Time=                  20
# SETUP
# clk=1,rst=1,transfer=1,pready=x,pselx=1,penable=1,Time=                  25
# clk=0,rst=1,transfer=1,pready=x,pselx=1,penable=1,Time=                  30
# ACCESS
# clk=1,rst=1,transfer=1,pready=x,pselx=1,penable=0,Time=                  35
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  40
# IDLE
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  45
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  50
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  55
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  60
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  65
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  70
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  75
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  80
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  85
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  90
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                  95
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 100
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 105
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 110
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 115
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 120
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 125
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 130
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 135
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 140
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 145
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 150
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 155
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 160
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 165
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 170
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 175
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 180
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 185
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 190
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 195
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 200
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 205
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 210
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 215
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 220
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 225
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 230
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 235
# clk=0,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 240
# clk=1,rst=1,transfer=0,pready=1,pselx=0,penable=0,Time=                 245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:05:28 on Oct 10,2025
# vlog -reportprogress 300 APB.v "+acc" 
# -- Compiling module APB
# -- Compiling module APB_tb
# 
# Top level modules:
# 	APB_tb
# End time: 13:05:28 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:05:29 on Oct 10,2025, Elapsed time: 0:04:35
# Errors: 2, Warnings: 0
# vsim APB_tb 
# Start time: 13:05:29 on Oct 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.APB_tb(fast)
# Loading work.APB(fast)
# IDLE
# clk=0,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   0
# clk=1,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   5
# clk=0,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                  10
# clk=1,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                  15
# clk=0,rst=1,transfer=1,pready=x,pselx=1,penable=0,Time=                  20
# SETUP
# clk=1,rst=1,transfer=1,pready=x,pselx=1,penable=1,Time=                  25
# clk=0,rst=1,transfer=1,pready=x,pselx=1,penable=1,Time=                  30
# ACCESS
# clk=1,rst=1,transfer=1,pready=x,pselx=1,penable=0,Time=                  35
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  40
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  45
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  50
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  55
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  60
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  65
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  70
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  75
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  80
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  85
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  90
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  95
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 100
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 105
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 110
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 115
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 120
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 125
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 130
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 135
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 140
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 145
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 150
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 155
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 160
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 165
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 170
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 175
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 180
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 185
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 190
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 195
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 200
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 205
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 210
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 215
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 220
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 225
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 230
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 235
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 240
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:16:52 on Oct 10,2025
# vlog -reportprogress 300 APB.v "+acc" 
# -- Compiling module APB
# -- Compiling module APB_tb
# 
# Top level modules:
# 	APB_tb
# End time: 13:16:52 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:16:53 on Oct 10,2025, Elapsed time: 0:11:24
# Errors: 0, Warnings: 0
# vsim APB_tb 
# Start time: 13:16:53 on Oct 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.APB_tb(fast)
# Loading work.APB(fast)
# IDLE
# clk=0,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   0,pwrite                   0
# clk=1,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   0,pwrite                   5
# clk=0,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   0,pwrite                  10
# clk=1,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   0,pwrite                  15
# clk=0,rst=1,transfer=1,pready=x,pselx=1,penable=0,Time=                   0,pwrite                  20
# SETUP
# clk=1,rst=1,transfer=1,pready=x,pselx=1,penable=1,Time=                   0,pwrite                  25
# clk=0,rst=1,transfer=1,pready=x,pselx=1,penable=1,Time=                   0,pwrite                  30
# ACCESS
# clk=1,rst=1,transfer=1,pready=x,pselx=1,penable=0,Time=                   0,pwrite                  35
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                  40
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                  45
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                  50
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                  55
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                  60
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                  65
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                  70
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                  75
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                  80
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                  85
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                  90
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                  95
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 100
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 105
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 110
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 115
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 120
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 125
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 130
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 135
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 140
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 145
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 150
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 155
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 160
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 165
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 170
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 175
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 180
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 185
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 190
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 195
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 200
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 205
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 210
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 215
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 220
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 225
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 230
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 235
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 240
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                   1,pwrite                 245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:17:34 on Oct 10,2025
# vlog -reportprogress 300 APB.v "+acc" 
# -- Compiling module APB
# -- Compiling module APB_tb
# 
# Top level modules:
# 	APB_tb
# End time: 13:17:34 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:17:36 on Oct 10,2025, Elapsed time: 0:00:43
# Errors: 0, Warnings: 0
# vsim APB_tb 
# Start time: 13:17:36 on Oct 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.APB_tb(fast)
# Loading work.APB(fast)
# IDLE
# clk=0,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   0,pwrite=x
# clk=1,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   5,pwrite=x
# clk=0,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                  10,pwrite=x
# clk=1,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                  15,pwrite=x
# clk=0,rst=1,transfer=1,pready=x,pselx=1,penable=0,Time=                  20,pwrite=x
# SETUP
# clk=1,rst=1,transfer=1,pready=x,pselx=1,penable=1,Time=                  25,pwrite=x
# clk=0,rst=1,transfer=1,pready=x,pselx=1,penable=1,Time=                  30,pwrite=x
# ACCESS
# clk=1,rst=1,transfer=1,pready=x,pselx=1,penable=0,Time=                  35,pwrite=x
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  40,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  45,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  50,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  55,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  60,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  65,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  70,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  75,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  80,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  85,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  90,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  95,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 100,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 105,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 110,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 115,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 120,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 125,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 130,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 135,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 140,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 145,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 150,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 155,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 160,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 165,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 170,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 175,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 180,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 185,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 190,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 195,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 200,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 205,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 210,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 215,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 220,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 225,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 230,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 235,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 240,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 245,pwrite=1

quit -sim
# End time: 14:25:39 on Oct 10,2025, Elapsed time: 1:08:03
# Errors: 0, Warnings: 0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:25:48 on Oct 10,2025
# vlog -reportprogress 300 APB.v "+acc" 
# -- Compiling module APB
# -- Compiling module APB_tb
# 
# Top level modules:
# 	APB_tb
# End time: 14:25:48 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim APB_tb 
# Start time: 14:25:48 on Oct 10,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.APB_tb(fast)
# Loading work.APB(fast)
# IDLE
# clk=0,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   0,pwrite=x
# clk=1,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                   5,pwrite=x
# clk=0,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                  10,pwrite=x
# clk=1,rst=0,transfer=0,pready=x,pselx=0,penable=0,Time=                  15,pwrite=x
# clk=0,rst=1,transfer=1,pready=x,pselx=1,penable=0,Time=                  20,pwrite=x
# SETUP
# clk=1,rst=1,transfer=1,pready=x,pselx=1,penable=1,Time=                  25,pwrite=x
# clk=0,rst=1,transfer=1,pready=x,pselx=1,penable=1,Time=                  30,pwrite=x
# ACCESS
# clk=1,rst=1,transfer=1,pready=x,pselx=1,penable=0,Time=                  35,pwrite=x
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  40,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  45,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  50,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  55,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  60,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  65,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  70,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  75,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  80,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  85,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  90,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                  95,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 100,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 105,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 110,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 115,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 120,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 125,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 130,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 135,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 140,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 145,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 150,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 155,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 160,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 165,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 170,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 175,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 180,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 185,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 190,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 195,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 200,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 205,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 210,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 215,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 220,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 225,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 230,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 235,pwrite=1
# clk=0,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 240,pwrite=1
# HI
# clk=1,rst=1,transfer=0,pready=0,pselx=1,penable=1,Time=                 245,pwrite=1
vsim -debugdb APB_tb
# End time: 14:26:19 on Oct 10,2025, Elapsed time: 0:00:31
# Errors: 0, Warnings: 0
# vsim -debugdb APB_tb 
# Start time: 14:26:19 on Oct 10,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vopt-143) Recognized 1 FSM in module "APB(fast)".
# Loading work.APB_tb(fast)
# Loading work.APB(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
quit -sim
# End time: 14:27:51 on Oct 10,2025, Elapsed time: 0:01:32
# Errors: 0, Warnings: 2
