;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV -4, <-20
	SUB @-127, 100
	SUB 412, 200
	JMZ -209, @-520
	DJN -1, @-20
	ADD 240, 63
	ADD 240, 63
	DJN -1, @-20
	SUB 412, 200
	JMN -207, @-120
	CMP -207, <-623
	SUB -207, <-120
	SUB 12, @10
	JMN 0, 2
	SLT @-121, 0
	SLT 121, 0
	SLT 121, 0
	JMP <121, 103
	DJN -1, @-20
	SLT 121, 0
	SLT 121, 0
	SUB @121, 103
	DJN 0, 2
	DJN <127, 100
	SUB 62, @80
	JMN <121, 106
	SUB 1, <-1
	SUB @-127, 100
	SPL @300, 90
	SPL @300, 90
	SUB 1, <-1
	ADD #270, <1
	ADD #270, <1
	JMP @42, #200
	SPL @300, 90
	DJN -1, @-20
	DJN -1, @-20
	MOV -4, <-20
	ADD 240, -60
	SPL 0, <402
	MOV -1, <-20
	JMN <121, 103
	SPL 0, <402
	MOV -4, <-20
	MOV -4, <-20
	MOV -4, <-20
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV -4, <-20
	SUB @-127, 100
