==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.483 GB.
INFO: [HLS 200-10] Analyzing design file './rpn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './rpn_conv_3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './rpn_conv_1x1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_top2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_conv_7x7.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_conv_3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_conv_1x1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_batchnorm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_lateral_3.cpp' ... 
WARNING: [HLS 207-4072] using directive refers to implicitly-defined namespace 'std' (./fpn_tiled_conv_lateral_3.cpp:1:17)
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_lateral_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_lateral_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_lateral_0.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_fpn_3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_fpn_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_fpn_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_fpn_0.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_conv_3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_conv_1x1.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 109 seconds. CPU system time: 25.79 seconds. Elapsed time: 139.93 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,556 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,039 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,969 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,450 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<256>(float*, float*, int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<256>(float*, float*, int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<256>(float*, float*, int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 23, 40, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<256>(float*, float*, int)' into 'void rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 12, 20, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<256>(float*, float*, int)' into 'void rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<3, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<3>(float*, float*, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<3, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<3>(float*, float*, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<3, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<3>(float*, float*, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 23, 40, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<3, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<3>(float*, float*, int)' into 'void rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 12, 20, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<3, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<3>(float*, float*, int)' into 'void rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<12, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<12>(float*, float*, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<12, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<12>(float*, float*, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<12, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<12>(float*, float*, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 23, 40, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<12, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<12>(float*, float*, int)' into 'void rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 12, 20, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<12, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<12>(float*, float*, int)' into 'void rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
WARNING: [HLS 214-167] The program may have out of bound array access (./rpn_util.h:159:32)
WARNING: [HLS 214-167] The program may have out of bound array access (./rpn_util.h:34:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.05 seconds. CPU system time: 1.98 seconds. Elapsed time: 16.4 seconds; current allocated memory: 1.492 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.492 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3792.74 seconds. CPU system time: 6.07 seconds. Elapsed time: 3819.54 seconds; current allocated memory: 2.196 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3808.18 seconds. CPU system time: 4.36 seconds. Elapsed time: 3837.97 seconds; current allocated memory: 2.230 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_5' (./rpn_conv_3x3.cpp:34) in function 'rpn_conv_3x3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_140_3' (./rpn_util.h:140) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_140_3' (./rpn_util.h:140) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_140_3' (./rpn_util.h:140) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_140_3' (./rpn_util.h:140) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_140_3' (./rpn_util.h:140) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_1' (./rpn_util.h:157) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_1' (./rpn_util.h:157) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_1' (./rpn_util.h:157) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_1' (./rpn_util.h:157) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_1' (./rpn_util.h:157) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_1' (./rpn_util.h:157) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_1' (./rpn_util.h:157) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_1' (./rpn_util.h:157) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_1' (./rpn_util.h:157) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_1' (./rpn_util.h:157) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_3' (./rpn_top.cpp:87) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_6' (./rpn_top.cpp:107) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_9' (./rpn_top.cpp:123) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_12' (./rpn_top.cpp:141) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_159_15' (./rpn_top.cpp:159) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_18' (./rpn_top.cpp:177) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_194_21' (./rpn_top.cpp:194) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_24' (./rpn_top.cpp:212) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_229_27' (./rpn_top.cpp:229) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_249_30' (./rpn_top.cpp:249) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_273_33' (./rpn_top.cpp:273) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_293_36' (./rpn_top.cpp:293) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_313_39' (./rpn_top.cpp:313) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_330_42' (./rpn_top.cpp:330) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_346_45' (./rpn_top.cpp:346) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_363_48' (./rpn_top.cpp:363) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_379_51' (./rpn_top.cpp:379) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_397_54' (./rpn_top.cpp:397) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_419_57' (./rpn_top.cpp:419) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_437_60' (./rpn_top.cpp:437) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_464_63' (./rpn_top.cpp:464) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_482_66' (./rpn_top.cpp:482) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_501_69' (./rpn_top.cpp:501) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_519_72' (./rpn_top.cpp:519) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_538_75' (./rpn_top.cpp:538) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_556_78' (./rpn_top.cpp:556) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_583_81' (./rpn_top.cpp:583) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_601_84' (./rpn_top.cpp:601) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_622_87' (./rpn_top.cpp:622) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_640_90' (./rpn_top.cpp:640) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-32' in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_671_92' (./rpn_top.cpp:671) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-34' in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_694_94' (./rpn_top.cpp:694) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-36' in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_717_96' (./rpn_top.cpp:717) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-38' in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_741_98' (./rpn_top.cpp:741) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_783_99' (./rpn_top.cpp:783) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_801_101' (./rpn_top.cpp:801) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_826_103' (./rpn_top.cpp:826) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-43' in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_884_105' (./rpn_top.cpp:884) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_897_106' (./rpn_top.cpp:897) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_909_108' (./rpn_top.cpp:909) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_926_109' (./rpn_top.cpp:926) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_934_111' (./rpn_top.cpp:934) in function 'rpn_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_783_99' (./rpn_top.cpp:783) in function 'rpn_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_801_101' (./rpn_top.cpp:801) in function 'rpn_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_785_100' (./rpn_top.cpp:785) in function 'rpn_top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_803_102' (./rpn_top.cpp:803) in function 'rpn_top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'rois' (./rpn_top.cpp:778) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'deltas' (./rpn_top.cpp:779) in dimension 2 automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_cls_bias' in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:34:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_reg_bias' in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:34:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_cls_bias' in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:34:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_reg_bias' in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:34:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_cls_bias' in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' (./rpn_util.h:34:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_reg_bias' in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' (./rpn_util.h:34:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_cls_bias' in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:34:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_reg_bias' in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:34:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_cls_bias' in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' (./rpn_util.h:34:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_reg_bias' in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' (./rpn_util.h:34:24).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_top.cpp:669:14) to (./rpn_top.cpp:671:28) in function 'rpn_top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_top.cpp:692:14) to (./rpn_top.cpp:694:28) in function 'rpn_top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_top.cpp:715:14) to (./rpn_top.cpp:717:28) in function 'rpn_top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_top.cpp:739:14) to (./rpn_top.cpp:741:28) in function 'rpn_top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_top.cpp:882:14) to (./rpn_top.cpp:884:29) in function 'rpn_top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' (./rpn_util.h:32:28)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' (./rpn_util.h:32:28)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' (./rpn_util.h:32:28)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 15.62 seconds. CPU system time: 0.07 seconds. Elapsed time: 16.78 seconds; current allocated memory: 2.230 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_2' (./rpn_top.cpp:85:26) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_1' (./rpn_top.cpp:83:22) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_105_5' (./rpn_top.cpp:105:27) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_4' (./rpn_top.cpp:103:23) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_8' (./rpn_top.cpp:121:27) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_7' (./rpn_top.cpp:119:23) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_11' (./rpn_top.cpp:139:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_137_10' (./rpn_top.cpp:137:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_157_14' (./rpn_top.cpp:157:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_155_13' (./rpn_top.cpp:155:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_175_17' (./rpn_top.cpp:175:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_173_16' (./rpn_top.cpp:173:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_20' (./rpn_top.cpp:192:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_190_19' (./rpn_top.cpp:190:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_23' (./rpn_top.cpp:210:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_208_22' (./rpn_top.cpp:208:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_227_26' (./rpn_top.cpp:227:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_225_25' (./rpn_top.cpp:225:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_247_29' (./rpn_top.cpp:247:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_245_28' (./rpn_top.cpp:245:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_271_32' (./rpn_top.cpp:271:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_269_31' (./rpn_top.cpp:269:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_291_35' (./rpn_top.cpp:291:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_289_34' (./rpn_top.cpp:289:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_311_38' (./rpn_top.cpp:311:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_309_37' (./rpn_top.cpp:309:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_328_41' (./rpn_top.cpp:328:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_326_40' (./rpn_top.cpp:326:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_344_44' (./rpn_top.cpp:344:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_342_43' (./rpn_top.cpp:342:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_361_47' (./rpn_top.cpp:361:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_359_46' (./rpn_top.cpp:359:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_377_50' (./rpn_top.cpp:377:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_375_49' (./rpn_top.cpp:375:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_395_53' (./rpn_top.cpp:395:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_393_52' (./rpn_top.cpp:393:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_417_56' (./rpn_top.cpp:417:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_415_55' (./rpn_top.cpp:415:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_435_59' (./rpn_top.cpp:435:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_433_58' (./rpn_top.cpp:433:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_462_62' (./rpn_top.cpp:462:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_460_61' (./rpn_top.cpp:460:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_480_65' (./rpn_top.cpp:480:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_478_64' (./rpn_top.cpp:478:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_499_68' (./rpn_top.cpp:499:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_497_67' (./rpn_top.cpp:497:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_517_71' (./rpn_top.cpp:517:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_70' (./rpn_top.cpp:515:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_536_74' (./rpn_top.cpp:536:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_534_73' (./rpn_top.cpp:534:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_554_77' (./rpn_top.cpp:554:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_552_76' (./rpn_top.cpp:552:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_581_80' (./rpn_top.cpp:581:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_579_79' (./rpn_top.cpp:579:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_599_83' (./rpn_top.cpp:599:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_597_82' (./rpn_top.cpp:597:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_620_86' (./rpn_top.cpp:620:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_618_85' (./rpn_top.cpp:618:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_638_89' (./rpn_top.cpp:638:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_636_88' (./rpn_top.cpp:636:24) in function 'rpn_top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_667_91' (./rpn_top.cpp:667:24) in function 'rpn_top' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_690_93' (./rpn_top.cpp:690:24) in function 'rpn_top' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_713_95' (./rpn_top.cpp:713:24) in function 'rpn_top' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_737_97' (./rpn_top.cpp:737:24) in function 'rpn_top' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_880_104' (./rpn_top.cpp:880:25) in function 'rpn_top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_900_107' (./rpn_top.cpp:900:25) in function 'rpn_top' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_933_110' (./rpn_top.cpp:933:25) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_4' (./rpn_conv_3x3.cpp:32:34) in function 'rpn_conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_3' (./rpn_conv_3x3.cpp:29:27) in function 'rpn_conv_3x3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_21_2' (./rpn_conv_3x3.cpp:21:26) in function 'rpn_conv_3x3' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (./rpn_conv_3x3.cpp:18:19) in function 'rpn_conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_138_2' (./rpn_util.h:138:27) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_1' (./rpn_util.h:136:23) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_302_4' (./rpn_util.h:302:36) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_292_3' (./rpn_util.h:292:35) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_290_2' (./rpn_util.h:290:31) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_285_1' (./rpn_util.h:285:27) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (./rpn_util.h:283:12) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_138_2' (./rpn_util.h:138:27) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_1' (./rpn_util.h:136:23) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_302_4' (./rpn_util.h:302:36) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_292_3' (./rpn_util.h:292:35) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_290_2' (./rpn_util.h:290:31) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_285_1' (./rpn_util.h:285:27) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_138_2' (./rpn_util.h:138:27) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_1' (./rpn_util.h:136:23) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_302_4' (./rpn_util.h:302:36) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_292_3' (./rpn_util.h:292:35) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_290_2' (./rpn_util.h:290:31) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_285_1' (./rpn_util.h:285:27) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_138_2' (./rpn_util.h:138:27) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_1' (./rpn_util.h:136:23) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_302_4' (./rpn_util.h:302:36) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_292_3' (./rpn_util.h:292:35) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_290_2' (./rpn_util.h:290:31) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_285_1' (./rpn_util.h:285:27) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (./rpn_util.h:283:12) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_138_2' (./rpn_util.h:138:27) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_1' (./rpn_util.h:136:23) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_302_4' (./rpn_util.h:302:36) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_292_3' (./rpn_util.h:292:35) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_290_2' (./rpn_util.h:290:31) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_5' (./rpn_util.h:245:36) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_4' (./rpn_util.h:235:35) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_228_2' (./rpn_util.h:228:27) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_226_1' (./rpn_util.h:226:23) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_5' (./rpn_util.h:245:36) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_4' (./rpn_util.h:235:35) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_228_2' (./rpn_util.h:228:27) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_226_1' (./rpn_util.h:226:23) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_5' (./rpn_util.h:245:36) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_4' (./rpn_util.h:235:35) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_228_2' (./rpn_util.h:228:27) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_5' (./rpn_util.h:245:36) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_4' (./rpn_util.h:235:35) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_228_2' (./rpn_util.h:228:27) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_5' (./rpn_util.h:245:36) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_4' (./rpn_util.h:235:35) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_5' (./rpn_util.h:245:36) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_4' (./rpn_util.h:235:35) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_5' (./rpn_util.h:245:36) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_4' (./rpn_util.h:235:35) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_228_2' (./rpn_util.h:228:27) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_226_1' (./rpn_util.h:226:23) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_5' (./rpn_util.h:245:36) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_4' (./rpn_util.h:235:35) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_228_2' (./rpn_util.h:228:27) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_226_1' (./rpn_util.h:226:23) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_5' (./rpn_util.h:245:36) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_4' (./rpn_util.h:235:35) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_5' (./rpn_util.h:245:36) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_4' (./rpn_util.h:235:35) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 99.47 seconds. CPU system time: 0.57 seconds. Elapsed time: 102.32 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rpn_top' ...
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1' to 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' to 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1' to 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' to 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1' to 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' to 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1' to 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' to 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1' to 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' to 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1' to 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1' to 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1' to 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1' to 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' to 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1' to 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1' to 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' to 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1' to 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1' to 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' to 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1' to 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' to 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln89) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.81 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.17 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln36_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add441516_write_ln34', ./rpn_conv_3x3.cpp:34) of variable 'add', ./rpn_conv_3x3.cpp:36 on local variable 'add441516' and 'load' operation ('add441516_load', ./rpn_conv_3x3.cpp:36) on local variable 'add441516'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add441516_write_ln34', ./rpn_conv_3x3.cpp:34) of variable 'add', ./rpn_conv_3x3.cpp:36 on local variable 'add441516' and 'load' operation ('add441516_load', ./rpn_conv_3x3.cpp:36) on local variable 'add441516'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 13, loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.98 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.16 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln196_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln110) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln125_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln125) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.33 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.35 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln196_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln144) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.85 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln161_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln161) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 9.58 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.47 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln196_7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln180) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln196_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln196) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_5) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.01 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.43 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln196_9) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln214) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln215) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln231) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.71 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.8 seconds. CPU system time: 0.06 seconds. Elapsed time: 10.07 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln196_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln252) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln275) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 32.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 32.62 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.77 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.76 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 9.63 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln297) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.06 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln315_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln315) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_11) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 31.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 32.01 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.86 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 12.05 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.66 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.18 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln334) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.06 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln348_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln348) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 30.76 seconds. CPU system time: 0.05 seconds. Elapsed time: 31.26 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.46 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.15 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.98 seconds. CPU system time: 0.09 seconds. Elapsed time: 10.34 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 3.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln365) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln367) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.55 seconds; current allocated memory: 3.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 3.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln381_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln381) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 3.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 3.299 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.299 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 30.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 31.48 seconds; current allocated memory: 3.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.55 seconds; current allocated memory: 3.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.98 seconds; current allocated memory: 3.307 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 9.83 seconds; current allocated memory: 3.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 3.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln399) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln401) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.83 seconds; current allocated memory: 3.310 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln421) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 3.311 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_10) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 3.311 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.311 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 30.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 30.76 seconds; current allocated memory: 3.318 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.75 seconds; current allocated memory: 3.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.99 seconds; current allocated memory: 3.319 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 9.95 seconds; current allocated memory: 3.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 3.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 3.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln441) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.72 seconds; current allocated memory: 3.323 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 3.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln466) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_12) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 3.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.325 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 30.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 30.87 seconds; current allocated memory: 3.331 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.84 seconds; current allocated memory: 3.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.42 seconds; current allocated memory: 3.332 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.333 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.83 seconds; current allocated memory: 3.333 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 3.334 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 3.334 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 3.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln486) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 3.336 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln503_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln503) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.336 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 3.337 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.338 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 30.98 seconds. CPU system time: 0.07 seconds. Elapsed time: 31.49 seconds; current allocated memory: 3.344 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.81 seconds; current allocated memory: 3.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.18 seconds; current allocated memory: 3.347 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.347 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.92 seconds; current allocated memory: 3.347 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.348 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 3.348 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.348 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 3.348 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 3.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln521) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln523) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.43 seconds; current allocated memory: 3.349 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln540_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln540) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 3.350 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_17) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 3.351 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.351 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 30.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 30.82 seconds; current allocated memory: 3.358 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.82 seconds; current allocated memory: 3.358 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.92 seconds; current allocated memory: 3.359 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.360 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.360 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.360 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.65 seconds; current allocated memory: 3.360 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.360 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 3.361 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.361 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 3.361 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.19 seconds; current allocated memory: 3.362 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln558) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln560) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.37 seconds; current allocated memory: 3.362 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.363 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln585_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln585) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 3.363 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.363 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 3.364 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.364 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 31.42 seconds. CPU system time: 0.08 seconds. Elapsed time: 31.98 seconds; current allocated memory: 3.370 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.89 seconds; current allocated memory: 3.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.22 seconds; current allocated memory: 3.372 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 3.372 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.373 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.4 seconds; current allocated memory: 3.373 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 3.373 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 3.374 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 3.375 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln603) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln605) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.53 seconds; current allocated memory: 3.375 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.375 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln624) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 3.376 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_8) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 3.376 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.377 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 30.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 30.96 seconds; current allocated memory: 3.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.92 seconds; current allocated memory: 3.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.92 seconds; current allocated memory: 3.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.88 seconds; current allocated memory: 3.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 3.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 3.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.28 seconds; current allocated memory: 3.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln644) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.37 seconds; current allocated memory: 3.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_671_92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_671_92'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_671_92'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_694_94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_694_94'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_694_94'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_717_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_717_96'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_717_96'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.390 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.390 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_741_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_741_98'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_741_98'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_783_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_783_99'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_783_99' (loop 'VITIS_LOOP_783_99'): Unable to schedule 'load' operation ('anchor_box0_load_1', ./rpn_top.cpp:787) on array 'anchor_box0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'anchor_box0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_783_99'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 3.392 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_801_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_801_101'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_801_101' (loop 'VITIS_LOOP_801_101'): Unable to schedule 'load' operation ('anchor_box4_load_1', ./rpn_top.cpp:805) on array 'anchor_box4' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'anchor_box4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_801_101'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 3.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_826_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_826_103'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_826_103' (loop 'VITIS_LOOP_826_103'): Unable to schedule 'store' operation ('bboxes_addr_1_write_ln861', ./rpn_top.cpp:861) of variable 'bitcast_ln861', ./rpn_top.cpp:861 on array 'bboxes' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'bboxes'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 39, loop 'VITIS_LOOP_826_103'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 28.29 seconds. CPU system time: 0.06 seconds. Elapsed time: 28.72 seconds; current allocated memory: 3.396 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 3.396 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.396 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.396 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'nms_index'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_880_104_VITIS_LOOP_884_105'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105' (loop 'VITIS_LOOP_880_104_VITIS_LOOP_884_105'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('nms_flag_addr_1_write_ln893', ./rpn_top.cpp:893) of constant 1 on array 'nms_flag' and 'load' operation ('nms_flag_load', ./rpn_top.cpp:886) on array 'nms_flag'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_880_104_VITIS_LOOP_884_105'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 3.396 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.396 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_897_106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_897_106'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_897_106'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.396 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.396 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_909_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'nms_index'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_909_108'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_909_108' (loop 'VITIS_LOOP_909_108'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('nms_flag_addr_write_ln921', ./rpn_top.cpp:921) of constant 0 on array 'nms_flag' and 'load' operation ('nms_flag_load', ./rpn_top.cpp:910) on array 'nms_flag'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_909_108' (loop 'VITIS_LOOP_909_108'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('nms_flag_addr_write_ln921', ./rpn_top.cpp:921) of constant 0 on array 'nms_flag' and 'load' operation ('nms_flag_load', ./rpn_top.cpp:910) on array 'nms_flag'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_909_108' (loop 'VITIS_LOOP_909_108'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('nms_flag_addr_write_ln921', ./rpn_top.cpp:921) of constant 0 on array 'nms_flag' and 'load' operation ('nms_flag_load', ./rpn_top.cpp:910) on array 'nms_flag'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_909_108' (loop 'VITIS_LOOP_909_108'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('nms_flag_addr_write_ln921', ./rpn_top.cpp:921) of constant 0 on array 'nms_flag' and 'load' operation ('nms_flag_load', ./rpn_top.cpp:910) on array 'nms_flag'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_909_108' (loop 'VITIS_LOOP_909_108'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('nms_flag_addr_write_ln921', ./rpn_top.cpp:921) of constant 0 on array 'nms_flag' and 'load' operation ('nms_flag_load', ./rpn_top.cpp:910) on array 'nms_flag'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_909_108' (loop 'VITIS_LOOP_909_108'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'store' operation ('nms_flag_addr_write_ln921', ./rpn_top.cpp:921) of constant 0 on array 'nms_flag' and 'load' operation ('nms_flag_load', ./rpn_top.cpp:910) on array 'nms_flag'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_909_108' (loop 'VITIS_LOOP_909_108'): Unable to schedule 'load' operation ('bboxes_load_9', ./rpn_top.cpp:914) on array 'bboxes' due to limited memory ports (II = 28). Please consider using a memory core with more ports or partitioning the array 'bboxes'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 29, Depth = 29, loop 'VITIS_LOOP_909_108'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 27.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 28.25 seconds; current allocated memory: 3.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 3.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_926_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'nms_index'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_926_109'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_926_109' (loop 'VITIS_LOOP_926_109'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('nms_index_addr_write_ln928', ./rpn_top.cpp:928) of variable 'nms_index_load', ./rpn_top.cpp:928 on array 'nms_index' and 'load' operation ('nms_index_load', ./rpn_top.cpp:928) on array 'nms_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_926_109'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 3.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'nms_index'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_933_110_VITIS_LOOP_934_111'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_933_110_VITIS_LOOP_934_111'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.69 seconds; current allocated memory: 3.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'nms_index'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.44 seconds; current allocated memory: 3.401 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.45 seconds; current allocated memory: 3.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.67 seconds; current allocated memory: 3.404 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_9s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.88 seconds; current allocated memory: 3.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3' pipeline 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' pipeline 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_conv_3x3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 3.413 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 3.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 3.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 3.421 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 3.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6' pipeline 'VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 3.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9' pipeline 'VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 3.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 3.431 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3' pipeline 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 3.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 3.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 3.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 3.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 3.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12' pipeline 'VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 3.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15' pipeline 'VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 3.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 3.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1' pipeline 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 3.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 3.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 3.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 3.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18' pipeline 'VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 3.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21' pipeline 'VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_5ns_5ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_5ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 3.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 3.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2' pipeline 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 3.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.476 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 3.477 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 3.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 3.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24' pipeline 'VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_5ns_5ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_5ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 3.485 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27' pipeline 'VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_4ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 3.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 3.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4' pipeline 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 3.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 3.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.494 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 3.496 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 3.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.81 seconds; current allocated memory: 3.501 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30' pipeline 'VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_4ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 3.502 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33' pipeline 'VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 3.504 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 3.506 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.509 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.99 seconds; current allocated memory: 3.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.99 seconds; current allocated memory: 3.525 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 3.528 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 3.530 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.89 seconds; current allocated memory: 3.533 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36' pipeline 'VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8ns_8ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.76 seconds; current allocated memory: 3.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39' pipeline 'VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 3.540 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 3.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 3.545 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 3.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.15 seconds; current allocated memory: 3.562 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 3.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 3.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 3.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 3.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42' pipeline 'VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_7ns_7ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8ns_7ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.11 seconds; current allocated memory: 3.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45' pipeline 'VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 3.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 3.581 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 3.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 3.588 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.43 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.02 seconds; current allocated memory: 3.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 3.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 3.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.86 seconds; current allocated memory: 3.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 3.607 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48' pipeline 'VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_6ns_6ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8ns_6ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.79 seconds; current allocated memory: 3.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51' pipeline 'VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_5ns_5ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_5ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 3.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 3.617 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 3.619 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 3.624 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.68 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.19 seconds; current allocated memory: 3.635 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 3.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 3.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 3.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 3.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54' pipeline 'VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_5ns_5ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8ns_5ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.79 seconds; current allocated memory: 3.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57' pipeline 'VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_4ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 3.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 3.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 3.656 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 3.659 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.06 seconds; current allocated memory: 3.670 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 3.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 3.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 3.681 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60' pipeline 'VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8ns_4ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.77 seconds; current allocated memory: 3.684 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63' pipeline 'VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 3.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 3.691 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 3.693 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 3.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.26 seconds; current allocated memory: 3.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 3.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 3.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 3.716 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 3.716 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66' pipeline 'VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.71 seconds; current allocated memory: 3.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69' pipeline 'VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 3.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.97 seconds; current allocated memory: 3.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 3.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 3.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.64 seconds. CPU system time: 0.1 seconds. Elapsed time: 4.27 seconds; current allocated memory: 3.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 3.753 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 3.755 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 3.756 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 3.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72' pipeline 'VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_7ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_7ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.82 seconds; current allocated memory: 3.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75' pipeline 'VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.08 seconds; current allocated memory: 3.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 3.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 3.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 3.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.97 seconds; current allocated memory: 3.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 3.791 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 3.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 3.794 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 3.797 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78' pipeline 'VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.71 seconds; current allocated memory: 3.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81' pipeline 'VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_5ns_5ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_5ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 3.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 3.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 3.809 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 3.811 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.13 seconds; current allocated memory: 3.817 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 3.831 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 3.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 3.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84' pipeline 'VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_5ns_5ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_5ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.7 seconds; current allocated memory: 3.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87' pipeline 'VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_4ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 3.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 3.844 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 3.846 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.1 seconds; current allocated memory: 3.848 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.54 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.15 seconds; current allocated memory: 3.854 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.91 seconds; current allocated memory: 3.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 3.868 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 3.869 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 3.871 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90' pipeline 'VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_4ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.61 seconds; current allocated memory: 3.875 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 3.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_671_92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_671_92' pipeline 'VITIS_LOOP_671_92' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_671_92'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 3.880 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_694_94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_694_94' pipeline 'VITIS_LOOP_694_94' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_694_94'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 3.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 3.884 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_717_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_717_96' pipeline 'VITIS_LOOP_717_96' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_717_96'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 3.885 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.886 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_741_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_741_98' pipeline 'VITIS_LOOP_741_98' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_741_98'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.82 seconds; current allocated memory: 3.888 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_783_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_783_99' pipeline 'VITIS_LOOP_783_99' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_783_99'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 3.889 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_801_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_801_101' pipeline 'VITIS_LOOP_801_101' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_801_101'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.1 seconds; current allocated memory: 3.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_826_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_826_103' pipeline 'VITIS_LOOP_826_103' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_12ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_826_103'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.74 seconds; current allocated memory: 3.896 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.39 seconds; current allocated memory: 3.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_880_104_VITIS_LOOP_884_105' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105' pipeline 'VITIS_LOOP_880_104_VITIS_LOOP_884_105' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 3.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_897_106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_897_106'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 3.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_909_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_909_108' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_909_108'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.45 seconds; current allocated memory: 3.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_926_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_926_109' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_926_109' pipeline 'VITIS_LOOP_926_109' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_926_109'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 3.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111' pipeline 'VITIS_LOOP_933_110_VITIS_LOOP_934_111' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_12ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 3.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_input0_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_input1_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_input2_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_input3_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_input4_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_conv_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_conv_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_cls_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_cls_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_reg_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_reg_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output0_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output1_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output2_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output3_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output4_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output0_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output1_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output2_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output3_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output4_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output0_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output1_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output2_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output3_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output4_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/anchor_box0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/anchor_box1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/anchor_box2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/anchor_box3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/anchor_box4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/bboxes' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/dets' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rpn_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top'.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_layer_in_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_param_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_partial_out_fm_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_in_fm_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_weight_buf_3x3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_out_fm_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_weight_buf_1x1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor0_cls_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor1_cls_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor2_cls_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor3_cls_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor4_cls_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor0_reg_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor1_reg_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor2_reg_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor3_reg_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor4_reg_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_topk_index0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_topk_index1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_topk_index2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_topk_index3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_flag0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_flag1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_flag2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_flag3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rois_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_area_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_nms_index_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_nms_flag_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.31 seconds. CPU system time: 0.69 seconds. Elapsed time: 15.78 seconds; current allocated memory: 3.937 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 25.24 seconds. CPU system time: 1.36 seconds. Elapsed time: 31.37 seconds; current allocated memory: 3.937 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 26.17 seconds. CPU system time: 0.2 seconds. Elapsed time: 27.04 seconds; current allocated memory: 3.966 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for rpn_top.
INFO: [VLOG 209-307] Generating Verilog RTL for rpn_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.41 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8927.44 seconds. CPU system time: 51.44 seconds. Elapsed time: 9164.56 seconds; current allocated memory: 2.494 GB.
