$date
	Wed Aug 13 23:01:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module imm_gen_tb $end
$var wire 32 ! u_imm_out [31:0] $end
$var wire 32 " s_imm_out [31:0] $end
$var wire 32 # j_imm_out [31:0] $end
$var wire 32 $ i_imm_out [31:0] $end
$var wire 32 % b_imm_out [31:0] $end
$var reg 32 & instruction_in [31:0] $end
$scope module u_imm_gen $end
$var wire 32 ' instruction [31:0] $end
$var wire 32 ( u_imm [31:0] $end
$var wire 32 ) s_imm [31:0] $end
$var wire 32 * j_imm [31:0] $end
$var wire 32 + i_imm [31:0] $end
$var wire 32 , b_imm [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b111111100000 ,
b11111111111 +
b111111111110 *
b11111100001 )
b1111111111100000000000000000000 (
b1111111111100000000000010010011 '
b1111111111100000000000010010011 &
b111111100000 %
b11111111111 $
b111111111110 #
b11111100001 "
b1111111111100000000000000000000 !
$end
#10000
b11111111111111111111111111111111 $
b11111111111111111111111111111111 +
b11111111111111111111111111100001 "
b11111111111111111111111111100001 )
b11111111111111111111111111100000 %
b11111111111111111111111111100000 ,
b11111111111100000000000000000000 !
b11111111111100000000000000000000 (
b11111111111100000000111111111110 #
b11111111111100000000111111111110 *
b11111111111100000000000010010011 &
b11111111111100000000000010010011 '
#20000
b1 $
b1 +
b10 "
b10 )
b10 %
b10 ,
b100010000000000000000 !
b100010000000000000000 (
b10000100000000000 #
b10000100000000000 *
b100010000000100100011 &
b100010000000100100011 '
#30000
b100100011 $
b100100011 +
b100100001 "
b100100001 )
b100100100000 %
b100100100000 ,
b10010001101000101000000000000 !
b10010001101000101000000000000 (
b1000101100100100010 #
b1000101100100100010 *
b10010001101000101000010110111 &
b10010001101000101000010110111 '
#40000
b10000 $
b10000 +
b0 "
b0 )
b0 %
b0 ,
b1000000000000000000000000 !
b1000000000000000000000000 (
b10000 #
b10000 *
b1000000000000000001101111 &
b1000000000000000001101111 '
#50000
