

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Tue Oct 17 00:24:01 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    11   000000                     
    12                           ; Generated 09/02/2023 GMT
    13                           ; 
    14                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    15                           ; All rights reserved.
    16                           ; 
    17                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    18                           ; 
    19                           ; Redistribution and use in source and binary forms, with or without modification, are
    20                           ; permitted provided that the following conditions are met:
    21                           ; 
    22                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    23                           ;        conditions and the following disclaimer.
    24                           ; 
    25                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    26                           ;        of conditions and the following disclaimer in the documentation and/or other
    27                           ;        materials provided with the distribution. Publication is not required when
    28                           ;        this file is used in an embedded application.
    29                           ; 
    30                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    31                           ;        software without specific prior written permission.
    32                           ; 
    33                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    34                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    35                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    36                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    37                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    38                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    39                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    40                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    41                           ; 
    42                           ; 
    43                           ; Code-generator required, PIC18F4550 Definitions
    44                           ; 
    45                           ; SFR Addresses
    46   000000                     _TRISB	set	3987
    47   000000                     _ADCON1	set	4033
    48   000000                     _OSCCON	set	4051
    49   000000                     _INTCON2bits	set	4081
    50   000000                     _INTCONbits	set	4082
    51   000000                     _RCONbits	set	4048
    52   000000                     _TRISD	set	3989
    53                           
    54                           ; #config settings
    55                           
    56                           	psect	cinit
    57   007FF2                     __pcinit:
    58                           	callstack 0
    59   007FF2                     start_initialization:
    60                           	callstack 0
    61   007FF2                     __initialization:
    62                           	callstack 0
    63   007FF2                     end_of_initialization:
    64                           	callstack 0
    65   007FF2                     __end_of__initialization:
    66                           	callstack 0
    67   007FF2  0100               	movlb	0
    68   007FF4  EFFC  F03F         	goto	_main	;jump to C main() function
    69                           
    70                           	psect	cstackCOMRAM
    71   000000                     __pcstackCOMRAM:
    72                           	callstack 0
    73   000000                     
    74                           ; 1 bytes @ 0x0
    75 ;;
    76 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    77 ;;
    78 ;; *************** function _main *****************
    79 ;; Defined at:
    80 ;;		line 22 in file "main.c"
    81 ;; Parameters:    Size  Location     Type
    82 ;;		None
    83 ;; Auto vars:     Size  Location     Type
    84 ;;		None
    85 ;; Return value:  Size  Location     Type
    86 ;;                  1    wreg      void 
    87 ;; Registers used:
    88 ;;		None
    89 ;; Tracked objects:
    90 ;;		On entry : 0/0
    91 ;;		On exit  : 0/0
    92 ;;		Unchanged: 0/0
    93 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    94 ;;      Params:         0       0       0       0       0       0       0       0       0
    95 ;;      Locals:         0       0       0       0       0       0       0       0       0
    96 ;;      Temps:          0       0       0       0       0       0       0       0       0
    97 ;;      Totals:         0       0       0       0       0       0       0       0       0
    98 ;;Total ram usage:        0 bytes
    99 ;; This function calls:
   100 ;;		Nothing
   101 ;; This function is called by:
   102 ;;		Startup code after reset
   103 ;; This function uses a non-reentrant model
   104 ;;
   105                           
   106                           	psect	text0
   107   007FF8                     __ptext0:
   108                           	callstack 0
   109   007FF8                     _main:
   110                           	callstack 31
   111   007FF8                     l19:
   112   007FF8  EFFC  F03F         	goto	l19
   113   007FFC  EF00  F000         	goto	start
   114   008000                     __end_of_main:
   115                           	callstack 0
   116   000000                     
   117                           	psect	rparam
   118   000000                     
   119                           	psect	config
   120                           
   121                           ;Config register CONFIG1L @ 0x300000
   122                           ;	PLL Prescaler Selection bits
   123                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   124                           ;	System Clock Postscaler Selection bits
   125                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   126                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   127                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   128   300000                     	org	3145728
   129   300000  00                 	db	0
   130                           
   131                           ;Config register CONFIG1H @ 0x300001
   132                           ;	Oscillator Selection bits
   133                           ;	FOSC = EC_EC, EC oscillator, CLKO function on RA6 (EC)
   134                           ;	Fail-Safe Clock Monitor Enable bit
   135                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   136                           ;	Internal/External Oscillator Switchover bit
   137                           ;	IESO = OFF, Oscillator Switchover mode disabled
   138   300001                     	org	3145729
   139   300001  05                 	db	5
   140                           
   141                           ;Config register CONFIG2L @ 0x300002
   142                           ;	Power-up Timer Enable bit
   143                           ;	PWRT = OFF, PWRT disabled
   144                           ;	Brown-out Reset Enable bits
   145                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   146                           ;	Brown-out Reset Voltage bits
   147                           ;	BORV = 3, Minimum setting 2.05V
   148                           ;	USB Voltage Regulator Enable bit
   149                           ;	VREGEN = OFF, USB voltage regulator disabled
   150   300002                     	org	3145730
   151   300002  1F                 	db	31
   152                           
   153                           ;Config register CONFIG2H @ 0x300003
   154                           ;	Watchdog Timer Enable bit
   155                           ;	WDT = ON, WDT enabled
   156                           ;	Watchdog Timer Postscale Select bits
   157                           ;	WDTPS = 32768, 1:32768
   158   300003                     	org	3145731
   159   300003  1F                 	db	31
   160                           
   161                           ; Padding undefined space
   162   300004                     	org	3145732
   163   300004  FF                 	db	255
   164                           
   165                           ;Config register CONFIG3H @ 0x300005
   166                           ;	CCP2 MUX bit
   167                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   168                           ;	PORTB A/D Enable bit
   169                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   170                           ;	Low-Power Timer 1 Oscillator Enable bit
   171                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   172                           ;	MCLR Pin Enable bit
   173                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   174   300005                     	org	3145733
   175   300005  83                 	db	131
   176                           
   177                           ;Config register CONFIG4L @ 0x300006
   178                           ;	Stack Full/Underflow Reset Enable bit
   179                           ;	STVREN = ON, Stack full/underflow will cause Reset
   180                           ;	Single-Supply ICSP Enable bit
   181                           ;	LVP = ON, Single-Supply ICSP enabled
   182                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   183                           ;	ICPRT = OFF, ICPORT disabled
   184                           ;	Extended Instruction Set Enable bit
   185                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   186                           ;	Background Debugger Enable bit
   187                           ;	DEBUG = 0x1, unprogrammed default
   188   300006                     	org	3145734
   189   300006  85                 	db	133
   190                           
   191                           ; Padding undefined space
   192   300007                     	org	3145735
   193   300007  FF                 	db	255
   194                           
   195                           ;Config register CONFIG5L @ 0x300008
   196                           ;	Code Protection bit
   197                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   198                           ;	Code Protection bit
   199                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   200                           ;	Code Protection bit
   201                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   202                           ;	Code Protection bit
   203                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   204   300008                     	org	3145736
   205   300008  0F                 	db	15
   206                           
   207                           ;Config register CONFIG5H @ 0x300009
   208                           ;	Boot Block Code Protection bit
   209                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   210                           ;	Data EEPROM Code Protection bit
   211                           ;	CPD = OFF, Data EEPROM is not code-protected
   212   300009                     	org	3145737
   213   300009  C0                 	db	192
   214                           
   215                           ;Config register CONFIG6L @ 0x30000A
   216                           ;	Write Protection bit
   217                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   218                           ;	Write Protection bit
   219                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   220                           ;	Write Protection bit
   221                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   222                           ;	Write Protection bit
   223                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   224   30000A                     	org	3145738
   225   30000A  0F                 	db	15
   226                           
   227                           ;Config register CONFIG6H @ 0x30000B
   228                           ;	Configuration Register Write Protection bit
   229                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   230                           ;	Boot Block Write Protection bit
   231                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   232                           ;	Data EEPROM Write Protection bit
   233                           ;	WRTD = OFF, Data EEPROM is not write-protected
   234   30000B                     	org	3145739
   235   30000B  E0                 	db	224
   236                           
   237                           ;Config register CONFIG7L @ 0x30000C
   238                           ;	Table Read Protection bit
   239                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   240                           ;	Table Read Protection bit
   241                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   242                           ;	Table Read Protection bit
   243                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   244                           ;	Table Read Protection bit
   245                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   246   30000C                     	org	3145740
   247   30000C  0F                 	db	15
   248                           
   249                           ;Config register CONFIG7H @ 0x30000D
   250                           ;	Boot Block Table Read Protection bit
   251                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   252   30000D                     	org	3145741
   253   30000D  40                 	db	64
   254                           tosu	equ	0xFFF
   255                           tosh	equ	0xFFE
   256                           tosl	equ	0xFFD
   257                           stkptr	equ	0xFFC
   258                           pclatu	equ	0xFFB
   259                           pclath	equ	0xFFA
   260                           pcl	equ	0xFF9
   261                           tblptru	equ	0xFF8
   262                           tblptrh	equ	0xFF7
   263                           tblptrl	equ	0xFF6
   264                           tablat	equ	0xFF5
   265                           prodh	equ	0xFF4
   266                           prodl	equ	0xFF3
   267                           indf0	equ	0xFEF
   268                           postinc0	equ	0xFEE
   269                           postdec0	equ	0xFED
   270                           preinc0	equ	0xFEC
   271                           plusw0	equ	0xFEB
   272                           fsr0h	equ	0xFEA
   273                           fsr0l	equ	0xFE9
   274                           wreg	equ	0xFE8
   275                           indf1	equ	0xFE7
   276                           postinc1	equ	0xFE6
   277                           postdec1	equ	0xFE5
   278                           preinc1	equ	0xFE4
   279                           plusw1	equ	0xFE3
   280                           fsr1h	equ	0xFE2
   281                           fsr1l	equ	0xFE1
   282                           bsr	equ	0xFE0
   283                           indf2	equ	0xFDF
   284                           postinc2	equ	0xFDE
   285                           postdec2	equ	0xFDD
   286                           preinc2	equ	0xFDC
   287                           plusw2	equ	0xFDB
   288                           fsr2h	equ	0xFDA
   289                           fsr2l	equ	0xFD9
   290                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRhh          D      0       0      20        0.0%
BITBIGSFRhl         1D      0       0      21        0.0%
BITBIGSFRlhh         2      0       0      22        0.0%
BITBIGSFRlhl         E      0       0      23        0.0%
BITBIGSFRllhh       2B      0       0      24        0.0%
BITBIGSFRllhl        1      0       0      25        0.0%
BITBIGSFRlll        33      0       0      26        0.0%
ABS                  0      0       0      27        0.0%
BIGRAM             7FF      0       0      28        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Tue Oct 17 00:24:01 2023

                     l20 7FF8                       l19 7FF8                     _main 7FF8  
                   start 0000             ___param_bank 0000                    ?_main 0000  
                  _TRISB 0F93                    _TRISD 0F95          __initialization 7FF2  
           __end_of_main 8000                   ??_main 0000            __activetblptr 0000  
                 _ADCON1 0FC1                   _OSCCON 0FD3                   isa$std 0001  
             __accesstop 0060  __end_of__initialization 7FF2            ___rparam_used 0001  
         __pcstackCOMRAM 0000                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7FF2                  __ramtop 0800                  __ptext0 7FF8  
   end_of_initialization 7FF2      start_initialization 7FF2                 _RCONbits 0FD0  
            _INTCON2bits 0FF1                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000               _INTCONbits 0FF2  
