Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May 18 15:39:38 2020
| Host         : FuckVivadoSupportChinese running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir_filter_timing_summary_routed.rpt -pb fir_filter_timing_summary_routed.pb -rpx fir_filter_timing_summary_routed.rpx -warn_on_violation
| Design       : fir_filter
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.516        0.000                      0                  828        0.118        0.000                      0                  828        4.600        0.000                       0                   261  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.516        0.000                      0                  828        0.118        0.000                      0                  828        4.600        0.000                       0                   261  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 tap_reg[17][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[17]/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.282ns (22.932%)  route 0.948ns (77.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    4.691ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.586     4.691    clk_IBUF_BUFG
    SLICE_X18Y18         FDCE                                         r  tap_reg[17][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDCE (Prop_fdce_C_Q)         0.282     4.973 r  tap_reg[17][11]/Q
                         net (fo=20, routed)          0.948     5.921    tap_reg[17]__0[11]
    DSP48_X0Y6           DSP48E1                                      r  cnt_reg[17]/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.541    14.463    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  cnt_reg[17]/CLK
                         clock pessimism              0.267    14.730    
                         clock uncertainty           -0.035    14.695    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.258    11.437    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         11.437    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                  5.516    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 tap_reg[10][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[10]0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.269ns (20.228%)  route 1.061ns (79.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 14.456 - 10.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.581     4.686    clk_IBUF_BUFG
    SLICE_X13Y22         FDCE                                         r  tap_reg[10][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.269     4.955 r  tap_reg[10][11]/Q
                         net (fo=20, routed)          1.061     6.016    tap_reg[10]__0[11]
    DSP48_X0Y10          DSP48E1                                      r  cnt_reg[10]0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.534    14.456    clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  cnt_reg[10]0/CLK
                         clock pessimism              0.267    14.723    
                         clock uncertainty           -0.035    14.688    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.154    11.534    cnt_reg[10]0
  -------------------------------------------------------------------
                         required time                         11.534    
                         arrival time                          -6.016    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 tap_reg[10][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[10]0/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.269ns (20.228%)  route 1.061ns (79.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 14.456 - 10.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.581     4.686    clk_IBUF_BUFG
    SLICE_X13Y22         FDCE                                         r  tap_reg[10][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.269     4.955 r  tap_reg[10][11]/Q
                         net (fo=20, routed)          1.061     6.016    tap_reg[10]__0[11]
    DSP48_X0Y10          DSP48E1                                      r  cnt_reg[10]0/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.534    14.456    clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  cnt_reg[10]0/CLK
                         clock pessimism              0.267    14.723    
                         clock uncertainty           -0.035    14.688    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -3.154    11.534    cnt_reg[10]0
  -------------------------------------------------------------------
                         required time                         11.534    
                         arrival time                          -6.016    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 tap_reg[10][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[10]0/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.269ns (21.715%)  route 0.970ns (78.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 14.456 - 10.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.581     4.686    clk_IBUF_BUFG
    SLICE_X13Y22         FDCE                                         r  tap_reg[10][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.269     4.955 r  tap_reg[10][11]/Q
                         net (fo=20, routed)          0.970     5.925    tap_reg[10]__0[11]
    DSP48_X0Y10          DSP48E1                                      r  cnt_reg[10]0/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.534    14.456    clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  cnt_reg[10]0/CLK
                         clock pessimism              0.267    14.723    
                         clock uncertainty           -0.035    14.688    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -3.154    11.534    cnt_reg[10]0
  -------------------------------------------------------------------
                         required time                         11.534    
                         arrival time                          -5.925    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 tap_reg[17][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[17]/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.282ns (25.097%)  route 0.842ns (74.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.588     4.693    clk_IBUF_BUFG
    SLICE_X18Y17         FDCE                                         r  tap_reg[17][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDCE (Prop_fdce_C_Q)         0.282     4.975 r  tap_reg[17][9]/Q
                         net (fo=2, routed)           0.842     5.817    tap_reg[17]__0[9]
    DSP48_X0Y6           DSP48E1                                      r  cnt_reg[17]/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.541    14.463    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  cnt_reg[17]/CLK
                         clock pessimism              0.267    14.730    
                         clock uncertainty           -0.035    14.695    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.258    11.437    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         11.437    
                         arrival time                          -5.817    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 tap_reg[10][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[10]0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.269ns (22.064%)  route 0.950ns (77.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 14.456 - 10.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.581     4.686    clk_IBUF_BUFG
    SLICE_X13Y22         FDCE                                         r  tap_reg[10][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.269     4.955 r  tap_reg[10][11]/Q
                         net (fo=20, routed)          0.950     5.905    tap_reg[10]__0[11]
    DSP48_X0Y10          DSP48E1                                      r  cnt_reg[10]0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.534    14.456    clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  cnt_reg[10]0/CLK
                         clock pessimism              0.267    14.723    
                         clock uncertainty           -0.035    14.688    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.154    11.534    cnt_reg[10]0
  -------------------------------------------------------------------
                         required time                         11.534    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 tap_reg[10][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[10]0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.269ns (22.064%)  route 0.950ns (77.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 14.456 - 10.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.581     4.686    clk_IBUF_BUFG
    SLICE_X13Y22         FDCE                                         r  tap_reg[10][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.269     4.955 r  tap_reg[10][11]/Q
                         net (fo=20, routed)          0.950     5.905    tap_reg[10]__0[11]
    DSP48_X0Y10          DSP48E1                                      r  cnt_reg[10]0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.534    14.456    clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  cnt_reg[10]0/CLK
                         clock pessimism              0.267    14.723    
                         clock uncertainty           -0.035    14.688    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.154    11.534    cnt_reg[10]0
  -------------------------------------------------------------------
                         required time                         11.534    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 tap_reg[10][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[10]0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.269ns (22.064%)  route 0.950ns (77.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 14.456 - 10.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.581     4.686    clk_IBUF_BUFG
    SLICE_X13Y22         FDCE                                         r  tap_reg[10][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.269     4.955 r  tap_reg[10][11]/Q
                         net (fo=20, routed)          0.950     5.905    tap_reg[10]__0[11]
    DSP48_X0Y10          DSP48E1                                      r  cnt_reg[10]0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.534    14.456    clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  cnt_reg[10]0/CLK
                         clock pessimism              0.267    14.723    
                         clock uncertainty           -0.035    14.688    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.154    11.534    cnt_reg[10]0
  -------------------------------------------------------------------
                         required time                         11.534    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 tap_reg[17][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[17]/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.282ns (25.967%)  route 0.804ns (74.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    4.691ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.586     4.691    clk_IBUF_BUFG
    SLICE_X18Y18         FDCE                                         r  tap_reg[17][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDCE (Prop_fdce_C_Q)         0.282     4.973 r  tap_reg[17][11]/Q
                         net (fo=20, routed)          0.804     5.777    tap_reg[17]__0[11]
    DSP48_X0Y6           DSP48E1                                      r  cnt_reg[17]/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.541    14.463    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  cnt_reg[17]/CLK
                         clock pessimism              0.267    14.730    
                         clock uncertainty           -0.035    14.695    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -3.258    11.437    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         11.437    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 tap_reg[17][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[17]/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.282ns (25.967%)  route 0.804ns (74.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    4.691ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.586     4.691    clk_IBUF_BUFG
    SLICE_X18Y18         FDCE                                         r  tap_reg[17][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDCE (Prop_fdce_C_Q)         0.282     4.973 r  tap_reg[17][11]/Q
                         net (fo=20, routed)          0.804     5.777    tap_reg[17]__0[11]
    DSP48_X0Y6           DSP48E1                                      r  cnt_reg[17]/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.541    14.463    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  cnt_reg[17]/CLK
                         clock pessimism              0.267    14.730    
                         clock uncertainty           -0.035    14.695    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -3.258    11.437    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         11.437    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                  5.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 tap_reg[10][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_reg[11][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.724%)  route 0.067ns (40.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.591     1.589    clk_IBUF_BUFG
    SLICE_X13Y22         FDCE                                         r  tap_reg[10][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.100     1.689 r  tap_reg[10][9]/Q
                         net (fo=2, routed)           0.067     1.756    tap_reg[10]__0[9]
    SLICE_X13Y22         FDCE                                         r  tap_reg[11][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.810     2.125    clk_IBUF_BUFG
    SLICE_X13Y22         FDCE                                         r  tap_reg[11][9]/C
                         clock pessimism             -0.536     1.589    
    SLICE_X13Y22         FDCE (Hold_fdce_C_D)         0.049     1.638    tap_reg[11][9]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 tap_reg[1][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_reg[2][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.724%)  route 0.067ns (40.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.602     1.600    clk_IBUF_BUFG
    SLICE_X13Y6          FDCE                                         r  tap_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDCE (Prop_fdce_C_Q)         0.100     1.700 r  tap_reg[1][6]/Q
                         net (fo=2, routed)           0.067     1.767    tap_reg[1]__0[6]
    SLICE_X13Y6          FDCE                                         r  tap_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.823     2.138    clk_IBUF_BUFG
    SLICE_X13Y6          FDCE                                         r  tap_reg[2][6]/C
                         clock pessimism             -0.538     1.600    
    SLICE_X13Y6          FDCE (Hold_fdce_C_D)         0.047     1.647    tap_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 tap_reg[10][10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_reg[11][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.724%)  route 0.067ns (40.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.591     1.589    clk_IBUF_BUFG
    SLICE_X13Y22         FDCE                                         r  tap_reg[10][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.100     1.689 r  tap_reg[10][10]/Q
                         net (fo=2, routed)           0.067     1.756    tap_reg[10]__0[10]
    SLICE_X13Y22         FDCE                                         r  tap_reg[11][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.810     2.125    clk_IBUF_BUFG
    SLICE_X13Y22         FDCE                                         r  tap_reg[11][10]/C
                         clock pessimism             -0.536     1.589    
    SLICE_X13Y22         FDCE (Hold_fdce_C_D)         0.047     1.636    tap_reg[11][10]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 tap_reg[10][8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_reg[11][8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.724%)  route 0.067ns (40.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.591     1.589    clk_IBUF_BUFG
    SLICE_X13Y22         FDCE                                         r  tap_reg[10][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.100     1.689 r  tap_reg[10][8]/Q
                         net (fo=2, routed)           0.067     1.756    tap_reg[10]__0[8]
    SLICE_X13Y22         FDCE                                         r  tap_reg[11][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.810     2.125    clk_IBUF_BUFG
    SLICE_X13Y22         FDCE                                         r  tap_reg[11][8]/C
                         clock pessimism             -0.536     1.589    
    SLICE_X13Y22         FDCE (Hold_fdce_C_D)         0.047     1.636    tap_reg[11][8]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 tap_reg[1][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_reg[2][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.989%)  route 0.067ns (40.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.600     1.598    clk_IBUF_BUFG
    SLICE_X13Y11         FDCE                                         r  tap_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDCE (Prop_fdce_C_Q)         0.100     1.698 r  tap_reg[1][9]/Q
                         net (fo=2, routed)           0.067     1.765    tap_reg[1]__0[9]
    SLICE_X13Y11         FDCE                                         r  tap_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.821     2.136    clk_IBUF_BUFG
    SLICE_X13Y11         FDCE                                         r  tap_reg[2][9]/C
                         clock pessimism             -0.538     1.598    
    SLICE_X13Y11         FDCE (Hold_fdce_C_D)         0.044     1.642    tap_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 tap_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_reg[2][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.724%)  route 0.067ns (40.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.602     1.600    clk_IBUF_BUFG
    SLICE_X13Y6          FDCE                                         r  tap_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDCE (Prop_fdce_C_Q)         0.100     1.700 r  tap_reg[1][5]/Q
                         net (fo=2, routed)           0.067     1.767    tap_reg[1]__0[5]
    SLICE_X13Y6          FDCE                                         r  tap_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.823     2.138    clk_IBUF_BUFG
    SLICE_X13Y6          FDCE                                         r  tap_reg[2][5]/C
                         clock pessimism             -0.538     1.600    
    SLICE_X13Y6          FDCE (Hold_fdce_C_D)         0.044     1.644    tap_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 tap_reg[10][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_reg[11][11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.724%)  route 0.067ns (40.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.591     1.589    clk_IBUF_BUFG
    SLICE_X13Y22         FDCE                                         r  tap_reg[10][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.100     1.689 r  tap_reg[10][11]/Q
                         net (fo=20, routed)          0.067     1.756    tap_reg[10]__0[11]
    SLICE_X13Y22         FDCE                                         r  tap_reg[11][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.810     2.125    clk_IBUF_BUFG
    SLICE_X13Y22         FDCE                                         r  tap_reg[11][11]/C
                         clock pessimism             -0.536     1.589    
    SLICE_X13Y22         FDCE (Hold_fdce_C_D)         0.044     1.633    tap_reg[11][11]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 tap_reg[13][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_reg[14][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.118ns (64.016%)  route 0.066ns (35.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.592     1.590    clk_IBUF_BUFG
    SLICE_X20Y20         FDCE                                         r  tap_reg[13][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDCE (Prop_fdce_C_Q)         0.118     1.708 r  tap_reg[13][5]/Q
                         net (fo=2, routed)           0.066     1.774    tap_reg[13]__0[5]
    SLICE_X20Y20         FDCE                                         r  tap_reg[14][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.810     2.125    clk_IBUF_BUFG
    SLICE_X20Y20         FDCE                                         r  tap_reg[14][5]/C
                         clock pessimism             -0.535     1.590    
    SLICE_X20Y20         FDCE (Hold_fdce_C_D)         0.045     1.635    tap_reg[14][5]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 tap_reg[13][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_reg[14][11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.118ns (63.889%)  route 0.067ns (36.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.592     1.590    clk_IBUF_BUFG
    SLICE_X20Y20         FDCE                                         r  tap_reg[13][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDCE (Prop_fdce_C_Q)         0.118     1.708 r  tap_reg[13][11]/Q
                         net (fo=20, routed)          0.067     1.775    tap_reg[13]__0[11]
    SLICE_X20Y20         FDCE                                         r  tap_reg[14][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.810     2.125    clk_IBUF_BUFG
    SLICE_X20Y20         FDCE                                         r  tap_reg[14][11]/C
                         clock pessimism             -0.535     1.590    
    SLICE_X20Y20         FDCE (Hold_fdce_C_D)         0.042     1.632    tap_reg[14][11]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 tap_reg[13][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_reg[14][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.118ns (63.634%)  route 0.067ns (36.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.592     1.590    clk_IBUF_BUFG
    SLICE_X20Y20         FDCE                                         r  tap_reg[13][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDCE (Prop_fdce_C_Q)         0.118     1.708 r  tap_reg[13][4]/Q
                         net (fo=2, routed)           0.067     1.775    tap_reg[13]__0[4]
    SLICE_X20Y20         FDCE                                         r  tap_reg[14][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.810     2.125    clk_IBUF_BUFG
    SLICE_X20Y20         FDCE                                         r  tap_reg[14][4]/C
                         clock pessimism             -0.535     1.590    
    SLICE_X20Y20         FDCE (Hold_fdce_C_D)         0.038     1.628    tap_reg[14][4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X1Y3    cnt_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X0Y9    cnt_reg[11]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X1Y7    cnt_reg[13]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X0Y7    cnt_reg[15]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X0Y6    cnt_reg[17]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X1Y4    cnt_reg[19]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X0Y4    cnt_reg[2]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X1Y1    cnt_reg[4]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X0Y0    cnt_reg[6]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X0Y2    cnt_reg[8]/CLK
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y22  tap_reg[11][10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y22  tap_reg[11][11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y22  tap_reg[11][8]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y22  tap_reg[11][9]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X20Y20  tap_reg[14][11]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X20Y20  tap_reg[14][4]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X20Y20  tap_reg[14][5]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X20Y20  tap_reg[14][8]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X21Y20  tap_reg[14][9]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X18Y15  tap_reg[17][3]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X8Y10   tap_reg[0][10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X13Y10  tap_reg[0][11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X12Y7   tap_reg[0][7]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X13Y8   tap_reg[0][8]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X13Y9   tap_reg[0][9]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X10Y20  tap_reg[10][0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X10Y20  tap_reg[10][1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X10Y20  tap_reg[10][2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X10Y20  tap_reg[10][3]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X10Y21  tap_reg[10][4]/C



