--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml v6pcieDMA.twx v6pcieDMA.ncd -o v6pcieDMA.twr v6pcieDMA.pcf

Design file:              v6pcieDMA.ncd
Physical constraint file: v6pcieDMA.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-03-26, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_200MHz" PERIOD = 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6373 paths analyzed, 4377 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.972ns.
--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y41.ENBWRENL), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.022ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (1.728 - 1.643)
  Source Clock:         clk_200MHz_BUFG rising at 0.000ns
  Destination Clock:    clk_200MHz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 to LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X83Y164.AQ        Tcko                  0.337   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
    SLICE_X83Y167.A4        net (fanout=123)      0.780   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
    SLICE_X83Y167.A         Tilo                  0.068   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<4>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<4>11
    RAMB36_X3Y41.ENBWRENL   net (fanout=14)       3.436   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<4>
    RAMB36_X3Y41.CLKBWRCLKL Trcck_WREN            0.401   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         5.022ns (0.806ns logic, 4.216ns route)
                                                          (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/tx_en_in108/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.879ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (1.728 - 1.638)
  Source Clock:         clk_200MHz_BUFG rising at 0.000ns
  Destination Clock:    clk_200MHz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/tx_en_in108/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp to LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y166.AQ        Tcko                  0.337   user_rd_en
                                                          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/tx_en_in108/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    SLICE_X83Y167.A5        net (fanout=12)       0.637   user_rd_en
    SLICE_X83Y167.A         Tilo                  0.068   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<4>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<4>11
    RAMB36_X3Y41.ENBWRENL   net (fanout=14)       3.436   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<4>
    RAMB36_X3Y41.CLKBWRCLKL Trcck_WREN            0.401   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.879ns (0.806ns logic, 4.073ns route)
                                                          (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_14 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.858ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.728 - 1.642)
  Source Clock:         clk_200MHz_BUFG rising at 0.000ns
  Destination Clock:    clk_200MHz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_14 to LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X83Y166.CQ        Tcko                  0.337   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<14>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_14
    SLICE_X83Y167.A1        net (fanout=16)       0.616   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<14>
    SLICE_X83Y167.A         Tilo                  0.068   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<4>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<4>11
    RAMB36_X3Y41.ENBWRENL   net (fanout=14)       3.436   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<4>
    RAMB36_X3Y41.CLKBWRCLKL Trcck_WREN            0.401   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.858ns (0.806ns logic, 4.052ns route)
                                                          (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y41.ENBWRENU), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.022ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (1.728 - 1.643)
  Source Clock:         clk_200MHz_BUFG rising at 0.000ns
  Destination Clock:    clk_200MHz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 to LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X83Y164.AQ        Tcko                  0.337   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
    SLICE_X83Y167.A4        net (fanout=123)      0.780   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
    SLICE_X83Y167.A         Tilo                  0.068   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<4>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<4>11
    RAMB36_X3Y41.ENBWRENU   net (fanout=14)       3.436   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<4>
    RAMB36_X3Y41.CLKBWRCLKU Trcck_WREN            0.401   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         5.022ns (0.806ns logic, 4.216ns route)
                                                          (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/tx_en_in108/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.879ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (1.728 - 1.638)
  Source Clock:         clk_200MHz_BUFG rising at 0.000ns
  Destination Clock:    clk_200MHz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/tx_en_in108/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp to LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y166.AQ        Tcko                  0.337   user_rd_en
                                                          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/tx_en_in108/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    SLICE_X83Y167.A5        net (fanout=12)       0.637   user_rd_en
    SLICE_X83Y167.A         Tilo                  0.068   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<4>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<4>11
    RAMB36_X3Y41.ENBWRENU   net (fanout=14)       3.436   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<4>
    RAMB36_X3Y41.CLKBWRCLKU Trcck_WREN            0.401   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.879ns (0.806ns logic, 4.073ns route)
                                                          (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_14 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.858ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.728 - 1.642)
  Source Clock:         clk_200MHz_BUFG rising at 0.000ns
  Destination Clock:    clk_200MHz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_14 to LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X83Y166.CQ        Tcko                  0.337   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<14>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_14
    SLICE_X83Y167.A1        net (fanout=16)       0.616   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<14>
    SLICE_X83Y167.A         Tilo                  0.068   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<4>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<4>11
    RAMB36_X3Y41.ENBWRENU   net (fanout=14)       3.436   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<4>
    RAMB36_X3Y41.CLKBWRCLKU Trcck_WREN            0.401   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.858ns (0.806ns logic, 4.052ns route)
                                                          (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y31.ENBWRENL), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.727ns (Levels of Logic = 1)
  Clock Path Skew:      -0.200ns (1.558 - 1.758)
  Source Clock:         clk_200MHz_BUFG rising at 0.000ns
  Destination Clock:    clk_200MHz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 to LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X83Y164.AQ        Tcko                  0.337   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
    SLICE_X85Y167.A4        net (fanout=123)      0.836   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
    SLICE_X85Y167.A         Tilo                  0.068   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<7>11
    RAMB36_X2Y31.ENBWRENL   net (fanout=14)       3.085   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
    RAMB36_X2Y31.CLKBWRCLKL Trcck_WREN            0.401   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.727ns (0.806ns logic, 3.921ns route)
                                                          (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/tx_en_in108/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.701ns (Levels of Logic = 1)
  Clock Path Skew:      -0.195ns (1.558 - 1.753)
  Source Clock:         clk_200MHz_BUFG rising at 0.000ns
  Destination Clock:    clk_200MHz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/tx_en_in108/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp to LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y166.AQ        Tcko                  0.337   user_rd_en
                                                          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/tx_en_in108/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    SLICE_X85Y167.A5        net (fanout=12)       0.810   user_rd_en
    SLICE_X85Y167.A         Tilo                  0.068   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<7>11
    RAMB36_X2Y31.ENBWRENL   net (fanout=14)       3.085   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
    RAMB36_X2Y31.CLKBWRCLKL Trcck_WREN            0.401   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.701ns (0.806ns logic, 3.895ns route)
                                                          (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_13 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.675ns (Levels of Logic = 1)
  Clock Path Skew:      -0.199ns (1.558 - 1.757)
  Source Clock:         clk_200MHz_BUFG rising at 0.000ns
  Destination Clock:    clk_200MHz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_13 to LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X83Y166.BQ        Tcko                  0.337   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<14>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_13
    SLICE_X85Y167.A1        net (fanout=15)       0.784   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<13>
    SLICE_X85Y167.A         Tilo                  0.068   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<7>11
    RAMB36_X2Y31.ENBWRENL   net (fanout=14)       3.085   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
    RAMB36_X2Y31.CLKBWRCLKL Trcck_WREN            0.401   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.675ns (0.806ns logic, 3.869ns route)
                                                          (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_200MHz" PERIOD = 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAMB36_X2Y34.DIBDI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.162ns (Levels of Logic = 0)
  Clock Path Skew:      0.142ns (0.581 - 0.439)
  Source Clock:         clk_200MHz_BUFG rising at 5.000ns
  Destination Clock:    clk_200MHz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X40Y171.AMUX      Tshcko                0.146   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iDATA(75)
                                                          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF
    RAMB36_X2Y34.DIBDI3     net (fanout=1)        0.214   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iDATA(74)
    RAMB36_X2Y34.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.162ns (-0.052ns logic, 0.214ns route)
                                                          (-32.1% logic, 132.1% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAMB36_X2Y34.DIBDI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.FF (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.142ns (0.581 - 0.439)
  Source Clock:         clk_200MHz_BUFG rising at 5.000ns
  Destination Clock:    clk_200MHz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.FF to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X40Y171.BMUX      Tshcko                0.148   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iDATA(75)
                                                          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.FF
    RAMB36_X2Y34.DIBDI2     net (fanout=1)        0.216   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iDATA(73)
    RAMB36_X2Y34.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.166ns (-0.050ns logic, 0.216ns route)
                                                          (-30.1% logic, 130.1% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X3Y35.DIBDI11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.610 - 0.455)
  Source Clock:         clk_200MHz_BUFG rising at 5.000ns
  Destination Clock:    clk_200MHz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y177.AMUX      Tshcko                0.146   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iDATA(12)
                                                          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF
    RAMB36_X3Y35.DIBDI11    net (fanout=1)        0.231   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iDATA(11)
    RAMB36_X3Y35.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.179ns (-0.052ns logic, 0.231ns route)
                                                          (-29.1% logic, 129.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_200MHz" PERIOD = 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y36.CLKBWRCLKL
  Clock network: clk_200MHz_BUFG
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y34.CLKBWRCLKL
  Clock network: clk_200MHz_BUFG
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X3Y36.CLKBWRCLKL
  Clock network: clk_200MHz_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "userclk_66MHz_IBUF" PERIOD = 15.015015 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_54e96cfd = PERIOD TIMEGRP "clk_54e96cfd" 5 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_54e96cfd = PERIOD TIMEGRP "clk_54e96cfd" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36_2.ramb36_i/CLKARDCLKL
  Logical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36_2.ramb36_i/CLKARDCLKL
  Location pin: RAMB36_X6Y25.CLKARDCLKL
  Clock network: trn_clk
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36_2.ramb36_i/CLKBWRCLKL
  Logical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36_2.ramb36_i/CLKBWRCLKL
  Location pin: RAMB36_X6Y25.CLKBWRCLKL
  Clock network: trn_clk
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36_2.ramb36_i/CLKARDCLKL
  Logical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36_2.ramb36_i/CLKARDCLKL
  Location pin: RAMB36_X6Y26.CLKARDCLKL
  Clock network: trn_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3659 paths analyzed, 577 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.858ns.
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg (SLICE_X52Y148.A4), 181 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.823ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y37.DOADO14 Trcko_DO              2.073   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    SLICE_X38Y188.A2     net (fanout=1)        0.919   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data(69)
    SLICE_X38Y188.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
    SLICE_X37Y173.D4     net (fanout=1)        0.998   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
    SLICE_X37Y173.CMUX   Topdc                 0.348   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_11
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7
    SLICE_X45Y173.C1     net (fanout=1)        0.825   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7
    SLICE_X45Y173.CMUX   Tilo                  0.352   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X41Y165.D5     net (fanout=1)        0.756   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X41Y165.D      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X52Y148.A4     net (fanout=1)        1.386   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(3)
    SLICE_X52Y148.CLK    Tas                   0.030   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iTDO
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.823ns (2.939ns logic, 4.884ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.766ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y37.DOADO1  Trcko_DO              2.073   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    SLICE_X46Y184.A1     net (fanout=1)        1.306   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data(55)
    SLICE_X46Y184.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_152
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_152
    SLICE_X47Y182.B2     net (fanout=1)        0.725   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_152
    SLICE_X47Y182.B      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_146
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X45Y173.D2     net (fanout=1)        0.938   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X45Y173.CMUX   Topdc                 0.348   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X41Y165.D5     net (fanout=1)        0.756   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X41Y165.D      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X52Y148.A4     net (fanout=1)        1.386   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(3)
    SLICE_X52Y148.CLK    Tas                   0.030   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iTDO
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.766ns (2.655ns logic, 5.111ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.760ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y37.DOADO11 Trcko_DO              2.073   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    SLICE_X37Y173.A1     net (fanout=1)        1.408   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data(66)
    SLICE_X37Y173.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_11
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_122
    SLICE_X37Y173.D3     net (fanout=1)        0.446   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_122
    SLICE_X37Y173.CMUX   Topdc                 0.348   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_11
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7
    SLICE_X45Y173.C1     net (fanout=1)        0.825   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7
    SLICE_X45Y173.CMUX   Tilo                  0.352   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X41Y165.D5     net (fanout=1)        0.756   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X41Y165.D      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X52Y148.A4     net (fanout=1)        1.386   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(3)
    SLICE_X52Y148.CLK    Tas                   0.030   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iTDO
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.760ns (2.939ns logic, 4.821ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA (SLICE_X68Y173.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.950ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y139.AQ     Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X63Y139.A5     net (fanout=1)        0.178   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
    SLICE_X63Y139.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X39Y175.A5     net (fanout=11)       3.035   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X39Y175.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn(10)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X68Y173.CE     net (fanout=20)       2.171   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(25)
    SLICE_X68Y173.CLK    Tceck                 0.093   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
    -------------------------------------------------  ---------------------------
    Total                                      5.950ns (0.566ns logic, 5.384ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.722ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y148.CQ     Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X52Y153.A3     net (fanout=4)        0.629   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(2)
    SLICE_X52Y153.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID_SEL(0)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X39Y175.A3     net (fanout=11)       2.356   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID_SEL(0)
    SLICE_X39Y175.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn(10)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X68Y173.CE     net (fanout=20)       2.171   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(25)
    SLICE_X68Y173.CLK    Tceck                 0.093   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
    -------------------------------------------------  ---------------------------
    Total                                      5.722ns (0.566ns logic, 5.156ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.716ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y154.AQ     Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(11)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X42Y169.A2     net (fanout=8)        2.207   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(8)
    SLICE_X42Y169.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X39Y175.A4     net (fanout=1)        0.772   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCOMMAND_SEL(5)
    SLICE_X39Y175.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn(10)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X68Y173.CE     net (fanout=20)       2.171   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(25)
    SLICE_X68Y173.CLK    Tceck                 0.093   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
    -------------------------------------------------  ---------------------------
    Total                                      5.716ns (0.566ns logic, 5.150ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB (SLICE_X68Y173.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.950ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y139.AQ     Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X63Y139.A5     net (fanout=1)        0.178   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
    SLICE_X63Y139.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X39Y175.A5     net (fanout=11)       3.035   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X39Y175.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn(10)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X68Y173.CE     net (fanout=20)       2.171   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(25)
    SLICE_X68Y173.CLK    Tceck                 0.093   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
    -------------------------------------------------  ---------------------------
    Total                                      5.950ns (0.566ns logic, 5.384ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.722ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y148.CQ     Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X52Y153.A3     net (fanout=4)        0.629   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(2)
    SLICE_X52Y153.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID_SEL(0)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X39Y175.A3     net (fanout=11)       2.356   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID_SEL(0)
    SLICE_X39Y175.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn(10)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X68Y173.CE     net (fanout=20)       2.171   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(25)
    SLICE_X68Y173.CLK    Tceck                 0.093   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
    -------------------------------------------------  ---------------------------
    Total                                      5.722ns (0.566ns logic, 5.156ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.716ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y154.AQ     Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(11)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X42Y169.A2     net (fanout=8)        2.207   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(8)
    SLICE_X42Y169.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X39Y175.A4     net (fanout=1)        0.772   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCOMMAND_SEL(5)
    SLICE_X39Y175.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn(10)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X68Y173.CE     net (fanout=20)       2.171   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(25)
    SLICE_X68Y173.CLK    Tceck                 0.093   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
    -------------------------------------------------  ---------------------------
    Total                                      5.716ns (0.566ns logic, 5.150ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg (SLICE_X52Y148.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y148.BQ     Tcko                  0.098   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X52Y148.A6     net (fanout=4)        0.054   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(1)
    SLICE_X52Y148.CLK    Tah         (-Th)     0.076   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iTDO
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.022ns logic, 0.054ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X38Y163.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y163.AQ     Tcko                  0.115   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    SLICE_X38Y163.A5     net (fanout=1)        0.067   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
    SLICE_X38Y163.CLK    Tah         (-Th)     0.076   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (0.039ns logic, 0.067ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE (SLICE_X46Y168.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y168.CQ     Tcko                  0.098   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE
    SLICE_X46Y168.CX     net (fanout=3)        0.107   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide(2)
    SLICE_X46Y168.CLK    Tckdi       (-Th)     0.089   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.009ns logic, 0.107ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X2Y36.CLKARDCLKL
  Clock network: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0)
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X2Y34.CLKARDCLKL
  Clock network: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0)
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X3Y36.CLKARDCLKL
  Clock network: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.559ns.
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X52Y154.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT rising
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y122.BQ     Tcko                  0.381   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
    SLICE_X62Y136.D5     net (fanout=3)        1.125   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
    SLICE_X62Y136.D      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET_CE
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X52Y154.CE     net (fanout=3)        1.666   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X52Y154.CLK    Tceck                 0.284   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCOMMAND_GRP(1)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.524ns (0.733ns logic, 2.791ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X52Y154.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT rising
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y122.BQ     Tcko                  0.381   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
    SLICE_X62Y136.D5     net (fanout=3)        1.125   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
    SLICE_X62Y136.D      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET_CE
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X52Y154.CE     net (fanout=3)        1.666   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X52Y154.CLK    Tceck                 0.284   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCOMMAND_GRP(1)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.524ns (0.733ns logic, 2.791ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X53Y154.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.344ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT rising
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y122.BQ     Tcko                  0.381   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
    SLICE_X62Y136.D5     net (fanout=3)        1.125   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
    SLICE_X62Y136.D      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET_CE
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X53Y154.CE     net (fanout=3)        1.452   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X53Y154.CLK    Tceck                 0.318   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(11)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.344ns (0.767ns logic, 2.577ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X53Y148.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.193ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT rising
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y122.BQ     Tcko                  0.115   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
    SLICE_X62Y136.D5     net (fanout=3)        0.559   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
    SLICE_X62Y136.D      Tilo                  0.034   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET_CE
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X53Y148.CE     net (fanout=3)        0.480   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X53Y148.CLK    Tckce       (-Th)    -0.005   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.193ns (0.154ns logic, 1.039ns route)
                                                       (12.9% logic, 87.1% route)
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X53Y148.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.193ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT rising
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y122.BQ     Tcko                  0.115   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
    SLICE_X62Y136.D5     net (fanout=3)        0.559   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
    SLICE_X62Y136.D      Tilo                  0.034   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET_CE
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X53Y148.CE     net (fanout=3)        0.480   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X53Y148.CLK    Tckce       (-Th)    -0.005   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.193ns (0.154ns logic, 1.039ns route)
                                                       (12.9% logic, 87.1% route)
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X53Y148.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.193ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT rising
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y122.BQ     Tcko                  0.115   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
    SLICE_X62Y136.D5     net (fanout=3)        0.559   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
    SLICE_X62Y136.D      Tilo                  0.034   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET_CE
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X53Y148.CE     net (fanout=3)        0.480   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X53Y148.CLK    Tckce       (-Th)    -0.005   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.193ns (0.154ns logic, 1.039ns route)
                                                       (12.9% logic, 87.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.726ns.
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (SLICE_X68Y122.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT rising
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y122.BQ     Tcko                  0.381   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
    SLICE_X68Y122.B4     net (fanout=3)        0.282   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
    SLICE_X68Y122.CLK    Tas                   0.028   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD_n
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.409ns logic, 0.282ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (SLICE_X68Y122.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT rising
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y122.BQ     Tcko                  0.115   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
    SLICE_X68Y122.B4     net (fanout=3)        0.102   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
    SLICE_X68Y122.CLK    Tah         (-Th)     0.077   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD_n
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (0.038ns logic, 0.102ns route)
                                                       (27.1% logic, 72.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 2285 paths analyzed, 269 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[56].U_GAND_IREG (SLICE_X69Y182.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.950ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[56].U_GAND_IREG (FF)
  Data Path Delay:      6.915ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Destination Clock:    clk_200MHz_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[56].U_GAND_IREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y139.AQ     Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X63Y139.A5     net (fanout=1)        0.178   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
    SLICE_X63Y139.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X39Y175.A5     net (fanout=11)       3.035   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X39Y175.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn(10)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X69Y182.SR     net (fanout=20)       2.808   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(25)
    SLICE_X69Y182.CLK    Trck                  0.421   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly(59)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[56].U_GAND_IREG
    -------------------------------------------------  ---------------------------
    Total                                      6.915ns (0.894ns logic, 6.021ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.722ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[56].U_GAND_IREG (FF)
  Data Path Delay:      6.687ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Destination Clock:    clk_200MHz_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[56].U_GAND_IREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y148.CQ     Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X52Y153.A3     net (fanout=4)        0.629   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(2)
    SLICE_X52Y153.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID_SEL(0)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X39Y175.A3     net (fanout=11)       2.356   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID_SEL(0)
    SLICE_X39Y175.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn(10)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X69Y182.SR     net (fanout=20)       2.808   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(25)
    SLICE_X69Y182.CLK    Trck                  0.421   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly(59)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[56].U_GAND_IREG
    -------------------------------------------------  ---------------------------
    Total                                      6.687ns (0.894ns logic, 5.793ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.716ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[56].U_GAND_IREG (FF)
  Data Path Delay:      6.681ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Destination Clock:    clk_200MHz_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[56].U_GAND_IREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y154.AQ     Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(11)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X42Y169.A2     net (fanout=8)        2.207   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(8)
    SLICE_X42Y169.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X39Y175.A4     net (fanout=1)        0.772   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCOMMAND_SEL(5)
    SLICE_X39Y175.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn(10)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X69Y182.SR     net (fanout=20)       2.808   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(25)
    SLICE_X69Y182.CLK    Trck                  0.421   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly(59)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[56].U_GAND_IREG
    -------------------------------------------------  ---------------------------
    Total                                      6.681ns (0.894ns logic, 5.787ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[57].U_GAND_IREG (SLICE_X69Y182.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.950ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[57].U_GAND_IREG (FF)
  Data Path Delay:      6.915ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Destination Clock:    clk_200MHz_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[57].U_GAND_IREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y139.AQ     Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X63Y139.A5     net (fanout=1)        0.178   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
    SLICE_X63Y139.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X39Y175.A5     net (fanout=11)       3.035   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X39Y175.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn(10)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X69Y182.SR     net (fanout=20)       2.808   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(25)
    SLICE_X69Y182.CLK    Trck                  0.421   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly(59)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[57].U_GAND_IREG
    -------------------------------------------------  ---------------------------
    Total                                      6.915ns (0.894ns logic, 6.021ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.722ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[57].U_GAND_IREG (FF)
  Data Path Delay:      6.687ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Destination Clock:    clk_200MHz_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[57].U_GAND_IREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y148.CQ     Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X52Y153.A3     net (fanout=4)        0.629   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(2)
    SLICE_X52Y153.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID_SEL(0)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X39Y175.A3     net (fanout=11)       2.356   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID_SEL(0)
    SLICE_X39Y175.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn(10)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X69Y182.SR     net (fanout=20)       2.808   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(25)
    SLICE_X69Y182.CLK    Trck                  0.421   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly(59)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[57].U_GAND_IREG
    -------------------------------------------------  ---------------------------
    Total                                      6.687ns (0.894ns logic, 5.793ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.716ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[57].U_GAND_IREG (FF)
  Data Path Delay:      6.681ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Destination Clock:    clk_200MHz_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[57].U_GAND_IREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y154.AQ     Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(11)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X42Y169.A2     net (fanout=8)        2.207   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(8)
    SLICE_X42Y169.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X39Y175.A4     net (fanout=1)        0.772   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCOMMAND_SEL(5)
    SLICE_X39Y175.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn(10)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X69Y182.SR     net (fanout=20)       2.808   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(25)
    SLICE_X69Y182.CLK    Trck                  0.421   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly(59)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[57].U_GAND_IREG
    -------------------------------------------------  ---------------------------
    Total                                      6.681ns (0.894ns logic, 5.787ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[58].U_GAND_IREG (SLICE_X69Y182.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.950ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[58].U_GAND_IREG (FF)
  Data Path Delay:      6.915ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Destination Clock:    clk_200MHz_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[58].U_GAND_IREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y139.AQ     Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X63Y139.A5     net (fanout=1)        0.178   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
    SLICE_X63Y139.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X39Y175.A5     net (fanout=11)       3.035   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X39Y175.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn(10)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X69Y182.SR     net (fanout=20)       2.808   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(25)
    SLICE_X69Y182.CLK    Trck                  0.421   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly(59)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[58].U_GAND_IREG
    -------------------------------------------------  ---------------------------
    Total                                      6.915ns (0.894ns logic, 6.021ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.722ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[58].U_GAND_IREG (FF)
  Data Path Delay:      6.687ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Destination Clock:    clk_200MHz_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[58].U_GAND_IREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y148.CQ     Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X52Y153.A3     net (fanout=4)        0.629   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(2)
    SLICE_X52Y153.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID_SEL(0)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X39Y175.A3     net (fanout=11)       2.356   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID_SEL(0)
    SLICE_X39Y175.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn(10)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X69Y182.SR     net (fanout=20)       2.808   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(25)
    SLICE_X69Y182.CLK    Trck                  0.421   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly(59)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[58].U_GAND_IREG
    -------------------------------------------------  ---------------------------
    Total                                      6.687ns (0.894ns logic, 5.793ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.716ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[58].U_GAND_IREG (FF)
  Data Path Delay:      6.681ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Destination Clock:    clk_200MHz_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[58].U_GAND_IREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y154.AQ     Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(11)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X42Y169.A2     net (fanout=8)        2.207   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(8)
    SLICE_X42Y169.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X39Y175.A4     net (fanout=1)        0.772   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCOMMAND_SEL(5)
    SLICE_X39Y175.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn(10)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X69Y182.SR     net (fanout=20)       2.808   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(25)
    SLICE_X69Y182.CLK    Trck                  0.421   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly(59)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[58].U_GAND_IREG
    -------------------------------------------------  ---------------------------
    Total                                      6.681ns (0.894ns logic, 5.787ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X36Y175.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.106ns (datapath - clock path skew - uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (FF)
  Data Path Delay:      0.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Destination Clock:    clk_200MHz_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y175.DQ     Tcko                  0.098   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec(8)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    SLICE_X36Y175.D5     net (fanout=2)        0.120   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec(8)
    SLICE_X36Y175.CLK    Tah         (-Th)     0.077   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR(7)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.021ns logic, 0.120ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X36Y174.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.107ns (datapath - clock path skew - uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (FF)
  Data Path Delay:      0.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Destination Clock:    clk_200MHz_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y174.DQ     Tcko                  0.098   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec(4)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    SLICE_X36Y174.D5     net (fanout=2)        0.121   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec(4)
    SLICE_X36Y174.CLK    Tah         (-Th)     0.077   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (0.021ns logic, 0.121ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_RISING (SLICE_X40Y165.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.244ns (datapath - clock path skew - uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Data Path Delay:      0.279ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Destination Clock:    clk_200MHz_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y165.CQ     Tcko                  0.098   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    SLICE_X40Y165.SR     net (fanout=1)        0.133   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
    SLICE_X40Y165.CLK    Tremck      (-Th)    -0.048   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.146ns logic, 0.133ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 356 paths analyzed, 340 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X37Y165.A1), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.424ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.389ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200MHz_BUFG rising
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y173.BMUX   Tshcko                0.468   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ
    SLICE_X35Y173.D2     net (fanout=1)        0.595   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat(5)
    SLICE_X35Y173.D      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X35Y171.B3     net (fanout=1)        0.578   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X35Y171.B      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127_SW0
    SLICE_X35Y171.C2     net (fanout=1)        0.581   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/N42
    SLICE_X35Y171.C      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O128
    SLICE_X37Y165.A1     net (fanout=1)        0.890   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
    SLICE_X37Y165.CLK    Tas                   0.073   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.389ns (0.745ns logic, 2.644ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.288ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.253ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200MHz_BUFG rising
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y173.DMUX   Tshcko                0.465   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    SLICE_X35Y173.D3     net (fanout=1)        0.462   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat(7)
    SLICE_X35Y173.D      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X35Y171.B3     net (fanout=1)        0.578   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X35Y171.B      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127_SW0
    SLICE_X35Y171.C2     net (fanout=1)        0.581   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/N42
    SLICE_X35Y171.C      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O128
    SLICE_X37Y165.A1     net (fanout=1)        0.890   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
    SLICE_X37Y165.CLK    Tas                   0.073   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.253ns (0.742ns logic, 2.511ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.286ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.251ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200MHz_BUFG rising
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y173.AMUX   Tshcko                0.465   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ
    SLICE_X35Y173.D1     net (fanout=1)        0.460   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat(4)
    SLICE_X35Y173.D      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X35Y171.B3     net (fanout=1)        0.578   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X35Y171.B      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127_SW0
    SLICE_X35Y171.C2     net (fanout=1)        0.581   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/N42
    SLICE_X35Y171.C      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O128
    SLICE_X37Y165.A1     net (fanout=1)        0.890   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
    SLICE_X37Y165.CLK    Tas                   0.073   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.251ns (0.742ns logic, 2.509ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA (SLICE_X68Y173.A2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.903ns (data path)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[0].U_GAND_IREG (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA (FF)
  Data Path Delay:      1.903ns (Levels of Logic = 0)
  Source Clock:         clk_200MHz_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[0].U_GAND_IREG to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y171.AQ     Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[0].U_GAND_IREG
    SLICE_X68Y173.A2     net (fanout=1)        1.566   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly(0)
    -------------------------------------------------  ---------------------------
    Total                                      1.903ns (0.337ns logic, 1.566ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB (SLICE_X68Y173.B2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.779ns (data path)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[5].U_GAND_IREG (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB (FF)
  Data Path Delay:      1.779ns (Levels of Logic = 0)
  Source Clock:         clk_200MHz_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[5].U_GAND_IREG to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y171.BMUX   Tshcko                0.420   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[5].U_GAND_IREG
    SLICE_X68Y173.B2     net (fanout=1)        1.359   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly(5)
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (0.420ns logic, 1.359ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X37Y165.A1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.986ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.951ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(13) falling
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y163.AQ     Tcklo                 0.355   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X38Y163.A6     net (fanout=1)        0.247   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X38Y163.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X39Y165.C1     net (fanout=2)        0.596   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X39Y165.C      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/HALT_pulse
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O126
    SLICE_X35Y171.C5     net (fanout=1)        0.586   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
    SLICE_X35Y171.C      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O128
    SLICE_X37Y165.A1     net (fanout=1)        0.890   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
    SLICE_X37Y165.CLK    Tas                   0.073   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (0.632ns logic, 2.319ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X39Y163.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.873ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.838ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(13) falling
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y163.AQ     Tcklo                 0.355   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X38Y163.A6     net (fanout=1)        0.247   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X38Y163.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X39Y163.AX     net (fanout=2)        0.134   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X39Y163.CLK    Tdick                 0.034   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.457ns logic, 0.381ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X38Y163.A6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.667ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(13) falling
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y163.AQ     Tcklo                 0.355   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X38Y163.A6     net (fanout=1)        0.247   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X38Y163.CLK    Tas                   0.030   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.385ns logic, 0.247ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X38Y163.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.078ns (datapath - clock path skew - uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(13) falling
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y163.AQ     Tcklo                 0.095   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X38Y163.A6     net (fanout=1)        0.094   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X38Y163.CLK    Tah         (-Th)     0.076   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.019ns logic, 0.094ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X39Y163.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.167ns (datapath - clock path skew - uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.202ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(13) falling
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y163.AQ     Tcklo                 0.095   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X38Y163.A6     net (fanout=1)        0.094   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X38Y163.A      Tilo                  0.034   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X39Y163.AX     net (fanout=2)        0.055   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X39Y163.CLK    Tckdi       (-Th)     0.076   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.202ns (0.053ns logic, 0.149ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X37Y165.A1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.970ns (datapath - clock path skew - uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.005ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(13) falling
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y163.AQ     Tcklo                 0.095   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X38Y163.A6     net (fanout=1)        0.094   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X38Y163.A      Tilo                  0.034   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X39Y165.C1     net (fanout=2)        0.215   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X39Y165.C      Tilo                  0.034   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/HALT_pulse
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O126
    SLICE_X35Y171.C5     net (fanout=1)        0.223   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
    SLICE_X35Y171.C      Tilo                  0.034   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O128
    SLICE_X37Y165.A1     net (fanout=1)        0.331   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
    SLICE_X37Y165.CLK    Tah         (-Th)     0.055   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.005ns (0.142ns logic, 0.863ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X37Y163.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.705ns (data path)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.705ns (Levels of Logic = 2)
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y139.AQ     Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X63Y139.A5     net (fanout=1)        0.178   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
    SLICE_X63Y139.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X40Y163.C1     net (fanout=11)       2.496   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X40Y163.CMUX   Tilo                  0.225   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X37Y163.CLK    net (fanout=4)        0.401   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(13)
    -------------------------------------------------  ---------------------------
    Total                                      3.705ns (0.630ns logic, 3.075ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.318ns (data path)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.318ns (Levels of Logic = 2)
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y148.CQ     Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X52Y153.A3     net (fanout=4)        0.629   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(2)
    SLICE_X52Y153.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID_SEL(0)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X40Y163.C2     net (fanout=11)       1.658   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID_SEL(0)
    SLICE_X40Y163.CMUX   Tilo                  0.225   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X37Y163.CLK    net (fanout=4)        0.401   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(13)
    -------------------------------------------------  ---------------------------
    Total                                      3.318ns (0.630ns logic, 2.688ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.254ns (data path)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.254ns (Levels of Logic = 2)
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y148.DQ     Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X52Y153.A4     net (fanout=4)        0.565   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(3)
    SLICE_X52Y153.A      Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID_SEL(0)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X40Y163.C2     net (fanout=11)       1.658   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID_SEL(0)
    SLICE_X40Y163.CMUX   Tilo                  0.225   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X37Y163.CLK    net (fanout=4)        0.401   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(13)
    -------------------------------------------------  ---------------------------
    Total                                      3.254ns (0.630ns logic, 2.624ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X37Y163.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.801ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.333ns (Levels of Logic = 0)
  Clock Path Skew:      -1.433ns (2.209 - 3.642)
  Source Clock:         clk_200MHz_BUFG rising at 0.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(13) falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y163.AQ     Tcko                  0.381   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iARM
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X37Y163.SR     net (fanout=9)        0.655   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iARM
    SLICE_X37Y163.CLK    Trck                  0.297   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.333ns (0.678ns logic, 0.655ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X37Y163.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.175ns (datapath - clock path skew - uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.258ns (1.836 - 1.578)
  Source Clock:         clk_200MHz_BUFG rising at 0.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(13) falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y163.AQ     Tcko                  0.115   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iARM
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X37Y163.SR     net (fanout=9)        0.278   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iARM
    SLICE_X37Y163.CLK    Tremck      (-Th)    -0.075   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.190ns logic, 0.278ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_5cc36873 = PERIOD TIMEGRP "clk_5cc36873" 5 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_5cc36873 = PERIOD TIMEGRP "clk_5cc36873" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y36.CLKBWRCLKL
  Clock network: clk_200MHz_BUFG
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y34.CLKBWRCLKL
  Clock network: clk_200MHz_BUFG
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X3Y36.CLKBWRCLKL
  Clock network: clk_200MHz_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50% 
PRIORITY 100;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Logical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y15.MGTREFCLKRX0
  Clock network: sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Logical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y15.MGTREFCLKTX0
  Clock network: sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Logical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y14.MGTREFCLKRX0
  Clock network: sys_clk_c
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 
50% PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 78019 paths analyzed, 32713 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.814ns.
--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y28.ENARDENL), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theTlpControl/rx_Itf/CplD_Channel/eb_FIFO_we_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.695ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (1.548 - 1.596)
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theTlpControl/rx_Itf/CplD_Channel/eb_FIFO_we_i to LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X107Y135.BQ       Tcko                  0.337   theTlpControl/Regs_WrMaskB<1>
                                                          theTlpControl/rx_Itf/CplD_Channel/eb_FIFO_we_i
    SLICE_X95Y159.B4        net (fanout=33)       1.745   theTlpControl/rx_Itf/eb_FIFO_we_CplD
    SLICE_X95Y159.B         Tilo                  0.068   eb_we
                                                          theTlpControl/rx_Itf/eb_FIFO_we_i1
    SLICE_X88Y162.A3        net (fanout=12)       0.954   eb_we
    SLICE_X88Y162.A         Tilo                  0.068   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<5>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<5>11
    RAMB36_X2Y28.ENARDENL   net (fanout=14)       4.122   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<5>
    RAMB36_X2Y28.CLKARDCLKL Trcck_RDEN            0.401   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         7.695ns (0.874ns logic, 6.821ns route)
                                                          (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theTlpControl/rx_Itf/MWr_Channel/eb_FIFO_we_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.375ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (1.548 - 1.578)
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theTlpControl/rx_Itf/MWr_Channel/eb_FIFO_we_i to LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X114Y145.CQ       Tcko                  0.381   theTlpControl/rx_Itf/MWr_Channel/RxMWrTrn_State_FSM_FFd2
                                                          theTlpControl/rx_Itf/MWr_Channel/eb_FIFO_we_i
    SLICE_X95Y159.B6        net (fanout=1)        1.381   theTlpControl/rx_Itf/eb_FIFO_we_MWr
    SLICE_X95Y159.B         Tilo                  0.068   eb_we
                                                          theTlpControl/rx_Itf/eb_FIFO_we_i1
    SLICE_X88Y162.A3        net (fanout=12)       0.954   eb_we
    SLICE_X88Y162.A         Tilo                  0.068   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<5>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<5>11
    RAMB36_X2Y28.ENARDENL   net (fanout=14)       4.122   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<5>
    RAMB36_X2Y28.CLKARDCLKL Trcck_RDEN            0.401   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         7.375ns (0.918ns logic, 6.457ns route)
                                                          (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.070ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (1.548 - 1.638)
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y147.AQ        Tcko                  0.337   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X88Y162.A4        net (fanout=13)       1.142   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X88Y162.A         Tilo                  0.068   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<5>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<5>11
    RAMB36_X2Y28.ENARDENL   net (fanout=14)       4.122   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<5>
    RAMB36_X2Y28.CLKARDCLKL Trcck_RDEN            0.401   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.070ns (0.806ns logic, 5.264ns route)
                                                          (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y28.ENARDENU), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theTlpControl/rx_Itf/CplD_Channel/eb_FIFO_we_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.695ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (1.548 - 1.596)
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theTlpControl/rx_Itf/CplD_Channel/eb_FIFO_we_i to LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X107Y135.BQ       Tcko                  0.337   theTlpControl/Regs_WrMaskB<1>
                                                          theTlpControl/rx_Itf/CplD_Channel/eb_FIFO_we_i
    SLICE_X95Y159.B4        net (fanout=33)       1.745   theTlpControl/rx_Itf/eb_FIFO_we_CplD
    SLICE_X95Y159.B         Tilo                  0.068   eb_we
                                                          theTlpControl/rx_Itf/eb_FIFO_we_i1
    SLICE_X88Y162.A3        net (fanout=12)       0.954   eb_we
    SLICE_X88Y162.A         Tilo                  0.068   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<5>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<5>11
    RAMB36_X2Y28.ENARDENU   net (fanout=14)       4.122   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<5>
    RAMB36_X2Y28.CLKARDCLKU Trcck_RDEN            0.401   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         7.695ns (0.874ns logic, 6.821ns route)
                                                          (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theTlpControl/rx_Itf/MWr_Channel/eb_FIFO_we_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.375ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (1.548 - 1.578)
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theTlpControl/rx_Itf/MWr_Channel/eb_FIFO_we_i to LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X114Y145.CQ       Tcko                  0.381   theTlpControl/rx_Itf/MWr_Channel/RxMWrTrn_State_FSM_FFd2
                                                          theTlpControl/rx_Itf/MWr_Channel/eb_FIFO_we_i
    SLICE_X95Y159.B6        net (fanout=1)        1.381   theTlpControl/rx_Itf/eb_FIFO_we_MWr
    SLICE_X95Y159.B         Tilo                  0.068   eb_we
                                                          theTlpControl/rx_Itf/eb_FIFO_we_i1
    SLICE_X88Y162.A3        net (fanout=12)       0.954   eb_we
    SLICE_X88Y162.A         Tilo                  0.068   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<5>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<5>11
    RAMB36_X2Y28.ENARDENU   net (fanout=14)       4.122   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<5>
    RAMB36_X2Y28.CLKARDCLKU Trcck_RDEN            0.401   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         7.375ns (0.918ns logic, 6.457ns route)
                                                          (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.070ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (1.548 - 1.638)
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y147.AQ        Tcko                  0.337   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X88Y162.A4        net (fanout=13)       1.142   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X88Y162.A         Tilo                  0.068   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<5>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<5>11
    RAMB36_X2Y28.ENARDENU   net (fanout=14)       4.122   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<5>
    RAMB36_X2Y28.CLKARDCLKU Trcck_RDEN            0.401   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.070ns (0.806ns logic, 5.264ns route)
                                                          (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y36.DIPADIP0), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theTlpControl/rx_Itf/CplD_Channel/eb_FIFO_we_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.753ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (1.674 - 1.596)
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theTlpControl/rx_Itf/CplD_Channel/eb_FIFO_we_i to LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X107Y135.BQ       Tcko                  0.337   theTlpControl/Regs_WrMaskB<1>
                                                          theTlpControl/rx_Itf/CplD_Channel/eb_FIFO_we_i
    SLICE_X116Y151.D3       net (fanout=33)       1.478   theTlpControl/rx_Itf/eb_FIFO_we_CplD
    SLICE_X116Y151.DMUX     Tilo                  0.190   eb_din<19>
                                                          theTlpControl/rx_Itf/Mmux_eb_FIFO_din_i101
    RAMB36_X1Y36.DIPADIP0   net (fanout=16)       5.041   eb_din<18>
    RAMB36_X1Y36.CLKARDCLKL Trdck_DIPA            0.707   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         7.753ns (1.234ns logic, 6.519ns route)
                                                          (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theTlpControl/rx_Itf/MWr_Channel/eb_FIFO_din_i_18 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.102ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.674 - 1.598)
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theTlpControl/rx_Itf/MWr_Channel/eb_FIFO_din_i_18 to LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X111Y151.DQ       Tcko                  0.337   theTlpControl/rx_Itf/eb_FIFO_din_MWr<18>
                                                          theTlpControl/rx_Itf/MWr_Channel/eb_FIFO_din_i_18
    SLICE_X116Y151.D2       net (fanout=1)        0.821   theTlpControl/rx_Itf/eb_FIFO_din_MWr<18>
    SLICE_X116Y151.DMUX     Tilo                  0.196   eb_din<19>
                                                          theTlpControl/rx_Itf/Mmux_eb_FIFO_din_i101
    RAMB36_X1Y36.DIPADIP0   net (fanout=16)       5.041   eb_din<18>
    RAMB36_X1Y36.CLKARDCLKL Trdck_DIPA            0.707   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         7.102ns (1.240ns logic, 5.862ns route)
                                                          (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theTlpControl/rx_Itf/CplD_Channel/eb_FIFO_din_i_18 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.819ns (Levels of Logic = 1)
  Clock Path Skew:      0.117ns (1.674 - 1.557)
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theTlpControl/rx_Itf/CplD_Channel/eb_FIFO_din_i_18 to LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X120Y151.AMUX     Tshcko                0.465   theTlpControl/rx_Itf/eb_FIFO_din_CplD<24>
                                                          theTlpControl/rx_Itf/CplD_Channel/eb_FIFO_din_i_18
    SLICE_X116Y151.D4       net (fanout=1)        0.415   theTlpControl/rx_Itf/eb_FIFO_din_CplD<18>
    SLICE_X116Y151.DMUX     Tilo                  0.191   eb_din<19>
                                                          theTlpControl/rx_Itf/Mmux_eb_FIFO_din_i101
    RAMB36_X1Y36.DIPADIP0   net (fanout=16)       5.041   eb_din<18>
    RAMB36_X1Y36.CLKARDCLKL Trdck_DIPA            0.707   LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_H2B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.819ns (1.363ns logic, 5.456ns route)
                                                          (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i (PCIE_X0Y1.TRNTD0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/tx_Itf/trn_td_i_0 (FF)
  Destination:          make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (0.533 - 0.440)
  Source Clock:         trn_clk rising at 8.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/tx_Itf/trn_td_i_0 to make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y120.CQ    Tcko                  0.115   trn_td<0>
                                                       theTlpControl/tx_Itf/trn_td_i_0
    PCIE_X0Y1.TRNTD0     net (fanout=1)        0.463   trn_td<0>
    PCIE_X0Y1.USERCLK    Tpcickd_TRN (-Th)     0.466   make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
                                                       make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (-0.351ns logic, 0.463ns route)
                                                       (-313.4% logic, 413.4% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i (PCIE_X0Y1.PIPERX3STATUS2), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q_2 (FF)
  Destination:          make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.102ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.533 - 0.452)
  Source Clock:         make4Lanes.pcieCore/pipe_clk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q_2 to make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X149Y123.CQ        Tcko                  0.098   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q<2>
                                                           make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q_2
    SLICE_X149Y123.D1        net (fanout=1)        0.158   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q<2>
    SLICE_X149Y123.D         Tilo                  0.034   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q<2>
                                                           make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RX_STATUS31
    PCIE_X0Y1.PIPERX3STATUS2 net (fanout=1)        0.236   make4Lanes.pcieCore/pcie_2_0_i/PIPERX3STATUS<2>
    PCIE_X0Y1.PIPECLK        Tpcickc_MGT3(-Th)     0.424   make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
                                                           make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
    -----------------------------------------------------  ---------------------------
    Total                                          0.102ns (-0.292ns logic, 0.394ns route)
                                                           (-286.3% logic, 386.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2 (FF)
  Destination:          make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.533 - 0.452)
  Source Clock:         make4Lanes.pcieCore/pipe_clk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2 to make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X150Y124.BQ        Tcko                  0.098   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/awake_in_progress_q
                                                           make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
    SLICE_X149Y123.D3        net (fanout=7)        0.401   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
    SLICE_X149Y123.D         Tilo                  0.034   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q<2>
                                                           make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RX_STATUS31
    PCIE_X0Y1.PIPERX3STATUS2 net (fanout=1)        0.236   make4Lanes.pcieCore/pcie_2_0_i/PIPERX3STATUS<2>
    PCIE_X0Y1.PIPECLK        Tpcickc_MGT3(-Th)     0.424   make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
                                                           make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
    -----------------------------------------------------  ---------------------------
    Total                                          0.345ns (-0.292ns logic, 0.637ns route)
                                                           (-84.6% logic, 184.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd1 (FF)
  Destination:          make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.370ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.533 - 0.452)
  Source Clock:         make4Lanes.pcieCore/pipe_clk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd1 to make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X150Y124.AQ        Tcko                  0.098   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/awake_in_progress_q
                                                           make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd1
    SLICE_X149Y123.D4        net (fanout=7)        0.426   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd1
    SLICE_X149Y123.D         Tilo                  0.034   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q<2>
                                                           make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RX_STATUS31
    PCIE_X0Y1.PIPERX3STATUS2 net (fanout=1)        0.236   make4Lanes.pcieCore/pcie_2_0_i/PIPERX3STATUS<2>
    PCIE_X0Y1.PIPECLK        Tpcickc_MGT3(-Th)     0.424   make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
                                                           make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
    -----------------------------------------------------  ---------------------------
    Total                                          0.370ns (-0.292ns logic, 0.662ns route)
                                                           (-78.9% logic, 178.9% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i (PCIE_X0Y1.PIPERX2DATA4), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q_4 (FF)
  Destination:          make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (0.533 - 0.449)
  Source Clock:         make4Lanes.pcieCore/pipe_clk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q_4 to make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X148Y130.AQ      Tcko                  0.115   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q<7>
                                                         make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q_4
    SLICE_X149Y130.A3      net (fanout=2)        0.165   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q<4>
    SLICE_X149Y130.AMUX    Tilo                  0.079   make4Lanes.pcieCore/pcie_clocking_i/reg_clock_locked<1>
                                                         make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<7:0>51
    PCIE_X0Y1.PIPERX2DATA4 net (fanout=1)        0.231   make4Lanes.pcieCore/pcie_2_0_i/PIPERX2DATA<4>
    PCIE_X0Y1.PIPECLK      Tpcickc_MGT2(-Th)     0.483   make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
                                                         make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.107ns (-0.289ns logic, 0.396ns route)
                                                         (-270.1% logic, 370.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q (FF)
  Destination:          make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.533 - 0.450)
  Source Clock:         make4Lanes.pcieCore/pipe_clk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q to make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X153Y131.CQ      Tcko                  0.098   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
                                                         make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
    SLICE_X149Y130.A4      net (fanout=4)        0.202   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
    SLICE_X149Y130.AMUX    Tilo                  0.078   make4Lanes.pcieCore/pcie_clocking_i/reg_clock_locked<1>
                                                         make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<7:0>51
    PCIE_X0Y1.PIPERX2DATA4 net (fanout=1)        0.231   make4Lanes.pcieCore/pcie_2_0_i/PIPERX2DATA<4>
    PCIE_X0Y1.PIPECLK      Tpcickc_MGT2(-Th)     0.483   make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
                                                         make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.126ns (-0.307ns logic, 0.433ns route)
                                                         (-243.7% logic, 343.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Logical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Location pin: GTXE1_X0Y15.DCLK
  Clock network: make4Lanes.pcieCore/drp_clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Logical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Location pin: GTXE1_X0Y14.DCLK
  Clock network: make4Lanes.pcieCore/drp_clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Logical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Location pin: GTXE1_X0Y13.DCLK
  Clock network: make4Lanes.pcieCore/drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_clk_in_p = PERIOD TIMEGRP "adc_clk_in_p" 300 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_clk_in_p = PERIOD TIMEGRP "adc_clk_in_p" 300 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: DDRs_ctrl_module/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLKL
  Logical resource: DDRs_ctrl_module/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLKL
  Location pin: RAMB36_X4Y23.CLKBWRCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y23.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X1Y20.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_clk_in_n = PERIOD TIMEGRP "adc_clk_in_n" 300 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4948 paths analyzed, 3318 endpoints analyzed, 240 failing endpoints
 240 timing errors detected. (240 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.066ns.
--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y22.WEAU0), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          3.333ns
  Data Path Delay:      4.063ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (1.604 - 1.572)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y101.AQ        Tcko                  0.381   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X53Y99.A5         net (fanout=11)       0.464   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X53Y99.A          Tilo                  0.068   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<8>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X5Y22.WEAU0      net (fanout=458)      2.635   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X5Y22.CLKARDCLKU Trcck_WEA             0.515   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.063ns (0.964ns logic, 3.099ns route)
                                                          (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9467_1/fifowr_en (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          3.333ns
  Data Path Delay:      3.891ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (1.604 - 1.570)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9467_1/fifowr_en to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y100.BQ        Tcko                  0.381   fifowr_en
                                                          ad9467_1/fifowr_en
    SLICE_X53Y99.A6         net (fanout=12)       0.292   fifowr_en
    SLICE_X53Y99.A          Tilo                  0.068   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<8>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X5Y22.WEAU0      net (fanout=458)      2.635   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X5Y22.CLKARDCLKU Trcck_WEA             0.515   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.891ns (0.964ns logic, 2.927ns route)
                                                          (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y22.WEAL0), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          3.333ns
  Data Path Delay:      4.059ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (1.604 - 1.572)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y101.AQ        Tcko                  0.381   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X53Y99.A5         net (fanout=11)       0.464   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X53Y99.A          Tilo                  0.068   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<8>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X5Y22.WEAL0      net (fanout=458)      2.631   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X5Y22.CLKARDCLKL Trcck_WEA             0.515   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.059ns (0.964ns logic, 3.095ns route)
                                                          (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9467_1/fifowr_en (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          3.333ns
  Data Path Delay:      3.887ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (1.604 - 1.570)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9467_1/fifowr_en to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y100.BQ        Tcko                  0.381   fifowr_en
                                                          ad9467_1/fifowr_en
    SLICE_X53Y99.A6         net (fanout=12)       0.292   fifowr_en
    SLICE_X53Y99.A          Tilo                  0.068   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<8>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X5Y22.WEAL0      net (fanout=458)      2.631   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X5Y22.CLKARDCLKL Trcck_WEA             0.515   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.887ns (0.964ns logic, 2.923ns route)
                                                          (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y22.WEAU1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          3.333ns
  Data Path Delay:      4.034ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (1.604 - 1.572)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y101.AQ        Tcko                  0.381   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X53Y99.A5         net (fanout=11)       0.464   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X53Y99.A          Tilo                  0.068   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<8>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X5Y22.WEAU1      net (fanout=458)      2.606   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X5Y22.CLKARDCLKU Trcck_WEA             0.515   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.034ns (0.964ns logic, 3.070ns route)
                                                          (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9467_1/fifowr_en (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          3.333ns
  Data Path Delay:      3.862ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (1.604 - 1.570)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9467_1/fifowr_en to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y100.BQ        Tcko                  0.381   fifowr_en
                                                          ad9467_1/fifowr_en
    SLICE_X53Y99.A6         net (fanout=12)       0.292   fifowr_en
    SLICE_X53Y99.A          Tilo                  0.068   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<8>
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X5Y22.WEAU1      net (fanout=458)      2.606   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X5Y22.CLKARDCLKU Trcck_WEA             0.515   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.862ns (0.964ns logic, 2.898ns route)
                                                          (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adc_clk_in_n = PERIOD TIMEGRP "adc_clk_in_n" 300 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y17.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ad9467_1/real_data_out_46 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.157ns (0.617 - 0.460)
  Source Clock:         fifowr_clk rising at 3.333ns
  Destination Clock:    fifowr_clk rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ad9467_1/real_data_out_46 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X55Y93.CQ         Tcko                  0.098   user_wr_dinA<46>
                                                          ad9467_1/real_data_out_46
    RAMB36_X3Y17.DIADI0     net (fanout=8)        0.276   user_wr_dinA<46>
    RAMB36_X3Y17.CLKARDCLKL Trckd_DIA   (-Th)     0.198   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.176ns (-0.100ns logic, 0.276ns route)
                                                          (-56.8% logic, 156.8% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y18.DIADI7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ad9467_1/real_data_out_26 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.578 - 0.431)
  Source Clock:         fifowr_clk rising at 3.333ns
  Destination Clock:    fifowr_clk rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ad9467_1/real_data_out_26 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X40Y98.CQ         Tcko                  0.115   user_wr_dinA<26>
                                                          ad9467_1/real_data_out_26
    RAMB36_X2Y18.DIADI7     net (fanout=9)        0.249   user_wr_dinA<26>
    RAMB36_X2Y18.CLKARDCLKL Trckd_DIA   (-Th)     0.198   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.166ns (-0.083ns logic, 0.249ns route)
                                                          (-50.0% logic, 150.0% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y22.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ad9467_1/real_data_out_16 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (0.618 - 0.458)
  Source Clock:         fifowr_clk rising at 3.333ns
  Destination Clock:    fifowr_clk rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ad9467_1/real_data_out_16 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X50Y111.AQ        Tcko                  0.115   user_wr_dinA<18>
                                                          ad9467_1/real_data_out_16
    RAMB36_X3Y22.DIADI6     net (fanout=9)        0.264   user_wr_dinA<16>
    RAMB36_X3Y22.CLKARDCLKL Trckd_DIA   (-Th)     0.198   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.181ns (-0.083ns logic, 0.264ns route)
                                                          (-45.9% logic, 145.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_clk_in_n = PERIOD TIMEGRP "adc_clk_in_n" 300 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: DDRs_ctrl_module/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLKL
  Logical resource: DDRs_ctrl_module/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLKL
  Location pin: RAMB36_X4Y23.CLKBWRCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y23.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X1Y20.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.226ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.450ns
  Arrival 1:            2.658ns make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i/USERCLK
  Arrival 2:            2.505ns make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i/PIPECLK
  Clock Uncertainty:    0.071ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYSCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYSCLK                      |     10.000ns|      1.538ns|      9.768ns|            0|            0|            0|        78019|
| TS_CLK_125                    |      8.000ns|      7.814ns|          N/A|            0|            0|        78019|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock adc_clk_in_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc_clk_in_n   |    4.066|         |         |         |
adc_clk_in_p   |    4.066|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc_clk_in_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc_clk_in_n   |    4.066|         |         |         |
adc_clk_in_p   |    4.066|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock userclk_200MHz_n
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
userclk_200MHz_n|    4.972|         |         |         |
userclk_200MHz_p|    4.972|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock userclk_200MHz_p
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
userclk_200MHz_n|    4.972|         |         |         |
userclk_200MHz_p|    4.972|         |         |         |
----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 240  Score: 56675  (Setup/Max: 56675, Hold: 0)

Constraints cover 95674 paths, 0 nets, and 47527 connections

Design statistics:
   Minimum period:   7.858ns{1}   (Maximum frequency: 127.259MHz)
   Maximum path delay from/to any node:   3.559ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep 03 17:51:56 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 834 MB



