#-----------------------------------------------------------
# Webtalk v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec 15 16:31:00 2019
# Process ID: 18320
# Current directory: E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim/webtalk.log
# Journal file: E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim/xsim.dir/Top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Dec 15 16:31:08 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 83.070 ; gain = 0.859
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 15 16:31:08 2019...
