

================================================================
== Vitis HLS Report for 'blackLevelCorrection_13_1080_1920_1_16_15_1_9'
================================================================
* Date:           Wed Sep  4 19:39:19 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  1.957 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2073612|  2073612|  6.843 ms|  6.843 ms|  2073612|  2073612|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |                                                                                  |                                                                        |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
        |                                     Instance                                     |                                 Module                                 |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |grp_blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1_fu_46  |blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1  |  2073607|  2073607|  6.843 ms|  6.843 ms|  2073607|  2073607|       no|
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|     120|     180|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      82|    -|
|Register         |        -|     -|      30|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     150|     264|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                     Instance                                     |                                 Module                                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1_fu_46  |blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1  |        0|   1|  120|  180|    0|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                             |                                                                        |        0|   1|  120|  180|    0|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------+--------------------------+-----------+
    |           Instance           |          Module          | Expression|
    +------------------------------+--------------------------+-----------+
    |mul_mul_11ns_11ns_22_4_1_U64  |mul_mul_11ns_11ns_22_4_1  |    i0 * i1|
    +------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  37|          7|    1|          7|
    |ap_done                  |   9|          2|    1|          2|
    |imgInput1_data238_read   |   9|          2|    1|          2|
    |imgInput2_data239_write  |   9|          2|    1|          2|
    |p_Src_cols_blk_n         |   9|          2|    1|          2|
    |p_Src_rows_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  82|         17|    6|         17|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                             | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |LoopCount_reg_79                                                                               |  22|   0|   22|          0|
    |ap_CS_fsm                                                                                      |   6|   0|    6|          0|
    |ap_done_reg                                                                                    |   1|   0|    1|          0|
    |grp_blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1_fu_46_ap_start_reg  |   1|   0|    1|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                          |  30|   0|   30|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+----------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|  blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9|  return value|
|p_Src_rows_dout                   |   in|   11|     ap_fifo|                                           p_Src_rows|       pointer|
|p_Src_rows_num_data_valid         |   in|    2|     ap_fifo|                                           p_Src_rows|       pointer|
|p_Src_rows_fifo_cap               |   in|    2|     ap_fifo|                                           p_Src_rows|       pointer|
|p_Src_rows_empty_n                |   in|    1|     ap_fifo|                                           p_Src_rows|       pointer|
|p_Src_rows_read                   |  out|    1|     ap_fifo|                                           p_Src_rows|       pointer|
|p_Src_cols_dout                   |   in|   11|     ap_fifo|                                           p_Src_cols|       pointer|
|p_Src_cols_num_data_valid         |   in|    2|     ap_fifo|                                           p_Src_cols|       pointer|
|p_Src_cols_fifo_cap               |   in|    2|     ap_fifo|                                           p_Src_cols|       pointer|
|p_Src_cols_empty_n                |   in|    1|     ap_fifo|                                           p_Src_cols|       pointer|
|p_Src_cols_read                   |  out|    1|     ap_fifo|                                           p_Src_cols|       pointer|
|imgInput1_data238_dout            |   in|   10|     ap_fifo|                                    imgInput1_data238|       pointer|
|imgInput1_data238_num_data_valid  |   in|    2|     ap_fifo|                                    imgInput1_data238|       pointer|
|imgInput1_data238_fifo_cap        |   in|    2|     ap_fifo|                                    imgInput1_data238|       pointer|
|imgInput1_data238_empty_n         |   in|    1|     ap_fifo|                                    imgInput1_data238|       pointer|
|imgInput1_data238_read            |  out|    1|     ap_fifo|                                    imgInput1_data238|       pointer|
|imgInput2_data239_din             |  out|   10|     ap_fifo|                                    imgInput2_data239|       pointer|
|imgInput2_data239_num_data_valid  |   in|    2|     ap_fifo|                                    imgInput2_data239|       pointer|
|imgInput2_data239_fifo_cap        |   in|    2|     ap_fifo|                                    imgInput2_data239|       pointer|
|imgInput2_data239_full_n          |   in|    1|     ap_fifo|                                    imgInput2_data239|       pointer|
|imgInput2_data239_write           |  out|    1|     ap_fifo|                                    imgInput2_data239|       pointer|
+----------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 7 [1/1] (1.20ns)   --->   "%p_Src_cols_read = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %p_Src_cols"   --->   Operation 7 'read' 'p_Src_cols_read' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (1.20ns)   --->   "%p_Src_rows_read = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %p_Src_rows"   --->   Operation 8 'read' 'p_Src_rows_read' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i11 %p_Src_rows_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:82]   --->   Operation 9 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i11 %p_Src_cols_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:82]   --->   Operation 10 'zext' 'zext_ln82_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [4/4] (0.53ns) (root node of the DSP)   --->   "%LoopCount = mul i22 %zext_ln82_1, i22 %zext_ln82" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:82]   --->   Operation 11 'mul' 'LoopCount' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.53>
ST_2 : Operation 12 [3/4] (0.53ns) (root node of the DSP)   --->   "%LoopCount = mul i22 %zext_ln82_1, i22 %zext_ln82" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:82]   --->   Operation 12 'mul' 'LoopCount' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 13 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 14 [2/4] (0.53ns) (root node of the DSP)   --->   "%LoopCount = mul i22 %zext_ln82_1, i22 %zext_ln82" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:82]   --->   Operation 14 'mul' 'LoopCount' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [1/4] (0.00ns) (root node of the DSP)   --->   "%LoopCount = mul i22 %zext_ln82_1, i22 %zext_ln82" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:82]   --->   Operation 15 'mul' 'LoopCount' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.48>
ST_5 : Operation 16 [2/2] (1.48ns)   --->   "%call_ln82 = call void @blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1, i22 %LoopCount, i10 %imgInput1_data238, i10 %imgInput2_data239" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:82]   --->   Operation 16 'call' 'call_ln82' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %p_Src_cols, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %p_Src_rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %imgInput2_data239, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %imgInput1_data238, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln82 = call void @blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1, i22 %LoopCount, i10 %imgInput1_data238, i10 %imgInput2_data239" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:82]   --->   Operation 21 'call' 'call_ln82' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln120 = ret" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:120]   --->   Operation 22 'ret' 'ret_ln120' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_Src_rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_Src_cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgInput1_data238]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgInput2_data239]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Src_cols_read   (read         ) [ 0000000]
p_Src_rows_read   (read         ) [ 0000000]
zext_ln82         (zext         ) [ 0011100]
zext_ln82_1       (zext         ) [ 0011100]
empty             (wait         ) [ 0000000]
LoopCount         (mul          ) [ 0000011]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
call_ln82         (call         ) [ 0000000]
ret_ln120         (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_Src_rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Src_rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_Src_cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Src_cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imgInput1_data238">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput1_data238"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="imgInput2_data239">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput2_data239"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="p_Src_cols_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="11" slack="0"/>
<pin id="36" dir="0" index="1" bw="11" slack="0"/>
<pin id="37" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Src_cols_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="p_Src_rows_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="11" slack="0"/>
<pin id="42" dir="0" index="1" bw="11" slack="0"/>
<pin id="43" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Src_rows_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="22" slack="1"/>
<pin id="49" dir="0" index="2" bw="10" slack="0"/>
<pin id="50" dir="0" index="3" bw="10" slack="0"/>
<pin id="51" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln82/5 "/>
</bind>
</comp>

<comp id="55" class="1004" name="zext_ln82_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="11" slack="0"/>
<pin id="57" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="zext_ln82_1_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="11" slack="0"/>
<pin id="61" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_1/1 "/>
</bind>
</comp>

<comp id="63" class="1007" name="grp_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="11" slack="0"/>
<pin id="65" dir="0" index="1" bw="11" slack="0"/>
<pin id="66" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="LoopCount/1 "/>
</bind>
</comp>

<comp id="69" class="1005" name="zext_ln82_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="22" slack="1"/>
<pin id="71" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln82 "/>
</bind>
</comp>

<comp id="74" class="1005" name="zext_ln82_1_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="22" slack="1"/>
<pin id="76" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln82_1 "/>
</bind>
</comp>

<comp id="79" class="1005" name="LoopCount_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="22" slack="1"/>
<pin id="81" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="LoopCount "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="54"><net_src comp="6" pin="0"/><net_sink comp="46" pin=3"/></net>

<net id="58"><net_src comp="40" pin="2"/><net_sink comp="55" pin=0"/></net>

<net id="62"><net_src comp="34" pin="2"/><net_sink comp="59" pin=0"/></net>

<net id="67"><net_src comp="59" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="68"><net_src comp="55" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="72"><net_src comp="55" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="73"><net_src comp="69" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="77"><net_src comp="59" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="78"><net_src comp="74" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="82"><net_src comp="63" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="83"><net_src comp="79" pin="1"/><net_sink comp="46" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgInput2_data239 | {5 6 }
 - Input state : 
	Port: blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9 : p_Src_rows | {1 }
	Port: blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9 : p_Src_cols | {1 }
	Port: blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9 : imgInput1_data238 | {5 6 }
  - Chain level:
	State 1
		LoopCount : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1_fu_46 |    1    |  0.427  |    70   |    99   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                                     grp_fu_63                                    |    1    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                            p_Src_cols_read_read_fu_34                            |    0    |    0    |    0    |    0    |
|          |                            p_Src_rows_read_read_fu_40                            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                                  zext_ln82_fu_55                                 |    0    |    0    |    0    |    0    |
|          |                                 zext_ln82_1_fu_59                                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                  |    2    |  0.427  |    70   |    99   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| LoopCount_reg_79 |   22   |
|zext_ln82_1_reg_74|   22   |
| zext_ln82_reg_69 |   22   |
+------------------+--------+
|       Total      |   66   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_63 |  p0  |   2  |  11  |   22   ||    9    |
| grp_fu_63 |  p1  |   2  |  11  |   22   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   44   ||  0.854  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    0   |   70   |   99   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   66   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   136  |   117  |
+-----------+--------+--------+--------+--------+
