
---------- Begin Simulation Statistics ----------
final_tick                                 5203375000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 332469                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683796                       # Number of bytes of host memory used
host_op_rate                                   332536                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    30.08                       # Real time elapsed on the host
host_tick_rate                              172995684                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      10002027                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005203                       # Number of seconds simulated
sim_ticks                                  5203375000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.789213                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  418023                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               418906                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 58                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             20060                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            417127                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 23                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             233                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              210                       # Number of indirect misses.
system.cpu.branchPred.lookups                  644273                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   69240                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           64                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  35644284                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4252780                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             19782                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     592833                       # Number of branches committed
system.cpu.commit.bw_lim_events                445645                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           98111                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000002                       # Number of instructions committed
system.cpu.commit.committedOps               10002027                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      8277998                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.208266                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.928126                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3283535     39.67%     39.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3830057     46.27%     85.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        59761      0.72%     86.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       397100      4.80%     91.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       113105      1.37%     92.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        84507      1.02%     93.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        28983      0.35%     94.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        35305      0.43%     94.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       445645      5.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8277998                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                68438                       # Number of function calls committed.
system.cpu.commit.int_insts                   9546151                       # Number of committed integer instructions.
system.cpu.commit.loads                       2066422                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6123820     61.23%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              10      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            4      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2066422     20.66%     81.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1811771     18.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10002027                       # Class of committed instruction
system.cpu.commit.refs                        3878193                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      10002027                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.832540                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.832540                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               3749085                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   310                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               406180                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10280336                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   686294                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2833164                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  20497                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 84792                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               1012411                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      644273                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   3048155                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       8250343                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   350                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          439                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10793340                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  198                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           135                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   41562                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.077386                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              29555                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             487286                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.296435                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            8301451                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.300634                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.229477                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2949341     35.53%     35.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2359322     28.42%     63.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   540537      6.51%     70.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2452251     29.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8301451                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           23950                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                19822                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   595201                       # Number of branches executed
system.cpu.iew.exec_nop                             2                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.207630                       # Inst execution rate
system.cpu.iew.exec_refs                      3888313                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1813927                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  276526                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2083962                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 32                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1833411                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10139336                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2074386                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             30555                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10054007                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  18501                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   178                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  20497                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 18675                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            46                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           645879                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          123                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          802                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        17536                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        21637                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            802                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2969                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          16853                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  14798832                       # num instructions consuming a value
system.cpu.iew.wb_count                      10048395                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.487566                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7215412                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.206956                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10048599                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13374482                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5821687                       # number of integer regfile writes
system.cpu.ipc                               1.201144                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.201144                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 9      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6183092     61.31%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   11      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              4      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2080811     20.63%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1820635     18.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10084562                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      578971                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.057412                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  318235     54.97%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     54.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 201426     34.79%     89.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 59310     10.24%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10663524                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           29052850                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10048395                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10277428                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10139282                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10084562                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  52                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          137292                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3304                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       359323                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       8301451                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.214795                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.893214                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1849145     22.27%     22.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3553473     42.81%     65.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2194367     26.43%     91.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              675509      8.14%     99.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               28957      0.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8301451                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.211300                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           1141237                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           423925                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2083962                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1833411                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3641887                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     78                       # number of misc regfile writes
system.cpu.numCycles                          8325401                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1859571                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10014886                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 362499                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1308804                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents               1315562                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              49016631                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10181427                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            10202972                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   3103748                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3836                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  20497                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                 41720                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles               2007486                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   188062                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         14545208                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1345                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 35                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   2650107                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             32                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups               32                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     17932360                       # The number of ROB reads
system.cpu.rob.rob_writes                    20223747                       # The number of ROB writes
system.cpu.timesIdled                             364                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       32                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           93                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           828                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   5203375000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                638                       # Transaction distribution
system.membus.trans_dist::WritebackClean           69                       # Transaction distribution
system.membus.trans_dist::ReadExReq               121                       # Transaction distribution
system.membus.trans_dist::ReadExResp              121                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            504                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           134                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          513                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        36480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        16512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   52992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               759                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.044796                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.206992                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     725     95.52%     95.52% # Request fanout histogram
system.membus.snoop_fanout::1                      34      4.48%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 759                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1435125                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2674625                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1378375                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5203375000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          16320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              48576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32256                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 759                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           6199053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3136426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               9335479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      6199053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6199053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          6199053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3136426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              9335479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        59.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000038208750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2880                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 30                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         759                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         59                       # Number of write requests accepted
system.mem_ctrls.readBursts                       759                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       59                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                4                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      8688250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3795000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                22919500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11446.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30196.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      577                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      22                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                37.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   759                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   59                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.666667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.131850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.835645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           78     40.62%     40.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           39     20.31%     60.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           28     14.58%     75.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13      6.77%     82.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      5.73%     88.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      2.60%     90.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.08%     92.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      2.08%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10      5.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          192                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     319.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    242.948554                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    293.449314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  48576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   48576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         9.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      9.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     540036250                       # Total gap between requests
system.mem_ctrls.avgGap                     660191.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        16320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         2048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 6199053.498930982314                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3136425.877435318660                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 393590.698344824312                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          255                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           59                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13418250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9501250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    203073875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26623.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37259.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3441930.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               728280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               387090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2263380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             156600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     410579520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        100315440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1913619840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2428050150                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.629860                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4974046875                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    173680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     55648125                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               642600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               341550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3155880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy              10440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     410579520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        109896570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1905551520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2430178080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.038812                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4953034375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    173680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     76660625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      5203375000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5203375000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3047515                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3047515                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3047515                       # number of overall hits
system.cpu.icache.overall_hits::total         3047515                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          635                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            635                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          635                       # number of overall misses
system.cpu.icache.overall_misses::total           635                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34076991                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34076991                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34076991                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34076991                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3048150                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3048150                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3048150                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3048150                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000208                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000208                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000208                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000208                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53664.552756                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53664.552756                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53664.552756                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53664.552756                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         8659                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               133                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    65.105263                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           66                       # number of writebacks
system.cpu.icache.writebacks::total                66                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          131                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          131                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          131                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          131                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          504                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          504                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          504                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          504                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29263869                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29263869                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29263869                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29263869                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000165                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000165                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000165                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000165                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58063.232143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58063.232143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58063.232143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58063.232143                       # average overall mshr miss latency
system.cpu.icache.replacements                     66                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3047515                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3047515                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          635                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           635                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34076991                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34076991                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3048150                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3048150                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000208                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000208                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53664.552756                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53664.552756                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          131                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          131                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          504                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          504                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29263869                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29263869                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000165                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000165                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58063.232143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58063.232143                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5203375000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.889183                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3048019                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               504                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6047.656746                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.889183                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.851346                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.851346                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          438                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12193104                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12193104                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5203375000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   5203375000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5203375000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5203375000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5203375000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   5203375000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5203375000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5203375000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5203375000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2029647                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2029647                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2029647                       # number of overall hits
system.cpu.dcache.overall_hits::total         2029647                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          879                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            879                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          879                       # number of overall misses
system.cpu.dcache.overall_misses::total           879                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     55269749                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     55269749                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     55269749                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     55269749                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2030526                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2030526                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2030526                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2030526                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000433                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000433                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000433                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000433                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62877.985210                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62877.985210                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62877.985210                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62877.985210                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          126                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2841                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              44                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    64.568182                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          624                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          624                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          624                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          624                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          255                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          255                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          255                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          255                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17731874                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17731874                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17731874                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17731874                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000126                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000126                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000126                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000126                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69536.760784                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69536.760784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69536.760784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69536.760784                       # average overall mshr miss latency
system.cpu.dcache.replacements                      3                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1186572                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1186572                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          305                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           305                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23763000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23763000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1186877                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1186877                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000257                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000257                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77911.475410                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77911.475410                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          171                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          171                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9735000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9735000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72649.253731                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72649.253731                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       843075                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         843075                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          574                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          574                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     31506749                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     31506749                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       843649                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       843649                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000680                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000680                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54889.806620                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54889.806620                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7996874                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7996874                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000143                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000143                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66089.867769                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66089.867769                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       114375                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       114375                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 57187.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 57187.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           19                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5203375000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           251.086571                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2029938                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               255                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           7960.541176                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   251.086571                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.490403                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.490403                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          252                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          252                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.492188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8122511                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8122511                       # Number of data accesses

---------- End Simulation Statistics   ----------
