m255
K4
z2
Z0 !s99 nomlopt
!s11f vlog 2022.4 2022.10, Oct 18 2022
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/jd.guerrero/Documents/Tessent/tech/tessent/memories/memtest/simulation_outdir/memlibc_memory_bist_assembly_rtl.simulation_signoff/MemoryBist_ParallelRetentionTest_P1.simulation
T_opt
!s110 1763256852
VDZ?@n?3UNChPzB^C2cS4i0
04 49 4 work MemoryBist_ParallelRetentionTest_P1_configuration fast 0
=1-34735aa01efb-69192a13-af2e3-cbfa7
R0
!s12b OEM100
!s124 OEM100
o-quiet -auto_acc_if_foreign -work dut_work -L dut_work +nowarnTFMPC
Z2 tCvgOpt 0
n@_opt
OL;O;2022.4;75
vmemlibc_memory_bist_assembly
Z3 !s110 1763256848
!i10b 1
!s100 G=Pz6b[53YUTMX:l_e2ld3
IVHldWmbee@Y0aWa][UIBd0
R1
Z4 w1763256812
Z5 8../../../tsdb_outdir/dft_inserted_designs/memlibc_memory_bist_assembly_rtl.dft_inserted_design/modified_rtl_files/memlibc_memory_bist_assembly.v
Z6 F../../../tsdb_outdir/dft_inserted_designs/memlibc_memory_bist_assembly_rtl.dft_inserted_design/modified_rtl_files/memlibc_memory_bist_assembly.v
!i122 0
L0 2 90
Z7 VDg1SIo80bB@j0V0VzS_@n1
Z8 OL;L;2022.4;75
r1
!s85 0
31
Z9 !s108 1763256848.000000
Z10 !s107 ../../../tsdb_outdir/dft_inserted_designs/memlibc_memory_bist_assembly_rtl.dft_inserted_design/modified_rtl_files/memlibc_memory_bist_assembly.v|
Z11 !s90 -work|dut_work|-L|dut_work|-mixedansiports|+librescan|-ysearchlib|-mfcu|-f|../../../VerilogOptions|../../../tsdb_outdir/dft_inserted_designs/memlibc_memory_bist_assembly_rtl.dft_inserted_design/modified_rtl_files/memlibc_memory_bist_assembly.v|-f|questa.arguments_1|
!i113 0
Z12 o-work dut_work -L dut_work -mixedansiports +librescan -mfcu -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z13 !s92 -work dut_work -L dut_work -mixedansiports +librescan -mfcu +define+FUNCTIONAL -v /home/jd.guerrero/Documents/Tessent/tech/ihp-sg13g2/libs.ref/sg13g2_sram/t-verilog/RM_IHPSG13_1P_8192x32_c4.v -v /home/jd.guerrero/Documents/Tessent/tech/ihp-sg13g2/libs.ref/sg13g2_sram/t-verilog/RM_IHPSG13_1P_core_behavioral.v -v /eda/Siemens/2022-23/RHELx86/TESSENT_2022.3/lnx-x86/lib64/hdleng/lib/dft_sim.v -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vmemlibc_memory_bist_assembly_mem_container
R3
!i10b 1
!s100 gR7H4_T31`A4z`KG2ze253
I_RU?B8ZWAf>f4`H`]c[XB1
R1
R4
R5
R6
!i122 0
L0 93 90
R7
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_and2
Z14 !s110 1763256849
!i10b 1
!s100 80nP]zASlid`A`loO7T8@3
I7SmS6TEVdF^TB:Kd=Zk;Y0
R1
Z15 w1763256795
8../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_and2.v
F../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_and2.v
!i122 2
Z16 L0 18 8
R7
R8
r1
!s85 0
31
Z17 !s108 1763256849.000000
Z18 !s107 ../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_clk_inv.v|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_inv.v|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_clk_buf.v|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_buf.v|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_or2.v|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_and2.v|
Z19 !s90 -work|dut_work|-L|dut_work|-mixedansiports|+librescan|-ysearchlib|-mfcu|-f|../../../VerilogOptions|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_and2.v|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_or2.v|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_buf.v|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_clk_buf.v|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_inv.v|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_clk_inv.v|-f|questa.arguments_1|
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_buf
R14
!i10b 1
!s100 1;Ai`Yg4EY>PFCfz>`R1o3
IC^49>_3jg4MUjX1<RfB5>2
R1
R15
8../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_buf.v
F../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_buf.v
!i122 2
R16
R7
R8
r1
!s85 0
31
R17
R18
R19
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_clk_buf
R14
!i10b 1
!s100 gY<]5QIiZWIgK<TQH;[3`3
ICkJYBDi^bzb4dU2goG2Mh0
R1
R15
8../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_clk_buf.v
F../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_clk_buf.v
!i122 2
R16
R7
R8
r1
!s85 0
31
R17
R18
R19
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_clk_gate_and
R3
!i10b 1
!s100 QfJ:F;5bTKDj6T7fPkMbI1
IHPUR:PLF0Ca;eB>C?GfMO2
R1
R15
8../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_clk_gate_and.v
F../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_clk_gate_and.v
!i122 1
Z20 L0 18 17
R7
R8
r1
!s85 0
31
R9
Z21 !s107 ../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_posedge_synchronizer_reset.v|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_clk_gate_and.v|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_clk_mux2.v|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_mux2.v|
Z22 !s90 -work|dut_work|-L|dut_work|-mixedansiports|+librescan|-ysearchlib|-mfcu|-f|../../../VerilogOptions|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_mux2.v|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_clk_mux2.v|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_clk_gate_and.v|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_posedge_synchronizer_reset.v|-f|questa.arguments_1|
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_clk_inv
R14
!i10b 1
!s100 IGg<5S2^PLAL]7fODLZ]P0
IM7Q?TG18fgWYlH7bzQS<V1
R1
R15
8../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_clk_inv.v
F../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_clk_inv.v
!i122 2
R16
R7
R8
r1
!s85 0
31
R17
R18
R19
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_clk_mux2
R3
!i10b 1
!s100 Q93bVOjYnR1C;9lKb^F;c3
IPo]ULLTEL3P0i4mh9dV182
R1
R15
8../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_clk_mux2.v
F../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_clk_mux2.v
!i122 1
Z23 L0 18 10
R7
R8
r1
!s85 0
31
R9
R21
R22
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_inv
R14
!i10b 1
!s100 FZA=I9k0H8QR=3fNX]h]G0
IYT``lVP6oD7G_eGGP:jiW2
R1
R15
8../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_inv.v
F../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_inv.v
!i122 2
R16
R7
R8
r1
!s85 0
31
R17
R18
R19
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_mbist_bap
R14
!i10b 1
!s100 ]H9GT:l[^_d@4H<CDHGko0
If7@[Wz3g?G5h3loPdXge@1
R1
Z24 w1763256801
Z25 8../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_mbist.instrument/memlibc_memory_bist_assembly_rtl_tessent_mbist_bap.v
Z26 F../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_mbist.instrument/memlibc_memory_bist_assembly_rtl_tessent_mbist_bap.v
!i122 4
L0 17 211
R7
R8
r1
!s85 0
31
R17
Z27 !s107 ../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_mbist.instrument/memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_interface_m1.v|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_mbist.instrument/memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller.v|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_mbist.instrument/memlibc_memory_bist_assembly_rtl_tessent_mbist_bap.v|
Z28 !s90 -work|dut_work|-L|dut_work|-mixedansiports|+librescan|-ysearchlib|-mfcu|-f|../../../VerilogOptions|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_mbist.instrument/memlibc_memory_bist_assembly_rtl_tessent_mbist_bap.v|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_mbist.instrument/memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller.v|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_mbist.instrument/memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_interface_m1.v|-f|questa.arguments_1|
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_mbist_bap_ctl_sib
R14
!i10b 1
!s100 kl1;7LRU50Ugcjj0HKikE1
InY8mN:HJiVDKXlT:GA5om3
R1
R24
R25
R26
!i122 4
L0 516 55
R7
R8
r1
!s85 0
31
R17
R27
R28
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_mbist_bap_sib
R14
!i10b 1
!s100 <W`n?90^6MIfV]Oc<mO0L3
ICn@6RdbP0ELkklP]^Z5^I1
R1
R24
R25
R26
!i122 4
L0 467 49
R7
R8
r1
!s85 0
31
R17
R27
R28
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_mbist_bap_tdr
R14
!i10b 1
!s100 jf:fca2DzDoz2DbW>_gJ32
I?CGM<?J;j5dz;MeL]JFRB1
R1
R24
R25
R26
!i122 4
L0 229 237
R7
R8
r1
!s85 0
31
R17
R27
R28
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller
R14
!i10b 1
!s100 Oe_`QdEM81BQ<Pj08h?I`2
IKe1icJA6HZC1<`ocIT=3P1
R1
Z29 w1763256799
Z30 8../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_mbist.instrument/memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller.v
Z31 F../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_mbist.instrument/memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller.v
!i122 4
L0 30 886
R7
R8
r1
!s85 0
31
R17
R27
R28
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_add_format
R14
!i10b 1
!s100 C7i?:o0=64A2AB5VTYUg]3
IVPbNGWm<dP8VkL5h9FaaA2
R1
R29
R30
R31
!i122 4
L0 3494 16
R7
R8
r1
!s85 0
31
R17
R27
R28
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_add_gen
R14
!i10b 1
!s100 0ofAT6AWQV@J3zX>j]jz=1
IABUM`iXhLAk8BnX1<Mk9F1
R1
R29
R30
R31
!i122 4
L0 3525 722
R7
R8
r1
!s85 0
31
R17
R27
R28
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_ctl_comp
R14
!i10b 1
!s100 =:HXde;1e[B9UNKf8NEDC2
IHmiedm_;Y^H18<KhD=8I^0
R1
R29
R30
R31
!i122 4
L0 925 229
R7
R8
r1
!s85 0
31
R17
R27
R28
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_data_gen
R14
!i10b 1
!s100 XdH]nn_Yg>AZ81zKDT=PU3
Ic7oLgJP;eS0g5h@7b@9Wh2
R1
R29
R30
R31
!i122 4
L0 5123 261
R7
R8
r1
!s85 0
31
R17
R27
R28
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_fsm
R14
!i10b 1
!s100 E<BLibj<Fz14T8[H65VK^3
IJ1:eDROjP]cX^44d^ah;V0
R1
R29
R30
R31
!i122 4
L0 4256 176
R7
R8
r1
!s85 0
31
R17
R27
R28
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_pointer_cntrl
R14
!i10b 1
!s100 oWIeVR0?9lM9z>m[Q<B[m1
IO98`UY9<U:U=?Q3j<54_]1
R1
R29
R30
R31
!i122 4
L0 1185 2296
R7
R8
r1
!s85 0
31
R17
R27
R28
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_repeat_loop_cntrl
R14
!i10b 1
!s100 18h03Y^?6PB[9^J7mhMYC1
IIOBc8WJDf8U8V?Gl<_>eH1
R1
R29
R30
R31
!i122 4
L0 4823 291
R7
R8
r1
!s85 0
31
R17
R27
R28
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_signal_gen
R14
!i10b 1
!s100 _[XZ28R>WOR05m;d58eZN2
I03XSO=]a3Rd:VKDDDaP<10
R1
R29
R30
R31
!i122 4
L0 4439 375
R7
R8
r1
!s85 0
31
R17
R27
R28
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_mbist_c1_interface_m1
R14
!i10b 1
!s100 4bkd9[jTn@6Y``XM;M:nd0
I0UM<]i1i?OG7[Q?=7A@233
R1
Z32 w1763256800
Z33 8../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_mbist.instrument/memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_interface_m1.v
Z34 F../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_mbist.instrument/memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_interface_m1.v
!i122 4
L0 54 622
R7
R8
r1
!s85 0
31
R17
R27
R28
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_mbist_c1_interface_m1_STATUS
R14
!i10b 1
!s100 LMCIo=;U:2gB;Ffzh9nd[1
IIBD6jnH>Z8okhj^;lg<JN1
R1
R32
R33
R34
!i122 4
L0 680 311
R7
R8
r1
!s85 0
31
R17
R27
R28
!i113 0
R12
R13
R2
nmemlibc_memory_bist_assembly_rtl_tessent_mbist_c1_interface_m1_@s@t@a@t@u@s
vmemlibc_memory_bist_assembly_rtl_tessent_mux2
R3
!i10b 1
!s100 5<d@XHmdEF6gKGf7I1M822
Ibce>@OD^mE?EDCH@Gz=F70
R1
R15
8../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_mux2.v
F../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_mux2.v
!i122 1
R23
R7
R8
r1
!s85 0
31
R9
R21
R22
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_or2
R14
!i10b 1
!s100 JnKUBEjLNWAFhnH`e]HO70
I^V_YdU0;6YWI7c^FZXI5C0
R1
R15
8../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_or2.v
F../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_or2.v
!i122 2
R16
R7
R8
r1
!s85 0
31
R17
R18
R19
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_posedge_synchronizer_reset
R3
!i10b 1
!s100 2VeK_]_A;ISCgIX?<<4L10
I`cSi:f@RBi<=eUmKUOLFA1
R1
R15
8../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_posedge_synchronizer_reset.v
F../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_posedge_synchronizer_reset.v
!i122 1
R20
R7
R8
r1
!s85 0
31
R9
R21
R22
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_sib_1
R14
!i10b 1
!s100 WmRDH;BD9c^=6PgKKzin91
I7zO93e>8B@Fzz>1C6kN9:3
R1
R15
8../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_ijtag.instrument/memlibc_memory_bist_assembly_rtl_tessent_sib_1.v
F../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_ijtag.instrument/memlibc_memory_bist_assembly_rtl_tessent_sib_1.v
!i122 3
L0 17 192
R7
R8
r1
!s85 0
31
R17
Z35 !s107 ../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_ijtag.instrument/memlibc_memory_bist_assembly_rtl_tessent_sib_2.v|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_ijtag.instrument/memlibc_memory_bist_assembly_rtl_tessent_sib_1.v|
Z36 !s90 -work|dut_work|-L|dut_work|-mixedansiports|+librescan|-ysearchlib|-mfcu|-f|../../../VerilogOptions|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_ijtag.instrument/memlibc_memory_bist_assembly_rtl_tessent_sib_1.v|../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_ijtag.instrument/memlibc_memory_bist_assembly_rtl_tessent_sib_2.v|-f|questa.arguments_1|
!i113 0
R12
R13
R2
vmemlibc_memory_bist_assembly_rtl_tessent_sib_2
R14
!i10b 1
!s100 WS;@NUT3L=nj[@4W4EjMi1
I:hKXbLLDMhc4^9HI8I[gJ1
R1
R15
8../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_ijtag.instrument/memlibc_memory_bist_assembly_rtl_tessent_sib_2.v
F../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_ijtag.instrument/memlibc_memory_bist_assembly_rtl_tessent_sib_2.v
!i122 3
L0 17 53
R7
R8
r1
!s85 0
31
R17
R35
R36
!i113 0
R12
R13
R2
JMemoryBist_ParallelRetentionTest_P1_configuration
R14
!i10b 0
!s100 `^YFh@^GU41Bmll40a9G`0
I@<Dmm7S1fmTKj6PXQQo^n3
R1
w1763256836
8./patterns.configuration
F./patterns.configuration
!i122 6
L0 1 0
R7
R8
r1
!s85 0
31
R17
!s107 ./patterns.configuration|
!s90 -work|dut_work|-L|dut_work|-mixedansiports|+librescan|-ysearchlib|-mfcu|-f|../../../VerilogOptions|./patterns.configuration|
!i113 0
R12
!s92 -work dut_work -L dut_work -mixedansiports +librescan -mfcu +define+FUNCTIONAL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@memory@bist_@parallel@retention@test_@p1_configuration
vRM_IHPSG13_1P_8192x32_c4
R3
!i10b 1
!s100 i2CVkM^NCURRbgz2ePkCW2
I?lN6CVO=h]7zDH@V4=2>P1
R1
w1763140203
8/home/jd.guerrero/Documents/Tessent/tech/ihp-sg13g2/libs.ref/sg13g2_sram/t-verilog/RM_IHPSG13_1P_8192x32_c4.v
F/home/jd.guerrero/Documents/Tessent/tech/ihp-sg13g2/libs.ref/sg13g2_sram/t-verilog/RM_IHPSG13_1P_8192x32_c4.v
!i122 0
L0 21 89
R7
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R2
n@r@m_@i@h@p@s@g13_1@p_8192x32_c4
vSRAM_1P_behavioral
R3
!i10b 1
!s100 0S2RPPWJHc[:YWSKohmkd3
IFTQn8@faS;VSK]VRN80be2
R1
w1763165433
8/home/jd.guerrero/Documents/Tessent/tech/ihp-sg13g2/libs.ref/sg13g2_sram/t-verilog/RM_IHPSG13_1P_core_behavioral.v
F/home/jd.guerrero/Documents/Tessent/tech/ihp-sg13g2/libs.ref/sg13g2_sram/t-verilog/RM_IHPSG13_1P_core_behavioral.v
!i122 0
L0 20 83
R7
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R2
n@s@r@a@m_1@p_behavioral
vTB
R14
!i10b 1
!s100 b2De6Jc@]TahdV4`lYzj@1
ILzIU3=2lXbW=5[LYDV:B]2
R1
w1763256827
8./patterns_directory/MemoryBist_ParallelRetentionTest_P1.v
F./patterns_directory/MemoryBist_ParallelRetentionTest_P1.v
!i122 5
L0 29 1584
R7
R8
r1
!s85 0
31
R17
!s107 ./patterns_directory/MemoryBist_ParallelRetentionTest_P1.v|
!s90 -work|dut_work|-L|dut_work|-mixedansiports|+librescan|-ysearchlib|-mfcu|-f|../../../VerilogOptions|./patterns_directory/MemoryBist_ParallelRetentionTest_P1.v|-f|questa.arguments_1|
!i113 0
R12
R13
R2
n@t@b
