\hypertarget{structITM__Type}{\section{I\-T\-M\-\_\-\-Type Struct Reference}
\label{structITM__Type}\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}}
}


Structure type to access the Instrumentation Trace Macrocell Register (I\-T\-M).  




{\ttfamily \#include $<$core\-\_\-cm3.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint8\_t \hyperlink{structITM__Type_abea77b06775d325e5f6f46203f582433}{u8}\\
\>\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint16\_t \hyperlink{structITM__Type_a12aa4eb4d9dcb589a5d953c836f4e8f4}{u16}\\
\>\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint32\_t \hyperlink{structITM__Type_a6882fa5af67ef5c5dfb433b3b68939df}{u32}\\
\} \hyperlink{structITM__Type_a4efd85680da427c5bf1dbd874c7a15a0}{PORT} \mbox{[}32\mbox{]}\\

\end{tabbing}\item 
uint32\-\_\-t \hyperlink{structITM__Type_a2c5ae30385b5f370d023468ea9914c0e}{R\-E\-S\-E\-R\-V\-E\-D0} \mbox{[}864\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structITM__Type_a91a040e1b162e1128ac1e852b4a0e589}{T\-E\-R}
\item 
uint32\-\_\-t \hyperlink{structITM__Type_afffce5b93bbfedbaee85357d0b07ebce}{R\-E\-S\-E\-R\-V\-E\-D1} \mbox{[}15\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structITM__Type_a93b480aac6da620bbb611212186d47fa}{T\-P\-R}
\item 
uint32\-\_\-t \hyperlink{structITM__Type_af56b2f07bc6b42cd3e4d17e1b27cff7b}{R\-E\-S\-E\-R\-V\-E\-D2} \mbox{[}15\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structITM__Type_a58f169e1aa40a9b8afb6296677c3bb45}{T\-C\-R}
\item 
uint32\-\_\-t \hyperlink{structITM__Type_ab7708f0bcbbe9987cceadc4748c7e6b7}{R\-E\-S\-E\-R\-V\-E\-D3} \mbox{[}29\mbox{]}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t \hyperlink{structITM__Type_afd0e0c051acd3f6187794a4e8dc7e7ea}{I\-W\-R}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structITM__Type_a212a614a8d5f2595e5eb049e5143c739}{I\-R\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structITM__Type_ab2e87d8bb0e3ce9b8e0e4a6a6695228a}{I\-M\-C\-R}
\item 
uint32\-\_\-t \hyperlink{structITM__Type_a45ad0b376a0a0f2ade55bbb7daf64ff2}{R\-E\-S\-E\-R\-V\-E\-D4} \mbox{[}43\mbox{]}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t \hyperlink{structITM__Type_a97840d39a9c63331e3689b5fa69175e9}{L\-A\-R}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structITM__Type_aaa0515b1f6dd5e7d90b61ef67d8de77b}{L\-S\-R}
\item 
uint32\-\_\-t \hyperlink{structITM__Type_a7f70161bc2441d430b5c9d55aa7b7b5e}{R\-E\-S\-E\-R\-V\-E\-D5} \mbox{[}6\mbox{]}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structITM__Type_accfc7de00b0eaba0301e8f4553f70512}{P\-I\-D4}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structITM__Type_a9353055ceb7024e07d59248e54502cb9}{P\-I\-D5}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structITM__Type_a755c0ec919e7dbb5f7ff05c8b56a3383}{P\-I\-D6}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structITM__Type_aa31ca6bb4b749201321b23d0dbbe0704}{P\-I\-D7}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structITM__Type_ab69ade751350a7758affdfe396517535}{P\-I\-D0}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structITM__Type_a30e87ec6f93ecc9fe4f135ca8b068990}{P\-I\-D1}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structITM__Type_ae139d2e588bb382573ffcce3625a88cd}{P\-I\-D2}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structITM__Type_af006ee26c7e61c9a3712a80ac74a6cf3}{P\-I\-D3}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structITM__Type_a413f3bb0a15222e5f38fca4baeef14f6}{C\-I\-D0}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structITM__Type_a5f7d524b71f49e444ff0d1d52b3c3565}{C\-I\-D1}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structITM__Type_adee4ccce1429db8b5db3809c4539f876}{C\-I\-D2}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structITM__Type_a0e7aa199619cc7ac6baddff9600aa52e}{C\-I\-D3}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Instrumentation Trace Macrocell Register (I\-T\-M). 

\subsection{Field Documentation}
\hypertarget{structITM__Type_a413f3bb0a15222e5f38fca4baeef14f6}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!C\-I\-D0@{C\-I\-D0}}
\index{C\-I\-D0@{C\-I\-D0}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{C\-I\-D0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-C\-I\-D0}}\label{structITM__Type_a413f3bb0a15222e5f38fca4baeef14f6}
Offset\-: 0x\-F\-F0 (R/ ) I\-T\-M Component Identification Register \#0 \hypertarget{structITM__Type_a5f7d524b71f49e444ff0d1d52b3c3565}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!C\-I\-D1@{C\-I\-D1}}
\index{C\-I\-D1@{C\-I\-D1}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{C\-I\-D1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-C\-I\-D1}}\label{structITM__Type_a5f7d524b71f49e444ff0d1d52b3c3565}
Offset\-: 0x\-F\-F4 (R/ ) I\-T\-M Component Identification Register \#1 \hypertarget{structITM__Type_adee4ccce1429db8b5db3809c4539f876}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!C\-I\-D2@{C\-I\-D2}}
\index{C\-I\-D2@{C\-I\-D2}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{C\-I\-D2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-C\-I\-D2}}\label{structITM__Type_adee4ccce1429db8b5db3809c4539f876}
Offset\-: 0x\-F\-F8 (R/ ) I\-T\-M Component Identification Register \#2 \hypertarget{structITM__Type_a0e7aa199619cc7ac6baddff9600aa52e}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!C\-I\-D3@{C\-I\-D3}}
\index{C\-I\-D3@{C\-I\-D3}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{C\-I\-D3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-C\-I\-D3}}\label{structITM__Type_a0e7aa199619cc7ac6baddff9600aa52e}
Offset\-: 0x\-F\-F\-C (R/ ) I\-T\-M Component Identification Register \#3 \hypertarget{structITM__Type_ab2e87d8bb0e3ce9b8e0e4a6a6695228a}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!I\-M\-C\-R@{I\-M\-C\-R}}
\index{I\-M\-C\-R@{I\-M\-C\-R}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{I\-M\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-I\-M\-C\-R}}\label{structITM__Type_ab2e87d8bb0e3ce9b8e0e4a6a6695228a}
Offset\-: 0x\-F00 (R/\-W) I\-T\-M Integration Mode Control Register \hypertarget{structITM__Type_a212a614a8d5f2595e5eb049e5143c739}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!I\-R\-R@{I\-R\-R}}
\index{I\-R\-R@{I\-R\-R}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{I\-R\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-I\-R\-R}}\label{structITM__Type_a212a614a8d5f2595e5eb049e5143c739}
Offset\-: 0x\-E\-F\-C (R/ ) I\-T\-M Integration Read Register \hypertarget{structITM__Type_afd0e0c051acd3f6187794a4e8dc7e7ea}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!I\-W\-R@{I\-W\-R}}
\index{I\-W\-R@{I\-W\-R}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{I\-W\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-I\-W\-R}}\label{structITM__Type_afd0e0c051acd3f6187794a4e8dc7e7ea}
Offset\-: 0x\-E\-F8 ( /\-W) I\-T\-M Integration Write Register \hypertarget{structITM__Type_a97840d39a9c63331e3689b5fa69175e9}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!L\-A\-R@{L\-A\-R}}
\index{L\-A\-R@{L\-A\-R}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{L\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-L\-A\-R}}\label{structITM__Type_a97840d39a9c63331e3689b5fa69175e9}
Offset\-: 0x\-F\-B0 ( /\-W) I\-T\-M Lock Access Register \hypertarget{structITM__Type_aaa0515b1f6dd5e7d90b61ef67d8de77b}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!L\-S\-R@{L\-S\-R}}
\index{L\-S\-R@{L\-S\-R}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{L\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-L\-S\-R}}\label{structITM__Type_aaa0515b1f6dd5e7d90b61ef67d8de77b}
Offset\-: 0x\-F\-B4 (R/ ) I\-T\-M Lock Status Register \hypertarget{structITM__Type_ab69ade751350a7758affdfe396517535}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-I\-D0@{P\-I\-D0}}
\index{P\-I\-D0@{P\-I\-D0}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-I\-D0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-P\-I\-D0}}\label{structITM__Type_ab69ade751350a7758affdfe396517535}
Offset\-: 0x\-F\-E0 (R/ ) I\-T\-M Peripheral Identification Register \#0 \hypertarget{structITM__Type_a30e87ec6f93ecc9fe4f135ca8b068990}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-I\-D1@{P\-I\-D1}}
\index{P\-I\-D1@{P\-I\-D1}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-I\-D1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-P\-I\-D1}}\label{structITM__Type_a30e87ec6f93ecc9fe4f135ca8b068990}
Offset\-: 0x\-F\-E4 (R/ ) I\-T\-M Peripheral Identification Register \#1 \hypertarget{structITM__Type_ae139d2e588bb382573ffcce3625a88cd}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-I\-D2@{P\-I\-D2}}
\index{P\-I\-D2@{P\-I\-D2}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-I\-D2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-P\-I\-D2}}\label{structITM__Type_ae139d2e588bb382573ffcce3625a88cd}
Offset\-: 0x\-F\-E8 (R/ ) I\-T\-M Peripheral Identification Register \#2 \hypertarget{structITM__Type_af006ee26c7e61c9a3712a80ac74a6cf3}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-I\-D3@{P\-I\-D3}}
\index{P\-I\-D3@{P\-I\-D3}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-I\-D3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-P\-I\-D3}}\label{structITM__Type_af006ee26c7e61c9a3712a80ac74a6cf3}
Offset\-: 0x\-F\-E\-C (R/ ) I\-T\-M Peripheral Identification Register \#3 \hypertarget{structITM__Type_accfc7de00b0eaba0301e8f4553f70512}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-I\-D4@{P\-I\-D4}}
\index{P\-I\-D4@{P\-I\-D4}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-I\-D4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-P\-I\-D4}}\label{structITM__Type_accfc7de00b0eaba0301e8f4553f70512}
Offset\-: 0x\-F\-D0 (R/ ) I\-T\-M Peripheral Identification Register \#4 \hypertarget{structITM__Type_a9353055ceb7024e07d59248e54502cb9}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-I\-D5@{P\-I\-D5}}
\index{P\-I\-D5@{P\-I\-D5}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-I\-D5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-P\-I\-D5}}\label{structITM__Type_a9353055ceb7024e07d59248e54502cb9}
Offset\-: 0x\-F\-D4 (R/ ) I\-T\-M Peripheral Identification Register \#5 \hypertarget{structITM__Type_a755c0ec919e7dbb5f7ff05c8b56a3383}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-I\-D6@{P\-I\-D6}}
\index{P\-I\-D6@{P\-I\-D6}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-I\-D6}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-P\-I\-D6}}\label{structITM__Type_a755c0ec919e7dbb5f7ff05c8b56a3383}
Offset\-: 0x\-F\-D8 (R/ ) I\-T\-M Peripheral Identification Register \#6 \hypertarget{structITM__Type_aa31ca6bb4b749201321b23d0dbbe0704}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-I\-D7@{P\-I\-D7}}
\index{P\-I\-D7@{P\-I\-D7}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-I\-D7}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-P\-I\-D7}}\label{structITM__Type_aa31ca6bb4b749201321b23d0dbbe0704}
Offset\-: 0x\-F\-D\-C (R/ ) I\-T\-M Peripheral Identification Register \#7 \hypertarget{structITM__Type_a4efd85680da427c5bf1dbd874c7a15a0}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-O\-R\-T@{P\-O\-R\-T}}
\index{P\-O\-R\-T@{P\-O\-R\-T}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-O\-R\-T}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O \{ ... \}    I\-T\-M\-\_\-\-Type\-::\-P\-O\-R\-T\mbox{[}32\mbox{]}}}\label{structITM__Type_a4efd85680da427c5bf1dbd874c7a15a0}
Offset\-: 0x000 ( /\-W) I\-T\-M Stimulus Port Registers \hypertarget{structITM__Type_a2c5ae30385b5f370d023468ea9914c0e}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-R\-E\-S\-E\-R\-V\-E\-D0\mbox{[}864\mbox{]}}}\label{structITM__Type_a2c5ae30385b5f370d023468ea9914c0e}
\hypertarget{structITM__Type_afffce5b93bbfedbaee85357d0b07ebce}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}}
\index{R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-R\-E\-S\-E\-R\-V\-E\-D1\mbox{[}15\mbox{]}}}\label{structITM__Type_afffce5b93bbfedbaee85357d0b07ebce}
\hypertarget{structITM__Type_af56b2f07bc6b42cd3e4d17e1b27cff7b}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}}
\index{R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-R\-E\-S\-E\-R\-V\-E\-D2\mbox{[}15\mbox{]}}}\label{structITM__Type_af56b2f07bc6b42cd3e4d17e1b27cff7b}
\hypertarget{structITM__Type_ab7708f0bcbbe9987cceadc4748c7e6b7}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}}
\index{R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-R\-E\-S\-E\-R\-V\-E\-D3\mbox{[}29\mbox{]}}}\label{structITM__Type_ab7708f0bcbbe9987cceadc4748c7e6b7}
\hypertarget{structITM__Type_a45ad0b376a0a0f2ade55bbb7daf64ff2}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}}
\index{R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-R\-E\-S\-E\-R\-V\-E\-D4\mbox{[}43\mbox{]}}}\label{structITM__Type_a45ad0b376a0a0f2ade55bbb7daf64ff2}
\hypertarget{structITM__Type_a7f70161bc2441d430b5c9d55aa7b7b5e}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}}
\index{R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D5}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-R\-E\-S\-E\-R\-V\-E\-D5\mbox{[}6\mbox{]}}}\label{structITM__Type_a7f70161bc2441d430b5c9d55aa7b7b5e}
\hypertarget{structITM__Type_a58f169e1aa40a9b8afb6296677c3bb45}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!T\-C\-R@{T\-C\-R}}
\index{T\-C\-R@{T\-C\-R}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{T\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-T\-C\-R}}\label{structITM__Type_a58f169e1aa40a9b8afb6296677c3bb45}
Offset\-: 0x\-E80 (R/\-W) I\-T\-M Trace Control Register \hypertarget{structITM__Type_a91a040e1b162e1128ac1e852b4a0e589}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!T\-E\-R@{T\-E\-R}}
\index{T\-E\-R@{T\-E\-R}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{T\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-T\-E\-R}}\label{structITM__Type_a91a040e1b162e1128ac1e852b4a0e589}
Offset\-: 0x\-E00 (R/\-W) I\-T\-M Trace Enable Register \hypertarget{structITM__Type_a93b480aac6da620bbb611212186d47fa}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!T\-P\-R@{T\-P\-R}}
\index{T\-P\-R@{T\-P\-R}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{T\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-T\-P\-R}}\label{structITM__Type_a93b480aac6da620bbb611212186d47fa}
Offset\-: 0x\-E40 (R/\-W) I\-T\-M Trace Privilege Register \hypertarget{structITM__Type_a12aa4eb4d9dcb589a5d953c836f4e8f4}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!u16@{u16}}
\index{u16@{u16}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{u16}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint16\-\_\-t I\-T\-M\-\_\-\-Type\-::u16}}\label{structITM__Type_a12aa4eb4d9dcb589a5d953c836f4e8f4}
Offset\-: 0x000 ( /\-W) I\-T\-M Stimulus Port 16-\/bit \hypertarget{structITM__Type_a6882fa5af67ef5c5dfb433b3b68939df}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!u32@{u32}}
\index{u32@{u32}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{u32}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::u32}}\label{structITM__Type_a6882fa5af67ef5c5dfb433b3b68939df}
Offset\-: 0x000 ( /\-W) I\-T\-M Stimulus Port 32-\/bit \hypertarget{structITM__Type_abea77b06775d325e5f6f46203f582433}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!u8@{u8}}
\index{u8@{u8}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{u8}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint8\-\_\-t I\-T\-M\-\_\-\-Type\-::u8}}\label{structITM__Type_abea77b06775d325e5f6f46203f582433}
Offset\-: 0x000 ( /\-W) I\-T\-M Stimulus Port 8-\/bit 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
/home/henrique/rep/open\-M\-M\-C/port/ucontroller/nxp/lpc17xx/lpcopen/inc/\hyperlink{core__cm3_8h}{core\-\_\-cm3.\-h}\end{DoxyCompactItemize}
