List of CLB Tiles
CLE_M_X9Y116
CLEL_R_X9Y116
CLE_M_X5Y86
CLEL_R_X5Y86
CLE_M_X8Y115
CLEL_R_X8Y115
CLE_M_X4Y114
CLEL_R_X4Y114
CLE_M_X52Y248
CLEL_R_X52Y248
CLE_M_X41Y235
CLEL_R_X41Y235
CLE_M_X33Y138
CLEL_R_X33Y138
CLE_M_X5Y63
CLEL_R_X5Y63
CLE_M_X5Y87
CLEL_R_X5Y87
CLE_M_X5Y88
CLEL_R_X5Y88

List of Congested Nets
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/p_1_in21_in
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/p_2_in23_in
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/douta[2]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[10].sync_reg[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmp_byte_reg_n_0_[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmp_byte_reg_n_0_[0]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmp_byte_reg_n_0_[2]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_config_byte_select[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_config_byte_select[0]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmp_byte_reg[1]_rep_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmp_byte_reg[0]_rep_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[4].sync_reg[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[3].sync_reg[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_4
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[19].sync_reg[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_timer_reg[29]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[18].sync_reg_reg[1]_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[24].sync_reg[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[28].sync_reg[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[31].sync_reg[1]
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/sl_iport0_o[1]
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/sl_iport0_o[0]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[15]_i_4_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[25].sync_reg[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[27].sync_reg[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[18].sync_reg[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/p_84_in
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_ADR_B[31]_i_11_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[2]_i_2_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[2]_i_11_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[19]_i_19_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[16].sync_reg[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/a_b_rd_sel_r
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[15]_i_3_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[15]_i_12_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_timer_reg[30]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[1]_2
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_dqin_byte_103[47]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_error_accum_reg[63]_0[36]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[14]_i_3_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/SYNC[0].sync_reg_reg[1]_12
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_error_accum_reg[63]_0[10]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[26].sync_reg[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_seq_a_b_dly[7]_i_3_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/SYNC[3].sync_reg_reg[1]_5
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r[493]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r[173]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r[429]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r[45]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_cmp_en_reg_n_0_[2]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[54]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_cmp_en_reg_n_0_[6]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/addr_dec_to_mb_data[23]_i_8_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_timer_reg[31]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/data3[61]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/data2[61]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/data1[61]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg_n_0_[61]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/data7[61]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/data6[61]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/p_0_in__1
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_CS_B[7]_i_2_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/data3[53]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/data2[53]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/data7[53]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg_n_0_[373]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r[373]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r[437]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r[501]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r[181]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r[53]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns[305]_i_2_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0/DOB1
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0/DOA0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0/DOA1
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buf_indx_cpy_r_reg[50][4]_0[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buf_indx_cpy_r_reg[50][4]_0[2]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[0]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_cmp_en_reg_n_0_[0]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ADR_B_reg[29]_0[2]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_cal_mode_reg_4
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.wr_addra_p1[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.wr_addra_p1[2]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.wr_addra_p1[5]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/Q[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/Q[2]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_3_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_7_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/Q[5]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ADR_B_reg[29]_0[4]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[7]_i_2_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.wr_addra_p1[2]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.wr_addra_p1[3]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_i_4_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_i_10_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_9_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_b_node/inst/inst_si_handler/arb_stall_r
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/Q[2]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/Q[4]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/Q[5]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_exit_pipeline/m00_exit/inst/b_reg/s_axi_bvalid
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_5_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/Q[0]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/Q[5]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/Q[3]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/Q[2]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_i_8__0_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_timer_reg[0]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQPat_A_reg_n_0_[2]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQPat_B_reg_n_0_[26]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[2]_i_16_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[3]_i_21_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[5]_i_25_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/traffic_clr_error_r2
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[2]_i_4_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_rem_902[6]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_len_nn1[11]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_rem_nxt_904[11]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__0_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_rem_902[15]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_len_nn1[16]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_rem_nxt_904[16]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_rem_nxt_904[17]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_rem_nxt_904[18]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_len_nn1[7]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_rem_nxt_904[7]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901_reg_rep_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_len_nn1[4]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_len_nn1[6]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_rem_902[0]_i_1__0_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_rem_902[3]_i_1__0_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_rem_nxt_904[4]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_rem_nxt_904[5]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901_reg_rep__3_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_radr_nxt_904[3]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_radr_nxt_904[1]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_radr_nn1[0]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_timer_reg[28]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_timer_reg[24]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_timer_reg[25]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[0]_i_43_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[4]_i_3_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[1]_i_13_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[3]_i_18_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[1]_1
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/pclk_reg_din[2]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/pclk_reg_din[0]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_nn1_reg_n_0_[5]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[0][9]_i_6_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_dsc_crd_upd_vld_nn1
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_dsc_crd_upd_chn_nn1
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_nn1_reg_n_0_[4]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_nn1_reg_n_0_[7]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1_reg[0]_41[3]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1_reg[0]_41[2]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1_reg[1]_45[0]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[0][7]_i_3_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[0][9]_i_7_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[0][7]_i_8_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[1][7]_i_8_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1_reg[1]_45[2]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[1][9]_i_6_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[11]_i_2_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[12]_i_3_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[15]_i_6_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test[14]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp[14]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp[94]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp[34]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_config_rom/dout_o_reg[10]_0[2]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ADR_A_reg[2]_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[1]_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[10].sync_reg_reg[1]_2
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[2]_i_3_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[2]_i_10_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[1]_i_17_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[1]_i_15_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[4]_i_23_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[4]_i_24_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ADR_A_reg[4]_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[1][7]_i_6_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[1][7]_i_7_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[1][9]_i_7_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg_n_0_[12]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg_n_0_[13]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg_n_0_[4]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg_n_0_[5]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[3]_i_11_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[4]_i_16_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[8]_i_9_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/traffic_instr_nxt_instr_r1_reg_n_0_[2]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/traffic_instr_nxt_instr_r1_reg_n_0_[0]
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[1]_i_27_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[4]_i_15_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[4]_i_30_n_0
ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[4]_i_38_n_0

