

================================================================
== Vitis HLS Report for 'krnl_bp_Pipeline_l_vec_sub4'
================================================================
* Date:           Tue Apr 15 09:07:46 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  59.994 ns|  59.994 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_vec_sub  |       16|       16|        10|          1|          1|     8|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       45|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       77|    -|
|Register             |        -|     -|      249|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      249|      186|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ii_6_fu_98_p2                     |         +|   0|  0|  12|           4|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_predicate_op32_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op37_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |tmp_12_nbreadreq_fu_52_p3         |       and|   0|  0|   2|           1|           0|
    |tmp_3_nbreadreq_fu_44_p3          |       and|   0|  0|   2|           1|           0|
    |icmp_ln52_fu_92_p2                |      icmp|   0|  0|   9|           4|           5|
    |ap_block_pp0_stage0_00001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter9  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op34_write_state3    |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  45|          23|          20|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_ii_5      |   9|          2|    4|          8|
    |ii_fu_40                   |   9|          2|    4|          8|
    |x_hat_copy_2_stream_blk_n  |   9|          2|    1|          2|
    |x_hat_z_stream_blk_n       |   9|          2|    1|          2|
    |x_hat_z_stream_din         |  14|          3|   32|         96|
    |z_copy_1_stream_blk_n      |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  77|         17|   45|        122|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ii_fu_40                          |   4|   0|    4|          0|
    |result_reg_160                    |  32|   0|   32|          0|
    |tmp_12_reg_136                    |   1|   0|    1|          0|
    |tmp_3_reg_132                     |   1|   0|    1|          0|
    |x_hat_copy_2_stream_read_reg_140  |  32|   0|   32|          0|
    |z_copy_1_stream_read_reg_145      |  32|   0|   32|          0|
    |tmp_12_reg_136                    |  64|  32|    1|          0|
    |tmp_3_reg_132                     |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 249|  64|  123|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-----------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-----------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_vec_sub4|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_vec_sub4|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_vec_sub4|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_vec_sub4|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_vec_sub4|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_vec_sub4|  return value|
|ap_ext_blocking_n            |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_vec_sub4|  return value|
|ap_str_blocking_n            |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_vec_sub4|  return value|
|ap_int_blocking_n            |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_vec_sub4|  return value|
|grp_fu_626_p_din0            |  out|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_l_vec_sub4|  return value|
|grp_fu_626_p_din1            |  out|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_l_vec_sub4|  return value|
|grp_fu_626_p_opcode          |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_vec_sub4|  return value|
|grp_fu_626_p_dout0           |   in|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_l_vec_sub4|  return value|
|grp_fu_626_p_ce              |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_vec_sub4|  return value|
|x_hat_copy_2_stream_dout     |   in|   32|     ap_fifo|          x_hat_copy_2_stream|       pointer|
|x_hat_copy_2_stream_empty_n  |   in|    1|     ap_fifo|          x_hat_copy_2_stream|       pointer|
|x_hat_copy_2_stream_read     |  out|    1|     ap_fifo|          x_hat_copy_2_stream|       pointer|
|z_copy_1_stream_dout         |   in|   32|     ap_fifo|              z_copy_1_stream|       pointer|
|z_copy_1_stream_empty_n      |   in|    1|     ap_fifo|              z_copy_1_stream|       pointer|
|z_copy_1_stream_read         |  out|    1|     ap_fifo|              z_copy_1_stream|       pointer|
|x_hat_z_stream_din           |  out|   32|     ap_fifo|               x_hat_z_stream|       pointer|
|x_hat_z_stream_full_n        |   in|    1|     ap_fifo|               x_hat_z_stream|       pointer|
|x_hat_z_stream_write         |  out|    1|     ap_fifo|               x_hat_z_stream|       pointer|
+-----------------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 4 5 6 7 8 9 10 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 
3 --> 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ii = alloca i32 1"   --->   Operation 13 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_hat_z_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_copy_1_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_hat_copy_2_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %ii"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i134"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ii_5 = load i4 %ii" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:52]   --->   Operation 19 'load' 'ii_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.65ns)   --->   "%icmp_ln52 = icmp_eq  i4 %ii_5, i4 8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:52]   --->   Operation 20 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%ii_6 = add i4 %ii_5, i4 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:52]   --->   Operation 22 'add' 'ii_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.body.i134.split, void %_ZL7vec_subRN3hls6streamIfLi0EEES2_S2_.exit158.exitStub" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:52]   --->   Operation 23 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln52 = store i4 %ii_6, i4 %ii" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:52]   --->   Operation 24 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.body.i134" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:52]   --->   Operation 25 'br' 'br_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.26>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:54]   --->   Operation 26 'specpipeline' 'specpipeline_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:52]   --->   Operation 27 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_3 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %x_hat_copy_2_stream, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:55]   --->   Operation 28 'nbreadreq' 'tmp_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %tmp_3, void %if.else.i149, void %land.lhs.true.i136" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:55]   --->   Operation 29 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_12 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %z_copy_1_stream, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:55]   --->   Operation 30 'nbreadreq' 'tmp_12' <Predicate = (tmp_3)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %tmp_12, void %if.else.i149, void %if.then.i144" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:55]   --->   Operation 31 'br' 'br_ln55' <Predicate = (tmp_3)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.14ns)   --->   "%x_hat_copy_2_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:56]   --->   Operation 32 'read' 'x_hat_copy_2_stream_read' <Predicate = (tmp_3 & tmp_12)> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_2 : Operation 33 [1/1] (1.14ns)   --->   "%z_copy_1_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:57]   --->   Operation 33 'read' 'z_copy_1_stream_read' <Predicate = (tmp_3 & tmp_12)> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>

State 3 <SV = 9> <Delay = 1.14>
ST_3 : Operation 34 [1/1] (1.14ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_z_stream, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:63]   --->   Operation 34 'write' 'write_ln63' <Predicate = (!tmp_12) | (!tmp_3)> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i153"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!tmp_12) | (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %result" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:59]   --->   Operation 36 'bitcast' 'bitcast_ln59' <Predicate = (tmp_3 & tmp_12)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.14ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_z_stream, i32 %bitcast_ln59" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:59]   --->   Operation 37 'write' 'write_ln59' <Predicate = (tmp_3 & tmp_12)> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.inc.i153" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:62]   --->   Operation 38 'br' 'br_ln62' <Predicate = (tmp_3 & tmp_12)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.34>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%in1_val = bitcast i32 %x_hat_copy_2_stream_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:56]   --->   Operation 39 'bitcast' 'in1_val' <Predicate = (tmp_3 & tmp_12)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%in2_val = bitcast i32 %z_copy_1_stream_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:57]   --->   Operation 40 'bitcast' 'in2_val' <Predicate = (tmp_3 & tmp_12)> <Delay = 0.00>
ST_4 : Operation 41 [7/7] (2.34ns)   --->   "%result = fsub i32 %in1_val, i32 %in2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:58]   --->   Operation 41 'fsub' 'result' <Predicate = (tmp_3 & tmp_12)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 3> <Delay = 2.34>
ST_5 : Operation 42 [6/7] (2.34ns)   --->   "%result = fsub i32 %in1_val, i32 %in2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:58]   --->   Operation 42 'fsub' 'result' <Predicate = (tmp_3 & tmp_12)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 2.34>
ST_6 : Operation 43 [5/7] (2.34ns)   --->   "%result = fsub i32 %in1_val, i32 %in2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:58]   --->   Operation 43 'fsub' 'result' <Predicate = (tmp_3 & tmp_12)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 2.34>
ST_7 : Operation 44 [4/7] (2.34ns)   --->   "%result = fsub i32 %in1_val, i32 %in2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:58]   --->   Operation 44 'fsub' 'result' <Predicate = (tmp_3 & tmp_12)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 2.34>
ST_8 : Operation 45 [3/7] (2.34ns)   --->   "%result = fsub i32 %in1_val, i32 %in2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:58]   --->   Operation 45 'fsub' 'result' <Predicate = (tmp_3 & tmp_12)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 2.34>
ST_9 : Operation 46 [2/7] (2.34ns)   --->   "%result = fsub i32 %in1_val, i32 %in2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:58]   --->   Operation 46 'fsub' 'result' <Predicate = (tmp_3 & tmp_12)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 2.34>
ST_10 : Operation 47 [1/7] (2.34ns)   --->   "%result = fsub i32 %in1_val, i32 %in2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:58]   --->   Operation 47 'fsub' 'result' <Predicate = (tmp_3 & tmp_12)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_hat_copy_2_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ z_copy_1_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ x_hat_z_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ii                       (alloca           ) [ 01000000000]
specinterface_ln0        (specinterface    ) [ 00000000000]
specinterface_ln0        (specinterface    ) [ 00000000000]
specinterface_ln0        (specinterface    ) [ 00000000000]
store_ln0                (store            ) [ 00000000000]
br_ln0                   (br               ) [ 00000000000]
ii_5                     (load             ) [ 00000000000]
icmp_ln52                (icmp             ) [ 01101111111]
empty                    (speclooptripcount) [ 00000000000]
ii_6                     (add              ) [ 00000000000]
br_ln52                  (br               ) [ 00000000000]
store_ln52               (store            ) [ 00000000000]
br_ln52                  (br               ) [ 00000000000]
specpipeline_ln54        (specpipeline     ) [ 00000000000]
specloopname_ln52        (specloopname     ) [ 00000000000]
tmp_3                    (nbreadreq        ) [ 01111111111]
br_ln55                  (br               ) [ 00000000000]
tmp_12                   (nbreadreq        ) [ 01111111111]
br_ln55                  (br               ) [ 00000000000]
x_hat_copy_2_stream_read (read             ) [ 01001000000]
z_copy_1_stream_read     (read             ) [ 01001000000]
write_ln63               (write            ) [ 00000000000]
br_ln0                   (br               ) [ 00000000000]
bitcast_ln59             (bitcast          ) [ 00000000000]
write_ln59               (write            ) [ 00000000000]
br_ln62                  (br               ) [ 00000000000]
in1_val                  (bitcast          ) [ 01000111111]
in2_val                  (bitcast          ) [ 01000111111]
result                   (fsub             ) [ 01010000000]
ret_ln0                  (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_hat_copy_2_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_copy_2_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="z_copy_1_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_copy_1_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_hat_z_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_z_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="ii_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="tmp_3_nbreadreq_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="1" slack="0"/>
<pin id="48" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="tmp_12_nbreadreq_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="x_hat_copy_2_stream_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_hat_copy_2_stream_read/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="z_copy_1_stream_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_copy_1_stream_read/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln63/3 write_ln59/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="result/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln0_store_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="4" slack="0"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="ii_5_load_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="0"/>
<pin id="91" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ii_5/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln52_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="4" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="ii_6_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_6/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln52_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="bitcast_ln59_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="in1_val_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="1"/>
<pin id="115" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in1_val/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="in2_val_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in2_val/4 "/>
</bind>
</comp>

<comp id="121" class="1005" name="ii_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

<comp id="128" class="1005" name="icmp_ln52_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="8"/>
<pin id="130" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="132" class="1005" name="tmp_3_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="136" class="1005" name="tmp_12_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="140" class="1005" name="x_hat_copy_2_stream_read_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_hat_copy_2_stream_read "/>
</bind>
</comp>

<comp id="145" class="1005" name="z_copy_1_stream_read_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_copy_1_stream_read "/>
</bind>
</comp>

<comp id="150" class="1005" name="in1_val_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in1_val "/>
</bind>
</comp>

<comp id="155" class="1005" name="in2_val_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in2_val "/>
</bind>
</comp>

<comp id="160" class="1005" name="result_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="49"><net_src comp="34" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="57"><net_src comp="34" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="64"><net_src comp="36" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="36" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="38" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="89" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="89" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="98" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="109" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="116"><net_src comp="113" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="120"><net_src comp="117" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="124"><net_src comp="40" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="126"><net_src comp="121" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="127"><net_src comp="121" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="131"><net_src comp="92" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="44" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="52" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="60" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="148"><net_src comp="66" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="153"><net_src comp="113" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="158"><net_src comp="117" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="163"><net_src comp="80" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="109" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_hat_copy_2_stream | {}
	Port: z_copy_1_stream | {}
	Port: x_hat_z_stream | {3 }
 - Input state : 
	Port: krnl_bp_Pipeline_l_vec_sub4 : x_hat_copy_2_stream | {2 }
	Port: krnl_bp_Pipeline_l_vec_sub4 : z_copy_1_stream | {2 }
	Port: krnl_bp_Pipeline_l_vec_sub4 : x_hat_z_stream | {}
  - Chain level:
	State 1
		store_ln0 : 1
		ii_5 : 1
		icmp_ln52 : 2
		ii_6 : 2
		br_ln52 : 3
		store_ln52 : 3
	State 2
	State 3
		write_ln59 : 1
	State 4
		result : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|   fadd   |              grp_fu_80              |    2    |   318   |   198   |
|----------|-------------------------------------|---------|---------|---------|
|    add   |              ii_6_fu_98             |    0    |    0    |    12   |
|----------|-------------------------------------|---------|---------|---------|
|   icmp   |           icmp_ln52_fu_92           |    0    |    0    |    9    |
|----------|-------------------------------------|---------|---------|---------|
| nbreadreq|        tmp_3_nbreadreq_fu_44        |    0    |    0    |    0    |
|          |        tmp_12_nbreadreq_fu_52       |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   read   | x_hat_copy_2_stream_read_read_fu_60 |    0    |    0    |    0    |
|          |   z_copy_1_stream_read_read_fu_66   |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   write  |           grp_write_fu_72           |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    2    |   318   |   219   |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|        icmp_ln52_reg_128       |    1   |
|           ii_reg_121           |    4   |
|         in1_val_reg_150        |   32   |
|         in2_val_reg_155        |   32   |
|         result_reg_160         |   32   |
|         tmp_12_reg_136         |    1   |
|          tmp_3_reg_132         |    1   |
|x_hat_copy_2_stream_read_reg_140|   32   |
|  z_copy_1_stream_read_reg_145  |   32   |
+--------------------------------+--------+
|              Total             |   167  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_72 |  p2  |   2  |  32  |   64   ||    9    |
|    grp_fu_80    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_80    |  p1  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   192  ||  1.161  ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   318  |   219  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   167  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   485  |   246  |
+-----------+--------+--------+--------+--------+
