+---------------------------------------------------------------------+
|  Log file: mau.characterize.log                                     |
|  Compiler version: 9.1.0                                            |
|  Created on: Tue Jul 14 18:08:54 2020                               |
|  Run ID: d9ff36a850879690                                           |
+---------------------------------------------------------------------+

Match+Action Resource Usage
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                 1                  |    2    |   3    |    4    |  5   |         6         |   7   |        8        |       9       |    10   |   11  |          12         |      13      |       14      |      15      |   16   |     17    |       18      |       19      |       20      |       21       |    22   |
|               Table                |   Dir   | Stage  |    P4   | Mem  |       Total       | Total |      Table      |     Match     |   TCAM  |  SRAM |        Match        |     Imm.     |      TCAM     |     SRAM     |   P4   |   Action  |     Ideal     |     Actual    |      TCAM     |      SRAM      |   SRAM  |
|                Name                |         |        |  Lookup | Type |       SRAMs       | TCAMs |     Entries     |      Bits     |  Over-  | Over- |       Overhead      |    Action    |      Bits     |     Bits     | Action |    Bits   |     Match     |     Match     |     Match     |     Match      |  Action |
|                                    |         |        | Type(s) |      |  TOT(M/A/S/MT/I)  |       |    Requested    |      Per      |   head  |  head |      Structure      |     Data     |      Per      |     Per      |  Bits  |    Per    |    Entries-   |    Entries-   |    Packing    |    Packing     | Packing |
|                                    |         |        |         |      |      (legend      |       |        /        |     Entry     |   Bits  |  Bits | NT/AI/AD/M/S/SL/V/I |      in      |     Entry     |    Entry     |        |   Entry   |     Number    |     Number    |      Eff.     |      Eff.      |   Eff.  |
|                                    |         |        |         |      |       below)      |       |    Allocated    |   R/A(diff)   |   Per   |  Per  |       (legend       |   Overhead   |   R/A(diff)   |  R/A(diff)   |        | R/A(diff) |      Per      |      Per      |     Ideal/    |     Ideal/     |  Ideal/ |
|                                    |         |        |         |      |                   |       |      (diff)     |               |  Entry  | Entry |        below)       |  R/A(diff)   |               |              |        |           |     Memory    |     Memory    |     Actual    |     Actual     |  Actual |
|                                    |         |        |         |      |                   |       |                 |               | ver/vld |       |                     |              |               |              |        |           |     Units     |     Units     |               |                |         |
|                                    |         |        |         |      |                   |       |                 |               |         |       |                     |              |               |              |        |           |     (bits)    |     (bits)    |               |                |         |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| SwitchIngressParser.$PORT_METADATA | ingress | parser |  exact  | buf  |   0 (0/0/0/0/0)   |   0   |  288 / 288 (0)  |   9 / 0 (-9)  |    0    |   0   |   0/0/0/0/0/0/0/0   | 64 / 0 (-64) |   0 / 0 (0)   |  0 / 0 (0)   |   64   | 0 / 0 (0) |  1 in 2 (128) |  1 in 1 (64)  |     - / -     |     - / -      |  - / -  |
|                                    |         |        |         |      |                   |       |                 |               |         |       |                     |              |               |              |        |           |               |               |               |                |         |
|        tbl_netassay_v3l1148        | ingress |   0    |    -    | sram |   0 (0/0/0/0/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   1 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|        tbl_netassay_v3l1241        | ingress |   0    |    -    |  -   |   0 (0/0/0/0/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   0 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|           stage 0 totals           |    -    |   -    |    -    |  -   |   0 (0/0/0/0/0)   |   0   |        -        |       -       |    -    |   -   |          -          |      -       |       -       |      -       |   -    |     -     |       -       |       -       |       -       |       -        |    -    |
|                                    |         |        |         |      |                   |       |                 |               |         |       |                     |              |               |              |        |           |               |               |               |                |         |
|  SwitchIngress.known_domain_list   | ingress |   1    | ternary | tcam |   1 (0/0/0/0/1)   |   22  | 1024 / 1024 (0) | 480 / 480 (0) |    0    |   32  |   0/0/0/0/0/0/0/32  | 32 / 32 (0)  | 484 / 484 (0) | 32 / 64 (32) |   32   | 0 / 0 (0) | 1 in 11 (484) | 1 in 11 (484) | 99.2% / 99.2% | 100.0% / 50.0% |  - / -  |
|       tbl_netassay_v3l1241_0       | ingress |   1    |    -    | sram |   0 (0/0/0/0/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   1 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|           stage 1 totals           |    -    |   -    |    -    |  -   |   1 (0/0/0/0/1)   |   22  |        -        |       -       |    -    |   -   |          -          |      -       |       -       |      -       |   -    |     -     |       -       |       -       |       -       |       -        |    -    |
|                                    |         |        |         |      |                   |       |                 |               |         |       |                     |              |               |              |        |           |               |               |               |                |         |
|  SwitchIngress.known_domain_list   | ingress |   2    | ternary | tcam |   1 (0/0/0/0/1)   |   22  | 1024 / 1024 (0) | 480 / 480 (0) |    0    |   32  |   0/0/0/0/0/0/0/32  | 32 / 32 (0)  | 484 / 484 (0) | 32 / 64 (32) |   32   | 0 / 0 (0) | 1 in 11 (484) | 1 in 11 (484) | 99.2% / 99.2% | 100.0% / 50.0% |  - / -  |
|        tbl_netassay_v3l1260        | ingress |   2    |    -    |  -   |   0 (0/0/0/0/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   0 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|           stage 2 totals           |    -    |   -    |    -    |  -   |   1 (0/0/0/0/1)   |   22  |        -        |       -       |    -    |   -   |          -          |      -       |       -       |      -       |   -    |     -     |       -       |       -       |       -       |       -        |    -    |
|                                    |         |        |         |      |                   |       |                 |               |         |       |                     |              |               |              |        |           |               |               |               |                |         |
|    SwitchIngress.banned_dns_dst    | ingress |   3    |   lpm   | tcam |   1 (0/0/0/0/1)   |   1   | 100 / 512 (412) |  32 / 32 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  36 / 44 (8)  |  0 / 4 (4)   |   0    | 0 / 0 (0) |  1 in 1 (44)  |  1 in 1 (44)  | 72.7% / 72.7% |     - / -      |  - / -  |
|        tbl_netassay_v3l1250        | ingress |   3    |    -    |  -   |   0 (0/0/0/0/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   0 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|       tbl_netassay_v3l1260_0       | ingress |   3    |    -    | sram |   0 (0/0/0/0/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   1 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|           stage 3 totals           |    -    |   -    |    -    |  -   |   1 (0/0/0/0/1)   |   1   |        -        |       -       |    -    |   -   |          -          |      -       |       -       |      -       |   -    |     -     |       -       |       -       |       -       |       -        |    -    |
|                                    |         |        |         |      |                   |       |                 |               |         |       |                     |              |               |              |        |           |               |               |               |                |         |
|        tbl_netassay_v3l1157        | ingress |   4    |    -    |  -   |   2 (0/0/0/2/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   0 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|           stage 4 totals           |    -    |   -    |    -    |  -   |   2 (0/0/0/2/0)   |   0   |        -        |       -       |    -    |   -   |          -          |      -       |       -       |      -       |   -    |     -     |       -       |       -       |       -       |       -        |    -    |
|                                    |         |        |         |      |                   |       |                 |               |         |       |                     |              |               |              |        |           |               |               |               |                |         |
|        tbl_netassay_v3l1159        | ingress |   5    |    -    |  -   |   0 (0/0/0/0/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   0 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|           stage 5 totals           |    -    |   -    |    -    |  -   |   0 (0/0/0/0/0)   |   0   |        -        |       -       |    -    |   -   |          -          |      -       |       -       |      -       |   -    |     -     |       -       |       -       |       -       |       -        |    -    |
|                                    |         |        |         |      |                   |       |                 |               |         |       |                     |              |               |              |        |           |               |               |               |                |         |
|        tbl_netassay_v3l1160        | ingress |   6    |    -    | sram |   0 (0/0/0/0/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   1 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|        tbl_netassay_v3l1168        | ingress |   6    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   0 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|        tbl_netassay_v3l1191        | ingress |   6    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   0 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|      tbl_netassay_v3l1250$st1      | ingress |   6    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   0 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|           stage 6 totals           |    -    |   -    |    -    |  -   |  27 (0/0/0/27/0)  |   0   |        -        |       -       |    -    |   -   |          -          |      -       |       -       |      -       |   -    |     -     |       -       |       -       |       -       |       -        |    -    |
|                                    |         |        |         |      |                   |       |                 |               |         |       |                     |              |               |              |        |           |               |               |               |                |         |
|        tbl_netassay_v3l1172        | ingress |   7    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   0 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|        tbl_netassay_v3l1177        | ingress |   7    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   0 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|        tbl_netassay_v3l1192        | ingress |   7    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   0 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|        tbl_netassay_v3l1254        | ingress |   7    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   0 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|           stage 7 totals           |    -    |   -    |    -    |  -   |  36 (0/0/0/36/0)  |   0   |        -        |       -       |    -    |   -   |          -          |      -       |       -       |      -       |   -    |     -     |       -       |       -       |       -       |       -        |    -    |
|                                    |         |        |         |      |                   |       |                 |               |         |       |                     |              |               |              |        |           |               |               |               |                |         |
|        tbl_netassay_v3l1182        | ingress |   8    |    -    | sram |   0 (0/0/0/0/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   1 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|        tbl_netassay_v3l1202        | ingress |   8    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   0 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|        tbl_netassay_v3l1224        | ingress |   8    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   0 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|        tbl_netassay_v3l1263        | ingress |   8    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   0 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|           stage 8 totals           |    -    |   -    |    -    |  -   |  27 (0/0/0/27/0)  |   0   |        -        |       -       |    -    |   -   |          -          |      -       |       -       |      -       |   -    |     -     |       -       |       -       |       -       |       -        |    -    |
|                                    |         |        |         |      |                   |       |                 |               |         |       |                     |              |               |              |        |           |               |               |               |                |         |
|        tbl_netassay_v3l1225        | ingress |   9    |    -    |  -   |   0 (0/0/0/0/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   0 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|        tbl_netassay_v3l1267        | ingress |   9    |    -    |  -   |   0 (0/0/0/0/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   0 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|           stage 9 totals           |    -    |   -    |    -    |  -   |   0 (0/0/0/0/0)   |   0   |        -        |       -       |    -    |   -   |          -          |      -       |       -       |      -       |   -    |     -     |       -       |       -       |       -       |       -        |    -    |
|                                    |         |        |         |      |                   |       |                 |               |         |       |                     |              |               |              |        |           |               |               |               |                |         |
|        tbl_netassay_v3l1206        | ingress |   10   |    -    |  -   |   9 (0/0/0/9/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   0 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|        tbl_netassay_v3l1211        | ingress |   10   |    -    |  -   |   9 (0/0/0/9/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   0 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|      tbl_netassay_v3l1225$st1      | ingress |   10   |    -    |  -   |   9 (0/0/0/9/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   0 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|      tbl_netassay_v3l1267$st1      | ingress |   10   |    -    |  -   |   9 (0/0/0/9/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   0 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|          stage 10 totals           |    -    |   -    |    -    |  -   |  36 (0/0/0/36/0)  |   0   |        -        |       -       |    -    |   -   |          -          |      -       |       -       |      -       |   -    |     -     |       -       |       -       |       -       |       -        |    -    |
|                                    |         |        |         |      |                   |       |                 |               |         |       |                     |              |               |              |        |           |               |               |               |                |         |
|        tbl_netassay_v3l1216        | ingress |   11   |    -    | sram |   0 (0/0/0/0/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   1 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|        tbl_netassay_v3l1235        | ingress |   11   |    -    |  -   |   2 (0/0/0/2/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   0 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|        tbl_netassay_v3l1275        | ingress |   11   |    -    |  -   |   2 (0/0/0/2/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   0 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|        tbl_netassay_v3l1276        | ingress |   11   |    -    |  -   |   2 (0/0/0/2/0)   |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)  |   0 in 0 (0)  |     - / -     |     - / -      |  - / -  |
|          stage 11 totals           |    -    |   -    |    -    |  -   |   6 (0/0/0/6/0)   |   0   |        -        |       -       |    -    |   -   |          -          |      -       |       -       |      -       |   -    |     -     |       -       |       -       |       -       |       -        |    -    |
|                                    |         |        |         |      |                   |       |                 |               |         |       |                     |              |               |              |        |           |               |               |               |                |         |
|           overall totals           |    -    |   -    |    -    |  -   | 137 (0/0/0/134/3) |   45  |        -        |       -       |    -    |   -   |          -          |      -       |       -       |      -       |   -    |     -     |       -       |       -       |       -       |       -        |    -    |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Total SRAMs Legend:
TOT (M/A/S/MT/I)
TOT = Total
M = Match
A = Action
S = Statistics
MT = Meter / Stateful / Selection
I = Ternary Indirection

Match Overhead Structure Legend:
NT/AI/AD/M/S/SL/V/I
NT = Next Table Pointer
AI = Action Instruction Pointer
AD = Action Data Pointer
M = Meter/Selection/Stateful Pointer
S = Statistics Pointer
SL = Selection Length
V = Entry Version
I = Immediate Action Data





+----------------------------------------------------------------+
    OVERHEAD STRUCTURES
+----------------------------------------------------------------+

+----------------------------------------------------------------+
   SwitchIngress.banned_dns_dst
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.known_domain_list
+----------------------------------------------------------------+
Match Overhead:
  Field --immediate-- [31:0] (32 bits)

  Total bits: 32
+----------------------------------------------------------------+
   SwitchIngress.known_domain_list
+----------------------------------------------------------------+
Match Overhead:
  Field --immediate-- [31:0] (32 bits)

  Total bits: 32
+----------------------------------------------------------------+
   SwitchIngressParser.$PORT_METADATA
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1148
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1157
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1159
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1160
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1168
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1172
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1177
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1182
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1191
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1192
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1202
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1206
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1211
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1216
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1224
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1225
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1225$st1
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1235
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1241
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1241_0
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1250
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1250$st1
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1254
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1260
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1260_0
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1263
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1267
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1267$st1
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1275
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_netassay_v3l1276
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0





+----------------------------------------------------------------+
    MATCH AND ACTION FORMATS
+----------------------------------------------------------------+

+----------------------------------------------------------------+
  SwitchIngress.banned_dns_dst
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.banned_dns_dst
+------------------------------------------------+
Stage 3:
Pack Format:
  table_word_width: 44
  memory_word_width: 44
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field --version-- [1:0]         : in bits [43:42]
       Field headers.ipv4.dst [31:0]   : in bits [31:0]
    ]
  ]
+----------------------------------------------------------------+
  SwitchIngress.known_domain_list
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.known_domain_list
+------------------------------------------------+
Stage 1:
Pack Format:
  table_word_width: 484
  memory_word_width: 44
  entries_per_table_word: 1
  number_memory_units_per_table_word: 11
  entry_list: [
    entry_number : 0
    field_list : [
       Field --version-- [1:0]                 : in bits [43:42]
       Field headers.q2_part8_1.part [7:0]     : in bits [447:440]
       Field headers.q2_part8_2.part [15:8]    : in bits [455:448]
       Field headers.q2_part8_1.part [31:16]   : in bits [471:456]
       Field headers.q2_part8_2.part [7:0]     : in bits [479:472]
       Field headers.q2_part8_2.part [31:16]   : in bits [411:396]
       Field headers.q1_part4.part [23:0]      : in bits [435:412]
       Field headers.q1_part4.part [31:24]     : in bits [359:352]
       Field headers.q1_part8_1.part [31:0]    : in bits [391:360]
       Field headers.q1_part8_2.part [31:8]    : in bits [331:308]
       Field headers.q1_part8_2.part [7:0]     : in bits [339:332]
       Field headers.q4_part4.part [15:8]      : in bits [347:340]
       Field headers.q4_part4.part [31:16]     : in bits [279:264]
       Field headers.q4_part4.part [7:0]       : in bits [287:280]
       Field headers.q4_part8_1.part [23:8]    : in bits [303:288]
       Field headers.q4_part8_1.part [7:0]     : in bits [227:220]
       Field headers.q4_part8_2.part [23:8]    : in bits [243:228]
       Field headers.q4_part8_1.part [31:24]   : in bits [251:244]
       Field headers.q4_part8_2.part [7:0]     : in bits [259:252]
       Field headers.q3_part8_1.part [31:8]    : in bits [199:176]
       Field headers.q3_part8_1.part [7:0]     : in bits [207:200]
       Field headers.q3_part8_2.part [15:8]    : in bits [215:208]
       Field headers.q4_part8_2.part [31:24]   : in bits [139:132]
       Field headers.q3_part4.part [31:0]      : in bits [171:140]
       Field headers.q3_part8_2.part [7:0]     : in bits [95:88]
       Field headers.q4_part2.part [15:8]      : in bits [103:96]
       Field headers.q3_part8_2.part [31:16]   : in bits [119:104]
       Field headers.q4_part2.part [7:0]       : in bits [127:120]
       Field headers.q3_part2.part [15:0]      : in bits [59:44]
       Field headers.q2_part2.part [15:0]      : in bits [75:60]
       Field headers.q1_part2.part [7:0]       : in bits [83:76]
       Field headers.q1_part2.part [15:8]      : in bits [7:0]
       Field headers.q1_part1.part [7:0]       : in bits [15:8]
       Field headers.q2_part1.part [7:0]       : in bits [23:16]
       Field headers.q3_part1.part [7:0]       : in bits [31:24]
       Field headers.q4_part1.part [7:0]       : in bits [39:32]
       Field headers.q2_part4.part [11:8]      : in bits [483:480]
       Field headers.q2_part4.part [15:12]     : in bits [439:436]
       Field headers.q2_part4.part [3:0]       : in bits [395:392]
       Field headers.q2_part4.part [7:4]       : in bits [351:348]
       Field headers.q2_part4.part [27:24]     : in bits [307:304]
       Field headers.q2_part4.part [31:28]     : in bits [263:260]
       Field headers.q2_part4.part [19:16]     : in bits [219:216]
       Field headers.q2_part4.part [23:20]     : in bits [175:172]
       Field headers.q2_part8_1.part [11:8]    : in bits [131:128]
       Field headers.q2_part8_1.part [15:12]   : in bits [87:84]
    ]
  ]
Stage 2:
Pack Format:
  table_word_width: 484
  memory_word_width: 44
  entries_per_table_word: 1
  number_memory_units_per_table_word: 11
  entry_list: [
    entry_number : 0
    field_list : [
       Field --version-- [1:0]                 : in bits [43:42]
       Field headers.q2_part8_1.part [7:0]     : in bits [447:440]
       Field headers.q2_part8_2.part [15:8]    : in bits [455:448]
       Field headers.q2_part8_1.part [31:16]   : in bits [471:456]
       Field headers.q2_part8_2.part [7:0]     : in bits [479:472]
       Field headers.q2_part8_2.part [31:16]   : in bits [411:396]
       Field headers.q1_part4.part [23:0]      : in bits [435:412]
       Field headers.q1_part4.part [31:24]     : in bits [359:352]
       Field headers.q1_part8_1.part [31:0]    : in bits [391:360]
       Field headers.q1_part8_2.part [31:8]    : in bits [331:308]
       Field headers.q1_part8_2.part [7:0]     : in bits [339:332]
       Field headers.q4_part4.part [15:8]      : in bits [347:340]
       Field headers.q4_part4.part [31:16]     : in bits [279:264]
       Field headers.q4_part4.part [7:0]       : in bits [287:280]
       Field headers.q4_part8_1.part [23:8]    : in bits [303:288]
       Field headers.q4_part8_1.part [7:0]     : in bits [227:220]
       Field headers.q4_part8_2.part [23:8]    : in bits [243:228]
       Field headers.q4_part8_1.part [31:24]   : in bits [251:244]
       Field headers.q4_part8_2.part [7:0]     : in bits [259:252]
       Field headers.q3_part8_1.part [31:8]    : in bits [199:176]
       Field headers.q3_part8_1.part [7:0]     : in bits [207:200]
       Field headers.q3_part8_2.part [15:8]    : in bits [215:208]
       Field headers.q4_part8_2.part [31:24]   : in bits [139:132]
       Field headers.q3_part4.part [31:0]      : in bits [171:140]
       Field headers.q3_part8_2.part [7:0]     : in bits [95:88]
       Field headers.q4_part2.part [15:8]      : in bits [103:96]
       Field headers.q3_part8_2.part [31:16]   : in bits [119:104]
       Field headers.q4_part2.part [7:0]       : in bits [127:120]
       Field headers.q3_part2.part [15:0]      : in bits [59:44]
       Field headers.q2_part2.part [15:0]      : in bits [75:60]
       Field headers.q1_part2.part [7:0]       : in bits [83:76]
       Field headers.q1_part2.part [15:8]      : in bits [7:0]
       Field headers.q1_part1.part [7:0]       : in bits [15:8]
       Field headers.q2_part1.part [7:0]       : in bits [23:16]
       Field headers.q3_part1.part [7:0]       : in bits [31:24]
       Field headers.q4_part1.part [7:0]       : in bits [39:32]
       Field headers.q2_part4.part [11:8]      : in bits [483:480]
       Field headers.q2_part4.part [15:12]     : in bits [439:436]
       Field headers.q2_part4.part [3:0]       : in bits [395:392]
       Field headers.q2_part4.part [7:4]       : in bits [351:348]
       Field headers.q2_part4.part [27:24]     : in bits [307:304]
       Field headers.q2_part4.part [31:28]     : in bits [263:260]
       Field headers.q2_part4.part [19:16]     : in bits [219:216]
       Field headers.q2_part4.part [23:20]     : in bits [175:172]
       Field headers.q2_part8_1.part [11:8]    : in bits [131:128]
       Field headers.q2_part8_1.part [15:12]   : in bits [87:84]
    ]
  ]
+----------------------------------------------------------------+
  SwitchIngressParser.$PORT_METADATA
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngressParser.$PORT_METADATA
+------------------------------------------------+
Stage -1:
Pack Format:
  table_word_width: 64
  memory_word_width: 64
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field ig_intr_md [63:0]   : in bits [63:0]
    ]
  ]
+----------------------------------------------------------------+
  tbl_netassay_v3l1148
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1148
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1157
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1157
+------------------------------------------------+
Stage 4:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1159
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1159
+------------------------------------------------+
Stage 5:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1160
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1160
+------------------------------------------------+
Stage 6:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1168
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1168
+------------------------------------------------+
Stage 6:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1172
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1172
+------------------------------------------------+
Stage 7:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1177
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1177
+------------------------------------------------+
Stage 7:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1182
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1182
+------------------------------------------------+
Stage 8:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1191
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1191
+------------------------------------------------+
Stage 6:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1192
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1192
+------------------------------------------------+
Stage 7:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1202
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1202
+------------------------------------------------+
Stage 8:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1206
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1206
+------------------------------------------------+
Stage 10:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1211
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1211
+------------------------------------------------+
Stage 10:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1216
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1216
+------------------------------------------------+
Stage 11:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1224
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1224
+------------------------------------------------+
Stage 8:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1225
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1225
+------------------------------------------------+
Stage 9:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1225$st1
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1225$st1
+------------------------------------------------+
Stage 10:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1235
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1235
+------------------------------------------------+
Stage 11:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1241
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1241
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1241_0
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1241_0
+------------------------------------------------+
Stage 1:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1250
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1250
+------------------------------------------------+
Stage 3:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1250$st1
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1250$st1
+------------------------------------------------+
Stage 6:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1254
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1254
+------------------------------------------------+
Stage 7:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1260
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1260
+------------------------------------------------+
Stage 2:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1260_0
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1260_0
+------------------------------------------------+
Stage 3:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1263
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1263
+------------------------------------------------+
Stage 8:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1267
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1267
+------------------------------------------------+
Stage 9:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1267$st1
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1267$st1
+------------------------------------------------+
Stage 10:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1275
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1275
+------------------------------------------------+
Stage 11:
No match entries required.
+----------------------------------------------------------------+
  tbl_netassay_v3l1276
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_netassay_v3l1276
+------------------------------------------------+
Stage 11:
No match entries required.
