
MSC_TP_Noyau.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029c8  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002ba0  08002ba0  00003ba0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002be0  08002be0  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002be0  08002be0  00003be0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002be8  08002be8  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002be8  08002be8  00003be8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002bec  08002bec  00003bec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002bf0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  2000000c  08002bfc  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c0  08002bfc  000040c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000be70  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c99  00000000  00000000  0000feac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000998  00000000  00000000  00011b48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000753  00000000  00000000  000124e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c4c1  00000000  00000000  00012c33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c0f3  00000000  00000000  0002f0f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b2d7b  00000000  00000000  0003b1e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000edf62  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000025dc  00000000  00000000  000edfa8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000f0584  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08002b88 	.word	0x08002b88

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	08002b88 	.word	0x08002b88

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b08a      	sub	sp, #40	@ 0x28
 8000548:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800054a:	f107 0314 	add.w	r3, r7, #20
 800054e:	2200      	movs	r2, #0
 8000550:	601a      	str	r2, [r3, #0]
 8000552:	605a      	str	r2, [r3, #4]
 8000554:	609a      	str	r2, [r3, #8]
 8000556:	60da      	str	r2, [r3, #12]
 8000558:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800055a:	4b2b      	ldr	r3, [pc, #172]	@ (8000608 <MX_GPIO_Init+0xc4>)
 800055c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800055e:	4a2a      	ldr	r2, [pc, #168]	@ (8000608 <MX_GPIO_Init+0xc4>)
 8000560:	f043 0304 	orr.w	r3, r3, #4
 8000564:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000566:	4b28      	ldr	r3, [pc, #160]	@ (8000608 <MX_GPIO_Init+0xc4>)
 8000568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800056a:	f003 0304 	and.w	r3, r3, #4
 800056e:	613b      	str	r3, [r7, #16]
 8000570:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000572:	4b25      	ldr	r3, [pc, #148]	@ (8000608 <MX_GPIO_Init+0xc4>)
 8000574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000576:	4a24      	ldr	r2, [pc, #144]	@ (8000608 <MX_GPIO_Init+0xc4>)
 8000578:	f043 0320 	orr.w	r3, r3, #32
 800057c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800057e:	4b22      	ldr	r3, [pc, #136]	@ (8000608 <MX_GPIO_Init+0xc4>)
 8000580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000582:	f003 0320 	and.w	r3, r3, #32
 8000586:	60fb      	str	r3, [r7, #12]
 8000588:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800058a:	4b1f      	ldr	r3, [pc, #124]	@ (8000608 <MX_GPIO_Init+0xc4>)
 800058c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800058e:	4a1e      	ldr	r2, [pc, #120]	@ (8000608 <MX_GPIO_Init+0xc4>)
 8000590:	f043 0301 	orr.w	r3, r3, #1
 8000594:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000596:	4b1c      	ldr	r3, [pc, #112]	@ (8000608 <MX_GPIO_Init+0xc4>)
 8000598:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800059a:	f003 0301 	and.w	r3, r3, #1
 800059e:	60bb      	str	r3, [r7, #8]
 80005a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005a2:	4b19      	ldr	r3, [pc, #100]	@ (8000608 <MX_GPIO_Init+0xc4>)
 80005a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005a6:	4a18      	ldr	r2, [pc, #96]	@ (8000608 <MX_GPIO_Init+0xc4>)
 80005a8:	f043 0302 	orr.w	r3, r3, #2
 80005ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005ae:	4b16      	ldr	r3, [pc, #88]	@ (8000608 <MX_GPIO_Init+0xc4>)
 80005b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005b2:	f003 0302 	and.w	r3, r3, #2
 80005b6:	607b      	str	r3, [r7, #4]
 80005b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80005ba:	2200      	movs	r2, #0
 80005bc:	2120      	movs	r1, #32
 80005be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005c2:	f000 fc8d 	bl	8000ee0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80005c6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80005ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80005cc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80005d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d2:	2300      	movs	r3, #0
 80005d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80005d6:	f107 0314 	add.w	r3, r7, #20
 80005da:	4619      	mov	r1, r3
 80005dc:	480b      	ldr	r0, [pc, #44]	@ (800060c <MX_GPIO_Init+0xc8>)
 80005de:	f000 fafd 	bl	8000bdc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80005e2:	2320      	movs	r3, #32
 80005e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005e6:	2301      	movs	r3, #1
 80005e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ea:	2300      	movs	r3, #0
 80005ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ee:	2300      	movs	r3, #0
 80005f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80005f2:	f107 0314 	add.w	r3, r7, #20
 80005f6:	4619      	mov	r1, r3
 80005f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005fc:	f000 faee 	bl	8000bdc <HAL_GPIO_Init>

}
 8000600:	bf00      	nop
 8000602:	3728      	adds	r7, #40	@ 0x28
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	40021000 	.word	0x40021000
 800060c:	48000800 	.word	0x48000800

08000610 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000614:	f000 f98d 	bl	8000932 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000618:	f000 f806 	bl	8000628 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800061c:	f7ff ff92 	bl	8000544 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000620:	f000 f8ba 	bl	8000798 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000624:	bf00      	nop
 8000626:	e7fd      	b.n	8000624 <main+0x14>

08000628 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b094      	sub	sp, #80	@ 0x50
 800062c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800062e:	f107 0318 	add.w	r3, r7, #24
 8000632:	2238      	movs	r2, #56	@ 0x38
 8000634:	2100      	movs	r1, #0
 8000636:	4618      	mov	r0, r3
 8000638:	f002 fa7a 	bl	8002b30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800063c:	1d3b      	adds	r3, r7, #4
 800063e:	2200      	movs	r2, #0
 8000640:	601a      	str	r2, [r3, #0]
 8000642:	605a      	str	r2, [r3, #4]
 8000644:	609a      	str	r2, [r3, #8]
 8000646:	60da      	str	r2, [r3, #12]
 8000648:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800064a:	2000      	movs	r0, #0
 800064c:	f000 fc60 	bl	8000f10 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000650:	2302      	movs	r3, #2
 8000652:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000654:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000658:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800065a:	2340      	movs	r3, #64	@ 0x40
 800065c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800065e:	2302      	movs	r3, #2
 8000660:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000662:	2302      	movs	r3, #2
 8000664:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000666:	2304      	movs	r3, #4
 8000668:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800066a:	2355      	movs	r3, #85	@ 0x55
 800066c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800066e:	2302      	movs	r3, #2
 8000670:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000672:	2302      	movs	r3, #2
 8000674:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000676:	2302      	movs	r3, #2
 8000678:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800067a:	f107 0318 	add.w	r3, r7, #24
 800067e:	4618      	mov	r0, r3
 8000680:	f000 fcfa 	bl	8001078 <HAL_RCC_OscConfig>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d001      	beq.n	800068e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800068a:	f000 f818 	bl	80006be <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800068e:	230f      	movs	r3, #15
 8000690:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000692:	2303      	movs	r3, #3
 8000694:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000696:	2300      	movs	r3, #0
 8000698:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800069a:	2300      	movs	r3, #0
 800069c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800069e:	2300      	movs	r3, #0
 80006a0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006a2:	1d3b      	adds	r3, r7, #4
 80006a4:	2104      	movs	r1, #4
 80006a6:	4618      	mov	r0, r3
 80006a8:	f000 fff8 	bl	800169c <HAL_RCC_ClockConfig>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d001      	beq.n	80006b6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80006b2:	f000 f804 	bl	80006be <Error_Handler>
  }
}
 80006b6:	bf00      	nop
 80006b8:	3750      	adds	r7, #80	@ 0x50
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}

080006be <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006be:	b480      	push	{r7}
 80006c0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006c2:	b672      	cpsid	i
}
 80006c4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006c6:	bf00      	nop
 80006c8:	e7fd      	b.n	80006c6 <Error_Handler+0x8>
	...

080006cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000710 <HAL_MspInit+0x44>)
 80006d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80006d6:	4a0e      	ldr	r2, [pc, #56]	@ (8000710 <HAL_MspInit+0x44>)
 80006d8:	f043 0301 	orr.w	r3, r3, #1
 80006dc:	6613      	str	r3, [r2, #96]	@ 0x60
 80006de:	4b0c      	ldr	r3, [pc, #48]	@ (8000710 <HAL_MspInit+0x44>)
 80006e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80006e2:	f003 0301 	and.w	r3, r3, #1
 80006e6:	607b      	str	r3, [r7, #4]
 80006e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ea:	4b09      	ldr	r3, [pc, #36]	@ (8000710 <HAL_MspInit+0x44>)
 80006ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80006ee:	4a08      	ldr	r2, [pc, #32]	@ (8000710 <HAL_MspInit+0x44>)
 80006f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80006f6:	4b06      	ldr	r3, [pc, #24]	@ (8000710 <HAL_MspInit+0x44>)
 80006f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80006fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006fe:	603b      	str	r3, [r7, #0]
 8000700:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000702:	f000 fca9 	bl	8001058 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000706:	bf00      	nop
 8000708:	3708      	adds	r7, #8
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	40021000 	.word	0x40021000

08000714 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000718:	bf00      	nop
 800071a:	e7fd      	b.n	8000718 <NMI_Handler+0x4>

0800071c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000720:	bf00      	nop
 8000722:	e7fd      	b.n	8000720 <HardFault_Handler+0x4>

08000724 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000728:	bf00      	nop
 800072a:	e7fd      	b.n	8000728 <MemManage_Handler+0x4>

0800072c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000730:	bf00      	nop
 8000732:	e7fd      	b.n	8000730 <BusFault_Handler+0x4>

08000734 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000738:	bf00      	nop
 800073a:	e7fd      	b.n	8000738 <UsageFault_Handler+0x4>

0800073c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000740:	bf00      	nop
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr

0800074a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800074a:	b480      	push	{r7}
 800074c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800074e:	bf00      	nop
 8000750:	46bd      	mov	sp, r7
 8000752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000756:	4770      	bx	lr

08000758 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800075c:	bf00      	nop
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr

08000766 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000766:	b580      	push	{r7, lr}
 8000768:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800076a:	f000 f935 	bl	80009d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800076e:	bf00      	nop
 8000770:	bd80      	pop	{r7, pc}
	...

08000774 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000778:	4b06      	ldr	r3, [pc, #24]	@ (8000794 <SystemInit+0x20>)
 800077a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800077e:	4a05      	ldr	r2, [pc, #20]	@ (8000794 <SystemInit+0x20>)
 8000780:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000784:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000788:	bf00      	nop
 800078a:	46bd      	mov	sp, r7
 800078c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	e000ed00 	.word	0xe000ed00

08000798 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800079c:	4b22      	ldr	r3, [pc, #136]	@ (8000828 <MX_USART2_UART_Init+0x90>)
 800079e:	4a23      	ldr	r2, [pc, #140]	@ (800082c <MX_USART2_UART_Init+0x94>)
 80007a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007a2:	4b21      	ldr	r3, [pc, #132]	@ (8000828 <MX_USART2_UART_Init+0x90>)
 80007a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007aa:	4b1f      	ldr	r3, [pc, #124]	@ (8000828 <MX_USART2_UART_Init+0x90>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007b0:	4b1d      	ldr	r3, [pc, #116]	@ (8000828 <MX_USART2_UART_Init+0x90>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007b6:	4b1c      	ldr	r3, [pc, #112]	@ (8000828 <MX_USART2_UART_Init+0x90>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007bc:	4b1a      	ldr	r3, [pc, #104]	@ (8000828 <MX_USART2_UART_Init+0x90>)
 80007be:	220c      	movs	r2, #12
 80007c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007c2:	4b19      	ldr	r3, [pc, #100]	@ (8000828 <MX_USART2_UART_Init+0x90>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007c8:	4b17      	ldr	r3, [pc, #92]	@ (8000828 <MX_USART2_UART_Init+0x90>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007ce:	4b16      	ldr	r3, [pc, #88]	@ (8000828 <MX_USART2_UART_Init+0x90>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007d4:	4b14      	ldr	r3, [pc, #80]	@ (8000828 <MX_USART2_UART_Init+0x90>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007da:	4b13      	ldr	r3, [pc, #76]	@ (8000828 <MX_USART2_UART_Init+0x90>)
 80007dc:	2200      	movs	r2, #0
 80007de:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007e0:	4811      	ldr	r0, [pc, #68]	@ (8000828 <MX_USART2_UART_Init+0x90>)
 80007e2:	f001 fb67 	bl	8001eb4 <HAL_UART_Init>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80007ec:	f7ff ff67 	bl	80006be <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007f0:	2100      	movs	r1, #0
 80007f2:	480d      	ldr	r0, [pc, #52]	@ (8000828 <MX_USART2_UART_Init+0x90>)
 80007f4:	f002 f8d2 	bl	800299c <HAL_UARTEx_SetTxFifoThreshold>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d001      	beq.n	8000802 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80007fe:	f7ff ff5e 	bl	80006be <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000802:	2100      	movs	r1, #0
 8000804:	4808      	ldr	r0, [pc, #32]	@ (8000828 <MX_USART2_UART_Init+0x90>)
 8000806:	f002 f907 	bl	8002a18 <HAL_UARTEx_SetRxFifoThreshold>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000810:	f7ff ff55 	bl	80006be <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000814:	4804      	ldr	r0, [pc, #16]	@ (8000828 <MX_USART2_UART_Init+0x90>)
 8000816:	f002 f888 	bl	800292a <HAL_UARTEx_DisableFifoMode>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000820:	f7ff ff4d 	bl	80006be <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000824:	bf00      	nop
 8000826:	bd80      	pop	{r7, pc}
 8000828:	20000028 	.word	0x20000028
 800082c:	40004400 	.word	0x40004400

08000830 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b09a      	sub	sp, #104	@ 0x68
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000838:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800083c:	2200      	movs	r2, #0
 800083e:	601a      	str	r2, [r3, #0]
 8000840:	605a      	str	r2, [r3, #4]
 8000842:	609a      	str	r2, [r3, #8]
 8000844:	60da      	str	r2, [r3, #12]
 8000846:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000848:	f107 0310 	add.w	r3, r7, #16
 800084c:	2244      	movs	r2, #68	@ 0x44
 800084e:	2100      	movs	r1, #0
 8000850:	4618      	mov	r0, r3
 8000852:	f002 f96d 	bl	8002b30 <memset>
  if(uartHandle->Instance==USART2)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	4a1f      	ldr	r2, [pc, #124]	@ (80008d8 <HAL_UART_MspInit+0xa8>)
 800085c:	4293      	cmp	r3, r2
 800085e:	d136      	bne.n	80008ce <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000860:	2302      	movs	r3, #2
 8000862:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000864:	2300      	movs	r3, #0
 8000866:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000868:	f107 0310 	add.w	r3, r7, #16
 800086c:	4618      	mov	r0, r3
 800086e:	f001 f931 	bl	8001ad4 <HAL_RCCEx_PeriphCLKConfig>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000878:	f7ff ff21 	bl	80006be <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800087c:	4b17      	ldr	r3, [pc, #92]	@ (80008dc <HAL_UART_MspInit+0xac>)
 800087e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000880:	4a16      	ldr	r2, [pc, #88]	@ (80008dc <HAL_UART_MspInit+0xac>)
 8000882:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000886:	6593      	str	r3, [r2, #88]	@ 0x58
 8000888:	4b14      	ldr	r3, [pc, #80]	@ (80008dc <HAL_UART_MspInit+0xac>)
 800088a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800088c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000890:	60fb      	str	r3, [r7, #12]
 8000892:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000894:	4b11      	ldr	r3, [pc, #68]	@ (80008dc <HAL_UART_MspInit+0xac>)
 8000896:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000898:	4a10      	ldr	r2, [pc, #64]	@ (80008dc <HAL_UART_MspInit+0xac>)
 800089a:	f043 0301 	orr.w	r3, r3, #1
 800089e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008a0:	4b0e      	ldr	r3, [pc, #56]	@ (80008dc <HAL_UART_MspInit+0xac>)
 80008a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008a4:	f003 0301 	and.w	r3, r3, #1
 80008a8:	60bb      	str	r3, [r7, #8]
 80008aa:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80008ac:	230c      	movs	r3, #12
 80008ae:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b0:	2302      	movs	r3, #2
 80008b2:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b4:	2300      	movs	r3, #0
 80008b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b8:	2300      	movs	r3, #0
 80008ba:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80008bc:	2307      	movs	r3, #7
 80008be:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008c0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80008c4:	4619      	mov	r1, r3
 80008c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008ca:	f000 f987 	bl	8000bdc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80008ce:	bf00      	nop
 80008d0:	3768      	adds	r7, #104	@ 0x68
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	40004400 	.word	0x40004400
 80008dc:	40021000 	.word	0x40021000

080008e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008e0:	480d      	ldr	r0, [pc, #52]	@ (8000918 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008e2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80008e4:	f7ff ff46 	bl	8000774 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008e8:	480c      	ldr	r0, [pc, #48]	@ (800091c <LoopForever+0x6>)
  ldr r1, =_edata
 80008ea:	490d      	ldr	r1, [pc, #52]	@ (8000920 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008ec:	4a0d      	ldr	r2, [pc, #52]	@ (8000924 <LoopForever+0xe>)
  movs r3, #0
 80008ee:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80008f0:	e002      	b.n	80008f8 <LoopCopyDataInit>

080008f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008f6:	3304      	adds	r3, #4

080008f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008fc:	d3f9      	bcc.n	80008f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008fe:	4a0a      	ldr	r2, [pc, #40]	@ (8000928 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000900:	4c0a      	ldr	r4, [pc, #40]	@ (800092c <LoopForever+0x16>)
  movs r3, #0
 8000902:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000904:	e001      	b.n	800090a <LoopFillZerobss>

08000906 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000906:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000908:	3204      	adds	r2, #4

0800090a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800090a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800090c:	d3fb      	bcc.n	8000906 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800090e:	f002 f917 	bl	8002b40 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000912:	f7ff fe7d 	bl	8000610 <main>

08000916 <LoopForever>:

LoopForever:
    b LoopForever
 8000916:	e7fe      	b.n	8000916 <LoopForever>
  ldr   r0, =_estack
 8000918:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800091c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000920:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000924:	08002bf0 	.word	0x08002bf0
  ldr r2, =_sbss
 8000928:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800092c:	200000c0 	.word	0x200000c0

08000930 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000930:	e7fe      	b.n	8000930 <ADC1_2_IRQHandler>

08000932 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000932:	b580      	push	{r7, lr}
 8000934:	b082      	sub	sp, #8
 8000936:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000938:	2300      	movs	r3, #0
 800093a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800093c:	2003      	movs	r0, #3
 800093e:	f000 f91b 	bl	8000b78 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000942:	2000      	movs	r0, #0
 8000944:	f000 f80e 	bl	8000964 <HAL_InitTick>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d002      	beq.n	8000954 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800094e:	2301      	movs	r3, #1
 8000950:	71fb      	strb	r3, [r7, #7]
 8000952:	e001      	b.n	8000958 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000954:	f7ff feba 	bl	80006cc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000958:	79fb      	ldrb	r3, [r7, #7]

}
 800095a:	4618      	mov	r0, r3
 800095c:	3708      	adds	r7, #8
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
	...

08000964 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b084      	sub	sp, #16
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800096c:	2300      	movs	r3, #0
 800096e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000970:	4b16      	ldr	r3, [pc, #88]	@ (80009cc <HAL_InitTick+0x68>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	2b00      	cmp	r3, #0
 8000976:	d022      	beq.n	80009be <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000978:	4b15      	ldr	r3, [pc, #84]	@ (80009d0 <HAL_InitTick+0x6c>)
 800097a:	681a      	ldr	r2, [r3, #0]
 800097c:	4b13      	ldr	r3, [pc, #76]	@ (80009cc <HAL_InitTick+0x68>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000984:	fbb1 f3f3 	udiv	r3, r1, r3
 8000988:	fbb2 f3f3 	udiv	r3, r2, r3
 800098c:	4618      	mov	r0, r3
 800098e:	f000 f918 	bl	8000bc2 <HAL_SYSTICK_Config>
 8000992:	4603      	mov	r3, r0
 8000994:	2b00      	cmp	r3, #0
 8000996:	d10f      	bne.n	80009b8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	2b0f      	cmp	r3, #15
 800099c:	d809      	bhi.n	80009b2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800099e:	2200      	movs	r2, #0
 80009a0:	6879      	ldr	r1, [r7, #4]
 80009a2:	f04f 30ff 	mov.w	r0, #4294967295
 80009a6:	f000 f8f2 	bl	8000b8e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009aa:	4a0a      	ldr	r2, [pc, #40]	@ (80009d4 <HAL_InitTick+0x70>)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	6013      	str	r3, [r2, #0]
 80009b0:	e007      	b.n	80009c2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80009b2:	2301      	movs	r3, #1
 80009b4:	73fb      	strb	r3, [r7, #15]
 80009b6:	e004      	b.n	80009c2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80009b8:	2301      	movs	r3, #1
 80009ba:	73fb      	strb	r3, [r7, #15]
 80009bc:	e001      	b.n	80009c2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80009be:	2301      	movs	r3, #1
 80009c0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80009c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80009c4:	4618      	mov	r0, r3
 80009c6:	3710      	adds	r7, #16
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	20000008 	.word	0x20000008
 80009d0:	20000000 	.word	0x20000000
 80009d4:	20000004 	.word	0x20000004

080009d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009dc:	4b05      	ldr	r3, [pc, #20]	@ (80009f4 <HAL_IncTick+0x1c>)
 80009de:	681a      	ldr	r2, [r3, #0]
 80009e0:	4b05      	ldr	r3, [pc, #20]	@ (80009f8 <HAL_IncTick+0x20>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	4413      	add	r3, r2
 80009e6:	4a03      	ldr	r2, [pc, #12]	@ (80009f4 <HAL_IncTick+0x1c>)
 80009e8:	6013      	str	r3, [r2, #0]
}
 80009ea:	bf00      	nop
 80009ec:	46bd      	mov	sp, r7
 80009ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f2:	4770      	bx	lr
 80009f4:	200000bc 	.word	0x200000bc
 80009f8:	20000008 	.word	0x20000008

080009fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000a00:	4b03      	ldr	r3, [pc, #12]	@ (8000a10 <HAL_GetTick+0x14>)
 8000a02:	681b      	ldr	r3, [r3, #0]
}
 8000a04:	4618      	mov	r0, r3
 8000a06:	46bd      	mov	sp, r7
 8000a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop
 8000a10:	200000bc 	.word	0x200000bc

08000a14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b085      	sub	sp, #20
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	f003 0307 	and.w	r3, r3, #7
 8000a22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a24:	4b0c      	ldr	r3, [pc, #48]	@ (8000a58 <__NVIC_SetPriorityGrouping+0x44>)
 8000a26:	68db      	ldr	r3, [r3, #12]
 8000a28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a2a:	68ba      	ldr	r2, [r7, #8]
 8000a2c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a30:	4013      	ands	r3, r2
 8000a32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a38:	68bb      	ldr	r3, [r7, #8]
 8000a3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a3c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a46:	4a04      	ldr	r2, [pc, #16]	@ (8000a58 <__NVIC_SetPriorityGrouping+0x44>)
 8000a48:	68bb      	ldr	r3, [r7, #8]
 8000a4a:	60d3      	str	r3, [r2, #12]
}
 8000a4c:	bf00      	nop
 8000a4e:	3714      	adds	r7, #20
 8000a50:	46bd      	mov	sp, r7
 8000a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a56:	4770      	bx	lr
 8000a58:	e000ed00 	.word	0xe000ed00

08000a5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a60:	4b04      	ldr	r3, [pc, #16]	@ (8000a74 <__NVIC_GetPriorityGrouping+0x18>)
 8000a62:	68db      	ldr	r3, [r3, #12]
 8000a64:	0a1b      	lsrs	r3, r3, #8
 8000a66:	f003 0307 	and.w	r3, r3, #7
}
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a72:	4770      	bx	lr
 8000a74:	e000ed00 	.word	0xe000ed00

08000a78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	4603      	mov	r3, r0
 8000a80:	6039      	str	r1, [r7, #0]
 8000a82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	db0a      	blt.n	8000aa2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	b2da      	uxtb	r2, r3
 8000a90:	490c      	ldr	r1, [pc, #48]	@ (8000ac4 <__NVIC_SetPriority+0x4c>)
 8000a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a96:	0112      	lsls	r2, r2, #4
 8000a98:	b2d2      	uxtb	r2, r2
 8000a9a:	440b      	add	r3, r1
 8000a9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000aa0:	e00a      	b.n	8000ab8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	b2da      	uxtb	r2, r3
 8000aa6:	4908      	ldr	r1, [pc, #32]	@ (8000ac8 <__NVIC_SetPriority+0x50>)
 8000aa8:	79fb      	ldrb	r3, [r7, #7]
 8000aaa:	f003 030f 	and.w	r3, r3, #15
 8000aae:	3b04      	subs	r3, #4
 8000ab0:	0112      	lsls	r2, r2, #4
 8000ab2:	b2d2      	uxtb	r2, r2
 8000ab4:	440b      	add	r3, r1
 8000ab6:	761a      	strb	r2, [r3, #24]
}
 8000ab8:	bf00      	nop
 8000aba:	370c      	adds	r7, #12
 8000abc:	46bd      	mov	sp, r7
 8000abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac2:	4770      	bx	lr
 8000ac4:	e000e100 	.word	0xe000e100
 8000ac8:	e000ed00 	.word	0xe000ed00

08000acc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b089      	sub	sp, #36	@ 0x24
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	60f8      	str	r0, [r7, #12]
 8000ad4:	60b9      	str	r1, [r7, #8]
 8000ad6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	f003 0307 	and.w	r3, r3, #7
 8000ade:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ae0:	69fb      	ldr	r3, [r7, #28]
 8000ae2:	f1c3 0307 	rsb	r3, r3, #7
 8000ae6:	2b04      	cmp	r3, #4
 8000ae8:	bf28      	it	cs
 8000aea:	2304      	movcs	r3, #4
 8000aec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000aee:	69fb      	ldr	r3, [r7, #28]
 8000af0:	3304      	adds	r3, #4
 8000af2:	2b06      	cmp	r3, #6
 8000af4:	d902      	bls.n	8000afc <NVIC_EncodePriority+0x30>
 8000af6:	69fb      	ldr	r3, [r7, #28]
 8000af8:	3b03      	subs	r3, #3
 8000afa:	e000      	b.n	8000afe <NVIC_EncodePriority+0x32>
 8000afc:	2300      	movs	r3, #0
 8000afe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b00:	f04f 32ff 	mov.w	r2, #4294967295
 8000b04:	69bb      	ldr	r3, [r7, #24]
 8000b06:	fa02 f303 	lsl.w	r3, r2, r3
 8000b0a:	43da      	mvns	r2, r3
 8000b0c:	68bb      	ldr	r3, [r7, #8]
 8000b0e:	401a      	ands	r2, r3
 8000b10:	697b      	ldr	r3, [r7, #20]
 8000b12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b14:	f04f 31ff 	mov.w	r1, #4294967295
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b1e:	43d9      	mvns	r1, r3
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b24:	4313      	orrs	r3, r2
         );
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	3724      	adds	r7, #36	@ 0x24
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
	...

08000b34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	3b01      	subs	r3, #1
 8000b40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000b44:	d301      	bcc.n	8000b4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b46:	2301      	movs	r3, #1
 8000b48:	e00f      	b.n	8000b6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b4a:	4a0a      	ldr	r2, [pc, #40]	@ (8000b74 <SysTick_Config+0x40>)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	3b01      	subs	r3, #1
 8000b50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b52:	210f      	movs	r1, #15
 8000b54:	f04f 30ff 	mov.w	r0, #4294967295
 8000b58:	f7ff ff8e 	bl	8000a78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b5c:	4b05      	ldr	r3, [pc, #20]	@ (8000b74 <SysTick_Config+0x40>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b62:	4b04      	ldr	r3, [pc, #16]	@ (8000b74 <SysTick_Config+0x40>)
 8000b64:	2207      	movs	r2, #7
 8000b66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b68:	2300      	movs	r3, #0
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	3708      	adds	r7, #8
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	e000e010 	.word	0xe000e010

08000b78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b80:	6878      	ldr	r0, [r7, #4]
 8000b82:	f7ff ff47 	bl	8000a14 <__NVIC_SetPriorityGrouping>
}
 8000b86:	bf00      	nop
 8000b88:	3708      	adds	r7, #8
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}

08000b8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b8e:	b580      	push	{r7, lr}
 8000b90:	b086      	sub	sp, #24
 8000b92:	af00      	add	r7, sp, #0
 8000b94:	4603      	mov	r3, r0
 8000b96:	60b9      	str	r1, [r7, #8]
 8000b98:	607a      	str	r2, [r7, #4]
 8000b9a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000b9c:	f7ff ff5e 	bl	8000a5c <__NVIC_GetPriorityGrouping>
 8000ba0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ba2:	687a      	ldr	r2, [r7, #4]
 8000ba4:	68b9      	ldr	r1, [r7, #8]
 8000ba6:	6978      	ldr	r0, [r7, #20]
 8000ba8:	f7ff ff90 	bl	8000acc <NVIC_EncodePriority>
 8000bac:	4602      	mov	r2, r0
 8000bae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bb2:	4611      	mov	r1, r2
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f7ff ff5f 	bl	8000a78 <__NVIC_SetPriority>
}
 8000bba:	bf00      	nop
 8000bbc:	3718      	adds	r7, #24
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}

08000bc2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bc2:	b580      	push	{r7, lr}
 8000bc4:	b082      	sub	sp, #8
 8000bc6:	af00      	add	r7, sp, #0
 8000bc8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bca:	6878      	ldr	r0, [r7, #4]
 8000bcc:	f7ff ffb2 	bl	8000b34 <SysTick_Config>
 8000bd0:	4603      	mov	r3, r0
}
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	3708      	adds	r7, #8
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
	...

08000bdc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b087      	sub	sp, #28
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
 8000be4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000be6:	2300      	movs	r3, #0
 8000be8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000bea:	e15a      	b.n	8000ea2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	681a      	ldr	r2, [r3, #0]
 8000bf0:	2101      	movs	r1, #1
 8000bf2:	697b      	ldr	r3, [r7, #20]
 8000bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	f000 814c 	beq.w	8000e9c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c04:	683b      	ldr	r3, [r7, #0]
 8000c06:	685b      	ldr	r3, [r3, #4]
 8000c08:	f003 0303 	and.w	r3, r3, #3
 8000c0c:	2b01      	cmp	r3, #1
 8000c0e:	d005      	beq.n	8000c1c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c18:	2b02      	cmp	r3, #2
 8000c1a:	d130      	bne.n	8000c7e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	689b      	ldr	r3, [r3, #8]
 8000c20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000c22:	697b      	ldr	r3, [r7, #20]
 8000c24:	005b      	lsls	r3, r3, #1
 8000c26:	2203      	movs	r2, #3
 8000c28:	fa02 f303 	lsl.w	r3, r2, r3
 8000c2c:	43db      	mvns	r3, r3
 8000c2e:	693a      	ldr	r2, [r7, #16]
 8000c30:	4013      	ands	r3, r2
 8000c32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	68da      	ldr	r2, [r3, #12]
 8000c38:	697b      	ldr	r3, [r7, #20]
 8000c3a:	005b      	lsls	r3, r3, #1
 8000c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c40:	693a      	ldr	r2, [r7, #16]
 8000c42:	4313      	orrs	r3, r2
 8000c44:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	693a      	ldr	r2, [r7, #16]
 8000c4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c52:	2201      	movs	r2, #1
 8000c54:	697b      	ldr	r3, [r7, #20]
 8000c56:	fa02 f303 	lsl.w	r3, r2, r3
 8000c5a:	43db      	mvns	r3, r3
 8000c5c:	693a      	ldr	r2, [r7, #16]
 8000c5e:	4013      	ands	r3, r2
 8000c60:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c62:	683b      	ldr	r3, [r7, #0]
 8000c64:	685b      	ldr	r3, [r3, #4]
 8000c66:	091b      	lsrs	r3, r3, #4
 8000c68:	f003 0201 	and.w	r2, r3, #1
 8000c6c:	697b      	ldr	r3, [r7, #20]
 8000c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c72:	693a      	ldr	r2, [r7, #16]
 8000c74:	4313      	orrs	r3, r2
 8000c76:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	693a      	ldr	r2, [r7, #16]
 8000c7c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c7e:	683b      	ldr	r3, [r7, #0]
 8000c80:	685b      	ldr	r3, [r3, #4]
 8000c82:	f003 0303 	and.w	r3, r3, #3
 8000c86:	2b03      	cmp	r3, #3
 8000c88:	d017      	beq.n	8000cba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	68db      	ldr	r3, [r3, #12]
 8000c8e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	005b      	lsls	r3, r3, #1
 8000c94:	2203      	movs	r2, #3
 8000c96:	fa02 f303 	lsl.w	r3, r2, r3
 8000c9a:	43db      	mvns	r3, r3
 8000c9c:	693a      	ldr	r2, [r7, #16]
 8000c9e:	4013      	ands	r3, r2
 8000ca0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	689a      	ldr	r2, [r3, #8]
 8000ca6:	697b      	ldr	r3, [r7, #20]
 8000ca8:	005b      	lsls	r3, r3, #1
 8000caa:	fa02 f303 	lsl.w	r3, r2, r3
 8000cae:	693a      	ldr	r2, [r7, #16]
 8000cb0:	4313      	orrs	r3, r2
 8000cb2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	693a      	ldr	r2, [r7, #16]
 8000cb8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	685b      	ldr	r3, [r3, #4]
 8000cbe:	f003 0303 	and.w	r3, r3, #3
 8000cc2:	2b02      	cmp	r3, #2
 8000cc4:	d123      	bne.n	8000d0e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000cc6:	697b      	ldr	r3, [r7, #20]
 8000cc8:	08da      	lsrs	r2, r3, #3
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	3208      	adds	r2, #8
 8000cce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cd2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	f003 0307 	and.w	r3, r3, #7
 8000cda:	009b      	lsls	r3, r3, #2
 8000cdc:	220f      	movs	r2, #15
 8000cde:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce2:	43db      	mvns	r3, r3
 8000ce4:	693a      	ldr	r2, [r7, #16]
 8000ce6:	4013      	ands	r3, r2
 8000ce8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	691a      	ldr	r2, [r3, #16]
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	f003 0307 	and.w	r3, r3, #7
 8000cf4:	009b      	lsls	r3, r3, #2
 8000cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cfa:	693a      	ldr	r2, [r7, #16]
 8000cfc:	4313      	orrs	r3, r2
 8000cfe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	08da      	lsrs	r2, r3, #3
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	3208      	adds	r2, #8
 8000d08:	6939      	ldr	r1, [r7, #16]
 8000d0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	005b      	lsls	r3, r3, #1
 8000d18:	2203      	movs	r2, #3
 8000d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1e:	43db      	mvns	r3, r3
 8000d20:	693a      	ldr	r2, [r7, #16]
 8000d22:	4013      	ands	r3, r2
 8000d24:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	685b      	ldr	r3, [r3, #4]
 8000d2a:	f003 0203 	and.w	r2, r3, #3
 8000d2e:	697b      	ldr	r3, [r7, #20]
 8000d30:	005b      	lsls	r3, r3, #1
 8000d32:	fa02 f303 	lsl.w	r3, r2, r3
 8000d36:	693a      	ldr	r2, [r7, #16]
 8000d38:	4313      	orrs	r3, r2
 8000d3a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	693a      	ldr	r2, [r7, #16]
 8000d40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	685b      	ldr	r3, [r3, #4]
 8000d46:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	f000 80a6 	beq.w	8000e9c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d50:	4b5b      	ldr	r3, [pc, #364]	@ (8000ec0 <HAL_GPIO_Init+0x2e4>)
 8000d52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d54:	4a5a      	ldr	r2, [pc, #360]	@ (8000ec0 <HAL_GPIO_Init+0x2e4>)
 8000d56:	f043 0301 	orr.w	r3, r3, #1
 8000d5a:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d5c:	4b58      	ldr	r3, [pc, #352]	@ (8000ec0 <HAL_GPIO_Init+0x2e4>)
 8000d5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d60:	f003 0301 	and.w	r3, r3, #1
 8000d64:	60bb      	str	r3, [r7, #8]
 8000d66:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000d68:	4a56      	ldr	r2, [pc, #344]	@ (8000ec4 <HAL_GPIO_Init+0x2e8>)
 8000d6a:	697b      	ldr	r3, [r7, #20]
 8000d6c:	089b      	lsrs	r3, r3, #2
 8000d6e:	3302      	adds	r3, #2
 8000d70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d74:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	f003 0303 	and.w	r3, r3, #3
 8000d7c:	009b      	lsls	r3, r3, #2
 8000d7e:	220f      	movs	r2, #15
 8000d80:	fa02 f303 	lsl.w	r3, r2, r3
 8000d84:	43db      	mvns	r3, r3
 8000d86:	693a      	ldr	r2, [r7, #16]
 8000d88:	4013      	ands	r3, r2
 8000d8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000d92:	d01f      	beq.n	8000dd4 <HAL_GPIO_Init+0x1f8>
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	4a4c      	ldr	r2, [pc, #304]	@ (8000ec8 <HAL_GPIO_Init+0x2ec>)
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d019      	beq.n	8000dd0 <HAL_GPIO_Init+0x1f4>
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	4a4b      	ldr	r2, [pc, #300]	@ (8000ecc <HAL_GPIO_Init+0x2f0>)
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d013      	beq.n	8000dcc <HAL_GPIO_Init+0x1f0>
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	4a4a      	ldr	r2, [pc, #296]	@ (8000ed0 <HAL_GPIO_Init+0x2f4>)
 8000da8:	4293      	cmp	r3, r2
 8000daa:	d00d      	beq.n	8000dc8 <HAL_GPIO_Init+0x1ec>
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	4a49      	ldr	r2, [pc, #292]	@ (8000ed4 <HAL_GPIO_Init+0x2f8>)
 8000db0:	4293      	cmp	r3, r2
 8000db2:	d007      	beq.n	8000dc4 <HAL_GPIO_Init+0x1e8>
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	4a48      	ldr	r2, [pc, #288]	@ (8000ed8 <HAL_GPIO_Init+0x2fc>)
 8000db8:	4293      	cmp	r3, r2
 8000dba:	d101      	bne.n	8000dc0 <HAL_GPIO_Init+0x1e4>
 8000dbc:	2305      	movs	r3, #5
 8000dbe:	e00a      	b.n	8000dd6 <HAL_GPIO_Init+0x1fa>
 8000dc0:	2306      	movs	r3, #6
 8000dc2:	e008      	b.n	8000dd6 <HAL_GPIO_Init+0x1fa>
 8000dc4:	2304      	movs	r3, #4
 8000dc6:	e006      	b.n	8000dd6 <HAL_GPIO_Init+0x1fa>
 8000dc8:	2303      	movs	r3, #3
 8000dca:	e004      	b.n	8000dd6 <HAL_GPIO_Init+0x1fa>
 8000dcc:	2302      	movs	r3, #2
 8000dce:	e002      	b.n	8000dd6 <HAL_GPIO_Init+0x1fa>
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	e000      	b.n	8000dd6 <HAL_GPIO_Init+0x1fa>
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	697a      	ldr	r2, [r7, #20]
 8000dd8:	f002 0203 	and.w	r2, r2, #3
 8000ddc:	0092      	lsls	r2, r2, #2
 8000dde:	4093      	lsls	r3, r2
 8000de0:	693a      	ldr	r2, [r7, #16]
 8000de2:	4313      	orrs	r3, r2
 8000de4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000de6:	4937      	ldr	r1, [pc, #220]	@ (8000ec4 <HAL_GPIO_Init+0x2e8>)
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	089b      	lsrs	r3, r3, #2
 8000dec:	3302      	adds	r3, #2
 8000dee:	693a      	ldr	r2, [r7, #16]
 8000df0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000df4:	4b39      	ldr	r3, [pc, #228]	@ (8000edc <HAL_GPIO_Init+0x300>)
 8000df6:	689b      	ldr	r3, [r3, #8]
 8000df8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	43db      	mvns	r3, r3
 8000dfe:	693a      	ldr	r2, [r7, #16]
 8000e00:	4013      	ands	r3, r2
 8000e02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	685b      	ldr	r3, [r3, #4]
 8000e08:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d003      	beq.n	8000e18 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000e10:	693a      	ldr	r2, [r7, #16]
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	4313      	orrs	r3, r2
 8000e16:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000e18:	4a30      	ldr	r2, [pc, #192]	@ (8000edc <HAL_GPIO_Init+0x300>)
 8000e1a:	693b      	ldr	r3, [r7, #16]
 8000e1c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000e1e:	4b2f      	ldr	r3, [pc, #188]	@ (8000edc <HAL_GPIO_Init+0x300>)
 8000e20:	68db      	ldr	r3, [r3, #12]
 8000e22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	43db      	mvns	r3, r3
 8000e28:	693a      	ldr	r2, [r7, #16]
 8000e2a:	4013      	ands	r3, r2
 8000e2c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d003      	beq.n	8000e42 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8000e3a:	693a      	ldr	r2, [r7, #16]
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000e42:	4a26      	ldr	r2, [pc, #152]	@ (8000edc <HAL_GPIO_Init+0x300>)
 8000e44:	693b      	ldr	r3, [r7, #16]
 8000e46:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8000e48:	4b24      	ldr	r3, [pc, #144]	@ (8000edc <HAL_GPIO_Init+0x300>)
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	43db      	mvns	r3, r3
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	4013      	ands	r3, r2
 8000e56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d003      	beq.n	8000e6c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8000e64:	693a      	ldr	r2, [r7, #16]
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000e6c:	4a1b      	ldr	r2, [pc, #108]	@ (8000edc <HAL_GPIO_Init+0x300>)
 8000e6e:	693b      	ldr	r3, [r7, #16]
 8000e70:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000e72:	4b1a      	ldr	r3, [pc, #104]	@ (8000edc <HAL_GPIO_Init+0x300>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	43db      	mvns	r3, r3
 8000e7c:	693a      	ldr	r2, [r7, #16]
 8000e7e:	4013      	ands	r3, r2
 8000e80:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d003      	beq.n	8000e96 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8000e8e:	693a      	ldr	r2, [r7, #16]
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	4313      	orrs	r3, r2
 8000e94:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000e96:	4a11      	ldr	r2, [pc, #68]	@ (8000edc <HAL_GPIO_Init+0x300>)
 8000e98:	693b      	ldr	r3, [r7, #16]
 8000e9a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	3301      	adds	r3, #1
 8000ea0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	681a      	ldr	r2, [r3, #0]
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	fa22 f303 	lsr.w	r3, r2, r3
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	f47f ae9d 	bne.w	8000bec <HAL_GPIO_Init+0x10>
  }
}
 8000eb2:	bf00      	nop
 8000eb4:	bf00      	nop
 8000eb6:	371c      	adds	r7, #28
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr
 8000ec0:	40021000 	.word	0x40021000
 8000ec4:	40010000 	.word	0x40010000
 8000ec8:	48000400 	.word	0x48000400
 8000ecc:	48000800 	.word	0x48000800
 8000ed0:	48000c00 	.word	0x48000c00
 8000ed4:	48001000 	.word	0x48001000
 8000ed8:	48001400 	.word	0x48001400
 8000edc:	40010400 	.word	0x40010400

08000ee0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b083      	sub	sp, #12
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	460b      	mov	r3, r1
 8000eea:	807b      	strh	r3, [r7, #2]
 8000eec:	4613      	mov	r3, r2
 8000eee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ef0:	787b      	ldrb	r3, [r7, #1]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d003      	beq.n	8000efe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ef6:	887a      	ldrh	r2, [r7, #2]
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000efc:	e002      	b.n	8000f04 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000efe:	887a      	ldrh	r2, [r7, #2]
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000f04:	bf00      	nop
 8000f06:	370c      	adds	r7, #12
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr

08000f10 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b085      	sub	sp, #20
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d141      	bne.n	8000fa2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000f1e:	4b4b      	ldr	r3, [pc, #300]	@ (800104c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000f26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000f2a:	d131      	bne.n	8000f90 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000f2c:	4b47      	ldr	r3, [pc, #284]	@ (800104c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000f32:	4a46      	ldr	r2, [pc, #280]	@ (800104c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000f38:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f3c:	4b43      	ldr	r3, [pc, #268]	@ (800104c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000f44:	4a41      	ldr	r2, [pc, #260]	@ (800104c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f46:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f4a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000f4c:	4b40      	ldr	r3, [pc, #256]	@ (8001050 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	2232      	movs	r2, #50	@ 0x32
 8000f52:	fb02 f303 	mul.w	r3, r2, r3
 8000f56:	4a3f      	ldr	r2, [pc, #252]	@ (8001054 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000f58:	fba2 2303 	umull	r2, r3, r2, r3
 8000f5c:	0c9b      	lsrs	r3, r3, #18
 8000f5e:	3301      	adds	r3, #1
 8000f60:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000f62:	e002      	b.n	8000f6a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	3b01      	subs	r3, #1
 8000f68:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000f6a:	4b38      	ldr	r3, [pc, #224]	@ (800104c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f6c:	695b      	ldr	r3, [r3, #20]
 8000f6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000f76:	d102      	bne.n	8000f7e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d1f2      	bne.n	8000f64 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000f7e:	4b33      	ldr	r3, [pc, #204]	@ (800104c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f80:	695b      	ldr	r3, [r3, #20]
 8000f82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000f8a:	d158      	bne.n	800103e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000f8c:	2303      	movs	r3, #3
 8000f8e:	e057      	b.n	8001040 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000f90:	4b2e      	ldr	r3, [pc, #184]	@ (800104c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000f96:	4a2d      	ldr	r2, [pc, #180]	@ (800104c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000f9c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8000fa0:	e04d      	b.n	800103e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000fa8:	d141      	bne.n	800102e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000faa:	4b28      	ldr	r3, [pc, #160]	@ (800104c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000fb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000fb6:	d131      	bne.n	800101c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000fb8:	4b24      	ldr	r3, [pc, #144]	@ (800104c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000fbe:	4a23      	ldr	r2, [pc, #140]	@ (800104c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fc4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fc8:	4b20      	ldr	r3, [pc, #128]	@ (800104c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000fd0:	4a1e      	ldr	r2, [pc, #120]	@ (800104c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fd2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000fd6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000fd8:	4b1d      	ldr	r3, [pc, #116]	@ (8001050 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	2232      	movs	r2, #50	@ 0x32
 8000fde:	fb02 f303 	mul.w	r3, r2, r3
 8000fe2:	4a1c      	ldr	r2, [pc, #112]	@ (8001054 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8000fe8:	0c9b      	lsrs	r3, r3, #18
 8000fea:	3301      	adds	r3, #1
 8000fec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000fee:	e002      	b.n	8000ff6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	3b01      	subs	r3, #1
 8000ff4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ff6:	4b15      	ldr	r3, [pc, #84]	@ (800104c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ff8:	695b      	ldr	r3, [r3, #20]
 8000ffa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ffe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001002:	d102      	bne.n	800100a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d1f2      	bne.n	8000ff0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800100a:	4b10      	ldr	r3, [pc, #64]	@ (800104c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800100c:	695b      	ldr	r3, [r3, #20]
 800100e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001012:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001016:	d112      	bne.n	800103e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001018:	2303      	movs	r3, #3
 800101a:	e011      	b.n	8001040 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800101c:	4b0b      	ldr	r3, [pc, #44]	@ (800104c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800101e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001022:	4a0a      	ldr	r2, [pc, #40]	@ (800104c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001024:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001028:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800102c:	e007      	b.n	800103e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800102e:	4b07      	ldr	r3, [pc, #28]	@ (800104c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001036:	4a05      	ldr	r2, [pc, #20]	@ (800104c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001038:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800103c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800103e:	2300      	movs	r3, #0
}
 8001040:	4618      	mov	r0, r3
 8001042:	3714      	adds	r7, #20
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	40007000 	.word	0x40007000
 8001050:	20000000 	.word	0x20000000
 8001054:	431bde83 	.word	0x431bde83

08001058 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800105c:	4b05      	ldr	r3, [pc, #20]	@ (8001074 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800105e:	689b      	ldr	r3, [r3, #8]
 8001060:	4a04      	ldr	r2, [pc, #16]	@ (8001074 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001062:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001066:	6093      	str	r3, [r2, #8]
}
 8001068:	bf00      	nop
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	40007000 	.word	0x40007000

08001078 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b088      	sub	sp, #32
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d101      	bne.n	800108a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001086:	2301      	movs	r3, #1
 8001088:	e2fe      	b.n	8001688 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f003 0301 	and.w	r3, r3, #1
 8001092:	2b00      	cmp	r3, #0
 8001094:	d075      	beq.n	8001182 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001096:	4b97      	ldr	r3, [pc, #604]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 8001098:	689b      	ldr	r3, [r3, #8]
 800109a:	f003 030c 	and.w	r3, r3, #12
 800109e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80010a0:	4b94      	ldr	r3, [pc, #592]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 80010a2:	68db      	ldr	r3, [r3, #12]
 80010a4:	f003 0303 	and.w	r3, r3, #3
 80010a8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80010aa:	69bb      	ldr	r3, [r7, #24]
 80010ac:	2b0c      	cmp	r3, #12
 80010ae:	d102      	bne.n	80010b6 <HAL_RCC_OscConfig+0x3e>
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	2b03      	cmp	r3, #3
 80010b4:	d002      	beq.n	80010bc <HAL_RCC_OscConfig+0x44>
 80010b6:	69bb      	ldr	r3, [r7, #24]
 80010b8:	2b08      	cmp	r3, #8
 80010ba:	d10b      	bne.n	80010d4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010bc:	4b8d      	ldr	r3, [pc, #564]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d05b      	beq.n	8001180 <HAL_RCC_OscConfig+0x108>
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d157      	bne.n	8001180 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80010d0:	2301      	movs	r3, #1
 80010d2:	e2d9      	b.n	8001688 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80010dc:	d106      	bne.n	80010ec <HAL_RCC_OscConfig+0x74>
 80010de:	4b85      	ldr	r3, [pc, #532]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4a84      	ldr	r2, [pc, #528]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 80010e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010e8:	6013      	str	r3, [r2, #0]
 80010ea:	e01d      	b.n	8001128 <HAL_RCC_OscConfig+0xb0>
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80010f4:	d10c      	bne.n	8001110 <HAL_RCC_OscConfig+0x98>
 80010f6:	4b7f      	ldr	r3, [pc, #508]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a7e      	ldr	r2, [pc, #504]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 80010fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001100:	6013      	str	r3, [r2, #0]
 8001102:	4b7c      	ldr	r3, [pc, #496]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4a7b      	ldr	r2, [pc, #492]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 8001108:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800110c:	6013      	str	r3, [r2, #0]
 800110e:	e00b      	b.n	8001128 <HAL_RCC_OscConfig+0xb0>
 8001110:	4b78      	ldr	r3, [pc, #480]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a77      	ldr	r2, [pc, #476]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 8001116:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800111a:	6013      	str	r3, [r2, #0]
 800111c:	4b75      	ldr	r3, [pc, #468]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a74      	ldr	r2, [pc, #464]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 8001122:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001126:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d013      	beq.n	8001158 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001130:	f7ff fc64 	bl	80009fc <HAL_GetTick>
 8001134:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001136:	e008      	b.n	800114a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001138:	f7ff fc60 	bl	80009fc <HAL_GetTick>
 800113c:	4602      	mov	r2, r0
 800113e:	693b      	ldr	r3, [r7, #16]
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	2b64      	cmp	r3, #100	@ 0x64
 8001144:	d901      	bls.n	800114a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001146:	2303      	movs	r3, #3
 8001148:	e29e      	b.n	8001688 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800114a:	4b6a      	ldr	r3, [pc, #424]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001152:	2b00      	cmp	r3, #0
 8001154:	d0f0      	beq.n	8001138 <HAL_RCC_OscConfig+0xc0>
 8001156:	e014      	b.n	8001182 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001158:	f7ff fc50 	bl	80009fc <HAL_GetTick>
 800115c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800115e:	e008      	b.n	8001172 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001160:	f7ff fc4c 	bl	80009fc <HAL_GetTick>
 8001164:	4602      	mov	r2, r0
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	1ad3      	subs	r3, r2, r3
 800116a:	2b64      	cmp	r3, #100	@ 0x64
 800116c:	d901      	bls.n	8001172 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800116e:	2303      	movs	r3, #3
 8001170:	e28a      	b.n	8001688 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001172:	4b60      	ldr	r3, [pc, #384]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800117a:	2b00      	cmp	r3, #0
 800117c:	d1f0      	bne.n	8001160 <HAL_RCC_OscConfig+0xe8>
 800117e:	e000      	b.n	8001182 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001180:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f003 0302 	and.w	r3, r3, #2
 800118a:	2b00      	cmp	r3, #0
 800118c:	d075      	beq.n	800127a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800118e:	4b59      	ldr	r3, [pc, #356]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 8001190:	689b      	ldr	r3, [r3, #8]
 8001192:	f003 030c 	and.w	r3, r3, #12
 8001196:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001198:	4b56      	ldr	r3, [pc, #344]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 800119a:	68db      	ldr	r3, [r3, #12]
 800119c:	f003 0303 	and.w	r3, r3, #3
 80011a0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80011a2:	69bb      	ldr	r3, [r7, #24]
 80011a4:	2b0c      	cmp	r3, #12
 80011a6:	d102      	bne.n	80011ae <HAL_RCC_OscConfig+0x136>
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	2b02      	cmp	r3, #2
 80011ac:	d002      	beq.n	80011b4 <HAL_RCC_OscConfig+0x13c>
 80011ae:	69bb      	ldr	r3, [r7, #24]
 80011b0:	2b04      	cmp	r3, #4
 80011b2:	d11f      	bne.n	80011f4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011b4:	4b4f      	ldr	r3, [pc, #316]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d005      	beq.n	80011cc <HAL_RCC_OscConfig+0x154>
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	68db      	ldr	r3, [r3, #12]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d101      	bne.n	80011cc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80011c8:	2301      	movs	r3, #1
 80011ca:	e25d      	b.n	8001688 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011cc:	4b49      	ldr	r3, [pc, #292]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	691b      	ldr	r3, [r3, #16]
 80011d8:	061b      	lsls	r3, r3, #24
 80011da:	4946      	ldr	r1, [pc, #280]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 80011dc:	4313      	orrs	r3, r2
 80011de:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80011e0:	4b45      	ldr	r3, [pc, #276]	@ (80012f8 <HAL_RCC_OscConfig+0x280>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff fbbd 	bl	8000964 <HAL_InitTick>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d043      	beq.n	8001278 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80011f0:	2301      	movs	r3, #1
 80011f2:	e249      	b.n	8001688 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d023      	beq.n	8001244 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011fc:	4b3d      	ldr	r3, [pc, #244]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a3c      	ldr	r2, [pc, #240]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 8001202:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001206:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001208:	f7ff fbf8 	bl	80009fc <HAL_GetTick>
 800120c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800120e:	e008      	b.n	8001222 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001210:	f7ff fbf4 	bl	80009fc <HAL_GetTick>
 8001214:	4602      	mov	r2, r0
 8001216:	693b      	ldr	r3, [r7, #16]
 8001218:	1ad3      	subs	r3, r2, r3
 800121a:	2b02      	cmp	r3, #2
 800121c:	d901      	bls.n	8001222 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800121e:	2303      	movs	r3, #3
 8001220:	e232      	b.n	8001688 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001222:	4b34      	ldr	r3, [pc, #208]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800122a:	2b00      	cmp	r3, #0
 800122c:	d0f0      	beq.n	8001210 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800122e:	4b31      	ldr	r3, [pc, #196]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	691b      	ldr	r3, [r3, #16]
 800123a:	061b      	lsls	r3, r3, #24
 800123c:	492d      	ldr	r1, [pc, #180]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 800123e:	4313      	orrs	r3, r2
 8001240:	604b      	str	r3, [r1, #4]
 8001242:	e01a      	b.n	800127a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001244:	4b2b      	ldr	r3, [pc, #172]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4a2a      	ldr	r2, [pc, #168]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 800124a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800124e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001250:	f7ff fbd4 	bl	80009fc <HAL_GetTick>
 8001254:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001256:	e008      	b.n	800126a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001258:	f7ff fbd0 	bl	80009fc <HAL_GetTick>
 800125c:	4602      	mov	r2, r0
 800125e:	693b      	ldr	r3, [r7, #16]
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	2b02      	cmp	r3, #2
 8001264:	d901      	bls.n	800126a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001266:	2303      	movs	r3, #3
 8001268:	e20e      	b.n	8001688 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800126a:	4b22      	ldr	r3, [pc, #136]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001272:	2b00      	cmp	r3, #0
 8001274:	d1f0      	bne.n	8001258 <HAL_RCC_OscConfig+0x1e0>
 8001276:	e000      	b.n	800127a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001278:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f003 0308 	and.w	r3, r3, #8
 8001282:	2b00      	cmp	r3, #0
 8001284:	d041      	beq.n	800130a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	695b      	ldr	r3, [r3, #20]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d01c      	beq.n	80012c8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800128e:	4b19      	ldr	r3, [pc, #100]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 8001290:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001294:	4a17      	ldr	r2, [pc, #92]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 8001296:	f043 0301 	orr.w	r3, r3, #1
 800129a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800129e:	f7ff fbad 	bl	80009fc <HAL_GetTick>
 80012a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80012a4:	e008      	b.n	80012b8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012a6:	f7ff fba9 	bl	80009fc <HAL_GetTick>
 80012aa:	4602      	mov	r2, r0
 80012ac:	693b      	ldr	r3, [r7, #16]
 80012ae:	1ad3      	subs	r3, r2, r3
 80012b0:	2b02      	cmp	r3, #2
 80012b2:	d901      	bls.n	80012b8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80012b4:	2303      	movs	r3, #3
 80012b6:	e1e7      	b.n	8001688 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80012b8:	4b0e      	ldr	r3, [pc, #56]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 80012ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012be:	f003 0302 	and.w	r3, r3, #2
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d0ef      	beq.n	80012a6 <HAL_RCC_OscConfig+0x22e>
 80012c6:	e020      	b.n	800130a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012c8:	4b0a      	ldr	r3, [pc, #40]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 80012ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012ce:	4a09      	ldr	r2, [pc, #36]	@ (80012f4 <HAL_RCC_OscConfig+0x27c>)
 80012d0:	f023 0301 	bic.w	r3, r3, #1
 80012d4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012d8:	f7ff fb90 	bl	80009fc <HAL_GetTick>
 80012dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80012de:	e00d      	b.n	80012fc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012e0:	f7ff fb8c 	bl	80009fc <HAL_GetTick>
 80012e4:	4602      	mov	r2, r0
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	1ad3      	subs	r3, r2, r3
 80012ea:	2b02      	cmp	r3, #2
 80012ec:	d906      	bls.n	80012fc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80012ee:	2303      	movs	r3, #3
 80012f0:	e1ca      	b.n	8001688 <HAL_RCC_OscConfig+0x610>
 80012f2:	bf00      	nop
 80012f4:	40021000 	.word	0x40021000
 80012f8:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80012fc:	4b8c      	ldr	r3, [pc, #560]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 80012fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001302:	f003 0302 	and.w	r3, r3, #2
 8001306:	2b00      	cmp	r3, #0
 8001308:	d1ea      	bne.n	80012e0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f003 0304 	and.w	r3, r3, #4
 8001312:	2b00      	cmp	r3, #0
 8001314:	f000 80a6 	beq.w	8001464 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001318:	2300      	movs	r3, #0
 800131a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800131c:	4b84      	ldr	r3, [pc, #528]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 800131e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001320:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001324:	2b00      	cmp	r3, #0
 8001326:	d101      	bne.n	800132c <HAL_RCC_OscConfig+0x2b4>
 8001328:	2301      	movs	r3, #1
 800132a:	e000      	b.n	800132e <HAL_RCC_OscConfig+0x2b6>
 800132c:	2300      	movs	r3, #0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d00d      	beq.n	800134e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001332:	4b7f      	ldr	r3, [pc, #508]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 8001334:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001336:	4a7e      	ldr	r2, [pc, #504]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 8001338:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800133c:	6593      	str	r3, [r2, #88]	@ 0x58
 800133e:	4b7c      	ldr	r3, [pc, #496]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 8001340:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001342:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001346:	60fb      	str	r3, [r7, #12]
 8001348:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800134a:	2301      	movs	r3, #1
 800134c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800134e:	4b79      	ldr	r3, [pc, #484]	@ (8001534 <HAL_RCC_OscConfig+0x4bc>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001356:	2b00      	cmp	r3, #0
 8001358:	d118      	bne.n	800138c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800135a:	4b76      	ldr	r3, [pc, #472]	@ (8001534 <HAL_RCC_OscConfig+0x4bc>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4a75      	ldr	r2, [pc, #468]	@ (8001534 <HAL_RCC_OscConfig+0x4bc>)
 8001360:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001364:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001366:	f7ff fb49 	bl	80009fc <HAL_GetTick>
 800136a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800136c:	e008      	b.n	8001380 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800136e:	f7ff fb45 	bl	80009fc <HAL_GetTick>
 8001372:	4602      	mov	r2, r0
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	1ad3      	subs	r3, r2, r3
 8001378:	2b02      	cmp	r3, #2
 800137a:	d901      	bls.n	8001380 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800137c:	2303      	movs	r3, #3
 800137e:	e183      	b.n	8001688 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001380:	4b6c      	ldr	r3, [pc, #432]	@ (8001534 <HAL_RCC_OscConfig+0x4bc>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001388:	2b00      	cmp	r3, #0
 800138a:	d0f0      	beq.n	800136e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	689b      	ldr	r3, [r3, #8]
 8001390:	2b01      	cmp	r3, #1
 8001392:	d108      	bne.n	80013a6 <HAL_RCC_OscConfig+0x32e>
 8001394:	4b66      	ldr	r3, [pc, #408]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 8001396:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800139a:	4a65      	ldr	r2, [pc, #404]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 800139c:	f043 0301 	orr.w	r3, r3, #1
 80013a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80013a4:	e024      	b.n	80013f0 <HAL_RCC_OscConfig+0x378>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	2b05      	cmp	r3, #5
 80013ac:	d110      	bne.n	80013d0 <HAL_RCC_OscConfig+0x358>
 80013ae:	4b60      	ldr	r3, [pc, #384]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 80013b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013b4:	4a5e      	ldr	r2, [pc, #376]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 80013b6:	f043 0304 	orr.w	r3, r3, #4
 80013ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80013be:	4b5c      	ldr	r3, [pc, #368]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 80013c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013c4:	4a5a      	ldr	r2, [pc, #360]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 80013c6:	f043 0301 	orr.w	r3, r3, #1
 80013ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80013ce:	e00f      	b.n	80013f0 <HAL_RCC_OscConfig+0x378>
 80013d0:	4b57      	ldr	r3, [pc, #348]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 80013d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013d6:	4a56      	ldr	r2, [pc, #344]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 80013d8:	f023 0301 	bic.w	r3, r3, #1
 80013dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80013e0:	4b53      	ldr	r3, [pc, #332]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 80013e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013e6:	4a52      	ldr	r2, [pc, #328]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 80013e8:	f023 0304 	bic.w	r3, r3, #4
 80013ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	689b      	ldr	r3, [r3, #8]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d016      	beq.n	8001426 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013f8:	f7ff fb00 	bl	80009fc <HAL_GetTick>
 80013fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80013fe:	e00a      	b.n	8001416 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001400:	f7ff fafc 	bl	80009fc <HAL_GetTick>
 8001404:	4602      	mov	r2, r0
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800140e:	4293      	cmp	r3, r2
 8001410:	d901      	bls.n	8001416 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001412:	2303      	movs	r3, #3
 8001414:	e138      	b.n	8001688 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001416:	4b46      	ldr	r3, [pc, #280]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 8001418:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800141c:	f003 0302 	and.w	r3, r3, #2
 8001420:	2b00      	cmp	r3, #0
 8001422:	d0ed      	beq.n	8001400 <HAL_RCC_OscConfig+0x388>
 8001424:	e015      	b.n	8001452 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001426:	f7ff fae9 	bl	80009fc <HAL_GetTick>
 800142a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800142c:	e00a      	b.n	8001444 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800142e:	f7ff fae5 	bl	80009fc <HAL_GetTick>
 8001432:	4602      	mov	r2, r0
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	1ad3      	subs	r3, r2, r3
 8001438:	f241 3288 	movw	r2, #5000	@ 0x1388
 800143c:	4293      	cmp	r3, r2
 800143e:	d901      	bls.n	8001444 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001440:	2303      	movs	r3, #3
 8001442:	e121      	b.n	8001688 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001444:	4b3a      	ldr	r3, [pc, #232]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 8001446:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800144a:	f003 0302 	and.w	r3, r3, #2
 800144e:	2b00      	cmp	r3, #0
 8001450:	d1ed      	bne.n	800142e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001452:	7ffb      	ldrb	r3, [r7, #31]
 8001454:	2b01      	cmp	r3, #1
 8001456:	d105      	bne.n	8001464 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001458:	4b35      	ldr	r3, [pc, #212]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 800145a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800145c:	4a34      	ldr	r2, [pc, #208]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 800145e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001462:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f003 0320 	and.w	r3, r3, #32
 800146c:	2b00      	cmp	r3, #0
 800146e:	d03c      	beq.n	80014ea <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	699b      	ldr	r3, [r3, #24]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d01c      	beq.n	80014b2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001478:	4b2d      	ldr	r3, [pc, #180]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 800147a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800147e:	4a2c      	ldr	r2, [pc, #176]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 8001480:	f043 0301 	orr.w	r3, r3, #1
 8001484:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001488:	f7ff fab8 	bl	80009fc <HAL_GetTick>
 800148c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800148e:	e008      	b.n	80014a2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001490:	f7ff fab4 	bl	80009fc <HAL_GetTick>
 8001494:	4602      	mov	r2, r0
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	2b02      	cmp	r3, #2
 800149c:	d901      	bls.n	80014a2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800149e:	2303      	movs	r3, #3
 80014a0:	e0f2      	b.n	8001688 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80014a2:	4b23      	ldr	r3, [pc, #140]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 80014a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80014a8:	f003 0302 	and.w	r3, r3, #2
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d0ef      	beq.n	8001490 <HAL_RCC_OscConfig+0x418>
 80014b0:	e01b      	b.n	80014ea <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80014b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 80014b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80014b8:	4a1d      	ldr	r2, [pc, #116]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 80014ba:	f023 0301 	bic.w	r3, r3, #1
 80014be:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014c2:	f7ff fa9b 	bl	80009fc <HAL_GetTick>
 80014c6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80014c8:	e008      	b.n	80014dc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80014ca:	f7ff fa97 	bl	80009fc <HAL_GetTick>
 80014ce:	4602      	mov	r2, r0
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	1ad3      	subs	r3, r2, r3
 80014d4:	2b02      	cmp	r3, #2
 80014d6:	d901      	bls.n	80014dc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80014d8:	2303      	movs	r3, #3
 80014da:	e0d5      	b.n	8001688 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80014dc:	4b14      	ldr	r3, [pc, #80]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 80014de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80014e2:	f003 0302 	and.w	r3, r3, #2
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d1ef      	bne.n	80014ca <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	69db      	ldr	r3, [r3, #28]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	f000 80c9 	beq.w	8001686 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80014f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	f003 030c 	and.w	r3, r3, #12
 80014fc:	2b0c      	cmp	r3, #12
 80014fe:	f000 8083 	beq.w	8001608 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	69db      	ldr	r3, [r3, #28]
 8001506:	2b02      	cmp	r3, #2
 8001508:	d15e      	bne.n	80015c8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800150a:	4b09      	ldr	r3, [pc, #36]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4a08      	ldr	r2, [pc, #32]	@ (8001530 <HAL_RCC_OscConfig+0x4b8>)
 8001510:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001514:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001516:	f7ff fa71 	bl	80009fc <HAL_GetTick>
 800151a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800151c:	e00c      	b.n	8001538 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800151e:	f7ff fa6d 	bl	80009fc <HAL_GetTick>
 8001522:	4602      	mov	r2, r0
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	1ad3      	subs	r3, r2, r3
 8001528:	2b02      	cmp	r3, #2
 800152a:	d905      	bls.n	8001538 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800152c:	2303      	movs	r3, #3
 800152e:	e0ab      	b.n	8001688 <HAL_RCC_OscConfig+0x610>
 8001530:	40021000 	.word	0x40021000
 8001534:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001538:	4b55      	ldr	r3, [pc, #340]	@ (8001690 <HAL_RCC_OscConfig+0x618>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001540:	2b00      	cmp	r3, #0
 8001542:	d1ec      	bne.n	800151e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001544:	4b52      	ldr	r3, [pc, #328]	@ (8001690 <HAL_RCC_OscConfig+0x618>)
 8001546:	68da      	ldr	r2, [r3, #12]
 8001548:	4b52      	ldr	r3, [pc, #328]	@ (8001694 <HAL_RCC_OscConfig+0x61c>)
 800154a:	4013      	ands	r3, r2
 800154c:	687a      	ldr	r2, [r7, #4]
 800154e:	6a11      	ldr	r1, [r2, #32]
 8001550:	687a      	ldr	r2, [r7, #4]
 8001552:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001554:	3a01      	subs	r2, #1
 8001556:	0112      	lsls	r2, r2, #4
 8001558:	4311      	orrs	r1, r2
 800155a:	687a      	ldr	r2, [r7, #4]
 800155c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800155e:	0212      	lsls	r2, r2, #8
 8001560:	4311      	orrs	r1, r2
 8001562:	687a      	ldr	r2, [r7, #4]
 8001564:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001566:	0852      	lsrs	r2, r2, #1
 8001568:	3a01      	subs	r2, #1
 800156a:	0552      	lsls	r2, r2, #21
 800156c:	4311      	orrs	r1, r2
 800156e:	687a      	ldr	r2, [r7, #4]
 8001570:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001572:	0852      	lsrs	r2, r2, #1
 8001574:	3a01      	subs	r2, #1
 8001576:	0652      	lsls	r2, r2, #25
 8001578:	4311      	orrs	r1, r2
 800157a:	687a      	ldr	r2, [r7, #4]
 800157c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800157e:	06d2      	lsls	r2, r2, #27
 8001580:	430a      	orrs	r2, r1
 8001582:	4943      	ldr	r1, [pc, #268]	@ (8001690 <HAL_RCC_OscConfig+0x618>)
 8001584:	4313      	orrs	r3, r2
 8001586:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001588:	4b41      	ldr	r3, [pc, #260]	@ (8001690 <HAL_RCC_OscConfig+0x618>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4a40      	ldr	r2, [pc, #256]	@ (8001690 <HAL_RCC_OscConfig+0x618>)
 800158e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001592:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001594:	4b3e      	ldr	r3, [pc, #248]	@ (8001690 <HAL_RCC_OscConfig+0x618>)
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	4a3d      	ldr	r2, [pc, #244]	@ (8001690 <HAL_RCC_OscConfig+0x618>)
 800159a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800159e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015a0:	f7ff fa2c 	bl	80009fc <HAL_GetTick>
 80015a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015a6:	e008      	b.n	80015ba <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015a8:	f7ff fa28 	bl	80009fc <HAL_GetTick>
 80015ac:	4602      	mov	r2, r0
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	2b02      	cmp	r3, #2
 80015b4:	d901      	bls.n	80015ba <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80015b6:	2303      	movs	r3, #3
 80015b8:	e066      	b.n	8001688 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015ba:	4b35      	ldr	r3, [pc, #212]	@ (8001690 <HAL_RCC_OscConfig+0x618>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d0f0      	beq.n	80015a8 <HAL_RCC_OscConfig+0x530>
 80015c6:	e05e      	b.n	8001686 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015c8:	4b31      	ldr	r3, [pc, #196]	@ (8001690 <HAL_RCC_OscConfig+0x618>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a30      	ldr	r2, [pc, #192]	@ (8001690 <HAL_RCC_OscConfig+0x618>)
 80015ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80015d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015d4:	f7ff fa12 	bl	80009fc <HAL_GetTick>
 80015d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015da:	e008      	b.n	80015ee <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015dc:	f7ff fa0e 	bl	80009fc <HAL_GetTick>
 80015e0:	4602      	mov	r2, r0
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	2b02      	cmp	r3, #2
 80015e8:	d901      	bls.n	80015ee <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80015ea:	2303      	movs	r3, #3
 80015ec:	e04c      	b.n	8001688 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015ee:	4b28      	ldr	r3, [pc, #160]	@ (8001690 <HAL_RCC_OscConfig+0x618>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d1f0      	bne.n	80015dc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80015fa:	4b25      	ldr	r3, [pc, #148]	@ (8001690 <HAL_RCC_OscConfig+0x618>)
 80015fc:	68da      	ldr	r2, [r3, #12]
 80015fe:	4924      	ldr	r1, [pc, #144]	@ (8001690 <HAL_RCC_OscConfig+0x618>)
 8001600:	4b25      	ldr	r3, [pc, #148]	@ (8001698 <HAL_RCC_OscConfig+0x620>)
 8001602:	4013      	ands	r3, r2
 8001604:	60cb      	str	r3, [r1, #12]
 8001606:	e03e      	b.n	8001686 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	69db      	ldr	r3, [r3, #28]
 800160c:	2b01      	cmp	r3, #1
 800160e:	d101      	bne.n	8001614 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001610:	2301      	movs	r3, #1
 8001612:	e039      	b.n	8001688 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001614:	4b1e      	ldr	r3, [pc, #120]	@ (8001690 <HAL_RCC_OscConfig+0x618>)
 8001616:	68db      	ldr	r3, [r3, #12]
 8001618:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	f003 0203 	and.w	r2, r3, #3
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6a1b      	ldr	r3, [r3, #32]
 8001624:	429a      	cmp	r2, r3
 8001626:	d12c      	bne.n	8001682 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001632:	3b01      	subs	r3, #1
 8001634:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001636:	429a      	cmp	r2, r3
 8001638:	d123      	bne.n	8001682 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001644:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001646:	429a      	cmp	r2, r3
 8001648:	d11b      	bne.n	8001682 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001654:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001656:	429a      	cmp	r2, r3
 8001658:	d113      	bne.n	8001682 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001664:	085b      	lsrs	r3, r3, #1
 8001666:	3b01      	subs	r3, #1
 8001668:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800166a:	429a      	cmp	r2, r3
 800166c:	d109      	bne.n	8001682 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001678:	085b      	lsrs	r3, r3, #1
 800167a:	3b01      	subs	r3, #1
 800167c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800167e:	429a      	cmp	r2, r3
 8001680:	d001      	beq.n	8001686 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001682:	2301      	movs	r3, #1
 8001684:	e000      	b.n	8001688 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001686:	2300      	movs	r3, #0
}
 8001688:	4618      	mov	r0, r3
 800168a:	3720      	adds	r7, #32
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	40021000 	.word	0x40021000
 8001694:	019f800c 	.word	0x019f800c
 8001698:	feeefffc 	.word	0xfeeefffc

0800169c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b086      	sub	sp, #24
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
 80016a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80016a6:	2300      	movs	r3, #0
 80016a8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d101      	bne.n	80016b4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	e11e      	b.n	80018f2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80016b4:	4b91      	ldr	r3, [pc, #580]	@ (80018fc <HAL_RCC_ClockConfig+0x260>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f003 030f 	and.w	r3, r3, #15
 80016bc:	683a      	ldr	r2, [r7, #0]
 80016be:	429a      	cmp	r2, r3
 80016c0:	d910      	bls.n	80016e4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016c2:	4b8e      	ldr	r3, [pc, #568]	@ (80018fc <HAL_RCC_ClockConfig+0x260>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f023 020f 	bic.w	r2, r3, #15
 80016ca:	498c      	ldr	r1, [pc, #560]	@ (80018fc <HAL_RCC_ClockConfig+0x260>)
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016d2:	4b8a      	ldr	r3, [pc, #552]	@ (80018fc <HAL_RCC_ClockConfig+0x260>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f003 030f 	and.w	r3, r3, #15
 80016da:	683a      	ldr	r2, [r7, #0]
 80016dc:	429a      	cmp	r2, r3
 80016de:	d001      	beq.n	80016e4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80016e0:	2301      	movs	r3, #1
 80016e2:	e106      	b.n	80018f2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f003 0301 	and.w	r3, r3, #1
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d073      	beq.n	80017d8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	2b03      	cmp	r3, #3
 80016f6:	d129      	bne.n	800174c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016f8:	4b81      	ldr	r3, [pc, #516]	@ (8001900 <HAL_RCC_ClockConfig+0x264>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001700:	2b00      	cmp	r3, #0
 8001702:	d101      	bne.n	8001708 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001704:	2301      	movs	r3, #1
 8001706:	e0f4      	b.n	80018f2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001708:	f000 f99e 	bl	8001a48 <RCC_GetSysClockFreqFromPLLSource>
 800170c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	4a7c      	ldr	r2, [pc, #496]	@ (8001904 <HAL_RCC_ClockConfig+0x268>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d93f      	bls.n	8001796 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001716:	4b7a      	ldr	r3, [pc, #488]	@ (8001900 <HAL_RCC_ClockConfig+0x264>)
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d009      	beq.n	8001736 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800172a:	2b00      	cmp	r3, #0
 800172c:	d033      	beq.n	8001796 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001732:	2b00      	cmp	r3, #0
 8001734:	d12f      	bne.n	8001796 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001736:	4b72      	ldr	r3, [pc, #456]	@ (8001900 <HAL_RCC_ClockConfig+0x264>)
 8001738:	689b      	ldr	r3, [r3, #8]
 800173a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800173e:	4a70      	ldr	r2, [pc, #448]	@ (8001900 <HAL_RCC_ClockConfig+0x264>)
 8001740:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001744:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001746:	2380      	movs	r3, #128	@ 0x80
 8001748:	617b      	str	r3, [r7, #20]
 800174a:	e024      	b.n	8001796 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	2b02      	cmp	r3, #2
 8001752:	d107      	bne.n	8001764 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001754:	4b6a      	ldr	r3, [pc, #424]	@ (8001900 <HAL_RCC_ClockConfig+0x264>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800175c:	2b00      	cmp	r3, #0
 800175e:	d109      	bne.n	8001774 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001760:	2301      	movs	r3, #1
 8001762:	e0c6      	b.n	80018f2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001764:	4b66      	ldr	r3, [pc, #408]	@ (8001900 <HAL_RCC_ClockConfig+0x264>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800176c:	2b00      	cmp	r3, #0
 800176e:	d101      	bne.n	8001774 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001770:	2301      	movs	r3, #1
 8001772:	e0be      	b.n	80018f2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001774:	f000 f8ce 	bl	8001914 <HAL_RCC_GetSysClockFreq>
 8001778:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	4a61      	ldr	r2, [pc, #388]	@ (8001904 <HAL_RCC_ClockConfig+0x268>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d909      	bls.n	8001796 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001782:	4b5f      	ldr	r3, [pc, #380]	@ (8001900 <HAL_RCC_ClockConfig+0x264>)
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800178a:	4a5d      	ldr	r2, [pc, #372]	@ (8001900 <HAL_RCC_ClockConfig+0x264>)
 800178c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001790:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001792:	2380      	movs	r3, #128	@ 0x80
 8001794:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001796:	4b5a      	ldr	r3, [pc, #360]	@ (8001900 <HAL_RCC_ClockConfig+0x264>)
 8001798:	689b      	ldr	r3, [r3, #8]
 800179a:	f023 0203 	bic.w	r2, r3, #3
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	4957      	ldr	r1, [pc, #348]	@ (8001900 <HAL_RCC_ClockConfig+0x264>)
 80017a4:	4313      	orrs	r3, r2
 80017a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80017a8:	f7ff f928 	bl	80009fc <HAL_GetTick>
 80017ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017ae:	e00a      	b.n	80017c6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017b0:	f7ff f924 	bl	80009fc <HAL_GetTick>
 80017b4:	4602      	mov	r2, r0
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	1ad3      	subs	r3, r2, r3
 80017ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017be:	4293      	cmp	r3, r2
 80017c0:	d901      	bls.n	80017c6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80017c2:	2303      	movs	r3, #3
 80017c4:	e095      	b.n	80018f2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017c6:	4b4e      	ldr	r3, [pc, #312]	@ (8001900 <HAL_RCC_ClockConfig+0x264>)
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	f003 020c 	and.w	r2, r3, #12
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	009b      	lsls	r3, r3, #2
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d1eb      	bne.n	80017b0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 0302 	and.w	r3, r3, #2
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d023      	beq.n	800182c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f003 0304 	and.w	r3, r3, #4
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d005      	beq.n	80017fc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017f0:	4b43      	ldr	r3, [pc, #268]	@ (8001900 <HAL_RCC_ClockConfig+0x264>)
 80017f2:	689b      	ldr	r3, [r3, #8]
 80017f4:	4a42      	ldr	r2, [pc, #264]	@ (8001900 <HAL_RCC_ClockConfig+0x264>)
 80017f6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80017fa:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f003 0308 	and.w	r3, r3, #8
 8001804:	2b00      	cmp	r3, #0
 8001806:	d007      	beq.n	8001818 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001808:	4b3d      	ldr	r3, [pc, #244]	@ (8001900 <HAL_RCC_ClockConfig+0x264>)
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001810:	4a3b      	ldr	r2, [pc, #236]	@ (8001900 <HAL_RCC_ClockConfig+0x264>)
 8001812:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001816:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001818:	4b39      	ldr	r3, [pc, #228]	@ (8001900 <HAL_RCC_ClockConfig+0x264>)
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	689b      	ldr	r3, [r3, #8]
 8001824:	4936      	ldr	r1, [pc, #216]	@ (8001900 <HAL_RCC_ClockConfig+0x264>)
 8001826:	4313      	orrs	r3, r2
 8001828:	608b      	str	r3, [r1, #8]
 800182a:	e008      	b.n	800183e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	2b80      	cmp	r3, #128	@ 0x80
 8001830:	d105      	bne.n	800183e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001832:	4b33      	ldr	r3, [pc, #204]	@ (8001900 <HAL_RCC_ClockConfig+0x264>)
 8001834:	689b      	ldr	r3, [r3, #8]
 8001836:	4a32      	ldr	r2, [pc, #200]	@ (8001900 <HAL_RCC_ClockConfig+0x264>)
 8001838:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800183c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800183e:	4b2f      	ldr	r3, [pc, #188]	@ (80018fc <HAL_RCC_ClockConfig+0x260>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f003 030f 	and.w	r3, r3, #15
 8001846:	683a      	ldr	r2, [r7, #0]
 8001848:	429a      	cmp	r2, r3
 800184a:	d21d      	bcs.n	8001888 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800184c:	4b2b      	ldr	r3, [pc, #172]	@ (80018fc <HAL_RCC_ClockConfig+0x260>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f023 020f 	bic.w	r2, r3, #15
 8001854:	4929      	ldr	r1, [pc, #164]	@ (80018fc <HAL_RCC_ClockConfig+0x260>)
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	4313      	orrs	r3, r2
 800185a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800185c:	f7ff f8ce 	bl	80009fc <HAL_GetTick>
 8001860:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001862:	e00a      	b.n	800187a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001864:	f7ff f8ca 	bl	80009fc <HAL_GetTick>
 8001868:	4602      	mov	r2, r0
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001872:	4293      	cmp	r3, r2
 8001874:	d901      	bls.n	800187a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001876:	2303      	movs	r3, #3
 8001878:	e03b      	b.n	80018f2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800187a:	4b20      	ldr	r3, [pc, #128]	@ (80018fc <HAL_RCC_ClockConfig+0x260>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f003 030f 	and.w	r3, r3, #15
 8001882:	683a      	ldr	r2, [r7, #0]
 8001884:	429a      	cmp	r2, r3
 8001886:	d1ed      	bne.n	8001864 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f003 0304 	and.w	r3, r3, #4
 8001890:	2b00      	cmp	r3, #0
 8001892:	d008      	beq.n	80018a6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001894:	4b1a      	ldr	r3, [pc, #104]	@ (8001900 <HAL_RCC_ClockConfig+0x264>)
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	68db      	ldr	r3, [r3, #12]
 80018a0:	4917      	ldr	r1, [pc, #92]	@ (8001900 <HAL_RCC_ClockConfig+0x264>)
 80018a2:	4313      	orrs	r3, r2
 80018a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f003 0308 	and.w	r3, r3, #8
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d009      	beq.n	80018c6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018b2:	4b13      	ldr	r3, [pc, #76]	@ (8001900 <HAL_RCC_ClockConfig+0x264>)
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	691b      	ldr	r3, [r3, #16]
 80018be:	00db      	lsls	r3, r3, #3
 80018c0:	490f      	ldr	r1, [pc, #60]	@ (8001900 <HAL_RCC_ClockConfig+0x264>)
 80018c2:	4313      	orrs	r3, r2
 80018c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80018c6:	f000 f825 	bl	8001914 <HAL_RCC_GetSysClockFreq>
 80018ca:	4602      	mov	r2, r0
 80018cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001900 <HAL_RCC_ClockConfig+0x264>)
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	091b      	lsrs	r3, r3, #4
 80018d2:	f003 030f 	and.w	r3, r3, #15
 80018d6:	490c      	ldr	r1, [pc, #48]	@ (8001908 <HAL_RCC_ClockConfig+0x26c>)
 80018d8:	5ccb      	ldrb	r3, [r1, r3]
 80018da:	f003 031f 	and.w	r3, r3, #31
 80018de:	fa22 f303 	lsr.w	r3, r2, r3
 80018e2:	4a0a      	ldr	r2, [pc, #40]	@ (800190c <HAL_RCC_ClockConfig+0x270>)
 80018e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80018e6:	4b0a      	ldr	r3, [pc, #40]	@ (8001910 <HAL_RCC_ClockConfig+0x274>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4618      	mov	r0, r3
 80018ec:	f7ff f83a 	bl	8000964 <HAL_InitTick>
 80018f0:	4603      	mov	r3, r0
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3718      	adds	r7, #24
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	40022000 	.word	0x40022000
 8001900:	40021000 	.word	0x40021000
 8001904:	04c4b400 	.word	0x04c4b400
 8001908:	08002ba0 	.word	0x08002ba0
 800190c:	20000000 	.word	0x20000000
 8001910:	20000004 	.word	0x20000004

08001914 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001914:	b480      	push	{r7}
 8001916:	b087      	sub	sp, #28
 8001918:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800191a:	4b2c      	ldr	r3, [pc, #176]	@ (80019cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800191c:	689b      	ldr	r3, [r3, #8]
 800191e:	f003 030c 	and.w	r3, r3, #12
 8001922:	2b04      	cmp	r3, #4
 8001924:	d102      	bne.n	800192c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001926:	4b2a      	ldr	r3, [pc, #168]	@ (80019d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001928:	613b      	str	r3, [r7, #16]
 800192a:	e047      	b.n	80019bc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800192c:	4b27      	ldr	r3, [pc, #156]	@ (80019cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	f003 030c 	and.w	r3, r3, #12
 8001934:	2b08      	cmp	r3, #8
 8001936:	d102      	bne.n	800193e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001938:	4b26      	ldr	r3, [pc, #152]	@ (80019d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800193a:	613b      	str	r3, [r7, #16]
 800193c:	e03e      	b.n	80019bc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800193e:	4b23      	ldr	r3, [pc, #140]	@ (80019cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001940:	689b      	ldr	r3, [r3, #8]
 8001942:	f003 030c 	and.w	r3, r3, #12
 8001946:	2b0c      	cmp	r3, #12
 8001948:	d136      	bne.n	80019b8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800194a:	4b20      	ldr	r3, [pc, #128]	@ (80019cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800194c:	68db      	ldr	r3, [r3, #12]
 800194e:	f003 0303 	and.w	r3, r3, #3
 8001952:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001954:	4b1d      	ldr	r3, [pc, #116]	@ (80019cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	091b      	lsrs	r3, r3, #4
 800195a:	f003 030f 	and.w	r3, r3, #15
 800195e:	3301      	adds	r3, #1
 8001960:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	2b03      	cmp	r3, #3
 8001966:	d10c      	bne.n	8001982 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001968:	4a1a      	ldr	r2, [pc, #104]	@ (80019d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800196a:	68bb      	ldr	r3, [r7, #8]
 800196c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001970:	4a16      	ldr	r2, [pc, #88]	@ (80019cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001972:	68d2      	ldr	r2, [r2, #12]
 8001974:	0a12      	lsrs	r2, r2, #8
 8001976:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800197a:	fb02 f303 	mul.w	r3, r2, r3
 800197e:	617b      	str	r3, [r7, #20]
      break;
 8001980:	e00c      	b.n	800199c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001982:	4a13      	ldr	r2, [pc, #76]	@ (80019d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	fbb2 f3f3 	udiv	r3, r2, r3
 800198a:	4a10      	ldr	r2, [pc, #64]	@ (80019cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800198c:	68d2      	ldr	r2, [r2, #12]
 800198e:	0a12      	lsrs	r2, r2, #8
 8001990:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001994:	fb02 f303 	mul.w	r3, r2, r3
 8001998:	617b      	str	r3, [r7, #20]
      break;
 800199a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800199c:	4b0b      	ldr	r3, [pc, #44]	@ (80019cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	0e5b      	lsrs	r3, r3, #25
 80019a2:	f003 0303 	and.w	r3, r3, #3
 80019a6:	3301      	adds	r3, #1
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80019ac:	697a      	ldr	r2, [r7, #20]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80019b4:	613b      	str	r3, [r7, #16]
 80019b6:	e001      	b.n	80019bc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80019b8:	2300      	movs	r3, #0
 80019ba:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80019bc:	693b      	ldr	r3, [r7, #16]
}
 80019be:	4618      	mov	r0, r3
 80019c0:	371c      	adds	r7, #28
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	40021000 	.word	0x40021000
 80019d0:	00f42400 	.word	0x00f42400
 80019d4:	016e3600 	.word	0x016e3600

080019d8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019dc:	4b03      	ldr	r3, [pc, #12]	@ (80019ec <HAL_RCC_GetHCLKFreq+0x14>)
 80019de:	681b      	ldr	r3, [r3, #0]
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	20000000 	.word	0x20000000

080019f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80019f4:	f7ff fff0 	bl	80019d8 <HAL_RCC_GetHCLKFreq>
 80019f8:	4602      	mov	r2, r0
 80019fa:	4b06      	ldr	r3, [pc, #24]	@ (8001a14 <HAL_RCC_GetPCLK1Freq+0x24>)
 80019fc:	689b      	ldr	r3, [r3, #8]
 80019fe:	0a1b      	lsrs	r3, r3, #8
 8001a00:	f003 0307 	and.w	r3, r3, #7
 8001a04:	4904      	ldr	r1, [pc, #16]	@ (8001a18 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001a06:	5ccb      	ldrb	r3, [r1, r3]
 8001a08:	f003 031f 	and.w	r3, r3, #31
 8001a0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	40021000 	.word	0x40021000
 8001a18:	08002bb0 	.word	0x08002bb0

08001a1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001a20:	f7ff ffda 	bl	80019d8 <HAL_RCC_GetHCLKFreq>
 8001a24:	4602      	mov	r2, r0
 8001a26:	4b06      	ldr	r3, [pc, #24]	@ (8001a40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	0adb      	lsrs	r3, r3, #11
 8001a2c:	f003 0307 	and.w	r3, r3, #7
 8001a30:	4904      	ldr	r1, [pc, #16]	@ (8001a44 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001a32:	5ccb      	ldrb	r3, [r1, r3]
 8001a34:	f003 031f 	and.w	r3, r3, #31
 8001a38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	40021000 	.word	0x40021000
 8001a44:	08002bb0 	.word	0x08002bb0

08001a48 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b087      	sub	sp, #28
 8001a4c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001a4e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ac8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001a50:	68db      	ldr	r3, [r3, #12]
 8001a52:	f003 0303 	and.w	r3, r3, #3
 8001a56:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a58:	4b1b      	ldr	r3, [pc, #108]	@ (8001ac8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001a5a:	68db      	ldr	r3, [r3, #12]
 8001a5c:	091b      	lsrs	r3, r3, #4
 8001a5e:	f003 030f 	and.w	r3, r3, #15
 8001a62:	3301      	adds	r3, #1
 8001a64:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	2b03      	cmp	r3, #3
 8001a6a:	d10c      	bne.n	8001a86 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001a6c:	4a17      	ldr	r2, [pc, #92]	@ (8001acc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a74:	4a14      	ldr	r2, [pc, #80]	@ (8001ac8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001a76:	68d2      	ldr	r2, [r2, #12]
 8001a78:	0a12      	lsrs	r2, r2, #8
 8001a7a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001a7e:	fb02 f303 	mul.w	r3, r2, r3
 8001a82:	617b      	str	r3, [r7, #20]
    break;
 8001a84:	e00c      	b.n	8001aa0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001a86:	4a12      	ldr	r2, [pc, #72]	@ (8001ad0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a8e:	4a0e      	ldr	r2, [pc, #56]	@ (8001ac8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001a90:	68d2      	ldr	r2, [r2, #12]
 8001a92:	0a12      	lsrs	r2, r2, #8
 8001a94:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001a98:	fb02 f303 	mul.w	r3, r2, r3
 8001a9c:	617b      	str	r3, [r7, #20]
    break;
 8001a9e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001aa0:	4b09      	ldr	r3, [pc, #36]	@ (8001ac8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	0e5b      	lsrs	r3, r3, #25
 8001aa6:	f003 0303 	and.w	r3, r3, #3
 8001aaa:	3301      	adds	r3, #1
 8001aac:	005b      	lsls	r3, r3, #1
 8001aae:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001ab0:	697a      	ldr	r2, [r7, #20]
 8001ab2:	68bb      	ldr	r3, [r7, #8]
 8001ab4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ab8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001aba:	687b      	ldr	r3, [r7, #4]
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	371c      	adds	r7, #28
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr
 8001ac8:	40021000 	.word	0x40021000
 8001acc:	016e3600 	.word	0x016e3600
 8001ad0:	00f42400 	.word	0x00f42400

08001ad4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b086      	sub	sp, #24
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001adc:	2300      	movs	r3, #0
 8001ade:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	f000 8098 	beq.w	8001c22 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001af2:	2300      	movs	r3, #0
 8001af4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001af6:	4b43      	ldr	r3, [pc, #268]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001af8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001afa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d10d      	bne.n	8001b1e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b02:	4b40      	ldr	r3, [pc, #256]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001b04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b06:	4a3f      	ldr	r2, [pc, #252]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001b08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b0e:	4b3d      	ldr	r3, [pc, #244]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001b10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b16:	60bb      	str	r3, [r7, #8]
 8001b18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b1e:	4b3a      	ldr	r3, [pc, #232]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a39      	ldr	r2, [pc, #228]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001b24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b28:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001b2a:	f7fe ff67 	bl	80009fc <HAL_GetTick>
 8001b2e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001b30:	e009      	b.n	8001b46 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b32:	f7fe ff63 	bl	80009fc <HAL_GetTick>
 8001b36:	4602      	mov	r2, r0
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	1ad3      	subs	r3, r2, r3
 8001b3c:	2b02      	cmp	r3, #2
 8001b3e:	d902      	bls.n	8001b46 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8001b40:	2303      	movs	r3, #3
 8001b42:	74fb      	strb	r3, [r7, #19]
        break;
 8001b44:	e005      	b.n	8001b52 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001b46:	4b30      	ldr	r3, [pc, #192]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d0ef      	beq.n	8001b32 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8001b52:	7cfb      	ldrb	r3, [r7, #19]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d159      	bne.n	8001c0c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001b58:	4b2a      	ldr	r3, [pc, #168]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001b62:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d01e      	beq.n	8001ba8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b6e:	697a      	ldr	r2, [r7, #20]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d019      	beq.n	8001ba8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001b74:	4b23      	ldr	r3, [pc, #140]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001b76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001b7e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001b80:	4b20      	ldr	r3, [pc, #128]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b86:	4a1f      	ldr	r2, [pc, #124]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001b88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001b90:	4b1c      	ldr	r3, [pc, #112]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b96:	4a1b      	ldr	r2, [pc, #108]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001b98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001ba0:	4a18      	ldr	r2, [pc, #96]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	f003 0301 	and.w	r3, r3, #1
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d016      	beq.n	8001be0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bb2:	f7fe ff23 	bl	80009fc <HAL_GetTick>
 8001bb6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001bb8:	e00b      	b.n	8001bd2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bba:	f7fe ff1f 	bl	80009fc <HAL_GetTick>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	1ad3      	subs	r3, r2, r3
 8001bc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d902      	bls.n	8001bd2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	74fb      	strb	r3, [r7, #19]
            break;
 8001bd0:	e006      	b.n	8001be0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001bd2:	4b0c      	ldr	r3, [pc, #48]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001bd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bd8:	f003 0302 	and.w	r3, r3, #2
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d0ec      	beq.n	8001bba <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8001be0:	7cfb      	ldrb	r3, [r7, #19]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d10b      	bne.n	8001bfe <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001be6:	4b07      	ldr	r3, [pc, #28]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf4:	4903      	ldr	r1, [pc, #12]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8001bfc:	e008      	b.n	8001c10 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001bfe:	7cfb      	ldrb	r3, [r7, #19]
 8001c00:	74bb      	strb	r3, [r7, #18]
 8001c02:	e005      	b.n	8001c10 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8001c04:	40021000 	.word	0x40021000
 8001c08:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001c0c:	7cfb      	ldrb	r3, [r7, #19]
 8001c0e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001c10:	7c7b      	ldrb	r3, [r7, #17]
 8001c12:	2b01      	cmp	r3, #1
 8001c14:	d105      	bne.n	8001c22 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c16:	4ba6      	ldr	r3, [pc, #664]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001c18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c1a:	4aa5      	ldr	r2, [pc, #660]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001c1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c20:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0301 	and.w	r3, r3, #1
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d00a      	beq.n	8001c44 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001c2e:	4ba0      	ldr	r3, [pc, #640]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001c30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c34:	f023 0203 	bic.w	r2, r3, #3
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	499c      	ldr	r1, [pc, #624]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f003 0302 	and.w	r3, r3, #2
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d00a      	beq.n	8001c66 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001c50:	4b97      	ldr	r3, [pc, #604]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c56:	f023 020c 	bic.w	r2, r3, #12
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	4994      	ldr	r1, [pc, #592]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001c60:	4313      	orrs	r3, r2
 8001c62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 0304 	and.w	r3, r3, #4
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d00a      	beq.n	8001c88 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001c72:	4b8f      	ldr	r3, [pc, #572]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001c74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c78:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	498b      	ldr	r1, [pc, #556]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001c82:	4313      	orrs	r3, r2
 8001c84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f003 0308 	and.w	r3, r3, #8
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d00a      	beq.n	8001caa <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001c94:	4b86      	ldr	r3, [pc, #536]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c9a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	691b      	ldr	r3, [r3, #16]
 8001ca2:	4983      	ldr	r1, [pc, #524]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 0320 	and.w	r3, r3, #32
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d00a      	beq.n	8001ccc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001cb6:	4b7e      	ldr	r3, [pc, #504]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001cb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cbc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	695b      	ldr	r3, [r3, #20]
 8001cc4:	497a      	ldr	r1, [pc, #488]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d00a      	beq.n	8001cee <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001cd8:	4b75      	ldr	r3, [pc, #468]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cde:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	699b      	ldr	r3, [r3, #24]
 8001ce6:	4972      	ldr	r1, [pc, #456]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d00a      	beq.n	8001d10 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001cfa:	4b6d      	ldr	r3, [pc, #436]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d00:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	69db      	ldr	r3, [r3, #28]
 8001d08:	4969      	ldr	r1, [pc, #420]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d00a      	beq.n	8001d32 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001d1c:	4b64      	ldr	r3, [pc, #400]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d22:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6a1b      	ldr	r3, [r3, #32]
 8001d2a:	4961      	ldr	r1, [pc, #388]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d00a      	beq.n	8001d54 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001d3e:	4b5c      	ldr	r3, [pc, #368]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d44:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d4c:	4958      	ldr	r1, [pc, #352]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d015      	beq.n	8001d8c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001d60:	4b53      	ldr	r3, [pc, #332]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d66:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d6e:	4950      	ldr	r1, [pc, #320]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d70:	4313      	orrs	r3, r2
 8001d72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001d7e:	d105      	bne.n	8001d8c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001d80:	4b4b      	ldr	r3, [pc, #300]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	4a4a      	ldr	r2, [pc, #296]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001d8a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d015      	beq.n	8001dc4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001d98:	4b45      	ldr	r3, [pc, #276]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d9e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001da6:	4942      	ldr	r1, [pc, #264]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001da8:	4313      	orrs	r3, r2
 8001daa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001db2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001db6:	d105      	bne.n	8001dc4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001db8:	4b3d      	ldr	r3, [pc, #244]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	4a3c      	ldr	r2, [pc, #240]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001dbe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001dc2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d015      	beq.n	8001dfc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8001dd0:	4b37      	ldr	r3, [pc, #220]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dd6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dde:	4934      	ldr	r1, [pc, #208]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001de0:	4313      	orrs	r3, r2
 8001de2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001dee:	d105      	bne.n	8001dfc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001df0:	4b2f      	ldr	r3, [pc, #188]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	4a2e      	ldr	r2, [pc, #184]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001df6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001dfa:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d015      	beq.n	8001e34 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001e08:	4b29      	ldr	r3, [pc, #164]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e0e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e16:	4926      	ldr	r1, [pc, #152]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001e26:	d105      	bne.n	8001e34 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001e28:	4b21      	ldr	r3, [pc, #132]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e2a:	68db      	ldr	r3, [r3, #12]
 8001e2c:	4a20      	ldr	r2, [pc, #128]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001e32:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d015      	beq.n	8001e6c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001e40:	4b1b      	ldr	r3, [pc, #108]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e46:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e4e:	4918      	ldr	r1, [pc, #96]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e50:	4313      	orrs	r3, r2
 8001e52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001e5e:	d105      	bne.n	8001e6c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001e60:	4b13      	ldr	r3, [pc, #76]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	4a12      	ldr	r2, [pc, #72]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001e6a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d015      	beq.n	8001ea4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8001e78:	4b0d      	ldr	r3, [pc, #52]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e7e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e86:	490a      	ldr	r1, [pc, #40]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e92:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001e96:	d105      	bne.n	8001ea4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8001e98:	4b05      	ldr	r3, [pc, #20]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e9a:	68db      	ldr	r3, [r3, #12]
 8001e9c:	4a04      	ldr	r2, [pc, #16]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ea2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8001ea4:	7cbb      	ldrb	r3, [r7, #18]
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3718      	adds	r7, #24
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	40021000 	.word	0x40021000

08001eb4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d101      	bne.n	8001ec6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e042      	b.n	8001f4c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d106      	bne.n	8001ede <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ed8:	6878      	ldr	r0, [r7, #4]
 8001eda:	f7fe fca9 	bl	8000830 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2224      	movs	r2, #36	@ 0x24
 8001ee2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f022 0201 	bic.w	r2, r2, #1
 8001ef4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d002      	beq.n	8001f04 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	f000 faf4 	bl	80024ec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	f000 f825 	bl	8001f54 <UART_SetConfig>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b01      	cmp	r3, #1
 8001f0e:	d101      	bne.n	8001f14 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8001f10:	2301      	movs	r3, #1
 8001f12:	e01b      	b.n	8001f4c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	685a      	ldr	r2, [r3, #4]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001f22:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	689a      	ldr	r2, [r3, #8]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001f32:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f042 0201 	orr.w	r2, r2, #1
 8001f42:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f000 fb73 	bl	8002630 <UART_CheckIdleState>
 8001f4a:	4603      	mov	r3, r0
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	3708      	adds	r7, #8
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f58:	b08c      	sub	sp, #48	@ 0x30
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	689a      	ldr	r2, [r3, #8]
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	691b      	ldr	r3, [r3, #16]
 8001f6c:	431a      	orrs	r2, r3
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	695b      	ldr	r3, [r3, #20]
 8001f72:	431a      	orrs	r2, r3
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	69db      	ldr	r3, [r3, #28]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	4bab      	ldr	r3, [pc, #684]	@ (8002230 <UART_SetConfig+0x2dc>)
 8001f84:	4013      	ands	r3, r2
 8001f86:	697a      	ldr	r2, [r7, #20]
 8001f88:	6812      	ldr	r2, [r2, #0]
 8001f8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001f8c:	430b      	orrs	r3, r1
 8001f8e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	68da      	ldr	r2, [r3, #12]
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	430a      	orrs	r2, r1
 8001fa4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	699b      	ldr	r3, [r3, #24]
 8001faa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4aa0      	ldr	r2, [pc, #640]	@ (8002234 <UART_SetConfig+0x2e0>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d004      	beq.n	8001fc0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	6a1b      	ldr	r3, [r3, #32]
 8001fba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8001fca:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8001fce:	697a      	ldr	r2, [r7, #20]
 8001fd0:	6812      	ldr	r2, [r2, #0]
 8001fd2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001fd4:	430b      	orrs	r3, r1
 8001fd6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fde:	f023 010f 	bic.w	r1, r3, #15
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	430a      	orrs	r2, r1
 8001fec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a91      	ldr	r2, [pc, #580]	@ (8002238 <UART_SetConfig+0x2e4>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d125      	bne.n	8002044 <UART_SetConfig+0xf0>
 8001ff8:	4b90      	ldr	r3, [pc, #576]	@ (800223c <UART_SetConfig+0x2e8>)
 8001ffa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ffe:	f003 0303 	and.w	r3, r3, #3
 8002002:	2b03      	cmp	r3, #3
 8002004:	d81a      	bhi.n	800203c <UART_SetConfig+0xe8>
 8002006:	a201      	add	r2, pc, #4	@ (adr r2, 800200c <UART_SetConfig+0xb8>)
 8002008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800200c:	0800201d 	.word	0x0800201d
 8002010:	0800202d 	.word	0x0800202d
 8002014:	08002025 	.word	0x08002025
 8002018:	08002035 	.word	0x08002035
 800201c:	2301      	movs	r3, #1
 800201e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002022:	e0d6      	b.n	80021d2 <UART_SetConfig+0x27e>
 8002024:	2302      	movs	r3, #2
 8002026:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800202a:	e0d2      	b.n	80021d2 <UART_SetConfig+0x27e>
 800202c:	2304      	movs	r3, #4
 800202e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002032:	e0ce      	b.n	80021d2 <UART_SetConfig+0x27e>
 8002034:	2308      	movs	r3, #8
 8002036:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800203a:	e0ca      	b.n	80021d2 <UART_SetConfig+0x27e>
 800203c:	2310      	movs	r3, #16
 800203e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002042:	e0c6      	b.n	80021d2 <UART_SetConfig+0x27e>
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a7d      	ldr	r2, [pc, #500]	@ (8002240 <UART_SetConfig+0x2ec>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d138      	bne.n	80020c0 <UART_SetConfig+0x16c>
 800204e:	4b7b      	ldr	r3, [pc, #492]	@ (800223c <UART_SetConfig+0x2e8>)
 8002050:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002054:	f003 030c 	and.w	r3, r3, #12
 8002058:	2b0c      	cmp	r3, #12
 800205a:	d82d      	bhi.n	80020b8 <UART_SetConfig+0x164>
 800205c:	a201      	add	r2, pc, #4	@ (adr r2, 8002064 <UART_SetConfig+0x110>)
 800205e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002062:	bf00      	nop
 8002064:	08002099 	.word	0x08002099
 8002068:	080020b9 	.word	0x080020b9
 800206c:	080020b9 	.word	0x080020b9
 8002070:	080020b9 	.word	0x080020b9
 8002074:	080020a9 	.word	0x080020a9
 8002078:	080020b9 	.word	0x080020b9
 800207c:	080020b9 	.word	0x080020b9
 8002080:	080020b9 	.word	0x080020b9
 8002084:	080020a1 	.word	0x080020a1
 8002088:	080020b9 	.word	0x080020b9
 800208c:	080020b9 	.word	0x080020b9
 8002090:	080020b9 	.word	0x080020b9
 8002094:	080020b1 	.word	0x080020b1
 8002098:	2300      	movs	r3, #0
 800209a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800209e:	e098      	b.n	80021d2 <UART_SetConfig+0x27e>
 80020a0:	2302      	movs	r3, #2
 80020a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80020a6:	e094      	b.n	80021d2 <UART_SetConfig+0x27e>
 80020a8:	2304      	movs	r3, #4
 80020aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80020ae:	e090      	b.n	80021d2 <UART_SetConfig+0x27e>
 80020b0:	2308      	movs	r3, #8
 80020b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80020b6:	e08c      	b.n	80021d2 <UART_SetConfig+0x27e>
 80020b8:	2310      	movs	r3, #16
 80020ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80020be:	e088      	b.n	80021d2 <UART_SetConfig+0x27e>
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a5f      	ldr	r2, [pc, #380]	@ (8002244 <UART_SetConfig+0x2f0>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d125      	bne.n	8002116 <UART_SetConfig+0x1c2>
 80020ca:	4b5c      	ldr	r3, [pc, #368]	@ (800223c <UART_SetConfig+0x2e8>)
 80020cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020d0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80020d4:	2b30      	cmp	r3, #48	@ 0x30
 80020d6:	d016      	beq.n	8002106 <UART_SetConfig+0x1b2>
 80020d8:	2b30      	cmp	r3, #48	@ 0x30
 80020da:	d818      	bhi.n	800210e <UART_SetConfig+0x1ba>
 80020dc:	2b20      	cmp	r3, #32
 80020de:	d00a      	beq.n	80020f6 <UART_SetConfig+0x1a2>
 80020e0:	2b20      	cmp	r3, #32
 80020e2:	d814      	bhi.n	800210e <UART_SetConfig+0x1ba>
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d002      	beq.n	80020ee <UART_SetConfig+0x19a>
 80020e8:	2b10      	cmp	r3, #16
 80020ea:	d008      	beq.n	80020fe <UART_SetConfig+0x1aa>
 80020ec:	e00f      	b.n	800210e <UART_SetConfig+0x1ba>
 80020ee:	2300      	movs	r3, #0
 80020f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80020f4:	e06d      	b.n	80021d2 <UART_SetConfig+0x27e>
 80020f6:	2302      	movs	r3, #2
 80020f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80020fc:	e069      	b.n	80021d2 <UART_SetConfig+0x27e>
 80020fe:	2304      	movs	r3, #4
 8002100:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002104:	e065      	b.n	80021d2 <UART_SetConfig+0x27e>
 8002106:	2308      	movs	r3, #8
 8002108:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800210c:	e061      	b.n	80021d2 <UART_SetConfig+0x27e>
 800210e:	2310      	movs	r3, #16
 8002110:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002114:	e05d      	b.n	80021d2 <UART_SetConfig+0x27e>
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a4b      	ldr	r2, [pc, #300]	@ (8002248 <UART_SetConfig+0x2f4>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d125      	bne.n	800216c <UART_SetConfig+0x218>
 8002120:	4b46      	ldr	r3, [pc, #280]	@ (800223c <UART_SetConfig+0x2e8>)
 8002122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002126:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800212a:	2bc0      	cmp	r3, #192	@ 0xc0
 800212c:	d016      	beq.n	800215c <UART_SetConfig+0x208>
 800212e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002130:	d818      	bhi.n	8002164 <UART_SetConfig+0x210>
 8002132:	2b80      	cmp	r3, #128	@ 0x80
 8002134:	d00a      	beq.n	800214c <UART_SetConfig+0x1f8>
 8002136:	2b80      	cmp	r3, #128	@ 0x80
 8002138:	d814      	bhi.n	8002164 <UART_SetConfig+0x210>
 800213a:	2b00      	cmp	r3, #0
 800213c:	d002      	beq.n	8002144 <UART_SetConfig+0x1f0>
 800213e:	2b40      	cmp	r3, #64	@ 0x40
 8002140:	d008      	beq.n	8002154 <UART_SetConfig+0x200>
 8002142:	e00f      	b.n	8002164 <UART_SetConfig+0x210>
 8002144:	2300      	movs	r3, #0
 8002146:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800214a:	e042      	b.n	80021d2 <UART_SetConfig+0x27e>
 800214c:	2302      	movs	r3, #2
 800214e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002152:	e03e      	b.n	80021d2 <UART_SetConfig+0x27e>
 8002154:	2304      	movs	r3, #4
 8002156:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800215a:	e03a      	b.n	80021d2 <UART_SetConfig+0x27e>
 800215c:	2308      	movs	r3, #8
 800215e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002162:	e036      	b.n	80021d2 <UART_SetConfig+0x27e>
 8002164:	2310      	movs	r3, #16
 8002166:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800216a:	e032      	b.n	80021d2 <UART_SetConfig+0x27e>
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a30      	ldr	r2, [pc, #192]	@ (8002234 <UART_SetConfig+0x2e0>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d12a      	bne.n	80021cc <UART_SetConfig+0x278>
 8002176:	4b31      	ldr	r3, [pc, #196]	@ (800223c <UART_SetConfig+0x2e8>)
 8002178:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800217c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002180:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002184:	d01a      	beq.n	80021bc <UART_SetConfig+0x268>
 8002186:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800218a:	d81b      	bhi.n	80021c4 <UART_SetConfig+0x270>
 800218c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002190:	d00c      	beq.n	80021ac <UART_SetConfig+0x258>
 8002192:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002196:	d815      	bhi.n	80021c4 <UART_SetConfig+0x270>
 8002198:	2b00      	cmp	r3, #0
 800219a:	d003      	beq.n	80021a4 <UART_SetConfig+0x250>
 800219c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021a0:	d008      	beq.n	80021b4 <UART_SetConfig+0x260>
 80021a2:	e00f      	b.n	80021c4 <UART_SetConfig+0x270>
 80021a4:	2300      	movs	r3, #0
 80021a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80021aa:	e012      	b.n	80021d2 <UART_SetConfig+0x27e>
 80021ac:	2302      	movs	r3, #2
 80021ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80021b2:	e00e      	b.n	80021d2 <UART_SetConfig+0x27e>
 80021b4:	2304      	movs	r3, #4
 80021b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80021ba:	e00a      	b.n	80021d2 <UART_SetConfig+0x27e>
 80021bc:	2308      	movs	r3, #8
 80021be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80021c2:	e006      	b.n	80021d2 <UART_SetConfig+0x27e>
 80021c4:	2310      	movs	r3, #16
 80021c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80021ca:	e002      	b.n	80021d2 <UART_SetConfig+0x27e>
 80021cc:	2310      	movs	r3, #16
 80021ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a17      	ldr	r2, [pc, #92]	@ (8002234 <UART_SetConfig+0x2e0>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	f040 80a8 	bne.w	800232e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80021de:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80021e2:	2b08      	cmp	r3, #8
 80021e4:	d834      	bhi.n	8002250 <UART_SetConfig+0x2fc>
 80021e6:	a201      	add	r2, pc, #4	@ (adr r2, 80021ec <UART_SetConfig+0x298>)
 80021e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021ec:	08002211 	.word	0x08002211
 80021f0:	08002251 	.word	0x08002251
 80021f4:	08002219 	.word	0x08002219
 80021f8:	08002251 	.word	0x08002251
 80021fc:	0800221f 	.word	0x0800221f
 8002200:	08002251 	.word	0x08002251
 8002204:	08002251 	.word	0x08002251
 8002208:	08002251 	.word	0x08002251
 800220c:	08002227 	.word	0x08002227
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002210:	f7ff fbee 	bl	80019f0 <HAL_RCC_GetPCLK1Freq>
 8002214:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002216:	e021      	b.n	800225c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002218:	4b0c      	ldr	r3, [pc, #48]	@ (800224c <UART_SetConfig+0x2f8>)
 800221a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800221c:	e01e      	b.n	800225c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800221e:	f7ff fb79 	bl	8001914 <HAL_RCC_GetSysClockFreq>
 8002222:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002224:	e01a      	b.n	800225c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002226:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800222a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800222c:	e016      	b.n	800225c <UART_SetConfig+0x308>
 800222e:	bf00      	nop
 8002230:	cfff69f3 	.word	0xcfff69f3
 8002234:	40008000 	.word	0x40008000
 8002238:	40013800 	.word	0x40013800
 800223c:	40021000 	.word	0x40021000
 8002240:	40004400 	.word	0x40004400
 8002244:	40004800 	.word	0x40004800
 8002248:	40004c00 	.word	0x40004c00
 800224c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8002250:	2300      	movs	r3, #0
 8002252:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002254:	2301      	movs	r3, #1
 8002256:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800225a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800225c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800225e:	2b00      	cmp	r3, #0
 8002260:	f000 812a 	beq.w	80024b8 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002268:	4a9e      	ldr	r2, [pc, #632]	@ (80024e4 <UART_SetConfig+0x590>)
 800226a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800226e:	461a      	mov	r2, r3
 8002270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002272:	fbb3 f3f2 	udiv	r3, r3, r2
 8002276:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	685a      	ldr	r2, [r3, #4]
 800227c:	4613      	mov	r3, r2
 800227e:	005b      	lsls	r3, r3, #1
 8002280:	4413      	add	r3, r2
 8002282:	69ba      	ldr	r2, [r7, #24]
 8002284:	429a      	cmp	r2, r3
 8002286:	d305      	bcc.n	8002294 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800228e:	69ba      	ldr	r2, [r7, #24]
 8002290:	429a      	cmp	r2, r3
 8002292:	d903      	bls.n	800229c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800229a:	e10d      	b.n	80024b8 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800229c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800229e:	2200      	movs	r2, #0
 80022a0:	60bb      	str	r3, [r7, #8]
 80022a2:	60fa      	str	r2, [r7, #12]
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a8:	4a8e      	ldr	r2, [pc, #568]	@ (80024e4 <UART_SetConfig+0x590>)
 80022aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80022ae:	b29b      	uxth	r3, r3
 80022b0:	2200      	movs	r2, #0
 80022b2:	603b      	str	r3, [r7, #0]
 80022b4:	607a      	str	r2, [r7, #4]
 80022b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80022ba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80022be:	f7fd ffab 	bl	8000218 <__aeabi_uldivmod>
 80022c2:	4602      	mov	r2, r0
 80022c4:	460b      	mov	r3, r1
 80022c6:	4610      	mov	r0, r2
 80022c8:	4619      	mov	r1, r3
 80022ca:	f04f 0200 	mov.w	r2, #0
 80022ce:	f04f 0300 	mov.w	r3, #0
 80022d2:	020b      	lsls	r3, r1, #8
 80022d4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80022d8:	0202      	lsls	r2, r0, #8
 80022da:	6979      	ldr	r1, [r7, #20]
 80022dc:	6849      	ldr	r1, [r1, #4]
 80022de:	0849      	lsrs	r1, r1, #1
 80022e0:	2000      	movs	r0, #0
 80022e2:	460c      	mov	r4, r1
 80022e4:	4605      	mov	r5, r0
 80022e6:	eb12 0804 	adds.w	r8, r2, r4
 80022ea:	eb43 0905 	adc.w	r9, r3, r5
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	2200      	movs	r2, #0
 80022f4:	469a      	mov	sl, r3
 80022f6:	4693      	mov	fp, r2
 80022f8:	4652      	mov	r2, sl
 80022fa:	465b      	mov	r3, fp
 80022fc:	4640      	mov	r0, r8
 80022fe:	4649      	mov	r1, r9
 8002300:	f7fd ff8a 	bl	8000218 <__aeabi_uldivmod>
 8002304:	4602      	mov	r2, r0
 8002306:	460b      	mov	r3, r1
 8002308:	4613      	mov	r3, r2
 800230a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800230c:	6a3b      	ldr	r3, [r7, #32]
 800230e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002312:	d308      	bcc.n	8002326 <UART_SetConfig+0x3d2>
 8002314:	6a3b      	ldr	r3, [r7, #32]
 8002316:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800231a:	d204      	bcs.n	8002326 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	6a3a      	ldr	r2, [r7, #32]
 8002322:	60da      	str	r2, [r3, #12]
 8002324:	e0c8      	b.n	80024b8 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800232c:	e0c4      	b.n	80024b8 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	69db      	ldr	r3, [r3, #28]
 8002332:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002336:	d167      	bne.n	8002408 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8002338:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800233c:	2b08      	cmp	r3, #8
 800233e:	d828      	bhi.n	8002392 <UART_SetConfig+0x43e>
 8002340:	a201      	add	r2, pc, #4	@ (adr r2, 8002348 <UART_SetConfig+0x3f4>)
 8002342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002346:	bf00      	nop
 8002348:	0800236d 	.word	0x0800236d
 800234c:	08002375 	.word	0x08002375
 8002350:	0800237d 	.word	0x0800237d
 8002354:	08002393 	.word	0x08002393
 8002358:	08002383 	.word	0x08002383
 800235c:	08002393 	.word	0x08002393
 8002360:	08002393 	.word	0x08002393
 8002364:	08002393 	.word	0x08002393
 8002368:	0800238b 	.word	0x0800238b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800236c:	f7ff fb40 	bl	80019f0 <HAL_RCC_GetPCLK1Freq>
 8002370:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002372:	e014      	b.n	800239e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002374:	f7ff fb52 	bl	8001a1c <HAL_RCC_GetPCLK2Freq>
 8002378:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800237a:	e010      	b.n	800239e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800237c:	4b5a      	ldr	r3, [pc, #360]	@ (80024e8 <UART_SetConfig+0x594>)
 800237e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002380:	e00d      	b.n	800239e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002382:	f7ff fac7 	bl	8001914 <HAL_RCC_GetSysClockFreq>
 8002386:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002388:	e009      	b.n	800239e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800238a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800238e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002390:	e005      	b.n	800239e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8002392:	2300      	movs	r3, #0
 8002394:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800239c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800239e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	f000 8089 	beq.w	80024b8 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023aa:	4a4e      	ldr	r2, [pc, #312]	@ (80024e4 <UART_SetConfig+0x590>)
 80023ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80023b0:	461a      	mov	r2, r3
 80023b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80023b8:	005a      	lsls	r2, r3, #1
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	085b      	lsrs	r3, r3, #1
 80023c0:	441a      	add	r2, r3
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ca:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80023cc:	6a3b      	ldr	r3, [r7, #32]
 80023ce:	2b0f      	cmp	r3, #15
 80023d0:	d916      	bls.n	8002400 <UART_SetConfig+0x4ac>
 80023d2:	6a3b      	ldr	r3, [r7, #32]
 80023d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023d8:	d212      	bcs.n	8002400 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80023da:	6a3b      	ldr	r3, [r7, #32]
 80023dc:	b29b      	uxth	r3, r3
 80023de:	f023 030f 	bic.w	r3, r3, #15
 80023e2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80023e4:	6a3b      	ldr	r3, [r7, #32]
 80023e6:	085b      	lsrs	r3, r3, #1
 80023e8:	b29b      	uxth	r3, r3
 80023ea:	f003 0307 	and.w	r3, r3, #7
 80023ee:	b29a      	uxth	r2, r3
 80023f0:	8bfb      	ldrh	r3, [r7, #30]
 80023f2:	4313      	orrs	r3, r2
 80023f4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	8bfa      	ldrh	r2, [r7, #30]
 80023fc:	60da      	str	r2, [r3, #12]
 80023fe:	e05b      	b.n	80024b8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002406:	e057      	b.n	80024b8 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002408:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800240c:	2b08      	cmp	r3, #8
 800240e:	d828      	bhi.n	8002462 <UART_SetConfig+0x50e>
 8002410:	a201      	add	r2, pc, #4	@ (adr r2, 8002418 <UART_SetConfig+0x4c4>)
 8002412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002416:	bf00      	nop
 8002418:	0800243d 	.word	0x0800243d
 800241c:	08002445 	.word	0x08002445
 8002420:	0800244d 	.word	0x0800244d
 8002424:	08002463 	.word	0x08002463
 8002428:	08002453 	.word	0x08002453
 800242c:	08002463 	.word	0x08002463
 8002430:	08002463 	.word	0x08002463
 8002434:	08002463 	.word	0x08002463
 8002438:	0800245b 	.word	0x0800245b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800243c:	f7ff fad8 	bl	80019f0 <HAL_RCC_GetPCLK1Freq>
 8002440:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002442:	e014      	b.n	800246e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002444:	f7ff faea 	bl	8001a1c <HAL_RCC_GetPCLK2Freq>
 8002448:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800244a:	e010      	b.n	800246e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800244c:	4b26      	ldr	r3, [pc, #152]	@ (80024e8 <UART_SetConfig+0x594>)
 800244e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002450:	e00d      	b.n	800246e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002452:	f7ff fa5f 	bl	8001914 <HAL_RCC_GetSysClockFreq>
 8002456:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002458:	e009      	b.n	800246e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800245a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800245e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002460:	e005      	b.n	800246e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8002462:	2300      	movs	r3, #0
 8002464:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800246c:	bf00      	nop
    }

    if (pclk != 0U)
 800246e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002470:	2b00      	cmp	r3, #0
 8002472:	d021      	beq.n	80024b8 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002478:	4a1a      	ldr	r2, [pc, #104]	@ (80024e4 <UART_SetConfig+0x590>)
 800247a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800247e:	461a      	mov	r2, r3
 8002480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002482:	fbb3 f2f2 	udiv	r2, r3, r2
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	085b      	lsrs	r3, r3, #1
 800248c:	441a      	add	r2, r3
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	fbb2 f3f3 	udiv	r3, r2, r3
 8002496:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002498:	6a3b      	ldr	r3, [r7, #32]
 800249a:	2b0f      	cmp	r3, #15
 800249c:	d909      	bls.n	80024b2 <UART_SetConfig+0x55e>
 800249e:	6a3b      	ldr	r3, [r7, #32]
 80024a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024a4:	d205      	bcs.n	80024b2 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80024a6:	6a3b      	ldr	r3, [r7, #32]
 80024a8:	b29a      	uxth	r2, r3
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	60da      	str	r2, [r3, #12]
 80024b0:	e002      	b.n	80024b8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	2201      	movs	r2, #1
 80024bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	2201      	movs	r2, #1
 80024c4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	2200      	movs	r2, #0
 80024cc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	2200      	movs	r2, #0
 80024d2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80024d4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3730      	adds	r7, #48	@ 0x30
 80024dc:	46bd      	mov	sp, r7
 80024de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024e2:	bf00      	nop
 80024e4:	08002bb8 	.word	0x08002bb8
 80024e8:	00f42400 	.word	0x00f42400

080024ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024f8:	f003 0308 	and.w	r3, r3, #8
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d00a      	beq.n	8002516 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	430a      	orrs	r2, r1
 8002514:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800251a:	f003 0301 	and.w	r3, r3, #1
 800251e:	2b00      	cmp	r3, #0
 8002520:	d00a      	beq.n	8002538 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	430a      	orrs	r2, r1
 8002536:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800253c:	f003 0302 	and.w	r3, r3, #2
 8002540:	2b00      	cmp	r3, #0
 8002542:	d00a      	beq.n	800255a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	430a      	orrs	r2, r1
 8002558:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800255e:	f003 0304 	and.w	r3, r3, #4
 8002562:	2b00      	cmp	r3, #0
 8002564:	d00a      	beq.n	800257c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	430a      	orrs	r2, r1
 800257a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002580:	f003 0310 	and.w	r3, r3, #16
 8002584:	2b00      	cmp	r3, #0
 8002586:	d00a      	beq.n	800259e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	430a      	orrs	r2, r1
 800259c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025a2:	f003 0320 	and.w	r3, r3, #32
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d00a      	beq.n	80025c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	430a      	orrs	r2, r1
 80025be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d01a      	beq.n	8002602 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	430a      	orrs	r2, r1
 80025e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80025ea:	d10a      	bne.n	8002602 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	430a      	orrs	r2, r1
 8002600:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002606:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800260a:	2b00      	cmp	r3, #0
 800260c:	d00a      	beq.n	8002624 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	430a      	orrs	r2, r1
 8002622:	605a      	str	r2, [r3, #4]
  }
}
 8002624:	bf00      	nop
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr

08002630 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b098      	sub	sp, #96	@ 0x60
 8002634:	af02      	add	r7, sp, #8
 8002636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2200      	movs	r2, #0
 800263c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002640:	f7fe f9dc 	bl	80009fc <HAL_GetTick>
 8002644:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0308 	and.w	r3, r3, #8
 8002650:	2b08      	cmp	r3, #8
 8002652:	d12f      	bne.n	80026b4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002654:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002658:	9300      	str	r3, [sp, #0]
 800265a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800265c:	2200      	movs	r2, #0
 800265e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f000 f88e 	bl	8002784 <UART_WaitOnFlagUntilTimeout>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d022      	beq.n	80026b4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002676:	e853 3f00 	ldrex	r3, [r3]
 800267a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800267c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800267e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002682:	653b      	str	r3, [r7, #80]	@ 0x50
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	461a      	mov	r2, r3
 800268a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800268c:	647b      	str	r3, [r7, #68]	@ 0x44
 800268e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002690:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002692:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002694:	e841 2300 	strex	r3, r2, [r1]
 8002698:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800269a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800269c:	2b00      	cmp	r3, #0
 800269e:	d1e6      	bne.n	800266e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2220      	movs	r2, #32
 80026a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2200      	movs	r2, #0
 80026ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80026b0:	2303      	movs	r3, #3
 80026b2:	e063      	b.n	800277c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 0304 	and.w	r3, r3, #4
 80026be:	2b04      	cmp	r3, #4
 80026c0:	d149      	bne.n	8002756 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80026c2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80026c6:	9300      	str	r3, [sp, #0]
 80026c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026ca:	2200      	movs	r2, #0
 80026cc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80026d0:	6878      	ldr	r0, [r7, #4]
 80026d2:	f000 f857 	bl	8002784 <UART_WaitOnFlagUntilTimeout>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d03c      	beq.n	8002756 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026e4:	e853 3f00 	ldrex	r3, [r3]
 80026e8:	623b      	str	r3, [r7, #32]
   return(result);
 80026ea:	6a3b      	ldr	r3, [r7, #32]
 80026ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80026f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	461a      	mov	r2, r3
 80026f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80026fa:	633b      	str	r3, [r7, #48]	@ 0x30
 80026fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002700:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002702:	e841 2300 	strex	r3, r2, [r1]
 8002706:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800270a:	2b00      	cmp	r3, #0
 800270c:	d1e6      	bne.n	80026dc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	3308      	adds	r3, #8
 8002714:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	e853 3f00 	ldrex	r3, [r3]
 800271c:	60fb      	str	r3, [r7, #12]
   return(result);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	f023 0301 	bic.w	r3, r3, #1
 8002724:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	3308      	adds	r3, #8
 800272c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800272e:	61fa      	str	r2, [r7, #28]
 8002730:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002732:	69b9      	ldr	r1, [r7, #24]
 8002734:	69fa      	ldr	r2, [r7, #28]
 8002736:	e841 2300 	strex	r3, r2, [r1]
 800273a:	617b      	str	r3, [r7, #20]
   return(result);
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d1e5      	bne.n	800270e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2220      	movs	r2, #32
 8002746:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2200      	movs	r2, #0
 800274e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002752:	2303      	movs	r3, #3
 8002754:	e012      	b.n	800277c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2220      	movs	r2, #32
 800275a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2220      	movs	r2, #32
 8002762:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2200      	movs	r2, #0
 800276a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2200      	movs	r2, #0
 8002770:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2200      	movs	r2, #0
 8002776:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800277a:	2300      	movs	r3, #0
}
 800277c:	4618      	mov	r0, r3
 800277e:	3758      	adds	r7, #88	@ 0x58
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}

08002784 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b084      	sub	sp, #16
 8002788:	af00      	add	r7, sp, #0
 800278a:	60f8      	str	r0, [r7, #12]
 800278c:	60b9      	str	r1, [r7, #8]
 800278e:	603b      	str	r3, [r7, #0]
 8002790:	4613      	mov	r3, r2
 8002792:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002794:	e04f      	b.n	8002836 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002796:	69bb      	ldr	r3, [r7, #24]
 8002798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800279c:	d04b      	beq.n	8002836 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800279e:	f7fe f92d 	bl	80009fc <HAL_GetTick>
 80027a2:	4602      	mov	r2, r0
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	1ad3      	subs	r3, r2, r3
 80027a8:	69ba      	ldr	r2, [r7, #24]
 80027aa:	429a      	cmp	r2, r3
 80027ac:	d302      	bcc.n	80027b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80027ae:	69bb      	ldr	r3, [r7, #24]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d101      	bne.n	80027b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80027b4:	2303      	movs	r3, #3
 80027b6:	e04e      	b.n	8002856 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0304 	and.w	r3, r3, #4
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d037      	beq.n	8002836 <UART_WaitOnFlagUntilTimeout+0xb2>
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	2b80      	cmp	r3, #128	@ 0x80
 80027ca:	d034      	beq.n	8002836 <UART_WaitOnFlagUntilTimeout+0xb2>
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	2b40      	cmp	r3, #64	@ 0x40
 80027d0:	d031      	beq.n	8002836 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	69db      	ldr	r3, [r3, #28]
 80027d8:	f003 0308 	and.w	r3, r3, #8
 80027dc:	2b08      	cmp	r3, #8
 80027de:	d110      	bne.n	8002802 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	2208      	movs	r2, #8
 80027e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80027e8:	68f8      	ldr	r0, [r7, #12]
 80027ea:	f000 f838 	bl	800285e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	2208      	movs	r2, #8
 80027f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	2200      	movs	r2, #0
 80027fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e029      	b.n	8002856 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	69db      	ldr	r3, [r3, #28]
 8002808:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800280c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002810:	d111      	bne.n	8002836 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800281a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800281c:	68f8      	ldr	r0, [r7, #12]
 800281e:	f000 f81e 	bl	800285e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2220      	movs	r2, #32
 8002826:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	2200      	movs	r2, #0
 800282e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	e00f      	b.n	8002856 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	69da      	ldr	r2, [r3, #28]
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	4013      	ands	r3, r2
 8002840:	68ba      	ldr	r2, [r7, #8]
 8002842:	429a      	cmp	r2, r3
 8002844:	bf0c      	ite	eq
 8002846:	2301      	moveq	r3, #1
 8002848:	2300      	movne	r3, #0
 800284a:	b2db      	uxtb	r3, r3
 800284c:	461a      	mov	r2, r3
 800284e:	79fb      	ldrb	r3, [r7, #7]
 8002850:	429a      	cmp	r2, r3
 8002852:	d0a0      	beq.n	8002796 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002854:	2300      	movs	r3, #0
}
 8002856:	4618      	mov	r0, r3
 8002858:	3710      	adds	r7, #16
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}

0800285e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800285e:	b480      	push	{r7}
 8002860:	b095      	sub	sp, #84	@ 0x54
 8002862:	af00      	add	r7, sp, #0
 8002864:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800286c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800286e:	e853 3f00 	ldrex	r3, [r3]
 8002872:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002876:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800287a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	461a      	mov	r2, r3
 8002882:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002884:	643b      	str	r3, [r7, #64]	@ 0x40
 8002886:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002888:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800288a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800288c:	e841 2300 	strex	r3, r2, [r1]
 8002890:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002894:	2b00      	cmp	r3, #0
 8002896:	d1e6      	bne.n	8002866 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	3308      	adds	r3, #8
 800289e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028a0:	6a3b      	ldr	r3, [r7, #32]
 80028a2:	e853 3f00 	ldrex	r3, [r3]
 80028a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80028a8:	69fb      	ldr	r3, [r7, #28]
 80028aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028ae:	f023 0301 	bic.w	r3, r3, #1
 80028b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	3308      	adds	r3, #8
 80028ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80028bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80028be:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80028c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80028c4:	e841 2300 	strex	r3, r2, [r1]
 80028c8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80028ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d1e3      	bne.n	8002898 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d118      	bne.n	800290a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	e853 3f00 	ldrex	r3, [r3]
 80028e4:	60bb      	str	r3, [r7, #8]
   return(result);
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	f023 0310 	bic.w	r3, r3, #16
 80028ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	461a      	mov	r2, r3
 80028f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028f6:	61bb      	str	r3, [r7, #24]
 80028f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028fa:	6979      	ldr	r1, [r7, #20]
 80028fc:	69ba      	ldr	r2, [r7, #24]
 80028fe:	e841 2300 	strex	r3, r2, [r1]
 8002902:	613b      	str	r3, [r7, #16]
   return(result);
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d1e6      	bne.n	80028d8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2220      	movs	r2, #32
 800290e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2200      	movs	r2, #0
 8002916:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2200      	movs	r2, #0
 800291c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800291e:	bf00      	nop
 8002920:	3754      	adds	r7, #84	@ 0x54
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr

0800292a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800292a:	b480      	push	{r7}
 800292c:	b085      	sub	sp, #20
 800292e:	af00      	add	r7, sp, #0
 8002930:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002938:	2b01      	cmp	r3, #1
 800293a:	d101      	bne.n	8002940 <HAL_UARTEx_DisableFifoMode+0x16>
 800293c:	2302      	movs	r3, #2
 800293e:	e027      	b.n	8002990 <HAL_UARTEx_DisableFifoMode+0x66>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2201      	movs	r2, #1
 8002944:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2224      	movs	r2, #36	@ 0x24
 800294c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f022 0201 	bic.w	r2, r2, #1
 8002966:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800296e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2200      	movs	r2, #0
 8002974:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	68fa      	ldr	r2, [r7, #12]
 800297c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2220      	movs	r2, #32
 8002982:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2200      	movs	r2, #0
 800298a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800298e:	2300      	movs	r3, #0
}
 8002990:	4618      	mov	r0, r3
 8002992:	3714      	adds	r7, #20
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr

0800299c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b084      	sub	sp, #16
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d101      	bne.n	80029b4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80029b0:	2302      	movs	r3, #2
 80029b2:	e02d      	b.n	8002a10 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2201      	movs	r2, #1
 80029b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2224      	movs	r2, #36	@ 0x24
 80029c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f022 0201 	bic.w	r2, r2, #1
 80029da:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	683a      	ldr	r2, [r7, #0]
 80029ec:	430a      	orrs	r2, r1
 80029ee:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80029f0:	6878      	ldr	r0, [r7, #4]
 80029f2:	f000 f84f 	bl	8002a94 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	68fa      	ldr	r2, [r7, #12]
 80029fc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2220      	movs	r2, #32
 8002a02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002a0e:	2300      	movs	r3, #0
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	3710      	adds	r7, #16
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}

08002a18 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b084      	sub	sp, #16
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d101      	bne.n	8002a30 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8002a2c:	2302      	movs	r3, #2
 8002a2e:	e02d      	b.n	8002a8c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2201      	movs	r2, #1
 8002a34:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2224      	movs	r2, #36	@ 0x24
 8002a3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f022 0201 	bic.w	r2, r2, #1
 8002a56:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	683a      	ldr	r2, [r7, #0]
 8002a68:	430a      	orrs	r2, r1
 8002a6a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f000 f811 	bl	8002a94 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	68fa      	ldr	r2, [r7, #12]
 8002a78:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2220      	movs	r2, #32
 8002a7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2200      	movs	r2, #0
 8002a86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002a8a:	2300      	movs	r3, #0
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3710      	adds	r7, #16
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b085      	sub	sp, #20
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d108      	bne.n	8002ab6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2201      	movs	r2, #1
 8002ab0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8002ab4:	e031      	b.n	8002b1a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8002ab6:	2308      	movs	r3, #8
 8002ab8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8002aba:	2308      	movs	r3, #8
 8002abc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	0e5b      	lsrs	r3, r3, #25
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	f003 0307 	and.w	r3, r3, #7
 8002acc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	0f5b      	lsrs	r3, r3, #29
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	f003 0307 	and.w	r3, r3, #7
 8002adc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002ade:	7bbb      	ldrb	r3, [r7, #14]
 8002ae0:	7b3a      	ldrb	r2, [r7, #12]
 8002ae2:	4911      	ldr	r1, [pc, #68]	@ (8002b28 <UARTEx_SetNbDataToProcess+0x94>)
 8002ae4:	5c8a      	ldrb	r2, [r1, r2]
 8002ae6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8002aea:	7b3a      	ldrb	r2, [r7, #12]
 8002aec:	490f      	ldr	r1, [pc, #60]	@ (8002b2c <UARTEx_SetNbDataToProcess+0x98>)
 8002aee:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002af0:	fb93 f3f2 	sdiv	r3, r3, r2
 8002af4:	b29a      	uxth	r2, r3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002afc:	7bfb      	ldrb	r3, [r7, #15]
 8002afe:	7b7a      	ldrb	r2, [r7, #13]
 8002b00:	4909      	ldr	r1, [pc, #36]	@ (8002b28 <UARTEx_SetNbDataToProcess+0x94>)
 8002b02:	5c8a      	ldrb	r2, [r1, r2]
 8002b04:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8002b08:	7b7a      	ldrb	r2, [r7, #13]
 8002b0a:	4908      	ldr	r1, [pc, #32]	@ (8002b2c <UARTEx_SetNbDataToProcess+0x98>)
 8002b0c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002b0e:	fb93 f3f2 	sdiv	r3, r3, r2
 8002b12:	b29a      	uxth	r2, r3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8002b1a:	bf00      	nop
 8002b1c:	3714      	adds	r7, #20
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b24:	4770      	bx	lr
 8002b26:	bf00      	nop
 8002b28:	08002bd0 	.word	0x08002bd0
 8002b2c:	08002bd8 	.word	0x08002bd8

08002b30 <memset>:
 8002b30:	4402      	add	r2, r0
 8002b32:	4603      	mov	r3, r0
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d100      	bne.n	8002b3a <memset+0xa>
 8002b38:	4770      	bx	lr
 8002b3a:	f803 1b01 	strb.w	r1, [r3], #1
 8002b3e:	e7f9      	b.n	8002b34 <memset+0x4>

08002b40 <__libc_init_array>:
 8002b40:	b570      	push	{r4, r5, r6, lr}
 8002b42:	4d0d      	ldr	r5, [pc, #52]	@ (8002b78 <__libc_init_array+0x38>)
 8002b44:	4c0d      	ldr	r4, [pc, #52]	@ (8002b7c <__libc_init_array+0x3c>)
 8002b46:	1b64      	subs	r4, r4, r5
 8002b48:	10a4      	asrs	r4, r4, #2
 8002b4a:	2600      	movs	r6, #0
 8002b4c:	42a6      	cmp	r6, r4
 8002b4e:	d109      	bne.n	8002b64 <__libc_init_array+0x24>
 8002b50:	4d0b      	ldr	r5, [pc, #44]	@ (8002b80 <__libc_init_array+0x40>)
 8002b52:	4c0c      	ldr	r4, [pc, #48]	@ (8002b84 <__libc_init_array+0x44>)
 8002b54:	f000 f818 	bl	8002b88 <_init>
 8002b58:	1b64      	subs	r4, r4, r5
 8002b5a:	10a4      	asrs	r4, r4, #2
 8002b5c:	2600      	movs	r6, #0
 8002b5e:	42a6      	cmp	r6, r4
 8002b60:	d105      	bne.n	8002b6e <__libc_init_array+0x2e>
 8002b62:	bd70      	pop	{r4, r5, r6, pc}
 8002b64:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b68:	4798      	blx	r3
 8002b6a:	3601      	adds	r6, #1
 8002b6c:	e7ee      	b.n	8002b4c <__libc_init_array+0xc>
 8002b6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b72:	4798      	blx	r3
 8002b74:	3601      	adds	r6, #1
 8002b76:	e7f2      	b.n	8002b5e <__libc_init_array+0x1e>
 8002b78:	08002be8 	.word	0x08002be8
 8002b7c:	08002be8 	.word	0x08002be8
 8002b80:	08002be8 	.word	0x08002be8
 8002b84:	08002bec 	.word	0x08002bec

08002b88 <_init>:
 8002b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b8a:	bf00      	nop
 8002b8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b8e:	bc08      	pop	{r3}
 8002b90:	469e      	mov	lr, r3
 8002b92:	4770      	bx	lr

08002b94 <_fini>:
 8002b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b96:	bf00      	nop
 8002b98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b9a:	bc08      	pop	{r3}
 8002b9c:	469e      	mov	lr, r3
 8002b9e:	4770      	bx	lr
