# vsim -pli "C:\Users\harki\Downloads\DESim\modelsim.vpi" -Lf 220model -Lf altera_mf_ver -Lf verilog -t 1ns -c -do "run -all" tb 
# Start time: 23:55:32 on Nov 11,2025
# Loading work.tb
# Loading work.top
# Loading work.led
# Loading work.third_counter
# Loading work.shift_register
# ** Warning: (vsim-3015) ../top.v(21): [PCDPC] - Port size (4) does not match connection size (10) for port 'LEDR'. The port definition is at: ../led.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /tb/T1/U1 File: ../led.v
# Loading C:\Users\harki\Downloads\DESim\modelsim.vpi
# run -all
# Time scaling: 0.0001 sim seconds per real-time second
# 
# 
# Connected to server!
# ** Note: $finish    : ../tb/tb.v(26)
#    Time: 141590 us  Iteration: 1  Instance: /tb
# 
# Quitting...
# End time: 23:56:02 on Nov 11,2025, Elapsed time: 0:00:30
# Errors: 0, Warnings: 1
