// Seed: 2664302492
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input tri id_2,
    input tri1 id_3,
    input tri id_4,
    input supply1 id_5,
    output tri id_6,
    input uwire id_7,
    input tri0 id_8,
    input tri1 id_9,
    output tri0 id_10,
    output tri0 id_11,
    input supply1 id_12,
    input tri0 id_13
);
  id_15(
      1'b0, 1, 1, id_12 | id_8, id_4, id_12
  );
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input  uwire id_2
);
  wire id_4;
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2, id_1, id_2, id_2, id_2, id_1, id_1, id_2, id_2
  );
endmodule
