INFO-FLOW: Workspace D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1 opened at Tue Aug 18 10:28:24 +0800 2020
Execute     config_clock -quiet -name default -period 11.1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11.1ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.122 sec.
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.155 sec.
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.323 sec.
Command     ap_source done; 0.323 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 3.627 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.183 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 4.032 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Command     config_export done; 0.209 sec.
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute         get_clock_period -default -name=default 
Execute         config_clock -quiet -name default -uncertainty 1.387 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.387ns.
Command   open_solution done; 5.217 sec.
Execute   set_part xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Command     add_library done; 0.137 sec.
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.386 sec.
Execute   create_clock -period 11.1 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_optimization_level 2 -vivado_phys_opt place -vivado_report_level 0 
Execute     get_config_export -vivado_impl_strategy 
Execute   config_sdx -optimization_level none -target none 
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling top.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted top.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Program_Files/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "top.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.pp.0.cpp" 
INFO-FLOW: exec D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Program_Files/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E top.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.pp.0.cpp
Command       clang done; 5.409 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 7.696 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Program_Files/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.pp.0.cpp"  -o "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Program_Files/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.pp.0.cpp -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/useless.bc
Command       clang done; 11.896 sec.
INFO-FLOW: Done: GCC PP time: 25 seconds per iteration
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Command       ap_source done; 0.128 sec.
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Command         ap_source done; 0.135 sec.
Command       ap_source done; 0.186 sec.
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 -directive=D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 5.045 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 -directive=D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.456 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.diag.yml D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.out.log 2> D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.err.log 
Command       ap_eval done; 4.992 sec.
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: top.cpp:62:2
Execute       send_msg_by_id WARNING @200-471@%s%s 1 top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file top.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.out.log 2> D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.err.log 
Command         ap_eval done; 6.054 sec.
Execute         ap_eval exec -ignorestderr D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/xilinx-legacy-rewriter.top.pp.0.cpp.out.log 2> D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/xilinx-legacy-rewriter.top.pp.0.cpp.err.log 
Command         ap_eval done; 3.471 sec.
Command       tidy_31 done; 9.561 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 18.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 5.523 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Program_Files/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.bc" 
INFO-FLOW: exec D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Program_Files/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.bc
Command       clang done; 6.636 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.g.bc -hls-opt -except-internalize top -LD:/Program_Files/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 10.654 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:20 . Memory (MB): peak = 197.906 ; gain = 120.445
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:20 . Memory (MB): peak = 197.906 ; gain = 120.445
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/a.pp.bc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 1.977 sec.
Execute         llvm-ld D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Program_Files/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.303 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/a.g.0.bc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<720, 1280, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<720, 1280, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 4, hls::Scalar<1, unsigned char> >::shift_pixels_left()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::init' into 'hls::Mat<720, 1280, 4096>::Mat.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 0>::init' into 'hls::Mat<720, 1280, 0>::Mat.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 720, 1280, 4096>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::write' into 'hls::Mat<720, 1280, 4096>::operator<<' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::operator<<' into 'Add_Rectangle' (top.cpp:108).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::operator<<' into 'hls::CvtColor<HLS_RGB2HSV, 4096, 4096, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 720, 1280, 4096>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::read' into 'hls::Mat<720, 1280, 4096>::operator>>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::operator>>' into 'hls::Mat2AXIvideo<32, 720, 1280, 4096>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::operator>>' into 'Add_Rectangle' (top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::operator>>' into 'In_Range' (top.cpp:125).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2HSV, 4096, 4096, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::MaxMin<unsigned char, unsigned char>::max<3>' into 'hls::kernel_CvtColor<HLS_RGB2HSV, unsigned char, unsigned char>::apply<3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1718).
INFO: [XFORM 203-603] Inlining function 'hls::MaxMin<unsigned char, unsigned char>::min<3>' into 'hls::kernel_CvtColor<HLS_RGB2HSV, unsigned char, unsigned char>::apply<3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1719).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_RGB2HSV, unsigned char, unsigned char>::apply<3, 3>' into 'hls::CvtColor<HLS_RGB2HSV, 4096, 4096, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 0>::write' into 'hls::Mat<720, 1280, 0>::operator<<' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 0>::operator<<' into 'hls::Resize_opr_linear<0, 720, 1280, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2439).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 0>::operator<<' into 'hls::Duplicate<720, 1280, 0, 0>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1563).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 0>::operator<<' into 'hls::Duplicate<720, 1280, 0, 0>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1562).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 0>::operator<<' into 'MedianBlur_5' (top.cpp:176).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 0>::operator<<' into 'In_Range' (top.cpp:134).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 0>::read' into 'hls::Mat<720, 1280, 0>::operator>>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 0>::operator>>' into 'hls::Resize_opr_linear<0, 720, 1280, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2405).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 0>::operator>>' into 'hls::Duplicate<720, 1280, 0, 0>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1561).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 0>::operator>>' into 'MedianBlur_5' (top.cpp:160).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 0>::operator>>' into 'top' (top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'hls::getStructuringElement<unsigned char, int, int, 3, 3>' into 'hls::morp_opr<hls::erode_kernel, hls::BORDER_REPLICATE, 0, 0, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182).
INFO: [XFORM 203-603] Inlining function 'hls::getStructuringElement<unsigned char, int, int, 3, 3>' into 'hls::morp_opr<hls::dilate_kernel, hls::BORDER_REPLICATE, 0, 0, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182).
INFO: [XFORM 203-603] Inlining function 'hls::normalizeAnchor<int, int>' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:424).
INFO: [XFORM 203-603] Inlining function 'hls::normalizeAnchor<int, int>' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:424).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::get_parameters<3, 3, int>' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:434).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:470).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:470).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::getval' into 'hls::Window<3, 3, unsigned char>::operator()' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::getval' into 'hls::Window<3, 1, unsigned char>::operator()' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1280, unsigned char, 0>::getval' into 'hls::LineBuffer<6, 1280, unsigned char, 0>::operator()' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1280, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1280, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1280, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1280, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1280, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1280, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1280, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1280, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1280, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1280, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::shift_pixels_right' into 'hls::Window<3, 3, unsigned char>::shift_right' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:543).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::shift_right' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:499).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::shift_right' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:499).
INFO: [XFORM 203-603] Inlining function 'hls::erode_kernel::apply<unsigned char, unsigned char, unsigned char, 3, 3>' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' into 'hls::morp_opr<hls::erode_kernel, hls::BORDER_REPLICATE, 0, 0, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1184).
INFO: [XFORM 203-603] Inlining function 'hls::morp_opr<hls::erode_kernel, hls::BORDER_REPLICATE, 0, 0, 720, 1280>' into 'hls::Erode<0, 0, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1231).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::get_parameters<3, 3, int>' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:434).
INFO: [XFORM 203-603] Inlining function 'hls::dilate_kernel::apply<unsigned char, unsigned char, unsigned char, 3, 3>' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 720, 1280, 3, 3>' into 'hls::morp_opr<hls::dilate_kernel, hls::BORDER_REPLICATE, 0, 0, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1184).
INFO: [XFORM 203-603] Inlining function 'hls::morp_opr<hls::dilate_kernel, hls::BORDER_REPLICATE, 0, 0, 720, 1280>' into 'hls::Dilate<0, 0, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1258).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 720, 1280, 4096>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:143).
Command         transform done; 4.204 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:01:27 . Memory (MB): peak = 255.699 ; gain = 178.238
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/a.g.1.bc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<37, 18, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<37, 18, (ap_q_mode)5, (ap_o_mode)3, 0> >' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<60, 41, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<60, 41, (ap_q_mode)5, (ap_o_mode)3, 0> >' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<37, 18, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::CvtColor<HLS_RGB2HSV, 4096, 4096, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1745->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<60, 41, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::CvtColor<HLS_RGB2HSV, 4096, 4096, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1746->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<unsigned char>::max' into 'hls::numeric_limits<unsigned char>::max' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot\utils/x_hls_utils.h:73) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::numeric_limits<unsigned char>::max' into 'hls::Erode<0, 0, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:153->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1184->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1231) automatically.
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<unsigned char>::min' into 'hls::numeric_limits<unsigned char>::min' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot\utils/x_hls_utils.h:74) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::numeric_limits<unsigned char>::min' into 'hls::Dilate<0, 0, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:179->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1184->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1258) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<0, 720, 1280, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1554->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
Command         transform done; 1.844 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.398 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:01:30 . Memory (MB): peak = 304.418 ; gain = 226.957
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/a.g.1.bc to D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/a.o.1.bc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'resize_dilate.data_stream.V' (top.cpp:42).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rdilate2.data_stream.V' (top.cpp:32).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dilate_copy1.data_stream.V' (top.cpp:39).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dilate_copy2.data_stream.V' (top.cpp:40).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'hsv_img.data_stream.V' (top.cpp:26).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_img.data_stream.V' (top.cpp:43).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rgb_img.data_stream.V' (top.cpp:25).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'blur_binary.data_stream.V' (top.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'binary_hsv.data_stream.V' (top.cpp:27).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_img_rec.data_stream.V' (top.cpp:44).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2314) in function 'hls::Resize_opr_linear<0, 720, 1280, 720, 1280>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 720, 1280, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Erode<0, 0, 720, 1280>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400) in function 'hls::Erode<0, 0, 720, 1280>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Erode<0, 0, 720, 1280>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:405) in function 'hls::Erode<0, 0, 720, 1280>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444) in function 'hls::Erode<0, 0, 720, 1280>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Dilate<0, 0, 720, 1280>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400) in function 'hls::Dilate<0, 0, 720, 1280>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Dilate<0, 0, 720, 1280>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:405) in function 'hls::Dilate<0, 0, 720, 1280>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444) in function 'hls::Dilate<0, 0, 720, 1280>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2HSV, 4096, 4096, 720, 1280>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 720, 1280>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 720, 1280, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L2' (top.cpp:152) in function 'MedianBlur_5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:122) in function 'In_Range' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:97) in function 'Add_Rectangle' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'median_5' (top.cpp:181).
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2394) in function 'hls::Resize_opr_linear<0, 720, 1280, 720, 1280>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2418) in function 'hls::Resize_opr_linear<0, 720, 1280, 720, 1280>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2428) in function 'hls::Resize_opr_linear<0, 720, 1280, 720, 1280>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<32, 720, 1280, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 720, 1280, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Erode<0, 0, 720, 1280>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400) in function 'hls::Erode<0, 0, 720, 1280>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Erode<0, 0, 720, 1280>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:405) in function 'hls::Erode<0, 0, 720, 1280>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:456) in function 'hls::Erode<0, 0, 720, 1280>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.2' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:469) in function 'hls::Erode<0, 0, 720, 1280>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.3' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:478) in function 'hls::Erode<0, 0, 720, 1280>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.4' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:487) in function 'hls::Erode<0, 0, 720, 1280>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.5' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:161) in function 'hls::Erode<0, 0, 720, 1280>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.5.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:163) in function 'hls::Erode<0, 0, 720, 1280>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.6' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:501) in function 'hls::Erode<0, 0, 720, 1280>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_height' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:155) in function 'hls::Erode<0, 0, 720, 1280>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_width' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:157) in function 'hls::Erode<0, 0, 720, 1280>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Dilate<0, 0, 720, 1280>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400) in function 'hls::Dilate<0, 0, 720, 1280>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Dilate<0, 0, 720, 1280>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:405) in function 'hls::Dilate<0, 0, 720, 1280>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:456) in function 'hls::Dilate<0, 0, 720, 1280>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.2' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:469) in function 'hls::Dilate<0, 0, 720, 1280>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.3' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:478) in function 'hls::Dilate<0, 0, 720, 1280>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.4' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:487) in function 'hls::Dilate<0, 0, 720, 1280>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.5' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:161) in function 'hls::Dilate<0, 0, 720, 1280>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.5.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:163) in function 'hls::Dilate<0, 0, 720, 1280>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.6' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:501) in function 'hls::Dilate<0, 0, 720, 1280>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_height' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:181) in function 'hls::Dilate<0, 0, 720, 1280>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_width' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:183) in function 'hls::Dilate<0, 0, 720, 1280>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2HSV, 4096, 4096, 720, 1280>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1509) in function 'hls::CvtColor<HLS_RGB2HSV, 4096, 4096, 720, 1280>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1518) in function 'hls::CvtColor<HLS_RGB2HSV, 4096, 4096, 720, 1280>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_RGB2HSV, 4096, 4096, 720, 1280>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 720, 1280>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 720, 1280, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 720, 1280, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (top.cpp:155) in function 'MedianBlur_5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (top.cpp:164) in function 'MedianBlur_5' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (top.cpp:165) in function 'MedianBlur_5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (top.cpp:167) in function 'MedianBlur_5' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'In_Range' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Rectangle' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Rectangle' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (top.cpp:187) in function 'median_5' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (top.cpp:188) in function 'median_5' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (top.cpp:192) in function 'median_5' completely with a factor of 12.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'z' (top.cpp:185) automatically.
INFO: [XFORM 203-102] Partitioning array 'pixel' (top.cpp:144) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-131] Reshaping array 'window' (top.cpp:144) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dilate_copy2.data_stream.V' (top.cpp:40) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dilate1.data_stream.V' (top.cpp:30) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'resize_dilate.data_stream.V' (top.cpp:42) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rdilate2.data_stream.V' (top.cpp:32) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_img_rec.data_stream.V' (top.cpp:44) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'blur_binary.data_stream.V' (top.cpp:28) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'erode_blur.data_stream.V' (top.cpp:29) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rdilate6.data_stream.V' (top.cpp:36) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dilate_copy1.data_stream.V' (top.cpp:39) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rdilate5.data_stream.V' (top.cpp:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rdilate4.data_stream.V' (top.cpp:34) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rdilate3.data_stream.V' (top.cpp:33) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rdilate2.data_stream.V' (top.cpp:32) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'erode_blur.data_stream.V' (top.cpp:29) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rgb_img.data_stream.V' (top.cpp:25) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'hsv_img.data_stream.V' (top.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_img.data_stream.V' (top.cpp:43) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'binary_hsv.data_stream.V' (top.cpp:27) .
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_kernel.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1556) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_kernel.val90'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixelt1.val' (top.cpp:143) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixelt2.val' (top.cpp:143) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:116) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix2.val' (top.cpp:117) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixt.val' (top.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dilate_copy2.data_stream.V' (top.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dilate1.data_stream.V' (top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'resize_dilate.data_stream.V' (top.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rdilate2.data_stream.V' (top.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_img_rec.data_stream.V' (top.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'blur_binary.data_stream.V' (top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'erode_blur.data_stream.V' (top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rdilate6.data_stream.V' (top.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dilate_copy1.data_stream.V' (top.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rdilate5.data_stream.V' (top.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rdilate4.data_stream.V' (top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rdilate3.data_stream.V' (top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rgb_img.data_stream.V' (top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hsv_img.data_stream.V' (top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_img.data_stream.V' (top.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'binary_hsv.data_stream.V' (top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_kernel.val'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_kernel.val90'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<37, 18, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<37, 18, (ap_q_mode)5, (ap_o_mode)3, 0> >' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<60, 41, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<60, 41, (ap_q_mode)5, (ap_o_mode)3, 0> >' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<37, 18, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::CvtColor<HLS_RGB2HSV, 4096, 4096, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1745->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<60, 41, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::CvtColor<HLS_RGB2HSV, 4096, 4096, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1746->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<0, 720, 1280, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1554->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo<32, 720, 1280, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::Mat2AXIvideo<32, 720, 1280, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1282 for loop 'loop_width' in function 'hls::Erode<0, 0, 720, 1280>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 722 for loop 'loop_height' in function 'hls::Erode<0, 0, 720, 1280>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1280 to 320 for loop 'loop_width' in function 'hls::Duplicate<720, 1280, 0, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'loop_width' in function 'hls::Duplicate<720, 1280, 0, 0>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 720 to 180 for loop 'loop_height' in function 'hls::Duplicate<720, 1280, 0, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 180 for loop 'loop_height' in function 'hls::Duplicate<720, 1280, 0, 0>'.
INFO: [XFORM 203-721] Changing loop 'Loop_CACHE_LEN_proc' (top.cpp:63) to a process function for dataflow in function 'top'.
INFO: [XFORM 203-712] Applying dataflow to function 'top', detected/extracted 18 process function(s): 
	 'Block__proc377'
	 'hls::AXIvideo2Mat<32, 720, 1280, 4096>'
	 'hls::CvtColor<HLS_RGB2HSV, 4096, 4096, 720, 1280>'
	 'In_Range'
	 'MedianBlur_5'
	 'hls::Erode<0, 0, 720, 1280>'
	 'hls::Dilate<0, 0, 720, 1280>203'
	 'hls::Resize<0, 720, 1280, 720, 1280>204'
	 'hls::Dilate<0, 0, 720, 1280>205'
	 'hls::Dilate<0, 0, 720, 1280>206'
	 'hls::Dilate<0, 0, 720, 1280>207'
	 'hls::Dilate<0, 0, 720, 1280>'
	 'hls::Duplicate<720, 1280, 0, 0>'
	 'Loop_CACHE_LEN_proc208'
	 'hls::Resize<0, 720, 1280, 720, 1280>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 720, 1280>'
	 'Add_Rectangle'
	 'hls::Mat2AXIvideo<32, 720, 1280, 4096>'.
Command         transform done; 9.886 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2323:45) to (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2392:13) in function 'hls::Resize_opr_linear<0, 720, 1280, 720, 1280>'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2433:23) to (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2440:13) in function 'hls::Resize_opr_linear<0, 720, 1280, 720, 1280>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444:57) to (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:465:21) in function 'hls::Erode<0, 0, 720, 1280>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:165:17) to (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512:24) in function 'hls::Erode<0, 0, 720, 1280>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444:57) to (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:465:21) in function 'hls::Dilate<0, 0, 720, 1280>207'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:165:17) to (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512:24) in function 'hls::Dilate<0, 0, 720, 1280>207'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444:57) to (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:465:21) in function 'hls::Dilate<0, 0, 720, 1280>206'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:165:17) to (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512:24) in function 'hls::Dilate<0, 0, 720, 1280>206'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444:57) to (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:465:21) in function 'hls::Dilate<0, 0, 720, 1280>205'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:165:17) to (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512:24) in function 'hls::Dilate<0, 0, 720, 1280>205'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444:57) to (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:465:21) in function 'hls::Dilate<0, 0, 720, 1280>203'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:165:17) to (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512:24) in function 'hls::Dilate<0, 0, 720, 1280>203'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444:57) to (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:465:21) in function 'hls::Dilate<0, 0, 720, 1280>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:165:17) to (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512:24) in function 'hls::Dilate<0, 0, 720, 1280>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1734:2) to (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968:42) in function 'hls::CvtColor<HLS_RGB2HSV, 4096, 4096, 720, 1280>'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:122:29) to (top.cpp:122:24) in function 'In_Range'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:97:29) to (top.cpp:97:24) in function 'Add_Rectangle'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'In_Range' (top.cpp:114)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Rectangle' (top.cpp:84)...5 expression(s) balanced.
Command         transform done; 4.026 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:01:43 . Memory (MB): peak = 386.543 ; gain = 309.082
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/a.o.2.bc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (top.cpp:149:28) in function 'MedianBlur_5'.
WARNING: [XFORM 203-631] Renaming function 'hls::Resize_opr_linear<0, 720, 1280, 720, 1280>' to 'Resize_opr_linear' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize<0, 720, 1280, 720, 1280>204' to 'Resize204' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2454:9)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize<0, 720, 1280, 720, 1280>' to 'Resize' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2454:9)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 720, 1280, 4096>' to 'Mat2AXIvideo' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Erode<0, 0, 720, 1280>' to 'Erode' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)
WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate<720, 1280, 0, 0>' to 'Duplicate' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:672:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Dilate<0, 0, 720, 1280>207' to 'Dilate207' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:113:33)
WARNING: [XFORM 203-631] Renaming function 'hls::Dilate<0, 0, 720, 1280>206' to 'Dilate206' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:113:33)
WARNING: [XFORM 203-631] Renaming function 'hls::Dilate<0, 0, 720, 1280>205' to 'Dilate205' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:113:33)
WARNING: [XFORM 203-631] Renaming function 'hls::Dilate<0, 0, 720, 1280>203' to 'Dilate203' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:113:33)
WARNING: [XFORM 203-631] Renaming function 'hls::Dilate<0, 0, 720, 1280>' to 'Dilate' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:113:33)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2HSV, 4096, 4096, 720, 1280>' to 'CvtColor' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:15)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 720, 1280>' to 'CvtColor.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 720, 1280, 4096>' to 'AXIvideo2Mat' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:21:9)
WARNING: [XFORM 203-631] Renaming function 'Loop_CACHE_LEN_proc208' to 'Loop_CACHE_LEN_proc2' (top.cpp:63:20)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[3]' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[4]' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[3]' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[4]' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[3]' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[4]' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[3]' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[4]' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[3]' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[4]' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[3]' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[4]' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf.val.val.1.0' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2401:21)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf.val.val.0.0' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2406:25)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf.val.val.0.0' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2410:25)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.1' (top.cpp:157:5)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.4' (top.cpp:161:4)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.V' (top.cpp:73:3)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf[0].val[5]' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489:43)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf[0].val[3]' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493:62)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf[0].val[5]' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472:43)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf[0].val[5]' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489:43)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf[0].val[3]' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493:62)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf[0].val[5]' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472:43)
Command         transform done; 9.262 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:01:53 . Memory (MB): peak = 604.262 ; gain = 526.801
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 33.097 sec.
Command     elaborate done; 105.741 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top' ...
Execute       ap_set_top_model top 
WARNING: [SYN 201-103] Legalizing function name 'Block__proc377' to 'Block_proc377'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
Execute       get_model_list top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model top 
Execute       preproc_iomode -model Mat2AXIvideo 
Execute       preproc_iomode -model Add_Rectangle 
Execute       preproc_iomode -model CvtColor.1 
Execute       preproc_iomode -model Resize 
Execute       preproc_iomode -model Loop_CACHE_LEN_proc2 
Execute       preproc_iomode -model Duplicate 
Execute       preproc_iomode -model Dilate 
Execute       preproc_iomode -model Dilate207 
Execute       preproc_iomode -model Dilate206 
Execute       preproc_iomode -model Dilate205 
Execute       preproc_iomode -model Resize204 
Execute       preproc_iomode -model Resize_opr_linear 
Execute       preproc_iomode -model Dilate203 
Execute       preproc_iomode -model Erode 
Execute       preproc_iomode -model MedianBlur_5 
Execute       preproc_iomode -model median_5 
Execute       preproc_iomode -model In_Range 
Execute       preproc_iomode -model CvtColor 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       preproc_iomode -model Block__proc377 
Execute       get_model_list top -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top
INFO-FLOW: Configuring Module : Block__proc377 ...
Execute       set_default_model Block__proc377 
Execute       apply_spec_resource_limit Block__proc377 
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : CvtColor ...
Execute       set_default_model CvtColor 
Execute       apply_spec_resource_limit CvtColor 
INFO-FLOW: Configuring Module : In_Range ...
Execute       set_default_model In_Range 
Execute       apply_spec_resource_limit In_Range 
INFO-FLOW: Configuring Module : median_5 ...
Execute       set_default_model median_5 
Execute       apply_spec_resource_limit median_5 
INFO-FLOW: Configuring Module : MedianBlur_5 ...
Execute       set_default_model MedianBlur_5 
Execute       apply_spec_resource_limit MedianBlur_5 
INFO-FLOW: Configuring Module : Erode ...
Execute       set_default_model Erode 
Execute       apply_spec_resource_limit Erode 
INFO-FLOW: Configuring Module : Dilate203 ...
Execute       set_default_model Dilate203 
Execute       apply_spec_resource_limit Dilate203 
INFO-FLOW: Configuring Module : Resize_opr_linear ...
Execute       set_default_model Resize_opr_linear 
Execute       apply_spec_resource_limit Resize_opr_linear 
INFO-FLOW: Configuring Module : Resize204 ...
Execute       set_default_model Resize204 
Execute       apply_spec_resource_limit Resize204 
INFO-FLOW: Configuring Module : Dilate205 ...
Execute       set_default_model Dilate205 
Execute       apply_spec_resource_limit Dilate205 
INFO-FLOW: Configuring Module : Dilate206 ...
Execute       set_default_model Dilate206 
Execute       apply_spec_resource_limit Dilate206 
INFO-FLOW: Configuring Module : Dilate207 ...
Execute       set_default_model Dilate207 
Execute       apply_spec_resource_limit Dilate207 
INFO-FLOW: Configuring Module : Dilate ...
Execute       set_default_model Dilate 
Execute       apply_spec_resource_limit Dilate 
INFO-FLOW: Configuring Module : Duplicate ...
Execute       set_default_model Duplicate 
Execute       apply_spec_resource_limit Duplicate 
INFO-FLOW: Configuring Module : Loop_CACHE_LEN_proc2 ...
Execute       set_default_model Loop_CACHE_LEN_proc2 
Execute       apply_spec_resource_limit Loop_CACHE_LEN_proc2 
INFO-FLOW: Configuring Module : Resize ...
Execute       set_default_model Resize 
Execute       apply_spec_resource_limit Resize 
INFO-FLOW: Configuring Module : CvtColor.1 ...
Execute       set_default_model CvtColor.1 
Execute       apply_spec_resource_limit CvtColor.1 
INFO-FLOW: Configuring Module : Add_Rectangle ...
Execute       set_default_model Add_Rectangle 
Execute       apply_spec_resource_limit Add_Rectangle 
INFO-FLOW: Configuring Module : Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       apply_spec_resource_limit Mat2AXIvideo 
INFO-FLOW: Configuring Module : top ...
Execute       set_default_model top 
Execute       apply_spec_resource_limit top 
INFO-FLOW: Model list for preprocess: Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top
INFO-FLOW: Preprocessing Module: Block__proc377 ...
Execute       set_default_model Block__proc377 
Execute       cdfg_preprocess -model Block__proc377 
Execute       rtl_gen_preprocess Block__proc377 
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: CvtColor ...
Execute       set_default_model CvtColor 
Execute       cdfg_preprocess -model CvtColor 
Execute       rtl_gen_preprocess CvtColor 
INFO-FLOW: Preprocessing Module: In_Range ...
Execute       set_default_model In_Range 
Execute       cdfg_preprocess -model In_Range 
Execute       rtl_gen_preprocess In_Range 
INFO-FLOW: Preprocessing Module: median_5 ...
Execute       set_default_model median_5 
Execute       cdfg_preprocess -model median_5 
Execute       rtl_gen_preprocess median_5 
INFO-FLOW: Preprocessing Module: MedianBlur_5 ...
Execute       set_default_model MedianBlur_5 
Execute       cdfg_preprocess -model MedianBlur_5 
Execute       rtl_gen_preprocess MedianBlur_5 
INFO-FLOW: Preprocessing Module: Erode ...
Execute       set_default_model Erode 
Execute       cdfg_preprocess -model Erode 
Execute       rtl_gen_preprocess Erode 
INFO-FLOW: Preprocessing Module: Dilate203 ...
Execute       set_default_model Dilate203 
Execute       cdfg_preprocess -model Dilate203 
Execute       rtl_gen_preprocess Dilate203 
INFO-FLOW: Preprocessing Module: Resize_opr_linear ...
Execute       set_default_model Resize_opr_linear 
Execute       cdfg_preprocess -model Resize_opr_linear 
Execute       rtl_gen_preprocess Resize_opr_linear 
INFO-FLOW: Preprocessing Module: Resize204 ...
Execute       set_default_model Resize204 
Execute       cdfg_preprocess -model Resize204 
Execute       rtl_gen_preprocess Resize204 
INFO-FLOW: Preprocessing Module: Dilate205 ...
Execute       set_default_model Dilate205 
Execute       cdfg_preprocess -model Dilate205 
Execute       rtl_gen_preprocess Dilate205 
INFO-FLOW: Preprocessing Module: Dilate206 ...
Execute       set_default_model Dilate206 
Execute       cdfg_preprocess -model Dilate206 
Execute       rtl_gen_preprocess Dilate206 
INFO-FLOW: Preprocessing Module: Dilate207 ...
Execute       set_default_model Dilate207 
Execute       cdfg_preprocess -model Dilate207 
Execute       rtl_gen_preprocess Dilate207 
INFO-FLOW: Preprocessing Module: Dilate ...
Execute       set_default_model Dilate 
Execute       cdfg_preprocess -model Dilate 
Execute       rtl_gen_preprocess Dilate 
INFO-FLOW: Preprocessing Module: Duplicate ...
Execute       set_default_model Duplicate 
Execute       cdfg_preprocess -model Duplicate 
Execute       rtl_gen_preprocess Duplicate 
INFO-FLOW: Preprocessing Module: Loop_CACHE_LEN_proc2 ...
Execute       set_default_model Loop_CACHE_LEN_proc2 
Execute       cdfg_preprocess -model Loop_CACHE_LEN_proc2 
Execute       rtl_gen_preprocess Loop_CACHE_LEN_proc2 
INFO-FLOW: Preprocessing Module: Resize ...
Execute       set_default_model Resize 
Execute       cdfg_preprocess -model Resize 
Execute       rtl_gen_preprocess Resize 
INFO-FLOW: Preprocessing Module: CvtColor.1 ...
Execute       set_default_model CvtColor.1 
Execute       cdfg_preprocess -model CvtColor.1 
Execute       rtl_gen_preprocess CvtColor.1 
INFO-FLOW: Preprocessing Module: Add_Rectangle ...
Execute       set_default_model Add_Rectangle 
Execute       cdfg_preprocess -model Add_Rectangle 
Execute       rtl_gen_preprocess Add_Rectangle 
INFO-FLOW: Preprocessing Module: Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       cdfg_preprocess -model Mat2AXIvideo 
Execute       rtl_gen_preprocess Mat2AXIvideo 
INFO-FLOW: Preprocessing Module: top ...
Execute       set_default_model top 
Execute       cdfg_preprocess -model top 
Execute       rtl_gen_preprocess top 
INFO-FLOW: Model list for synthesis: Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc377' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block__proc377 
Execute       schedule -model Block__proc377 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.425 sec.
INFO: [HLS 200-111]  Elapsed time: 114.617 seconds; current allocated memory: 534.191 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Block_proc377.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Block_proc377.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc377.
Execute       set_default_model Block__proc377 
Execute       bind -model Block__proc377 
BIND OPTION: model=Block__proc377
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.115 sec.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 534.527 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Block_proc377.verbose.bind.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Block_proc377.bind.adb -f 
INFO-FLOW: Finish binding Block__proc377.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.552 sec.
INFO: [HLS 200-111]  Elapsed time: 0.745 seconds; current allocated memory: 534.810 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/AXIvideo2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: model=AXIvideo2Mat
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 535.184 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/AXIvideo2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CvtColor 
Execute       schedule -model CvtColor 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 30.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.449 sec.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 535.906 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor.verbose.sched.rpt 
Command       syn_report done; 0.18 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor.sched.adb -f 
Command       db_write done; 0.103 sec.
INFO-FLOW: Finish scheduling CvtColor.
Execute       set_default_model CvtColor 
Execute       bind -model CvtColor 
BIND OPTION: model=CvtColor
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.214 sec.
INFO: [HLS 200-111]  Elapsed time: 0.645 seconds; current allocated memory: 536.665 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor.verbose.bind.rpt 
Command       syn_report done; 0.611 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor.bind.adb -f 
Command       db_write done; 0.135 sec.
INFO-FLOW: Finish binding CvtColor.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'In_Range' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model In_Range 
Execute       schedule -model In_Range 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.214 sec.
INFO: [HLS 200-111]  Elapsed time: 1.104 seconds; current allocated memory: 536.921 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/In_Range.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/In_Range.sched.adb -f 
INFO-FLOW: Finish scheduling In_Range.
Execute       set_default_model In_Range 
Execute       bind -model In_Range 
BIND OPTION: model=In_Range
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.103 sec.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 537.147 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/In_Range.verbose.bind.rpt 
Command       syn_report done; 0.218 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/In_Range.bind.adb -f 
Command       db_write done; 1.482 sec.
INFO-FLOW: Finish binding In_Range.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'median_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model median_5 
Execute       schedule -model median_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'median_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.915 sec.
INFO: [HLS 200-111]  Elapsed time: 3.938 seconds; current allocated memory: 538.654 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/median_5.verbose.sched.rpt 
Command       syn_report done; 0.651 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/median_5.sched.adb -f 
Command       db_write done; 0.462 sec.
INFO-FLOW: Finish scheduling median_5.
Execute       set_default_model median_5 
Execute       bind -model median_5 
BIND OPTION: model=median_5
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.394 sec.
INFO: [HLS 200-111]  Elapsed time: 1.644 seconds; current allocated memory: 541.216 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/median_5.verbose.bind.rpt 
Command       syn_report done; 0.756 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/median_5.bind.adb -f 
Command       db_write done; 0.319 sec.
INFO-FLOW: Finish binding median_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MedianBlur_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MedianBlur_5 
Execute       schedule -model MedianBlur_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1_L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.269 sec.
INFO: [HLS 200-111]  Elapsed time: 1.504 seconds; current allocated memory: 542.440 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/MedianBlur_5.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/MedianBlur_5.sched.adb -f 
INFO-FLOW: Finish scheduling MedianBlur_5.
Execute       set_default_model MedianBlur_5 
Execute       bind -model MedianBlur_5 
BIND OPTION: model=MedianBlur_5
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.329 sec.
INFO: [HLS 200-111]  Elapsed time: 0.578 seconds; current allocated memory: 542.991 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/MedianBlur_5.verbose.bind.rpt 
Command       syn_report done; 0.604 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/MedianBlur_5.bind.adb -f 
INFO-FLOW: Finish binding MedianBlur_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Erode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Erode 
Execute       schedule -model Erode 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.343 sec.
INFO: [HLS 200-111]  Elapsed time: 1.178 seconds; current allocated memory: 544.236 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Erode.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Erode.sched.adb -f 
INFO-FLOW: Finish scheduling Erode.
Execute       set_default_model Erode 
Execute       bind -model Erode 
BIND OPTION: model=Erode
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.137 sec.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 544.689 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Erode.verbose.bind.rpt 
Command       syn_report done; 0.746 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Erode.bind.adb -f 
INFO-FLOW: Finish binding Erode.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dilate203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Dilate203 
Execute       schedule -model Dilate203 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.307 sec.
INFO: [HLS 200-111]  Elapsed time: 1.274 seconds; current allocated memory: 545.369 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate203.verbose.sched.rpt 
Command       syn_report done; 0.466 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate203.sched.adb -f 
Command       db_write done; 0.223 sec.
INFO-FLOW: Finish scheduling Dilate203.
Execute       set_default_model Dilate203 
Execute       bind -model Dilate203 
BIND OPTION: model=Dilate203
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.114 sec.
INFO: [HLS 200-111]  Elapsed time: 0.899 seconds; current allocated memory: 546.006 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate203.verbose.bind.rpt 
Command       syn_report done; 0.169 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate203.bind.adb -f 
Command       db_write done; 0.138 sec.
INFO-FLOW: Finish binding Dilate203.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Resize_opr_linear 
Execute       schedule -model Resize_opr_linear 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.423 sec.
INFO: [HLS 200-111]  Elapsed time: 0.882 seconds; current allocated memory: 547.166 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize_opr_linear.verbose.sched.rpt 
Command       syn_report done; 0.409 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize_opr_linear.sched.adb -f 
Command       db_write done; 0.215 sec.
INFO-FLOW: Finish scheduling Resize_opr_linear.
Execute       set_default_model Resize_opr_linear 
Execute       bind -model Resize_opr_linear 
BIND OPTION: model=Resize_opr_linear
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.956 seconds; current allocated memory: 548.696 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize_opr_linear.verbose.bind.rpt 
Command       syn_report done; 0.614 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize_opr_linear.bind.adb -f 
Command       db_write done; 0.223 sec.
INFO-FLOW: Finish binding Resize_opr_linear.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize204' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Resize204 
Execute       schedule -model Resize204 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.296 sec.
INFO: [HLS 200-111]  Elapsed time: 1.315 seconds; current allocated memory: 548.955 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize204.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize204.sched.adb -f 
INFO-FLOW: Finish scheduling Resize204.
Execute       set_default_model Resize204 
Execute       bind -model Resize204 
BIND OPTION: model=Resize204
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.162 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 549.132 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize204.verbose.bind.rpt 
Command       syn_report done; 0.756 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize204.bind.adb -f 
Command       db_write done; 0.137 sec.
INFO-FLOW: Finish binding Resize204.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dilate205' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Dilate205 
Execute       schedule -model Dilate205 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 1.347 seconds; current allocated memory: 549.830 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate205.verbose.sched.rpt 
Command       syn_report done; 1.334 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate205.sched.adb -f 
Command       db_write done; 0.195 sec.
INFO-FLOW: Finish scheduling Dilate205.
Execute       set_default_model Dilate205 
Execute       bind -model Dilate205 
BIND OPTION: model=Dilate205
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.112 sec.
INFO: [HLS 200-111]  Elapsed time: 1.738 seconds; current allocated memory: 550.469 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate205.verbose.bind.rpt 
Command       syn_report done; 0.183 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate205.bind.adb -f 
Command       db_write done; 0.17 sec.
INFO-FLOW: Finish binding Dilate205.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dilate206' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Dilate206 
Execute       schedule -model Dilate206 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.328 sec.
INFO: [HLS 200-111]  Elapsed time: 0.842 seconds; current allocated memory: 551.152 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate206.verbose.sched.rpt 
Command       syn_report done; 0.116 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate206.sched.adb -f 
Command       db_write done; 0.112 sec.
INFO-FLOW: Finish scheduling Dilate206.
Execute       set_default_model Dilate206 
Execute       bind -model Dilate206 
BIND OPTION: model=Dilate206
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 551.791 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate206.verbose.bind.rpt 
Command       syn_report done; 0.171 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate206.bind.adb -f 
Command       db_write done; 0.131 sec.
INFO-FLOW: Finish binding Dilate206.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dilate207' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Dilate207 
Execute       schedule -model Dilate207 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.355 sec.
INFO: [HLS 200-111]  Elapsed time: 0.819 seconds; current allocated memory: 552.475 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate207.verbose.sched.rpt 
Command       syn_report done; 1.076 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate207.sched.adb -f 
Command       db_write done; 0.211 sec.
INFO-FLOW: Finish scheduling Dilate207.
Execute       set_default_model Dilate207 
Execute       bind -model Dilate207 
BIND OPTION: model=Dilate207
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.117 sec.
INFO: [HLS 200-111]  Elapsed time: 1.502 seconds; current allocated memory: 553.113 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate207.verbose.bind.rpt 
Command       syn_report done; 0.448 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate207.bind.adb -f 
Command       db_write done; 0.271 sec.
INFO-FLOW: Finish binding Dilate207.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dilate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Dilate 
Execute       schedule -model Dilate 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.332 sec.
INFO: [HLS 200-111]  Elapsed time: 1.208 seconds; current allocated memory: 553.760 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate.verbose.sched.rpt 
Command       syn_report done; 0.129 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate.sched.adb -f 
Command       db_write done; 0.112 sec.
INFO-FLOW: Finish scheduling Dilate.
Execute       set_default_model Dilate 
Execute       bind -model Dilate 
BIND OPTION: model=Dilate
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.138 sec.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 554.399 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate.verbose.bind.rpt 
Command       syn_report done; 0.157 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate.bind.adb -f 
Command       db_write done; 0.118 sec.
INFO-FLOW: Finish binding Dilate.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Duplicate 
Execute       schedule -model Duplicate 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.195 sec.
INFO: [HLS 200-111]  Elapsed time: 0.645 seconds; current allocated memory: 554.609 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Duplicate.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Duplicate.sched.adb -f 
INFO-FLOW: Finish scheduling Duplicate.
Execute       set_default_model Duplicate 
Execute       bind -model Duplicate 
BIND OPTION: model=Duplicate
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.121 sec.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 554.743 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Duplicate.verbose.bind.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Duplicate.bind.adb -f 
INFO-FLOW: Finish binding Duplicate.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_CACHE_LEN_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_CACHE_LEN_proc2 
Execute       schedule -model Loop_CACHE_LEN_proc2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CACHE_BIT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.136 sec.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 554.827 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Loop_CACHE_LEN_proc2.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Loop_CACHE_LEN_proc2.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_CACHE_LEN_proc2.
Execute       set_default_model Loop_CACHE_LEN_proc2 
Execute       bind -model Loop_CACHE_LEN_proc2 
BIND OPTION: model=Loop_CACHE_LEN_proc2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 554.977 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Loop_CACHE_LEN_proc2.verbose.bind.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Loop_CACHE_LEN_proc2.bind.adb -f 
INFO-FLOW: Finish binding Loop_CACHE_LEN_proc2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Resize 
Execute       schedule -model Resize 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.256 sec.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 555.031 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize.sched.adb -f 
INFO-FLOW: Finish scheduling Resize.
Execute       set_default_model Resize 
Execute       bind -model Resize 
BIND OPTION: model=Resize
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.152 sec.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 555.207 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize.verbose.bind.rpt 
Command       syn_report done; 0.854 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize.bind.adb -f 
Command       db_write done; 0.135 sec.
INFO-FLOW: Finish binding Resize.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CvtColor.1 
Execute       schedule -model CvtColor.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.291 sec.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 555.444 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor_1.verbose.sched.rpt 
Command       syn_report done; 0.379 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor_1.sched.adb -f 
INFO-FLOW: Finish scheduling CvtColor.1.
Execute       set_default_model CvtColor.1 
Execute       bind -model CvtColor.1 
BIND OPTION: model=CvtColor.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.107 sec.
INFO: [HLS 200-111]  Elapsed time: 0.689 seconds; current allocated memory: 555.618 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor_1.verbose.bind.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor_1.bind.adb -f 
INFO-FLOW: Finish binding CvtColor.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Add_Rectangle 
Execute       schedule -model Add_Rectangle 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.47 sec.
INFO: [HLS 200-111]  Elapsed time: 0.703 seconds; current allocated memory: 555.859 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Add_Rectangle.verbose.sched.rpt 
Command       syn_report done; 0.525 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Add_Rectangle.sched.adb -f 
INFO-FLOW: Finish scheduling Add_Rectangle.
Execute       set_default_model Add_Rectangle 
Execute       bind -model Add_Rectangle 
BIND OPTION: model=Add_Rectangle
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.106 sec.
INFO: [HLS 200-111]  Elapsed time: 0.829 seconds; current allocated memory: 556.222 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Add_Rectangle.verbose.bind.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Add_Rectangle.bind.adb -f 
INFO-FLOW: Finish binding Add_Rectangle.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AXIvideo 
Execute       schedule -model Mat2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 556.384 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Mat2AXIvideo.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Mat2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AXIvideo.
Execute       set_default_model Mat2AXIvideo 
Execute       bind -model Mat2AXIvideo 
BIND OPTION: model=Mat2AXIvideo
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 556.567 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Mat2AXIvideo.verbose.bind.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Mat2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding Mat2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top 
Execute       schedule -model top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 556.933 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.sched.adb -f 
INFO-FLOW: Finish scheduling top.
Execute       set_default_model top 
Execute       bind -model top 
BIND OPTION: model=top
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 4.33 sec.
INFO: [HLS 200-111]  Elapsed time: 4.599 seconds; current allocated memory: 563.040 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.verbose.bind.rpt 
Command       syn_report done; 1.415 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.bind.adb -f 
Command       db_write done; 0.133 sec.
INFO-FLOW: Finish binding top.
Execute       get_model_list top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block__proc377 
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess CvtColor 
Execute       rtl_gen_preprocess In_Range 
Execute       rtl_gen_preprocess median_5 
Execute       rtl_gen_preprocess MedianBlur_5 
Execute       rtl_gen_preprocess Erode 
Execute       rtl_gen_preprocess Dilate203 
Execute       rtl_gen_preprocess Resize_opr_linear 
Execute       rtl_gen_preprocess Resize204 
Execute       rtl_gen_preprocess Dilate205 
Execute       rtl_gen_preprocess Dilate206 
Execute       rtl_gen_preprocess Dilate207 
Execute       rtl_gen_preprocess Dilate 
Execute       rtl_gen_preprocess Duplicate 
Execute       rtl_gen_preprocess Loop_CACHE_LEN_proc2 
Execute       rtl_gen_preprocess Resize 
Execute       rtl_gen_preprocess CvtColor.1 
Execute       rtl_gen_preprocess Add_Rectangle 
Execute       rtl_gen_preprocess Mat2AXIvideo 
Execute       rtl_gen_preprocess top 
INFO-FLOW: Model list for RTL generation: Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc377' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block__proc377 -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Block_proc377.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc377'.
INFO: [HLS 200-111]  Elapsed time: 1.779 seconds; current allocated memory: 565.052 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block__proc377 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/systemc/Block_proc377 -synmodules Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top 
Command       gen_rtl done; 0.206 sec.
Execute       gen_rtl Block__proc377 -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/vhdl/Block_proc377 
Execute       gen_rtl Block__proc377 -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/verilog/Block_proc377 
Execute       syn_report -csynth -model Block__proc377 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Block_proc377_csynth.rpt 
Execute       syn_report -rtlxml -model Block__proc377 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Block_proc377_csynth.xml 
Execute       syn_report -verbosereport -model Block__proc377 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Block_proc377.verbose.rpt 
Execute       db_write -model Block__proc377 -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Block_proc377.adb 
Execute       gen_tb_info Block__proc377 -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Block_proc377 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
Command       create_rtl_model done; 0.309 sec.
INFO: [HLS 200-111]  Elapsed time: 1.279 seconds; current allocated memory: 565.877 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/systemc/AXIvideo2Mat -synmodules Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/verilog/AXIvideo2Mat 
Execute       syn_report -csynth -model AXIvideo2Mat -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/AXIvideo2Mat_csynth.rpt 
Execute       syn_report -rtlxml -model AXIvideo2Mat -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/AXIvideo2Mat_csynth.xml 
Execute       syn_report -verbosereport -model AXIvideo2Mat -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/AXIvideo2Mat.verbose.rpt 
Execute       db_write -model AXIvideo2Mat -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/AXIvideo2Mat.adb 
Execute       gen_tb_info AXIvideo2Mat -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/AXIvideo2Mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CvtColor -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'top_udiv_20s_8ns_20_24_1' to 'top_udiv_20s_8ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_20ns_8ns_28_1_1' to 'top_mul_mul_20ns_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_20ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_udiv_20s_8ns_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
Command       create_rtl_model done; 0.318 sec.
INFO: [HLS 200-111]  Elapsed time: 1.003 seconds; current allocated memory: 567.910 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl CvtColor -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/systemc/CvtColor -synmodules Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top 
Execute       gen_rtl CvtColor -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/vhdl/CvtColor 
Execute       gen_rtl CvtColor -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/verilog/CvtColor 
Command       gen_rtl done; 0.151 sec.
Execute       syn_report -csynth -model CvtColor -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/CvtColor_csynth.rpt 
Execute       syn_report -rtlxml -model CvtColor -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/CvtColor_csynth.xml 
Execute       syn_report -verbosereport -model CvtColor -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor.verbose.rpt 
Command       syn_report done; 0.223 sec.
Execute       db_write -model CvtColor -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor.adb 
Command       db_write done; 0.193 sec.
Execute       gen_tb_info CvtColor -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'In_Range' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model In_Range -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/In_Range.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'In_Range'.
INFO: [HLS 200-111]  Elapsed time: 1.105 seconds; current allocated memory: 568.649 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl In_Range -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/systemc/In_Range -synmodules Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top 
Execute       gen_rtl In_Range -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/vhdl/In_Range 
Execute       gen_rtl In_Range -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/verilog/In_Range 
Execute       syn_report -csynth -model In_Range -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/In_Range_csynth.rpt 
Execute       syn_report -rtlxml -model In_Range -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/In_Range_csynth.xml 
Execute       syn_report -verbosereport -model In_Range -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/In_Range.verbose.rpt 
Execute       db_write -model In_Range -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/In_Range.adb 
Execute       gen_tb_info In_Range -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/In_Range 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'median_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model median_5 -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/median_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'median_5'.
Command       create_rtl_model done; 0.194 sec.
INFO: [HLS 200-111]  Elapsed time: 0.634 seconds; current allocated memory: 573.606 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl median_5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/systemc/median_5 -synmodules Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top 
Execute       gen_rtl median_5 -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/vhdl/median_5 
Execute       gen_rtl median_5 -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/verilog/median_5 
Command       gen_rtl done; 0.218 sec.
Execute       syn_report -csynth -model median_5 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/median_5_csynth.rpt 
Command       syn_report done; 0.355 sec.
Execute       syn_report -rtlxml -model median_5 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/median_5_csynth.xml 
Command       syn_report done; 0.158 sec.
Execute       syn_report -verbosereport -model median_5 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/median_5.verbose.rpt 
Command       syn_report done; 0.869 sec.
Execute       db_write -model median_5 -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/median_5.adb 
Command       db_write done; 1.555 sec.
Execute       gen_tb_info median_5 -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/median_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MedianBlur_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MedianBlur_5 -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/MedianBlur_5.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'MedianBlur_5_line_buffer_1' to 'MedianBlur_5_linedEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MedianBlur_5_line_buffer_2' to 'MedianBlur_5_lineeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MedianBlur_5_line_buffer_3' to 'MedianBlur_5_linefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MedianBlur_5_line_buffer_4' to 'MedianBlur_5_lineg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'MedianBlur_5'.
Command       create_rtl_model done; 0.294 sec.
INFO: [HLS 200-111]  Elapsed time: 4.446 seconds; current allocated memory: 577.793 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl MedianBlur_5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/systemc/MedianBlur_5 -synmodules Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top 
Execute       gen_rtl MedianBlur_5 -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/vhdl/MedianBlur_5 
Execute       gen_rtl MedianBlur_5 -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/verilog/MedianBlur_5 
Execute       syn_report -csynth -model MedianBlur_5 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/MedianBlur_5_csynth.rpt 
Execute       syn_report -rtlxml -model MedianBlur_5 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/MedianBlur_5_csynth.xml 
Execute       syn_report -verbosereport -model MedianBlur_5 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/MedianBlur_5.verbose.rpt 
Command       syn_report done; 0.595 sec.
Execute       db_write -model MedianBlur_5 -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/MedianBlur_5.adb 
Command       db_write done; 0.211 sec.
Execute       gen_tb_info MedianBlur_5 -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/MedianBlur_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Erode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Erode -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Erode.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'top_mux_32_8_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Erode'.
Command       create_rtl_model done; 0.116 sec.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 579.599 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Erode -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/systemc/Erode -synmodules Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top 
Execute       gen_rtl Erode -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/vhdl/Erode 
Execute       gen_rtl Erode -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/verilog/Erode 
Execute       syn_report -csynth -model Erode -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Erode_csynth.rpt 
Execute       syn_report -rtlxml -model Erode -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Erode_csynth.xml 
Execute       syn_report -verbosereport -model Erode -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Erode.verbose.rpt 
Command       syn_report done; 0.203 sec.
Execute       db_write -model Erode -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Erode.adb 
Command       db_write done; 0.26 sec.
Execute       gen_tb_info Erode -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Erode 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dilate203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Dilate203 -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate203.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Dilate203_k_buf_0_val_3' to 'Dilate203_k_buf_0hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Dilate203_k_buf_0_val_4' to 'Dilate203_k_buf_0ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Dilate203_k_buf_0_val_5' to 'Dilate203_k_buf_0jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mux_32_8_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dilate203'.
Command       create_rtl_model done; 0.268 sec.
INFO: [HLS 200-111]  Elapsed time: 1.709 seconds; current allocated memory: 581.100 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Dilate203 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/systemc/Dilate203 -synmodules Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top 
Execute       gen_rtl Dilate203 -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/vhdl/Dilate203 
Execute       gen_rtl Dilate203 -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/verilog/Dilate203 
Execute       syn_report -csynth -model Dilate203 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Dilate203_csynth.rpt 
Command       syn_report done; 0.109 sec.
Execute       syn_report -rtlxml -model Dilate203 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Dilate203_csynth.xml 
Execute       syn_report -verbosereport -model Dilate203 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate203.verbose.rpt 
Command       syn_report done; 0.275 sec.
Execute       db_write -model Dilate203 -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate203.adb 
Command       db_write done; 0.342 sec.
Execute       gen_tb_info Dilate203 -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate203 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Resize_opr_linear -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize_opr_linear.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_0' to 'Resize_opr_linearkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_0' to 'Resize_opr_linearlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_sdiv_44ns_28s_44_48_seq_1' to 'top_sdiv_44ns_28smb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_sdiv_43ns_27s_43_47_seq_1' to 'top_sdiv_43ns_27sncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_udiv_27ns_32s_12_31_1' to 'top_udiv_27ns_32socq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_udiv_26ns_32s_11_30_1' to 'top_udiv_26ns_32spcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_8ns_20s_28_1_1' to 'top_mul_mul_8ns_2qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_8ns_2qcK': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_sdiv_43ns_27sncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_sdiv_44ns_28smb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_udiv_26ns_32spcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_udiv_27ns_32socq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize_opr_linear'.
Command       create_rtl_model done; 0.612 sec.
INFO: [HLS 200-111]  Elapsed time: 1.92 seconds; current allocated memory: 584.559 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Resize_opr_linear -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/systemc/Resize_opr_linear -synmodules Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top 
Execute       gen_rtl Resize_opr_linear -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/vhdl/Resize_opr_linear 
Execute       gen_rtl Resize_opr_linear -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/verilog/Resize_opr_linear 
Execute       syn_report -csynth -model Resize_opr_linear -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Resize_opr_linear_csynth.rpt 
Command       syn_report done; 0.194 sec.
Execute       syn_report -rtlxml -model Resize_opr_linear -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Resize_opr_linear_csynth.xml 
Execute       syn_report -verbosereport -model Resize_opr_linear -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize_opr_linear.verbose.rpt 
Command       syn_report done; 0.708 sec.
Execute       db_write -model Resize_opr_linear -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize_opr_linear.adb 
Command       db_write done; 0.645 sec.
Execute       gen_tb_info Resize_opr_linear -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize_opr_linear 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize204' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Resize204 -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize204.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize204'.
INFO: [HLS 200-111]  Elapsed time: 2.44 seconds; current allocated memory: 585.479 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Resize204 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/systemc/Resize204 -synmodules Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top 
Execute       gen_rtl Resize204 -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/vhdl/Resize204 
Execute       gen_rtl Resize204 -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/verilog/Resize204 
Execute       syn_report -csynth -model Resize204 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Resize204_csynth.rpt 
Execute       syn_report -rtlxml -model Resize204 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Resize204_csynth.xml 
Execute       syn_report -verbosereport -model Resize204 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize204.verbose.rpt 
Command       syn_report done; 0.148 sec.
Execute       db_write -model Resize204 -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize204.adb 
Command       db_write done; 0.157 sec.
Execute       gen_tb_info Resize204 -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize204 
Command       gen_tb_info done; 0.478 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dilate205' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Dilate205 -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate205.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Dilate205_k_buf_0_val_3' to 'Dilate205_k_buf_0rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Dilate205_k_buf_0_val_4' to 'Dilate205_k_buf_0sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Dilate205_k_buf_0_val_5' to 'Dilate205_k_buf_0tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mux_32_8_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dilate205'.
Command       create_rtl_model done; 0.162 sec.
INFO: [HLS 200-111]  Elapsed time: 1.235 seconds; current allocated memory: 586.899 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Dilate205 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/systemc/Dilate205 -synmodules Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top 
Execute       gen_rtl Dilate205 -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/vhdl/Dilate205 
Execute       gen_rtl Dilate205 -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/verilog/Dilate205 
Execute       syn_report -csynth -model Dilate205 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Dilate205_csynth.rpt 
Execute       syn_report -rtlxml -model Dilate205 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Dilate205_csynth.xml 
Execute       syn_report -verbosereport -model Dilate205 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate205.verbose.rpt 
Command       syn_report done; 0.24 sec.
Execute       db_write -model Dilate205 -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate205.adb 
Command       db_write done; 0.515 sec.
Execute       gen_tb_info Dilate205 -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate205 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dilate206' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Dilate206 -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate206.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Dilate206_k_buf_0_val_3' to 'Dilate206_k_buf_0udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Dilate206_k_buf_0_val_4' to 'Dilate206_k_buf_0vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Dilate206_k_buf_0_val_5' to 'Dilate206_k_buf_0wdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mux_32_8_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dilate206'.
Command       create_rtl_model done; 0.186 sec.
INFO: [HLS 200-111]  Elapsed time: 1.567 seconds; current allocated memory: 588.532 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Dilate206 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/systemc/Dilate206 -synmodules Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top 
Execute       gen_rtl Dilate206 -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/vhdl/Dilate206 
Execute       gen_rtl Dilate206 -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/verilog/Dilate206 
Execute       syn_report -csynth -model Dilate206 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Dilate206_csynth.rpt 
Execute       syn_report -rtlxml -model Dilate206 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Dilate206_csynth.xml 
Execute       syn_report -verbosereport -model Dilate206 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate206.verbose.rpt 
Command       syn_report done; 0.648 sec.
Execute       db_write -model Dilate206 -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate206.adb 
Command       db_write done; 0.581 sec.
Execute       gen_tb_info Dilate206 -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate206 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dilate207' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Dilate207 -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate207.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Dilate207_k_buf_0_val_3' to 'Dilate207_k_buf_0xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Dilate207_k_buf_0_val_4' to 'Dilate207_k_buf_0yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Dilate207_k_buf_0_val_5' to 'Dilate207_k_buf_0zec' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mux_32_8_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dilate207'.
Command       create_rtl_model done; 0.224 sec.
INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 590.153 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Dilate207 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/systemc/Dilate207 -synmodules Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top 
Execute       gen_rtl Dilate207 -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/vhdl/Dilate207 
Execute       gen_rtl Dilate207 -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/verilog/Dilate207 
Execute       syn_report -csynth -model Dilate207 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Dilate207_csynth.rpt 
Command       syn_report done; 0.112 sec.
Execute       syn_report -rtlxml -model Dilate207 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Dilate207_csynth.xml 
Execute       syn_report -verbosereport -model Dilate207 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate207.verbose.rpt 
Command       syn_report done; 0.246 sec.
Execute       db_write -model Dilate207 -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate207.adb 
Command       db_write done; 0.414 sec.
Execute       gen_tb_info Dilate207 -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate207 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dilate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Dilate -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Dilate_k_buf_0_val_3' to 'Dilate_k_buf_0_vaAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Dilate_k_buf_0_val_4' to 'Dilate_k_buf_0_vaBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Dilate_k_buf_0_val_5' to 'Dilate_k_buf_0_vaCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mux_32_8_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dilate'.
Command       create_rtl_model done; 0.225 sec.
INFO: [HLS 200-111]  Elapsed time: 1.638 seconds; current allocated memory: 591.823 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Dilate -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/systemc/Dilate -synmodules Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top 
Execute       gen_rtl Dilate -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/vhdl/Dilate 
Execute       gen_rtl Dilate -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/verilog/Dilate 
Execute       syn_report -csynth -model Dilate -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Dilate_csynth.rpt 
Command       syn_report done; 0.116 sec.
Execute       syn_report -rtlxml -model Dilate -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Dilate_csynth.xml 
Execute       syn_report -verbosereport -model Dilate -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate.verbose.rpt 
Command       syn_report done; 0.542 sec.
Execute       db_write -model Dilate -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate.adb 
Command       db_write done; 0.636 sec.
Execute       gen_tb_info Dilate -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Duplicate -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Duplicate.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Duplicate'.
INFO: [HLS 200-111]  Elapsed time: 1.991 seconds; current allocated memory: 592.474 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Duplicate -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/systemc/Duplicate -synmodules Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top 
Execute       gen_rtl Duplicate -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/vhdl/Duplicate 
Execute       gen_rtl Duplicate -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/verilog/Duplicate 
Execute       syn_report -csynth -model Duplicate -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Duplicate_csynth.rpt 
Execute       syn_report -rtlxml -model Duplicate -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Duplicate_csynth.xml 
Execute       syn_report -verbosereport -model Duplicate -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Duplicate.verbose.rpt 
Execute       db_write -model Duplicate -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Duplicate.adb 
Command       db_write done; 0.359 sec.
Execute       gen_tb_info Duplicate -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Duplicate 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_CACHE_LEN_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_CACHE_LEN_proc2 -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Loop_CACHE_LEN_proc2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_CACHE_LEN_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.953 seconds; current allocated memory: 592.876 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_CACHE_LEN_proc2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/systemc/Loop_CACHE_LEN_proc2 -synmodules Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top 
Execute       gen_rtl Loop_CACHE_LEN_proc2 -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/vhdl/Loop_CACHE_LEN_proc2 
Execute       gen_rtl Loop_CACHE_LEN_proc2 -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/verilog/Loop_CACHE_LEN_proc2 
Execute       syn_report -csynth -model Loop_CACHE_LEN_proc2 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Loop_CACHE_LEN_proc2_csynth.rpt 
Execute       syn_report -rtlxml -model Loop_CACHE_LEN_proc2 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Loop_CACHE_LEN_proc2_csynth.xml 
Execute       syn_report -verbosereport -model Loop_CACHE_LEN_proc2 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Loop_CACHE_LEN_proc2.verbose.rpt 
Execute       db_write -model Loop_CACHE_LEN_proc2 -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Loop_CACHE_LEN_proc2.adb 
Command       db_write done; 0.312 sec.
Execute       gen_tb_info Loop_CACHE_LEN_proc2 -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Loop_CACHE_LEN_proc2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Resize -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize'.
INFO: [HLS 200-111]  Elapsed time: 0.921 seconds; current allocated memory: 593.153 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Resize -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/systemc/Resize -synmodules Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top 
Execute       gen_rtl Resize -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/vhdl/Resize 
Execute       gen_rtl Resize -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/verilog/Resize 
Execute       syn_report -csynth -model Resize -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Resize_csynth.rpt 
Execute       syn_report -rtlxml -model Resize -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Resize_csynth.xml 
Execute       syn_report -verbosereport -model Resize -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize.verbose.rpt 
Command       syn_report done; 0.218 sec.
Execute       db_write -model Resize -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize.adb 
Command       db_write done; 0.659 sec.
Execute       gen_tb_info Resize -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CvtColor.1 -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 1.355 seconds; current allocated memory: 593.580 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl CvtColor.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/systemc/CvtColor_1 -synmodules Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top 
Execute       gen_rtl CvtColor.1 -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/vhdl/CvtColor_1 
Execute       gen_rtl CvtColor.1 -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/verilog/CvtColor_1 
Execute       syn_report -csynth -model CvtColor.1 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/CvtColor_1_csynth.rpt 
Execute       syn_report -rtlxml -model CvtColor.1 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/CvtColor_1_csynth.xml 
Execute       syn_report -verbosereport -model CvtColor.1 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor_1.verbose.rpt 
Execute       db_write -model CvtColor.1 -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor_1.adb 
Command       db_write done; 0.292 sec.
Execute       gen_tb_info CvtColor.1 -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Add_Rectangle -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Add_Rectangle.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Rectangle'.
INFO: [HLS 200-111]  Elapsed time: 0.842 seconds; current allocated memory: 594.265 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Add_Rectangle -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/systemc/Add_Rectangle -synmodules Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top 
Execute       gen_rtl Add_Rectangle -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/vhdl/Add_Rectangle 
Execute       gen_rtl Add_Rectangle -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/verilog/Add_Rectangle 
Execute       syn_report -csynth -model Add_Rectangle -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Add_Rectangle_csynth.rpt 
Execute       syn_report -rtlxml -model Add_Rectangle -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Add_Rectangle_csynth.xml 
Execute       syn_report -verbosereport -model Add_Rectangle -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Add_Rectangle.verbose.rpt 
Command       syn_report done; 0.17 sec.
Execute       db_write -model Add_Rectangle -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Add_Rectangle.adb 
Command       db_write done; 0.401 sec.
Execute       gen_tb_info Add_Rectangle -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Add_Rectangle 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mat2AXIvideo -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 1.231 seconds; current allocated memory: 594.846 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AXIvideo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/systemc/Mat2AXIvideo -synmodules Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/vhdl/Mat2AXIvideo 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/verilog/Mat2AXIvideo 
Execute       syn_report -csynth -model Mat2AXIvideo -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Mat2AXIvideo_csynth.rpt 
Execute       syn_report -rtlxml -model Mat2AXIvideo -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/Mat2AXIvideo_csynth.xml 
Execute       syn_report -verbosereport -model Mat2AXIvideo -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Mat2AXIvideo.verbose.rpt 
Execute       db_write -model Mat2AXIvideo -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Mat2AXIvideo.adb 
Command       db_write done; 0.367 sec.
Execute       gen_tb_info Mat2AXIvideo -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Mat2AXIvideo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model top -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top/buffer_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/video_src_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/video_src_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/video_src_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/video_src_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/video_src_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/video_src_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/video_src_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/video_dst_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/video_dst_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/video_dst_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/video_dst_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/video_dst_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/video_dst_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/video_dst_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/xleft_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/xright_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/ytop_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/ydown_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'xleft_s', 'xright_s', 'ytop_s' and 'ydown_s' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Dilate203_U0' to 'start_for_Dilate2DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Resize204_U0' to 'start_for_Resize2Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Dilate206_U0' to 'start_for_Dilate2Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Dilate207_U0' to 'start_for_Dilate2Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Rectangle_U0' to 'start_for_Add_RecHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_In_Range_U0' to 'start_for_In_RangJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_MedianBlur_5_U0' to 'start_for_MedianBKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Dilate205_U0' to 'start_for_Dilate2Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Duplicate_U0' to 'start_for_DuplicaMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_CACHE_LEN_proc2_U0' to 'start_for_Loop_CANgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIPgM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
Command       create_rtl_model done; 1.525 sec.
INFO: [HLS 200-111]  Elapsed time: 2.435 seconds; current allocated memory: 598.029 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/systemc/top -synmodules Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top 
Execute       gen_rtl top -istop -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/vhdl/top 
Command       gen_rtl done; 0.263 sec.
Execute       gen_rtl top -istop -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/verilog/top 
Command       gen_rtl done; 0.169 sec.
Execute       syn_report -csynth -model top -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/top_csynth.rpt 
Command       syn_report done; 0.194 sec.
Execute       syn_report -rtlxml -model top -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/syn/report/top_csynth.xml 
Command       syn_report done; 0.154 sec.
Execute       syn_report -verbosereport -model top -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.verbose.rpt 
Command       syn_report done; 2.338 sec.
Execute       db_write -model top -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.adb 
Command       db_write done; 0.602 sec.
Execute       gen_tb_info top -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top 
Execute       export_constraint_db -f -tool general -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.constraint.tcl 
Command       export_constraint_db done; 0.119 sec.
Execute       syn_report -designview -model top -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.design.xml 
Command       syn_report done; 1.869 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model top -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model top -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.protoinst 
Command       syn_report done; 1.072 sec.
Execute       get_config_debug -directory 
Execute       sc_get_clocks top 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain top 
INFO-FLOW: Model list for RTL component generation: Block__proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor.1 Add_Rectangle Mat2AXIvideo top
INFO-FLOW: Handling components in module [Block_proc377] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Block_proc377.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [CvtColor] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor.compgen.tcl 
INFO-FLOW: Found component top_udiv_20s_8ns_bkb.
INFO-FLOW: Append model top_udiv_20s_8ns_bkb
INFO-FLOW: Found component top_mul_mul_20ns_cud.
INFO-FLOW: Append model top_mul_mul_20ns_cud
INFO-FLOW: Handling components in module [In_Range] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/In_Range.compgen.tcl 
INFO-FLOW: Handling components in module [median_5] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/median_5.compgen.tcl 
INFO-FLOW: Handling components in module [MedianBlur_5] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/MedianBlur_5.compgen.tcl 
INFO-FLOW: Found component MedianBlur_5_linedEe.
INFO-FLOW: Append model MedianBlur_5_linedEe
INFO-FLOW: Handling components in module [Erode] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Erode.compgen.tcl 
INFO-FLOW: Found component top_mux_32_8_1_1.
INFO-FLOW: Append model top_mux_32_8_1_1
INFO-FLOW: Found component Erode_k_buf_0_val_3.
INFO-FLOW: Append model Erode_k_buf_0_val_3
INFO-FLOW: Handling components in module [Dilate203] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate203.compgen.tcl 
INFO-FLOW: Found component Dilate203_k_buf_0hbi.
INFO-FLOW: Append model Dilate203_k_buf_0hbi
INFO-FLOW: Handling components in module [Resize_opr_linear] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize_opr_linear.compgen.tcl 
INFO-FLOW: Found component top_sdiv_44ns_28smb6.
INFO-FLOW: Append model top_sdiv_44ns_28smb6
INFO-FLOW: Found component top_sdiv_43ns_27sncg.
INFO-FLOW: Append model top_sdiv_43ns_27sncg
INFO-FLOW: Found component top_udiv_27ns_32socq.
INFO-FLOW: Append model top_udiv_27ns_32socq
INFO-FLOW: Found component top_udiv_26ns_32spcA.
INFO-FLOW: Append model top_udiv_26ns_32spcA
INFO-FLOW: Found component top_mul_mul_8ns_2qcK.
INFO-FLOW: Append model top_mul_mul_8ns_2qcK
INFO-FLOW: Found component Resize_opr_linearkbM.
INFO-FLOW: Append model Resize_opr_linearkbM
INFO-FLOW: Found component Resize_opr_linearlbW.
INFO-FLOW: Append model Resize_opr_linearlbW
INFO-FLOW: Handling components in module [Resize204] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize204.compgen.tcl 
INFO-FLOW: Handling components in module [Dilate205] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate205.compgen.tcl 
INFO-FLOW: Handling components in module [Dilate206] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate206.compgen.tcl 
INFO-FLOW: Handling components in module [Dilate207] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate207.compgen.tcl 
INFO-FLOW: Handling components in module [Dilate] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate.compgen.tcl 
INFO-FLOW: Handling components in module [Duplicate] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Duplicate.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_CACHE_LEN_proc2] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Loop_CACHE_LEN_proc2.compgen.tcl 
INFO-FLOW: Handling components in module [Resize] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize.compgen.tcl 
INFO-FLOW: Handling components in module [CvtColor_1] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
INFO-FLOW: Handling components in module [Add_Rectangle] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Add_Rectangle.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2AXIvideo] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [top] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.compgen.tcl 
INFO-FLOW: Found component fifo_w11_d2_A.
INFO-FLOW: Append model fifo_w11_d2_A
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w11_d7_A.
INFO-FLOW: Append model fifo_w11_d7_A
INFO-FLOW: Found component fifo_w12_d7_A.
INFO-FLOW: Append model fifo_w12_d7_A
INFO-FLOW: Found component fifo_w11_d8_A.
INFO-FLOW: Append model fifo_w11_d8_A
INFO-FLOW: Found component fifo_w12_d8_A.
INFO-FLOW: Append model fifo_w12_d8_A
INFO-FLOW: Found component fifo_w9_d8_A.
INFO-FLOW: Append model fifo_w9_d8_A
INFO-FLOW: Found component fifo_w10_d8_A.
INFO-FLOW: Append model fifo_w10_d8_A
INFO-FLOW: Found component fifo_w9_d10_A.
INFO-FLOW: Append model fifo_w9_d10_A
INFO-FLOW: Found component fifo_w10_d10_A.
INFO-FLOW: Append model fifo_w10_d10_A
INFO-FLOW: Found component fifo_w9_d11_A.
INFO-FLOW: Append model fifo_w9_d11_A
INFO-FLOW: Found component fifo_w10_d11_A.
INFO-FLOW: Append model fifo_w10_d11_A
INFO-FLOW: Found component fifo_w9_d12_A.
INFO-FLOW: Append model fifo_w9_d12_A
INFO-FLOW: Found component fifo_w10_d12_A.
INFO-FLOW: Append model fifo_w10_d12_A
INFO-FLOW: Found component fifo_w9_d14_A.
INFO-FLOW: Append model fifo_w9_d14_A
INFO-FLOW: Found component fifo_w10_d14_A.
INFO-FLOW: Append model fifo_w10_d14_A
INFO-FLOW: Found component fifo_w11_d14_A.
INFO-FLOW: Append model fifo_w11_d14_A
INFO-FLOW: Found component fifo_w12_d14_A.
INFO-FLOW: Append model fifo_w12_d14_A
INFO-FLOW: Found component fifo_w32_d16_A.
INFO-FLOW: Append model fifo_w32_d16_A
INFO-FLOW: Found component fifo_w32_d16_A.
INFO-FLOW: Append model fifo_w32_d16_A
INFO-FLOW: Found component fifo_w32_d16_A.
INFO-FLOW: Append model fifo_w32_d16_A
INFO-FLOW: Found component fifo_w32_d16_A.
INFO-FLOW: Append model fifo_w32_d16_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w11_d2_A.
INFO-FLOW: Append model fifo_w11_d2_A
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w11_d2_A.
INFO-FLOW: Append model fifo_w11_d2_A
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component start_for_Dilate2DeQ.
INFO-FLOW: Append model start_for_Dilate2DeQ
INFO-FLOW: Found component start_for_Resize2Ee0.
INFO-FLOW: Append model start_for_Resize2Ee0
INFO-FLOW: Found component start_for_Dilate2Ffa.
INFO-FLOW: Append model start_for_Dilate2Ffa
INFO-FLOW: Found component start_for_Dilate2Gfk.
INFO-FLOW: Append model start_for_Dilate2Gfk
INFO-FLOW: Found component start_for_Dilate_U0.
INFO-FLOW: Append model start_for_Dilate_U0
INFO-FLOW: Found component start_for_Resize_U0.
INFO-FLOW: Append model start_for_Resize_U0
INFO-FLOW: Found component start_for_Add_RecHfu.
INFO-FLOW: Append model start_for_Add_RecHfu
INFO-FLOW: Found component start_for_CvtColoIfE.
INFO-FLOW: Append model start_for_CvtColoIfE
INFO-FLOW: Found component start_for_In_RangJfO.
INFO-FLOW: Append model start_for_In_RangJfO
INFO-FLOW: Found component start_for_MedianBKfY.
INFO-FLOW: Append model start_for_MedianBKfY
INFO-FLOW: Found component start_for_Erode_U0.
INFO-FLOW: Append model start_for_Erode_U0
INFO-FLOW: Found component start_for_Dilate2Lf8.
INFO-FLOW: Append model start_for_Dilate2Lf8
INFO-FLOW: Found component start_for_DuplicaMgi.
INFO-FLOW: Append model start_for_DuplicaMgi
INFO-FLOW: Found component start_for_Loop_CANgs.
INFO-FLOW: Append model start_for_Loop_CANgs
INFO-FLOW: Found component start_for_CvtColoOgC.
INFO-FLOW: Append model start_for_CvtColoOgC
INFO-FLOW: Found component start_for_Mat2AXIPgM.
INFO-FLOW: Append model start_for_Mat2AXIPgM
INFO-FLOW: Found component top_AXILiteS_s_axi.
INFO-FLOW: Append model top_AXILiteS_s_axi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Block_proc377
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model CvtColor
INFO-FLOW: Append model In_Range
INFO-FLOW: Append model median_5
INFO-FLOW: Append model MedianBlur_5
INFO-FLOW: Append model Erode
INFO-FLOW: Append model Dilate203
INFO-FLOW: Append model Resize_opr_linear
INFO-FLOW: Append model Resize204
INFO-FLOW: Append model Dilate205
INFO-FLOW: Append model Dilate206
INFO-FLOW: Append model Dilate207
INFO-FLOW: Append model Dilate
INFO-FLOW: Append model Duplicate
INFO-FLOW: Append model Loop_CACHE_LEN_proc2
INFO-FLOW: Append model Resize
INFO-FLOW: Append model CvtColor_1
INFO-FLOW: Append model Add_Rectangle
INFO-FLOW: Append model Mat2AXIvideo
INFO-FLOW: Append model top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: regslice_core top_udiv_20s_8ns_bkb top_mul_mul_20ns_cud MedianBlur_5_linedEe top_mux_32_8_1_1 Erode_k_buf_0_val_3 Dilate203_k_buf_0hbi top_sdiv_44ns_28smb6 top_sdiv_43ns_27sncg top_udiv_27ns_32socq top_udiv_26ns_32spcA top_mul_mul_8ns_2qcK Resize_opr_linearkbM Resize_opr_linearlbW regslice_core fifo_w11_d2_A fifo_w12_d2_A fifo_w11_d7_A fifo_w12_d7_A fifo_w11_d8_A fifo_w12_d8_A fifo_w9_d8_A fifo_w10_d8_A fifo_w9_d10_A fifo_w10_d10_A fifo_w9_d11_A fifo_w10_d11_A fifo_w9_d12_A fifo_w10_d12_A fifo_w9_d14_A fifo_w10_d14_A fifo_w11_d14_A fifo_w12_d14_A fifo_w32_d16_A fifo_w32_d16_A fifo_w32_d16_A fifo_w32_d16_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w11_d2_A fifo_w12_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w9_d2_A fifo_w10_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w11_d2_A fifo_w12_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A start_for_Dilate2DeQ start_for_Resize2Ee0 start_for_Dilate2Ffa start_for_Dilate2Gfk start_for_Dilate_U0 start_for_Resize_U0 start_for_Add_RecHfu start_for_CvtColoIfE start_for_In_RangJfO start_for_MedianBKfY start_for_Erode_U0 start_for_Dilate2Lf8 start_for_DuplicaMgi start_for_Loop_CANgs start_for_CvtColoOgC start_for_Mat2AXIPgM top_AXILiteS_s_axi regslice_core Block_proc377 AXIvideo2Mat CvtColor In_Range median_5 MedianBlur_5 Erode Dilate203 Resize_opr_linear Resize204 Dilate205 Dilate206 Dilate207 Dilate Duplicate Loop_CACHE_LEN_proc2 Resize CvtColor_1 Add_Rectangle Mat2AXIvideo top
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model top_udiv_20s_8ns_bkb
INFO-FLOW: To file: write model top_mul_mul_20ns_cud
INFO-FLOW: To file: write model MedianBlur_5_linedEe
INFO-FLOW: To file: write model top_mux_32_8_1_1
INFO-FLOW: To file: write model Erode_k_buf_0_val_3
INFO-FLOW: To file: write model Dilate203_k_buf_0hbi
INFO-FLOW: To file: write model top_sdiv_44ns_28smb6
INFO-FLOW: To file: write model top_sdiv_43ns_27sncg
INFO-FLOW: To file: write model top_udiv_27ns_32socq
INFO-FLOW: To file: write model top_udiv_26ns_32spcA
INFO-FLOW: To file: write model top_mul_mul_8ns_2qcK
INFO-FLOW: To file: write model Resize_opr_linearkbM
INFO-FLOW: To file: write model Resize_opr_linearlbW
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w11_d2_A
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w11_d7_A
INFO-FLOW: To file: write model fifo_w12_d7_A
INFO-FLOW: To file: write model fifo_w11_d8_A
INFO-FLOW: To file: write model fifo_w12_d8_A
INFO-FLOW: To file: write model fifo_w9_d8_A
INFO-FLOW: To file: write model fifo_w10_d8_A
INFO-FLOW: To file: write model fifo_w9_d10_A
INFO-FLOW: To file: write model fifo_w10_d10_A
INFO-FLOW: To file: write model fifo_w9_d11_A
INFO-FLOW: To file: write model fifo_w10_d11_A
INFO-FLOW: To file: write model fifo_w9_d12_A
INFO-FLOW: To file: write model fifo_w10_d12_A
INFO-FLOW: To file: write model fifo_w9_d14_A
INFO-FLOW: To file: write model fifo_w10_d14_A
INFO-FLOW: To file: write model fifo_w11_d14_A
INFO-FLOW: To file: write model fifo_w12_d14_A
INFO-FLOW: To file: write model fifo_w32_d16_A
INFO-FLOW: To file: write model fifo_w32_d16_A
INFO-FLOW: To file: write model fifo_w32_d16_A
INFO-FLOW: To file: write model fifo_w32_d16_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w11_d2_A
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w11_d2_A
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model start_for_Dilate2DeQ
INFO-FLOW: To file: write model start_for_Resize2Ee0
INFO-FLOW: To file: write model start_for_Dilate2Ffa
INFO-FLOW: To file: write model start_for_Dilate2Gfk
INFO-FLOW: To file: write model start_for_Dilate_U0
INFO-FLOW: To file: write model start_for_Resize_U0
INFO-FLOW: To file: write model start_for_Add_RecHfu
INFO-FLOW: To file: write model start_for_CvtColoIfE
INFO-FLOW: To file: write model start_for_In_RangJfO
INFO-FLOW: To file: write model start_for_MedianBKfY
INFO-FLOW: To file: write model start_for_Erode_U0
INFO-FLOW: To file: write model start_for_Dilate2Lf8
INFO-FLOW: To file: write model start_for_DuplicaMgi
INFO-FLOW: To file: write model start_for_Loop_CANgs
INFO-FLOW: To file: write model start_for_CvtColoOgC
INFO-FLOW: To file: write model start_for_Mat2AXIPgM
INFO-FLOW: To file: write model top_AXILiteS_s_axi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Block_proc377
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model CvtColor
INFO-FLOW: To file: write model In_Range
INFO-FLOW: To file: write model median_5
INFO-FLOW: To file: write model MedianBlur_5
INFO-FLOW: To file: write model Erode
INFO-FLOW: To file: write model Dilate203
INFO-FLOW: To file: write model Resize_opr_linear
INFO-FLOW: To file: write model Resize204
INFO-FLOW: To file: write model Dilate205
INFO-FLOW: To file: write model Dilate206
INFO-FLOW: To file: write model Dilate207
INFO-FLOW: To file: write model Dilate
INFO-FLOW: To file: write model Duplicate
INFO-FLOW: To file: write model Loop_CACHE_LEN_proc2
INFO-FLOW: To file: write model Resize
INFO-FLOW: To file: write model CvtColor_1
INFO-FLOW: To file: write model Add_Rectangle
INFO-FLOW: To file: write model Mat2AXIvideo
INFO-FLOW: To file: write model top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.68 MHz
Command       syn_report done; 0.131 sec.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Command       ap_source done; 0.115 sec.
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.22 sec.
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.703 sec.
Command       ap_source done; 0.703 sec.
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=11.100 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Block_proc377.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_udiv_20s_8ns_bkb_div'
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.508 sec.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/In_Range.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/median_5.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/MedianBlur_5.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'MedianBlur_5_linedEe_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.136 sec.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Erode.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Erode_k_buf_0_val_3_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.18 sec.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate203.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Dilate203_k_buf_0hbi_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.138 sec.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_sdiv_44ns_28smb6_div'
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_sdiv_43ns_27sncg_div'
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_udiv_27ns_32socq_div'
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_udiv_26ns_32spcA_div'
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearkbM_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearlbW_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 1.076 sec.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize204.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate205.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate206.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate207.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Loop_CACHE_LEN_proc2.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Add_Rectangle.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_rows_V_c_U(fifo_w11_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_cols_V_c_U(fifo_w12_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'erode_blur_rows_V_c_U(fifo_w11_d7_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'erode_blur_cols_V_c_U(fifo_w12_d7_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dilate1_rows_V_c_U(fifo_w11_d8_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dilate1_cols_V_c_U(fifo_w12_d8_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rdilate2_rows_V_c_U(fifo_w9_d8_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rdilate2_cols_V_c_U(fifo_w10_d8_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rdilate3_rows_V_c_U(fifo_w9_d10_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rdilate3_cols_V_c_U(fifo_w10_d10_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rdilate4_rows_V_c_U(fifo_w9_d11_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rdilate4_cols_V_c_U(fifo_w10_d11_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rdilate5_rows_V_c_U(fifo_w9_d12_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rdilate5_cols_V_c_U(fifo_w10_d12_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dilate_copy2_rows_V_s_U(fifo_w9_d14_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dilate_copy2_cols_V_s_U(fifo_w10_d14_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'resize_dilate_rows_V_1_U(fifo_w11_d14_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'resize_dilate_cols_V_1_U(fifo_w12_d14_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c_U(fifo_w32_d16_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xright_c_U(fifo_w32_d16_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c_U(fifo_w32_d16_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c_U(fifo_w32_d16_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_rows_V_c55_U(fifo_w11_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_cols_V_c56_U(fifo_w12_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'hsv_img_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'hsv_img_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'hsv_img_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'binary_hsv_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'blur_binary_data_str_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'erode_blur_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dilate1_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rdilate2_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rdilate2_rows_V_c57_U(fifo_w9_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rdilate2_cols_V_c58_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rdilate3_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rdilate4_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rdilate5_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rdilate6_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dilate_copy1_data_st_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dilate_copy2_data_st_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'resize_dilate_data_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'resize_dilate_rows_V_U(fifo_w11_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'resize_dilate_cols_V_U(fifo_w12_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_img_rec_data_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_img_rec_data_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_img_rec_data_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Dilate2DeQ_U(start_for_Dilate2DeQ)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resize2Ee0_U(start_for_Resize2Ee0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Dilate2Ffa_U(start_for_Dilate2Ffa)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Dilate2Gfk_U(start_for_Dilate2Gfk)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Dilate_U0_U(start_for_Dilate_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resize_U0_U(start_for_Resize_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_RecHfu_U(start_for_Add_RecHfu)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoIfE_U(start_for_CvtColoIfE)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_In_RangJfO_U(start_for_In_RangJfO)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MedianBKfY_U(start_for_MedianBKfY)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Erode_U0_U(start_for_Erode_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Dilate2Lf8_U(start_for_Dilate2Lf8)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DuplicaMgi_U(start_for_DuplicaMgi)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_CANgs_U(start_for_Loop_CANgs)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoOgC_U(start_for_CvtColoOgC)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIPgM_U(start_for_Mat2AXIPgM)' using Shift Registers.
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 9.267 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.148 sec.
Command       ap_source done; 0.148 sec.
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top xml_exists=0
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Block_proc377.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/In_Range.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/median_5.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/MedianBlur_5.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Erode.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate203.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize204.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate205.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate206.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate207.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Loop_CACHE_LEN_proc2.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Add_Rectangle.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Block_proc377.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/In_Range.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/median_5.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/MedianBlur_5.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Erode.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate203.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize204.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate205.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate206.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate207.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Loop_CACHE_LEN_proc2.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Add_Rectangle.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.188 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Block_proc377.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/In_Range.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/median_5.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/MedianBlur_5.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Erode.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate203.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize204.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate205.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate206.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate207.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Loop_CACHE_LEN_proc2.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Add_Rectangle.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.constraint.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=19
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=106 #gSsdmPorts=28
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.constraint.tcl 
Execute       sc_get_clocks top 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Block_proc377.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/AXIvideo2Mat.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/In_Range.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/median_5.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/MedianBlur_5.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Erode.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate203.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize_opr_linear.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize204.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate205.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate206.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate207.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Dilate.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Duplicate.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Loop_CACHE_LEN_proc2.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Resize.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/CvtColor_1.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Add_Rectangle.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/Mat2AXIvideo.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/top.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:25 ; elapsed = 00:03:49 . Memory (MB): peak = 734.664 ; gain = 657.203
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
Command     autosyn done; 116.237 sec.
Command   csynth_design done; 221.998 sec.
Command ap_source done; 227.717 sec.
Execute cleanup_all 
Command cleanup_all done; 2.5 sec.
INFO-FLOW: Workspace D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1 opened at Sat Aug 22 10:52:52 +0800 2020
Execute     config_clock -quiet -name default -period 11.1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11.1ns.
Execute     config_clock -quiet -name default -uncertainty 1.387 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.387ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Command         ap_source done; 0.228 sec.
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.399 sec.
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.213 sec.
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.707 sec.
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Command         ap_source done; 0.118 sec.
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.134 sec.
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.613 sec.
Command     ap_source done; 0.618 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.726 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.182 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.227 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 4.211 sec.
Execute   csim_design -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_1.jpg 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_1.jpg 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_2.png 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_2.png 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/tb.cpp 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/tb.cpp 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/top.cpp 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/top.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 17.236 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 51.885 sec.
Command ap_source done; 56.226 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1 opened at Sat Aug 22 10:54:30 +0800 2020
Execute     config_clock -quiet -name default -period 11.1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11.1ns.
Execute     config_clock -quiet -name default -uncertainty 1.387 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.387ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.108 sec.
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.167 sec.
Command     ap_source done; 0.167 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.22 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.114 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.486 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 1.887 sec.
Execute   csim_design -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_1.jpg 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_1.jpg 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_2.png 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_2.png 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/tb.cpp 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/tb.cpp 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/top.cpp 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/top.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 16.479 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 33.491 sec.
Command ap_source done; 35.385 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1 opened at Sat Aug 22 10:55:50 +0800 2020
Execute     config_clock -quiet -name default -period 11.1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11.1ns.
Execute     config_clock -quiet -name default -uncertainty 1.387 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.387ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.161 sec.
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.225 sec.
Command     ap_source done; 0.226 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.265 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.486 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 1.909 sec.
Execute   csim_design -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_1.jpg 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_1.jpg 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_2.png 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_2.png 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/tb.cpp 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/tb.cpp 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/top.cpp 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/top.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 19.935 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 35.956 sec.
Command ap_source done; 37.872 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1 opened at Sat Aug 22 10:58:10 +0800 2020
Execute     config_clock -quiet -name default -period 11.1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11.1ns.
Execute     config_clock -quiet -name default -uncertainty 1.387 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.387ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.145 sec.
Command     ap_source done; 0.145 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.231 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.457 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 1.773 sec.
Execute   csim_design -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_1.jpg 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_1.jpg 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_2.png 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_2.png 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/tb.cpp 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/tb.cpp 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/top.cpp 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/top.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 21.817 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 36.753 sec.
Command ap_source done; 38.531 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1 opened at Sat Aug 22 11:00:12 +0800 2020
Execute     config_clock -quiet -name default -period 11.1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11.1ns.
Execute     config_clock -quiet -name default -uncertainty 1.387 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.387ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.143 sec.
Command     ap_source done; 0.143 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.201 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.101 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.448 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 1.775 sec.
Execute   csim_design -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_1.jpg 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_1.jpg 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_2.png 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_2.png 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/tb.cpp 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/tb.cpp 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/top.cpp 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/top.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 27.859 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 44.615 sec.
Command ap_source done; 46.396 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1 opened at Sat Aug 22 11:04:19 +0800 2020
Execute     config_clock -quiet -name default -period 11.1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11.1ns.
Execute     config_clock -quiet -name default -uncertainty 1.387 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.387ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.147 sec.
Command     ap_source done; 0.147 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.234 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.101 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.482 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 1.791 sec.
Execute   csim_design -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_1.jpg 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_1.jpg 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_2.png 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_2.png 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/tb.cpp 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/tb.cpp 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/top.cpp 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/top.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 10.576 sec.
Command ap_source done; error code: 1; 12.374 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1 opened at Sat Aug 22 11:05:54 +0800 2020
Execute     config_clock -quiet -name default -period 11.1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11.1ns.
Execute     config_clock -quiet -name default -uncertainty 1.387 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.387ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.154 sec.
Command     ap_source done; 0.154 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.201 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.432 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 1.756 sec.
Execute   csim_design -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_1.jpg 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_1.jpg 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_2.png 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_2.png 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/tb.cpp 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/tb.cpp 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/top.cpp 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/top.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1 opened at Sat Aug 22 11:10:31 +0800 2020
Execute     config_clock -quiet -name default -period 11.1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11.1ns.
Execute     config_clock -quiet -name default -uncertainty 1.387 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.387ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.146 sec.
Command     ap_source done; 0.147 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.18 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.412 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 1.715 sec.
Execute   csim_design -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_1.jpg 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_1.jpg 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_2.png 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_2.png 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/tb.cpp 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/tb.cpp 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/top.cpp 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/top.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 29.376 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 61.12 sec.
Command ap_source done; 62.842 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1 opened at Sat Aug 22 11:12:42 +0800 2020
Execute     config_clock -quiet -name default -period 11.1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11.1ns.
Execute     config_clock -quiet -name default -uncertainty 1.387 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.387ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.145 sec.
Command     ap_source done; 0.145 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.273 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.504 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 1.803 sec.
Execute   csim_design -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_1.jpg 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_1.jpg 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_2.png 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_2.png 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/tb.cpp 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/tb.cpp 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/top.cpp 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/top.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 30.087 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 53.257 sec.
Command ap_source done; 55.065 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1 opened at Sat Aug 22 11:14:55 +0800 2020
Execute     config_clock -quiet -name default -period 11.1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11.1ns.
Execute     config_clock -quiet -name default -uncertainty 1.387 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.387ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.104 sec.
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.152 sec.
Command     ap_source done; 0.152 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.206 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.435 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 1.74 sec.
Execute   csim_design -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_1.jpg 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_1.jpg 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_2.png 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/src_2.png 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/tb.cpp 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/tb.cpp 
Execute     is_encrypted D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/top.cpp 
Execute     is_xip D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/top.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 30.566 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 53.92 sec.
Command ap_source done; 55.666 sec.
Execute cleanup_all 
