$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 4 # a [3:0] $end
  $var wire 4 $ b [3:0] $end
  $var wire 1 % reset $end
  $var wire 4 & c [3:0] $end
  $var wire 1 ' clk $end
  $scope module adder $end
   $var wire 4 # a [3:0] $end
   $var wire 4 $ b [3:0] $end
   $var wire 1 % reset $end
   $var wire 4 & c [3:0] $end
   $var wire 1 ' clk $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
b0000 $
0%
b0000 &
0'
#1
#3
b0001 #
b0010 $
b0011 &
1'
#5
0'
#7
1'
#9
0'
#11
1'
#13
0'
#15
1'
#17
0'
#19
1'
#21
0'
#23
1'
#25
0'
#27
1'
#29
0'
#31
1'
#33
0'
#35
1'
#37
0'
#39
1'
#41
0'
#43
1'
#45
0'
#47
1'
#49
0'
#51
1'
#53
0'
#55
1'
#57
0'
#59
1'
#61
0'
#63
1'
#65
0'
#67
1'
#69
0'
#71
1'
#73
0'
#75
1'
#77
0'
#79
1'
#81
0'
#83
1'
#85
0'
#87
1'
#89
0'
#91
1'
#93
0'
#95
1'
#97
0'
#99
1'
#101
0'
