
*** Running vivado
    with args -log toplevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source toplevel.tcl -notrace
Command: synth_design -top toplevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 145922
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2389.852 ; gain = 0.000 ; free physical = 1505 ; free virtual = 9767
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'toplevel' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/top-arty.vhdl:41]
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter RAM_INIT_FILE bound to: firmware.hex - type: string 
	Parameter RESET_LOW bound to: 1 - type: bool 
	Parameter CLK_FREQUENCY bound to: 1000000000 - type: integer 
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter HAS_BTC bound to: 1 - type: bool 
	Parameter USE_LITEDRAM bound to: 0 - type: bool 
	Parameter NO_BRAM bound to: 0 - type: bool 
	Parameter DISABLE_FLATTEN_CORE bound to: 0 - type: bool 
	Parameter SCLK_STARTUPE2 bound to: 0 - type: bool 
	Parameter SPI_FLASH_OFFSET bound to: 4194304 - type: integer 
	Parameter SPI_FLASH_DEF_CKDV bound to: 1 - type: integer 
	Parameter SPI_FLASH_DEF_QUAD bound to: 1 - type: bool 
	Parameter LOG_LENGTH bound to: 512 - type: integer 
	Parameter USE_LITEETH bound to: 0 - type: bool 
	Parameter UART_IS_16550 bound to: 0 - type: bool 
	Parameter HAS_UART1 bound to: 0 - type: bool 
	Parameter USE_LITESDCARD bound to: 0 - type: bool 
	Parameter HAS_GPIO bound to: 1 - type: bool 
	Parameter NGPIO bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'soc' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/soc.vhdl:70]
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter RAM_INIT_FILE bound to: firmware.hex - type: string 
	Parameter CLK_FREQ bound to: 1000000000 - type: integer 
	Parameter SIM bound to: 0 - type: bool 
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter HAS_BTC bound to: 1 - type: bool 
	Parameter DISABLE_FLATTEN_CORE bound to: 0 - type: bool 
	Parameter HAS_DRAM bound to: 0 - type: bool 
	Parameter DRAM_SIZE bound to: 268435456 - type: integer 
	Parameter DRAM_INIT_SIZE bound to: 0 - type: integer 
	Parameter HAS_SPI_FLASH bound to: 1 - type: bool 
	Parameter SPI_FLASH_DLINES bound to: 4 - type: integer 
	Parameter SPI_FLASH_OFFSET bound to: 4194304 - type: integer 
	Parameter SPI_FLASH_DEF_CKDV bound to: 1 - type: integer 
	Parameter SPI_FLASH_DEF_QUAD bound to: 1 - type: bool 
	Parameter SPI_BOOT_CLOCKS bound to: 1 - type: bool 
	Parameter LOG_LENGTH bound to: 512 - type: integer 
	Parameter HAS_LITEETH bound to: 0 - type: bool 
	Parameter UART0_IS_16550 bound to: 0 - type: bool 
	Parameter HAS_UART1 bound to: 0 - type: bool 
	Parameter ICACHE_NUM_LINES bound to: 64 - type: integer 
	Parameter ICACHE_NUM_WAYS bound to: 2 - type: integer 
	Parameter ICACHE_TLB_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_NUM_LINES bound to: 64 - type: integer 
	Parameter DCACHE_NUM_WAYS bound to: 2 - type: integer 
	Parameter DCACHE_TLB_SET_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_TLB_NUM_WAYS bound to: 2 - type: integer 
	Parameter HAS_SD_CARD bound to: 0 - type: bool 
	Parameter HAS_GPIO bound to: 1 - type: bool 
	Parameter NGPIO bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'core' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/core.vhdl:55]
	Parameter SIM bound to: 0 - type: bool 
	Parameter DISABLE_FLATTEN bound to: 0 - type: bool 
	Parameter EX1_BYPASS bound to: 1 - type: bool 
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter HAS_BTC bound to: 1 - type: bool 
	Parameter ALT_RESET_ADDRESS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter LOG_LENGTH bound to: 512 - type: integer 
	Parameter ICACHE_NUM_LINES bound to: 64 - type: integer 
	Parameter ICACHE_NUM_WAYS bound to: 2 - type: integer 
	Parameter ICACHE_TLB_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_NUM_LINES bound to: 64 - type: integer 
	Parameter DCACHE_NUM_WAYS bound to: 2 - type: integer 
	Parameter DCACHE_TLB_SET_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_TLB_NUM_WAYS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fetch1' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fetch1.vhdl:39]
	Parameter RESET_ADDRESS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALT_RESET_ADDRESS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter HAS_BTC bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'fetch1' (1#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fetch1.vhdl:39]
INFO: [Synth 8-638] synthesizing module 'icache' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/icache.vhdl:78]
	Parameter SIM bound to: 0 - type: bool 
	Parameter LINE_SIZE bound to: 64 - type: integer 
	Parameter ROW_SIZE bound to: 8 - type: integer 
	Parameter NUM_LINES bound to: 64 - type: integer 
	Parameter NUM_WAYS bound to: 2 - type: integer 
	Parameter TLB_SIZE bound to: 64 - type: integer 
	Parameter TLB_LG_PGSZ bound to: 12 - type: integer 
	Parameter REAL_ADDR_BITS bound to: 56 - type: integer 
	Parameter LOG_LENGTH bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cache_ram' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/cache_ram.vhdl:26]
	Parameter ROW_BITS bound to: 9 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter TRACE bound to: 0 - type: bool 
	Parameter ADD_BUF bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'cache_ram' (2#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/cache_ram.vhdl:26]
INFO: [Synth 8-638] synthesizing module 'plru' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/plru.vhdl:21]
	Parameter BITS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'plru' (3#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/plru.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'icache' (4#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/icache.vhdl:78]
INFO: [Synth 8-638] synthesizing module 'decode1' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/decode1.vhdl:31]
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter LOG_LENGTH bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'decode1' (5#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/decode1.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'decode2' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/decode2.vhdl:47]
	Parameter EX1_BYPASS bound to: 1 - type: bool 
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter LOG_LENGTH bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/control.vhdl:56]
	Parameter EX1_BYPASS bound to: 1 - type: bool 
	Parameter PIPELINE_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control' (6#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/control.vhdl:56]
INFO: [Synth 8-256] done synthesizing module 'decode2' (7#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/decode2.vhdl:47]
INFO: [Synth 8-638] synthesizing module 'register_file' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/register_file.vhdl:36]
	Parameter SIM bound to: 0 - type: bool 
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter LOG_LENGTH bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_file' (8#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/register_file.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'cr_file' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/cr_file.vhdl:29]
	Parameter SIM bound to: 0 - type: bool 
	Parameter LOG_LENGTH bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cr_file' (9#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/cr_file.vhdl:29]
INFO: [Synth 8-638] synthesizing module 'execute1' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/execute1.vhdl:61]
	Parameter EX1_BYPASS bound to: 1 - type: bool 
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter LOG_LENGTH bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rotator' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/rotator.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'rotator' (10#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/rotator.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'logical' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/logical.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'logical' (11#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/logical.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'zero_counter' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/countzero.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'zero_counter' (12#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/countzero.vhdl:18]
INFO: [Synth 8-638] synthesizing module 'multiply' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/xilinx-mult.vhdl:20]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm00' to cell 'DSP48E1' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/xilinx-mult.vhdl:43]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm01' to cell 'DSP48E1' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/xilinx-mult.vhdl:99]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm02' to cell 'DSP48E1' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/xilinx-mult.vhdl:154]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm03' to cell 'DSP48E1' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/xilinx-mult.vhdl:209]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm10' to cell 'DSP48E1' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/xilinx-mult.vhdl:264]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm11' to cell 'DSP48E1' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/xilinx-mult.vhdl:320]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm12' to cell 'DSP48E1' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/xilinx-mult.vhdl:377]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm13' to cell 'DSP48E1' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/xilinx-mult.vhdl:434]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm20' to cell 'DSP48E1' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/xilinx-mult.vhdl:490]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm21' to cell 'DSP48E1' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/xilinx-mult.vhdl:545]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm22' to cell 'DSP48E1' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/xilinx-mult.vhdl:600]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm23' to cell 'DSP48E1' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/xilinx-mult.vhdl:655]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: none - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 's0' to cell 'DSP48E1' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/xilinx-mult.vhdl:710]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: none - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 's1' to cell 'DSP48E1' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/xilinx-mult.vhdl:769]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: C - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: none - type: string 
	Parameter USE_PATTERN_DETECT bound to: PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'p0' to cell 'DSP48E1' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/xilinx-mult.vhdl:831]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: none - type: string 
	Parameter USE_PATTERN_DETECT bound to: PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'p1' to cell 'DSP48E1' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/xilinx-mult.vhdl:894]
INFO: [Synth 8-256] done synthesizing module 'multiply' (13#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/xilinx-mult.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'divider' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/divider.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'divider' (14#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/divider.vhdl:18]
INFO: [Synth 8-638] synthesizing module 'random' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'random' (15#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'pmu' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/pmu.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'pmu' (16#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/pmu.vhdl:18]
INFO: [Synth 8-226] default block is never used [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/crhelpers.vhdl:35]
INFO: [Synth 8-226] default block is never used [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/crhelpers.vhdl:35]
INFO: [Synth 8-256] done synthesizing module 'execute1' (17#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/execute1.vhdl:61]
INFO: [Synth 8-638] synthesizing module 'fpu' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpu.vhdl:26]
INFO: [Synth 8-226] default block is never used [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/crhelpers.vhdl:35]
INFO: [Synth 8-256] done synthesizing module 'fpu' (18#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpu.vhdl:26]
INFO: [Synth 8-638] synthesizing module 'loadstore1' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/loadstore1.vhdl:42]
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter LOG_LENGTH bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'loadstore1' (19#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/loadstore1.vhdl:42]
INFO: [Synth 8-638] synthesizing module 'mmu' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/mmu.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'mmu' (20#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/mmu.vhdl:27]
INFO: [Synth 8-638] synthesizing module 'dcache' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/dcache.vhdl:55]
	Parameter LINE_SIZE bound to: 64 - type: integer 
	Parameter NUM_LINES bound to: 64 - type: integer 
	Parameter NUM_WAYS bound to: 2 - type: integer 
	Parameter TLB_SET_SIZE bound to: 64 - type: integer 
	Parameter TLB_NUM_WAYS bound to: 2 - type: integer 
	Parameter TLB_LG_PGSZ bound to: 12 - type: integer 
	Parameter LOG_LENGTH bound to: 512 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/dcache.vhdl:950]
INFO: [Synth 8-638] synthesizing module 'cache_ram__parameterized0' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/cache_ram.vhdl:26]
	Parameter ROW_BITS bound to: 9 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter TRACE bound to: 0 - type: bool 
	Parameter ADD_BUF bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'cache_ram__parameterized0' (20#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/cache_ram.vhdl:26]
INFO: [Synth 8-256] done synthesizing module 'dcache' (21#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/dcache.vhdl:55]
INFO: [Synth 8-638] synthesizing module 'writeback' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/writeback.vhdl:31]
INFO: [Synth 8-256] done synthesizing module 'writeback' (22#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/writeback.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'core_debug' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/core_debug.vhdl:53]
	Parameter LOG_LENGTH bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'core_debug' (23#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/core_debug.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'core' (24#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/core.vhdl:55]
INFO: [Synth 8-638] synthesizing module 'wishbone_arbiter' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/wishbone_arbiter.vhdl:23]
	Parameter NUM_MASTERS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wishbone_arbiter' (25#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/wishbone_arbiter.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'syscon' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/syscon.vhdl:41]
	Parameter SIG_VALUE bound to: 64'b1111000000001101101010100101010100000000000000010000000000000001 
	Parameter CLK_FREQ bound to: 1000000000 - type: integer 
	Parameter HAS_UART bound to: 1 - type: bool 
	Parameter HAS_DRAM bound to: 0 - type: bool 
	Parameter BRAM_SIZE bound to: 16384 - type: integer 
	Parameter DRAM_SIZE bound to: 268435456 - type: integer 
	Parameter DRAM_INIT_SIZE bound to: 0 - type: integer 
	Parameter HAS_SPI_FLASH bound to: 1 - type: bool 
	Parameter SPI_FLASH_OFFSET bound to: 4194304 - type: integer 
	Parameter HAS_LITEETH bound to: 0 - type: bool 
	Parameter HAS_SD_CARD bound to: 0 - type: bool 
	Parameter UART0_IS_16550 bound to: 0 - type: bool 
	Parameter HAS_UART1 bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'syscon' (26#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/syscon.vhdl:41]
INFO: [Synth 8-638] synthesizing module 'gpio' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/gpio.vhdl:32]
	Parameter NGPIO bound to: 32 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/gpio.vhdl:66]
INFO: [Synth 8-256] done synthesizing module 'gpio' (27#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/gpio.vhdl:32]
INFO: [Synth 8-638] synthesizing module 'wishbone_bram_wrapper' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/wishbone_bram_wrapper.vhdl:26]
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter RAM_INIT_FILE bound to: firmware.hex - type: string 
INFO: [Synth 8-638] synthesizing module 'main_bram' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/main_bram.vhdl:28]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter HEIGHT_BITS bound to: 12 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter RAM_INIT_FILE bound to: firmware.hex - type: string 
INFO: [Synth 8-256] done synthesizing module 'main_bram' (28#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/main_bram.vhdl:28]
INFO: [Synth 8-256] done synthesizing module 'wishbone_bram_wrapper' (29#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/wishbone_bram_wrapper.vhdl:26]
INFO: [Synth 8-256] done synthesizing module 'soc' (30#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/soc.vhdl:70]
INFO: [Synth 8-638] synthesizing module 'soc_reset' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/soc_reset.vhdl:23]
	Parameter PLL_RESET_BITS bound to: 5 - type: integer 
	Parameter SOC_RESET_BITS bound to: 5 - type: integer 
	Parameter RESET_LOW bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'soc_reset' (31#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/soc_reset.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'clock_generator' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/clk_gen_mcmm.vhdl:118]
	Parameter CLK_INPUT_HZ bound to: 100000000 - type: integer 
	Parameter CLK_OUTPUT_HZ bound to: 1000000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.runs/synth_1/.Xil/Vivado-145822-varuns5600x/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (32#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.runs/synth_1/.Xil/Vivado-145822-varuns5600x/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clock_generator' (33#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/clk_gen_mcmm.vhdl:118]
INFO: [Synth 8-256] done synthesizing module 'toplevel' (34#1) [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/top-arty.vhdl:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2626.992 ; gain = 237.141 ; free physical = 2026 ; free virtual = 10300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2641.836 ; gain = 251.984 ; free physical = 2094 ; free virtual = 10367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2641.836 ; gain = 251.984 ; free physical = 2094 ; free virtual = 10367
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2641.836 ; gain = 0.000 ; free physical = 2078 ; free virtual = 10356
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clkgen/pll'
Finished Parsing XDC File [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clkgen/pll'
Parsing XDC File [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/constrs_1/new/arty_a7.xdc]
Finished Parsing XDC File [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/constrs_1/new/arty_a7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/constrs_1/new/arty_a7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2798.586 ; gain = 0.000 ; free physical = 1996 ; free virtual = 10260
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2798.586 ; gain = 0.000 ; free physical = 1996 ; free virtual = 10260
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2798.586 ; gain = 408.734 ; free physical = 2182 ; free virtual = 10442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2798.586 ; gain = 408.734 ; free physical = 2182 ; free virtual = 10442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ext_clk. (constraint file  /home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ext_clk. (constraint file  /home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clkgen/pll. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2798.586 ; gain = 408.734 ; free physical = 2182 ; free virtual = 10442
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'icache'
INFO: [Synth 8-802] inferred FSM for state register 'r_int_reg[state]' in module 'control'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'mmu'
INFO: [Synth 8-802] inferred FSM for state register 'slave_io_latch.state_reg' in module 'soc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 clr_tag |                               01 |                               01
                wait_ack |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
wait_for_curr_to_complete |                               01 |                               10
wait_for_prev_to_complete |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_int_reg[state]' using encoding 'sequential' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                do_tlbie |                             0001 |                             0001
           part_tbl_read |                             0010 |                             0011
           part_tbl_wait |                             0011 |                             0100
           part_tbl_done |                             0100 |                             0101
           proc_tbl_read |                             0101 |                             0110
           proc_tbl_wait |                             0110 |                             0111
           segment_check |                             0111 |                             1000
            radix_lookup |                             1000 |                             1001
         radix_read_wait |                             1001 |                             1010
          radix_load_tlb |                             1010 |                             1011
                tlb_wait |                             1011 |                             0010
            radix_finish |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'mmu'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "main_bram:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "main_bram:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "main_bram:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "main_bram:/memory_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            wait_ack_bot |                               01 |                               01
            wait_ack_top |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'slave_io_latch.state_reg' using encoding 'sequential' in module 'soc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2798.586 ; gain = 408.734 ; free physical = 2154 ; free virtual = 10431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   65 Bit       Adders := 2     
	   3 Input   65 Bit       Adders := 1     
	   3 Input   64 Bit       Adders := 2     
	   2 Input   64 Bit       Adders := 8     
	   2 Input   62 Bit       Adders := 1     
	   2 Input   61 Bit       Adders := 2     
	   3 Input   56 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 7     
	   2 Input   13 Bit       Adders := 8     
	   3 Input   13 Bit       Adders := 9     
	   4 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 5     
	   4 Input    6 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 18    
	   2 Input    3 Bit       Adders := 30    
	   2 Input    2 Bit       Adders := 34    
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   4 Input     64 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 4     
	   2 Input      6 Bit         XORs := 4     
	   2 Input      3 Bit         XORs := 15    
	   2 Input      1 Bit         XORs := 83    
	   3 Input      1 Bit         XORs := 42    
	   4 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              129 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	              114 Bit    Registers := 1     
	               92 Bit    Registers := 3     
	               72 Bit    Registers := 1     
	               64 Bit    Registers := 72    
	               63 Bit    Registers := 2     
	               62 Bit    Registers := 1     
	               58 Bit    Registers := 1     
	               56 Bit    Registers := 5     
	               54 Bit    Registers := 1     
	               45 Bit    Registers := 1     
	               44 Bit    Registers := 2     
	               43 Bit    Registers := 1     
	               32 Bit    Registers := 30    
	               30 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 7     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 20    
	                6 Bit    Registers := 14    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 21    
	                2 Bit    Registers := 417   
	                1 Bit    Registers := 389   
+---RAMs : 
	             128K Bit	(512 X 256 bit)          RAMs := 1     
	             128K Bit	(2048 X 64 bit)          RAMs := 1     
	             114K Bit	(1024 X 114 bit)          RAMs := 1     
	              32K Bit	(512 X 64 bit)          RAMs := 4     
	               8K Bit	(128 X 64 bit)          RAMs := 1     
+---Muxes : 
	   2 Input 1024 Bit        Muxes := 1     
	   2 Input  129 Bit        Muxes := 5     
	   3 Input  129 Bit        Muxes := 1     
	   5 Input  129 Bit        Muxes := 1     
	   4 Input  128 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 2     
	   2 Input  114 Bit        Muxes := 1     
	   4 Input   96 Bit        Muxes := 2     
	   4 Input   95 Bit        Muxes := 1     
	   6 Input   90 Bit        Muxes := 1     
	   4 Input   71 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 210   
	   4 Input   64 Bit        Muxes := 14    
	   3 Input   64 Bit        Muxes := 7     
	   8 Input   64 Bit        Muxes := 2     
	  32 Input   64 Bit        Muxes := 1     
	   9 Input   64 Bit        Muxes := 1     
	   6 Input   64 Bit        Muxes := 1     
	   5 Input   64 Bit        Muxes := 2     
	  11 Input   64 Bit        Muxes := 1     
	   2 Input   63 Bit        Muxes := 1     
	   4 Input   56 Bit        Muxes := 1     
	  13 Input   56 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 3     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 1     
	   2 Input   45 Bit        Muxes := 1     
	   2 Input   44 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 57    
	   4 Input   32 Bit        Muxes := 5     
	   7 Input   32 Bit        Muxes := 1     
	  25 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 2     
	   3 Input   30 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   3 Input   24 Bit        Muxes := 1     
	   4 Input   23 Bit        Muxes := 2     
	   2 Input   23 Bit        Muxes := 1     
	   4 Input   19 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 15    
	  32 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 30    
	   3 Input   13 Bit        Muxes := 2     
	  20 Input   13 Bit        Muxes := 1     
	  14 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 4     
	   3 Input   12 Bit        Muxes := 2     
	   9 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 5     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 8     
	   4 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 64    
	   8 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 3     
	   9 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	  16 Input    7 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 100   
	   4 Input    7 Bit        Muxes := 15    
	   3 Input    7 Bit        Muxes := 7     
	   5 Input    7 Bit        Muxes := 7     
	   7 Input    7 Bit        Muxes := 2     
	  13 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 27    
	   4 Input    6 Bit        Muxes := 6     
	   3 Input    6 Bit        Muxes := 3     
	   8 Input    6 Bit        Muxes := 2     
	  13 Input    6 Bit        Muxes := 1     
	  64 Input    6 Bit        Muxes := 1     
	  16 Input    6 Bit        Muxes := 1     
	  23 Input    6 Bit        Muxes := 1     
	  81 Input    5 Bit        Muxes := 2     
	  11 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 10    
	   4 Input    5 Bit        Muxes := 2     
	  13 Input    5 Bit        Muxes := 1     
	  32 Input    5 Bit        Muxes := 1     
	 528 Input    5 Bit        Muxes := 1     
	  76 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 93    
	  81 Input    4 Bit        Muxes := 4     
	   3 Input    4 Bit        Muxes := 5     
	   5 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 3     
	  13 Input    4 Bit        Muxes := 3     
	  34 Input    4 Bit        Muxes := 1     
	  15 Input    4 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
	 528 Input    4 Bit        Muxes := 1     
	  76 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 28    
	   7 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 5     
	  32 Input    3 Bit        Muxes := 3     
	  62 Input    3 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 2     
	  13 Input    3 Bit        Muxes := 2     
	 528 Input    3 Bit        Muxes := 2     
	  76 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 1491  
	   7 Input    2 Bit        Muxes := 3     
	  81 Input    2 Bit        Muxes := 10    
	   3 Input    2 Bit        Muxes := 8     
	  16 Input    2 Bit        Muxes := 4     
	   6 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 137   
	  32 Input    2 Bit        Muxes := 6     
	   8 Input    2 Bit        Muxes := 3     
	  12 Input    2 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 1     
	  13 Input    2 Bit        Muxes := 2     
	 528 Input    2 Bit        Muxes := 2     
	  76 Input    2 Bit        Muxes := 5     
	  64 Input    2 Bit        Muxes := 1     
	  17 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1011  
	  16 Input    1 Bit        Muxes := 9     
	   7 Input    1 Bit        Muxes := 10    
	  81 Input    1 Bit        Muxes := 48    
	   5 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 70    
	   3 Input    1 Bit        Muxes := 23    
	  82 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 3     
	  32 Input    1 Bit        Muxes := 23    
	   6 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 19    
	  13 Input    1 Bit        Muxes := 35    
	  10 Input    1 Bit        Muxes := 1     
	  15 Input    1 Bit        Muxes := 1     
	  64 Input    1 Bit        Muxes := 2     
	 528 Input    1 Bit        Muxes := 1     
	  76 Input    1 Bit        Muxes := 9     
	 512 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "toplevel/bram0/ram_0/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "toplevel/bram0/ram_0/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "toplevel/bram0/ram_0/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "toplevel/bram0/ram_0/memory_reg"
INFO: [Synth 8-5546] ROM "v[e][br_offset]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[e][br_offset]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "num_to_fxm" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-7129] Port p_in[mfspr] in module pmu is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_in[spr_num][4] in module pmu is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_in[occur][ld_fill_nocache] in module pmu is either unconnected or has no load
WARNING: [Synth 8-7129] Port insn[31] in module rotator is either unconnected or has no load
WARNING: [Synth 8-7129] Port insn[30] in module rotator is either unconnected or has no load
WARNING: [Synth 8-7129] Port insn[29] in module rotator is either unconnected or has no load
WARNING: [Synth 8-7129] Port insn[28] in module rotator is either unconnected or has no load
WARNING: [Synth 8-7129] Port insn[27] in module rotator is either unconnected or has no load
WARNING: [Synth 8-7129] Port insn[26] in module rotator is either unconnected or has no load
WARNING: [Synth 8-7129] Port insn[25] in module rotator is either unconnected or has no load
WARNING: [Synth 8-7129] Port insn[24] in module rotator is either unconnected or has no load
WARNING: [Synth 8-7129] Port insn[23] in module rotator is either unconnected or has no load
WARNING: [Synth 8-7129] Port insn[22] in module rotator is either unconnected or has no load
WARNING: [Synth 8-7129] Port insn[21] in module rotator is either unconnected or has no load
WARNING: [Synth 8-7129] Port insn[20] in module rotator is either unconnected or has no load
WARNING: [Synth 8-7129] Port insn[19] in module rotator is either unconnected or has no load
WARNING: [Synth 8-7129] Port insn[18] in module rotator is either unconnected or has no load
WARNING: [Synth 8-7129] Port insn[17] in module rotator is either unconnected or has no load
WARNING: [Synth 8-7129] Port insn[16] in module rotator is either unconnected or has no load
WARNING: [Synth 8-7129] Port insn[15] in module rotator is either unconnected or has no load
WARNING: [Synth 8-7129] Port insn[14] in module rotator is either unconnected or has no load
WARNING: [Synth 8-7129] Port insn[13] in module rotator is either unconnected or has no load
WARNING: [Synth 8-7129] Port insn[12] in module rotator is either unconnected or has no load
WARNING: [Synth 8-7129] Port insn[11] in module rotator is either unconnected or has no load
WARNING: [Synth 8-7129] Port insn[0] in module rotator is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[read_reg1][6] in module execute1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[read_reg1][4] in module execute1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[read_reg1][3] in module execute1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[read_reg1][2] in module execute1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[read_reg1][1] in module execute1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[read_reg1][0] in module execute1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[read_reg2][6] in module execute1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[read_reg2][5] in module execute1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[read_reg2][4] in module execute1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[read_reg2][3] in module execute1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[read_reg2][2] in module execute1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[read_reg2][1] in module execute1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[read_reg2][0] in module execute1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[lr] in module execute1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[input_cr] in module execute1 is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'execute1_0/r_reg[e][srr1][0]' (FDRE) to 'execute1_0/r_reg[e][srr1][4]'
INFO: [Synth 8-3886] merging instance 'execute1_0/r_reg[e][srr1][5]' (FDRE) to 'execute1_0/r_reg[e][srr1][13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/\r_reg[e][srr1][13] )
INFO: [Synth 8-3886] merging instance 'execute1_0/r_reg[e][intr_vec][0]' (FDRE) to 'execute1_0/r_reg[e][intr_vec][1]'
INFO: [Synth 8-3886] merging instance 'execute1_0/r_reg[e][intr_vec][1]' (FDRE) to 'execute1_0/r_reg[e][intr_vec][2]'
INFO: [Synth 8-3886] merging instance 'execute1_0/r_reg[e][intr_vec][2]' (FDRE) to 'execute1_0/r_reg[e][intr_vec][3]'
INFO: [Synth 8-3886] merging instance 'execute1_0/r_reg[e][intr_vec][3]' (FDRE) to 'execute1_0/r_reg[e][intr_vec][4]'
INFO: [Synth 8-3886] merging instance 'execute1_0/r_reg[e][intr_vec][4]' (FDRE) to 'execute1_0/r_reg[e][intr_vec][5]'
INFO: [Synth 8-3886] merging instance 'execute1_0/r_reg[e][intr_vec][5]' (FDRE) to 'execute1_0/r_reg[e][intr_vec][6]'
INFO: [Synth 8-3886] merging instance 'execute1_0/r_reg[e][intr_vec][6]' (FDRE) to 'execute1_0/r_reg[e][intr_vec][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/\r_reg[e][intr_vec][7] )
INFO: [Synth 8-3886] merging instance 'execute1_0/e1_log.log_data_reg[5]' (FD) to 'execute1_0/e1_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'execute1_0/e1_log.log_data_reg[6]' (FD) to 'execute1_0/e1_log.log_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/\e1_log.log_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/pmu_0/\mmcra_reg[0] )
INFO: [Synth 8-3886] merging instance 'execute1_0/pmu_0/mmcr0_reg[20]' (FDE) to 'execute1_0/pmu_0/mmcr0_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/pmu_0/\mmcr0_reg[21] )
INFO: [Synth 8-5544] ROM "length_to_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-7129] Port l_in[sprn][9] in module mmu is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[sprn][7] in module mmu is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[sprn][6] in module mmu is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[sprn][5] in module mmu is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[sprn][4] in module mmu is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[sprn][2] in module mmu is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[sprn][1] in module mmu is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[sprn][0] in module mmu is either unconnected or has no load
WARNING: [Synth 8-7129] Port d_in[stall] in module mmu is either unconnected or has no load
WARNING: [Synth 8-7129] Port repeated in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port busy_in in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[insn][31] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[insn][30] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[insn][29] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[insn][28] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[insn][27] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[insn][26] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[insn][25] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[insn][24] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[insn][23] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[insn][22] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[insn][21] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[insn][10] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[insn][9] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[insn][8] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[insn][6] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[insn][5] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[insn][4] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[insn][3] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[insn][2] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[insn][1] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[insn][0] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][63] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][62] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][61] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][60] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][59] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][58] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][57] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][56] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][55] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][54] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][53] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][52] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][51] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][50] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][49] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][48] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][47] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][46] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][45] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][44] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][43] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][42] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][41] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][40] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][39] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][38] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][37] in module loadstore1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_in[msr][36] in module loadstore1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadstore1_0/\r1_reg[req][load_zero] )
INFO: [Synth 8-3886] merging instance 'mmu_0/r_reg[pgbase][0]' (FDE) to 'mmu_0/r_reg[pgbase][3]'
INFO: [Synth 8-3886] merging instance 'mmu_0/r_reg[pgbase][1]' (FDE) to 'mmu_0/r_reg[pgbase][3]'
INFO: [Synth 8-3886] merging instance 'mmu_0/r_reg[pgbase][2]' (FDE) to 'mmu_0/r_reg[pgbase][3]'
INFO: [Synth 8-3886] merging instance 'mmu_0/r_reg[pgbase][3]' (FDE) to 'mmu_0/r_reg[pgbase][4]'
INFO: [Synth 8-3886] merging instance 'mmu_0/r_reg[pgbase][4]' (FDE) to 'mmu_0/r_reg[pgbase][5]'
INFO: [Synth 8-3886] merging instance 'mmu_0/r_reg[pgbase][5]' (FDE) to 'mmu_0/r_reg[pgbase][6]'
INFO: [Synth 8-3886] merging instance 'mmu_0/r_reg[pgbase][6]' (FDE) to 'mmu_0/r_reg[pgbase][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu_0/\r_reg[pgbase][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (decode2_0/\r_reg[e][input_cr] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadstore1_0/\l1_log.log_data_reg[2] )
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r3_reg[srr1][0]' (FDE) to 'loadstore1_0/r3_reg[srr1][1]'
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r3_reg[srr1][1]' (FDE) to 'loadstore1_0/r3_reg[srr1][4]'
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r3_reg[srr1][4]' (FDE) to 'loadstore1_0/r3_reg[srr1][5]'
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r3_reg[srr1][5]' (FDE) to 'loadstore1_0/r3_reg[srr1][6]'
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r3_reg[srr1][6]' (FDE) to 'loadstore1_0/r3_reg[srr1][7]'
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r3_reg[srr1][7]' (FDE) to 'loadstore1_0/r3_reg[srr1][8]'
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r3_reg[srr1][8]' (FDE) to 'loadstore1_0/r3_reg[srr1][9]'
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r3_reg[srr1][9]' (FDE) to 'loadstore1_0/r3_reg[srr1][10]'
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r3_reg[srr1][10]' (FDE) to 'loadstore1_0/r3_reg[srr1][11]'
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r3_reg[srr1][11]' (FDE) to 'loadstore1_0/r3_reg[srr1][13]'
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r3_reg[srr1][13]' (FDE) to 'loadstore1_0/r3_reg[srr1][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadstore1_0/\r3_reg[srr1][15] )
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r3_reg[intr_vec][0]' (FDE) to 'loadstore1_0/r3_reg[intr_vec][1]'
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r3_reg[intr_vec][1]' (FDE) to 'loadstore1_0/r3_reg[intr_vec][2]'
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r3_reg[intr_vec][2]' (FDE) to 'loadstore1_0/r3_reg[intr_vec][3]'
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r3_reg[intr_vec][3]' (FDE) to 'loadstore1_0/r3_reg[intr_vec][4]'
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r3_reg[intr_vec][4]' (FDE) to 'loadstore1_0/r3_reg[intr_vec][5]'
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r3_reg[intr_vec][5]' (FDE) to 'loadstore1_0/r3_reg[intr_vec][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadstore1_0/\r3_reg[intr_vec][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadstore1_0/\r2_reg[req][load_zero] )
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r2_reg[byte_index][2][0]' (FDE) to 'loadstore1_0/r2_reg[byte_index][6][0]'
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r2_reg[byte_index][2][1]' (FDE) to 'loadstore1_0/r2_reg[byte_index][6][1]'
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r2_reg[byte_index][4][0]' (FDE) to 'loadstore1_0/r2_reg[byte_index][6][0]'
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r2_reg[byte_index][4][1]' (FDE) to 'loadstore1_0/r2_reg[byte_index][0][1]'
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r2_reg[byte_index][5][0]' (FDE) to 'loadstore1_0/r2_reg[byte_index][7][0]'
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r2_reg[byte_index][5][1]' (FDE) to 'loadstore1_0/r2_reg[byte_index][1][1]'
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r2_reg[byte_index][6][0]' (FDE) to 'loadstore1_0/r2_reg[byte_index][0][0]'
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r2_reg[byte_index][1][0]' (FDE) to 'loadstore1_0/r2_reg[byte_index][7][0]'
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r2_reg[byte_index][3][0]' (FDE) to 'loadstore1_0/r2_reg[byte_index][7][0]'
INFO: [Synth 8-3886] merging instance 'loadstore1_0/r2_reg[byte_index][3][1]' (FDE) to 'loadstore1_0/r2_reg[byte_index][7][1]'
WARNING: [Synth 8-3917] design core__GB2 has port log_write_addr[31] driven by constant 0
WARNING: [Synth 8-3917] design core__GB2 has port log_write_addr[30] driven by constant 0
WARNING: [Synth 8-3917] design core__GB2 has port log_write_addr[29] driven by constant 0
WARNING: [Synth 8-3917] design core__GB2 has port log_write_addr[28] driven by constant 0
WARNING: [Synth 8-3917] design core__GB2 has port log_write_addr[27] driven by constant 0
WARNING: [Synth 8-3917] design core__GB2 has port log_write_addr[26] driven by constant 0
WARNING: [Synth 8-3917] design core__GB2 has port log_write_addr[25] driven by constant 0
WARNING: [Synth 8-3917] design core__GB2 has port log_write_addr[24] driven by constant 0
WARNING: [Synth 8-3917] design core__GB2 has port log_write_addr[23] driven by constant 0
WARNING: [Synth 8-3917] design core__GB2 has port log_write_addr[22] driven by constant 0
WARNING: [Synth 8-3917] design core__GB2 has port log_write_addr[21] driven by constant 0
WARNING: [Synth 8-3917] design core__GB2 has port log_write_addr[20] driven by constant 0
WARNING: [Synth 8-3917] design core__GB2 has port log_write_addr[19] driven by constant 0
WARNING: [Synth 8-3917] design core__GB2 has port log_write_addr[18] driven by constant 0
WARNING: [Synth 8-3917] design core__GB2 has port log_write_addr[17] driven by constant 0
WARNING: [Synth 8-3917] design core__GB2 has port log_write_addr[16] driven by constant 0
WARNING: [Synth 8-3917] design core__GB2 has port log_write_addr[15] driven by constant 0
WARNING: [Synth 8-3917] design core__GB2 has port log_write_addr[14] driven by constant 0
WARNING: [Synth 8-3917] design core__GB2 has port log_write_addr[13] driven by constant 0
WARNING: [Synth 8-3917] design core__GB2 has port log_write_addr[12] driven by constant 0
WARNING: [Synth 8-3917] design core__GB2 has port log_write_addr[11] driven by constant 0
WARNING: [Synth 8-3917] design core__GB2 has port log_write_addr[10] driven by constant 0
WARNING: [Synth 8-3917] design core__GB2 has port log_write_addr[9] driven by constant 1
INFO: [Synth 8-5784] Optimized 6 bits of RAM "debug_0/maybe_log.log_array_reg" due to constant propagation. Old ram width 256 bits, new ram width 250 bits.
INFO: [Synth 8-7067] Removed DRAM instance dcache_0/i_11/i_243/cache_tags_reg_r1_0_63_44_44 from module partition__6 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dcache_0/i_11/i_243/cache_tags_reg_r1_0_63_45_45 from module partition__6 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dcache_0/i_11/i_243/cache_tags_reg_r1_0_63_46_46 from module partition__6 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dcache_0/i_11/i_243/cache_tags_reg_r1_0_63_47_47 from module partition__6 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dcache_0/i_11/i_243/cache_tags_reg_r2_0_63_44_44 from module partition__6 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dcache_0/i_11/i_243/cache_tags_reg_r2_0_63_45_45 from module partition__6 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dcache_0/i_11/i_243/cache_tags_reg_r2_0_63_46_46 from module partition__6 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dcache_0/i_11/i_243/cache_tags_reg_r2_0_63_47_47 from module partition__6 due to constant propagation
INFO: [Synth 8-7066] Removed 8 DRAM instances from module partition__6 due to constant propagation
INFO: [Synth 8-3886] merging instance 'dcache_0/r1_reg[tlb_hit_way][0]' (FD) to 'dcache_0/dc_log.log_data_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\dc_log.log_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\dc_log.log_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\dc_log.log_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\snoop_wrtag_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\snoop_wrtag_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\snoop_wrtag_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\snoop_wrtag_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\snoop_wrtag_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\snoop_wrtag_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\snoop_wrtag_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\snoop_wrtag_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\snoop_wrtag_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\snoop_wrtag_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\snoop_wrtag_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\snoop_wrtag_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\snoop_wrtag_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\snoop_wrtag_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\snoop_wrtag_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\snoop_wrtag_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\snoop_wrtag_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\snoop_wrtag_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\snoop_wrtag_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\snoop_wrtag_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\snoop_wrtag_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\snoop_wrtag_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\snoop_wrtag_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\snoop_wrtag_reg[43] )
INFO: [Synth 8-3886] merging instance 'dcache_0/r1_reg[req][real_addr][0]' (FDE) to 'dcache_0/r1_reg[req][real_addr][1]'
INFO: [Synth 8-3886] merging instance 'dcache_0/r1_reg[req][real_addr][1]' (FDE) to 'dcache_0/r1_reg[req][real_addr][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\r1_reg[req][real_addr][2] )
INFO: [Synth 8-3886] merging instance 'dcache_0/r1_reg[wb][adr][0]' (FDRE) to 'dcache_0/r1_reg[wb][adr][2]'
INFO: [Synth 8-3886] merging instance 'dcache_0/r1_reg[wb][adr][1]' (FDRE) to 'dcache_0/r1_reg[wb][adr][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache_0/\r1_reg[wb][adr][2] )
INFO: [Synth 8-5546] ROM "decode1_0/n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode1_0/fast_spr_num1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM btc.btc_memory_reg to conserve power
INFO: [Synth 8-3886] merging instance 'fetch1_0/r_int_reg[predicted_nia][0]' (FDRE) to 'fetch1_0/r_int_reg[predicted_nia][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch1_0/\r_int_reg[predicted_nia][1] )
INFO: [Synth 8-3886] merging instance 'decode1_0/si_reg[override_decode][input_carry][0]' (FDRE) to 'decode1_0/si_reg[override_decode][input_carry][1]'
INFO: [Synth 8-3886] merging instance 'decode1_0/si_reg[override_decode][input_carry][1]' (FDRE) to 'decode1_0/si_reg[override_decode][input_reg_b][0]'
INFO: [Synth 8-3886] merging instance 'decode1_0/si_reg[override_decode][input_reg_b][0]' (FDRE) to 'decode1_0/si_reg[override_decode][input_reg_b][1]'
INFO: [Synth 8-3886] merging instance 'decode1_0/si_reg[override_decode][input_reg_b][1]' (FDRE) to 'decode1_0/si_reg[override_decode][input_reg_b][2]'
INFO: [Synth 8-3886] merging instance 'decode1_0/si_reg[override_decode][input_reg_b][2]' (FDRE) to 'decode1_0/si_reg[override_decode][input_reg_b][3]'
INFO: [Synth 8-3886] merging instance 'decode1_0/si_reg[override_decode][input_reg_b][3]' (FDRE) to 'decode1_0/si_reg[override_decode][input_reg_a][0]'
INFO: [Synth 8-3886] merging instance 'decode1_0/si_reg[override_decode][input_reg_a][0]' (FDRE) to 'decode1_0/si_reg[override_decode][input_reg_a][1]'
INFO: [Synth 8-3886] merging instance 'decode1_0/si_reg[override_decode][input_reg_a][1]' (FDRE) to 'decode1_0/si_reg[override_decode][input_reg_a][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decode1_0/si_reg[override_decode][input_reg_a][2] )
INFO: [Synth 8-3886] merging instance 'decode1_0/si_reg[override_decode][insn_type][1]' (FDRE) to 'decode1_0/s_reg[ispro][4]'
INFO: [Synth 8-3886] merging instance 'decode1_0/si_reg[override_decode][insn_type][2]' (FDRE) to 'decode1_0/si_reg[override_decode][insn_type][3]'
INFO: [Synth 8-3886] merging instance 'decode1_0/si_reg[override_decode][insn_type][3]' (FDRE) to 'decode1_0/si_reg[override_decode][insn_type][4]'
INFO: [Synth 8-3886] merging instance 'decode1_0/si_reg[override_decode][insn_type][4]' (FDRE) to 'decode1_0/si_reg[override_decode][insn_type][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decode1_0/si_reg[override_decode][facility] )
INFO: [Synth 8-3886] merging instance 'decode1_0/s_reg[ispro][4]' (FDRE) to 'decode1_0/s_reg[ispro][6]'
INFO: [Synth 8-3886] merging instance 'decode1_0/s_reg[ispro][6]' (FDRE) to 'decode1_0/s_reg[ispr2][4]'
INFO: [Synth 8-3886] merging instance 'decode1_0/s_reg[ispr2][2]' (FDRE) to 'decode1_0/s_reg[ispr2][3]'
INFO: [Synth 8-3886] merging instance 'decode1_0/s_reg[ispr2][4]' (FDRE) to 'decode1_0/s_reg[ispr2][6]'
INFO: [Synth 8-3886] merging instance 'decode1_0/s_reg[ispr2][6]' (FDRE) to 'decode1_0/s_reg[ispr1][4]'
INFO: [Synth 8-3886] merging instance 'decode1_0/s_reg[ispr1][4]' (FDRE) to 'decode1_0/s_reg[ispr1][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decode1_0/s_reg[ispr1][6] )
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][we]' (FDRE) to 'icache_0/r_reg[wb][dat][63]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][sel][0]' (FDSE) to 'icache_0/r_reg[wb][sel][1]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][sel][1]' (FDSE) to 'icache_0/r_reg[wb][sel][2]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][sel][2]' (FDSE) to 'icache_0/r_reg[wb][sel][3]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][sel][3]' (FDSE) to 'icache_0/r_reg[wb][sel][4]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][sel][4]' (FDSE) to 'icache_0/r_reg[wb][sel][5]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][sel][5]' (FDSE) to 'icache_0/r_reg[wb][sel][6]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][sel][6]' (FDSE) to 'icache_0/r_reg[wb][sel][7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (icache_0/\r_reg[wb][sel][7] )
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][dat][0]' (FDRE) to 'icache_0/r_reg[wb][dat][63]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][dat][1]' (FDRE) to 'icache_0/r_reg[wb][dat][63]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][dat][2]' (FDRE) to 'icache_0/r_reg[wb][dat][63]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][dat][3]' (FDRE) to 'icache_0/r_reg[wb][dat][63]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][dat][4]' (FDRE) to 'icache_0/r_reg[wb][dat][63]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][dat][5]' (FDRE) to 'icache_0/r_reg[wb][dat][63]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][dat][6]' (FDRE) to 'icache_0/r_reg[wb][dat][63]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][dat][7]' (FDRE) to 'icache_0/r_reg[wb][dat][63]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][dat][8]' (FDRE) to 'icache_0/r_reg[wb][dat][63]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][dat][9]' (FDRE) to 'icache_0/r_reg[wb][dat][63]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][dat][10]' (FDRE) to 'icache_0/r_reg[wb][dat][63]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][dat][11]' (FDRE) to 'icache_0/r_reg[wb][dat][63]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][dat][12]' (FDRE) to 'icache_0/r_reg[wb][dat][63]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][dat][13]' (FDRE) to 'icache_0/r_reg[wb][dat][63]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][dat][14]' (FDRE) to 'icache_0/r_reg[wb][dat][63]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][dat][15]' (FDRE) to 'icache_0/r_reg[wb][dat][63]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][dat][16]' (FDRE) to 'icache_0/r_reg[wb][dat][63]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][dat][17]' (FDRE) to 'icache_0/r_reg[wb][dat][63]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][dat][18]' (FDRE) to 'icache_0/r_reg[wb][dat][63]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][dat][19]' (FDRE) to 'icache_0/r_reg[wb][dat][63]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][dat][20]' (FDRE) to 'icache_0/r_reg[wb][dat][63]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[wb][dat][21]' (FDRE) to 'icache_0/r_reg[wb][dat][63]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (icache_0/\r_reg[wb][dat][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (icache_0/\r_reg[wb][adr][2] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (icache_0/\icache_log.log_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decode1_0/ri_reg[override_decode][input_reg_a][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decode1_0/ri_reg[override_decode][facility] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decode1_0/r_reg[ispr1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (icache_0/\r_reg[hit_nia][0] )
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][11] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][10] driven by constant 1
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][9] driven by constant 1
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][8] driven by constant 1
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][7] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][6] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][5] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][4] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][3] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][2] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][1] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][0] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][15] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][14] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][13] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][12] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][11] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][10] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][9] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][8] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][7] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][6] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][5] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][2] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][1] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu_multiply_0/r32_1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inverse_est_reg[18] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:19 . Memory (MB): peak = 2798.586 ; gain = 408.734 ; free physical = 460 ; free virtual = 6545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+----------------------------------------+---------------+----------------+
|Module Name | RTL Object                             | Depth x Width | Implemented As | 
+------------+----------------------------------------+---------------+----------------+
|decode1     | decode_op_31_array[0][unit]            | 1024x2        | LUT            | 
|decode1     | decode_op_59_array[0][unit]            | 32x1          | LUT            | 
|decode1     | decode_op_31_array[0][facility]        | 1024x1        | LUT            | 
|decode1     | decode_op_59_array[0][facility]        | 32x1          | LUT            | 
|decode1     | decode_op_31_array[0][insn_type]       | 1024x6        | LUT            | 
|decode1     | decode_op_31_array[0][input_reg_a]     | 1024x2        | LUT            | 
|decode1     | major_decode_rom_array[0][input_reg_a] | 64x2          | LUT            | 
|decode1     | decode_op_31_array[0][input_reg_b]     | 1024x4        | LUT            | 
|decode1     | decode_op_59_array[0][input_reg_b]     | 32x1          | LUT            | 
|decode1     | decode_op_31_array[0][input_reg_c]     | 1024x3        | LUT            | 
|decode1     | decode_op_31_array[0][output_reg_a]    | 1024x3        | LUT            | 
|decode1     | decode_op_31_array[0][input_cr]        | 1024x1        | LUT            | 
|decode1     | decode_op_31_array[0][output_cr]       | 1024x1        | LUT            | 
|decode1     | decode_op_31_array[0][invert_a]        | 1024x1        | LUT            | 
|decode1     | decode_op_31_array[0][invert_out]      | 1024x1        | LUT            | 
|decode1     | decode_op_31_array[0][input_carry]     | 1024x2        | LUT            | 
|decode1     | decode_op_31_array[0][output_carry]    | 1024x1        | LUT            | 
|decode1     | decode_op_31_array[0][length]          | 1024x3        | LUT            | 
|decode1     | decode_op_31_array[0][byte_reverse]    | 1024x1        | LUT            | 
|decode1     | decode_op_31_array[0][sign_extend]     | 1024x1        | LUT            | 
|decode1     | decode_op_31_array[0][update]          | 1024x1        | LUT            | 
|decode1     | decode_op_31_array[0][reserve]         | 1024x1        | LUT            | 
|decode1     | decode_op_31_array[0][is_32bit]        | 1024x1        | LUT            | 
|decode1     | decode_op_31_array[0][is_signed]       | 1024x1        | LUT            | 
|decode1     | decode_op_31_array[0][rc]              | 1024x2        | LUT            | 
|decode1     | decode_op_31_array[0][sgl_pipe]        | 1024x1        | LUT            | 
|decode1     | decode_op_31_array[0][repeat]          | 1024x2        | LUT            | 
|decode2     | result_select[0]                       | 64x3          | LUT            | 
|fpu         | p_0_out                                | 1024x18       | LUT            | 
+------------+----------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dcache_0    | rams[0].way/ram_reg             | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dcache_0    | rams[1].way/ram_reg             | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|core__GB2   | debug_0/maybe_log.log_array_reg | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      | 
|icache_0    | rams[0].way/ram_reg             | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|icache_0    | rams[1].way/ram_reg             | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fetch1_0    | btc.btc_memory_reg              | 1 K x 114(READ_FIRST)  | W |   | 1 K x 114(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      | 
|toplevel    | bram0/ram_0/memory_reg          | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------------------+----------------+----------------------+----------------------------+
|Module Name | RTL Object                    | Inference      | Size (Depth x Width) | Primitives                 | 
+------------+-------------------------------+----------------+----------------------+----------------------------+
|dcache_0    | dtlb_tags_reg                 | User Attribute | 64 x 92              | RAM64X1D x 2	RAM64M x 30	  | 
|dcache_0    | dtlb_ptes_reg                 | User Attribute | 64 x 128             | RAM64X1D x 2	RAM64M x 42	  | 
|dcache_0    | cache_tags_reg                | User Attribute | 64 x 92              | RAM64X1D x 184	            | 
|icache_0    | itlb_ptes_reg                 | User Attribute | 64 x 56              | RAM64X1D x 2	RAM64M x 18	  | 
|icache_0    | cache_tags_reg                | User Attribute | 64 x 90              | RAM64X1D x 180	            | 
|icache_0    | itlb_tags_reg                 | User Attribute | 64 x 46              | RAM64X1D x 1	RAM64M x 15	  | 
|core__GB3   | register_file_0/registers_reg | Implied        | 128 x 64             | RAM64X1D x 6	RAM64M x 126	 | 
+------------+-------------------------------+----------------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:23 . Memory (MB): peak = 2798.586 ; gain = 408.734 ; free physical = 285 ; free virtual = 6400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:28 . Memory (MB): peak = 2798.586 ; gain = 408.734 ; free physical = 250 ; free virtual = 6369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dcache_0    | rams[0].way/ram_reg             | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dcache_0    | rams[1].way/ram_reg             | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|core__GB2   | debug_0/maybe_log.log_array_reg | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      | 
|icache_0    | rams[0].way/ram_reg             | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|icache_0    | rams[1].way/ram_reg             | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fetch1_0    | btc.btc_memory_reg              | 1 K x 114(READ_FIRST)  | W |   | 1 K x 114(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      | 
|toplevel    | bram0/ram_0/memory_reg          | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+-------------------------------+----------------+----------------------+----------------------------+
|Module Name | RTL Object                    | Inference      | Size (Depth x Width) | Primitives                 | 
+------------+-------------------------------+----------------+----------------------+----------------------------+
|dcache_0    | dtlb_tags_reg                 | User Attribute | 64 x 92              | RAM64X1D x 2	RAM64M x 30	  | 
|dcache_0    | dtlb_ptes_reg                 | User Attribute | 64 x 128             | RAM64X1D x 2	RAM64M x 42	  | 
|dcache_0    | cache_tags_reg                | User Attribute | 64 x 92              | RAM64X1D x 184	            | 
|icache_0    | itlb_ptes_reg                 | User Attribute | 64 x 56              | RAM64X1D x 2	RAM64M x 18	  | 
|icache_0    | cache_tags_reg                | User Attribute | 64 x 90              | RAM64X1D x 180	            | 
|icache_0    | itlb_tags_reg                 | User Attribute | 64 x 46              | RAM64X1D x 1	RAM64M x 15	  | 
|core__GB3   | register_file_0/registers_reg | Implied        | 128 x 64             | RAM64X1D x 6	RAM64M x 126	 | 
+------------+-------------------------------+----------------+----------------------+----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance processori_3/debug_0/maybe_log.log_array_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processori_3/debug_0/maybe_log.log_array_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processori_3/debug_0/maybe_log.log_array_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processori_3/debug_0/maybe_log.log_array_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0i_5/bram0/ram_0/memory_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0i_5/bram0/ram_0/memory_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0i_5/bram0/ram_0/memory_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0i_5/bram0/ram_0/memory_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_157/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_157/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_71/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_71/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_157/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_157"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_71/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_71/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_157/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_157/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_71"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_234/O (LUT4)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_234/I3 (LUT4)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_157/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_157/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I3 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_234"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_151/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_151/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_148/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_148/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_147/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_147/I1 (LUT2)
     6: processori_1/\soc0/processor/execute1_0/random_0 /i_231/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     7: processori_1/\soc0/processor/execute1_0/random_0 /i_231/I1 (LUT2)
     8: processori_1/\soc0/processor/execute1_0/random_0 /i_64/O (LUT6)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     9: processori_1/\soc0/processor/execute1_0/random_0 /i_64/I5 (LUT6)
    10: processori_1/\soc0/processor/execute1_0/random_0 /i_234/O (LUT4)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
    11: processori_1/\soc0/processor/execute1_0/random_0 /i_234/I2 (LUT4)
    12: processori_1/\soc0/processor/execute1_0/random_0 /i_156/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
    13: processori_1/\soc0/processor/execute1_0/random_0 /i_156/I1 (LUT2)
    14: processori_1/\soc0/processor/execute1_0/random_0 /i_71/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
    15: processori_1/\soc0/processor/execute1_0/random_0 /i_71/I0 (LUT2)
    16: processori_1/\soc0/processor/execute1_0/random_0 /i_156/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_151"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_148/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_148/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_147/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_147/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_231/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_231/I1 (LUT2)
     6: processori_1/\soc0/processor/execute1_0/random_0 /i_64/O (LUT6)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     7: processori_1/\soc0/processor/execute1_0/random_0 /i_64/I5 (LUT6)
     8: processori_1/\soc0/processor/execute1_0/random_0 /i_234/O (LUT4)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     9: processori_1/\soc0/processor/execute1_0/random_0 /i_234/I2 (LUT4)
    10: processori_1/\soc0/processor/execute1_0/random_0 /i_156/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
    11: processori_1/\soc0/processor/execute1_0/random_0 /i_156/I1 (LUT2)
    12: processori_1/\soc0/processor/execute1_0/random_0 /i_71/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
    13: processori_1/\soc0/processor/execute1_0/random_0 /i_71/I0 (LUT2)
    14: processori_1/\soc0/processor/execute1_0/random_0 /i_156/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_148"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_149/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_149/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_146/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_146/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_148/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_148/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_149"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_148/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_148/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_150/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_150/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_151/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_151/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_150"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_151/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_151/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_151/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_151/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_152/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_152/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_145/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_145/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_151/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_151/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_152"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_151/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_151/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_151/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_151/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_155/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_155/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_151/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_151/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_155"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_153/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_153/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_69/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_69/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_151/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_151/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_153"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_152/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_152/I0 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_68/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_68/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_151/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_151/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I0 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_152"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_156/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_156/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_71/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_71/I0 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_156/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_156"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_156/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_156/I0 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_155/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_155/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I0 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_156"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_160/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_160/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_156/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_156/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_160"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_161/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_161/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_75/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_75/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_161/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_161"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_160/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_160/I0 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_74/O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_74/I2 (LUT3)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_160/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I0 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_160"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_160/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_160/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_160/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_160/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_164/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_160/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_160/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_164"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_162/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_162/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_143/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_143/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_160/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_160/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_162"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_161/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_161/I0 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_76/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_76/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_160/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_160/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I0 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_161"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_160/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_160/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_156/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_156/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_159/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_159/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_160/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_160/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_159"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_157/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_157/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_164/I0 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_77/O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_77/I2 (LUT3)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I0 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_164"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_165/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_165/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_78/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_78/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_165/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_165"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_169/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_169/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_237/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_237/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_169/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_169"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_171/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_171/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_172/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_172/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_171"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_169/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_169/I0 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_168/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_168/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_81/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_81/I1 (LUT2)
     6: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     7: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I0 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_169"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_168/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_168/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_81/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_81/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_168"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_167/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_167/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_80/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_80/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_167"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_166/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_166/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_142/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_142/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_166"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_165/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_165/I0 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_79/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_79/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_164/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I0 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_165"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_172/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_172/I0 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_84/O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_84/I2 (LUT3)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_172/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I0 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_172"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_233/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_233/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_85/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_85/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_233/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_233"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_172/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_172/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_172/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_172/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_172/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_172/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_172/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_172/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_175/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_175/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_172/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_172/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_175"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_176/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_176/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_88/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_88/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_176/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_176"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_175/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_175/I0 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_87/O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_87/I2 (LUT3)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_175/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I0 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_175"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_175/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_175/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_175/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_175/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_175/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_175/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_175/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_175/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_180/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_180/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_175/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_175/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_180"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_180/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_180/I0 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_92/O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_92/I2 (LUT3)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_182/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_182/I1 (LUT2)
     6: processori_1/\soc0/processor/execute1_0/random_0 /i_181/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     7: processori_1/\soc0/processor/execute1_0/random_0 /i_181/I1 (LUT2)
     8: processori_1/\soc0/processor/execute1_0/random_0 /i_93/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     9: processori_1/\soc0/processor/execute1_0/random_0 /i_93/I1 (LUT2)
    10: processori_1/\soc0/processor/execute1_0/random_0 /i_180/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I0 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_180"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_180/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_180/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_185/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_180/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_180/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_185"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_186/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_186/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_95/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_95/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_186/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_186"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_185/I0 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_94/O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_94/I2 (LUT3)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I0 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_185"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_101/O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_101/I2 (LUT3)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_196/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_196/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_101/O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I2 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_101"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_195/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_101/O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_101/I1 (LUT3)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_195"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_195/I0 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_194/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_194/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_113/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_113/I1 (LUT2)
     6: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     7: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I0 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_195"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_113/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_113/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_113"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_207/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_207/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_113/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_113/I0 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_207"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_113/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_113/I0 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I0 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_113"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_209/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_209/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_113/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_113/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_209"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_209/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_209/I0 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_239/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_239/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_210/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_210/I1 (LUT2)
     6: processori_1/\soc0/processor/execute1_0/random_0 /i_134/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     7: processori_1/\soc0/processor/execute1_0/random_0 /i_134/I1 (LUT2)
     8: processori_1/\soc0/processor/execute1_0/random_0 /i_209/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Inferred a: "set_disable_timing -from I0 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_209"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_209/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_209/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_209/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_209/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_209/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_209/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:12]
INFO: [Common 17-14] Message 'Synth 8-295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_215/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_209/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_209/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_215"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_216/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_216/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_119/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_119/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_216/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_216"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_215/I0 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_118/O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_118/I2 (LUT3)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
Inferred a: "set_disable_timing -from I0 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_215"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_227/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_227/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_227"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_229/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_229/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_128/O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_128/I2 (LUT3)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_229"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_232/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_232/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_232"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_231/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_231/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_64/O (LUT6)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_64/I5 (LUT6)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_234/O (LUT4)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_234/I2 (LUT4)
     6: processori_1/\soc0/processor/execute1_0/random_0 /i_156/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     7: processori_1/\soc0/processor/execute1_0/random_0 /i_156/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_231"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_228/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_228/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_232/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_232/I0 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_229/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_229/I0 (LUT2)
     6: processori_1/\soc0/processor/execute1_0/random_0 /i_228/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_228"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_226/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_226/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_126/O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_126/I2 (LUT3)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_227/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_227/I0 (LUT2)
     6: processori_1/\soc0/processor/execute1_0/random_0 /i_226/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_226"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_225/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_225/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_227/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_227/I0 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_226/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_226/I0 (LUT2)
     6: processori_1/\soc0/processor/execute1_0/random_0 /i_225/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_225"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_224/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_224/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_125/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_125/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_224"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_223/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_223/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_130/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_130/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_223"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_222/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_222/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_124/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_124/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_222"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_221/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_221/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_123/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_123/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_221"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_220/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_220/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_131/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_131/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_220"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_219/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_219/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_122/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_122/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_219"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_218/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_218/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_121/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_121/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_218"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_217/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_217/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_132/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_132/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_217"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_216/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_216/I0 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_120/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_120/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Inferred a: "set_disable_timing -from I0 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_216"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_214/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_214/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_215/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_214"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_213/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_213/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_133/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_133/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_209/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_209/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_213"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_212/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_212/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_116/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_116/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_209/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_209/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_212"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_211/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_211/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_115/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_115/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_209/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_209/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_211"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_210/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_210/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_134/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_134/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_209/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_209/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_210"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_209/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_209/O (LUT2)
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_210/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_210/I0 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_114/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_114/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_209/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_209/O (LUT2)
Inferred a: "set_disable_timing -from I0 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_210"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_208/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_208/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_209/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_209/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_208"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_206/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_206/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_102/O (LUT4)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_102/I3 (LUT4)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_207/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_207/I0 (LUT2)
     6: processori_1/\soc0/processor/execute1_0/random_0 /i_206/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_206"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_205/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_205/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_207/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_207/I0 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_206/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_206/I0 (LUT2)
     6: processori_1/\soc0/processor/execute1_0/random_0 /i_205/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_205"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_204/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_204/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_104/O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_104/I2 (LUT3)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_204"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_203/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_203/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_105/O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_105/I2 (LUT3)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_203"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_202/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_202/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_106/O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_106/I2 (LUT3)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_202"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_201/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_201/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_107/O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_107/I2 (LUT3)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_201"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_200/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_200/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_108/O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_108/I2 (LUT3)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_200"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_199/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_199/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_109/O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_109/I2 (LUT3)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_199"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_198/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_198/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_110/O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_110/I2 (LUT3)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_198"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_197/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_197/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_111/O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_111/I2 (LUT3)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_197"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_196/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_196/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_101/O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_101/I1 (LUT3)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_196"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_195/O (LUT2)
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_194/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_194/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_113/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_113/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_194"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_193/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_193/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_135/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_135/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_193"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_192/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_192/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_100/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_100/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_192"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_191/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_191/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_99/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_99/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_191"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_190/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_190/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_136/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_136/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_190"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_189/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_189/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_98/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_98/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_189"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_188/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_188/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_97/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_97/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_188"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_187/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_187/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_137/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_137/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_187"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_186/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_186/I0 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_96/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_96/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
Inferred a: "set_disable_timing -from I0 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_186"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_184/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_184/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_185/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_184"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_183/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_183/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_138/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_138/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_180/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_180/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_183"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_181/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_181/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_93/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_93/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_180/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_180/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_181"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_182/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_182/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_181/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_181/I0 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_182/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_182"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_180/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_180/O (LUT2)
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_180/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_180/O (LUT2)
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_179/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_179/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_180/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_180/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_179"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_178/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_178/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_90/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_90/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_175/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_175/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_178"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_177/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_177/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_139/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_139/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_175/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_175/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_177"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_176/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_176/I0 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_89/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_89/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_175/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_175/O (LUT2)
Inferred a: "set_disable_timing -from I0 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_176"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_174/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_174/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_175/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_175/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_174"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_173/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_173/I1 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_140/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_140/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_172/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_172/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_173"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_233/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_233/I0 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_86/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_86/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_172/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_172/O (LUT2)
Inferred a: "set_disable_timing -from I0 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_233"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_171/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_171/O (LUT2)
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_148/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_148/O (LUT2)
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_147/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_147/I0 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_129/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_129/I1 (LUT2)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_148/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: processori_1/\soc0/processor/execute1_0/random_0 /i_148/O (LUT2)
Inferred a: "set_disable_timing -from I0 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_147"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_151/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_151/I0 (LUT2)
     2: processori_1/\soc0/processor/execute1_0/random_0 /i_67/O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: processori_1/\soc0/processor/execute1_0/random_0 /i_67/I1 (LUT3)
     4: processori_1/\soc0/processor/execute1_0/random_0 /i_151/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
Inferred a: "set_disable_timing -from I0 -to O processori_1/\soc0/processor/execute1_0/random_0 /i_151"
Found timing loop:
     0: processori_1/\soc0/processor/execute1_0/random_0 /i_156/O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: processori_1/\soc0/processor/execute1_0/random_0 /i_156/O (LUT2)
INFO: [Synth 8-7052] The timing for the instance processori_4/soc0/processor/icache_0/rams[0].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processori_4/soc0/processor/icache_0/rams[1].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processori_4/soc0/processor/fetch1_0/btc.btc_memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processori_4/soc0/processor/fetch1_0/btc.btc_memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processori_4/soc0/processor/fetch1_0/btc.btc_memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:36 . Memory (MB): peak = 2798.586 ; gain = 408.734 ; free physical = 281 ; free virtual = 6025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance soc0/processor/debug_0/maybe_log.log_array_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/processor/debug_0/maybe_log.log_array_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/processor/debug_0/maybe_log.log_array_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/processor/debug_0/maybe_log.log_array_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/processor/icache_0/rams[0].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/processor/icache_0/rams[1].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/processor/fetch1_0/btc.btc_memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/processor/fetch1_0/btc.btc_memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/processor/fetch1_0/btc.btc_memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/bram0/ram_0/memory_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/bram0/ram_0/memory_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/bram0/ram_0/memory_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/bram0/ram_0/memory_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:39 . Memory (MB): peak = 2798.586 ; gain = 408.734 ; free physical = 256 ; free virtual = 6025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:39 . Memory (MB): peak = 2798.586 ; gain = 408.734 ; free physical = 256 ; free virtual = 6025
---------------------------------------------------------------------------------
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[57]_i_2 /O (LUT5)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[57]_i_2 /I4 (LUT5)
     2: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_1 /O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_1 /I2 (LUT3)
     4: \soc0/processor/execute1_0/random_0 /\ro_reg[57]_i_2 /O (LUT5)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
Inferred a: "set_disable_timing -from I4 -to O \soc0/processor/execute1_0/random_0 /\ro_reg[57]_i_2 "
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 /O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 /I1 (LUT2)
     2: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 /O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 "
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 /O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 /I0 (LUT2)
     2: \soc0/processor/execute1_0/random_0 /\ro_reg[32]_i_2 /O (LUT5)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: \soc0/processor/execute1_0/random_0 /\ro_reg[32]_i_2 /I4 (LUT5)
     4: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 /O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
Inferred a: "set_disable_timing -from I0 -to O \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 "
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[31]_i_3 /O (LUT6)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[31]_i_3 /I5 (LUT6)
     2: \soc0/processor/execute1_0/random_0 /\ro_reg[31]_i_5 /O (LUT6)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: \soc0/processor/execute1_0/random_0 /\ro_reg[31]_i_5 /I5 (LUT6)
     4: \soc0/processor/execute1_0/random_0 /\ro_reg[31]_i_3 /O (LUT6)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
Inferred a: "set_disable_timing -from I5 -to O \soc0/processor/execute1_0/random_0 /\ro_reg[31]_i_3 "
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[31]_i_3 /O (LUT6)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[31]_i_3 /I2 (LUT6)
     2: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_2 /O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_2 /I1 (LUT2)
     4: \soc0/processor/execute1_0/random_0 /\ro_reg[35]_i_2 /O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: \soc0/processor/execute1_0/random_0 /\ro_reg[35]_i_2 /I2 (LUT3)
     6: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_1 /O (LUT4)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     7: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_1 /I3 (LUT4)
     8: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 /O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     9: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 /O (LUT2)
Inferred a: "set_disable_timing -from I2 -to O \soc0/processor/execute1_0/random_0 /\ro_reg[31]_i_3 "
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[31]_i_2 /O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[31]_i_2 /I2 (LUT3)
     2: \soc0/processor/execute1_0/random_0 /\ro_reg[31]_i_3 /O (LUT6)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: \soc0/processor/execute1_0/random_0 /\ro_reg[31]_i_3 /I1 (LUT6)
     4: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 /O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 /O (LUT2)
Inferred a: "set_disable_timing -from I2 -to O \soc0/processor/execute1_0/random_0 /\ro_reg[31]_i_2 "
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[32]_i_2 /O (LUT5)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[32]_i_2 /I4 (LUT5)
     2: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 /O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 /O (LUT2)
Inferred a: "set_disable_timing -from I4 -to O \soc0/processor/execute1_0/random_0 /\ro_reg[32]_i_2 "
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[63]_i_2 /O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[63]_i_2 /I2 (LUT3)
     2: \soc0/processor/execute1_0/random_0 /\ro_reg[57]_i_2 /O (LUT5)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: \soc0/processor/execute1_0/random_0 /\ro_reg[57]_i_2 /I3 (LUT5)
     4: \soc0/processor/execute1_0/random_0 /\ro_reg[57]_i_2 /O (LUT5)
Inferred a: "set_disable_timing -from I2 -to O \soc0/processor/execute1_0/random_0 /\ro_reg[63]_i_2 "
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[63]_i_1 /O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[63]_i_1 /I1 (LUT2)
     2: \soc0/processor/execute1_0/random_0 /\ro_reg[63]_i_2 /O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: \soc0/processor/execute1_0/random_0 /\ro_reg[63]_i_2 /I1 (LUT3)
     4: \soc0/processor/execute1_0/random_0 /\ro_reg[63]_i_2 /O (LUT3)
Inferred a: "set_disable_timing -from I1 -to O \soc0/processor/execute1_0/random_0 /\ro_reg[63]_i_1 "
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[31]_i_3 /O (LUT6)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[31]_i_3 /I1 (LUT6)
     2: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 /O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 /O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O \soc0/processor/execute1_0/random_0 /\ro_reg[31]_i_3 "
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[62]_i_2 /O (LUT4)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[62]_i_2 /I3 (LUT4)
     2: \soc0/processor/execute1_0/random_0 /\ro_reg[31]_i_3 /O (LUT6)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: \soc0/processor/execute1_0/random_0 /\ro_reg[31]_i_3 /I0 (LUT6)
     4: \soc0/processor/execute1_0/random_0 /\ro_reg[35]_i_2 /O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: \soc0/processor/execute1_0/random_0 /\ro_reg[35]_i_2 /I2 (LUT3)
     6: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_1 /O (LUT4)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     7: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_1 /I3 (LUT4)
     8: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 /O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     9: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 /O (LUT2)
Inferred a: "set_disable_timing -from I3 -to O \soc0/processor/execute1_0/random_0 /\ro_reg[62]_i_2 "
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_2 /O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_2 /I1 (LUT2)
     2: \soc0/processor/execute1_0/random_0 /\ro_reg[35]_i_2 /O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: \soc0/processor/execute1_0/random_0 /\ro_reg[35]_i_2 /I2 (LUT3)
     4: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_1 /O (LUT4)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_1 /I3 (LUT4)
     6: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 /O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     7: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 /O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_2 "
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_1 /O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_1 /I2 (LUT3)
     2: \soc0/processor/execute1_0/random_0 /\ro_reg[57]_i_2 /O (LUT5)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: \soc0/processor/execute1_0/random_0 /\ro_reg[57]_i_2 /I3 (LUT5)
     4: \soc0/processor/execute1_0/random_0 /\ro_reg[57]_i_2 /O (LUT5)
Inferred a: "set_disable_timing -from I2 -to O \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_1 "
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_1 /O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_1 /I1 (LUT3)
     2: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_2 /O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_2 /I0 (LUT2)
     4: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_2 /O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_1 "
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[57]_i_2 /O (LUT5)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[57]_i_2 /I3 (LUT5)
     2: \soc0/processor/execute1_0/random_0 /\ro_reg[57]_i_2 /O (LUT5)
Inferred a: "set_disable_timing -from I3 -to O \soc0/processor/execute1_0/random_0 /\ro_reg[57]_i_2 "
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[63]_i_2 /O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[63]_i_2 /I1 (LUT3)
     2: \soc0/processor/execute1_0/random_0 /\ro_reg[63]_i_2 /O (LUT3)
Inferred a: "set_disable_timing -from I1 -to O \soc0/processor/execute1_0/random_0 /\ro_reg[63]_i_2 "
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_2 /O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_2 /I0 (LUT2)
     2: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_2 /O (LUT2)
Inferred a: "set_disable_timing -from I0 -to O \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_2 "
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 /O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 /O (LUT2)
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[35]_i_2 /O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[35]_i_2 /I2 (LUT3)
     2: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_1 /O (LUT4)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_1 /I3 (LUT4)
     4: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 /O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 /O (LUT2)
Inferred a: "set_disable_timing -from I2 -to O \soc0/processor/execute1_0/random_0 /\ro_reg[35]_i_2 "
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_1 /O (LUT4)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_1 /I3 (LUT4)
     2: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 /O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_2 /O (LUT2)
Inferred a: "set_disable_timing -from I3 -to O \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_1 "
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[32]_i_2 /O (LUT5)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[32]_i_2 /I1 (LUT5)
     2: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_1 /O (LUT4)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: \soc0/processor/execute1_0/random_0 /\ro_reg[34]_i_1 /I2 (LUT4)
     4: \soc0/processor/execute1_0/random_0 /\ro_reg[35]_i_2 /O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     5: \soc0/processor/execute1_0/random_0 /\ro_reg[35]_i_2 /I1 (LUT3)
     6: \soc0/processor/execute1_0/random_0 /\ro_reg[35]_i_2 /O (LUT3)
Inferred a: "set_disable_timing -from I1 -to O \soc0/processor/execute1_0/random_0 /\ro_reg[32]_i_2 "
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[35]_i_2 /O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[35]_i_2 /I1 (LUT3)
     2: \soc0/processor/execute1_0/random_0 /\ro_reg[35]_i_2 /O (LUT3)
Inferred a: "set_disable_timing -from I1 -to O \soc0/processor/execute1_0/random_0 /\ro_reg[35]_i_2 "
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_2 /O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_2 /O (LUT2)
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_1 /O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_1 /I0 (LUT3)
     2: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_1 /O (LUT3)
Inferred a: "set_disable_timing -from I0 -to O \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_1 "
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[35]_i_2 /O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[35]_i_2 /I0 (LUT3)
     2: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_1 /O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_1 /O (LUT3)
Inferred a: "set_disable_timing -from I0 -to O \soc0/processor/execute1_0/random_0 /\ro_reg[35]_i_2 "
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_1 /O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_1 /O (LUT3)
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_2 /O (LUT2)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_2 /O (LUT2)
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_1 /O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[56]_i_1 /O (LUT3)
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[57]_i_2 /O (LUT5)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[57]_i_2 /I2 (LUT5)
     2: \soc0/processor/execute1_0/random_0 /\ro_reg[63]_i_2 /O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     3: \soc0/processor/execute1_0/random_0 /\ro_reg[63]_i_2 /O (LUT3)
Inferred a: "set_disable_timing -from I2 -to O \soc0/processor/execute1_0/random_0 /\ro_reg[57]_i_2 "
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[63]_i_2 /O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[63]_i_2 /O (LUT3)
Found timing loop:
     0: \soc0/processor/execute1_0/random_0 /\ro_reg[63]_i_2 /O (LUT3)
      [/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.srcs/sources_1/new/fpga-random.vhdl:32]
     1: \soc0/processor/execute1_0/random_0 /\ro_reg[63]_i_2 /O (LUT3)
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:42 . Memory (MB): peak = 2798.586 ; gain = 408.734 ; free physical = 252 ; free virtual = 6021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:42 . Memory (MB): peak = 2798.586 ; gain = 408.734 ; free physical = 252 ; free virtual = 6021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:42 . Memory (MB): peak = 2798.586 ; gain = 408.734 ; free physical = 251 ; free virtual = 6021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:42 . Memory (MB): peak = 2798.586 ; gain = 408.734 ; free physical = 251 ; free virtual = 6021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_wiz  |     1|
|2     |CARRY4   |   609|
|3     |DSP48E1  |    32|
|8     |LUT1     |   430|
|9     |LUT2     |  1290|
|10    |LUT3     |  2520|
|11    |LUT4     |  3004|
|12    |LUT5     |  2883|
|13    |LUT6     |  8446|
|14    |MUXF7    |   611|
|15    |MUXF8    |   171|
|16    |RAM64M   |   223|
|17    |RAM64X1D |   365|
|18    |RAMB18E1 |     2|
|20    |RAMB36E1 |    14|
|27    |FDRE     |  8658|
|28    |FDSE     |    41|
|29    |IBUF     |     5|
|30    |OBUFT    |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:42 . Memory (MB): peak = 2798.586 ; gain = 408.734 ; free physical = 251 ; free virtual = 6021
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 131 critical warnings and 356 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:10 ; elapsed = 00:01:43 . Memory (MB): peak = 2798.586 ; gain = 251.984 ; free physical = 4964 ; free virtual = 10734
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:47 . Memory (MB): peak = 2798.586 ; gain = 408.734 ; free physical = 4972 ; free virtual = 10734
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2798.586 ; gain = 0.000 ; free physical = 4957 ; free virtual = 10719
INFO: [Netlist 29-17] Analyzing 2027 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2822.598 ; gain = 0.000 ; free physical = 4917 ; free virtual = 10679
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 588 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 223 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 365 instances

INFO: [Common 17-83] Releasing license: Synthesis
328 Infos, 150 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:52 . Memory (MB): peak = 2822.598 ; gain = 432.887 ; free physical = 5114 ; free virtual = 10875
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/varun/coding/projects/openpower/microwatt/microwatt-soc-minimal/microwatt-soc-minimal.runs/synth_1/toplevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file toplevel_utilization_synth.rpt -pb toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  3 09:31:26 2022...
