design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/sequential_multiplier_32x32,sequential_multiplier_32x32,ejecucion_32x32,flow completed,0h4m9s0ms,0h2m48s0ms,117109.50837042871,0.115105939625,5855.475418521436,5.17,-1,601.44,503,0,0,0,0,0,0,0,12,12,0,-1,-1,46986,4576,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,41073256.0,0.0,13.11,14.24,0.4,0.0,0.0,356,1607,50,1301,0,0,0,455,19,0,22,35,53,35,34,66,138,74,14,7268,1440,22,1623,674,11027,103496.7616,-1,-1,-1,0.00159,0.00179,8.98e-09,-1,-1,-1,3.76,10.0,100.0,10.0,1,5,153.18,153.6,0.3,1,10,0.15,0,sky130_fd_sc_hd,AREA 0
