============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Jan 27 2020  11:17:14 pm
  Module:                 INTER_6
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Instance                Module          Cells  Cell Area  Net Area   Total Area 
---------------------------------------------------------------------------------------
INTER_6                                        49326     233857    105867       339724 
  gen_filter[1].U_S0  filter_6_bit_width10_1    1440       6554      2886         9439 
  gen_filter[31].U_S0 filter_6_bit_width10_31   1440       6553      2886         9439 
  gen_filter[0].U_S0  filter_6_bit_width10      1442       6546      2891         9437 
  gen_filter[32].U_S0 filter_6_bit_width10_32   1440       6541      2886         9427 
  gen_filter[26].U_S0 filter_6_bit_width10_26   1436       6530      2868         9398 
  gen_filter[22].U_S0 filter_6_bit_width10_22   1436       6530      2868         9398 
  gen_filter[21].U_S0 filter_6_bit_width10_21   1436       6530      2868         9398 
  gen_filter[20].U_S0 filter_6_bit_width10_20   1436       6530      2868         9398 
  gen_filter[18].U_S0 filter_6_bit_width10_18   1436       6530      2868         9398 
  gen_filter[17].U_S0 filter_6_bit_width10_17   1436       6530      2868         9398 
  gen_filter[15].U_S0 filter_6_bit_width10_15   1436       6530      2868         9398 
  gen_filter[14].U_S0 filter_6_bit_width10_14   1436       6530      2868         9398 
  gen_filter[13].U_S0 filter_6_bit_width10_13   1436       6530      2868         9398 
  gen_filter[12].U_S0 filter_6_bit_width10_12   1436       6530      2868         9398 
  gen_filter[11].U_S0 filter_6_bit_width10_11   1436       6530      2868         9398 
  gen_filter[10].U_S0 filter_6_bit_width10_10   1436       6530      2868         9398 
  gen_filter[9].U_S0  filter_6_bit_width10_9    1436       6530      2868         9398 
  gen_filter[8].U_S0  filter_6_bit_width10_8    1436       6530      2868         9398 
  gen_filter[7].U_S0  filter_6_bit_width10_7    1436       6530      2868         9398 
  gen_filter[6].U_S0  filter_6_bit_width10_6    1436       6530      2868         9398 
  gen_filter[5].U_S0  filter_6_bit_width10_5    1436       6530      2868         9398 
  gen_filter[29].U_S0 filter_6_bit_width10_29   1436       6529      2868         9398 
  gen_filter[27].U_S0 filter_6_bit_width10_27   1436       6529      2868         9398 
  gen_filter[25].U_S0 filter_6_bit_width10_25   1436       6529      2868         9398 
  gen_filter[24].U_S0 filter_6_bit_width10_24   1436       6529      2868         9398 
  gen_filter[23].U_S0 filter_6_bit_width10_23   1436       6529      2868         9398 
  gen_filter[19].U_S0 filter_6_bit_width10_19   1436       6529      2868         9398 
  gen_filter[16].U_S0 filter_6_bit_width10_16   1436       6529      2868         9398 
  gen_filter[3].U_S0  filter_6_bit_width10_3    1436       6529      2868         9398 
  gen_filter[4].U_S0  filter_6_bit_width10_4    1436       6529      2868         9397 
  gen_filter[2].U_S0  filter_6_bit_width10_2    1436       6529      2868         9397 
  gen_filter[30].U_S0 filter_6_bit_width10_30   1436       6528      2868         9397 
  gen_filter[28].U_S0 filter_6_bit_width10_28   1436       6528      2868         9396 
