Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jan  9 15:34:51 2023
| Host         : DESKTOP-3OP70KP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Project_vDatamemory_Datapath_IP_vDataMem_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of Project_vDatamemory_Datapath_IP_vDataMem_0_0 (xilinx.com:user:Datapath_IP_vDataMemoryInit:1.0) from (Rev. 4) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'Project_vDatamemory_Datapath_IP_vDataMem_0_0'. These changes may impact your design.


-Upgrade has removed port 'Decoder_out'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jan  9 15:32:59 2023
| Host         : DESKTOP-3OP70KP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Project_vDatamemory_Datapath_IP_vDataMem_0_0'

1. Summary
----------

SUCCESS in the conversion of Project_vDatamemory_Datapath_IP_vDataMem_0_0 (xilinx.com:user:Datapath_IP_vDataMemoryInit:1.0 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jan  8 03:27:25 2023
| Host         : DESKTOP-3OP70KP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Project_vDatamemory_Datapath_IP_vDataMem_0_0'

1. Summary
----------

SUCCESS in the upgrade of Project_vDatamemory_Datapath_IP_vDataMem_0_0 (xilinx.com:user:Datapath_IP_vDataMemoryInit:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jan  8 03:03:36 2023
| Host         : DESKTOP-3OP70KP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Project_vDatamemory_Datapath_IP_vDataMem_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of Project_vDatamemory_Datapath_IP_vDataMem_0_0 (xilinx.com:user:Datapath_IP_vDataMemoryInit:1.0) from (Rev. 2) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'Project_vDatamemory_Datapath_IP_vDataMem_0_0'. These changes may impact your design.


-Upgrade has added port 'Decoder_out'


