Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: work_3_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "work_3_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "work_3_top"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : work_3_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "work_3_top.v" in library work
Module <work_3_top> compiled
No errors in compilation
Analysis of file <"work_3_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <work_3_top> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <work_3_top>.
WARNING:Xst:905 - "work_3_top.v" line 61: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <cnt>
Module <work_3_top> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <work_3_top>.
    Related source file is "work_3_top.v".
WARNING:Xst:737 - Found 1-bit latch for signal <cnt>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <clk100hz>.
    Found 1-bit adder for signal <cnt$add0000> created at line 67.
    Found 32-bit up counter for signal <cnt2>.
    Found 1-bit register for signal <key1>.
    Found 1-bit register for signal <key2>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <work_3_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 1-bit adder                                           : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 3
 1-bit register                                        : 3
# Latches                                              : 1
 1-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 1-bit adder                                           : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Latches                                              : 1
 1-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <work_3_top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block work_3_top, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : work_3_top.ngr
Top Level Output File Name         : work_3_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 116
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 31
#      LUT2                        : 1
#      LUT4                        : 8
#      MUXCY                       : 39
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 36
#      FD                          : 2
#      FDE                         : 1
#      FDR                         : 31
#      FDS                         : 1
#      LD                          : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       23  out of    960     2%  
 Number of Slice Flip Flops:             36  out of   1920     1%  
 Number of 4 input LUTs:                 43  out of   1920     2%  
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of     83    12%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_50mhz                          | BUFGP                  | 33    |
clk100hz                           | NONE(key1)             | 2     |
key_out(key_out1:O)                | NONE(*)(cnt)           | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.528ns (Maximum Frequency: 220.868MHz)
   Minimum input arrival time before clock: 1.731ns
   Maximum output required time after clock: 4.295ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50mhz'
  Clock period: 4.528ns (frequency: 220.868MHz)
  Total number of paths / destination ports: 1585 / 66
-------------------------------------------------------------------------
Delay:               4.528ns (Levels of Logic = 9)
  Source:            cnt2_8 (FF)
  Destination:       cnt2_0 (FF)
  Source Clock:      clk_50mhz rising
  Destination Clock: clk_50mhz rising

  Data Path: cnt2_8 to cnt2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  cnt2_8 (cnt2_8)
     LUT4:I0->O            1   0.612   0.000  cnt2_cmp_eq0000_wg_lut<0> (cnt2_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  cnt2_cmp_eq0000_wg_cy<0> (cnt2_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  cnt2_cmp_eq0000_wg_cy<1> (cnt2_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  cnt2_cmp_eq0000_wg_cy<2> (cnt2_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  cnt2_cmp_eq0000_wg_cy<3> (cnt2_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  cnt2_cmp_eq0000_wg_cy<4> (cnt2_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  cnt2_cmp_eq0000_wg_cy<5> (cnt2_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  cnt2_cmp_eq0000_wg_cy<6> (cnt2_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.289   1.073  cnt2_cmp_eq0000_wg_cy<7> (cnt2_cmp_eq0000)
     FDS:S                     0.795          cnt2_0
    ----------------------------------------
    Total                      4.528ns (2.923ns logic, 1.605ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100hz'
  Clock period: 1.162ns (frequency: 860.622MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.162ns (Levels of Logic = 0)
  Source:            key1 (FF)
  Destination:       key2 (FF)
  Source Clock:      clk100hz rising
  Destination Clock: clk100hz rising

  Data Path: key1 to key2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  key1 (key1)
     FD:D                      0.268          key2
    ----------------------------------------
    Total                      1.162ns (0.782ns logic, 0.380ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'key_out'
  Clock period: 2.363ns (frequency: 423.182MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.363ns (Levels of Logic = 1)
  Source:            cnt (LATCH)
  Destination:       cnt (LATCH)
  Source Clock:      key_out falling
  Destination Clock: key_out falling

  Data Path: cnt to cnt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.588   0.538  cnt (cnt)
     INV:I->O              1   0.612   0.357  Madd_cnt_add0000_xor<0>11_INV_0 (cnt_add0000)
     LD:D                      0.268          cnt
    ----------------------------------------
    Total                      2.363ns (1.468ns logic, 0.895ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100hz'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.731ns (Levels of Logic = 1)
  Source:            btn0 (PAD)
  Destination:       key1 (FF)
  Destination Clock: clk100hz rising

  Data Path: btn0 to key1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  btn0_IBUF (btn0_IBUF)
     FD:D                      0.268          key1
    ----------------------------------------
    Total                      1.731ns (1.374ns logic, 0.357ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'key_out'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.295ns (Levels of Logic = 1)
  Source:            cnt (LATCH)
  Destination:       seg<6> (PAD)
  Source Clock:      key_out falling

  Data Path: cnt to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.588   0.538  cnt (cnt)
     OBUF:I->O                 3.169          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      4.295ns (3.757ns logic, 0.538ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.58 secs
 
--> 

Total memory usage is 259032 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

