[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TL7660IDR production of TEXAS INSTRUMENTS from the text:www .ti.com \n FEATURES\nAPPLICATIONS\nD,□DGK,□OR□P PACKAGE\n(TOP VIEW)\n1\n2\n3\n48\n7\n6\n5NC\nCAP+\nGND\nCAP−VCC\nOSC\nLV\nVOUT\nNC − No□internal□connection\nDESCRIPTION/ORDERING\nINFORMATION\nTL7660\nCMOS\nVOLTAGE\nCONVERTER\nSCAS794\n–\nJUNE\n2006\n•\nOn-Board\nNegative\nSupplies\n•\nSimple\nVoltage\nConversion,\nIncluding\n•\nData-Acquisition\nSystems\n–\nNegative\nConverter\n•\nPortable\nElectronics\n–\nVoltage\nDoubler\n•\nWide\nOperating\nRange\n…\n1.5\nV\nto\n10\nV\n•\nRequires\nOnly\nTwo\nExternal\n(Noncritical)\nCapacitors\n•\nNo\nExternal\nDiode\nOver\nFull\nTemperature\nand\nVoltage\nRange\n•\nTypical\nOpen-Circuit\nVoltage\nConversion\nEfficiency\n…\n99.9%\n•\nTypical\nPower\nEfficiency\n…\n98%\n•\nFull\nTesting\nat\n3\nV\nThe\nTL7660\nis\na\nCMOS\nswitched-capacitor\nvoltage\nconverter\nthat\nperform\nsupply-voltage\nconversions\nfrom\npositive\nto\nnegative.\nWith\nonly\ntwo\nnoncritical\nexternal\ncapacitors\nneeded\nfor\nthe\ncharge\npump\nand\ncharge\nreservoir\nfunctions,\nan\ninput\nvoltage\nwithin\nthe\nrange\nfrom\n1.5\nV\nto\n10\nV\nis\nconverted\nto\na\ncomplementary\nnegative\noutput\nvoltage\nof\n–\n1.5\nV\nto\n–\n10\nV.\nThe\ndevice\ncan\nalso\nbe\nconnected\nas\na\nvoltage\ndoubler\nto\ngenerate\noutput\nvoltages\nup\nto\n18.6\nV\nwith\na\n10-V\ninput.\nThe\nbasic\nbuilding\nblocks\nof\nthe\nIC\ninclude\na\nlinear\nregulator,\nan\nRC\noscillator,\na\nvoltage-level\ntranslator,\nand\nfour\npower\nMOS\nswitches.\nTo\nensure\nlatch-up-free\noperation,\nthe\ncircuitry\nautomatically\nsenses\nthe\nmost\nnegative\nvoltage\nin\nthe\ndevice\nand\nensures\nthat\nthe\nN-channel\nswitch\nsource-substrate\njunctions\nare\nnot\nforward\nbiased.\nThe\noscillator\nfrequency\nruns\nat\na\nnominal\n10\nkHz\n(for\nV\nCC\n=\n5\nV),\nbut\nthat\nfrequency\ncan\nbe\ndecreased\nby\nadding\nan\nexternal\ncapacitor\nto\nthe\noscillator\n(OSC)\nterminal\nor\nincreased\nby\noverdriving\nOSC\nwith\nan\nexternal\nclock.\nFor\nlow-voltage\noperation\n(V\nIN\n<\n3.5\nV),\nLV\nshould\nbe\ntied\nto\nGND\nto\nbypass\nthe\ninternal\nseries\nregulator.\nAbove\n3.5\nV,\nLV\nshould\nbe\nleft\nfloating\nto\nprevent\ndevice\nlatchup.\nThe\nTL7660C\nis\ncharacterized\nfor\noperation\nover\na\nfree-air\ntemperature\nrange\nof\n–\n40\n°\nC\nto\n85\n°\nC.\nThe\nTL7660I\nis\ncharacterized\nfor\noperation\nover\na\nfree-air\ntemperature\nrange\nof\n–\n40\n°\nC\nto\n125\n°\nC.\nORDERING\nINFORMATION\nT\nA\nPACKAGE\n(1)\nORDERABLE\nPART\nNUMBER\nTOP-SIDE\nMARKING\n(2)\nReel\nof\n250\nTL7660CDGKT\nMSOP/VSSOP\n–\nDGK\nTM_\nReel\nof\n2500\nTL7660CDGKR\n–\n40\n°\nC\nto\n85\n°\nC\nPDIP\n–\nP\nTube\nof\n50\nTL7660CP\nTL7660CP\nTube\nof\n75\nTL7660CD\nSOIC\n–\nD\n7660C\nReel\nof\n2500\nTL7660CDR\nReel\nof\n250\nTL7660IDGKT\nMSOP/VSSOP\n–\nDGK\nTN_\nReel\nof\n2500\nTL7660IDGKR\n–\n40\n°\nC\nto\n125\n°\nC\nPDIP\n–\nP\nTube\nof\n50\nTL7660IP\nTL7660IP\nTube\nof\n75\nTL7660ID\nSOIC\n–\nD\n7660I\nReel\nof\n2500\nTL7660IDR\n(1)\nPackage\ndrawings,\nstandard\npacking\nquantities,\nthermal\ndata,\nsymbolization,\nand\nPCB\ndesign\nguidelines\nare\navailable\nat\nwww.ti.com/sc/package.\n(2)\nDGK:\nThe\nactual\ntop-side\nmarking\nhas\none\nadditional\ncharacter\nthat\nindicates\nthe\nassembly/test\nsite.\nPlease\nbe\naware\nthat\nan\nimportant\nnotice\nconcerning\navailability,\nstandard\nwarranty,\nand\nuse\nin\ncritical\napplications\nof\nTexas\nInstruments\nsemiconductor\nproducts\nand\ndisclaimers\nthereto\nappears\nat\nthe\nend\nof\nthis\ndata\nsheet.\nPRODUCTION\nDATA\ninformation\nis\ncurrent\nas\nof\npublication\ndate.\nCopyright\n©\n2006,\nTexas\nInstruments\nIncorporated\nProducts\nconform\nto\nspecifications\nper\nthe\nterms\nof\nthe\nTexas\nInstruments\nstandard\nwarranty.\nProduction\nprocessing\ndoes\nnot\nnecessarily\ninclude\ntesting\nof\nall\nparameters.\n\nwww .ti.com\n \nOSCRC\nOscillatorVoltage-Level\nTranslator\nVoltage\nRegulatorLV\nLogic\nNetworkCAP+\nCAP−VCC\nVOUT/c1842 Absolute\nMaximum\nRatings\n(1)\nRecommended\nOperating\nConditions\nTL7660\nCMOS\nVOLTAGE\nCONVERTER\nSCAS794\n–\nJUNE\n2006\nFUNCTIONAL\nBLOCK\nDIAGRAM\nover\noperating\nfree-air\ntemperature\nrange\n(unless\notherwise\nnoted)\nMIN\nMAX\nUNIT\nV\nCC\nSupply\nvoltage\nTL7660\n10.5\nV\nV\nCC\n<\n5.5\nV\n–\n0.3\nV\nCC\n+\n0.3\nV\nI\nOSC\nand\nLV\ninput\nvoltage\nrange\n(2)\nV\nV\nCC\n>\n5.5\nV\nV\nCC\n–\n5.5\nV\nCC\n+\n0.3\nI\nLV\nCurrent\ninto\nLV\n(2)\nV\nCC\n>\n3.5\nV\n20\nµ\nA\nt\nOS\nOutput\nshort-circuit\nduration\nV\nSUPPLY\n±\n5.5\nV\nContinuous\nD\npackage\n97\nθ\nJA\nPackage\nthermal\nimpedance\n(3)\n(4)\nDGK\npackage\n172\n°\nC/W\nP\npackage\n85\nT\nJ\nJunction\ntemperature\n150\n°\nC\nT\nstg\nStorage\ntemperature\nrange\n–\n55\n150\n°\nC\n(1)\nStresses\nbeyond\nthose\nlisted\nunder\n"absolute\nmaximum\nratings"\nmay\ncause\npermanent\ndamage\nto\nthe\ndevice.\nThese\nare\nstress\nratings\nonly,\nand\nfunctional\noperation\nof\nthe\ndevice\nat\nthese\nor\nany\nother\nconditions\nbeyond\nthose\nindicated\nunder\n"recommended\noperating\nconditions"\nis\nnot\nimplied.\nExposure\nto\nabsolute-maximum-rated\nconditions\nfor\nextended\nperiods\nmay\naffect\ndevice\nreliability.\n(2)\nConnecting\nany\ninput\nterminal\nto\nvoltages\ngreater\nthan\nV\nCC\nor\nless\nthan\nGND\nmay\ncause\ndestructive\nlatchup.\nIt\nis\nrecommended\nthat\nno\ninputs\nfrom\nsources\noperating\nfrom\nexternal\nsupplies\nbe\napplied\nprior\nto\npower\nup\nof\nthe\nTL7660.\n(3)\nMaximum\npower\ndissipation\nis\na\nfunction\nof\nT\nJ\n(max),\nθ\nJA\n,\nand\nT\nA\n.\nThe\nmaximum\nallowable\npower\ndissipation\nat\nany\nallowable\nambient\ntemperature\nis\nP\nD\n=\n(T\nJ\n(max)\n–\nT\nA\n)/\nθ\nJA\n.\nOperating\nat\nthe\nabsolute\nmaximum\nT\nJ\nof\n150\n°\nC\ncan\naffect\nreliability.\n(4)\nThe\npackage\nthermal\nimpedance\nis\ncalculated\nin\naccordance\nwith\nJESD\n51-7.\nMIN\nMAX\nUNIT\nV\nCC\nSupply\nvoltage\nTL7660\n1.5\n10\nV\nTL7660C\n–\n40\n85\nT\nA\nOperating\nfree-air\ntemperature\n°\nC\nTL7660I\n–\n40\n125\n2\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n Electrical\nCharacteristics\nElectrical\nCharacteristics\nTL7660\nCMOS\nVOLTAGE\nCONVERTER\nSCAS794\n–\nJUNE\n2006\nV\nCC\n=\n5\nV,\nC\nOSC\n=\n0,\nLV\n=\nOpen,\nT\nA\n=\n25\n°\nC\n(unless\notherwise\nnoted)\n(see\nFigure\n1\n)\nPARAMETER\nTEST\nCONDITIONS\nT\nA\n(1)\nMIN\nTYP\nMAX\nUNIT\n25\n°\nC\n45\n110\nI\nCC\nSupply\ncurrent\nR\nL\n=\n∞\n–\n40\n°\nC\nto\n85\n°\nC\n120\nµ\nA\n–\n40\n°\nC\nto\n125\n°\nC\n135\nV\nCC,LOW\nSupply\nvoltage\nrange\n(low)\nR\nL\n=\n10\nk\nΩ\n,\nLV\n=\nGND\nFull\nrange\n1.5\n3.5\nV\nV\nCC,HIGH\nSupply\nvoltage\nrange\n(high)\nR\nL\n=\n10\nk\nΩ\n,\nLV\nOpen\nFull\nrange\n3\n10\nV\n25\n°\nC\n45\n70\nI\nO\n=\n20\nmA\n–\n40\n°\nC\nto\n85\n°\nC\n85\n–\n40\n°\nC\nto\n125\n°\nC\n135\nR\nOUT\nOutput\nsource\nresistance\nΩ\n25\n°\nC\n125\nV\nCC\n=\n2\nV,\nI\nO\n=\n3\nmA,\nLV\n=\nGND\n–\n40\n°\nC\nto\n85\n°\nC\n200\n–\n40\n°\nC\nto\n125\n°\nC\n250\nf\nOSC\nOscillator\nfrequency\n25\n°\nC\n10\nkHz\n25\n°\nC\n96\n98\nη\nPOWER\nPower\nefficiency\nR\nL\n=\n5\nk\nΩ\n%\n–\n40\n°\nC\nto\n125\n°\nC\n95\n25\n°\nC\n99\n99.9\nη\nVOUT\nVoltage\nconversion\nefficiency\nR\nL\n=\n∞\n%\n–\n40\n°\nC\nto\n125\n°\nC\n99\nV\nCC\n=\n2\nV\n1\nM\nΩ\nZ\nOSC\nOscillator\nimpedance\n25\n°\nC\nV\nCC\n=\n5\nV\n100\nk\nΩ\n(1)\nFull\nrange\nis\n–\n40\n°\nC\nto\n85\n°\nC\nfor\nthe\nTL7660C\nand\n–\n40\n°\nC\nto\n125\n°\nC\nfor\nthe\nTL7660I.\nV\nCC\n=\n3\nV,\nC\nOSC\n=\n0,\nLV\n=\nGND,\n(unless\notherwise\nnoted)\n(see\nFigure\n1\n)\nPARAMETER\nTEST\nCONDITIONS\nT\nA\nMIN\nTYP\nMAX\nUNIT\n25\n°\nC\n24\n50\nI\nCC\nSupply\ncurrent\n(1)\nR\nL\n=\n∞\n–\n40\n°\nC\nto\n85\n°\nC\n60\nµ\nA\n–\n40\n°\nC\nto\n125\n°\nC\n75\n25\n°\nC\n60\n100\nR\nOUT\nOutput\nsource\nresistance\nI\nO\n=\n10\nmA\n–\n40\n°\nC\nto\n85\n°\nC\n110\nΩ\n–\n40\n°\nC\nto\n125\n°\nC\n120\n25\n°\nC\n5\n9\nf\nOSC\nOscillator\nfrequency\nC\nOSC\n=\n0\nkHz\n–\n40\n°\nC\nto\n125\n°\nC\n3\n25\n°\nC\n96\n98\nη\nPOWER\nPower\nefficiency\nR\nL\n=\n5\nk\nΩ\n%\n–\n40\n°\nC\nto\n125\n°\nC\n95\n25\n°\nC\n99\nη\nVOUT\nVoltage\nconversion\nefficiency\nR\nL\n=\n∞\n%\n–\n40\n°\nC\nto\n125\n°\nC\n99\n(1)\nDerate\nlinearly\nabove\n50\n°\nC\nby\n5.5\nmW/\n°\nC.\n3\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n TYPICAL\nCHARACTERISTICS\n012345678910\n1 10 100 1000\nCOSC–OscillatorCapacitance–pFfOSC–OscillatorFrequency–kHzVCC=5V\nTA=25°C\n579111315171921\n-40 -25 -10 5 20 35 50 65 80 95 110 125\nTA–Free-AirTemperature–°CfOSC–OscillatorFrequency–kHzVCC=5VVCC=10V\n012345678910\n-40 -25 -10 5 20 35 50 65 80 95 110 125\nTA–Free-AirTemperature–°CVCC–SupplyVoltage–VSupplyVoltage Range\n(No Diode Required)\n0102030405060708090100110120130140150\n-40 -25 -10 5 20 35 50 65 80 95 11\n012\n5\nTA–Free-AirTemperature–°CROUT–Output SourceResistance–VCC=2V\nIO=3mA\nVCC=5V\nIO=20mA\nVCC=10V\nIO=20mAΩ\nTL7660\nCMOS\nVOLTAGE\nCONVERTER\nSCAS794\n–\nJUNE\n2006\nOSCILLATOR\nFREQUENCY\nOSCILLATOR\nFREQUENCY\nvs\nvs\nOSCILLATOR\nCAPACITANCE\nTEMPERATURE\nOUTPUT\nRESISTANCE\nSUPPLY\nVOLTAGE\nvs\nvs\nTEMPERATURE\nTEMPERATURE\n4\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \n0255075100125150175\n0 1 2 3 4 5 6 7 8 9 10\nVCC–SupplyVoltage–VROUT–Output SourceResistance–TA=125°C\nTA=25°C\nTA=–40°CΩ \n050100150200250300350400450500550600\n100 1000 10000 100000\nfOSC–OscillatorFrequency–HzOutput Resistance–WVCC=5V\nTA=25°C\nIO=10mA\nC = 100 µFOSCC = 10 µFOSCC = 1 µFOSC\n100 1k 10k 100kΩ \n-2-1.75-1.5-1.25-1-0.75-0.5-0.250\n0 1 2 3 4 5 6 7 8 9\nIL–Load Current –mAVO–Output Voltage–VVCC=2V\nTA=25°C \n-5-4.5-4-3.5-3-2.5-2-1.5-1-0.50\n0 5 10 15 20 25 30 35 40\nIL–Load Current –mAVO–Output Voltage–VVCC=5V\nTA=25°C \n TL7660\nCMOS\nVOLTAGE\nCONVERTER\nSCAS794\n–\nJUNE\n2006\nTYPICAL\nCHARACTERISTICS\n(continued)\nOUTPUT\nRESISTANCE\nOUTPUT\nRESISTANCE\nvs\nvs\nSUPPLY\nVOLTAGE\nOSCILLATOR\nFREQUENCY\nOUTPUT\nVOLTAGE\nOUTPUT\nVOLTAGE\nvs\nvs\nLOAD\nCURRENT\nLOAD\nCURRENT\n5\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \n0102030405060708090100\n0 1 2 3 4 5 6 7 8 9\nIL–Load Current –mAePOWER\n02468101214161820\nICC–SupplyCurrent –mA\nVCC=2V\nTA=25°CηPOWER– Power-Conversion Efficiency – %ηPOWER\nICC \n0102030405060708090100\n0 5 10 15 20 25 30 35 40 45\nIL–Load Current –mAePOWER\n0102030405060708090100\nICC–SupplyCurrent –mA\nVCC=5V\nTA=25°CηPOWER– Power-Conversion Efficiency – %ηPOWER\nICC \n889092949698100\n1000 10000 100000\nfOSC–OscillatorFrequency–HzePOWER–Power-Conversion Efficiency–%VCC=5V\nTA=25°C\nIOUT=1mA ηPOWER\n1k 10k 100k \n TL7660\nCMOS\nVOLTAGE\nCONVERTER\nSCAS794\n–\nJUNE\n2006\nTYPICAL\nCHARACTERISTICS\n(continued)\nEFFICIENCY\nAND\nSUPPLY\nCURRENT\nEFFICIENCY\nAND\nSUPPLY\nCURRENT\nvs\nvs\nLOAD\nCURRENT\nLOAD\nCURRENT\nEFFICIENCY\nvs\nOSCILLATOR\nFREQUENCY\n6\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n APPLICATION\nINFORMATION\n1\n2\n3\n48\n7\n6\n5TL7660\n+-+\n-C\n10 µF1\nC\n10 µF2–VOUTV+\n(5V)IS\nIL\nRL\nCOSC\n(see\nNote A)\n8\n32\n53\n7V = –VOUT INS2 S1\nS3 S4C2VIN\nC1\nTL7660\nCMOS\nVOLTAGE\nCONVERTER\nSCAS794\n–\nJUNE\n2006\nA.\nIn\nthe\ncircuit,\nthere\nis\nno\nexternal\ncapacitor\napplied\nto\nterminal\n7.\nHowever\nwhen\ndevice\nis\nplugged\ninto\na\ntest\nsocket,there\nis\nusually\na\nvery\nsmall\nbut\nfinite\nstray\ncapacitance\npresent\non\nthe\norder\nof\n10\npF.\nFigure\n1.\nTest\nCircuit\nThe\nTL7660\ncontains\nall\nthe\nnecessary\ncircuitry\nto\ncomplete\na\nnegative\nvoltage\nconverter,\nwith\nthe\nexception\nof\ntwo\nexternal\ncapacitors\nwhich\nmay\nbe\ninexpensive\n10\nµ\nF\npolarized\nelectrolytic\ntypes.\nThe\nmode\nof\noperation\nof\nthe\ndevice\nmay\nbe\nbest\nunderstood\nby\nconsidering\nFigure\n2\n,\nwhich\nshows\nan\nidealized\nnegative\nvoltage\nconverter.\nCapacitor\nC\n1\nis\ncharged\nto\na\nvoltage,\nV\nCC\n,\nfor\nthe\nhalf\ncycle\nwhen\nswitches\nS\n1\nand\nS\n3\nare\nclosed.\n(Note:\nSwitches\nS\n2\nand\nS\n4\nare\nopen\nduring\nthis\nhalf\ncycle.)\nDuring\nthe\nsecond\nhalf\ncycle\nof\noperation,\nswitches\nS\n2\nand\nS\n4\nare\nclosed,\nwith\nS\n1\nand\nS\n3\nopen,\nthereby\nshifting\ncapacitor\nC\n1\nnegatively\nby\nV\nCC\nvolts.\nCharge\nis\nthen\ntransferred\nfrom\nC\n1\nto\nC\n2\nsuch\nthat\nthe\nvoltage\non\nC\n2\nis\nexactly\nV\nCC\n,\nassuming\nideal\nswitches\nand\nno\nload\non\nC\n2\n.\nThe\nTL7660\napproaches\nthis\nideal\nsituation\nmore\nclosely\nthan\nexisting\nnon-mechanical\ncircuits.\nIn\nthe\nTL7660,\nthe\nfour\nswitches\nof\nFigure\n2\nare\nMOS\npower\nswitches:\nS\n1\nis\na\np-channel\ndevice,\nand\nS\n2\n,\nS\n3\n,\nand\nS\n4\nare\nn-channel\ndevices.\nThe\nmain\ndifficulty\nwith\nthis\ndesign\nis\nthat\nin\nintegrating\nthe\nswitches,\nthe\nsubstrates\nof\nS\n3\nand\nS\n4\nmust\nalways\nremain\nreverse\nbiased\nwith\nrespect\nto\ntheir\nsources,\nbut\nnot\nso\nmuch\nas\nto\ndegrade\ntheir\nON\nresistances.\nIn\naddition,\nat\ncircuit\nstart\nup\nand\nunder\noutput\nshort\ncircuit\nconditions\n(V\nOUT\n=\nV\nCC\n),\nthe\noutput\nvoltage\nmust\nbe\nsensed\nand\nthe\nsubstrate\nbias\nadjusted\naccordingly.\nFailure\nto\naccomplish\nthis\nresults\nin\nhigh\npower\nlosses\nand\nprobable\ndevice\nlatchup.\nThis\nproblem\nis\neliminated\nin\nthe\nTL7660\nby\na\nlogic\nnetwork\nwhich\nsenses\nthe\noutput\nvoltage\n(V\nOUT\n)\ntogether\nwith\nthe\nlevel\ntranslators\nand\nswitches\nthe\nsubstrates\nof\nS\n3\nand\nS\n4\nto\nthe\ncorrect\nlevel\nto\nmaintain\nnecessary\nreverse\nbias.\nThe\nvoltage\nregulator\nportion\nof\nthe\nTL7660\nis\nan\nintegral\npart\nof\nthe\nanti-latchup\ncircuitry;\nhowever,\nits\ninherent\nvoltage\ndrop\ncan\ndegrade\noperation\nat\nlow\nvoltages.\nTherefore,\nto\nimprove\nlow-voltage\noperation,\nthe\nLV\nterminal\nshould\nbe\nconnected\nto\nGND,\ndisabling\nthe\nregulator.\nFor\nsupply\nvoltages\ngreater\nthan\n3.5\nV,\nthe\nLV\nterminal\nmust\nbe\nleft\nopen\nto\ninsure\nlatchup\nproof\noperation\nand\nprevent\ndevice\ndamage.\nFigure\n2.\nIdealized\nNegative-Voltage\nConverter\n7\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n Theoretical\nPower\nEfficiency\nConsiderations\nDo\'s\nand\nDon\'ts\nTL7660\nCMOS\nVOLTAGE\nCONVERTER\nSCAS794\n–\nJUNE\n2006\nAPPLICATION\nINFORMATION\n(continued)\nIn\ntheory,\na\nvoltage\nconverter\ncan\napproach\n100%\nefficiency\nif\ncertain\nconditions\nare\nmet.\n•\nThe\ndriver\ncircuitry\nconsumes\nminimal\npower.\n•\nThe\noutput\nswitches\nhave\nextremely\nlow\nON\nresistance\nand\nvirtually\nno\noffset.\n•\nThe\nimpedances\nof\nthe\npump\nand\nreservoir\ncapacitors\nare\nnegligible\nat\nthe\npump\nfrequency.\nThe\nTL7660\napproaches\nthese\nconditions\nfor\nnegative\nvoltage\nconversion\nif\nlarge\nvalues\nof\nC\n1\nand\nC\n2\nare\nused.\nEnergy\nis\nonly\nlost\nin\nthe\ntransfer\nof\ncharge\nbetween\ncapacitors\nif\na\nchange\nin\nvoltage\noccurs.\nThe\nenergy\nlost\nis\ndefined\nby:\nE\n=\n½\nC\n1\n(V\n1\n2\n–\nV\n2\n2\n)\nWhere\nV\n1\nand\nV\n2\nare\nthe\nvoltages\non\nC\n1\nduring\nthe\npump\nand\ntransfer\ncycles.\nIf\nthe\nimpedances\nof\nC\n1\nand\nC\n2\nare\nrelatively\nhigh\nat\nthe\npump\nfrequency\n(see\nFigure\n2\n)\ncompared\nto\nthe\nvalue\nof\nR\nL\n,\nthere\nis\na\nsubstantial\ndifference\nin\nthe\nvoltages\nV\n1\nand\nV\n2\n.\nTherefore,\nit\nis\nnot\nonly\ndesirable\nto\nmake\nC\n2\nas\nlarge\nas\npossible\nto\neliminate\noutput\nvoltage\nripple\nbut\nalso\nto\nemploy\na\ncorrespondingly\nlarge\nvalue\nfor\nC\n1\nin\norder\nto\nachieve\nmaximum\nefficiency\nof\noperation.\n•\nDo\nnot\nexceed\nmaximum\nsupply\nvoltages.\n•\nDo\nnot\nconnect\nLV\nterminal\nto\nGND\nfor\nsupply\nvoltages\ngreater\nthan\n3.5\nV.\n•\nDo\nnot\nshort\ncircuit\nthe\noutput\nto\nV\nCC\nsupply\nfor\nsupply\nvoltages\nabove\n5.5\nV\nfor\nextended\nperiods,\nhowever,\ntransient\nconditions\nincluding\nstart-up\nare\nokay.\n•\nWhen\nusing\npolarized\ncapacitors,\nthe\npositive\nterminal\nof\nC\n1\nmust\nbe\nconnected\nto\nterminal\n2\nof\nthe\nTL7660,\nand\nthe\npositive\nterminal\nof\nC\n2\nmust\nbe\nconnected\nto\nGND.\n•\nIf\nthe\nvoltage\nsupply\ndriving\nthe\nTL7660\nhas\na\nlarge\nsource\nimpedance\n(25\nΩ\n–\n30\nΩ\n),\nthen\na\n2.2-\nµ\nF\ncapacitor\nfrom\nterminal\n8\nto\nground\nmay\nbe\nrequired\nto\nlimit\nrate\nof\nrise\nof\ninput\nvoltage\nto\nless\nthan\n2V/\nµ\ns.\n•\nEnsure\nthat\nthe\noutput\n(terminal\n5)\ndoes\nnot\ngo\nmore\npositive\nthan\nGND\n(terminal\n3).\nDevice\nlatch\nup\noccurs\nunder\nthese\nconditions.\nA\n1N914\nor\nsimilar\ndiode\nplaced\nin\nparallel\nwith\nC\n2\nprevents\nthe\ndevice\nfrom\nlatching\nup\nunder\nthese\nconditions\n(anode\nto\nterminal\n5,\ncathode\nto\nterminal\n3).\n8\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n Typical\nApplications\nSimple\nNegative\nVoltage\nConverter\n1\n2\n3\n48\n7\n6\n5+ TL7660\n+--\n10 µFV+\n10 µF\nV = –V+OUT\nTL7660\nCMOS\nVOLTAGE\nCONVERTER\nSCAS794\n–\nJUNE\n2006\nAPPLICATION\nINFORMATION\n(continued)\nThe\nmajority\nof\napplications\nwill\nundoubtedly\nutilize\nthe\nTL7660\nfor\ngeneration\nof\nnegative\nsupply\nvoltages.\nFigure\n3\nshows\ntypical\nconnections\nto\nprovide\na\nnegative\nsupply\nnegative\n(GND)\nfor\nsupply\nvoltages\nbelow\n3.5\nV.\nFigure\n3.\nSimple\nNegative-Voltage\nConverter\nThe\noutput\ncharacteristics\nof\nthe\ncircuit\nin\nFigure\n3\ncan\nbe\napproximated\nby\nan\nideal\nvoltage\nsource\nin\nseries\nwith\na\nresistance.\nThe\nvoltage\nsource\nhas\na\nvalue\nof\n–\nV\nCC\n.\nThe\noutput\nimpedance\n(R\nO\n)\nis\na\nfunction\nof\nthe\nON\nresistance\nof\nthe\ninternal\nMOS\nswitches\n(shown\nin\nFigure\n2\n),\nthe\nswitching\nfrequency,\nthe\nvalue\nof\nC\n1\nand\nC\n2\n,\nand\nthe\nESR\n(equivalent\nseries\nresistance)\nof\nC\n1\nand\nC\n2\n.\nA\ngood\nfirst\norder\napproximation\nfor\nR\nO\nis:\nR\nO\n≈\n2(R\nSW1\n+\nR\nSW3\n+\nESR\nC1\n)\n+\n2(R\nSW2\n+\nR\nSW4\n+\nESR\nC1\n)\nR\nO\n≈\n2(R\nSW1\n+\nR\nSW3\n+\nESR\nC1\n)\n+\n1/f\nPUMP\nC\n1\n+\nESR\nC2\nWhere\nf\nPUMP\n=\nf\nOSC\n/2\n,\nR\nSWX\n=\nMOSFET\nswitch\nresistance.\nCombining\nthe\nfour\nRSWX\nterms\nas\nRSW,\nwe\nsee\nthat:\nR\nO\n≈\n2\n(R\nSW\n)\n+\n1/f\nPUMP\nC\n1\n+\n4\n(ESR\nC1\n)\n+\nESR\nC2\nR\nSW\n,\nthe\ntotal\nswitch\nresistance,\nis\na\nfunction\nof\nsupply\nvoltage\nand\ntemperature\n(See\nthe\nOutput\nSource\nResistance\ngraphs).\nCareful\nselection\nof\nC\n1\nand\nC\n2\nreduces\nthe\nremaining\nterms,\nminimizing\nthe\noutput\nimpedance.\nHigh\nvalue\ncapacitors\nreduce\nthe\n1/f\nPUMP\nC\n1\ncomponent,\nand\nlow\nESR\ncapacitors\nlower\nthe\nESR\nterm.\nIncreasing\nthe\noscillator\nfrequency\nreduces\nthe\n1/f\nPUMP\nC\n1\nterm\nbut\nmay\nhave\nthe\nside\neffect\nof\na\nnet\nincrease\nin\noutput\nimpedance\nwhen\nC\n1\n>\n10\nµ\nF\nand\nthere\nis\nno\nlonger\nenough\ntime\nto\nfully\ncharge\nthe\ncapacitors\nevery\ncycle.\nIn\na\ntypical\napplication\nwhere\nf\nOSC\n=\n10\nkHz\nand\nC\n=\nC1\n=\nC2\n=\n10\nµ\nF:\nR\nO\n≈\n2(23)\n+\n1/(5\n×\n10\n3\n)(10\n–\n5\n)\n+\n4(ESR\nC1\n)\n+\nESR\nC2\nR\nO\n≈\n46\n+\n20\n+\n5\n(ESR\nC\n)\nBecause\nthe\nESRs\nof\nthe\ncapacitors\nare\nreflected\nin\nthe\noutput\nimpedance\nmultiplied\nby\na\nfactor\nof\n5,\na\nhigh\nvalue\ncould\npotentially\nswamp\nout\na\nlow\n1/f\nPUMP\nC\n1\nterm,\nrendering\nan\nincrease\nin\nswitching\nfrequency\nor\nfilter\ncapacitance\nineffective.\nTypical\nelectrolytic\ncapacitors\nmay\nhave\nESRs\nas\nhigh\nas\n10\nΩ\n.\n9\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n Output\nRipple\nAB\n0\nVt2t1\n–V+\nParalleling\nDevices\n+-1\n2\n3\n48\n7\n6\n5TL7660\n"1"1\n2\n3\n48\n7\n6\n5TL7660\n"n"+\n-\n++\n-V+\nC1\nC2RL\nC1\nTL7660\nCMOS\nVOLTAGE\nCONVERTER\nSCAS794\n–\nJUNE\n2006\nAPPLICATION\nINFORMATION\n(continued)\nESR\nalso\naffects\nthe\nripple\nvoltage\nseen\nat\nthe\noutput.\nThe\ntotal\nripple\nis\ndetermined\nby\ntwo\nvoltages,\nA\nand\nB,\nas\nshown\nin\nFigure\n4\n.\nSegment\nA\nis\nthe\nvoltage\ndrop\nacross\nthe\nESR\nof\nC\n2\nat\nthe\ninstant\nit\ngoes\nfrom\nbeing\ncharged\nby\nC\n1\n(current\nflow\ninto\nC\n2\n)\nto\nbeing\ndischarged\nthrough\nthe\nload\n(current\nflowing\nout\nof\nC\n2\n).\nThe\nmagnitude\nof\nthis\ncurrent\nchange\nis\n2\n×\nI\nOUT\n,\nhence\nthe\ntotal\ndrop\nis\n2\n×\nI\nOUT\n×\neSR\nC2\nV.\nSegment\nB\nis\nthe\nvoltage\nchange\nacross\nC\n2\nduring\ntime\nt\n2\n,\nthe\nhalf\nof\nthe\ncycle\nwhen\nC\n2\nsupplies\ncurrent\nto\nthe\nload.\nThe\ndrop\nat\nB\nis\nI\nOUT\n×\nt\n2\n/C\n2\nV.\nThe\npeak-to-peak\nripple\nvoltage\nis\nthe\nsum\nof\nthese\nvoltage\ndrops:\nV\nRIPPLE\n≈\n(1/(2f\nPUMP\nC\n2\n)\n+\n2(ESR\nC2\n))\n×\nI\nOUT\nAgain,\na\nlow\nESR\ncapacitor\nresults\nin\na\nhigher\nperformance\noutput.\nFigure\n4.\nOutput\nRipple\nAny\nnumber\nof\nTL7660\nvoltage\nconverters\nmay\nbe\nparalleled\nto\nreduce\noutput\nresistance\n(see\nFigure\n5\n).\nThe\nreservoir\ncapacitor,\nC\n2\n,\nserves\nall\ndevices,\nwhile\neach\ndevice\nrequires\nits\nown\npump\ncapacitor,\nC\n1\n.\nThe\nresultant\noutput\nresistance\nwould\nbe\napproximately:\nR\nOUT\n=\nR\nOUT\n(of\nTL7660)/n\n(number\nof\ndevices)\nFigure\n5.\nParalleling\nDevices\n10\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n Cascading\nDevices\n1\n2\n3\n48\n7\n6\n5TL7660\n"1"1\n2\n3\n48\n7\n6\n510 µF++\n-\n++\n-V+\n+-10 µFV = –nV+OUT10 µFTL7660\n"n"\n+-10 µF\nChanging\nthe\nTL7660\nOscillator\nFrequency\n1\n2\n3\n48\n7\n6\n5TL7660\n10 µF\n+-CMOS\nGate+\n+–10 µFVOUTV+V+\n–\nTL7660\nCMOS\nVOLTAGE\nCONVERTER\nSCAS794\n–\nJUNE\n2006\nAPPLICATION\nINFORMATION\n(continued)\nThe\nTL7660\nmay\nbe\ncascaded\nas\nshown\nto\nproduced\nlarger\nnegative\nmultiplication\nof\nthe\ninitial\nsupply\nvoltage\n(see\nFigure\n6\n).\nHowever,\ndue\nto\nthe\nfinite\nefficiency\nof\neach\ndevice,\nthe\npractical\nlimit\nis\n10\ndevices\nfor\nlight\nloads.\nThe\noutput\nvoltage\nis\ndefined\nby:\nV\nOUT\n=\n–\nn\n(V\nIN\n)\nWhere\nn\nis\nan\ninteger\nrepresenting\nthe\nnumber\nof\ndevices\ncascaded.\nThe\nresulting\noutput\nresistance\nwould\nbe\napproximately\nthe\nweighted\nsum\nof\nthe\nindividual\nTL7660\nR\nOUT\nvalues.\nFigure\n6.\nCascading\nDevices\nfor\nIncreased\nOutput\nVoltage\nIt\nmay\nbe\ndesirable\nin\nsome\napplications,\ndue\nto\nnoise\nor\nother\nconsiderations,\nto\nincrease\nthe\noscillator\nfrequency.\nThis\nis\nachieved\nby\noverdriving\nthe\noscillator\nfrom\nan\nexternal\nclock,\nas\nshown\nin\nFigure\n7\n.\nTo\nprevent\npossible\ndevice\nlatchup,\na\n1-k\nΩ\nresistor\nmust\nbe\nused\nin\nseries\nwith\nthe\nclock\noutput.\nWhen\nthe\nexternal\nclock\nfrequency\nis\ngenerated\nusing\nTTL\nlogic,\nthe\naddition\nof\na\n10-k\nΩ\npullup\nresistor\nto\nV\nCC\nsupply\nis\nrequired.\nNote\nthat\nthe\npump\nfrequency\nwith\nexternal\nclocking,\nas\nwith\ninternal\nclocking,\nwill\nbe\n1/2\nof\nthe\nclock\nfrequency.\nOutput\ntransitions\noccur\non\nthe\npositive-going\nedge\nof\nthe\nclock.\nFigure\n7.\nExternal\nClocking\n11\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \n1\n2\n3\n48\n7\n6\n5TL7660 +\n-\n+-\n+-+\n-V+\nCOSC\nVOUTC1\nC2 Positive\nVoltage\nDoubling\n1\n2\n3\n48\n7\n6\n5TL7660V+\nV = (2V+) – (2VF)OUTD1\nD2\nC1C2\nTL7660\nCMOS\nVOLTAGE\nCONVERTER\nSCAS794\n–\nJUNE\n2006\nAPPLICATION\nINFORMATION\n(continued)\nIt\nis\nalso\npossible\nto\nincrease\nthe\nconversion\nefficiency\nof\nthe\nTL7660\nat\nlow\nload\nlevels\nby\nlowering\nthe\noscillator\nfrequency\n(see\nFigure\n8\n).\nThis\nreduces\nthe\nswitching\nlosses.\nHowever,\nlowering\nthe\noscillator\nfrequency\ncauses\nan\nundesirable\nincrease\nin\nthe\nimpedance\nof\nthe\npump\n(C\n1\n)\nand\nreservoir\n(C\n2\n)\ncapacitors;\nthis\nis\novercome\nby\nincreasing\nthe\nvalues\nof\nC\n1\nand\nC\n2\nby\nthe\nsame\nfactor\nthat\nthe\nfrequency\nhas\nbeen\nreduced.\nFor\nexample,\nthe\naddition\nof\na\n100-pF\ncapacitor\nbetween\nterminal\n7\n(OSC)\nand\nV\nCC\nlowers\nthe\noscillator\nfrequency\nto\n1\nkHz\nfrom\nits\nnominal\nfrequency\nof\n10\nkHz\n(a\nmultiple\nof\n10),\nand\nthereby\nnecessitate\na\ncorresponding\nincrease\nin\nthe\nvalue\nof\nC\n1\nand\nC\n2\n(from\n10\nµ\nF\nto\n100\nµ\nF).\nFigure\n8.\nLowering\nOscillator\nFrequency\nThe\nTL7660\nmay\nbe\nused\nto\nachieve\npositive\nvoltage\ndoubling\nusing\nthe\ncircuit\nshown\nin\nFigure\n9\n.\nIn\nthis\napplication,\nthe\npump\ninverter\nswitches\nof\nthe\nTL7660\nare\nused\nto\ncharge\nC\n1\nto\na\nvoltage\nlevel\nof\nV\nCC\n–\nV\nF\n(where\nV\nCC\nis\nthe\nsupply\nvoltage\nand\nV\nF\nis\nthe\nforward\nvoltage\ndrop\nof\ndiode\nD1).\nOn\nthe\ntransfer\ncycle,\nthe\nvoltage\non\nC\n1\nplus\nthe\nsupply\nvoltage\n(V\nCC\n)\nis\napplied\nthrough\ndiode\nD\n2\nto\ncapacitor\nC\n2\n.\nThe\nvoltage\nthus\ncreated\non\nC\n2\nbecomes\n(2V\nCC\n)\n–\n(2V\nF\n)\nor\ntwice\nthe\nsupply\nvoltage\nminus\nthe\ncombined\nforward\nvoltage\ndrops\nof\ndiodes\nD\n1\nand\nD\n2\n.\nThe\nsource\nimpedance\nof\nthe\noutput\n(V\nOUT\n)\ndepends\non\nthe\noutput\ncurrent.\nFigure\n9.\nPositive-Voltage\nDoubler\n12\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n Combined\nNegative\nVoltage\nConversion\nand\nPositive\nSupply\nDoubling\n1\n2\n3\n48\n7\n6\n5TL7660V+\nC2D1\nD2C1+\n-\n+-C3+-\nC4+\n-V = –(nV –V )OUT IN FDX\nV = (2V+) – (V ) – (V )OUT FD1 FD2\nVoltage\nSplitting\n1\n2\n3\n48\n7\n6\n5TL7660 +\n-\n+\n-V+\nV–+\n-\n50 µFRL1\nRL250 µF50 µF\nV =OUT2V+ \x13 V\x13\nTL7660\nCMOS\nVOLTAGE\nCONVERTER\nSCAS794\n–\nJUNE\n2006\nAPPLICATION\nINFORMATION\n(continued)\nFigure\n10\ncombines\nthe\nfunctions\nshown\nin\nFigure\n3\nand\nFigure\n9\nto\nprovide\nnegative\nvoltage\nconversion\nand\npositive\nvoltage\ndoubling\nsimultaneously.\nThis\napproach\nwould\nbe,\nfor\nexample,\nsuitable\nfor\ngenerating\n+9\nV\nand\n–\n5\nV\nfrom\nan\nexisting\n5-V\nsupply.\nIn\nthis\ninstance,\ncapacitors\nC\n1\nand\nC\n3\nperform\nthe\npump\nand\nreservoir\nfunctions,\nrespectively,\nfor\nthe\ngeneration\nof\nthe\nnegative\nvoltage,\nwhile\ncapacitors\nC\n2\nand\nC\n4\nare\npump\nand\nreservoir,\nrespectively,\nfor\nthe\ndoubled\npositive\nvoltage.\nThere\nis\na\npenalty\nin\nthis\nconfiguration\nthat\ncombines\nboth\nfunctions,\nhowever,\nin\nthat\nthe\nsource\nimpedances\nof\nthe\ngenerated\nsupplies\nare\nsomewhat\nhigher,\ndue\nto\nthe\nfinite\nimpedance\nof\nthe\ncommon\ncharge\npump\ndriver\nat\nterminal\n2\nof\nthe\ndevice.\nFigure\n10.\nCombined\nNegative-Voltage\nConverter\nand\nPositive-Voltage\nDoubler\nThe\nbidirectional\ncharacteristics\ncan\nalso\nbe\nused\nto\nsplit\na\nhigher\nsupply\nin\nhalf\n(see\nFigure\n11\n.\nThe\ncombined\nload\nis\nevenly\nshared\nbetween\nthe\ntwo\nsides.\nBecause\nthe\nswitches\nshare\nthe\nload\nin\nparallel,\nthe\noutput\nimpedance\nis\nmuch\nlower\nthan\nin\nthe\nstandard\ncircuits,\nand\nhigher\ncurrents\ncan\nbe\ndrawn\nfrom\nthe\ndevice.\nBy\nusing\nthis\ncircuit\nand\nthen\nthe\ncircuit\nof\nFigure\n6\n,\n15\nV\ncan\nbe\nconverted\n(via\n7.5\nV,\nand\n–\n7.5\nV)\nto\na\nnominal\n–\n15\nV,\nalthough\nwith\nrather\nhigh\nseries\noutput\nresistance\n(~250\nΩ\n).\nFigure\n11.\nSplitting\na\nSupply\nin\nHalf\n13\nSubmit\nDocumentation\nFeedback\n\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTL7660CD ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 7660C\nTL7660CDGKR ACTIVE VSSOP DGK 82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TME\nTL7660CDGKT ACTIVE VSSOP DGK 8250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TME\nTL7660CDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 7660C\nTL7660CP ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 TL7660CP\nTL7660ID ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 7660I\nTL7660IDGKR ACTIVE VSSOP DGK 82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 TNE\nTL7660IDGKT ACTIVE VSSOP DGK 8250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 TNE\nTL7660IDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 7660I\nTL7660IP ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -40 to 125 TL7660IP\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTL7660CDGKR VSSOP DGK 82500 330.0 12.4 5.33.31.38.012.0 Q1\nTL7660CDGKT VSSOP DGK 8250 180.0 12.4 5.33.31.38.012.0 Q1\nTL7660CDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTL7660IDGKR VSSOP DGK 82500 330.0 12.4 5.33.31.38.012.0 Q1\nTL7660IDGKT VSSOP DGK 8250 180.0 12.4 5.33.31.38.012.0 Q1\nTL7660IDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTL7660CDGKR VSSOP DGK 82500 346.0 346.0 35.0\nTL7660CDGKT VSSOP DGK 8250 200.0 183.0 25.0\nTL7660CDR SOIC D 82500 340.5 336.1 25.0\nTL7660IDGKR VSSOP DGK 82500 346.0 346.0 35.0\nTL7660IDGKT VSSOP DGK 8250 200.0 183.0 25.0\nTL7660IDR SOIC D 82500 340.5 336.1 25.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTL7660CD D SOIC 8 75 507 8 3940 4.32\nTL7660CP P PDIP 8 50 506 13.97 11230 4.32\nTL7660ID D SOIC 8 75 507 8 3940 4.32\nTL7660IP P PDIP 8 50 506 13.97 11230 4.32\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\n\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### TL7660IDR - Texas Instruments CMOS Voltage Converter

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 1.5 V to 10 V
  - Output Voltage Range: -1.5 V to -10 V (as a negative converter)
  - Voltage Doubler Output: Up to 18.6 V with a 10 V input

- **Current Ratings:**
  - Supply Current (I_CC): 120 µA (typical at 5 V, no load)
  - Output Current: Up to 20 mA

- **Power Consumption:**
  - Power Efficiency: Up to 99.9% (typical open-circuit voltage conversion efficiency)
  - Typical Power Efficiency: 98%

- **Operating Temperature Range:**
  - TL7660I: -40 °C to 125 °C

- **Package Type:**
  - SOIC (Small Outline Integrated Circuit), 8-pin (D package)

- **Special Features:**
  - Requires only two external capacitors for operation
  - No external diode required
  - Latch-up free operation with automatic sensing of the most negative voltage
  - Oscillator frequency nominally at 10 kHz (can be adjusted with external components)

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 per JEDEC J-STD-020E

#### Description:
The TL7660IDR is a CMOS switched-capacitor voltage converter designed to generate negative voltage supplies from positive input voltages. It can also function as a voltage doubler, making it versatile for various applications. The device integrates a linear regulator, an RC oscillator, a voltage-level translator, and four power MOS switches, allowing for efficient voltage conversion with minimal external components.

#### Typical Applications:
- **Negative Voltage Generation:** Ideal for applications requiring a negative supply voltage, such as operational amplifiers and analog circuits.
- **Voltage Doubling:** Can be used in circuits that require higher voltage levels than the input supply, such as in portable electronics.
- **Data Acquisition Systems:** Useful in systems that need both positive and negative voltage supplies for signal processing.
- **Portable Electronics:** Suitable for battery-operated devices where space and efficiency are critical.

The TL7660IDR is particularly advantageous in designs where simplicity and efficiency are paramount, as it minimizes the need for additional components while providing high conversion efficiency.