module top_module (
    input clk,
    input [7:0] in,
    output [7:0] anyedge
);
    reg [7:0] prev_in;      // store previous input
    always @(posedge clk) begin
        
        // detect any change (0-1 or 1-0)
        anyedge <= in ^ prev_in;
        
        prev_in <= in;                   // update prev input
    end

endmodule
