// Seed: 3077499745
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = 1'b0;
  tri0 id_17;
  assign id_17 = 1;
  wire id_18;
  wire id_19, id_20;
  wire id_21;
  wire id_22;
  wire id_23;
  reg  id_24 = 1;
  wire id_25;
  id_26 :
  assert property (@(id_10) 1)
  else begin
    id_24 <= 1'h0;
  end
  wire id_27;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0(
      id_4, id_2, id_1, id_1, id_4, id_1, id_2, id_1, id_1, id_4, id_4, id_5, id_7, id_1, id_4, id_2
  );
  wire id_8;
endmodule
