// Seed: 804297763
module module_0 (
    id_1
);
  output id_1;
  logic id_1;
  always begin
    if (1 >> 1)
      if (1) begin
        if (id_1) @(negedge 1 or posedge id_1 * id_1);
      end
  end
endmodule
