

================================================================
== Vitis HLS Report for 'merge_sort_ap_fixed_16_6_5_3_0_config5_Pipeline_VITIS_LOOP_161_517'
================================================================
* Date:           Tue Mar  4 14:24:10 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.267 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_161_5  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       69|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|       43|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      108|     -|
|Register             |        -|      -|      295|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      295|      220|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_17_3_32_1_1_U1542  |sparsemux_17_3_32_1_1  |        0|   0|  0|  43|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|   0|  0|  43|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln163_fu_378_p2  |         +|   0|  0|  12|           4|           1|
    |k_4_fu_416_p2        |         +|   0|  0|  39|          32|           1|
    |ap_condition_282     |       and|   0|  0|   2|           1|           1|
    |ap_condition_285     |       and|   0|  0|   2|           1|           1|
    |ap_condition_288     |       and|   0|  0|   2|           1|           1|
    |ap_condition_291     |       and|   0|  0|   2|           1|           1|
    |ap_condition_294     |       and|   0|  0|   2|           1|           1|
    |ap_condition_297     |       and|   0|  0|   2|           1|           1|
    |ap_condition_300     |       and|   0|  0|   2|           1|           1|
    |ap_condition_303     |       and|   0|  0|   2|           1|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  69|          45|          12|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |j_fu_102                 |   9|          2|    4|          8|
    |k_fu_98                  |   9|          2|   32|         64|
    |temp_25_fu_110           |   9|          2|   32|         64|
    |temp_26_fu_114           |   9|          2|   32|         64|
    |temp_27_fu_118           |   9|          2|   32|         64|
    |temp_28_fu_122           |   9|          2|   32|         64|
    |temp_29_fu_126           |   9|          2|   32|         64|
    |temp_30_fu_130           |   9|          2|   32|         64|
    |temp_31_fu_134           |   9|          2|   32|         64|
    |temp_fu_106              |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         24|  294|        588|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |j_fu_102                 |   4|   0|    4|          0|
    |k_fu_98                  |  32|   0|   32|          0|
    |temp_25_fu_110           |  32|   0|   32|          0|
    |temp_26_fu_114           |  32|   0|   32|          0|
    |temp_27_fu_118           |  32|   0|   32|          0|
    |temp_28_fu_122           |  32|   0|   32|          0|
    |temp_29_fu_126           |  32|   0|   32|          0|
    |temp_30_fu_130           |  32|   0|   32|          0|
    |temp_31_fu_134           |  32|   0|   32|          0|
    |temp_fu_106              |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 295|   0|  295|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+---------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517|  return value|
|temp_425             |   in|   32|     ap_none|                                                                   temp_425|        scalar|
|temp_424             |   in|   32|     ap_none|                                                                   temp_424|        scalar|
|temp_423             |   in|   32|     ap_none|                                                                   temp_423|        scalar|
|temp_422             |   in|   32|     ap_none|                                                                   temp_422|        scalar|
|temp_421             |   in|   32|     ap_none|                                                                   temp_421|        scalar|
|temp_420             |   in|   32|     ap_none|                                                                   temp_420|        scalar|
|temp_419             |   in|   32|     ap_none|                                                                   temp_419|        scalar|
|temp_418             |   in|   32|     ap_none|                                                                   temp_418|        scalar|
|zext_ln161_4         |   in|    3|     ap_none|                                                               zext_ln161_4|        scalar|
|k_53                 |   in|   32|     ap_none|                                                                       k_53|        scalar|
|mux_case_0637491     |   in|   32|     ap_none|                                                           mux_case_0637491|        scalar|
|mux_case_1638495     |   in|   32|     ap_none|                                                           mux_case_1638495|        scalar|
|mux_case_2639499     |   in|   32|     ap_none|                                                           mux_case_2639499|        scalar|
|mux_case_3640503     |   in|   32|     ap_none|                                                           mux_case_3640503|        scalar|
|mux_case_4641507     |   in|   32|     ap_none|                                                           mux_case_4641507|        scalar|
|mux_case_5642511     |   in|   32|     ap_none|                                                           mux_case_5642511|        scalar|
|mux_case_6643515     |   in|   32|     ap_none|                                                           mux_case_6643515|        scalar|
|mux_case_7644519     |   in|   32|     ap_none|                                                           mux_case_7644519|        scalar|
|temp_442_out         |  out|   32|      ap_vld|                                                               temp_442_out|       pointer|
|temp_442_out_ap_vld  |  out|    1|      ap_vld|                                                               temp_442_out|       pointer|
|temp_441_out         |  out|   32|      ap_vld|                                                               temp_441_out|       pointer|
|temp_441_out_ap_vld  |  out|    1|      ap_vld|                                                               temp_441_out|       pointer|
|temp_440_out         |  out|   32|      ap_vld|                                                               temp_440_out|       pointer|
|temp_440_out_ap_vld  |  out|    1|      ap_vld|                                                               temp_440_out|       pointer|
|temp_439_out         |  out|   32|      ap_vld|                                                               temp_439_out|       pointer|
|temp_439_out_ap_vld  |  out|    1|      ap_vld|                                                               temp_439_out|       pointer|
|temp_438_out         |  out|   32|      ap_vld|                                                               temp_438_out|       pointer|
|temp_438_out_ap_vld  |  out|    1|      ap_vld|                                                               temp_438_out|       pointer|
|temp_437_out         |  out|   32|      ap_vld|                                                               temp_437_out|       pointer|
|temp_437_out_ap_vld  |  out|    1|      ap_vld|                                                               temp_437_out|       pointer|
|temp_436_out         |  out|   32|      ap_vld|                                                               temp_436_out|       pointer|
|temp_436_out_ap_vld  |  out|    1|      ap_vld|                                                               temp_436_out|       pointer|
|temp_435_out         |  out|   32|      ap_vld|                                                               temp_435_out|       pointer|
|temp_435_out_ap_vld  |  out|    1|      ap_vld|                                                               temp_435_out|       pointer|
+---------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 4 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%temp = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 6 'alloca' 'temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%temp_25 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 7 'alloca' 'temp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%temp_26 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 8 'alloca' 'temp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%temp_27 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 9 'alloca' 'temp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%temp_28 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 10 'alloca' 'temp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%temp_29 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 11 'alloca' 'temp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%temp_30 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 12 'alloca' 'temp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%temp_31 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 13 'alloca' 'temp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mux_case_7644519_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mux_case_7644519"   --->   Operation 14 'read' 'mux_case_7644519_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mux_case_6643515_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mux_case_6643515"   --->   Operation 15 'read' 'mux_case_6643515_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mux_case_5642511_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mux_case_5642511"   --->   Operation 16 'read' 'mux_case_5642511_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mux_case_4641507_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mux_case_4641507"   --->   Operation 17 'read' 'mux_case_4641507_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mux_case_3640503_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mux_case_3640503"   --->   Operation 18 'read' 'mux_case_3640503_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mux_case_2639499_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mux_case_2639499"   --->   Operation 19 'read' 'mux_case_2639499_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mux_case_1638495_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mux_case_1638495"   --->   Operation 20 'read' 'mux_case_1638495_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mux_case_0637491_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mux_case_0637491"   --->   Operation 21 'read' 'mux_case_0637491_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%k_53_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %k_53"   --->   Operation 22 'read' 'k_53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln161_4_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln161_4"   --->   Operation 23 'read' 'zext_ln161_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%temp_418_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_418"   --->   Operation 24 'read' 'temp_418_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%temp_419_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_419"   --->   Operation 25 'read' 'temp_419_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%temp_420_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_420"   --->   Operation 26 'read' 'temp_420_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%temp_421_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_421"   --->   Operation 27 'read' 'temp_421_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%temp_422_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_422"   --->   Operation 28 'read' 'temp_422_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%temp_423_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_423"   --->   Operation 29 'read' 'temp_423_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%temp_424_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_424"   --->   Operation 30 'read' 'temp_424_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%temp_425_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_425"   --->   Operation 31 'read' 'temp_425_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln161_4_cast = zext i3 %zext_ln161_4_read"   --->   Operation 32 'zext' 'zext_ln161_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_425_read, i32 %temp_31" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 33 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_424_read, i32 %temp_30" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 34 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_423_read, i32 %temp_29" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 35 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_422_read, i32 %temp_28" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 36 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_421_read, i32 %temp_27" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 37 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_420_read, i32 %temp_26" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 38 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_419_read, i32 %temp_25" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 39 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_418_read, i32 %temp" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 40 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln147 = store i4 %zext_ln161_4_cast, i4 %j" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 41 'store' 'store_ln147' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %k_53_read, i32 %k" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 42 'store' 'store_ln147' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body55.2"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.26>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%j_4 = load i4 %j" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 44 'load' 'j_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %j_4, i32 3" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 45 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %tmp, void %while.body55.2.split, void %VITIS_LOOP_167_6.2.loopexit.exitStub" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 46 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%k_load = load i32 %k" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 47 'load' 'k_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln162 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_hept.h:162]   --->   Operation 48 'specpipeline' 'specpipeline_ln162' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln161 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 49 'specloopname' 'specloopname_ln161' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i4 %j_4" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 50 'trunc' 'trunc_ln147' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln147_3 = trunc i32 %k_load" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 51 'trunc' 'trunc_ln147_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.70ns)   --->   "%add_ln163 = add i4 %j_4, i4 1" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 52 'add' 'add_ln163' <Predicate = (!tmp)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.58ns)   --->   "%temp_32 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8i32.i32.i3, i3 0, i32 %mux_case_0637491_read, i3 1, i32 %mux_case_1638495_read, i3 2, i32 %mux_case_2639499_read, i3 3, i32 %mux_case_3640503_read, i3 4, i32 %mux_case_4641507_read, i3 5, i32 %mux_case_5642511_read, i3 6, i32 %mux_case_6643515_read, i3 7, i32 %mux_case_7644519_read, i32 0, i3 %trunc_ln147" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 53 'sparsemux' 'temp_32' <Predicate = (!tmp)> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.88ns)   --->   "%k_4 = add i32 %k_load, i32 1" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 54 'add' 'k_4' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.67ns)   --->   "%switch_ln163 = switch i3 %trunc_ln147_3, void %arrayidx61.2.case.7, i3 0, void %while.body55.2.split.arrayidx61.2.exit_crit_edge22, i3 1, void %arrayidx61.2.case.1, i3 2, void %arrayidx61.2.case.2, i3 3, void %arrayidx61.2.case.3, i3 4, void %arrayidx61.2.case.4, i3 5, void %arrayidx61.2.case.5, i3 6, void %while.body55.2.split.arrayidx61.2.exit_crit_edge" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 55 'switch' 'switch_ln163' <Predicate = (!tmp)> <Delay = 0.67>
ST_2 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_32, i32 %temp_30" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 56 'store' 'store_ln136' <Predicate = (!tmp & trunc_ln147_3 == 6)> <Delay = 0.38>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx61.2.exit" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 57 'br' 'br_ln163' <Predicate = (!tmp & trunc_ln147_3 == 6)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_32, i32 %temp_29" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 58 'store' 'store_ln136' <Predicate = (!tmp & trunc_ln147_3 == 5)> <Delay = 0.38>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx61.2.exit" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 59 'br' 'br_ln163' <Predicate = (!tmp & trunc_ln147_3 == 5)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_32, i32 %temp_28" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 60 'store' 'store_ln136' <Predicate = (!tmp & trunc_ln147_3 == 4)> <Delay = 0.38>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx61.2.exit" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 61 'br' 'br_ln163' <Predicate = (!tmp & trunc_ln147_3 == 4)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_32, i32 %temp_27" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 62 'store' 'store_ln136' <Predicate = (!tmp & trunc_ln147_3 == 3)> <Delay = 0.38>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx61.2.exit" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 63 'br' 'br_ln163' <Predicate = (!tmp & trunc_ln147_3 == 3)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_32, i32 %temp_26" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 64 'store' 'store_ln136' <Predicate = (!tmp & trunc_ln147_3 == 2)> <Delay = 0.38>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx61.2.exit" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 65 'br' 'br_ln163' <Predicate = (!tmp & trunc_ln147_3 == 2)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_32, i32 %temp_25" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 66 'store' 'store_ln136' <Predicate = (!tmp & trunc_ln147_3 == 1)> <Delay = 0.38>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx61.2.exit" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 67 'br' 'br_ln163' <Predicate = (!tmp & trunc_ln147_3 == 1)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_32, i32 %temp" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 68 'store' 'store_ln136' <Predicate = (!tmp & trunc_ln147_3 == 0)> <Delay = 0.38>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx61.2.exit" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 69 'br' 'br_ln163' <Predicate = (!tmp & trunc_ln147_3 == 0)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_32, i32 %temp_31" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 70 'store' 'store_ln136' <Predicate = (!tmp & trunc_ln147_3 == 7)> <Delay = 0.38>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx61.2.exit" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 71 'br' 'br_ln163' <Predicate = (!tmp & trunc_ln147_3 == 7)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.38ns)   --->   "%store_ln147 = store i4 %add_ln163, i4 %j" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 72 'store' 'store_ln147' <Predicate = (!tmp)> <Delay = 0.38>
ST_2 : Operation 73 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %k_4, i32 %k" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 73 'store' 'store_ln147' <Predicate = (!tmp)> <Delay = 0.38>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln161 = br void %while.body55.2" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 74 'br' 'br_ln161' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%temp_load = load i32 %temp"   --->   Operation 75 'load' 'temp_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%temp_25_load = load i32 %temp_25"   --->   Operation 76 'load' 'temp_25_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%temp_26_load = load i32 %temp_26"   --->   Operation 77 'load' 'temp_26_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%temp_27_load = load i32 %temp_27"   --->   Operation 78 'load' 'temp_27_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%temp_28_load = load i32 %temp_28"   --->   Operation 79 'load' 'temp_28_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%temp_29_load = load i32 %temp_29"   --->   Operation 80 'load' 'temp_29_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%temp_30_load = load i32 %temp_30"   --->   Operation 81 'load' 'temp_30_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%temp_31_load = load i32 %temp_31"   --->   Operation 82 'load' 'temp_31_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_442_out, i32 %temp_31_load"   --->   Operation 83 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_441_out, i32 %temp_30_load"   --->   Operation 84 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_440_out, i32 %temp_29_load"   --->   Operation 85 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_439_out, i32 %temp_28_load"   --->   Operation 86 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_438_out, i32 %temp_27_load"   --->   Operation 87 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_437_out, i32 %temp_26_load"   --->   Operation 88 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_436_out, i32 %temp_25_load"   --->   Operation 89 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_435_out, i32 %temp_load"   --->   Operation 90 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 91 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ temp_425]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_424]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_423]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_422]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_421]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_420]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_419]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_418]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln161_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k_53]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_0637491]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_1638495]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_2639499]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_3640503]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_4641507]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_5642511]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_6643515]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_7644519]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_442_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ temp_441_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ temp_440_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ temp_439_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ temp_438_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ temp_437_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ temp_436_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ temp_435_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                     (alloca      ) [ 011]
j                     (alloca      ) [ 011]
temp                  (alloca      ) [ 011]
temp_25               (alloca      ) [ 011]
temp_26               (alloca      ) [ 011]
temp_27               (alloca      ) [ 011]
temp_28               (alloca      ) [ 011]
temp_29               (alloca      ) [ 011]
temp_30               (alloca      ) [ 011]
temp_31               (alloca      ) [ 011]
mux_case_7644519_read (read        ) [ 011]
mux_case_6643515_read (read        ) [ 011]
mux_case_5642511_read (read        ) [ 011]
mux_case_4641507_read (read        ) [ 011]
mux_case_3640503_read (read        ) [ 011]
mux_case_2639499_read (read        ) [ 011]
mux_case_1638495_read (read        ) [ 011]
mux_case_0637491_read (read        ) [ 011]
k_53_read             (read        ) [ 000]
zext_ln161_4_read     (read        ) [ 000]
temp_418_read         (read        ) [ 000]
temp_419_read         (read        ) [ 000]
temp_420_read         (read        ) [ 000]
temp_421_read         (read        ) [ 000]
temp_422_read         (read        ) [ 000]
temp_423_read         (read        ) [ 000]
temp_424_read         (read        ) [ 000]
temp_425_read         (read        ) [ 000]
zext_ln161_4_cast     (zext        ) [ 000]
store_ln136           (store       ) [ 000]
store_ln136           (store       ) [ 000]
store_ln136           (store       ) [ 000]
store_ln136           (store       ) [ 000]
store_ln136           (store       ) [ 000]
store_ln136           (store       ) [ 000]
store_ln136           (store       ) [ 000]
store_ln136           (store       ) [ 000]
store_ln147           (store       ) [ 000]
store_ln147           (store       ) [ 000]
br_ln0                (br          ) [ 000]
j_4                   (load        ) [ 000]
tmp                   (bitselect   ) [ 011]
br_ln161              (br          ) [ 000]
k_load                (load        ) [ 000]
specpipeline_ln162    (specpipeline) [ 000]
specloopname_ln161    (specloopname) [ 000]
trunc_ln147           (trunc       ) [ 000]
trunc_ln147_3         (trunc       ) [ 011]
add_ln163             (add         ) [ 000]
temp_32               (sparsemux   ) [ 000]
k_4                   (add         ) [ 000]
switch_ln163          (switch      ) [ 000]
store_ln136           (store       ) [ 000]
br_ln163              (br          ) [ 000]
store_ln136           (store       ) [ 000]
br_ln163              (br          ) [ 000]
store_ln136           (store       ) [ 000]
br_ln163              (br          ) [ 000]
store_ln136           (store       ) [ 000]
br_ln163              (br          ) [ 000]
store_ln136           (store       ) [ 000]
br_ln163              (br          ) [ 000]
store_ln136           (store       ) [ 000]
br_ln163              (br          ) [ 000]
store_ln136           (store       ) [ 000]
br_ln163              (br          ) [ 000]
store_ln136           (store       ) [ 000]
br_ln163              (br          ) [ 000]
store_ln147           (store       ) [ 000]
store_ln147           (store       ) [ 000]
br_ln161              (br          ) [ 000]
temp_load             (load        ) [ 000]
temp_25_load          (load        ) [ 000]
temp_26_load          (load        ) [ 000]
temp_27_load          (load        ) [ 000]
temp_28_load          (load        ) [ 000]
temp_29_load          (load        ) [ 000]
temp_30_load          (load        ) [ 000]
temp_31_load          (load        ) [ 000]
write_ln0             (write       ) [ 000]
write_ln0             (write       ) [ 000]
write_ln0             (write       ) [ 000]
write_ln0             (write       ) [ 000]
write_ln0             (write       ) [ 000]
write_ln0             (write       ) [ 000]
write_ln0             (write       ) [ 000]
write_ln0             (write       ) [ 000]
ret_ln0               (ret         ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="temp_425">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_425"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="temp_424">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_424"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="temp_423">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_423"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="temp_422">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_422"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="temp_421">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_421"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="temp_420">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_420"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="temp_419">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_419"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="temp_418">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_418"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="zext_ln161_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln161_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="k_53">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_53"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mux_case_0637491">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_0637491"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mux_case_1638495">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_1638495"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="mux_case_2639499">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_2639499"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="mux_case_3640503">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_3640503"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mux_case_4641507">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_4641507"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mux_case_5642511">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_5642511"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="mux_case_6643515">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_6643515"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="mux_case_7644519">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_7644519"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="temp_442_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_442_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="temp_441_out">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_441_out"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="temp_440_out">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_440_out"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="temp_439_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_439_out"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="temp_438_out">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_438_out"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="temp_437_out">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_437_out"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="temp_436_out">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_436_out"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="temp_435_out">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_435_out"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i32.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="k_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="j_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="temp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="temp_25_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_25/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="temp_26_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_26/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="temp_27_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_27/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="temp_28_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_28/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="temp_29_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_29/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="temp_30_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_30/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="temp_31_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_31/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="mux_case_7644519_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_7644519_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="mux_case_6643515_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_6643515_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="mux_case_5642511_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_5642511_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="mux_case_4641507_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_4641507_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="mux_case_3640503_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_3640503_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="mux_case_2639499_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_2639499_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="mux_case_1638495_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_1638495_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="mux_case_0637491_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_0637491_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="k_53_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_53_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln161_4_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="3" slack="0"/>
<pin id="195" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln161_4_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="temp_418_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_418_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="temp_419_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_419_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="temp_420_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_420_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="temp_421_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_421_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="temp_422_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_422_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="temp_423_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_423_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="temp_424_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_424_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="temp_425_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_425_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="write_ln0_write_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="32" slack="0"/>
<pin id="250" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="write_ln0_write_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="0" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="32" slack="0"/>
<pin id="257" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="write_ln0_write_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="32" slack="0"/>
<pin id="264" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="write_ln0_write_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="0" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="0" index="2" bw="32" slack="0"/>
<pin id="271" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="write_ln0_write_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="32" slack="0"/>
<pin id="278" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="write_ln0_write_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="0" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="32" slack="0"/>
<pin id="285" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="write_ln0_write_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="0" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="2" bw="32" slack="0"/>
<pin id="292" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="write_ln0_write_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="0" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="0"/>
<pin id="299" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln161_4_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="0"/>
<pin id="304" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161_4_cast/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln136_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln136_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln136_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln136_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln136_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln136_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln136_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln136_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln147_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="0"/>
<pin id="348" dir="0" index="1" bw="4" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln147_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="j_4_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="1"/>
<pin id="358" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_4/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="4" slack="0"/>
<pin id="362" dir="0" index="2" bw="3" slack="0"/>
<pin id="363" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="k_load_load_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="trunc_ln147_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="trunc_ln147_3_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147_3/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln163_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln163/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="temp_32_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="32" slack="1"/>
<pin id="388" dir="0" index="3" bw="1" slack="0"/>
<pin id="389" dir="0" index="4" bw="32" slack="1"/>
<pin id="390" dir="0" index="5" bw="3" slack="0"/>
<pin id="391" dir="0" index="6" bw="32" slack="1"/>
<pin id="392" dir="0" index="7" bw="3" slack="0"/>
<pin id="393" dir="0" index="8" bw="32" slack="1"/>
<pin id="394" dir="0" index="9" bw="3" slack="0"/>
<pin id="395" dir="0" index="10" bw="32" slack="1"/>
<pin id="396" dir="0" index="11" bw="3" slack="0"/>
<pin id="397" dir="0" index="12" bw="32" slack="1"/>
<pin id="398" dir="0" index="13" bw="2" slack="0"/>
<pin id="399" dir="0" index="14" bw="32" slack="1"/>
<pin id="400" dir="0" index="15" bw="1" slack="0"/>
<pin id="401" dir="0" index="16" bw="32" slack="1"/>
<pin id="402" dir="0" index="17" bw="1" slack="0"/>
<pin id="403" dir="0" index="18" bw="3" slack="0"/>
<pin id="404" dir="1" index="19" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="temp_32/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="k_4_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_4/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln136_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="1"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln136_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="1"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln136_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="1"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="store_ln136_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="1"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln136_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="1"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln136_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="1"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln136_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="1"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln136_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="1"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="store_ln147_store_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="0"/>
<pin id="464" dir="0" index="1" bw="4" slack="1"/>
<pin id="465" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="store_ln147_store_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="1"/>
<pin id="470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="temp_load_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_load/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="temp_25_load_load_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_25_load/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="temp_26_load_load_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_26_load/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="temp_27_load_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_27_load/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="temp_28_load_load_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_28_load/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="temp_29_load_load_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_29_load/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="temp_30_load_load_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_30_load/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="temp_31_load_load_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_31_load/2 "/>
</bind>
</comp>

<comp id="504" class="1005" name="k_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="511" class="1005" name="j_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="4" slack="0"/>
<pin id="513" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="518" class="1005" name="temp_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="525" class="1005" name="temp_25_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="0"/>
<pin id="527" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="temp_25 "/>
</bind>
</comp>

<comp id="532" class="1005" name="temp_26_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="temp_26 "/>
</bind>
</comp>

<comp id="539" class="1005" name="temp_27_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="temp_27 "/>
</bind>
</comp>

<comp id="546" class="1005" name="temp_28_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="temp_28 "/>
</bind>
</comp>

<comp id="553" class="1005" name="temp_29_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="temp_29 "/>
</bind>
</comp>

<comp id="560" class="1005" name="temp_30_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="0"/>
<pin id="562" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="temp_30 "/>
</bind>
</comp>

<comp id="567" class="1005" name="temp_31_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="temp_31 "/>
</bind>
</comp>

<comp id="574" class="1005" name="mux_case_7644519_read_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mux_case_7644519_read "/>
</bind>
</comp>

<comp id="579" class="1005" name="mux_case_6643515_read_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="1"/>
<pin id="581" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mux_case_6643515_read "/>
</bind>
</comp>

<comp id="584" class="1005" name="mux_case_5642511_read_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mux_case_5642511_read "/>
</bind>
</comp>

<comp id="589" class="1005" name="mux_case_4641507_read_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mux_case_4641507_read "/>
</bind>
</comp>

<comp id="594" class="1005" name="mux_case_3640503_read_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mux_case_3640503_read "/>
</bind>
</comp>

<comp id="599" class="1005" name="mux_case_2639499_read_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mux_case_2639499_read "/>
</bind>
</comp>

<comp id="604" class="1005" name="mux_case_1638495_read_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mux_case_1638495_read "/>
</bind>
</comp>

<comp id="609" class="1005" name="mux_case_0637491_read_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mux_case_0637491_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="52" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="52" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="52" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="52" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="52" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="52" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="52" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="52" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="52" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="52" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="54" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="54" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="54" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="54" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="54" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="54" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="54" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="54" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="54" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="56" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="54" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="54" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="54" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="54" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="54" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="54" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="0" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="96" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="96" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="96" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="40" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="96" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="42" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="96" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="96" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="46" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="96" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="48" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="96" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="50" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="192" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="240" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="234" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="228" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="222" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="216" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="210" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="204" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="198" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="302" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="186" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="364"><net_src comp="58" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="356" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="60" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="373"><net_src comp="356" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="367" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="356" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="74" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="405"><net_src comp="76" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="406"><net_src comp="78" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="407"><net_src comp="80" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="408"><net_src comp="82" pin="0"/><net_sink comp="384" pin=5"/></net>

<net id="409"><net_src comp="84" pin="0"/><net_sink comp="384" pin=7"/></net>

<net id="410"><net_src comp="86" pin="0"/><net_sink comp="384" pin=9"/></net>

<net id="411"><net_src comp="88" pin="0"/><net_sink comp="384" pin=11"/></net>

<net id="412"><net_src comp="90" pin="0"/><net_sink comp="384" pin=13"/></net>

<net id="413"><net_src comp="92" pin="0"/><net_sink comp="384" pin=15"/></net>

<net id="414"><net_src comp="94" pin="0"/><net_sink comp="384" pin=17"/></net>

<net id="415"><net_src comp="370" pin="1"/><net_sink comp="384" pin=18"/></net>

<net id="420"><net_src comp="367" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="52" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="384" pin="19"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="384" pin="19"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="384" pin="19"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="384" pin="19"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="384" pin="19"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="384" pin="19"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="384" pin="19"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="384" pin="19"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="378" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="416" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="472" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="479"><net_src comp="476" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="483"><net_src comp="480" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="487"><net_src comp="484" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="491"><net_src comp="488" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="495"><net_src comp="492" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="499"><net_src comp="496" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="503"><net_src comp="500" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="507"><net_src comp="98" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="510"><net_src comp="504" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="514"><net_src comp="102" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="517"><net_src comp="511" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="521"><net_src comp="106" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="524"><net_src comp="518" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="528"><net_src comp="110" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="531"><net_src comp="525" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="535"><net_src comp="114" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="538"><net_src comp="532" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="542"><net_src comp="118" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="545"><net_src comp="539" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="549"><net_src comp="122" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="552"><net_src comp="546" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="556"><net_src comp="126" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="563"><net_src comp="130" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="566"><net_src comp="560" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="570"><net_src comp="134" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="573"><net_src comp="567" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="577"><net_src comp="138" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="384" pin=16"/></net>

<net id="582"><net_src comp="144" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="384" pin=14"/></net>

<net id="587"><net_src comp="150" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="384" pin=12"/></net>

<net id="592"><net_src comp="156" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="384" pin=10"/></net>

<net id="597"><net_src comp="162" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="384" pin=8"/></net>

<net id="602"><net_src comp="168" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="384" pin=6"/></net>

<net id="607"><net_src comp="174" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="384" pin=4"/></net>

<net id="612"><net_src comp="180" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="384" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp_442_out | {2 }
	Port: temp_441_out | {2 }
	Port: temp_440_out | {2 }
	Port: temp_439_out | {2 }
	Port: temp_438_out | {2 }
	Port: temp_437_out | {2 }
	Port: temp_436_out | {2 }
	Port: temp_435_out | {2 }
 - Input state : 
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517 : temp_425 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517 : temp_424 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517 : temp_423 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517 : temp_422 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517 : temp_421 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517 : temp_420 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517 : temp_419 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517 : temp_418 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517 : zext_ln161_4 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517 : k_53 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517 : mux_case_0637491 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517 : mux_case_1638495 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517 : mux_case_2639499 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517 : mux_case_3640503 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517 : mux_case_4641507 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517 : mux_case_5642511 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517 : mux_case_6643515 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517 : mux_case_7644519 | {1 }
  - Chain level:
	State 1
		store_ln147 : 1
	State 2
		tmp : 1
		br_ln161 : 2
		trunc_ln147 : 1
		trunc_ln147_3 : 1
		add_ln163 : 1
		temp_32 : 2
		k_4 : 1
		switch_ln163 : 2
		store_ln136 : 3
		store_ln136 : 3
		store_ln136 : 3
		store_ln136 : 3
		store_ln136 : 3
		store_ln136 : 3
		store_ln136 : 3
		store_ln136 : 3
		store_ln147 : 2
		store_ln147 : 2
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|    add   |          add_ln163_fu_378         |    0    |    12   |
|          |             k_4_fu_416            |    0    |    39   |
|----------|-----------------------------------|---------|---------|
| sparsemux|           temp_32_fu_384          |    0    |    43   |
|----------|-----------------------------------|---------|---------|
|          | mux_case_7644519_read_read_fu_138 |    0    |    0    |
|          | mux_case_6643515_read_read_fu_144 |    0    |    0    |
|          | mux_case_5642511_read_read_fu_150 |    0    |    0    |
|          | mux_case_4641507_read_read_fu_156 |    0    |    0    |
|          | mux_case_3640503_read_read_fu_162 |    0    |    0    |
|          | mux_case_2639499_read_read_fu_168 |    0    |    0    |
|          | mux_case_1638495_read_read_fu_174 |    0    |    0    |
|          | mux_case_0637491_read_read_fu_180 |    0    |    0    |
|   read   |       k_53_read_read_fu_186       |    0    |    0    |
|          |   zext_ln161_4_read_read_fu_192   |    0    |    0    |
|          |     temp_418_read_read_fu_198     |    0    |    0    |
|          |     temp_419_read_read_fu_204     |    0    |    0    |
|          |     temp_420_read_read_fu_210     |    0    |    0    |
|          |     temp_421_read_read_fu_216     |    0    |    0    |
|          |     temp_422_read_read_fu_222     |    0    |    0    |
|          |     temp_423_read_read_fu_228     |    0    |    0    |
|          |     temp_424_read_read_fu_234     |    0    |    0    |
|          |     temp_425_read_read_fu_240     |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |       write_ln0_write_fu_246      |    0    |    0    |
|          |       write_ln0_write_fu_253      |    0    |    0    |
|          |       write_ln0_write_fu_260      |    0    |    0    |
|   write  |       write_ln0_write_fu_267      |    0    |    0    |
|          |       write_ln0_write_fu_274      |    0    |    0    |
|          |       write_ln0_write_fu_281      |    0    |    0    |
|          |       write_ln0_write_fu_288      |    0    |    0    |
|          |       write_ln0_write_fu_295      |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   zext   |      zext_ln161_4_cast_fu_302     |    0    |    0    |
|----------|-----------------------------------|---------|---------|
| bitselect|             tmp_fu_359            |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   trunc  |         trunc_ln147_fu_370        |    0    |    0    |
|          |        trunc_ln147_3_fu_374       |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    94   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|          j_reg_511          |    4   |
|          k_reg_504          |   32   |
|mux_case_0637491_read_reg_609|   32   |
|mux_case_1638495_read_reg_604|   32   |
|mux_case_2639499_read_reg_599|   32   |
|mux_case_3640503_read_reg_594|   32   |
|mux_case_4641507_read_reg_589|   32   |
|mux_case_5642511_read_reg_584|   32   |
|mux_case_6643515_read_reg_579|   32   |
|mux_case_7644519_read_reg_574|   32   |
|       temp_25_reg_525       |   32   |
|       temp_26_reg_532       |   32   |
|       temp_27_reg_539       |   32   |
|       temp_28_reg_546       |   32   |
|       temp_29_reg_553       |   32   |
|       temp_30_reg_560       |   32   |
|       temp_31_reg_567       |   32   |
|         temp_reg_518        |   32   |
+-----------------------------+--------+
|            Total            |   548  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   94   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   548  |    -   |
+-----------+--------+--------+
|   Total   |   548  |   94   |
+-----------+--------+--------+
