{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Addressing View_ScaleFactor":"0.210171",
   "Addressing View_TopLeft":"-2641,-776",
   "Color Coded_ScaleFactor":"0.143021",
   "Color Coded_TopLeft":"-2643,-706",
   "Default View_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Default View_ScaleFactor":"0.441942",
   "Default View_TopLeft":"-172,-1459",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.140863",
   "Grouping and No Loops_TopLeft":"-2641,-696",
   "Interfaces View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Interfaces View_ScaleFactor":"0.789513",
   "Interfaces View_TopLeft":"1479,37",
   "No Loops_ScaleFactor":"0.140158",
   "No Loops_TopLeft":"-2640,-671",
   "Reduced Jogs_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Reduced Jogs_ScaleFactor":"0.13946",
   "Reduced Jogs_TopLeft":"-2639,-660",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port Vp_Vn -pg 1 -lvl 0 -x -600 -y 100 -defaultsOSRD
preplace port Vaux0 -pg 1 -lvl 0 -x -600 -y 20 -defaultsOSRD
preplace port Vaux1 -pg 1 -lvl 0 -x -600 -y 40 -defaultsOSRD
preplace port Vaux9 -pg 1 -lvl 0 -x -600 -y 80 -defaultsOSRD
preplace port Vaux8 -pg 1 -lvl 0 -x -600 -y 60 -defaultsOSRD
preplace port DDR -pg 1 -lvl 5 -x 4330 -y 160 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 4330 -y 180 -defaultsOSRD
preplace port adc_clk_p_i -pg 1 -lvl 0 -x -600 -y 450 -defaultsOSRD
preplace port adc_clk_n_i -pg 1 -lvl 0 -x -600 -y 430 -defaultsOSRD
preplace port adc_enc_p_o -pg 1 -lvl 5 -x 4330 -y 220 -defaultsOSRD
preplace port adc_enc_n_o -pg 1 -lvl 5 -x 4330 -y 200 -defaultsOSRD
preplace port adc_csn_o -pg 1 -lvl 5 -x 4330 -y 390 -defaultsOSRD
preplace port dac_clk_o -pg 1 -lvl 5 -x 4330 -y 60 -defaultsOSRD
preplace port dac_rst_o -pg 1 -lvl 5 -x 4330 -y 120 -defaultsOSRD
preplace port dac_sel_o -pg 1 -lvl 5 -x 4330 -y 140 -defaultsOSRD
preplace port dac_wrt_o -pg 1 -lvl 5 -x 4330 -y 80 -defaultsOSRD
preplace portBus adc_dat_a_i -pg 1 -lvl 0 -x -600 -y 630 -defaultsOSRD
preplace portBus adc_dat_b_i -pg 1 -lvl 0 -x -600 -y 610 -defaultsOSRD
preplace portBus dac_dat_o -pg 1 -lvl 5 -x 4330 -y 100 -defaultsOSRD
preplace portBus dac_pwm_o -pg 1 -lvl 5 -x 4330 -y 240 -defaultsOSRD
preplace portBus exp_p_tri_io -pg 1 -lvl 5 -x 4330 -y 0 -defaultsOSRD
preplace portBus exp_n_tri_io -pg 1 -lvl 5 -x 4330 -y 260 -defaultsOSRD
preplace portBus led_o -pg 1 -lvl 5 -x 4330 -y 20 -defaultsOSRD
preplace inst Core -pg 1 -lvl 1 -x -290 -y 440 -defaultsOSRD
preplace inst Memory_IO -pg 1 -lvl 2 -x 270 -y 1630 -defaultsOSRD
preplace inst Reg_Brakeout -pg 1 -lvl 2 -x 270 -y -810 -defaultsOSRD
preplace inst axis_red_pitaya_adc_0 -pg 1 -lvl 1 -x -290 -y 650 -defaultsOSRD
preplace inst ch1_mem_fb_split -pg 1 -lvl 2 -x 270 -y -1270 -defaultsOSRD
preplace inst feedback_and_generation -pg 1 -lvl 3 -x 1990 -y 710 -defaultsOSRD
preplace inst axis_red_pitaya_dac_0 -pg 1 -lvl 4 -x 4110 -y 230 -defaultsOSRD
preplace inst downsampling -pg 1 -lvl 3 -x 1990 -y -240 -defaultsOSRD
preplace inst Memory_IO|axis_ram_writer_0 -pg 1 -lvl 1 -x 380 -y 1620 -defaultsOSRD
preplace inst Memory_IO|axi_sts_register_0 -pg 1 -lvl 1 -x 380 -y 1780 -defaultsOSRD
preplace inst Memory_IO|axi_cfg_register_0 -pg 1 -lvl 1 -x 380 -y 1930 -defaultsOSRD
preplace inst Reg_Brakeout|external_reset_fake -pg 1 -lvl 1 -x 350 -y -410 -defaultsOSRD
preplace inst Reg_Brakeout|dna_reader_0 -pg 1 -lvl 1 -x 350 -y -520 -defaultsOSRD
preplace inst Reg_Brakeout|Feedback_config_bus -pg 1 -lvl 1 -x 350 -y -230 -defaultsOSRD
preplace inst Reg_Brakeout|status_concat_1 -pg 1 -lvl 2 -x 740 -y 160 -defaultsOSRD
preplace inst Reg_Brakeout|CH1_Config -pg 1 -lvl 2 -x 740 -y -960 -defaultsOSRD
preplace inst Reg_Brakeout|system_params -pg 1 -lvl 2 -x 740 -y -790 -defaultsOSRD
preplace inst Reg_Brakeout|CH1_params -pg 1 -lvl 1 -x 350 -y -960 -defaultsOSRD
preplace inst Reg_Brakeout|CH2_params -pg 1 -lvl 1 -x 350 -y -630 -defaultsOSRD
preplace inst Reg_Brakeout|CH2_config -pg 1 -lvl 2 -x 740 -y 30 -defaultsOSRD
preplace inst Reg_Brakeout|CBC_config -pg 1 -lvl 2 -x 740 -y 320 -defaultsOSRD
preplace inst Reg_Brakeout|gng_0 -pg 1 -lvl 2 -x 740 -y -100 -defaultsOSRD
preplace inst feedback_and_generation|CBC_0 -pg 1 -lvl 1 -x 2220 -y 1390 -defaultsOSRD
preplace inst feedback_and_generation|Shared_mult_5 -pg 1 -lvl 2 -x 2800 -y 1520 -defaultsOSRD
preplace inst feedback_and_generation|Shared_mult_2 -pg 1 -lvl 2 -x 2800 -y 900 -defaultsOSRD
preplace inst feedback_and_generation|CH1_mult2 -pg 1 -lvl 2 -x 2800 -y 730 -defaultsOSRD
preplace inst feedback_and_generation|ch1_output_dac_mem_split -pg 1 -lvl 4 -x 3560 -y 1310 -defaultsOSRD
preplace inst feedback_and_generation|Shared_mult_4 -pg 1 -lvl 2 -x 2800 -y 1310 -defaultsOSRD
preplace inst feedback_and_generation|Shared_mult_3 -pg 1 -lvl 2 -x 2800 -y 1750 -defaultsOSRD
preplace inst feedback_and_generation|Shared_mult_1 -pg 1 -lvl 2 -x 2800 -y 570 -defaultsOSRD
preplace inst feedback_and_generation|feedback_combined_0 -pg 1 -lvl 3 -x 3220 -y 1300 -defaultsOSRD
preplace inst feedback_and_generation|CH2_multiplier_breakout -pg 1 -lvl 1 -x 2220 -y 1720 -defaultsOSRD
preplace inst feedback_and_generation|CH1_multiplier_breakout -pg 1 -lvl 1 -x 2220 -y 1050 -defaultsOSRD
preplace inst downsampling|fir_compiler_0 -pg 1 -lvl 3 -x 2790 -y -230 -defaultsOSRD
preplace inst downsampling|axis_combiner_1 -pg 1 -lvl 1 -x 2050 -y -310 -defaultsOSRD
preplace inst downsampling|axis_combiner_2 -pg 1 -lvl 1 -x 2050 -y -70 -defaultsOSRD
preplace inst downsampling|fir_compiler_1 -pg 1 -lvl 3 -x 2790 -y -370 -defaultsOSRD
preplace inst downsampling|axis_broadcaster_0 -pg 1 -lvl 2 -x 2400 -y -310 -defaultsOSRD
preplace inst downsampling|AXI_mux_0 -pg 1 -lvl 3 -x 2790 -y -60 -defaultsOSRD
preplace inst Reg_Brakeout|system_params|ram_writer_reset -pg 1 -lvl 1 -x 800 -y -800 -defaultsOSRD
preplace inst Reg_Brakeout|system_params|continuous_output -pg 1 -lvl 1 -x 800 -y -400 -defaultsOSRD
preplace inst Reg_Brakeout|system_params|feedback_trigger -pg 1 -lvl 1 -x 800 -y -600 -defaultsOSRD
preplace inst Reg_Brakeout|system_params|pre_memory_reset -pg 1 -lvl 1 -x 800 -y -500 -defaultsOSRD
preplace inst Reg_Brakeout|system_params|RAM_addres -pg 1 -lvl 1 -x 800 -y -300 -defaultsOSRD
preplace inst Reg_Brakeout|system_params|Fast_mode -pg 1 -lvl 1 -x 800 -y -700 -defaultsOSRD
preplace netloc adc_clk_p_i_1 1 0 1 NJ 450
preplace netloc adc_clk_n_i_1 1 0 1 -580J 430n
preplace netloc rst_0_peripheral_aresetn 1 1 2 -50 1500 1400
preplace netloc slice_0_dout 1 2 1 1510J -280n
preplace netloc slice_3_dout 1 1 2 0 -1080 1350
preplace netloc pll_0_clk_out1 1 0 4 -550 740 -60 -1140 1540 210 N
preplace netloc slice_1_dout 1 1 2 -20 -1100 1370J
preplace netloc const_0_dout 1 0 3 -560 730 N 730 1350
preplace netloc feedback_combined_0_trig_out 1 3 2 3910 130 4230
preplace netloc adc_dat_a_i_1 1 0 1 -580J 630n
preplace netloc adc_dat_b_i_1 1 0 1 -570J 610n
preplace netloc axis_red_pitaya_adc_0_adc_csn 1 1 4 -40 -1130 N -1130 N -1130 4250
preplace netloc Reg_Brakeout_dout4 1 2 1 1500J -30n
preplace netloc axis_red_pitaya_dac_0_dac_dat 1 4 1 4300 100n
preplace netloc axis_red_pitaya_dac_0_dac_clk 1 4 1 4240 60n
preplace netloc axis_red_pitaya_dac_0_dac_rst 1 4 1 4280 120n
preplace netloc axis_red_pitaya_dac_0_dac_sel 1 4 1 4310 140n
preplace netloc axis_red_pitaya_dac_0_dac_wrt 1 4 1 4270 80n
preplace netloc Core_locked 1 1 3 -110J -1420 NJ -1420 3890
preplace netloc Core_clk_out2 1 1 3 -130J -1440 NJ -1440 3930
preplace netloc Core_clk_out3 1 1 3 -100J -1430 NJ -1430 3900
preplace netloc sts_data_1 1 1 2 10 -1090 1360J
preplace netloc Memory_IO_sts_data1 1 1 2 20 -1110 1380
preplace netloc Reg_Brakeout_Dout9 1 2 1 1480J 240n
preplace netloc Reg_Brakeout_Dout 1 2 1 1490J 200n
preplace netloc Memory_IO_cfg_data 1 1 2 -10 -1120 1390
preplace netloc polynomial_target_1 1 2 1 1440 340n
preplace netloc displacement_int_ext_1 1 2 1 1410 360n
preplace netloc velocity_int_ext_1 1 2 1 1420 320n
preplace netloc input_select2_1 1 2 1 1430 300n
preplace netloc input_select1_1 1 2 1 1450 220n
preplace netloc input_select_1 1 2 1 1470 180n
preplace netloc continuous_output_in_1 1 2 1 1460 30n
preplace netloc Reg_Brakeout_Dout15 1 2 1 1520 -210n
preplace netloc ch1_mem_fb_split_M07_AXIS 1 2 1 1630 -1200n
preplace netloc ch1_mem_fb_split_M05_AXIS 1 2 1 1610J -1240n
preplace netloc writer_0_M_AXI 1 0 3 -570 570 N 570 1340
preplace netloc ch1_mem_fb_split_M04_AXIS 1 2 1 1620J -1260n
preplace netloc feedback_and_generation_M00_AXIS 1 2 2 1670 -480 3870
preplace netloc ps_0_axi_periph_M00_AXI 1 1 1 -80 400n
preplace netloc ch1_mem_fb_split_M06_AXIS 1 2 1 1640 -1220n
preplace netloc axis_red_pitaya_adc_0_M_AXIS 1 1 1 -70 -1290n
preplace netloc ps_0_FIXED_IO 1 1 4 -90 -1400 N -1400 N -1400 4260
preplace netloc ps_0_axi_periph_M01_AXI 1 1 1 -90 420n
preplace netloc S_AXIS_RNG2_1 1 2 1 1560 -90n
preplace netloc conv_0_M_AXIS 1 1 3 -30 -1450 N -1450 3880
preplace netloc ps_0_DDR 1 1 4 -120 -1410 N -1410 N -1410 4290
preplace netloc Reg_Brakeout_M_AXIS3 1 2 1 1550 -980n
preplace netloc Reg_Brakeout_M_AXIS4 1 2 1 1530 -110n
preplace netloc ch1_mem_fb_split_M00_AXIS 1 2 1 1660 -1340n
preplace netloc S_AXIS_CFG_1 1 2 1 1570 -1000n
preplace netloc feedback_and_generation_M01_AXIS 1 3 1 3920 190n
preplace netloc S_AXIS_ADC2_1 1 2 1 1580 -1280n
preplace netloc ch1_mem_fb_split_M02_AXIS 1 2 1 1590J -1300n
preplace netloc S_AXIS_CFG2_1 1 2 1 1600 -130n
preplace netloc ch1_mem_fb_split_M01_AXIS 1 2 1 1650 -1320n
preplace netloc Memory_IO|pll_0_clk_out1 1 0 1 210 1610n
preplace netloc Memory_IO|rst_0_peripheral_aresetn 1 0 1 230 1790n
preplace netloc Memory_IO|axis_ram_writer_0_sts_data 1 1 1 N 1630
preplace netloc Memory_IO|cfg_data1_1 1 0 1 220 1650n
preplace netloc Memory_IO|aresetn1_1 1 0 1 190 1630n
preplace netloc Memory_IO|sts_data_1 1 0 1 240 1810n
preplace netloc Memory_IO|axi_cfg_register_0_cfg_data 1 1 1 N 1930
preplace netloc Memory_IO|S_AXI1_1 1 0 1 N 1750
preplace netloc Memory_IO|S_AXIS_1 1 0 1 180 1590n
preplace netloc Memory_IO|axis_ram_writer_0_M_AXI 1 1 1 N 1610
preplace netloc Memory_IO|S_AXI_1 1 0 1 200 1730n
preplace netloc Reg_Brakeout|pll_0_clk_out1 1 0 2 230 -800 520
preplace netloc Reg_Brakeout|rst_0_peripheral_aresetn 1 0 2 210 -290 490
preplace netloc Reg_Brakeout|const_0_dout 1 1 2 500 -170 1110J
preplace netloc Reg_Brakeout|Din1_1 1 0 2 220 -340 530
preplace netloc Reg_Brakeout|RAM_addres_Dout 1 2 1 1160 -300n
preplace netloc Reg_Brakeout|pre_memory_reset_Dout 1 2 1 1120 -500n
preplace netloc Reg_Brakeout|feedback_trigger_Dout 1 2 1 1170 -600n
preplace netloc Reg_Brakeout|continuous_output_Dout 1 2 1 1140 -620n
preplace netloc Reg_Brakeout|ram_writer_reset_Dout 1 2 1 1190 -800n
preplace netloc Reg_Brakeout|input_select_Dout 1 2 1 1180 -960n
preplace netloc Reg_Brakeout|status_concat_1_dout 1 2 1 N 160
preplace netloc Reg_Brakeout|In2_1 1 0 2 NJ -350 480
preplace netloc Reg_Brakeout|dna_reader_0_dna_data 1 1 1 510 -520n
preplace netloc Reg_Brakeout|CH1_Config_Dout 1 2 1 1150 -940n
preplace netloc Reg_Brakeout|CH2_config_Dout10 1 2 1 1070 50n
preplace netloc Reg_Brakeout|CH2_config_Dout9 1 2 1 1080 30n
preplace netloc Reg_Brakeout|CH1_params_Dout 1 1 1 470 -980n
preplace netloc Reg_Brakeout|CH2_params_Dout 1 1 1 540 -630n
preplace netloc Reg_Brakeout|Feedback_config_bus_Dout 1 1 1 470 -230n
preplace netloc Reg_Brakeout|CBC_config_Dout11 1 2 1 N 300
preplace netloc Reg_Brakeout|CBC_config_Dout12 1 2 1 N 320
preplace netloc Reg_Brakeout|CBC_config_Dout13 1 2 1 N 340
preplace netloc Reg_Brakeout|CBC_config_Dout14 1 2 1 N 360
preplace netloc Reg_Brakeout|system_params_Dout15 1 2 1 1090 -280n
preplace netloc Reg_Brakeout|gng_0_M_AXIS2 1 2 1 N -90
preplace netloc Reg_Brakeout|Conn2 1 2 1 1130 -130n
preplace netloc Reg_Brakeout|CH2_config_M_AXIS2 1 2 1 1100 -1000n
preplace netloc Reg_Brakeout|CH1_Config_M_AXIS3 1 2 1 N -980
preplace netloc Reg_Brakeout|gng_0_M_AXIS1 1 2 1 N -110
preplace netloc feedback_and_generation|pll_0_clk_out1 1 0 4 1980 900 2620 1080 3050 1080 3400J
preplace netloc feedback_and_generation|Net1 1 0 3 1890 1570 2540J 1620 2950
preplace netloc feedback_and_generation|trig_in_1 1 0 1 2040 1080n
preplace netloc feedback_and_generation|sel_1 1 0 3 1900 910 2580 1200 2980
preplace netloc feedback_and_generation|CBC_0_OP8 1 1 1 2560 1440n
preplace netloc feedback_and_generation|CBC_0_OP7 1 1 1 2570 1420n
preplace netloc feedback_and_generation|CBC_0_OP4 1 1 1 2600 890n
preplace netloc feedback_and_generation|CBC_0_OP3 1 1 1 2460 850n
preplace netloc feedback_and_generation|polynomial_target_1 1 0 1 2030 1460n
preplace netloc feedback_and_generation|displacement_int_ext_1 1 0 1 2020 1440n
preplace netloc feedback_and_generation|velocity_int_ext_1 1 0 1 2010 1420n
preplace netloc feedback_and_generation|input_select2_1 1 0 1 2000 1400n
preplace netloc feedback_and_generation|CH2_multiplier_breakout_OP2 1 1 1 2650 1530n
preplace netloc feedback_and_generation|CH2_multiplier_breakout_OP1 1 1 1 2640 1490n
preplace netloc feedback_and_generation|input_select1_1 1 0 1 1880 1680n
preplace netloc feedback_and_generation|CH1_OP4 1 1 1 2590 910n
preplace netloc feedback_and_generation|CH1_OP3 1 1 1 2440 870n
preplace netloc feedback_and_generation|input_select_1 1 0 1 1990 1100n
preplace netloc feedback_and_generation|multiplier_breakout_0_OP6 1 1 1 2450 750n
preplace netloc feedback_and_generation|multiplier_breakout_0_OP5 1 1 1 2430 730n
preplace netloc feedback_and_generation|rst_0_peripheral_aresetn 1 0 4 2050J 1580 2530J 1630 NJ 1630 3390
preplace netloc feedback_and_generation|feedback_combined_0_trig_out 1 3 2 3390 1230 3730J
preplace netloc feedback_and_generation|CBC_OFFSET 1 1 2 2630 1410 2980J
preplace netloc feedback_and_generation|continuous_output_in_1 1 0 3 NJ 1870 NJ 1870 2990
preplace netloc feedback_and_generation|CBC_trigger_out 1 1 2 2470 1180 NJ
preplace netloc feedback_and_generation|multiplier_breakout_0_trigger_out 1 1 2 2640J 1160 N
preplace netloc feedback_and_generation|CH2_multiplier_breakout_OP6 1 1 1 2490 1320n
preplace netloc feedback_and_generation|CBC_0_OP6 1 1 1 2650 1300n
preplace netloc feedback_and_generation|CH2_multiplier_breakout_OP5 1 1 1 2480 1280n
preplace netloc feedback_and_generation|CBC_0_OP5 1 1 1 2610 1260n
preplace netloc feedback_and_generation|CH2_OP4 1 1 1 2500 1720n
preplace netloc feedback_and_generation|CBC_0_OP10 1 1 1 2520 1480n
preplace netloc feedback_and_generation|CH2_OP3 1 1 1 2510 1700n
preplace netloc feedback_and_generation|CBC_0_OP9 1 1 1 2550 1460n
preplace netloc feedback_and_generation|CH1_OP2 1 1 1 2400 580n
preplace netloc feedback_and_generation|CBC_0_OP2 1 1 1 2420 560n
preplace netloc feedback_and_generation|CH1_OP1 1 1 1 2390 540n
preplace netloc feedback_and_generation|CBC_0_OP1 1 1 1 2410 520n
preplace netloc feedback_and_generation|Shared_mult_1_P 1 2 1 3010 570n
preplace netloc feedback_and_generation|Shared_mult_2_P 1 2 1 2970 900n
preplace netloc feedback_and_generation|Shared_mult_3_P 1 2 1 3050 1420n
preplace netloc feedback_and_generation|Shared_mult_4_P 1 2 1 2940 1310n
preplace netloc feedback_and_generation|Shared_mult_5_P 1 2 1 3040 1460n
preplace netloc feedback_and_generation|CH1_mult2_P 1 2 1 3030 730n
preplace netloc feedback_and_generation|CH2_multiplier_breakout_OFFSET 1 1 2 2390 1850 3030J
preplace netloc feedback_and_generation|CH1_multiplier_breakout_OFFSET 1 1 2 2630 1150 2960J
preplace netloc feedback_and_generation|CH2_multiplier_breakout_OP7 1 1 2 2430 1860 3020J
preplace netloc feedback_and_generation|CH1_multiplier_breakout_OP7 1 1 2 2650 1140 3000J
preplace netloc feedback_and_generation|S_AXIS_CFG1_1 1 0 1 1920 1020n
preplace netloc feedback_and_generation|S_AXIS_CFG_1 1 0 1 1960 1380n
preplace netloc feedback_and_generation|Conn10 1 0 1 1940 1300n
preplace netloc feedback_and_generation|Conn7 1 0 1 1950 1400n
preplace netloc feedback_and_generation|Conn6 1 0 1 1940 1420n
preplace netloc feedback_and_generation|Conn9 1 0 1 N 1320
preplace netloc feedback_and_generation|S_AXIS_RNG1_1 1 0 1 1930 1040n
preplace netloc feedback_and_generation|Conn1 1 4 1 N 1300
preplace netloc feedback_and_generation|feedback_combined_0_M_AXIS 1 3 1 N 1290
preplace netloc feedback_and_generation|Conn4 1 0 1 1890 1000n
preplace netloc feedback_and_generation|Conn5 1 4 1 3720 1280n
preplace netloc feedback_and_generation|S_AXIS_RNG2_1 1 0 1 1970 1360n
preplace netloc feedback_and_generation|Conn3 1 0 1 1910 980n
preplace netloc feedback_and_generation|Conn8 1 0 1 1970 1300n
preplace netloc downsampling|pll_0_clk_out1 1 0 3 1890 -220 2230 -220 2580J
preplace netloc downsampling|slice_0_dout 1 0 3 1870 -200 2240 -230 2570J
preplace netloc downsampling|select1_1 1 0 3 NJ -210 2220 -30 N
preplace netloc downsampling|Conn2 1 0 1 1860 -340n
preplace netloc downsampling|Conn3 1 0 1 NJ -320
preplace netloc downsampling|Conn1 1 0 1 1880 -360n
preplace netloc downsampling|axis_combiner_2_M_AXIS 1 0 2 1890 -400 2210
preplace netloc downsampling|axis_combiner_1_M_AXIS 1 1 1 2220 -330n
preplace netloc downsampling|axis_broadcaster_0_M00_AXIS 1 2 1 2560 -390n
preplace netloc downsampling|axis_broadcaster_0_M01_AXIS 1 2 1 2560 -300n
preplace netloc downsampling|fir_compiler_0_M_AXIS_DATA 1 2 2 2600 50 2980
preplace netloc downsampling|fir_compiler_1_M_AXIS_DATA 1 2 2 2590 60 2990
preplace netloc downsampling|AXI_mux_0_M_AXIS 1 3 1 N -60
preplace netloc Reg_Brakeout|system_params|Din1_1 1 0 1 680 -800n
preplace netloc Reg_Brakeout|system_params|ram_writer_reset_Dout 1 1 1 NJ -800
preplace netloc Reg_Brakeout|system_params|continuous_output_Dout 1 1 1 930J -620n
preplace netloc Reg_Brakeout|system_params|feedback_trigger_Dout 1 1 1 NJ -600
preplace netloc Reg_Brakeout|system_params|pre_memory_reset_Dout 1 1 1 NJ -500
preplace netloc Reg_Brakeout|system_params|RAM_addres_Dout 1 1 1 NJ -300
preplace netloc Reg_Brakeout|system_params|Fast_mode_Dout 1 1 1 920 -700n
levelinfo -pg 1 -600 -290 270 1990 4110 4330
levelinfo -hier Memory_IO * 380 *
levelinfo -hier Reg_Brakeout * 350 740 *
levelinfo -hier feedback_and_generation * 2220 2800 3220 3560 *
levelinfo -hier downsampling * 2050 2400 2790 *
levelinfo -hier Reg_Brakeout|system_params * 800 *
pagesize -pg 1 -db -bbox -sgen -780 -19800 4500 3310
pagesize -hier Memory_IO -db -bbox -sgen 150 1530 550 2010
pagesize -hier Reg_Brakeout -db -bbox -sgen 180 -1050 1220 410
pagesize -hier feedback_and_generation -db -bbox -sgen 1850 460 3760 1880
pagesize -hier downsampling -db -bbox -sgen 1830 -450 3020 70
pagesize -hier Reg_Brakeout|system_params -db -bbox -sgen 650 -870 960 -240
"
}
{
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"13",
   """""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"10"
}
