[2021-09-09 09:53:38,668]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-09 09:53:38,668]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:53:38,965]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; ".

Peak memory: 14249984 bytes

[2021-09-09 09:53:38,965]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:53:39,137]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34488320 bytes

[2021-09-09 09:53:39,138]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-09 09:53:39,138]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:53:39,165]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 6180864 bytes

[2021-09-09 09:53:39,166]mapper_test.py:220:[INFO]: area: 4 level: 1
[2021-09-09 11:49:17,044]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-09 11:49:17,044]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:49:17,331]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; ".

Peak memory: 14290944 bytes

[2021-09-09 11:49:17,332]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:49:17,495]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34295808 bytes

[2021-09-09 11:49:17,496]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-09 11:49:17,496]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:49:19,351]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 13033472 bytes

[2021-09-09 11:49:19,352]mapper_test.py:220:[INFO]: area: 4 level: 1
[2021-09-09 13:19:32,690]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-09 13:19:32,691]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:19:32,964]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; ".

Peak memory: 13991936 bytes

[2021-09-09 13:19:32,964]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:19:33,089]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34488320 bytes

[2021-09-09 13:19:33,090]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-09 13:19:33,090]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:19:34,842]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 13119488 bytes

[2021-09-09 13:19:34,843]mapper_test.py:220:[INFO]: area: 4 level: 1
[2021-09-09 15:02:46,111]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-09 15:02:46,111]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:02:46,111]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:02:46,243]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34533376 bytes

[2021-09-09 15:02:46,244]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-09 15:02:46,244]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:02:48,180]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 12922880 bytes

[2021-09-09 15:02:48,181]mapper_test.py:220:[INFO]: area: 4 level: 1
[2021-09-09 15:31:50,921]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-09 15:31:50,921]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:31:50,922]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:31:51,054]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34451456 bytes

[2021-09-09 15:31:51,055]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-09 15:31:51,055]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:31:52,993]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 12984320 bytes

[2021-09-09 15:31:52,994]mapper_test.py:220:[INFO]: area: 4 level: 1
[2021-09-09 16:09:53,136]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-09 16:09:53,136]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:09:53,136]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:09:53,269]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34463744 bytes

[2021-09-09 16:09:53,270]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-09 16:09:53,270]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:09:55,249]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 12996608 bytes

[2021-09-09 16:09:55,250]mapper_test.py:220:[INFO]: area: 4 level: 1
[2021-09-09 16:44:35,485]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-09 16:44:35,486]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:44:35,486]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:44:35,663]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34848768 bytes

[2021-09-09 16:44:35,664]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-09 16:44:35,664]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:44:37,573]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 13111296 bytes

[2021-09-09 16:44:37,574]mapper_test.py:220:[INFO]: area: 4 level: 1
[2021-09-09 17:20:59,483]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-09 17:20:59,483]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:20:59,484]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:20:59,615]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34480128 bytes

[2021-09-09 17:20:59,616]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-09 17:20:59,617]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:21:01,553]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 13000704 bytes

[2021-09-09 17:21:01,553]mapper_test.py:220:[INFO]: area: 4 level: 1
[2021-09-13 23:26:50,866]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-13 23:26:50,867]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:26:50,867]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:26:51,032]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 33906688 bytes

[2021-09-13 23:26:51,033]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-13 23:26:51,033]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:26:52,800]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 10977280 bytes

[2021-09-13 23:26:52,801]mapper_test.py:220:[INFO]: area: 4 level: 1
[2021-09-13 23:41:44,098]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-13 23:41:44,098]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:44,099]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:44,222]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34009088 bytes

[2021-09-13 23:41:44,223]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-13 23:41:44,223]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:44,249]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 6164480 bytes

[2021-09-13 23:41:44,250]mapper_test.py:220:[INFO]: area: 4 level: 1
[2021-09-14 08:56:21,453]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-14 08:56:21,454]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:56:21,454]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:56:21,574]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34308096 bytes

[2021-09-14 08:56:21,575]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-14 08:56:21,575]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:56:23,274]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 13201408 bytes

[2021-09-14 08:56:23,275]mapper_test.py:220:[INFO]: area: 4 level: 1
[2021-09-14 09:20:42,183]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-14 09:20:42,183]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:42,183]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:42,352]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 33869824 bytes

[2021-09-14 09:20:42,353]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-14 09:20:42,354]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:42,372]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 6303744 bytes

[2021-09-14 09:20:42,372]mapper_test.py:220:[INFO]: area: 4 level: 1
[2021-09-15 15:30:30,001]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-15 15:30:30,001]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:30:30,002]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:30:30,111]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34254848 bytes

[2021-09-15 15:30:30,112]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-15 15:30:30,113]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:30:31,723]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 12804096 bytes

[2021-09-15 15:30:31,723]mapper_test.py:220:[INFO]: area: 4 level: 1
[2021-09-15 15:54:08,490]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-15 15:54:08,491]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:08,491]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:08,604]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34164736 bytes

[2021-09-15 15:54:08,605]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-15 15:54:08,605]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:08,629]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 6021120 bytes

[2021-09-15 15:54:08,630]mapper_test.py:220:[INFO]: area: 4 level: 1
[2021-09-18 14:00:58,884]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-18 14:00:58,884]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:00:58,885]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:00:58,995]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34160640 bytes

[2021-09-18 14:00:58,995]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-18 14:00:58,996]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:01:00,636]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 11436032 bytes

[2021-09-18 14:01:00,637]mapper_test.py:220:[INFO]: area: 4 level: 1
[2021-09-18 16:25:37,449]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-18 16:25:37,450]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:25:37,450]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:25:37,559]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 33898496 bytes

[2021-09-18 16:25:37,560]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-18 16:25:37,560]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:25:39,195]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 11386880 bytes

[2021-09-18 16:25:39,196]mapper_test.py:220:[INFO]: area: 4 level: 1
[2021-09-22 08:57:14,897]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-22 08:57:14,897]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:57:14,897]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:57:15,009]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34377728 bytes

[2021-09-22 08:57:15,010]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-22 08:57:15,011]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:57:15,809]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :2
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 11300864 bytes

[2021-09-22 08:57:15,810]mapper_test.py:220:[INFO]: area: 4 level: 2
[2021-09-22 11:24:21,719]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-22 11:24:21,720]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:24:21,720]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:24:21,832]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34025472 bytes

[2021-09-22 11:24:21,833]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-22 11:24:21,833]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:24:23,456]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 11493376 bytes

[2021-09-22 11:24:23,457]mapper_test.py:220:[INFO]: area: 4 level: 1
[2021-09-23 16:43:06,961]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-23 16:43:06,961]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:43:06,961]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:43:07,071]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34017280 bytes

[2021-09-23 16:43:07,072]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-23 16:43:07,072]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:43:08,721]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
balancing!
	current map manager:
		current min nodes:30
		current min depth:5
rewriting!
	current map manager:
		current min nodes:30
		current min depth:5
balancing!
	current map manager:
		current min nodes:30
		current min depth:5
rewriting!
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 11436032 bytes

[2021-09-23 16:43:08,721]mapper_test.py:220:[INFO]: area: 4 level: 1
[2021-09-23 17:06:21,704]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-23 17:06:21,704]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:06:21,704]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:06:21,878]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34258944 bytes

[2021-09-23 17:06:21,879]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-23 17:06:21,879]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:06:23,625]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
balancing!
	current map manager:
		current min nodes:30
		current min depth:5
rewriting!
	current map manager:
		current min nodes:30
		current min depth:5
balancing!
	current map manager:
		current min nodes:30
		current min depth:5
rewriting!
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 11337728 bytes

[2021-09-23 17:06:23,626]mapper_test.py:220:[INFO]: area: 4 level: 1
[2021-09-23 18:07:45,175]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-23 18:07:45,175]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:07:45,175]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:07:45,330]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34295808 bytes

[2021-09-23 18:07:45,331]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-23 18:07:45,332]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:07:46,879]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
balancing!
	current map manager:
		current min nodes:30
		current min depth:5
rewriting!
	current map manager:
		current min nodes:30
		current min depth:5
balancing!
	current map manager:
		current min nodes:30
		current min depth:5
rewriting!
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 11259904 bytes

[2021-09-23 18:07:46,879]mapper_test.py:220:[INFO]: area: 4 level: 1
[2021-09-27 16:34:55,107]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-27 16:34:55,107]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:34:55,108]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:34:55,220]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34103296 bytes

[2021-09-27 16:34:55,221]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-27 16:34:55,221]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:34:56,858]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
balancing!
	current map manager:
		current min nodes:30
		current min depth:5
rewriting!
	current map manager:
		current min nodes:30
		current min depth:5
balancing!
	current map manager:
		current min nodes:30
		current min depth:5
rewriting!
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 11677696 bytes

[2021-09-27 16:34:56,858]mapper_test.py:220:[INFO]: area: 4 level: 1
[2021-09-27 17:41:41,667]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-27 17:41:41,668]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:41:41,668]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:41:41,778]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34156544 bytes

[2021-09-27 17:41:41,779]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-27 17:41:41,779]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:41:43,324]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
balancing!
	current map manager:
		current min nodes:30
		current min depth:5
rewriting!
	current map manager:
		current min nodes:30
		current min depth:5
balancing!
	current map manager:
		current min nodes:30
		current min depth:5
rewriting!
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 11317248 bytes

[2021-09-27 17:41:43,325]mapper_test.py:220:[INFO]: area: 4 level: 1
[2021-09-28 02:07:57,245]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-28 02:07:57,246]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:07:57,246]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:07:57,377]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34054144 bytes

[2021-09-28 02:07:57,378]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-28 02:07:57,379]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:07:58,951]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 11497472 bytes

[2021-09-28 02:07:58,951]mapper_test.py:220:[INFO]: area: 4 level: 1
[2021-09-28 16:47:30,360]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-28 16:47:30,361]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:47:30,361]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:47:30,530]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34336768 bytes

[2021-09-28 16:47:30,531]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-28 16:47:30,531]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:47:32,093]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 11378688 bytes

[2021-09-28 16:47:32,094]mapper_test.py:220:[INFO]: area: 4 level: 1
[2021-09-28 17:26:31,263]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-09-28 17:26:31,264]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:26:31,264]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:26:31,377]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34144256 bytes

[2021-09-28 17:26:31,378]mapper_test.py:156:[INFO]: area: 4 level: 1
[2021-09-28 17:26:31,378]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:26:32,942]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 11427840 bytes

[2021-09-28 17:26:32,942]mapper_test.py:220:[INFO]: area: 4 level: 1
[2021-10-09 10:41:12,917]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-10-09 10:41:12,918]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:41:12,918]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:41:13,025]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34123776 bytes

[2021-10-09 10:41:13,026]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-10-09 10:41:13,027]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:41:13,052]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 6643712 bytes

[2021-10-09 10:41:13,053]mapper_test.py:224:[INFO]: area: 4 level: 1
[2021-10-09 11:23:47,964]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-10-09 11:23:47,965]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:23:47,965]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:23:48,075]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 33996800 bytes

[2021-10-09 11:23:48,076]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-10-09 11:23:48,077]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:23:48,120]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 6385664 bytes

[2021-10-09 11:23:48,121]mapper_test.py:224:[INFO]: area: 4 level: 1
[2021-10-09 16:31:35,791]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-10-09 16:31:35,792]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:31:35,792]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:31:35,933]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34144256 bytes

[2021-10-09 16:31:35,934]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-10-09 16:31:35,934]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:31:36,764]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 10784768 bytes

[2021-10-09 16:31:36,765]mapper_test.py:224:[INFO]: area: 4 level: 1
[2021-10-09 16:48:44,153]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-10-09 16:48:44,153]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:48:44,153]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:48:44,263]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34136064 bytes

[2021-10-09 16:48:44,264]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-10-09 16:48:44,265]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:48:45,138]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 10915840 bytes

[2021-10-09 16:48:45,139]mapper_test.py:224:[INFO]: area: 4 level: 1
[2021-10-12 10:57:39,642]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-10-12 10:57:39,642]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:57:39,643]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:57:39,757]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34025472 bytes

[2021-10-12 10:57:39,758]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-10-12 10:57:39,759]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:57:41,434]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 11419648 bytes

[2021-10-12 10:57:41,435]mapper_test.py:224:[INFO]: area: 4 level: 1
[2021-10-12 11:17:57,575]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-10-12 11:17:57,575]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:17:57,575]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:17:57,691]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 33787904 bytes

[2021-10-12 11:17:57,692]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-10-12 11:17:57,692]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:17:57,734]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 6201344 bytes

[2021-10-12 11:17:57,735]mapper_test.py:224:[INFO]: area: 4 level: 1
[2021-10-12 13:33:07,535]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-10-12 13:33:07,535]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:33:07,536]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:33:07,651]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34193408 bytes

[2021-10-12 13:33:07,652]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-10-12 13:33:07,652]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:33:09,376]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 11313152 bytes

[2021-10-12 13:33:09,376]mapper_test.py:224:[INFO]: area: 4 level: 1
[2021-10-12 15:03:47,714]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-10-12 15:03:47,715]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:03:47,715]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:03:47,829]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34148352 bytes

[2021-10-12 15:03:47,830]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-10-12 15:03:47,830]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:03:49,511]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 11091968 bytes

[2021-10-12 15:03:49,511]mapper_test.py:224:[INFO]: area: 4 level: 1
[2021-10-12 18:48:39,751]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-10-12 18:48:39,751]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:48:39,752]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:48:39,868]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34213888 bytes

[2021-10-12 18:48:39,869]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-10-12 18:48:39,869]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:48:41,571]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 11247616 bytes

[2021-10-12 18:48:41,572]mapper_test.py:224:[INFO]: area: 4 level: 1
[2021-10-18 11:42:08,343]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-10-18 11:42:08,343]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:42:08,344]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:42:08,518]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34029568 bytes

[2021-10-18 11:42:08,519]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-10-18 11:42:08,519]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:42:10,168]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 11280384 bytes

[2021-10-18 11:42:10,169]mapper_test.py:224:[INFO]: area: 4 level: 1
[2021-10-18 12:03:49,007]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-10-18 12:03:49,007]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:49,008]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:49,173]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 33931264 bytes

[2021-10-18 12:03:49,174]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-10-18 12:03:49,175]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:49,200]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 5951488 bytes

[2021-10-18 12:03:49,201]mapper_test.py:224:[INFO]: area: 4 level: 1
[2021-10-19 14:11:46,207]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-10-19 14:11:46,207]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:46,207]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:46,321]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34144256 bytes

[2021-10-19 14:11:46,322]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-10-19 14:11:46,322]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:46,348]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 6094848 bytes

[2021-10-19 14:11:46,348]mapper_test.py:224:[INFO]: area: 4 level: 1
[2021-10-22 13:32:57,119]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-10-22 13:32:57,120]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:32:57,120]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:32:57,234]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34213888 bytes

[2021-10-22 13:32:57,235]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-10-22 13:32:57,235]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:32:57,305]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 8704000 bytes

[2021-10-22 13:32:57,306]mapper_test.py:224:[INFO]: area: 4 level: 1
[2021-10-22 13:53:50,187]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-10-22 13:53:50,187]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:53:50,188]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:53:50,351]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34234368 bytes

[2021-10-22 13:53:50,352]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-10-22 13:53:50,353]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:53:50,403]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 8822784 bytes

[2021-10-22 13:53:50,404]mapper_test.py:224:[INFO]: area: 4 level: 1
[2021-10-22 14:02:06,946]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-10-22 14:02:06,946]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:06,947]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:07,062]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34148352 bytes

[2021-10-22 14:02:07,063]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-10-22 14:02:07,063]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:07,088]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 6107136 bytes

[2021-10-22 14:02:07,088]mapper_test.py:224:[INFO]: area: 4 level: 1
[2021-10-22 14:05:27,953]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-10-22 14:05:27,953]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:27,953]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:28,077]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34103296 bytes

[2021-10-22 14:05:28,078]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-10-22 14:05:28,078]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:28,093]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 6017024 bytes

[2021-10-22 14:05:28,094]mapper_test.py:224:[INFO]: area: 4 level: 1
[2021-10-23 13:31:48,846]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-10-23 13:31:48,847]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:31:48,847]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:31:48,966]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34086912 bytes

[2021-10-23 13:31:48,968]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-10-23 13:31:48,968]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:31:50,615]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 11177984 bytes

[2021-10-23 13:31:50,615]mapper_test.py:224:[INFO]: area: 4 level: 1
[2021-10-24 17:43:20,634]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-10-24 17:43:20,635]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:43:20,635]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:43:20,748]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34119680 bytes

[2021-10-24 17:43:20,749]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-10-24 17:43:20,750]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:43:22,374]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 11313152 bytes

[2021-10-24 17:43:22,375]mapper_test.py:224:[INFO]: area: 4 level: 1
[2021-10-24 18:03:47,684]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-10-24 18:03:47,684]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:03:47,684]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:03:47,797]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34295808 bytes

[2021-10-24 18:03:47,798]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-10-24 18:03:47,798]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:03:49,455]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
	current map manager:
		current min nodes:30
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :4
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 11087872 bytes

[2021-10-24 18:03:49,456]mapper_test.py:224:[INFO]: area: 4 level: 1
[2021-10-26 10:25:18,906]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-10-26 10:25:18,907]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:18,907]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:19,022]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 33947648 bytes

[2021-10-26 10:25:19,023]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-10-26 10:25:19,023]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:19,051]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	current map manager:
		current min nodes:30
		current min depth:6
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 6004736 bytes

[2021-10-26 10:25:19,052]mapper_test.py:224:[INFO]: area: 4 level: 1
[2021-10-26 11:01:30,558]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-10-26 11:01:30,558]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:01:30,558]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:01:30,675]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34000896 bytes

[2021-10-26 11:01:30,676]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-10-26 11:01:30,676]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:01:32,311]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 10948608 bytes

[2021-10-26 11:01:32,312]mapper_test.py:224:[INFO]: area: 4 level: 1
[2021-10-26 11:22:28,213]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-10-26 11:22:28,213]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:22:28,213]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:22:28,329]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34111488 bytes

[2021-10-26 11:22:28,330]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-10-26 11:22:28,330]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:22:29,961]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 10944512 bytes

[2021-10-26 11:22:29,962]mapper_test.py:224:[INFO]: area: 4 level: 1
[2021-10-26 12:20:33,047]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-10-26 12:20:33,047]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:20:33,047]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:20:33,163]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34054144 bytes

[2021-10-26 12:20:33,164]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-10-26 12:20:33,165]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:20:34,795]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 10936320 bytes

[2021-10-26 12:20:34,795]mapper_test.py:224:[INFO]: area: 4 level: 1
[2021-10-26 14:12:50,249]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-10-26 14:12:50,249]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:50,250]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:50,409]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34336768 bytes

[2021-10-26 14:12:50,410]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-10-26 14:12:50,410]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:50,433]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 5795840 bytes

[2021-10-26 14:12:50,434]mapper_test.py:224:[INFO]: area: 4 level: 1
[2021-10-29 16:09:55,198]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-10-29 16:09:55,198]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:55,198]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:55,314]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34230272 bytes

[2021-10-29 16:09:55,315]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-10-29 16:09:55,315]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:55,343]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	Report mapping result:
		klut_size()     :25
		klut.num_gates():19
		max delay       :3
		max area        :19
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
Peak memory: 5885952 bytes

[2021-10-29 16:09:55,344]mapper_test.py:224:[INFO]: area: 19 level: 3
[2021-11-03 09:51:32,071]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-11-03 09:51:32,071]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:32,071]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:32,191]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 33935360 bytes

[2021-11-03 09:51:32,192]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-11-03 09:51:32,192]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:32,210]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	Report mapping result:
		klut_size()     :25
		klut.num_gates():19
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :7
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig_output.v
	Peak memory: 5758976 bytes

[2021-11-03 09:51:32,210]mapper_test.py:226:[INFO]: area: 19 level: 1
[2021-11-03 10:03:40,199]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-11-03 10:03:40,199]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:40,200]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:40,321]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34050048 bytes

[2021-11-03 10:03:40,321]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-11-03 10:03:40,322]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:40,349]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	Report mapping result:
		klut_size()     :26
		klut.num_gates():20
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :9
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig_output.v
	Peak memory: 5816320 bytes

[2021-11-03 10:03:40,350]mapper_test.py:226:[INFO]: area: 20 level: 1
[2021-11-03 13:43:39,653]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-11-03 13:43:39,654]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:39,655]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:39,769]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 33951744 bytes

[2021-11-03 13:43:39,770]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-11-03 13:43:39,771]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:39,799]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	Report mapping result:
		klut_size()     :26
		klut.num_gates():20
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :9
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig_output.v
	Peak memory: 5844992 bytes

[2021-11-03 13:43:39,800]mapper_test.py:226:[INFO]: area: 20 level: 1
[2021-11-03 13:49:55,485]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-11-03 13:49:55,486]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:55,486]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:55,600]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34131968 bytes

[2021-11-03 13:49:55,601]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-11-03 13:49:55,602]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:55,619]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	Report mapping result:
		klut_size()     :26
		klut.num_gates():20
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :9
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig_output.v
	Peak memory: 5758976 bytes

[2021-11-03 13:49:55,619]mapper_test.py:226:[INFO]: area: 20 level: 1
[2021-11-04 15:56:49,434]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-11-04 15:56:49,435]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:49,435]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:49,560]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34373632 bytes

[2021-11-04 15:56:49,561]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-11-04 15:56:49,561]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:49,584]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig_output.v
	Peak memory: 5627904 bytes

[2021-11-04 15:56:49,585]mapper_test.py:226:[INFO]: area: 4 level: 1
[2021-11-16 12:27:58,738]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-11-16 12:27:58,745]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:58,745]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:58,906]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 33861632 bytes

[2021-11-16 12:27:58,907]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-11-16 12:27:58,907]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:58,935]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
Mapping time: 0.000617 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
	Peak memory: 5881856 bytes

[2021-11-16 12:27:58,936]mapper_test.py:228:[INFO]: area: 4 level: 1
[2021-11-16 14:16:55,285]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-11-16 14:16:55,286]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:55,286]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:55,458]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34131968 bytes

[2021-11-16 14:16:55,459]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-11-16 14:16:55,459]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:55,486]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
Mapping time: 0.000617 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
	Peak memory: 5898240 bytes

[2021-11-16 14:16:55,487]mapper_test.py:228:[INFO]: area: 4 level: 1
[2021-11-16 14:23:15,414]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-11-16 14:23:15,415]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:15,415]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:15,592]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34021376 bytes

[2021-11-16 14:23:15,593]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-11-16 14:23:15,593]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:15,617]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
Mapping time: 0.000391 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
	Peak memory: 5898240 bytes

[2021-11-16 14:23:15,617]mapper_test.py:228:[INFO]: area: 4 level: 1
[2021-11-17 16:35:55,530]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-11-17 16:35:55,531]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:55,531]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:55,653]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 33959936 bytes

[2021-11-17 16:35:55,654]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-11-17 16:35:55,654]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:55,679]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
Mapping time: 0.000406 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
	Peak memory: 5959680 bytes

[2021-11-17 16:35:55,680]mapper_test.py:228:[INFO]: area: 4 level: 1
[2021-11-18 10:18:27,385]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-11-18 10:18:27,385]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:27,385]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:27,501]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34013184 bytes

[2021-11-18 10:18:27,502]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-11-18 10:18:27,503]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:27,520]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
Mapping time: 0.001452 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
	Peak memory: 5857280 bytes

[2021-11-18 10:18:27,520]mapper_test.py:228:[INFO]: area: 4 level: 1
[2021-11-23 16:11:18,012]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-11-23 16:11:18,013]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:18,013]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:18,136]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 33988608 bytes

[2021-11-23 16:11:18,137]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-11-23 16:11:18,137]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:18,155]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
Mapping time: 0.00149 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
	Peak memory: 5746688 bytes

[2021-11-23 16:11:18,156]mapper_test.py:228:[INFO]: area: 4 level: 1
[2021-11-23 16:42:16,174]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-11-23 16:42:16,175]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:16,175]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:16,291]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34074624 bytes

[2021-11-23 16:42:16,292]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-11-23 16:42:16,292]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:16,317]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
Mapping time: 0.00095 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
	Peak memory: 5726208 bytes

[2021-11-23 16:42:16,318]mapper_test.py:228:[INFO]: area: 4 level: 1
[2021-11-24 11:38:40,910]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-11-24 11:38:40,910]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:40,910]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:41,024]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34070528 bytes

[2021-11-24 11:38:41,025]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-11-24 11:38:41,025]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:41,041]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
Mapping time: 3.3e-05 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
	Peak memory: 5824512 bytes

[2021-11-24 11:38:41,041]mapper_test.py:228:[INFO]: area: 4 level: 1
[2021-11-24 12:01:55,281]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-11-24 12:01:55,281]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:55,281]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:55,391]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34000896 bytes

[2021-11-24 12:01:55,392]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-11-24 12:01:55,393]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:55,407]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
Mapping time: 2.3e-05 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
	Peak memory: 5980160 bytes

[2021-11-24 12:01:55,407]mapper_test.py:228:[INFO]: area: 4 level: 1
[2021-11-24 12:05:35,460]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-11-24 12:05:35,460]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:35,460]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:35,574]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34152448 bytes

[2021-11-24 12:05:35,575]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-11-24 12:05:35,576]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:35,599]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
Mapping time: 0.000491 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
	Peak memory: 5787648 bytes

[2021-11-24 12:05:35,599]mapper_test.py:228:[INFO]: area: 4 level: 1
[2021-11-24 12:11:16,537]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-11-24 12:11:16,537]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:16,537]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:16,652]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34283520 bytes

[2021-11-24 12:11:16,653]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-11-24 12:11:16,653]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:16,668]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00016 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
	Peak memory: 5300224 bytes

[2021-11-24 12:11:16,668]mapper_test.py:228:[INFO]: area: 4 level: 1
[2021-11-24 12:57:33,935]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-11-24 12:57:33,937]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:33,937]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:34,056]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 33878016 bytes

[2021-11-24 12:57:34,057]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-11-24 12:57:34,057]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:34,078]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
Mapping time: 0.000452 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
	Peak memory: 5890048 bytes

[2021-11-24 12:57:34,078]mapper_test.py:228:[INFO]: area: 4 level: 1
[2021-11-24 13:08:43,027]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-11-24 13:08:43,027]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:08:43,027]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:08:43,141]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 34074624 bytes

[2021-11-24 13:08:43,142]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-11-24 13:08:43,143]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:08:44,832]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
Mapping time: 0.000416 secs
Mapping time: 0.000465 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
	Peak memory: 10948608 bytes

[2021-11-24 13:08:44,833]mapper_test.py:228:[INFO]: area: 4 level: 1
[2021-11-24 13:31:47,586]mapper_test.py:79:[INFO]: run case "b02_comb"
[2021-11-24 13:31:47,586]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:31:47,586]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:31:47,700]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      25.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      139.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
P:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      129.  T =     0.00 sec
F:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
A:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
E:  Del =    1.00.  Ar =       4.0.  Edge =       15.  Cut =      136.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %
Peak memory: 33988608 bytes

[2021-11-24 13:31:47,701]mapper_test.py:160:[INFO]: area: 4 level: 1
[2021-11-24 13:31:47,701]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:31:49,335]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
Mapping time: 2e-05 secs
Mapping time: 2e-05 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v
	Peak memory: 10817536 bytes

[2021-11-24 13:31:49,335]mapper_test.py:228:[INFO]: area: 4 level: 1
