<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml mig_30.twx mig_30.ncd -o mig_30.twr mig_30.pcf

</twCmdLine><twDesign>mig_30.ncd</twDesign><twDesignPath>mig_30.ncd</twDesignPath><twPCF>mig_30.pcf</twPCF><twPcfPath>mig_30.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx50t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2013-06-08, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO        TIMEGRP &quot;RAMS&quot; TS_SYS_CLK * 4; ignored during timing analysis.</twWarn><twInfo anchorID="3">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="4">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="5">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="6">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;&quot; MAXDELAY = 0.6         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y111.DQ</twSrc><twDest>IODELAY_X0Y222.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="8" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET         &quot;u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.838</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.012</twSlack><twNet>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twNet><twDel>0.838</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.012</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y222.DATAOUT</twSrc><twDest>ILOGIC_X0Y222.SR</twDest><twNetDelInfo twAcc="twRouted">0.838</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y222.DATAOUT</twSrc><twDest>ILOGIC_X0Y222.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="9" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET &quot;u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;&quot; MAXDELAY = 0.6         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y110.DQ</twSrc><twDest>IODELAY_X0Y220.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="10" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET         &quot;u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y220.DATAOUT</twSrc><twDest>ILOGIC_X0Y220.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y220.DATAOUT</twSrc><twDest>ILOGIC_X0Y220.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="11" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">NET &quot;u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;&quot; MAXDELAY = 0.6         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y109.DQ</twSrc><twDest>IODELAY_X0Y218.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="12" twConstType="NETDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">NET         &quot;u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y218.DATAOUT</twSrc><twDest>ILOGIC_X0Y218.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y218.DATAOUT</twSrc><twDest>ILOGIC_X0Y218.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="13" twConstType="NETDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">NET &quot;u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;&quot; MAXDELAY = 0.6         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.532</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.068</twSlack><twNet>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twNet><twDel>0.532</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.068</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y91.DQ</twSrc><twDest>IODELAY_X0Y182.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.532</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="14" twConstType="NETDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">NET         &quot;u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y182.DATAOUT</twSrc><twDest>ILOGIC_X0Y182.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y182.DATAOUT</twSrc><twDest>ILOGIC_X0Y182.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="15" twConstType="NETDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">NET &quot;u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;&quot; MAXDELAY = 0.6         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y90.DQ</twSrc><twDest>IODELAY_X0Y180.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="16" twConstType="NETDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">NET         &quot;u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y180.DATAOUT</twSrc><twDest>ILOGIC_X0Y180.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y180.DATAOUT</twSrc><twDest>ILOGIC_X0Y180.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="17" twConstType="NETDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">NET &quot;u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;&quot; MAXDELAY = 0.6         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y89.DQ</twSrc><twDest>IODELAY_X0Y178.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="18" twConstType="NETDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">NET         &quot;u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.835</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.015</twSlack><twNet>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync</twNet><twDel>0.835</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.015</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y178.DATAOUT</twSrc><twDest>ILOGIC_X0Y178.SR</twDest><twNetDelInfo twAcc="twRouted">0.835</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y178.DATAOUT</twSrc><twDest>ILOGIC_X0Y178.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="19" twConstType="NETDELAY" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">NET &quot;u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;&quot; MAXDELAY = 0.6         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y71.DQ</twSrc><twDest>IODELAY_X0Y142.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="20" twConstType="NETDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">NET         &quot;u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.838</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.012</twSlack><twNet>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync</twNet><twDel>0.838</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.012</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y142.DATAOUT</twSrc><twDest>ILOGIC_X0Y142.SR</twDest><twNetDelInfo twAcc="twRouted">0.838</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y142.DATAOUT</twSrc><twDest>ILOGIC_X0Y142.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="21" twConstType="NETDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">NET &quot;u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;&quot; MAXDELAY = 0.6         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y70.DQ</twSrc><twDest>IODELAY_X0Y140.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="22" twConstType="NETDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">NET         &quot;u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y140.DATAOUT</twSrc><twDest>ILOGIC_X0Y140.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y140.DATAOUT</twSrc><twDest>ILOGIC_X0Y140.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="23" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 3.75 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.334</twMinPer></twConstHead><twPinLimitRpt anchorID="24"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 3.75 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="25" type="MINLOWPULSE" name="Tdcmpw_CLKIN_250_300" slack="1.416" period="3.750" constraintValue="1.875" deviceLimit="1.167" physResource="u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" logResource="u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y5.CLKIN1" clockNet="u_ddr2_infrastructure/sys_clk_ibufg"/><twPinLimit anchorID="26" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_250_300" slack="1.416" period="3.750" constraintValue="1.875" deviceLimit="1.167" physResource="u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" logResource="u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y5.CLKIN1" clockNet="u_ddr2_infrastructure/sys_clk_ibufg"/><twPinLimit anchorID="27" type="MINPERIOD" name="Tpllper_CLKOUT" slack="2.084" period="3.750" constraintValue="3.750" deviceLimit="1.666" freqLimit="600.240" physResource="u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0" logResource="u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y5.CLKOUT0" clockNet="u_ddr2_infrastructure/clk0_bufg_in"/></twPinLimitRpt></twConst><twConst anchorID="28" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_SYS_CLK_200 = PERIOD TIMEGRP &quot;SYS_CLK_200&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>24</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.666</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_infrastructure/rst200_sync_r_4 (SLICE_X27Y77.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.681</twSlack><twSrc BELType="FF">u_ddr2_infrastructure/rst200_sync_r_3</twSrc><twDest BELType="FF">u_ddr2_infrastructure/rst200_sync_r_4</twDest><twTotPathDel>1.246</twTotPathDel><twClkSkew dest = "0.141" src = "0.179">0.038</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_infrastructure/rst200_sync_r_3</twSrc><twDest BELType='FF'>u_ddr2_infrastructure/rst200_sync_r_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X26Y77.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>u_ddr2_infrastructure/rst200_sync_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y77.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y77.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>u_ddr2_infrastructure/rst200_sync_r_4</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.804</twRouteDel><twTotDel>1.246</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_infrastructure/rst200_sync_r_14 (SLICE_X24Y80.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.685</twSlack><twSrc BELType="FF">u_ddr2_infrastructure/rst200_sync_r_13</twSrc><twDest BELType="FF">u_ddr2_infrastructure/rst200_sync_r_14</twDest><twTotPathDel>1.280</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_infrastructure/rst200_sync_r_13</twSrc><twDest BELType='FF'>u_ddr2_infrastructure/rst200_sync_r_14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X24Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>u_ddr2_infrastructure/rst200_sync_r_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y80.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>u_ddr2_infrastructure/rst200_sync_r&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y80.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>u_ddr2_infrastructure/rst200_sync_r_14</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.814</twRouteDel><twTotDel>1.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_infrastructure/rst200_sync_r_2 (SLICE_X26Y77.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.690</twSlack><twSrc BELType="FF">u_ddr2_infrastructure/rst200_sync_r_1</twSrc><twDest BELType="FF">u_ddr2_infrastructure/rst200_sync_r_2</twDest><twTotPathDel>1.275</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_infrastructure/rst200_sync_r_1</twSrc><twDest BELType='FF'>u_ddr2_infrastructure/rst200_sync_r_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X26Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>u_ddr2_infrastructure/rst200_sync_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y77.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>u_ddr2_infrastructure/rst200_sync_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y77.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>u_ddr2_infrastructure/rst200_sync_r_2</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.821</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_SYS_CLK_200 = PERIOD TIMEGRP &quot;SYS_CLK_200&quot; 5 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_infrastructure/rst200_sync_r_12 (SLICE_X24Y80.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.449</twSlack><twSrc BELType="FF">u_ddr2_infrastructure/rst200_sync_r_11</twSrc><twDest BELType="FF">u_ddr2_infrastructure/rst200_sync_r_12</twDest><twTotPathDel>0.605</twTotPathDel><twClkSkew dest = "1.302" src = "1.146">-0.156</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_infrastructure/rst200_sync_r_11</twSrc><twDest BELType='FF'>u_ddr2_infrastructure/rst200_sync_r_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X27Y78.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>u_ddr2_infrastructure/rst200_sync_r_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y80.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.427</twDelInfo><twComp>u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>u_ddr2_infrastructure/rst200_sync_r_12</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.427</twRouteDel><twTotDel>0.605</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X15Y83.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">u_ddr2_infrastructure/rst200_sync_r_20</twSrc><twDest BELType="FF">u_ddr2_infrastructure/rst200_sync_r_21</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_infrastructure/rst200_sync_r_20</twSrc><twDest BELType='FF'>u_ddr2_infrastructure/rst200_sync_r_21</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X15Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>u_ddr2_infrastructure/rst200_sync_r_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y83.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>u_ddr2_infrastructure/rst200_sync_r&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>u_ddr2_infrastructure/rst200_sync_r_21</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_infrastructure/rst200_sync_r_17 (SLICE_X23Y80.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">u_ddr2_infrastructure/rst200_sync_r_16</twSrc><twDest BELType="FF">u_ddr2_infrastructure/rst200_sync_r_17</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_infrastructure/rst200_sync_r_16</twSrc><twDest BELType='FF'>u_ddr2_infrastructure/rst200_sync_r_17</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X23Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>u_ddr2_infrastructure/rst200_sync_r_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>u_ddr2_infrastructure/rst200_sync_r&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>u_ddr2_infrastructure/rst200_sync_r_17</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="41"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK_200 = PERIOD TIMEGRP &quot;SYS_CLK_200&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="42" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="u_ddr2_infrastructure/CLK_200_BUFG/I0" logResource="u_ddr2_infrastructure/CLK_200_BUFG/I0" locationPin="BUFGCTRL_X0Y28.I0" clockNet="u_ddr2_infrastructure/clk200_ibufg"/><twPinLimit anchorID="43" type="MINLOWPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="u_ddr2_infrastructure/rst200_sync_r&lt;24&gt;/SR" logResource="u_ddr2_infrastructure/rst200_sync_r_24/SR" locationPin="SLICE_X14Y85.SR" clockNet="u_ddr2_infrastructure/locked_inv"/><twPinLimit anchorID="44" type="MINHIGHPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="u_ddr2_infrastructure/rst200_sync_r&lt;24&gt;/SR" logResource="u_ddr2_infrastructure/rst200_sync_r_24/SR" locationPin="SLICE_X14Y85.SR" clockNet="u_ddr2_infrastructure/locked_inv"/></twPinLimitRpt></twConst><twConst anchorID="45" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;</twConstName><twItemCnt>384</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>384</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.799</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_32 (SLICE_X10Y92.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathFromToDelay"><twSlack>11.201</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_32</twDest><twTotPathDel>3.401</twTotPathDel><twClkSkew dest = "3.348" src = "3.554">0.206</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_32</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X11Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y93.D4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.235</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_n_180_r1</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y92.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;35&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_32</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>2.869</twRouteDel><twTotDel>3.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_36 (SLICE_X7Y87.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathFromToDelay"><twSlack>11.255</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_36</twDest><twTotPathDel>3.365</twTotPathDel><twClkSkew dest = "3.366" src = "3.554">0.188</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_36</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X11Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y91.D4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.809</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate&lt;3&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y87.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;36&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y87.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;39&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_36</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>2.829</twRouteDel><twTotDel>3.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_34 (SLICE_X10Y92.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathFromToDelay"><twSlack>11.379</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_34</twDest><twTotPathDel>3.223</twTotPathDel><twClkSkew dest = "3.348" src = "3.554">0.206</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_34</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X11Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y93.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.062</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_n_180_r1</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y92.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;35&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_34</twBEL></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>2.684</twRouteDel><twTotDel>3.223</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_22 (SLICE_X19Y102.C5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="52"><twSlack>0.241</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_22</twDest><twClkSkew dest = "3.630" src = "3.320">0.310</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X23Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y102.C5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;23&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_22_mux00001</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_22</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.524</twRouteDel><twTotDel>0.743</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb_OBUF</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_52 (SLICE_X8Y73.A6), 1 path
</twPathRptBanner><twRacePath anchorID="53"><twSlack>0.314</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_52</twDest><twClkSkew dest = "3.540" src = "3.305">0.235</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_52</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X11Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y73.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y73.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;55&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_52_mux00001</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_52</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.546</twRouteDel><twTotDel>0.741</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb_OBUF</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_53 (SLICE_X8Y73.B6), 1 path
</twPathRptBanner><twRacePath anchorID="54"><twSlack>0.317</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_53</twDest><twClkSkew dest = "3.540" src = "3.305">0.235</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_53</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X11Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y73.B6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y73.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.222</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;55&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_53_mux00001</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_53</twBEL></twPathDel><twLogDel>0.192</twLogDel><twRouteDel>0.552</twRouteDel><twTotDel>0.744</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb_OBUF</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="55" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_SEL_MUX&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;</twConstName><twItemCnt>128</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>128</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.991</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_33 (SLICE_X11Y92.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathFromToDelay"><twSlack>12.009</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_33</twDest><twTotPathDel>2.910</twTotPathDel><twClkSkew dest = "1.250" src = "1.266">0.016</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_33</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb_OBUF</twSrcClk><twPathDel><twSite>SLICE_X22Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y92.B2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.433</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;35&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_33_mux00001</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_33</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>2.433</twRouteDel><twTotDel>2.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62 (SLICE_X3Y64.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathFromToDelay"><twSlack>12.240</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62</twDest><twTotPathDel>2.721</twTotPathDel><twClkSkew dest = "0.570" src = "0.544">-0.026</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb_OBUF</twSrcClk><twPathDel><twSite>SLICE_X22Y75.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.C2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.242</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;63&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_62_mux00001</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62</twBEL></twPathDel><twLogDel>0.479</twLogDel><twRouteDel>2.242</twRouteDel><twTotDel>2.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_58 (SLICE_X9Y74.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathFromToDelay"><twSlack>12.243</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_58</twDest><twTotPathDel>2.675</twTotPathDel><twClkSkew dest = "0.527" src = "0.544">0.017</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb_OBUF</twSrcClk><twPathDel><twSite>SLICE_X22Y75.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y74.C1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.196</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;59&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_58_mux00001</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_58</twBEL></twPathDel><twLogDel>0.479</twLogDel><twRouteDel>2.196</twRouteDel><twTotDel>2.675</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_SEL_MUX&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_56 (SLICE_X19Y73.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="62"><twSlack>0.644</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_56</twDest><twClkSkew dest = "0.523" src = "0.507">0.016</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_56</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twSrcClk><twPathDel><twSite>SLICE_X22Y75.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y73.A6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y73.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;59&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_56_mux00001</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_56</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.443</twRouteDel><twTotDel>0.660</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_57 (SLICE_X19Y73.B6), 1 path
</twPathRptBanner><twRacePath anchorID="63"><twSlack>0.648</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_57</twDest><twClkSkew dest = "0.523" src = "0.507">0.016</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_57</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twSrcClk><twPathDel><twSite>SLICE_X22Y75.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y73.B6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y73.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;59&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_57_mux00001</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_57</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.446</twRouteDel><twTotDel>0.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_31 (SLICE_X12Y94.D5), 1 path
</twPathRptBanner><twRacePath anchorID="64"><twSlack>0.835</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_31</twDest><twClkSkew dest = "0.544" src = "0.461">0.083</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twSrcClk><twPathDel><twSite>SLICE_X27Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y94.D5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y94.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.216</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;31&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_31_mux00001</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_31</twBEL></twPathDel><twLogDel>0.198</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>0.918</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="65" twConstType="PATHDELAY" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_SYS_CLK * 4;</twConstName><twItemCnt>295</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>295</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.453</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64 (SLICE_X13Y96.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathFromToDelay"><twSlack>9.547</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64</twDest><twTotPathDel>5.052</twTotPathDel><twClkSkew dest = "3.338" src = "3.547">0.209</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X11Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y80.A6</twSite><twDelType>net</twDelType><twFanCnt>154</twFanCnt><twDelInfo twEdge="twRising">2.244</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;100&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.717</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y96.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;64&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>3.961</twRouteDel><twTotDel>5.052</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.937">clk90</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39 (SLICE_X24Y70.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathFromToDelay"><twSlack>9.556</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39</twDest><twTotPathDel>4.928</twTotPathDel><twClkSkew dest = "3.223" src = "3.547">0.324</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X11Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>154</twFanCnt><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y70.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;39&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>3.837</twRouteDel><twTotDel>4.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.937">clk90</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38 (SLICE_X24Y70.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathFromToDelay"><twSlack>9.559</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38</twDest><twTotPathDel>4.925</twTotPathDel><twClkSkew dest = "3.223" src = "3.547">0.324</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X11Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>154</twFanCnt><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y70.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;39&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>3.837</twRouteDel><twTotDel>4.925</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.937">clk90</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO
        TIMEGRP &quot;FFS&quot; TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121 (SLICE_X20Y64.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="72"><twSlack>0.350</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121</twDest><twClkSkew dest = "3.512" src = "3.299">0.213</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X11Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y64.A6</twSite><twDelType>net</twDelType><twFanCnt>154</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y64.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;123&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;121&gt;11</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.560</twRouteDel><twTotDel>0.755</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-2.813">clk90</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_122 (SLICE_X20Y64.B6), 1 path
</twPathRptBanner><twRacePath anchorID="73"><twSlack>0.354</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_122</twDest><twClkSkew dest = "3.512" src = "3.299">0.213</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_122</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X11Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y64.B6</twSite><twDelType>net</twDelType><twFanCnt>154</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y64.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.222</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;123&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;122&gt;11</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_122</twBEL></twPathDel><twLogDel>0.192</twLogDel><twRouteDel>0.567</twRouteDel><twTotDel>0.759</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-2.813">clk90</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_117 (SLICE_X21Y64.A6), 1 path
</twPathRptBanner><twRacePath anchorID="74"><twSlack>0.359</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_117</twDest><twClkSkew dest = "3.512" src = "3.299">0.213</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_117</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X11Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y64.A6</twSite><twDelType>net</twDelType><twFanCnt>154</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y64.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;119&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;117&gt;11</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_117</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.547</twRouteDel><twTotDel>0.764</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-2.813">clk90</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="75" twConstType="PATHDELAY" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;RAMS&quot; TS_SYS_CLK * 4;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="76" twConstType="PATHDELAY" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;</twConstName><twItemCnt>40</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>40</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.243</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y74.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathFromToDelay"><twSlack>12.757</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>1.865</twTotPathDel><twClkSkew dest = "3.251" src = "3.437">0.186</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X28Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;27&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;4&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>1.387</twRouteDel><twTotDel>1.865</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y77.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathFromToDelay"><twSlack>12.777</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>1.844</twTotPathDel><twClkSkew dest = "3.260" src = "3.447">0.187</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X28Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;7&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y77.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.370</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;1&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>1.370</twRouteDel><twTotDel>1.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y74.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathFromToDelay"><twSlack>12.941</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>1.681</twTotPathDel><twClkSkew dest = "3.251" src = "3.437">0.186</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X28Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;27&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y74.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;4&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>1.203</twRouteDel><twTotDel>1.681</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y76.B6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="83"><twSlack>0.054</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twClkSkew dest = "3.502" src = "3.274">0.228</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X26Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;15&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y76.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y76.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.222</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;2&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.192</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb_OBUF</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y74.B5), 1 path
</twPathRptBanner><twRacePath anchorID="84"><twSlack>0.108</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twClkSkew dest = "3.495" src = "3.245">0.250</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X27Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;23&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y74.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y74.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.222</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;4&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.192</twLogDel><twRouteDel>0.358</twRouteDel><twTotDel>0.550</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb_OBUF</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y76.B5), 1 path
</twPathRptBanner><twRacePath anchorID="85"><twSlack>0.122</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twClkSkew dest = "3.502" src = "3.274">0.228</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X26Y75.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;15&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y76.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y76.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.222</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;2&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.192</twLogDel><twRouteDel>0.350</twRouteDel><twTotDel>0.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb_OBUF</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="86" twConstType="PATHDELAY" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.886</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y86.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathFromToDelay"><twSlack>13.114</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.442</twTotPathDel><twClkSkew dest = "3.293" src = "3.545">0.252</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X44Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y86.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y86.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.964</twRouteDel><twTotDel>1.442</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y86.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathFromToDelay"><twSlack>13.306</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.250</twTotPathDel><twClkSkew dest = "3.293" src = "3.545">0.252</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X44Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y86.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y86.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.772</twRouteDel><twTotDel>1.250</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y86.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathFromToDelay"><twSlack>13.510</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.046</twTotPathDel><twClkSkew dest = "3.293" src = "3.545">0.252</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X44Y85.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y86.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y86.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.568</twRouteDel><twTotDel>1.046</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y86.A4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="93"><twSlack>0.269</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.540" src = "3.297">0.243</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X44Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y86.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y86.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.490</twRouteDel><twTotDel>0.704</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb_OBUF</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y86.A6), 1 path
</twPathRptBanner><twRacePath anchorID="94"><twSlack>0.278</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.540" src = "3.279">0.261</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X43Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;4&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y86.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.536</twRouteDel><twTotDel>0.731</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb_OBUF</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y86.A5), 1 path
</twPathRptBanner><twRacePath anchorID="95"><twSlack>0.302</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.540" src = "3.297">0.243</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X44Y85.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y86.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y86.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.523</twRouteDel><twTotDel>0.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb_OBUF</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="96" twConstType="PATHDELAY" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.860</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X48Y67.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathFromToDelay"><twSlack>13.140</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.415</twTotPathDel><twClkSkew dest = "3.235" src = "3.488">0.253</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X51Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y67.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.958</twRouteDel><twTotDel>1.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X48Y67.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathFromToDelay"><twSlack>13.317</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.238</twTotPathDel><twClkSkew dest = "3.235" src = "3.488">0.253</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X51Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y67.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.781</twRouteDel><twTotDel>1.238</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X48Y67.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathFromToDelay"><twSlack>13.407</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.148</twTotPathDel><twClkSkew dest = "3.235" src = "3.488">0.253</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X51Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y67.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.691</twRouteDel><twTotDel>1.148</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X48Y67.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="103"><twSlack>0.031</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.478" src = "3.234">0.244</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X49Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;4&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y67.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y67.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb_OBUF</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X48Y67.A5), 1 path
</twPathRptBanner><twRacePath anchorID="104"><twSlack>0.130</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.478" src = "3.244">0.234</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X51Y67.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y67.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y67.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.361</twRouteDel><twTotDel>0.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb_OBUF</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X48Y67.A4), 1 path
</twPathRptBanner><twRacePath anchorID="105"><twSlack>0.405</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.478" src = "3.244">0.234</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X51Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y67.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y67.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.636</twRouteDel><twTotDel>0.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb_OBUF</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="106" twConstType="PATHDELAY" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;         1.9 ns;</twConstName><twItemCnt>128</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>64</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.879</twMaxDel><twMinPer>3.710</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y154.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathFromToDelay"><twSlack>0.021</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.911</twTotPathDel><twClkSkew dest = "0.290" src = "0.223">-0.067</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y142.CLKB</twSrcSite><twSrcClk twEdge ="twFalling">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y142.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y154.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y154.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.111</twLogDel><twRouteDel>0.800</twRouteDel><twTotDel>1.911</twTotDel><twDestClk twEdge ="twFalling">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>58.1</twPctLog><twPctRoute>41.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathFromToDelay"><twSlack>0.045</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.887</twTotPathDel><twClkSkew dest = "0.290" src = "0.223">-0.067</twClkSkew><twDelConst>1.900</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y142.CLKB</twSrcSite><twSrcClk twEdge ="twFalling">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y142.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y154.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y154.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.087</twLogDel><twRouteDel>0.800</twRouteDel><twTotDel>1.887</twTotDel><twDestClk twEdge ="twRising">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y203.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathFromToDelay"><twSlack>0.035</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.930</twTotPathDel><twClkSkew dest = "0.296" src = "0.196">-0.100</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y218.CLKB</twSrcSite><twSrcClk twEdge ="twFalling">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y218.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y203.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y203.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.111</twLogDel><twRouteDel>0.819</twRouteDel><twTotDel>1.930</twTotDel><twDestClk twEdge ="twFalling">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathFromToDelay"><twSlack>0.059</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.906</twTotPathDel><twClkSkew dest = "0.296" src = "0.196">-0.100</twClkSkew><twDelConst>1.900</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y218.CLKB</twSrcSite><twSrcClk twEdge ="twFalling">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y218.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y203.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y203.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.087</twLogDel><twRouteDel>0.819</twRouteDel><twTotDel>1.906</twTotDel><twDestClk twEdge ="twRising">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>57.0</twPctLog><twPctRoute>43.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y202.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathFromToDelay"><twSlack>0.035</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.930</twTotPathDel><twClkSkew dest = "0.296" src = "0.196">-0.100</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y218.CLKB</twSrcSite><twSrcClk twEdge ="twFalling">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y218.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y202.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y202.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.111</twLogDel><twRouteDel>0.819</twRouteDel><twTotDel>1.930</twTotDel><twDestClk twEdge ="twFalling">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathFromToDelay"><twSlack>0.059</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.906</twTotPathDel><twClkSkew dest = "0.296" src = "0.196">-0.100</twClkSkew><twDelConst>1.900</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y218.CLKB</twSrcSite><twSrcClk twEdge ="twFalling">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y218.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y202.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y202.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.087</twLogDel><twRouteDel>0.819</twRouteDel><twTotDel>1.906</twTotDel><twDestClk twEdge ="twRising">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>57.0</twPctLog><twPctRoute>43.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;
        1.9 ns;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y224.CE1), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="119"><twSlack>1.014</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y220.CLKB</twSrcSite><twSrcClk twEdge ="twFalling">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y220.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y224.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y224.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.749</twLogDel><twRouteDel>0.327</twRouteDel><twTotDel>1.076</twTotDel><twDestClk twEdge ="twRising">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>69.6</twPctLog><twPctRoute>30.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="120"><twSlack>1.040</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y220.CLKB</twSrcSite><twSrcClk twEdge ="twFalling">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y220.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y224.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y224.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.775</twLogDel><twRouteDel>0.327</twRouteDel><twTotDel>1.102</twTotDel><twDestClk twEdge ="twFalling">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>70.3</twPctLog><twPctRoute>29.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y184.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="121"><twSlack>1.014</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y180.CLKB</twSrcSite><twSrcClk twEdge ="twFalling">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y180.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y184.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y184.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.749</twLogDel><twRouteDel>0.327</twRouteDel><twTotDel>1.076</twTotDel><twDestClk twEdge ="twRising">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>69.6</twPctLog><twPctRoute>30.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="122"><twSlack>1.040</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y180.CLKB</twSrcSite><twSrcClk twEdge ="twFalling">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y180.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y184.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y184.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.775</twLogDel><twRouteDel>0.327</twRouteDel><twTotDel>1.102</twTotDel><twDestClk twEdge ="twFalling">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>70.3</twPctLog><twPctRoute>29.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y144.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="123"><twSlack>1.026</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y140.CLKB</twSrcSite><twSrcClk twEdge ="twFalling">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y140.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y144.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y144.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.749</twLogDel><twRouteDel>0.339</twRouteDel><twTotDel>1.088</twTotDel><twDestClk twEdge ="twRising">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>68.8</twPctLog><twPctRoute>31.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="124"><twSlack>1.052</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y140.CLKB</twSrcSite><twSrcClk twEdge ="twFalling">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y140.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y144.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y144.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.775</twLogDel><twRouteDel>0.339</twRouteDel><twTotDel>1.114</twTotDel><twDestClk twEdge ="twFalling">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>69.6</twPctLog><twPctRoute>30.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="125" twConstType="PERIOD" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">TS_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP         &quot;u_ddr2_infrastructure_clk0_bufg_in&quot; TS_SYS_CLK HIGH 50%;</twConstName><twItemCnt>3109</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1789</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.520</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_11 (SLICE_X6Y68.SR), 5 paths
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.230</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_11</twDest><twTotPathDel>3.401</twTotPathDel><twClkSkew dest = "1.226" src = "1.280">0.054</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb_OBUF</twSrcClk><twPathDel><twSite>SLICE_X11Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y59.D4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.521</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y68.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;12&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_11</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.310</twRouteDel><twTotDel>3.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.355</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_11</twDest><twTotPathDel>3.273</twTotPathDel><twClkSkew dest = "1.226" src = "1.283">0.057</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb_OBUF</twSrcClk><twPathDel><twSite>SLICE_X14Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.393</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y68.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;12&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_11</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.182</twRouteDel><twTotDel>3.273</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.384</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_11</twDest><twTotPathDel>3.241</twTotPathDel><twClkSkew dest = "1.226" src = "1.286">0.060</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb_OBUF</twSrcClk><twPathDel><twSite>SLICE_X13Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.361</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y68.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;12&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_11</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.150</twRouteDel><twTotDel>3.241</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12 (SLICE_X6Y68.SR), 5 paths
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.230</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12</twDest><twTotPathDel>3.401</twTotPathDel><twClkSkew dest = "1.226" src = "1.280">0.054</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb_OBUF</twSrcClk><twPathDel><twSite>SLICE_X11Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y59.D4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.521</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y68.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;12&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.310</twRouteDel><twTotDel>3.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.355</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12</twDest><twTotPathDel>3.273</twTotPathDel><twClkSkew dest = "1.226" src = "1.283">0.057</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb_OBUF</twSrcClk><twPathDel><twSite>SLICE_X14Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.393</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y68.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;12&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.182</twRouteDel><twTotDel>3.273</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.384</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12</twDest><twTotPathDel>3.241</twTotPathDel><twClkSkew dest = "1.226" src = "1.286">0.060</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb_OBUF</twSrcClk><twPathDel><twSite>SLICE_X13Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.361</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y68.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;12&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.150</twRouteDel><twTotDel>3.241</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr (OLOGIC_X0Y200.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.263</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr</twDest><twTotPathDel>3.491</twTotPathDel><twClkSkew dest = "1.386" src = "1.317">-0.069</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb_OBUF</twSrcClk><twPathDel><twSite>SLICE_X6Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;12&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y85.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;11&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y200.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y200.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>ddr2_a_12_OBUF</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>2.513</twRouteDel><twTotDel>3.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP
        &quot;u_ddr2_infrastructure_clk0_bufg_in&quot; TS_SYS_CLK HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (SLICE_X22Y75.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.202</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_6</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twDest><twTotPathDel>0.667</twTotPathDel><twClkSkew dest = "3.522" src = "3.249">-0.273</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_6</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X24Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;7&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y75.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.452</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twBEL></twPathDel><twLogDel>0.215</twLogDel><twRouteDel>0.452</twRouteDel><twTotDel>0.667</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb_OBUF</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r (SLICE_X11Y56.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.214</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r</twDest><twTotPathDel>0.657</twTotPathDel><twClkSkew dest = "3.560" src = "3.309">-0.251</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X10Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y56.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.453</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.453</twRouteDel><twTotDel>0.657</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb_OBUF</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (SLICE_X22Y75.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.225</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_7</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twDest><twTotPathDel>0.690</twTotPathDel><twClkSkew dest = "3.522" src = "3.249">-0.273</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_7</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X24Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;7&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y75.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.476</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.476</twRouteDel><twTotDel>0.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb_OBUF</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="146"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP
        &quot;u_ddr2_infrastructure_clk0_bufg_in&quot; TS_SYS_CLK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="147" type="MINHIGHPULSE" name="Tospwh" slack="1.250" period="3.750" constraintValue="1.875" deviceLimit="1.250" physResource="u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_out/SR" logResource="u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/SR" locationPin="OLOGIC_X0Y223.SR" clockNet="u_ddr2_infrastructure/rst0_sync_r_24_1"/><twPinLimit anchorID="148" type="MINHIGHPULSE" name="Tospwh" slack="1.250" period="3.750" constraintValue="1.875" deviceLimit="1.250" physResource="u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_out/SR" logResource="u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/SR" locationPin="OLOGIC_X0Y221.SR" clockNet="u_ddr2_infrastructure/rst0_sync_r_24_1"/><twPinLimit anchorID="149" type="MINHIGHPULSE" name="Tospwh" slack="1.250" period="3.750" constraintValue="1.875" deviceLimit="1.250" physResource="u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_out/SR" logResource="u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_tri_state_dqs/SR" locationPin="OLOGIC_X0Y219.SR" clockNet="u_ddr2_infrastructure/rst0_sync_r_24_1"/></twPinLimitRpt></twConst><twConst anchorID="150" twConstType="PERIOD" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">TS_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP         &quot;u_ddr2_infrastructure_clk90_bufg_in&quot; TS_SYS_CLK PHASE 0.9375 ns HIGH         50%;</twConstName><twItemCnt>648</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>641</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.487</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39 (SLICE_X24Y70.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.263</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39</twDest><twTotPathDel>3.209</twTotPathDel><twClkSkew dest = "1.125" src = "1.338">0.213</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.937">clk90</twSrcClk><twPathDel><twSite>SLICE_X13Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y70.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;39&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.118</twRouteDel><twTotDel>3.209</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.687">clk90</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38 (SLICE_X24Y70.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.266</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38</twDest><twTotPathDel>3.206</twTotPathDel><twClkSkew dest = "1.125" src = "1.338">0.213</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.937">clk90</twSrcClk><twPathDel><twSite>SLICE_X13Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y70.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;39&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>2.118</twRouteDel><twTotDel>3.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.687">clk90</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_37 (SLICE_X24Y70.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.269</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_37</twDest><twTotPathDel>3.203</twTotPathDel><twClkSkew dest = "1.125" src = "1.338">0.213</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_37</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.937">clk90</twSrcClk><twPathDel><twSite>SLICE_X13Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y70.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;39&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_37</twBEL></twPathDel><twLogDel>1.085</twLogDel><twRouteDel>2.118</twRouteDel><twTotDel>3.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.687">clk90</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP
        &quot;u_ddr2_infrastructure_clk90_bufg_in&quot; TS_SYS_CLK PHASE 0.9375 ns HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (SLICE_X13Y80.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.440</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_2</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twDest><twTotPathDel>0.593</twTotPathDel><twClkSkew dest = "1.338" src = "1.185">-0.153</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_2</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.687">clk90</twSrcClk><twPathDel><twSite>SLICE_X13Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r&lt;3&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y80.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.374</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y80.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_mux0000&lt;11&gt;1</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.374</twRouteDel><twTotDel>0.593</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.687">clk90</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (SLICE_X13Y80.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.444</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_2</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twDest><twTotPathDel>0.597</twTotPathDel><twClkSkew dest = "1.338" src = "1.185">-0.153</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_2</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.687">clk90</twSrcClk><twPathDel><twSite>SLICE_X13Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r&lt;3&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y80.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.378</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y80.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_mux0000&lt;0&gt;1</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.378</twRouteDel><twTotDel>0.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.687">clk90</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1 (SLICE_X4Y91.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.454</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1</twDest><twTotPathDel>0.469</twTotPathDel><twClkSkew dest = "0.130" src = "0.115">-0.015</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.687">clk90</twSrcClk><twPathDel><twSite>SLICE_X4Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;1&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y91.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.278</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y91.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n&lt;1&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.278</twRouteDel><twTotDel>0.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.687">clk90</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="163"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP
        &quot;u_ddr2_infrastructure_clk90_bufg_in&quot; TS_SYS_CLK PHASE 0.9375 ns HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="164" type="MINHIGHPULSE" name="Tospwh" slack="1.250" period="3.750" constraintValue="1.875" deviceLimit="1.250" physResource="u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/dq_out/SR" logResource="u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y239.SR" clockNet="u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;"/><twPinLimit anchorID="165" type="MINHIGHPULSE" name="Tospwh" slack="1.250" period="3.750" constraintValue="1.875" deviceLimit="1.250" physResource="u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/dq_out/SR" logResource="u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y238.SR" clockNet="u_ddr2_infrastructure/rst90_sync_r_24_6"/><twPinLimit anchorID="166" type="MINHIGHPULSE" name="Tospwh" slack="1.250" period="3.750" constraintValue="1.875" deviceLimit="1.250" physResource="u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/dq_out/SR" logResource="u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y237.SR" clockNet="u_ddr2_infrastructure/rst90_sync_r_24_5"/></twPinLimitRpt></twConst><twConst anchorID="167" twConstType="PERIOD" ><twConstHead uID="29"><twConstName UCFConstName="" ScopeName="">TS_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP         &quot;u_ddr2_infrastructure_clkdiv0_bufg_in&quot; TS_SYS_CLK / 0.5 HIGH 50%;</twConstName><twItemCnt>10905</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3876</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.712</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1 (SLICE_X32Y93.A1), 3 paths
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.788</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_2</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1</twDest><twTotPathDel>6.481</twTotPathDel><twClkSkew dest = "1.155" src = "1.314">0.159</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.072</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_2</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X20Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs&lt;2&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y78.B1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.042</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq&lt;62&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y93.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.867</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp&lt;0&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1_rstpot</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1</twBEL></twPathDel><twLogDel>0.572</twLogDel><twRouteDel>5.909</twRouteDel><twTotDel>6.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clkdiv0</twDestClk><twPctLog>8.8</twPctLog><twPctRoute>91.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.288</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1</twDest><twTotPathDel>5.986</twTotPathDel><twClkSkew dest = "1.155" src = "1.309">0.154</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.072</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X20Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs&lt;1&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y78.B4</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">2.547</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq&lt;62&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y93.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.867</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp&lt;0&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1_rstpot</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1</twBEL></twPathDel><twLogDel>0.572</twLogDel><twRouteDel>5.414</twRouteDel><twTotDel>5.986</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clkdiv0</twDestClk><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.788</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_0</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1</twDest><twTotPathDel>5.486</twTotPathDel><twClkSkew dest = "1.155" src = "1.309">0.154</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.072</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_0</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X20Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs&lt;1&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y78.B3</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.047</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq&lt;62&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y93.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.867</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp&lt;0&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1_rstpot</twBEL><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1</twBEL></twPathDel><twLogDel>0.572</twLogDel><twRouteDel>4.914</twRouteDel><twTotDel>5.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clkdiv0</twDestClk><twPctLog>10.4</twPctLog><twPctRoute>89.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_0 (SLICE_X12Y106.AX), 2 paths
</twPathRptBanner><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.796</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_0</twDest><twTotPathDel>2.397</twTotPathDel><twClkSkew dest = "3.380" src = "3.745">0.365</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twSrcClk><twPathDel><twSite>SLICE_X0Y119.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg3b_out_fall</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.156</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;0&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y106.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y106.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;3&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_0</twBEL></twPathDel><twLogDel>0.553</twLogDel><twRouteDel>1.844</twRouteDel><twTotDel>2.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clkdiv0</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.932</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_0</twDest><twTotPathDel>2.261</twTotPathDel><twClkSkew dest = "3.380" src = "3.745">0.365</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twSrcClk><twPathDel><twSite>SLICE_X0Y119.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg3b_out_fall</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y110.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;0&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y106.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y106.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;3&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_0</twBEL></twPathDel><twLogDel>0.553</twLogDel><twRouteDel>1.708</twRouteDel><twTotDel>2.261</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clkdiv0</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1 (SLICE_X12Y106.BX), 2 paths
</twPathRptBanner><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.814</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1</twDest><twTotPathDel>2.379</twTotPathDel><twClkSkew dest = "3.380" src = "3.745">0.365</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twSrcClk><twPathDel><twSite>SLICE_X0Y119.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg3b_out_fall</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y110.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.182</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;1&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y106.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y106.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;3&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>1.832</twRouteDel><twTotDel>2.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clkdiv0</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.859</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1</twDest><twTotPathDel>2.334</twTotPathDel><twClkSkew dest = "3.380" src = "3.745">0.365</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.750">clk0_tb_OBUF</twSrcClk><twPathDel><twSite>SLICE_X0Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg3b_out_fall</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y110.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;1&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y106.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y106.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;3&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>1.787</twRouteDel><twTotDel>2.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clkdiv0</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP
        &quot;u_ddr2_infrastructure_clkdiv0_bufg_in&quot; TS_SYS_CLK / 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_2 (SLICE_X20Y91.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.336</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_16</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_2</twDest><twTotPathDel>0.756</twTotPathDel><twClkSkew dest = "3.559" src = "3.331">-0.228</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_16</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk0_tb_OBUF</twSrcClk><twPathDel><twSite>SLICE_X17Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;19&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y91.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.572</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y91.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1&lt;3&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_2</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.572</twRouteDel><twTotDel>0.756</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clkdiv0</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (SLICE_X44Y75.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.336</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twDest><twTotPathDel>0.768</twTotPathDel><twClkSkew dest = "3.485" src = "3.245">-0.240</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk0_tb_OBUF</twSrcClk><twPathDel><twSite>SLICE_X49Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y75.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.584</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.584</twRouteDel><twTotDel>0.768</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clkdiv0</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5 (SLICE_X16Y86.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.370</twSlack><twSrc BELType="FF">u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_40</twSrc><twDest BELType="FF">u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5</twDest><twTotPathDel>0.774</twTotPathDel><twClkSkew dest = "3.571" src = "3.359">-0.212</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_40</twSrc><twDest BELType='FF'>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk0_tb_OBUF</twSrcClk><twPathDel><twSite>SLICE_X11Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;43&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_40</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y86.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.602</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;40&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y86.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1&lt;7&gt;</twComp><twBEL>u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.602</twRouteDel><twTotDel>0.774</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clkdiv0</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="188"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP
        &quot;u_ddr2_infrastructure_clkdiv0_bufg_in&quot; TS_SYS_CLK / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="189" type="MINPERIOD" name="Tiodper_C" slack="3.501" period="7.500" constraintValue="7.500" deviceLimit="3.999" freqLimit="250.063" physResource="u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C" logResource="u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y147.C" clockNet="clkdiv0"/><twPinLimit anchorID="190" type="MINPERIOD" name="Tiodper_C" slack="3.501" period="7.500" constraintValue="7.500" deviceLimit="3.999" freqLimit="250.063" physResource="u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" logResource="u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y220.C" clockNet="clkdiv0"/><twPinLimit anchorID="191" type="MINPERIOD" name="Tiodper_C" slack="3.501" period="7.500" constraintValue="7.500" deviceLimit="3.999" freqLimit="250.063" physResource="u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C" logResource="u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C" locationPin="IODELAY_X0Y181.C" clockNet="clkdiv0"/></twPinLimitRpt></twConst><twConstRollupTable uID="17" anchorID="192"><twConstRollup name="TS_SYS_CLK" fullName="TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 3.75 ns HIGH 50%;" type="origin" depth="0" requirement="3.750" prefType="period" actual="2.334" actualRollup="3.520" errors="0" errorRollup="0" items="0" itemsRollup="15519"/><twConstRollup name="TS_MC_RD_DATA_SEL" fullName="TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;" type="child" depth="1" requirement="15.000" prefType="maxdelay" actual="3.799" actualRollup="N/A" errors="0" errorRollup="0" items="384" itemsRollup="0"/><twConstRollup name="TS_MC_RDEN_SEL_MUX" fullName="TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_SEL_MUX&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;" type="child" depth="1" requirement="15.000" prefType="maxdelay" actual="2.991" actualRollup="N/A" errors="0" errorRollup="0" items="128" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_0" fullName="TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_SYS_CLK * 4;" type="child" depth="1" requirement="15.000" prefType="maxdelay" actual="5.453" actualRollup="N/A" errors="0" errorRollup="0" items="295" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_90" fullName="TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;RAMS&quot; TS_SYS_CLK * 4;" type="child" depth="1" requirement="15.000" prefType="maxdelay" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_MC_GATE_DLY" fullName="TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;" type="child" depth="1" requirement="15.000" prefType="maxdelay" actual="2.243" actualRollup="N/A" errors="0" errorRollup="0" items="40" itemsRollup="0"/><twConstRollup name="TS_MC_RDEN_DLY" fullName="TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;" type="child" depth="1" requirement="15.000" prefType="maxdelay" actual="1.886" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_MC_CAL_RDEN_DLY" fullName="TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;" type="child" depth="1" requirement="15.000" prefType="maxdelay" actual="1.860" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_u_ddr2_infrastructure_clk0_bufg_in" fullName="TS_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP         &quot;u_ddr2_infrastructure_clk0_bufg_in&quot; TS_SYS_CLK HIGH 50%;" type="child" depth="1" requirement="3.750" prefType="period" actual="3.520" actualRollup="N/A" errors="0" errorRollup="0" items="3109" itemsRollup="0"/><twConstRollup name="TS_u_ddr2_infrastructure_clk90_bufg_in" fullName="TS_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP         &quot;u_ddr2_infrastructure_clk90_bufg_in&quot; TS_SYS_CLK PHASE 0.9375 ns HIGH         50%;" type="child" depth="1" requirement="3.750" prefType="period" actual="3.487" actualRollup="N/A" errors="0" errorRollup="0" items="648" itemsRollup="0"/><twConstRollup name="TS_u_ddr2_infrastructure_clkdiv0_bufg_in" fullName="TS_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP         &quot;u_ddr2_infrastructure_clkdiv0_bufg_in&quot; TS_SYS_CLK / 0.5 HIGH 50%;" type="child" depth="1" requirement="7.500" prefType="period" actual="6.712" actualRollup="N/A" errors="0" errorRollup="0" items="10905" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="193">0</twUnmetConstCnt><twDataSheet anchorID="194" twNameLen="15"><twClk2SUList anchorID="195" twDestWidth="8"><twDest>clk200_n</twDest><twClk2SU><twSrc>clk200_n</twSrc><twRiseRise>1.319</twRiseRise></twClk2SU><twClk2SU><twSrc>clk200_p</twSrc><twRiseRise>1.319</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="196" twDestWidth="8"><twDest>clk200_p</twDest><twClk2SU><twSrc>clk200_n</twSrc><twRiseRise>1.319</twRiseRise></twClk2SU><twClk2SU><twSrc>clk200_p</twSrc><twRiseRise>1.319</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="197" twDestWidth="13"><twDest>ddr2_dqs&lt;0&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;0&gt;</twSrc><twFallRise>1.830</twFallRise><twFallFall>1.854</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;0&gt;</twSrc><twFallRise>1.830</twFallRise><twFallFall>1.854</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="198" twDestWidth="13"><twDest>ddr2_dqs&lt;1&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;1&gt;</twSrc><twFallRise>1.802</twFallRise><twFallFall>1.826</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;1&gt;</twSrc><twFallRise>1.802</twFallRise><twFallFall>1.826</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="199" twDestWidth="13"><twDest>ddr2_dqs&lt;2&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;2&gt;</twSrc><twFallRise>1.841</twFallRise><twFallFall>1.865</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;2&gt;</twSrc><twFallRise>1.841</twFallRise><twFallFall>1.865</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="200" twDestWidth="13"><twDest>ddr2_dqs&lt;3&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;3&gt;</twSrc><twFallRise>1.819</twFallRise><twFallFall>1.843</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;3&gt;</twSrc><twFallRise>1.819</twFallRise><twFallFall>1.843</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="201" twDestWidth="13"><twDest>ddr2_dqs&lt;4&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;4&gt;</twSrc><twFallRise>1.812</twFallRise><twFallFall>1.836</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;4&gt;</twSrc><twFallRise>1.812</twFallRise><twFallFall>1.836</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="202" twDestWidth="13"><twDest>ddr2_dqs&lt;5&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;5&gt;</twSrc><twFallRise>1.823</twFallRise><twFallFall>1.847</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;5&gt;</twSrc><twFallRise>1.823</twFallRise><twFallFall>1.847</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="203" twDestWidth="13"><twDest>ddr2_dqs&lt;6&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;6&gt;</twSrc><twFallRise>1.855</twFallRise><twFallFall>1.879</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;6&gt;</twSrc><twFallRise>1.855</twFallRise><twFallFall>1.879</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="204" twDestWidth="13"><twDest>ddr2_dqs&lt;7&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;7&gt;</twSrc><twFallRise>1.797</twFallRise><twFallFall>1.821</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;7&gt;</twSrc><twFallRise>1.797</twFallRise><twFallFall>1.821</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="205" twDestWidth="13"><twDest>ddr2_dqs_n&lt;0&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;0&gt;</twSrc><twFallRise>1.830</twFallRise><twFallFall>1.854</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;0&gt;</twSrc><twFallRise>1.830</twFallRise><twFallFall>1.854</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="206" twDestWidth="13"><twDest>ddr2_dqs_n&lt;1&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;1&gt;</twSrc><twFallRise>1.802</twFallRise><twFallFall>1.826</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;1&gt;</twSrc><twFallRise>1.802</twFallRise><twFallFall>1.826</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="207" twDestWidth="13"><twDest>ddr2_dqs_n&lt;2&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;2&gt;</twSrc><twFallRise>1.841</twFallRise><twFallFall>1.865</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;2&gt;</twSrc><twFallRise>1.841</twFallRise><twFallFall>1.865</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="208" twDestWidth="13"><twDest>ddr2_dqs_n&lt;3&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;3&gt;</twSrc><twFallRise>1.819</twFallRise><twFallFall>1.843</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;3&gt;</twSrc><twFallRise>1.819</twFallRise><twFallFall>1.843</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="209" twDestWidth="13"><twDest>ddr2_dqs_n&lt;4&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;4&gt;</twSrc><twFallRise>1.812</twFallRise><twFallFall>1.836</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;4&gt;</twSrc><twFallRise>1.812</twFallRise><twFallFall>1.836</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="210" twDestWidth="13"><twDest>ddr2_dqs_n&lt;5&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;5&gt;</twSrc><twFallRise>1.823</twFallRise><twFallFall>1.847</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;5&gt;</twSrc><twFallRise>1.823</twFallRise><twFallFall>1.847</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="211" twDestWidth="13"><twDest>ddr2_dqs_n&lt;6&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;6&gt;</twSrc><twFallRise>1.855</twFallRise><twFallFall>1.879</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;6&gt;</twSrc><twFallRise>1.855</twFallRise><twFallFall>1.879</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="212" twDestWidth="13"><twDest>ddr2_dqs_n&lt;7&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;7&gt;</twSrc><twFallRise>1.797</twFallRise><twFallFall>1.821</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;7&gt;</twSrc><twFallRise>1.797</twFallRise><twFallFall>1.821</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="213" twDestWidth="9"><twDest>sys_clk_n</twDest><twClk2SU><twSrc>sys_clk_n</twSrc><twRiseRise>6.712</twRiseRise><twFallRise>1.557</twFallRise><twRiseFall>2.413</twRiseFall><twFallFall>2.922</twFallFall></twClk2SU><twClk2SU><twSrc>sys_clk_p</twSrc><twRiseRise>6.712</twRiseRise><twFallRise>1.557</twFallRise><twRiseFall>2.413</twRiseFall><twFallFall>2.922</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="214" twDestWidth="9"><twDest>sys_clk_p</twDest><twClk2SU><twSrc>sys_clk_n</twSrc><twRiseRise>6.712</twRiseRise><twFallRise>1.557</twFallRise><twRiseFall>2.413</twRiseFall><twFallFall>2.922</twFallFall></twClk2SU><twClk2SU><twSrc>sys_clk_p</twSrc><twRiseRise>6.712</twRiseRise><twFallRise>1.557</twFallRise><twRiseFall>2.413</twRiseFall><twFallFall>2.922</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="215"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>15671</twPathCnt><twNetCnt>16</twNetCnt><twConnCnt>10449</twConnCnt></twConstCov><twStats anchorID="216"><twMinPer>6.712</twMinPer><twFootnote number="1" /><twMaxFreq>148.987</twMaxFreq><twMaxFromToDel>5.453</twMaxFromToDel><twMaxNetDel>0.838</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Sep 18 07:10:48 2013 </twTimestamp></twFoot><twClientInfo anchorID="217"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 391 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
