Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Oct  4 23:14:44 2015
| Host         : graces.andrew.local.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.1 (Maipo)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ChipInterface_timing_summary_routed.rpt -rpx ChipInterface_timing_summary_routed.rpx
| Design       : ChipInterface
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: SYSCLK_P (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: clk_reduced_reg/C (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: uart_sampling_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.021        0.000                      0                 1300        0.135        0.000                      0                 1300        1.100        0.000                       0                   239  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
ck/clock_i/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_clock_clk_wiz_0_0       {0.000 18.500}       37.000          27.027          
  clk_out2_clock_clk_wiz_0_0       {0.000 100.000}      200.000         5.000           
  clkfbout_clock_clk_wiz_0_0       {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ck/clock_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_clock_clk_wiz_0_0            27.021        0.000                      0                 1289        0.135        0.000                      0                 1289       18.100        0.000                       0                   227  
  clk_out2_clock_clk_wiz_0_0           198.490        0.000                      0                   11        0.214        0.000                      0                   11       13.360        0.000                       0                     8  
  clkfbout_clock_clk_wiz_0_0                                                                                                                                                         3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ck/clock_i/clk_wiz_0/inst/clk_in1
  To Clock:  ck/clock_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ck/clock_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ck/clock_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_clk_wiz_0_0
  To Clock:  clk_out1_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       27.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.021ns  (required time - arrival time)
  Source:                 encoder/horiz_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.165ns  (logic 0.565ns (6.165%)  route 8.600ns (93.835%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 38.464 - 37.000 ) 
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.887     1.889    encoder/CLK
    SLICE_X176Y31        FDCE                                         r  encoder/horiz_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y31        FDCE (Prop_fdce_C_Q)         0.259     2.148 r  encoder/horiz_count_reg[6]/Q
                         net (fo=9, routed)           0.612     2.760    encoder/horiz_count[6]
    SLICE_X176Y31        LUT6 (Prop_lut6_I1_O)        0.043     2.803 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.164     2.967    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X176Y31        LUT5 (Prop_lut5_I2_O)        0.045     3.012 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.502     3.514    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X179Y31        LUT6 (Prop_lut6_I0_O)        0.132     3.646 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=271, routed)         6.113     9.759    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/enb
    SLICE_X147Y56        LUT6 (Prop_lut6_I1_O)        0.043     9.802 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_9__69/O
                         net (fo=1, routed)           0.231    10.034    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_9__69_n_0
    SLICE_X147Y56        LUT6 (Prop_lut6_I2_O)        0.043    10.077 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__61/O
                         net (fo=1, routed)           0.977    11.054    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__61_n_0
    RAMB36_X7Y11         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.462    38.464    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clkb
    RAMB36_X7Y11         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017    38.481    
                         clock uncertainty           -0.079    38.403    
    RAMB36_X7Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    38.075    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.075    
                         arrival time                         -11.054    
  -------------------------------------------------------------------
                         slack                                 27.021    

Slack (MET) :             27.193ns  (required time - arrival time)
  Source:                 encoder/horiz_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.235ns  (logic 0.565ns (6.118%)  route 8.670ns (93.882%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 38.632 - 37.000 ) 
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.887     1.889    encoder/CLK
    SLICE_X176Y31        FDCE                                         r  encoder/horiz_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y31        FDCE (Prop_fdce_C_Q)         0.259     2.148 r  encoder/horiz_count_reg[6]/Q
                         net (fo=9, routed)           0.612     2.760    encoder/horiz_count[6]
    SLICE_X176Y31        LUT6 (Prop_lut6_I1_O)        0.043     2.803 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.164     2.967    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X176Y31        LUT5 (Prop_lut5_I2_O)        0.045     3.012 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.502     3.514    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X179Y31        LUT6 (Prop_lut6_I0_O)        0.132     3.646 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=271, routed)         6.543    10.189    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/enb
    SLICE_X122Y39        LUT6 (Prop_lut6_I1_O)        0.043    10.232 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_9__73/O
                         net (fo=1, routed)           0.363    10.595    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_9__73_n_0
    SLICE_X122Y39        LUT6 (Prop_lut6_I2_O)        0.043    10.638 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__65/O
                         net (fo=1, routed)           0.486    11.124    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__65_n_0
    RAMB36_X7Y8          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.630    38.632    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/clkb
    RAMB36_X7Y8          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.092    38.724    
                         clock uncertainty           -0.079    38.646    
    RAMB36_X7Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    38.318    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.318    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                 27.193    

Slack (MET) :             27.460ns  (required time - arrival time)
  Source:                 encoder/horiz_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.794ns  (logic 0.565ns (6.425%)  route 8.229ns (93.575%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 38.532 - 37.000 ) 
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.887     1.889    encoder/CLK
    SLICE_X176Y31        FDCE                                         r  encoder/horiz_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y31        FDCE (Prop_fdce_C_Q)         0.259     2.148 r  encoder/horiz_count_reg[6]/Q
                         net (fo=9, routed)           0.612     2.760    encoder/horiz_count[6]
    SLICE_X176Y31        LUT6 (Prop_lut6_I1_O)        0.043     2.803 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.164     2.967    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X176Y31        LUT5 (Prop_lut5_I2_O)        0.045     3.012 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.502     3.514    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X179Y31        LUT6 (Prop_lut6_I0_O)        0.132     3.646 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=271, routed)         6.136     9.782    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/enb
    SLICE_X150Y58        LUT6 (Prop_lut6_I1_O)        0.043     9.825 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_9__64/O
                         net (fo=1, routed)           0.363    10.188    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_9__64_n_0
    SLICE_X150Y58        LUT6 (Prop_lut6_I2_O)        0.043    10.231 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56/O
                         net (fo=1, routed)           0.452    10.683    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56_n_0
    RAMB36_X9Y12         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.530    38.532    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/clkb
    RAMB36_X9Y12         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017    38.549    
                         clock uncertainty           -0.079    38.471    
    RAMB36_X9Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    38.143    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.143    
                         arrival time                         -10.683    
  -------------------------------------------------------------------
                         slack                                 27.460    

Slack (MET) :             27.733ns  (required time - arrival time)
  Source:                 encoder/horiz_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.452ns  (logic 0.565ns (6.685%)  route 7.887ns (93.315%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 38.464 - 37.000 ) 
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.887     1.889    encoder/CLK
    SLICE_X176Y31        FDCE                                         r  encoder/horiz_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y31        FDCE (Prop_fdce_C_Q)         0.259     2.148 r  encoder/horiz_count_reg[6]/Q
                         net (fo=9, routed)           0.612     2.760    encoder/horiz_count[6]
    SLICE_X176Y31        LUT6 (Prop_lut6_I1_O)        0.043     2.803 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.164     2.967    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X176Y31        LUT5 (Prop_lut5_I2_O)        0.045     3.012 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.502     3.514    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X179Y31        LUT6 (Prop_lut6_I0_O)        0.132     3.646 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=271, routed)         5.745     9.391    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/enb
    SLICE_X123Y52        LUT6 (Prop_lut6_I1_O)        0.043     9.434 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_7__72/O
                         net (fo=1, routed)           0.349     9.783    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_7__72_n_0
    SLICE_X123Y52        LUT6 (Prop_lut6_I0_O)        0.043     9.826 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64/O
                         net (fo=1, routed)           0.515    10.341    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64_n_0
    RAMB36_X7Y10         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.462    38.464    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/clkb
    RAMB36_X7Y10         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017    38.481    
                         clock uncertainty           -0.079    38.403    
    RAMB36_X7Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    38.075    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.075    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                 27.733    

Slack (MET) :             27.858ns  (required time - arrival time)
  Source:                 encoder/horiz_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 0.565ns (6.727%)  route 7.834ns (93.273%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 38.535 - 37.000 ) 
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.887     1.889    encoder/CLK
    SLICE_X176Y31        FDCE                                         r  encoder/horiz_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y31        FDCE (Prop_fdce_C_Q)         0.259     2.148 r  encoder/horiz_count_reg[6]/Q
                         net (fo=9, routed)           0.612     2.760    encoder/horiz_count[6]
    SLICE_X176Y31        LUT6 (Prop_lut6_I1_O)        0.043     2.803 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.164     2.967    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X176Y31        LUT5 (Prop_lut5_I2_O)        0.045     3.012 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.502     3.514    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X179Y31        LUT6 (Prop_lut6_I0_O)        0.132     3.646 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=271, routed)         5.770     9.415    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/enb
    SLICE_X145Y52        LUT6 (Prop_lut6_I1_O)        0.043     9.458 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_9__76/O
                         net (fo=1, routed)           0.355     9.813    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_9__76_n_0
    SLICE_X145Y52        LUT6 (Prop_lut6_I2_O)        0.043     9.856 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__68/O
                         net (fo=1, routed)           0.432    10.288    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__68_n_0
    RAMB36_X9Y10         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.533    38.535    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/clkb
    RAMB36_X9Y10         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017    38.552    
                         clock uncertainty           -0.079    38.474    
    RAMB36_X9Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    38.146    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.146    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                 27.858    

Slack (MET) :             27.913ns  (required time - arrival time)
  Source:                 encoder/horiz_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.344ns  (logic 0.565ns (6.772%)  route 7.779ns (93.228%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 38.535 - 37.000 ) 
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.887     1.889    encoder/CLK
    SLICE_X176Y31        FDCE                                         r  encoder/horiz_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y31        FDCE (Prop_fdce_C_Q)         0.259     2.148 r  encoder/horiz_count_reg[6]/Q
                         net (fo=9, routed)           0.612     2.760    encoder/horiz_count[6]
    SLICE_X176Y31        LUT6 (Prop_lut6_I1_O)        0.043     2.803 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.164     2.967    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X176Y31        LUT5 (Prop_lut5_I2_O)        0.045     3.012 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.502     3.514    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X179Y31        LUT6 (Prop_lut6_I0_O)        0.132     3.646 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=271, routed)         5.799     9.445    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/enb
    SLICE_X152Y53        LUT6 (Prop_lut6_I1_O)        0.043     9.488 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_7__68/O
                         net (fo=1, routed)           0.244     9.733    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_7__68_n_0
    SLICE_X152Y53        LUT6 (Prop_lut6_I0_O)        0.043     9.776 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__60/O
                         net (fo=1, routed)           0.457    10.233    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__60_n_0
    RAMB36_X9Y11         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.533    38.535    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/clkb
    RAMB36_X9Y11         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017    38.552    
                         clock uncertainty           -0.079    38.474    
    RAMB36_X9Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    38.146    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.146    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                 27.913    

Slack (MET) :             27.921ns  (required time - arrival time)
  Source:                 encoder/horiz_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.325ns  (logic 0.565ns (6.787%)  route 7.760ns (93.213%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 38.525 - 37.000 ) 
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.887     1.889    encoder/CLK
    SLICE_X176Y31        FDCE                                         r  encoder/horiz_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y31        FDCE (Prop_fdce_C_Q)         0.259     2.148 r  encoder/horiz_count_reg[6]/Q
                         net (fo=9, routed)           0.612     2.760    encoder/horiz_count[6]
    SLICE_X176Y31        LUT6 (Prop_lut6_I1_O)        0.043     2.803 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.164     2.967    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X176Y31        LUT5 (Prop_lut5_I2_O)        0.045     3.012 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.502     3.514    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X179Y31        LUT6 (Prop_lut6_I0_O)        0.132     3.646 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=271, routed)         5.823     9.469    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/enb
    SLICE_X138Y55        LUT6 (Prop_lut6_I1_O)        0.043     9.512 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_7__78/O
                         net (fo=1, routed)           0.244     9.756    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_7__78_n_0
    SLICE_X138Y55        LUT6 (Prop_lut6_I0_O)        0.043     9.799 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70/O
                         net (fo=1, routed)           0.415    10.214    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70_n_0
    RAMB36_X8Y11         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.523    38.525    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/clkb
    RAMB36_X8Y11         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017    38.542    
                         clock uncertainty           -0.079    38.464    
    RAMB36_X8Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    38.136    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.136    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                 27.921    

Slack (MET) :             27.938ns  (required time - arrival time)
  Source:                 encoder/horiz_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.306ns  (logic 0.565ns (6.802%)  route 7.741ns (93.198%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 38.522 - 37.000 ) 
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.887     1.889    encoder/CLK
    SLICE_X176Y31        FDCE                                         r  encoder/horiz_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y31        FDCE (Prop_fdce_C_Q)         0.259     2.148 r  encoder/horiz_count_reg[6]/Q
                         net (fo=9, routed)           0.612     2.760    encoder/horiz_count[6]
    SLICE_X176Y31        LUT6 (Prop_lut6_I1_O)        0.043     2.803 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.164     2.967    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X176Y31        LUT5 (Prop_lut5_I2_O)        0.045     3.012 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.502     3.514    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X179Y31        LUT6 (Prop_lut6_I0_O)        0.132     3.646 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=271, routed)         5.656     9.302    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/enb
    SLICE_X140Y57        LUT6 (Prop_lut6_I1_O)        0.043     9.345 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_9__77/O
                         net (fo=1, routed)           0.367     9.712    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_9__77_n_0
    SLICE_X140Y57        LUT6 (Prop_lut6_I2_O)        0.043     9.755 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69/O
                         net (fo=1, routed)           0.440    10.195    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69_n_0
    RAMB36_X8Y12         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.520    38.522    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/clkb
    RAMB36_X8Y12         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017    38.539    
                         clock uncertainty           -0.079    38.461    
    RAMB36_X8Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    38.133    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.133    
                         arrival time                         -10.195    
  -------------------------------------------------------------------
                         slack                                 27.938    

Slack (MET) :             28.004ns  (required time - arrival time)
  Source:                 encoder/horiz_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.236ns  (logic 0.565ns (6.860%)  route 7.671ns (93.140%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 38.519 - 37.000 ) 
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.887     1.889    encoder/CLK
    SLICE_X176Y31        FDCE                                         r  encoder/horiz_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y31        FDCE (Prop_fdce_C_Q)         0.259     2.148 r  encoder/horiz_count_reg[6]/Q
                         net (fo=9, routed)           0.612     2.760    encoder/horiz_count[6]
    SLICE_X176Y31        LUT6 (Prop_lut6_I1_O)        0.043     2.803 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.164     2.967    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X176Y31        LUT5 (Prop_lut5_I2_O)        0.045     3.012 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.502     3.514    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X179Y31        LUT6 (Prop_lut6_I0_O)        0.132     3.646 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=271, routed)         5.583     9.229    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/enb
    SLICE_X134Y58        LUT6 (Prop_lut6_I1_O)        0.043     9.272 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_9__63/O
                         net (fo=1, routed)           0.363     9.634    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_9__63_n_0
    SLICE_X134Y58        LUT6 (Prop_lut6_I2_O)        0.043     9.677 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__55/O
                         net (fo=1, routed)           0.448    10.125    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__55_n_0
    RAMB36_X8Y13         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.517    38.519    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/clkb
    RAMB36_X8Y13         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017    38.536    
                         clock uncertainty           -0.079    38.458    
    RAMB36_X8Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    38.130    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.130    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                 28.004    

Slack (MET) :             28.099ns  (required time - arrival time)
  Source:                 encoder/horiz_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.240ns  (logic 0.479ns (5.813%)  route 7.761ns (94.187%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 38.532 - 37.000 ) 
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.887     1.889    encoder/CLK
    SLICE_X176Y31        FDCE                                         r  encoder/horiz_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y31        FDCE (Prop_fdce_C_Q)         0.259     2.148 r  encoder/horiz_count_reg[6]/Q
                         net (fo=9, routed)           0.612     2.760    encoder/horiz_count[6]
    SLICE_X176Y31        LUT6 (Prop_lut6_I1_O)        0.043     2.803 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.164     2.967    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X176Y31        LUT5 (Prop_lut5_I2_O)        0.045     3.012 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.502     3.514    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X179Y31        LUT6 (Prop_lut6_I0_O)        0.132     3.646 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=271, routed)         6.483    10.129    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/enb
    RAMB36_X9Y12         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.530    38.532    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/clkb
    RAMB36_X9Y12         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017    38.549    
                         clock uncertainty           -0.079    38.471    
    RAMB36_X9Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    38.228    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.228    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                 28.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 encoder/horiz_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            encoder/horiz_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.874%)  route 0.105ns (45.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns
    Source Clock Delay      (SCD):    0.792ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.790     0.792    encoder/CLK
    SLICE_X177Y32        FDCE                                         r  encoder/horiz_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y32        FDCE (Prop_fdce_C_Q)         0.100     0.892 r  encoder/horiz_count_reg[0]/Q
                         net (fo=9, routed)           0.105     0.997    encoder/horiz_count[0]
    SLICE_X176Y32        LUT6 (Prop_lut6_I1_O)        0.028     1.025 r  encoder/horiz_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.025    encoder/horiz_count[4]_i_1_n_0
    SLICE_X176Y32        FDCE                                         r  encoder/horiz_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.050     1.052    encoder/CLK
    SLICE_X176Y32        FDCE                                         r  encoder/horiz_count_reg[4]/C
                         clock pessimism             -0.249     0.803    
    SLICE_X176Y32        FDCE (Hold_fdce_C_D)         0.087     0.890    encoder/horiz_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 encoder/horiz_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            encoder/horiz_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.304%)  route 0.117ns (47.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.051ns
    Source Clock Delay      (SCD):    0.791ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.789     0.791    encoder/CLK
    SLICE_X177Y31        FDCE                                         r  encoder/horiz_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y31        FDCE (Prop_fdce_C_Q)         0.100     0.891 r  encoder/horiz_count_reg[5]/Q
                         net (fo=11, routed)          0.117     1.008    encoder/horiz_count[5]
    SLICE_X176Y31        LUT6 (Prop_lut6_I4_O)        0.028     1.036 r  encoder/horiz_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.036    encoder/horiz_count[6]_i_1_n_0
    SLICE_X176Y31        FDCE                                         r  encoder/horiz_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.049     1.051    encoder/CLK
    SLICE_X176Y31        FDCE                                         r  encoder/horiz_count_reg[6]/C
                         clock pessimism             -0.249     0.802    
    SLICE_X176Y31        FDCE (Hold_fdce_C_D)         0.087     0.889    encoder/horiz_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 encoder/addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.118ns (27.652%)  route 0.309ns (72.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.110ns
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.785     0.787    encoder/CLK
    SLICE_X176Y27        FDCE                                         r  encoder/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y27        FDCE (Prop_fdce_C_Q)         0.118     0.905 r  encoder/addr_reg[10]/Q
                         net (fo=87, routed)          0.309     1.214    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/addrb[10]
    RAMB36_X11Y6         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.108     1.110    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clkb
    RAMB36_X11Y6         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.228     0.882    
    RAMB36_X11Y6         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.065    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 encoder/vert_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            encoder/vert_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.155ns (55.803%)  route 0.123ns (44.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.820ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.818     0.820    encoder/CLK
    SLICE_X179Y32        FDCE                                         r  encoder/vert_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y32        FDCE (Prop_fdce_C_Q)         0.091     0.911 r  encoder/vert_count_reg[7]/Q
                         net (fo=6, routed)           0.123     1.034    encoder/vert_count[7]
    SLICE_X180Y32        LUT6 (Prop_lut6_I4_O)        0.064     1.098 r  encoder/vert_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.098    encoder/vert_count[8]_i_1_n_0
    SLICE_X180Y32        FDCE                                         r  encoder/vert_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.080     1.082    encoder/CLK
    SLICE_X180Y32        FDCE                                         r  encoder/vert_count_reg[8]/C
                         clock pessimism             -0.228     0.854    
    SLICE_X180Y32        FDCE (Hold_fdce_C_D)         0.087     0.941    encoder/vert_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 encoder/addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            encoder/addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.541%)  route 0.141ns (52.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.047ns
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.785     0.787    encoder/CLK
    SLICE_X175Y27        FDCE                                         r  encoder/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y27        FDCE (Prop_fdce_C_Q)         0.100     0.887 r  encoder/addr_reg[0]/Q
                         net (fo=105, routed)         0.141     1.028    encoder/Q[0]
    SLICE_X176Y27        LUT6 (Prop_lut6_I3_O)        0.028     1.056 r  encoder/addr[10]_i_1/O
                         net (fo=1, routed)           0.000     1.056    encoder/p_1_in[10]
    SLICE_X176Y27        FDCE                                         r  encoder/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.045     1.047    encoder/CLK
    SLICE_X176Y27        FDCE                                         r  encoder/addr_reg[10]/C
                         clock pessimism             -0.248     0.799    
    SLICE_X176Y27        FDCE (Hold_fdce_C_D)         0.087     0.886    encoder/addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 encoder/addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            encoder/addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.365%)  route 0.142ns (52.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.047ns
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.785     0.787    encoder/CLK
    SLICE_X175Y27        FDCE                                         r  encoder/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y27        FDCE (Prop_fdce_C_Q)         0.100     0.887 r  encoder/addr_reg[0]/Q
                         net (fo=105, routed)         0.142     1.029    encoder/Q[0]
    SLICE_X176Y27        LUT6 (Prop_lut6_I3_O)        0.028     1.057 r  encoder/addr[9]_i_1/O
                         net (fo=1, routed)           0.000     1.057    encoder/p_1_in[9]
    SLICE_X176Y27        FDCE                                         r  encoder/addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.045     1.047    encoder/CLK
    SLICE_X176Y27        FDCE                                         r  encoder/addr_reg[9]/C
                         clock pessimism             -0.248     0.799    
    SLICE_X176Y27        FDCE (Hold_fdce_C_D)         0.087     0.886    encoder/addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.390%)  route 0.107ns (47.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns
    Source Clock Delay      (SCD):    0.780ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.778     0.780    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X168Y35        FDRE                                         r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y35        FDRE (Prop_fdre_C_Q)         0.118     0.898 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.107     1.005    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X169Y35        FDRE                                         r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.038     1.040    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X169Y35        FDRE                                         r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.249     0.791    
    SLICE_X169Y35        FDRE (Hold_fdre_C_D)         0.040     0.831    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.390%)  route 0.107ns (47.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns
    Source Clock Delay      (SCD):    0.780ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.778     0.780    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X168Y35        FDRE                                         r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y35        FDRE (Prop_fdre_C_Q)         0.118     0.898 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.107     1.005    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]
    SLICE_X169Y35        FDRE                                         r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.038     1.040    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X169Y35        FDRE                                         r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.249     0.791    
    SLICE_X169Y35        FDRE (Hold_fdre_C_D)         0.038     0.829    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns
    Source Clock Delay      (SCD):    0.780ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.778     0.780    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X168Y35        FDRE                                         r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y35        FDRE (Prop_fdre_C_Q)         0.118     0.898 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.096     0.994    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[4]
    SLICE_X168Y35        FDRE                                         r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.038     1.040    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X168Y35        FDRE                                         r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.260     0.780    
    SLICE_X168Y35        FDRE (Hold_fdre_C_D)         0.037     0.817    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 encoder/vert_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            encoder/vert_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.862%)  route 0.171ns (57.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns
    Source Clock Delay      (SCD):    0.820ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.818     0.820    encoder/CLK
    SLICE_X179Y32        FDCE                                         r  encoder/vert_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y32        FDCE (Prop_fdce_C_Q)         0.100     0.920 r  encoder/vert_count_reg[4]/Q
                         net (fo=10, routed)          0.171     1.091    encoder/vert_count[4]
    SLICE_X180Y31        LUT6 (Prop_lut6_I0_O)        0.028     1.119 r  encoder/vert_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.119    encoder/vert_count[5]_i_1_n_0
    SLICE_X180Y31        FDCE                                         r  encoder/vert_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.079     1.081    encoder/CLK
    SLICE_X180Y31        FDCE                                         r  encoder/vert_count_reg[5]/C
                         clock pessimism             -0.228     0.853    
    SLICE_X180Y31        FDCE (Hold_fdce_C_D)         0.087     0.940    encoder/vert_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 18.500 }
Period(ns):         37.000
Sources:            { ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         37.000      35.161     RAMB36_X12Y10    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         37.000      35.161     RAMB36_X12Y10    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         37.000      35.161     RAMB36_X12Y11    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         37.000      35.161     RAMB36_X12Y11    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         37.000      35.161     RAMB36_X13Y9     v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         37.000      35.161     RAMB36_X13Y9     v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         37.000      35.161     RAMB36_X13Y10    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         37.000      35.161     RAMB36_X13Y10    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         37.000      35.161     RAMB36_X13Y11    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         37.000      35.161     RAMB36_X13Y11    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       37.000      176.360    MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.400         18.500      18.100     SLICE_X177Y32    encoder/horiz_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         18.500      18.100     SLICE_X177Y32    encoder/horiz_count_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         18.500      18.100     SLICE_X178Y32    encoder/vert_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         18.500      18.100     SLICE_X179Y32    encoder/vert_count_reg[7]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         18.500      18.100     SLICE_X178Y32    encoder/vert_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         18.500      18.100     SLICE_X179Y32    encoder/vert_count_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         18.500      18.100     SLICE_X177Y32    encoder/horiz_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         18.500      18.100     SLICE_X177Y32    encoder/horiz_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X176Y28    encoder/addr_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X176Y28    encoder/addr_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X175Y27    encoder/addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X176Y27    encoder/addr_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X176Y27    encoder/addr_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X176Y27    encoder/addr_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X176Y28    encoder/addr_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X176Y28    encoder/addr_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X176Y28    encoder/addr_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X176Y28    encoder/addr_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X175Y26    encoder/addr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X175Y26    encoder/addr_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock_clk_wiz_0_0
  To Clock:  clk_out2_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      198.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             198.490ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.302ns (26.865%)  route 0.822ns (73.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 201.578 - 200.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.715     1.717    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.259     1.976 f  counter_reg[3]/Q
                         net (fo=4, routed)           0.503     2.479    counter[3]
    SLICE_X46Y62         LUT5 (Prop_lut5_I4_O)        0.043     2.522 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.319     2.841    counter[4]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.576   201.578    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.139   201.717    
                         clock uncertainty           -0.105   201.612    
    SLICE_X46Y62         FDRE (Setup_fdre_C_R)       -0.281   201.331    counter_reg[0]
  -------------------------------------------------------------------
                         required time                        201.331    
                         arrival time                          -2.841    
  -------------------------------------------------------------------
                         slack                                198.490    

Slack (MET) :             198.490ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.302ns (26.865%)  route 0.822ns (73.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 201.578 - 200.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.715     1.717    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.259     1.976 f  counter_reg[3]/Q
                         net (fo=4, routed)           0.503     2.479    counter[3]
    SLICE_X46Y62         LUT5 (Prop_lut5_I4_O)        0.043     2.522 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.319     2.841    counter[4]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.576   201.578    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.139   201.717    
                         clock uncertainty           -0.105   201.612    
    SLICE_X46Y62         FDRE (Setup_fdre_C_R)       -0.281   201.331    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        201.331    
                         arrival time                          -2.841    
  -------------------------------------------------------------------
                         slack                                198.490    

Slack (MET) :             198.490ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.302ns (26.865%)  route 0.822ns (73.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 201.578 - 200.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.715     1.717    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.259     1.976 f  counter_reg[3]/Q
                         net (fo=4, routed)           0.503     2.479    counter[3]
    SLICE_X46Y62         LUT5 (Prop_lut5_I4_O)        0.043     2.522 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.319     2.841    counter[4]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.576   201.578    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.139   201.717    
                         clock uncertainty           -0.105   201.612    
    SLICE_X46Y62         FDRE (Setup_fdre_C_R)       -0.281   201.331    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        201.331    
                         arrival time                          -2.841    
  -------------------------------------------------------------------
                         slack                                198.490    

Slack (MET) :             198.490ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.302ns (26.865%)  route 0.822ns (73.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 201.578 - 200.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.715     1.717    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.259     1.976 f  counter_reg[3]/Q
                         net (fo=4, routed)           0.503     2.479    counter[3]
    SLICE_X46Y62         LUT5 (Prop_lut5_I4_O)        0.043     2.522 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.319     2.841    counter[4]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.576   201.578    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.139   201.717    
                         clock uncertainty           -0.105   201.612    
    SLICE_X46Y62         FDRE (Setup_fdre_C_R)       -0.281   201.331    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        201.331    
                         arrival time                          -2.841    
  -------------------------------------------------------------------
                         slack                                198.490    

Slack (MET) :             198.490ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.302ns (26.865%)  route 0.822ns (73.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 201.578 - 200.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.715     1.717    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.259     1.976 f  counter_reg[3]/Q
                         net (fo=4, routed)           0.503     2.479    counter[3]
    SLICE_X46Y62         LUT5 (Prop_lut5_I4_O)        0.043     2.522 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.319     2.841    counter[4]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.576   201.578    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.139   201.717    
                         clock uncertainty           -0.105   201.612    
    SLICE_X46Y62         FDRE (Setup_fdre_C_R)       -0.281   201.331    counter_reg[4]
  -------------------------------------------------------------------
                         required time                        201.331    
                         arrival time                          -2.841    
  -------------------------------------------------------------------
                         slack                                198.490    

Slack (MET) :             198.794ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_reduced_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.402ns (36.058%)  route 0.713ns (63.942%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 201.578 - 200.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.715     1.717    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.236     1.953 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.481     2.434    counter[2]
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.123     2.557 r  clk_reduced_i_2/O
                         net (fo=1, routed)           0.232     2.789    bus/counter_reg[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.043     2.832 r  bus/clk_reduced_i_1/O
                         net (fo=1, routed)           0.000     2.832    bus_n_3
    SLICE_X47Y62         FDRE                                         r  clk_reduced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.576   201.578    clk
    SLICE_X47Y62         FDRE                                         r  clk_reduced_reg/C
                         clock pessimism              0.118   201.696    
                         clock uncertainty           -0.105   201.591    
    SLICE_X47Y62         FDRE (Setup_fdre_C_D)        0.034   201.625    clk_reduced_reg
  -------------------------------------------------------------------
                         required time                        201.626    
                         arrival time                          -2.832    
  -------------------------------------------------------------------
                         slack                                198.794    

Slack (MET) :             199.130ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.363ns (42.653%)  route 0.488ns (57.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 201.578 - 200.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.715     1.717    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.236     1.953 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.488     2.441    counter[2]
    SLICE_X46Y62         LUT3 (Prop_lut3_I2_O)        0.127     2.568 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.568    counter[2]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.576   201.578    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.139   201.717    
                         clock uncertainty           -0.105   201.612    
    SLICE_X46Y62         FDRE (Setup_fdre_C_D)        0.086   201.698    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        201.699    
                         arrival time                          -2.568    
  -------------------------------------------------------------------
                         slack                                199.130    

Slack (MET) :             199.143ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.302ns (36.983%)  route 0.515ns (63.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 201.578 - 200.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.715     1.717    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.259     1.976 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.515     2.491    counter[0]
    SLICE_X46Y62         LUT2 (Prop_lut2_I0_O)        0.043     2.534 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.534    counter[1]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.576   201.578    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.139   201.717    
                         clock uncertainty           -0.105   201.612    
    SLICE_X46Y62         FDRE (Setup_fdre_C_D)        0.064   201.676    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        201.676    
                         arrival time                          -2.534    
  -------------------------------------------------------------------
                         slack                                199.143    

Slack (MET) :             199.148ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.302ns (37.165%)  route 0.511ns (62.835%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 201.578 - 200.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.715     1.717    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.259     1.976 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.511     2.487    counter[0]
    SLICE_X46Y62         LUT4 (Prop_lut4_I1_O)        0.043     2.530 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.530    counter[3]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.576   201.578    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.139   201.717    
                         clock uncertainty           -0.105   201.612    
    SLICE_X46Y62         FDRE (Setup_fdre_C_D)        0.065   201.677    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        201.677    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                199.148    

Slack (MET) :             199.161ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.310ns (37.778%)  route 0.511ns (62.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 201.578 - 200.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.715     1.717    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.259     1.976 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.511     2.487    counter[0]
    SLICE_X46Y62         LUT5 (Prop_lut5_I1_O)        0.051     2.538 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.000     2.538    counter[4]_i_2_n_0
    SLICE_X46Y62         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.576   201.578    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.139   201.717    
                         clock uncertainty           -0.105   201.612    
    SLICE_X46Y62         FDRE (Setup_fdre_C_D)        0.086   201.698    counter_reg[4]
  -------------------------------------------------------------------
                         required time                        201.699    
                         arrival time                          -2.538    
  -------------------------------------------------------------------
                         slack                                199.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.145ns (46.745%)  route 0.165ns (53.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.740ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.738     0.740    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.118     0.858 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.165     1.023    counter[1]
    SLICE_X46Y62         LUT3 (Prop_lut3_I1_O)        0.027     1.050 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.050    counter[2]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.979     0.981    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.241     0.740    
    SLICE_X46Y62         FDRE (Hold_fdre_C_D)         0.096     0.836    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.255%)  route 0.165ns (52.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.740ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.738     0.740    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.118     0.858 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.165     1.023    counter[1]
    SLICE_X46Y62         LUT5 (Prop_lut5_I2_O)        0.030     1.053 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.053    counter[4]_i_2_n_0
    SLICE_X46Y62         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.979     0.981    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.241     0.740    
    SLICE_X46Y62         FDRE (Hold_fdre_C_D)         0.096     0.836    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.146ns (46.916%)  route 0.165ns (53.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.740ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.738     0.740    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.118     0.858 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.165     1.023    counter[1]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.028     1.051 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.051    counter[1]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.979     0.981    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.241     0.740    
    SLICE_X46Y62         FDRE (Hold_fdre_C_D)         0.087     0.827    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.146ns (46.916%)  route 0.165ns (53.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.740ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.738     0.740    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.118     0.858 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.165     1.023    counter[1]
    SLICE_X46Y62         LUT4 (Prop_lut4_I0_O)        0.028     1.051 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.051    counter[3]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.979     0.981    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.241     0.740    
    SLICE_X46Y62         FDRE (Hold_fdre_C_D)         0.087     0.827    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.146ns (40.279%)  route 0.216ns (59.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.740ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.738     0.740    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.118     0.858 f  counter_reg[0]/Q
                         net (fo=7, routed)           0.216     1.074    counter[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.028     1.102 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.102    counter[0]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.979     0.981    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.241     0.740    
    SLICE_X46Y62         FDRE (Hold_fdre_C_D)         0.087     0.827    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_reduced_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.174ns (47.368%)  route 0.193ns (52.631%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.740ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.738     0.740    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.118     0.858 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.080     0.938    counter[0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.028     0.966 r  clk_reduced_i_2/O
                         net (fo=1, routed)           0.113     1.079    bus/counter_reg[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.028     1.107 r  bus/clk_reduced_i_1/O
                         net (fo=1, routed)           0.000     1.107    bus_n_3
    SLICE_X47Y62         FDRE                                         r  clk_reduced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.979     0.981    clk
    SLICE_X47Y62         FDRE                                         r  clk_reduced_reg/C
                         clock pessimism             -0.230     0.751    
    SLICE_X47Y62         FDRE (Hold_fdre_C_D)         0.060     0.811    clk_reduced_reg
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.173ns (39.528%)  route 0.265ns (60.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.740ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.738     0.740    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.107     0.847 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.122     0.969    counter[4]
    SLICE_X46Y62         LUT5 (Prop_lut5_I2_O)        0.066     1.035 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.143     1.178    counter[4]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.979     0.981    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.241     0.740    
    SLICE_X46Y62         FDRE (Hold_fdre_C_R)         0.006     0.746    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.173ns (39.528%)  route 0.265ns (60.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.740ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.738     0.740    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.107     0.847 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.122     0.969    counter[4]
    SLICE_X46Y62         LUT5 (Prop_lut5_I2_O)        0.066     1.035 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.143     1.178    counter[4]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.979     0.981    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.241     0.740    
    SLICE_X46Y62         FDRE (Hold_fdre_C_R)         0.006     0.746    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.173ns (39.528%)  route 0.265ns (60.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.740ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.738     0.740    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.107     0.847 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.122     0.969    counter[4]
    SLICE_X46Y62         LUT5 (Prop_lut5_I2_O)        0.066     1.035 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.143     1.178    counter[4]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.979     0.981    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.241     0.740    
    SLICE_X46Y62         FDRE (Hold_fdre_C_R)         0.006     0.746    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.173ns (39.528%)  route 0.265ns (60.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.740ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.738     0.740    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.107     0.847 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.122     0.969    counter[4]
    SLICE_X46Y62         LUT5 (Prop_lut5_I2_O)        0.066     1.035 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.143     1.178    counter[4]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.979     0.981    clk
    SLICE_X46Y62         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.241     0.740    
    SLICE_X46Y62         FDRE (Hold_fdre_C_R)         0.006     0.746    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.432    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         200.000     198.592    BUFGCTRL_X0Y2    ck/clock_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         200.000     198.929    MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.750         200.000     199.250    SLICE_X46Y62     counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         200.000     199.250    SLICE_X46Y62     counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.700         200.000     199.300    SLICE_X47Y62     clk_reduced_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         200.000     199.300    SLICE_X46Y62     counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         200.000     199.300    SLICE_X46Y62     counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         200.000     199.300    SLICE_X46Y62     counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         100.000     99.600     SLICE_X46Y62     counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         100.000     99.600     SLICE_X46Y62     counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         100.000     99.600     SLICE_X46Y62     counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         100.000     99.600     SLICE_X46Y62     counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X47Y62     clk_reduced_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y62     counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y62     counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y62     counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X47Y62     clk_reduced_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y62     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X47Y62     clk_reduced_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X47Y62     clk_reduced_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y62     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y62     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y62     counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y62     counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y62     counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y62     counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y62     counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y62     counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_clk_wiz_0_0
  To Clock:  clkfbout_clock_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.592      BUFGCTRL_X0Y3    ck/clock_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



