<stg><name>savepartitions0</name>


<trans_list>

<trans id="612" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="17" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="24" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="26" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="27" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="43" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="50" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2824" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="52" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2824" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="53" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="69" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="76" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2855" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="78" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2855" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="79" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="95" to="103">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="95" to="96">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="102" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="104" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="105" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([2112 x i512]* %destbuffer0_V)

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([2112 x i512]* %destbuffer1_V)

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([2112 x i512]* %destbuffer2_V)

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([2112 x i512]* %destbuffer3_V)

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:4  %kvdrambaseaddress_re = call i25 @_ssdm_op_Read.ap_auto.i25(i25 %kvdrambaseaddress)

]]></Node>
<StgValue><ssdm name="kvdrambaseaddress_re"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:5  %kvdram_V_offset_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %kvdram_V_offset)

]]></Node>
<StgValue><ssdm name="kvdram_V_offset_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i512* %kvdram_V, [6 x i8]* @p_str47, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str48, [6 x i8]* @p_str49, [1 x i8]* @p_str, i32 16, i32 16, i32 64, i32 64, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="30" op_0_bw="25">
<![CDATA[
:7  %zext_ln2786 = zext i25 %kvdrambaseaddress_re to i30

]]></Node>
<StgValue><ssdm name="zext_ln2786"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="30" op_0_bw="26">
<![CDATA[
:8  %zext_ln2766 = zext i26 %kvdram_V_offset_read to i30

]]></Node>
<StgValue><ssdm name="zext_ln2766"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name="br_ln2766"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i12 [ 0, %0 ], [ %add_ln2766, %BurstBB1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:11  %icmp_ln2766 = icmp eq i12 %indvar_flatten, -1984

]]></Node>
<StgValue><ssdm name="icmp_ln2766"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:12  %add_ln2766 = add i12 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln2766"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="16" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:34  %empty = urem i12 %indvar_flatten, 66

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
BurstBB1:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="121" st_id="3" stage="15" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:34  %empty = urem i12 %indvar_flatten, 66

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="16" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_end:3  %empty_24 = urem i12 %add_ln2766, 66

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="123" st_id="4" stage="14" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:34  %empty = urem i12 %indvar_flatten, 66

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="15" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_end:3  %empty_24 = urem i12 %add_ln2766, 66

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="125" st_id="5" stage="13" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:34  %empty = urem i12 %indvar_flatten, 66

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="14" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_end:3  %empty_24 = urem i12 %add_ln2766, 66

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="127" st_id="6" stage="12" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:34  %empty = urem i12 %indvar_flatten, 66

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="13" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_end:3  %empty_24 = urem i12 %add_ln2766, 66

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="129" st_id="7" stage="11" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:34  %empty = urem i12 %indvar_flatten, 66

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="12" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_end:3  %empty_24 = urem i12 %add_ln2766, 66

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="131" st_id="8" stage="10" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:34  %empty = urem i12 %indvar_flatten, 66

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="11" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_end:3  %empty_24 = urem i12 %add_ln2766, 66

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="133" st_id="9" stage="9" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:34  %empty = urem i12 %indvar_flatten, 66

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="10" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_end:3  %empty_24 = urem i12 %add_ln2766, 66

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="135" st_id="10" stage="8" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:34  %empty = urem i12 %indvar_flatten, 66

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="9" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_end:3  %empty_24 = urem i12 %add_ln2766, 66

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="137" st_id="11" stage="7" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:34  %empty = urem i12 %indvar_flatten, 66

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="8" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_end:3  %empty_24 = urem i12 %add_ln2766, 66

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="139" st_id="12" stage="6" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:34  %empty = urem i12 %indvar_flatten, 66

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="7" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_end:3  %empty_24 = urem i12 %add_ln2766, 66

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="141" st_id="13" stage="5" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:34  %empty = urem i12 %indvar_flatten, 66

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="6" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_end:3  %empty_24 = urem i12 %add_ln2766, 66

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="143" st_id="14" stage="4" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:34  %empty = urem i12 %indvar_flatten, 66

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="5" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_end:3  %empty_24 = urem i12 %add_ln2766, 66

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="145" st_id="15" stage="3" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:34  %empty = urem i12 %indvar_flatten, 66

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="4" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_end:3  %empty_24 = urem i12 %add_ln2766, 66

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="147" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1  %p_0 = phi i6 [ 0, %0 ], [ %select_ln2766, %BurstBB1 ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:2  %i_0 = phi i7 [ 0, %0 ], [ %i, %BurstBB1 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="6">
<![CDATA[
:3  %zext_ln2767 = zext i6 %p_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln2767"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kvdeststats_tmp_key_s = getelementptr [32 x i32]* %kvdeststats_tmp_key, i64 0, i64 %zext_ln2767

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_key_s"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="5">
<![CDATA[
:5  %kvdeststats_tmp_key_1 = load i32* %kvdeststats_tmp_key_s, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_key_1"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %kvdeststats_tmp_valu_1 = getelementptr [32 x i32]* %kvdeststats_tmp_valu, i64 0, i64 %zext_ln2767

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_1"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="5">
<![CDATA[
:7  %kvdeststats_tmp_valu_2 = load i32* %kvdeststats_tmp_valu_1, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_2"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %capsule0_key_addr = getelementptr [32 x i32]* %capsule0_key, i64 0, i64 %zext_ln2767

]]></Node>
<StgValue><ssdm name="capsule0_key_addr"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="5">
<![CDATA[
:10  %capsule0_key_load = load i32* %capsule0_key_addr, align 4

]]></Node>
<StgValue><ssdm name="capsule0_key_load"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:2  %icmp_ln2783 = icmp eq i7 %i_0, -62

]]></Node>
<StgValue><ssdm name="icmp_ln2783"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:3  %select_ln2767 = select i1 %icmp_ln2783, i7 0, i7 %i_0

]]></Node>
<StgValue><ssdm name="select_ln2767"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:4  %add_ln2766_1 = add i6 %p_0, 1

]]></Node>
<StgValue><ssdm name="add_ln2766_1"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="6">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:5  %zext_ln2767_1 = zext i6 %add_ln2766_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln2767_1"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:6  %kvdeststats_tmp_key_2 = getelementptr [32 x i32]* %kvdeststats_tmp_key, i64 0, i64 %zext_ln2767_1

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_key_2"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="5">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:7  %kvdeststats_tmp_key_3 = load i32* %kvdeststats_tmp_key_2, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_key_3"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:8  %kvdeststats_tmp_valu_3 = getelementptr [32 x i32]* %kvdeststats_tmp_valu, i64 0, i64 %zext_ln2767_1

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_3"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:9  %kvdeststats_tmp_valu_4 = load i32* %kvdeststats_tmp_valu_3, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_4"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:15  %capsule0_key_addr_1 = getelementptr [32 x i32]* %capsule0_key, i64 0, i64 %zext_ln2767_1

]]></Node>
<StgValue><ssdm name="capsule0_key_addr_1"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="5">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:16  %capsule0_key_load_1 = load i32* %capsule0_key_addr_1, align 4

]]></Node>
<StgValue><ssdm name="capsule0_key_load_1"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:22  %select_ln2766 = select i1 %icmp_ln2783, i6 %add_ln2766_1, i6 %p_0

]]></Node>
<StgValue><ssdm name="select_ln2766"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="2" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:34  %empty = urem i12 %indvar_flatten, 66

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_end:2  %i = add i7 %select_ln2767, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="3" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_end:3  %empty_24 = urem i12 %add_ln2766, 66

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="170" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="5">
<![CDATA[
:5  %kvdeststats_tmp_key_1 = load i32* %kvdeststats_tmp_key_s, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_key_1"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="5">
<![CDATA[
:7  %kvdeststats_tmp_valu_2 = load i32* %kvdeststats_tmp_valu_1, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_2"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2783" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln2767 = add i32 %kvdeststats_tmp_valu_2, %kvdeststats_tmp_key_1

]]></Node>
<StgValue><ssdm name="add_ln2767"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="5">
<![CDATA[
:10  %capsule0_key_load = load i32* %capsule0_key_addr, align 4

]]></Node>
<StgValue><ssdm name="capsule0_key_load"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %icmp_ln2766, label %.preheader16.preheader, label %SAVEPARTITIONS0_MAINLOOP1B_begin

]]></Node>
<StgValue><ssdm name="br_ln2766"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="5">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:7  %kvdeststats_tmp_key_3 = load i32* %kvdeststats_tmp_key_2, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_key_3"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:9  %kvdeststats_tmp_valu_4 = load i32* %kvdeststats_tmp_valu_3, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_4"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
<literal name="icmp_ln2783" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:10  %add_ln2767_1 = add i32 %kvdeststats_tmp_key_3, %kvdeststats_tmp_valu_4

]]></Node>
<StgValue><ssdm name="add_ln2767_1"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
<literal name="icmp_ln2783" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:11  %tmp = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln2767_1, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
<literal name="icmp_ln2783" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:12  %tmp_2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln2767, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:13  %select_ln2767_1 = select i1 %icmp_ln2783, i29 %tmp, i29 %tmp_2

]]></Node>
<StgValue><ssdm name="select_ln2767_1"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="30" op_0_bw="29">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:14  %zext_ln2767_2 = zext i29 %select_ln2767_1 to i30

]]></Node>
<StgValue><ssdm name="zext_ln2767_2"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="5">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:16  %capsule0_key_load_1 = load i32* %capsule0_key_addr_1, align 4

]]></Node>
<StgValue><ssdm name="capsule0_key_load_1"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
<literal name="icmp_ln2783" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:17  %tmp_3 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %capsule0_key_load_1, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
<literal name="icmp_ln2783" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:18  %tmp_4 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %capsule0_key_load, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:19  %select_ln2767_2 = select i1 %icmp_ln2783, i29 %tmp_3, i29 %tmp_4

]]></Node>
<StgValue><ssdm name="select_ln2767_2"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="30" op_0_bw="29">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:20  %zext_ln2767_3 = zext i29 %select_ln2767_2 to i30

]]></Node>
<StgValue><ssdm name="zext_ln2767_3"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:21  %add_ln2767_2 = add i30 %zext_ln2767_2, %zext_ln2786

]]></Node>
<StgValue><ssdm name="add_ln2767_2"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="30" op_0_bw="7">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:23  %zext_ln2783 = zext i7 %select_ln2767 to i30

]]></Node>
<StgValue><ssdm name="zext_ln2783"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:27  %add_ln2786 = add i30 %zext_ln2767_3, %zext_ln2783

]]></Node>
<StgValue><ssdm name="add_ln2786"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="30">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:28  %zext_ln2786_1 = zext i30 %add_ln2786 to i64

]]></Node>
<StgValue><ssdm name="zext_ln2786_1"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:29  %destbuffer0_V_addr = getelementptr [2112 x i512]* %destbuffer0_V, i64 0, i64 %zext_ln2786_1

]]></Node>
<StgValue><ssdm name="destbuffer0_V_addr"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="512" op_0_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:30  %destbuffer0_V_load = load i512* %destbuffer0_V_addr, align 64

]]></Node>
<StgValue><ssdm name="destbuffer0_V_load"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:31  %add_ln321 = add i30 %zext_ln2766, %add_ln2767_2

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:34  %empty = urem i12 %indvar_flatten, 66

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:35  %empty_22 = icmp eq i12 %empty, 0

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:36  br i1 %empty_22, label %ReqBB, label %SAVEPARTITIONS0_MAINLOOP1B_end

]]></Node>
<StgValue><ssdm name="br_ln2766"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="2" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_end:3  %empty_24 = urem i12 %add_ln2766, 66

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="198" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:0  call void (...)* @_ssdm_op_SpecLoopName([54 x i8]* @SAVEPARTITIONS0_MAIN)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2112, i64 2112, i64 2112)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:24  call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str27) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln2783"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:25  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:26  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln2785"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="512" op_0_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:30  %destbuffer0_V_load = load i512* %destbuffer0_V_addr, align 64

]]></Node>
<StgValue><ssdm name="destbuffer0_V_load"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="30">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:32  %zext_ln321 = zext i30 %add_ln321 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_begin:33  %kvdram_V_addr = getelementptr i512* %kvdram_V, i64 %zext_ln321

]]></Node>
<StgValue><ssdm name="kvdram_V_addr"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %kvdram_V_addr_1_wr_r = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %kvdram_V_addr, i32 66)

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_1_wr_r"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
ReqBB:1  br label %SAVEPARTITIONS0_MAINLOOP1B_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_end:3  %empty_24 = urem i12 %add_ln2766, 66

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_end:4  %empty_25 = icmp eq i12 %empty_24, 0

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_end:5  br i1 %empty_25, label %RespBB, label %BurstBB1

]]></Node>
<StgValue><ssdm name="br_ln2766"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="211" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="1">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_end:0  call void @_ssdm_op_Write.m_axi.i512P(i512* %kvdram_V_addr, i512 %destbuffer0_V_load, i64 -1)

]]></Node>
<StgValue><ssdm name="write_ln2786"/></StgValue>
</operation>

<operation id="212" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
SAVEPARTITIONS0_MAINLOOP1B_end:1  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str27, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="213" st_id="20" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB:0  %kvdram_V_addr_1_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %kvdram_V_addr)

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_1_wr_r_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="214" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB:0  %kvdram_V_addr_1_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %kvdram_V_addr)

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_1_wr_r_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="215" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB:0  %kvdram_V_addr_1_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %kvdram_V_addr)

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_1_wr_r_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="216" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB:0  %kvdram_V_addr_1_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %kvdram_V_addr)

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_1_wr_r_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="217" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB:0  %kvdram_V_addr_1_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %kvdram_V_addr)

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_1_wr_r_1"/></StgValue>
</operation>

<operation id="218" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
RespBB:1  br label %BurstBB1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="219" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
.preheader16.preheader:0  br label %.preheader16

]]></Node>
<StgValue><ssdm name="br_ln2793"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="220" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader16:0  %p1_0 = phi i6 [ %p, %2 ], [ 0, %.preheader16.preheader ]

]]></Node>
<StgValue><ssdm name="p1_0"/></StgValue>
</operation>

<operation id="221" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader16:1  %icmp_ln2793 = icmp eq i6 %p1_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln2793"/></StgValue>
</operation>

<operation id="222" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader16:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="223" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader16:3  %p = add i6 %p1_0, 1

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="224" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16:4  br i1 %icmp_ln2793, label %.preheader15.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln2793"/></StgValue>
</operation>

<operation id="225" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="6">
<![CDATA[
:1  %zext_ln2793 = zext i6 %p1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln2793"/></StgValue>
</operation>

<operation id="226" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %capsule0_value_addr = getelementptr [32 x i32]* %capsule0_value, i64 0, i64 %zext_ln2793

]]></Node>
<StgValue><ssdm name="capsule0_value_addr"/></StgValue>
</operation>

<operation id="227" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="5">
<![CDATA[
:3  %capsule0_value_load = load i32* %capsule0_value_addr, align 4

]]></Node>
<StgValue><ssdm name="capsule0_value_load"/></StgValue>
</operation>

<operation id="228" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %kvdeststats_tmp_valu_5 = getelementptr [32 x i32]* %kvdeststats_tmp_valu, i64 0, i64 %zext_ln2793

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_5"/></StgValue>
</operation>

<operation id="229" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="5">
<![CDATA[
:8  %kvdeststats_tmp_valu_6 = load i32* %kvdeststats_tmp_valu_5, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_6"/></StgValue>
</operation>

<operation id="230" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader.preheader:0  br label %.preheader15.preheader

]]></Node>
<StgValue><ssdm name="br_ln2798"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="231" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str28) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln2793"/></StgValue>
</operation>

<operation id="232" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="5">
<![CDATA[
:3  %capsule0_value_load = load i32* %capsule0_value_addr, align 4

]]></Node>
<StgValue><ssdm name="capsule0_value_load"/></StgValue>
</operation>

<operation id="233" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln264 = add i32 %capsule0_value_load, 7

]]></Node>
<StgValue><ssdm name="add_ln264"/></StgValue>
</operation>

<operation id="234" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_5 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln264, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="235" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
:6  %and_ln = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_5, i3 0)

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="236" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="5">
<![CDATA[
:8  %kvdeststats_tmp_valu_6 = load i32* %kvdeststats_tmp_valu_5, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_6"/></StgValue>
</operation>

<operation id="237" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln2793 = add i32 %and_ln, %kvdeststats_tmp_valu_6

]]></Node>
<StgValue><ssdm name="add_ln2793"/></StgValue>
</operation>

<operation id="238" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:10  store i32 %add_ln2793, i32* %kvdeststats_tmp_valu_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln2793"/></StgValue>
</operation>

<operation id="239" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader16

]]></Node>
<StgValue><ssdm name="br_ln2793"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="240" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader15.preheader:0  %indvar_flatten19 = phi i12 [ %add_ln2797, %BurstBB5 ], [ 0, %.preheader15.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten19"/></StgValue>
</operation>

<operation id="241" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader15.preheader:11  %icmp_ln2797 = icmp eq i12 %indvar_flatten19, -1984

]]></Node>
<StgValue><ssdm name="icmp_ln2797"/></StgValue>
</operation>

<operation id="242" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader15.preheader:12  %add_ln2797 = add i12 %indvar_flatten19, 1

]]></Node>
<StgValue><ssdm name="add_ln2797"/></StgValue>
</operation>

<operation id="243" st_id="28" stage="16" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:34  %empty_26 = urem i12 %indvar_flatten19, 66

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="244" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
BurstBB5:0  br label %.preheader15.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="245" st_id="29" stage="15" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:34  %empty_26 = urem i12 %indvar_flatten19, 66

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="246" st_id="29" stage="16" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_end:3  %empty_29 = urem i12 %add_ln2797, 66

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="247" st_id="30" stage="14" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:34  %empty_26 = urem i12 %indvar_flatten19, 66

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="248" st_id="30" stage="15" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_end:3  %empty_29 = urem i12 %add_ln2797, 66

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="249" st_id="31" stage="13" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:34  %empty_26 = urem i12 %indvar_flatten19, 66

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="250" st_id="31" stage="14" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_end:3  %empty_29 = urem i12 %add_ln2797, 66

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="251" st_id="32" stage="12" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:34  %empty_26 = urem i12 %indvar_flatten19, 66

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="252" st_id="32" stage="13" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_end:3  %empty_29 = urem i12 %add_ln2797, 66

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="253" st_id="33" stage="11" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:34  %empty_26 = urem i12 %indvar_flatten19, 66

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="254" st_id="33" stage="12" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_end:3  %empty_29 = urem i12 %add_ln2797, 66

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="255" st_id="34" stage="10" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:34  %empty_26 = urem i12 %indvar_flatten19, 66

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="256" st_id="34" stage="11" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_end:3  %empty_29 = urem i12 %add_ln2797, 66

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="257" st_id="35" stage="9" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:34  %empty_26 = urem i12 %indvar_flatten19, 66

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="258" st_id="35" stage="10" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_end:3  %empty_29 = urem i12 %add_ln2797, 66

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="259" st_id="36" stage="8" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:34  %empty_26 = urem i12 %indvar_flatten19, 66

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="260" st_id="36" stage="9" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_end:3  %empty_29 = urem i12 %add_ln2797, 66

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="261" st_id="37" stage="7" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:34  %empty_26 = urem i12 %indvar_flatten19, 66

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="262" st_id="37" stage="8" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_end:3  %empty_29 = urem i12 %add_ln2797, 66

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="263" st_id="38" stage="6" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:34  %empty_26 = urem i12 %indvar_flatten19, 66

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="264" st_id="38" stage="7" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_end:3  %empty_29 = urem i12 %add_ln2797, 66

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="265" st_id="39" stage="5" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:34  %empty_26 = urem i12 %indvar_flatten19, 66

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="266" st_id="39" stage="6" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_end:3  %empty_29 = urem i12 %add_ln2797, 66

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="267" st_id="40" stage="4" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:34  %empty_26 = urem i12 %indvar_flatten19, 66

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="268" st_id="40" stage="5" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_end:3  %empty_29 = urem i12 %add_ln2797, 66

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="269" st_id="41" stage="3" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:34  %empty_26 = urem i12 %indvar_flatten19, 66

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="270" st_id="41" stage="4" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_end:3  %empty_29 = urem i12 %add_ln2797, 66

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="271" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader15.preheader:1  %p2_0 = phi i6 [ %select_ln2797, %BurstBB5 ], [ 0, %.preheader15.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p2_0"/></StgValue>
</operation>

<operation id="272" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader15.preheader:2  %i6_0 = phi i7 [ %i_1, %BurstBB5 ], [ 0, %.preheader15.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i6_0"/></StgValue>
</operation>

<operation id="273" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="6">
<![CDATA[
.preheader15.preheader:3  %zext_ln2798 = zext i6 %p2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln2798"/></StgValue>
</operation>

<operation id="274" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader:4  %kvdeststats_tmp_key_4 = getelementptr [32 x i32]* %kvdeststats_tmp_key, i64 0, i64 %zext_ln2798

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_key_4"/></StgValue>
</operation>

<operation id="275" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="5">
<![CDATA[
.preheader15.preheader:5  %kvdeststats_tmp_key_5 = load i32* %kvdeststats_tmp_key_4, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_key_5"/></StgValue>
</operation>

<operation id="276" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader:6  %kvdeststats_tmp_valu_7 = getelementptr [32 x i32]* %kvdeststats_tmp_valu, i64 0, i64 %zext_ln2798

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_7"/></StgValue>
</operation>

<operation id="277" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="5">
<![CDATA[
.preheader15.preheader:7  %kvdeststats_tmp_valu_8 = load i32* %kvdeststats_tmp_valu_7, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_8"/></StgValue>
</operation>

<operation id="278" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader:9  %capsule1_key_addr = getelementptr [32 x i32]* %capsule1_key, i64 0, i64 %zext_ln2798

]]></Node>
<StgValue><ssdm name="capsule1_key_addr"/></StgValue>
</operation>

<operation id="279" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="5">
<![CDATA[
.preheader15.preheader:10  %capsule1_key_load = load i32* %capsule1_key_addr, align 4

]]></Node>
<StgValue><ssdm name="capsule1_key_load"/></StgValue>
</operation>

<operation id="280" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:2  %icmp_ln2814 = icmp eq i7 %i6_0, -62

]]></Node>
<StgValue><ssdm name="icmp_ln2814"/></StgValue>
</operation>

<operation id="281" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:3  %select_ln2798 = select i1 %icmp_ln2814, i7 0, i7 %i6_0

]]></Node>
<StgValue><ssdm name="select_ln2798"/></StgValue>
</operation>

<operation id="282" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:4  %add_ln2797_1 = add i6 %p2_0, 1

]]></Node>
<StgValue><ssdm name="add_ln2797_1"/></StgValue>
</operation>

<operation id="283" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="6">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:5  %zext_ln2798_1 = zext i6 %add_ln2797_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln2798_1"/></StgValue>
</operation>

<operation id="284" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:6  %kvdeststats_tmp_key_6 = getelementptr [32 x i32]* %kvdeststats_tmp_key, i64 0, i64 %zext_ln2798_1

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_key_6"/></StgValue>
</operation>

<operation id="285" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="5">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:7  %kvdeststats_tmp_key_7 = load i32* %kvdeststats_tmp_key_6, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_key_7"/></StgValue>
</operation>

<operation id="286" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:8  %kvdeststats_tmp_valu_9 = getelementptr [32 x i32]* %kvdeststats_tmp_valu, i64 0, i64 %zext_ln2798_1

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_9"/></StgValue>
</operation>

<operation id="287" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="5">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:9  %kvdeststats_tmp_valu_10 = load i32* %kvdeststats_tmp_valu_9, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_10"/></StgValue>
</operation>

<operation id="288" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:15  %capsule1_key_addr_1 = getelementptr [32 x i32]* %capsule1_key, i64 0, i64 %zext_ln2798_1

]]></Node>
<StgValue><ssdm name="capsule1_key_addr_1"/></StgValue>
</operation>

<operation id="289" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="5">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:16  %capsule1_key_load_1 = load i32* %capsule1_key_addr_1, align 4

]]></Node>
<StgValue><ssdm name="capsule1_key_load_1"/></StgValue>
</operation>

<operation id="290" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:22  %select_ln2797 = select i1 %icmp_ln2814, i6 %add_ln2797_1, i6 %p2_0

]]></Node>
<StgValue><ssdm name="select_ln2797"/></StgValue>
</operation>

<operation id="291" st_id="42" stage="2" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:34  %empty_26 = urem i12 %indvar_flatten19, 66

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="292" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_end:2  %i_1 = add i7 %select_ln2798, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="293" st_id="42" stage="3" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_end:3  %empty_29 = urem i12 %add_ln2797, 66

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="294" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="5">
<![CDATA[
.preheader15.preheader:5  %kvdeststats_tmp_key_5 = load i32* %kvdeststats_tmp_key_4, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_key_5"/></StgValue>
</operation>

<operation id="295" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="5">
<![CDATA[
.preheader15.preheader:7  %kvdeststats_tmp_valu_8 = load i32* %kvdeststats_tmp_valu_7, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_8"/></StgValue>
</operation>

<operation id="296" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2814" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader15.preheader:8  %add_ln2798 = add i32 %kvdeststats_tmp_valu_8, %kvdeststats_tmp_key_5

]]></Node>
<StgValue><ssdm name="add_ln2798"/></StgValue>
</operation>

<operation id="297" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="5">
<![CDATA[
.preheader15.preheader:10  %capsule1_key_load = load i32* %capsule1_key_addr, align 4

]]></Node>
<StgValue><ssdm name="capsule1_key_load"/></StgValue>
</operation>

<operation id="298" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15.preheader:13  br i1 %icmp_ln2797, label %.preheader14.preheader, label %SAVEPARTITIONS1_MAINLOOP1B_begin

]]></Node>
<StgValue><ssdm name="br_ln2797"/></StgValue>
</operation>

<operation id="299" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="5">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:7  %kvdeststats_tmp_key_7 = load i32* %kvdeststats_tmp_key_6, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_key_7"/></StgValue>
</operation>

<operation id="300" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="5">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:9  %kvdeststats_tmp_valu_10 = load i32* %kvdeststats_tmp_valu_9, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_10"/></StgValue>
</operation>

<operation id="301" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
<literal name="icmp_ln2814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:10  %add_ln2798_1 = add i32 %kvdeststats_tmp_key_7, %kvdeststats_tmp_valu_10

]]></Node>
<StgValue><ssdm name="add_ln2798_1"/></StgValue>
</operation>

<operation id="302" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
<literal name="icmp_ln2814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:11  %tmp_7 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln2798_1, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="303" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
<literal name="icmp_ln2814" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:12  %tmp_9 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln2798, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="304" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:13  %select_ln2798_1 = select i1 %icmp_ln2814, i29 %tmp_7, i29 %tmp_9

]]></Node>
<StgValue><ssdm name="select_ln2798_1"/></StgValue>
</operation>

<operation id="305" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="30" op_0_bw="29">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:14  %zext_ln2798_2 = zext i29 %select_ln2798_1 to i30

]]></Node>
<StgValue><ssdm name="zext_ln2798_2"/></StgValue>
</operation>

<operation id="306" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="5">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:16  %capsule1_key_load_1 = load i32* %capsule1_key_addr_1, align 4

]]></Node>
<StgValue><ssdm name="capsule1_key_load_1"/></StgValue>
</operation>

<operation id="307" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
<literal name="icmp_ln2814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:17  %tmp_10 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %capsule1_key_load_1, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="308" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
<literal name="icmp_ln2814" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:18  %tmp_11 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %capsule1_key_load, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="309" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:19  %select_ln2798_2 = select i1 %icmp_ln2814, i29 %tmp_10, i29 %tmp_11

]]></Node>
<StgValue><ssdm name="select_ln2798_2"/></StgValue>
</operation>

<operation id="310" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="30" op_0_bw="29">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:20  %zext_ln2798_3 = zext i29 %select_ln2798_2 to i30

]]></Node>
<StgValue><ssdm name="zext_ln2798_3"/></StgValue>
</operation>

<operation id="311" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:21  %add_ln2798_2 = add i30 %zext_ln2798_2, %zext_ln2786

]]></Node>
<StgValue><ssdm name="add_ln2798_2"/></StgValue>
</operation>

<operation id="312" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="30" op_0_bw="7">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:23  %zext_ln2814 = zext i7 %select_ln2798 to i30

]]></Node>
<StgValue><ssdm name="zext_ln2814"/></StgValue>
</operation>

<operation id="313" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:27  %add_ln2817 = add i30 %zext_ln2798_3, %zext_ln2814

]]></Node>
<StgValue><ssdm name="add_ln2817"/></StgValue>
</operation>

<operation id="314" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="30">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:28  %zext_ln2817 = zext i30 %add_ln2817 to i64

]]></Node>
<StgValue><ssdm name="zext_ln2817"/></StgValue>
</operation>

<operation id="315" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:29  %destbuffer1_V_addr = getelementptr [2112 x i512]* %destbuffer1_V, i64 0, i64 %zext_ln2817

]]></Node>
<StgValue><ssdm name="destbuffer1_V_addr"/></StgValue>
</operation>

<operation id="316" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="512" op_0_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:30  %destbuffer1_V_load = load i512* %destbuffer1_V_addr, align 64

]]></Node>
<StgValue><ssdm name="destbuffer1_V_load"/></StgValue>
</operation>

<operation id="317" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:31  %add_ln321_1 = add i30 %zext_ln2766, %add_ln2798_2

]]></Node>
<StgValue><ssdm name="add_ln321_1"/></StgValue>
</operation>

<operation id="318" st_id="43" stage="1" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:34  %empty_26 = urem i12 %indvar_flatten19, 66

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="319" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:35  %empty_27 = icmp eq i12 %empty_26, 0

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="320" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:36  br i1 %empty_27, label %ReqBB4, label %SAVEPARTITIONS1_MAINLOOP1B_end

]]></Node>
<StgValue><ssdm name="br_ln2797"/></StgValue>
</operation>

<operation id="321" st_id="43" stage="2" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_end:3  %empty_29 = urem i12 %add_ln2797, 66

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="322" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:0  call void (...)* @_ssdm_op_SpecLoopName([54 x i8]* @SAVEPARTITIONS1_MAIN)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="323" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2112, i64 2112, i64 2112)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="324" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:24  call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str30) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln2814"/></StgValue>
</operation>

<operation id="325" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:25  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str30)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="326" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:26  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln2816"/></StgValue>
</operation>

<operation id="327" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="512" op_0_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:30  %destbuffer1_V_load = load i512* %destbuffer1_V_addr, align 64

]]></Node>
<StgValue><ssdm name="destbuffer1_V_load"/></StgValue>
</operation>

<operation id="328" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="30">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:32  %zext_ln321_1 = zext i30 %add_ln321_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_1"/></StgValue>
</operation>

<operation id="329" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_begin:33  %kvdram_V_addr_1 = getelementptr i512* %kvdram_V, i64 %zext_ln321_1

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_1"/></StgValue>
</operation>

<operation id="330" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB4:0  %kvdram_V_addr_3_wr_r = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %kvdram_V_addr_1, i32 66)

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_3_wr_r"/></StgValue>
</operation>

<operation id="331" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
ReqBB4:1  br label %SAVEPARTITIONS1_MAINLOOP1B_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="332" st_id="44" stage="1" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_end:3  %empty_29 = urem i12 %add_ln2797, 66

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="333" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_end:4  %empty_30 = icmp eq i12 %empty_29, 0

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="334" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_end:5  br i1 %empty_30, label %RespBB7, label %BurstBB5

]]></Node>
<StgValue><ssdm name="br_ln2797"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="335" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="1">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_end:0  call void @_ssdm_op_Write.m_axi.i512P(i512* %kvdram_V_addr_1, i512 %destbuffer1_V_load, i64 -1)

]]></Node>
<StgValue><ssdm name="write_ln2817"/></StgValue>
</operation>

<operation id="336" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
SAVEPARTITIONS1_MAINLOOP1B_end:1  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str30, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="337" st_id="46" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB7:0  %kvdram_V_addr_3_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %kvdram_V_addr_1)

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_3_wr_r_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="338" st_id="47" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB7:0  %kvdram_V_addr_3_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %kvdram_V_addr_1)

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_3_wr_r_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="339" st_id="48" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB7:0  %kvdram_V_addr_3_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %kvdram_V_addr_1)

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_3_wr_r_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="340" st_id="49" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB7:0  %kvdram_V_addr_3_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %kvdram_V_addr_1)

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_3_wr_r_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="341" st_id="50" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB7:0  %kvdram_V_addr_3_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %kvdram_V_addr_1)

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_3_wr_r_1"/></StgValue>
</operation>

<operation id="342" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
RespBB7:1  br label %BurstBB5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="343" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:0  br label %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln2824"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="344" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader14:0  %p7_0 = phi i6 [ %p_1, %3 ], [ 0, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="p7_0"/></StgValue>
</operation>

<operation id="345" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader14:1  %icmp_ln2824 = icmp eq i6 %p7_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln2824"/></StgValue>
</operation>

<operation id="346" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="347" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader14:3  %p_1 = add i6 %p7_0, 1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="348" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:4  br i1 %icmp_ln2824, label %.preheader13.preheader.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln2824"/></StgValue>
</operation>

<operation id="349" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="6">
<![CDATA[
:1  %zext_ln2824 = zext i6 %p7_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln2824"/></StgValue>
</operation>

<operation id="350" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %capsule1_value_addr = getelementptr [32 x i32]* %capsule1_value, i64 0, i64 %zext_ln2824

]]></Node>
<StgValue><ssdm name="capsule1_value_addr"/></StgValue>
</operation>

<operation id="351" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="5">
<![CDATA[
:3  %capsule1_value_load = load i32* %capsule1_value_addr, align 4

]]></Node>
<StgValue><ssdm name="capsule1_value_load"/></StgValue>
</operation>

<operation id="352" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %kvdeststats_tmp_valu_11 = getelementptr [32 x i32]* %kvdeststats_tmp_valu, i64 0, i64 %zext_ln2824

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_11"/></StgValue>
</operation>

<operation id="353" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="5">
<![CDATA[
:8  %kvdeststats_tmp_valu_12 = load i32* %kvdeststats_tmp_valu_11, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_12"/></StgValue>
</operation>

<operation id="354" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2824" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader.preheader:0  br label %.preheader13.preheader

]]></Node>
<StgValue><ssdm name="br_ln2829"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="355" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str31) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln2824"/></StgValue>
</operation>

<operation id="356" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="5">
<![CDATA[
:3  %capsule1_value_load = load i32* %capsule1_value_addr, align 4

]]></Node>
<StgValue><ssdm name="capsule1_value_load"/></StgValue>
</operation>

<operation id="357" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln264_1 = add i32 %capsule1_value_load, 7

]]></Node>
<StgValue><ssdm name="add_ln264_1"/></StgValue>
</operation>

<operation id="358" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_12 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln264_1, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="359" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
:6  %and_ln265_1 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_12, i3 0)

]]></Node>
<StgValue><ssdm name="and_ln265_1"/></StgValue>
</operation>

<operation id="360" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="5">
<![CDATA[
:8  %kvdeststats_tmp_valu_12 = load i32* %kvdeststats_tmp_valu_11, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_12"/></StgValue>
</operation>

<operation id="361" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln2824 = add i32 %and_ln265_1, %kvdeststats_tmp_valu_12

]]></Node>
<StgValue><ssdm name="add_ln2824"/></StgValue>
</operation>

<operation id="362" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:10  store i32 %add_ln2824, i32* %kvdeststats_tmp_valu_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln2824"/></StgValue>
</operation>

<operation id="363" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln2824"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="364" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader13.preheader:0  %indvar_flatten35 = phi i12 [ %add_ln2828, %BurstBB11 ], [ 0, %.preheader13.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten35"/></StgValue>
</operation>

<operation id="365" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader13.preheader:11  %icmp_ln2828 = icmp eq i12 %indvar_flatten35, -1984

]]></Node>
<StgValue><ssdm name="icmp_ln2828"/></StgValue>
</operation>

<operation id="366" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader13.preheader:12  %add_ln2828 = add i12 %indvar_flatten35, 1

]]></Node>
<StgValue><ssdm name="add_ln2828"/></StgValue>
</operation>

<operation id="367" st_id="54" stage="16" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:34  %empty_31 = urem i12 %indvar_flatten35, 66

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="368" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
BurstBB11:0  br label %.preheader13.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="369" st_id="55" stage="15" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:34  %empty_31 = urem i12 %indvar_flatten35, 66

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="370" st_id="55" stage="16" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_end:3  %empty_34 = urem i12 %add_ln2828, 66

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="371" st_id="56" stage="14" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:34  %empty_31 = urem i12 %indvar_flatten35, 66

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="372" st_id="56" stage="15" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_end:3  %empty_34 = urem i12 %add_ln2828, 66

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="373" st_id="57" stage="13" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:34  %empty_31 = urem i12 %indvar_flatten35, 66

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="374" st_id="57" stage="14" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_end:3  %empty_34 = urem i12 %add_ln2828, 66

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="375" st_id="58" stage="12" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:34  %empty_31 = urem i12 %indvar_flatten35, 66

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="376" st_id="58" stage="13" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_end:3  %empty_34 = urem i12 %add_ln2828, 66

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="377" st_id="59" stage="11" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:34  %empty_31 = urem i12 %indvar_flatten35, 66

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="378" st_id="59" stage="12" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_end:3  %empty_34 = urem i12 %add_ln2828, 66

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="379" st_id="60" stage="10" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:34  %empty_31 = urem i12 %indvar_flatten35, 66

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="380" st_id="60" stage="11" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_end:3  %empty_34 = urem i12 %add_ln2828, 66

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="381" st_id="61" stage="9" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:34  %empty_31 = urem i12 %indvar_flatten35, 66

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="382" st_id="61" stage="10" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_end:3  %empty_34 = urem i12 %add_ln2828, 66

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="383" st_id="62" stage="8" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:34  %empty_31 = urem i12 %indvar_flatten35, 66

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="384" st_id="62" stage="9" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_end:3  %empty_34 = urem i12 %add_ln2828, 66

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="385" st_id="63" stage="7" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:34  %empty_31 = urem i12 %indvar_flatten35, 66

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="386" st_id="63" stage="8" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_end:3  %empty_34 = urem i12 %add_ln2828, 66

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="387" st_id="64" stage="6" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:34  %empty_31 = urem i12 %indvar_flatten35, 66

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="388" st_id="64" stage="7" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_end:3  %empty_34 = urem i12 %add_ln2828, 66

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="389" st_id="65" stage="5" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:34  %empty_31 = urem i12 %indvar_flatten35, 66

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="390" st_id="65" stage="6" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_end:3  %empty_34 = urem i12 %add_ln2828, 66

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="391" st_id="66" stage="4" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:34  %empty_31 = urem i12 %indvar_flatten35, 66

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="392" st_id="66" stage="5" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_end:3  %empty_34 = urem i12 %add_ln2828, 66

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="393" st_id="67" stage="3" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:34  %empty_31 = urem i12 %indvar_flatten35, 66

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="394" st_id="67" stage="4" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_end:3  %empty_34 = urem i12 %add_ln2828, 66

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="395" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader13.preheader:1  %p8_0 = phi i6 [ %select_ln2828, %BurstBB11 ], [ 0, %.preheader13.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p8_0"/></StgValue>
</operation>

<operation id="396" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader13.preheader:2  %i12_0 = phi i7 [ %i_2, %BurstBB11 ], [ 0, %.preheader13.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i12_0"/></StgValue>
</operation>

<operation id="397" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="6">
<![CDATA[
.preheader13.preheader:3  %zext_ln2829 = zext i6 %p8_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln2829"/></StgValue>
</operation>

<operation id="398" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.preheader:4  %kvdeststats_tmp_key_8 = getelementptr [32 x i32]* %kvdeststats_tmp_key, i64 0, i64 %zext_ln2829

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_key_8"/></StgValue>
</operation>

<operation id="399" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="5">
<![CDATA[
.preheader13.preheader:5  %kvdeststats_tmp_key_9 = load i32* %kvdeststats_tmp_key_8, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_key_9"/></StgValue>
</operation>

<operation id="400" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.preheader:6  %kvdeststats_tmp_valu_13 = getelementptr [32 x i32]* %kvdeststats_tmp_valu, i64 0, i64 %zext_ln2829

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_13"/></StgValue>
</operation>

<operation id="401" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="5">
<![CDATA[
.preheader13.preheader:7  %kvdeststats_tmp_valu_14 = load i32* %kvdeststats_tmp_valu_13, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_14"/></StgValue>
</operation>

<operation id="402" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.preheader:9  %capsule2_key_addr = getelementptr [32 x i32]* %capsule2_key, i64 0, i64 %zext_ln2829

]]></Node>
<StgValue><ssdm name="capsule2_key_addr"/></StgValue>
</operation>

<operation id="403" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="5">
<![CDATA[
.preheader13.preheader:10  %capsule2_key_load = load i32* %capsule2_key_addr, align 4

]]></Node>
<StgValue><ssdm name="capsule2_key_load"/></StgValue>
</operation>

<operation id="404" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:2  %icmp_ln2845 = icmp eq i7 %i12_0, -62

]]></Node>
<StgValue><ssdm name="icmp_ln2845"/></StgValue>
</operation>

<operation id="405" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:3  %select_ln2829 = select i1 %icmp_ln2845, i7 0, i7 %i12_0

]]></Node>
<StgValue><ssdm name="select_ln2829"/></StgValue>
</operation>

<operation id="406" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:4  %add_ln2828_1 = add i6 %p8_0, 1

]]></Node>
<StgValue><ssdm name="add_ln2828_1"/></StgValue>
</operation>

<operation id="407" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="6">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:5  %zext_ln2829_1 = zext i6 %add_ln2828_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln2829_1"/></StgValue>
</operation>

<operation id="408" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:6  %kvdeststats_tmp_key_10 = getelementptr [32 x i32]* %kvdeststats_tmp_key, i64 0, i64 %zext_ln2829_1

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_key_10"/></StgValue>
</operation>

<operation id="409" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="5">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:7  %kvdeststats_tmp_key_11 = load i32* %kvdeststats_tmp_key_10, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_key_11"/></StgValue>
</operation>

<operation id="410" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:8  %kvdeststats_tmp_valu_15 = getelementptr [32 x i32]* %kvdeststats_tmp_valu, i64 0, i64 %zext_ln2829_1

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_15"/></StgValue>
</operation>

<operation id="411" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="5">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:9  %kvdeststats_tmp_valu_16 = load i32* %kvdeststats_tmp_valu_15, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_16"/></StgValue>
</operation>

<operation id="412" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:15  %capsule2_key_addr_1 = getelementptr [32 x i32]* %capsule2_key, i64 0, i64 %zext_ln2829_1

]]></Node>
<StgValue><ssdm name="capsule2_key_addr_1"/></StgValue>
</operation>

<operation id="413" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="5">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:16  %capsule2_key_load_1 = load i32* %capsule2_key_addr_1, align 4

]]></Node>
<StgValue><ssdm name="capsule2_key_load_1"/></StgValue>
</operation>

<operation id="414" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:22  %select_ln2828 = select i1 %icmp_ln2845, i6 %add_ln2828_1, i6 %p8_0

]]></Node>
<StgValue><ssdm name="select_ln2828"/></StgValue>
</operation>

<operation id="415" st_id="68" stage="2" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:34  %empty_31 = urem i12 %indvar_flatten35, 66

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="416" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_end:2  %i_2 = add i7 %select_ln2829, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="417" st_id="68" stage="3" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_end:3  %empty_34 = urem i12 %add_ln2828, 66

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="418" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="5">
<![CDATA[
.preheader13.preheader:5  %kvdeststats_tmp_key_9 = load i32* %kvdeststats_tmp_key_8, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_key_9"/></StgValue>
</operation>

<operation id="419" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="5">
<![CDATA[
.preheader13.preheader:7  %kvdeststats_tmp_valu_14 = load i32* %kvdeststats_tmp_valu_13, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_14"/></StgValue>
</operation>

<operation id="420" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13.preheader:8  %add_ln2829 = add i32 %kvdeststats_tmp_valu_14, %kvdeststats_tmp_key_9

]]></Node>
<StgValue><ssdm name="add_ln2829"/></StgValue>
</operation>

<operation id="421" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="5">
<![CDATA[
.preheader13.preheader:10  %capsule2_key_load = load i32* %capsule2_key_addr, align 4

]]></Node>
<StgValue><ssdm name="capsule2_key_load"/></StgValue>
</operation>

<operation id="422" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13.preheader:13  br i1 %icmp_ln2828, label %.preheader12.preheader, label %SAVEPARTITIONS2_MAINLOOP1B_begin

]]></Node>
<StgValue><ssdm name="br_ln2828"/></StgValue>
</operation>

<operation id="423" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="5">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:7  %kvdeststats_tmp_key_11 = load i32* %kvdeststats_tmp_key_10, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_key_11"/></StgValue>
</operation>

<operation id="424" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="5">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:9  %kvdeststats_tmp_valu_16 = load i32* %kvdeststats_tmp_valu_15, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_16"/></StgValue>
</operation>

<operation id="425" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
<literal name="icmp_ln2845" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:10  %add_ln2829_1 = add i32 %kvdeststats_tmp_key_11, %kvdeststats_tmp_valu_16

]]></Node>
<StgValue><ssdm name="add_ln2829_1"/></StgValue>
</operation>

<operation id="426" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
<literal name="icmp_ln2845" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:11  %tmp_13 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln2829_1, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="427" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
<literal name="icmp_ln2845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:12  %tmp_14 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln2829, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="428" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:13  %select_ln2829_1 = select i1 %icmp_ln2845, i29 %tmp_13, i29 %tmp_14

]]></Node>
<StgValue><ssdm name="select_ln2829_1"/></StgValue>
</operation>

<operation id="429" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="30" op_0_bw="29">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:14  %zext_ln2829_2 = zext i29 %select_ln2829_1 to i30

]]></Node>
<StgValue><ssdm name="zext_ln2829_2"/></StgValue>
</operation>

<operation id="430" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="5">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:16  %capsule2_key_load_1 = load i32* %capsule2_key_addr_1, align 4

]]></Node>
<StgValue><ssdm name="capsule2_key_load_1"/></StgValue>
</operation>

<operation id="431" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
<literal name="icmp_ln2845" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:17  %tmp_15 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %capsule2_key_load_1, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="432" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
<literal name="icmp_ln2845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:18  %tmp_16 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %capsule2_key_load, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="433" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:19  %select_ln2829_2 = select i1 %icmp_ln2845, i29 %tmp_15, i29 %tmp_16

]]></Node>
<StgValue><ssdm name="select_ln2829_2"/></StgValue>
</operation>

<operation id="434" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="30" op_0_bw="29">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:20  %zext_ln2829_3 = zext i29 %select_ln2829_2 to i30

]]></Node>
<StgValue><ssdm name="zext_ln2829_3"/></StgValue>
</operation>

<operation id="435" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:21  %add_ln2829_2 = add i30 %zext_ln2829_2, %zext_ln2786

]]></Node>
<StgValue><ssdm name="add_ln2829_2"/></StgValue>
</operation>

<operation id="436" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="30" op_0_bw="7">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:23  %zext_ln2845 = zext i7 %select_ln2829 to i30

]]></Node>
<StgValue><ssdm name="zext_ln2845"/></StgValue>
</operation>

<operation id="437" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:27  %add_ln2848 = add i30 %zext_ln2829_3, %zext_ln2845

]]></Node>
<StgValue><ssdm name="add_ln2848"/></StgValue>
</operation>

<operation id="438" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="30">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:28  %zext_ln2848 = zext i30 %add_ln2848 to i64

]]></Node>
<StgValue><ssdm name="zext_ln2848"/></StgValue>
</operation>

<operation id="439" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:29  %destbuffer2_V_addr = getelementptr [2112 x i512]* %destbuffer2_V, i64 0, i64 %zext_ln2848

]]></Node>
<StgValue><ssdm name="destbuffer2_V_addr"/></StgValue>
</operation>

<operation id="440" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="512" op_0_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:30  %destbuffer2_V_load = load i512* %destbuffer2_V_addr, align 64

]]></Node>
<StgValue><ssdm name="destbuffer2_V_load"/></StgValue>
</operation>

<operation id="441" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:31  %add_ln321_2 = add i30 %zext_ln2766, %add_ln2829_2

]]></Node>
<StgValue><ssdm name="add_ln321_2"/></StgValue>
</operation>

<operation id="442" st_id="69" stage="1" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:34  %empty_31 = urem i12 %indvar_flatten35, 66

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="443" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:35  %empty_32 = icmp eq i12 %empty_31, 0

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="444" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:36  br i1 %empty_32, label %ReqBB10, label %SAVEPARTITIONS2_MAINLOOP1B_end

]]></Node>
<StgValue><ssdm name="br_ln2828"/></StgValue>
</operation>

<operation id="445" st_id="69" stage="2" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_end:3  %empty_34 = urem i12 %add_ln2828, 66

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="446" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:0  call void (...)* @_ssdm_op_SpecLoopName([54 x i8]* @SAVEPARTITIONS2_MAIN)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="447" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2112, i64 2112, i64 2112)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="448" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:24  call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str33) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln2845"/></StgValue>
</operation>

<operation id="449" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:25  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str33)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="450" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:26  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln2847"/></StgValue>
</operation>

<operation id="451" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="512" op_0_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:30  %destbuffer2_V_load = load i512* %destbuffer2_V_addr, align 64

]]></Node>
<StgValue><ssdm name="destbuffer2_V_load"/></StgValue>
</operation>

<operation id="452" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="30">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:32  %zext_ln321_2 = zext i30 %add_ln321_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_2"/></StgValue>
</operation>

<operation id="453" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_begin:33  %kvdram_V_addr_2 = getelementptr i512* %kvdram_V, i64 %zext_ln321_2

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_2"/></StgValue>
</operation>

<operation id="454" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB10:0  %kvdram_V_addr_5_wr_r = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %kvdram_V_addr_2, i32 66)

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_5_wr_r"/></StgValue>
</operation>

<operation id="455" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
ReqBB10:1  br label %SAVEPARTITIONS2_MAINLOOP1B_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="456" st_id="70" stage="1" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_end:3  %empty_34 = urem i12 %add_ln2828, 66

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="457" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_end:4  %empty_35 = icmp eq i12 %empty_34, 0

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="458" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_end:5  br i1 %empty_35, label %RespBB13, label %BurstBB11

]]></Node>
<StgValue><ssdm name="br_ln2828"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="459" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="1">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_end:0  call void @_ssdm_op_Write.m_axi.i512P(i512* %kvdram_V_addr_2, i512 %destbuffer2_V_load, i64 -1)

]]></Node>
<StgValue><ssdm name="write_ln2848"/></StgValue>
</operation>

<operation id="460" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
SAVEPARTITIONS2_MAINLOOP1B_end:1  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str33, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="461" st_id="72" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB13:0  %kvdram_V_addr_5_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %kvdram_V_addr_2)

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_5_wr_r_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="462" st_id="73" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB13:0  %kvdram_V_addr_5_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %kvdram_V_addr_2)

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_5_wr_r_1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="463" st_id="74" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB13:0  %kvdram_V_addr_5_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %kvdram_V_addr_2)

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_5_wr_r_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="464" st_id="75" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB13:0  %kvdram_V_addr_5_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %kvdram_V_addr_2)

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_5_wr_r_1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="465" st_id="76" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB13:0  %kvdram_V_addr_5_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %kvdram_V_addr_2)

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_5_wr_r_1"/></StgValue>
</operation>

<operation id="466" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
RespBB13:1  br label %BurstBB11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="467" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:0  br label %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln2855"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="468" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader12:0  %p13_0 = phi i6 [ %p_2, %4 ], [ 0, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="p13_0"/></StgValue>
</operation>

<operation id="469" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader12:1  %icmp_ln2855 = icmp eq i6 %p13_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln2855"/></StgValue>
</operation>

<operation id="470" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="471" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader12:3  %p_2 = add i6 %p13_0, 1

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="472" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:4  br i1 %icmp_ln2855, label %.preheader11.preheader.preheader, label %4

]]></Node>
<StgValue><ssdm name="br_ln2855"/></StgValue>
</operation>

<operation id="473" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2855" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="6">
<![CDATA[
:1  %zext_ln2855 = zext i6 %p13_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln2855"/></StgValue>
</operation>

<operation id="474" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2855" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %capsule2_value_addr = getelementptr [32 x i32]* %capsule2_value, i64 0, i64 %zext_ln2855

]]></Node>
<StgValue><ssdm name="capsule2_value_addr"/></StgValue>
</operation>

<operation id="475" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2855" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="5">
<![CDATA[
:3  %capsule2_value_load = load i32* %capsule2_value_addr, align 4

]]></Node>
<StgValue><ssdm name="capsule2_value_load"/></StgValue>
</operation>

<operation id="476" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2855" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %kvdeststats_tmp_valu_17 = getelementptr [32 x i32]* %kvdeststats_tmp_valu, i64 0, i64 %zext_ln2855

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_17"/></StgValue>
</operation>

<operation id="477" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2855" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="5">
<![CDATA[
:8  %kvdeststats_tmp_valu_18 = load i32* %kvdeststats_tmp_valu_17, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_18"/></StgValue>
</operation>

<operation id="478" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2855" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader.preheader:0  br label %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="br_ln2860"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="479" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str34) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln2855"/></StgValue>
</operation>

<operation id="480" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="5">
<![CDATA[
:3  %capsule2_value_load = load i32* %capsule2_value_addr, align 4

]]></Node>
<StgValue><ssdm name="capsule2_value_load"/></StgValue>
</operation>

<operation id="481" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln264_2 = add i32 %capsule2_value_load, 7

]]></Node>
<StgValue><ssdm name="add_ln264_2"/></StgValue>
</operation>

<operation id="482" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_17 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln264_2, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="483" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
:6  %and_ln265_2 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_17, i3 0)

]]></Node>
<StgValue><ssdm name="and_ln265_2"/></StgValue>
</operation>

<operation id="484" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="5">
<![CDATA[
:8  %kvdeststats_tmp_valu_18 = load i32* %kvdeststats_tmp_valu_17, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_18"/></StgValue>
</operation>

<operation id="485" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln2855 = add i32 %and_ln265_2, %kvdeststats_tmp_valu_18

]]></Node>
<StgValue><ssdm name="add_ln2855"/></StgValue>
</operation>

<operation id="486" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:10  store i32 %add_ln2855, i32* %kvdeststats_tmp_valu_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln2855"/></StgValue>
</operation>

<operation id="487" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln2855"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="488" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader11.preheader:0  %indvar_flatten51 = phi i12 [ %add_ln2859, %BurstBB17 ], [ 0, %.preheader11.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten51"/></StgValue>
</operation>

<operation id="489" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader11.preheader:11  %icmp_ln2859 = icmp eq i12 %indvar_flatten51, -1984

]]></Node>
<StgValue><ssdm name="icmp_ln2859"/></StgValue>
</operation>

<operation id="490" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader11.preheader:12  %add_ln2859 = add i12 %indvar_flatten51, 1

]]></Node>
<StgValue><ssdm name="add_ln2859"/></StgValue>
</operation>

<operation id="491" st_id="80" stage="16" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:34  %empty_36 = urem i12 %indvar_flatten51, 66

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="492" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
BurstBB17:0  br label %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="493" st_id="81" stage="15" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:34  %empty_36 = urem i12 %indvar_flatten51, 66

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="494" st_id="81" stage="16" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_end:3  %empty_39 = urem i12 %add_ln2859, 66

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="495" st_id="82" stage="14" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:34  %empty_36 = urem i12 %indvar_flatten51, 66

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="496" st_id="82" stage="15" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_end:3  %empty_39 = urem i12 %add_ln2859, 66

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="497" st_id="83" stage="13" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:34  %empty_36 = urem i12 %indvar_flatten51, 66

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="498" st_id="83" stage="14" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_end:3  %empty_39 = urem i12 %add_ln2859, 66

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="499" st_id="84" stage="12" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:34  %empty_36 = urem i12 %indvar_flatten51, 66

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="500" st_id="84" stage="13" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_end:3  %empty_39 = urem i12 %add_ln2859, 66

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="501" st_id="85" stage="11" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:34  %empty_36 = urem i12 %indvar_flatten51, 66

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="502" st_id="85" stage="12" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_end:3  %empty_39 = urem i12 %add_ln2859, 66

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="503" st_id="86" stage="10" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:34  %empty_36 = urem i12 %indvar_flatten51, 66

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="504" st_id="86" stage="11" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_end:3  %empty_39 = urem i12 %add_ln2859, 66

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="505" st_id="87" stage="9" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:34  %empty_36 = urem i12 %indvar_flatten51, 66

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="506" st_id="87" stage="10" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_end:3  %empty_39 = urem i12 %add_ln2859, 66

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="507" st_id="88" stage="8" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:34  %empty_36 = urem i12 %indvar_flatten51, 66

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="508" st_id="88" stage="9" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_end:3  %empty_39 = urem i12 %add_ln2859, 66

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="509" st_id="89" stage="7" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:34  %empty_36 = urem i12 %indvar_flatten51, 66

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="510" st_id="89" stage="8" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_end:3  %empty_39 = urem i12 %add_ln2859, 66

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="511" st_id="90" stage="6" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:34  %empty_36 = urem i12 %indvar_flatten51, 66

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="512" st_id="90" stage="7" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_end:3  %empty_39 = urem i12 %add_ln2859, 66

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="513" st_id="91" stage="5" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:34  %empty_36 = urem i12 %indvar_flatten51, 66

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="514" st_id="91" stage="6" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_end:3  %empty_39 = urem i12 %add_ln2859, 66

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="515" st_id="92" stage="4" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:34  %empty_36 = urem i12 %indvar_flatten51, 66

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="516" st_id="92" stage="5" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_end:3  %empty_39 = urem i12 %add_ln2859, 66

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="517" st_id="93" stage="3" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:34  %empty_36 = urem i12 %indvar_flatten51, 66

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="518" st_id="93" stage="4" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_end:3  %empty_39 = urem i12 %add_ln2859, 66

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="519" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader11.preheader:1  %p14_0 = phi i6 [ %select_ln2859, %BurstBB17 ], [ 0, %.preheader11.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p14_0"/></StgValue>
</operation>

<operation id="520" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader11.preheader:2  %i18_0 = phi i7 [ %i_3, %BurstBB17 ], [ 0, %.preheader11.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i18_0"/></StgValue>
</operation>

<operation id="521" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="6">
<![CDATA[
.preheader11.preheader:3  %zext_ln2860 = zext i6 %p14_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln2860"/></StgValue>
</operation>

<operation id="522" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:4  %kvdeststats_tmp_key_12 = getelementptr [32 x i32]* %kvdeststats_tmp_key, i64 0, i64 %zext_ln2860

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_key_12"/></StgValue>
</operation>

<operation id="523" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader:5  %kvdeststats_tmp_key_13 = load i32* %kvdeststats_tmp_key_12, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_key_13"/></StgValue>
</operation>

<operation id="524" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:6  %kvdeststats_tmp_valu_19 = getelementptr [32 x i32]* %kvdeststats_tmp_valu, i64 0, i64 %zext_ln2860

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_19"/></StgValue>
</operation>

<operation id="525" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader:7  %kvdeststats_tmp_valu_20 = load i32* %kvdeststats_tmp_valu_19, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_20"/></StgValue>
</operation>

<operation id="526" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:9  %capsule3_key_addr = getelementptr [32 x i32]* %capsule3_key, i64 0, i64 %zext_ln2860

]]></Node>
<StgValue><ssdm name="capsule3_key_addr"/></StgValue>
</operation>

<operation id="527" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader:10  %capsule3_key_load = load i32* %capsule3_key_addr, align 4

]]></Node>
<StgValue><ssdm name="capsule3_key_load"/></StgValue>
</operation>

<operation id="528" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:2  %icmp_ln2876 = icmp eq i7 %i18_0, -62

]]></Node>
<StgValue><ssdm name="icmp_ln2876"/></StgValue>
</operation>

<operation id="529" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:3  %select_ln2860 = select i1 %icmp_ln2876, i7 0, i7 %i18_0

]]></Node>
<StgValue><ssdm name="select_ln2860"/></StgValue>
</operation>

<operation id="530" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:4  %add_ln2859_1 = add i6 %p14_0, 1

]]></Node>
<StgValue><ssdm name="add_ln2859_1"/></StgValue>
</operation>

<operation id="531" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="6">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:5  %zext_ln2860_1 = zext i6 %add_ln2859_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln2860_1"/></StgValue>
</operation>

<operation id="532" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:6  %kvdeststats_tmp_key_14 = getelementptr [32 x i32]* %kvdeststats_tmp_key, i64 0, i64 %zext_ln2860_1

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_key_14"/></StgValue>
</operation>

<operation id="533" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="5">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:7  %kvdeststats_tmp_key_15 = load i32* %kvdeststats_tmp_key_14, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_key_15"/></StgValue>
</operation>

<operation id="534" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:8  %kvdeststats_tmp_valu_21 = getelementptr [32 x i32]* %kvdeststats_tmp_valu, i64 0, i64 %zext_ln2860_1

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_21"/></StgValue>
</operation>

<operation id="535" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="5">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:9  %kvdeststats_tmp_valu_22 = load i32* %kvdeststats_tmp_valu_21, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_22"/></StgValue>
</operation>

<operation id="536" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:15  %capsule3_key_addr_1 = getelementptr [32 x i32]* %capsule3_key, i64 0, i64 %zext_ln2860_1

]]></Node>
<StgValue><ssdm name="capsule3_key_addr_1"/></StgValue>
</operation>

<operation id="537" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="5">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:16  %capsule3_key_load_1 = load i32* %capsule3_key_addr_1, align 4

]]></Node>
<StgValue><ssdm name="capsule3_key_load_1"/></StgValue>
</operation>

<operation id="538" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:22  %select_ln2859 = select i1 %icmp_ln2876, i6 %add_ln2859_1, i6 %p14_0

]]></Node>
<StgValue><ssdm name="select_ln2859"/></StgValue>
</operation>

<operation id="539" st_id="94" stage="2" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:34  %empty_36 = urem i12 %indvar_flatten51, 66

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="540" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_end:2  %i_3 = add i7 %select_ln2860, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="541" st_id="94" stage="3" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_end:3  %empty_39 = urem i12 %add_ln2859, 66

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="542" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader:5  %kvdeststats_tmp_key_13 = load i32* %kvdeststats_tmp_key_12, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_key_13"/></StgValue>
</operation>

<operation id="543" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader:7  %kvdeststats_tmp_valu_20 = load i32* %kvdeststats_tmp_valu_19, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_20"/></StgValue>
</operation>

<operation id="544" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2876" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:8  %add_ln2860 = add i32 %kvdeststats_tmp_valu_20, %kvdeststats_tmp_key_13

]]></Node>
<StgValue><ssdm name="add_ln2860"/></StgValue>
</operation>

<operation id="545" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader:10  %capsule3_key_load = load i32* %capsule3_key_addr, align 4

]]></Node>
<StgValue><ssdm name="capsule3_key_load"/></StgValue>
</operation>

<operation id="546" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11.preheader:13  br i1 %icmp_ln2859, label %.preheader.preheader, label %SAVEPARTITIONS3_MAINLOOP1B_begin

]]></Node>
<StgValue><ssdm name="br_ln2859"/></StgValue>
</operation>

<operation id="547" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="5">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:7  %kvdeststats_tmp_key_15 = load i32* %kvdeststats_tmp_key_14, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_key_15"/></StgValue>
</operation>

<operation id="548" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="5">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:9  %kvdeststats_tmp_valu_22 = load i32* %kvdeststats_tmp_valu_21, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_22"/></StgValue>
</operation>

<operation id="549" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
<literal name="icmp_ln2876" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:10  %add_ln2860_1 = add i32 %kvdeststats_tmp_key_15, %kvdeststats_tmp_valu_22

]]></Node>
<StgValue><ssdm name="add_ln2860_1"/></StgValue>
</operation>

<operation id="550" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
<literal name="icmp_ln2876" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:11  %tmp_18 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln2860_1, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="551" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
<literal name="icmp_ln2876" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:12  %tmp_19 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln2860, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="552" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:13  %select_ln2860_1 = select i1 %icmp_ln2876, i29 %tmp_18, i29 %tmp_19

]]></Node>
<StgValue><ssdm name="select_ln2860_1"/></StgValue>
</operation>

<operation id="553" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="30" op_0_bw="29">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:14  %zext_ln2860_2 = zext i29 %select_ln2860_1 to i30

]]></Node>
<StgValue><ssdm name="zext_ln2860_2"/></StgValue>
</operation>

<operation id="554" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="5">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:16  %capsule3_key_load_1 = load i32* %capsule3_key_addr_1, align 4

]]></Node>
<StgValue><ssdm name="capsule3_key_load_1"/></StgValue>
</operation>

<operation id="555" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
<literal name="icmp_ln2876" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:17  %tmp_20 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %capsule3_key_load_1, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="556" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
<literal name="icmp_ln2876" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:18  %tmp_21 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %capsule3_key_load, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="557" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:19  %select_ln2860_2 = select i1 %icmp_ln2876, i29 %tmp_20, i29 %tmp_21

]]></Node>
<StgValue><ssdm name="select_ln2860_2"/></StgValue>
</operation>

<operation id="558" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="30" op_0_bw="29">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:20  %zext_ln2860_3 = zext i29 %select_ln2860_2 to i30

]]></Node>
<StgValue><ssdm name="zext_ln2860_3"/></StgValue>
</operation>

<operation id="559" st_id="95" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:21  %add_ln2860_2 = add i30 %zext_ln2860_2, %zext_ln2786

]]></Node>
<StgValue><ssdm name="add_ln2860_2"/></StgValue>
</operation>

<operation id="560" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="30" op_0_bw="7">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:23  %zext_ln2876 = zext i7 %select_ln2860 to i30

]]></Node>
<StgValue><ssdm name="zext_ln2876"/></StgValue>
</operation>

<operation id="561" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:27  %add_ln2879 = add i30 %zext_ln2860_3, %zext_ln2876

]]></Node>
<StgValue><ssdm name="add_ln2879"/></StgValue>
</operation>

<operation id="562" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="30">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:28  %zext_ln2879 = zext i30 %add_ln2879 to i64

]]></Node>
<StgValue><ssdm name="zext_ln2879"/></StgValue>
</operation>

<operation id="563" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:29  %destbuffer3_V_addr = getelementptr [2112 x i512]* %destbuffer3_V, i64 0, i64 %zext_ln2879

]]></Node>
<StgValue><ssdm name="destbuffer3_V_addr"/></StgValue>
</operation>

<operation id="564" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="512" op_0_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:30  %destbuffer3_V_load = load i512* %destbuffer3_V_addr, align 64

]]></Node>
<StgValue><ssdm name="destbuffer3_V_load"/></StgValue>
</operation>

<operation id="565" st_id="95" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:31  %add_ln321_3 = add i30 %zext_ln2766, %add_ln2860_2

]]></Node>
<StgValue><ssdm name="add_ln321_3"/></StgValue>
</operation>

<operation id="566" st_id="95" stage="1" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:34  %empty_36 = urem i12 %indvar_flatten51, 66

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="567" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:35  %empty_37 = icmp eq i12 %empty_36, 0

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="568" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:36  br i1 %empty_37, label %ReqBB16, label %SAVEPARTITIONS3_MAINLOOP1B_end

]]></Node>
<StgValue><ssdm name="br_ln2859"/></StgValue>
</operation>

<operation id="569" st_id="95" stage="2" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_end:3  %empty_39 = urem i12 %add_ln2859, 66

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="570" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:0  call void (...)* @_ssdm_op_SpecLoopName([54 x i8]* @SAVEPARTITIONS3_MAIN)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="571" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2112, i64 2112, i64 2112)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="572" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:24  call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str36) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln2876"/></StgValue>
</operation>

<operation id="573" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:25  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str36)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="574" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:26  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln2878"/></StgValue>
</operation>

<operation id="575" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="512" op_0_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:30  %destbuffer3_V_load = load i512* %destbuffer3_V_addr, align 64

]]></Node>
<StgValue><ssdm name="destbuffer3_V_load"/></StgValue>
</operation>

<operation id="576" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="30">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:32  %zext_ln321_3 = zext i30 %add_ln321_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_3"/></StgValue>
</operation>

<operation id="577" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_begin:33  %kvdram_V_addr_3 = getelementptr i512* %kvdram_V, i64 %zext_ln321_3

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_3"/></StgValue>
</operation>

<operation id="578" st_id="96" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB16:0  %kvdram_V_addr_7_wr_r = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %kvdram_V_addr_3, i32 66)

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_7_wr_r"/></StgValue>
</operation>

<operation id="579" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
ReqBB16:1  br label %SAVEPARTITIONS3_MAINLOOP1B_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="580" st_id="96" stage="1" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_end:3  %empty_39 = urem i12 %add_ln2859, 66

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="581" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_end:4  %empty_40 = icmp eq i12 %empty_39, 0

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="582" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_end:5  br i1 %empty_40, label %RespBB19, label %BurstBB17

]]></Node>
<StgValue><ssdm name="br_ln2859"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="583" st_id="97" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="1">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_end:0  call void @_ssdm_op_Write.m_axi.i512P(i512* %kvdram_V_addr_3, i512 %destbuffer3_V_load, i64 -1)

]]></Node>
<StgValue><ssdm name="write_ln2879"/></StgValue>
</operation>

<operation id="584" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2859" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
SAVEPARTITIONS3_MAINLOOP1B_end:1  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str36, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="585" st_id="98" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB19:0  %kvdram_V_addr_7_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %kvdram_V_addr_3)

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_7_wr_r_1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="586" st_id="99" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB19:0  %kvdram_V_addr_7_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %kvdram_V_addr_3)

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_7_wr_r_1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="587" st_id="100" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB19:0  %kvdram_V_addr_7_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %kvdram_V_addr_3)

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_7_wr_r_1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="588" st_id="101" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB19:0  %kvdram_V_addr_7_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %kvdram_V_addr_3)

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_7_wr_r_1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="589" st_id="102" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB19:0  %kvdram_V_addr_7_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %kvdram_V_addr_3)

]]></Node>
<StgValue><ssdm name="kvdram_V_addr_7_wr_r_1"/></StgValue>
</operation>

<operation id="590" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
RespBB19:1  br label %BurstBB17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="591" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln2886"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="592" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0  %p19_0 = phi i6 [ %p_3, %5 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p19_0"/></StgValue>
</operation>

<operation id="593" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %icmp_ln2886 = icmp eq i6 %p19_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln2886"/></StgValue>
</operation>

<operation id="594" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="595" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3  %p_3 = add i6 %p19_0, 1

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="596" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln2886, label %6, label %5

]]></Node>
<StgValue><ssdm name="br_ln2886"/></StgValue>
</operation>

<operation id="597" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="6">
<![CDATA[
:1  %zext_ln2886 = zext i6 %p19_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln2886"/></StgValue>
</operation>

<operation id="598" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %capsule3_value_addr = getelementptr [32 x i32]* %capsule3_value, i64 0, i64 %zext_ln2886

]]></Node>
<StgValue><ssdm name="capsule3_value_addr"/></StgValue>
</operation>

<operation id="599" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="5">
<![CDATA[
:3  %capsule3_value_load = load i32* %capsule3_value_addr, align 4

]]></Node>
<StgValue><ssdm name="capsule3_value_load"/></StgValue>
</operation>

<operation id="600" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %kvdeststats_tmp_valu_23 = getelementptr [32 x i32]* %kvdeststats_tmp_valu, i64 0, i64 %zext_ln2886

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_23"/></StgValue>
</operation>

<operation id="601" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="5">
<![CDATA[
:8  %kvdeststats_tmp_valu_24 = load i32* %kvdeststats_tmp_valu_23, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_24"/></StgValue>
</operation>

<operation id="602" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln2890"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="603" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str37) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln2886"/></StgValue>
</operation>

<operation id="604" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="5">
<![CDATA[
:3  %capsule3_value_load = load i32* %capsule3_value_addr, align 4

]]></Node>
<StgValue><ssdm name="capsule3_value_load"/></StgValue>
</operation>

<operation id="605" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln264_3 = add i32 %capsule3_value_load, 7

]]></Node>
<StgValue><ssdm name="add_ln264_3"/></StgValue>
</operation>

<operation id="606" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_22 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln264_3, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="607" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
:6  %and_ln265_3 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_22, i3 0)

]]></Node>
<StgValue><ssdm name="and_ln265_3"/></StgValue>
</operation>

<operation id="608" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="5">
<![CDATA[
:8  %kvdeststats_tmp_valu_24 = load i32* %kvdeststats_tmp_valu_23, align 4

]]></Node>
<StgValue><ssdm name="kvdeststats_tmp_valu_24"/></StgValue>
</operation>

<operation id="609" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln2886 = add i32 %and_ln265_3, %kvdeststats_tmp_valu_24

]]></Node>
<StgValue><ssdm name="add_ln2886"/></StgValue>
</operation>

<operation id="610" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:10  store i32 %add_ln2886, i32* %kvdeststats_tmp_valu_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln2886"/></StgValue>
</operation>

<operation id="611" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln2886"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
