{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 19:43:08 2017 " "Info: Processing started: Tue Nov 07 19:43:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Optometer -c Optometer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Optometer -c Optometer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file //Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Optometer-a " "Info: Found design unit 1: Optometer-a" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Optometer " "Info: Found entity 1: Optometer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Optometer " "Info: Elaborating entity \"Optometer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curstate Optometer.vhd(628) " "Warning (10492): VHDL Process Statement warning at Optometer.vhd(628): signal \"curstate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 628 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cat Optometer.vhd(644) " "Warning (10631): VHDL Process Statement warning at Optometer.vhd(644): inferring latch(es) for signal or variable \"cat\", which holds its previous value in one or more paths through the process" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "digit Optometer.vhd(644) " "Warning (10631): VHDL Process Statement warning at Optometer.vhd(644): inferring latch(es) for signal or variable \"digit\", which holds its previous value in one or more paths through the process" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_r Optometer.vhd(644) " "Warning (10631): VHDL Process Statement warning at Optometer.vhd(644): inferring latch(es) for signal or variable \"col_r\", which holds its previous value in one or more paths through the process" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[0\] Optometer.vhd(644) " "Info (10041): Inferred latch for \"col_r\[0\]\" at Optometer.vhd(644)" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[1\] Optometer.vhd(644) " "Info (10041): Inferred latch for \"col_r\[1\]\" at Optometer.vhd(644)" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[2\] Optometer.vhd(644) " "Info (10041): Inferred latch for \"col_r\[2\]\" at Optometer.vhd(644)" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[3\] Optometer.vhd(644) " "Info (10041): Inferred latch for \"col_r\[3\]\" at Optometer.vhd(644)" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[4\] Optometer.vhd(644) " "Info (10041): Inferred latch for \"col_r\[4\]\" at Optometer.vhd(644)" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[5\] Optometer.vhd(644) " "Info (10041): Inferred latch for \"col_r\[5\]\" at Optometer.vhd(644)" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[6\] Optometer.vhd(644) " "Info (10041): Inferred latch for \"col_r\[6\]\" at Optometer.vhd(644)" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[7\] Optometer.vhd(644) " "Info (10041): Inferred latch for \"col_r\[7\]\" at Optometer.vhd(644)" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\] Optometer.vhd(644) " "Info (10041): Inferred latch for \"digit\[0\]\" at Optometer.vhd(644)" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\] Optometer.vhd(644) " "Info (10041): Inferred latch for \"digit\[1\]\" at Optometer.vhd(644)" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\] Optometer.vhd(644) " "Info (10041): Inferred latch for \"digit\[2\]\" at Optometer.vhd(644)" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\] Optometer.vhd(644) " "Info (10041): Inferred latch for \"digit\[3\]\" at Optometer.vhd(644)" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[4\] Optometer.vhd(644) " "Info (10041): Inferred latch for \"digit\[4\]\" at Optometer.vhd(644)" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[5\] Optometer.vhd(644) " "Info (10041): Inferred latch for \"digit\[5\]\" at Optometer.vhd(644)" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[6\] Optometer.vhd(644) " "Info (10041): Inferred latch for \"digit\[6\]\" at Optometer.vhd(644)" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[7\] Optometer.vhd(644) " "Info (10041): Inferred latch for \"digit\[7\]\" at Optometer.vhd(644)" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cat\[0\] Optometer.vhd(644) " "Info (10041): Inferred latch for \"cat\[0\]\" at Optometer.vhd(644)" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cat\[1\] Optometer.vhd(644) " "Info (10041): Inferred latch for \"cat\[1\]\" at Optometer.vhd(644)" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cat\[2\] Optometer.vhd(644) " "Info (10041): Inferred latch for \"cat\[2\]\" at Optometer.vhd(644)" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cat\[3\] Optometer.vhd(644) " "Info (10041): Inferred latch for \"cat\[3\]\" at Optometer.vhd(644)" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cat\[4\] Optometer.vhd(644) " "Info (10041): Inferred latch for \"cat\[4\]\" at Optometer.vhd(644)" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cat\[5\] Optometer.vhd(644) " "Info (10041): Inferred latch for \"cat\[5\]\" at Optometer.vhd(644)" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cat\[6\] Optometer.vhd(644) " "Info (10041): Inferred latch for \"cat\[6\]\" at Optometer.vhd(644)" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cat\[7\] Optometer.vhd(644) " "Info (10041): Inferred latch for \"cat\[7\]\" at Optometer.vhd(644)" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "curstate " "Info (10018): Can't recognize finite state machine \"curstate\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "col_r\[6\]\$latch col_r\[1\]\$latch " "Info: Duplicate LATCH primitive \"col_r\[6\]\$latch\" merged with LATCH primitive \"col_r\[1\]\$latch\"" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "col_r\[4\]\$latch col_r\[3\]\$latch " "Info: Duplicate LATCH primitive \"col_r\[4\]\$latch\" merged with LATCH primitive \"col_r\[3\]\$latch\"" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "digit\[7\]\$latch digit\[4\]\$latch " "Info: Duplicate LATCH primitive \"digit\[7\]\$latch\" merged with LATCH primitive \"digit\[4\]\$latch\"" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "col_r\[1\]\$latch " "Warning: Latch col_r\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr1 " "Warning: Ports D and ENA on the latch are fed by the same signal WideOr1" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "col_r\[2\]\$latch " "Warning: Latch col_r\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal WideOr2" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "col_r\[3\]\$latch " "Warning: Latch col_r\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal WideOr2" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "col_r\[5\]\$latch " "Warning: Latch col_r\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr2 " "Warning: Ports D and ENA on the latch are fed by the same signal WideOr2" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cat\[0\]\$latch " "Warning: Latch cat\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr4 " "Warning: Ports D and ENA on the latch are fed by the same signal WideOr4" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cat\[1\]\$latch " "Warning: Latch cat\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr4 " "Warning: Ports D and ENA on the latch are fed by the same signal WideOr4" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cat\[2\]\$latch " "Warning: Latch cat\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideOr0" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cat\[3\]\$latch " "Warning: Latch cat\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr4 " "Warning: Ports D and ENA on the latch are fed by the same signal WideOr4" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cat\[4\]\$latch " "Warning: Latch cat\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr4 " "Warning: Ports D and ENA on the latch are fed by the same signal WideOr4" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cat\[5\]\$latch " "Warning: Latch cat\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr4 " "Warning: Ports D and ENA on the latch are fed by the same signal WideOr4" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cat\[6\]\$latch " "Warning: Latch cat\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr4 " "Warning: Ports D and ENA on the latch are fed by the same signal WideOr4" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cat\[7\]\$latch " "Warning: Latch cat\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr4 " "Warning: Ports D and ENA on the latch are fed by the same signal WideOr4" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "digit\[0\]\$latch " "Warning: Latch digit\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideOr0" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "digit\[1\]\$latch " "Warning: Latch digit\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideOr0" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "digit\[2\]\$latch " "Warning: Latch digit\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideOr0" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "digit\[3\]\$latch " "Warning: Latch digit\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideOr0" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "digit\[4\]\$latch " "Warning: Latch digit\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideOr0" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "digit\[5\]\$latch " "Warning: Latch digit\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideOr0" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "digit\[6\]\$latch " "Warning: Latch digit\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideOr0" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "kbcol\[3\] VCC " "Warning (13410): Pin \"kbcol\[3\]\" is stuck at VCC" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "col_g\[0\] GND " "Warning (13410): Pin \"col_g\[0\]\" is stuck at GND" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "col_g\[7\] GND " "Warning (13410): Pin \"col_g\[7\]\" is stuck at GND" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "col_r\[0\] GND " "Warning (13410): Pin \"col_r\[0\]\" is stuck at GND" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "col_r\[7\] GND " "Warning (13410): Pin \"col_r\[7\]\" is stuck at GND" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "729 " "Info: Implemented 729 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Info: Implemented 49 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "674 " "Info: Implemented 674 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 19:43:15 2017 " "Info: Processing ended: Tue Nov 07 19:43:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 19:43:16 2017 " "Info: Processing started: Tue Nov 07 19:43:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Optometer -c Optometer " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Optometer -c Optometer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Optometer EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"Optometer\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 7 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "cnfrm Global clock " "Info: Automatically promoted signal \"cnfrm\" to use Global clock" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 40 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clktmp1 Global clock " "Info: Automatically promoted some destinations of signal \"clktmp1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clktmp1 " "Info: Destination \"clktmp1\" may be non-global or may not use global clock" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 28 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 28 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Mux142~0 Global clock " "Info: Automatically promoted signal \"Mux142~0\" to use Global clock" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 646 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.811 ns register pin " "Info: Estimated most critical path is register to pin delay of 5.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cat\[6\]\$latch 1 REG LAB_X12_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X12_Y4; Fanout = 1; REG Node = 'cat\[6\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cat[6]$latch } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.489 ns) + CELL(2.322 ns) 5.811 ns cat\[6\] 2 PIN PIN_30 0 " "Info: 2: + IC(3.489 ns) + CELL(2.322 ns) = 5.811 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'cat\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.811 ns" { cat[6]$latch cat[6] } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 39.96 % ) " "Info: Total cell delay = 2.322 ns ( 39.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.489 ns ( 60.04 % ) " "Info: Total interconnect delay = 3.489 ns ( 60.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.811 ns" { cat[6]$latch cat[6] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "2 2295 " "Info: 2 (of 2295) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "20 " "Info: Average interconnect usage is 20% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X0_Y0 X8_Y11 " "Info: Peak interconnect usage is 20% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "5 " "Warning: Following 5 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "kbcol\[3\] VCC " "Info: Pin kbcol\[3\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { kbcol[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kbcol\[3\]" } } } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 128 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { kbcol[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "col_g\[0\] GND " "Info: Pin col_g\[0\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { col_g[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "col_g\[0\]" } } } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 17 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { col_g[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "col_g\[7\] GND " "Info: Pin col_g\[7\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { col_g[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "col_g\[7\]" } } } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 17 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { col_g[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "col_r\[0\] GND " "Info: Pin col_r\[0\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { col_r[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "col_r\[0\]" } } } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { col_r[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "col_r\[7\] GND " "Info: Pin col_r\[7\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { col_r[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "col_r\[7\]" } } } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { col_r[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 19:43:19 2017 " "Info: Processing ended: Tue Nov 07 19:43:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 19:43:20 2017 " "Info: Processing started: Tue Nov 07 19:43:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Optometer -c Optometer " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Optometer -c Optometer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 19:43:21 2017 " "Info: Processing ended: Tue Nov 07 19:43:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 19:43:21 2017 " "Info: Processing started: Tue Nov 07 19:43:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Optometer -c Optometer " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Optometer -c Optometer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "col_r\[1\]\$latch " "Warning: Node \"col_r\[1\]\$latch\" is a latch" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "col_r\[2\]\$latch " "Warning: Node \"col_r\[2\]\$latch\" is a latch" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "col_r\[3\]\$latch " "Warning: Node \"col_r\[3\]\$latch\" is a latch" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "col_r\[5\]\$latch " "Warning: Node \"col_r\[5\]\$latch\" is a latch" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cat\[0\]\$latch " "Warning: Node \"cat\[0\]\$latch\" is a latch" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cat\[1\]\$latch " "Warning: Node \"cat\[1\]\$latch\" is a latch" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cat\[2\]\$latch " "Warning: Node \"cat\[2\]\$latch\" is a latch" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cat\[3\]\$latch " "Warning: Node \"cat\[3\]\$latch\" is a latch" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cat\[4\]\$latch " "Warning: Node \"cat\[4\]\$latch\" is a latch" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cat\[5\]\$latch " "Warning: Node \"cat\[5\]\$latch\" is a latch" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cat\[6\]\$latch " "Warning: Node \"cat\[6\]\$latch\" is a latch" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cat\[7\]\$latch " "Warning: Node \"cat\[7\]\$latch\" is a latch" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "digit\[0\]\$latch " "Warning: Node \"digit\[0\]\$latch\" is a latch" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "digit\[1\]\$latch " "Warning: Node \"digit\[1\]\$latch\" is a latch" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "digit\[2\]\$latch " "Warning: Node \"digit\[2\]\$latch\" is a latch" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "digit\[3\]\$latch " "Warning: Node \"digit\[3\]\$latch\" is a latch" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "digit\[4\]\$latch " "Warning: Node \"digit\[4\]\$latch\" is a latch" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "digit\[5\]\$latch " "Warning: Node \"digit\[5\]\$latch\" is a latch" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "digit\[6\]\$latch " "Warning: Node \"digit\[6\]\$latch\" is a latch" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "82 " "Warning: Found 82 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux142~0 " "Info: Detected gated clock \"Mux142~0\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 646 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux142~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux37~3 " "Info: Detected gated clock \"Mux37~3\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 646 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux37~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux37~2 " "Info: Detected gated clock \"Mux37~2\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 646 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux37~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux37~1 " "Info: Detected gated clock \"Mux37~1\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 646 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux37~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux108~24 " "Info: Detected gated clock \"Mux108~24\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 646 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux108~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr5 " "Info: Detected gated clock \"WideOr5\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr5~4 " "Info: Detected gated clock \"WideOr5~4\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr5~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr5~3 " "Info: Detected gated clock \"WideOr5~3\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr5~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr1~4 " "Info: Detected gated clock \"WideOr1~4\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr1~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr1~3 " "Info: Detected gated clock \"WideOr1~3\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr1~2 " "Info: Detected gated clock \"WideOr1~2\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr1~1 " "Info: Detected gated clock \"WideOr1~1\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.a3 " "Info: Detected ripple clock \"curstate.a3\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.a3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux103~25 " "Info: Detected gated clock \"Mux103~25\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 646 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux103~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr3 " "Info: Detected gated clock \"WideOr3\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr5~2 " "Info: Detected gated clock \"WideOr5~2\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr5~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr5~1 " "Info: Detected gated clock \"WideOr5~1\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr5~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr1~0 " "Info: Detected gated clock \"WideOr1~0\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr5~0 " "Info: Detected gated clock \"WideOr5~0\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr3~2 " "Info: Detected gated clock \"WideOr3~2\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr3~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr3~1 " "Info: Detected gated clock \"WideOr3~1\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr3~0 " "Info: Detected gated clock \"WideOr3~0\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr2 " "Info: Detected gated clock \"WideOr2\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr9~5 " "Info: Detected gated clock \"WideOr9~5\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr9~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.a2 " "Info: Detected ripple clock \"curstate.a2\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.a2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.b3 " "Info: Detected ripple clock \"curstate.b3\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.b3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr2~4 " "Info: Detected gated clock \"WideOr2~4\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr2~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.b4 " "Info: Detected ripple clock \"curstate.b4\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.b4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr2~3 " "Info: Detected gated clock \"WideOr2~3\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.c1 " "Info: Detected ripple clock \"curstate.c1\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.c1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.b2 " "Info: Detected ripple clock \"curstate.b2\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.b2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr0~0 " "Info: Detected gated clock \"WideOr0~0\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr9~4 " "Info: Detected gated clock \"WideOr9~4\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr9~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.b0 " "Info: Detected ripple clock \"curstate.b0\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.b0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.a0 " "Info: Detected ripple clock \"curstate.a0\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.a0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr9~3 " "Info: Detected gated clock \"WideOr9~3\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr9~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.e0 " "Info: Detected ripple clock \"curstate.e0\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.e0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.f0 " "Info: Detected ripple clock \"curstate.f0\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.f0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr4 " "Info: Detected gated clock \"WideOr4\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.a1 " "Info: Detected ripple clock \"curstate.a1\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.a1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr9~1 " "Info: Detected gated clock \"WideOr9~1\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr9~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.h2 " "Info: Detected ripple clock \"curstate.h2\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.h2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.c3 " "Info: Detected ripple clock \"curstate.c3\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.c3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.h1 " "Info: Detected ripple clock \"curstate.h1\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.h1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr2~1 " "Info: Detected gated clock \"WideOr2~1\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.g2 " "Info: Detected ripple clock \"curstate.g2\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.g2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.f3 " "Info: Detected ripple clock \"curstate.f3\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.f3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.f2 " "Info: Detected ripple clock \"curstate.f2\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.f2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.f1 " "Info: Detected ripple clock \"curstate.f1\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.f1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.h3 " "Info: Detected ripple clock \"curstate.h3\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.h3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.d3 " "Info: Detected ripple clock \"curstate.d3\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.d3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.c2 " "Info: Detected ripple clock \"curstate.c2\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.c2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.c4 " "Info: Detected ripple clock \"curstate.c4\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.c4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.e4 " "Info: Detected ripple clock \"curstate.e4\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.e4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.e3 " "Info: Detected ripple clock \"curstate.e3\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.e3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr9~2 " "Info: Detected gated clock \"WideOr9~2\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr9~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr2~2 " "Info: Detected gated clock \"WideOr2~2\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.d2 " "Info: Detected ripple clock \"curstate.d2\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.d2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr2~0 " "Info: Detected gated clock \"WideOr2~0\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.e2 " "Info: Detected ripple clock \"curstate.e2\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.e2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.d4 " "Info: Detected ripple clock \"curstate.d4\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.d4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.a4 " "Info: Detected ripple clock \"curstate.a4\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.a4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.false " "Info: Detected ripple clock \"curstate.false\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.false" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.g0 " "Info: Detected ripple clock \"curstate.g0\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.g0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.h0 " "Info: Detected ripple clock \"curstate.h0\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.h0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr9~0 " "Info: Detected gated clock \"WideOr9~0\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr9~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.f4 " "Info: Detected ripple clock \"curstate.f4\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.f4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.g4 " "Info: Detected ripple clock \"curstate.g4\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.g4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.g3 " "Info: Detected ripple clock \"curstate.g3\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.g3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.g1 " "Info: Detected ripple clock \"curstate.g1\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.g1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.h4 " "Info: Detected ripple clock \"curstate.h4\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.h4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.n " "Info: Detected ripple clock \"curstate.n\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.n" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.c0 " "Info: Detected ripple clock \"curstate.c0\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.c0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.d1 " "Info: Detected ripple clock \"curstate.d1\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.d1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.d0 " "Info: Detected ripple clock \"curstate.d0\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.d0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnfrm " "Info: Detected ripple clock \"cnfrm\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 40 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnfrm" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "curstate.e1 " "Info: Detected ripple clock \"curstate.e1\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "curstate.e1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clktmp2 " "Info: Detected ripple clock \"clktmp2\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 32 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clktmp2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[2\] " "Info: Detected ripple clock \"cnt2\[2\]\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 100 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[1\] " "Info: Detected ripple clock \"cnt2\[1\]\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 100 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[0\] " "Info: Detected ripple clock \"cnt2\[0\]\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 100 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clktmp1 " "Info: Detected ripple clock \"clktmp1\" as buffer" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 28 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clktmp1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register curstate.false register digit\[3\]\$latch 32.26 MHz 31.002 ns Internal " "Info: Clock \"clk\" has Internal fmax of 32.26 MHz between source register \"curstate.false\" and destination register \"digit\[3\]\$latch\" (period= 31.002 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.030 ns + Longest register register " "Info: + Longest register to register delay is 16.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns curstate.false 1 REG LC_X8_Y6_N6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y6_N6; Fanout = 3; REG Node = 'curstate.false'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { curstate.false } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.571 ns) + CELL(0.914 ns) 3.485 ns WideOr5~3 2 COMB LC_X9_Y6_N5 1 " "Info: 2: + IC(2.571 ns) + CELL(0.914 ns) = 3.485 ns; Loc. = LC_X9_Y6_N5; Fanout = 1; COMB Node = 'WideOr5~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.485 ns" { curstate.false WideOr5~3 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 3.990 ns WideOr5~4 3 COMB LC_X9_Y6_N6 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 3.990 ns; Loc. = LC_X9_Y6_N6; Fanout = 1; COMB Node = 'WideOr5~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { WideOr5~3 WideOr5~4 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.914 ns) 5.594 ns WideOr5 4 COMB LC_X9_Y6_N7 80 " "Info: 4: + IC(0.690 ns) + CELL(0.914 ns) = 5.594 ns; Loc. = LC_X9_Y6_N7; Fanout = 80; COMB Node = 'WideOr5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { WideOr5~4 WideOr5 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.809 ns) + CELL(0.200 ns) 8.603 ns Mux109~92 5 COMB LC_X8_Y7_N5 2 " "Info: 5: + IC(2.809 ns) + CELL(0.200 ns) = 8.603 ns; Loc. = LC_X8_Y7_N5; Fanout = 2; COMB Node = 'Mux109~92'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.009 ns" { WideOr5 Mux109~92 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 646 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.914 ns) 10.235 ns Mux126~26 6 COMB LC_X8_Y7_N3 2 " "Info: 6: + IC(0.718 ns) + CELL(0.914 ns) = 10.235 ns; Loc. = LC_X8_Y7_N3; Fanout = 2; COMB Node = 'Mux126~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.632 ns" { Mux109~92 Mux126~26 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 646 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.511 ns) 11.927 ns Mux126~27 7 COMB LC_X7_Y7_N4 1 " "Info: 7: + IC(1.181 ns) + CELL(0.511 ns) = 11.927 ns; Loc. = LC_X7_Y7_N4; Fanout = 1; COMB Node = 'Mux126~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { Mux126~26 Mux126~27 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 646 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.511 ns) 13.215 ns Mux0~28 8 COMB LC_X7_Y7_N0 1 " "Info: 8: + IC(0.777 ns) + CELL(0.511 ns) = 13.215 ns; Loc. = LC_X7_Y7_N0; Fanout = 1; COMB Node = 'Mux0~28'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { Mux126~27 Mux0~28 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 646 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.200 ns) 14.593 ns Mux0~29 9 COMB LC_X7_Y7_N2 1 " "Info: 9: + IC(1.178 ns) + CELL(0.200 ns) = 14.593 ns; Loc. = LC_X7_Y7_N2; Fanout = 1; COMB Node = 'Mux0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { Mux0~28 Mux0~29 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 646 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 15.098 ns Mux0~33 10 COMB LC_X7_Y7_N3 1 " "Info: 10: + IC(0.305 ns) + CELL(0.200 ns) = 15.098 ns; Loc. = LC_X7_Y7_N3; Fanout = 1; COMB Node = 'Mux0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Mux0~29 Mux0~33 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 646 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.200 ns) 16.030 ns digit\[3\]\$latch 11 REG LC_X7_Y7_N7 1 " "Info: 11: + IC(0.732 ns) + CELL(0.200 ns) = 16.030 ns; Loc. = LC_X7_Y7_N7; Fanout = 1; REG Node = 'digit\[3\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { Mux0~33 digit[3]$latch } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.764 ns ( 29.72 % ) " "Info: Total cell delay = 4.764 ns ( 29.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.266 ns ( 70.28 % ) " "Info: Total interconnect delay = 11.266 ns ( 70.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.030 ns" { curstate.false WideOr5~3 WideOr5~4 WideOr5 Mux109~92 Mux126~26 Mux126~27 Mux0~28 Mux0~29 Mux0~33 digit[3]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.030 ns" { curstate.false {} WideOr5~3 {} WideOr5~4 {} WideOr5 {} Mux109~92 {} Mux126~26 {} Mux126~27 {} Mux0~28 {} Mux0~29 {} Mux0~33 {} digit[3]$latch {} } { 0.000ns 2.571ns 0.305ns 0.690ns 2.809ns 0.718ns 1.181ns 0.777ns 1.178ns 0.305ns 0.732ns } { 0.000ns 0.914ns 0.200ns 0.914ns 0.200ns 0.914ns 0.511ns 0.511ns 0.200ns 0.200ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.921 ns - Smallest " "Info: - Smallest clock skew is 2.921 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 17.388 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 17.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 43 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 43; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clktmp2 2 REG LC_X13_Y4_N9 4 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y4_N9; Fanout = 4; REG Node = 'clktmp2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk clktmp2 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.167 ns) + CELL(1.294 ns) 8.656 ns cnt2\[0\] 3 REG LC_X6_Y5_N3 29 " "Info: 3: + IC(3.167 ns) + CELL(1.294 ns) = 8.656 ns; Loc. = LC_X6_Y5_N3; Fanout = 29; REG Node = 'cnt2\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { clktmp2 cnt2[0] } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.862 ns) + CELL(0.914 ns) 11.432 ns Mux142~0 4 COMB LC_X10_Y5_N1 15 " "Info: 4: + IC(1.862 ns) + CELL(0.914 ns) = 11.432 ns; Loc. = LC_X10_Y5_N1; Fanout = 15; COMB Node = 'Mux142~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { cnt2[0] Mux142~0 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 646 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.216 ns) + CELL(0.740 ns) 17.388 ns digit\[3\]\$latch 5 REG LC_X7_Y7_N7 1 " "Info: 5: + IC(5.216 ns) + CELL(0.740 ns) = 17.388 ns; Loc. = LC_X7_Y7_N7; Fanout = 1; REG Node = 'digit\[3\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.956 ns" { Mux142~0 digit[3]$latch } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.405 ns ( 31.08 % ) " "Info: Total cell delay = 5.405 ns ( 31.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.983 ns ( 68.92 % ) " "Info: Total interconnect delay = 11.983 ns ( 68.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.388 ns" { clk clktmp2 cnt2[0] Mux142~0 digit[3]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.388 ns" { clk {} clk~combout {} clktmp2 {} cnt2[0] {} Mux142~0 {} digit[3]$latch {} } { 0.000ns 0.000ns 1.738ns 3.167ns 1.862ns 5.216ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.467 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 14.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 43 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 43; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clktmp1 2 REG LC_X14_Y3_N3 35 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y3_N3; Fanout = 35; REG Node = 'clktmp1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk clktmp1 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.730 ns) + CELL(1.294 ns) 9.219 ns cnfrm 3 REG LC_X16_Y5_N9 42 " "Info: 3: + IC(3.730 ns) + CELL(1.294 ns) = 9.219 ns; Loc. = LC_X16_Y5_N9; Fanout = 42; REG Node = 'cnfrm'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.024 ns" { clktmp1 cnfrm } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.330 ns) + CELL(0.918 ns) 14.467 ns curstate.false 4 REG LC_X8_Y6_N6 3 " "Info: 4: + IC(4.330 ns) + CELL(0.918 ns) = 14.467 ns; Loc. = LC_X8_Y6_N6; Fanout = 3; REG Node = 'curstate.false'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.248 ns" { cnfrm curstate.false } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 32.27 % ) " "Info: Total cell delay = 4.669 ns ( 32.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.798 ns ( 67.73 % ) " "Info: Total interconnect delay = 9.798 ns ( 67.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.467 ns" { clk clktmp1 cnfrm curstate.false } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.467 ns" { clk {} clk~combout {} clktmp1 {} cnfrm {} curstate.false {} } { 0.000ns 0.000ns 1.738ns 3.730ns 4.330ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.388 ns" { clk clktmp2 cnt2[0] Mux142~0 digit[3]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.388 ns" { clk {} clk~combout {} clktmp2 {} cnt2[0] {} Mux142~0 {} digit[3]$latch {} } { 0.000ns 0.000ns 1.738ns 3.167ns 1.862ns 5.216ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.740ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.467 ns" { clk clktmp1 cnfrm curstate.false } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.467 ns" { clk {} clk~combout {} clktmp1 {} cnfrm {} curstate.false {} } { 0.000ns 0.000ns 1.738ns 3.730ns 4.330ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.016 ns + " "Info: + Micro setup delay of destination is 2.016 ns" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.030 ns" { curstate.false WideOr5~3 WideOr5~4 WideOr5 Mux109~92 Mux126~26 Mux126~27 Mux0~28 Mux0~29 Mux0~33 digit[3]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.030 ns" { curstate.false {} WideOr5~3 {} WideOr5~4 {} WideOr5 {} Mux109~92 {} Mux126~26 {} Mux126~27 {} Mux0~28 {} Mux0~29 {} Mux0~33 {} digit[3]$latch {} } { 0.000ns 2.571ns 0.305ns 0.690ns 2.809ns 0.718ns 1.181ns 0.777ns 1.178ns 0.305ns 0.732ns } { 0.000ns 0.914ns 0.200ns 0.914ns 0.200ns 0.914ns 0.511ns 0.511ns 0.200ns 0.200ns 0.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.388 ns" { clk clktmp2 cnt2[0] Mux142~0 digit[3]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.388 ns" { clk {} clk~combout {} clktmp2 {} cnt2[0] {} Mux142~0 {} digit[3]$latch {} } { 0.000ns 0.000ns 1.738ns 3.167ns 1.862ns 5.216ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.740ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.467 ns" { clk clktmp1 cnfrm curstate.false } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.467 ns" { clk {} clk~combout {} clktmp1 {} cnfrm {} curstate.false {} } { 0.000ns 0.000ns 1.738ns 3.730ns 4.330ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cnt2\[1\] col_r\[3\]\$latch clk 17.513 ns " "Info: Found hold time violation between source  pin or register \"cnt2\[1\]\" and destination pin or register \"col_r\[3\]\$latch\" for clock \"clk\" (Hold time is 17.513 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "24.308 ns + Largest " "Info: + Largest clock skew is 24.308 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 32.588 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 32.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 43 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 43; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clktmp1 2 REG LC_X14_Y3_N3 35 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y3_N3; Fanout = 35; REG Node = 'clktmp1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk clktmp1 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.730 ns) + CELL(1.294 ns) 9.219 ns cnfrm 3 REG LC_X16_Y5_N9 42 " "Info: 3: + IC(3.730 ns) + CELL(1.294 ns) = 9.219 ns; Loc. = LC_X16_Y5_N9; Fanout = 42; REG Node = 'cnfrm'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.024 ns" { clktmp1 cnfrm } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.330 ns) + CELL(1.294 ns) 14.843 ns curstate.h0 4 REG LC_X10_Y10_N2 4 " "Info: 4: + IC(4.330 ns) + CELL(1.294 ns) = 14.843 ns; Loc. = LC_X10_Y10_N2; Fanout = 4; REG Node = 'curstate.h0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.624 ns" { cnfrm curstate.h0 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.050 ns) + CELL(0.914 ns) 17.807 ns WideOr2~0 5 COMB LC_X10_Y8_N6 1 " "Info: 5: + IC(2.050 ns) + CELL(0.914 ns) = 17.807 ns; Loc. = LC_X10_Y8_N6; Fanout = 1; COMB Node = 'WideOr2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.964 ns" { curstate.h0 WideOr2~0 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.511 ns) 19.073 ns WideOr2~2 6 COMB LC_X10_Y8_N7 3 " "Info: 6: + IC(0.755 ns) + CELL(0.511 ns) = 19.073 ns; Loc. = LC_X10_Y8_N7; Fanout = 3; COMB Node = 'WideOr2~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { WideOr2~0 WideOr2~2 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.914 ns) 21.139 ns WideOr4 7 COMB LC_X9_Y8_N0 84 " "Info: 7: + IC(1.152 ns) + CELL(0.914 ns) = 21.139 ns; Loc. = LC_X9_Y8_N0; Fanout = 84; COMB Node = 'WideOr4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.066 ns" { WideOr2~2 WideOr4 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.511 ns) 22.470 ns Mux108~24 8 COMB LC_X9_Y8_N8 5 " "Info: 8: + IC(0.820 ns) + CELL(0.511 ns) = 22.470 ns; Loc. = LC_X9_Y8_N8; Fanout = 5; COMB Node = 'Mux108~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { WideOr4 Mux108~24 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 646 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.483 ns) + CELL(0.740 ns) 25.693 ns Mux37~1 9 COMB LC_X8_Y7_N0 1 " "Info: 9: + IC(2.483 ns) + CELL(0.740 ns) = 25.693 ns; Loc. = LC_X8_Y7_N0; Fanout = 1; COMB Node = 'Mux37~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.223 ns" { Mux108~24 Mux37~1 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 646 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.455 ns) + CELL(0.740 ns) 28.888 ns Mux37~3 10 COMB LC_X10_Y5_N3 4 " "Info: 10: + IC(2.455 ns) + CELL(0.740 ns) = 28.888 ns; Loc. = LC_X10_Y5_N3; Fanout = 4; COMB Node = 'Mux37~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { Mux37~1 Mux37~3 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 646 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.189 ns) + CELL(0.511 ns) 32.588 ns col_r\[3\]\$latch 11 REG LC_X1_Y7_N9 2 " "Info: 11: + IC(3.189 ns) + CELL(0.511 ns) = 32.588 ns; Loc. = LC_X1_Y7_N9; Fanout = 2; REG Node = 'col_r\[3\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { Mux37~3 col_r[3]$latch } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.886 ns ( 30.34 % ) " "Info: Total cell delay = 9.886 ns ( 30.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "22.702 ns ( 69.66 % ) " "Info: Total interconnect delay = 22.702 ns ( 69.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.588 ns" { clk clktmp1 cnfrm curstate.h0 WideOr2~0 WideOr2~2 WideOr4 Mux108~24 Mux37~1 Mux37~3 col_r[3]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.588 ns" { clk {} clk~combout {} clktmp1 {} cnfrm {} curstate.h0 {} WideOr2~0 {} WideOr2~2 {} WideOr4 {} Mux108~24 {} Mux37~1 {} Mux37~3 {} col_r[3]$latch {} } { 0.000ns 0.000ns 1.738ns 3.730ns 4.330ns 2.050ns 0.755ns 1.152ns 0.820ns 2.483ns 2.455ns 3.189ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 0.511ns 0.914ns 0.511ns 0.740ns 0.740ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.280 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 8.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 43 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 43; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clktmp2 2 REG LC_X13_Y4_N9 4 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y4_N9; Fanout = 4; REG Node = 'clktmp2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk clktmp2 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.167 ns) + CELL(0.918 ns) 8.280 ns cnt2\[1\] 3 REG LC_X6_Y5_N6 31 " "Info: 3: + IC(3.167 ns) + CELL(0.918 ns) = 8.280 ns; Loc. = LC_X6_Y5_N6; Fanout = 31; REG Node = 'cnt2\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.085 ns" { clktmp2 cnt2[1] } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 40.76 % ) " "Info: Total cell delay = 3.375 ns ( 40.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.905 ns ( 59.24 % ) " "Info: Total interconnect delay = 4.905 ns ( 59.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.280 ns" { clk clktmp2 cnt2[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.280 ns" { clk {} clk~combout {} clktmp2 {} cnt2[1] {} } { 0.000ns 0.000ns 1.738ns 3.167ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.588 ns" { clk clktmp1 cnfrm curstate.h0 WideOr2~0 WideOr2~2 WideOr4 Mux108~24 Mux37~1 Mux37~3 col_r[3]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.588 ns" { clk {} clk~combout {} clktmp1 {} cnfrm {} curstate.h0 {} WideOr2~0 {} WideOr2~2 {} WideOr4 {} Mux108~24 {} Mux37~1 {} Mux37~3 {} col_r[3]$latch {} } { 0.000ns 0.000ns 1.738ns 3.730ns 4.330ns 2.050ns 0.755ns 1.152ns 0.820ns 2.483ns 2.455ns 3.189ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 0.511ns 0.914ns 0.511ns 0.740ns 0.740ns 0.511ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.280 ns" { clk clktmp2 cnt2[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.280 ns" { clk {} clk~combout {} clktmp2 {} cnt2[1] {} } { 0.000ns 0.000ns 1.738ns 3.167ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 100 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.419 ns - Shortest register register " "Info: - Shortest register to register delay is 6.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt2\[1\] 1 REG LC_X6_Y5_N6 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y5_N6; Fanout = 31; REG Node = 'cnt2\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[1] } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.392 ns) + CELL(0.740 ns) 4.132 ns Mux41~53 2 COMB LC_X1_Y7_N5 3 " "Info: 2: + IC(3.392 ns) + CELL(0.740 ns) = 4.132 ns; Loc. = LC_X1_Y7_N5; Fanout = 3; COMB Node = 'Mux41~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.132 ns" { cnt2[1] Mux41~53 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 646 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.511 ns) 5.409 ns Mux41~55 3 COMB LC_X1_Y7_N7 1 " "Info: 3: + IC(0.766 ns) + CELL(0.511 ns) = 5.409 ns; Loc. = LC_X1_Y7_N7; Fanout = 1; COMB Node = 'Mux41~55'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { Mux41~53 Mux41~55 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 646 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.914 ns Mux41~57 4 COMB LC_X1_Y7_N8 1 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 5.914 ns; Loc. = LC_X1_Y7_N8; Fanout = 1; COMB Node = 'Mux41~57'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Mux41~55 Mux41~57 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 646 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.419 ns col_r\[3\]\$latch 5 REG LC_X1_Y7_N9 2 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 6.419 ns; Loc. = LC_X1_Y7_N9; Fanout = 2; REG Node = 'col_r\[3\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Mux41~57 col_r[3]$latch } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 25.72 % ) " "Info: Total cell delay = 1.651 ns ( 25.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.768 ns ( 74.28 % ) " "Info: Total interconnect delay = 4.768 ns ( 74.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.419 ns" { cnt2[1] Mux41~53 Mux41~55 Mux41~57 col_r[3]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.419 ns" { cnt2[1] {} Mux41~53 {} Mux41~55 {} Mux41~57 {} col_r[3]$latch {} } { 0.000ns 3.392ns 0.766ns 0.305ns 0.305ns } { 0.000ns 0.740ns 0.511ns 0.200ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 100 -1 0 } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.588 ns" { clk clktmp1 cnfrm curstate.h0 WideOr2~0 WideOr2~2 WideOr4 Mux108~24 Mux37~1 Mux37~3 col_r[3]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.588 ns" { clk {} clk~combout {} clktmp1 {} cnfrm {} curstate.h0 {} WideOr2~0 {} WideOr2~2 {} WideOr4 {} Mux108~24 {} Mux37~1 {} Mux37~3 {} col_r[3]$latch {} } { 0.000ns 0.000ns 1.738ns 3.730ns 4.330ns 2.050ns 0.755ns 1.152ns 0.820ns 2.483ns 2.455ns 3.189ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 0.511ns 0.914ns 0.511ns 0.740ns 0.740ns 0.511ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.280 ns" { clk clktmp2 cnt2[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.280 ns" { clk {} clk~combout {} clktmp2 {} cnt2[1] {} } { 0.000ns 0.000ns 1.738ns 3.167ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.419 ns" { cnt2[1] Mux41~53 Mux41~55 Mux41~57 col_r[3]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.419 ns" { cnt2[1] {} Mux41~53 {} Mux41~55 {} Mux41~57 {} col_r[3]$latch {} } { 0.000ns 3.392ns 0.766ns 0.305ns 0.305ns } { 0.000ns 0.740ns 0.511ns 0.200ns 0.200ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ld\[3\]~reg0 kbrow\[2\] clk 2.609 ns register " "Info: tsu for register \"ld\[3\]~reg0\" (data pin = \"kbrow\[2\]\", clock pin = \"clk\") is 2.609 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.119 ns + Longest pin register " "Info: + Longest pin to register delay is 11.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns kbrow\[2\] 1 PIN PIN_113 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_113; Fanout = 11; PIN Node = 'kbrow\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { kbrow[2] } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.514 ns) + CELL(0.740 ns) 5.386 ns Equal5~0 2 COMB LC_X16_Y5_N6 11 " "Info: 2: + IC(3.514 ns) + CELL(0.740 ns) = 5.386 ns; Loc. = LC_X16_Y5_N6; Fanout = 11; COMB Node = 'Equal5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.254 ns" { kbrow[2] Equal5~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.511 ns) 6.669 ns cnfrm~9 3 COMB LC_X16_Y5_N0 1 " "Info: 3: + IC(0.772 ns) + CELL(0.511 ns) = 6.669 ns; Loc. = LC_X16_Y5_N0; Fanout = 1; COMB Node = 'cnfrm~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { Equal5~0 cnfrm~9 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.511 ns) 7.953 ns cnfrm~14 4 COMB LC_X16_Y5_N5 6 " "Info: 4: + IC(0.773 ns) + CELL(0.511 ns) = 7.953 ns; Loc. = LC_X16_Y5_N5; Fanout = 6; COMB Node = 'cnfrm~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { cnfrm~9 cnfrm~14 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.923 ns) + CELL(1.243 ns) 11.119 ns ld\[3\]~reg0 5 REG LC_X16_Y7_N5 1 " "Info: 5: + IC(1.923 ns) + CELL(1.243 ns) = 11.119 ns; Loc. = LC_X16_Y7_N5; Fanout = 1; REG Node = 'ld\[3\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { cnfrm~14 ld[3]~reg0 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 128 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.137 ns ( 37.21 % ) " "Info: Total cell delay = 4.137 ns ( 37.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.982 ns ( 62.79 % ) " "Info: Total interconnect delay = 6.982 ns ( 62.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.119 ns" { kbrow[2] Equal5~0 cnfrm~9 cnfrm~14 ld[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.119 ns" { kbrow[2] {} kbrow[2]~combout {} Equal5~0 {} cnfrm~9 {} cnfrm~14 {} ld[3]~reg0 {} } { 0.000ns 0.000ns 3.514ns 0.772ns 0.773ns 1.923ns } { 0.000ns 1.132ns 0.740ns 0.511ns 0.511ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 128 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.843 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 8.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 43 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 43; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clktmp1 2 REG LC_X14_Y3_N3 35 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y3_N3; Fanout = 35; REG Node = 'clktmp1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk clktmp1 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.730 ns) + CELL(0.918 ns) 8.843 ns ld\[3\]~reg0 3 REG LC_X16_Y7_N5 1 " "Info: 3: + IC(3.730 ns) + CELL(0.918 ns) = 8.843 ns; Loc. = LC_X16_Y7_N5; Fanout = 1; REG Node = 'ld\[3\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.648 ns" { clktmp1 ld[3]~reg0 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 128 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.17 % ) " "Info: Total cell delay = 3.375 ns ( 38.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.468 ns ( 61.83 % ) " "Info: Total interconnect delay = 5.468 ns ( 61.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.843 ns" { clk clktmp1 ld[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.843 ns" { clk {} clk~combout {} clktmp1 {} ld[3]~reg0 {} } { 0.000ns 0.000ns 1.738ns 3.730ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.119 ns" { kbrow[2] Equal5~0 cnfrm~9 cnfrm~14 ld[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.119 ns" { kbrow[2] {} kbrow[2]~combout {} Equal5~0 {} cnfrm~9 {} cnfrm~14 {} ld[3]~reg0 {} } { 0.000ns 0.000ns 3.514ns 0.772ns 0.773ns 1.923ns } { 0.000ns 1.132ns 0.740ns 0.511ns 0.511ns 1.243ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.843 ns" { clk clktmp1 ld[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.843 ns" { clk {} clk~combout {} clktmp1 {} ld[3]~reg0 {} } { 0.000ns 0.000ns 1.738ns 3.730ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk cat\[6\] cat\[6\]\$latch 37.075 ns register " "Info: tco from clock \"clk\" to destination pin \"cat\[6\]\" through register \"cat\[6\]\$latch\" is 37.075 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 31.030 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 31.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 43 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 43; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clktmp1 2 REG LC_X14_Y3_N3 35 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y3_N3; Fanout = 35; REG Node = 'clktmp1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk clktmp1 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.730 ns) + CELL(1.294 ns) 9.219 ns cnfrm 3 REG LC_X16_Y5_N9 42 " "Info: 3: + IC(3.730 ns) + CELL(1.294 ns) = 9.219 ns; Loc. = LC_X16_Y5_N9; Fanout = 42; REG Node = 'cnfrm'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.024 ns" { clktmp1 cnfrm } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.330 ns) + CELL(1.294 ns) 14.843 ns curstate.d0 4 REG LC_X9_Y6_N8 3 " "Info: 4: + IC(4.330 ns) + CELL(1.294 ns) = 14.843 ns; Loc. = LC_X9_Y6_N8; Fanout = 3; REG Node = 'curstate.d0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.624 ns" { cnfrm curstate.d0 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.272 ns) + CELL(0.914 ns) 19.029 ns WideOr9~0 5 COMB LC_X9_Y8_N7 3 " "Info: 5: + IC(3.272 ns) + CELL(0.914 ns) = 19.029 ns; Loc. = LC_X9_Y8_N7; Fanout = 3; COMB Node = 'WideOr9~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.186 ns" { curstate.d0 WideOr9~0 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.903 ns) + CELL(0.511 ns) 21.443 ns WideOr0~0 6 COMB LC_X10_Y7_N6 43 " "Info: 6: + IC(1.903 ns) + CELL(0.511 ns) = 21.443 ns; Loc. = LC_X10_Y7_N6; Fanout = 43; COMB Node = 'WideOr0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.414 ns" { WideOr9~0 WideOr0~0 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.977 ns) + CELL(0.740 ns) 24.160 ns Mux103~25 7 COMB LC_X10_Y5_N5 2 " "Info: 7: + IC(1.977 ns) + CELL(0.740 ns) = 24.160 ns; Loc. = LC_X10_Y5_N5; Fanout = 2; COMB Node = 'Mux103~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { WideOr0~0 Mux103~25 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 646 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.511 ns) 25.443 ns Mux142~0 8 COMB LC_X10_Y5_N1 15 " "Info: 8: + IC(0.772 ns) + CELL(0.511 ns) = 25.443 ns; Loc. = LC_X10_Y5_N1; Fanout = 15; COMB Node = 'Mux142~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { Mux103~25 Mux142~0 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 646 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.387 ns) + CELL(0.200 ns) 31.030 ns cat\[6\]\$latch 9 REG LC_X12_Y4_N2 1 " "Info: 9: + IC(5.387 ns) + CELL(0.200 ns) = 31.030 ns; Loc. = LC_X12_Y4_N2; Fanout = 1; REG Node = 'cat\[6\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.587 ns" { Mux142~0 cat[6]$latch } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.921 ns ( 25.53 % ) " "Info: Total cell delay = 7.921 ns ( 25.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.109 ns ( 74.47 % ) " "Info: Total interconnect delay = 23.109 ns ( 74.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "31.030 ns" { clk clktmp1 cnfrm curstate.d0 WideOr9~0 WideOr0~0 Mux103~25 Mux142~0 cat[6]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "31.030 ns" { clk {} clk~combout {} clktmp1 {} cnfrm {} curstate.d0 {} WideOr9~0 {} WideOr0~0 {} Mux103~25 {} Mux142~0 {} cat[6]$latch {} } { 0.000ns 0.000ns 1.738ns 3.730ns 4.330ns 3.272ns 1.903ns 1.977ns 0.772ns 5.387ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 0.511ns 0.740ns 0.511ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.045 ns + Longest register pin " "Info: + Longest register to pin delay is 6.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cat\[6\]\$latch 1 REG LC_X12_Y4_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y4_N2; Fanout = 1; REG Node = 'cat\[6\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cat[6]$latch } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.723 ns) + CELL(2.322 ns) 6.045 ns cat\[6\] 2 PIN PIN_30 0 " "Info: 2: + IC(3.723 ns) + CELL(2.322 ns) = 6.045 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'cat\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.045 ns" { cat[6]$latch cat[6] } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 644 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 38.41 % ) " "Info: Total cell delay = 2.322 ns ( 38.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.723 ns ( 61.59 % ) " "Info: Total interconnect delay = 3.723 ns ( 61.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.045 ns" { cat[6]$latch cat[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.045 ns" { cat[6]$latch {} cat[6] {} } { 0.000ns 3.723ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "31.030 ns" { clk clktmp1 cnfrm curstate.d0 WideOr9~0 WideOr0~0 Mux103~25 Mux142~0 cat[6]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "31.030 ns" { clk {} clk~combout {} clktmp1 {} cnfrm {} curstate.d0 {} WideOr9~0 {} WideOr0~0 {} Mux103~25 {} Mux142~0 {} cat[6]$latch {} } { 0.000ns 0.000ns 1.738ns 3.730ns 4.330ns 3.272ns 1.903ns 1.977ns 0.772ns 5.387ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 0.511ns 0.740ns 0.511ns 0.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.045 ns" { cat[6]$latch cat[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.045 ns" { cat[6]$latch {} cat[6] {} } { 0.000ns 3.723ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ans\[1\] kbrow\[1\] clk 4.315 ns register " "Info: th for register \"ans\[1\]\" (data pin = \"kbrow\[1\]\", clock pin = \"clk\") is 4.315 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.843 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 43 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 43; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clktmp1 2 REG LC_X14_Y3_N3 35 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y3_N3; Fanout = 35; REG Node = 'clktmp1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk clktmp1 } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.730 ns) + CELL(0.918 ns) 8.843 ns ans\[1\] 3 REG LC_X15_Y7_N9 50 " "Info: 3: + IC(3.730 ns) + CELL(0.918 ns) = 8.843 ns; Loc. = LC_X15_Y7_N9; Fanout = 50; REG Node = 'ans\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.648 ns" { clktmp1 ans[1] } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.17 % ) " "Info: Total cell delay = 3.375 ns ( 38.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.468 ns ( 61.83 % ) " "Info: Total interconnect delay = 5.468 ns ( 61.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.843 ns" { clk clktmp1 ans[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.843 ns" { clk {} clk~combout {} clktmp1 {} ans[1] {} } { 0.000ns 0.000ns 1.738ns 3.730ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 39 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.749 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns kbrow\[1\] 1 PIN PIN_112 14 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_112; Fanout = 14; PIN Node = 'kbrow\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { kbrow[1] } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.813 ns) + CELL(0.804 ns) 4.749 ns ans\[1\] 2 REG LC_X15_Y7_N9 50 " "Info: 2: + IC(2.813 ns) + CELL(0.804 ns) = 4.749 ns; Loc. = LC_X15_Y7_N9; Fanout = 50; REG Node = 'ans\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.617 ns" { kbrow[1] ans[1] } "NODE_NAME" } } { "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" "" { Text "//Mac/Home/Desktop/数字电路设计实验 (下)/Optometer/Optometer.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 40.77 % ) " "Info: Total cell delay = 1.936 ns ( 40.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.813 ns ( 59.23 % ) " "Info: Total interconnect delay = 2.813 ns ( 59.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.749 ns" { kbrow[1] ans[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.749 ns" { kbrow[1] {} kbrow[1]~combout {} ans[1] {} } { 0.000ns 0.000ns 2.813ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.843 ns" { clk clktmp1 ans[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.843 ns" { clk {} clk~combout {} clktmp1 {} ans[1] {} } { 0.000ns 0.000ns 1.738ns 3.730ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.749 ns" { kbrow[1] ans[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.749 ns" { kbrow[1] {} kbrow[1]~combout {} ans[1] {} } { 0.000ns 0.000ns 2.813ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 23 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 19:43:23 2017 " "Info: Processing ended: Tue Nov 07 19:43:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 73 s " "Info: Quartus II Full Compilation was successful. 0 errors, 73 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
