{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665791129402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665791129414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 16:45:29 2022 " "Processing started: Fri Oct 14 16:45:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665791129414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1665791129414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1665791129414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Design Software" 0 -1 1665791130020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1665791130020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/fpga-arm-processor/sv_files/regstim.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/fpga-arm-processor/sv_files/regstim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regstim " "Found entity 1: regstim" {  } { { "../sv_files/regstim.sv" "" { Text "C:/EE469/fpga-arm-processor/sv_files/regstim.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665791140549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665791140549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/fpga-arm-processor/sv_files/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/fpga-arm-processor/sv_files/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../sv_files/register.sv" "" { Text "C:/EE469/fpga-arm-processor/sv_files/register.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665791140550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665791140550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/fpga-arm-processor/sv_files/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/fpga-arm-processor/sv_files/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../sv_files/regfile.sv" "" { Text "C:/EE469/fpga-arm-processor/sv_files/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665791140551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665791140551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/fpga-arm-processor/sv_files/mux_32x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/fpga-arm-processor/sv_files/mux_32x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32x1 " "Found entity 1: mux_32x1" {  } { { "../sv_files/mux_32x1.sv" "" { Text "C:/EE469/fpga-arm-processor/sv_files/mux_32x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665791140554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665791140554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/fpga-arm-processor/sv_files/mux_16x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/fpga-arm-processor/sv_files/mux_16x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16x1 " "Found entity 1: mux_16x1" {  } { { "../sv_files/mux_16x1.sv" "" { Text "C:/EE469/fpga-arm-processor/sv_files/mux_16x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665791140556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665791140556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/fpga-arm-processor/sv_files/mux_8x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/fpga-arm-processor/sv_files/mux_8x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1 " "Found entity 1: mux_8x1" {  } { { "../sv_files/mux_8x1.sv" "" { Text "C:/EE469/fpga-arm-processor/sv_files/mux_8x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665791140557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665791140557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/fpga-arm-processor/sv_files/mux_4x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/fpga-arm-processor/sv_files/mux_4x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "../sv_files/mux_4x1.sv" "" { Text "C:/EE469/fpga-arm-processor/sv_files/mux_4x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665791140559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665791140559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/fpga-arm-processor/sv_files/mux_2x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ee469/fpga-arm-processor/sv_files/mux_2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "../sv_files/mux_2x1.sv" "" { Text "C:/EE469/fpga-arm-processor/sv_files/mux_2x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665791140561 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2x1_testbench " "Found entity 2: mux_2x1_testbench" {  } { { "../sv_files/mux_2x1.sv" "" { Text "C:/EE469/fpga-arm-processor/sv_files/mux_2x1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665791140561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665791140561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/fpga-arm-processor/sv_files/enabled_decoder_5x32.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ee469/fpga-arm-processor/sv_files/enabled_decoder_5x32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enabled_decoder_5x32 " "Found entity 1: enabled_decoder_5x32" {  } { { "../sv_files/enabled_decoder_5x32.sv" "" { Text "C:/EE469/fpga-arm-processor/sv_files/enabled_decoder_5x32.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665791140564 ""} { "Info" "ISGN_ENTITY_NAME" "2 enabled_decoder_5x32_testbench " "Found entity 2: enabled_decoder_5x32_testbench" {  } { { "../sv_files/enabled_decoder_5x32.sv" "" { Text "C:/EE469/fpga-arm-processor/sv_files/enabled_decoder_5x32.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665791140564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665791140564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/fpga-arm-processor/sv_files/decoder_3x8.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ee469/fpga-arm-processor/sv_files/decoder_3x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3x8 " "Found entity 1: decoder_3x8" {  } { { "../sv_files/decoder_3x8.sv" "" { Text "C:/EE469/fpga-arm-processor/sv_files/decoder_3x8.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665791140565 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_3x8_testbench " "Found entity 2: decoder_3x8_testbench" {  } { { "../sv_files/decoder_3x8.sv" "" { Text "C:/EE469/fpga-arm-processor/sv_files/decoder_3x8.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665791140565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665791140565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/fpga-arm-processor/sv_files/d_ff_en.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ee469/fpga-arm-processor/sv_files/d_ff_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff_en " "Found entity 1: d_ff_en" {  } { { "../sv_files/d_ff_en.sv" "" { Text "C:/EE469/fpga-arm-processor/sv_files/d_ff_en.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665791140567 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_ff_en_testbench " "Found entity 2: d_ff_en_testbench" {  } { { "../sv_files/d_ff_en.sv" "" { Text "C:/EE469/fpga-arm-processor/sv_files/d_ff_en.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665791140567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665791140567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/fpga-arm-processor/sv_files/d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/fpga-arm-processor/sv_files/d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "../sv_files/d_ff.sv" "" { Text "C:/EE469/fpga-arm-processor/sv_files/d_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665791140569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665791140569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/fpga-arm-processor/sv_files/multiplexor.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ee469/fpga-arm-processor/sv_files/multiplexor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "../sv_files/multiplexor.sv" "" { Text "C:/EE469/fpga-arm-processor/sv_files/multiplexor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665791140570 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplexor_testbench " "Found entity 2: multiplexor_testbench" {  } { { "../sv_files/multiplexor.sv" "" { Text "C:/EE469/fpga-arm-processor/sv_files/multiplexor.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665791140570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665791140570 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regstim " "Elaborating entity \"regstim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1665791140612 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "regstim.sv(23) " "Verilog HDL warning at regstim.sv(23): ignoring unsupported system task" {  } { { "../sv_files/regstim.sv" "" { Text "C:/EE469/fpga-arm-processor/sv_files/regstim.sv" 23 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1665791140613 "|regstim"}
{ "Error" "EVRFX_VERI_NON_CONST_LOOP" "250 regstim.sv(27) " "Verilog HDL Loop Statement error at regstim.sv(27): loop with non-constant loop condition must terminate within 250 iterations" {  } { { "../sv_files/regstim.sv" "" { Text "C:/EE469/fpga-arm-processor/sv_files/regstim.sv" 27 0 0 } }  } 0 10119 "Verilog HDL Loop Statement error at %2!s!: loop with non-constant loop condition must terminate within %1!d! iterations" 0 0 "Design Software" 0 -1 1665791140614 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "clk regstim.sv(25) " "Verilog HDL warning at regstim.sv(25): initial value for variable clk should be constant" {  } { { "../sv_files/regstim.sv" "" { Text "C:/EE469/fpga-arm-processor/sv_files/regstim.sv" 25 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1665791140614 "|regstim"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1665791140614 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/EE469/fpga-arm-processor/Lab1_files/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/EE469/fpga-arm-processor/Lab1_files/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1665791140644 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665791140659 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 14 16:45:40 2022 " "Processing ended: Fri Oct 14 16:45:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665791140659 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665791140659 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665791140659 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1665791140659 ""}
