Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/ProgramFile/VIVADO18/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto be1a3f5ff85f4060a9a9dc98b65d9bdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_sm3_TB_behav xil_defaultlib.SIM_sm3_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_Extend
Compiling module xil_defaultlib.iterator_module
Compiling module xil_defaultlib.SM3_Encrypt(PARALLEL_NUM=32)
Compiling module xil_defaultlib.SIM_sm3_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot SIM_sm3_TB_behav
