{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 15401, "design__instance__area": 134182, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 153, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.012823, "power__switching__total": 0.00411644, "power__leakage__total": 5.94544e-08, "power__total": 0.0169395, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.274642, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.278064, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.307742, "timing__setup__ws__corner:nom_tt_025C_1v80": 3.32243, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 16423, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 220, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 51, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.5130757075534803, "timing__setup__ws__corner:nom_ss_100C_1v60": -39.83612841239546, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -9204.910644474492, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -39.83612841239546, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 2376, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -3.904072, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 2320, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 9825, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 220, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 30, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0, "timing__hold__ws__corner:nom_ff_n40C_1v95": -0.0018048202332378801, "timing__setup__ws__corner:nom_ff_n40C_1v95": -12.851409189471665, "timing__hold__tns__corner:nom_ff_n40C_1v95": -0.0018048202332378801, "timing__setup__tns__corner:nom_ff_n40C_1v95": -404.6882339337679, "timing__hold__wns__corner:nom_ff_n40C_1v95": -0.0018048202332378801, "timing__setup__wns__corner:nom_ff_n40C_1v95": -12.851409189471665, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 1, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": -0.001805, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 1, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 32, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 153, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.274642, "clock__skew__worst_setup": 0.278064, "timing__hold__ws": 0.307742, "timing__setup__ws": 3.32243, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 1000000000000000000000000000000, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 1000000000000000000000000000000, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 468.445 479.165", "design__core__bbox": "5.52 10.88 462.76 467.84", "flow__warnings__count": 0, "flow__errors__count": 0, "design__io": 78, "design__die__area": 224462, "design__core__area": 208940, "design__instance__count__stdcell": 15401, "design__instance__area__stdcell": 134182, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.642204, "design__instance__utilization__stdcell": 0.642204, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 9104888, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 178636, "design__instance__displacement__mean": 11.351, "design__instance__displacement__max": 126.46, "route__wirelength__estimated": 549210, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2363}