<BaliSimProject version="1.3" path="timing_controller" stage="2" language="0" name="post_par" simType="Active-HDL">
    <Source worklib="" path="timing_controller/timing_controller_timing_controller_vho.vho" type="VHDL" include="none"/>
    <Source worklib="" path="../../../../Users/AndrewPC1/Documents/Work/fpga/pattern_generator/uController_tb.vhd" type="none" include="none"/>
    <Source worklib="" path="timing_controller/timing_controller_timing_controller_vho.sdf" type="VHDL" include="none"/>
    <Sdf path="timing_controller/timing_controller_timing_controller_vho.sdf"/>
    <SimLib value="pmi_work ovi_machxo2"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="/" language="VHDL" name="CFG_TB_UCONTROLROICCLK"/>
</BaliSimProject>
