Warning (10268): Verilog HDL information at tiles.v(201): always construct contains both blocking and non-blocking assignments File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 201
Info (10281): Verilog HDL Declaration information at tiles.v(138): object "start" differs only in case from object "START" in the same scope File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 138
Info (10281): Verilog HDL Declaration information at tiles.v(116): object "pause" differs only in case from object "PAUSE" in the same scope File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 116
