// Seed: 648526560
module module_0;
  assign id_1[1] = id_1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    output wire  id_1,
    input  wire  id_2,
    input  wire  id_3,
    input  tri0  id_4,
    input  wor   id_5,
    input  tri0  id_6,
    input  logic id_7
);
  id_9 :
  assert property (@(posedge 1) id_7)
  else begin : LABEL_0
    id_9 <= 1;
  end
  assign id_1 = id_6;
  assign id_1 = id_0;
  module_0 modCall_1 ();
  always deassign id_1;
  wire id_10;
endmodule
module module_2 (
    output tri1 id_0,
    input wire id_1,
    output supply0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    output supply1 id_5,
    input tri id_6,
    input wand id_7,
    output wire id_8,
    input tri0 id_9,
    output wire id_10,
    output wire id_11,
    input wand id_12,
    input tri0 id_13,
    input tri id_14,
    input supply0 id_15,
    input wire id_16,
    input tri1 id_17
);
  wire id_19;
  assign id_0 = 1;
  module_0 modCall_1 ();
endmodule
