
*** Running vivado
    with args -log Complete_Chip.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Complete_Chip.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Complete_Chip.tcl -notrace
Command: synth_design -top Complete_Chip -part xc7a100tfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 263.461 ; gain = 93.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Complete_Chip' [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/new/Complete_Chip.vhd:14]
INFO: [Synth 8-3491] module 'RAM_A' declared at 'C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/realtime/RAM_A_stub.vhdl:5' bound to instance 'RAM_IN' of component 'RAM_A' [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/new/Complete_Chip.vhd:102]
INFO: [Synth 8-638] synthesizing module 'RAM_A' [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/realtime/RAM_A_stub.vhdl:16]
INFO: [Synth 8-3491] module 'Converter' declared at 'C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/new/Converter.vhd:3' bound to instance 'Conv' of component 'Converter' [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/new/Complete_Chip.vhd:103]
INFO: [Synth 8-638] synthesizing module 'Converter' [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/new/Converter.vhd:14]
INFO: [Synth 8-3491] module 'Red_Mult' declared at 'C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/realtime/Red_Mult_stub.vhdl:5' bound to instance 'MultiRed' of component 'Red_Mult' [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/new/Converter.vhd:86]
INFO: [Synth 8-638] synthesizing module 'Red_Mult' [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/realtime/Red_Mult_stub.vhdl:15]
INFO: [Synth 8-3491] module 'Green_Mult' declared at 'C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/realtime/Green_Mult_stub.vhdl:5' bound to instance 'MultiGreen' of component 'Green_Mult' [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/new/Converter.vhd:87]
INFO: [Synth 8-638] synthesizing module 'Green_Mult' [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/realtime/Green_Mult_stub.vhdl:15]
INFO: [Synth 8-3491] module 'Adder' declared at 'C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/realtime/Adder_stub.vhdl:5' bound to instance 'Adder1' of component 'Adder' [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/new/Converter.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/realtime/Adder_stub.vhdl:16]
INFO: [Synth 8-3491] module 'Blue_Mult' declared at 'C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/realtime/Blue_Mult_stub.vhdl:5' bound to instance 'MultiBlue' of component 'Blue_Mult' [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/new/Converter.vhd:89]
INFO: [Synth 8-638] synthesizing module 'Blue_Mult' [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/realtime/Blue_Mult_stub.vhdl:15]
INFO: [Synth 8-3491] module 'Reg_16bit' declared at 'C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/new/Reg_16bit.vhd:4' bound to instance 'Register_16Bit' of component 'Reg_16bit' [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/new/Converter.vhd:90]
INFO: [Synth 8-638] synthesizing module 'Reg_16bit' [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/new/Reg_16bit.vhd:12]
WARNING: [Synth 8-614] signal 'CLK' is read in the process but is not in the sensitivity list [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/new/Reg_16bit.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Reg_16bit' (1#1) [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/new/Reg_16bit.vhd:12]
INFO: [Synth 8-3491] module 'Adder2' declared at 'C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/realtime/Adder2_stub.vhdl:5' bound to instance 'Adder_2' of component 'Adder2' [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/new/Converter.vhd:91]
INFO: [Synth 8-638] synthesizing module 'Adder2' [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/realtime/Adder2_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'Converter' (2#1) [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/new/Converter.vhd:14]
INFO: [Synth 8-3491] module 'RAM_B' declared at 'C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/realtime/RAM_B_stub.vhdl:5' bound to instance 'RAM_OUT' of component 'RAM_B' [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/new/Complete_Chip.vhd:104]
INFO: [Synth 8-638] synthesizing module 'RAM_B' [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/realtime/RAM_B_stub.vhdl:16]
INFO: [Synth 8-3491] module 'Address_Counter' declared at 'C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/realtime/Address_Counter_stub.vhdl:5' bound to instance 'Add_A_Count' of component 'Address_Counter' [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/new/Complete_Chip.vhd:105]
INFO: [Synth 8-638] synthesizing module 'Address_Counter' [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/realtime/Address_Counter_stub.vhdl:15]
INFO: [Synth 8-3491] module 'Address_Counter' declared at 'C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/realtime/Address_Counter_stub.vhdl:5' bound to instance 'Add_B_Count' of component 'Address_Counter' [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/new/Complete_Chip.vhd:106]
INFO: [Synth 8-3491] module 'FSM' declared at 'C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/new/FSM.vhd:6' bound to instance 'F_S_M' of component 'FSM' [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/new/Complete_Chip.vhd:107]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/new/FSM.vhd:22]
WARNING: [Synth 8-614] signal 'START' is read in the process but is not in the sensitivity list [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/new/FSM.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'FSM' (3#1) [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/new/FSM.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Complete_Chip' (4#1) [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/new/Complete_Chip.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 299.762 ; gain = 129.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 299.762 ; gain = 129.375
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/dcp/RAM_A_in_context.xdc] for cell 'RAM_IN'
Finished Parsing XDC File [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/dcp/RAM_A_in_context.xdc] for cell 'RAM_IN'
Parsing XDC File [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/dcp_2/RAM_B_in_context.xdc] for cell 'RAM_OUT'
Finished Parsing XDC File [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/dcp_2/RAM_B_in_context.xdc] for cell 'RAM_OUT'
Parsing XDC File [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/dcp_3/Red_Mult_in_context.xdc] for cell 'Conv/MultiRed'
Finished Parsing XDC File [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/dcp_3/Red_Mult_in_context.xdc] for cell 'Conv/MultiRed'
Parsing XDC File [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/dcp_4/Green_Mult_in_context.xdc] for cell 'Conv/MultiGreen'
Finished Parsing XDC File [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/dcp_4/Green_Mult_in_context.xdc] for cell 'Conv/MultiGreen'
Parsing XDC File [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/dcp_5/Blue_Mult_in_context.xdc] for cell 'Conv/MultiBlue'
Finished Parsing XDC File [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/dcp_5/Blue_Mult_in_context.xdc] for cell 'Conv/MultiBlue'
Parsing XDC File [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/dcp_6/Adder_in_context.xdc] for cell 'Conv/Adder1'
Finished Parsing XDC File [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/dcp_6/Adder_in_context.xdc] for cell 'Conv/Adder1'
Parsing XDC File [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/dcp_7/Address_Counter_in_context.xdc] for cell 'Add_A_Count'
Finished Parsing XDC File [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/dcp_7/Address_Counter_in_context.xdc] for cell 'Add_A_Count'
Parsing XDC File [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/dcp_7/Address_Counter_in_context.xdc] for cell 'Add_B_Count'
Finished Parsing XDC File [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/dcp_7/Address_Counter_in_context.xdc] for cell 'Add_B_Count'
Parsing XDC File [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/dcp_8/Adder2_in_context.xdc] for cell 'Conv/Adder_2'
Finished Parsing XDC File [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/.Xil/Vivado-5892-/dcp_8/Adder2_in_context.xdc] for cell 'Conv/Adder_2'
Parsing XDC File [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/constrs_1/new/Const1.xdc]
Finished Parsing XDC File [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/constrs_1/new/Const1.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 582.543 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context implementation of instance 'Add_A_Count' at clock pin 'CLK' is different from the actual clock period '10.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context implementation of instance 'Add_B_Count' at clock pin 'CLK' is different from the actual clock period '10.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context implementation of instance 'RAM_IN' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context implementation of instance 'RAM_OUT' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context implementation of instance 'Conv/MultiBlue' at clock pin 'CLK' is different from the actual clock period '10.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context implementation of instance 'Conv/MultiGreen' at clock pin 'CLK' is different from the actual clock period '10.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context implementation of instance 'Conv/MultiRed' at clock pin 'CLK' is different from the actual clock period '10.000', this can result in different implementation results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 582.543 ; gain = 412.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 582.543 ; gain = 412.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 582.543 ; gain = 412.156
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'FSM'
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
                      s5 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 582.543 ; gain = 412.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	  11 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Reg_16bit 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module FSM 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 582.543 ; gain = 412.156
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 582.543 ; gain = 412.156
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 582.543 ; gain = 412.156

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 582.543 ; gain = 412.156
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 582.543 ; gain = 412.156

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 582.543 ; gain = 412.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 582.543 ; gain = 412.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 585.348 ; gain = 414.961
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 585.348 ; gain = 414.961

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 585.348 ; gain = 414.961
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 585.348 ; gain = 414.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 585.348 ; gain = 414.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 585.348 ; gain = 414.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 585.348 ; gain = 414.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 585.348 ; gain = 414.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 585.348 ; gain = 414.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |RAM_A           |         1|
|2     |RAM_B           |         1|
|3     |Address_Counter |         2|
|4     |Red_Mult        |         1|
|5     |Green_Mult      |         1|
|6     |Adder           |         1|
|7     |Blue_Mult       |         1|
|8     |Adder2          |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |Adder2_bbox            |     1|
|2     |Adder_bbox             |     1|
|3     |Address_Counter_bbox   |     1|
|4     |Address_Counter_bbox_0 |     1|
|5     |Blue_Mult_bbox         |     1|
|6     |Green_Mult_bbox        |     1|
|7     |RAM_A_bbox             |     1|
|8     |RAM_B_bbox             |     1|
|9     |Red_Mult_bbox          |     1|
|10    |BUFG                   |     1|
|11    |LUT2                   |     1|
|12    |LUT3                   |     5|
|13    |LUT4                   |     7|
|14    |LUT5                   |     2|
|15    |LUT6                   |     5|
|16    |FDCE                   |     3|
|17    |FDRE                   |    13|
|18    |IBUF                   |     3|
|19    |OBUF                   |     8|
+------+-----------------------+------+

Report Instance Areas: 
+------+-------------------+----------+------+
|      |Instance           |Module    |Cells |
+------+-------------------+----------+------+
|1     |top                |          |   180|
|2     |  Conv             |Converter |    89|
|3     |    Register_16Bit |Reg_16bit |    13|
|4     |  F_S_M            |FSM       |    23|
+------+-------------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 585.348 ; gain = 414.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 585.348 ; gain = 104.934
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 585.348 ; gain = 414.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 585.348 ; gain = 394.926
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 585.348 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 15 12:46:29 2016...
