From df01f883c9e749f1eb3efbd69279e5ddcc6e21bb Mon Sep 17 00:00:00 2001
From: Ondrej Spacek <ondrej.spacek@nxp.com>
Date: Mon, 1 Feb 2021 12:34:23 +0100
Subject: [PATCH 54/78] dts: s32-gen1: Add timestamp clock to kernel.

Issue: ALB-6407
Signed-off-by: Ondrej Spacek <ondrej.spacek@nxp.com>
---
 include/dt-bindings/clock/s32gen1-clock.h | 94 ++++++++++++-----------
 1 file changed, 48 insertions(+), 46 deletions(-)

diff --git a/include/dt-bindings/clock/s32gen1-clock.h b/include/dt-bindings/clock/s32gen1-clock.h
index ef5712fd2f57..2f7b360964db 100644
--- a/include/dt-bindings/clock/s32gen1-clock.h
+++ b/include/dt-bindings/clock/s32gen1-clock.h
@@ -1,5 +1,5 @@
 /*
- * Copyright 2018,2020 NXP
+ * Copyright 2018,2020-2021 NXP
  *
  * This program is free software; you can redistribute it and/or modify
  * it under the terms of the GNU General Public License as published by
@@ -85,60 +85,62 @@
 #define	S32GEN1_CLK_GMAC_0_TX			S32GEN1_CLK(56)
 #define	S32GEN1_CLK_GMAC_0_RX_SEL		S32GEN1_CLK(57)
 #define	S32GEN1_CLK_GMAC_0_RX			S32GEN1_CLK(58)
+#define	S32GEN1_CLK_GMAC_0_TS_SEL		S32GEN1_CLK(59)
+#define	S32GEN1_CLK_GMAC_0_TS			S32GEN1_CLK(60)
 /* A53 Clock */
-#define	S32GEN1_CLK_A53				S32GEN1_CLK(59)
-#define	S32GEN1_CLK_A53_DIV2			S32GEN1_CLK(60)
-#define	S32GEN1_CLK_A53_DIV10			S32GEN1_CLK(61)
+#define	S32GEN1_CLK_A53				S32GEN1_CLK(61)
+#define	S32GEN1_CLK_A53_DIV2			S32GEN1_CLK(62)
+#define	S32GEN1_CLK_A53_DIV10			S32GEN1_CLK(63)
 /* QSPI Clock*/
-#define S32GEN1_CLK_QSPI_SEL			S32GEN1_CLK(62)
-#define S32GEN1_CLK_QSPI_2X			S32GEN1_CLK(63)
-#define S32GEN1_CLK_QSPI_1X			S32GEN1_CLK(64)
+#define S32GEN1_CLK_QSPI_SEL			S32GEN1_CLK(64)
+#define S32GEN1_CLK_QSPI_2X			S32GEN1_CLK(65)
+#define S32GEN1_CLK_QSPI_1X			S32GEN1_CLK(66)
 /* ACCEL_3 (SPT) Clock */
-#define S32GEN1_CLK_ACCEL_3			S32GEN1_CLK(65)
-#define S32GEN1_CLK_ACCEL_3_DIV3		S32GEN1_CLK(66)
+#define S32GEN1_CLK_ACCEL_3			S32GEN1_CLK(67)
+#define S32GEN1_CLK_ACCEL_3_DIV3		S32GEN1_CLK(68)
 /* ACCEL_4 (LAX) Clock */
-#define S32GEN1_CLK_ACCEL_4			S32GEN1_CLK(67)
+#define S32GEN1_CLK_ACCEL_4			S32GEN1_CLK(69)
 /* SerDes Clocks */
-#define	S32GEN1_CLK_SERDES_INT_REF		S32GEN1_CLK(68)
-#define	S32GEN1_CLK_SERDES_EXT_REF		S32GEN1_CLK(69)
-#define	S32GEN1_CLK_SERDES_0_LANE_0		S32GEN1_CLK(70)
-#define	S32GEN1_CLK_SERDES_0_LANE_1		S32GEN1_CLK(71)
-#define	S32GEN1_CLK_SERDES_1_LANE_0		S32GEN1_CLK(72)
-#define	S32GEN1_CLK_SERDES_1_LANE_1		S32GEN1_CLK(73)
+#define	S32GEN1_CLK_SERDES_INT_REF		S32GEN1_CLK(70)
+#define	S32GEN1_CLK_SERDES_EXT_REF		S32GEN1_CLK(71)
+#define	S32GEN1_CLK_SERDES_0_LANE_0		S32GEN1_CLK(72)
+#define	S32GEN1_CLK_SERDES_0_LANE_1		S32GEN1_CLK(73)
+#define	S32GEN1_CLK_SERDES_1_LANE_0		S32GEN1_CLK(74)
+#define	S32GEN1_CLK_SERDES_1_LANE_1		S32GEN1_CLK(75)
 /* PFE Clocks */
-#define	S32GEN1_CLK_PFE_PE_SEL			S32GEN1_CLK(74)
-#define	S32GEN1_CLK_PFE_PE			S32GEN1_CLK(75)
-#define	S32GEN1_CLK_PFE_SYS			S32GEN1_CLK(76)
-#define	S32GEN1_CLK_PFE_EMAC_0_TX_SEL		S32GEN1_CLK(77)
-#define	S32GEN1_CLK_PFE_EMAC_0_TX		S32GEN1_CLK(78)
-#define	S32GEN1_CLK_PFE_EMAC_0_RX_SEL		S32GEN1_CLK(79)
-#define	S32GEN1_CLK_PFE_EMAC_0_RX		S32GEN1_CLK(80)
-#define	S32GEN1_CLK_PFE_EMAC_1_TX_SEL		S32GEN1_CLK(81)
-#define	S32GEN1_CLK_PFE_EMAC_1_TX		S32GEN1_CLK(82)
-#define	S32GEN1_CLK_PFE_EMAC_1_RX_SEL		S32GEN1_CLK(83)
-#define	S32GEN1_CLK_PFE_EMAC_1_RX		S32GEN1_CLK(84)
-#define	S32GEN1_CLK_PFE_EMAC_2_TX_SEL		S32GEN1_CLK(85)
-#define	S32GEN1_CLK_PFE_EMAC_2_TX		S32GEN1_CLK(86)
-#define	S32GEN1_CLK_PFE_EMAC_2_RX_SEL		S32GEN1_CLK(87)
-#define	S32GEN1_CLK_PFE_EMAC_2_RX		S32GEN1_CLK(88)
+#define	S32GEN1_CLK_PFE_PE_SEL			S32GEN1_CLK(76)
+#define	S32GEN1_CLK_PFE_PE			S32GEN1_CLK(77)
+#define	S32GEN1_CLK_PFE_SYS			S32GEN1_CLK(78)
+#define	S32GEN1_CLK_PFE_EMAC_0_TX_SEL		S32GEN1_CLK(79)
+#define	S32GEN1_CLK_PFE_EMAC_0_TX		S32GEN1_CLK(80)
+#define	S32GEN1_CLK_PFE_EMAC_0_RX_SEL		S32GEN1_CLK(81)
+#define	S32GEN1_CLK_PFE_EMAC_0_RX		S32GEN1_CLK(82)
+#define	S32GEN1_CLK_PFE_EMAC_1_TX_SEL		S32GEN1_CLK(83)
+#define	S32GEN1_CLK_PFE_EMAC_1_TX		S32GEN1_CLK(84)
+#define	S32GEN1_CLK_PFE_EMAC_1_RX_SEL		S32GEN1_CLK(85)
+#define	S32GEN1_CLK_PFE_EMAC_1_RX		S32GEN1_CLK(86)
+#define	S32GEN1_CLK_PFE_EMAC_2_TX_SEL		S32GEN1_CLK(87)
+#define	S32GEN1_CLK_PFE_EMAC_2_TX		S32GEN1_CLK(88)
+#define	S32GEN1_CLK_PFE_EMAC_2_RX_SEL		S32GEN1_CLK(89)
+#define	S32GEN1_CLK_PFE_EMAC_2_RX		S32GEN1_CLK(90)
 /* PER Clock */
-#define	S32GEN1_CLK_PER_SEL			S32GEN1_CLK(89)
-#define	S32GEN1_CLK_PER				S32GEN1_CLK(90)
+#define	S32GEN1_CLK_PER_SEL			S32GEN1_CLK(91)
+#define	S32GEN1_CLK_PER				S32GEN1_CLK(92)
 /* FTM clocks */
-#define	S32GEN1_CLK_FTM0_REF_SEL		S32GEN1_CLK(91)
-#define	S32GEN1_CLK_FTM0_REF			S32GEN1_CLK(92)
-#define	S32GEN1_CLK_FTM1_REF_SEL		S32GEN1_CLK(93)
-#define	S32GEN1_CLK_FTM1_REF			S32GEN1_CLK(94)
+#define	S32GEN1_CLK_FTM0_REF_SEL		S32GEN1_CLK(93)
+#define	S32GEN1_CLK_FTM0_REF			S32GEN1_CLK(94)
+#define	S32GEN1_CLK_FTM1_REF_SEL		S32GEN1_CLK(95)
+#define	S32GEN1_CLK_FTM1_REF			S32GEN1_CLK(96)
 /* GMAC1 Clock */
-#define	S32GEN1_CLK_GMAC_1_TX_SEL		S32GEN1_CLK(95)
-#define	S32GEN1_CLK_GMAC_1_TX			S32GEN1_CLK(96)
+#define	S32GEN1_CLK_GMAC_1_TX_SEL		S32GEN1_CLK(97)
+#define	S32GEN1_CLK_GMAC_1_TX			S32GEN1_CLK(98)
 /* Partition blocks */
-#define S32GEN1_CLK_SDHC_PART_BLOCK		S32GEN1_CLK(97)
-#define S32GEN1_CLK_DDR_PART_BLOCK		S32GEN1_CLK(98)
-#define S32GEN1_CLK_PFE0_TX_PART_BLOCK		S32GEN1_CLK(99)
-#define S32GEN1_CLK_PFE1_TX_PART_BLOCK		S32GEN1_CLK(100)
-#define S32GEN1_CLK_PFE2_TX_PART_BLOCK		S32GEN1_CLK(101)
-#define S32GEN1_CLK_PFE_SYS_PART_BLOCK		S32GEN1_CLK(102)
+#define S32GEN1_CLK_SDHC_PART_BLOCK		S32GEN1_CLK(99)
+#define S32GEN1_CLK_DDR_PART_BLOCK		S32GEN1_CLK(100)
+#define S32GEN1_CLK_PFE0_TX_PART_BLOCK		S32GEN1_CLK(101)
+#define S32GEN1_CLK_PFE1_TX_PART_BLOCK		S32GEN1_CLK(102)
+#define S32GEN1_CLK_PFE2_TX_PART_BLOCK		S32GEN1_CLK(103)
+#define S32GEN1_CLK_PFE_SYS_PART_BLOCK		S32GEN1_CLK(104)
 
-#define	S32GEN1_CLK_END				S32GEN1_CLK(103)
+#define	S32GEN1_CLK_END				S32GEN1_CLK(105)
 #endif /* __DT_BINDINGS_CLOCK_S32GEN1_H */
-- 
2.25.1

