
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source F:/RESEARCH/vlsid_2015/APUF_Cliassic/MacroDesign/isePrj/pa.fromNetlist.tcl
# create_project -name isePrj -dir "F:/RESEARCH/vlsid_2015/APUF_Cliassic/MacroDesign/isePrj/planAhead_run_2" -part xc7a100tcsg324-3
create_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 408.137 ; gain = 59.031
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "F:/RESEARCH/vlsid_2015/APUF_Cliassic/MacroDesign/isePrj/apufClassic_hm_test.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {F:/RESEARCH/vlsid_2015/APUF_Cliassic/MacroDesign/isePrj} {../src/verilog/myLibrary} }
# set_property target_constrs_file "F:/RESEARCH/vlsid_2015/APUF_Cliassic/MacroDesign/src/ucf/apuf_top.ucf" [current_fileset -constrset]
Adding file 'F:/RESEARCH/vlsid_2015/APUF_Cliassic/MacroDesign/src/ucf/apuf_top.ucf' to fileset 'constrs_1'
# add_files [list {F:/RESEARCH/vlsid_2015/APUF_Cliassic/MacroDesign/src/ucf/apuf_top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design apufClassic_hm_test.ngc ...
WARNING:NetListWriters:298 - No output is written to apufClassic_hm_test.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file apufClassic_hm_test.edif ...
ngc2edif: Total memory usage is 78436 kilobytes

Parsing EDIF File [./planAhead_run_2/isePrj.data/cache/apufClassic_hm_test_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/isePrj.data/cache/apufClassic_hm_test_ngc_zx.edif]
CRITICAL WARNING: [Designutils 20-1022] Could not resolve non-primitive black box cell 'apufClassic_64_hm' instantiated in module 'APUF'.
Resolution: File names need to match cell names: an EDIF definition will be found in apufClassic_64_hm.edf; a HDL definition may be placed in any Verilog/VHDL file.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [F:/RESEARCH/vlsid_2015/APUF_Cliassic/MacroDesign/src/ucf/apuf_top.ucf]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'APUF' at site SLICE_X2Y1, APUF is not a leaf level instance [F:/RESEARCH/vlsid_2015/APUF_Cliassic/MacroDesign/src/ucf/apuf_top.ucf:1]
Finished Parsing UCF File [F:/RESEARCH/vlsid_2015/APUF_Cliassic/MacroDesign/src/ucf/apuf_top.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 6ac6b70b
link_design: Time (s): elapsed = 00:00:50 . Memory (MB): peak = 792.688 ; gain = 373.191
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Dec 25 02:10:26 2014...
INFO: [Common 17-83] Releasing license: PlanAhead
