// Seed: 1313301544
module module_0 ();
  tri1 id_1;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_21 = 32'd30,
    parameter id_25 = 32'd93
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    _id_21,
    id_22,
    id_23,
    id_24,
    _id_25
);
  input wire _id_25;
  inout wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire _id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  wire id_26;
  logic [id_25 : (  1  )] id_27;
  ;
endmodule
