

================================================================
== Synthesis Summary Report of 'pointpillars_cnn'
================================================================
+ General Information: 
    * Date:           Tue Jan 13 02:10:35 2026
    * Version:        2025.2 (Build 6295257 on Nov 14 2025)
    * Project:        object_detector
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: kintexu
    * Target device:  xcku025-ffva1156-2-e
    

* Performance & Resource Estimates: 
+---------------------------------------------------------------------------------+--------+---------------------+----------+---------+------+----------+----------+-----------+--------+-----------+----------+--------------+--------------+-----+
|                                     Modules                                     |  Issue |                     | Iteration|         | Trip |          |        Latency       |        |           |          |              |              |     |
|                                     & Loops                                     |  Type  |    Violation Type   |  Latency | Interval| Count| Pipelined| (cycles) |    (ns)   |  Slack |   BRAM    |    DSP   |      FF      |      LUT     | URAM|
+---------------------------------------------------------------------------------+--------+---------------------+----------+---------+------+----------+----------+-----------+--------+-----------+----------+--------------+--------------+-----+
|+ pointpillars_cnn                                                               |  Timing|                    -|         -|        -|     -|        no|         -|          -|  -45.42|  576 (80%)|   67 (5%)|  100260 (34%)|  141294 (97%)|    -|
| + pointpillars_cnn_Pipeline_VITIS_LOOP_169_1_VITIS_LOOP_170_2                   |       -|                    -|         -|        -|     -|       yes|      4098|  4.098e+04|    2.32|          -|         -|      29 (~0%)|     161 (~0%)|    -|
|  o VITIS_LOOP_169_1_VITIS_LOOP_170_2                                            |       -|                    -|         1|        1|  4096|       yes|      4096|  4.096e+04|    7.30|          -|         -|             -|             -|    -|
| + pointpillars_cnn_Pipeline_VITIS_LOOP_180_3                                    |  Timing|                    -|         -|        -|     -|       yes|         -|          -|  -45.42|          -|   6 (~0%)|     3243 (1%)|    10263 (7%)|    -|
|  o VITIS_LOOP_180_3                                                             |      II|  Resource Limitation|        32|        4|     -|       yes|         -|          -|    7.30|          -|         -|             -|             -|    -|
| + pointpillars_cnn_Pipeline_VITIS_LOOP_203_4_VITIS_LOOP_204_5                   |       -|                    -|         -|        -|     -|       yes|      4116|  4.116e+04|    0.24|          -|  10 (~0%)|    1726 (~0%)|     4589 (3%)|    -|
|  o VITIS_LOOP_203_4_VITIS_LOOP_204_5                                            |       -|                    -|        20|        1|  4096|       yes|      4114|  4.114e+04|    7.30|          -|         -|             -|             -|    -|
| + conv2d                                                                        |       -|                    -|         -|    62625|     -|        no|     62625|  6.262e+05|    0.00|          -|   36 (3%)|     7904 (2%)|     5418 (3%)|    -|
|  o VITIS_LOOP_54_1                                                              |       -|                    -|      3914|        -|    16|        no|     62624|  6.262e+05|    7.30|          -|         -|             -|             -|    -|
|   + conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3                             |       -|                    -|         -|        -|     -|       yes|      3894|  3.894e+04|    0.67|          -|   36 (3%)|    1957 (~0%)|     3353 (2%)|    -|
|    o VITIS_LOOP_55_2_VITIS_LOOP_56_3                                            |       -|                    -|        50|        1|  3844|       yes|      3892|  3.892e+04|    7.30|          -|         -|             -|             -|    -|
| + pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2                   |       -|                    -|         -|        -|     -|       yes|     32787|  3.279e+05|    0.00|          -|  11 (~0%)|    2692 (~0%)|     6483 (4%)|    -|
|  o VITIS_LOOP_118_1_VITIS_LOOP_119_2                                            |      II|  Resource Limitation|        26|        8|  4096|       yes|     32785|  3.278e+05|    7.30|          -|         -|             -|             -|    -|
| o VITIS_LOOP_85_1                                                               |       -|                    -|    622864|        -|    32|        no|  19931648|  1.051e+09|    7.30|          -|         -|             -|             -|    -|
|  o VITIS_LOOP_86_2                                                              |       -|                    -|     10046|        -|    62|        no|    622852|  3.284e+07|    7.30|          -|         -|             -|             -|    -|
|   o VITIS_LOOP_87_3                                                             |       -|                    -|       162|        -|    62|        no|     10044|  5.295e+05|    7.30|          -|         -|             -|             -|    -|
|    + pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6  |       -|                    -|         -|        -|     -|       yes|       150|  1.500e+03|    0.00|          -|   1 (~0%)|     611 (~0%)|     824 (~0%)|    -|
|     o VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6                           |       -|                    -|         6|        1|   144|       yes|       148|  1.480e+03|    7.30|          -|         -|             -|             -|    -|
+---------------------------------------------------------------------------------+--------+---------------------+----------+---------+------+----------+----------+-----------+--------+-----------+----------+--------------+--------------+-----+
    II Violation Information: docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
    Name Prefix: '+' for module, 'o' for loop, '*' for dataflow


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface       | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|                 |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem      | READ_WRITE | 128 -> 128 | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_0    | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_0_0  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_0_1  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_0_2  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_0_3  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_1    | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_10   | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_10_0 | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_10_1 | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_10_2 | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_10_3 | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_11   | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_11_0 | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_11_1 | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_11_2 | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_11_3 | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_12   | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_12_0 | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_12_1 | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_12_2 | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_12_3 | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_13   | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_13_0 | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_13_1 | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_13_2 | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_13_3 | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_14   | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_14_0 | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_14_1 | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_14_2 | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_14_3 | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_15   | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_15_0 | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_15_1 | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_15_2 | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_15_3 | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_16   | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_17   | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_18   | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_19   | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_1_0  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_1_1  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_1_2  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_1_3  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_2    | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_20   | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_21   | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_22   | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_23   | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_24   | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_25   | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_26   | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_27   | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_28   | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_29   | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_2_0  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_2_1  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_2_2  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_2_3  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_3    | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_30   | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_31   | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_3_0  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_3_1  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_3_2  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_3_3  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_4    | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_4_0  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_4_1  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_4_2  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_4_3  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_5    | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_5_0  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_5_1  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_5_2  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_5_3  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_6    | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_6_0  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_6_1  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_6_2  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_6_3  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_7    | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_7_0  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_7_1  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_7_2  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_7_3  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_8    | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_8_0  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_8_1  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_8_2  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_8_3  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_9    | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_9_0  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_9_1  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_9_2  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem_9_3  | READ_ONLY  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+-----------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 11            | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register         | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL             | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER             | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER           | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR           | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | points_1         | 0x10   | 32    | W      | Data signal of points            |                                                                      |
| s_axi_control | points_2         | 0x14   | 32    | W      | Data signal of points            |                                                                      |
| s_axi_control | num_points       | 0x1c   | 32    | W      | Data signal of num_points        |                                                                      |
| s_axi_control | boxes_1          | 0x24   | 32    | W      | Data signal of boxes             |                                                                      |
| s_axi_control | boxes_2          | 0x28   | 32    | W      | Data signal of boxes             |                                                                      |
| s_axi_control | num_objects      | 0x30   | 32    | R      | Data signal of num_objects       |                                                                      |
| s_axi_control | num_objects_ctrl | 0x34   | 32    | R      | Control signal of num_objects    | 0=num_objects_ap_vld                                                 |
| s_axi_control | w1_0_0_1         | 0x40   | 32    | W      | Data signal of w1_0_0            |                                                                      |
| s_axi_control | w1_0_0_2         | 0x44   | 32    | W      | Data signal of w1_0_0            |                                                                      |
| s_axi_control | w1_0_1_1         | 0x4c   | 32    | W      | Data signal of w1_0_1            |                                                                      |
| s_axi_control | w1_0_1_2         | 0x50   | 32    | W      | Data signal of w1_0_1            |                                                                      |
| s_axi_control | w1_0_2_1         | 0x58   | 32    | W      | Data signal of w1_0_2            |                                                                      |
| s_axi_control | w1_0_2_2         | 0x5c   | 32    | W      | Data signal of w1_0_2            |                                                                      |
| s_axi_control | w1_0_3_1         | 0x64   | 32    | W      | Data signal of w1_0_3            |                                                                      |
| s_axi_control | w1_0_3_2         | 0x68   | 32    | W      | Data signal of w1_0_3            |                                                                      |
| s_axi_control | w1_1_0_1         | 0x70   | 32    | W      | Data signal of w1_1_0            |                                                                      |
| s_axi_control | w1_1_0_2         | 0x74   | 32    | W      | Data signal of w1_1_0            |                                                                      |
| s_axi_control | w1_1_1_1         | 0x7c   | 32    | W      | Data signal of w1_1_1            |                                                                      |
| s_axi_control | w1_1_1_2         | 0x80   | 32    | W      | Data signal of w1_1_1            |                                                                      |
| s_axi_control | w1_1_2_1         | 0x88   | 32    | W      | Data signal of w1_1_2            |                                                                      |
| s_axi_control | w1_1_2_2         | 0x8c   | 32    | W      | Data signal of w1_1_2            |                                                                      |
| s_axi_control | w1_1_3_1         | 0x94   | 32    | W      | Data signal of w1_1_3            |                                                                      |
| s_axi_control | w1_1_3_2         | 0x98   | 32    | W      | Data signal of w1_1_3            |                                                                      |
| s_axi_control | w1_2_0_1         | 0xa0   | 32    | W      | Data signal of w1_2_0            |                                                                      |
| s_axi_control | w1_2_0_2         | 0xa4   | 32    | W      | Data signal of w1_2_0            |                                                                      |
| s_axi_control | w1_2_1_1         | 0xac   | 32    | W      | Data signal of w1_2_1            |                                                                      |
| s_axi_control | w1_2_1_2         | 0xb0   | 32    | W      | Data signal of w1_2_1            |                                                                      |
| s_axi_control | w1_2_2_1         | 0xb8   | 32    | W      | Data signal of w1_2_2            |                                                                      |
| s_axi_control | w1_2_2_2         | 0xbc   | 32    | W      | Data signal of w1_2_2            |                                                                      |
| s_axi_control | w1_2_3_1         | 0xc4   | 32    | W      | Data signal of w1_2_3            |                                                                      |
| s_axi_control | w1_2_3_2         | 0xc8   | 32    | W      | Data signal of w1_2_3            |                                                                      |
| s_axi_control | w1_3_0_1         | 0xd0   | 32    | W      | Data signal of w1_3_0            |                                                                      |
| s_axi_control | w1_3_0_2         | 0xd4   | 32    | W      | Data signal of w1_3_0            |                                                                      |
| s_axi_control | w1_3_1_1         | 0xdc   | 32    | W      | Data signal of w1_3_1            |                                                                      |
| s_axi_control | w1_3_1_2         | 0xe0   | 32    | W      | Data signal of w1_3_1            |                                                                      |
| s_axi_control | w1_3_2_1         | 0xe8   | 32    | W      | Data signal of w1_3_2            |                                                                      |
| s_axi_control | w1_3_2_2         | 0xec   | 32    | W      | Data signal of w1_3_2            |                                                                      |
| s_axi_control | w1_3_3_1         | 0xf4   | 32    | W      | Data signal of w1_3_3            |                                                                      |
| s_axi_control | w1_3_3_2         | 0xf8   | 32    | W      | Data signal of w1_3_3            |                                                                      |
| s_axi_control | w1_4_0_1         | 0x100  | 32    | W      | Data signal of w1_4_0            |                                                                      |
| s_axi_control | w1_4_0_2         | 0x104  | 32    | W      | Data signal of w1_4_0            |                                                                      |
| s_axi_control | w1_4_1_1         | 0x10c  | 32    | W      | Data signal of w1_4_1            |                                                                      |
| s_axi_control | w1_4_1_2         | 0x110  | 32    | W      | Data signal of w1_4_1            |                                                                      |
| s_axi_control | w1_4_2_1         | 0x118  | 32    | W      | Data signal of w1_4_2            |                                                                      |
| s_axi_control | w1_4_2_2         | 0x11c  | 32    | W      | Data signal of w1_4_2            |                                                                      |
| s_axi_control | w1_4_3_1         | 0x124  | 32    | W      | Data signal of w1_4_3            |                                                                      |
| s_axi_control | w1_4_3_2         | 0x128  | 32    | W      | Data signal of w1_4_3            |                                                                      |
| s_axi_control | w1_5_0_1         | 0x130  | 32    | W      | Data signal of w1_5_0            |                                                                      |
| s_axi_control | w1_5_0_2         | 0x134  | 32    | W      | Data signal of w1_5_0            |                                                                      |
| s_axi_control | w1_5_1_1         | 0x13c  | 32    | W      | Data signal of w1_5_1            |                                                                      |
| s_axi_control | w1_5_1_2         | 0x140  | 32    | W      | Data signal of w1_5_1            |                                                                      |
| s_axi_control | w1_5_2_1         | 0x148  | 32    | W      | Data signal of w1_5_2            |                                                                      |
| s_axi_control | w1_5_2_2         | 0x14c  | 32    | W      | Data signal of w1_5_2            |                                                                      |
| s_axi_control | w1_5_3_1         | 0x154  | 32    | W      | Data signal of w1_5_3            |                                                                      |
| s_axi_control | w1_5_3_2         | 0x158  | 32    | W      | Data signal of w1_5_3            |                                                                      |
| s_axi_control | w1_6_0_1         | 0x160  | 32    | W      | Data signal of w1_6_0            |                                                                      |
| s_axi_control | w1_6_0_2         | 0x164  | 32    | W      | Data signal of w1_6_0            |                                                                      |
| s_axi_control | w1_6_1_1         | 0x16c  | 32    | W      | Data signal of w1_6_1            |                                                                      |
| s_axi_control | w1_6_1_2         | 0x170  | 32    | W      | Data signal of w1_6_1            |                                                                      |
| s_axi_control | w1_6_2_1         | 0x178  | 32    | W      | Data signal of w1_6_2            |                                                                      |
| s_axi_control | w1_6_2_2         | 0x17c  | 32    | W      | Data signal of w1_6_2            |                                                                      |
| s_axi_control | w1_6_3_1         | 0x184  | 32    | W      | Data signal of w1_6_3            |                                                                      |
| s_axi_control | w1_6_3_2         | 0x188  | 32    | W      | Data signal of w1_6_3            |                                                                      |
| s_axi_control | w1_7_0_1         | 0x190  | 32    | W      | Data signal of w1_7_0            |                                                                      |
| s_axi_control | w1_7_0_2         | 0x194  | 32    | W      | Data signal of w1_7_0            |                                                                      |
| s_axi_control | w1_7_1_1         | 0x19c  | 32    | W      | Data signal of w1_7_1            |                                                                      |
| s_axi_control | w1_7_1_2         | 0x1a0  | 32    | W      | Data signal of w1_7_1            |                                                                      |
| s_axi_control | w1_7_2_1         | 0x1a8  | 32    | W      | Data signal of w1_7_2            |                                                                      |
| s_axi_control | w1_7_2_2         | 0x1ac  | 32    | W      | Data signal of w1_7_2            |                                                                      |
| s_axi_control | w1_7_3_1         | 0x1b4  | 32    | W      | Data signal of w1_7_3            |                                                                      |
| s_axi_control | w1_7_3_2         | 0x1b8  | 32    | W      | Data signal of w1_7_3            |                                                                      |
| s_axi_control | w1_8_0_1         | 0x1c0  | 32    | W      | Data signal of w1_8_0            |                                                                      |
| s_axi_control | w1_8_0_2         | 0x1c4  | 32    | W      | Data signal of w1_8_0            |                                                                      |
| s_axi_control | w1_8_1_1         | 0x1cc  | 32    | W      | Data signal of w1_8_1            |                                                                      |
| s_axi_control | w1_8_1_2         | 0x1d0  | 32    | W      | Data signal of w1_8_1            |                                                                      |
| s_axi_control | w1_8_2_1         | 0x1d8  | 32    | W      | Data signal of w1_8_2            |                                                                      |
| s_axi_control | w1_8_2_2         | 0x1dc  | 32    | W      | Data signal of w1_8_2            |                                                                      |
| s_axi_control | w1_8_3_1         | 0x1e4  | 32    | W      | Data signal of w1_8_3            |                                                                      |
| s_axi_control | w1_8_3_2         | 0x1e8  | 32    | W      | Data signal of w1_8_3            |                                                                      |
| s_axi_control | w1_9_0_1         | 0x1f0  | 32    | W      | Data signal of w1_9_0            |                                                                      |
| s_axi_control | w1_9_0_2         | 0x1f4  | 32    | W      | Data signal of w1_9_0            |                                                                      |
| s_axi_control | w1_9_1_1         | 0x1fc  | 32    | W      | Data signal of w1_9_1            |                                                                      |
| s_axi_control | w1_9_1_2         | 0x200  | 32    | W      | Data signal of w1_9_1            |                                                                      |
| s_axi_control | w1_9_2_1         | 0x208  | 32    | W      | Data signal of w1_9_2            |                                                                      |
| s_axi_control | w1_9_2_2         | 0x20c  | 32    | W      | Data signal of w1_9_2            |                                                                      |
| s_axi_control | w1_9_3_1         | 0x214  | 32    | W      | Data signal of w1_9_3            |                                                                      |
| s_axi_control | w1_9_3_2         | 0x218  | 32    | W      | Data signal of w1_9_3            |                                                                      |
| s_axi_control | w1_10_0_1        | 0x220  | 32    | W      | Data signal of w1_10_0           |                                                                      |
| s_axi_control | w1_10_0_2        | 0x224  | 32    | W      | Data signal of w1_10_0           |                                                                      |
| s_axi_control | w1_10_1_1        | 0x22c  | 32    | W      | Data signal of w1_10_1           |                                                                      |
| s_axi_control | w1_10_1_2        | 0x230  | 32    | W      | Data signal of w1_10_1           |                                                                      |
| s_axi_control | w1_10_2_1        | 0x238  | 32    | W      | Data signal of w1_10_2           |                                                                      |
| s_axi_control | w1_10_2_2        | 0x23c  | 32    | W      | Data signal of w1_10_2           |                                                                      |
| s_axi_control | w1_10_3_1        | 0x244  | 32    | W      | Data signal of w1_10_3           |                                                                      |
| s_axi_control | w1_10_3_2        | 0x248  | 32    | W      | Data signal of w1_10_3           |                                                                      |
| s_axi_control | w1_11_0_1        | 0x250  | 32    | W      | Data signal of w1_11_0           |                                                                      |
| s_axi_control | w1_11_0_2        | 0x254  | 32    | W      | Data signal of w1_11_0           |                                                                      |
| s_axi_control | w1_11_1_1        | 0x25c  | 32    | W      | Data signal of w1_11_1           |                                                                      |
| s_axi_control | w1_11_1_2        | 0x260  | 32    | W      | Data signal of w1_11_1           |                                                                      |
| s_axi_control | w1_11_2_1        | 0x268  | 32    | W      | Data signal of w1_11_2           |                                                                      |
| s_axi_control | w1_11_2_2        | 0x26c  | 32    | W      | Data signal of w1_11_2           |                                                                      |
| s_axi_control | w1_11_3_1        | 0x274  | 32    | W      | Data signal of w1_11_3           |                                                                      |
| s_axi_control | w1_11_3_2        | 0x278  | 32    | W      | Data signal of w1_11_3           |                                                                      |
| s_axi_control | w1_12_0_1        | 0x280  | 32    | W      | Data signal of w1_12_0           |                                                                      |
| s_axi_control | w1_12_0_2        | 0x284  | 32    | W      | Data signal of w1_12_0           |                                                                      |
| s_axi_control | w1_12_1_1        | 0x28c  | 32    | W      | Data signal of w1_12_1           |                                                                      |
| s_axi_control | w1_12_1_2        | 0x290  | 32    | W      | Data signal of w1_12_1           |                                                                      |
| s_axi_control | w1_12_2_1        | 0x298  | 32    | W      | Data signal of w1_12_2           |                                                                      |
| s_axi_control | w1_12_2_2        | 0x29c  | 32    | W      | Data signal of w1_12_2           |                                                                      |
| s_axi_control | w1_12_3_1        | 0x2a4  | 32    | W      | Data signal of w1_12_3           |                                                                      |
| s_axi_control | w1_12_3_2        | 0x2a8  | 32    | W      | Data signal of w1_12_3           |                                                                      |
| s_axi_control | w1_13_0_1        | 0x2b0  | 32    | W      | Data signal of w1_13_0           |                                                                      |
| s_axi_control | w1_13_0_2        | 0x2b4  | 32    | W      | Data signal of w1_13_0           |                                                                      |
| s_axi_control | w1_13_1_1        | 0x2bc  | 32    | W      | Data signal of w1_13_1           |                                                                      |
| s_axi_control | w1_13_1_2        | 0x2c0  | 32    | W      | Data signal of w1_13_1           |                                                                      |
| s_axi_control | w1_13_2_1        | 0x2c8  | 32    | W      | Data signal of w1_13_2           |                                                                      |
| s_axi_control | w1_13_2_2        | 0x2cc  | 32    | W      | Data signal of w1_13_2           |                                                                      |
| s_axi_control | w1_13_3_1        | 0x2d4  | 32    | W      | Data signal of w1_13_3           |                                                                      |
| s_axi_control | w1_13_3_2        | 0x2d8  | 32    | W      | Data signal of w1_13_3           |                                                                      |
| s_axi_control | w1_14_0_1        | 0x2e0  | 32    | W      | Data signal of w1_14_0           |                                                                      |
| s_axi_control | w1_14_0_2        | 0x2e4  | 32    | W      | Data signal of w1_14_0           |                                                                      |
| s_axi_control | w1_14_1_1        | 0x2ec  | 32    | W      | Data signal of w1_14_1           |                                                                      |
| s_axi_control | w1_14_1_2        | 0x2f0  | 32    | W      | Data signal of w1_14_1           |                                                                      |
| s_axi_control | w1_14_2_1        | 0x2f8  | 32    | W      | Data signal of w1_14_2           |                                                                      |
| s_axi_control | w1_14_2_2        | 0x2fc  | 32    | W      | Data signal of w1_14_2           |                                                                      |
| s_axi_control | w1_14_3_1        | 0x304  | 32    | W      | Data signal of w1_14_3           |                                                                      |
| s_axi_control | w1_14_3_2        | 0x308  | 32    | W      | Data signal of w1_14_3           |                                                                      |
| s_axi_control | w1_15_0_1        | 0x310  | 32    | W      | Data signal of w1_15_0           |                                                                      |
| s_axi_control | w1_15_0_2        | 0x314  | 32    | W      | Data signal of w1_15_0           |                                                                      |
| s_axi_control | w1_15_1_1        | 0x31c  | 32    | W      | Data signal of w1_15_1           |                                                                      |
| s_axi_control | w1_15_1_2        | 0x320  | 32    | W      | Data signal of w1_15_1           |                                                                      |
| s_axi_control | w1_15_2_1        | 0x328  | 32    | W      | Data signal of w1_15_2           |                                                                      |
| s_axi_control | w1_15_2_2        | 0x32c  | 32    | W      | Data signal of w1_15_2           |                                                                      |
| s_axi_control | w1_15_3_1        | 0x334  | 32    | W      | Data signal of w1_15_3           |                                                                      |
| s_axi_control | w1_15_3_2        | 0x338  | 32    | W      | Data signal of w1_15_3           |                                                                      |
| s_axi_control | b1_1             | 0x340  | 32    | W      | Data signal of b1                |                                                                      |
| s_axi_control | b1_2             | 0x344  | 32    | W      | Data signal of b1                |                                                                      |
| s_axi_control | w2_0_1           | 0x34c  | 32    | W      | Data signal of w2_0              |                                                                      |
| s_axi_control | w2_0_2           | 0x350  | 32    | W      | Data signal of w2_0              |                                                                      |
| s_axi_control | w2_1_1           | 0x358  | 32    | W      | Data signal of w2_1              |                                                                      |
| s_axi_control | w2_1_2           | 0x35c  | 32    | W      | Data signal of w2_1              |                                                                      |
| s_axi_control | w2_2_1           | 0x364  | 32    | W      | Data signal of w2_2              |                                                                      |
| s_axi_control | w2_2_2           | 0x368  | 32    | W      | Data signal of w2_2              |                                                                      |
| s_axi_control | w2_3_1           | 0x370  | 32    | W      | Data signal of w2_3              |                                                                      |
| s_axi_control | w2_3_2           | 0x374  | 32    | W      | Data signal of w2_3              |                                                                      |
| s_axi_control | w2_4_1           | 0x37c  | 32    | W      | Data signal of w2_4              |                                                                      |
| s_axi_control | w2_4_2           | 0x380  | 32    | W      | Data signal of w2_4              |                                                                      |
| s_axi_control | w2_5_1           | 0x388  | 32    | W      | Data signal of w2_5              |                                                                      |
| s_axi_control | w2_5_2           | 0x38c  | 32    | W      | Data signal of w2_5              |                                                                      |
| s_axi_control | w2_6_1           | 0x394  | 32    | W      | Data signal of w2_6              |                                                                      |
| s_axi_control | w2_6_2           | 0x398  | 32    | W      | Data signal of w2_6              |                                                                      |
| s_axi_control | w2_7_1           | 0x3a0  | 32    | W      | Data signal of w2_7              |                                                                      |
| s_axi_control | w2_7_2           | 0x3a4  | 32    | W      | Data signal of w2_7              |                                                                      |
| s_axi_control | w2_8_1           | 0x3ac  | 32    | W      | Data signal of w2_8              |                                                                      |
| s_axi_control | w2_8_2           | 0x3b0  | 32    | W      | Data signal of w2_8              |                                                                      |
| s_axi_control | w2_9_1           | 0x3b8  | 32    | W      | Data signal of w2_9              |                                                                      |
| s_axi_control | w2_9_2           | 0x3bc  | 32    | W      | Data signal of w2_9              |                                                                      |
| s_axi_control | w2_10_1          | 0x3c4  | 32    | W      | Data signal of w2_10             |                                                                      |
| s_axi_control | w2_10_2          | 0x3c8  | 32    | W      | Data signal of w2_10             |                                                                      |
| s_axi_control | w2_11_1          | 0x3d0  | 32    | W      | Data signal of w2_11             |                                                                      |
| s_axi_control | w2_11_2          | 0x3d4  | 32    | W      | Data signal of w2_11             |                                                                      |
| s_axi_control | w2_12_1          | 0x3dc  | 32    | W      | Data signal of w2_12             |                                                                      |
| s_axi_control | w2_12_2          | 0x3e0  | 32    | W      | Data signal of w2_12             |                                                                      |
| s_axi_control | w2_13_1          | 0x3e8  | 32    | W      | Data signal of w2_13             |                                                                      |
| s_axi_control | w2_13_2          | 0x3ec  | 32    | W      | Data signal of w2_13             |                                                                      |
| s_axi_control | w2_14_1          | 0x3f4  | 32    | W      | Data signal of w2_14             |                                                                      |
| s_axi_control | w2_14_2          | 0x3f8  | 32    | W      | Data signal of w2_14             |                                                                      |
| s_axi_control | w2_15_1          | 0x400  | 32    | W      | Data signal of w2_15             |                                                                      |
| s_axi_control | w2_15_2          | 0x404  | 32    | W      | Data signal of w2_15             |                                                                      |
| s_axi_control | w2_16_1          | 0x40c  | 32    | W      | Data signal of w2_16             |                                                                      |
| s_axi_control | w2_16_2          | 0x410  | 32    | W      | Data signal of w2_16             |                                                                      |
| s_axi_control | w2_17_1          | 0x418  | 32    | W      | Data signal of w2_17             |                                                                      |
| s_axi_control | w2_17_2          | 0x41c  | 32    | W      | Data signal of w2_17             |                                                                      |
| s_axi_control | w2_18_1          | 0x424  | 32    | W      | Data signal of w2_18             |                                                                      |
| s_axi_control | w2_18_2          | 0x428  | 32    | W      | Data signal of w2_18             |                                                                      |
| s_axi_control | w2_19_1          | 0x430  | 32    | W      | Data signal of w2_19             |                                                                      |
| s_axi_control | w2_19_2          | 0x434  | 32    | W      | Data signal of w2_19             |                                                                      |
| s_axi_control | w2_20_1          | 0x43c  | 32    | W      | Data signal of w2_20             |                                                                      |
| s_axi_control | w2_20_2          | 0x440  | 32    | W      | Data signal of w2_20             |                                                                      |
| s_axi_control | w2_21_1          | 0x448  | 32    | W      | Data signal of w2_21             |                                                                      |
| s_axi_control | w2_21_2          | 0x44c  | 32    | W      | Data signal of w2_21             |                                                                      |
| s_axi_control | w2_22_1          | 0x454  | 32    | W      | Data signal of w2_22             |                                                                      |
| s_axi_control | w2_22_2          | 0x458  | 32    | W      | Data signal of w2_22             |                                                                      |
| s_axi_control | w2_23_1          | 0x460  | 32    | W      | Data signal of w2_23             |                                                                      |
| s_axi_control | w2_23_2          | 0x464  | 32    | W      | Data signal of w2_23             |                                                                      |
| s_axi_control | w2_24_1          | 0x46c  | 32    | W      | Data signal of w2_24             |                                                                      |
| s_axi_control | w2_24_2          | 0x470  | 32    | W      | Data signal of w2_24             |                                                                      |
| s_axi_control | w2_25_1          | 0x478  | 32    | W      | Data signal of w2_25             |                                                                      |
| s_axi_control | w2_25_2          | 0x47c  | 32    | W      | Data signal of w2_25             |                                                                      |
| s_axi_control | w2_26_1          | 0x484  | 32    | W      | Data signal of w2_26             |                                                                      |
| s_axi_control | w2_26_2          | 0x488  | 32    | W      | Data signal of w2_26             |                                                                      |
| s_axi_control | w2_27_1          | 0x490  | 32    | W      | Data signal of w2_27             |                                                                      |
| s_axi_control | w2_27_2          | 0x494  | 32    | W      | Data signal of w2_27             |                                                                      |
| s_axi_control | w2_28_1          | 0x49c  | 32    | W      | Data signal of w2_28             |                                                                      |
| s_axi_control | w2_28_2          | 0x4a0  | 32    | W      | Data signal of w2_28             |                                                                      |
| s_axi_control | w2_29_1          | 0x4a8  | 32    | W      | Data signal of w2_29             |                                                                      |
| s_axi_control | w2_29_2          | 0x4ac  | 32    | W      | Data signal of w2_29             |                                                                      |
| s_axi_control | w2_30_1          | 0x4b4  | 32    | W      | Data signal of w2_30             |                                                                      |
| s_axi_control | w2_30_2          | 0x4b8  | 32    | W      | Data signal of w2_30             |                                                                      |
| s_axi_control | w2_31_1          | 0x4c0  | 32    | W      | Data signal of w2_31             |                                                                      |
| s_axi_control | w2_31_2          | 0x4c4  | 32    | W      | Data signal of w2_31             |                                                                      |
| s_axi_control | b2_1             | 0x4cc  | 32    | W      | Data signal of b2                |                                                                      |
| s_axi_control | b2_2             | 0x4d0  | 32    | W      | Data signal of b2                |                                                                      |
+---------------+------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+-------------------------------------------------+
| Argument    | Direction | Datatype                                        |
+-------------+-----------+-------------------------------------------------+
| points      | inout     | PointXYZI*                                      |
| num_points  | in        | int                                             |
| boxes       | inout     | BBox3D*                                         |
| num_objects | out       | int&                                            |
| w1          | in        | ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>* |
| b1          | inout     | ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>* |
| w2          | in        | ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>* |
| b2          | inout     | ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>* |
+-------------+-----------+-------------------------------------------------+

* SW-to-HW Mapping
+-------------+-----------------+-----------+----------+--------------------------------------------+
| Argument    | HW Interface    | HW Type   | HW Usage | HW Info                                    |
+-------------+-----------------+-----------+----------+--------------------------------------------+
| points      | m_axi_gmem      | interface |          | channel=0                                  |
| points      | s_axi_control   | register  | offset   | name=points_1 offset=0x10 range=32         |
| points      | s_axi_control   | register  | offset   | name=points_2 offset=0x14 range=32         |
| num_points  | s_axi_control   | register  |          | name=num_points offset=0x1c range=32       |
| boxes       | m_axi_gmem      | interface |          | channel=0                                  |
| boxes       | s_axi_control   | register  | offset   | name=boxes_1 offset=0x24 range=32          |
| boxes       | s_axi_control   | register  | offset   | name=boxes_2 offset=0x28 range=32          |
| num_objects | s_axi_control   | register  |          | name=num_objects offset=0x30 range=32      |
| num_objects | s_axi_control   | register  |          | name=num_objects_ctrl offset=0x34 range=32 |
| w1          | m_axi_gmem_0_0  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_0_1  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_0_2  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_0_3  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_1_0  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_1_1  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_1_2  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_1_3  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_2_0  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_2_1  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_2_2  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_2_3  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_3_0  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_3_1  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_3_2  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_3_3  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_4_0  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_4_1  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_4_2  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_4_3  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_5_0  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_5_1  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_5_2  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_5_3  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_6_0  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_6_1  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_6_2  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_6_3  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_7_0  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_7_1  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_7_2  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_7_3  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_8_0  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_8_1  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_8_2  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_8_3  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_9_0  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_9_1  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_9_2  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_9_3  | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_10_0 | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_10_1 | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_10_2 | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_10_3 | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_11_0 | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_11_1 | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_11_2 | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_11_3 | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_12_0 | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_12_1 | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_12_2 | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_12_3 | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_13_0 | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_13_1 | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_13_2 | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_13_3 | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_14_0 | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_14_1 | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_14_2 | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_14_3 | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_15_0 | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_15_1 | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_15_2 | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| w1          | m_axi_gmem_15_3 | interface |          | channel=0                                  |
| w1          | s_axi_control   | interface | offset   |                                            |
| b1          | m_axi_gmem      | interface |          | channel=0                                  |
| b1          | s_axi_control   | register  | offset   | name=b1_1 offset=0x340 range=32            |
| b1          | s_axi_control   | register  | offset   | name=b1_2 offset=0x344 range=32            |
| w2          | m_axi_gmem_0    | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_1    | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_2    | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_3    | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_4    | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_5    | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_6    | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_7    | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_8    | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_9    | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_10   | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_11   | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_12   | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_13   | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_14   | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_15   | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_16   | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_17   | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_18   | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_19   | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_20   | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_21   | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_22   | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_23   | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_24   | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_25   | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_26   | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_27   | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_28   | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_29   | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_30   | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| w2          | m_axi_gmem_31   | interface |          | channel=0                                  |
| w2          | s_axi_control   | interface | offset   |                                            |
| b2          | m_axi_gmem      | interface |          | channel=0                                  |
| b2          | s_axi_control   | register  | offset   | name=b2_1 offset=0x4cc range=32            |
| b2          | s_axi_control   | register  | offset   | name=b2_2 offset=0x4d0 range=32            |
+-------------+-----------------+-----------+----------+--------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+-----------------+-----------+--------+-------+-----------------+--------------------+
| HW Interface    | Direction | Length | Width | Loop            | Loop Location      |
+-----------------+-----------+--------+-------+-----------------+--------------------+
| m_axi_gmem_0    | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_0_0  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_0_1  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_0_2  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_0_3  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_1    | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_10   | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_10_0 | read      | 9      | 16    |                 |                    |
| m_axi_gmem_10_1 | read      | 9      | 16    |                 |                    |
| m_axi_gmem_10_2 | read      | 9      | 16    |                 |                    |
| m_axi_gmem_10_3 | read      | 9      | 16    |                 |                    |
| m_axi_gmem_11   | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_11_0 | read      | 9      | 16    |                 |                    |
| m_axi_gmem_11_1 | read      | 9      | 16    |                 |                    |
| m_axi_gmem_11_2 | read      | 9      | 16    |                 |                    |
| m_axi_gmem_11_3 | read      | 9      | 16    |                 |                    |
| m_axi_gmem_12   | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_12_0 | read      | 9      | 16    |                 |                    |
| m_axi_gmem_12_1 | read      | 9      | 16    |                 |                    |
| m_axi_gmem_12_2 | read      | 9      | 16    |                 |                    |
| m_axi_gmem_12_3 | read      | 9      | 16    |                 |                    |
| m_axi_gmem_13   | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_13_0 | read      | 9      | 16    |                 |                    |
| m_axi_gmem_13_1 | read      | 9      | 16    |                 |                    |
| m_axi_gmem_13_2 | read      | 9      | 16    |                 |                    |
| m_axi_gmem_13_3 | read      | 9      | 16    |                 |                    |
| m_axi_gmem_14   | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_14_0 | read      | 9      | 16    |                 |                    |
| m_axi_gmem_14_1 | read      | 9      | 16    |                 |                    |
| m_axi_gmem_14_2 | read      | 9      | 16    |                 |                    |
| m_axi_gmem_14_3 | read      | 9      | 16    |                 |                    |
| m_axi_gmem_15   | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_15_0 | read      | 9      | 16    |                 |                    |
| m_axi_gmem_15_1 | read      | 9      | 16    |                 |                    |
| m_axi_gmem_15_2 | read      | 9      | 16    |                 |                    |
| m_axi_gmem_15_3 | read      | 9      | 16    |                 |                    |
| m_axi_gmem_16   | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_17   | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_18   | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_19   | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_1_0  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_1_1  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_1_2  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_1_3  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_2    | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_20   | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_21   | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_22   | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_23   | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_24   | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_25   | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_26   | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_27   | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_28   | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_29   | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_2_0  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_2_1  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_2_2  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_2_3  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_3    | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_30   | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_31   | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_3_0  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_3_1  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_3_2  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_3_3  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_4    | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_4_0  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_4_1  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_4_2  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_4_3  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_5    | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_5_0  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_5_1  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_5_2  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_5_3  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_6    | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_6_0  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_6_1  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_6_2  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_6_3  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_7    | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_7_0  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_7_1  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_7_2  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_7_3  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_8    | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_8_0  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_8_1  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_8_2  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_8_3  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_9    | read      | 144    | 16    | VITIS_LOOP_92_4 | pipeline.cpp:92:34 |
| m_axi_gmem_9_0  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_9_1  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_9_2  | read      | 9      | 16    |                 |                    |
| m_axi_gmem_9_3  | read      | 9      | 16    |                 |                    |
+-----------------+-----------+--------+-------+-----------------+--------------------+

* All M_AXI Variable Accesses
+---------------+--------------+---------------------+-----------+--------------+--------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
| HW Interface  | Variable     | Access Location     | Direction | Burst Status | Length | Loop             | Loop Location       | Resolution | Problem                                                                                                                                                |
+---------------+--------------+---------------------+-----------+--------------+--------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
| m_axi_gmem    | bias         | pipeline.cpp:58:30  | read      | Fail         |        |                  |                     |            | Inferred burst reverted due to burst accesses data width is different from m_axi port width                                                            |
| m_axi_gmem    | bias         | pipeline.cpp:58:30  | read      | Widen Fail   |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | bias         | pipeline.cpp:58:30  | read      | Inferred     | 16     | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_15_3 | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_14_3 | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_13_3 | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_12_3 | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_11_3 | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_10_3 | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_9_3  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_8_3  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_7_3  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_6_3  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_5_3  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_4_3  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_3_3  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_2_3  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_1_3  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_0_3  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_15_2 | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_14_2 | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_13_2 | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_12_2 | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_11_2 | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_10_2 | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_9_2  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_8_2  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_7_2  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_6_2  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_5_2  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_4_2  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_3_2  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_2_2  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_1_2  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_0_2  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_15_1 | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_14_1 | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_13_1 | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_12_1 | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_11_1 | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_10_1 | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_9_1  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_8_1  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_7_1  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_6_1  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_5_1  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_4_1  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_3_1  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_2_1  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_1_1  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_0_1  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_15_0 | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_14_0 | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_13_0 | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_12_0 | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_11_0 | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_10_0 | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_9_0  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_8_0  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_7_0  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_6_0  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_5_0  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_4_0  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_3_0  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_2_0  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_1_0  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_0_0  | pipeline.cpp:63:58  | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | weights_15_3 | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_14_3 | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_13_3 | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_12_3 | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_11_3 | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_10_3 | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_9_3  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_8_3  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_7_3  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_6_3  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_5_3  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_4_3  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_3_3  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_2_3  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_1_3  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_0_3  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_15_2 | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_14_2 | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_13_2 | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_12_2 | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_11_2 | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_10_2 | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_9_2  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_8_2  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_7_2  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_6_2  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_5_2  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_4_2  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_3_2  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_2_2  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_1_2  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_0_2  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_15_1 | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_14_1 | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_13_1 | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_12_1 | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_11_1 | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_10_1 | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_9_1  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_8_1  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_7_1  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_6_1  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_5_1  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_4_1  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_3_1  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_2_1  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_1_1  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_0_1  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_15_0 | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_14_0 | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_13_0 | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_12_0 | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_11_0 | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_10_0 | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_9_0  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_8_0  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_7_0  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_6_0  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_5_0  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_4_0  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_3_0  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_2_0  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_1_0  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_0_0  | pipeline.cpp:63:58  | read      | Fail         |        | VITIS_LOOP_54_1  | pipeline.cpp:54:22  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem    | weights_15_3 | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_14_3 | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_13_3 | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_12_3 | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_11_3 | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_10_3 | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_9_3  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_8_3  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_7_3  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_6_3  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_5_3  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_4_3  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_3_3  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_2_3  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_1_3  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_0_3  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_15_2 | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_14_2 | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_13_2 | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_12_2 | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_11_2 | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_10_2 | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_9_2  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_8_2  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_7_2  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_6_2  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_5_2  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_4_2  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_3_2  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_2_2  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_1_2  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_0_2  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_15_1 | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_14_1 | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_13_1 | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_12_1 | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_11_1 | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_10_1 | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_9_1  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_8_1  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_7_1  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_6_1  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_5_1  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_4_1  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_3_1  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_2_1  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_1_1  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_0_1  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_15_0 | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_14_0 | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_13_0 | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_12_0 | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_11_0 | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_10_0 | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_9_0  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_8_0  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_7_0  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_6_0  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_5_0  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_4_0  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_3_0  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_2_0  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_1_0  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | weights_0_0  | pipeline.cpp:63:58  | read      | Inferred     | 9      | VITIS_LOOP_54_1  | pipeline.cpp:54:22  |            |                                                                                                                                                        |
| m_axi_gmem    | b2           | pipeline.cpp:89:30  | read      | Fail         |        |                  |                     |            | Inferred burst reverted due to burst accesses data width is different from m_axi port width                                                            |
| m_axi_gmem    | b2           | pipeline.cpp:89:30  | read      | Widen Fail   |        | VITIS_LOOP_85_1  | pipeline.cpp:85:22  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem    | b2           | pipeline.cpp:89:30  | read      | Inferred     | 32     | VITIS_LOOP_85_1  | pipeline.cpp:85:22  |            |                                                                                                                                                        |
| m_axi_gmem    | boxes        | pipeline.cpp:124:38 | write     | Fail         |        |                  |                     | 214-378    | Unsupported access data type. Expected integer or floating point type but received %"struct.ap_fixed<16, 8>" = type { %"struct.ap_fixed_base<16, 8>" } |
| m_axi_gmem    | boxes        | pipeline.cpp:125:38 | write     | Fail         |        |                  |                     | 214-378    | Unsupported access data type. Expected integer or floating point type but received %"struct.ap_fixed<16, 8>" = type { %"struct.ap_fixed_base<16, 8>" } |
| m_axi_gmem    | boxes        | pipeline.cpp:126:38 | write     | Fail         |        |                  |                     | 214-378    | Unsupported access data type. Expected integer or floating point type but received %"struct.ap_fixed<16, 8>" = type { %"struct.ap_fixed_base<16, 8>" } |
| m_axi_gmem    | boxes        | pipeline.cpp:128:39 | write     | Fail         |        |                  |                     | 214-378    | Unsupported access data type. Expected integer or floating point type but received %"struct.ap_fixed<16, 8>" = type { %"struct.ap_fixed_base<16, 8>" } |
| m_axi_gmem    | boxes        | pipeline.cpp:129:39 | write     | Fail         |        |                  |                     | 214-378    | Unsupported access data type. Expected integer or floating point type but received %"struct.ap_fixed<16, 8>" = type { %"struct.ap_fixed_base<16, 8>" } |
| m_axi_gmem    | boxes        | pipeline.cpp:130:39 | write     | Fail         |        |                  |                     | 214-378    | Unsupported access data type. Expected integer or floating point type but received %"struct.ap_fixed<16, 8>" = type { %"struct.ap_fixed_base<16, 8>" } |
| m_axi_gmem    | boxes        | pipeline.cpp:132:42 | write     | Fail         |        |                  |                     | 214-378    | Unsupported access data type. Expected integer or floating point type but received %"struct.ap_fixed<16, 8>" = type { %"struct.ap_fixed_base<16, 8>" } |
| m_axi_gmem    | boxes        | pipeline.cpp:133:42 | write     | Fail         |        |                  |                     | 214-378    | Unsupported access data type. Expected integer or floating point type but received %"struct.ap_uint<1>" = type { %"struct.ap_int_base<1, false>" }     |
| m_axi_gmem    | points       | pipeline.cpp:182:28 | read      | Fail         |        |                  |                     |            | Inferred burst reverted due to burst accesses data width is different from m_axi port width                                                            |
| m_axi_gmem    | points       | pipeline.cpp:182:28 | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0                                                |
| m_axi_gmem    | points       | pipeline.cpp:182:28 | read      | Fail         |        | VITIS_LOOP_180_3 | pipeline.cpp:180:23 | 214-230    | Stride is incompatible                                                                                                                                 |
| m_axi_gmem    | points       | pipeline.cpp:182:28 | read      | Inferred     | 2      | VITIS_LOOP_180_3 | pipeline.cpp:180:23 |            |                                                                                                                                                        |
| m_axi_gmem    | points       | pipeline.cpp:183:28 | read      | Fail         |        |                  |                     |            | Inferred burst reverted due to burst accesses data width is different from m_axi port width                                                            |
| m_axi_gmem    | points       | pipeline.cpp:183:28 | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0                                                |
| m_axi_gmem    | points       | pipeline.cpp:183:28 | read      | Fail         |        | VITIS_LOOP_180_3 | pipeline.cpp:180:23 | 214-230    | Stride is incompatible                                                                                                                                 |
| m_axi_gmem    | points       | pipeline.cpp:183:28 | read      | Inferred     | 2      | VITIS_LOOP_180_3 | pipeline.cpp:180:23 |            |                                                                                                                                                        |
| m_axi_gmem    | points       | pipeline.cpp:191:48 | read      | Fail         |        |                  |                     |            | Inferred burst reverted due to burst accesses data width is different from m_axi port width                                                            |
| m_axi_gmem    | points       | pipeline.cpp:191:48 | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0                                                |
| m_axi_gmem    | points       | pipeline.cpp:191:48 | read      | Fail         |        | VITIS_LOOP_180_3 | pipeline.cpp:180:23 | 214-232    | Access call is in the conditional branch                                                                                                               |
| m_axi_gmem    | points       | pipeline.cpp:191:48 | read      | Inferred     | 2      | VITIS_LOOP_180_3 | pipeline.cpp:180:23 |            |                                                                                                                                                        |
| m_axi_gmem    | points       | pipeline.cpp:192:48 | read      | Fail         |        |                  |                     |            | Inferred burst reverted due to burst accesses data width is different from m_axi port width                                                            |
| m_axi_gmem    | points       | pipeline.cpp:192:48 | read      | Widen Fail   |        |                  |                     | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0                                                |
| m_axi_gmem    | points       | pipeline.cpp:192:48 | read      | Fail         |        | VITIS_LOOP_180_3 | pipeline.cpp:180:23 | 214-232    | Access call is in the conditional branch                                                                                                               |
| m_axi_gmem    | points       | pipeline.cpp:192:48 | read      | Inferred     | 2      | VITIS_LOOP_180_3 | pipeline.cpp:180:23 |            |                                                                                                                                                        |
| m_axi_gmem_0  | w2_0         | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_0  | w2_0         | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_0  | w2_0         | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_1  | w2_1         | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_1  | w2_1         | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_1  | w2_1         | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_10 | w2_10        | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_10 | w2_10        | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_10 | w2_10        | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_11 | w2_11        | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_11 | w2_11        | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_11 | w2_11        | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_12 | w2_12        | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_12 | w2_12        | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_12 | w2_12        | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_13 | w2_13        | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_13 | w2_13        | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_13 | w2_13        | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_14 | w2_14        | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_14 | w2_14        | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_14 | w2_14        | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_15 | w2_15        | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_15 | w2_15        | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_15 | w2_15        | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_16 | w2_16        | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_16 | w2_16        | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_16 | w2_16        | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_17 | w2_17        | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_17 | w2_17        | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_17 | w2_17        | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_18 | w2_18        | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_18 | w2_18        | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_18 | w2_18        | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_19 | w2_19        | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_19 | w2_19        | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_19 | w2_19        | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_2  | w2_2         | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_2  | w2_2         | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_2  | w2_2         | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_20 | w2_20        | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_20 | w2_20        | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_20 | w2_20        | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_21 | w2_21        | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_21 | w2_21        | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_21 | w2_21        | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_22 | w2_22        | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_22 | w2_22        | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_22 | w2_22        | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_23 | w2_23        | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_23 | w2_23        | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_23 | w2_23        | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_24 | w2_24        | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_24 | w2_24        | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_24 | w2_24        | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_25 | w2_25        | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_25 | w2_25        | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_25 | w2_25        | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_26 | w2_26        | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_26 | w2_26        | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_26 | w2_26        | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_27 | w2_27        | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_27 | w2_27        | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_27 | w2_27        | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_28 | w2_28        | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_28 | w2_28        | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_28 | w2_28        | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_29 | w2_29        | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_29 | w2_29        | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_29 | w2_29        | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_3  | w2_3         | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_3  | w2_3         | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_3  | w2_3         | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_30 | w2_30        | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_30 | w2_30        | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_30 | w2_30        | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_31 | w2_31        | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_31 | w2_31        | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_31 | w2_31        | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_4  | w2_4         | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_4  | w2_4         | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_4  | w2_4         | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_5  | w2_5         | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_5  | w2_5         | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_5  | w2_5         | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_6  | w2_6         | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_6  | w2_6         | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_6  | w2_6         | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_7  | w2_7         | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_7  | w2_7         | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_7  | w2_7         | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_8  | w2_8         | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_8  | w2_8         | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_8  | w2_8         | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
| m_axi_gmem_9  | w2_9         | pipeline.cpp:96:70  | read      | Widen Fail   |        | VITIS_LOOP_94_6  | pipeline.cpp:94:42  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0                                                  |
| m_axi_gmem_9  | w2_9         | pipeline.cpp:96:70  | read      | Fail         |        | VITIS_LOOP_87_3  | pipeline.cpp:87:30  | 214-229    | Could not analyze pattern                                                                                                                              |
| m_axi_gmem_9  | w2_9         | pipeline.cpp:96:70  | read      | Inferred     | 144    | VITIS_LOOP_92_4  | pipeline.cpp:92:34  |            |                                                                                                                                                        |
+---------------+--------------+---------------------+-----------+--------------+--------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------------------------------------------+-----+--------+----------------+-----------+--------------------------+---------+
| Name                                                                         | DSP | Pragma | Variable       | Op        | Impl                     | Latency |
+------------------------------------------------------------------------------+-----+--------+----------------+-----------+--------------------------+---------+
| + pointpillars_cnn                                                           | 67  |        |                |           |                          |         |
|   add_ln180_fu_5165_p2                                                       |     |        | add_ln180      | add       | fabric                   | 0       |
|   xor_ln180_fu_5179_p2                                                       |     |        | xor_ln180      | xor       | auto                     | 0       |
|   add_ln180_1_fu_5189_p2                                                     |     |        | add_ln180_1    | add       | fabric                   | 0       |
|   icmp_ln85_fu_5844_p2                                                       |     |        | icmp_ln85      | seteq     | auto                     | 0       |
|   add_ln85_fu_5850_p2                                                        |     |        | add_ln85       | add       | fabric                   | 0       |
|   add_ln89_fu_5870_p2                                                        |     |        | add_ln89       | add       | fabric                   | 0       |
|   lshr_ln89_fu_5910_p2                                                       |     |        | lshr_ln89      | lshr      | auto_pipe                | 0       |
|   icmp_ln86_fu_5925_p2                                                       |     |        | icmp_ln86      | seteq     | auto                     | 0       |
|   icmp_ln87_fu_5935_p2                                                       |     |        | icmp_ln87      | seteq     | auto                     | 0       |
|   icmp_ln103_1_fu_5971_p2                                                    |     |        | icmp_ln103_1   | setgt     | auto                     | 0       |
|   select_ln103_fu_5977_p3                                                    |     |        | select_ln103   | select    | auto_sel                 | 0       |
|   add_ln87_fu_6055_p2                                                        |     |        | add_ln87       | add       | fabric                   | 0       |
|   add_ln86_fu_5941_p2                                                        |     |        | add_ln86       | add       | fabric                   | 0       |
|  + pointpillars_cnn_Pipeline_VITIS_LOOP_169_1_VITIS_LOOP_170_2               | 0   |        |                |           |                          |         |
|    icmp_ln169_fu_5310_p2                                                     |     |        | icmp_ln169     | seteq     | auto                     | 0       |
|    add_ln169_1_fu_5316_p2                                                    |     |        | add_ln169_1    | add       | fabric                   | 0       |
|    add_ln169_fu_5328_p2                                                      |     |        | add_ln169      | add       | fabric                   | 0       |
|    icmp_ln170_fu_5334_p2                                                     |     |        | icmp_ln170     | seteq     | auto                     | 0       |
|    select_ln169_fu_5340_p3                                                   |     |        | select_ln169   | select    | auto_sel                 | 0       |
|    select_ln169_1_fu_5348_p3                                                 |     |        | select_ln169_1 | select    | auto_sel                 | 0       |
|    add_ln170_fu_5814_p2                                                      |     |        | add_ln170      | add       | fabric                   | 0       |
|  + pointpillars_cnn_Pipeline_VITIS_LOOP_180_3                                | 6   |        |                |           |                          |         |
|    icmp_ln180_fu_5524_p2                                                     |     |        | icmp_ln180     | setlt     | auto                     | 0       |
|    add_ln180_fu_5530_p2                                                      |     |        | add_ln180      | add       | fabric                   | 0       |
|    empty_fu_5548_p2                                                          |     |        | empty          | add       | fabric                   | 0       |
|    lshr_ln182_fu_5604_p2                                                     |     |        | lshr_ln182     | lshr      | auto_pipe                | 0       |
|    add_ln182_fu_5579_p2                                                      |     |        | add_ln182      | add       | fabric                   | 0       |
|    lshr_ln182_1_fu_5617_p2                                                   |     |        | lshr_ln182_1   | lshr      | auto_pipe                | 0       |
|    add_ln317_fu_5672_p2                                                      |     |        | add_ln317      | add       | fabric                   | 0       |
|    sub_ln18_fu_5686_p2                                                       |     |        | sub_ln18       | sub       | fabric                   | 0       |
|    select_ln18_fu_5696_p3                                                    |     |        | select_ln18    | select    | auto_sel                 | 0       |
|    lshr_ln18_fu_5712_p2                                                      |     |        | lshr_ln18      | lshr      | auto_pipe                | 0       |
|    shl_ln18_fu_5718_p2                                                       |     |        | shl_ln18       | shl       | auto_pipe                | 0       |
|    val_fu_5744_p3                                                            |     |        | val            | select    | auto_sel                 | 0       |
|    result_2_fu_5752_p2                                                       |     |        | result_2       | sub       | fabric                   | 0       |
|    result_fu_5758_p3                                                         |     |        | result         | select    | auto_sel                 | 0       |
|    add_ln317_1_fu_5808_p2                                                    |     |        | add_ln317_1    | add       | fabric                   | 0       |
|    sub_ln18_1_fu_5822_p2                                                     |     |        | sub_ln18_1     | sub       | fabric                   | 0       |
|    select_ln18_2_fu_5832_p3                                                  |     |        | select_ln18_2  | select    | auto_sel                 | 0       |
|    lshr_ln18_1_fu_5848_p2                                                    |     |        | lshr_ln18_1    | lshr      | auto_pipe                | 0       |
|    shl_ln18_1_fu_5854_p2                                                     |     |        | shl_ln18_1     | shl       | auto_pipe                | 0       |
|    val_1_fu_5880_p3                                                          |     |        | val_1          | select    | auto_sel                 | 0       |
|    result_6_fu_5888_p2                                                       |     |        | result_6       | sub       | fabric                   | 0       |
|    result_7_fu_5894_p3                                                       |     |        | result_7       | select    | auto_sel                 | 0       |
|    or_ln185_fu_5906_p2                                                       |     |        | or_ln185       | or        | auto                     | 0       |
|    icmp_ln185_fu_5921_p2                                                     |     |        | icmp_ln185     | seteq     | auto                     | 0       |
|    sparsemux_129_6_6_1_1_U325                                                |     |        | tmp_9          | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_129_6_32_1_1_U326                                               |     |        | tmp_s          | sparsemux | compactencoding_dontcare | 0       |
|    fadd_32ns_32ns_32_1_full_dsp_1_U321                                       | 2   |        | add            | fadd      | fulldsp                  | 0       |
|    add_ln191_fu_7123_p2                                                      |     |        | add_ln191      | add       | fabric                   | 0       |
|    lshr_ln191_fu_7173_p2                                                     |     |        | lshr_ln191     | lshr      | auto_pipe                | 0       |
|    add_ln191_1_fu_7138_p2                                                    |     |        | add_ln191_1    | add       | fabric                   | 0       |
|    lshr_ln191_1_fu_7449_p2                                                   |     |        | lshr_ln191_1   | lshr      | auto_pipe                | 0       |
|    add_ln193_fu_6265_p2                                                      |     |        | add_ln193      | add       | fabric                   | 0       |
|    sparsemux_129_6_32_1_1_U327                                               |     |        | tmp_8          | sparsemux | compactencoding_dontcare | 0       |
|    fadd_32ns_32ns_32_1_full_dsp_1_U322                                       | 2   |        | add1           | fadd      | fulldsp                  | 0       |
|    sparsemux_129_6_32_1_1_U328                                               |     |        | tmp_7          | sparsemux | compactencoding_dontcare | 0       |
|    fadd_32ns_32ns_32_1_full_dsp_1_U321                                       | 2   |        | add2           | fadd      | fulldsp                  | 0       |
|    sparsemux_129_6_32_1_1_U329                                               |     |        | tmp_13         | sparsemux | compactencoding_dontcare | 0       |
|    fadd_32ns_32ns_32_1_full_dsp_1_U323                                       | 2   |        | add3           | fadd      | fulldsp                  | 0       |
|  + pointpillars_cnn_Pipeline_VITIS_LOOP_203_4_VITIS_LOOP_204_5               | 10  |        |                |           |                          |         |
|    icmp_ln203_fu_5857_p2                                                     |     |        | icmp_ln203     | seteq     | auto                     | 0       |
|    add_ln203_1_fu_5863_p2                                                    |     |        | add_ln203_1    | add       | fabric                   | 0       |
|    add_ln203_fu_5875_p2                                                      |     |        | add_ln203      | add       | fabric                   | 0       |
|    icmp_ln204_fu_5881_p2                                                     |     |        | icmp_ln204     | seteq     | auto                     | 0       |
|    select_ln203_fu_5887_p3                                                   |     |        | select_ln203   | select    | auto_sel                 | 0       |
|    select_ln203_1_fu_5895_p3                                                 |     |        | select_ln203_1 | select    | auto_sel                 | 0       |
|    mul_7ns_9ns_15_1_1_U670                                                   |     |        | mul_ln203      | mul       | auto                     | 0       |
|    mac_muladd_6ns_5ns_6ns_9_4_1_U683                                         | 1   |        | mul_ln203_1    | mul       | dsp_slice                | 3       |
|    urem_7ns_3ns_2_11_1_U671                                                  |     |        | urem_ln203     | urem      | auto                     | 10      |
|    mul_7ns_9ns_15_1_1_U672                                                   |     |        | mul_ln204      | mul       | auto                     | 0       |
|    mac_muladd_6ns_5ns_6ns_9_4_1_U683                                         | 1   |        | add_ln208_1    | add       | dsp_slice                | 3       |
|    urem_7ns_3ns_2_11_1_U673                                                  |     |        | urem_ln204     | urem      | auto                     | 10      |
|    sparsemux_129_6_6_1_1_U674                                                |     |        | tmp_1          | sparsemux | compactencoding_dontcare | 0       |
|    icmp_ln206_fu_6315_p2                                                     |     |        | icmp_ln206     | seteq     | auto                     | 0       |
|    uitofp_32ns_32_4_no_dsp_1_U665                                            |     |        | conv_i1        | uitofp    | auto                     | 3       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U664                                         |     |        | inv            | fdiv      | fabric                   | 8       |
|    sparsemux_129_6_32_1_1_U675                                               |     |        | tmp_2          | sparsemux | compactencoding_dontcare | 0       |
|    fpext_32ns_64_2_no_dsp_1_U666                                             |     |        | pf_3           | fpext     | auto                     | 1       |
|    sub_ln208_fu_7708_p2                                                      |     |        | sub_ln208      | sub       | fabric                   | 0       |
|    select_ln208_fu_7714_p3                                                   |     |        | select_ln208   | select    | auto_sel                 | 0       |
|    icmp_ln208_fu_7489_p2                                                     |     |        | icmp_ln208     | seteq     | auto                     | 0       |
|    sub_ln208_1_fu_7495_p2                                                    |     |        | sub_ln208_1    | sub       | fabric                   | 0       |
|    icmp_ln208_1_fu_7505_p2                                                   |     |        | icmp_ln208_1   | setgt     | auto                     | 0       |
|    add_ln208_fu_7721_p2                                                      |     |        | add_ln208      | add       | fabric                   | 0       |
|    sub_ln208_2_fu_7726_p2                                                    |     |        | sub_ln208_2    | sub       | fabric                   | 0       |
|    select_ln208_1_fu_7731_p3                                                 |     |        | select_ln208_1 | select    | auto_sel                 | 0       |
|    icmp_ln208_2_fu_7511_p2                                                   |     |        | icmp_ln208_2   | seteq     | auto                     | 0       |
|    icmp_ln208_3_fu_7742_p2                                                   |     |        | icmp_ln208_3   | setlt     | auto                     | 0       |
|    select_ln208_4_fu_7748_p3                                                 |     |        | select_ln208_4 | select    | auto_sel                 | 0       |
|    ashr_ln208_fu_7759_p2                                                     |     |        | ashr_ln208     | ashr      | auto_pipe                | 0       |
|    storemerge4_i_fu_7845_p6                                                  |     |        | select_ln208_2 | select    | auto_sel                 | 0       |
|    icmp_ln208_5_fu_7787_p2                                                   |     |        | icmp_ln208_5   | seteq     | auto                     | 0       |
|    shl_ln208_fu_7797_p2                                                      |     |        | shl_ln208      | shl       | auto_pipe                | 0       |
|    storemerge4_i_fu_7845_p8                                                  |     |        | select_ln208_3 | select    | auto_sel                 | 0       |
|    xor_ln208_fu_7811_p2                                                      |     |        | xor_ln208      | xor       | auto                     | 0       |
|    and_ln208_fu_7816_p2                                                      |     |        | and_ln208      | and       | auto                     | 0       |
|    or_ln208_fu_7821_p2                                                       |     |        | or_ln208       | or        | auto                     | 0       |
|    xor_ln208_1_fu_7825_p2                                                    |     |        | xor_ln208_1    | xor       | auto                     | 0       |
|    and_ln208_1_fu_7831_p2                                                    |     |        | and_ln208_1    | and       | auto                     | 0       |
|    sparsemux_9_3_16_1_1_U679                                                 |     |        | storemerge4_i  | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_129_6_32_1_1_U676                                               |     |        | tmp_s          | sparsemux | compactencoding_dontcare | 0       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U661                                        | 3   |        | mul1           | fmul      | maxdsp                   | 2       |
|    fpext_32ns_64_2_no_dsp_1_U667                                             |     |        | pf_2           | fpext     | auto                     | 1       |
|    sub_ln209_fu_7889_p2                                                      |     |        | sub_ln209      | sub       | fabric                   | 0       |
|    select_ln209_fu_7895_p3                                                   |     |        | select_ln209   | select    | auto_sel                 | 0       |
|    icmp_ln209_fu_7549_p2                                                     |     |        | icmp_ln209     | seteq     | auto                     | 0       |
|    sub_ln209_1_fu_7555_p2                                                    |     |        | sub_ln209_1    | sub       | fabric                   | 0       |
|    icmp_ln209_1_fu_7565_p2                                                   |     |        | icmp_ln209_1   | setgt     | auto                     | 0       |
|    add_ln209_fu_7902_p2                                                      |     |        | add_ln209      | add       | fabric                   | 0       |
|    sub_ln209_2_fu_7907_p2                                                    |     |        | sub_ln209_2    | sub       | fabric                   | 0       |
|    select_ln209_1_fu_7912_p3                                                 |     |        | select_ln209_1 | select    | auto_sel                 | 0       |
|    icmp_ln209_2_fu_7571_p2                                                   |     |        | icmp_ln209_2   | seteq     | auto                     | 0       |
|    icmp_ln209_3_fu_7923_p2                                                   |     |        | icmp_ln209_3   | setlt     | auto                     | 0       |
|    select_ln209_4_fu_7929_p3                                                 |     |        | select_ln209_4 | select    | auto_sel                 | 0       |
|    ashr_ln209_fu_7940_p2                                                     |     |        | ashr_ln209     | ashr      | auto_pipe                | 0       |
|    storemerge4_i3_fu_8026_p6                                                 |     |        | select_ln209_2 | select    | auto_sel                 | 0       |
|    icmp_ln209_4_fu_7968_p2                                                   |     |        | icmp_ln209_4   | seteq     | auto                     | 0       |
|    shl_ln209_fu_7978_p2                                                      |     |        | shl_ln209      | shl       | auto_pipe                | 0       |
|    storemerge4_i3_fu_8026_p8                                                 |     |        | select_ln209_3 | select    | auto_sel                 | 0       |
|    xor_ln209_fu_7992_p2                                                      |     |        | xor_ln209      | xor       | auto                     | 0       |
|    and_ln209_fu_7997_p2                                                      |     |        | and_ln209      | and       | auto                     | 0       |
|    or_ln209_fu_8002_p2                                                       |     |        | or_ln209       | or        | auto                     | 0       |
|    xor_ln209_1_fu_8006_p2                                                    |     |        | xor_ln209_1    | xor       | auto                     | 0       |
|    and_ln209_1_fu_8012_p2                                                    |     |        | and_ln209_1    | and       | auto                     | 0       |
|    sparsemux_9_3_16_1_1_U680                                                 |     |        | storemerge4_i3 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_129_6_32_1_1_U677                                               |     |        | tmp_10         | sparsemux | compactencoding_dontcare | 0       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U662                                        | 3   |        | mul2           | fmul      | maxdsp                   | 2       |
|    fpext_32ns_64_2_no_dsp_1_U668                                             |     |        | pf_1           | fpext     | auto                     | 1       |
|    sub_ln210_fu_8070_p2                                                      |     |        | sub_ln210      | sub       | fabric                   | 0       |
|    select_ln210_fu_8076_p3                                                   |     |        | select_ln210   | select    | auto_sel                 | 0       |
|    icmp_ln210_fu_7609_p2                                                     |     |        | icmp_ln210     | seteq     | auto                     | 0       |
|    sub_ln210_1_fu_7615_p2                                                    |     |        | sub_ln210_1    | sub       | fabric                   | 0       |
|    icmp_ln210_1_fu_7625_p2                                                   |     |        | icmp_ln210_1   | setgt     | auto                     | 0       |
|    add_ln210_fu_8083_p2                                                      |     |        | add_ln210      | add       | fabric                   | 0       |
|    sub_ln210_2_fu_8088_p2                                                    |     |        | sub_ln210_2    | sub       | fabric                   | 0       |
|    select_ln210_1_fu_8093_p3                                                 |     |        | select_ln210_1 | select    | auto_sel                 | 0       |
|    icmp_ln210_2_fu_7631_p2                                                   |     |        | icmp_ln210_2   | seteq     | auto                     | 0       |
|    icmp_ln210_3_fu_8104_p2                                                   |     |        | icmp_ln210_3   | setlt     | auto                     | 0       |
|    select_ln210_4_fu_8110_p3                                                 |     |        | select_ln210_4 | select    | auto_sel                 | 0       |
|    ashr_ln210_fu_8121_p2                                                     |     |        | ashr_ln210     | ashr      | auto_pipe                | 0       |
|    storemerge4_i4_fu_8207_p6                                                 |     |        | select_ln210_2 | select    | auto_sel                 | 0       |
|    icmp_ln210_4_fu_8149_p2                                                   |     |        | icmp_ln210_4   | seteq     | auto                     | 0       |
|    shl_ln210_fu_8159_p2                                                      |     |        | shl_ln210      | shl       | auto_pipe                | 0       |
|    storemerge4_i4_fu_8207_p8                                                 |     |        | select_ln210_3 | select    | auto_sel                 | 0       |
|    xor_ln210_fu_8173_p2                                                      |     |        | xor_ln210      | xor       | auto                     | 0       |
|    and_ln210_fu_8178_p2                                                      |     |        | and_ln210      | and       | auto                     | 0       |
|    or_ln210_fu_8183_p2                                                       |     |        | or_ln210       | or        | auto                     | 0       |
|    xor_ln210_1_fu_8187_p2                                                    |     |        | xor_ln210_1    | xor       | auto                     | 0       |
|    and_ln210_1_fu_8193_p2                                                    |     |        | and_ln210_1    | and       | auto                     | 0       |
|    sparsemux_9_3_16_1_1_U681                                                 |     |        | storemerge4_i4 | sparsemux | onehotencoding_realdef   | 0       |
|    sparsemux_129_6_32_1_1_U678                                               |     |        | tmp_14         | sparsemux | compactencoding_dontcare | 0       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U663                                        | 3   |        | mul3           | fmul      | maxdsp                   | 2       |
|    fpext_32ns_64_2_no_dsp_1_U669                                             |     |        | pf             | fpext     | auto                     | 1       |
|    sub_ln211_fu_8251_p2                                                      |     |        | sub_ln211      | sub       | fabric                   | 0       |
|    select_ln211_fu_8257_p3                                                   |     |        | select_ln211   | select    | auto_sel                 | 0       |
|    icmp_ln211_fu_7669_p2                                                     |     |        | icmp_ln211     | seteq     | auto                     | 0       |
|    sub_ln211_1_fu_7675_p2                                                    |     |        | sub_ln211_1    | sub       | fabric                   | 0       |
|    icmp_ln211_1_fu_7685_p2                                                   |     |        | icmp_ln211_1   | setgt     | auto                     | 0       |
|    add_ln211_fu_8264_p2                                                      |     |        | add_ln211      | add       | fabric                   | 0       |
|    sub_ln211_2_fu_8269_p2                                                    |     |        | sub_ln211_2    | sub       | fabric                   | 0       |
|    select_ln211_1_fu_8274_p3                                                 |     |        | select_ln211_1 | select    | auto_sel                 | 0       |
|    icmp_ln211_2_fu_7691_p2                                                   |     |        | icmp_ln211_2   | seteq     | auto                     | 0       |
|    icmp_ln211_3_fu_8285_p2                                                   |     |        | icmp_ln211_3   | setlt     | auto                     | 0       |
|    select_ln211_4_fu_8291_p3                                                 |     |        | select_ln211_4 | select    | auto_sel                 | 0       |
|    ashr_ln211_fu_8302_p2                                                     |     |        | ashr_ln211     | ashr      | auto_pipe                | 0       |
|    storemerge4_i5_fu_8388_p6                                                 |     |        | select_ln211_2 | select    | auto_sel                 | 0       |
|    icmp_ln211_4_fu_8330_p2                                                   |     |        | icmp_ln211_4   | seteq     | auto                     | 0       |
|    shl_ln211_fu_8340_p2                                                      |     |        | shl_ln211      | shl       | auto_pipe                | 0       |
|    storemerge4_i5_fu_8388_p8                                                 |     |        | select_ln211_3 | select    | auto_sel                 | 0       |
|    xor_ln211_fu_8354_p2                                                      |     |        | xor_ln211      | xor       | auto                     | 0       |
|    and_ln211_fu_8359_p2                                                      |     |        | and_ln211      | and       | auto                     | 0       |
|    or_ln211_fu_8364_p2                                                       |     |        | or_ln211       | or        | auto                     | 0       |
|    xor_ln211_1_fu_8368_p2                                                    |     |        | xor_ln211_1    | xor       | auto                     | 0       |
|    and_ln211_1_fu_8374_p2                                                    |     |        | and_ln211_1    | and       | auto                     | 0       |
|    sparsemux_9_3_16_1_1_U682                                                 |     |        | storemerge4_i5 | sparsemux | onehotencoding_realdef   | 0       |
|    add_ln204_fu_6031_p2                                                      |     |        | add_ln204      | add       | fabric                   | 0       |
|  + conv2d                                                                    | 36  |        |                |           |                          |         |
|    icmp_ln54_fu_3752_p2                                                      |     |        | icmp_ln54      | seteq     | auto                     | 0       |
|    add_ln54_fu_3758_p2                                                       |     |        | add_ln54       | add       | fabric                   | 0       |
|    add_ln58_fu_3778_p2                                                       |     |        | add_ln58       | add       | fabric                   | 0       |
|    lshr_ln58_fu_3823_p2                                                      |     |        | lshr_ln58      | lshr      | auto_pipe                | 0       |
|    sparsemux_33_4_16_1_1_U1264                                               |     |        | tmp            | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1264                                               |     |        | tmp_s          | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1264                                               |     |        | tmp_33         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1264                                               |     |        | tmp_34         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1264                                               |     |        | tmp_35         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1264                                               |     |        | tmp_36         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1264                                               |     |        | tmp_37         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1264                                               |     |        | tmp_38         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1264                                               |     |        | tmp_39         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1265                                               |     |        | tmp_40         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1265                                               |     |        | tmp_41         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1265                                               |     |        | tmp_42         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1265                                               |     |        | tmp_43         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1265                                               |     |        | tmp_44         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1265                                               |     |        | tmp_45         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1265                                               |     |        | tmp_46         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1265                                               |     |        | tmp_47         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1265                                               |     |        | tmp_48         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1266                                               |     |        | tmp_49         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1266                                               |     |        | tmp_50         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1266                                               |     |        | tmp_51         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1266                                               |     |        | tmp_52         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1266                                               |     |        | tmp_53         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1266                                               |     |        | tmp_54         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1266                                               |     |        | tmp_55         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1266                                               |     |        | tmp_56         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1266                                               |     |        | tmp_57         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1267                                               |     |        | tmp_58         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1267                                               |     |        | tmp_59         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1267                                               |     |        | tmp_60         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1267                                               |     |        | tmp_61         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1267                                               |     |        | tmp_62         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1267                                               |     |        | tmp_63         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1267                                               |     |        | tmp_64         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1267                                               |     |        | tmp_65         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_16_1_1_U1267                                               |     |        | tmp_66         | sparsemux | compactencoding_dontcare | 0       |
|   + conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3                          | 36  |        |                |           |                          |         |
|     icmp_ln55_fu_4360_p2                                                     |     |        | icmp_ln55      | seteq     | auto                     | 0       |
|     add_ln55_fu_4366_p2                                                      |     |        | add_ln55       | add       | fabric                   | 0       |
|     icmp_ln56_fu_4378_p2                                                     |     |        | icmp_ln56      | seteq     | auto                     | 0       |
|     select_ln55_fu_4384_p3                                                   |     |        | select_ln55    | select    | auto_sel                 | 0       |
|     add_ln63_fu_4392_p2                                                      |     |        | add_ln63       | add       | fabric                   | 0       |
|     add_ln63_40_fu_4398_p2                                                   |     |        | add_ln63_40    | add       | fabric                   | 0       |
|     select_ln55_1_fu_4404_p3                                                 |     |        | select_ln55_1  | select    | auto_sel                 | 0       |
|     select_ln55_2_fu_4412_p3                                                 |     |        | select_ln55_2  | select    | auto_sel                 | 0       |
|     mul_6ns_8ns_13_1_1_U1087                                                 |     |        | mul_ln55       | mul       | auto                     | 0       |
|     mul_5ns_6ns_9_1_1_U1089                                                  |     |        | mul_ln55_1     | mul       | auto                     | 0       |
|     urem_6ns_3ns_2_10_1_U1083                                                |     |        | urem_ln55      | urem      | auto                     | 9       |
|     mul_6ns_8ns_13_1_1_U1084                                                 |     |        | mul_ln63_36    | mul       | auto                     | 0       |
|     mul_5ns_6ns_9_1_1_U1090                                                  |     |        | mul_ln63_37    | mul       | auto                     | 0       |
|     add_ln63_1_fu_4550_p2                                                    |     |        | add_ln63_1     | add       | fabric                   | 0       |
|     mul_6ns_8ns_13_1_1_U1088                                                 |     |        | mul_ln56       | mul       | auto                     | 0       |
|     mul_5ns_6ns_9_1_1_U1091                                                  |     |        | mul_ln70       | mul       | auto                     | 0       |
|     mul_6ns_8ns_13_1_1_U1092                                                 |     |        | mul_ln56_1     | mul       | auto                     | 0       |
|     add_ln63_41_fu_4629_p2                                                   |     |        | add_ln63_41    | add       | fabric                   | 0       |
|     add_ln63_42_fu_4675_p2                                                   |     |        | add_ln63_42    | add       | fabric                   | 0       |
|     add_ln63_43_fu_4721_p2                                                   |     |        | add_ln63_43    | add       | fabric                   | 0       |
|     urem_6ns_3ns_2_10_1_U1085                                                |     |        | urem_ln56      | urem      | auto                     | 9       |
|     add_ln63_2_fu_4767_p2                                                    |     |        | add_ln63_2     | add       | fabric                   | 0       |
|     mul_6ns_8ns_13_1_1_U1093                                                 |     |        | mul_ln63_38    | mul       | auto                     | 0       |
|     add_ln63_44_fu_4796_p2                                                   |     |        | add_ln63_44    | add       | fabric                   | 0       |
|     add_ln63_45_fu_4842_p2                                                   |     |        | add_ln63_45    | add       | fabric                   | 0       |
|     add_ln63_46_fu_4888_p2                                                   |     |        | add_ln63_46    | add       | fabric                   | 0       |
|     sparsemux_7_2_16_1_1_U1047                                               |     |        | tmp_23         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1048                                               |     |        | tmp_24         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1049                                               |     |        | tmp_25         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1094                                               |     |        | tmp_26         | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_24s_26_4_1_U1130                                      | 1   |        | mul_ln63       | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_24s_26_4_1_U1130                                      | 1   |        | add_ln63_3     | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1050                                               |     |        | tmp_27         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1051                                               |     |        | tmp_28         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1052                                               |     |        | tmp_29         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1095                                               |     |        | tmp_35         | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1131                                      | 1   |        | mul_ln63_1     | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1131                                      | 1   |        | add_ln63_4     | add       | dsp_slice                | 3       |
|     add_ln63_5_fu_4452_p2                                                    |     |        | add_ln63_5     | add       | fabric                   | 0       |
|     mul_6ns_8ns_13_1_1_U1086                                                 |     |        | mul_ln63_39    | mul       | auto                     | 0       |
|     add_ln63_47_fu_4937_p2                                                   |     |        | add_ln63_47    | add       | fabric                   | 0       |
|     add_ln63_48_fu_4983_p2                                                   |     |        | add_ln63_48    | add       | fabric                   | 0       |
|     add_ln63_49_fu_5029_p2                                                   |     |        | add_ln63_49    | add       | fabric                   | 0       |
|     sparsemux_7_2_16_1_1_U1053                                               |     |        | tmp_38         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1054                                               |     |        | tmp_39         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1055                                               |     |        | tmp_40         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1096                                               |     |        | tmp_41         | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1132                                      | 1   |        | mul_ln63_2     | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1132                                      | 1   |        | add_ln63_6     | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1047                                               |     |        | tmp_43         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1048                                               |     |        | tmp_44         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1049                                               |     |        | tmp_45         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1097                                               |     |        | tmp_46         | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1133                                      | 1   |        | mul_ln63_3     | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1133                                      | 1   |        | add_ln63_7     | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1050                                               |     |        | tmp_48         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1051                                               |     |        | tmp_49         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1052                                               |     |        | tmp_50         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1098                                               |     |        | tmp_51         | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1134                                      | 1   |        | mul_ln63_4     | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1134                                      | 1   |        | add_ln63_8     | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1053                                               |     |        | tmp_53         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1054                                               |     |        | tmp_54         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1055                                               |     |        | tmp_55         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1099                                               |     |        | tmp_56         | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1135                                      | 1   |        | mul_ln63_5     | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1135                                      | 1   |        | add_ln63_9     | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1047                                               |     |        | tmp_58         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1048                                               |     |        | tmp_59         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1049                                               |     |        | tmp_60         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1100                                               |     |        | tmp_61         | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1136                                      | 1   |        | mul_ln63_6     | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1136                                      | 1   |        | add_ln63_10    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1050                                               |     |        | tmp_63         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1051                                               |     |        | tmp_64         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1052                                               |     |        | tmp_65         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1101                                               |     |        | tmp_66         | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1137                                      | 1   |        | mul_ln63_7     | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1137                                      | 1   |        | add_ln63_11    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1053                                               |     |        | tmp_68         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1054                                               |     |        | tmp_69         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1055                                               |     |        | tmp_70         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1102                                               |     |        | tmp_71         | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1138                                      | 1   |        | mul_ln63_8     | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1138                                      | 1   |        | add_ln63_12    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1056                                               |     |        | tmp_73         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1057                                               |     |        | tmp_74         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1058                                               |     |        | tmp_75         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1103                                               |     |        | tmp_76         | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1139                                      | 1   |        | mul_ln63_9     | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1139                                      | 1   |        | add_ln63_13    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1059                                               |     |        | tmp_78         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1060                                               |     |        | tmp_79         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1061                                               |     |        | tmp_80         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1104                                               |     |        | tmp_81         | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1140                                      | 1   |        | mul_ln63_10    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1140                                      | 1   |        | add_ln63_14    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1062                                               |     |        | tmp_83         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1063                                               |     |        | tmp_84         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1064                                               |     |        | tmp_85         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1105                                               |     |        | tmp_86         | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1141                                      | 1   |        | mul_ln63_11    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1141                                      | 1   |        | add_ln63_15    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1056                                               |     |        | tmp_88         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1057                                               |     |        | tmp_89         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1058                                               |     |        | tmp_90         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1106                                               |     |        | tmp_91         | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1142                                      | 1   |        | mul_ln63_12    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1142                                      | 1   |        | add_ln63_16    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1059                                               |     |        | tmp_93         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1060                                               |     |        | tmp_94         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1061                                               |     |        | tmp_95         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1107                                               |     |        | tmp_96         | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1143                                      | 1   |        | mul_ln63_13    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1143                                      | 1   |        | add_ln63_17    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1062                                               |     |        | tmp_98         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1063                                               |     |        | tmp_99         | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1064                                               |     |        | tmp_100        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1108                                               |     |        | tmp_101        | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1144                                      | 1   |        | mul_ln63_14    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1144                                      | 1   |        | add_ln63_18    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1056                                               |     |        | tmp_103        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1057                                               |     |        | tmp_104        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1058                                               |     |        | tmp_105        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1109                                               |     |        | tmp_106        | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1145                                      | 1   |        | mul_ln63_15    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1145                                      | 1   |        | add_ln63_19    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1059                                               |     |        | tmp_108        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1060                                               |     |        | tmp_109        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1061                                               |     |        | tmp_110        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1110                                               |     |        | tmp_111        | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1146                                      | 1   |        | mul_ln63_16    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1146                                      | 1   |        | add_ln63_20    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1062                                               |     |        | tmp_113        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1063                                               |     |        | tmp_114        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1064                                               |     |        | tmp_115        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1111                                               |     |        | tmp_116        | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1147                                      | 1   |        | mul_ln63_17    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1147                                      | 1   |        | add_ln63_21    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1065                                               |     |        | tmp_118        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1066                                               |     |        | tmp_119        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1067                                               |     |        | tmp_120        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1112                                               |     |        | tmp_121        | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1148                                      | 1   |        | mul_ln63_18    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1148                                      | 1   |        | add_ln63_22    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1068                                               |     |        | tmp_123        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1069                                               |     |        | tmp_124        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1070                                               |     |        | tmp_125        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1113                                               |     |        | tmp_126        | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1149                                      | 1   |        | mul_ln63_19    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1149                                      | 1   |        | add_ln63_23    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1071                                               |     |        | tmp_128        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1072                                               |     |        | tmp_129        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1073                                               |     |        | tmp_130        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1114                                               |     |        | tmp_131        | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1150                                      | 1   |        | mul_ln63_20    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1150                                      | 1   |        | add_ln63_24    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1065                                               |     |        | tmp_133        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1066                                               |     |        | tmp_134        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1067                                               |     |        | tmp_135        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1115                                               |     |        | tmp_136        | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1151                                      | 1   |        | mul_ln63_21    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1151                                      | 1   |        | add_ln63_25    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1068                                               |     |        | tmp_138        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1069                                               |     |        | tmp_139        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1070                                               |     |        | tmp_140        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1116                                               |     |        | tmp_141        | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1152                                      | 1   |        | mul_ln63_22    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1152                                      | 1   |        | add_ln63_26    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1071                                               |     |        | tmp_143        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1072                                               |     |        | tmp_144        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1073                                               |     |        | tmp_145        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1117                                               |     |        | tmp_146        | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1153                                      | 1   |        | mul_ln63_23    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1153                                      | 1   |        | add_ln63_27    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1065                                               |     |        | tmp_148        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1066                                               |     |        | tmp_149        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1067                                               |     |        | tmp_150        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1118                                               |     |        | tmp_151        | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1154                                      | 1   |        | mul_ln63_24    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1154                                      | 1   |        | add_ln63_28    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1068                                               |     |        | tmp_153        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1069                                               |     |        | tmp_154        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1070                                               |     |        | tmp_155        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1119                                               |     |        | tmp_156        | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1155                                      | 1   |        | mul_ln63_25    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1155                                      | 1   |        | add_ln63_29    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1071                                               |     |        | tmp_158        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1072                                               |     |        | tmp_159        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1073                                               |     |        | tmp_160        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1120                                               |     |        | tmp_161        | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1156                                      | 1   |        | mul_ln63_26    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1156                                      | 1   |        | add_ln63_30    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1074                                               |     |        | tmp_163        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1075                                               |     |        | tmp_164        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1076                                               |     |        | tmp_165        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1121                                               |     |        | tmp_166        | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1157                                      | 1   |        | mul_ln63_27    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1157                                      | 1   |        | add_ln63_31    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1077                                               |     |        | tmp_168        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1078                                               |     |        | tmp_169        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1079                                               |     |        | tmp_170        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1122                                               |     |        | tmp_171        | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1158                                      | 1   |        | mul_ln63_28    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1158                                      | 1   |        | add_ln63_32    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1080                                               |     |        | tmp_173        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1081                                               |     |        | tmp_174        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1082                                               |     |        | tmp_175        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1123                                               |     |        | tmp_176        | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1159                                      | 1   |        | mul_ln63_29    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1159                                      | 1   |        | add_ln63_33    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1074                                               |     |        | tmp_178        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1075                                               |     |        | tmp_179        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1076                                               |     |        | tmp_180        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1124                                               |     |        | tmp_181        | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1160                                      | 1   |        | mul_ln63_30    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1160                                      | 1   |        | add_ln63_34    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1077                                               |     |        | tmp_183        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1078                                               |     |        | tmp_184        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1079                                               |     |        | tmp_185        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1125                                               |     |        | tmp_186        | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1161                                      | 1   |        | mul_ln63_31    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1161                                      | 1   |        | add_ln63_35    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1080                                               |     |        | tmp_188        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1081                                               |     |        | tmp_189        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1082                                               |     |        | tmp_190        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1126                                               |     |        | tmp_191        | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1162                                      | 1   |        | mul_ln63_32    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1162                                      | 1   |        | add_ln63_36    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1074                                               |     |        | tmp_193        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1075                                               |     |        | tmp_194        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1076                                               |     |        | tmp_195        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1127                                               |     |        | tmp_196        | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1163                                      | 1   |        | mul_ln63_33    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1163                                      | 1   |        | add_ln63_37    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1077                                               |     |        | tmp_198        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1078                                               |     |        | tmp_199        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1079                                               |     |        | tmp_200        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1128                                               |     |        | tmp_201        | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1164                                      | 1   |        | mul_ln63_34    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1164                                      | 1   |        | add_ln63_38    | add       | dsp_slice                | 3       |
|     sparsemux_7_2_16_1_1_U1080                                               |     |        | tmp_203        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1081                                               |     |        | tmp_204        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1082                                               |     |        | tmp_205        | sparsemux | onehotencoding_realdef   | 0       |
|     sparsemux_7_2_16_1_1_U1129                                               |     |        | tmp_206        | sparsemux | onehotencoding_realdef   | 0       |
|     mac_muladd_16s_16s_26s_26_4_1_U1165                                      | 1   |        | mul_ln63_35    | mul       | dsp_slice                | 3       |
|     mac_muladd_16s_16s_26s_26_4_1_U1165                                      | 1   |        | add_ln63_39    | add       | dsp_slice                | 3       |
|     icmp_ln70_fu_6507_p2                                                     |     |        | icmp_ln70      | setgt     | auto                     | 0       |
|     select_ln70_fu_6513_p3                                                   |     |        | select_ln70    | select    | auto_sel                 | 0       |
|  + pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2               | 11  |        |                |           |                          |         |
|    icmp_ln118_fu_337_p2                                                      |     |        | icmp_ln118     | seteq     | auto                     | 0       |
|    add_ln118_1_fu_343_p2                                                     |     |        | add_ln118_1    | add       | fabric                   | 0       |
|    add_ln118_fu_355_p2                                                       |     |        | add_ln118      | add       | fabric                   | 0       |
|    icmp_ln119_fu_361_p2                                                      |     |        | icmp_ln119     | seteq     | auto                     | 0       |
|    select_ln118_fu_367_p3                                                    |     |        | select_ln118   | select    | auto_sel                 | 0       |
|    select_ln118_1_fu_375_p3                                                  |     |        | select_ln118_1 | select    | auto_sel                 | 0       |
|    sitodp_32ns_64_4_no_dsp_1_U1544                                           |     |        | conv_i         | sitodp    | auto                     | 3       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U1542                                       | 11  |        | pf             | dmul      | maxdsp                   | 4       |
|    icmp_ln124_fu_646_p2                                                      |     |        | icmp_ln124     | seteq     | auto                     | 0       |
|    add_ln121_fu_399_p2                                                       |     |        | add_ln121      | add       | fabric                   | 0       |
|    ctlz_16_16_1_1_U1545                                                      |     |        | tmp_10         | ctlz      | auto                     | 0       |
|    add_ln123_fu_463_p2                                                       |     |        | add_ln123      | add       | fabric                   | 0       |
|    shl_ln123_fu_473_p2                                                       |     |        | shl_ln123      | shl       | auto_pipe                | 0       |
|    select_ln123_fu_501_p3                                                    |     |        | select_ln123   | select    | auto_sel                 | 0       |
|    sub_ln123_fu_509_p2                                                       |     |        | sub_ln123      | sub       | fabric                   | 0       |
|    add_ln123_1_fu_519_p2                                                     |     |        | add_ln123_1    | add       | fabric                   | 0       |
|    dcmp_64ns_64ns_1_2_no_dsp_1_U1543                                         |     |        | tmp_12         | dcmp      | auto                     | 1       |
|    not_icmp_ln123_fu_548_p2                                                  |     |        | not_icmp_ln123 | setne     | auto                     | 0       |
|    icmp_ln123_fu_562_p2                                                      |     |        | icmp_ln123     | setlt     | auto                     | 0       |
|    phi_ln123_fu_568_p2                                                       |     |        | phi_ln123      | and       | auto                     | 0       |
|    and_ln123_fu_574_p2                                                       |     |        | and_ln123      | and       | auto                     | 0       |
|    sub_ln124_fu_688_p2                                                       |     |        | sub_ln124      | sub       | fabric                   | 0       |
|    select_ln124_fu_694_p3                                                    |     |        | select_ln124   | select    | auto_sel                 | 0       |
|    sub_ln124_1_fu_702_p2                                                     |     |        | sub_ln124_1    | sub       | fabric                   | 0       |
|    icmp_ln124_1_fu_712_p2                                                    |     |        | icmp_ln124_1   | setgt     | auto                     | 0       |
|    add_ln124_fu_718_p2                                                       |     |        | add_ln124      | add       | fabric                   | 0       |
|    sub_ln124_2_fu_724_p2                                                     |     |        | sub_ln124_2    | sub       | fabric                   | 0       |
|    select_ln124_1_fu_730_p3                                                  |     |        | select_ln124_1 | select    | auto_sel                 | 0       |
|    icmp_ln124_2_fu_738_p2                                                    |     |        | icmp_ln124_2   | seteq     | auto                     | 0       |
|    icmp_ln124_3_fu_748_p2                                                    |     |        | icmp_ln124_3   | setlt     | auto                     | 0       |
|    select_ln124_4_fu_754_p3                                                  |     |        | select_ln124_4 | select    | auto_sel                 | 0       |
|    ashr_ln124_fu_766_p2                                                      |     |        | ashr_ln124     | ashr      | auto_pipe                | 0       |
|    storemerge4_i1_fu_858_p6                                                  |     |        | select_ln124_2 | select    | auto_sel                 | 0       |
|    icmp_ln124_4_fu_794_p2                                                    |     |        | icmp_ln124_4   | seteq     | auto                     | 0       |
|    shl_ln124_fu_804_p2                                                       |     |        | shl_ln124      | shl       | auto_pipe                | 0       |
|    storemerge4_i1_fu_858_p8                                                  |     |        | select_ln124_3 | select    | auto_sel                 | 0       |
|    xor_ln124_fu_818_p2                                                       |     |        | xor_ln124      | xor       | auto                     | 0       |
|    and_ln124_fu_824_p2                                                       |     |        | and_ln124      | and       | auto                     | 0       |
|    or_ln124_fu_830_p2                                                        |     |        | or_ln124       | or        | auto                     | 0       |
|    xor_ln124_1_fu_836_p2                                                     |     |        | xor_ln124_1    | xor       | auto                     | 0       |
|    and_ln124_1_fu_842_p2                                                     |     |        | and_ln124_1    | and       | auto                     | 0       |
|    sparsemux_9_3_16_1_1_U1546                                                |     |        | storemerge4_i1 | sparsemux | onehotencoding_realdef   | 0       |
|    add_ln124_1_fu_591_p2                                                     |     |        | add_ln124_1    | add       | fabric                   | 0       |
|    shl_ln124_2_fu_604_p2                                                     |     |        | shl_ln124_2    | shl       | auto_pipe                | 0       |
|    shl_ln124_4_fu_897_p2                                                     |     |        | shl_ln124_4    | shl       | auto_pipe                | 0       |
|    sitodp_32ns_64_4_no_dsp_1_U1544                                           |     |        | conv13_i       | sitodp    | auto                     | 3       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U1542                                       | 11  |        | pf_4           | dmul      | maxdsp                   | 4       |
|    sub_ln125_fu_1015_p2                                                      |     |        | sub_ln125      | sub       | fabric                   | 0       |
|    select_ln125_fu_1021_p3                                                   |     |        | select_ln125   | select    | auto_sel                 | 0       |
|    icmp_ln125_fu_1029_p2                                                     |     |        | icmp_ln125     | seteq     | auto                     | 0       |
|    sub_ln125_1_fu_1035_p2                                                    |     |        | sub_ln125_1    | sub       | fabric                   | 0       |
|    icmp_ln125_1_fu_1045_p2                                                   |     |        | icmp_ln125_1   | setgt     | auto                     | 0       |
|    add_ln125_fu_1051_p2                                                      |     |        | add_ln125      | add       | fabric                   | 0       |
|    sub_ln125_2_fu_1057_p2                                                    |     |        | sub_ln125_2    | sub       | fabric                   | 0       |
|    select_ln125_1_fu_1063_p3                                                 |     |        | select_ln125_1 | select    | auto_sel                 | 0       |
|    icmp_ln125_2_fu_1071_p2                                                   |     |        | icmp_ln125_2   | seteq     | auto                     | 0       |
|    icmp_ln125_3_fu_1081_p2                                                   |     |        | icmp_ln125_3   | setlt     | auto                     | 0       |
|    select_ln125_4_fu_1087_p3                                                 |     |        | select_ln125_4 | select    | auto_sel                 | 0       |
|    ashr_ln125_fu_1099_p2                                                     |     |        | ashr_ln125     | ashr      | auto_pipe                | 0       |
|    storemerge4_i2_fu_1191_p6                                                 |     |        | select_ln125_2 | select    | auto_sel                 | 0       |
|    icmp_ln125_4_fu_1127_p2                                                   |     |        | icmp_ln125_4   | seteq     | auto                     | 0       |
|    shl_ln125_fu_1137_p2                                                      |     |        | shl_ln125      | shl       | auto_pipe                | 0       |
|    storemerge4_i2_fu_1191_p8                                                 |     |        | select_ln125_3 | select    | auto_sel                 | 0       |
|    xor_ln125_fu_1151_p2                                                      |     |        | xor_ln125      | xor       | auto                     | 0       |
|    and_ln125_fu_1157_p2                                                      |     |        | and_ln125      | and       | auto                     | 0       |
|    or_ln125_fu_1163_p2                                                       |     |        | or_ln125       | or        | auto                     | 0       |
|    xor_ln125_1_fu_1169_p2                                                    |     |        | xor_ln125_1    | xor       | auto                     | 0       |
|    and_ln125_1_fu_1175_p2                                                    |     |        | and_ln125_1    | and       | auto                     | 0       |
|    sparsemux_9_3_16_1_1_U1547                                                |     |        | storemerge4_i2 | sparsemux | onehotencoding_realdef   | 0       |
|    add_ln125_1_fu_913_p2                                                     |     |        | add_ln125_1    | add       | fabric                   | 0       |
|    shl_ln125_1_fu_926_p2                                                     |     |        | shl_ln125_1    | shl       | auto_pipe                | 0       |
|    shl_ln125_3_fu_1230_p2                                                    |     |        | shl_ln125_3    | shl       | auto_pipe                | 0       |
|    add_ln126_fu_942_p2                                                       |     |        | add_ln126      | add       | fabric                   | 0       |
|    shl_ln126_fu_955_p2                                                       |     |        | shl_ln126      | shl       | auto_pipe                | 0       |
|    shl_ln126_2_fu_1260_p2                                                    |     |        | shl_ln126_2    | shl       | auto_pipe                | 0       |
|    add_ln128_fu_1276_p2                                                      |     |        | add_ln128      | add       | fabric                   | 0       |
|    shl_ln128_fu_1292_p2                                                      |     |        | shl_ln128      | shl       | auto_pipe                | 0       |
|    shl_ln128_2_fu_1310_p2                                                    |     |        | shl_ln128_2    | shl       | auto_pipe                | 0       |
|    add_ln129_fu_1336_p2                                                      |     |        | add_ln129      | add       | fabric                   | 0       |
|    shl_ln129_fu_1352_p2                                                      |     |        | shl_ln129      | shl       | auto_pipe                | 0       |
|    shl_ln129_2_fu_1370_p2                                                    |     |        | shl_ln129_2    | shl       | auto_pipe                | 0       |
|    add_ln130_fu_1386_p2                                                      |     |        | add_ln130      | add       | fabric                   | 0       |
|    shl_ln130_fu_1399_p2                                                      |     |        | shl_ln130      | shl       | auto_pipe                | 0       |
|    shl_ln130_2_fu_1439_p2                                                    |     |        | shl_ln130_2    | shl       | auto_pipe                | 0       |
|    add_ln132_fu_1445_p2                                                      |     |        | add_ln132      | add       | fabric                   | 0       |
|    shl_ln132_fu_1461_p2                                                      |     |        | shl_ln132      | shl       | auto_pipe                | 0       |
|    shl_ln132_2_fu_1479_p2                                                    |     |        | shl_ln132_2    | shl       | auto_pipe                | 0       |
|    add_ln133_fu_1505_p2                                                      |     |        | add_ln133      | add       | fabric                   | 0       |
|    shl_ln133_fu_1518_p2                                                      |     |        | shl_ln133      | shl       | auto_pipe                | 0       |
|    shl_ln133_2_fu_1536_p2                                                    |     |        | shl_ln133_2    | shl       | auto_pipe                | 0       |
|    add_ln135_fu_628_p2                                                       |     |        | add_ln135      | add       | fabric                   | 0       |
|    add_ln119_fu_414_p2                                                       |     |        | add_ln119      | add       | fabric                   | 0       |
|  + pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 | 1   |        |                |           |                          |         |
|    icmp_ln92_fu_1199_p2                                                      |     |        | icmp_ln92      | seteq     | auto                     | 0       |
|    add_ln92_1_fu_1205_p2                                                     |     |        | add_ln92_1     | add       | fabric                   | 0       |
|    add_ln92_fu_1573_p2                                                       |     |        | add_ln92       | add       | fabric                   | 0       |
|    icmp_ln93_fu_1417_p2                                                      |     |        | icmp_ln93      | seteq     | auto                     | 0       |
|    select_ln92_fu_1423_p3                                                    |     |        | select_ln92    | select    | auto_sel                 | 0       |
|    xor_ln92_fu_1431_p2                                                       |     |        | xor_ln92       | xor       | auto                     | 0       |
|    icmp_ln94_fu_1437_p2                                                      |     |        | icmp_ln94      | seteq     | auto                     | 0       |
|    and_ln92_fu_1443_p2                                                       |     |        | and_ln92       | and       | auto                     | 0       |
|    select_ln92_1_fu_1579_p3                                                  |     |        | select_ln92_1  | select    | auto_sel                 | 0       |
|    add_ln93_fu_1449_p2                                                       |     |        | add_ln93       | add       | fabric                   | 0       |
|    empty_234_fu_1455_p2                                                      |     |        | empty_234      | or        | auto                     | 0       |
|    ky_mid2_fu_1461_p3                                                        |     |        | ky_mid2        | select    | auto_sel                 | 0       |
|    select_ln93_fu_1469_p3                                                    |     |        | select_ln93    | select    | auto_sel                 | 0       |
|    add_ln96_fu_1477_p2                                                       |     |        | add_ln96       | add       | fabric                   | 0       |
|    add_ln96_1_fu_1487_p2                                                     |     |        | add_ln96_1     | add       | fabric                   | 0       |
|    add_ln96_2_fu_1492_p2                                                     |     |        | add_ln96_2     | add       | fabric                   | 0       |
|    add_ln96_3_fu_1502_p2                                                     |     |        | add_ln96_3     | add       | fabric                   | 0       |
|    sparsemux_33_4_15_1_1_U1451                                               |     |        | sext_ln        | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_65_5_16_1_1_U1452                                               |     |        | tmp_1          | sparsemux | compactencoding_dontcare | 0       |
|    mac_muladd_16s_15ns_26s_26_4_1_U1453                                      | 1   |        | mul_ln96       | mul       | dsp_slice                | 3       |
|    mac_muladd_16s_15ns_26s_26_4_1_U1453                                      | 1   |        | add_ln96_4     | add       | dsp_slice                | 3       |
|    add_ln94_fu_1535_p2                                                       |     |        | add_ln94       | add       | fabric                   | 0       |
|    add_ln93_1_fu_1541_p2                                                     |     |        | add_ln93_1     | add       | fabric                   | 0       |
|    select_ln93_1_fu_1547_p3                                                  |     |        | select_ln93_1  | select    | auto_sel                 | 0       |
+------------------------------------------------------------------------------+-----+--------+----------------+-----------+--------------------------+---------+


================================================================
== Storage Report
================================================================
+------------------------------------------------------------------------------------------+-----------+-----------+------+------+--------+--------------------------------------------------------------------------------------+------+---------+------------------+
| Name                                                                                     | Usage     | Type      | BRAM | URAM | Pragma | Variable                                                                             | Impl | Latency | Bitwidth, Depth, |
|                                                                                          |           |           |      |      |        |                                                                                      |      |         | Banks            |
+------------------------------------------------------------------------------------------+-----------+-----------+------+------+--------+--------------------------------------------------------------------------------------+------+---------+------------------+
| + pointpillars_cnn                                                                       |           |           | 576  | 0    |        |                                                                                      |      |         |                  |
|   control_s_axi_U                                                                        | interface | s_axilite |      |      |        |                                                                                      |      |         |                  |
|   gmem_m_axi_U                                                                           | interface | m_axi     | 8    |      |        |                                                                                      |      |         |                  |
|   gmem_0_m_axi_U                                                                         | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_0_0_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_0_1_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_0_2_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_0_3_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_1_m_axi_U                                                                         | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_10_m_axi_U                                                                        | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_10_0_m_axi_U                                                                      | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_10_1_m_axi_U                                                                      | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_10_2_m_axi_U                                                                      | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_10_3_m_axi_U                                                                      | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_11_m_axi_U                                                                        | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_11_0_m_axi_U                                                                      | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_11_1_m_axi_U                                                                      | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_11_2_m_axi_U                                                                      | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_11_3_m_axi_U                                                                      | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_12_m_axi_U                                                                        | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_12_0_m_axi_U                                                                      | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_12_1_m_axi_U                                                                      | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_12_2_m_axi_U                                                                      | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_12_3_m_axi_U                                                                      | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_13_m_axi_U                                                                        | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_13_0_m_axi_U                                                                      | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_13_1_m_axi_U                                                                      | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_13_2_m_axi_U                                                                      | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_13_3_m_axi_U                                                                      | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_14_m_axi_U                                                                        | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_14_0_m_axi_U                                                                      | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_14_1_m_axi_U                                                                      | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_14_2_m_axi_U                                                                      | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_14_3_m_axi_U                                                                      | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_15_m_axi_U                                                                        | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_15_0_m_axi_U                                                                      | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_15_1_m_axi_U                                                                      | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_15_2_m_axi_U                                                                      | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_15_3_m_axi_U                                                                      | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_16_m_axi_U                                                                        | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_17_m_axi_U                                                                        | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_18_m_axi_U                                                                        | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_19_m_axi_U                                                                        | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_1_0_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_1_1_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_1_2_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_1_3_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_2_m_axi_U                                                                         | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_20_m_axi_U                                                                        | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_21_m_axi_U                                                                        | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_22_m_axi_U                                                                        | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_23_m_axi_U                                                                        | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_24_m_axi_U                                                                        | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_25_m_axi_U                                                                        | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_26_m_axi_U                                                                        | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_27_m_axi_U                                                                        | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_28_m_axi_U                                                                        | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_29_m_axi_U                                                                        | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_2_0_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_2_1_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_2_2_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_2_3_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_3_m_axi_U                                                                         | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_30_m_axi_U                                                                        | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_31_m_axi_U                                                                        | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_3_0_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_3_1_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_3_2_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_3_3_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_4_m_axi_U                                                                         | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_4_0_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_4_1_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_4_2_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_4_3_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_5_m_axi_U                                                                         | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_5_0_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_5_1_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_5_2_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_5_3_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_6_m_axi_U                                                                         | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_6_0_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_6_1_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_6_2_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_6_3_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_7_m_axi_U                                                                         | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_7_0_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_7_1_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_7_2_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_7_3_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_8_m_axi_U                                                                         | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_8_0_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_8_1_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_8_2_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_8_3_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_9_m_axi_U                                                                         | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_9_0_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_9_1_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_9_2_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   gmem_9_3_m_axi_U                                                                       | interface | m_axi     | 2    |      |        |                                                                                      |      |         |                  |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_541_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_541             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_63_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_63              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_413_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_413             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_478_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_478             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_542_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_542             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_62_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_62              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_414_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_414             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_350_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_350             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_489_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_489             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_553_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_553             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_51_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_51              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_425_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_425             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_361_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_361             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_500_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_500             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_564_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_564             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_40_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_40              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_436_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_436             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_372_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_372             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_511_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_511             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_93_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_93              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_29_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_29              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_447_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_447             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_383_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_383             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_522_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_522             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_82_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_82              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_18_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_18              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_458_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_458             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_394_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_394             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_533_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_533             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_71_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_71              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_7_U               | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_7               | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_469_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_469             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_405_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_405             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_538_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_538             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_66_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_66              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2_U               | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2               | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_474_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_474             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_410_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_410             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_539_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_539             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_65_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_65              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_1_U               | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_1               | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_475_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_475             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_411_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_411             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_540_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_540             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_64_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_64              | auto | 1       | 32, 64, 1        |
|   pointpillars_mulmulmulmulcnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_U     | ram_1p    |           | 1    |      |        | pointpillars_mulmulmulmulcnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap     | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_476_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_476             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_412_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_412             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_479_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_479             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_543_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_543             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_61_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_61              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_415_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_415             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_351_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_351             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_480_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_480             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_544_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_544             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_60_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_60              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_416_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_416             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_352_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_352             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_481_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_481             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_545_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_545             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_59_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_59              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_417_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_417             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_353_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_353             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_482_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_482             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_546_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_546             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_58_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_58              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_418_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_418             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_354_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_354             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_483_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_483             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_547_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_547             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_57_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_57              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_419_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_419             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_355_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_355             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_484_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_484             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_548_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_548             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_56_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_56              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_420_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_420             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_356_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_356             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_485_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_485             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_549_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_549             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_55_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_55              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_421_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_421             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_357_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_357             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_486_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_486             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_550_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_550             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_54_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_54              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_422_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_422             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_358_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_358             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_487_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_487             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_551_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_551             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_53_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_53              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_423_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_423             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_359_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_359             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_488_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_488             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_552_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_552             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_52_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_52              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_424_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_424             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_360_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_360             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_490_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_490             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_554_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_554             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_50_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_50              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_426_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_426             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_362_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_362             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_491_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_491             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_555_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_555             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_49_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_49              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_427_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_427             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_363_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_363             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_492_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_492             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_556_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_556             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_48_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_48              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_428_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_428             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_364_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_364             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_493_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_493             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_557_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_557             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_47_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_47              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_429_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_429             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_365_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_365             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_494_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_494             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_558_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_558             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_46_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_46              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_430_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_430             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_366_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_366             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_495_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_495             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_559_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_559             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_45_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_45              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_431_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_431             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_367_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_367             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_496_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_496             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_560_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_560             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_44_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_44              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_432_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_432             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_368_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_368             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_497_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_497             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_561_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_561             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_43_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_43              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_433_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_433             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_369_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_369             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_498_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_498             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_562_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_562             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_42_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_42              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_434_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_434             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_370_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_370             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_499_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_499             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_563_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_563             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_41_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_41              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_435_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_435             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_371_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_371             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_501_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_501             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_565_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_565             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_39_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_39              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_437_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_437             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_373_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_373             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_502_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_502             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_566_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_566             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_38_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_38              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_438_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_438             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_374_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_374             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_503_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_503             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_567_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_567             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_37_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_37              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_439_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_439             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_375_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_375             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_504_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_504             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_568_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_568             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_36_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_36              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_440_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_440             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_376_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_376             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_505_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_505             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_99_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_99              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_35_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_35              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_441_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_441             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_377_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_377             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_506_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_506             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_98_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_98              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_34_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_34              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_442_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_442             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_378_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_378             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_507_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_507             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_97_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_97              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_33_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_33              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_443_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_443             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_379_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_379             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_508_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_508             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_96_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_96              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_32_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_32              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_444_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_444             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_380_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_380             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_509_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_509             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_95_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_95              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_31_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_31              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_445_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_445             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_381_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_381             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_510_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_510             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_94_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_94              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_30_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_30              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_446_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_446             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_382_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_382             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_512_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_512             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_92_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_92              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_28_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_28              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_448_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_448             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_384_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_384             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_513_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_513             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_91_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_91              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_27_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_27              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_449_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_449             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_385_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_385             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_514_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_514             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_90_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_90              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_26_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_26              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_450_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_450             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_386_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_386             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_515_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_515             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_89_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_89              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_25_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_25              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_451_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_451             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_387_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_387             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_516_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_516             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_88_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_88              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_24_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_24              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_452_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_452             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_388_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_388             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_517_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_517             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_87_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_87              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_23_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_23              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_453_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_453             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_389_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_389             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_518_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_518             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_86_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_86              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_22_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_22              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_454_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_454             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_390_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_390             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_519_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_519             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_85_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_85              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_21_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_21              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_455_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_455             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_391_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_391             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_520_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_520             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_84_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_84              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_20_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_20              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_456_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_456             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_392_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_392             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_521_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_521             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_83_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_83              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_19_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_19              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_457_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_457             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_393_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_393             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_523_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_523             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_81_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_81              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_17_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_17              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_459_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_459             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_395_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_395             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_524_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_524             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_80_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_80              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_16_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_16              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_460_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_460             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_396_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_396             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_525_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_525             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_79_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_79              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_15_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_15              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_461_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_461             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_397_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_397             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_526_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_526             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_78_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_78              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_14_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_14              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_462_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_462             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_398_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_398             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_527_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_527             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_77_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_77              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_13_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_13              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_463_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_463             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_399_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_399             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_528_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_528             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_76_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_76              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_12_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_12              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_464_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_464             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_400_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_400             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_529_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_529             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_75_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_75              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_11_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_11              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_465_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_465             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_401_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_401             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_530_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_530             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_74_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_74              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_10_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_10              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_466_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_466             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_402_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_402             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_531_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_531             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_73_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_73              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_9_U               | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_9               | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_467_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_467             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_403_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_403             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_532_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_532             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_72_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_72              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_8_U               | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_8               | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_468_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_468             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_404_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_404             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_534_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_534             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_70_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_70              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_6_U               | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_6               | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_470_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_470             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_406_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_406             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_535_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_535             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_69_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_69              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_5_U               | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_5               | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_471_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_471             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_407_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_407             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_536_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_536             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_68_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_68              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_4_U               | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_4               | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_472_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_472             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_408_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_408             | auto | 1       | 6, 64, 1         |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_537_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_537             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_67_U              | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_67              | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_3_U               | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_3               | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_473_U             | ram_1p    |           | 1    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_473             | auto | 1       | 32, 64, 1        |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_409_U             | ram_1p    |           |      |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_409             | auto | 1       | 6, 64, 1         |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_U | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10 | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_U  | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9  | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_U  | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8  | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_U  | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7  | auto | 1       | 16, 484, 1       |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_U  | ram_t2p   |           | 1    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6  | auto | 1       | 16, 484, 1       |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_334_U             | ram_1p    |           | 4    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_334             | auto | 1       | 15, 4096, 1      |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_335_U             | ram_1p    |           | 4    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_335             | auto | 1       | 15, 4096, 1      |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_336_U             | ram_1p    |           | 4    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_336             | auto | 1       | 15, 4096, 1      |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_337_U             | ram_1p    |           | 4    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_337             | auto | 1       | 15, 4096, 1      |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_338_U             | ram_1p    |           | 4    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_338             | auto | 1       | 15, 4096, 1      |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_339_U             | ram_1p    |           | 4    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_339             | auto | 1       | 15, 4096, 1      |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_340_U             | ram_1p    |           | 4    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_340             | auto | 1       | 15, 4096, 1      |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_341_U             | ram_1p    |           | 4    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_341             | auto | 1       | 15, 4096, 1      |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_342_U             | ram_1p    |           | 4    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_342             | auto | 1       | 15, 4096, 1      |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_343_U             | ram_1p    |           | 4    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_343             | auto | 1       | 15, 4096, 1      |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_5_U  | ram_1p    |           | 4    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_5  | auto | 1       | 15, 4096, 1      |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_4_U  | ram_1p    |           | 4    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_4  | auto | 1       | 15, 4096, 1      |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_3_U  | ram_1p    |           | 4    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_3  | auto | 1       | 15, 4096, 1      |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_2_U  | ram_1p    |           | 4    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_2  | auto | 1       | 15, 4096, 1      |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_1_U  | ram_1p    |           | 4    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_1  | auto | 1       | 15, 4096, 1      |
|   p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_U    | ram_1p    |           | 4    |      |        | p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m    | auto | 1       | 15, 4096, 1      |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_344_U             | ram_1p    |           | 4    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_344             | auto | 1       | 15, 4096, 1      |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_345_U             | ram_1p    |           | 4    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_345             | auto | 1       | 15, 4096, 1      |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_346_U             | ram_1p    |           | 4    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_346             | auto | 1       | 15, 4096, 1      |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_347_U             | ram_1p    |           | 4    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_347             | auto | 1       | 15, 4096, 1      |
|   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_348_U             | ram_1p    |           | 4    |      |        | pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_348             | auto | 1       | 15, 4096, 1      |
+------------------------------------------------------------------------------------------+-----------+-----------+------+------+--------+--------------------------------------------------------------------------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Inferred Pragmas
+--------------+---------+------------------------------------------------------------------------------------+---------------------------+
| Type         | Options | Location                                                                           | Inferred From             |
+--------------+---------+------------------------------------------------------------------------------------+---------------------------+
| LOOP_FLATTEN | off     | loop VITIS_LOOP_54_1 (pipeline.cpp:54:22) in conv2d (pipeline.cpp:54)              | pipeline pipeline.cpp:57  |
| LOOP_FLATTEN |         | loop VITIS_LOOP_55_2 (pipeline.cpp:55:26) in conv2d (pipeline.cpp:55)              | pipeline pipeline.cpp:57  |
| LOOP_FLATTEN |         | loop VITIS_LOOP_93_5 (pipeline.cpp:93:38) in pointpillars_cnn (pipeline.cpp:93)    | pipeline pipeline.cpp:95  |
| LOOP_FLATTEN |         | loop VITIS_LOOP_92_4 (pipeline.cpp:92:34) in pointpillars_cnn (pipeline.cpp:92)    | pipeline pipeline.cpp:95  |
| LOOP_FLATTEN |         | loop VITIS_LOOP_118_1 (pipeline.cpp:118:23) in pointpillars_cnn (pipeline.cpp:118) | pipeline pipeline.cpp:120 |
| LOOP_FLATTEN |         | loop VITIS_LOOP_169_1 (pipeline.cpp:169:23) in pointpillars_cnn (pipeline.cpp:169) | pipeline pipeline.cpp:171 |
| LOOP_FLATTEN |         | loop VITIS_LOOP_203_4 (pipeline.cpp:203:23) in pointpillars_cnn (pipeline.cpp:203) | pipeline pipeline.cpp:205 |
+--------------+---------+------------------------------------------------------------------------------------+---------------------------+

* Valid Pragma Syntax
+-----------------+------------------------------------+----------------------------------------+
| Type            | Options                            | Location                               |
+-----------------+------------------------------------+----------------------------------------+
| ARRAY_PARTITION | variable=input complete dim=1      | in conv2d (pipeline.cpp:49)            |
| ARRAY_PARTITION | variable=output complete dim=1     | in conv2d (pipeline.cpp:50)            |
| ARRAY_PARTITION | variable=weights complete dim=1    | in conv2d (pipeline.cpp:51)            |
| ARRAY_PARTITION | variable=weights complete dim=2    | in conv2d (pipeline.cpp:52)            |
| PIPELINE        |                                    | in conv2d (pipeline.cpp:57)            |
| ARRAY_PARTITION | variable=weights complete dim=1    | in conv2d_2 (pipeline.cpp:82)          |
| ARRAY_PARTITION | variable=output complete dim=1     | in conv2d_2 (pipeline.cpp:83)          |
| PIPELINE        | ii=1                               | in conv2d_2 (pipeline.cpp:95)          |
| INLINE          |                                    | in detection_head (pipeline.cpp:114)   |
| PIPELINE        |                                    | in detection_head (pipeline.cpp:120)   |
| INTERFACE       | m_axi port=points depth=8192       | in pointpillars_cnn (pipeline.cpp:151) |
| INTERFACE       | m_axi port=boxes depth=32          | in pointpillars_cnn (pipeline.cpp:152) |
| INTERFACE       | m_axi port=w1                      | in pointpillars_cnn (pipeline.cpp:153) |
| INTERFACE       | m_axi port=b1                      | in pointpillars_cnn (pipeline.cpp:154) |
| INTERFACE       | m_axi port=w2                      | in pointpillars_cnn (pipeline.cpp:155) |
| INTERFACE       | m_axi port=b2                      | in pointpillars_cnn (pipeline.cpp:156) |
| INTERFACE       | s_axilite port=num_points          | in pointpillars_cnn (pipeline.cpp:158) |
| INTERFACE       | s_axilite port=num_objects         | in pointpillars_cnn (pipeline.cpp:159) |
| INTERFACE       | s_axilite port=return              | in pointpillars_cnn (pipeline.cpp:160) |
| ARRAY_PARTITION | variable=pillars complete dim=2    | in pointpillars_cnn (pipeline.cpp:166) |
| PIPELINE        |                                    | in pointpillars_cnn (pipeline.cpp:171) |
| PIPELINE        | ii=1                               | in pointpillars_cnn (pipeline.cpp:181) |
| ARRAY_PARTITION | variable=pseudo_img complete dim=1 | in pointpillars_cnn (pipeline.cpp:201) |
| PIPELINE        |                                    | in pointpillars_cnn (pipeline.cpp:205) |
| ARRAY_PARTITION | variable=feat1 complete dim=1      | in pointpillars_cnn (pipeline.cpp:226) |
| ARRAY_PARTITION | variable=feat2 complete dim=1      | in pointpillars_cnn (pipeline.cpp:227) |
+-----------------+------------------------------------+----------------------------------------+


