// Seed: 1587331820
module module_0;
  assign id_1 = !id_1;
  supply1 id_2;
  assign id_2 = id_1 && id_1;
  wire id_3;
  wor  id_5 = id_1;
  wire id_6;
  wire id_7 = 1;
endmodule
module module_1 (
    input wire id_0
    , id_32,
    output wor id_1,
    input supply1 id_2,
    input wire id_3,
    input wire id_4,
    input supply1 id_5,
    input tri0 id_6,
    output tri1 id_7,
    input tri id_8,
    input wand id_9
    , id_33,
    input wire id_10,
    input supply1 id_11,
    input supply1 id_12,
    output supply0 id_13,
    input supply1 id_14,
    output wire id_15,
    input tri id_16,
    input tri1 id_17,
    input tri id_18,
    output wire id_19,
    input wire id_20,
    input tri1 id_21,
    output tri id_22,
    input tri0 id_23,
    input tri id_24,
    output supply1 id_25,
    output tri id_26,
    input uwire id_27,
    output wire id_28,
    output uwire id_29,
    input wor id_30
);
  wire id_34;
  nor (
      id_1,
      id_10,
      id_11,
      id_12,
      id_14,
      id_16,
      id_17,
      id_18,
      id_2,
      id_20,
      id_21,
      id_23,
      id_24,
      id_27,
      id_3,
      id_30,
      id_32,
      id_33,
      id_34,
      id_4,
      id_5,
      id_6,
      id_8,
      id_9);
  module_0();
endmodule
