<stg><name>bigint_math_bigint_leftshift</name>


<trans_list>

<trans id="104" from="1" to="7">
<condition id="34">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="1" to="2">
<condition id="36">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="2" to="3">
<condition id="38">
<or_exp><and_exp><literal name="exitcond_i8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="2" to="2">
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="3" to="4">
<condition id="42">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="4" to="5">
<condition id="43">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="4" to="3">
<condition id="51">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="5" to="6">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="6" to="4">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="7" to="3">
<condition id="52">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="7" to="8">
<condition id="53">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="8" to="7">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %a, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1  %empty_69 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %out_r, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

]]></node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %shift_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %shift)

]]></node>
<StgValue><ssdm name="shift_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = icmp eq i32 %shift_read, 0

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %.preheader10, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="10" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %shift_read, i32 31)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %p_neg = sub i32 0, %shift_read

]]></node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="12" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_6 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %p_neg, i32 3, i32 31)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="30" op_0_bw="29">
<![CDATA[
:3  %p_lshr_cast = zext i29 %tmp_6 to i30

]]></node>
<StgValue><ssdm name="p_lshr_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:4  %p_neg_t = sub i30 0, %p_lshr_cast

]]></node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_7 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %shift_read, i32 3, i32 31)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="30" op_0_bw="29">
<![CDATA[
:6  %p_lshr_f_cast = zext i29 %tmp_7 to i30

]]></node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
:7  %start = select i1 %tmp_16, i30 %p_neg_t, i30 %p_lshr_f_cast

]]></node>
<StgValue><ssdm name="start"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="31" op_0_bw="30">
<![CDATA[
:8  %start_cast = sext i30 %start to i31

]]></node>
<StgValue><ssdm name="start_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="3" op_0_bw="32">
<![CDATA[
:9  %tmp_17 = trunc i32 %shift_read to i3

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
:10  %p_and_f = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 0, i3 %tmp_17)

]]></node>
<StgValue><ssdm name="p_and_f"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="3" op_0_bw="32">
<![CDATA[
:11  %tmp_18 = trunc i32 %p_neg to i3

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
:12  %p_and_t = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 0, i3 %tmp_18)

]]></node>
<StgValue><ssdm name="p_and_t"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %p_neg_t5 = sub i32 0, %p_and_t

]]></node>
<StgValue><ssdm name="p_neg_t5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %outputBit_5 = select i1 %tmp_16, i32 %p_neg_t5, i32 %p_and_f

]]></node>
<StgValue><ssdm name="outputBit_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:15  %k = sub i31 255, %start_cast

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="31">
<![CDATA[
:16  %k_cast = sext i31 %k to i32

]]></node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %i_i7 = phi i9 [ 0, %2 ], [ %i_11, %4 ]

]]></node>
<StgValue><ssdm name="i_i7"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %exitcond_i8 = icmp eq i9 %i_i7, -256

]]></node>
<StgValue><ssdm name="exitcond_i8"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_11 = add i9 %i_i7, 1

]]></node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i8, label %bigint_zero.exit, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp_i9 = zext i9 %i_i7 to i64

]]></node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %out_addr_4 = getelementptr [256 x i8]* %out_r, i64 0, i64 %tmp_i9

]]></node>
<StgValue><ssdm name="out_addr_4"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  store i8 0, i8* %out_addr_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
bigint_zero.exit:0  %i = phi i9 [ %i_8, %9 ], [ 255, %3 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bigint_zero.exit:1  %k7 = phi i32 [ %p_k_1, %9 ], [ %k_cast, %3 ]

]]></node>
<StgValue><ssdm name="k7"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="9">
<![CDATA[
bigint_zero.exit:2  %i_cast = sext i9 %i to i32

]]></node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
bigint_zero.exit:3  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %i, i32 8)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bigint_zero.exit:4  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bigint_zero.exit:5  br i1 %tmp_19, label %.loopexit, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp_s = zext i32 %i_cast to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %a_addr = getelementptr [256 x i8]* %a, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %j = phi i4 [ %j_9, %8 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:1  %k_1 = phi i32 [ %k_2, %8 ], [ %k7, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:2  %outputBit = phi i32 [ %outputBit_3, %8 ], [ %outputBit_5, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="outputBit"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="4">
<![CDATA[
.preheader:3  %j_cast1 = zext i4 %j to i8

]]></node>
<StgValue><ssdm name="j_cast1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:4  %exitcond = icmp eq i4 %j, -8

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:6  %j_9 = add i4 %j, 1

]]></node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond, label %9, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="8">
<![CDATA[
:0  %a_load = load i8* %a_addr, align 1

]]></node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_76 = icmp eq i32 %outputBit, 8

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %k_6 = add nsw i32 %k_1, -1

]]></node>
<StgValue><ssdm name="k_6"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %p_k_1 = select i1 %tmp_76, i32 %k_6, i32 %k_1

]]></node>
<StgValue><ssdm name="p_k_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_8 = add i9 %i, -1

]]></node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %bigint_zero.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="8">
<![CDATA[
:0  %a_load = load i8* %a_addr, align 1

]]></node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_77 = shl i8 1, %j_cast1

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_78 = and i8 %tmp_77, %a_load

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %b = lshr i8 %tmp_78, %j_cast1

]]></node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_79 = icmp eq i32 %outputBit, 8

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_79, label %6, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_83 = sext i32 %k_1 to i64

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %out_addr_2 = getelementptr [256 x i8]* %out_r, i64 0, i64 %tmp_83

]]></node>
<StgValue><ssdm name="out_addr_2"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="8" op_0_bw="8">
<![CDATA[
:4  %out_load_2 = load i8* %out_addr_2, align 1

]]></node>
<StgValue><ssdm name="out_load_2"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %k_7 = add nsw i32 %k_1, -1

]]></node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_80 = sext i32 %k_7 to i64

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %out_addr = getelementptr [256 x i8]* %out_r, i64 0, i64 %tmp_80

]]></node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="8">
<![CDATA[
:3  %out_load = load i8* %out_addr, align 1

]]></node>
<StgValue><ssdm name="out_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="8" op_0_bw="32">
<![CDATA[
:0  %tmp_20 = trunc i32 %outputBit to i8

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_82 = shl i8 %b, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="8" op_0_bw="8">
<![CDATA[
:4  %out_load_2 = load i8* %out_addr_2, align 1

]]></node>
<StgValue><ssdm name="out_load_2"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_84 = add i8 %tmp_82, %out_load_2

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  store i8 %tmp_84, i8* %out_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="8">
<![CDATA[
:3  %out_load = load i8* %out_addr, align 1

]]></node>
<StgValue><ssdm name="out_load"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_81 = add i8 %out_load, %b

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  store i8 %tmp_81, i8* %out_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %k_2 = phi i32 [ %k_7, %6 ], [ %k_1, %7 ]

]]></node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %outputBit_1 = phi i32 [ 0, %6 ], [ %outputBit, %7 ]

]]></node>
<StgValue><ssdm name="outputBit_1"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %outputBit_3 = add nsw i32 %outputBit_1, 1

]]></node>
<StgValue><ssdm name="outputBit_3"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader10:0  %i_i = phi i9 [ %i_10, %1 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader10:1  %exitcond_i = icmp eq i9 %i_i, -256

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:2  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader10:3  %i_10 = add i9 %i_i, 1

]]></node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:4  br i1 %exitcond_i, label %.loopexit, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp_i = zext i9 %i_i to i64

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %a_addr_1 = getelementptr [256 x i8]* %a, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="8" op_0_bw="8">
<![CDATA[
:2  %a_load_1 = load i8* %a_addr_1, align 1

]]></node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="100" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="8" op_0_bw="8">
<![CDATA[
:2  %a_load_1 = load i8* %a_addr_1, align 1

]]></node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %out_addr_3 = getelementptr [256 x i8]* %out_r, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="out_addr_3"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  store i8 %a_load_1, i8* %out_addr_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
