//
// Written by Synplify Pro 
// Product Version "V-2023.09M"
// Program "Synplify Pro", Mapper "map202309act, Build 044R"
// Wed Aug 28 14:31:14 2024
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\d:\libero_tests\core_i2c_temp - copy\component\work\temp_sb\ccc_0\temp_sb_ccc_0_fccc.v "
// file 6 "\d:\libero_tests\core_i2c_temp - copy\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 7 "\d:\libero_tests\core_i2c_temp - copy\component\work\temp_sb\fabosc_0\temp_sb_fabosc_0_osc.v "
// file 8 "\d:\libero_tests\core_i2c_temp - copy\component\work\temp_sb_mss\temp_sb_mss_syn.v "
// file 9 "\d:\libero_tests\core_i2c_temp - copy\component\work\temp_sb_mss\temp_sb_mss.v "
// file 10 "\d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\corei2c\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v "
// file 11 "\d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\corei2c\7.0.102\rtl\vlog\core_obfuscated\corei2c.v "
// file 12 "\d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v "
// file 13 "\d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v "
// file 14 "\d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v "
// file 15 "\d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v "
// file 16 "\d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v "
// file 17 "\d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3.v "
// file 18 "\d:\libero_tests\core_i2c_temp - copy\component\work\temp_sb\temp_sb.v "
// file 19 "\d:\libero_tests\core_i2c_temp - copy\component\work\temp\temp.v "
// file 20 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\nlconst.dat "
// file 21 "\d:\libero_tests\core_i2c_temp - copy\designer\temp\synthesis.fdc "
// file 22 "\d:/libero_tests/core_i2c_temp - copy/designer/temp/synthesis.fdc "

`timescale 100 ps/100 ps
module TEMP_sb_CCC_0_FCCC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  LOCK,
  GL0_INST_1z
)
;
input FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output LOCK ;
output GL0_INST_1z ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire LOCK ;
wire GL0_INST_1z ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
// @5:18
  CLKINT GL0_INST (
	.Y(GL0_INST_1z),
	.A(GL0_net)
);
// @5:20
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB0000045574000318C6318C1F18C61EC0404040400103;
defparam CCC_INST.VCOFREQUENCY=800.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TEMP_sb_CCC_0_FCCC */

(* PSEL_SL16="5'b10000" , PSEL_SL15="5'b01111" , PSEL_SL14="5'b01110" , PSEL_SL13="5'b01101" , PSEL_SL12="5'b01100" , PSEL_SL11="5'b01011" , PSEL_SL10="5'b01010" , PSEL_SL9="5'b01001" , PSEL_SL8="5'b01000" , PSEL_SL7="5'b00111" , PSEL_SL6="5'b00110" , PSEL_SL5="5'b00101" , PSEL_SL4="5'b00100" , PSEL_SL3="5'b00011" , PSEL_SL2="5'b00010" , PSEL_SL1="5'b00001" , PSEL_SL0="5'b00000" *)module COREAPB3_MUXPTOB3 (
  TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  CoreAPB3_0_APBmslave1_PRDATA,
  CoreAPB3_0_APBmslave0_PRDATA,
  CoreAPB3_0_APBmslave0_PSELx,
  CoreAPB3_0_APBmslave1_PSELx
)
;
output [7:0] TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input [7:0] CoreAPB3_0_APBmslave1_PRDATA ;
input [7:0] CoreAPB3_0_APBmslave0_PRDATA ;
input CoreAPB3_0_APBmslave0_PSELx ;
input CoreAPB3_0_APBmslave1_PSELx ;
wire CoreAPB3_0_APBmslave0_PSELx ;
wire CoreAPB3_0_APBmslave1_PSELx ;
wire PRDATA_sn_N_2 ;
wire GND ;
wire VCC ;
// @15:91
  CFG2 PRDATA_sn_m1 (
	.A(CoreAPB3_0_APBmslave1_PSELx),
	.B(CoreAPB3_0_APBmslave0_PSELx),
	.Y(PRDATA_sn_N_2)
);
defparam PRDATA_sn_m1.INIT=4'h1;
// @15:89
  CFG4 \PRDATA[6]  (
	.A(CoreAPB3_0_APBmslave1_PSELx),
	.B(CoreAPB3_0_APBmslave1_PRDATA[6]),
	.C(PRDATA_sn_N_2),
	.D(CoreAPB3_0_APBmslave0_PRDATA[6]),
	.Y(TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[6])
);
defparam \PRDATA[6] .INIT=16'h0D08;
// @15:89
  CFG4 \PRDATA[7]  (
	.A(CoreAPB3_0_APBmslave1_PSELx),
	.B(CoreAPB3_0_APBmslave1_PRDATA[7]),
	.C(PRDATA_sn_N_2),
	.D(CoreAPB3_0_APBmslave0_PRDATA[7]),
	.Y(TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7])
);
defparam \PRDATA[7] .INIT=16'h0D08;
// @15:89
  CFG4 \PRDATA[4]  (
	.A(CoreAPB3_0_APBmslave1_PSELx),
	.B(CoreAPB3_0_APBmslave1_PRDATA[4]),
	.C(PRDATA_sn_N_2),
	.D(CoreAPB3_0_APBmslave0_PRDATA[4]),
	.Y(TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[4])
);
defparam \PRDATA[4] .INIT=16'h0D08;
// @15:89
  CFG4 \PRDATA[5]  (
	.A(CoreAPB3_0_APBmslave1_PSELx),
	.B(CoreAPB3_0_APBmslave1_PRDATA[5]),
	.C(PRDATA_sn_N_2),
	.D(CoreAPB3_0_APBmslave0_PRDATA[5]),
	.Y(TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[5])
);
defparam \PRDATA[5] .INIT=16'h0D08;
// @15:89
  CFG4 \PRDATA[3]  (
	.A(CoreAPB3_0_APBmslave1_PSELx),
	.B(CoreAPB3_0_APBmslave1_PRDATA[3]),
	.C(PRDATA_sn_N_2),
	.D(CoreAPB3_0_APBmslave0_PRDATA[3]),
	.Y(TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[3])
);
defparam \PRDATA[3] .INIT=16'h0D08;
// @15:89
  CFG4 \PRDATA[2]  (
	.A(CoreAPB3_0_APBmslave1_PRDATA[2]),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(PRDATA_sn_N_2),
	.D(CoreAPB3_0_APBmslave0_PRDATA[2]),
	.Y(TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[2])
);
defparam \PRDATA[2] .INIT=16'h0B08;
// @15:89
  CFG4 \PRDATA[0]  (
	.A(CoreAPB3_0_APBmslave0_PRDATA[0]),
	.B(CoreAPB3_0_APBmslave1_PRDATA[0]),
	.C(CoreAPB3_0_APBmslave1_PSELx),
	.D(PRDATA_sn_N_2),
	.Y(TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0])
);
defparam \PRDATA[0] .INIT=16'h00CA;
// @15:89
  CFG4 \PRDATA[1]  (
	.A(CoreAPB3_0_APBmslave0_PRDATA[1]),
	.B(CoreAPB3_0_APBmslave1_PRDATA[1]),
	.C(CoreAPB3_0_APBmslave1_PSELx),
	.D(PRDATA_sn_N_2),
	.Y(TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[1])
);
defparam \PRDATA[1] .INIT=16'h00CA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3_Z1 (
  CoreAPB3_0_APBmslave0_PRDATA,
  CoreAPB3_0_APBmslave1_PRDATA,
  TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR,
  CoreAPB3_0_APBmslave0_PSELx,
  CoreAPB3_0_APBmslave1_PSELx,
  TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx
)
;
input [7:0] CoreAPB3_0_APBmslave0_PRDATA ;
input [7:0] CoreAPB3_0_APBmslave1_PRDATA ;
output [7:0] TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input [15:12] TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR ;
output CoreAPB3_0_APBmslave0_PSELx ;
output CoreAPB3_0_APBmslave1_PSELx ;
input TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire CoreAPB3_0_APBmslave0_PSELx ;
wire CoreAPB3_0_APBmslave1_PSELx ;
wire TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire iPSELS_raw_2_adflt_Z ;
wire GND ;
wire VCC ;
// @17:267
  CFG3 iPSELS_raw_2_adflt (
	.A(TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[13]),
	.B(TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15]),
	.C(TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[14]),
	.Y(iPSELS_raw_2_adflt_Z)
);
defparam iPSELS_raw_2_adflt.INIT=8'h01;
// @17:265
  CFG3 \iPSELS[1]  (
	.A(TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.B(iPSELS_raw_2_adflt_Z),
	.C(TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[12]),
	.Y(CoreAPB3_0_APBmslave1_PSELx)
);
defparam \iPSELS[1] .INIT=8'h80;
// @17:265
  CFG3 \iPSELS[0]  (
	.A(TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.B(iPSELS_raw_2_adflt_Z),
	.C(TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[12]),
	.Y(CoreAPB3_0_APBmslave0_PSELx)
);
defparam \iPSELS[0] .INIT=8'h08;
// @17:443
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7:0]),
	.CoreAPB3_0_APBmslave1_PRDATA(CoreAPB3_0_APBmslave1_PRDATA[7:0]),
	.CoreAPB3_0_APBmslave0_PRDATA(CoreAPB3_0_APBmslave0_PRDATA[7:0]),
	.CoreAPB3_0_APBmslave0_PSELx(CoreAPB3_0_APBmslave0_PSELx),
	.CoreAPB3_0_APBmslave1_PSELx(CoreAPB3_0_APBmslave1_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_Z1 */

module CoreGPIO_Z2 (
  CoreAPB3_0_APBmslave1_PRDATA,
  CoreAPB3_0_APBmslave0_PADDR,
  GPIO_OUT_c,
  CoreAPB3_0_APBmslave0_PWDATA,
  CoreAPB3_0_APBmslave1_PSELx,
  un13_PSELi_1,
  CoreAPB3_0_APBmslave0_PENABLE,
  CoreAPB3_0_APBmslave0_PWRITE,
  GPIO_IN_0_c,
  GPIO_IN_c,
  GL0_INST,
  MSS_HPMS_READY_int
)
;
output [7:0] CoreAPB3_0_APBmslave1_PRDATA ;
input [7:0] CoreAPB3_0_APBmslave0_PADDR ;
output [1:0] GPIO_OUT_c ;
input [7:0] CoreAPB3_0_APBmslave0_PWDATA ;
input CoreAPB3_0_APBmslave1_PSELx ;
input un13_PSELi_1 ;
input CoreAPB3_0_APBmslave0_PENABLE ;
input CoreAPB3_0_APBmslave0_PWRITE ;
input GPIO_IN_0_c ;
input GPIO_IN_c ;
input GL0_INST ;
input MSS_HPMS_READY_int ;
wire CoreAPB3_0_APBmslave1_PSELx ;
wire un13_PSELi_1 ;
wire CoreAPB3_0_APBmslave0_PENABLE ;
wire CoreAPB3_0_APBmslave0_PWRITE ;
wire GPIO_IN_0_c ;
wire GPIO_IN_c ;
wire GL0_INST ;
wire MSS_HPMS_READY_int ;
wire [1:0] gpin2;
wire [1:0] gpin1;
wire [1:0] INTR_reg;
wire [1:1] INTR_reg_52;
wire [0:0] INTR_reg_39;
wire [1:0] gpin3;
wire [1:0] edge_both;
wire [0:0] edge_both_9_iv_i;
wire [1:1] edge_both_22_iv_i;
wire [1:0] GPOUT_reg;
wire [1:0] edge_pos;
wire [0:0] edge_pos_9_iv_i;
wire [1:1] edge_pos_22_iv_i;
wire [1:0] edge_neg;
wire [0:0] edge_neg_9_iv_i;
wire [1:1] edge_neg_22_iv_i;
wire [7:0] CONFIG_reg_0_;
wire [7:0] CONFIG_reg_1_;
wire [0:0] INTR_reg_39_1;
wire [1:1] INTR_reg_52_1;
wire [1:0] CONFIG_reg_o_2_Z;
wire [1:0] PRDATA_o_m2_2_Z;
wire [1:0] PRDATA_o_m2_1_Z;
wire VCC ;
wire GND ;
wire edge_both_2_sqmuxa_1_i_Z ;
wire edge_both_2_sqmuxa_i_Z ;
wire GPOUT_reg_0_sqmuxa_Z ;
wire edge_pos_2_sqmuxa_1_i_Z ;
wire edge_pos_2_sqmuxa_i_Z ;
wire edge_neg_2_sqmuxa_1_i_Z ;
wire edge_neg_2_sqmuxa_i_Z ;
wire CONFIG_reg_0_2 ;
wire CONFIG_reg_1_2 ;
wire un14_PRDATA_o ;
wire GPOUT_reg69 ;
wire INTR_reg73 ;
wire PRDATA_o_ss0_Z ;
wire INTR_reg73_2_0 ;
wire INTR_reg_0_sqmuxa_Z ;
wire un20_intr_2_1 ;
wire edge_both38 ;
wire edge_neg38 ;
wire edge_pos40 ;
wire edge_both13 ;
wire edge_neg13 ;
wire edge_pos13 ;
wire un139_GPIN_reg ;
wire un14_PRDATA_o_1 ;
wire un9_intr_sn_N_8_mux ;
wire un128_GPIN_reg ;
wire un20_intr_sn_N_8_mux ;
wire CONFIG_reg_1_2_1 ;
wire CONFIG_reg_0_2_1 ;
wire GPOUT_reg69_2 ;
wire N_93_3 ;
wire N_82_2 ;
wire N_96_2 ;
wire N_79 ;
wire N_82 ;
wire N_96 ;
wire PRDATA_o_sm0 ;
// @12:297
  SLE \xhdl1.GEN_BITS[1].gpin2[1]  (
	.Q(gpin2[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:297
  SLE \xhdl1.GEN_BITS[0].gpin2[0]  (
	.Q(gpin2[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:297
  SLE \xhdl1.GEN_BITS[1].gpin1[1]  (
	.Q(gpin1[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:297
  SLE \xhdl1.GEN_BITS[0].gpin1[0]  (
	.Q(gpin1[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_0_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:476
  SLE \xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]  (
	.Q(INTR_reg[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_52[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:476
  SLE \xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]  (
	.Q(INTR_reg[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_39[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:310
  SLE \xhdl1.GEN_BITS[1].gpin3[1]  (
	.Q(gpin3[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:310
  SLE \xhdl1.GEN_BITS[0].gpin3[0]  (
	.Q(gpin3[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:456
  SLE \xhdl1.GEN_BITS[0].APB_32.edge_both[0]  (
	.Q(edge_both[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_9_iv_i[0]),
	.EN(edge_both_2_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:456
  SLE \xhdl1.GEN_BITS[1].APB_32.edge_both[1]  (
	.Q(edge_both[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_22_iv_i[1]),
	.EN(edge_both_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:494
  SLE \xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]  (
	.Q(GPOUT_reg[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(GPOUT_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:494
  SLE \xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]  (
	.Q(GPOUT_reg[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(GPOUT_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:416
  SLE \xhdl1.GEN_BITS[0].APB_32.edge_pos[0]  (
	.Q(edge_pos[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_9_iv_i[0]),
	.EN(edge_pos_2_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:416
  SLE \xhdl1.GEN_BITS[1].APB_32.edge_pos[1]  (
	.Q(edge_pos[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_22_iv_i[1]),
	.EN(edge_pos_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:436
  SLE \xhdl1.GEN_BITS[0].APB_32.edge_neg[0]  (
	.Q(edge_neg[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_9_iv_i[0]),
	.EN(edge_neg_2_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:436
  SLE \xhdl1.GEN_BITS[1].APB_32.edge_neg[1]  (
	.Q(edge_neg[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_22_iv_i[1]),
	.EN(edge_neg_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:385
  SLE \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][6]  (
	.Q(CONFIG_reg_0_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:385
  SLE \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][5]  (
	.Q(CONFIG_reg_0_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:385
  SLE \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][4]  (
	.Q(CONFIG_reg_0_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:385
  SLE \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][3]  (
	.Q(CONFIG_reg_0_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:385
  SLE \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][2]  (
	.Q(CONFIG_reg_0_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:385
  SLE \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][1]  (
	.Q(CONFIG_reg_0_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:385
  SLE \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][0]  (
	.Q(CONFIG_reg_0_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:385
  SLE \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][7]  (
	.Q(CONFIG_reg_1_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:385
  SLE \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][6]  (
	.Q(CONFIG_reg_1_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:385
  SLE \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][5]  (
	.Q(CONFIG_reg_1_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:385
  SLE \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][4]  (
	.Q(CONFIG_reg_1_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:385
  SLE \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][3]  (
	.Q(CONFIG_reg_1_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:385
  SLE \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][2]  (
	.Q(CONFIG_reg_1_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:385
  SLE \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][1]  (
	.Q(CONFIG_reg_1_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:385
  SLE \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][0]  (
	.Q(CONFIG_reg_1_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:385
  SLE \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][7]  (
	.Q(CONFIG_reg_0_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:758
  CFG4 PRDATA_o_ss0 (
	.A(CoreAPB3_0_APBmslave0_PADDR[4]),
	.B(un14_PRDATA_o),
	.C(GPOUT_reg69),
	.D(INTR_reg73),
	.Y(PRDATA_o_ss0_Z)
);
defparam PRDATA_o_ss0.INIT=16'h33AB;
// @12:483
  CFG4 \xhdl1.GEN_BITS[0].APB_32.INTR_reg73_2_0  (
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.Y(INTR_reg73_2_0)
);
defparam \xhdl1.GEN_BITS[0].APB_32.INTR_reg73_2_0 .INIT=16'h0001;
// @12:482
  CFG4 \xhdl1.GEN_BITS[0].APB_32.INTR_reg_39[0]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.B(INTR_reg[0]),
	.C(INTR_reg_39_1[0]),
	.D(INTR_reg_0_sqmuxa_Z),
	.Y(INTR_reg_39[0])
);
defparam \xhdl1.GEN_BITS[0].APB_32.INTR_reg_39[0] .INIT=16'hF4F0;
// @12:482
  CFG4 \xhdl1.GEN_BITS[1].APB_32.INTR_reg_52[1]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.B(INTR_reg[1]),
	.C(INTR_reg_52_1[1]),
	.D(INTR_reg_0_sqmuxa_Z),
	.Y(INTR_reg_52[1])
);
defparam \xhdl1.GEN_BITS[1].APB_32.INTR_reg_52[1] .INIT=16'hF4F0;
// @12:325
  CFG2 \xhdl1.GEN_BITS[1].REG_INT.un20_intr_2_1  (
	.A(CONFIG_reg_1_[5]),
	.B(CONFIG_reg_1_[7]),
	.Y(un20_intr_2_1)
);
defparam \xhdl1.GEN_BITS[1].REG_INT.un20_intr_2_1 .INIT=4'h4;
// @12:463
  CFG2 \xhdl1.GEN_BITS[1].APB_32.edge_both38  (
	.A(gpin3[1]),
	.B(gpin2[1]),
	.Y(edge_both38)
);
defparam \xhdl1.GEN_BITS[1].APB_32.edge_both38 .INIT=4'h6;
// @12:443
  CFG2 \xhdl1.GEN_BITS[1].APB_32.edge_neg38  (
	.A(gpin3[1]),
	.B(gpin2[1]),
	.Y(edge_neg38)
);
defparam \xhdl1.GEN_BITS[1].APB_32.edge_neg38 .INIT=4'h2;
// @12:423
  CFG2 \xhdl1.GEN_BITS[1].APB_32.edge_pos40  (
	.A(gpin3[1]),
	.B(gpin2[1]),
	.Y(edge_pos40)
);
defparam \xhdl1.GEN_BITS[1].APB_32.edge_pos40 .INIT=4'h4;
// @12:463
  CFG2 \xhdl1.GEN_BITS[0].APB_32.edge_both13  (
	.A(gpin3[0]),
	.B(gpin2[0]),
	.Y(edge_both13)
);
defparam \xhdl1.GEN_BITS[0].APB_32.edge_both13 .INIT=4'h6;
// @12:443
  CFG2 \xhdl1.GEN_BITS[0].APB_32.edge_neg13  (
	.A(gpin3[0]),
	.B(gpin2[0]),
	.Y(edge_neg13)
);
defparam \xhdl1.GEN_BITS[0].APB_32.edge_neg13 .INIT=4'h2;
// @12:423
  CFG2 \xhdl1.GEN_BITS[0].APB_32.edge_pos13  (
	.A(gpin3[0]),
	.B(gpin2[0]),
	.Y(edge_pos13)
);
defparam \xhdl1.GEN_BITS[0].APB_32.edge_pos13 .INIT=4'h4;
// @12:343
  CFG2 \xhdl1.GEN_BITS[1].REG_GPIN.un139_GPIN_reg  (
	.A(gpin3[1]),
	.B(CONFIG_reg_1_[1]),
	.Y(un139_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[1].REG_GPIN.un139_GPIN_reg .INIT=4'h8;
// @12:760
  CFG2 \RDATA_32.un14_PRDATA_o_1  (
	.A(CoreAPB3_0_APBmslave0_PADDR[0]),
	.B(CoreAPB3_0_APBmslave0_PADDR[1]),
	.Y(un14_PRDATA_o_1)
);
defparam \RDATA_32.un14_PRDATA_o_1 .INIT=4'h1;
// @12:385
  CFG2 \xhdl1.GEN_BITS[0].APB_32.INTR_reg_39_1_RNO[0]  (
	.A(CONFIG_reg_0_[3]),
	.B(CONFIG_reg_0_[7]),
	.Y(un9_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[0].APB_32.INTR_reg_39_1_RNO[0] .INIT=4'h2;
// @12:355
  CFG2 \xhdl1.GEN_BITS[0].REG_GPOUT.un9_GPIO_OUT_i  (
	.A(GPOUT_reg[0]),
	.B(CONFIG_reg_0_[0]),
	.Y(GPIO_OUT_c[0])
);
defparam \xhdl1.GEN_BITS[0].REG_GPOUT.un9_GPIO_OUT_i .INIT=4'h8;
// @12:343
  CFG2 \xhdl1.GEN_BITS[0].REG_GPIN.un128_GPIN_reg  (
	.A(gpin3[0]),
	.B(CONFIG_reg_0_[1]),
	.Y(un128_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[0].REG_GPIN.un128_GPIN_reg .INIT=4'h8;
// @12:355
  CFG2 \xhdl1.GEN_BITS[1].REG_GPOUT.un20_GPIO_OUT_i  (
	.A(GPOUT_reg[1]),
	.B(CONFIG_reg_1_[0]),
	.Y(GPIO_OUT_c[1])
);
defparam \xhdl1.GEN_BITS[1].REG_GPOUT.un20_GPIO_OUT_i .INIT=4'h8;
// @12:385
  CFG2 \xhdl1.GEN_BITS[1].APB_32.INTR_reg_52_1_RNO[1]  (
	.A(CONFIG_reg_1_[3]),
	.B(CONFIG_reg_1_[7]),
	.Y(un20_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[1].APB_32.INTR_reg_52_1_RNO[1] .INIT=4'h2;
// @12:748
  CFG3 \CONFIG_reg_o_2[1]  (
	.A(CONFIG_reg_1_[1]),
	.B(CONFIG_reg_0_[1]),
	.C(CoreAPB3_0_APBmslave0_PADDR[2]),
	.Y(CONFIG_reg_o_2_Z[1])
);
defparam \CONFIG_reg_o_2[1] .INIT=8'hAC;
// @12:748
  CFG3 \CONFIG_reg_o_2[0]  (
	.A(CONFIG_reg_1_[0]),
	.B(CONFIG_reg_0_[0]),
	.C(CoreAPB3_0_APBmslave0_PADDR[2]),
	.Y(CONFIG_reg_o_2_Z[0])
);
defparam \CONFIG_reg_o_2[0] .INIT=8'hAC;
// @12:391
  CFG4 \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1]2_1  (
	.A(CoreAPB3_0_APBmslave0_PWRITE),
	.B(CoreAPB3_0_APBmslave0_PENABLE),
	.C(CoreAPB3_0_APBmslave0_PADDR[2]),
	.D(CoreAPB3_0_APBmslave0_PADDR[7]),
	.Y(CONFIG_reg_1_2_1)
);
defparam \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1]2_1 .INIT=16'h0080;
// @12:391
  CFG4 \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2_1  (
	.A(CoreAPB3_0_APBmslave0_PWRITE),
	.B(CoreAPB3_0_APBmslave0_PENABLE),
	.C(CoreAPB3_0_APBmslave0_PADDR[2]),
	.D(CoreAPB3_0_APBmslave0_PADDR[7]),
	.Y(CONFIG_reg_0_2_1)
);
defparam \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2_1 .INIT=16'h0008;
// @12:501
  CFG4 \xhdl1.GEN_BITS[0].APB_32.GPOUT_reg69_2  (
	.A(CoreAPB3_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[7]),
	.C(CoreAPB3_0_APBmslave0_PADDR[6]),
	.D(CoreAPB3_0_APBmslave0_PADDR[5]),
	.Y(GPOUT_reg69_2)
);
defparam \xhdl1.GEN_BITS[0].APB_32.GPOUT_reg69_2 .INIT=16'h0400;
// @12:325
  CFG4 \xhdl1.GEN_BITS[0].REG_INT.un9_intr_2_3  (
	.A(CONFIG_reg_0_[5]),
	.B(CONFIG_reg_0_[3]),
	.C(edge_both[0]),
	.D(CONFIG_reg_0_[6]),
	.Y(N_93_3)
);
defparam \xhdl1.GEN_BITS[0].REG_INT.un9_intr_2_3 .INIT=16'h0040;
// @12:758
  CFG4 \PRDATA_o[6]  (
	.A(CONFIG_reg_1_[6]),
	.B(CONFIG_reg_0_[6]),
	.C(CoreAPB3_0_APBmslave0_PADDR[7]),
	.D(CoreAPB3_0_APBmslave0_PADDR[2]),
	.Y(CoreAPB3_0_APBmslave1_PRDATA[6])
);
defparam \PRDATA_o[6] .INIT=16'h0A0C;
// @12:758
  CFG4 \PRDATA_o[7]  (
	.A(CONFIG_reg_1_[7]),
	.B(CONFIG_reg_0_[7]),
	.C(CoreAPB3_0_APBmslave0_PADDR[2]),
	.D(CoreAPB3_0_APBmslave0_PADDR[7]),
	.Y(CoreAPB3_0_APBmslave1_PRDATA[7])
);
defparam \PRDATA_o[7] .INIT=16'h00AC;
// @12:758
  CFG4 \PRDATA_o[4]  (
	.A(CONFIG_reg_1_[4]),
	.B(CONFIG_reg_0_[4]),
	.C(CoreAPB3_0_APBmslave0_PADDR[7]),
	.D(CoreAPB3_0_APBmslave0_PADDR[2]),
	.Y(CoreAPB3_0_APBmslave1_PRDATA[4])
);
defparam \PRDATA_o[4] .INIT=16'h0A0C;
// @12:758
  CFG4 \PRDATA_o[2]  (
	.A(CONFIG_reg_1_[2]),
	.B(CONFIG_reg_0_[2]),
	.C(CoreAPB3_0_APBmslave0_PADDR[7]),
	.D(CoreAPB3_0_APBmslave0_PADDR[2]),
	.Y(CoreAPB3_0_APBmslave1_PRDATA[2])
);
defparam \PRDATA_o[2] .INIT=16'h0A0C;
// @12:758
  CFG4 \PRDATA_o[5]  (
	.A(CONFIG_reg_1_[5]),
	.B(CONFIG_reg_0_[5]),
	.C(CoreAPB3_0_APBmslave0_PADDR[7]),
	.D(CoreAPB3_0_APBmslave0_PADDR[2]),
	.Y(CoreAPB3_0_APBmslave1_PRDATA[5])
);
defparam \PRDATA_o[5] .INIT=16'h0A0C;
// @12:758
  CFG4 \PRDATA_o[3]  (
	.A(CONFIG_reg_1_[3]),
	.B(CONFIG_reg_0_[3]),
	.C(CoreAPB3_0_APBmslave0_PADDR[7]),
	.D(CoreAPB3_0_APBmslave0_PADDR[2]),
	.Y(CoreAPB3_0_APBmslave1_PRDATA[3])
);
defparam \PRDATA_o[3] .INIT=16'h0A0C;
// @12:325
  CFG4 \xhdl1.GEN_BITS[1].REG_INT.un20_intr_3_2_0  (
	.A(edge_pos[1]),
	.B(edge_neg[1]),
	.C(CONFIG_reg_1_[6]),
	.D(CONFIG_reg_1_[5]),
	.Y(N_82_2)
);
defparam \xhdl1.GEN_BITS[1].REG_INT.un20_intr_3_2_0 .INIT=16'hC0A0;
// @12:325
  CFG4 \xhdl1.GEN_BITS[0].REG_INT.un9_intr_3_2_0  (
	.A(edge_pos[0]),
	.B(edge_neg[0]),
	.C(CONFIG_reg_0_[6]),
	.D(CONFIG_reg_0_[5]),
	.Y(N_96_2)
);
defparam \xhdl1.GEN_BITS[0].REG_INT.un9_intr_3_2_0 .INIT=16'hC0A0;
// @12:325
  CFG4 \xhdl1.GEN_BITS[1].REG_INT.un20_intr_2  (
	.A(edge_both[1]),
	.B(CONFIG_reg_1_[6]),
	.C(CONFIG_reg_1_[3]),
	.D(un20_intr_2_1),
	.Y(N_79)
);
defparam \xhdl1.GEN_BITS[1].REG_INT.un20_intr_2 .INIT=16'h2000;
// @12:760
  CFG4 \RDATA_32.un14_PRDATA_o  (
	.A(un13_PSELi_1),
	.B(un14_PRDATA_o_1),
	.C(CoreAPB3_0_APBmslave0_PADDR[3]),
	.D(CoreAPB3_0_APBmslave0_PADDR[2]),
	.Y(un14_PRDATA_o)
);
defparam \RDATA_32.un14_PRDATA_o .INIT=16'h0008;
// @12:483
  CFG4 \xhdl1.GEN_BITS[0].APB_32.INTR_reg73  (
	.A(CoreAPB3_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[7]),
	.C(INTR_reg73_2_0),
	.D(un14_PRDATA_o_1),
	.Y(INTR_reg73)
);
defparam \xhdl1.GEN_BITS[0].APB_32.INTR_reg73 .INIT=16'h4000;
// @12:501
  CFG4 \xhdl1.GEN_BITS[0].APB_32.GPOUT_reg69  (
	.A(CoreAPB3_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(GPOUT_reg69_2),
	.D(un14_PRDATA_o_1),
	.Y(GPOUT_reg69)
);
defparam \xhdl1.GEN_BITS[0].APB_32.GPOUT_reg69 .INIT=16'h1000;
// @12:391
  CFG3 \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2  (
	.A(CONFIG_reg_0_2_1),
	.B(INTR_reg73_2_0),
	.C(CoreAPB3_0_APBmslave1_PSELx),
	.Y(CONFIG_reg_0_2)
);
defparam \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2 .INIT=8'h80;
// @12:391
  CFG3 \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1]2  (
	.A(CONFIG_reg_1_2_1),
	.B(INTR_reg73_2_0),
	.C(CoreAPB3_0_APBmslave1_PSELx),
	.Y(CONFIG_reg_1_2)
);
defparam \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1]2 .INIT=8'h80;
// @12:483
  CFG4 INTR_reg_0_sqmuxa (
	.A(CoreAPB3_0_APBmslave0_PENABLE),
	.B(CoreAPB3_0_APBmslave0_PWRITE),
	.C(CoreAPB3_0_APBmslave1_PSELx),
	.D(INTR_reg73),
	.Y(INTR_reg_0_sqmuxa_Z)
);
defparam INTR_reg_0_sqmuxa.INIT=16'h8000;
// @12:501
  CFG4 GPOUT_reg_0_sqmuxa (
	.A(CoreAPB3_0_APBmslave0_PENABLE),
	.B(CoreAPB3_0_APBmslave0_PWRITE),
	.C(CoreAPB3_0_APBmslave1_PSELx),
	.D(GPOUT_reg69),
	.Y(GPOUT_reg_0_sqmuxa_Z)
);
defparam GPOUT_reg_0_sqmuxa.INIT=16'h8000;
// @12:456
  CFG4 \xhdl1.GEN_BITS[0].APB_32.edge_both_9_iv_i[0]  (
	.A(CONFIG_reg_0_[3]),
	.B(edge_both[0]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.D(edge_both13),
	.Y(edge_both_9_iv_i[0])
);
defparam \xhdl1.GEN_BITS[0].APB_32.edge_both_9_iv_i[0] .INIT=16'hAA08;
// @12:456
  CFG4 \xhdl1.GEN_BITS[1].APB_32.edge_both_22_iv_i[1]  (
	.A(CONFIG_reg_1_[3]),
	.B(edge_both[1]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.D(edge_both38),
	.Y(edge_both_22_iv_i[1])
);
defparam \xhdl1.GEN_BITS[1].APB_32.edge_both_22_iv_i[1] .INIT=16'hAA08;
// @12:416
  CFG4 \xhdl1.GEN_BITS[0].APB_32.edge_pos_9_iv_i[0]  (
	.A(CONFIG_reg_0_[3]),
	.B(edge_pos[0]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.D(edge_pos13),
	.Y(edge_pos_9_iv_i[0])
);
defparam \xhdl1.GEN_BITS[0].APB_32.edge_pos_9_iv_i[0] .INIT=16'hAA08;
// @12:416
  CFG4 \xhdl1.GEN_BITS[1].APB_32.edge_pos_22_iv_i[1]  (
	.A(CONFIG_reg_1_[3]),
	.B(edge_pos[1]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.D(edge_pos40),
	.Y(edge_pos_22_iv_i[1])
);
defparam \xhdl1.GEN_BITS[1].APB_32.edge_pos_22_iv_i[1] .INIT=16'hAA08;
// @12:436
  CFG4 \xhdl1.GEN_BITS[0].APB_32.edge_neg_9_iv_i[0]  (
	.A(CONFIG_reg_0_[3]),
	.B(edge_neg[0]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.D(edge_neg13),
	.Y(edge_neg_9_iv_i[0])
);
defparam \xhdl1.GEN_BITS[0].APB_32.edge_neg_9_iv_i[0] .INIT=16'hAA08;
// @12:436
  CFG4 \xhdl1.GEN_BITS[1].APB_32.edge_neg_22_iv_i[1]  (
	.A(CONFIG_reg_1_[3]),
	.B(edge_neg[1]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.D(edge_neg38),
	.Y(edge_neg_22_iv_i[1])
);
defparam \xhdl1.GEN_BITS[1].APB_32.edge_neg_22_iv_i[1] .INIT=16'hAA08;
// @12:325
  CFG4 \xhdl1.GEN_BITS[1].REG_INT.un20_intr_3  (
	.A(gpin3[1]),
	.B(N_82_2),
	.C(CONFIG_reg_1_[6]),
	.D(CONFIG_reg_1_[5]),
	.Y(N_82)
);
defparam \xhdl1.GEN_BITS[1].REG_INT.un20_intr_3 .INIT=16'hCDCE;
// @12:325
  CFG4 \xhdl1.GEN_BITS[0].REG_INT.un9_intr_3  (
	.A(gpin3[0]),
	.B(N_96_2),
	.C(CONFIG_reg_0_[6]),
	.D(CONFIG_reg_0_[5]),
	.Y(N_96)
);
defparam \xhdl1.GEN_BITS[0].REG_INT.un9_intr_3 .INIT=16'hCDCE;
// @12:758
  CFG3 PRDATA_o_m2s2 (
	.A(un14_PRDATA_o),
	.B(GPOUT_reg69),
	.C(INTR_reg73),
	.Y(PRDATA_o_sm0)
);
defparam PRDATA_o_m2s2.INIT=8'hF1;
// @12:456
  CFG3 edge_both_2_sqmuxa_1_i (
	.A(CONFIG_reg_0_[3]),
	.B(edge_both13),
	.C(INTR_reg_0_sqmuxa_Z),
	.Y(edge_both_2_sqmuxa_1_i_Z)
);
defparam edge_both_2_sqmuxa_1_i.INIT=8'hFD;
// @12:456
  CFG3 edge_both_2_sqmuxa_i (
	.A(CONFIG_reg_1_[3]),
	.B(edge_both38),
	.C(INTR_reg_0_sqmuxa_Z),
	.Y(edge_both_2_sqmuxa_i_Z)
);
defparam edge_both_2_sqmuxa_i.INIT=8'hFD;
// @12:416
  CFG3 edge_pos_2_sqmuxa_1_i (
	.A(CONFIG_reg_0_[3]),
	.B(edge_pos13),
	.C(INTR_reg_0_sqmuxa_Z),
	.Y(edge_pos_2_sqmuxa_1_i_Z)
);
defparam edge_pos_2_sqmuxa_1_i.INIT=8'hFD;
// @12:416
  CFG3 edge_pos_2_sqmuxa_i (
	.A(CONFIG_reg_1_[3]),
	.B(edge_pos40),
	.C(INTR_reg_0_sqmuxa_Z),
	.Y(edge_pos_2_sqmuxa_i_Z)
);
defparam edge_pos_2_sqmuxa_i.INIT=8'hFD;
// @12:436
  CFG3 edge_neg_2_sqmuxa_1_i (
	.A(CONFIG_reg_0_[3]),
	.B(edge_neg13),
	.C(INTR_reg_0_sqmuxa_Z),
	.Y(edge_neg_2_sqmuxa_1_i_Z)
);
defparam edge_neg_2_sqmuxa_1_i.INIT=8'hFD;
// @12:436
  CFG3 edge_neg_2_sqmuxa_i (
	.A(CONFIG_reg_1_[3]),
	.B(edge_neg38),
	.C(INTR_reg_0_sqmuxa_Z),
	.Y(edge_neg_2_sqmuxa_i_Z)
);
defparam edge_neg_2_sqmuxa_i.INIT=8'hFD;
// @12:758
  CFG3 \PRDATA_o_m2_2[0]  (
	.A(INTR_reg[0]),
	.B(un14_PRDATA_o),
	.C(PRDATA_o_sm0),
	.Y(PRDATA_o_m2_2_Z[0])
);
defparam \PRDATA_o_m2_2[0] .INIT=8'h80;
// @12:758
  CFG4 \PRDATA_o_m2_1[0]  (
	.A(GPOUT_reg[0]),
	.B(un128_GPIN_reg),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(PRDATA_o_sm0),
	.Y(PRDATA_o_m2_1_Z[0])
);
defparam \PRDATA_o_m2_1[0] .INIT=16'h00CA;
// @12:482
  CFG4 \xhdl1.GEN_BITS[1].APB_32.INTR_reg_52_1[1]  (
	.A(un20_intr_sn_N_8_mux),
	.B(N_79),
	.C(N_82),
	.D(INTR_reg_0_sqmuxa_Z),
	.Y(INTR_reg_52_1[1])
);
defparam \xhdl1.GEN_BITS[1].APB_32.INTR_reg_52_1[1] .INIT=16'h00E4;
// @12:482
  CFG4 \xhdl1.GEN_BITS[0].APB_32.INTR_reg_39_1[0]  (
	.A(un9_intr_sn_N_8_mux),
	.B(N_93_3),
	.C(N_96),
	.D(INTR_reg_0_sqmuxa_Z),
	.Y(INTR_reg_39_1[0])
);
defparam \xhdl1.GEN_BITS[0].APB_32.INTR_reg_39_1[0] .INIT=16'h00E4;
// @12:758
  CFG4 \PRDATA_o_m2_1[1]  (
	.A(un139_GPIN_reg),
	.B(GPOUT_reg[1]),
	.C(PRDATA_o_sm0),
	.D(PRDATA_o_ss0_Z),
	.Y(PRDATA_o_m2_1_Z[1])
);
defparam \PRDATA_o_m2_1[1] .INIT=16'h0A0C;
// @12:758
  CFG4 \PRDATA_o[0]  (
	.A(CONFIG_reg_o_2_Z[0]),
	.B(CoreAPB3_0_APBmslave0_PADDR[7]),
	.C(PRDATA_o_m2_1_Z[0]),
	.D(PRDATA_o_m2_2_Z[0]),
	.Y(CoreAPB3_0_APBmslave1_PRDATA[0])
);
defparam \PRDATA_o[0] .INIT=16'hEEE2;
// @12:758
  CFG3 \PRDATA_o_m2_2[1]  (
	.A(INTR_reg[1]),
	.B(PRDATA_o_ss0_Z),
	.C(PRDATA_o_sm0),
	.Y(PRDATA_o_m2_2_Z[1])
);
defparam \PRDATA_o_m2_2[1] .INIT=8'h20;
// @12:758
  CFG4 \PRDATA_o[1]  (
	.A(CONFIG_reg_o_2_Z[1]),
	.B(CoreAPB3_0_APBmslave0_PADDR[7]),
	.C(PRDATA_o_m2_1_Z[1]),
	.D(PRDATA_o_m2_2_Z[1]),
	.Y(CoreAPB3_0_APBmslave1_PRDATA[1])
);
defparam \PRDATA_o[1] .INIT=16'hEEE2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreGPIO_Z2 */

module COREI2CREAL_Z4 (
  CI2CO1,
  CoreAPB3_0_APBmslave0_PADDR,
  CoreAPB3_0_APBmslave0_PWDATA,
  CI2CII0I,
  CI2ClI0I,
  COREI2C_0_0_SCLO_i_0,
  COREI2C_0_0_SDAO_i_0,
  un13_PSELi,
  CoreAPB3_0_APBmslave0_PSELx,
  CoreAPB3_0_APBmslave0_PWRITE,
  CoreAPB3_0_APBmslave0_PENABLE,
  BIBUF_COREI2C_0_0_SDA_IO_Y,
  BIBUF_COREI2C_0_0_SCL_IO_Y,
  N_674,
  N_676,
  N_675,
  N_673,
  N_677,
  GL0_INST,
  MSS_HPMS_READY_int
)
;
input [7:0] CI2CO1 ;
input [4:0] CoreAPB3_0_APBmslave0_PADDR ;
input [7:0] CoreAPB3_0_APBmslave0_PWDATA ;
output [3:0] CI2CII0I ;
output [2:0] CI2ClI0I ;
output COREI2C_0_0_SCLO_i_0 ;
output COREI2C_0_0_SDAO_i_0 ;
input un13_PSELi ;
input CoreAPB3_0_APBmslave0_PSELx ;
input CoreAPB3_0_APBmslave0_PWRITE ;
input CoreAPB3_0_APBmslave0_PENABLE ;
input BIBUF_COREI2C_0_0_SDA_IO_Y ;
input BIBUF_COREI2C_0_0_SCL_IO_Y ;
output N_674 ;
output N_676 ;
output N_675 ;
output N_673 ;
output N_677 ;
input GL0_INST ;
input MSS_HPMS_READY_int ;
wire COREI2C_0_0_SCLO_i_0 ;
wire COREI2C_0_0_SDAO_i_0 ;
wire un13_PSELi ;
wire CoreAPB3_0_APBmslave0_PSELx ;
wire CoreAPB3_0_APBmslave0_PWRITE ;
wire CoreAPB3_0_APBmslave0_PENABLE ;
wire BIBUF_COREI2C_0_0_SDA_IO_Y ;
wire BIBUF_COREI2C_0_0_SCL_IO_Y ;
wire N_674 ;
wire N_676 ;
wire N_675 ;
wire N_673 ;
wire N_677 ;
wire GL0_INST ;
wire MSS_HPMS_READY_int ;
wire [0:0] COREI2C_0_0_SDAO;
wire [0:0] COREI2C_0_0_SCLO;
wire [6:0] CI2COO0I_Z;
wire [3:3] CI2COO0I_i_0;
wire [6:0] CI2Cl0lI_Z;
wire [5:0] CI2Cl0lI_ns;
wire [6:0] CI2CI1lI_Z;
wire [0:0] CI2CI1lI_ns;
wire [7:4] CI2CII0I_Z;
wire [4:0] CI2COl0I_Z;
wire [1:0] CI2COl0I_3;
wire [4:0] CI2ClO0I_Z;
wire [4:0] CI2ClO0I_9;
wire [2:0] CI2CO0Ol_Z;
wire [2:0] CI2CIlOl_Z;
wire [7:0] CI2ClI0I_19;
wire [4:4] CI2CII0I_9;
wire [7:3] CI2ClI0I_Z;
wire [3:0] CI2CO0Il_Z;
wire [3:0] CI2CO0Il_6;
wire [3:0] CI2ClOIl_Z;
wire [3:0] CI2ClOIl_4;
wire [3:0] CI2COOIl_Z;
wire [3:0] CI2COOIl_18;
wire [3:0] CI2Cl0Il_Z;
wire [2:0] CI2CIlOl_3;
wire [2:0] CI2CO0Ol_3;
wire [7:3] PRDATA_3_1_0_co1;
wire [7:3] PRDATA_3_1_0_wmux_0_S;
wire [7:3] PRDATA_3_1_0_y0;
wire [7:3] PRDATA_3_1_0_co0;
wire [7:3] PRDATA_3_1_0_wmux_S;
wire [6:6] CI2CI1lI_ns_i_a2_1_2_Z;
wire [1:1] CI2COl0I_3_1;
wire [3:1] CI2ClO0I_9_m4;
wire [3:1] CI2ClO0I_9_m6_2;
wire [4:4] CI2Cl0lI_ns_i_0_o2_0_Z;
wire [3:3] CI2COI0I_3_2_0_Z;
wire [6:6] CI2Cl0lI_ns_i_0_tz_Z;
wire [7:7] CI2ClI0I_i_m_1;
wire [7:7] PWDATA_i_m_0_1;
wire [3:3] CI2CII0I_9_i_a2_0_0;
wire [3:3] CI2CII0I_9_i_a2_1_1;
wire [3:3] CI2Cl0lI_ns_0_0_a2_0_5_1_Z;
wire [0:0] CI2CI1lI_ns_0_a3_1_2_Z;
wire [0:0] un1_CI2CIIOl_1_sqmuxa_Z;
wire [3:3] CI2CII0I_9_i_o2_0;
wire [3:3] CI2CI1lI_ns_i_0_Z;
wire [4:4] CI2CII0I_8_2;
wire [7:7] PWDATA_i_m_0;
wire [3:3] CI2CI1lI_ns_i_1_Z;
wire [2:0] CI2COI0I_cnst_0_0_Z;
wire [3:3] CI2Cl0lI_ns_0_0_a2_0_4;
wire [5:5] CI2Cl0lI_ns_0_0_a2_0_1;
wire [1:1] CI2Cl0lI_ns_0_a4_0_1_Z;
wire [3:3] CI2CII0I_9_i_o2_2;
wire [0:0] CI2CI1lI_ns_0_1_Z;
wire [2:0] CI2COI0I_cnst_0_1_Z;
wire [0:0] CI2COI0I_cnst;
wire [3:3] CI2ClO0I_9_m6_1;
wire [0:0] CI2CO0Il_6_m2;
wire [4:4] CI2COI0I_3_Z;
wire [4:0] CI2ClO0I_9_m5;
wire [4:0] CI2ClO0I_9_1;
wire CI2CI0Ol_Z ;
wire CI2CI0Ol_i ;
wire CI2CIOIl_Z ;
wire VCC ;
wire CI2COOIl_1_sqmuxa_Z ;
wire GND ;
wire CI2Cl1Il8_i ;
wire CI2ClIIl_Z ;
wire CI2ClIIl_3 ;
wire CI2COIIl_Z ;
wire CI2COIIl_7 ;
wire N_446_i ;
wire N_444_i ;
wire N_510_i ;
wire N_507_i ;
wire N_504_i ;
wire N_364_i ;
wire N_362_i ;
wire N_360_i ;
wire N_358_i ;
wire N_356_i ;
wire N_354_i ;
wire N_454_i ;
wire N_452_i ;
wire N_450_i ;
wire N_448_i ;
wire CI2ClOll_Z ;
wire CI2ClOll11 ;
wire CI2ClOll_1_sqmuxa_i_Z ;
wire CI2CIOll_Z ;
wire CI2CIOll_1_sqmuxa_i_Z ;
wire CI2CO1Ol_Z ;
wire un1_CI2Cl0Ol19_Z ;
wire N_40 ;
wire CI2CO1Il_Z ;
wire un1_CI2COO0I_1 ;
wire CI2CIIIl_Z ;
wire CI2CIIIl_4 ;
wire un1_CI2CIIIl7_i ;
wire CI2COlOl_Z ;
wire CI2COlOl_1_sqmuxa_Z ;
wire CI2Cl0Ol_Z ;
wire un1_CI2Cl0Ol19_1_Z ;
wire CI2Cl0Ol_2_sqmuxa_i_Z ;
wire CI2CIIOl_Z ;
wire CI2CIIOl_7_iv_i ;
wire CI2COIOl_Z ;
wire CI2COIOl_10_iv_i ;
wire CI2CI1Il_6 ;
wire CI2CI1Il_1_sqmuxa_i_0_Z ;
wire CI2ClIOl_Z ;
wire CI2ClIOl_10 ;
wire N_105_i ;
wire N_106_i ;
wire N_81_i ;
wire un1_CI2Cl01I_1_sqmuxa_i ;
wire CI2Cl1Ol_Z ;
wire CI2Cl1Ol_3 ;
wire un1_CI2CO0Ol ;
wire CI2CI1Ol_Z ;
wire CI2CI1Ol_3 ;
wire CI2CI0Ol9_i ;
wire un1_CI2CI0Ol8 ;
wire CI2CllOl_Z ;
wire un1_CI2CllOl8 ;
wire un1_CI2ClI0I_2_sqmuxa_Z ;
wire N_116 ;
wire N_130_i ;
wire N_128 ;
wire N_109_i ;
wire N_48_i ;
wire N_110_i ;
wire N_52_i ;
wire un1_CI2CII0I ;
wire un1_CI2COOIl_0_sqmuxa_Z ;
wire CI2CllIl_Z ;
wire un2_CI2CllIl_4_Z ;
wire un1_CI2CO0Il_4 ;
wire un1_CI2COO0I_2 ;
wire N_433 ;
wire N_37_0 ;
wire CI2COOIl51 ;
wire CI2COOIl_0_sqmuxa_3_Z ;
wire un1_CI2COl0I39 ;
wire un1_CI2COl0I46_1 ;
wire un1_CI2ClI0I50_Z ;
wire CI2CO0Il29 ;
wire CI2COlIl_Z ;
wire N_487_2 ;
wire N_482 ;
wire N_62 ;
wire un1_CI2COO0I_fc ;
wire CI2CllIl_0_Z ;
wire un19_CI2CllIl_Z ;
wire CI2CllIl_3_Z ;
wire N_86 ;
wire N_81_i_1 ;
wire N_30_0 ;
wire CI2COl0I63_2 ;
wire N_16_0 ;
wire N_504_i_1 ;
wire CI2Cl0lI7 ;
wire N_522 ;
wire N_123 ;
wire N_546 ;
wire i2_mux_2 ;
wire m60_1 ;
wire CI2COI0I_3_sn_N_15 ;
wire N_454_i_1 ;
wire N_475 ;
wire N_96 ;
wire N_730_1 ;
wire un1_CI2COOIl_0_sqmuxa_0_1_Z ;
wire un1_CI2COOIl_0_sqmuxa_0_Z ;
wire CI2COOIl31 ;
wire un1_CI2COOIl_0_sqmuxa_1_Z ;
wire N_433_2 ;
wire CI2ClO0I_0_sqmuxa_Z ;
wire un1_CI2ClO0I44_Z ;
wire CI2ClO0I_9_ss0 ;
wire CI2ClI0I5_0_o2_1 ;
wire CI2CI1Il16 ;
wire CI2CI1Il_6_u_0_o2_0 ;
wire un1_CI2Cl1Ol_0 ;
wire un1_CI2CII0I_0 ;
wire N_83 ;
wire CO0 ;
wire N_127 ;
wire N_64 ;
wire N_513_1 ;
wire N_463 ;
wire CI2COI0I25 ;
wire un1_CI2COl0I39_0 ;
wire CI2COI0I125 ;
wire N_576_1 ;
wire N_117 ;
wire N_134 ;
wire N_461 ;
wire CI2CO1lI59 ;
wire CI2ClI0I5 ;
wire CI2ClI0I_0_sqmuxa ;
wire CI2ClI0I5_0_o2_2 ;
wire un1_CI2CI1lI_2 ;
wire un1_CI2CII0I_1_1 ;
wire un1_CI2Cl1Ol_1 ;
wire un1_seradr0_NE_2 ;
wire un1_seradr0_NE_1 ;
wire un1_seradr0_NE_0 ;
wire CI2ClO0I28_4 ;
wire CI2ClO0I44 ;
wire CI2COIIl26 ;
wire CI2CI1Il22 ;
wire N_310 ;
wire N_114 ;
wire N_466 ;
wire CI2COl0I57_3 ;
wire N_730 ;
wire N_70 ;
wire un24_CI2CllIl_Z ;
wire CI2CO0Il_6_sm0 ;
wire un1_CI2COl0I45_3 ;
wire N_42 ;
wire N_17_0 ;
wire CO1 ;
wire un1_CI2CO0Il_1 ;
wire N_582 ;
wire CI2Cl0Ol17 ;
wire N_63 ;
wire N_152 ;
wire CI2ClO0I_9_sm0 ;
wire N_604 ;
wire N_605 ;
wire N_603 ;
wire N_67 ;
wire N_569 ;
wire N_459 ;
wire N_24_0 ;
wire N_513 ;
wire CI2COI0I117 ;
wire N_578 ;
wire N_583 ;
wire CI2ClI0I49 ;
wire CO1_0 ;
wire N_119 ;
wire CI2COI0I_3_sn_N_7 ;
wire CI2COI0I_3_sn_N_9 ;
wire CI2COI0I_3_sn_N_22_mux ;
wire N_31_0 ;
wire N_5 ;
wire CI2CIIOl_i_m_2 ;
wire CI2COIIl_7_0_1 ;
wire un1_CI2CIIIl7_2_Z ;
wire un1_CI2COl0I50_1_1 ;
wire un1_CI2CO0Il29_1 ;
wire un1_seradr0_NE_3 ;
wire un1_CI2Cl0lI_1 ;
wire N_144 ;
wire N_487 ;
wire CI2ClO0I28 ;
wire CI2ClI0I_2_sqmuxa_Z ;
wire N_121 ;
wire N_585 ;
wire i5_mux_3 ;
wire CI2COl0I40 ;
wire CO2 ;
wire N_122 ;
wire CI2COOIl41 ;
wire CI2COl0I55 ;
wire CI2COl0I57 ;
wire N_468 ;
wire CI2COl0I45 ;
wire N_483 ;
wire N_68 ;
wire N_615 ;
wire un1_CI2COl0I39_1_Z ;
wire un1_CI2COl0I46_2 ;
wire N_129 ;
wire i5_mux_2 ;
wire CI2ClO0I_2_sqmuxa_1_Z ;
wire un1_CI2COl0I45_1_0 ;
wire un1_CI2COl0I39_0_0 ;
wire un1_CI2COl0I50 ;
wire N_145 ;
wire un1_CI2COl0I45_1 ;
wire N_136 ;
wire N_563 ;
wire N_462 ;
wire N_460 ;
wire N_6 ;
wire N_618_2 ;
wire N_622 ;
wire N_72_2 ;
wire un1_CI2COl0I46_1_i_1 ;
wire N_24_mux ;
wire i5_mux_1 ;
wire CI2COIOl_10_iv_1 ;
wire CI2ClO0I_2_sqmuxa_2_Z ;
wire un1_CI2CII0I_1_3 ;
wire un1_CI2COl0I45_3_0 ;
wire N_146 ;
wire N_113 ;
wire N_34_0 ;
wire N_619 ;
wire CI2ClO0I20 ;
wire CI2ClIOl_1_sqmuxa_2_0 ;
wire un1_seradr0_1 ;
wire N_618 ;
wire N_620_1 ;
wire N_621_1 ;
wire N_579 ;
wire N_574 ;
wire CI2COIOl_10_iv_2 ;
wire CI2ClI0I_1_sqmuxa_1_Z ;
wire CI2CO0Il12 ;
wire N_35_0 ;
wire CI2CO0Il_6_e2 ;
wire N_620 ;
wire N_621 ;
wire N_469 ;
wire N_153 ;
wire CO0_0 ;
wire un1_CI2CII0I_1 ;
wire CI2COI0I_3_sn_N_24_mux ;
wire N_559 ;
wire N_595 ;
wire CO1_1 ;
wire N_627 ;
wire N_628 ;
wire N_626_2 ;
wire N_625_2 ;
wire N_626 ;
wire N_625 ;
wire N_463_0 ;
wire N_317 ;
wire N_316 ;
wire N_315 ;
wire N_314 ;
wire N_313 ;
wire N_312 ;
wire N_311 ;
wire N_129_0 ;
wire N_128_0 ;
wire N_127_0 ;
wire N_126 ;
wire N_125 ;
wire N_124 ;
wire N_123_0 ;
wire N_122_0 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
  CFG1 CI2CI1Il_RNI071M5 (
	.A(COREI2C_0_0_SDAO[0]),
	.Y(COREI2C_0_0_SDAO_i_0)
);
defparam CI2CI1Il_RNI071M5.INIT=2'h1;
  CFG1 CI2Cl1Il_RNI3HDS6 (
	.A(COREI2C_0_0_SCLO[0]),
	.Y(COREI2C_0_0_SCLO_i_0)
);
defparam CI2Cl1Il_RNI3HDS6.INIT=2'h1;
  CFG1 \CI2COO0I_RNO[0]  (
	.A(CI2CI0Ol_Z),
	.Y(CI2CI0Ol_i)
);
defparam \CI2COO0I_RNO[0] .INIT=2'h1;
  CFG1 CI2CO1Il_RNO (
	.A(CI2COO0I_Z[3]),
	.Y(CI2COO0I_i_0[3])
);
defparam CI2CO1Il_RNO.INIT=2'h1;
// @10:4560
  SLE CI2CIOIl (
	.Q(CI2CIOIl_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2COOIl_1_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:5560
  SLE CI2Cl1Il (
	.Q(COREI2C_0_0_SCLO[0]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2Cl1Il8_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:5203
  SLE CI2ClIIl (
	.Q(CI2ClIIl_Z),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2ClIIl_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:4997
  SLE CI2COIIl (
	.Q(CI2COIIl_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2COIIl_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:8331
  SLE \CI2Cl0lI[0]  (
	.Q(CI2Cl0lI_Z[0]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2Cl0lI_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:5560
  SLE \CI2CI1lI[2]  (
	.Q(CI2CI1lI_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_446_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:5560
  SLE \CI2CI1lI[1]  (
	.Q(CI2CI1lI_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_444_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:5560
  SLE \CI2CI1lI[0]  (
	.Q(CI2CI1lI_Z[0]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2CI1lI_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:8331
  SLE \CI2Cl0lI[6]  (
	.Q(CI2Cl0lI_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_510_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:8331
  SLE \CI2Cl0lI[5]  (
	.Q(CI2Cl0lI_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2Cl0lI_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:8331
  SLE \CI2Cl0lI[4]  (
	.Q(CI2Cl0lI_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_507_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:8331
  SLE \CI2Cl0lI[3]  (
	.Q(CI2Cl0lI_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2Cl0lI_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:8331
  SLE \CI2Cl0lI[2]  (
	.Q(CI2Cl0lI_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_504_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:8331
  SLE \CI2Cl0lI[1]  (
	.Q(CI2Cl0lI_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2Cl0lI_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:7755
  SLE \CI2COO0I[6]  (
	.Q(CI2COO0I_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_364_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:7755
  SLE \CI2COO0I[5]  (
	.Q(CI2COO0I_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_362_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:7755
  SLE \CI2COO0I[4]  (
	.Q(CI2COO0I_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_360_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:7755
  SLE \CI2COO0I[3]  (
	.Q(CI2COO0I_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_358_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:7755
  SLE \CI2COO0I[2]  (
	.Q(CI2COO0I_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_356_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:7755
  SLE \CI2COO0I[1]  (
	.Q(CI2COO0I_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_354_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:7755
  SLE \CI2COO0I[0]  (
	.Q(CI2COO0I_Z[0]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2CI0Ol_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:5560
  SLE \CI2CI1lI[6]  (
	.Q(CI2CI1lI_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_454_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:5560
  SLE \CI2CI1lI[5]  (
	.Q(CI2CI1lI_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_452_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:5560
  SLE \CI2CI1lI[4]  (
	.Q(CI2CI1lI_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_450_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:5560
  SLE \CI2CI1lI[3]  (
	.Q(CI2CI1lI_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_448_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:7949
  SLE CI2ClOll (
	.Q(CI2ClOll_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2ClOll11),
	.EN(CI2ClOll_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:7888
  SLE CI2CIOll (
	.Q(CI2CIOll_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2Cl0lI_Z[5]),
	.EN(CI2CIOll_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:3818
  SLE CI2CO1Ol (
	.Q(CI2CO1Ol_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(un1_CI2Cl0Ol19_Z),
	.EN(N_40),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:7803
  SLE CI2CO1Il (
	.Q(CI2CO1Il_Z),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2COO0I_i_0[3]),
	.EN(un1_CI2COO0I_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:5203
  SLE CI2CIIIl (
	.Q(CI2CIIIl_Z),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2CIIIl_4),
	.EN(un1_CI2CIIIl7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:1993
  SLE CI2COlOl (
	.Q(CI2COlOl_Z),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CI2COlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:3818
  SLE CI2Cl0Ol (
	.Q(CI2Cl0Ol_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(un1_CI2Cl0Ol19_1_Z),
	.EN(CI2Cl0Ol_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:1993
  SLE CI2CIIOl (
	.Q(CI2CIIOl_Z),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2CIIOl_7_iv_i),
	.EN(CI2CII0I_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:1993
  SLE CI2COIOl (
	.Q(CI2COIOl_Z),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2COIOl_10_iv_i),
	.EN(CI2CII0I_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:1264
  SLE CI2CI1Il (
	.Q(COREI2C_0_0_SDAO[0]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2CI1Il_6),
	.EN(CI2CI1Il_1_sqmuxa_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:1993
  SLE CI2ClIOl (
	.Q(CI2ClIOl_Z),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2ClIOl_10),
	.EN(CI2CII0I_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:2523
  SLE \CI2COl0I[4]  (
	.Q(CI2COl0I_Z[4]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_105_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:2523
  SLE \CI2COl0I[3]  (
	.Q(CI2COl0I_Z[3]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_106_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:2523
  SLE \CI2COl0I[2]  (
	.Q(CI2COl0I_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_81_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:2523
  SLE \CI2COl0I[1]  (
	.Q(CI2COl0I_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2COl0I_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:2523
  SLE \CI2COl0I[0]  (
	.Q(CI2COl0I_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2COl0I_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:7015
  SLE \CI2ClO0I[4]  (
	.Q(CI2ClO0I_Z[4]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2ClO0I_9[4]),
	.EN(un1_CI2Cl01I_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:7015
  SLE \CI2ClO0I[3]  (
	.Q(CI2ClO0I_Z[3]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2ClO0I_9[3]),
	.EN(un1_CI2Cl01I_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:7015
  SLE \CI2ClO0I[2]  (
	.Q(CI2ClO0I_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2ClO0I_9[2]),
	.EN(un1_CI2Cl01I_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:7015
  SLE \CI2ClO0I[1]  (
	.Q(CI2ClO0I_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2ClO0I_9[1]),
	.EN(un1_CI2Cl01I_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:7015
  SLE \CI2ClO0I[0]  (
	.Q(CI2ClO0I_Z[0]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2ClO0I_9[0]),
	.EN(un1_CI2Cl01I_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:3542
  SLE CI2Cl1Ol (
	.Q(CI2Cl1Ol_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2Cl1Ol_3),
	.EN(un1_CI2CO0Ol),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:3542
  SLE CI2CI1Ol (
	.Q(CI2CI1Ol_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2CI1Ol_3),
	.EN(CI2CI0Ol9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:3542
  SLE CI2CI0Ol (
	.Q(CI2CI0Ol_Z),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2CO0Ol_Z[2]),
	.EN(un1_CI2CI0Ol8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:3751
  SLE CI2CllOl (
	.Q(CI2CllOl_Z),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2CIlOl_Z[0]),
	.EN(un1_CI2CllOl8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:1993
  SLE \CI2ClI0I_Z[2]  (
	.Q(CI2ClI0I[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2ClI0I_19[2]),
	.EN(un1_CI2ClI0I_2_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:1993
  SLE \CI2ClI0I_Z[1]  (
	.Q(CI2ClI0I[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2ClI0I_19[1]),
	.EN(un1_CI2ClI0I_2_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:1993
  SLE \CI2ClI0I_Z[0]  (
	.Q(CI2ClI0I[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2ClI0I_19[0]),
	.EN(un1_CI2ClI0I_2_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:1638
  SLE \CI2CII0I[5]  (
	.Q(CI2CII0I_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(N_116),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:1638
  SLE \CI2CII0I[4]  (
	.Q(CI2CII0I_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2CII0I_9[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:1638
  SLE \CI2CII0I_Z[3]  (
	.Q(CI2CII0I[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_130_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:1638
  SLE \CI2CII0I_Z[2]  (
	.Q(CI2CII0I[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(N_116),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:1638
  SLE \CI2CII0I_Z[1]  (
	.Q(CI2CII0I[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(N_116),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:1638
  SLE \CI2CII0I_Z[0]  (
	.Q(CI2CII0I[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(N_116),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:1993
  SLE \CI2ClI0I[7]  (
	.Q(CI2ClI0I_Z[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2ClI0I_19[7]),
	.EN(un1_CI2ClI0I_2_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:1993
  SLE \CI2ClI0I[6]  (
	.Q(CI2ClI0I_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2ClI0I_19[6]),
	.EN(un1_CI2ClI0I_2_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:1993
  SLE \CI2ClI0I[5]  (
	.Q(CI2ClI0I_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2ClI0I_19[5]),
	.EN(un1_CI2ClI0I_2_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:1993
  SLE \CI2ClI0I[4]  (
	.Q(CI2ClI0I_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2ClI0I_19[4]),
	.EN(un1_CI2ClI0I_2_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:1993
  SLE \CI2ClI0I[3]  (
	.Q(CI2ClI0I_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_128),
	.EN(un1_CI2ClI0I_2_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:4263
  SLE \CI2CO0Il[3]  (
	.Q(CI2CO0Il_Z[3]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2CO0Il_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:4263
  SLE \CI2CO0Il[2]  (
	.Q(CI2CO0Il_Z[2]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2CO0Il_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:4263
  SLE \CI2CO0Il[1]  (
	.Q(CI2CO0Il_Z[1]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2CO0Il_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:4263
  SLE \CI2CO0Il[0]  (
	.Q(CI2CO0Il_Z[0]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2CO0Il_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:4997
  SLE \CI2ClOIl[3]  (
	.Q(CI2ClOIl_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2ClOIl_4[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:4997
  SLE \CI2ClOIl[2]  (
	.Q(CI2ClOIl_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2ClOIl_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:4997
  SLE \CI2ClOIl[1]  (
	.Q(CI2ClOIl_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2ClOIl_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:4997
  SLE \CI2ClOIl[0]  (
	.Q(CI2ClOIl_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2ClOIl_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:4560
  SLE \CI2COOIl[3]  (
	.Q(CI2COOIl_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2COOIl_18[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:4560
  SLE \CI2COOIl[2]  (
	.Q(CI2COOIl_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2COOIl_18[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:4560
  SLE \CI2COOIl[1]  (
	.Q(CI2COOIl_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2COOIl_18[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:4560
  SLE \CI2COOIl[0]  (
	.Q(CI2COOIl_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2COOIl_18[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:1638
  SLE \CI2CII0I[7]  (
	.Q(CI2CII0I_Z[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(N_116),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:1638
  SLE \CI2CII0I[6]  (
	.Q(CI2CII0I_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(N_116),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:4185
  SLE \CI2Cl0Il[3]  (
	.Q(CI2Cl0Il_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_109_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:4185
  SLE \CI2Cl0Il[2]  (
	.Q(CI2Cl0Il_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_48_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:4185
  SLE \CI2Cl0Il[1]  (
	.Q(CI2Cl0Il_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_110_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:4185
  SLE \CI2Cl0Il[0]  (
	.Q(CI2Cl0Il_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_52_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:3679
  SLE \CI2CIlOl[2]  (
	.Q(CI2CIlOl_Z[2]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2CIlOl_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:3679
  SLE \CI2CIlOl[1]  (
	.Q(CI2CIlOl_Z[1]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2CIlOl_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:3679
  SLE \CI2CIlOl[0]  (
	.Q(CI2CIlOl_Z[0]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2CIlOl_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:3470
  SLE \CI2CO0Ol[2]  (
	.Q(CI2CO0Ol_Z[2]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2CO0Ol_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:3470
  SLE \CI2CO0Ol[1]  (
	.Q(CI2CO0Ol_Z[1]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2CO0Ol_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:3470
  SLE \CI2CO0Ol[0]  (
	.Q(CI2CO0Ol_Z[0]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CI2CO0Ol_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:8405
  ARI1 \PRDATA_3_1_0_wmux_0[7]  (
	.FCO(PRDATA_3_1_0_co1[7]),
	.S(PRDATA_3_1_0_wmux_0_S[7]),
	.Y(N_677),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(CI2COl0I_Z[4]),
	.D(CI2CO1[7]),
	.A(PRDATA_3_1_0_y0[7]),
	.FCI(PRDATA_3_1_0_co0[7])
);
defparam \PRDATA_3_1_0_wmux_0[7] .INIT=20'h0F588;
// @10:8405
  ARI1 \PRDATA_3_1_0_wmux[7]  (
	.FCO(PRDATA_3_1_0_co0[7]),
	.S(PRDATA_3_1_0_wmux_S[7]),
	.Y(PRDATA_3_1_0_y0[7]),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(CI2CII0I_Z[7]),
	.D(CI2ClI0I_Z[7]),
	.A(CoreAPB3_0_APBmslave0_PADDR[3]),
	.FCI(VCC)
);
defparam \PRDATA_3_1_0_wmux[7] .INIT=20'h0FA44;
// @10:8405
  ARI1 \PRDATA_3_1_0_wmux_0[3]  (
	.FCO(PRDATA_3_1_0_co1[3]),
	.S(PRDATA_3_1_0_wmux_0_S[3]),
	.Y(N_673),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(CI2COl0I_Z[0]),
	.D(CI2CO1[3]),
	.A(PRDATA_3_1_0_y0[3]),
	.FCI(PRDATA_3_1_0_co0[3])
);
defparam \PRDATA_3_1_0_wmux_0[3] .INIT=20'h0F588;
// @10:8405
  ARI1 \PRDATA_3_1_0_wmux[3]  (
	.FCO(PRDATA_3_1_0_co0[3]),
	.S(PRDATA_3_1_0_wmux_S[3]),
	.Y(PRDATA_3_1_0_y0[3]),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(CI2CII0I[3]),
	.D(CI2ClI0I_Z[3]),
	.A(CoreAPB3_0_APBmslave0_PADDR[3]),
	.FCI(VCC)
);
defparam \PRDATA_3_1_0_wmux[3] .INIT=20'h0FA44;
// @10:8405
  ARI1 \PRDATA_3_1_0_wmux_0[5]  (
	.FCO(PRDATA_3_1_0_co1[5]),
	.S(PRDATA_3_1_0_wmux_0_S[5]),
	.Y(N_675),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(CI2COl0I_Z[2]),
	.D(CI2CO1[5]),
	.A(PRDATA_3_1_0_y0[5]),
	.FCI(PRDATA_3_1_0_co0[5])
);
defparam \PRDATA_3_1_0_wmux_0[5] .INIT=20'h0F588;
// @10:8405
  ARI1 \PRDATA_3_1_0_wmux[5]  (
	.FCO(PRDATA_3_1_0_co0[5]),
	.S(PRDATA_3_1_0_wmux_S[5]),
	.Y(PRDATA_3_1_0_y0[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(CI2CII0I_Z[5]),
	.D(CI2ClI0I_Z[5]),
	.A(CoreAPB3_0_APBmslave0_PADDR[3]),
	.FCI(VCC)
);
defparam \PRDATA_3_1_0_wmux[5] .INIT=20'h0FA44;
// @10:8405
  ARI1 \PRDATA_3_1_0_wmux_0[6]  (
	.FCO(PRDATA_3_1_0_co1[6]),
	.S(PRDATA_3_1_0_wmux_0_S[6]),
	.Y(N_676),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(CI2COl0I_Z[3]),
	.D(CI2CO1[6]),
	.A(PRDATA_3_1_0_y0[6]),
	.FCI(PRDATA_3_1_0_co0[6])
);
defparam \PRDATA_3_1_0_wmux_0[6] .INIT=20'h0F588;
// @10:8405
  ARI1 \PRDATA_3_1_0_wmux[6]  (
	.FCO(PRDATA_3_1_0_co0[6]),
	.S(PRDATA_3_1_0_wmux_S[6]),
	.Y(PRDATA_3_1_0_y0[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(CI2CII0I_Z[6]),
	.D(CI2ClI0I_Z[6]),
	.A(CoreAPB3_0_APBmslave0_PADDR[3]),
	.FCI(VCC)
);
defparam \PRDATA_3_1_0_wmux[6] .INIT=20'h0FA44;
// @10:8405
  ARI1 \PRDATA_3_1_0_wmux_0[4]  (
	.FCO(PRDATA_3_1_0_co1[4]),
	.S(PRDATA_3_1_0_wmux_0_S[4]),
	.Y(N_674),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(CI2COl0I_Z[1]),
	.D(CI2CO1[4]),
	.A(PRDATA_3_1_0_y0[4]),
	.FCI(PRDATA_3_1_0_co0[4])
);
defparam \PRDATA_3_1_0_wmux_0[4] .INIT=20'h0F588;
// @10:8405
  ARI1 \PRDATA_3_1_0_wmux[4]  (
	.FCO(PRDATA_3_1_0_co0[4]),
	.S(PRDATA_3_1_0_wmux_S[4]),
	.Y(PRDATA_3_1_0_y0[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(CI2CII0I_Z[4]),
	.D(CI2ClI0I_Z[4]),
	.A(CoreAPB3_0_APBmslave0_PADDR[3]),
	.FCI(VCC)
);
defparam \PRDATA_3_1_0_wmux[4] .INIT=20'h0FA44;
// @10:4596
  CFG4 un2_CI2CllIl_4 (
	.A(CI2CII0I_Z[7]),
	.B(un1_CI2CII0I),
	.C(un1_CI2COOIl_0_sqmuxa_Z),
	.D(CI2CllIl_Z),
	.Y(un2_CI2CllIl_4_Z)
);
defparam un2_CI2CllIl_4.INIT=16'hFF0D;
// @10:7055
  CFG4 \CI2CO00l.CI2ClO0I_9_m5s4  (
	.A(un1_CI2CO0Il_4),
	.B(un1_CI2COO0I_2),
	.C(CI2Cl0lI_Z[6]),
	.D(CI2COO0I_Z[3]),
	.Y(N_433)
);
defparam \CI2CO00l.CI2ClO0I_9_m5s4 .INIT=16'hFBBB;
// @19:83
  CFG3 \CI2ClO0I_RNIAH6E[0]  (
	.A(CI2ClO0I_Z[0]),
	.B(CI2ClO0I_Z[1]),
	.C(CI2ClO0I_Z[2]),
	.Y(N_37_0)
);
defparam \CI2ClO0I_RNIAH6E[0] .INIT=8'h70;
// @10:4807
  CFG4 CI2COOIl_0_sqmuxa_3 (
	.A(CI2CII0I[0]),
	.B(CI2CII0I[1]),
	.C(CI2COOIl51),
	.D(CI2CII0I_Z[7]),
	.Y(CI2COOIl_0_sqmuxa_3_Z)
);
defparam CI2COOIl_0_sqmuxa_3.INIT=16'h7000;
// @10:2076
  CFG4 un1_CI2ClI0I50 (
	.A(CI2COO0I_Z[3]),
	.B(CI2CII0I[3]),
	.C(un1_CI2COl0I39),
	.D(un1_CI2COl0I46_1),
	.Y(un1_CI2ClI0I50_Z)
);
defparam un1_CI2ClI0I50.INIT=16'h0105;
// @10:4425
  CFG4 \CI2COIll.CI2CO0Il29  (
	.A(CI2CO0Il_Z[3]),
	.B(CI2CO0Il_Z[2]),
	.C(CI2CO0Il_Z[0]),
	.D(CI2CO0Il_Z[1]),
	.Y(CI2CO0Il29)
);
defparam \CI2COIll.CI2CO0Il29 .INIT=16'h0002;
// @10:5560
  CFG4 \CI2CI1lI_ns_i_a2_1[6]  (
	.A(CI2CI1lI_ns_i_a2_1_2_Z[6]),
	.B(CI2CI1lI_Z[2]),
	.C(CI2COlIl_Z),
	.D(N_487_2),
	.Y(N_482)
);
defparam \CI2CI1lI_ns_i_a2_1[6] .INIT=16'h8000;
// @19:83
  CFG4 CI2ClIIl_RNI6SAGR (
	.A(CI2CIIIl_Z),
	.B(CI2ClIIl_Z),
	.C(N_62),
	.D(CI2Cl0lI_Z[4]),
	.Y(un1_CI2COO0I_fc)
);
defparam CI2ClIIl_RNI6SAGR.INIT=16'hF4F0;
// @10:4494
  CFG4 CI2CllIl_0 (
	.A(CI2CI1lI_Z[4]),
	.B(CI2CI1lI_Z[1]),
	.C(CI2CI1lI_Z[5]),
	.D(CI2COO0I_Z[5]),
	.Y(CI2CllIl_0_Z)
);
defparam CI2CllIl_0.INIT=16'hFFFE;
// @10:3584
  CFG4 \CI2CO1ll.CI2CI1Ol_3  (
	.A(CI2CO0Ol_Z[0]),
	.B(CI2CO0Ol_Z[1]),
	.C(CI2CO0Ol_Z[2]),
	.D(CI2CI0Ol_Z),
	.Y(CI2CI1Ol_3)
);
defparam \CI2CO1ll.CI2CI1Ol_3 .INIT=16'h0100;
// @10:4494
  CFG4 CI2CllIl_3 (
	.A(CI2CI0Ol_Z),
	.B(un19_CI2CllIl_Z),
	.C(CI2CO1Il_Z),
	.D(CI2Cl0lI_Z[5]),
	.Y(CI2CllIl_3_Z)
);
defparam CI2CllIl_3.INIT=16'hCCDC;
// @10:2523
  CFG4 \CI2COl0I_RNO[2]  (
	.A(N_86),
	.B(N_81_i_1),
	.C(CI2CII0I[3]),
	.D(N_30_0),
	.Y(N_81_i)
);
defparam \CI2COl0I_RNO[2] .INIT=16'hCF9F;
// @10:2523
  CFG4 \CI2COl0I_RNO_0[2]  (
	.A(CI2COl0I63_2),
	.B(CI2ClO0I_Z[2]),
	.C(N_86),
	.D(N_16_0),
	.Y(N_81_i_1)
);
defparam \CI2COl0I_RNO_0[2] .INIT=16'h7343;
// @10:8331
  CFG4 \CI2Cl0lI_RNO[2]  (
	.A(N_504_i_1),
	.B(CI2Cl0lI7),
	.C(CI2CI1Ol_Z),
	.D(N_522),
	.Y(N_504_i)
);
defparam \CI2Cl0lI_RNO[2] .INIT=16'h3011;
// @10:8331
  CFG4 \CI2Cl0lI_RNO_0[2]  (
	.A(CI2CII0I_Z[4]),
	.B(CI2Cl0lI_Z[2]),
	.C(N_123),
	.D(N_546),
	.Y(N_504_i_1)
);
defparam \CI2Cl0lI_RNO_0[2] .INIT=16'h3F3B;
// @19:83
  CFG4 \CI2COIll.CI2CO0Il29_RNIT0PQD  (
	.A(CI2CO0Il29),
	.B(CI2ClO0I_Z[3]),
	.C(i2_mux_2),
	.D(m60_1),
	.Y(CI2COI0I_3_sn_N_15)
);
defparam \CI2COIll.CI2CO0Il29_RNIT0PQD .INIT=16'hA822;
// @19:83
  CFG4 \CI2COI0I_cnst_0_a3_2_0_RNILU4U7[2]  (
	.A(CI2ClO0I_Z[2]),
	.B(CI2ClO0I_Z[4]),
	.C(N_16_0),
	.D(CI2ClO0I_Z[3]),
	.Y(m60_1)
);
defparam \CI2COI0I_cnst_0_a3_2_0_RNILU4U7[2] .INIT=16'h320F;
// @10:5560
  CFG4 \CI2CI1lI_RNO[6]  (
	.A(CI2CllOl_Z),
	.B(CI2CI1lI_Z[6]),
	.C(N_454_i_1),
	.D(N_475),
	.Y(N_454_i)
);
defparam \CI2CI1lI_RNO[6] .INIT=16'h008F;
// @10:5560
  CFG4 \CI2CI1lI_RNO_0[6]  (
	.A(CI2CII0I_Z[4]),
	.B(CI2CI1lI_Z[5]),
	.C(N_482),
	.D(CI2CII0I[3]),
	.Y(N_454_i_1)
);
defparam \CI2CI1lI_RNO_0[6] .INIT=16'h0F07;
// @10:2561
  CFG4 \CI2COlll.CI2COl0I_3[1]  (
	.A(N_96),
	.B(CI2CII0I[3]),
	.C(CI2COl0I_3_1[1]),
	.D(N_86),
	.Y(CI2COl0I_3[1])
);
defparam \CI2COlll.CI2COl0I_3[1] .INIT=16'hF3BB;
// @10:2561
  CFG4 \CI2COlll.CI2COl0I_3_1[1]  (
	.A(CI2ClO0I_Z[0]),
	.B(CI2ClO0I_Z[1]),
	.C(CI2ClO0I_Z[2]),
	.D(N_730_1),
	.Y(CI2COl0I_3_1[1])
);
defparam \CI2COlll.CI2COl0I_3_1[1] .INIT=16'h12DE;
// @10:4616
  CFG4 un1_CI2COOIl_0_sqmuxa_0 (
	.A(CI2CII0I[1]),
	.B(CI2COOIl_Z[2]),
	.C(CI2CII0I_Z[7]),
	.D(un1_CI2COOIl_0_sqmuxa_0_1_Z),
	.Y(un1_CI2COOIl_0_sqmuxa_0_Z)
);
defparam un1_CI2COOIl_0_sqmuxa_0.INIT=16'h0501;
// @10:4616
  CFG3 un1_CI2COOIl_0_sqmuxa_0_1 (
	.A(CI2COOIl_Z[1]),
	.B(CI2CII0I[0]),
	.C(CI2COOIl_Z[0]),
	.Y(un1_CI2COOIl_0_sqmuxa_0_1_Z)
);
defparam un1_CI2COOIl_0_sqmuxa_0_1.INIT=8'h17;
// @10:4616
  CFG3 un1_CI2COOIl_0_sqmuxa_1 (
	.A(CI2CII0I[0]),
	.B(CI2COOIl31),
	.C(CI2COOIl_0_sqmuxa_3_Z),
	.Y(un1_CI2COOIl_0_sqmuxa_1_Z)
);
defparam un1_CI2COOIl_0_sqmuxa_1.INIT=8'hF4;
// @10:7055
  CFG3 \CI2CO00l.CI2ClO0I_9_m6_2[1]  (
	.A(CI2ClO0I_9_m4[1]),
	.B(N_433_2),
	.C(CI2ClO0I_0_sqmuxa_Z),
	.Y(CI2ClO0I_9_m6_2[1])
);
defparam \CI2CO00l.CI2ClO0I_9_m6_2[1] .INIT=8'h98;
// @10:7055
  CFG4 \CI2CO00l.CI2ClO0I_9[1]  (
	.A(un1_CI2ClO0I44_Z),
	.B(CI2ClO0I_9_ss0),
	.C(N_433),
	.D(CI2ClO0I_9_m6_2[1]),
	.Y(CI2ClO0I_9[1])
);
defparam \CI2CO00l.CI2ClO0I_9[1] .INIT=16'h5501;
// @10:2566
  CFG2 \CI2COlll.CI2COl0I_2_4_0_.m5_1_1  (
	.A(CI2ClO0I_Z[1]),
	.B(CI2ClO0I_Z[0]),
	.Y(N_30_0)
);
defparam \CI2COlll.CI2COl0I_2_4_0_.m5_1_1 .INIT=4'h8;
// @10:2054
  CFG2 \CI2ClIll.CI2ClI0I5_0_o2_1  (
	.A(CoreAPB3_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[0]),
	.Y(CI2ClI0I5_0_o2_1)
);
defparam \CI2ClIll.CI2ClI0I5_0_o2_1 .INIT=4'hE;
// @10:1294
  CFG2 \CI2COIll.CI2CI1Il_6_u_0_o2_0  (
	.A(CI2CI1Il16),
	.B(CI2COIOl_Z),
	.Y(CI2CI1Il_6_u_0_o2_0)
);
defparam \CI2COIll.CI2CI1Il_6_u_0_o2_0 .INIT=4'hD;
// @10:8368
  CFG2 \CI2CIO1l.un1_CI2Cl1Ol_0  (
	.A(CI2CO0Il29),
	.B(CI2Cl1Ol_Z),
	.Y(un1_CI2Cl1Ol_0)
);
defparam \CI2CIO1l.un1_CI2Cl1Ol_0 .INIT=4'h8;
// @10:8331
  CFG2 \CI2Cl0lI_ns_i_0_o2_0[4]  (
	.A(CI2CII0I_Z[4]),
	.B(CI2Cl0lI_Z[2]),
	.Y(CI2Cl0lI_ns_i_0_o2_0_Z[4])
);
defparam \CI2Cl0lI_ns_i_0_o2_0[4] .INIT=4'h7;
// @10:5771
  CFG2 \CI2COI0I_3_2_0[3]  (
	.A(CI2CllOl_Z),
	.B(CI2CII0I[2]),
	.Y(CI2COI0I_3_2_0_Z[3])
);
defparam \CI2COI0I_3_2_0[3] .INIT=4'h1;
// @10:5642
  CFG2 \CI2CIl0l.un1_CI2CII0I_0  (
	.A(CI2CII0I[3]),
	.B(CI2CI0Ol_Z),
	.Y(un1_CI2CII0I_0)
);
defparam \CI2CIl0l.un1_CI2CII0I_0 .INIT=4'h2;
// @10:4521
  CFG2 \CI2CO10l.un1_CI2COO0I_1_0  (
	.A(CI2COO0I_Z[3]),
	.B(CI2COO0I_Z[5]),
	.Y(N_62)
);
defparam \CI2CO10l.un1_CI2COO0I_1_0 .INIT=4'hE;
// @10:5560
  CFG2 \CI2CI1lI_ns_i_a2_1_1[6]  (
	.A(CI2CO0Il_Z[0]),
	.B(CI2CO0Il_Z[3]),
	.Y(N_487_2)
);
defparam \CI2CI1lI_ns_i_a2_1_1[6] .INIT=4'h8;
// @10:5771
  CFG2 \CI2COI0I_cnst_0_a3_2_0[2]  (
	.A(CI2ClO0I_Z[1]),
	.B(CI2ClO0I_Z[0]),
	.Y(N_16_0)
);
defparam \CI2COI0I_cnst_0_a3_2_0[2] .INIT=4'h4;
// @10:4620
  CFG2 \CI2COI0l.un1_CI2CII0I_1_0  (
	.A(CI2CII0I[0]),
	.B(CI2CII0I[1]),
	.Y(un1_CI2CII0I)
);
defparam \CI2COI0l.un1_CI2CII0I_1_0 .INIT=4'h7;
// @10:8331
  CFG2 \CI2Cl0lI_ns_i_0_tz[6]  (
	.A(CI2CI1Ol_Z),
	.B(CI2Cl0lI_Z[6]),
	.Y(CI2Cl0lI_ns_i_0_tz_Z[6])
);
defparam \CI2Cl0lI_ns_i_0_tz[6] .INIT=4'hB;
// @10:3505
  CFG2 \CI2Cl0ll.CI2CO0Ol_3[2]  (
	.A(CI2CII0I_Z[6]),
	.B(CI2CO0Ol_Z[1]),
	.Y(CI2CO0Ol_3[2])
);
defparam \CI2Cl0ll.CI2CO0Ol_3[2] .INIT=4'hD;
// @10:3505
  CFG2 \CI2Cl0ll.CI2CO0Ol_3[1]  (
	.A(CI2CII0I_Z[6]),
	.B(CI2CO0Ol_Z[0]),
	.Y(CI2CO0Ol_3[1])
);
defparam \CI2Cl0ll.CI2CO0Ol_3[1] .INIT=4'hD;
// @10:3505
  CFG2 \CI2Cl0ll.CI2CO0Ol_3[0]  (
	.A(CI2CII0I_Z[6]),
	.B(BIBUF_COREI2C_0_0_SCL_IO_Y),
	.Y(CI2CO0Ol_3[0])
);
defparam \CI2Cl0ll.CI2CO0Ol_3[0] .INIT=4'hD;
// @19:83
  CFG2 \CI2ClO0I_RNIRVE9[0]  (
	.A(CI2ClO0I_Z[1]),
	.B(CI2ClO0I_Z[0]),
	.Y(CI2COl0I63_2)
);
defparam \CI2ClO0I_RNIRVE9[0] .INIT=4'h1;
// @19:83
  CFG2 \CI2ClO0I_RNIV3F9[2]  (
	.A(CI2ClO0I_Z[3]),
	.B(CI2ClO0I_Z[2]),
	.Y(N_83)
);
defparam \CI2ClO0I_RNIV3F9[2] .INIT=4'h1;
// @19:83
  CFG2 \CI2ClO0I_RNIS0F9[0]  (
	.A(CI2ClO0I_Z[2]),
	.B(CI2ClO0I_Z[0]),
	.Y(N_730_1)
);
defparam \CI2ClO0I_RNIS0F9[0] .INIT=4'h1;
// @19:83
  CFG2 \CI2ClO0I_RNI16F9[4]  (
	.A(CI2ClO0I_Z[3]),
	.B(CI2ClO0I_Z[4]),
	.Y(N_86)
);
defparam \CI2ClO0I_RNI16F9[4] .INIT=4'h8;
// @10:4479
  CFG2 \un1_CI2CO0Il_1_1.CO0  (
	.A(CI2CI1Ol_Z),
	.B(CI2CO0Il_Z[0]),
	.Y(CO0)
);
defparam \un1_CI2CO0Il_1_1.CO0 .INIT=4'h8;
// @10:4220
  CFG2 \CI2CIO0l.CI2Cl0Il_4_i_o2[0]  (
	.A(CI2Cl0Il_Z[2]),
	.B(CI2Cl0Il_Z[3]),
	.Y(N_127)
);
defparam \CI2CIO0l.CI2Cl0Il_4_i_o2[0] .INIT=4'hD;
// @10:4220
  CFG2 \CI2CIO0l.CI2Cl0Il_4_i_o2[2]  (
	.A(CI2Cl0Il_Z[0]),
	.B(CI2Cl0Il_Z[1]),
	.Y(N_64)
);
defparam \CI2CIO0l.CI2Cl0Il_4_i_o2[2] .INIT=4'h7;
// @10:5282
  CFG2 CI2COlIl (
	.A(CI2CIIIl_Z),
	.B(CI2ClIIl_Z),
	.Y(CI2COlIl_Z)
);
defparam CI2COlIl.INIT=4'h2;
// @10:1328
  CFG2 \CI2COIll.un1_CI2Cl0lI_1_0_0_1  (
	.A(CI2Cl0lI_Z[6]),
	.B(CI2Cl0lI_Z[1]),
	.Y(N_522)
);
defparam \CI2COIll.un1_CI2Cl0lI_1_0_0_1 .INIT=4'hE;
// @10:8331
  CFG2 \CI2Cl0lI_ns_0_o3_1[3]  (
	.A(CI2ClO0I_Z[2]),
	.B(CI2ClO0I_Z[1]),
	.Y(N_513_1)
);
defparam \CI2Cl0lI_ns_0_o3_1[3] .INIT=4'hE;
// @10:5560
  CFG2 \CI2CI1lI_ns_0_o2_1[0]  (
	.A(CI2CI0Ol_Z),
	.B(CI2CI1lI_Z[0]),
	.Y(N_463)
);
defparam \CI2CI1lI_ns_0_o2_1[0] .INIT=4'h7;
// @10:2566
  CFG2 \CI2COlll.CI2COl0I_2_4_0_.m6  (
	.A(CI2ClO0I_Z[1]),
	.B(CI2ClO0I_Z[0]),
	.Y(N_96)
);
defparam \CI2COlll.CI2COl0I_2_4_0_.m6 .INIT=4'h6;
// @10:5850
  CFG2 \CI2Cll0l.CI2COI0I25  (
	.A(CI2CllOl_Z),
	.B(COREI2C_0_0_SDAO[0]),
	.Y(CI2COI0I25)
);
defparam \CI2Cll0l.CI2COI0I25 .INIT=4'h4;
// @10:2078
  CFG2 \CI2ClIll.un1_CI2COl0I39_0  (
	.A(un1_CI2COl0I39),
	.B(CI2COO0I_Z[3]),
	.Y(un1_CI2COl0I39_0)
);
defparam \CI2ClIll.un1_CI2COl0I39_0 .INIT=4'hE;
// @10:5771
  CFG2 \CI2COI0I_cnst_0_a3_1_1[0]  (
	.A(CI2COI0I125),
	.B(CI2ClO0I_Z[2]),
	.Y(N_576_1)
);
defparam \CI2COI0I_cnst_0_a3_1_1[0] .INIT=4'h4;
// @10:8331
  CFG2 \CI2Cl0lI_ns_0_0_o2_2[3]  (
	.A(CI2CO0Il_Z[1]),
	.B(CI2CO0Il_Z[2]),
	.Y(N_117)
);
defparam \CI2Cl0lI_ns_0_0_o2_2[3] .INIT=4'hE;
// @10:1795
  CFG2 \CI2CIIll.un1_CI2CO0Il_1_i_o2  (
	.A(CI2CO0Il_Z[2]),
	.B(CI2CO0Il_Z[3]),
	.Y(N_134)
);
defparam \CI2CIIll.un1_CI2CO0Il_1_i_o2 .INIT=4'hD;
// @10:5560
  CFG2 \CI2CI1lI_ns_i_o2[5]  (
	.A(CI2COlIl_Z),
	.B(CI2CI1lI_Z[2]),
	.Y(N_461)
);
defparam \CI2CI1lI_ns_i_o2[5] .INIT=4'h7;
// @10:8284
  CFG2 \CI2COO1l.CI2CO1lI59  (
	.A(CI2Cl1Ol_Z),
	.B(CI2CIOll_Z),
	.Y(CI2CO1lI59)
);
defparam \CI2COO1l.CI2CO1lI59 .INIT=4'h8;
// @10:2054
  CFG2 CI2ClI0I_0_sqmuxa_0_a2 (
	.A(CI2ClI0I5),
	.B(CI2Cl1Ol_Z),
	.Y(CI2ClI0I_0_sqmuxa)
);
defparam CI2ClI0I_0_sqmuxa_0_a2.INIT=4'h4;
// @10:3714
  CFG2 \CI2CI1ll.CI2CIlOl_3[2]  (
	.A(CI2CII0I_Z[6]),
	.B(CI2CIlOl_Z[1]),
	.Y(CI2CIlOl_3[2])
);
defparam \CI2CI1ll.CI2CIlOl_3[2] .INIT=4'h8;
// @10:3714
  CFG2 \CI2CI1ll.CI2CIlOl_3[1]  (
	.A(CI2CII0I_Z[6]),
	.B(CI2CIlOl_Z[0]),
	.Y(CI2CIlOl_3[1])
);
defparam \CI2CI1ll.CI2CIlOl_3[1] .INIT=4'h8;
// @10:3714
  CFG2 \CI2CI1ll.CI2CIlOl_3[0]  (
	.A(CI2CII0I_Z[6]),
	.B(BIBUF_COREI2C_0_0_SDA_IO_Y),
	.Y(CI2CIlOl_3[0])
);
defparam \CI2CI1ll.CI2CIlOl_3[0] .INIT=4'h8;
// @10:2045
  CFG3 \CI2ClIll.CI2ClI0I_19[1]  (
	.A(CI2ClI0I5),
	.B(CI2ClI0I[0]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.Y(CI2ClI0I_19[1])
);
defparam \CI2ClIll.CI2ClI0I_19[1] .INIT=8'hE4;
// @10:2045
  CFG3 \CI2ClIll.CI2ClI0I_19[4]  (
	.A(CI2ClI0I5),
	.B(CI2ClI0I_Z[3]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.Y(CI2ClI0I_19[4])
);
defparam \CI2ClIll.CI2ClI0I_19[4] .INIT=8'hE4;
// @10:2045
  CFG3 \CI2ClIll.CI2ClI0I_19[6]  (
	.A(CI2ClI0I5),
	.B(CI2ClI0I_Z[5]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.Y(CI2ClI0I_19[6])
);
defparam \CI2ClIll.CI2ClI0I_19[6] .INIT=8'hE4;
// @10:2045
  CFG3 \CI2ClIll.CI2ClI0I_19_i_m2[3]  (
	.A(CI2ClI0I5),
	.B(CI2ClI0I[2]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.Y(N_128)
);
defparam \CI2ClIll.CI2ClI0I_19_i_m2[3] .INIT=8'hE4;
// @10:2045
  CFG3 \CI2ClIll.CI2ClI0I_19[7]  (
	.A(CI2ClI0I5),
	.B(CI2ClI0I_Z[6]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.Y(CI2ClI0I_19[7])
);
defparam \CI2ClIll.CI2ClI0I_19[7] .INIT=8'hE4;
// @10:2045
  CFG3 \CI2ClIll.CI2ClI0I_19[5]  (
	.A(CI2ClI0I5),
	.B(CI2ClI0I_Z[4]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.Y(CI2ClI0I_19[5])
);
defparam \CI2ClIll.CI2ClI0I_19[5] .INIT=8'hE4;
// @10:2045
  CFG3 \CI2ClIll.CI2ClI0I_19[2]  (
	.A(CI2ClI0I5),
	.B(CI2ClI0I[1]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.Y(CI2ClI0I_19[2])
);
defparam \CI2ClIll.CI2ClI0I_19[2] .INIT=8'hE4;
// @10:2045
  CFG3 \CI2ClIll.CI2ClI0I_19[0]  (
	.A(CI2ClI0I5),
	.B(CI2ClIOl_Z),
	.C(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.Y(CI2ClI0I_19[0])
);
defparam \CI2ClIll.CI2ClI0I_19[0] .INIT=8'hE4;
// @10:2076
  CFG3 \CI2ClIll.CI2COIOl_10_iv_2_RNO  (
	.A(CI2CII0I[3]),
	.B(un1_CI2COl0I39),
	.C(CI2ClI0I_Z[7]),
	.Y(CI2ClI0I_i_m_1[7])
);
defparam \CI2ClIll.CI2COIOl_10_iv_2_RNO .INIT=8'h04;
// @10:2076
  CFG3 \CI2ClIll.CI2COIOl_10_iv_1_RNO_0  (
	.A(un1_CI2COl0I39),
	.B(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.C(CI2CII0I[3]),
	.Y(PWDATA_i_m_0_1[7])
);
defparam \CI2ClIll.CI2COIOl_10_iv_1_RNO_0 .INIT=8'h02;
// @10:2054
  CFG4 \CI2ClIll.CI2ClI0I5_0_o2_2  (
	.A(CoreAPB3_0_APBmslave0_PADDR[1]),
	.B(CoreAPB3_0_APBmslave0_PADDR[4]),
	.C(CoreAPB3_0_APBmslave0_PENABLE),
	.D(CoreAPB3_0_APBmslave0_PWRITE),
	.Y(CI2ClI0I5_0_o2_2)
);
defparam \CI2ClIll.CI2ClI0I5_0_o2_2 .INIT=16'hEFFF;
// @10:5621
  CFG4 \CI2CIl0l.un1_CI2CI1lI_2  (
	.A(CI2CI1lI_Z[2]),
	.B(CI2CI1lI_Z[5]),
	.C(CI2CI1lI_Z[6]),
	.D(CI2CI1lI_Z[1]),
	.Y(un1_CI2CI1lI_2)
);
defparam \CI2CIl0l.un1_CI2CI1lI_2 .INIT=16'hFFFE;
// @10:3993
  CFG3 \CI2COO0l.un1_CI2CII0I_1_1  (
	.A(CI2CO1Ol_Z),
	.B(CI2CII0I[2]),
	.C(CI2CI1Ol_Z),
	.Y(un1_CI2CII0I_1_1)
);
defparam \CI2COO0l.un1_CI2CII0I_1_1 .INIT=8'h80;
// @10:1666
  CFG2 \CI2CIIll.CI2CII0I_9_i_a2_0_0_0[3]  (
	.A(N_62),
	.B(CI2CII0I_Z[6]),
	.Y(CI2CII0I_9_i_a2_0_0[3])
);
defparam \CI2CIIll.CI2CII0I_9_i_a2_0_0_0[3] .INIT=4'h8;
// @10:7479
  CFG3 \CI2CO00l.un1_CI2Cl1Ol_1  (
	.A(CI2Cl0Ol_Z),
	.B(CI2CO1Ol_Z),
	.C(CI2Cl1Ol_Z),
	.Y(un1_CI2Cl1Ol_1)
);
defparam \CI2CO00l.un1_CI2Cl1Ol_1 .INIT=8'h80;
// @10:1666
  CFG3 \CI2CIIll.CI2CII0I_9_i_a2_1_1[3]  (
	.A(CI2CII0I_Z[6]),
	.B(N_62),
	.C(CI2Cl0Ol_Z),
	.Y(CI2CII0I_9_i_a2_1_1[3])
);
defparam \CI2CIIll.CI2CII0I_9_i_a2_1_1[3] .INIT=8'h80;
// @10:8331
  CFG3 \CI2Cl0lI_ns_0_0_a2_0_5_1[3]  (
	.A(CI2ClIIl_Z),
	.B(CI2CIIIl_Z),
	.C(CI2Cl0lI_Z[2]),
	.Y(CI2Cl0lI_ns_0_0_a2_0_5_1_Z[3])
);
defparam \CI2Cl0lI_ns_0_0_a2_0_5_1[3] .INIT=8'h20;
// @10:5560
  CFG4 \CI2CI1lI_ns_i_a2_1_2[6]  (
	.A(CI2CII0I_Z[4]),
	.B(CI2CII0I[3]),
	.C(CI2CO0Il_Z[2]),
	.D(CI2CO0Il_Z[1]),
	.Y(CI2CI1lI_ns_i_a2_1_2_Z[6])
);
defparam \CI2CI1lI_ns_i_a2_1_2[6] .INIT=16'h0002;
// @10:5560
  CFG4 \CI2CI1lI_ns_0_a3_1_2[0]  (
	.A(CI2Cl0lI_Z[1]),
	.B(CI2Cl0lI_Z[4]),
	.C(CI2Cl0lI_Z[3]),
	.D(CI2Cl0lI_Z[2]),
	.Y(CI2CI1lI_ns_0_a3_1_2_Z[0])
);
defparam \CI2CI1lI_ns_0_a3_1_2[0] .INIT=16'h0001;
// @10:4027
  CFG4 \CI2COO0l.un1_seradr0_NE_2  (
	.A(CI2CO1[6]),
	.B(CI2CO1[5]),
	.C(CI2ClI0I_Z[5]),
	.D(CI2ClI0I_Z[4]),
	.Y(un1_seradr0_NE_2)
);
defparam \CI2COO0l.un1_seradr0_NE_2 .INIT=16'h7BDE;
// @10:4027
  CFG4 \CI2COO0l.un1_seradr0_NE_1  (
	.A(CI2CO1[4]),
	.B(CI2CO1[3]),
	.C(CI2ClI0I_Z[3]),
	.D(CI2ClI0I[2]),
	.Y(un1_seradr0_NE_1)
);
defparam \CI2COO0l.un1_seradr0_NE_1 .INIT=16'h7BDE;
// @10:4027
  CFG4 \CI2COO0l.un1_seradr0_NE_0  (
	.A(CI2CO1[2]),
	.B(CI2CO1[1]),
	.C(CI2ClI0I[1]),
	.D(CI2ClI0I[0]),
	.Y(un1_seradr0_NE_0)
);
defparam \CI2COO0l.un1_seradr0_NE_0 .INIT=16'h7BDE;
// @10:7507
  CFG4 \CI2Cll0l.CI2ClO0I28_4  (
	.A(CI2ClI0I_Z[5]),
	.B(CI2ClI0I_Z[3]),
	.C(CI2ClI0I[2]),
	.D(CI2ClI0I[0]),
	.Y(CI2ClO0I28_4)
);
defparam \CI2Cll0l.CI2ClO0I28_4 .INIT=16'h0001;
// @10:4527
  CFG3 un19_CI2CllIl (
	.A(COREI2C_0_0_SCLO[0]),
	.B(CI2Cl0lI_Z[4]),
	.C(CI2CI0Ol_Z),
	.Y(un19_CI2CllIl_Z)
);
defparam un19_CI2CllIl.INIT=8'h08;
// @10:7252
  CFG3 \CI2CIIll.CI2ClO0I44  (
	.A(CI2Cl0lI_Z[4]),
	.B(CI2ClIIl_Z),
	.C(CI2CIIIl_Z),
	.Y(CI2ClO0I44)
);
defparam \CI2CIIll.CI2ClO0I44 .INIT=8'h08;
// @10:5155
  CFG4 \CI2CII0l.CI2COIIl26  (
	.A(CI2ClOIl_Z[3]),
	.B(CI2ClOIl_Z[2]),
	.C(CI2ClOIl_Z[1]),
	.D(CI2ClOIl_Z[0]),
	.Y(CI2COIIl26)
);
defparam \CI2CII0l.CI2COIIl26 .INIT=16'h8000;
// @10:1298
  CFG4 \CI2COIll.CI2CI1Il22  (
	.A(CI2Cl0lI_Z[3]),
	.B(CI2Cl0lI_Z[0]),
	.C(CI2Cl0Ol_Z),
	.D(CI2CII0I_Z[6]),
	.Y(CI2CI1Il22)
);
defparam \CI2COIll.CI2CI1Il22 .INIT=16'hAEFF;
// @10:4494
  CFG3 un1_CI2CllIl_i_a2 (
	.A(CI2CI1lI_Z[1]),
	.B(CI2CI1lI_Z[5]),
	.C(CI2CI1lI_Z[4]),
	.Y(N_310)
);
defparam un1_CI2CllIl_i_a2.INIT=8'h01;
// @10:8331
  CFG3 \CI2Cl0lI_ns_0_0_o2[3]  (
	.A(CI2CII0I_Z[4]),
	.B(CI2CII0I[3]),
	.C(CI2CII0I_Z[5]),
	.Y(N_114)
);
defparam \CI2Cl0lI_ns_0_0_o2[3] .INIT=8'hEF;
// @10:4807
  CFG3 \CI2COI0l.CI2COOIl51_1.CO3  (
	.A(CI2COOIl_Z[3]),
	.B(CI2COOIl_Z[2]),
	.C(CI2COOIl_Z[1]),
	.Y(CI2COOIl51)
);
defparam \CI2COI0l.CI2COOIl51_1.CO3 .INIT=8'h7F;
// @10:5560
  CFG4 \CI2CI1lI_ns_i_o2_0[4]  (
	.A(CI2Cl0Il_Z[3]),
	.B(CI2Cl0Il_Z[1]),
	.C(CI2Cl0Il_Z[2]),
	.D(CI2Cl0Il_Z[0]),
	.Y(N_466)
);
defparam \CI2CI1lI_ns_i_o2_0[4] .INIT=16'hEFFF;
// @10:2750
  CFG3 \CI2COlll.CI2COl0I57_3  (
	.A(CI2ClO0I_Z[1]),
	.B(CI2ClO0I_Z[4]),
	.C(N_730_1),
	.Y(CI2COl0I57_3)
);
defparam \CI2COlll.CI2COl0I57_3 .INIT=8'h80;
// @19:83
  CFG3 \CI2ClO0I_RNIR4UI[4]  (
	.A(CI2ClO0I_Z[4]),
	.B(CI2ClO0I_Z[2]),
	.C(CI2COl0I63_2),
	.Y(N_730)
);
defparam \CI2ClO0I_RNIR4UI[4] .INIT=8'h20;
// @10:3587
  CFG3 \CI2CO1ll.un1_CI2CO0Ol  (
	.A(CI2CO0Ol_Z[2]),
	.B(CI2CO0Ol_Z[1]),
	.C(CI2CO0Ol_Z[0]),
	.Y(un1_CI2CO0Ol)
);
defparam \CI2CO1ll.un1_CI2CO0Ol .INIT=8'hFE;
// @10:2820
  CFG3 \CI2COlll.CI2COl0I64_0  (
	.A(CI2ClO0I_Z[0]),
	.B(CI2ClO0I_Z[1]),
	.C(CI2ClO0I_Z[2]),
	.Y(N_70)
);
defparam \CI2COlll.CI2COl0I64_0 .INIT=8'h04;
// @10:7981
  CFG3 \CI2Cl10l.CI2ClOll11  (
	.A(CI2Cl0lI_Z[5]),
	.B(CI2CI0Ol_Z),
	.C(CI2CO1Il_Z),
	.Y(CI2ClOll11)
);
defparam \CI2Cl10l.CI2ClOll11 .INIT=8'h40;
// @10:4538
  CFG3 un24_CI2CllIl (
	.A(CI2Cl0lI_Z[5]),
	.B(CI2CI0Ol_Z),
	.C(CI2CO1Il_Z),
	.Y(un24_CI2CllIl_Z)
);
defparam un24_CI2CllIl.INIT=8'h10;
// @10:4293
  CFG2 \CI2ClO0l.CI2CO0Il_6s2  (
	.A(N_62),
	.B(un1_CI2CII0I_0),
	.Y(CI2CO0Il_6_sm0)
);
defparam \CI2ClO0l.CI2CO0Il_6s2 .INIT=4'hE;
// @10:6190
  CFG3 \CI2Cll0l.CI2COI0I125  (
	.A(CI2CO0Il29),
	.B(CI2CO1Ol_Z),
	.C(CI2Cl0Ol_Z),
	.Y(CI2COI0I125)
);
defparam \CI2Cll0l.CI2COI0I125 .INIT=8'h80;
// @19:83
  CFG3 \CI2COO0l.un1_CI2COl0I45_3_RNO  (
	.A(CI2ClO0I_Z[3]),
	.B(N_30_0),
	.C(CI2ClO0I_Z[4]),
	.Y(un1_CI2COl0I45_3)
);
defparam \CI2COO0l.un1_CI2COl0I45_3_RNO .INIT=8'h40;
// @19:83
  CFG2 \CI2ClO0I_RNIAH6E[2]  (
	.A(N_30_0),
	.B(CI2ClO0I_Z[2]),
	.Y(N_42)
);
defparam \CI2ClO0I_RNIAH6E[2] .INIT=4'h8;
// @19:83
  CFG2 \CI2COI0I_cnst_0_a3_2_0_RNIKOLK7[2]  (
	.A(N_16_0),
	.B(CI2ClO0I_Z[2]),
	.Y(N_17_0)
);
defparam \CI2COI0I_cnst_0_a3_2_0_RNIKOLK7[2] .INIT=4'h2;
// @10:4479
  CFG2 \un1_CI2CO0Il_1_1.CO1  (
	.A(CO0),
	.B(CI2CO0Il_Z[1]),
	.Y(CO1)
);
defparam \un1_CI2CO0Il_1_1.CO1 .INIT=4'h8;
// @10:3995
  CFG3 \CI2COIll.un1_CI2CO0Il_1_0_a2  (
	.A(CI2CO0Il_Z[0]),
	.B(CI2CO0Il_Z[1]),
	.C(N_134),
	.Y(un1_CI2CO0Il_1)
);
defparam \CI2COIll.un1_CI2CO0Il_1_0_a2 .INIT=8'h08;
// @10:5771
  CFG4 \CI2COI0I_cnst_0_a3_0[2]  (
	.A(CI2ClO0I_Z[4]),
	.B(CI2ClO0I_Z[0]),
	.C(CI2CO0Il29),
	.D(CI2ClO0I_Z[3]),
	.Y(N_582)
);
defparam \CI2COI0I_cnst_0_a3_0[2] .INIT=16'h4050;
// @10:3857
  CFG3 \CI2CIIll.CI2Cl0Ol17_0_a2  (
	.A(CI2CII0I_Z[4]),
	.B(CI2Cl0lI_Z[5]),
	.C(CI2Cl0lI_Z[0]),
	.Y(CI2Cl0Ol17)
);
defparam \CI2CIIll.CI2Cl0Ol17_0_a2 .INIT=8'hA8;
// @10:1825
  CFG3 \CI2CIIll.un1_CI2Cl0Ol_i_o2  (
	.A(CI2Cl0Ol_Z),
	.B(CI2Cl0lI_Z[5]),
	.C(CI2Cl0lI_Z[0]),
	.Y(N_63)
);
defparam \CI2CIIll.un1_CI2Cl0Ol_i_o2 .INIT=8'hAB;
// @10:4521
  CFG3 \CI2CO10l.un1_CI2COO0I_1_1_0_a2  (
	.A(CI2COlIl_Z),
	.B(CI2Cl0lI_Z[4]),
	.C(CI2CI0Ol_Z),
	.Y(N_152)
);
defparam \CI2CO10l.un1_CI2COO0I_1_1_0_a2 .INIT=8'h80;
// @10:7055
  CFG2 \CI2CO00l.CI2ClO0I_9_m2s2  (
	.A(N_62),
	.B(CI2ClIOl_Z),
	.Y(CI2ClO0I_9_sm0)
);
defparam \CI2CO00l.CI2ClO0I_9_m2s2 .INIT=4'hE;
// @10:5771
  CFG3 \CI2COI0I_3_0[2]  (
	.A(CI2ClIOl_Z),
	.B(CI2CllOl_Z),
	.C(N_513_1),
	.Y(N_604)
);
defparam \CI2COI0I_3_0[2] .INIT=8'hF2;
// @10:5771
  CFG3 \CI2COI0I_3_0[3]  (
	.A(CI2ClIOl_Z),
	.B(CI2CllOl_Z),
	.C(N_513_1),
	.Y(N_605)
);
defparam \CI2COI0I_3_0[3] .INIT=8'h08;
// @10:5771
  CFG3 \CI2COI0I_3_0[1]  (
	.A(CI2ClIOl_Z),
	.B(CI2CllOl_Z),
	.C(N_513_1),
	.Y(N_603)
);
defparam \CI2COI0I_3_0[1] .INIT=8'h07;
// @10:8331
  CFG3 \CI2Cl0lI_ns_0_a2_i_o2[3]  (
	.A(CI2ClIIl_Z),
	.B(CI2CIIIl_Z),
	.C(CI2CI0Ol_Z),
	.Y(N_67)
);
defparam \CI2Cl0lI_ns_0_a2_i_o2[3] .INIT=8'h9F;
// @10:5771
  CFG3 \CI2COI0I_cnst_0_o3[3]  (
	.A(CI2ClIOl_Z),
	.B(CI2ClO0I_Z[3]),
	.C(CI2COI0I125),
	.Y(N_569)
);
defparam \CI2COI0I_cnst_0_o3[3] .INIT=8'hA3;
// @10:5560
  CFG3 \CI2CI1lI_ns_0_o2_2[0]  (
	.A(CI2Cl0lI_Z[3]),
	.B(CI2Cl0lI_Z[2]),
	.C(CI2Cl0lI_Z[1]),
	.Y(N_459)
);
defparam \CI2CI1lI_ns_0_o2_2[0] .INIT=8'hEA;
// @19:83
  CFG3 \CI2ClO0I_RNIAH6E_0[0]  (
	.A(CI2ClO0I_Z[0]),
	.B(CI2ClO0I_Z[1]),
	.C(CI2ClO0I_Z[2]),
	.Y(N_24_0)
);
defparam \CI2ClO0I_RNIAH6E_0[0] .INIT=8'h40;
// @10:8331
  CFG3 \CI2Cl0lI_ns_0_o3[3]  (
	.A(CI2ClO0I_Z[3]),
	.B(N_513_1),
	.C(CI2ClO0I_Z[4]),
	.Y(N_513)
);
defparam \CI2Cl0lI_ns_0_o3[3] .INIT=8'hFE;
// @10:5771
  CFG3 \CI2COI0I_cnst_i_a3[1]  (
	.A(CI2COI0I117),
	.B(CI2COI0I125),
	.C(CI2ClIOl_Z),
	.Y(N_578)
);
defparam \CI2COI0I_cnst_i_a3[1] .INIT=8'hC4;
// @10:5771
  CFG3 \CI2COI0I_cnst_0_a3_1[2]  (
	.A(CI2ClO0I_Z[3]),
	.B(CI2COI0I25),
	.C(CI2ClO0I_Z[4]),
	.Y(N_583)
);
defparam \CI2COI0I_cnst_0_a3_1[2] .INIT=8'h04;
// @10:2078
  CFG2 \CI2ClIll.CI2ClI0I49  (
	.A(un1_CI2COl0I46_1),
	.B(un1_CI2COl0I39_0),
	.Y(CI2ClI0I49)
);
defparam \CI2ClIll.CI2ClI0I49 .INIT=4'h2;
// @10:5060
  CFG3 \un1_CI2ClOIl_1.CO1  (
	.A(CI2ClOIl_Z[0]),
	.B(CI2ClOIl_Z[1]),
	.C(CI2CIOIl_Z),
	.Y(CO1_0)
);
defparam \un1_CI2ClOIl_1.CO1 .INIT=8'h80;
// @10:5033
  CFG3 \CI2CII0l.CI2ClOIl_4[0]  (
	.A(CI2CIOIl_Z),
	.B(CI2ClOIl_Z[0]),
	.C(CI2CllIl_Z),
	.Y(CI2ClOIl_4[0])
);
defparam \CI2CII0l.CI2ClOIl_4[0] .INIT=8'h06;
// @10:8331
  CFG2 \CI2Cl0lI_ns_0_0_o2_0[3]  (
	.A(N_487_2),
	.B(N_117),
	.Y(N_119)
);
defparam \CI2Cl0lI_ns_0_0_o2_0[3] .INIT=4'hD;
// @10:7888
  CFG2 CI2CIOll_1_sqmuxa_i (
	.A(CI2Cl0lI_Z[5]),
	.B(CI2Cl1Ol_Z),
	.Y(CI2CIOll_1_sqmuxa_i_Z)
);
defparam CI2CIOll_1_sqmuxa_i.INIT=4'hD;
// @19:83
  CFG3 \CI2ClO0I_RNIS5UI[0]  (
	.A(CI2ClO0I_Z[0]),
	.B(CI2ClO0I_Z[3]),
	.C(N_83),
	.Y(CI2COI0I_3_sn_N_7)
);
defparam \CI2ClO0I_RNIS5UI[0] .INIT=8'h53;
// @19:83
  CFG3 \CI2ClO0I_RNIDK6E[1]  (
	.A(CI2ClO0I_Z[1]),
	.B(CI2ClO0I_Z[2]),
	.C(CI2ClO0I_Z[3]),
	.Y(CI2COI0I_3_sn_N_9)
);
defparam \CI2ClO0I_RNIDK6E[1] .INIT=8'h07;
// @19:83
  CFG3 \CI2COI0I_cnst_0_a3_2_0_RNI29DP7[2]  (
	.A(CI2ClO0I_Z[0]),
	.B(CI2ClO0I_Z[3]),
	.C(N_16_0),
	.Y(CI2COI0I_3_sn_N_22_mux)
);
defparam \CI2COI0I_cnst_0_a3_2_0_RNI29DP7[2] .INIT=8'hE2;
// @19:83
  CFG3 \CI2ClO0l.CI2CO0Il_6_RNO_1[0]  (
	.A(N_30_0),
	.B(CI2ClO0I_Z[2]),
	.C(N_96),
	.Y(N_31_0)
);
defparam \CI2ClO0l.CI2CO0Il_6_RNO_1[0] .INIT=8'h74;
// @14:1089
  CFG3 \un1_CI2CIIOl_1_sqmuxa[0]  (
	.A(CI2ClI0I5),
	.B(CI2CI1Ol_Z),
	.C(CI2CII0I[3]),
	.Y(un1_CI2CIIOl_1_sqmuxa_Z[0])
);
defparam \un1_CI2CIIOl_1_sqmuxa[0] .INIT=8'hA1;
// @10:5066
  CFG4 \CI2CII0l.CI2COIIl_5.m4  (
	.A(CI2CII0I[1]),
	.B(CI2ClOIl_Z[0]),
	.C(CI2CII0I[0]),
	.D(CI2COIIl26),
	.Y(N_5)
);
defparam \CI2CII0l.CI2COIIl_5.m4 .INIT=16'h1015;
// @10:2076
  CFG4 \CI2ClIll.CI2COIOl_10_iv_1_RNO  (
	.A(CI2CIIOl_Z),
	.B(CI2CI0Ol_Z),
	.C(CI2CII0I[3]),
	.D(un1_CI2COl0I39),
	.Y(CI2CIIOl_i_m_2)
);
defparam \CI2ClIll.CI2COIOl_10_iv_1_RNO .INIT=16'h1000;
// @10:1666
  CFG4 \CI2CIIll.CI2CII0I_9_i_o2_0[3]  (
	.A(CI2COO0I_Z[3]),
	.B(CI2CII0I_Z[6]),
	.C(CI2CII0I[3]),
	.D(N_522),
	.Y(CI2CII0I_9_i_o2_0[3])
);
defparam \CI2CIIll.CI2CII0I_9_i_o2_0[3] .INIT=16'hF8F0;
// @10:4560
  CFG3 CI2COIIl_RNO_0 (
	.A(CI2CIOIl_Z),
	.B(N_310),
	.C(N_62),
	.Y(CI2COIIl_7_0_1)
);
defparam CI2COIIl_RNO_0.INIT=8'h08;
// @10:5560
  CFG4 \CI2CI1lI_ns_i_0[3]  (
	.A(CI2CI1lI_Z[2]),
	.B(CI2CI1lI_Z[3]),
	.C(CI2CII0I_Z[4]),
	.D(CI2CII0I[3]),
	.Y(CI2CI1lI_ns_i_0_Z[3])
);
defparam \CI2CI1lI_ns_i_0[3] .INIT=16'h3310;
// @10:4997
  CFG3 un1_CI2CIIIl7_2 (
	.A(CI2COIIl_Z),
	.B(un24_CI2CllIl_Z),
	.C(N_62),
	.Y(un1_CI2CIIIl7_2_Z)
);
defparam un1_CI2CIIIl7_2.INIT=8'h01;
// @10:1981
  CFG4 \CI2CIIll.CI2CII0I_8_2[4]  (
	.A(CI2CII0I_Z[6]),
	.B(CI2ClO0I44),
	.C(CI2COO0I_Z[5]),
	.D(CI2CII0I_Z[4]),
	.Y(CI2CII0I_8_2[4])
);
defparam \CI2CIIll.CI2CII0I_8_2[4] .INIT=16'h0200;
// @10:5642
  CFG4 \CI2CIl0l.un1_CI2COl0I50_1_1  (
	.A(CI2ClO0I_Z[4]),
	.B(CI2ClO0I_Z[3]),
	.C(N_30_0),
	.D(N_730),
	.Y(un1_CI2COl0I50_1_1)
);
defparam \CI2CIl0l.un1_CI2COl0I50_1_1 .INIT=16'hFF40;
// @10:1765
  CFG4 \CI2CIIll.un1_CI2CO0Il29_1  (
	.A(CI2CO0Il_Z[2]),
	.B(CI2CO0Il_Z[3]),
	.C(CI2CO0Il_Z[1]),
	.D(CI2CO0Il_Z[0]),
	.Y(un1_CI2CO0Il29_1)
);
defparam \CI2CIIll.un1_CI2CO0Il29_1 .INIT=16'h3332;
// @10:4027
  CFG3 \CI2COO0l.un1_seradr0_NE_3  (
	.A(CI2CO1[7]),
	.B(CI2ClI0I_Z[6]),
	.C(un1_seradr0_NE_0),
	.Y(un1_seradr0_NE_3)
);
defparam \CI2COO0l.un1_seradr0_NE_3 .INIT=8'hF6;
// @10:5560
  CFG3 \CI2CI1lI_ns_0_a3_1[0]  (
	.A(CI2Cl0lI_Z[6]),
	.B(CI2Cl0lI_Z[5]),
	.C(CI2CI1lI_ns_0_a3_1_2_Z[0]),
	.Y(N_475)
);
defparam \CI2CI1lI_ns_0_a3_1[0] .INIT=8'h10;
// @10:1328
  CFG4 \CI2COIll.un1_CI2Cl0lI_1_0_0  (
	.A(CI2CO1Ol_Z),
	.B(CI2Cl0Ol_Z),
	.C(CI2Cl0lI_Z[4]),
	.D(N_522),
	.Y(un1_CI2Cl0lI_1)
);
defparam \CI2COIll.un1_CI2Cl0lI_1_0_0 .INIT=16'hFFF8;
// @10:1434
  CFG4 CI2CI1Il_1_sqmuxa_i_a2 (
	.A(CI2CI1Ol_Z),
	.B(N_134),
	.C(CI2CO0Il_Z[0]),
	.D(CI2CO0Il_Z[1]),
	.Y(N_144)
);
defparam CI2CI1Il_1_sqmuxa_i_a2.INIT=16'h2000;
// @10:5560
  CFG4 \CI2CI1lI_ns_i_a2_3[3]  (
	.A(CI2CII0I_Z[4]),
	.B(CI2CI1lI_Z[3]),
	.C(N_487_2),
	.D(N_117),
	.Y(N_487)
);
defparam \CI2CI1lI_ns_i_a2_3[3] .INIT=16'h0020;
// @10:7507
  CFG4 \CI2Cll0l.CI2ClO0I28  (
	.A(CI2ClI0I[1]),
	.B(CI2ClO0I28_4),
	.C(CI2ClI0I_Z[6]),
	.D(CI2ClI0I_Z[4]),
	.Y(CI2ClO0I28)
);
defparam \CI2Cll0l.CI2ClO0I28 .INIT=16'h0004;
// @10:2076
  CFG4 \CI2ClIll.CI2CIIOl_7_iv_i_RNO  (
	.A(CI2CII0I[3]),
	.B(un1_CI2COl0I39),
	.C(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.D(CI2ClI0I5),
	.Y(PWDATA_i_m_0[7])
);
defparam \CI2ClIll.CI2CIIOl_7_iv_i_RNO .INIT=16'h0800;
// @10:2078
  CFG4 CI2ClI0I_2_sqmuxa (
	.A(CI2COO0I_Z[3]),
	.B(CI2CII0I[3]),
	.C(un1_CI2COl0I39),
	.D(CI2ClI0I_0_sqmuxa),
	.Y(CI2ClI0I_2_sqmuxa_Z)
);
defparam CI2ClI0I_2_sqmuxa.INIT=16'h1000;
// @10:8331
  CFG3 CI2ClOll_RNIG30ID (
	.A(N_114),
	.B(CI2COlIl_Z),
	.C(CI2ClOll_Z),
	.Y(N_121)
);
defparam CI2ClOll_RNIG30ID.INIT=8'hBF;
// @10:8331
  CFG4 \CI2Cl0lI_ns_i_a2[2]  (
	.A(CI2CII0I_Z[5]),
	.B(CI2ClIIl_Z),
	.C(CI2CIIIl_Z),
	.D(N_513),
	.Y(N_546)
);
defparam \CI2Cl0lI_ns_i_a2[2] .INIT=16'h0800;
// @10:5771
  CFG4 \CI2COI0I_cnst_i_a3[4]  (
	.A(CI2COI0I25),
	.B(CI2ClO0I_Z[3]),
	.C(N_576_1),
	.D(N_30_0),
	.Y(N_585)
);
defparam \CI2COI0I_cnst_i_a3[4] .INIT=16'h0020;
// @10:3584
  CFG4 \CI2CO1ll.CI2Cl1Ol_3  (
	.A(CI2CO0Ol_Z[2]),
	.B(CI2CO0Ol_Z[1]),
	.C(CI2CO0Ol_Z[0]),
	.D(CI2CI0Ol_Z),
	.Y(CI2Cl1Ol_3)
);
defparam \CI2CO1ll.CI2Cl1Ol_3 .INIT=16'h0080;
// @10:3587
  CFG3 \CI2CO1ll.un1_CI2CI0Ol8  (
	.A(CI2CO0Ol_Z[2]),
	.B(CI2CO0Ol_Z[1]),
	.C(CI2CO0Ol_Z[0]),
	.Y(un1_CI2CI0Ol8)
);
defparam \CI2CO1ll.un1_CI2CI0Ol8 .INIT=8'h81;
// @10:3854
  CFG2 un1_CI2Cl0Ol19 (
	.A(CI2Cl0Ol17),
	.B(CI2COO0I_Z[3]),
	.Y(un1_CI2Cl0Ol19_Z)
);
defparam un1_CI2Cl0Ol19.INIT=4'h4;
// @19:83
  CFG2 \CI2COl0I_RNO_0[3]  (
	.A(N_42),
	.B(CI2ClO0I_Z[3]),
	.Y(i5_mux_3)
);
defparam \CI2COl0I_RNO_0[3] .INIT=4'h9;
// @19:83
  CFG3 \CI2ClO0l.CI2CO0Il12_RNO  (
	.A(CI2ClO0I_Z[3]),
	.B(N_17_0),
	.C(CI2ClO0I_Z[4]),
	.Y(CI2COl0I40)
);
defparam \CI2ClO0l.CI2CO0Il12_RNO .INIT=8'h04;
// @10:1502
  CFG2 \CI2COIll.CI2CI1Il16  (
	.A(N_119),
	.B(CI2CO0Il_Z[3]),
	.Y(CI2CI1Il16)
);
defparam \CI2COIll.CI2CI1Il16 .INIT=4'h7;
// @10:1735
  CFG4 \CI2CIIll.un1_CI2CO0Il_4  (
	.A(CI2CO0Il_Z[2]),
	.B(CI2CO0Il_Z[3]),
	.C(CI2CO0Il_Z[1]),
	.D(CI2CO0Il_Z[0]),
	.Y(un1_CI2CO0Il_4)
);
defparam \CI2CIIll.un1_CI2CO0Il_4 .INIT=16'h0401;
// @10:4479
  CFG2 \un1_CI2CO0Il_1_1.CO2  (
	.A(CO1),
	.B(CI2CO0Il_Z[2]),
	.Y(CO2)
);
defparam \un1_CI2CO0Il_1_1.CO2 .INIT=4'h8;
// @10:8331
  CFG2 \CI2Cl0lI_ns_i_o2_0_i_o2[2]  (
	.A(N_119),
	.B(CI2CII0I[3]),
	.Y(N_123)
);
defparam \CI2Cl0lI_ns_i_o2_0_i_o2[2] .INIT=4'hE;
// @10:8331
  CFG4 \CI2Cl0lI_ns_0_0_o2[0]  (
	.A(CI2COlIl_Z),
	.B(CI2Cl0lI7),
	.C(CI2Cl0lI_Z[4]),
	.D(CI2CI0Ol_Z),
	.Y(N_122)
);
defparam \CI2Cl0lI_ns_0_0_o2[0] .INIT=16'hECCC;
// @10:4762
  CFG4 \CI2COI0l.CI2COOIl41_1.CO3  (
	.A(CI2COOIl_Z[2]),
	.B(CI2COOIl_Z[1]),
	.C(CI2COOIl_Z[3]),
	.D(CI2COOIl_Z[0]),
	.Y(CI2COOIl41)
);
defparam \CI2COI0l.CI2COOIl41_1.CO3 .INIT=16'h0F1F;
// @10:4717
  CFG4 \CI2COI0l.CI2COOIl31_1.CO3  (
	.A(CI2COOIl_Z[2]),
	.B(CI2COOIl_Z[1]),
	.C(CI2COOIl_Z[3]),
	.D(CI2COOIl_Z[0]),
	.Y(CI2COOIl31)
);
defparam \CI2COI0l.CI2COOIl31_1.CO3 .INIT=16'h1F5F;
// @19:83
  CFG2 \CI2COO0l.un1_CI2COl0I45_1_0_RNO  (
	.A(N_730),
	.B(CI2ClO0I_Z[3]),
	.Y(CI2COl0I55)
);
defparam \CI2COO0l.un1_CI2COl0I45_1_0_RNO .INIT=4'h2;
// @19:83
  CFG2 \CI2COO0l.un1_CI2CII0I_RNO  (
	.A(CI2COl0I57_3),
	.B(CI2ClO0I_Z[3]),
	.Y(CI2COl0I57)
);
defparam \CI2COO0l.un1_CI2CII0I_RNO .INIT=4'h2;
// @10:5560
  CFG2 \CI2CI1lI_ns_i_o2[4]  (
	.A(N_466),
	.B(CI2CI1lI_Z[3]),
	.Y(N_468)
);
defparam \CI2CI1lI_ns_i_o2[4] .INIT=4'hB;
// @10:7055
  CFG3 un1_CI2ClO0I44 (
	.A(CI2Cl0lI_Z[1]),
	.B(CI2COO0I_Z[3]),
	.C(CI2ClO0I44),
	.Y(un1_CI2ClO0I44_Z)
);
defparam un1_CI2ClO0I44.INIT=8'hF8;
// @19:83
  CFG3 \CI2ClO0I_RNIBNLN[4]  (
	.A(CI2ClO0I_Z[3]),
	.B(N_24_0),
	.C(CI2ClO0I_Z[4]),
	.Y(CI2COl0I45)
);
defparam \CI2ClO0I_RNIBNLN[4] .INIT=8'h04;
// @10:5033
  CFG4 \CI2CII0l.CI2ClOIl_4[1]  (
	.A(CI2CIOIl_Z),
	.B(CI2ClOIl_Z[1]),
	.C(CI2CllIl_Z),
	.D(CI2ClOIl_Z[0]),
	.Y(CI2ClOIl_4[1])
);
defparam \CI2CII0l.CI2ClOIl_4[1] .INIT=16'h060C;
// @10:5560
  CFG3 \CI2CI1lI_ns_i_a2[3]  (
	.A(CI2CI1lI_Z[3]),
	.B(N_461),
	.C(CI2CI1lI_Z[5]),
	.Y(N_483)
);
defparam \CI2CI1lI_ns_i_a2[3] .INIT=8'h04;
// @10:3784
  CFG3 \CI2Cl1ll.un1_CI2CllOl8  (
	.A(CI2CIlOl_Z[2]),
	.B(CI2CIlOl_Z[1]),
	.C(CI2CIlOl_Z[0]),
	.Y(un1_CI2CllOl8)
);
defparam \CI2Cl1ll.un1_CI2CllOl8 .INIT=8'h81;
// @10:7755
  CFG4 \CI2COO0I_RNO[5]  (
	.A(CI2CllOl_Z),
	.B(CI2CI0Ol_Z),
	.C(CI2COO0I_Z[4]),
	.D(CI2COO0I_Z[2]),
	.Y(N_362_i)
);
defparam \CI2COO0I_RNO[5] .INIT=16'h8880;
// @10:7755
  CFG4 \CI2COO0I_RNO[3]  (
	.A(CI2CllOl_Z),
	.B(CI2CI0Ol_Z),
	.C(CI2COO0I_Z[6]),
	.D(CI2COO0I_Z[1]),
	.Y(N_358_i)
);
defparam \CI2COO0I_RNO[3] .INIT=16'h4440;
// @10:7755
  CFG4 \CI2COO0I_RNO[2]  (
	.A(CI2CllOl_Z),
	.B(CI2CI0Ol_Z),
	.C(CI2COO0I_Z[2]),
	.D(CI2COO0I_Z[0]),
	.Y(N_356_i)
);
defparam \CI2COO0I_RNO[2] .INIT=16'h4440;
// @10:7755
  CFG4 \CI2COO0I_RNO[1]  (
	.A(CI2CllOl_Z),
	.B(CI2CI0Ol_Z),
	.C(CI2COO0I_Z[1]),
	.D(CI2COO0I_Z[0]),
	.Y(N_354_i)
);
defparam \CI2COO0I_RNO[1] .INIT=16'h8880;
// @10:3542
  CFG3 CI2CI1Ol_RNO (
	.A(CI2CO0Ol_Z[2]),
	.B(CI2CO0Ol_Z[1]),
	.C(CI2CO0Ol_Z[0]),
	.Y(CI2CI0Ol9_i)
);
defparam CI2CI1Ol_RNO.INIT=8'h7F;
// @19:83
  CFG4 \CI2Cll0l.CI2COI0I25_RNISGPC2  (
	.A(CI2ClO0I_Z[2]),
	.B(CI2ClO0I_Z[4]),
	.C(CI2COI0I25),
	.D(CI2ClO0I_Z[3]),
	.Y(N_68)
);
defparam \CI2Cll0l.CI2COI0I25_RNISGPC2 .INIT=16'h00B0;
// @10:5771
  CFG3 \CI2COI0I_3_2[2]  (
	.A(CI2COI0I_3_sn_N_7),
	.B(CI2CII0I[2]),
	.C(CI2CllOl_Z),
	.Y(N_615)
);
defparam \CI2COI0I_3_2[2] .INIT=8'hA8;
// @10:2076
  CFG4 un1_CI2COl0I39_1 (
	.A(un1_CI2COl0I39_0),
	.B(CI2ClI0I5),
	.C(CI2CI1Ol_Z),
	.D(CI2CII0I[3]),
	.Y(un1_CI2COl0I39_1_Z)
);
defparam un1_CI2COl0I39_1.INIT=16'h77DF;
// @10:1294
  CFG4 \CI2COIll.CI2CI1Il_6_u_0_m2  (
	.A(un1_CI2COl0I39),
	.B(un1_CI2COl0I46_2),
	.C(CI2COlOl_Z),
	.D(CI2CI1Il_6_u_0_o2_0),
	.Y(N_129)
);
defparam \CI2COIll.CI2CI1Il_6_u_0_m2 .INIT=16'h3F1D;
// @19:83
  CFG4 \CI2ClO0I_RNI9LLN[1]  (
	.A(CI2ClO0I_Z[1]),
	.B(CI2ClO0I_Z[4]),
	.C(CI2ClO0I_Z[2]),
	.D(N_30_0),
	.Y(i2_mux_2)
);
defparam \CI2ClO0I_RNI9LLN[1] .INIT=16'h10D0;
// @19:83
  CFG4 \CI2ClO0I_RNI7JLN[0]  (
	.A(CI2ClO0I_Z[0]),
	.B(CI2ClO0I_Z[2]),
	.C(CI2ClO0I_Z[3]),
	.D(N_96),
	.Y(i5_mux_2)
);
defparam \CI2ClO0I_RNI7JLN[0] .INIT=16'h20E0;
// @10:7337
  CFG4 CI2ClO0I_2_sqmuxa_1 (
	.A(CI2ClO0I44),
	.B(N_62),
	.C(CI2COO0I_Z[3]),
	.D(N_522),
	.Y(CI2ClO0I_2_sqmuxa_1_Z)
);
defparam CI2ClO0I_2_sqmuxa_1.INIT=16'h0444;
// @10:3947
  CFG4 \CI2COO0l.un1_CI2COl0I45_1_0  (
	.A(CI2ClO0I_Z[2]),
	.B(CI2COl0I63_2),
	.C(N_86),
	.D(CI2COl0I55),
	.Y(un1_CI2COl0I45_1_0)
);
defparam \CI2COO0l.un1_CI2COl0I45_1_0 .INIT=16'hFF40;
// @10:5560
  CFG4 \CI2CI1lI_ns_i_1[3]  (
	.A(CI2CI1lI_Z[5]),
	.B(CI2CI1lI_Z[2]),
	.C(CI2CI1lI_ns_i_0_Z[3]),
	.D(N_466),
	.Y(CI2CI1lI_ns_i_1_Z[3])
);
defparam \CI2CI1lI_ns_i_1[3] .INIT=16'hF0F1;
// @10:5771
  CFG4 \CI2COI0I_cnst_0_0[2]  (
	.A(CI2ClO0I_Z[3]),
	.B(N_16_0),
	.C(CI2CO0Il29),
	.D(N_583),
	.Y(CI2COI0I_cnst_0_0_Z[2])
);
defparam \CI2COI0I_cnst_0_0[2] .INIT=16'hFF40;
// @10:4446
  CFG4 \CI2ClO0l.un1_CI2COl0I39_0  (
	.A(CI2ClO0I_Z[4]),
	.B(CI2CII0I_Z[5]),
	.C(CI2COl0I63_2),
	.D(N_83),
	.Y(un1_CI2COl0I39_0_0)
);
defparam \CI2ClO0l.un1_CI2COl0I39_0 .INIT=16'h7333;
// @10:8331
  CFG4 \CI2Cl0lI_ns_0_0_a2_0_5[3]  (
	.A(N_114),
	.B(CI2Cl0lI_ns_0_0_a2_0_5_1_Z[3]),
	.C(N_513),
	.D(N_119),
	.Y(CI2Cl0lI_ns_0_0_a2_0_4[3])
);
defparam \CI2Cl0lI_ns_0_0_a2_0_5[3] .INIT=16'h0040;
// @10:8331
  CFG3 \CI2Cl0lI_ns_0_0_a2_0_2[5]  (
	.A(CI2Cl0lI_Z[0]),
	.B(CI2CllOl_Z),
	.C(N_121),
	.Y(CI2Cl0lI_ns_0_0_a2_0_1[5])
);
defparam \CI2Cl0lI_ns_0_0_a2_0_2[5] .INIT=8'h02;
// @10:8331
  CFG3 \CI2Cl0lI_ns_0_a4_0_1[1]  (
	.A(CI2Cl0lI_Z[0]),
	.B(CI2CllOl_Z),
	.C(N_121),
	.Y(CI2Cl0lI_ns_0_a4_0_1_Z[1])
);
defparam \CI2Cl0lI_ns_0_a4_0_1[1] .INIT=8'h08;
// @10:4521
  CFG4 \CI2CO10l.un1_CI2COO0I_1  (
	.A(CI2CII0I_Z[6]),
	.B(CI2Cl0Ol17),
	.C(N_62),
	.D(N_152),
	.Y(un1_CI2COO0I_1)
);
defparam \CI2CO10l.un1_CI2COO0I_1 .INIT=16'hFFFD;
// @10:5642
  CFG4 \CI2CIl0l.un1_CI2COl0I50_1  (
	.A(CI2ClO0I_Z[4]),
	.B(CI2ClO0I_Z[2]),
	.C(CI2ClO0I_Z[3]),
	.D(un1_CI2COl0I50_1_1),
	.Y(un1_CI2COl0I50)
);
defparam \CI2CIl0l.un1_CI2COl0I50_1 .INIT=16'hFF4A;
// @10:1666
  CFG4 \CI2CIIll.CI2CII0I_9_i_a2[3]  (
	.A(CI2Cl1Ol_Z),
	.B(CI2CII0I_Z[6]),
	.C(N_63),
	.D(CI2CO0Il29),
	.Y(N_145)
);
defparam \CI2CIIll.CI2CII0I_9_i_a2[3] .INIT=16'h8000;
// @10:4167
  CFG3 \CI2COO0l.un1_CI2COl0I45_1  (
	.A(CI2Cl0lI_Z[5]),
	.B(CI2COl0I45),
	.C(CI2Cl0lI_Z[0]),
	.Y(un1_CI2COl0I45_1)
);
defparam \CI2COO0l.un1_CI2COl0I45_1 .INIT=8'hFE;
// @10:8331
  CFG2 \CI2Cl0lI_ns_0_0_a2[0]  (
	.A(N_121),
	.B(CI2Cl0lI_Z[0]),
	.Y(N_136)
);
defparam \CI2Cl0lI_ns_0_0_a2[0] .INIT=4'h8;
// @10:1376
  CFG3 \CI2COIll.un1_CI2COl0I46_2  (
	.A(CI2CO0Il29),
	.B(un1_CI2COl0I46_1),
	.C(un1_CI2CO0Il_1),
	.Y(un1_CI2COl0I46_2)
);
defparam \CI2COIll.un1_CI2COl0I46_2 .INIT=8'hC8;
// @10:5771
  CFG4 \CI2COI0I_cnst_i[4]  (
	.A(CI2ClIOl_Z),
	.B(CI2ClO0I_Z[4]),
	.C(CI2COI0I125),
	.D(N_585),
	.Y(N_563)
);
defparam \CI2COI0I_cnst_i[4] .INIT=16'hFF53;
// @10:3857
  CFG4 CI2CO1Ol_2_sqmuxa_i_0 (
	.A(CI2Cl0Ol17),
	.B(CI2CO0Il29),
	.C(CI2CI1Ol_Z),
	.D(CI2COO0I_Z[3]),
	.Y(N_40)
);
defparam CI2CO1Ol_2_sqmuxa_i_0.INIT=16'hFFEA;
// @10:5560
  CFG2 \CI2CI1lI_ns_i_o3[1]  (
	.A(N_475),
	.B(CI2CI0Ol_Z),
	.Y(N_462)
);
defparam \CI2CI1lI_ns_i_o3[1] .INIT=4'hE;
// @10:5560
  CFG4 \CI2CI1lI_ns_0_o2_0[0]  (
	.A(CI2Cl0lI_Z[4]),
	.B(N_459),
	.C(CI2Cl0lI_Z[6]),
	.D(CI2Cl0lI_Z[5]),
	.Y(N_460)
);
defparam \CI2CI1lI_ns_0_o2_0[0] .INIT=16'hAAAE;
// @10:6223
  CFG2 \CI2COO0l.CI2COI0I117  (
	.A(CI2ClO0I28),
	.B(CI2CO1[0]),
	.Y(CI2COI0I117)
);
defparam \CI2COO0l.CI2COI0I117 .INIT=4'h8;
// @10:5033
  CFG3 \CI2CII0l.CI2ClOIl_4[2]  (
	.A(CI2CllIl_Z),
	.B(CI2ClOIl_Z[2]),
	.C(CO1_0),
	.Y(CI2ClOIl_4[2])
);
defparam \CI2CII0l.CI2ClOIl_4[2] .INIT=8'h14;
// @10:5066
  CFG4 \CI2CII0l.CI2COIIl_5.m5  (
	.A(CI2ClOIl_Z[0]),
	.B(CI2ClOIl_Z[1]),
	.C(N_5),
	.D(CI2CII0I_Z[7]),
	.Y(N_6)
);
defparam \CI2CII0l.CI2COIIl_5.m5 .INIT=16'hF077;
// @10:7755
  CFG4 \CI2COO0I_RNO[6]  (
	.A(CI2CllOl_Z),
	.B(CI2CI0Ol_Z),
	.C(CI2COO0I_Z[6]),
	.D(CI2COO0I_Z[5]),
	.Y(N_364_i)
);
defparam \CI2COO0I_RNO[6] .INIT=16'hCC80;
// @10:7755
  CFG4 \CI2COO0I_RNO[4]  (
	.A(CI2CllOl_Z),
	.B(CI2COO0I_Z[4]),
	.C(CI2CI0Ol_Z),
	.D(CI2COO0I_Z[3]),
	.Y(N_360_i)
);
defparam \CI2COO0I_RNO[4] .INIT=16'hF040;
// @10:7949
  CFG2 CI2ClOll_1_sqmuxa_i (
	.A(CI2COlIl_Z),
	.B(CI2ClOll11),
	.Y(CI2ClOll_1_sqmuxa_i_Z)
);
defparam CI2ClOll_1_sqmuxa_i.INIT=4'hB;
// @10:4185
  CFG4 \CI2Cl0Il_RNO[0]  (
	.A(CI2CI1lI_Z[3]),
	.B(CI2Cl0Il_Z[0]),
	.C(N_64),
	.D(N_127),
	.Y(N_52_i)
);
defparam \CI2Cl0Il_RNO[0] .INIT=16'h20A0;
// @10:5771
  CFG4 \CI2COI0I_3_3_2[0]  (
	.A(N_513_1),
	.B(CI2COI0I_3_sn_N_9),
	.C(CI2ClIOl_Z),
	.D(CI2CllOl_Z),
	.Y(N_618_2)
);
defparam \CI2COI0I_3_3_2[0] .INIT=16'h8C40;
// @10:5771
  CFG3 \CI2COI0I_3_3[4]  (
	.A(CI2COI0I_3_sn_N_22_mux),
	.B(COREI2C_0_0_SDAO[0]),
	.C(CI2COI0I_3_sn_N_9),
	.Y(N_622)
);
defparam \CI2COI0I_3_3[4] .INIT=8'h04;
// @10:7055
  CFG3 \CI2CO00l.CI2ClO0I_9_ss0  (
	.A(un1_CI2COO0I_fc),
	.B(CI2ClO0I28),
	.C(CI2ClO0I_9_sm0),
	.Y(CI2ClO0I_9_ss0)
);
defparam \CI2CO00l.CI2ClO0I_9_ss0 .INIT=8'h5C;
// @19:83
  CFG4 \CI2COl0I_RNO_0[4]  (
	.A(CI2ClO0I_Z[4]),
	.B(CI2ClO0I_Z[3]),
	.C(N_70),
	.D(N_42),
	.Y(N_72_2)
);
defparam \CI2COl0I_RNO_0[4] .INIT=16'h80C4;
// @19:83
  CFG4 \CI2ClO0I_RNIVFBC8[4]  (
	.A(CI2ClO0I_Z[3]),
	.B(CI2ClO0I_Z[4]),
	.C(N_42),
	.D(N_17_0),
	.Y(un1_CI2COl0I46_1_i_1)
);
defparam \CI2ClO0I_RNIVFBC8[4] .INIT=16'h5410;
// @10:2566
  CFG4 \CI2COlll.CI2COl0I_2_4_0_.m5  (
	.A(CI2ClO0I_Z[0]),
	.B(CI2ClO0I_Z[1]),
	.C(CI2ClO0I_Z[2]),
	.D(N_86),
	.Y(N_24_mux)
);
defparam \CI2COlll.CI2COl0I_2_4_0_.m5 .INIT=16'h2CAA;
// @19:83
  CFG2 \CI2ClO0I_RNIQ3UI[3]  (
	.A(N_24_0),
	.B(CI2ClO0I_Z[3]),
	.Y(i5_mux_1)
);
defparam \CI2ClO0I_RNIQ3UI[3] .INIT=4'h1;
// @10:2076
  CFG4 \CI2ClIll.CI2COIOl_10_iv_1  (
	.A(CI2COO0I_Z[3]),
	.B(CI2CIIOl_i_m_2),
	.C(PWDATA_i_m_0_1[7]),
	.D(CI2ClI0I5),
	.Y(CI2COIOl_10_iv_1)
);
defparam \CI2ClIll.CI2COIOl_10_iv_1 .INIT=16'hFAEE;
// @10:1666
  CFG4 \CI2CIIll.CI2CII0I_9_i_o2_2[3]  (
	.A(CI2CII0I_9_i_o2_0[3]),
	.B(CI2CII0I_Z[6]),
	.C(N_145),
	.D(N_152),
	.Y(CI2CII0I_9_i_o2_2[3])
);
defparam \CI2CIIll.CI2CII0I_9_i_o2_2[3] .INIT=16'hFEFA;
// @10:7337
  CFG3 CI2ClO0I_2_sqmuxa_2 (
	.A(CI2ClO0I_2_sqmuxa_1_Z),
	.B(CI2CII0I[3]),
	.C(un1_CI2CO0Il_4),
	.Y(CI2ClO0I_2_sqmuxa_2_Z)
);
defparam CI2ClO0I_2_sqmuxa_2.INIT=8'h8A;
// @10:3993
  CFG4 \CI2COO0l.un1_CI2CII0I_1_3  (
	.A(CI2ClO0I28),
	.B(un1_CI2CO0Il_1),
	.C(CI2ClIOl_Z),
	.D(un1_CI2CII0I_1_1),
	.Y(un1_CI2CII0I_1_3)
);
defparam \CI2COO0l.un1_CI2CII0I_1_3 .INIT=16'h4C00;
// @10:3947
  CFG4 \CI2COO0l.un1_CI2COl0I45_3  (
	.A(N_86),
	.B(N_70),
	.C(un1_CI2COl0I45_1_0),
	.D(un1_CI2COl0I45_3),
	.Y(un1_CI2COl0I45_3_0)
);
defparam \CI2COO0l.un1_CI2COl0I45_3 .INIT=16'hFFF8;
// @10:5560
  CFG4 \CI2CI1lI_ns_0_1[0]  (
	.A(CI2CI0Ol_Z),
	.B(CI2CI1lI_Z[4]),
	.C(N_475),
	.D(N_468),
	.Y(CI2CI1lI_ns_0_1_Z[0])
);
defparam \CI2CI1lI_ns_0_1[0] .INIT=16'hF8FA;
// @10:5771
  CFG4 \CI2COI0I_cnst_0_1[2]  (
	.A(N_86),
	.B(CI2COI0I_cnst_0_0_Z[2]),
	.C(CI2ClO0I_Z[1]),
	.D(CI2ClO0I_Z[2]),
	.Y(CI2COI0I_cnst_0_1_Z[2])
);
defparam \CI2COI0I_cnst_0_1[2] .INIT=16'hDFCC;
// @10:8362
  CFG4 \CI2CIO1l.CI2Cl0lI7  (
	.A(un1_CI2Cl1Ol_0),
	.B(CI2COl0I45),
	.C(CI2COO0I_Z[5]),
	.D(CI2CII0I_Z[6]),
	.Y(CI2Cl0lI7)
);
defparam \CI2CIO1l.CI2Cl0lI7 .INIT=16'hF8FF;
// @10:4494
  CFG4 CI2CllIl (
	.A(CI2Cl0Ol17),
	.B(CI2CllIl_3_Z),
	.C(CI2COO0I_Z[3]),
	.D(CI2CllIl_0_Z),
	.Y(CI2CllIl_Z)
);
defparam CI2CllIl.INIT=16'hFFFE;
// @10:1666
  CFG4 \CI2CIIll.CI2CII0I_9_i_a2_0[3]  (
	.A(N_63),
	.B(un1_CI2CO0Il29_1),
	.C(CI2CII0I_9_i_a2_0_0[3]),
	.D(CI2CO0Il29),
	.Y(N_146)
);
defparam \CI2CIIll.CI2CII0I_9_i_a2_0[3] .INIT=16'hA080;
// @10:2054
  CFG4 \CI2ClIll.CI2ClI0I5_0_o2  (
	.A(CI2ClI0I5_0_o2_1),
	.B(CI2ClI0I5_0_o2_2),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(un13_PSELi),
	.Y(N_113)
);
defparam \CI2ClIll.CI2ClI0I5_0_o2 .INIT=16'hEFFF;
// @19:83
  CFG4 \CI2ClO0I_RNIOBS51[4]  (
	.A(N_37_0),
	.B(CI2COI0I_3_sn_N_9),
	.C(CI2ClO0I_Z[4]),
	.D(CI2ClO0I_Z[3]),
	.Y(un1_CI2COl0I39)
);
defparam \CI2ClO0I_RNIOBS51[4] .INIT=16'h00AC;
// @19:83
  CFG4 \CI2ClO0l.CI2CO0Il_6_RNO_0[0]  (
	.A(N_31_0),
	.B(CI2COl0I57_3),
	.C(CI2ClO0I_Z[4]),
	.D(CI2ClO0I_Z[3]),
	.Y(N_34_0)
);
defparam \CI2ClO0l.CI2CO0Il_6_RNO_0[0] .INIT=16'h00DC;
// @10:5771
  CFG4 \CI2COI0I_3_3[1]  (
	.A(N_603),
	.B(CI2COI0I_3_sn_N_22_mux),
	.C(COREI2C_0_0_SDAO[0]),
	.D(CI2COI0I_3_sn_N_9),
	.Y(N_619)
);
defparam \CI2COI0I_3_3[1] .INIT=16'hAAC3;
// @10:7337
  CFG3 CI2ClO0I_0_sqmuxa (
	.A(CI2CII0I[3]),
	.B(un1_CI2CO0Il_4),
	.C(CI2Cl0Ol_Z),
	.Y(CI2ClO0I_0_sqmuxa_Z)
);
defparam CI2ClO0I_0_sqmuxa.INIT=8'h40;
// @10:7252
  CFG4 \CI2CO00l.un1_CI2COO0I_2  (
	.A(CI2COl0I45),
	.B(un1_CI2COO0I_fc),
	.C(un1_CI2Cl1Ol_1),
	.D(CI2CO0Il29),
	.Y(un1_CI2COO0I_2)
);
defparam \CI2CO00l.un1_CI2COO0I_2 .INIT=16'hDCCC;
// @10:7337
  CFG3 \CI2CO00l.CI2ClO0I20  (
	.A(CI2CO0Il29),
	.B(un1_CI2CO0Il29_1),
	.C(N_63),
	.Y(CI2ClO0I20)
);
defparam \CI2CO00l.CI2ClO0I20 .INIT=8'hE0;
// @10:8838
  CFG2 \CI2ClIll.CI2ClIOl_10_0_RNO  (
	.A(CI2ClI0I_0_sqmuxa),
	.B(un1_CI2ClI0I50_Z),
	.Y(CI2ClIOl_1_sqmuxa_2_0)
);
defparam \CI2ClIll.CI2ClIOl_10_0_RNO .INIT=4'h8;
// @10:4027
  CFG4 \CI2COO0l.un1_seradr0_1  (
	.A(un1_seradr0_NE_3),
	.B(CI2COI0I117),
	.C(un1_seradr0_NE_2),
	.D(un1_seradr0_NE_1),
	.Y(un1_seradr0_1)
);
defparam \CI2COO0l.un1_seradr0_1 .INIT=16'hCCCD;
// @10:5033
  CFG4 \CI2CII0l.CI2ClOIl_4[3]  (
	.A(CI2ClOIl_Z[3]),
	.B(CI2ClOIl_Z[2]),
	.C(CO1_0),
	.D(CI2CllIl_Z),
	.Y(CI2ClOIl_4[3])
);
defparam \CI2CII0l.CI2ClOIl_4[3] .INIT=16'h006A;
// @10:4185
  CFG4 \CI2Cl0Il_RNO[3]  (
	.A(CI2Cl0Il_Z[2]),
	.B(CI2Cl0Il_Z[3]),
	.C(N_64),
	.D(CI2CI1lI_Z[3]),
	.Y(N_109_i)
);
defparam \CI2Cl0Il_RNO[3] .INIT=16'hC600;
// @10:4185
  CFG3 \CI2Cl0Il_RNO[2]  (
	.A(CI2Cl0Il_Z[2]),
	.B(CI2CI1lI_Z[3]),
	.C(N_64),
	.Y(N_48_i)
);
defparam \CI2Cl0Il_RNO[2] .INIT=8'h84;
// @10:4185
  CFG4 \CI2Cl0Il_RNO[1]  (
	.A(CI2Cl0Il_Z[0]),
	.B(CI2Cl0Il_Z[1]),
	.C(N_127),
	.D(CI2CI1lI_Z[3]),
	.Y(N_110_i)
);
defparam \CI2Cl0Il_RNO[1] .INIT=16'h6400;
// @10:5771
  CFG3 \CI2COI0I_3_3[0]  (
	.A(N_618_2),
	.B(COREI2C_0_0_SDAO[0]),
	.C(CI2COI0I_3_sn_N_9),
	.Y(N_618)
);
defparam \CI2COI0I_3_3[0] .INIT=8'hAB;
// @10:5771
  CFG4 \CI2COI0I_3_3_1[2]  (
	.A(CI2COI0I25),
	.B(COREI2C_0_0_SDAO[0]),
	.C(CI2COI0I_3_sn_N_22_mux),
	.D(CI2COI0I_3_sn_N_9),
	.Y(N_620_1)
);
defparam \CI2COI0I_3_3_1[2] .INIT=16'h00A3;
// @10:5771
  CFG4 \CI2COI0I_3_3_1[3]  (
	.A(CI2COI0I25),
	.B(COREI2C_0_0_SDAO[0]),
	.C(CI2COI0I_3_sn_N_22_mux),
	.D(CI2COI0I_3_sn_N_9),
	.Y(N_621_1)
);
defparam \CI2COI0I_3_3_1[3] .INIT=16'h0053;
// @10:5771
  CFG3 \CI2COI0I_cnst_i_a3_0[1]  (
	.A(CI2COI0I125),
	.B(CI2ClO0I_Z[1]),
	.C(N_68),
	.Y(N_579)
);
defparam \CI2COI0I_cnst_i_a3_0[1] .INIT=8'h01;
// @10:5771
  CFG3 \CI2COI0I_cnst_0_a3[0]  (
	.A(CI2COI0I125),
	.B(CI2ClO0I_Z[0]),
	.C(N_68),
	.Y(N_574)
);
defparam \CI2COI0I_cnst_0_a3[0] .INIT=8'h04;
// @10:1294
  CFG3 \CI2COIll.CI2CI1Il_6_u_0_0  (
	.A(CI2CI1Il22),
	.B(un1_CI2Cl0lI_1),
	.C(N_129),
	.Y(CI2CI1Il_6)
);
defparam \CI2COIll.CI2CI1Il_6_u_0_0 .INIT=8'hBA;
// @19:83
  CFG4 \CI2ClO0I_RNISM9V8[4]  (
	.A(N_730_1),
	.B(un1_CI2COl0I46_1_i_1),
	.C(CI2ClO0I_Z[4]),
	.D(CI2ClO0I_Z[3]),
	.Y(un1_CI2COl0I46_1)
);
defparam \CI2ClO0I_RNISM9V8[4] .INIT=16'hCDCC;
// @10:2076
  CFG4 \CI2ClIll.CI2COIOl_10_iv_2  (
	.A(CI2ClI0I_i_m_1[7]),
	.B(CI2CI1Ol_Z),
	.C(CI2COIOl_10_iv_1),
	.D(CI2ClI0I5),
	.Y(CI2COIOl_10_iv_2)
);
defparam \CI2ClIll.CI2COIOl_10_iv_2 .INIT=16'hF0F8;
// @10:1434
  CFG4 CI2CI1Il_1_sqmuxa_i_0 (
	.A(un1_CI2Cl0lI_1),
	.B(un1_CI2COl0I46_2),
	.C(CI2CI1Il22),
	.D(N_144),
	.Y(CI2CI1Il_1_sqmuxa_i_0_Z)
);
defparam CI2CI1Il_1_sqmuxa_i_0.INIT=16'hFFFB;
// @10:4560
  CFG4 CI2COIIl_RNO (
	.A(CI2Cl0Ol17),
	.B(N_6),
	.C(CI2CllIl_3_Z),
	.D(CI2COIIl_7_0_1),
	.Y(CI2COIIl_7)
);
defparam CI2COIIl_RNO.INIT=16'h0100;
// @10:2076
  CFG3 CI2ClI0I_1_sqmuxa_1 (
	.A(CI2ClI0I_0_sqmuxa),
	.B(CI2CII0I_Z[6]),
	.C(un1_CI2ClI0I50_Z),
	.Y(CI2ClI0I_1_sqmuxa_1_Z)
);
defparam CI2ClI0I_1_sqmuxa_1.INIT=8'h80;
// @10:4616
  CFG4 un1_CI2COOIl_0_sqmuxa (
	.A(CI2CII0I_Z[7]),
	.B(CI2COOIl41),
	.C(un1_CI2COOIl_0_sqmuxa_0_Z),
	.D(un1_CI2COOIl_0_sqmuxa_1_Z),
	.Y(un1_CI2COOIl_0_sqmuxa_Z)
);
defparam un1_CI2COOIl_0_sqmuxa.INIT=16'hFFF4;
// @10:8331
  CFG4 \CI2Cl0lI_ns_0_0[0]  (
	.A(CI2Cl0lI_Z[5]),
	.B(CI2CO1lI59),
	.C(N_136),
	.D(N_122),
	.Y(CI2Cl0lI_ns[0])
);
defparam \CI2Cl0lI_ns_0_0[0] .INIT=16'hFFF8;
// @10:4377
  CFG4 \CI2ClO0l.CI2CO0Il12  (
	.A(un1_CI2COl0I39_0_0),
	.B(CI2COl0I40),
	.C(CI2CII0I_Z[4]),
	.D(CI2CII0I[3]),
	.Y(CI2CO0Il12)
);
defparam \CI2ClO0l.CI2CO0Il12 .INIT=16'h000E;
// @10:8331
  CFG4 \CI2Cl0lI_ns_0[1]  (
	.A(CI2Cl0lI_Z[1]),
	.B(CI2CI1Ol_Z),
	.C(CI2Cl0lI_ns_0_a4_0_1_Z[1]),
	.D(CI2Cl0lI7),
	.Y(CI2Cl0lI_ns[1])
);
defparam \CI2Cl0lI_ns_0[1] .INIT=16'h00F2;
// @10:8331
  CFG4 \CI2Cl0lI_ns_0_0[3]  (
	.A(N_67),
	.B(CI2Cl0lI_Z[3]),
	.C(CI2Cl0lI7),
	.D(CI2Cl0lI_ns_0_0_a2_0_4[3]),
	.Y(CI2Cl0lI_ns[3])
);
defparam \CI2Cl0lI_ns_0_0[3] .INIT=16'h0F08;
// @10:8331
  CFG4 \CI2Cl0lI_ns_0_0[5]  (
	.A(CI2Cl0lI_ns_0_0_a2_0_1[5]),
	.B(CI2Cl0lI7),
	.C(CI2Cl0lI_Z[5]),
	.D(CI2CO1lI59),
	.Y(CI2Cl0lI_ns[5])
);
defparam \CI2Cl0lI_ns_0_0[5] .INIT=16'h2232;
// @10:2054
  CFG2 \CI2ClIll.CI2ClI0I5_0_a2  (
	.A(N_113),
	.B(CoreAPB3_0_APBmslave0_PADDR[3]),
	.Y(CI2ClI0I5)
);
defparam \CI2ClIll.CI2ClI0I5_0_a2 .INIT=4'h4;
// @10:1669
  CFG2 \CI2CIIll.CI2CII0I21_0_o2  (
	.A(N_113),
	.B(CoreAPB3_0_APBmslave0_PADDR[3]),
	.Y(N_116)
);
defparam \CI2CIIll.CI2CII0I21_0_o2 .INIT=4'h1;
// @10:5239
  CFG2 \CI2ClI0l.CI2CIIIl_4  (
	.A(CI2CllIl_Z),
	.B(CI2CIIIl_Z),
	.Y(CI2CIIIl_4)
);
defparam \CI2ClI0l.CI2CIIIl_4 .INIT=4'hB;
// @10:2561
  CFG2 \CI2COlll.CI2COl0I_3[0]  (
	.A(N_24_mux),
	.B(CI2CII0I[3]),
	.Y(CI2COl0I_3[0])
);
defparam \CI2COlll.CI2COl0I_3[0] .INIT=4'h7;
// @19:83
  CFG4 \CI2ClO0l.CI2CO0Il_6_RNO[0]  (
	.A(CI2ClO0I_Z[2]),
	.B(CI2COl0I63_2),
	.C(N_86),
	.D(N_34_0),
	.Y(N_35_0)
);
defparam \CI2ClO0l.CI2CO0Il_6_RNO[0] .INIT=16'h00BF;
// @10:4293
  CFG4 \CI2ClO0l.CI2CO0Il_6_e2  (
	.A(CI2CO0Il29),
	.B(CI2CI1Ol_Z),
	.C(CI2CO0Il_6_sm0),
	.D(N_119),
	.Y(CI2CO0Il_6_e2)
);
defparam \CI2ClO0l.CI2CO0Il_6_e2 .INIT=16'h0700;
// @10:7055
  CFG3 \CI2CO00l.CI2ClO0I_9_m5s2  (
	.A(CI2Cl0lI_Z[6]),
	.B(CI2COO0I_Z[3]),
	.C(un1_CI2COO0I_2),
	.Y(N_433_2)
);
defparam \CI2CO00l.CI2ClO0I_9_m5s2 .INIT=8'h8F;
// @10:5239
  CFG2 \CI2ClI0l.CI2ClIIl_3  (
	.A(CI2CllIl_Z),
	.B(CI2CIIIl_Z),
	.Y(CI2ClIIl_3)
);
defparam \CI2ClI0l.CI2ClIIl_3 .INIT=4'hE;
// @10:5560
  CFG2 \CI2CI1lI_RNO[1]  (
	.A(N_462),
	.B(CI2CI1lI_Z[0]),
	.Y(N_444_i)
);
defparam \CI2CI1lI_RNO[1] .INIT=4'h4;
// @10:8331
  CFG4 \CI2Cl0lI_RNO[6]  (
	.A(N_67),
	.B(CI2Cl0lI7),
	.C(CI2Cl0lI_Z[3]),
	.D(CI2Cl0lI_ns_i_0_tz_Z[6]),
	.Y(N_510_i)
);
defparam \CI2Cl0lI_RNO[6] .INIT=16'h1013;
// @10:5560
  CFG4 \CI2CI1lI_RNO[5]  (
	.A(N_475),
	.B(N_461),
	.C(CI2CI1lI_Z[5]),
	.D(CI2CII0I[3]),
	.Y(N_452_i)
);
defparam \CI2CI1lI_RNO[5] .INIT=16'h5100;
// @10:5560
  CFG3 \CI2CI1lI_RNO[4]  (
	.A(N_462),
	.B(CI2CI1lI_Z[4]),
	.C(N_468),
	.Y(N_450_i)
);
defparam \CI2CI1lI_RNO[4] .INIT=8'h45;
// @10:5203
  CFG4 CI2CIIIl_RNO (
	.A(N_310),
	.B(un19_CI2CllIl_Z),
	.C(CI2Cl0Ol17),
	.D(un1_CI2CIIIl7_2_Z),
	.Y(un1_CI2CIIIl7_i)
);
defparam CI2CIIIl_RNO.INIT=16'hFDFF;
// @10:5771
  CFG3 \CI2COI0I_3_3[2]  (
	.A(CI2COI0I_3_sn_N_9),
	.B(N_604),
	.C(N_620_1),
	.Y(N_620)
);
defparam \CI2COI0I_3_3[2] .INIT=8'hF8;
// @10:5771
  CFG3 \CI2COI0I_3_3[3]  (
	.A(CI2COI0I_3_sn_N_9),
	.B(N_605),
	.C(N_621_1),
	.Y(N_621)
);
defparam \CI2COI0I_3_3[3] .INIT=8'hF8;
// @10:5771
  CFG4 \CI2COI0I_cnst_0_0[0]  (
	.A(CI2ClO0I_Z[2]),
	.B(CI2ClO0I_Z[1]),
	.C(N_574),
	.D(N_86),
	.Y(CI2COI0I_cnst_0_0_Z[0])
);
defparam \CI2COI0I_cnst_0_0[0] .INIT=16'hF8F0;
// @10:5560
  CFG4 \CI2CI1lI_ns_i_m2[2]  (
	.A(N_460),
	.B(CI2COlIl_Z),
	.C(CI2CI1lI_Z[2]),
	.D(N_463),
	.Y(N_469)
);
defparam \CI2CI1lI_ns_i_m2[2] .INIT=16'hCF8B;
// @10:1993
  CFG4 \CI2ClIll.CI2CIIOl_7_iv_i  (
	.A(CI2COO0I_Z[3]),
	.B(CI2CIIOl_Z),
	.C(PWDATA_i_m_0[7]),
	.D(un1_CI2COl0I39_1_Z),
	.Y(CI2CIIOl_7_iv_i)
);
defparam \CI2ClIll.CI2CIIOl_7_iv_i .INIT=16'h0405;
// @10:2523
  CFG4 \CI2COl0I_RNO[3]  (
	.A(CI2CII0I[3]),
	.B(N_70),
	.C(N_86),
	.D(i5_mux_3),
	.Y(N_106_i)
);
defparam \CI2COl0I_RNO[3] .INIT=16'h757F;
// @10:4616
  CFG4 CI2COOIl_1_sqmuxa (
	.A(un1_CI2CII0I),
	.B(CI2CII0I_Z[7]),
	.C(CI2CllIl_Z),
	.D(un1_CI2COOIl_0_sqmuxa_Z),
	.Y(CI2COOIl_1_sqmuxa_Z)
);
defparam CI2COOIl_1_sqmuxa.INIT=16'h000B;
// @10:5560
  CFG4 \CI2CI1lI_ns_0[0]  (
	.A(N_463),
	.B(N_460),
	.C(CI2COlIl_Z),
	.D(CI2CI1lI_ns_0_1_Z[0]),
	.Y(CI2CI1lI_ns[0])
);
defparam \CI2CI1lI_ns_0[0] .INIT=16'hFF45;
// @10:2076
  CFG4 CI2COlOl_1_sqmuxa (
	.A(CI2CII0I_Z[6]),
	.B(CI2CII0I[3]),
	.C(CI2ClI0I49),
	.D(N_116),
	.Y(CI2COlOl_1_sqmuxa_Z)
);
defparam CI2COlOl_1_sqmuxa.INIT=16'h8000;
// @10:1666
  CFG4 \CI2CIIll.CI2CII0I_9_i_o2[3]  (
	.A(un1_CI2CO0Il_4),
	.B(CI2CII0I_9_i_a2_1_1[3]),
	.C(N_146),
	.D(CI2CII0I_9_i_o2_2[3]),
	.Y(N_153)
);
defparam \CI2CIIll.CI2CII0I_9_i_o2[3] .INIT=16'hFFF8;
// @10:4636
  CFG2 \un1_CI2COOIl_1.CO0  (
	.A(un1_CI2COOIl_0_sqmuxa_Z),
	.B(CI2COOIl_Z[0]),
	.Y(CO0_0)
);
defparam \un1_CI2COOIl_1.CO0 .INIT=4'h8;
// @10:3947
  CFG4 \CI2COO0l.un1_CI2CII0I  (
	.A(CI2COl0I57),
	.B(un1_CI2COl0I45_3_0),
	.C(CI2CII0I[3]),
	.D(CI2COl0I45),
	.Y(un1_CI2CII0I_1)
);
defparam \CI2COO0l.un1_CI2CII0I .INIT=16'hF0E0;
// @19:83
  CFG4 \CI2COIll.CI2CO0Il29_RNI15IF6  (
	.A(CI2CO0Il29),
	.B(i5_mux_2),
	.C(CI2ClO0I_Z[4]),
	.D(i5_mux_1),
	.Y(CI2COI0I_3_sn_N_24_mux)
);
defparam \CI2COIll.CI2CO0Il29_RNI15IF6 .INIT=16'h0A08;
// @10:8331
  CFG4 \CI2Cl0lI_RNO[4]  (
	.A(CI2Cl0lI_ns_i_0_o2_0_Z[4]),
	.B(CI2Cl0lI_Z[4]),
	.C(N_122),
	.D(N_123),
	.Y(N_507_i)
);
defparam \CI2Cl0lI_RNO[4] .INIT=16'h0C0D;
// @10:5560
  CFG4 \CI2CI1lI_RNO[3]  (
	.A(N_475),
	.B(N_483),
	.C(CI2CI1lI_ns_i_1_Z[3]),
	.D(N_487),
	.Y(N_448_i)
);
defparam \CI2CI1lI_RNO[3] .INIT=16'h0001;
// @10:5771
  CFG4 \CI2COI0I_cnst_0_1[0]  (
	.A(N_86),
	.B(CI2ClIOl_Z),
	.C(CI2COI0I_cnst_0_0_Z[0]),
	.D(CI2COI0I125),
	.Y(CI2COI0I_cnst_0_1_Z[0])
);
defparam \CI2COI0I_cnst_0_1[0] .INIT=16'hF4F0;
// @10:5771
  CFG4 \CI2COI0I_cnst_i[1]  (
	.A(N_579),
	.B(N_578),
	.C(CI2ClO0I_Z[2]),
	.D(N_86),
	.Y(N_559)
);
defparam \CI2COI0I_cnst_i[1] .INIT=16'hFEEE;
// @10:1666
  CFG4 \CI2CIIll.CI2CII0I_9[4]  (
	.A(CI2CII0I_8_2[4]),
	.B(CI2Cl0Ol17),
	.C(N_116),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.Y(CI2CII0I_9[4])
);
defparam \CI2CIIll.CI2CII0I_9[4] .INIT=16'hF202;
// @10:4293
  CFG4 \CI2ClO0l.CI2CO0Il_6_enl[1]  (
	.A(CI2COO0I_Z[3]),
	.B(CI2CO0Il_Z[1]),
	.C(CI2CO0Il_6_e2),
	.D(CO0),
	.Y(CI2CO0Il_6[1])
);
defparam \CI2ClO0l.CI2CO0Il_6_enl[1] .INIT=16'h3ACA;
// @10:4293
  CFG4 \CI2ClO0l.CI2CO0Il_6_enl[2]  (
	.A(CI2COO0I_Z[3]),
	.B(CI2CO0Il_Z[2]),
	.C(CI2CO0Il_6_e2),
	.D(CO1),
	.Y(CI2CO0Il_6[2])
);
defparam \CI2ClO0l.CI2CO0Il_6_enl[2] .INIT=16'h3ACA;
// @10:2076
  CFG4 \CI2ClIll.CI2ClIOl_10_0  (
	.A(CI2CllOl_Z),
	.B(CI2ClIOl_Z),
	.C(CI2ClI0I_2_sqmuxa_Z),
	.D(CI2ClIOl_1_sqmuxa_2_0),
	.Y(N_595)
);
defparam \CI2ClIll.CI2ClIOl_10_0 .INIT=16'hAAAC;
// @10:2045
  CFG4 un1_CI2ClI0I_2_sqmuxa (
	.A(CI2ClI0I_1_sqmuxa_1_Z),
	.B(CI2ClI0I_2_sqmuxa_Z),
	.C(CI2CII0I_Z[6]),
	.D(CI2ClI0I5),
	.Y(un1_CI2ClI0I_2_sqmuxa_Z)
);
defparam un1_CI2ClI0I_2_sqmuxa.INIT=16'hFFEA;
// @10:3854
  CFG3 un1_CI2Cl0Ol19_1 (
	.A(un1_CI2CII0I_1),
	.B(CI2Cl0Ol17),
	.C(N_62),
	.Y(un1_CI2Cl0Ol19_1_Z)
);
defparam un1_CI2Cl0Ol19_1.INIT=8'h01;
// @10:4636
  CFG2 \un1_CI2COOIl_1.CO1  (
	.A(CO0_0),
	.B(CI2COOIl_Z[1]),
	.Y(CO1_1)
);
defparam \un1_CI2COOIl_1.CO1 .INIT=4'h8;
// @10:4596
  CFG3 \CI2COI0l.CI2COOIl_18[0]  (
	.A(un2_CI2CllIl_4_Z),
	.B(CI2COOIl_Z[0]),
	.C(un1_CI2COOIl_0_sqmuxa_Z),
	.Y(CI2COOIl_18[0])
);
defparam \CI2COI0l.CI2COOIl_18[0] .INIT=8'h14;
// @10:5560
  CFG4 \CI2CIl0l.CI2Cl1Il8_i  (
	.A(CI2CII0I_Z[6]),
	.B(un1_CI2CI1lI_2),
	.C(un1_CI2CII0I_0),
	.D(un1_CI2COl0I50),
	.Y(CI2Cl1Il8_i)
);
defparam \CI2CIl0l.CI2Cl1Il8_i .INIT=16'h5777;
// @10:1993
  CFG4 \CI2ClIll.CI2COIOl_10_iv_i  (
	.A(un1_CI2COl0I39),
	.B(CI2COIOl_Z),
	.C(CI2COIOl_10_iv_2),
	.D(un1_CI2CIIOl_1_sqmuxa_Z[0]),
	.Y(CI2COIOl_10_iv_i)
);
defparam \CI2ClIll.CI2COIOl_10_iv_i .INIT=16'h0D0F;
// @10:2523
  CFG4 \CI2COl0I_RNO[4]  (
	.A(CI2ClO0I_Z[3]),
	.B(N_72_2),
	.C(CI2ClO0I_Z[4]),
	.D(CI2CII0I[3]),
	.Y(N_105_i)
);
defparam \CI2COl0I_RNO[4] .INIT=16'h32FF;
// @10:7015
  CFG4 \CI2CO00l.CI2ClO0I20_RNI5M9K41  (
	.A(CI2Cl1Ol_Z),
	.B(CI2ClO0I20),
	.C(CI2ClO0I_2_sqmuxa_2_Z),
	.D(un1_CI2COO0I_fc),
	.Y(un1_CI2Cl01I_1_sqmuxa_i)
);
defparam \CI2CO00l.CI2ClO0I20_RNI5M9K41 .INIT=16'hCF8A;
// @10:5771
  CFG3 \CI2COI0I_cnst_0[0]  (
	.A(N_30_0),
	.B(N_576_1),
	.C(CI2COI0I_cnst_0_1_Z[0]),
	.Y(CI2COI0I_cnst[0])
);
defparam \CI2COI0I_cnst_0[0] .INIT=8'hF8;
// @10:2076
  CFG4 \CI2ClIll.CI2ClIOl_10_u  (
	.A(CI2COO0I_Z[3]),
	.B(CI2CII0I[3]),
	.C(un1_CI2COl0I39),
	.D(N_595),
	.Y(CI2ClIOl_10)
);
defparam \CI2ClIll.CI2ClIOl_10_u .INIT=16'hFF40;
// @10:7055
  CFG3 \CI2CO00l.CI2ClO0I_9_m6_1[3]  (
	.A(N_433),
	.B(CI2ClIOl_Z),
	.C(N_62),
	.Y(CI2ClO0I_9_m6_1[3])
);
defparam \CI2CO00l.CI2ClO0I_9_m6_1[3] .INIT=8'h51;
// @10:4596
  CFG3 \CI2COI0l.CI2COOIl_18[1]  (
	.A(un2_CI2CllIl_4_Z),
	.B(CI2COOIl_Z[1]),
	.C(CO0_0),
	.Y(CI2COOIl_18[1])
);
defparam \CI2COI0l.CI2COOIl_18[1] .INIT=8'h14;
// @10:4293
  CFG4 \CI2ClO0l.CI2CO0Il_6[0]  (
	.A(CI2CO0Il_6_sm0),
	.B(N_119),
	.C(N_35_0),
	.D(CI2CO0Il12),
	.Y(CI2CO0Il_6_m2[0])
);
defparam \CI2ClO0l.CI2CO0Il_6[0] .INIT=16'hAAFE;
// @10:5771
  CFG4 \CI2COI0I_3_4[2]  (
	.A(N_615),
	.B(CI2COI0I_3_sn_N_15),
	.C(N_582),
	.D(CI2COI0I_cnst_0_1_Z[2]),
	.Y(N_627)
);
defparam \CI2COI0I_3_4[2] .INIT=16'hBBB8;
// @10:5771
  CFG4 \CI2COI0I_3_4[3]  (
	.A(CI2COI0I_3_sn_N_7),
	.B(CI2COI0I_3_2_0_Z[3]),
	.C(CI2COI0I_3_sn_N_15),
	.D(N_569),
	.Y(N_628)
);
defparam \CI2COI0I_3_4[3] .INIT=16'h808F;
// @10:5771
  CFG4 \CI2COI0I_3_4_2[1]  (
	.A(N_615),
	.B(CI2COI0I_3_sn_N_15),
	.C(COREI2C_0_0_SDAO[0]),
	.D(CI2COI0I_3_sn_N_7),
	.Y(N_626_2)
);
defparam \CI2COI0I_3_4_2[1] .INIT=16'h88C8;
// @10:5771
  CFG4 \CI2COI0I_3_4_2[0]  (
	.A(CI2CllOl_Z),
	.B(COREI2C_0_0_SDAO[0]),
	.C(CI2COI0I_3_sn_N_15),
	.D(CI2COI0I_3_sn_N_7),
	.Y(N_625_2)
);
defparam \CI2COI0I_3_4_2[0] .INIT=16'hA030;
// @10:5560
  CFG3 \CI2CI1lI_RNO[2]  (
	.A(CI2CI1lI_Z[1]),
	.B(N_469),
	.C(N_475),
	.Y(N_446_i)
);
defparam \CI2CI1lI_RNO[2] .INIT=8'h0B;
// @10:1638
  CFG3 \CI2CII0I_RNO[3]  (
	.A(N_116),
	.B(N_153),
	.C(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.Y(N_130_i)
);
defparam \CI2CII0I_RNO[3] .INIT=8'hE4;
// @10:4596
  CFG3 \CI2COI0l.CI2COOIl_18[2]  (
	.A(un2_CI2CllIl_4_Z),
	.B(CI2COOIl_Z[2]),
	.C(CO1_1),
	.Y(CI2COOIl_18[2])
);
defparam \CI2COI0l.CI2COOIl_18[2] .INIT=8'h14;
// @10:5771
  CFG4 \CI2COI0I_3[4]  (
	.A(CI2COI0I_3_sn_N_24_mux),
	.B(N_622),
	.C(N_563),
	.D(CI2COI0I_3_sn_N_15),
	.Y(CI2COI0I_3_Z[4])
);
defparam \CI2COI0I_3[4] .INIT=16'hDD8D;
// @10:3818
  CFG4 CI2Cl0Ol_2_sqmuxa_i (
	.A(un1_CI2CII0I_1_3),
	.B(un1_seradr0_1),
	.C(un1_CI2COl0I45_1),
	.D(un1_CI2Cl0Ol19_1_Z),
	.Y(CI2Cl0Ol_2_sqmuxa_i_Z)
);
defparam CI2Cl0Ol_2_sqmuxa_i.INIT=16'h80FF;
// @10:4293
  CFG4 \CI2ClO0l.CI2CO0Il_6_enl[0]  (
	.A(CI2CI1Ol_Z),
	.B(CI2CO0Il_Z[0]),
	.C(CI2CO0Il_6_m2[0]),
	.D(CI2CO0Il_6_e2),
	.Y(CI2CO0Il_6[0])
);
defparam \CI2ClO0l.CI2CO0Il_6_enl[0] .INIT=16'h66F0;
// @10:4293
  CFG4 \CI2ClO0l.CI2CO0Il_6_enl[3]  (
	.A(CI2CO0Il_6_e2),
	.B(CI2CO0Il_6_m2[0]),
	.C(CI2CO0Il_Z[3]),
	.D(CO2),
	.Y(CI2CO0Il_6[3])
);
defparam \CI2ClO0l.CI2CO0Il_6_enl[3] .INIT=16'h4EE4;
// @10:4596
  CFG4 \CI2COI0l.CI2COOIl_18[3]  (
	.A(CI2COOIl_Z[3]),
	.B(CI2COOIl_Z[2]),
	.C(CO1_1),
	.D(un2_CI2CllIl_4_Z),
	.Y(CI2COOIl_18[3])
);
defparam \CI2COI0l.CI2COOIl_18[3] .INIT=16'h006A;
// @10:5771
  CFG3 \CI2COI0I_3_4[1]  (
	.A(CI2COI0I_3_sn_N_15),
	.B(N_559),
	.C(N_626_2),
	.Y(N_626)
);
defparam \CI2COI0I_3_4[1] .INIT=8'hF1;
// @10:7055
  CFG4 \CI2CO00l.CI2ClO0I_9_m4[3]  (
	.A(un1_CI2COO0I_2),
	.B(N_628),
	.C(CI2COI0I_3_sn_N_24_mux),
	.D(N_621),
	.Y(CI2ClO0I_9_m4[3])
);
defparam \CI2CO00l.CI2ClO0I_9_m4[3] .INIT=16'h5404;
// @10:7055
  CFG4 \CI2CO00l.CI2ClO0I_9_m5[2]  (
	.A(un1_CI2COO0I_2),
	.B(N_627),
	.C(CI2COI0I_3_sn_N_24_mux),
	.D(N_620),
	.Y(CI2ClO0I_9_m5[2])
);
defparam \CI2CO00l.CI2ClO0I_9_m5[2] .INIT=16'h5404;
// @10:7055
  CFG3 \CI2CO00l.CI2ClO0I_9_m5[4]  (
	.A(N_433_2),
	.B(CI2COI0I_3_Z[4]),
	.C(CI2COO0I_Z[3]),
	.Y(CI2ClO0I_9_m5[4])
);
defparam \CI2CO00l.CI2ClO0I_9_m5[4] .INIT=8'h5D;
// @10:5771
  CFG3 \CI2COI0I_3_4[0]  (
	.A(CI2COI0I_cnst[0]),
	.B(CI2COI0I_3_sn_N_15),
	.C(N_625_2),
	.Y(N_625)
);
defparam \CI2COI0I_3_4[0] .INIT=8'hF2;
// @10:7055
  CFG4 \CI2CO00l.CI2ClO0I_9_m4[1]  (
	.A(un1_CI2COO0I_2),
	.B(N_626),
	.C(N_619),
	.D(CI2COI0I_3_sn_N_24_mux),
	.Y(CI2ClO0I_9_m4[1])
);
defparam \CI2CO00l.CI2ClO0I_9_m4[1] .INIT=16'h5044;
// @10:7055
  CFG4 \CI2CO00l.CI2ClO0I_9_1[2]  (
	.A(CI2ClO0I_9_ss0),
	.B(un1_CI2ClO0I44_Z),
	.C(N_433),
	.D(CI2ClO0I_9_m5[2]),
	.Y(CI2ClO0I_9_1[2])
);
defparam \CI2CO00l.CI2ClO0I_9_1[2] .INIT=16'h3202;
// @10:7055
  CFG4 \CI2CO00l.CI2ClO0I_9_m6_2[3]  (
	.A(CI2ClO0I_0_sqmuxa_Z),
	.B(CI2ClO0I_9_m4[3]),
	.C(N_433_2),
	.D(N_433),
	.Y(CI2ClO0I_9_m6_2[3])
);
defparam \CI2CO00l.CI2ClO0I_9_m6_2[3] .INIT=16'hC500;
// @10:7055
  CFG4 \CI2CO00l.CI2ClO0I_9_1[4]  (
	.A(un1_CI2ClO0I44_Z),
	.B(CI2ClO0I_9_sm0),
	.C(N_433),
	.D(CI2ClO0I_9_m5[4]),
	.Y(CI2ClO0I_9_1[4])
);
defparam \CI2CO00l.CI2ClO0I_9_1[4] .INIT=16'h5404;
// @10:7055
  CFG4 \CI2CO00l.CI2ClO0I_9_m5[0]  (
	.A(un1_CI2COO0I_2),
	.B(N_625),
	.C(N_618),
	.D(CI2COI0I_3_sn_N_24_mux),
	.Y(CI2ClO0I_9_m5[0])
);
defparam \CI2CO00l.CI2ClO0I_9_m5[0] .INIT=16'hFAEE;
// @10:7055
  CFG3 \CI2CO00l.CI2ClO0I_9[2]  (
	.A(un1_CI2ClO0I44_Z),
	.B(CI2ClO0I_9_1[2]),
	.C(CI2Cl0lI_Z[4]),
	.Y(CI2ClO0I_9[2])
);
defparam \CI2CO00l.CI2ClO0I_9[2] .INIT=8'hEC;
// @10:7055
  CFG3 \CI2CO00l.CI2ClO0I_9[4]  (
	.A(un1_CI2ClO0I44_Z),
	.B(CI2ClO0I_9_1[4]),
	.C(CI2Cl0lI_Z[4]),
	.Y(CI2ClO0I_9[4])
);
defparam \CI2CO00l.CI2ClO0I_9[4] .INIT=8'hEC;
// @10:7055
  CFG4 \CI2CO00l.CI2ClO0I_9[3]  (
	.A(CI2Cl0lI_Z[4]),
	.B(un1_CI2ClO0I44_Z),
	.C(CI2ClO0I_9_m6_1[3]),
	.D(CI2ClO0I_9_m6_2[3]),
	.Y(CI2ClO0I_9[3])
);
defparam \CI2CO00l.CI2ClO0I_9[3] .INIT=16'hBBB8;
// @10:7055
  CFG4 \CI2CO00l.CI2ClO0I_9_1[0]  (
	.A(un1_CI2ClO0I44_Z),
	.B(CI2ClO0I_9_sm0),
	.C(N_433),
	.D(CI2ClO0I_9_m5[0]),
	.Y(CI2ClO0I_9_1[0])
);
defparam \CI2CO00l.CI2ClO0I_9_1[0] .INIT=16'h5101;
// @10:7055
  CFG3 \CI2CO00l.CI2ClO0I_9[0]  (
	.A(un1_CI2ClO0I44_Z),
	.B(CI2ClO0I_9_1[0]),
	.C(CI2Cl0lI_Z[4]),
	.Y(CI2ClO0I_9[0])
);
defparam \CI2CO00l.CI2ClO0I_9[0] .INIT=8'hEC;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREI2CREAL_Z4 */

module COREI2C_Z3 (
  COREI2C_0_0_SDAO_i_0,
  COREI2C_0_0_SCLO_i_0,
  CI2CII0I_0,
  CoreAPB3_0_APBmslave0_PRDATA,
  CoreAPB3_0_APBmslave0_PADDR,
  CoreAPB3_0_APBmslave0_PWDATA,
  BIBUF_COREI2C_0_0_SCL_IO_Y,
  BIBUF_COREI2C_0_0_SDA_IO_Y,
  CoreAPB3_0_APBmslave0_PSELx,
  CoreAPB3_0_APBmslave0_PWRITE,
  CoreAPB3_0_APBmslave0_PENABLE,
  un13_PSELi_1,
  GL0_INST,
  MSS_HPMS_READY_int
)
;
output COREI2C_0_0_SDAO_i_0 ;
output COREI2C_0_0_SCLO_i_0 ;
output CI2CII0I_0 ;
output [7:0] CoreAPB3_0_APBmslave0_PRDATA ;
input [8:0] CoreAPB3_0_APBmslave0_PADDR ;
input [7:0] CoreAPB3_0_APBmslave0_PWDATA ;
input BIBUF_COREI2C_0_0_SCL_IO_Y ;
input BIBUF_COREI2C_0_0_SDA_IO_Y ;
input CoreAPB3_0_APBmslave0_PSELx ;
input CoreAPB3_0_APBmslave0_PWRITE ;
input CoreAPB3_0_APBmslave0_PENABLE ;
output un13_PSELi_1 ;
input GL0_INST ;
input MSS_HPMS_READY_int ;
wire COREI2C_0_0_SDAO_i_0 ;
wire COREI2C_0_0_SCLO_i_0 ;
wire CI2CII0I_0 ;
wire BIBUF_COREI2C_0_0_SCL_IO_Y ;
wire BIBUF_COREI2C_0_0_SDA_IO_Y ;
wire CoreAPB3_0_APBmslave0_PSELx ;
wire CoreAPB3_0_APBmslave0_PWRITE ;
wire CoreAPB3_0_APBmslave0_PENABLE ;
wire un13_PSELi_1 ;
wire GL0_INST ;
wire MSS_HPMS_READY_int ;
wire [7:0] CI2CO1;
wire [2:0] PRDATA_1_Z;
wire [0:0] PRDATA_0_Z;
wire [2:0] CI2ClI0I;
wire [2:0] CI2CII0I;
wire VCC ;
wire CI2CO15 ;
wire GND ;
wire CI2CO15_0 ;
wire CI2CO15_3 ;
wire un13_PSELi ;
wire N_676 ;
wire N_677 ;
wire N_674 ;
wire N_675 ;
wire N_673 ;
// @11:610
  SLE \CI2ClOI.genblk1.CI2CO1[7]  (
	.Q(CI2CO1[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CI2CO15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:610
  SLE \CI2ClOI.genblk1.CI2CO1[6]  (
	.Q(CI2CO1[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CI2CO15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:610
  SLE \CI2ClOI.genblk1.CI2CO1[5]  (
	.Q(CI2CO1[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CI2CO15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:610
  SLE \CI2ClOI.genblk1.CI2CO1[4]  (
	.Q(CI2CO1[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CI2CO15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:610
  SLE \CI2ClOI.genblk1.CI2CO1[3]  (
	.Q(CI2CO1[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CI2CO15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:610
  SLE \CI2ClOI.genblk1.CI2CO1[2]  (
	.Q(CI2CO1[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CI2CO15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:610
  SLE \CI2ClOI.genblk1.CI2CO1[1]  (
	.Q(CI2CO1[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CI2CO15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:610
  SLE \CI2ClOI.genblk1.CI2CO1[0]  (
	.Q(CI2CO1[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CI2CO15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1228
  CFG4 \PRDATA[0]  (
	.A(CI2CO1[0]),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(PRDATA_1_Z[0]),
	.D(PRDATA_0_Z[0]),
	.Y(CoreAPB3_0_APBmslave0_PRDATA[0])
);
defparam \PRDATA[0] .INIT=16'h0B00;
// @11:1228
  CFG4 \PRDATA_1[0]  (
	.A(CI2ClI0I[0]),
	.B(CI2CII0I[0]),
	.C(CoreAPB3_0_APBmslave0_PADDR[3]),
	.D(CoreAPB3_0_APBmslave0_PADDR[2]),
	.Y(PRDATA_1_Z[0])
);
defparam \PRDATA_1[0] .INIT=16'h0F53;
// @11:1228
  CFG4 \PRDATA[2]  (
	.A(CI2CO1[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(PRDATA_1_Z[2]),
	.D(PRDATA_0_Z[0]),
	.Y(CoreAPB3_0_APBmslave0_PRDATA[2])
);
defparam \PRDATA[2] .INIT=16'h0B00;
// @11:1228
  CFG4 \PRDATA_1[2]  (
	.A(CI2ClI0I[2]),
	.B(CI2CII0I[2]),
	.C(CoreAPB3_0_APBmslave0_PADDR[3]),
	.D(CoreAPB3_0_APBmslave0_PADDR[2]),
	.Y(PRDATA_1_Z[2])
);
defparam \PRDATA_1[2] .INIT=16'h0F53;
// @11:1228
  CFG4 \PRDATA[1]  (
	.A(CI2CO1[1]),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(PRDATA_1_Z[1]),
	.D(PRDATA_0_Z[0]),
	.Y(CoreAPB3_0_APBmslave0_PRDATA[1])
);
defparam \PRDATA[1] .INIT=16'h0B00;
// @11:1228
  CFG4 \PRDATA_1[1]  (
	.A(CI2ClI0I[1]),
	.B(CI2CII0I[1]),
	.C(CoreAPB3_0_APBmslave0_PADDR[3]),
	.D(CoreAPB3_0_APBmslave0_PADDR[2]),
	.Y(PRDATA_1_Z[1])
);
defparam \PRDATA_1[1] .INIT=16'h0F53;
// @11:641
  CFG2 \CI2ClOI.genblk1.CI2COII.CI2CO15_0  (
	.A(CoreAPB3_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[1]),
	.Y(CI2CO15_0)
);
defparam \CI2ClOI.genblk1.CI2COII.CI2CO15_0 .INIT=4'h1;
// @11:1202
  CFG2 \CI2CllI[0].un13_PSELi_1  (
	.A(CoreAPB3_0_APBmslave0_PADDR[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[6]),
	.Y(un13_PSELi_1)
);
defparam \CI2CllI[0].un13_PSELi_1 .INIT=4'h1;
// @11:641
  CFG4 \CI2ClOI.genblk1.CI2COII.CI2CO15_3  (
	.A(CoreAPB3_0_APBmslave0_PENABLE),
	.B(CoreAPB3_0_APBmslave0_PWRITE),
	.C(CoreAPB3_0_APBmslave0_PADDR[0]),
	.D(CoreAPB3_0_APBmslave0_PADDR[2]),
	.Y(CI2CO15_3)
);
defparam \CI2ClOI.genblk1.CI2COII.CI2CO15_3 .INIT=16'h0800;
// @11:1202
  CFG3 \CI2CllI[0].un13_PSELi  (
	.A(CoreAPB3_0_APBmslave0_PADDR[8]),
	.B(CoreAPB3_0_APBmslave0_PADDR[7]),
	.C(un13_PSELi_1),
	.Y(un13_PSELi)
);
defparam \CI2CllI[0].un13_PSELi .INIT=8'h10;
// @11:1228
  CFG4 \PRDATA_0[0]  (
	.A(CoreAPB3_0_APBmslave0_PADDR[0]),
	.B(un13_PSELi),
	.C(CoreAPB3_0_APBmslave0_PADDR[1]),
	.D(CoreAPB3_0_APBmslave0_PADDR[4]),
	.Y(PRDATA_0_Z[0])
);
defparam \PRDATA_0[0] .INIT=16'h0004;
// @11:641
  CFG4 \CI2ClOI.genblk1.CI2COII.CI2CO15  (
	.A(CI2CO15_0),
	.B(CoreAPB3_0_APBmslave0_PADDR[3]),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(CI2CO15_3),
	.Y(CI2CO15)
);
defparam \CI2ClOI.genblk1.CI2COII.CI2CO15 .INIT=16'h8000;
// @11:1228
  CFG2 \PRDATA[6]  (
	.A(PRDATA_0_Z[0]),
	.B(N_676),
	.Y(CoreAPB3_0_APBmslave0_PRDATA[6])
);
defparam \PRDATA[6] .INIT=4'h8;
// @11:1228
  CFG2 \PRDATA[7]  (
	.A(PRDATA_0_Z[0]),
	.B(N_677),
	.Y(CoreAPB3_0_APBmslave0_PRDATA[7])
);
defparam \PRDATA[7] .INIT=4'h8;
// @11:1228
  CFG2 \PRDATA[4]  (
	.A(PRDATA_0_Z[0]),
	.B(N_674),
	.Y(CoreAPB3_0_APBmslave0_PRDATA[4])
);
defparam \PRDATA[4] .INIT=4'h8;
// @11:1228
  CFG2 \PRDATA[5]  (
	.A(PRDATA_0_Z[0]),
	.B(N_675),
	.Y(CoreAPB3_0_APBmslave0_PRDATA[5])
);
defparam \PRDATA[5] .INIT=4'h8;
// @11:1228
  CFG2 \PRDATA[3]  (
	.A(PRDATA_0_Z[0]),
	.B(N_673),
	.Y(CoreAPB3_0_APBmslave0_PRDATA[3])
);
defparam \PRDATA[3] .INIT=4'h8;
// @11:997
  COREI2CREAL_Z4 \CI2CIlI[0].ui2c  (
	.CI2CO1(CI2CO1[7:0]),
	.CoreAPB3_0_APBmslave0_PADDR(CoreAPB3_0_APBmslave0_PADDR[4:0]),
	.CoreAPB3_0_APBmslave0_PWDATA(CoreAPB3_0_APBmslave0_PWDATA[7:0]),
	.CI2CII0I({CI2CII0I_0, CI2CII0I[2:0]}),
	.CI2ClI0I(CI2ClI0I[2:0]),
	.COREI2C_0_0_SCLO_i_0(COREI2C_0_0_SCLO_i_0),
	.COREI2C_0_0_SDAO_i_0(COREI2C_0_0_SDAO_i_0),
	.un13_PSELi(un13_PSELi),
	.CoreAPB3_0_APBmslave0_PSELx(CoreAPB3_0_APBmslave0_PSELx),
	.CoreAPB3_0_APBmslave0_PWRITE(CoreAPB3_0_APBmslave0_PWRITE),
	.CoreAPB3_0_APBmslave0_PENABLE(CoreAPB3_0_APBmslave0_PENABLE),
	.BIBUF_COREI2C_0_0_SDA_IO_Y(BIBUF_COREI2C_0_0_SDA_IO_Y),
	.BIBUF_COREI2C_0_0_SCL_IO_Y(BIBUF_COREI2C_0_0_SCL_IO_Y),
	.N_674(N_674),
	.N_676(N_676),
	.N_675(N_675),
	.N_673(N_673),
	.N_677(N_677),
	.GL0_INST(GL0_INST),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREI2C_Z3 */

module CoreResetP_Z5 (
  POWER_ON_RESET_N,
  MSS_RESET_N_M2F,
  GL0_INST,
  FIC_2_APB_M_PRESET_N,
  MSS_HPMS_READY_int_1z
)
;
input POWER_ON_RESET_N ;
input MSS_RESET_N_M2F ;
input GL0_INST ;
input FIC_2_APB_M_PRESET_N ;
output MSS_HPMS_READY_int_1z ;
wire POWER_ON_RESET_N ;
wire MSS_RESET_N_M2F ;
wire GL0_INST ;
wire FIC_2_APB_M_PRESET_N ;
wire MSS_HPMS_READY_int_1z ;
wire MSS_HPMS_READY_int_0 ;
wire FIC_2_APB_M_PRESET_N_q1_Z ;
wire VCC ;
wire GND ;
wire RESET_N_M2F_q1_Z ;
wire POWER_ON_RESET_N_q1_Z ;
wire FIC_2_APB_M_PRESET_N_clk_base_Z ;
wire RESET_N_M2F_clk_base_Z ;
wire POWER_ON_RESET_N_clk_base_Z ;
wire MSS_HPMS_READY_int_4_Z ;
wire mss_ready_state_Z ;
wire mss_ready_select_Z ;
wire mss_ready_select6_Z ;
wire N_462 ;
wire N_461 ;
wire N_460 ;
wire N_459 ;
wire N_458 ;
wire N_457 ;
wire N_456 ;
wire N_455 ;
wire N_454 ;
wire N_453 ;
wire N_452 ;
wire N_451 ;
wire N_450 ;
wire N_449 ;
wire N_448 ;
wire N_447 ;
wire N_446 ;
wire N_445 ;
wire N_444 ;
wire N_443 ;
wire N_442 ;
wire N_441 ;
wire N_440 ;
wire N_439 ;
wire N_438 ;
wire N_437 ;
wire N_436 ;
wire N_435 ;
wire N_434 ;
wire N_433 ;
wire N_432 ;
wire N_431 ;
wire N_430 ;
wire N_429 ;
wire N_428 ;
wire N_3 ;
wire N_2 ;
wire N_218 ;
wire N_217 ;
wire N_216 ;
wire N_215 ;
wire N_214 ;
wire N_213 ;
wire N_212 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
  CLKINT MSS_HPMS_READY_int_RNI800K4 (
	.Y(MSS_HPMS_READY_int_1z),
	.A(MSS_HPMS_READY_int_0)
);
// @14:526
  SLE FIC_2_APB_M_PRESET_N_q1 (
	.Q(FIC_2_APB_M_PRESET_N_q1_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:511
  SLE RESET_N_M2F_q1 (
	.Q(RESET_N_M2F_q1_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:496
  SLE POWER_ON_RESET_N_q1 (
	.Q(POWER_ON_RESET_N_q1_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:526
  SLE FIC_2_APB_M_PRESET_N_clk_base (
	.Q(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N),
	.CLK(GL0_INST),
	.D(FIC_2_APB_M_PRESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:511
  SLE RESET_N_M2F_clk_base (
	.Q(RESET_N_M2F_clk_base_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(GL0_INST),
	.D(RESET_N_M2F_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:496
  SLE POWER_ON_RESET_N_clk_base (
	.Q(POWER_ON_RESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(GL0_INST),
	.D(POWER_ON_RESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:565
  SLE MSS_HPMS_READY_int (
	.Q(MSS_HPMS_READY_int_0),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(GL0_INST),
	.D(MSS_HPMS_READY_int_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:545
  SLE mss_ready_state (
	.Q(mss_ready_state_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(RESET_N_M2F_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:545
  SLE mss_ready_select (
	.Q(mss_ready_select_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(mss_ready_select6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:558
  CFG2 mss_ready_select6 (
	.A(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.B(mss_ready_state_Z),
	.Y(mss_ready_select6_Z)
);
defparam mss_ready_select6.INIT=4'h8;
// @14:573
  CFG3 MSS_HPMS_READY_int_4 (
	.A(mss_ready_select_Z),
	.B(RESET_N_M2F_clk_base_Z),
	.C(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.Y(MSS_HPMS_READY_int_4_Z)
);
defparam MSS_HPMS_READY_int_4.INIT=8'hE0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreResetP_Z5 */

module TEMP_sb_FABOSC_0_OSC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @7:26
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TEMP_sb_FABOSC_0_OSC */

module TEMP_sb_MSS (
  TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  CI2CII0I_0,
  CoreAPB3_0_APBmslave0_PWDATA,
  TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR,
  CoreAPB3_0_APBmslave0_PADDR,
  GL0_INST,
  LOCK,
  MSS_RESET_N_M2F,
  CoreAPB3_0_APBmslave0_PWRITE,
  TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx,
  CoreAPB3_0_APBmslave0_PENABLE,
  FIC_2_APB_M_PRESET_N,
  I2C_1_SCL,
  I2C_1_SDA,
  MMUART_0_RXD,
  MMUART_0_TXD
)
;
input [7:0] TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input CI2CII0I_0 ;
output [7:0] CoreAPB3_0_APBmslave0_PWDATA ;
output [15:12] TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR ;
output [8:0] CoreAPB3_0_APBmslave0_PADDR ;
input GL0_INST ;
input LOCK ;
output MSS_RESET_N_M2F ;
output CoreAPB3_0_APBmslave0_PWRITE ;
output TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
output CoreAPB3_0_APBmslave0_PENABLE ;
output FIC_2_APB_M_PRESET_N ;
inout I2C_1_SCL /* synthesis syn_tristate = 1 */ ;
inout I2C_1_SDA /* synthesis syn_tristate = 1 */ ;
input MMUART_0_RXD ;
output MMUART_0_TXD ;
wire CI2CII0I_0 ;
wire GL0_INST ;
wire LOCK ;
wire MSS_RESET_N_M2F ;
wire CoreAPB3_0_APBmslave0_PWRITE ;
wire TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire CoreAPB3_0_APBmslave0_PENABLE ;
wire FIC_2_APB_M_PRESET_N ;
wire I2C_1_SCL ;
wire I2C_1_SDA ;
wire MMUART_0_RXD ;
wire MMUART_0_TXD ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:9] FIC_0_APB_M_PADDR;
wire [1:0] F_HM0_SIZE;
wire [31:8] FIC_0_APB_M_PWDATA;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire MSS_ADLIB_INST_MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MSS_ADLIB_INST_MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART_0_RXD_PAD_Y ;
wire I2C_1_SDA_PAD_Y ;
wire MSS_ADLIB_INST_I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MSS_ADLIB_INST_I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire I2C_1_SCL_PAD_Y ;
wire MSS_ADLIB_INST_I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire MSS_ADLIB_INST_I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire F_HM0_TRANS1 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire USBC_XCLK_OE ;
// @9:268
  TRIBUFF MMUART_0_TXD_PAD (
	.PAD(MMUART_0_TXD),
	.D(MSS_ADLIB_INST_MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.E(MSS_ADLIB_INST_MMUART0_TXD_USBC_DIR_MGPIO27B_OE)
);
// @9:260
  INBUF MMUART_0_RXD_PAD (
	.Y(MMUART_0_RXD_PAD_Y),
	.PAD(MMUART_0_RXD)
);
// @9:249
  BIBUF I2C_1_SDA_PAD (
	.Y(I2C_1_SDA_PAD_Y),
	.PAD(I2C_1_SDA),
	.D(MSS_ADLIB_INST_I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.E(MSS_ADLIB_INST_I2C1_SDA_USBA_DATA3_MGPIO0A_OE)
);
// @9:238
  BIBUF I2C_1_SCL_PAD (
	.Y(I2C_1_SCL_PAD_Y),
	.PAD(I2C_1_SCL),
	.D(MSS_ADLIB_INST_I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.E(MSS_ADLIB_INST_I2C1_SCL_USBA_DATA4_MGPIO1A_OE)
);
//@18:713
// @9:284
  MSS_005 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({FIC_0_APB_M_PADDR[31:16], TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15:12], FIC_0_APB_M_PADDR[11:9], CoreAPB3_0_APBmslave0_PADDR[8:0]}),
	.F_HM0_ENABLE(CoreAPB3_0_APBmslave0_PENABLE),
	.F_HM0_SEL(TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA({FIC_0_APB_M_PWDATA[31:8], CoreAPB3_0_APBmslave0_PWDATA[7:0]}),
	.F_HM0_WRITE(CoreAPB3_0_APBmslave0_PWRITE),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART0_TXD_MGPIO27B_H2F_A),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CI2CII0I_0}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7:0]}),
	.F_HM0_READY(VCC),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(VCC),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(GL0_INST),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(I2C_1_SCL_PAD_Y),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(I2C_1_SDA_PAD_Y),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(MMUART_0_RXD_PAD_Y),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(MSS_ADLIB_INST_I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(MSS_ADLIB_INST_I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MSS_ADLIB_INST_MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(MSS_ADLIB_INST_I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(MSS_ADLIB_INST_I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MSS_ADLIB_INST_MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000003612000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001004000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33D00809000608EC0000003FFFFE400000000000010000000000F01C000001FE5BC4010842108421000001FE34001FF8000000480000000020091007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=100.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TEMP_sb_MSS */

module TEMP_sb (
  GPIO_OUT_c,
  MMUART_0_TXD,
  MMUART_0_RXD,
  I2C_1_SDA,
  I2C_1_SCL,
  GPIO_IN_c,
  GPIO_IN_0_c,
  DEVRST_N,
  COREI2C_0_0_SCL_IO,
  COREI2C_0_0_SDA_IO
)
;
output [1:0] GPIO_OUT_c ;
output MMUART_0_TXD ;
input MMUART_0_RXD ;
inout I2C_1_SDA /* synthesis syn_tristate = 1 */ ;
inout I2C_1_SCL /* synthesis syn_tristate = 1 */ ;
input GPIO_IN_c ;
input GPIO_IN_0_c ;
input DEVRST_N ;
inout COREI2C_0_0_SCL_IO /* synthesis syn_tristate = 1 */ ;
inout COREI2C_0_0_SDA_IO /* synthesis syn_tristate = 1 */ ;
wire MMUART_0_TXD ;
wire MMUART_0_RXD ;
wire I2C_1_SDA ;
wire I2C_1_SCL ;
wire GPIO_IN_c ;
wire GPIO_IN_0_c ;
wire DEVRST_N ;
wire COREI2C_0_0_SCL_IO ;
wire COREI2C_0_0_SDA_IO ;
wire [0:0] COREI2C_0_0_SDAO_i;
wire [0:0] COREI2C_0_0_SCLO_i;
wire [7:0] CoreAPB3_0_APBmslave0_PRDATA;
wire [7:0] CoreAPB3_0_APBmslave1_PRDATA;
wire [7:0] TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA;
wire [15:12] TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR;
wire [8:0] CoreAPB3_0_APBmslave0_PADDR;
wire [7:0] CoreAPB3_0_APBmslave0_PWDATA;
wire [3:3] CI2CII0I;
wire BIBUF_COREI2C_0_0_SDA_IO_Y ;
wire GND ;
wire BIBUF_COREI2C_0_0_SCL_IO_Y ;
wire POWER_ON_RESET_N ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire LOCK ;
wire GL0_INST ;
wire CoreAPB3_0_APBmslave0_PSELx ;
wire CoreAPB3_0_APBmslave1_PSELx ;
wire TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire un13_PSELi_1 ;
wire CoreAPB3_0_APBmslave0_PENABLE ;
wire CoreAPB3_0_APBmslave0_PWRITE ;
wire MSS_HPMS_READY_int ;
wire MSS_RESET_N_M2F ;
wire FIC_2_APB_M_PRESET_N ;
wire VCC ;
// @18:254
  BIBUF BIBUF_COREI2C_0_0_SDA_IO (
	.Y(BIBUF_COREI2C_0_0_SDA_IO_Y),
	.PAD(COREI2C_0_0_SDA_IO),
	.D(GND),
	.E(COREI2C_0_0_SDAO_i[0])
);
// @18:243
  BIBUF BIBUF_COREI2C_0_0_SCL_IO (
	.Y(BIBUF_COREI2C_0_0_SCL_IO_Y),
	.PAD(COREI2C_0_0_SCL_IO),
	.D(GND),
	.E(COREI2C_0_0_SCLO_i[0])
);
//@19:83
// @18:705
  SYSRESET SYSRESET_POR (
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @18:265
  TEMP_sb_CCC_0_FCCC CCC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.LOCK(LOCK),
	.GL0_INST_1z(GL0_INST)
);
// @18:312
  CoreAPB3_Z1 CoreAPB3_0 (
	.CoreAPB3_0_APBmslave0_PRDATA(CoreAPB3_0_APBmslave0_PRDATA[7:0]),
	.CoreAPB3_0_APBmslave1_PRDATA(CoreAPB3_0_APBmslave1_PRDATA[7:0]),
	.TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7:0]),
	.TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR(TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15:12]),
	.CoreAPB3_0_APBmslave0_PSELx(CoreAPB3_0_APBmslave0_PSELx),
	.CoreAPB3_0_APBmslave1_PSELx(CoreAPB3_0_APBmslave1_PSELx),
	.TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx)
);
// @18:535
  CoreGPIO_Z2 CoreGPIO_0_0 (
	.CoreAPB3_0_APBmslave1_PRDATA(CoreAPB3_0_APBmslave1_PRDATA[7:0]),
	.CoreAPB3_0_APBmslave0_PADDR(CoreAPB3_0_APBmslave0_PADDR[7:0]),
	.GPIO_OUT_c(GPIO_OUT_c[1:0]),
	.CoreAPB3_0_APBmslave0_PWDATA(CoreAPB3_0_APBmslave0_PWDATA[7:0]),
	.CoreAPB3_0_APBmslave1_PSELx(CoreAPB3_0_APBmslave1_PSELx),
	.un13_PSELi_1(un13_PSELi_1),
	.CoreAPB3_0_APBmslave0_PENABLE(CoreAPB3_0_APBmslave0_PENABLE),
	.CoreAPB3_0_APBmslave0_PWRITE(CoreAPB3_0_APBmslave0_PWRITE),
	.GPIO_IN_0_c(GPIO_IN_0_c),
	.GPIO_IN_c(GPIO_IN_c),
	.GL0_INST(GL0_INST),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int)
);
// @18:571
  COREI2C_Z3 COREI2C_0_0 (
	.COREI2C_0_0_SDAO_i_0(COREI2C_0_0_SDAO_i[0]),
	.COREI2C_0_0_SCLO_i_0(COREI2C_0_0_SCLO_i[0]),
	.CI2CII0I_0(CI2CII0I[3]),
	.CoreAPB3_0_APBmslave0_PRDATA(CoreAPB3_0_APBmslave0_PRDATA[7:0]),
	.CoreAPB3_0_APBmslave0_PADDR(CoreAPB3_0_APBmslave0_PADDR[8:0]),
	.CoreAPB3_0_APBmslave0_PWDATA(CoreAPB3_0_APBmslave0_PWDATA[7:0]),
	.BIBUF_COREI2C_0_0_SCL_IO_Y(BIBUF_COREI2C_0_0_SCL_IO_Y),
	.BIBUF_COREI2C_0_0_SDA_IO_Y(BIBUF_COREI2C_0_0_SDA_IO_Y),
	.CoreAPB3_0_APBmslave0_PSELx(CoreAPB3_0_APBmslave0_PSELx),
	.CoreAPB3_0_APBmslave0_PWRITE(CoreAPB3_0_APBmslave0_PWRITE),
	.CoreAPB3_0_APBmslave0_PENABLE(CoreAPB3_0_APBmslave0_PENABLE),
	.un13_PSELi_1(un13_PSELi_1),
	.GL0_INST(GL0_INST),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int)
);
// @18:621
  CoreResetP_Z5 CORERESETP_0 (
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.GL0_INST(GL0_INST),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N),
	.MSS_HPMS_READY_int_1z(MSS_HPMS_READY_int)
);
// @18:692
  TEMP_sb_FABOSC_0_OSC FABOSC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @18:713
  TEMP_sb_MSS TEMP_sb_MSS_0 (
	.TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7:0]),
	.CI2CII0I_0(CI2CII0I[3]),
	.CoreAPB3_0_APBmslave0_PWDATA(CoreAPB3_0_APBmslave0_PWDATA[7:0]),
	.TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR(TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15:12]),
	.CoreAPB3_0_APBmslave0_PADDR(CoreAPB3_0_APBmslave0_PADDR[8:0]),
	.GL0_INST(GL0_INST),
	.LOCK(LOCK),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.CoreAPB3_0_APBmslave0_PWRITE(CoreAPB3_0_APBmslave0_PWRITE),
	.TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.CoreAPB3_0_APBmslave0_PENABLE(CoreAPB3_0_APBmslave0_PENABLE),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N),
	.I2C_1_SCL(I2C_1_SCL),
	.I2C_1_SDA(I2C_1_SDA),
	.MMUART_0_RXD(MMUART_0_RXD),
	.MMUART_0_TXD(MMUART_0_TXD)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TEMP_sb */

module TEMP (
  DEVRST_N,
  GPIO_IN,
  GPIO_IN_0,
  MMUART_0_RXD,
  GPIO_OUT,
  MMUART_0_TXD,
  COREI2C_0_0_SCL_IO,
  COREI2C_0_0_SDA_IO,
  I2C_1_SCL,
  I2C_1_SDA
)
;
input DEVRST_N ;
input GPIO_IN ;
input GPIO_IN_0 ;
input MMUART_0_RXD ;
output [1:0] GPIO_OUT ;
output MMUART_0_TXD /* synthesis syn_tristate = 1 */ ;
inout COREI2C_0_0_SCL_IO /* synthesis syn_tristate = 1 */ ;
inout COREI2C_0_0_SDA_IO /* synthesis syn_tristate = 1 */ ;
inout I2C_1_SCL /* synthesis syn_tristate = 1 */ ;
inout I2C_1_SDA /* synthesis syn_tristate = 1 */ ;
wire DEVRST_N ;
wire GPIO_IN ;
wire GPIO_IN_0 ;
wire MMUART_0_RXD ;
wire MMUART_0_TXD ;
wire COREI2C_0_0_SCL_IO ;
wire COREI2C_0_0_SDA_IO ;
wire I2C_1_SCL ;
wire I2C_1_SDA ;
wire [1:0] GPIO_OUT_c;
wire VCC ;
wire GND ;
wire GPIO_IN_c ;
wire GPIO_IN_0_c ;
// @19:29
  INBUF GPIO_IN_ibuf (
	.Y(GPIO_IN_c),
	.PAD(GPIO_IN)
);
// @19:30
  INBUF GPIO_IN_0_ibuf (
	.Y(GPIO_IN_0_c),
	.PAD(GPIO_IN_0)
);
// @19:35
  OUTBUF \GPIO_OUT_obuf[0]  (
	.PAD(GPIO_OUT[0]),
	.D(GPIO_OUT_c[0])
);
// @19:35
  OUTBUF \GPIO_OUT_obuf[1]  (
	.PAD(GPIO_OUT[1]),
	.D(GPIO_OUT_c[1])
);
// @19:83
  TEMP_sb TEMP_sb_0 (
	.GPIO_OUT_c(GPIO_OUT_c[1:0]),
	.MMUART_0_TXD(MMUART_0_TXD),
	.MMUART_0_RXD(MMUART_0_RXD),
	.I2C_1_SDA(I2C_1_SDA),
	.I2C_1_SCL(I2C_1_SCL),
	.GPIO_IN_c(GPIO_IN_c),
	.GPIO_IN_0_c(GPIO_IN_0_c),
	.DEVRST_N(DEVRST_N),
	.COREI2C_0_0_SCL_IO(COREI2C_0_0_SCL_IO),
	.COREI2C_0_0_SDA_IO(COREI2C_0_0_SDA_IO)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TEMP */

