
;; Function trap_init (trap_init)[0:1083] (unlikely executed)

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)


try_optimize_cfg iteration 1


Number of successful forward propagations: 0



trap_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} 
;;    total ref usage 18{10d,8u,0e} in 0{0 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 5, 7
0[0,1] 1[1,1] 2[2,1] 3[3,1] 11[4,1] 12[5,1] 13[6,1] 14[7,1] 25[8,1] 26[9,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(10)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 0 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(10)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function early_trap_init (early_trap_init)[0:1085] (unlikely executed)

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

In insn 10, replacing
 (minus:SI (reg/f:SI 139)
        (reg/f:SI 140))
 with (minus:SI (symbol_ref:SI ("__vectors_end") [flags 0xc0] <var_decl 0x1121f3c0 __vectors_end>)
        (reg/f:SI 140))
Changes to insn 10 not recognized
 Setting REG_EQUAL note

In insn 10, replacing
 (minus:SI (reg/f:SI 139)
        (reg/f:SI 140))
 with (minus:SI (reg/f:SI 139)
        (symbol_ref:SI ("__vectors_start") [flags 0xc0] <var_decl 0x1121f360 __vectors_start>))
Changes to insn 10 not recognized

In insn 11, replacing
 (reg/f:SI 140)
 with (symbol_ref:SI ("__vectors_start") [flags 0xc0] <var_decl 0x1121f360 __vectors_start>)
Changes to insn 11 not profitable

In insn 13, replacing
 (reg/f:SI 140)
 with (symbol_ref:SI ("__vectors_start") [flags 0xc0] <var_decl 0x1121f360 __vectors_start>)
Changes to insn 13 not profitable

In insn 16, replacing
 (reg/f:SI 140)
 with (symbol_ref:SI ("__vectors_start") [flags 0xc0] <var_decl 0x1121f360 __vectors_start>)
Changes to insn 16 not profitable

In insn 23, replacing
 (minus:SI (reg/f:SI 148)
        (reg/f:SI 149))
 with (minus:SI (symbol_ref:SI ("__stubs_end") [flags 0xc0] <var_decl 0x1121f300 __stubs_end>)
        (reg/f:SI 149))
Changes to insn 23 not recognized
 Setting REG_EQUAL note

In insn 23, replacing
 (minus:SI (reg/f:SI 148)
        (reg/f:SI 149))
 with (minus:SI (reg/f:SI 148)
        (symbol_ref:SI ("__stubs_start") [flags 0xc0] <var_decl 0x1121f2a0 __stubs_start>))
Changes to insn 23 not recognized

In insn 24, replacing
 (reg/f:SI 149)
 with (symbol_ref:SI ("__stubs_start") [flags 0xc0] <var_decl 0x1121f2a0 __stubs_start>)
Changes to insn 24 not profitable

In insn 26, replacing
 (reg/f:SI 149)
 with (symbol_ref:SI ("__stubs_start") [flags 0xc0] <var_decl 0x1121f2a0 __stubs_start>)
Changes to insn 26 not profitable

In insn 29, replacing
 (reg/f:SI 149)
 with (symbol_ref:SI ("__stubs_start") [flags 0xc0] <var_decl 0x1121f2a0 __stubs_start>)
Changes to insn 29 not profitable

In insn 35, replacing
 (minus:SI (reg/f:SI 155)
        (reg/f:SI 156))
 with (minus:SI (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>)
        (reg/f:SI 156))
Changes to insn 35 not recognized
 Setting REG_EQUAL note

In insn 35, replacing
 (minus:SI (reg/f:SI 155)
        (reg/f:SI 156))
 with (minus:SI (reg/f:SI 155)
        (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>))
Changes to insn 35 not recognized

In insn 38, replacing
 (reg/f:SI 156)
 with (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)
Changes to insn 38 not profitable

In insn 40, replacing
 (reg/f:SI 156)
 with (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)
Changes to insn 40 not profitable

In insn 43, replacing
 (reg/f:SI 156)
 with (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)
Changes to insn 43 not profitable

In insn 55, replacing
 (reg:SI 168)
 with (const_int 4 [0x4])
Changes to insn 55 not profitable

In insn 61, replacing
 (reg/f:SI 171)
 with (symbol_ref:SI ("sigreturn_codes") [flags 0xc0] <var_decl 0x111bf780 sigreturn_codes>)
Changes to insn 61 not profitable

In insn 64, replacing
 (reg/f:SI 171)
 with (symbol_ref:SI ("sigreturn_codes") [flags 0xc0] <var_decl 0x111bf780 sigreturn_codes>)
Changes to insn 64 not profitable

In insn 65, replacing
 (reg:SI 174)
 with (const_int 28 [0x1c])
Changes to insn 65 not profitable

In insn 72, replacing
 (reg/f:SI 178)
 with (symbol_ref:SI ("syscall_restart_code") [flags 0xc0] <var_decl 0x111bf7e0 syscall_restart_code>)
Changes to insn 72 not profitable

In insn 75, replacing
 (reg/f:SI 178)
 with (symbol_ref:SI ("syscall_restart_code") [flags 0xc0] <var_decl 0x111bf7e0 syscall_restart_code>)
Changes to insn 75 not profitable

In insn 76, replacing
 (reg:SI 181)
 with (const_int 8 [0x8])
Changes to insn 76 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 72.
deferring deletion of insn with uid = 71.
deferring deletion of insn with uid = 61.
deferring deletion of insn with uid = 60.
deferring deletion of insn with uid = 51.
deferring deletion of insn with uid = 50.
deferring deletion of insn with uid = 48.
deferring deletion of insn with uid = 41.
deferring deletion of insn with uid = 40.
deferring deletion of insn with uid = 39.
deferring deletion of insn with uid = 38.
deferring deletion of insn with uid = 27.
deferring deletion of insn with uid = 26.
deferring deletion of insn with uid = 25.
deferring deletion of insn with uid = 24.
deferring deletion of insn with uid = 14.
deferring deletion of insn with uid = 13.
deferring deletion of insn with uid = 12.
deferring deletion of insn with uid = 11.
deferring deletion of insn with uid = 7.
Deleted 20 trivially dead insns

Number of successful forward propagations: 0



early_trap_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={15d,7u} r1={15d,7u} r2={14d,6u} r3={8d} r11={1d,2u} r12={8d} r13={1d,9u} r14={8d,1u} r15={7d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={1d,2u} r26={1d,1u} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={7d} r37={7d} r38={7d} r39={7d} r40={7d} r41={7d} r42={7d} r43={7d} r44={7d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={7d} r101={7d} r102={7d} r103={7d} r104={7d} r105={7d} r106={7d} r107={7d} r108={7d} r109={7d} r110={7d} r111={7d} r112={7d} r113={7d} r114={7d} r115={7d} r116={7d} r117={7d} r118={7d} r119={7d} r120={7d} r121={7d} r122={7d} r123={7d} r124={7d} r125={7d} r126={7d} r127={7d} r133={1d} r134={1d,2u} r135={1d,3u} r136={1d,9u,2d} r137={1d,1u} r138={1d,2u} r139={1d,1u} r140={1d,4u} r141={1d} r142={1d} r143={1d} r144={1d} r146={1d,2u} r147={1d,2u} r148={1d,1u} r149={1d,4u} r150={1d} r151={1d} r152={1d} r153={1d} r155={1d,1u} r156={1d,4u} r157={1d,2u} r158={1d} r159={1d} r160={1d} r161={1d} r163={1d,4u} r164={1d,2u} r165={1d} r166={1d} r167={1d} r168={1d,1u} r170={1d,2u} r171={1d,2u} r172={1d} r173={1d} r174={1d,1u} r176={1d,2u} r177={1d,1u} r178={1d,2u} r179={1d} r180={1d} r181={1d,1u} r183={1d,1u} r184={1d,1u} 
;;    total ref usage 990{895d,93u,2e} in 53{46 regular + 7 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 53, 54, 55, 56, 57, 58, 59, 60, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848
0[0,15] 1[15,15] 2[30,14] 3[44,8] 11[52,1] 12[53,8] 13[61,1] 14[62,8] 15[70,7] 16[77,7] 17[84,7] 18[91,7] 19[98,7] 20[105,7] 21[112,7] 22[119,7] 23[126,7] 24[133,7] 25[140,1] 26[141,1] 27[142,7] 28[149,7] 29[156,7] 30[163,7] 31[170,7] 32[177,7] 33[184,7] 34[191,7] 35[198,7] 36[205,7] 37[212,7] 38[219,7] 39[226,7] 40[233,7] 41[240,7] 42[247,7] 43[254,7] 44[261,7] 45[268,7] 46[275,7] 47[282,7] 48[289,7] 49[296,7] 50[303,7] 51[310,7] 52[317,7] 53[324,7] 54[331,7] 55[338,7] 56[345,7] 57[352,7] 58[359,7] 59[366,7] 60[373,7] 61[380,7] 62[387,7] 63[394,7] 64[401,7] 65[408,7] 66[415,7] 67[422,7] 68[429,7] 69[436,7] 70[443,7] 71[450,7] 72[457,7] 73[464,7] 74[471,7] 75[478,7] 76[485,7] 77[492,7] 78[499,7] 79[506,7] 80[513,7] 81[520,7] 82[527,7] 83[534,7] 84[541,7] 85[548,7] 86[555,7] 87[562,7] 88[569,7] 89[576,7] 90[583,7] 91[590,7] 92[597,7] 93[604,7] 94[611,7] 95[618,7] 96[625,7] 97[632,7] 98[639,7] 99[646,7] 100[653,7] 101[660,7] 102[667,7] 103[674,7] 104[681,7] 105[688,7] 106[695,7] 107[702,7] 108[709,7] 109[716,7] 110[723,7] 111[730,7] 112[737,7] 113[744,7] 114[751,7] 115[758,7] 116[765,7] 117[772,7] 118[779,7] 119[786,7] 120[793,7] 121[800,7] 122[807,7] 123[814,7] 124[821,7] 125[828,7] 126[835,7] 127[842,7] 133[849,1] 134[850,1] 135[851,1] 136[852,1] 137[853,1] 138[854,1] 139[855,1] 140[856,1] 141[857,1] 142[858,1] 143[859,1] 144[860,1] 146[861,1] 147[862,1] 148[863,1] 149[864,1] 150[865,1] 151[866,1] 152[867,1] 153[868,1] 155[869,1] 156[870,1] 157[871,1] 158[872,1] 159[873,1] 160[874,1] 161[875,1] 163[876,1] 164[877,1] 165[878,1] 166[879,1] 167[880,1] 168[881,1] 170[882,1] 171[883,1] 172[884,1] 173[885,1] 174[886,1] 176[887,1] 177[888,1] 178[889,1] 179[890,1] 180[891,1] 181[892,1] 183[893,1] 184[894,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 138 139 140 141 142 143 144 146 147 148 149 150 151 152 153 155 156 157 158 159 160 161 163 164 165 166 167 168 170 171 172 173 174 176 177 178 179 180 181 183 184
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133 134 135 136 137 138 139 140 141 142 143 144 146 147 148 149 150 151 152 153 155 156 157 158 159 160 161 163 164 165 166 167 168 170 171 172 173 174 176 177 178 179 180 181 183 184
;; live  kill	 14 [lr]
;; rd  in  	(10)
14, 29, 43, 51, 52, 60, 61, 69, 140, 141
;; rd  gen 	(46)
849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894
;; rd  kill	(54)
62, 63, 64, 65, 66, 67, 68, 69, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/kernel/traps.c:779 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 8 2 arch/arm/kernel/traps.c:779 (set (reg/f:SI 136 [ vectors_page.310 ])
        (mem/f/c/i:SI (reg/f:SI 137) [0 vectors_page+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 6 9 2 arch/arm/kernel/traps.c:791 (set (reg/f:SI 139)
        (symbol_ref:SI ("__vectors_end") [flags 0xc0] <var_decl 0x1121f3c0 __vectors_end>)) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/traps.c:791 (set (reg/f:SI 140)
        (symbol_ref:SI ("__vectors_start") [flags 0xc0] <var_decl 0x1121f360 __vectors_start>)) 167 {*arm_movsi_insn} (nil))

(insn 10 9 15 2 arch/arm/kernel/traps.c:791 (set (reg:SI 138)
        (minus:SI (reg/f:SI 139)
            (reg/f:SI 140))) 28 {*arm_subsi3_insn} (expr_list:REG_EQUAL (minus:SI (symbol_ref:SI ("__vectors_end") [flags 0xc0] <var_decl 0x1121f3c0 __vectors_end>)
            (reg/f:SI 140))
        (nil)))

(insn 15 10 16 2 arch/arm/kernel/traps.c:791 (set (reg:SI 0 r0)
        (reg/f:SI 136 [ vectors_page.310 ])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/kernel/traps.c:791 (set (reg:SI 1 r1)
        (reg/f:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("__vectors_start") [flags 0xc0] <var_decl 0x1121f360 __vectors_start>)
        (nil)))

(insn 17 16 18 2 arch/arm/kernel/traps.c:791 (set (reg:SI 2 r2)
        (reg:SI 138)) 167 {*arm_movsi_insn} (nil))

(call_insn 18 17 20 2 arch/arm/kernel/traps.c:791 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x1124e800 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 20 18 21 2 arch/arm/kernel/traps.c:792 (set (reg:SI 146)
        (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
            (const_int 512 [0x200]))) 4 {*arm_addsi3} (nil))

(insn 21 20 22 2 arch/arm/kernel/traps.c:792 (set (reg/f:SI 148)
        (symbol_ref:SI ("__stubs_end") [flags 0xc0] <var_decl 0x1121f300 __stubs_end>)) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 2 arch/arm/kernel/traps.c:792 (set (reg/f:SI 149)
        (symbol_ref:SI ("__stubs_start") [flags 0xc0] <var_decl 0x1121f2a0 __stubs_start>)) 167 {*arm_movsi_insn} (nil))

(insn 23 22 28 2 arch/arm/kernel/traps.c:792 (set (reg:SI 147)
        (minus:SI (reg/f:SI 148)
            (reg/f:SI 149))) 28 {*arm_subsi3_insn} (expr_list:REG_EQUAL (minus:SI (symbol_ref:SI ("__stubs_end") [flags 0xc0] <var_decl 0x1121f300 __stubs_end>)
            (reg/f:SI 149))
        (nil)))

(insn 28 23 29 2 arch/arm/kernel/traps.c:792 (set (reg:SI 0 r0)
        (reg:SI 146)) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 2 arch/arm/kernel/traps.c:792 (set (reg:SI 1 r1)
        (reg/f:SI 149)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("__stubs_start") [flags 0xc0] <var_decl 0x1121f2a0 __stubs_start>)
        (nil)))

(insn 30 29 31 2 arch/arm/kernel/traps.c:792 (set (reg:SI 2 r2)
        (reg:SI 147)) 167 {*arm_movsi_insn} (nil))

(call_insn 31 30 33 2 arch/arm/kernel/traps.c:792 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x1124e800 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 33 31 34 2 arch/arm/kernel/traps.c:793 (set (reg/f:SI 155)
        (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>)) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 2 arch/arm/kernel/traps.c:793 (set (reg/f:SI 156)
        (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 2 arch/arm/kernel/traps.c:793 (set (reg:SI 135 [ kuser_sz.318 ])
        (minus:SI (reg/f:SI 155)
            (reg/f:SI 156))) 28 {*arm_subsi3_insn} (expr_list:REG_EQUAL (minus:SI (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>)
            (reg/f:SI 156))
        (nil)))

(insn 36 35 37 2 arch/arm/kernel/traps.c:793 (set (reg:SI 134 [ D.18814 ])
        (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
            (const_int 4096 [0x1000]))) 4 {*arm_addsi3} (nil))

(insn 37 36 42 2 arch/arm/kernel/traps.c:793 (set (reg:SI 157)
        (minus:SI (reg:SI 134 [ D.18814 ])
            (reg:SI 135 [ kuser_sz.318 ]))) 28 {*arm_subsi3_insn} (nil))

(insn 42 37 43 2 arch/arm/kernel/traps.c:793 (set (reg:SI 0 r0)
        (reg:SI 157)) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 2 arch/arm/kernel/traps.c:793 (set (reg:SI 1 r1)
        (reg/f:SI 156)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)
        (nil)))

(insn 44 43 45 2 arch/arm/kernel/traps.c:793 (set (reg:SI 2 r2)
        (reg:SI 135 [ kuser_sz.318 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 45 44 47 2 arch/arm/kernel/traps.c:793 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x1124e800 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 47 45 49 2 arch/arm/kernel/traps.c:771 (set (reg:SI 163)
        (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
            (const_int 4064 [0xfe0]))) 4 {*arm_addsi3} (nil))

(insn 49 47 52 2 arch/arm/kernel/traps.c:771 (set (reg:SI 164)
        (plus:SI (reg:SI 163)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
            (const_int 4072 [0xfe8]))
        (nil)))

(insn 52 49 53 2 arch/arm/kernel/traps.c:771 (set (reg:SI 168)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 53 52 54 2 arch/arm/kernel/traps.c:771 (set (reg:SI 0 r0)
        (reg:SI 163)) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 2 arch/arm/kernel/traps.c:771 (set (reg:SI 1 r1)
        (reg:SI 164)) 167 {*arm_movsi_insn} (nil))

(insn 55 54 56 2 arch/arm/kernel/traps.c:771 (set (reg:SI 2 r2)
        (reg:SI 168)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 4 [0x4])
        (nil)))

(call_insn 56 55 58 2 arch/arm/kernel/traps.c:771 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x1124e800 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 58 56 59 2 arch/arm/kernel/traps.c:804 (set (reg:SI 170)
        (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
            (const_int 1280 [0x500]))) 4 {*arm_addsi3} (nil))

(insn 59 58 62 2 arch/arm/kernel/traps.c:804 (set (reg/f:SI 171)
        (symbol_ref:SI ("sigreturn_codes") [flags 0xc0] <var_decl 0x111bf780 sigreturn_codes>)) 167 {*arm_movsi_insn} (nil))

(insn 62 59 63 2 arch/arm/kernel/traps.c:804 (set (reg:SI 174)
        (const_int 28 [0x1c])) 167 {*arm_movsi_insn} (nil))

(insn 63 62 64 2 arch/arm/kernel/traps.c:804 (set (reg:SI 0 r0)
        (reg:SI 170)) 167 {*arm_movsi_insn} (nil))

(insn 64 63 65 2 arch/arm/kernel/traps.c:804 (set (reg:SI 1 r1)
        (reg/f:SI 171)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("sigreturn_codes") [flags 0xc0] <var_decl 0x111bf780 sigreturn_codes>)
        (nil)))

(insn 65 64 66 2 arch/arm/kernel/traps.c:804 (set (reg:SI 2 r2)
        (reg:SI 174)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 28 [0x1c])
        (nil)))

(call_insn 66 65 68 2 arch/arm/kernel/traps.c:804 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x1124e800 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 68 66 69 2 arch/arm/kernel/traps.c:806 (set (reg:SI 177)
        (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
            (const_int 1296 [0x510]))) 4 {*arm_addsi3} (nil))

(insn 69 68 70 2 arch/arm/kernel/traps.c:806 (set (reg:SI 176)
        (plus:SI (reg:SI 177)
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
            (const_int 1308 [0x51c]))
        (nil)))

(insn 70 69 73 2 arch/arm/kernel/traps.c:806 (set (reg/f:SI 178)
        (symbol_ref:SI ("syscall_restart_code") [flags 0xc0] <var_decl 0x111bf7e0 syscall_restart_code>)) 167 {*arm_movsi_insn} (nil))

(insn 73 70 74 2 arch/arm/kernel/traps.c:806 (set (reg:SI 181)
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))

(insn 74 73 75 2 arch/arm/kernel/traps.c:806 (set (reg:SI 0 r0)
        (reg:SI 176)) 167 {*arm_movsi_insn} (nil))

(insn 75 74 76 2 arch/arm/kernel/traps.c:806 (set (reg:SI 1 r1)
        (reg/f:SI 178)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("syscall_restart_code") [flags 0xc0] <var_decl 0x111bf7e0 syscall_restart_code>)
        (nil)))

(insn 76 75 77 2 arch/arm/kernel/traps.c:806 (set (reg:SI 2 r2)
        (reg:SI 181)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 8 [0x8])
        (nil)))

(call_insn 77 76 79 2 arch/arm/kernel/traps.c:806 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x1124e800 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 79 77 80 2 arch/arm/kernel/traps.c:809 (set (reg/f:SI 183)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111974e0 cpu_cache>)) 167 {*arm_movsi_insn} (nil))

(insn 80 79 81 2 arch/arm/kernel/traps.c:809 (set (reg/f:SI 184 [ cpu_cache.coherent_kern_range ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 183)
                (const_int 16 [0x10])) [0 cpu_cache.coherent_kern_range+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 81 80 82 2 arch/arm/kernel/traps.c:809 (set (reg:SI 0 r0)
        (reg/f:SI 136 [ vectors_page.310 ])) 167 {*arm_movsi_insn} (nil))

(insn 82 81 83 2 arch/arm/kernel/traps.c:809 (set (reg:SI 1 r1)
        (reg:SI 134 [ D.18814 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 83 82 0 2 arch/arm/kernel/traps.c:809 (parallel [
            (call (mem:SI (reg/f:SI 184 [ cpu_cache.coherent_kern_range ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(55)
14, 29, 43, 51, 52, 60, 61, 140, 141, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 7.
deleting insn with uid = 11.
deleting insn with uid = 12.
deleting insn with uid = 13.
deleting insn with uid = 14.
deleting insn with uid = 24.
deleting insn with uid = 25.
deleting insn with uid = 26.
deleting insn with uid = 27.
deleting insn with uid = 38.
deleting insn with uid = 39.
deleting insn with uid = 40.
deleting insn with uid = 41.
deleting insn with uid = 48.
deleting insn with uid = 50.
deleting insn with uid = 51.
deleting insn with uid = 60.
deleting insn with uid = 61.
deleting insn with uid = 71.
deleting insn with uid = 72.
ending the processing of deferred insns

;; Function __pgd_error (__pgd_error)[0:1080]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

In insn 26, replacing
 (reg:SI 140 [+4 ])
 with (const_int 0 [0x0])
Changes to insn 26 not recognized
 Setting REG_EQUAL note

In insn 12, replacing
 (reg/f:SI 136)
 with (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x1124a400>)
Changes to insn 12 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 23.
Deleted 1 trivially dead insns

Number of successful forward propagations: 0



__pgd_error

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={3d,2u} r3={2d} r11={1d,2u} r12={2d} r13={1d,5u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,2u} r139={1d} r140={1d,1u} 
;;    total ref usage 161{137d,24u,0e} in 12{11 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 13, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129
0[0,3] 1[3,3] 2[6,3] 3[9,2] 11[11,1] 12[12,2] 13[14,1] 14[15,2] 15[17,1] 16[18,1] 17[19,1] 18[20,1] 19[21,1] 20[22,1] 21[23,1] 22[24,1] 23[25,1] 24[26,1] 25[27,1] 26[28,1] 27[29,1] 28[30,1] 29[31,1] 30[32,1] 31[33,1] 32[34,1] 33[35,1] 34[36,1] 35[37,1] 36[38,1] 37[39,1] 38[40,1] 39[41,1] 40[42,1] 41[43,1] 42[44,1] 43[45,1] 44[46,1] 45[47,1] 46[48,1] 47[49,1] 48[50,1] 49[51,1] 50[52,1] 51[53,1] 52[54,1] 53[55,1] 54[56,1] 55[57,1] 56[58,1] 57[59,1] 58[60,1] 59[61,1] 60[62,1] 61[63,1] 62[64,1] 63[65,1] 64[66,1] 65[67,1] 66[68,1] 67[69,1] 68[70,1] 69[71,1] 70[72,1] 71[73,1] 72[74,1] 73[75,1] 74[76,1] 75[77,1] 76[78,1] 77[79,1] 78[80,1] 79[81,1] 80[82,1] 81[83,1] 82[84,1] 83[85,1] 84[86,1] 85[87,1] 86[88,1] 87[89,1] 88[90,1] 89[91,1] 90[92,1] 91[93,1] 92[94,1] 93[95,1] 94[96,1] 95[97,1] 96[98,1] 97[99,1] 98[100,1] 99[101,1] 100[102,1] 101[103,1] 102[104,1] 103[105,1] 104[106,1] 105[107,1] 106[108,1] 107[109,1] 108[110,1] 109[111,1] 110[112,1] 111[113,1] 112[114,1] 113[115,1] 114[116,1] 115[117,1] 116[118,1] 117[119,1] 118[120,1] 119[121,1] 120[122,1] 121[123,1] 122[124,1] 123[125,1] 124[126,1] 125[127,1] 126[128,1] 127[129,1] 133[130,1] 134[131,1] 135[132,1] 136[133,1] 137[134,1] 139[135,1] 140[136,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 139 140
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133 134 135 136 137 139 140
;; live  kill	 14 [lr]
;; rd  in  	(10)
2, 5, 8, 10, 11, 13, 14, 16, 27, 28
;; rd  gen 	(8)
0, 130, 131, 132, 133, 134, 135, 136
;; rd  kill	(12)
0, 1, 2, 15, 16, 130, 131, 132, 133, 134, 135, 136

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/traps.c:739 (set (reg/v/f:SI 133 [ file ])
        (reg:SI 0 r0 [ file ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/traps.c:739 (set (reg/v:SI 134 [ line ])
        (reg:SI 1 r1 [ line ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/kernel/traps.c:739 (set (reg/v/f:SI 135 [ pgd ])
        (reg:SI 2 r2 [ pgd ])) 167 {*arm_movsi_insn} (nil))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 arch/arm/kernel/traps.c:740 (set (reg/f:SI 136)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x1124a400>)) 167 {*arm_movsi_insn} (nil))

(insn 9 8 24 2 arch/arm/kernel/traps.c:740 (set (reg:SI 137)
        (mem:SI (reg/v/f:SI 135 [ pgd ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 24 9 25 2 arch/arm/kernel/traps.c:740 (set (reg:SI 140 [+4 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 2 arch/arm/kernel/traps.c:740 (set (mem/i:SI (reg/f:SI 13 sp) [0 S4 A64])
        (reg:SI 137)) 167 {*arm_movsi_insn} (nil))

(insn 26 25 12 2 arch/arm/kernel/traps.c:740 (set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 140 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 12 26 13 2 arch/arm/kernel/traps.c:740 (set (reg:SI 0 r0)
        (reg/f:SI 136)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x1124a400>)
        (nil)))

(insn 13 12 14 2 arch/arm/kernel/traps.c:740 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ file ])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 arch/arm/kernel/traps.c:740 (set (reg:SI 2 r2)
        (reg/v:SI 134 [ line ])) 167 {*arm_movsi_insn} (nil))

(call_insn 15 14 0 2 arch/arm/kernel/traps.c:740 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(16)
0, 5, 8, 10, 11, 13, 14, 27, 28, 130, 131, 132, 133, 134, 135, 136


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 23.
ending the processing of deferred insns

;; Function __pmd_error (__pmd_error)[0:1079]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

In insn 25, replacing
 (reg:SI 139 [+4 ])
 with (const_int 0 [0x0])
Changes to insn 25 not recognized
 Setting REG_EQUAL note

In insn 11, replacing
 (reg/f:SI 136)
 with (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11290f00>)
Changes to insn 11 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 22.
Deleted 1 trivially dead insns

Number of successful forward propagations: 0



__pmd_error

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={3d,2u} r3={2d} r11={1d,2u} r12={2d} r13={1d,5u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,1u} r135={1d,2u} r136={1d,1u} r138={1d} r139={1d,1u} 
;;    total ref usage 159{136d,23u,0e} in 11{10 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 13, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129
0[0,3] 1[3,3] 2[6,3] 3[9,2] 11[11,1] 12[12,2] 13[14,1] 14[15,2] 15[17,1] 16[18,1] 17[19,1] 18[20,1] 19[21,1] 20[22,1] 21[23,1] 22[24,1] 23[25,1] 24[26,1] 25[27,1] 26[28,1] 27[29,1] 28[30,1] 29[31,1] 30[32,1] 31[33,1] 32[34,1] 33[35,1] 34[36,1] 35[37,1] 36[38,1] 37[39,1] 38[40,1] 39[41,1] 40[42,1] 41[43,1] 42[44,1] 43[45,1] 44[46,1] 45[47,1] 46[48,1] 47[49,1] 48[50,1] 49[51,1] 50[52,1] 51[53,1] 52[54,1] 53[55,1] 54[56,1] 55[57,1] 56[58,1] 57[59,1] 58[60,1] 59[61,1] 60[62,1] 61[63,1] 62[64,1] 63[65,1] 64[66,1] 65[67,1] 66[68,1] 67[69,1] 68[70,1] 69[71,1] 70[72,1] 71[73,1] 72[74,1] 73[75,1] 74[76,1] 75[77,1] 76[78,1] 77[79,1] 78[80,1] 79[81,1] 80[82,1] 81[83,1] 82[84,1] 83[85,1] 84[86,1] 85[87,1] 86[88,1] 87[89,1] 88[90,1] 89[91,1] 90[92,1] 91[93,1] 92[94,1] 93[95,1] 94[96,1] 95[97,1] 96[98,1] 97[99,1] 98[100,1] 99[101,1] 100[102,1] 101[103,1] 102[104,1] 103[105,1] 104[106,1] 105[107,1] 106[108,1] 107[109,1] 108[110,1] 109[111,1] 110[112,1] 111[113,1] 112[114,1] 113[115,1] 114[116,1] 115[117,1] 116[118,1] 117[119,1] 118[120,1] 119[121,1] 120[122,1] 121[123,1] 122[124,1] 123[125,1] 124[126,1] 125[127,1] 126[128,1] 127[129,1] 133[130,1] 134[131,1] 135[132,1] 136[133,1] 138[134,1] 139[135,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 138 139
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133 134 135 136 138 139
;; live  kill	 14 [lr]
;; rd  in  	(10)
2, 5, 8, 10, 11, 13, 14, 16, 27, 28
;; rd  gen 	(7)
0, 130, 131, 132, 133, 134, 135
;; rd  kill	(11)
0, 1, 2, 15, 16, 130, 131, 132, 133, 134, 135

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/traps.c:734 (set (reg/v/f:SI 133 [ file ])
        (reg:SI 0 r0 [ file ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/traps.c:734 (set (reg/v:SI 134 [ line ])
        (reg:SI 1 r1 [ line ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/kernel/traps.c:734 (set (reg/v:SI 135 [ pmd ])
        (reg:SI 2 r2 [ pmd ])) 167 {*arm_movsi_insn} (nil))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 23 2 arch/arm/kernel/traps.c:735 (set (reg/f:SI 136)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11290f00>)) 167 {*arm_movsi_insn} (nil))

(insn 23 8 24 2 arch/arm/kernel/traps.c:735 (set (reg:SI 139 [+4 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 2 arch/arm/kernel/traps.c:735 (set (mem/i:SI (reg/f:SI 13 sp) [0 S4 A64])
        (reg/v:SI 135 [ pmd ])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 11 2 arch/arm/kernel/traps.c:735 (set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 139 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 11 25 12 2 arch/arm/kernel/traps.c:735 (set (reg:SI 0 r0)
        (reg/f:SI 136)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11290f00>)
        (nil)))

(insn 12 11 13 2 arch/arm/kernel/traps.c:735 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ file ])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/traps.c:735 (set (reg:SI 2 r2)
        (reg/v:SI 134 [ line ])) 167 {*arm_movsi_insn} (nil))

(call_insn 14 13 0 2 arch/arm/kernel/traps.c:735 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(15)
0, 5, 8, 10, 11, 13, 14, 27, 28, 130, 131, 132, 133, 134, 135


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 22.
ending the processing of deferred insns

;; Function __pte_error (__pte_error)[0:1078]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

In insn 25, replacing
 (reg:SI 139 [+4 ])
 with (const_int 0 [0x0])
Changes to insn 25 not recognized
 Setting REG_EQUAL note

In insn 11, replacing
 (reg/f:SI 136)
 with (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x11295400>)
Changes to insn 11 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 22.
Deleted 1 trivially dead insns

Number of successful forward propagations: 0



__pte_error

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={3d,2u} r3={2d} r11={1d,2u} r12={2d} r13={1d,5u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,1u} r135={1d,2u} r136={1d,1u} r138={1d} r139={1d,1u} 
;;    total ref usage 159{136d,23u,0e} in 11{10 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 13, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129
0[0,3] 1[3,3] 2[6,3] 3[9,2] 11[11,1] 12[12,2] 13[14,1] 14[15,2] 15[17,1] 16[18,1] 17[19,1] 18[20,1] 19[21,1] 20[22,1] 21[23,1] 22[24,1] 23[25,1] 24[26,1] 25[27,1] 26[28,1] 27[29,1] 28[30,1] 29[31,1] 30[32,1] 31[33,1] 32[34,1] 33[35,1] 34[36,1] 35[37,1] 36[38,1] 37[39,1] 38[40,1] 39[41,1] 40[42,1] 41[43,1] 42[44,1] 43[45,1] 44[46,1] 45[47,1] 46[48,1] 47[49,1] 48[50,1] 49[51,1] 50[52,1] 51[53,1] 52[54,1] 53[55,1] 54[56,1] 55[57,1] 56[58,1] 57[59,1] 58[60,1] 59[61,1] 60[62,1] 61[63,1] 62[64,1] 63[65,1] 64[66,1] 65[67,1] 66[68,1] 67[69,1] 68[70,1] 69[71,1] 70[72,1] 71[73,1] 72[74,1] 73[75,1] 74[76,1] 75[77,1] 76[78,1] 77[79,1] 78[80,1] 79[81,1] 80[82,1] 81[83,1] 82[84,1] 83[85,1] 84[86,1] 85[87,1] 86[88,1] 87[89,1] 88[90,1] 89[91,1] 90[92,1] 91[93,1] 92[94,1] 93[95,1] 94[96,1] 95[97,1] 96[98,1] 97[99,1] 98[100,1] 99[101,1] 100[102,1] 101[103,1] 102[104,1] 103[105,1] 104[106,1] 105[107,1] 106[108,1] 107[109,1] 108[110,1] 109[111,1] 110[112,1] 111[113,1] 112[114,1] 113[115,1] 114[116,1] 115[117,1] 116[118,1] 117[119,1] 118[120,1] 119[121,1] 120[122,1] 121[123,1] 122[124,1] 123[125,1] 124[126,1] 125[127,1] 126[128,1] 127[129,1] 133[130,1] 134[131,1] 135[132,1] 136[133,1] 138[134,1] 139[135,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 138 139
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133 134 135 136 138 139
;; live  kill	 14 [lr]
;; rd  in  	(10)
2, 5, 8, 10, 11, 13, 14, 16, 27, 28
;; rd  gen 	(7)
0, 130, 131, 132, 133, 134, 135
;; rd  kill	(11)
0, 1, 2, 15, 16, 130, 131, 132, 133, 134, 135

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/traps.c:729 (set (reg/v/f:SI 133 [ file ])
        (reg:SI 0 r0 [ file ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/traps.c:729 (set (reg/v:SI 134 [ line ])
        (reg:SI 1 r1 [ line ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/kernel/traps.c:729 (set (reg/v:SI 135 [ pte ])
        (reg:SI 2 r2 [ pte ])) 167 {*arm_movsi_insn} (nil))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 23 2 arch/arm/kernel/traps.c:730 (set (reg/f:SI 136)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x11295400>)) 167 {*arm_movsi_insn} (nil))

(insn 23 8 24 2 arch/arm/kernel/traps.c:730 (set (reg:SI 139 [+4 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 2 arch/arm/kernel/traps.c:730 (set (mem/i:SI (reg/f:SI 13 sp) [0 S4 A64])
        (reg/v:SI 135 [ pte ])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 11 2 arch/arm/kernel/traps.c:730 (set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 139 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 11 25 12 2 arch/arm/kernel/traps.c:730 (set (reg:SI 0 r0)
        (reg/f:SI 136)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x11295400>)
        (nil)))

(insn 12 11 13 2 arch/arm/kernel/traps.c:730 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ file ])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/traps.c:730 (set (reg:SI 2 r2)
        (reg/v:SI 134 [ line ])) 167 {*arm_movsi_insn} (nil))

(call_insn 14 13 0 2 arch/arm/kernel/traps.c:730 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(15)
0, 5, 8, 10, 11, 13, 14, 27, 28, 130, 131, 132, 133, 134, 135


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 22.
ending the processing of deferred insns

;; Function __bug (__bug)[0:1076]

;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 4 n_edges 3 count 4 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 4 n_edges 3 count 5 (  1.2)
df_worklist_dataflow_doublequeue:n_basic_blocks 4 n_edges 3 count 5 (  1.2)

In insn 8, replacing
 (reg/f:SI 135)
 with (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)
Changes to insn 8 not profitable

In insn 13, replacing
 (reg/f:SI 136)
 with (const_int 0 [0x0])
Changes to insn 13 not profitable

In insn 14, replacing
 (reg/f:SI 136)
 with (const_int 0 [0x0])
Changes to insn 14 not recognized
 Setting REG_EQUAL note


try_optimize_cfg iteration 1

Infinite loop in BB 3.
Infinite loop in BB 3.
deferring deletion of insn with uid = 13.
Deleted 1 trivially dead insns

Number of successful forward propagations: 0



__bug

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={3d,1u} r3={2d} r11={1d,3u} r12={2d} r13={1d,4u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,3u} r26={1d,2u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,3u} r137={1d} 
;;    total ref usage 159{135d,24u,0e} in 9{8 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 13, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129
0[0,3] 1[3,3] 2[6,3] 3[9,2] 11[11,1] 12[12,2] 13[14,1] 14[15,2] 15[17,1] 16[18,1] 17[19,1] 18[20,1] 19[21,1] 20[22,1] 21[23,1] 22[24,1] 23[25,1] 24[26,1] 25[27,1] 26[28,1] 27[29,1] 28[30,1] 29[31,1] 30[32,1] 31[33,1] 32[34,1] 33[35,1] 34[36,1] 35[37,1] 36[38,1] 37[39,1] 38[40,1] 39[41,1] 40[42,1] 41[43,1] 42[44,1] 43[45,1] 44[46,1] 45[47,1] 46[48,1] 47[49,1] 48[50,1] 49[51,1] 50[52,1] 51[53,1] 52[54,1] 53[55,1] 54[56,1] 55[57,1] 56[58,1] 57[59,1] 58[60,1] 59[61,1] 60[62,1] 61[63,1] 62[64,1] 63[65,1] 64[66,1] 65[67,1] 66[68,1] 67[69,1] 68[70,1] 69[71,1] 70[72,1] 71[73,1] 72[74,1] 73[75,1] 74[76,1] 75[77,1] 76[78,1] 77[79,1] 78[80,1] 79[81,1] 80[82,1] 81[83,1] 82[84,1] 83[85,1] 84[86,1] 85[87,1] 86[88,1] 87[89,1] 88[90,1] 89[91,1] 90[92,1] 91[93,1] 92[94,1] 93[95,1] 94[96,1] 95[97,1] 96[98,1] 97[99,1] 98[100,1] 99[101,1] 100[102,1] 101[103,1] 102[104,1] 103[105,1] 104[106,1] 105[107,1] 106[108,1] 107[109,1] 108[110,1] 109[111,1] 110[112,1] 111[113,1] 112[114,1] 113[115,1] 114[116,1] 115[117,1] 116[118,1] 117[119,1] 118[120,1] 119[121,1] 120[122,1] 121[123,1] 122[124,1] 123[125,1] 124[126,1] 125[127,1] 126[128,1] 127[129,1] 133[130,1] 134[131,1] 135[132,1] 136[133,1] 137[134,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133 134 135 136 137
;; live  kill	 14 [lr]
;; rd  in  	(10)
2, 5, 8, 10, 11, 13, 14, 16, 27, 28
;; rd  gen 	(6)
0, 130, 131, 132, 133, 134
;; rd  kill	(10)
0, 1, 2, 15, 16, 130, 131, 132, 133, 134

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/traps.c:712 (set (reg/v/f:SI 133 [ file ])
        (reg:SI 0 r0 [ file ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/traps.c:712 (set (reg/v:SI 134 [ line ])
        (reg:SI 1 r1 [ line ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/traps.c:713 (set (reg/f:SI 135)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/traps.c:713 (set (reg:SI 0 r0)
        (reg/f:SI 135)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/traps.c:713 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ file ])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/traps.c:713 (set (reg:SI 2 r2)
        (reg/v:SI 134 [ line ])) 167 {*arm_movsi_insn} (nil))

(call_insn 11 10 12 2 arch/arm/kernel/traps.c:713 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 12 11 14 2 arch/arm/kernel/traps.c:714 (set (reg/f:SI 136)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 14 12 16 2 arch/arm/kernel/traps.c:714 (set (mem:SI (reg/f:SI 136) [0 S4 A32])
        (reg/f:SI 136)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 2 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(14)
0, 5, 8, 10, 11, 13, 14, 27, 28, 130, 131, 132, 133, 134


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(14)
0, 5, 8, 10, 11, 13, 14, 27, 28, 130, 131, 132, 133, 134
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [100.0%]  (fallthru)
(code_label 16 14 15 3 20 "" [0 uses])

(note 15 16 0 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 3 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(14)
0, 5, 8, 10, 11, 13, 14, 27, 28, 130, 131, 132, 133, 134


;; Succ edge  3 [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 13.
ending the processing of deferred insns

;; Function abort (abort)[0:1082]

;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 4 n_edges 3 count 4 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 4 n_edges 3 count 5 (  1.2)
df_worklist_dataflow_doublequeue:n_basic_blocks 4 n_edges 3 count 5 (  1.2)

In insn 7, replacing
 (reg/f:SI 133)
 with (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)
Changes to insn 7 not profitable

In insn 8, replacing
 (reg/f:SI 134)
 with (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1129a800>)
Changes to insn 8 not profitable

In insn 12, replacing
 (reg/f:SI 135)
 with (const_int 0 [0x0])
Changes to insn 12 not profitable

In insn 13, replacing
 (reg/f:SI 135)
 with (const_int 0 [0x0])
Changes to insn 13 not recognized
 Setting REG_EQUAL note


try_optimize_cfg iteration 1

Infinite loop in BB 3.
Infinite loop in BB 3.
deferring deletion of insn with uid = 12.
Deleted 1 trivially dead insns

Number of successful forward propagations: 0



abort

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={3d,1u} r1={3d,1u} r2={3d,1u} r3={2d} r11={1d,3u} r12={2d} r13={1d,4u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,3u} r26={1d,2u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,1u} r135={1d,3u} r136={1d} 
;;    total ref usage 155{134d,21u,0e} in 8{7 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 13, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129
0[0,3] 1[3,3] 2[6,3] 3[9,2] 11[11,1] 12[12,2] 13[14,1] 14[15,2] 15[17,1] 16[18,1] 17[19,1] 18[20,1] 19[21,1] 20[22,1] 21[23,1] 22[24,1] 23[25,1] 24[26,1] 25[27,1] 26[28,1] 27[29,1] 28[30,1] 29[31,1] 30[32,1] 31[33,1] 32[34,1] 33[35,1] 34[36,1] 35[37,1] 36[38,1] 37[39,1] 38[40,1] 39[41,1] 40[42,1] 41[43,1] 42[44,1] 43[45,1] 44[46,1] 45[47,1] 46[48,1] 47[49,1] 48[50,1] 49[51,1] 50[52,1] 51[53,1] 52[54,1] 53[55,1] 54[56,1] 55[57,1] 56[58,1] 57[59,1] 58[60,1] 59[61,1] 60[62,1] 61[63,1] 62[64,1] 63[65,1] 64[66,1] 65[67,1] 66[68,1] 67[69,1] 68[70,1] 69[71,1] 70[72,1] 71[73,1] 72[74,1] 73[75,1] 74[76,1] 75[77,1] 76[78,1] 77[79,1] 78[80,1] 79[81,1] 80[82,1] 81[83,1] 82[84,1] 83[85,1] 84[86,1] 85[87,1] 86[88,1] 87[89,1] 88[90,1] 89[91,1] 90[92,1] 91[93,1] 92[94,1] 93[95,1] 94[96,1] 95[97,1] 96[98,1] 97[99,1] 98[100,1] 99[101,1] 100[102,1] 101[103,1] 102[104,1] 103[105,1] 104[106,1] 105[107,1] 106[108,1] 107[109,1] 108[110,1] 109[111,1] 110[112,1] 111[113,1] 112[114,1] 113[115,1] 114[116,1] 115[117,1] 116[118,1] 117[119,1] 118[120,1] 119[121,1] 120[122,1] 121[123,1] 122[124,1] 123[125,1] 124[126,1] 125[127,1] 126[128,1] 127[129,1] 133[130,1] 134[131,1] 135[132,1] 136[133,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133 134 135 136
;; live  kill	 14 [lr]
;; rd  in  	(10)
2, 5, 8, 10, 11, 13, 14, 16, 27, 28
;; rd  gen 	(5)
0, 130, 131, 132, 133
;; rd  kill	(9)
0, 1, 2, 15, 16, 130, 131, 132, 133

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/kernel/traps.c:713 (set (reg/f:SI 133)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/kernel/traps.c:713 (set (reg/f:SI 134)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1129a800>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/traps.c:713 (set (reg:SI 0 r0)
        (reg/f:SI 133)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)
        (nil)))

(insn 8 7 9 2 arch/arm/kernel/traps.c:713 (set (reg:SI 1 r1)
        (reg/f:SI 134)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1129a800>)
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/traps.c:713 (set (reg:SI 2 r2)
        (const_int 752 [0x2f0])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/kernel/traps.c:713 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 11 10 13 2 arch/arm/kernel/traps.c:714 (set (reg/f:SI 135)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 13 11 15 2 arch/arm/kernel/traps.c:714 (set (mem:SI (reg/f:SI 135) [0 S4 A32])
        (reg/f:SI 135)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 2 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(13)
0, 5, 8, 10, 11, 13, 14, 27, 28, 130, 131, 132, 133


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(11){ }u14(13){ }u15(25){ }u16(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(13)
0, 5, 8, 10, 11, 13, 14, 27, 28, 130, 131, 132, 133
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [100.0%]  (fallthru)
(code_label 15 13 14 3 26 "" [0 uses])

(note 14 15 0 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 3 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(13)
0, 5, 8, 10, 11, 13, 14, 27, 28, 130, 131, 132, 133


;; Succ edge  3 [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 12.
ending the processing of deferred insns

;; Function __readwrite_bug (__readwrite_bug)[0:1077]

;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 4 n_edges 3 count 4 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 4 n_edges 3 count 5 (  1.2)
df_worklist_dataflow_doublequeue:n_basic_blocks 4 n_edges 3 count 5 (  1.2)

In insn 7, replacing
 (reg/f:SI 134)
 with (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x1124ae00>)
Changes to insn 7 not profitable

In insn 12, replacing
 (reg/f:SI 135)
 with (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)
Changes to insn 12 not profitable

In insn 13, replacing
 (reg/f:SI 136)
 with (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1129a800>)
Changes to insn 13 not profitable

In insn 17, replacing
 (reg/f:SI 137)
 with (const_int 0 [0x0])
Changes to insn 17 not profitable

In insn 18, replacing
 (reg/f:SI 137)
 with (const_int 0 [0x0])
Changes to insn 18 not recognized
 Setting REG_EQUAL note


try_optimize_cfg iteration 1

Infinite loop in BB 3.
Infinite loop in BB 3.
deferring deletion of insn with uid = 17.
Deleted 1 trivially dead insns

Number of successful forward propagations: 0



__readwrite_bug

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={5d,3u} r1={5d,2u} r2={4d,1u} r3={3d} r11={1d,3u} r12={3d} r13={1d,5u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={1d,3u} r26={1d,2u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,3u} r138={1d} 
;;    total ref usage 282{255d,27u,0e} in 13{11 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 18, 19, 20, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248
0[0,5] 1[5,5] 2[10,4] 3[14,3] 11[17,1] 12[18,3] 13[21,1] 14[22,3] 15[25,2] 16[27,2] 17[29,2] 18[31,2] 19[33,2] 20[35,2] 21[37,2] 22[39,2] 23[41,2] 24[43,2] 25[45,1] 26[46,1] 27[47,2] 28[49,2] 29[51,2] 30[53,2] 31[55,2] 32[57,2] 33[59,2] 34[61,2] 35[63,2] 36[65,2] 37[67,2] 38[69,2] 39[71,2] 40[73,2] 41[75,2] 42[77,2] 43[79,2] 44[81,2] 45[83,2] 46[85,2] 47[87,2] 48[89,2] 49[91,2] 50[93,2] 51[95,2] 52[97,2] 53[99,2] 54[101,2] 55[103,2] 56[105,2] 57[107,2] 58[109,2] 59[111,2] 60[113,2] 61[115,2] 62[117,2] 63[119,2] 64[121,2] 65[123,2] 66[125,2] 67[127,2] 68[129,2] 69[131,2] 70[133,2] 71[135,2] 72[137,2] 73[139,2] 74[141,2] 75[143,2] 76[145,2] 77[147,2] 78[149,2] 79[151,2] 80[153,2] 81[155,2] 82[157,2] 83[159,2] 84[161,2] 85[163,2] 86[165,2] 87[167,2] 88[169,2] 89[171,2] 90[173,2] 91[175,2] 92[177,2] 93[179,2] 94[181,2] 95[183,2] 96[185,2] 97[187,2] 98[189,2] 99[191,2] 100[193,2] 101[195,2] 102[197,2] 103[199,2] 104[201,2] 105[203,2] 106[205,2] 107[207,2] 108[209,2] 109[211,2] 110[213,2] 111[215,2] 112[217,2] 113[219,2] 114[221,2] 115[223,2] 116[225,2] 117[227,2] 118[229,2] 119[231,2] 120[233,2] 121[235,2] 122[237,2] 123[239,2] 124[241,2] 125[243,2] 126[245,2] 127[247,2] 133[249,1] 134[250,1] 135[251,1] 136[252,1] 137[253,1] 138[254,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 138
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133 134 135 136 137 138
;; live  kill	 14 [lr]
;; rd  in  	(10)
4, 9, 13, 16, 17, 20, 21, 24, 45, 46
;; rd  gen 	(7)
0, 249, 250, 251, 252, 253, 254
;; rd  kill	(14)
0, 1, 2, 3, 4, 22, 23, 24, 249, 250, 251, 252, 253, 254

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/traps.c:722 (set (reg/v/f:SI 133 [ fn ])
        (reg:SI 0 r0 [ fn ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/traps.c:723 (set (reg/f:SI 134)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x1124ae00>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/traps.c:723 (set (reg:SI 0 r0)
        (reg/f:SI 134)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x1124ae00>)
        (nil)))

(insn 8 7 9 2 arch/arm/kernel/traps.c:723 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ fn ])) 167 {*arm_movsi_insn} (nil))

(call_insn 9 8 10 2 arch/arm/kernel/traps.c:723 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 10 9 11 2 arch/arm/kernel/traps.c:713 (set (reg/f:SI 135)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/traps.c:713 (set (reg/f:SI 136)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1129a800>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/traps.c:713 (set (reg:SI 0 r0)
        (reg/f:SI 135)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)
        (nil)))

(insn 13 12 14 2 arch/arm/kernel/traps.c:713 (set (reg:SI 1 r1)
        (reg/f:SI 136)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1129a800>)
        (nil)))

(insn 14 13 15 2 arch/arm/kernel/traps.c:713 (set (reg:SI 2 r2)
        (const_int 724 [0x2d4])) 167 {*arm_movsi_insn} (nil))

(call_insn 15 14 16 2 arch/arm/kernel/traps.c:713 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 16 15 18 2 arch/arm/kernel/traps.c:714 (set (reg/f:SI 137)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 18 16 20 2 arch/arm/kernel/traps.c:714 (set (mem:SI (reg/f:SI 137) [0 S4 A32])
        (reg/f:SI 137)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 2 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(15)
0, 9, 13, 16, 17, 20, 21, 45, 46, 249, 250, 251, 252, 253, 254


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(15)
0, 9, 13, 16, 17, 20, 21, 45, 46, 249, 250, 251, 252, 253, 254
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [100.0%]  (fallthru)
(code_label 20 18 19 3 31 "" [0 uses])

(note 19 20 0 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 3 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(15)
0, 9, 13, 16, 17, 20, 21, 45, 46, 249, 250, 251, 252, 253, 254


;; Succ edge  3 [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 17.
ending the processing of deferred insns

;; Function do_unexp_fiq (do_unexp_fiq)[0:1069]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

In insn 7, replacing
 (reg/f:SI 134)
 with (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x11236af0>)
Changes to insn 7 not profitable

In insn 10, replacing
 (reg/f:SI 135)
 with (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x1124a5c0>)
Changes to insn 10 not profitable


try_optimize_cfg iteration 1


Number of successful forward propagations: 0



do_unexp_fiq

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr]
;;  ref usage 	r0={5d,2u} r1={3d} r2={3d} r3={3d} r11={1d,2u} r12={3d} r13={1d,4u} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={1d,2u} r26={1d,1u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r134={1d,1u} r135={1d,1u} 
;;    total ref usage 261{247d,14u,0e} in 6{4 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244
0[0,5] 1[5,3] 2[8,3] 3[11,3] 11[14,1] 12[15,3] 13[18,1] 14[19,2] 15[21,2] 16[23,2] 17[25,2] 18[27,2] 19[29,2] 20[31,2] 21[33,2] 22[35,2] 23[37,2] 24[39,2] 25[41,1] 26[42,1] 27[43,2] 28[45,2] 29[47,2] 30[49,2] 31[51,2] 32[53,2] 33[55,2] 34[57,2] 35[59,2] 36[61,2] 37[63,2] 38[65,2] 39[67,2] 40[69,2] 41[71,2] 42[73,2] 43[75,2] 44[77,2] 45[79,2] 46[81,2] 47[83,2] 48[85,2] 49[87,2] 50[89,2] 51[91,2] 52[93,2] 53[95,2] 54[97,2] 55[99,2] 56[101,2] 57[103,2] 58[105,2] 59[107,2] 60[109,2] 61[111,2] 62[113,2] 63[115,2] 64[117,2] 65[119,2] 66[121,2] 67[123,2] 68[125,2] 69[127,2] 70[129,2] 71[131,2] 72[133,2] 73[135,2] 74[137,2] 75[139,2] 76[141,2] 77[143,2] 78[145,2] 79[147,2] 80[149,2] 81[151,2] 82[153,2] 83[155,2] 84[157,2] 85[159,2] 86[161,2] 87[163,2] 88[165,2] 89[167,2] 90[169,2] 91[171,2] 92[173,2] 93[175,2] 94[177,2] 95[179,2] 96[181,2] 97[183,2] 98[185,2] 99[187,2] 100[189,2] 101[191,2] 102[193,2] 103[195,2] 104[197,2] 105[199,2] 106[201,2] 107[203,2] 108[205,2] 109[207,2] 110[209,2] 111[211,2] 112[213,2] 113[215,2] 114[217,2] 115[219,2] 116[221,2] 117[223,2] 118[225,2] 119[227,2] 120[229,2] 121[231,2] 122[233,2] 123[235,2] 124[237,2] 125[239,2] 126[241,2] 127[243,2] 134[245,1] 135[246,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 134 135
;; live  kill	 14 [lr]
;; rd  in  	(10)
4, 7, 10, 13, 14, 17, 18, 20, 41, 42
;; rd  gen 	(3)
0, 245, 246
;; rd  kill	(9)
0, 1, 2, 3, 4, 19, 20, 245, 246

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/traps.c:401 (set (reg/f:SI 134)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x11236af0>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/traps.c:401 (set (reg:SI 0 r0)
        (reg/f:SI 134)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x11236af0>)
        (nil)))

(call_insn 8 7 9 2 arch/arm/kernel/traps.c:401 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/traps.c:402 (set (reg/f:SI 135)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x1124a5c0>)) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/traps.c:402 (set (reg:SI 0 r0)
        (reg/f:SI 135)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x1124a5c0>)
        (nil)))

(call_insn/j 11 10 0 2 arch/arm/kernel/traps.c:402 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(11)
0, 7, 10, 13, 14, 17, 18, 41, 42, 245, 246


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function __bad_xchg (__bad_xchg)[0:1074]

;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 4 n_edges 3 count 4 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 4 n_edges 3 count 5 (  1.2)
df_worklist_dataflow_doublequeue:n_basic_blocks 4 n_edges 3 count 5 (  1.2)

In insn 9, replacing
 (reg/f:SI 137)
 with (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x11236b40>)
Changes to insn 9 not profitable

In insn 16, replacing
 (reg/f:SI 138)
 with (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)
Changes to insn 16 not profitable

In insn 17, replacing
 (reg/f:SI 139)
 with (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1129a800>)
Changes to insn 17 not profitable

In insn 21, replacing
 (reg/f:SI 140)
 with (const_int 0 [0x0])
Changes to insn 21 not profitable

In insn 22, replacing
 (reg/f:SI 140)
 with (const_int 0 [0x0])
Changes to insn 22 not recognized
 Setting REG_EQUAL note


try_optimize_cfg iteration 1

Infinite loop in BB 3.
Infinite loop in BB 3.
deferring deletion of insn with uid = 21.
deferring deletion of insn with uid = 7.
Deleted 2 trivially dead insns

Number of successful forward propagations: 0



__bad_xchg

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={5d,3u} r1={5d,3u} r2={5d,2u} r3={4d,1u} r11={1d,3u} r12={3d} r13={1d,5u} r14={3d,2u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={1d,3u} r26={1d,2u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d} r134={1d,1u} r135={1d,1u} r136={1d,2u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,3u} r141={1d} 
;;    total ref usage 294{260d,34u,0e} in 17{15 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 20, 21, 22, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
0[0,5] 1[5,5] 2[10,5] 3[15,4] 11[19,1] 12[20,3] 13[23,1] 14[24,3] 15[27,2] 16[29,2] 17[31,2] 18[33,2] 19[35,2] 20[37,2] 21[39,2] 22[41,2] 23[43,2] 24[45,2] 25[47,1] 26[48,1] 27[49,2] 28[51,2] 29[53,2] 30[55,2] 31[57,2] 32[59,2] 33[61,2] 34[63,2] 35[65,2] 36[67,2] 37[69,2] 38[71,2] 39[73,2] 40[75,2] 41[77,2] 42[79,2] 43[81,2] 44[83,2] 45[85,2] 46[87,2] 47[89,2] 48[91,2] 49[93,2] 50[95,2] 51[97,2] 52[99,2] 53[101,2] 54[103,2] 55[105,2] 56[107,2] 57[109,2] 58[111,2] 59[113,2] 60[115,2] 61[117,2] 62[119,2] 63[121,2] 64[123,2] 65[125,2] 66[127,2] 67[129,2] 68[131,2] 69[133,2] 70[135,2] 71[137,2] 72[139,2] 73[141,2] 74[143,2] 75[145,2] 76[147,2] 77[149,2] 78[151,2] 79[153,2] 80[155,2] 81[157,2] 82[159,2] 83[161,2] 84[163,2] 85[165,2] 86[167,2] 87[169,2] 88[171,2] 89[173,2] 90[175,2] 91[177,2] 92[179,2] 93[181,2] 94[183,2] 95[185,2] 96[187,2] 97[189,2] 98[191,2] 99[193,2] 100[195,2] 101[197,2] 102[199,2] 103[201,2] 104[203,2] 105[205,2] 106[207,2] 107[209,2] 108[211,2] 109[213,2] 110[215,2] 111[217,2] 112[219,2] 113[221,2] 114[223,2] 115[225,2] 116[227,2] 117[229,2] 118[231,2] 119[233,2] 120[235,2] 121[237,2] 122[239,2] 123[241,2] 124[243,2] 125[245,2] 126[247,2] 127[249,2] 133[251,1] 134[252,1] 135[253,1] 136[254,1] 137[255,1] 138[256,1] 139[257,1] 140[258,1] 141[259,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 138 139 140 141
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 133 134 135 136 137 138 139 140 141
;; live  kill	 14 [lr]
;; rd  in  	(10)
4, 9, 14, 18, 19, 22, 23, 26, 47, 48
;; rd  gen 	(10)
0, 251, 252, 253, 254, 255, 256, 257, 258, 259
;; rd  kill	(17)
0, 1, 2, 3, 4, 24, 25, 26, 251, 252, 253, 254, 255, 256, 257, 258, 259

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 34 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 34 5 2 2 (set (reg:SI 136)
        (reg:SI 14 lr)) 167 {*arm_movsi_insn} (nil))

(insn 2 34 3 2 arch/arm/kernel/traps.c:677 (set (reg/v/f:SI 134 [ ptr ])
        (reg:SI 0 r0 [ ptr ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/traps.c:677 (set (reg/v:SI 135 [ size ])
        (reg:SI 1 r1 [ size ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 4 9 2 arch/arm/kernel/traps.c:678 (set (reg/f:SI 137)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x11236b40>)) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/traps.c:678 (set (reg:SI 0 r0)
        (reg/f:SI 137)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x11236b40>)
        (nil)))

(insn 10 9 11 2 arch/arm/kernel/traps.c:678 (set (reg:SI 1 r1)
        (reg:SI 136)) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/traps.c:678 (set (reg:SI 2 r2)
        (reg/v/f:SI 134 [ ptr ])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/traps.c:678 (set (reg:SI 3 r3)
        (reg/v:SI 135 [ size ])) 167 {*arm_movsi_insn} (nil))

(call_insn 13 12 14 2 arch/arm/kernel/traps.c:678 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 14 13 15 2 arch/arm/kernel/traps.c:713 (set (reg/f:SI 138)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 arch/arm/kernel/traps.c:713 (set (reg/f:SI 139)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1129a800>)) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/kernel/traps.c:713 (set (reg:SI 0 r0)
        (reg/f:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)
        (nil)))

(insn 17 16 18 2 arch/arm/kernel/traps.c:713 (set (reg:SI 1 r1)
        (reg/f:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1129a800>)
        (nil)))

(insn 18 17 19 2 arch/arm/kernel/traps.c:713 (set (reg:SI 2 r2)
        (const_int 680 [0x2a8])) 167 {*arm_movsi_insn} (nil))

(call_insn 19 18 20 2 arch/arm/kernel/traps.c:713 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 20 19 22 2 arch/arm/kernel/traps.c:714 (set (reg/f:SI 140)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 22 20 24 2 arch/arm/kernel/traps.c:714 (set (mem:SI (reg/f:SI 140) [0 S4 A32])
        (reg/f:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 2 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(18)
0, 9, 14, 18, 19, 22, 23, 47, 48, 251, 252, 253, 254, 255, 256, 257, 258, 259


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(18)
0, 9, 14, 18, 19, 22, 23, 47, 48, 251, 252, 253, 254, 255, 256, 257, 258, 259
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [100.0%]  (fallthru)
(code_label 24 22 23 3 40 "" [0 uses])

(note 23 24 0 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 3 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(18)
0, 9, 14, 18, 19, 22, 23, 47, 48, 251, 252, 253, 254, 255, 256, 257, 258, 259


;; Succ edge  3 [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 7.
deleting insn with uid = 21.
ending the processing of deferred insns

;; Function unregister_undef_hook (unregister_undef_hook)[0:1066]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

In insn 7, replacing
 (plus:SI (reg/f:SI 137)
        (const_int 4 [0x4]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (const_int 4 [0x4])))
Changes to insn 7 not profitable

In insn 16, replacing
 (reg:SI 139)
 with (const_int 1048832 [0x100100])
Changes to insn 16 not recognized
 Setting REG_EQUAL note

In insn 18, replacing
 (reg:SI 140)
 with (const_int 2097664 [0x200200])
Changes to insn 18 not recognized
 Setting REG_EQUAL note

In insn 19, replacing
 (reg/f:SI 137)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 19 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 20.
deferring deletion of insn with uid = 19.
Deleted 2 trivially dead insns

Number of successful forward propagations: 0



unregister_undef_hook

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr]
;;  ref usage 	r0={5d,4u} r1={4d,1u} r2={3d} r3={3d} r11={1d,2u} r12={3d} r13={1d,4u} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={1d,2u} r26={1d,1u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,2u} r134={1d,2u} r135={1d,1u} r136={1d,4u} r137={1d,2u} r138={1d,3u} r139={1d,1u} r140={1d,1u} r141={1d} r142={1d} 
;;    total ref usage 287{256d,31u,0e} in 17{15 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 16, 17, 18, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245
0[0,5] 1[5,4] 2[9,3] 3[12,3] 11[15,1] 12[16,3] 13[19,1] 14[20,2] 15[22,2] 16[24,2] 17[26,2] 18[28,2] 19[30,2] 20[32,2] 21[34,2] 22[36,2] 23[38,2] 24[40,2] 25[42,1] 26[43,1] 27[44,2] 28[46,2] 29[48,2] 30[50,2] 31[52,2] 32[54,2] 33[56,2] 34[58,2] 35[60,2] 36[62,2] 37[64,2] 38[66,2] 39[68,2] 40[70,2] 41[72,2] 42[74,2] 43[76,2] 44[78,2] 45[80,2] 46[82,2] 47[84,2] 48[86,2] 49[88,2] 50[90,2] 51[92,2] 52[94,2] 53[96,2] 54[98,2] 55[100,2] 56[102,2] 57[104,2] 58[106,2] 59[108,2] 60[110,2] 61[112,2] 62[114,2] 63[116,2] 64[118,2] 65[120,2] 66[122,2] 67[124,2] 68[126,2] 69[128,2] 70[130,2] 71[132,2] 72[134,2] 73[136,2] 74[138,2] 75[140,2] 76[142,2] 77[144,2] 78[146,2] 79[148,2] 80[150,2] 81[152,2] 82[154,2] 83[156,2] 84[158,2] 85[160,2] 86[162,2] 87[164,2] 88[166,2] 89[168,2] 90[170,2] 91[172,2] 92[174,2] 93[176,2] 94[178,2] 95[180,2] 96[182,2] 97[184,2] 98[186,2] 99[188,2] 100[190,2] 101[192,2] 102[194,2] 103[196,2] 104[198,2] 105[200,2] 106[202,2] 107[204,2] 108[206,2] 109[208,2] 110[210,2] 111[212,2] 112[214,2] 113[216,2] 114[218,2] 115[220,2] 116[222,2] 117[224,2] 118[226,2] 119[228,2] 120[230,2] 121[232,2] 122[234,2] 123[236,2] 124[238,2] 125[240,2] 126[242,2] 127[244,2] 133[246,1] 134[247,1] 135[248,1] 136[249,1] 137[250,1] 138[251,1] 139[252,1] 140[253,1] 141[254,1] 142[255,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 138 139 140 141 142
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 133 134 135 136 137 138 139 140 141 142
;; live  kill	 14 [lr]
;; rd  in  	(10)
4, 8, 11, 14, 15, 18, 19, 21, 42, 43
;; rd  gen 	(10)
246, 247, 248, 249, 250, 251, 252, 253, 254, 255
;; rd  kill	(12)
20, 21, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/traps.c:317 (set (reg/v/f:SI 136 [ hook ])
        (reg:SI 0 r0 [ hook ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/traps.c:320 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/traps.c:320 (set (reg/f:SI 138)
        (plus:SI (reg/f:SI 137)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 8 7 9 2 arch/arm/kernel/traps.c:320 (set (reg:SI 0 r0)
        (reg/f:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(call_insn 9 8 10 2 arch/arm/kernel/traps.c:320 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10b28b80 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 10 9 11 2 arch/arm/kernel/traps.c:320 (set (reg/v:SI 135 [ flags ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 include/linux/list.h:106 (set (reg/f:SI 133 [ D.18887 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ hook ])
                (const_int 4 [0x4])) [0 <variable>.node.prev+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 include/linux/list.h:106 (set (reg/f:SI 134 [ D.18886 ])
        (mem/s/f/j:SI (reg/v/f:SI 136 [ hook ]) [0 <variable>.node.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 include/linux/list.h:88 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 134 [ D.18886 ])
                (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
        (reg/f:SI 133 [ D.18887 ])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 include/linux/list.h:89 (set (mem/s/f/j:SI (reg/f:SI 133 [ D.18887 ]) [0 <variable>.next+0 S4 A32])
        (reg/f:SI 134 [ D.18886 ])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 include/linux/list.h:107 (set (reg:SI 139)
        (const_int 1048832 [0x100100])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 include/linux/list.h:107 (set (mem/s/f/j:SI (reg/v/f:SI 136 [ hook ]) [0 <variable>.node.next+0 S4 A32])
        (reg:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1048832 [0x100100])
        (nil)))

(insn 17 16 18 2 include/linux/list.h:108 (set (reg:SI 140)
        (const_int 2097664 [0x200200])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 21 2 include/linux/list.h:108 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ hook ])
                (const_int 4 [0x4])) [0 <variable>.node.prev+0 S4 A32])
        (reg:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 2097664 [0x200200])
        (nil)))

(insn 21 18 22 2 include/linux/spinlock.h:340 (set (reg:SI 0 r0)
        (reg/f:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 22 21 23 2 include/linux/spinlock.h:340 (set (reg:SI 1 r1)
        (reg/v:SI 135 [ flags ])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 23 22 0 2 include/linux/spinlock.h:340 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10b28f00 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(19)
4, 8, 11, 14, 15, 18, 19, 42, 43, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
deleting insn with uid = 19.
deleting insn with uid = 20.
ending the processing of deferred insns

;; Function register_undef_hook (register_undef_hook)[0:1065]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

In insn 7, replacing
 (plus:SI (reg/f:SI 137)
        (const_int 4 [0x4]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (const_int 4 [0x4])))
Changes to insn 7 not profitable

In insn 16, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
Changes to insn 16 not profitable

In insn 17, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
Changes to insn 17 not recognized
 Setting REG_EQUAL note

In insn 18, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
Changes to insn 18 not profitable

In insn 20, replacing
 (reg/f:SI 137)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 20 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 21.
deferring deletion of insn with uid = 20.
deferring deletion of insn with uid = 18.
deferring deletion of insn with uid = 16.
deferring deletion of insn with uid = 11.
Deleted 5 trivially dead insns

Number of successful forward propagations: 0



register_undef_hook

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr]
;;  ref usage 	r0={5d,4u} r1={4d,1u} r2={3d} r3={3d} r11={1d,2u} r12={3d} r13={1d,4u} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={1d,2u} r26={1d,1u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,2u} r134={1d,1u} r135={1d} r136={1d,5u} r137={1d,2u} r138={1d,3u} r139={1d,5u} r140={1d} r141={1d} r142={1d} r143={1d} 
;;    total ref usage 290{257d,33u,0e} in 15{13 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 16, 17, 18, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245
0[0,5] 1[5,4] 2[9,3] 3[12,3] 11[15,1] 12[16,3] 13[19,1] 14[20,2] 15[22,2] 16[24,2] 17[26,2] 18[28,2] 19[30,2] 20[32,2] 21[34,2] 22[36,2] 23[38,2] 24[40,2] 25[42,1] 26[43,1] 27[44,2] 28[46,2] 29[48,2] 30[50,2] 31[52,2] 32[54,2] 33[56,2] 34[58,2] 35[60,2] 36[62,2] 37[64,2] 38[66,2] 39[68,2] 40[70,2] 41[72,2] 42[74,2] 43[76,2] 44[78,2] 45[80,2] 46[82,2] 47[84,2] 48[86,2] 49[88,2] 50[90,2] 51[92,2] 52[94,2] 53[96,2] 54[98,2] 55[100,2] 56[102,2] 57[104,2] 58[106,2] 59[108,2] 60[110,2] 61[112,2] 62[114,2] 63[116,2] 64[118,2] 65[120,2] 66[122,2] 67[124,2] 68[126,2] 69[128,2] 70[130,2] 71[132,2] 72[134,2] 73[136,2] 74[138,2] 75[140,2] 76[142,2] 77[144,2] 78[146,2] 79[148,2] 80[150,2] 81[152,2] 82[154,2] 83[156,2] 84[158,2] 85[160,2] 86[162,2] 87[164,2] 88[166,2] 89[168,2] 90[170,2] 91[172,2] 92[174,2] 93[176,2] 94[178,2] 95[180,2] 96[182,2] 97[184,2] 98[186,2] 99[188,2] 100[190,2] 101[192,2] 102[194,2] 103[196,2] 104[198,2] 105[200,2] 106[202,2] 107[204,2] 108[206,2] 109[208,2] 110[210,2] 111[212,2] 112[214,2] 113[216,2] 114[218,2] 115[220,2] 116[222,2] 117[224,2] 118[226,2] 119[228,2] 120[230,2] 121[232,2] 122[234,2] 123[236,2] 124[238,2] 125[240,2] 126[242,2] 127[244,2] 133[246,1] 134[247,1] 135[248,1] 136[249,1] 137[250,1] 138[251,1] 139[252,1] 140[253,1] 141[254,1] 142[255,1] 143[256,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 138 139 140 141 142 143
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 133 134 135 136 137 138 139 140 141 142 143
;; live  kill	 14 [lr]
;; rd  in  	(10)
4, 8, 11, 14, 15, 18, 19, 21, 42, 43
;; rd  gen 	(11)
246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256
;; rd  kill	(13)
20, 21, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/traps.c:308 (set (reg/v/f:SI 136 [ hook ])
        (reg:SI 0 r0 [ hook ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/traps.c:311 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/traps.c:311 (set (reg/f:SI 138)
        (plus:SI (reg/f:SI 137)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 8 7 9 2 arch/arm/kernel/traps.c:311 (set (reg:SI 0 r0)
        (reg/f:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(call_insn 9 8 10 2 arch/arm/kernel/traps.c:311 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10b28b80 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 10 9 12 2 arch/arm/kernel/traps.c:311 (set (reg/v:SI 134 [ flags ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 12 10 13 2 include/linux/list.h:62 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 include/linux/list.h:62 (set (reg/f:SI 133 [ D.18899 ])
        (mem/s/f/j/c:SI (reg/f:SI 139) [0 undef_hook.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 include/linux/list.h:41 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 133 [ D.18899 ])
                (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
        (reg/v/f:SI 136 [ hook ])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 17 2 include/linux/list.h:42 (set (mem/s/f/j:SI (reg/v/f:SI 136 [ hook ]) [0 <variable>.node.next+0 S4 A32])
        (reg/f:SI 133 [ D.18899 ])) 167 {*arm_movsi_insn} (nil))

(insn 17 15 19 2 include/linux/list.h:43 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ hook ])
                (const_int 4 [0x4])) [0 <variable>.node.prev+0 S4 A32])
        (reg/f:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn 19 17 22 2 include/linux/list.h:44 (set (mem/s/f/j/c:SI (reg/f:SI 139) [0 undef_hook.next+0 S4 A32])
        (reg/v/f:SI 136 [ hook ])) 167 {*arm_movsi_insn} (nil))

(insn 22 19 23 2 include/linux/spinlock.h:340 (set (reg:SI 0 r0)
        (reg/f:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 23 22 24 2 include/linux/spinlock.h:340 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ flags ])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 24 23 0 2 include/linux/spinlock.h:340 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10b28f00 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(20)
4, 8, 11, 14, 15, 18, 19, 42, 43, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
deleting insn with uid = 11.
deleting insn with uid = 16.
deleting insn with uid = 18.
deleting insn with uid = 20.
deleting insn with uid = 21.
ending the processing of deferred insns

;; Function dump_mem (dump_mem)[0:1057]

;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12
;;
;; Loop 1
;;  header 11, latch 10
;;  depth 1, outer 0
;;  nodes: 11 10 9 3 8 4 6 7 5
;;
;; Loop 2
;;  header 9, latch 8
;;  depth 2, outer 1
;;  nodes: 9 8 4 6 7 5
;; 2 succs { 11 }
;; 3 succs { 9 }
;; 4 succs { 5 8 }
;; 5 succs { 6 7 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 9 }
;; 9 succs { 4 10 }
;; 10 succs { 11 }
;; 11 succs { 3 12 }
;; 12 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 16 count 36 (  2.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 16 count 34 (  2.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 16 count 37 (  2.8)

In insn 22, replacing
 (reg:SI 156)
 with (const_int 0 [0x0])
Changes to insn 22 not recognized
 Setting REG_EQUAL note

In insn 25, replacing
 (reg/f:SI 157)
 with (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x112b0e00>)
Changes to insn 25 not profitable

In insn 41, replacing
 (subreg:QI (reg:SI 160) 0)
 with (const_int 0 [0x0])
Changes to insn 41 not profitable

In insn 42, replacing
 (subreg:QI (reg:SI 160) 0)
 with (const_int 0 [0x0])
Changes to insn 42 not recognized
 Setting REG_EQUAL note

In insn 45, replacing
 (reg:SI 160)
 with (const_int 0 [0x0])
Changes to insn 45 not profitable

In insn 59, replacing
 (reg/f:SI 163)
 with (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x112b1700>)
Changes to insn 59 not profitable

In insn 68, replacing
 (reg/f:SI 164)
 with (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x112b4d50>)
Changes to insn 68 not profitable

In insn 84, replacing
 (subreg:SI (reg:QI 165) 0)
 with (reg:SI 166)
Changed insn 84
deferring rescan insn with uid = 84.

In insn 84, replacing
 (subreg:SI (reg:QI 167) 0)
 with (reg:SI 168)
Changed insn 84
deferring rescan insn with uid = 84.

In insn 94, replacing
 (reg/f:SI 172)
 with (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x112b4f00>)
Changes to insn 94 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 106.
deferring deletion of insn with uid = 83.
deferring deletion of insn with uid = 80.
deferring deletion of insn with uid = 41.
deferring deletion of insn with uid = 20.
deferring deletion of insn with uid = 19.
deferring deletion of insn with uid = 18.
deferring deletion of insn with uid = 14.
Deleted 8 trivially dead insns

Number of successful forward propagations: 2



dump_mem

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={11d,6u} r1={11d,6u} r2={10d,5u} r3={8d,3u} r11={1d,12u} r12={6d} r13={1d,23u,3d} r14={6d,1u} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={12d,6u} r25={1d,15u,3d} r26={1d,11u} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={5d} r101={5d} r102={5d} r103={5d} r104={5d} r105={5d} r106={5d} r107={5d} r108={5d} r109={5d} r110={5d} r111={5d} r112={5d} r113={5d} r114={5d} r115={5d} r116={5d} r117={5d} r118={5d} r119={5d} r120={5d} r121={5d} r122={5d} r123={5d} r124={5d} r125={5d} r126={5d} r127={5d} r138={2d,3u} r139={1d} r140={1d} r141={1d} r142={1d,1u} r143={1d,1u} r144={2d,4u} r145={2d,2u} r146={1d,1u} r147={2d,4u,1d} r148={1d,2u} r149={1d,1u} r150={1d,3u} r151={1d,3u} r152={1d,3u} r153={1d,2u} r154={1d} r155={1d} r156={1d,1u} r157={1d,1u} r159={1d,2u} r160={1d,3u} r161={1d} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d} r166={1d,1u} r167={1d} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} 
;;    total ref usage 807{661d,139u,7e} in 69{64 regular + 5 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 41, 42, 43, 44, 45, 46, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617
0[0,11] 1[11,11] 2[22,10] 3[32,8] 11[40,1] 12[41,6] 13[47,1] 14[48,6] 15[54,5] 16[59,5] 17[64,5] 18[69,5] 19[74,5] 20[79,5] 21[84,5] 22[89,5] 23[94,5] 24[99,12] 25[111,1] 26[112,1] 27[113,5] 28[118,5] 29[123,5] 30[128,5] 31[133,5] 32[138,5] 33[143,5] 34[148,5] 35[153,5] 36[158,5] 37[163,5] 38[168,5] 39[173,5] 40[178,5] 41[183,5] 42[188,5] 43[193,5] 44[198,5] 45[203,5] 46[208,5] 47[213,5] 48[218,5] 49[223,5] 50[228,5] 51[233,5] 52[238,5] 53[243,5] 54[248,5] 55[253,5] 56[258,5] 57[263,5] 58[268,5] 59[273,5] 60[278,5] 61[283,5] 62[288,5] 63[293,5] 64[298,5] 65[303,5] 66[308,5] 67[313,5] 68[318,5] 69[323,5] 70[328,5] 71[333,5] 72[338,5] 73[343,5] 74[348,5] 75[353,5] 76[358,5] 77[363,5] 78[368,5] 79[373,5] 80[378,5] 81[383,5] 82[388,5] 83[393,5] 84[398,5] 85[403,5] 86[408,5] 87[413,5] 88[418,5] 89[423,5] 90[428,5] 91[433,5] 92[438,5] 93[443,5] 94[448,5] 95[453,5] 96[458,5] 97[463,5] 98[468,5] 99[473,5] 100[478,5] 101[483,5] 102[488,5] 103[493,5] 104[498,5] 105[503,5] 106[508,5] 107[513,5] 108[518,5] 109[523,5] 110[528,5] 111[533,5] 112[538,5] 113[543,5] 114[548,5] 115[553,5] 116[558,5] 117[563,5] 118[568,5] 119[573,5] 120[578,5] 121[583,5] 122[588,5] 123[593,5] 124[598,5] 125[603,5] 126[608,5] 127[613,5] 138[618,2] 139[620,1] 140[621,1] 141[622,1] 142[623,1] 143[624,1] 144[625,2] 145[627,2] 146[629,1] 147[630,2] 148[632,1] 149[633,1] 150[634,1] 151[635,1] 152[636,1] 153[637,1] 154[638,1] 155[639,1] 156[640,1] 157[641,1] 159[642,1] 160[643,1] 161[644,1] 162[645,1] 163[646,1] 164[647,1] 165[648,1] 166[649,1] 167[650,1] 168[651,1] 169[652,1] 170[653,1] 171[654,1] 172[655,1] 173[656,1] 174[657,1] 175[658,1] 176[659,1] 177[660,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 141 146 147 148 149 150 151 152 153 154 155 156 157
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 140 141 146 147 148 149 150 151 152 153 154 155 156 157
;; live  kill	 14 [lr]
;; rd  in  	(10)
10, 21, 31, 39, 40, 46, 47, 53, 111, 112
;; rd  gen 	(15)
8, 621, 622, 629, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641
;; rd  kill	(32)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 48, 49, 50, 51, 52, 53, 621, 622, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 12 0 7 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 7 12 8 2 arch/arm/kernel/traps.c:88 (set (reg/v/f:SI 148 [ lvl ])
        (reg:SI 0 r0 [ lvl ])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/traps.c:88 (set (reg/v/f:SI 149 [ str ])
        (reg:SI 1 r1 [ str ])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/traps.c:88 (set (reg/v:SI 150 [ bottom ])
        (reg:SI 2 r2 [ bottom ])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/traps.c:88 (set (reg/v:SI 151 [ top ])
        (reg:SI 3 r3 [ top ])) 167 {*arm_movsi_insn} (nil))

(note 11 10 15 2 NOTE_INSN_FUNCTION_BEG)

(insn 15 11 16 2 arch/arm/kernel/traps.c:98 (set (reg:SI 153)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 16 15 17 2 arch/arm/kernel/traps.c:98 (set (reg:SI 152)
        (and:SI (reg:SI 153)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 17 16 21 2 arch/arm/kernel/traps.c:98 (set (reg/v:SI 146 [ fs ])
        (mem/s/j:SI (plus:SI (reg:SI 152)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 21 17 22 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 156)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (mem/s/j:SI (plus:SI (reg:SI 152)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])
        (reg:SI 156)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 23 22 24 2 arch/arm/kernel/traps.c:101 (set (reg/f:SI 157)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x112b0e00>)) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 2 arch/arm/kernel/traps.c:101 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v:SI 151 [ top ])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 2 arch/arm/kernel/traps.c:101 (set (reg:SI 0 r0)
        (reg/f:SI 157)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x112b0e00>)
        (nil)))

(insn 26 25 27 2 arch/arm/kernel/traps.c:101 (set (reg:SI 1 r1)
        (reg/v/f:SI 148 [ lvl ])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 2 arch/arm/kernel/traps.c:101 (set (reg:SI 2 r2)
        (reg/v/f:SI 149 [ str ])) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 2 arch/arm/kernel/traps.c:101 (set (reg:SI 3 r3)
        (reg/v:SI 150 [ bottom ])) 167 {*arm_movsi_insn} (nil))

(call_insn 29 28 30 2 arch/arm/kernel/traps.c:101 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 30 29 102 2 arch/arm/kernel/traps.c:103 (set (reg/v:SI 147 [ first ])
        (and:SI (reg/v:SI 150 [ bottom ])
            (const_int -32 [0xffffffffffffffe0]))) 67 {*arm_andsi3_insn} (nil))
;; End of basic block 2 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 150 151
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 150 151
;; rd  out 	(23)
8, 21, 31, 39, 40, 46, 47, 111, 112, 621, 622, 629, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u31(11){ }u32(13){ }u33(25){ }u34(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 150 151
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 138 144 145 159 160 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 150 151
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 138 144 145 159 160 161
;; live  kill	 14 [lr]
;; rd  in  	(51)
0, 8, 21, 31, 39, 40, 46, 47, 99, 111, 112, 618, 619, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658
;; rd  gen 	(7)
6, 618, 626, 627, 642, 643, 644
;; rd  kill	(26)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 48, 49, 50, 51, 52, 53, 618, 619, 625, 626, 627, 628, 642, 643, 644

;; Pred edge  11 [0.0%] 
(code_label 102 30 33 3 58 "" [1 uses])

(note 33 102 35 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 35 33 36 3 arch/arm/kernel/traps.c:107 discrim 3 (set (reg/f:SI 159)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -84 [0xffffffffffffffac]))) 4 {*arm_addsi3} (nil))

(insn 36 35 37 3 arch/arm/kernel/traps.c:107 discrim 3 (set (reg:SI 0 r0)
        (reg/f:SI 159)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -84 [0xffffffffffffffac]))
        (nil)))

(insn 37 36 38 3 arch/arm/kernel/traps.c:107 discrim 3 (set (reg:SI 1 r1)
        (const_int 32 [0x20])) 167 {*arm_movsi_insn} (nil))

(insn 38 37 39 3 arch/arm/kernel/traps.c:107 discrim 3 (set (reg:SI 2 r2)
        (const_int 81 [0x51])) 167 {*arm_movsi_insn} (nil))

(call_insn 39 38 40 3 arch/arm/kernel/traps.c:107 discrim 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41] <function_decl 0x51154f80 memset>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 40 39 42 3 arch/arm/kernel/traps.c:108 (set (reg:SI 160)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 42 40 43 3 arch/arm/kernel/traps.c:108 (set (mem/s/j:QI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 str+80 S1 A32])
        (subreg:QI (reg:SI 160) 0)) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 43 42 44 3 arch/arm/kernel/traps.c:108 (set (reg:SI 138 [ ivtmp.628 ])
        (reg/f:SI 159)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -84 [0xffffffffffffffac]))
        (nil)))

(insn 44 43 45 3 arch/arm/kernel/traps.c:108 (set (reg/v:SI 144 [ p ])
        (reg/v:SI 147 [ first ])) 167 {*arm_movsi_insn} (nil))

(insn 45 44 77 3 arch/arm/kernel/traps.c:110 (set (reg/v:SI 145 [ i ])
        (reg:SI 160)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 3 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151
;; rd  out 	(47)
6, 21, 31, 39, 40, 46, 47, 99, 111, 112, 618, 621, 622, 623, 624, 626, 627, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u49(11){ }u50(13){ }u51(25){ }u52(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 150
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(52)
2, 4, 6, 21, 31, 39, 40, 46, 47, 101, 111, 112, 618, 619, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658
;; rd  gen 	(1)
108
;; rd  kill	(12)
99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110

;; Pred edge  9 [91.0%] 
(code_label 77 45 48 4 57 "" [1 uses])

(note 48 77 49 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 4 arch/arm/kernel/traps.c:111 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ p ])
            (reg/v:SI 150 [ bottom ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 50 49 51 4 arch/arm/kernel/traps.c:111 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 70)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 5 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151
;; rd  out 	(52)
2, 4, 6, 21, 31, 39, 40, 46, 47, 108, 111, 112, 618, 619, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u56(11){ }u57(13){ }u58(25){ }u59(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc] 142 143 162
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151
;; live  gen 	 24 [cc] 142 143 162
;; live  kill	 24 [cc]
;; rd  in  	(52)
2, 4, 6, 21, 31, 39, 40, 46, 47, 108, 111, 112, 618, 619, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658
;; rd  gen 	(4)
106, 623, 624, 645
;; rd  kill	(15)
99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 623, 624, 645

;; Pred edge  4 [50.0%]  (fallthru)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 5 arch/arm/kernel/traps.c:113 discrim 4 (set (reg:SI 162)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 53 52 54 5 arch/arm/kernel/traps.c:113 discrim 4 (parallel [
            (set (reg/v:SI 143 [ __gu_err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/v:SI 144 [ p ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 162)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 7011996))
            (set (reg/v:SI 142 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/v:SI 144 [ p ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 162)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 7011996))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 54 53 55 5 arch/arm/kernel/traps.c:113 discrim 5 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ __gu_err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 55 54 56 5 arch/arm/kernel/traps.c:113 discrim 5 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 142 144 145 146 147 148 150 151
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 142 144 145 146 147 148 150 151
;; rd  out 	(52)
2, 4, 6, 21, 31, 39, 40, 46, 47, 106, 111, 112, 618, 619, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u64(11){ }u65(13){ }u66(25){ }u67(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 142 144 145 146 147 148 150 151
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 142 144 145 146 147 148 150 151
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 163
;; live  kill	 14 [lr]
;; rd  in  	(52)
2, 4, 6, 21, 31, 39, 40, 46, 47, 106, 111, 112, 618, 619, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658
;; rd  gen 	(2)
4, 646
;; rd  kill	(18)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 48, 49, 50, 51, 52, 53, 646

;; Pred edge  5 [50.0%]  (fallthru)
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 57 56 58 6 arch/arm/kernel/traps.c:114 (set (reg/f:SI 163)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x112b1700>)) 167 {*arm_movsi_insn} (nil))

(insn 58 57 59 6 arch/arm/kernel/traps.c:114 (set (reg:SI 0 r0)
        (reg:SI 138 [ ivtmp.628 ])) 167 {*arm_movsi_insn} (nil))

(insn 59 58 60 6 arch/arm/kernel/traps.c:114 (set (reg:SI 1 r1)
        (reg/f:SI 163)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x112b1700>)
        (nil)))

(insn 60 59 61 6 arch/arm/kernel/traps.c:114 (set (reg:SI 2 r2)
        (reg/v:SI 142 [ __gu_val ])) 167 {*arm_movsi_insn} (nil))

(call_insn 61 60 64 6 arch/arm/kernel/traps.c:114 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x5115e780 sprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 6 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151
;; rd  out 	(50)
4, 21, 31, 39, 40, 46, 47, 106, 111, 112, 618, 619, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u75(11){ }u76(13){ }u77(25){ }u78(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151
;; live  gen 	 0 [r0] 1 [r1] 164
;; live  kill	 14 [lr]
;; rd  in  	(52)
2, 4, 6, 21, 31, 39, 40, 46, 47, 106, 111, 112, 618, 619, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658
;; rd  gen 	(2)
2, 647
;; rd  kill	(18)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 48, 49, 50, 51, 52, 53, 647

;; Pred edge  5 [50.0%] 
(code_label 64 61 65 7 56 "" [1 uses])

(note 65 64 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 7 arch/arm/kernel/traps.c:116 (set (reg/f:SI 164)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x112b4d50>)) 167 {*arm_movsi_insn} (nil))

(insn 67 66 68 7 arch/arm/kernel/traps.c:116 (set (reg:SI 0 r0)
        (reg:SI 138 [ ivtmp.628 ])) 167 {*arm_movsi_insn} (nil))

(insn 68 67 69 7 arch/arm/kernel/traps.c:116 (set (reg:SI 1 r1)
        (reg/f:SI 164)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x112b4d50>)
        (nil)))

(call_insn 69 68 70 7 arch/arm/kernel/traps.c:116 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcpy") [flags 0x41] <function_decl 0x51157700 __builtin_strcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151
;; rd  out 	(50)
2, 21, 31, 39, 40, 46, 47, 106, 111, 112, 618, 619, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 4 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u84(11){ }u85(13){ }u86(25){ }u87(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145
;; lr  def 	 138 144 145
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151
;; live  gen 	 138 144 145
;; live  kill	
;; rd  in  	(53)
2, 4, 6, 21, 31, 39, 40, 46, 47, 106, 108, 111, 112, 618, 619, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658
;; rd  gen 	(3)
619, 625, 628
;; rd  kill	(6)
618, 619, 625, 626, 627, 628

;; Pred edge  4 [50.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 70 69 71 8 55 "" [1 uses])

(note 71 70 72 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 73 8 arch/arm/kernel/traps.c:110 (set (reg/v:SI 145 [ i ])
        (plus:SI (reg/v:SI 145 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 73 72 74 8 arch/arm/kernel/traps.c:110 (set (reg/v:SI 144 [ p ])
        (plus:SI (reg/v:SI 144 [ p ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 74 73 75 8 arch/arm/kernel/traps.c:110 (set (reg:SI 138 [ ivtmp.628 ])
        (plus:SI (reg:SI 138 [ ivtmp.628 ])
            (const_int 9 [0x9]))) 4 {*arm_addsi3} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151
;; rd  out 	(50)
2, 4, 6, 21, 31, 39, 40, 46, 47, 106, 108, 111, 112, 619, 621, 622, 623, 624, 625, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658


;; Succ edge  9 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 3 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u91(11){ }u92(13){ }u93(25){ }u94(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 151
;; lr  def 	 24 [cc] 165 166 167 168 169 170 171
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151
;; live  gen 	 24 [cc] 165 166 167 168 169 170 171
;; live  kill	
;; rd  in  	(54)
2, 4, 6, 21, 31, 39, 40, 46, 47, 99, 106, 108, 111, 112, 618, 619, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658
;; rd  gen 	(8)
101, 648, 649, 650, 651, 652, 653, 654
;; rd  kill	(19)
99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 648, 649, 650, 651, 652, 653, 654

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru,dfs_back)
(code_label 75 74 76 9 54 "" [0 uses])

(note 76 75 78 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 78 76 79 9 arch/arm/kernel/traps.c:110 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ p ])
            (reg/v:SI 151 [ top ]))) 219 {*arm_cmpsi_insn} (nil))

(insn 79 78 81 9 arch/arm/kernel/traps.c:110 discrim 1 (set (reg:SI 166)
        (ltu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 81 79 82 9 arch/arm/kernel/traps.c:110 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ i ])
            (const_int 7 [0x7]))) 219 {*arm_cmpsi_insn} (nil))

(insn 82 81 84 9 arch/arm/kernel/traps.c:110 discrim 1 (set (reg:SI 168)
        (le:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 84 82 85 9 arch/arm/kernel/traps.c:110 discrim 1 (set (reg:SI 169)
        (and:SI (reg:SI 166)
            (reg:SI 168))) 67 {*arm_andsi3_insn} (nil))

(insn 85 84 86 9 arch/arm/kernel/traps.c:110 discrim 1 (set (reg:QI 170)
        (subreg:QI (reg:SI 169) 0)) 178 {*arm_movqi_insn} (nil))

(insn 86 85 87 9 arch/arm/kernel/traps.c:110 discrim 1 (set (reg:SI 171)
        (zero_extend:SI (reg:QI 170))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 87 86 88 9 arch/arm/kernel/traps.c:110 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 88 87 89 9 arch/arm/kernel/traps.c:110 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 77)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 9 -> ( 4 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151
;; rd  out 	(52)
2, 4, 6, 21, 31, 39, 40, 46, 47, 101, 111, 112, 618, 619, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658


;; Succ edge  4 [91.0%] 
;; Succ edge  10 [9.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u108(11){ }u109(13){ }u110(25){ }u111(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 150 151
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 147 172 173 174 175
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 150 151
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 147 172 173 174 175
;; live  kill	 14 [lr]
;; rd  in  	(52)
2, 4, 6, 21, 31, 39, 40, 46, 47, 101, 111, 112, 618, 619, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658
;; rd  gen 	(6)
0, 630, 655, 656, 657, 658
;; rd  kill	(23)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 48, 49, 50, 51, 52, 53, 630, 631, 655, 656, 657, 658

;; Pred edge  9 [9.0%]  (fallthru)
(note 89 88 90 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 90 89 91 10 arch/arm/kernel/traps.c:119 (set (reg/f:SI 172)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x112b4f00>)) 167 {*arm_movsi_insn} (nil))

(insn 91 90 92 10 arch/arm/kernel/traps.c:119 (set (reg:SI 174)
        (ashift:SI (reg/v:SI 147 [ first ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 92 91 93 10 arch/arm/kernel/traps.c:119 (set (reg:SI 173)
        (lshiftrt:SI (reg:SI 174)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (and:SI (reg/v:SI 147 [ first ])
            (const_int 65535 [0xffff]))
        (nil)))

(insn 93 92 94 10 arch/arm/kernel/traps.c:119 (set (reg/f:SI 175)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -84 [0xffffffffffffffac]))) 4 {*arm_addsi3} (nil))

(insn 94 93 95 10 arch/arm/kernel/traps.c:119 (set (reg:SI 0 r0)
        (reg/f:SI 172)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x112b4f00>)
        (nil)))

(insn 95 94 96 10 arch/arm/kernel/traps.c:119 (set (reg:SI 1 r1)
        (reg/v/f:SI 148 [ lvl ])) 167 {*arm_movsi_insn} (nil))

(insn 96 95 97 10 arch/arm/kernel/traps.c:119 (set (reg:SI 2 r2)
        (reg:SI 173)) 167 {*arm_movsi_insn} (nil))

(insn 97 96 98 10 arch/arm/kernel/traps.c:119 (set (reg:SI 3 r3)
        (reg/f:SI 175)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -84 [0xffffffffffffffac]))
        (nil)))

(call_insn 98 97 99 10 arch/arm/kernel/traps.c:119 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 99 98 100 10 arch/arm/kernel/traps.c:103 (set (reg/v:SI 147 [ first ])
        (plus:SI (reg/v:SI 147 [ first ])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 150 151
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 150 151
;; rd  out 	(49)
0, 21, 31, 39, 40, 46, 47, 101, 111, 112, 618, 619, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658


;; Succ edge  11 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u127(11){ }u128(13){ }u129(25){ }u130(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 150 151
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 151
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 150 151
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(51)
0, 8, 21, 31, 39, 40, 46, 47, 101, 111, 112, 618, 619, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658
;; rd  gen 	(1)
99
;; rd  kill	(12)
99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru,dfs_back)
(code_label 100 99 101 11 53 "" [0 uses])

(note 101 100 103 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 103 101 104 11 arch/arm/kernel/traps.c:103 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 147 [ first ])
            (reg/v:SI 151 [ top ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 104 103 105 11 arch/arm/kernel/traps.c:103 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 102)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 11 -> ( 3 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 150 151
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 150 151
;; rd  out 	(51)
0, 8, 21, 31, 39, 40, 46, 47, 99, 111, 112, 618, 619, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658


;; Succ edge  3 [0.0%] 
;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u134(11){ }u135(13){ }u136(25){ }u137(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 139 176 177
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; live  gen 	 139 176 177
;; live  kill	
;; rd  in  	(51)
0, 8, 21, 31, 39, 40, 46, 47, 99, 111, 112, 618, 619, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658
;; rd  gen 	(3)
620, 659, 660
;; rd  kill	(3)
620, 659, 660

;; Pred edge  11 [100.0%]  (fallthru)
(note 105 104 107 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 107 105 108 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 177)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 108 107 109 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 176)
        (and:SI (reg:SI 177)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 109 108 0 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (mem/s/j:SI (plus:SI (reg:SI 176)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])
        (reg/v:SI 146 [ fs ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(54)
0, 8, 21, 31, 39, 40, 46, 47, 99, 111, 112, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 14.
deleting insn with uid = 18.
deleting insn with uid = 19.
deleting insn with uid = 20.
deleting insn with uid = 41.
deleting insn with uid = 80.
deleting insn with uid = 83.
deleting insn with uid = 106.
rescanning insn with uid = 84.
deleting insn with uid = 84.
ending the processing of deferred insns

;; Function dump_backtrace_entry (dump_backtrace_entry)[0:1056]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 5 }
;; 3 succs { 4 5 }
;; 4 succs { 1 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 7 count 10 (  1.7)

In insn 10, replacing
 (reg/f:SI 136)
 with (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x112bee40>)
Changes to insn 10 not profitable

In insn 16, replacing
 (compare:CC (reg/v:SI 133 [ where ])
        (reg/f:SI 137))
 with (compare:CC (reg/v:SI 133 [ where ])
        (symbol_ref:SI ("__exception_text_start") [flags 0xc0] <var_decl 0x1119ff00 __exception_text_start>))
Changes to insn 16 not recognized
 Setting REG_EQUAL note

In insn 20, replacing
 (compare:CC (reg/v:SI 133 [ where ])
        (reg/f:SI 138))
 with (compare:CC (reg/v:SI 133 [ where ])
        (symbol_ref:SI ("__exception_text_end") [flags 0xc0] <var_decl 0x1119ff60 __exception_text_end>))
Changes to insn 20 not recognized
 Setting REG_EQUAL note

In insn 32, replacing
 (reg/f:SI 139)
 with (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x112bca60>)
Changes to insn 32 not profitable

In insn 33, replacing
 (reg/f:SI 140)
 with (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x112bb570>)
Changes to insn 33 not profitable


try_optimize_cfg iteration 1


Number of successful forward propagations: 0



dump_backtrace_entry

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,3u} r1={5d,3u} r2={5d,3u} r3={5d,2u} r11={1d,5u} r12={3d} r13={1d,8u} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={4d,2u} r25={1d,5u} r26={1d,4u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,4u} r134={1d,2u} r135={1d,2u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} 
;;    total ref usage 314{263d,51u,0e} in 25{23 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 21, 22, 23, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252
0[0,5] 1[5,5] 2[10,5] 3[15,5] 11[20,1] 12[21,3] 13[24,1] 14[25,2] 15[27,2] 16[29,2] 17[31,2] 18[33,2] 19[35,2] 20[37,2] 21[39,2] 22[41,2] 23[43,2] 24[45,4] 25[49,1] 26[50,1] 27[51,2] 28[53,2] 29[55,2] 30[57,2] 31[59,2] 32[61,2] 33[63,2] 34[65,2] 35[67,2] 36[69,2] 37[71,2] 38[73,2] 39[75,2] 40[77,2] 41[79,2] 42[81,2] 43[83,2] 44[85,2] 45[87,2] 46[89,2] 47[91,2] 48[93,2] 49[95,2] 50[97,2] 51[99,2] 52[101,2] 53[103,2] 54[105,2] 55[107,2] 56[109,2] 57[111,2] 58[113,2] 59[115,2] 60[117,2] 61[119,2] 62[121,2] 63[123,2] 64[125,2] 65[127,2] 66[129,2] 67[131,2] 68[133,2] 69[135,2] 70[137,2] 71[139,2] 72[141,2] 73[143,2] 74[145,2] 75[147,2] 76[149,2] 77[151,2] 78[153,2] 79[155,2] 80[157,2] 81[159,2] 82[161,2] 83[163,2] 84[165,2] 85[167,2] 86[169,2] 87[171,2] 88[173,2] 89[175,2] 90[177,2] 91[179,2] 92[181,2] 93[183,2] 94[185,2] 95[187,2] 96[189,2] 97[191,2] 98[193,2] 99[195,2] 100[197,2] 101[199,2] 102[201,2] 103[203,2] 104[205,2] 105[207,2] 106[209,2] 107[211,2] 108[213,2] 109[215,2] 110[217,2] 111[219,2] 112[221,2] 113[223,2] 114[225,2] 115[227,2] 116[229,2] 117[231,2] 118[233,2] 119[235,2] 120[237,2] 121[239,2] 122[241,2] 123[243,2] 124[245,2] 125[247,2] 126[249,2] 127[251,2] 133[253,1] 134[254,1] 135[255,1] 136[256,1] 137[257,1] 138[258,1] 139[259,1] 140[260,1] 141[261,1] 142[262,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 133 134 135 136 137
;; live  kill	 14 [lr]
;; rd  in  	(10)
4, 9, 14, 19, 20, 23, 24, 26, 49, 50
;; rd  gen 	(7)
2, 47, 253, 254, 255, 256, 257
;; rd  kill	(16)
0, 1, 2, 3, 4, 25, 26, 45, 46, 47, 48, 253, 254, 255, 256, 257

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/traps.c:56 (set (reg/v:SI 133 [ where ])
        (reg:SI 0 r0 [ where ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/traps.c:56 (set (reg/v:SI 134 [ from ])
        (reg:SI 1 r1 [ from ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/kernel/traps.c:56 (set (reg/v:SI 135 [ frame ])
        (reg:SI 2 r2 [ frame ])) 167 {*arm_movsi_insn} (nil))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 arch/arm/kernel/traps.c:58 (set (reg/f:SI 136)
        (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x112bee40>)) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/traps.c:58 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v:SI 134 [ from ])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/traps.c:58 (set (reg:SI 0 r0)
        (reg/f:SI 136)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x112bee40>)
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/traps.c:58 (set (reg:SI 1 r1)
        (reg/v:SI 133 [ where ])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/traps.c:58 (set (reg:SI 2 r2)
        (reg/v:SI 133 [ where ])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/traps.c:58 (set (reg:SI 3 r3)
        (reg/v:SI 134 [ from ])) 167 {*arm_movsi_insn} (nil))

(call_insn 14 13 15 2 arch/arm/kernel/traps.c:58 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 15 14 16 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/traps.h:43 (set (reg/f:SI 137)
        (symbol_ref:SI ("__exception_text_start") [flags 0xc0] <var_decl 0x1119ff00 __exception_text_start>)) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/traps.h:43 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ where ])
            (reg/f:SI 137))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg/v:SI 133 [ where ])
            (symbol_ref:SI ("__exception_text_start") [flags 0xc0] <var_decl 0x1119ff00 __exception_text_start>))
        (nil)))

(jump_insn 17 16 18 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/traps.h:43 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 41)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135
;; rd  out 	(15)
2, 9, 14, 19, 20, 23, 24, 47, 49, 50, 253, 254, 255, 256, 257


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u21(11){ }u22(13){ }u23(25){ }u24(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135
;; live  gen 	 24 [cc] 138
;; live  kill	
;; rd  in  	(15)
2, 9, 14, 19, 20, 23, 24, 47, 49, 50, 253, 254, 255, 256, 257
;; rd  gen 	(2)
46, 258
;; rd  kill	(5)
45, 46, 47, 48, 258

;; Pred edge  2 [50.0%]  (fallthru)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/traps.h:44 (set (reg/f:SI 138)
        (symbol_ref:SI ("__exception_text_end") [flags 0xc0] <var_decl 0x1119ff60 __exception_text_end>)) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/traps.h:44 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ where ])
            (reg/f:SI 138))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg/v:SI 133 [ where ])
            (symbol_ref:SI ("__exception_text_end") [flags 0xc0] <var_decl 0x1119ff60 __exception_text_end>))
        (nil)))

(jump_insn 21 20 26 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/traps.h:44 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 26)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; rd  out 	(16)
2, 9, 14, 19, 20, 23, 24, 46, 49, 50, 253, 254, 255, 256, 257, 258


;; Succ edge  4 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u28(11){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 140 141 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 139 140 141 142
;; live  kill	
;; rd  in  	(16)
2, 9, 14, 19, 20, 23, 24, 46, 49, 50, 253, 254, 255, 256, 257, 258
;; rd  gen 	(4)
259, 260, 261, 262
;; rd  kill	(4)
259, 260, 261, 262

;; Pred edge  3 [50.0%] 
(code_label 26 21 27 4 64 "" [1 uses])

(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 29 4 arch/arm/kernel/traps.c:64 (set (reg/f:SI 139)
        (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x112bca60>)) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 4 arch/arm/kernel/traps.c:64 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x112bb570>)) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 4 arch/arm/kernel/traps.c:64 (set (reg:SI 141)
        (plus:SI (reg/v:SI 135 [ frame ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 31 30 32 4 arch/arm/kernel/traps.c:64 (set (reg:SI 142)
        (plus:SI (reg/v:SI 135 [ frame ])
            (const_int 76 [0x4c]))) 4 {*arm_addsi3} (nil))

(insn 32 31 33 4 arch/arm/kernel/traps.c:64 (set (reg:SI 0 r0)
        (reg/f:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x112bca60>)
        (nil)))

(insn 33 32 34 4 arch/arm/kernel/traps.c:64 (set (reg:SI 1 r1)
        (reg/f:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x112bb570>)
        (nil)))

(insn 34 33 35 4 arch/arm/kernel/traps.c:64 (set (reg:SI 2 r2)
        (reg:SI 141)) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 4 arch/arm/kernel/traps.c:64 (set (reg:SI 3 r3)
        (reg:SI 142)) 167 {*arm_movsi_insn} (nil))

(call_insn/j 36 35 41 4 arch/arm/kernel/traps.c:64 (parallel [
            (call (mem:SI (symbol_ref:SI ("dump_mem") [flags 0x3] <function_decl 0x111aa800 dump_mem>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(20)
2, 9, 14, 19, 20, 23, 24, 46, 49, 50, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 3 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(17)
2, 9, 14, 19, 20, 23, 24, 46, 47, 49, 50, 253, 254, 255, 256, 257, 258
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  3 [50.0%]  (fallthru)
;; Pred edge  2 [50.0%] 
(code_label 41 36 44 5 65 "" [1 uses])

(note 44 41 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(17)
2, 9, 14, 19, 20, 23, 24, 46, 47, 49, 50, 253, 254, 255, 256, 257, 258


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function show_stack (show_stack)[0:1061]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)


try_optimize_cfg iteration 1


Number of successful forward propagations: 0



show_stack

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} 
;;    total ref usage 143{130d,13u,0e} in 5{4 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128
0[0,3] 1[3,3] 2[6,2] 3[8,2] 11[10,1] 12[11,2] 13[13,1] 14[14,2] 15[16,1] 16[17,1] 17[18,1] 18[19,1] 19[20,1] 20[21,1] 21[22,1] 22[23,1] 23[24,1] 24[25,1] 25[26,1] 26[27,1] 27[28,1] 28[29,1] 29[30,1] 30[31,1] 31[32,1] 32[33,1] 33[34,1] 34[35,1] 35[36,1] 36[37,1] 37[38,1] 38[39,1] 39[40,1] 40[41,1] 41[42,1] 42[43,1] 43[44,1] 44[45,1] 45[46,1] 46[47,1] 47[48,1] 48[49,1] 49[50,1] 50[51,1] 51[52,1] 52[53,1] 53[54,1] 54[55,1] 55[56,1] 56[57,1] 57[58,1] 58[59,1] 59[60,1] 60[61,1] 61[62,1] 62[63,1] 63[64,1] 64[65,1] 65[66,1] 66[67,1] 67[68,1] 68[69,1] 69[70,1] 70[71,1] 71[72,1] 72[73,1] 73[74,1] 74[75,1] 75[76,1] 76[77,1] 77[78,1] 78[79,1] 79[80,1] 80[81,1] 81[82,1] 82[83,1] 83[84,1] 84[85,1] 85[86,1] 86[87,1] 87[88,1] 88[89,1] 89[90,1] 90[91,1] 91[92,1] 92[93,1] 93[94,1] 94[95,1] 95[96,1] 96[97,1] 97[98,1] 98[99,1] 99[100,1] 100[101,1] 101[102,1] 102[103,1] 103[104,1] 104[105,1] 105[106,1] 106[107,1] 107[108,1] 108[109,1] 109[110,1] 110[111,1] 111[112,1] 112[113,1] 113[114,1] 114[115,1] 115[116,1] 116[117,1] 117[118,1] 118[119,1] 119[120,1] 120[121,1] 121[122,1] 122[123,1] 123[124,1] 124[125,1] 125[126,1] 126[127,1] 127[128,1] 133[129,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 133
;; live  kill	 14 [lr]
;; rd  in  	(10)
2, 5, 7, 9, 10, 12, 13, 15, 26, 27
;; rd  gen 	(1)
129
;; rd  kill	(3)
14, 15, 129

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 4 2 arch/arm/kernel/traps.c:213 (set (reg/v/f:SI 133 [ tsk ])
        (reg:SI 0 r0 [ tsk ])) 167 {*arm_movsi_insn} (nil))

(note 4 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/traps.c:166 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/traps.c:166 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ tsk ])) 167 {*arm_movsi_insn} (nil))

(call_insn 9 8 10 2 arch/arm/kernel/traps.c:166 (parallel [
            (call (mem:SI (symbol_ref:SI ("unwind_backtrace") [flags 0x41] <function_decl 0x111aa680 unwind_backtrace>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 10 9 0 2 arch/arm/kernel/traps.c:215 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 6935662)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(10)
2, 5, 7, 9, 10, 12, 13, 26, 27, 129


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function dump_stack (dump_stack)[0:1060] (unlikely executed)

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

In insn 6, replacing
 (reg:SI 0 r0)
 with (const_int 0 [0x0])
Changes to insn 6 not profitable


try_optimize_cfg iteration 1


Number of successful forward propagations: 0



dump_stack

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 140{128d,12u,0e} in 3{2 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
0[0,3] 1[3,3] 2[6,2] 3[8,2] 11[10,1] 12[11,2] 13[13,1] 14[14,1] 15[15,1] 16[16,1] 17[17,1] 18[18,1] 19[19,1] 20[20,1] 21[21,1] 22[22,1] 23[23,1] 24[24,1] 25[25,1] 26[26,1] 27[27,1] 28[28,1] 29[29,1] 30[30,1] 31[31,1] 32[32,1] 33[33,1] 34[34,1] 35[35,1] 36[36,1] 37[37,1] 38[38,1] 39[39,1] 40[40,1] 41[41,1] 42[42,1] 43[43,1] 44[44,1] 45[45,1] 46[46,1] 47[47,1] 48[48,1] 49[49,1] 50[50,1] 51[51,1] 52[52,1] 53[53,1] 54[54,1] 55[55,1] 56[56,1] 57[57,1] 58[58,1] 59[59,1] 60[60,1] 61[61,1] 62[62,1] 63[63,1] 64[64,1] 65[65,1] 66[66,1] 67[67,1] 68[68,1] 69[69,1] 70[70,1] 71[71,1] 72[72,1] 73[73,1] 74[74,1] 75[75,1] 76[76,1] 77[77,1] 78[78,1] 79[79,1] 80[80,1] 81[81,1] 82[82,1] 83[83,1] 84[84,1] 85[85,1] 86[86,1] 87[87,1] 88[88,1] 89[89,1] 90[90,1] 91[91,1] 92[92,1] 93[93,1] 94[94,1] 95[95,1] 96[96,1] 97[97,1] 98[98,1] 99[99,1] 100[100,1] 101[101,1] 102[102,1] 103[103,1] 104[104,1] 105[105,1] 106[106,1] 107[107,1] 108[108,1] 109[109,1] 110[110,1] 111[111,1] 112[112,1] 113[113,1] 114[114,1] 115[115,1] 116[116,1] 117[117,1] 118[118,1] 119[119,1] 120[120,1] 121[121,1] 122[122,1] 123[123,1] 124[124,1] 125[125,1] 126[126,1] 127[127,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	
;; rd  in  	(10)
2, 5, 7, 9, 10, 12, 13, 14, 25, 26
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/kernel/traps.c:166 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/kernel/traps.c:166 (set (reg:SI 1 r1)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(call_insn/j 7 6 0 2 arch/arm/kernel/traps.c:166 (parallel [
            (call (mem:SI (symbol_ref:SI ("unwind_backtrace") [flags 0x41] <function_decl 0x111aa680 unwind_backtrace>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(10)
2, 5, 7, 9, 10, 12, 13, 14, 25, 26


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function __div0 (__div0)[0:1081]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

In insn 6, replacing
 (reg/f:SI 133)
 with (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x11260d40>)
Changes to insn 6 not profitable


try_optimize_cfg iteration 1


Number of successful forward propagations: 0



__div0

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr]
;;  ref usage 	r0={4d,1u} r1={3d} r2={3d} r3={3d} r11={1d,2u} r12={3d} r13={1d,4u} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={1d,2u} r26={1d,1u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,1u} 
;;    total ref usage 257{245d,12u,0e} in 4{2 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 14, 15, 16, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243
0[0,4] 1[4,3] 2[7,3] 3[10,3] 11[13,1] 12[14,3] 13[17,1] 14[18,2] 15[20,2] 16[22,2] 17[24,2] 18[26,2] 19[28,2] 20[30,2] 21[32,2] 22[34,2] 23[36,2] 24[38,2] 25[40,1] 26[41,1] 27[42,2] 28[44,2] 29[46,2] 30[48,2] 31[50,2] 32[52,2] 33[54,2] 34[56,2] 35[58,2] 36[60,2] 37[62,2] 38[64,2] 39[66,2] 40[68,2] 41[70,2] 42[72,2] 43[74,2] 44[76,2] 45[78,2] 46[80,2] 47[82,2] 48[84,2] 49[86,2] 50[88,2] 51[90,2] 52[92,2] 53[94,2] 54[96,2] 55[98,2] 56[100,2] 57[102,2] 58[104,2] 59[106,2] 60[108,2] 61[110,2] 62[112,2] 63[114,2] 64[116,2] 65[118,2] 66[120,2] 67[122,2] 68[124,2] 69[126,2] 70[128,2] 71[130,2] 72[132,2] 73[134,2] 74[136,2] 75[138,2] 76[140,2] 77[142,2] 78[144,2] 79[146,2] 80[148,2] 81[150,2] 82[152,2] 83[154,2] 84[156,2] 85[158,2] 86[160,2] 87[162,2] 88[164,2] 89[166,2] 90[168,2] 91[170,2] 92[172,2] 93[174,2] 94[176,2] 95[178,2] 96[180,2] 97[182,2] 98[184,2] 99[186,2] 100[188,2] 101[190,2] 102[192,2] 103[194,2] 104[196,2] 105[198,2] 106[200,2] 107[202,2] 108[204,2] 109[206,2] 110[208,2] 111[210,2] 112[212,2] 113[214,2] 114[216,2] 115[218,2] 116[220,2] 117[222,2] 118[224,2] 119[226,2] 120[228,2] 121[230,2] 122[232,2] 123[234,2] 124[236,2] 125[238,2] 126[240,2] 127[242,2] 133[244,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133
;; live  kill	 14 [lr]
;; rd  in  	(10)
3, 6, 9, 12, 13, 16, 17, 19, 40, 41
;; rd  gen 	(1)
244
;; rd  kill	(3)
18, 19, 244

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/kernel/traps.c:745 (set (reg/f:SI 133)
        (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x11260d40>)) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/kernel/traps.c:745 (set (reg:SI 0 r0)
        (reg/f:SI 133)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x11260d40>)
        (nil)))

(call_insn 7 6 8 2 arch/arm/kernel/traps.c:745 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(call_insn/j 8 7 0 2 arch/arm/kernel/traps.c:746 (parallel [
            (call (mem:SI (symbol_ref:SI ("dump_stack") [flags 0x3] <function_decl 0x10aa9400 dump_stack>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(10)
3, 6, 9, 12, 13, 16, 17, 40, 41, 244


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function die (die)[0:1063]

;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
;;
;; Loop 1
;;  header 20, latch 18
;;  depth 1, outer 0
;;  nodes: 20 18 17 16 15 14 12 13 11 23 22 21
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 25 5 }
;; 5 succs { 7 6 }
;; 6 succs { 7 25 }
;; 7 succs { 9 8 }
;; 8 succs { 10 }
;; 9 succs { 10 }
;; 10 succs { 20 }
;; 11 succs { 12 13 }
;; 12 succs { 14 }
;; 13 succs { 14 }
;; 14 succs { 15 19 }
;; 15 succs { 17 16 }
;; 16 succs { 18 }
;; 17 succs { 18 }
;; 18 succs { 20 }
;; 19 succs { 24 }
;; 20 succs { 22 21 }
;; 21 succs { 23 }
;; 22 succs { 23 }
;; 23 succs { 11 24 }
;; 24 succs { 25 }
;; 25 succs { 26 27 }
;; 26 succs { }
;; 27 succs { 28 29 }
;; 28 succs { }
;; 29 succs { 30 31 }
;; 30 succs { }
;; 31 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 32 n_edges 41 count 61 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 32 n_edges 41 count 63 (    2)
df_worklist_dataflow_doublequeue:n_basic_blocks 32 n_edges 41 count 72 (  2.2)

In insn 14, replacing
 (plus:SI (reg/f:SI 165)
        (const_int 12 [0xc]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (const_int 12 [0xc])))
Changes to insn 14 not profitable

In insn 22, replacing
 (reg/f:SI 167)
 with (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>)
Changes to insn 22 not profitable

In insn 24, replacing
 (reg:SI 170)
 with (const_int 15 [0xf])
Changes to insn 24 not recognized
 Setting REG_EQUAL note

In insn 33, replacing
 (reg/f:SI 171)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 33 not profitable

In insn 36, replacing
 (reg/f:SI 174)
 with (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x11236c80>)
Changes to insn 36 not profitable

In insn 44, replacing
 (reg:SI 176)
 with (const_int 11 [0xb])
Changes to insn 44 not recognized
 Setting REG_EQUAL note

In insn 52, replacing
 (compare:CC (reg/v:SI 159 [ ret ])
        (reg:SI 177))
 with (compare:CC (reg/v:SI 159 [ ret ])
        (const_int 32769 [0x8001]))
Changes to insn 52 not recognized
 Setting REG_EQUAL note

In insn 62, replacing
 (reg/f:SI 178)
 with (symbol_ref/v/f:SI ("*.LC18") [flags 0x82] <string_cst 0x11236cd0>)
Changes to insn 62 not profitable

In insn 86, replacing
 (reg/f:SI 188)
 with (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x112cf6a0>)
Changes to insn 86 not profitable

In insn 87, replacing
 (reg/f:SI 189)
 with (symbol_ref/v/f:SI ("*.LC20") [flags 0x82] <string_cst 0x112d3360>)
Changes to insn 87 not profitable

In insn 116, replacing
 (reg:SI 197)
 with (const_int 0 [0x0])
Changes to insn 116 not recognized
 Setting REG_EQUAL note

In insn 175, replacing
 (reg/f:SI 204)
 with (symbol_ref/v/f:SI ("*.LC23") [flags 0x82] <string_cst 0x112dc5a0>)
Changes to insn 175 not profitable

In insn 200, replacing
 (reg/f:SI 205)
 with (symbol_ref/v/f:SI ("*.LC24") [flags 0x82] <string_cst 0x112dc9f0>)
Changes to insn 200 not profitable

In insn 201, replacing
 (reg/f:SI 206)
 with (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x112cf6a0>)
Changes to insn 201 not profitable

In insn 215, replacing
 (plus:SI (reg/f:SI 210)
        (const_int 12 [0xc]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (const_int 12 [0xc])))
Changes to insn 215 not profitable

In insn 229, replacing
 (reg/f:SI 217)
 with (symbol_ref/v/f:SI ("*.LC25") [flags 0x82] <string_cst 0x11266dc0>)
Changes to insn 229 not profitable

In insn 240, replacing
 (reg/f:SI 220)
 with (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x112dcd50>)
Changes to insn 240 not profitable

In insn 246, replacing
 (compare:CC (reg/v:SI 159 [ ret ])
        (reg:SI 221))
 with (compare:CC (reg/v:SI 159 [ ret ])
        (const_int 32769 [0x8001]))
Changes to insn 246 not recognized
 Setting REG_EQUAL note


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 219.
deferring deletion of insn with uid = 204.
deferring deletion of insn with uid = 164.
deferring deletion of insn with uid = 139.
deferring deletion of insn with uid = 114.
deferring deletion of insn with uid = 113.
deferring deletion of insn with uid = 112.
deferring deletion of insn with uid = 108.
deferring deletion of insn with uid = 72.
deferring deletion of insn with uid = 33.
deferring deletion of insn with uid = 22.
deferring deletion of insn with uid = 9.
Deleted 12 trivially dead insns

Number of successful forward propagations: 0



die

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={38d,20u} r1={29d,9u} r2={27d,7u} r3={26d,5u} r11={1d,31u} r12={21d} r13={1d,65u,6d} r14={21d,1u} r15={20d} r16={20d} r17={20d} r18={20d} r19={20d} r20={20d} r21={20d} r22={20d} r23={20d} r24={36d,13u} r25={1d,33u,1d} r26={1d,30u} r27={20d} r28={20d} r29={20d} r30={20d} r31={20d} r32={20d} r33={20d} r34={20d} r35={20d} r36={20d} r37={20d} r38={20d} r39={20d} r40={20d} r41={20d} r42={20d} r43={20d} r44={20d} r45={20d} r46={20d} r47={20d} r48={20d} r49={20d} r50={20d} r51={20d} r52={20d} r53={20d} r54={20d} r55={20d} r56={20d} r57={20d} r58={20d} r59={20d} r60={20d} r61={20d} r62={20d} r63={20d} r64={20d} r65={20d} r66={20d} r67={20d} r68={20d} r69={20d} r70={20d} r71={20d} r72={20d} r73={20d} r74={20d} r75={20d} r76={20d} r77={20d} r78={20d} r79={20d} r80={20d} r81={20d} r82={20d} r83={20d} r84={20d} r85={20d} r86={20d} r87={20d} r88={20d} r89={20d} r90={20d} r91={20d} r92={20d} r93={20d} r94={20d} r95={20d} r96={20d} r97={20d} r98={20d} r99={20d} r100={20d} r101={20d} r102={20d} r103={20d} r104={20d} r105={20d} r106={20d} r107={20d} r108={20d} r109={20d} r110={20d} r111={20d} r112={20d} r113={20d} r114={20d} r115={20d} r116={20d} r117={20d} r118={20d} r119={20d} r120={20d} r121={20d} r122={20d} r123={20d} r124={20d} r125={20d} r126={20d} r127={20d} r134={2d,2u} r135={2d,3u} r136={1d} r137={1d,2u} r138={1d,5u} r139={1d} r140={1d} r141={1d} r142={1d} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={2d,2u} r147={2d,1u} r148={2d,1u} r149={2d,3u} r150={2d,3u} r151={1d,1u} r152={2d,1u} r153={1d,5u} r154={1d,2u} r155={2d,1u} r156={1d} r157={2d,1u} r158={1d} r159={1d,2u} r160={1d,2u} r161={1d,2u} r162={1d,7u} r163={1d,2u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,3u} r168={1d,1u} r169={1d} r170={1d,1u} r171={1d,3u} r172={1d,1u} r173={1d} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u,1d} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,3u} r194={1d,2u} r195={1d} r196={1d} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d} r203={1d,2u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u,1d} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} 
;;    total ref usage 2835{2500d,326u,9e} in 172{152 regular + 20 call} insns.
;; Reaching defs:

  sparse invalidated 	0, 24
  dense invalidated 	38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401
0[0,38] 1[38,29] 2[67,27] 3[94,26] 11[120,1] 12[121,21] 13[142,1] 14[143,21] 15[164,20] 16[184,20] 17[204,20] 18[224,20] 19[244,20] 20[264,20] 21[284,20] 22[304,20] 23[324,20] 24[344,36] 25[380,1] 26[381,1] 27[382,20] 28[402,20] 29[422,20] 30[442,20] 31[462,20] 32[482,20] 33[502,20] 34[522,20] 35[542,20] 36[562,20] 37[582,20] 38[602,20] 39[622,20] 40[642,20] 41[662,20] 42[682,20] 43[702,20] 44[722,20] 45[742,20] 46[762,20] 47[782,20] 48[802,20] 49[822,20] 50[842,20] 51[862,20] 52[882,20] 53[902,20] 54[922,20] 55[942,20] 56[962,20] 57[982,20] 58[1002,20] 59[1022,20] 60[1042,20] 61[1062,20] 62[1082,20] 63[1102,20] 64[1122,20] 65[1142,20] 66[1162,20] 67[1182,20] 68[1202,20] 69[1222,20] 70[1242,20] 71[1262,20] 72[1282,20] 73[1302,20] 74[1322,20] 75[1342,20] 76[1362,20] 77[1382,20] 78[1402,20] 79[1422,20] 80[1442,20] 81[1462,20] 82[1482,20] 83[1502,20] 84[1522,20] 85[1542,20] 86[1562,20] 87[1582,20] 88[1602,20] 89[1622,20] 90[1642,20] 91[1662,20] 92[1682,20] 93[1702,20] 94[1722,20] 95[1742,20] 96[1762,20] 97[1782,20] 98[1802,20] 99[1822,20] 100[1842,20] 101[1862,20] 102[1882,20] 103[1902,20] 104[1922,20] 105[1942,20] 106[1962,20] 107[1982,20] 108[2002,20] 109[2022,20] 110[2042,20] 111[2062,20] 112[2082,20] 113[2102,20] 114[2122,20] 115[2142,20] 116[2162,20] 117[2182,20] 118[2202,20] 119[2222,20] 120[2242,20] 121[2262,20] 122[2282,20] 123[2302,20] 124[2322,20] 125[2342,20] 126[2362,20] 127[2382,20] 134[2402,2] 135[2404,2] 136[2406,1] 137[2407,1] 138[2408,1] 139[2409,1] 140[2410,1] 141[2411,1] 142[2412,1] 143[2413,1] 144[2414,1] 145[2415,1] 146[2416,2] 147[2418,2] 148[2420,2] 149[2422,2] 150[2424,2] 151[2426,1] 152[2427,2] 153[2429,1] 154[2430,1] 155[2431,2] 156[2433,1] 157[2434,2] 158[2436,1] 159[2437,1] 160[2438,1] 161[2439,1] 162[2440,1] 163[2441,1] 164[2442,1] 165[2443,1] 166[2444,1] 167[2445,1] 168[2446,1] 169[2447,1] 170[2448,1] 171[2449,1] 172[2450,1] 173[2451,1] 174[2452,1] 175[2453,1] 176[2454,1] 177[2455,1] 178[2456,1] 179[2457,1] 180[2458,1] 181[2459,1] 182[2460,1] 183[2461,1] 184[2462,1] 185[2463,1] 186[2464,1] 187[2465,1] 188[2466,1] 189[2467,1] 190[2468,1] 191[2469,1] 192[2470,1] 193[2471,1] 194[2472,1] 195[2473,1] 196[2474,1] 197[2475,1] 198[2476,1] 199[2477,1] 200[2478,1] 201[2479,1] 202[2480,1] 203[2481,1] 204[2482,1] 205[2483,1] 206[2484,1] 207[2485,1] 208[2486,1] 209[2487,1] 210[2488,1] 211[2489,1] 212[2490,1] 213[2491,1] 214[2492,1] 215[2493,1] 216[2494,1] 217[2495,1] 218[2496,1] 219[2497,1] 220[2498,1] 221[2499,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 158 160 161 162 163 164 165 166 167 168
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 158 160 161 162 163 164 165 166 167 168
;; live  kill	 14 [lr]
;; rd  in  	(10)
37, 66, 93, 119, 120, 141, 142, 163, 380, 381
;; rd  gen 	(11)
377, 2436, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446
;; rd  kill	(31)
143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 2436, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 7 4 2 arch/arm/kernel/traps.c:264 (set (reg/v/f:SI 161 [ str ])
        (reg:SI 0 r0 [ str ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/kernel/traps.c:264 (set (reg/v/f:SI 162 [ regs ])
        (reg:SI 1 r1 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/kernel/traps.c:264 (set (reg/v:SI 163 [ err ])
        (reg:SI 2 r2 [ err ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 6 11 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 164)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 11 10 12 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/v/f:SI 160 [ thread ])
        (and:SI (reg:SI 164)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(call_insn 12 11 13 2 arch/arm/kernel/traps.c:268 (parallel [
            (call (mem:SI (symbol_ref:SI ("oops_enter") [flags 0x41] <function_decl 0x10aa9d80 oops_enter>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 13 12 14 2 include/linux/spinlock.h:310 (set (reg/f:SI 165)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 include/linux/spinlock.h:310 (set (reg/f:SI 166)
        (plus:SI (reg/f:SI 165)
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 12 [0xc])))
        (nil)))

(insn 15 14 16 2 include/linux/spinlock.h:310 (set (reg:SI 0 r0)
        (reg/f:SI 166)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 12 [0xc])))
        (nil)))

(call_insn 16 15 17 2 include/linux/spinlock.h:310 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irq") [flags 0x41] <function_decl 0x10b28b00 _raw_spin_lock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 17 16 18 2 include/linux/printk.h:41 (set (reg/f:SI 167)
        (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>)) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 2 include/linux/printk.h:41 (set (reg:SI 168 [ console_printk ])
        (mem/s/j:SI (reg/f:SI 167) [0 console_printk+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 2 include/linux/printk.h:41 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ console_printk ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 20 19 21 2 include/linux/printk.h:41 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 25)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 162 163 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 162 163 167
;; rd  out 	(20)
37, 66, 93, 119, 120, 141, 142, 377, 380, 381, 2436, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 162 163 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 169 170
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 162 163 167
;; live  gen 	 169 170
;; live  kill	
;; rd  in  	(20)
37, 66, 93, 119, 120, 141, 142, 377, 380, 381, 2436, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446
;; rd  gen 	(2)
2447, 2448
;; rd  kill	(2)
2447, 2448

;; Pred edge  2 [50.0%]  (fallthru)
(note 21 20 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 23 21 24 3 include/linux/printk.h:42 (set (reg:SI 170)
        (const_int 15 [0xf])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 3 include/linux/printk.h:42 (set (mem/s/j:SI (reg/f:SI 167) [0 console_printk+0 S4 A32])
        (reg:SI 170)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 15 [0xf])
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 162 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 162 163
;; rd  out 	(22)
37, 66, 93, 119, 120, 141, 142, 377, 380, 381, 2436, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 162 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 162 163
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 138 159 171 172 173 174 175 176 177
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 162 163
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 137 138 159 171 172 173 174 175 176 177
;; live  kill	 14 [lr]
;; rd  in  	(22)
37, 66, 93, 119, 120, 141, 142, 377, 380, 381, 2436, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448
;; rd  gen 	(12)
28, 373, 2407, 2408, 2437, 2449, 2450, 2451, 2452, 2453, 2454, 2455
;; rd  kill	(31)
143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 2407, 2408, 2437, 2449, 2450, 2451, 2452, 2453, 2454, 2455

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [50.0%] 
(code_label 25 24 26 4 77 "" [1 uses])

(note 26 25 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 27 26 28 4 arch/arm/kernel/traps.c:272 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn 28 27 29 4 arch/arm/kernel/traps.c:272 (parallel [
            (call (mem:SI (symbol_ref:SI ("bust_spinlocks") [flags 0x41] <function_decl 0x10ad6080 bust_spinlocks>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 29 28 30 4 arch/arm/kernel/traps.c:231 (set (reg/v/f:SI 138 [ tsk ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 160 [ thread ])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 4 arch/arm/kernel/traps.c:235 (set (reg/f:SI 171)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 4 arch/arm/kernel/traps.c:235 (set (reg:SI 172 [ die_counter ])
        (mem/c/i:SI (plus:SI (reg/f:SI 171)
                (const_int 20 [0x14])) [0 die_counter+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 32 31 34 4 arch/arm/kernel/traps.c:235 (set (reg:SI 137 [ die_counter.280 ])
        (plus:SI (reg:SI 172 [ die_counter ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 34 32 35 4 arch/arm/kernel/traps.c:235 (set (mem/c/i:SI (plus:SI (reg/f:SI 171)
                (const_int 20 [0x14])) [0 die_counter+0 S4 A32])
        (reg:SI 137 [ die_counter.280 ])) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 4 arch/arm/kernel/traps.c:235 (set (reg/f:SI 174)
        (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x11236c80>)) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 4 arch/arm/kernel/traps.c:235 (set (reg:SI 0 r0)
        (reg/f:SI 174)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x11236c80>)
        (nil)))

(insn 37 36 38 4 arch/arm/kernel/traps.c:235 (set (reg:SI 1 r1)
        (reg/v/f:SI 161 [ str ])) 167 {*arm_movsi_insn} (nil))

(insn 38 37 39 4 arch/arm/kernel/traps.c:235 (set (reg:SI 2 r2)
        (reg/v:SI 163 [ err ])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 4 arch/arm/kernel/traps.c:235 (set (reg:SI 3 r3)
        (reg:SI 137 [ die_counter.280 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 40 39 41 4 arch/arm/kernel/traps.c:235 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 41 40 42 4 arch/arm/kernel/traps.c:239 (set (reg:SI 175 [ <variable>.thread.trap_no ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ tsk ])
                (const_int 788 [0x314])) [0 <variable>.thread.trap_no+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 42 41 43 4 arch/arm/kernel/traps.c:239 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 175 [ <variable>.thread.trap_no ])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 4 arch/arm/kernel/traps.c:239 (set (reg:SI 176)
        (const_int 11 [0xb])) 167 {*arm_movsi_insn} (nil))

(insn 44 43 45 4 arch/arm/kernel/traps.c:239 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 176)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 11 [0xb])
        (nil)))

(insn 45 44 46 4 arch/arm/kernel/traps.c:239 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 4 arch/arm/kernel/traps.c:239 (set (reg:SI 1 r1)
        (reg/v/f:SI 161 [ str ])) 167 {*arm_movsi_insn} (nil))

(insn 47 46 48 4 arch/arm/kernel/traps.c:239 (set (reg:SI 2 r2)
        (reg/v/f:SI 162 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 48 47 49 4 arch/arm/kernel/traps.c:239 (set (reg:SI 3 r3)
        (reg/v:SI 163 [ err ])) 167 {*arm_movsi_insn} (nil))

(call_insn 49 48 50 4 arch/arm/kernel/traps.c:239 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("notify_die") [flags 0x41] <function_decl 0x10bcbc80 notify_die>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 50 49 51 4 arch/arm/kernel/traps.c:239 (set (reg/v:SI 159 [ ret ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 51 50 52 4 arch/arm/kernel/traps.c:240 (set (reg:SI 177)
        (const_int 32769 [0x8001])) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 4 arch/arm/kernel/traps.c:240 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 159 [ ret ])
            (reg:SI 177))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg/v:SI 159 [ ret ])
            (const_int 32769 [0x8001]))
        (nil)))

(jump_insn 53 52 54 4 arch/arm/kernel/traps.c:240 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 208)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 4 -> ( 25 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 159 160 162
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 159 160 162
;; rd  out 	(32)
28, 66, 93, 119, 120, 141, 142, 373, 380, 381, 2407, 2408, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455


;; Succ edge  25 [100.0%] 
;; Succ edge  5 [0.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u64(11){ }u65(13){ }u66(25){ }u67(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 159 160 162
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 160 162
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 178 179 180 181 182
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 159 160 162
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 178 179 180 181 182
;; live  kill	 14 [lr]
;; rd  in  	(32)
28, 66, 93, 119, 120, 141, 142, 373, 380, 381, 2407, 2408, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455
;; rd  gen 	(7)
23, 369, 2456, 2457, 2458, 2459, 2460
;; rd  kill	(26)
143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 2456, 2457, 2458, 2459, 2460

;; Pred edge  4 [0.0%]  (fallthru)
(note 54 53 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(call_insn 55 54 56 5 arch/arm/kernel/traps.c:243 (parallel [
            (call (mem:SI (symbol_ref:SI ("print_modules") [flags 0x41] <function_decl 0x10e8fc80 print_modules>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 56 55 57 5 arch/arm/kernel/traps.c:244 (set (reg:SI 0 r0)
        (reg/v/f:SI 162 [ regs ])) 167 {*arm_movsi_insn} (nil))

(call_insn 57 56 58 5 arch/arm/kernel/traps.c:244 (parallel [
            (call (mem:SI (symbol_ref:SI ("__show_regs") [flags 0x41] <function_decl 0x512f9000 __show_regs>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 58 57 59 5 arch/arm/kernel/traps.c:245 (set (reg/f:SI 178)
        (symbol_ref/v/f:SI ("*.LC18") [flags 0x82] <string_cst 0x11236cd0>)) 167 {*arm_movsi_insn} (nil))

(insn 59 58 60 5 arch/arm/kernel/traps.c:245 (set (reg/f:SI 179)
        (plus:SI (reg/v/f:SI 138 [ tsk ])
            (const_int 756 [0x2f4]))) 4 {*arm_addsi3} (nil))

(insn 60 59 61 5 arch/arm/kernel/traps.c:245 (set (reg/f:SI 180)
        (plus:SI (reg/v/f:SI 160 [ thread ])
            (const_int 752 [0x2f0]))) 4 {*arm_addsi3} (nil))

(insn 61 60 62 5 arch/arm/kernel/traps.c:245 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 180)) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 5 arch/arm/kernel/traps.c:245 (set (reg:SI 0 r0)
        (reg/f:SI 178)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC18") [flags 0x82] <string_cst 0x11236cd0>)
        (nil)))

(insn 63 62 64 5 arch/arm/kernel/traps.c:245 (set (reg:SI 1 r1)
        (const_int 16 [0x10])) 167 {*arm_movsi_insn} (nil))

(insn 64 63 65 5 arch/arm/kernel/traps.c:245 (set (reg:SI 2 r2)
        (reg/f:SI 179)) 167 {*arm_movsi_insn} (nil))

(insn 65 64 66 5 arch/arm/kernel/traps.c:245 (set (reg:SI 3 r3)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ tsk ])
                (const_int 532 [0x214])) [0 <variable>.pid+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 66 65 67 5 arch/arm/kernel/traps.c:245 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 67 66 68 5 arch/arm/kernel/traps.c:248 (set (reg:SI 182 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 162 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 68 67 69 5 arch/arm/kernel/traps.c:248 (set (reg:SI 181)
        (and:SI (reg:SI 182 [ <variable>.uregs+64 ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))

(insn 69 68 70 5 arch/arm/kernel/traps.c:248 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 181)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 70 69 71 5 arch/arm/kernel/traps.c:248 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 80)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 5 -> ( 7 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 159 162
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 159 162
;; rd  out 	(37)
23, 66, 93, 119, 120, 141, 142, 369, 380, 381, 2407, 2408, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460


;; Succ edge  7 [0.0%] 
;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u88(11){ }u89(13){ }u90(25){ }u91(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 159 162
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 183 184 185 186 187
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 159 162
;; live  gen 	 24 [cc] 139 183 184 185 186 187
;; live  kill	
;; rd  in  	(37)
23, 66, 93, 119, 120, 141, 142, 369, 380, 381, 2407, 2408, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460
;; rd  gen 	(7)
368, 2409, 2461, 2462, 2463, 2464, 2465
;; rd  kill	(6)
2409, 2461, 2462, 2463, 2464, 2465

;; Pred edge  5 [100.0%]  (fallthru)
(note 71 70 73 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 73 71 74 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 184)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 74 73 75 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 183)
        (and:SI (reg:SI 184)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 75 74 76 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 186 [ <variable>.preempt_count ])
        (mem/s/j:SI (plus:SI (reg:SI 183)
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 76 75 77 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 187)
        (and:SI (reg:SI 186 [ <variable>.preempt_count ])
            (const_int 67108863 [0x3ffffff]))) 67 {*arm_andsi3_insn} (nil))

(insn 77 76 78 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 185)
        (and:SI (reg:SI 187)
            (const_int -256 [0xffffffffffffff00]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 186 [ <variable>.preempt_count ])
            (const_int 67108608 [0x3ffff00]))
        (nil)))

(insn 78 77 79 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 185)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 79 78 80 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 208)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 6 -> ( 7 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 159 162
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 159 162
;; rd  out 	(43)
23, 66, 93, 119, 120, 141, 142, 368, 380, 381, 2407, 2408, 2409, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465


;; Succ edge  7 [0.0%]  (fallthru)
;; Succ edge  25 [100.0%] 

;; Start of basic block ( 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u102(11){ }u103(13){ }u104(25){ }u105(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 159 162
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 162
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 153 154 188 189 190 191 192
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 159 162
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 153 154 188 189 190 191 192
;; live  kill	 14 [lr]
;; rd  in  	(44)
23, 66, 93, 119, 120, 141, 142, 368, 369, 380, 381, 2407, 2408, 2409, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465
;; rd  gen 	(8)
365, 2429, 2430, 2466, 2467, 2468, 2469, 2470
;; rd  kill	(28)
143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 2429, 2430, 2466, 2467, 2468, 2469, 2470

;; Pred edge  5 [0.0%] 
;; Pred edge  6 [0.0%]  (fallthru)
(code_label 80 79 81 7 79 "" [1 uses])

(note 81 80 82 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 82 81 83 7 arch/arm/kernel/traps.c:249 (set (reg/f:SI 188)
        (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x112cf6a0>)) 167 {*arm_movsi_insn} (nil))

(insn 83 82 84 7 arch/arm/kernel/traps.c:249 (set (reg/f:SI 189)
        (symbol_ref/v/f:SI ("*.LC20") [flags 0x82] <string_cst 0x112d3360>)) 167 {*arm_movsi_insn} (nil))

(insn 84 83 85 7 arch/arm/kernel/traps.c:249 (set (reg/f:SI 191 [ <variable>.stack ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 138 [ tsk ])
                (const_int 4 [0x4])) [0 <variable>.stack+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 85 84 86 7 arch/arm/kernel/traps.c:249 (set (reg/f:SI 190)
        (plus:SI (reg/f:SI 191 [ <variable>.stack ])
            (const_int 8192 [0x2000]))) 4 {*arm_addsi3} (nil))

(insn 86 85 87 7 arch/arm/kernel/traps.c:249 (set (reg:SI 0 r0)
        (reg/f:SI 188)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x112cf6a0>)
        (nil)))

(insn 87 86 88 7 arch/arm/kernel/traps.c:249 (set (reg:SI 1 r1)
        (reg/f:SI 189)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC20") [flags 0x82] <string_cst 0x112d3360>)
        (nil)))

(insn 88 87 89 7 arch/arm/kernel/traps.c:249 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 162 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 89 88 90 7 arch/arm/kernel/traps.c:249 (set (reg:SI 3 r3)
        (reg/f:SI 190)) 167 {*arm_movsi_insn} (nil))

(call_insn 90 89 91 7 arch/arm/kernel/traps.c:249 (parallel [
            (call (mem:SI (symbol_ref:SI ("dump_mem") [flags 0x3] <function_decl 0x111aa800 dump_mem>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 91 90 92 7 arch/arm/kernel/traps.c:166 (set (reg:SI 0 r0)
        (reg/v/f:SI 162 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 92 91 93 7 arch/arm/kernel/traps.c:166 (set (reg:SI 1 r1)
        (reg/v/f:SI 138 [ tsk ])) 167 {*arm_movsi_insn} (nil))

(call_insn 93 92 94 7 arch/arm/kernel/traps.c:166 (parallel [
            (call (mem:SI (symbol_ref:SI ("unwind_backtrace") [flags 0x41] <function_decl 0x111aa680 unwind_backtrace>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 94 93 95 7 arch/arm/kernel/traps.c:127 (set (reg/v:SI 154 [ addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 162 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 95 94 96 7 arch/arm/kernel/traps.c:128 (set (reg:SI 192 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 162 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 96 95 97 7 arch/arm/kernel/traps.c:128 (set (reg/v:SI 153 [ thumb ])
        (and:SI (reg:SI 192 [ <variable>.uregs+64 ])
            (const_int 32 [0x20]))) 67 {*arm_andsi3_insn} (nil))

(insn 97 96 98 7 arch/arm/kernel/traps.c:129 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 153 [ thumb ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 98 97 99 7 arch/arm/kernel/traps.c:129 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 7 -> ( 9 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154 159
;; rd  out 	(50)
23, 66, 93, 119, 120, 141, 142, 365, 380, 381, 2407, 2408, 2409, 2429, 2430, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470


;; Succ edge  9 [50.0%] 
;; Succ edge  8 [50.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u127(11){ }u128(13){ }u129(25){ }u130(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154 159
;; live  gen 	 152
;; live  kill	
;; rd  in  	(50)
23, 66, 93, 119, 120, 141, 142, 365, 380, 381, 2407, 2408, 2409, 2429, 2430, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470
;; rd  gen 	(1)
2428
;; rd  kill	(2)
2427, 2428

;; Pred edge  7 [50.0%]  (fallthru)
(note 99 98 100 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 100 99 103 8 arch/arm/kernel/traps.c:129 discrim 2 (set (reg/v:SI 152 [ width ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 154 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 154 159
;; rd  out 	(51)
23, 66, 93, 119, 120, 141, 142, 365, 380, 381, 2407, 2408, 2409, 2428, 2429, 2430, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u131(11){ }u132(13){ }u133(25){ }u134(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 154 159
;; live  gen 	 152
;; live  kill	
;; rd  in  	(50)
23, 66, 93, 119, 120, 141, 142, 365, 380, 381, 2407, 2408, 2409, 2429, 2430, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470
;; rd  gen 	(1)
2427
;; rd  kill	(2)
2427, 2428

;; Pred edge  7 [50.0%] 
(code_label 103 100 104 9 80 "" [1 uses])

(note 104 103 105 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 9 arch/arm/kernel/traps.c:129 discrim 1 (set (reg/v:SI 152 [ width ])
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 154 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 154 159
;; rd  out 	(51)
23, 66, 93, 119, 120, 141, 142, 365, 380, 381, 2407, 2408, 2409, 2427, 2429, 2430, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u135(11){ }u136(13){ }u137(25){ }u138(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 154 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  def 	 134 135 141 142 149 150 151 193 194 195 196 197
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 154 159
;; live  gen 	 134 135 141 142 149 150 151 193 194 195 196 197
;; live  kill	
;; rd  in  	(52)
23, 66, 93, 119, 120, 141, 142, 365, 380, 381, 2407, 2408, 2409, 2427, 2428, 2429, 2430, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470
;; rd  gen 	(12)
2403, 2405, 2411, 2412, 2423, 2425, 2426, 2471, 2472, 2473, 2474, 2475
;; rd  kill	(16)
2402, 2403, 2404, 2405, 2411, 2412, 2422, 2423, 2424, 2425, 2426, 2471, 2472, 2473, 2474, 2475

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 106 105 107 10 81 "" [0 uses])

(note 107 106 109 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 109 107 110 10 arch/arm/kernel/traps.c:139 (set (reg:SI 194)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 110 109 111 10 arch/arm/kernel/traps.c:139 (set (reg:SI 193)
        (and:SI (reg:SI 194)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 111 110 115 10 arch/arm/kernel/traps.c:139 (set (reg/v:SI 151 [ fs ])
        (mem/s/j:SI (plus:SI (reg:SI 193)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 115 111 116 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 197)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 116 115 117 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (mem/s/j:SI (plus:SI (reg:SI 193)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])
        (reg:SI 197)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 117 116 118 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 135 [ ivtmp.752 ])
        (plus:SI (reg/v:SI 154 [ addr ])
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(insn 118 117 119 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 134 [ ivtmp.756 ])
        (plus:SI (reg/v:SI 154 [ addr ])
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 119 118 120 10 arch/arm/kernel/traps.c:142 (set (reg/v:SI 149 [ i ])
        (const_int -4 [0xfffffffffffffffc])) 167 {*arm_movsi_insn} (nil))

(insn 120 119 192 10 arch/arm/kernel/traps.c:131 (set (reg/v/f:SI 150 [ p ])
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -56 [0xffffffffffffffc8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 10 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159
;; rd  out 	(64)
23, 66, 93, 119, 120, 141, 142, 365, 380, 381, 2403, 2405, 2407, 2408, 2409, 2411, 2412, 2423, 2425, 2426, 2427, 2428, 2429, 2430, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 23) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u153(11){ }u154(13){ }u155(25){ }u156(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(88)
17, 23, 66, 93, 119, 120, 141, 142, 356, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481
;; rd  gen 	(1)
364
;; rd  kill	(0)


;; Pred edge  23 [95.5%] 
(code_label 192 120 123 11 91 "" [1 uses])

(note 123 192 124 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 124 123 125 11 arch/arm/kernel/traps.c:145 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 153 [ thumb ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 125 124 126 11 arch/arm/kernel/traps.c:145 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 137)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 12 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159
;; rd  out 	(88)
17, 23, 66, 93, 119, 120, 141, 142, 364, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481


;; Succ edge  12 [50.0%]  (fallthru)
;; Succ edge  13 [50.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u159(11){ }u160(13){ }u161(25){ }u162(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 144 145 146 147 148 198 199 200 201
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159
;; live  gen 	 144 145 146 147 148 198 199 200 201
;; live  kill	 24 [cc]
;; rd  in  	(88)
17, 23, 66, 93, 119, 120, 141, 142, 364, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481
;; rd  gen 	(9)
2414, 2415, 2416, 2419, 2421, 2476, 2477, 2478, 2479
;; rd  kill	(12)
2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2476, 2477, 2478, 2479

;; Pred edge  11 [50.0%]  (fallthru)
(note 126 125 127 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 127 126 128 12 arch/arm/kernel/traps.c:146 discrim 3 (set (reg:SI 198)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 128 127 129 12 arch/arm/kernel/traps.c:146 discrim 3 (parallel [
            (set (reg/v:SI 146 [ __gu_err ])
                (asm_operands/v:SI ("1:	ldrb	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 135 [ ivtmp.752 ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 198)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 7012004))
            (set (reg/v:SI 145 [ __b1 ])
                (asm_operands/v:SI ("1:	ldrb	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 135 [ ivtmp.752 ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 198)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 7012004))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 129 128 130 12 arch/arm/kernel/traps.c:146 discrim 3 (set (reg:SI 199)
        (plus:SI (reg:SI 135 [ ivtmp.752 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 130 129 131 12 arch/arm/kernel/traps.c:146 discrim 3 (parallel [
            (set (reg/v:SI 146 [ __gu_err ])
                (asm_operands/v:SI ("1:	ldrb	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 199)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 146 [ __gu_err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 7012004))
            (set (reg/v:SI 144 [ __b2 ])
                (asm_operands/v:SI ("1:	ldrb	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 199)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 146 [ __gu_err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 7012004))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 131 130 132 12 arch/arm/kernel/traps.c:146 discrim 5 (set (reg:SI 200)
        (ashift:SI (reg/v:SI 144 [ __b2 ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (nil))

(insn 132 131 133 12 arch/arm/kernel/traps.c:146 discrim 5 (set (reg:SI 201)
        (ior:SI (reg:SI 200)
            (reg/v:SI 145 [ __b1 ]))) 89 {*arm_iorsi3} (nil))

(insn 133 132 134 12 arch/arm/kernel/traps.c:146 discrim 5 (set (reg/v:SI 148 [ val ])
        (zero_extend:SI (subreg:HI (reg:SI 201) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 134 133 137 12 arch/arm/kernel/traps.c:146 discrim 5 (set (reg/v:SI 147 [ bad ])
        (reg/v:SI 146 [ __gu_err ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 147 148 149 150 151 152 153 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 147 148 149 150 151 152 153 159
;; rd  out 	(85)
17, 23, 66, 93, 119, 120, 141, 142, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2419, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u173(11){ }u174(13){ }u175(25){ }u176(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 153
;; lr  def 	 24 [cc] 143 147 148 202
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159
;; live  gen 	 143 147 148 202
;; live  kill	 24 [cc]
;; rd  in  	(88)
17, 23, 66, 93, 119, 120, 141, 142, 364, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481
;; rd  gen 	(4)
2413, 2418, 2420, 2480
;; rd  kill	(6)
2413, 2418, 2419, 2420, 2421, 2480

;; Pred edge  11 [50.0%] 
(code_label 137 134 138 13 83 "" [1 uses])

(note 138 137 140 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 140 138 141 13 arch/arm/kernel/traps.c:148 discrim 4 (parallel [
            (set (reg/v:SI 143 [ __gu_err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 134 [ ivtmp.756 ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 153 [ thumb ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 7012010))
            (set (reg/v:SI 148 [ val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 134 [ ivtmp.756 ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 153 [ thumb ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 7012010))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 141 140 142 13 arch/arm/kernel/traps.c:148 discrim 5 (set (reg/v:SI 147 [ bad ])
        (reg/v:SI 143 [ __gu_err ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 13 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 147 148 149 150 151 152 153 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 147 148 149 150 151 152 153 159
;; rd  out 	(85)
17, 23, 66, 93, 119, 120, 141, 142, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2420, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 12 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u181(11){ }u182(13){ }u183(25){ }u184(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 147 148 149 150 151 152 153 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 147 148 149 150 151 152 153 159
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(87)
17, 23, 66, 93, 119, 120, 141, 142, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481
;; rd  gen 	(1)
361
;; rd  kill	(0)


;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 142 141 143 14 84 "" [0 uses])

(note 143 142 144 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 14 arch/arm/kernel/traps.c:150 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 147 [ bad ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 145 144 146 14 arch/arm/kernel/traps.c:150 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 171)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 14 -> ( 15 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 148 149 150 151 152 153 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 148 149 150 151 152 153 159
;; rd  out 	(88)
17, 23, 66, 93, 119, 120, 141, 142, 361, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481


;; Succ edge  15 [95.5%]  (fallthru)
;; Succ edge  19 [4.5%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u187(11){ }u188(13){ }u189(25){ }u190(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 148 149 150 151 152 153 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 148 149 150 151 152 153 159
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(88)
17, 23, 66, 93, 119, 120, 141, 142, 361, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481
;; rd  gen 	(1)
360
;; rd  kill	(0)


;; Pred edge  14 [95.5%]  (fallthru)
(note 146 145 147 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 147 146 148 15 arch/arm/kernel/traps.c:151 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 149 [ i ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 148 147 149 15 arch/arm/kernel/traps.c:151 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 153)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 15 -> ( 17 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 148 149 150 151 152 153 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 148 149 150 151 152 153 159
;; rd  out 	(88)
17, 23, 66, 93, 119, 120, 141, 142, 360, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481


;; Succ edge  17 [50.0%] 
;; Succ edge  16 [50.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u193(11){ }u194(13){ }u195(25){ }u196(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 148 149 150 151 152 153 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 157
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 148 149 150 151 152 153 159
;; live  gen 	 157
;; live  kill	
;; rd  in  	(88)
17, 23, 66, 93, 119, 120, 141, 142, 360, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481
;; rd  gen 	(1)
2435
;; rd  kill	(2)
2434, 2435

;; Pred edge  15 [50.0%]  (fallthru)
(note 149 148 150 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 150 149 153 16 arch/arm/kernel/traps.c:151 discrim 2 (set (reg/f:SI 157 [ iftmp.277 ])
        (symbol_ref/v/f:SI ("*.LC21") [flags 0x82] <string_cst 0x112da3a0>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 16 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 148 149 150 151 152 153 157 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 148 149 150 151 152 153 157 159
;; rd  out 	(87)
17, 23, 66, 93, 119, 120, 141, 142, 360, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 15) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u197(11){ }u198(13){ }u199(25){ }u200(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 148 149 150 151 152 153 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 157
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 148 149 150 151 152 153 159
;; live  gen 	 157
;; live  kill	
;; rd  in  	(88)
17, 23, 66, 93, 119, 120, 141, 142, 360, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481
;; rd  gen 	(1)
2434
;; rd  kill	(2)
2434, 2435

;; Pred edge  15 [50.0%] 
(code_label 153 150 154 17 86 "" [1 uses])

(note 154 153 155 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 155 154 156 17 arch/arm/kernel/traps.c:151 discrim 1 (set (reg/f:SI 157 [ iftmp.277 ])
        (symbol_ref/v/f:SI ("*.LC22") [flags 0x82] <string_cst 0x112dc0f0>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 17 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 148 149 150 151 152 153 157 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 148 149 150 151 152 153 157 159
;; rd  out 	(87)
17, 23, 66, 93, 119, 120, 141, 142, 360, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 17 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u201(11){ }u202(13){ }u203(25){ }u204(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 148 149 150 151 152 153 157 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 148 149 150 152 157
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 149 150 156 203
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 148 149 150 151 152 153 157 159
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 134 135 149 150 156 203
;; live  kill	 14 [lr]
;; rd  in  	(88)
17, 23, 66, 93, 119, 120, 141, 142, 360, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481
;; rd  gen 	(7)
17, 2402, 2404, 2422, 2424, 2433, 2481
;; rd  kill	(31)
143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 2402, 2403, 2404, 2405, 2422, 2423, 2424, 2425, 2433, 2481

;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 156 155 157 18 87 "" [0 uses])

(note 157 156 158 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 158 157 159 18 arch/arm/kernel/traps.c:151 discrim 3 (set (reg:SI 0 r0)
        (reg/v/f:SI 150 [ p ])) 167 {*arm_movsi_insn} (nil))

(insn 159 158 160 18 arch/arm/kernel/traps.c:151 discrim 3 (set (reg:SI 1 r1)
        (reg/f:SI 157 [ iftmp.277 ])) 167 {*arm_movsi_insn} (nil))

(insn 160 159 161 18 arch/arm/kernel/traps.c:151 discrim 3 (set (reg:SI 2 r2)
        (reg/v:SI 152 [ width ])) 167 {*arm_movsi_insn} (nil))

(insn 161 160 162 18 arch/arm/kernel/traps.c:151 discrim 3 (set (reg:SI 3 r3)
        (reg/v:SI 148 [ val ])) 167 {*arm_movsi_insn} (nil))

(call_insn 162 161 163 18 arch/arm/kernel/traps.c:151 discrim 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x5115e780 sprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 163 162 165 18 arch/arm/kernel/traps.c:151 discrim 3 (set (reg:SI 203)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 165 163 166 18 arch/arm/kernel/traps.c:151 discrim 3 (set (reg/v/f:SI 150 [ p ])
        (plus:SI (reg/v/f:SI 150 [ p ])
            (reg:SI 203))) 4 {*arm_addsi3} (nil))

(insn 166 165 167 18 arch/arm/kernel/traps.c:142 (set (reg/v:SI 149 [ i ])
        (plus:SI (reg/v:SI 149 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 167 166 168 18 arch/arm/kernel/traps.c:142 (set (reg:SI 135 [ ivtmp.752 ])
        (plus:SI (reg:SI 135 [ ivtmp.752 ])
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (nil))

(insn 168 167 171 18 arch/arm/kernel/traps.c:142 (set (reg:SI 134 [ ivtmp.756 ])
        (plus:SI (reg:SI 134 [ ivtmp.756 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))
;; End of basic block 18 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159
;; rd  out 	(83)
17, 66, 93, 119, 120, 141, 142, 360, 380, 381, 2402, 2404, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2424, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 14) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u221(11){ }u222(13){ }u223(25){ }u224(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 204
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 159
;; live  gen 	 0 [r0] 1 [r1] 204
;; live  kill	 14 [lr]
;; rd  in  	(88)
17, 23, 66, 93, 119, 120, 141, 142, 361, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481
;; rd  gen 	(2)
15, 2482
;; rd  kill	(22)
143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 2482

;; Pred edge  14 [4.5%] 
(code_label 171 168 172 19 85 "" [1 uses])

(note 172 171 173 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 173 172 174 19 arch/arm/kernel/traps.c:154 (set (reg/f:SI 204)
        (symbol_ref/v/f:SI ("*.LC23") [flags 0x82] <string_cst 0x112dc5a0>)) 167 {*arm_movsi_insn} (nil))

(insn 174 173 175 19 arch/arm/kernel/traps.c:154 (set (reg:SI 0 r0)
        (reg/v/f:SI 150 [ p ])) 167 {*arm_movsi_insn} (nil))

(insn 175 174 176 19 arch/arm/kernel/traps.c:154 (set (reg:SI 1 r1)
        (reg/f:SI 204)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC23") [flags 0x82] <string_cst 0x112dc5a0>)
        (nil)))

(call_insn 176 175 179 19 arch/arm/kernel/traps.c:154 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcpy") [flags 0x41] <function_decl 0x51157700 __builtin_strcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 19 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 159
;; rd  out 	(88)
15, 66, 93, 119, 120, 141, 142, 361, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 10 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u230(11){ }u231(13){ }u232(25){ }u233(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(89)
17, 23, 66, 93, 119, 120, 141, 142, 360, 365, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481
;; rd  gen 	(1)
357
;; rd  kill	(0)


;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 179 176 180 20 82 "" [0 uses])

(note 180 179 181 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 181 180 182 20 arch/arm/kernel/traps.c:142 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 153 [ thumb ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 182 181 183 20 arch/arm/kernel/traps.c:142 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 187)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 20 -> ( 22 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159
;; rd  out 	(88)
17, 23, 66, 93, 119, 120, 141, 142, 357, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481


;; Succ edge  22 [50.0%] 
;; Succ edge  21 [50.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u236(11){ }u237(13){ }u238(25){ }u239(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 155
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159
;; live  gen 	 155
;; live  kill	
;; rd  in  	(88)
17, 23, 66, 93, 119, 120, 141, 142, 357, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481
;; rd  gen 	(1)
2432
;; rd  kill	(2)
2431, 2432

;; Pred edge  20 [50.0%]  (fallthru)
(note 183 182 184 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 184 183 187 21 arch/arm/kernel/traps.c:142 discrim 3 (set (reg:SI 155 [ iftmp.278 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 21 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 155 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 155 159
;; rd  out 	(87)
17, 23, 66, 93, 119, 120, 141, 142, 357, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u240(11){ }u241(13){ }u242(25){ }u243(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 155
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159
;; live  gen 	 155
;; live  kill	
;; rd  in  	(88)
17, 23, 66, 93, 119, 120, 141, 142, 357, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481
;; rd  gen 	(1)
2431
;; rd  kill	(2)
2431, 2432

;; Pred edge  20 [50.0%] 
(code_label 187 184 188 22 89 "" [1 uses])

(note 188 187 189 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 189 188 190 22 arch/arm/kernel/traps.c:142 discrim 2 (set (reg:SI 155 [ iftmp.278 ])
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 22 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 155 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 155 159
;; rd  out 	(87)
17, 23, 66, 93, 119, 120, 141, 142, 357, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 22 21) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u244(11){ }u245(13){ }u246(25){ }u247(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 155 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 155
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 155 159
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(88)
17, 23, 66, 93, 119, 120, 141, 142, 357, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481
;; rd  gen 	(1)
356
;; rd  kill	(0)


;; Pred edge  22 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%]  (fallthru)
(code_label 190 189 191 23 90 "" [0 uses])

(note 191 190 193 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 193 191 194 23 arch/arm/kernel/traps.c:142 discrim 4 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 149 [ i ])
            (reg:SI 155 [ iftmp.278 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 194 193 195 23 arch/arm/kernel/traps.c:142 discrim 4 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 192)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 23 -> ( 11 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159
;; rd  out 	(88)
17, 23, 66, 93, 119, 120, 141, 142, 356, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481


;; Succ edge  11 [95.5%] 
;; Succ edge  24 [4.5%]  (fallthru)

;; Start of basic block ( 19 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u251(11){ }u252(13){ }u253(25){ }u254(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 205 206 207 208 209
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 159
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 140 205 206 207 208 209
;; live  kill	 14 [lr]
;; rd  in  	(91)
15, 17, 23, 66, 93, 119, 120, 141, 142, 356, 361, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482
;; rd  gen 	(7)
13, 2410, 2483, 2484, 2485, 2486, 2487
;; rd  kill	(27)
143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 2410, 2483, 2484, 2485, 2486, 2487

;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  23 [4.5%]  (fallthru)
(code_label 195 194 196 24 88 "" [0 uses])

(note 196 195 197 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 197 196 198 24 arch/arm/kernel/traps.c:158 (set (reg/f:SI 205)
        (symbol_ref/v/f:SI ("*.LC24") [flags 0x82] <string_cst 0x112dc9f0>)) 167 {*arm_movsi_insn} (nil))

(insn 198 197 199 24 arch/arm/kernel/traps.c:158 (set (reg/f:SI 206)
        (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x112cf6a0>)) 167 {*arm_movsi_insn} (nil))

(insn 199 198 200 24 arch/arm/kernel/traps.c:158 (set (reg/f:SI 207)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -56 [0xffffffffffffffc8]))) 4 {*arm_addsi3} (nil))

(insn 200 199 201 24 arch/arm/kernel/traps.c:158 (set (reg:SI 0 r0)
        (reg/f:SI 205)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC24") [flags 0x82] <string_cst 0x112dc9f0>)
        (nil)))

(insn 201 200 202 24 arch/arm/kernel/traps.c:158 (set (reg:SI 1 r1)
        (reg/f:SI 206)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x112cf6a0>)
        (nil)))

(insn 202 201 203 24 arch/arm/kernel/traps.c:158 (set (reg:SI 2 r2)
        (reg/f:SI 207)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -56 [0xffffffffffffffc8]))
        (nil)))

(call_insn 203 202 205 24 arch/arm/kernel/traps.c:158 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 205 203 206 24 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 209)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 206 205 207 24 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 208)
        (and:SI (reg:SI 209)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 207 206 208 24 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (mem/s/j:SI (plus:SI (reg:SI 208)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])
        (reg/v:SI 151 [ fs ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 24 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159
;; rd  out 	(95)
13, 66, 93, 119, 120, 141, 142, 356, 361, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 4 6 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u270(11){ }u271(13){ }u272(25){ }u273(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 210 211 212 213 214 215 216
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159
;; live  gen 	 0 [r0] 24 [cc] 136 210 211 212 213 214 215 216
;; live  kill	 14 [lr]
;; rd  in  	(99)
13, 23, 28, 66, 93, 119, 120, 141, 142, 356, 361, 368, 373, 380, 381, 2402, 2403, 2404, 2405, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487
;; rd  gen 	(9)
350, 2406, 2488, 2489, 2490, 2491, 2492, 2493, 2494
;; rd  kill	(29)
143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 2406, 2488, 2489, 2490, 2491, 2492, 2493, 2494

;; Pred edge  4 [100.0%] 
;; Pred edge  6 [100.0%] 
;; Pred edge  24 [100.0%]  (fallthru)
(code_label 208 207 209 25 78 "" [2 uses])

(note 209 208 210 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 210 209 211 25 arch/arm/kernel/traps.c:278 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 211 210 212 25 arch/arm/kernel/traps.c:278 (parallel [
            (call (mem:SI (symbol_ref:SI ("bust_spinlocks") [flags 0x41] <function_decl 0x10ad6080 bust_spinlocks>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 212 211 213 25 arch/arm/kernel/traps.c:279 (set (reg:SI 0 r0)
        (const_int 7 [0x7])) 167 {*arm_movsi_insn} (nil))

(call_insn 213 212 214 25 arch/arm/kernel/traps.c:279 (parallel [
            (call (mem:SI (symbol_ref:SI ("add_taint") [flags 0x41] <function_decl 0x10ad6200 add_taint>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 214 213 215 25 include/linux/spinlock.h:335 (set (reg/f:SI 210)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 215 214 216 25 include/linux/spinlock.h:335 (set (reg/f:SI 211)
        (plus:SI (reg/f:SI 210)
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 12 [0xc])))
        (nil)))

(insn 216 215 217 25 include/linux/spinlock.h:335 (set (reg:SI 0 r0)
        (reg/f:SI 211)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 12 [0xc])))
        (nil)))

(call_insn 217 216 218 25 include/linux/spinlock.h:335 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irq") [flags 0x41] <function_decl 0x10b28e80 _raw_spin_unlock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(call_insn 218 217 220 25 arch/arm/kernel/traps.c:281 (parallel [
            (call (mem:SI (symbol_ref:SI ("oops_exit") [flags 0x41] <function_decl 0x10aa9e00 oops_exit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 220 218 221 25 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 213)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 221 220 222 25 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 212)
        (and:SI (reg:SI 213)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 222 221 223 25 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 215 [ <variable>.preempt_count ])
        (mem/s/j:SI (plus:SI (reg:SI 212)
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 223 222 224 25 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 216)
        (and:SI (reg:SI 215 [ <variable>.preempt_count ])
            (const_int 67108863 [0x3ffffff]))) 67 {*arm_andsi3_insn} (nil))

(insn 224 223 225 25 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 214)
        (and:SI (reg:SI 216)
            (const_int -256 [0xffffffffffffff00]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 215 [ <variable>.preempt_count ])
            (const_int 67108608 [0x3ffff00]))
        (nil)))

(insn 225 224 226 25 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 214)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 226 225 227 25 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 232)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 25 -> ( 26 27)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159
;; rd  out 	(104)
13, 23, 28, 66, 93, 119, 120, 141, 142, 350, 380, 381, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494


;; Succ edge  26 [0.0%]  (fallthru)
;; Succ edge  27 [100.0%] 

;; Start of basic block ( 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u293(11){ }u294(13){ }u295(25){ }u296(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 217
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 217
;; live  kill	 14 [lr]
;; rd  in  	(104)
13, 23, 28, 66, 93, 119, 120, 141, 142, 350, 380, 381, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494
;; rd  gen 	(1)
2495
;; rd  kill	(22)
143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 2495

;; Pred edge  25 [0.0%]  (fallthru)
(note 227 226 228 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 228 227 229 26 arch/arm/kernel/traps.c:284 (set (reg/f:SI 217)
        (symbol_ref/v/f:SI ("*.LC25") [flags 0x82] <string_cst 0x11266dc0>)) 167 {*arm_movsi_insn} (nil))

(insn 229 228 230 26 arch/arm/kernel/traps.c:284 (set (reg:SI 0 r0)
        (reg/f:SI 217)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC25") [flags 0x82] <string_cst 0x11266dc0>)
        (nil)))

(call_insn 230 229 232 26 arch/arm/kernel/traps.c:284 (parallel [
            (call (mem:SI (symbol_ref:SI ("panic") [flags 0x41] <function_decl 0x10aa9d00 panic>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 26 -> ()
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(105)
13, 23, 28, 66, 93, 119, 120, 141, 142, 350, 380, 381, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495



;; Start of basic block ( 25) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u300(11){ }u301(13){ }u302(25){ }u303(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 218 219
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159
;; live  gen 	 24 [cc] 218 219
;; live  kill	
;; rd  in  	(104)
13, 23, 28, 66, 93, 119, 120, 141, 142, 350, 380, 381, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494
;; rd  gen 	(3)
348, 2496, 2497
;; rd  kill	(2)
2496, 2497

;; Pred edge  25 [100.0%] 
(code_label 232 230 233 27 92 "" [1 uses])

(note 233 232 234 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 234 233 235 27 arch/arm/kernel/traps.c:285 (set (reg/f:SI 218)
        (symbol_ref:SI ("panic_on_oops") [flags 0xc0] <var_decl 0x10ac6900 panic_on_oops>)) 167 {*arm_movsi_insn} (nil))

(insn 235 234 236 27 arch/arm/kernel/traps.c:285 (set (reg:SI 219 [ panic_on_oops ])
        (mem/c/i:SI (reg/f:SI 218) [0 panic_on_oops+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 236 235 237 27 arch/arm/kernel/traps.c:285 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 219 [ panic_on_oops ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 237 236 238 27 arch/arm/kernel/traps.c:285 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 243)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 27 -> ( 28 29)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159
;; rd  out 	(106)
13, 23, 28, 66, 93, 119, 120, 141, 142, 348, 380, 381, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2496, 2497


;; Succ edge  28 [0.0%]  (fallthru)
;; Succ edge  29 [100.0%] 

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u307(11){ }u308(13){ }u309(25){ }u310(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 220
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 220
;; live  kill	 14 [lr]
;; rd  in  	(106)
13, 23, 28, 66, 93, 119, 120, 141, 142, 348, 380, 381, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2496, 2497
;; rd  gen 	(1)
2498
;; rd  kill	(22)
143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 2498

;; Pred edge  27 [0.0%]  (fallthru)
(note 238 237 239 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 239 238 240 28 arch/arm/kernel/traps.c:286 (set (reg/f:SI 220)
        (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x112dcd50>)) 167 {*arm_movsi_insn} (nil))

(insn 240 239 241 28 arch/arm/kernel/traps.c:286 (set (reg:SI 0 r0)
        (reg/f:SI 220)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x112dcd50>)
        (nil)))

(call_insn 241 240 243 28 arch/arm/kernel/traps.c:286 (parallel [
            (call (mem:SI (symbol_ref:SI ("panic") [flags 0x41] <function_decl 0x10aa9d00 panic>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 28 -> ()
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(107)
13, 23, 28, 66, 93, 119, 120, 141, 142, 348, 380, 381, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2496, 2497, 2498



;; Start of basic block ( 27) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u314(11){ }u315(13){ }u316(25){ }u317(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159
;; lr  def 	 24 [cc] 221
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159
;; live  gen 	 24 [cc] 221
;; live  kill	
;; rd  in  	(106)
13, 23, 28, 66, 93, 119, 120, 141, 142, 348, 380, 381, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2496, 2497
;; rd  gen 	(2)
346, 2499
;; rd  kill	(1)
2499

;; Pred edge  27 [100.0%] 
(code_label 243 241 244 29 93 "" [1 uses])

(note 244 243 245 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 245 244 246 29 arch/arm/kernel/traps.c:287 (set (reg:SI 221)
        (const_int 32769 [0x8001])) 167 {*arm_movsi_insn} (nil))

(insn 246 245 247 29 arch/arm/kernel/traps.c:287 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 159 [ ret ])
            (reg:SI 221))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg/v:SI 159 [ ret ])
            (const_int 32769 [0x8001]))
        (nil)))

(jump_insn 247 246 248 29 arch/arm/kernel/traps.c:287 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 257)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 29 -> ( 30 31)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(107)
13, 23, 28, 66, 93, 119, 120, 141, 142, 346, 380, 381, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2496, 2497, 2499


;; Succ edge  30 [0.0%]  (fallthru)
;; Succ edge  31 [100.0%] 

;; Start of basic block ( 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u321(11){ }u322(13){ }u323(25){ }u324(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]
;; rd  in  	(107)
13, 23, 28, 66, 93, 119, 120, 141, 142, 346, 380, 381, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2496, 2497, 2499
;; rd  gen 	(0)

;; rd  kill	(21)
143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163

;; Pred edge  29 [0.0%]  (fallthru)
(note 248 247 249 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 249 248 250 30 arch/arm/kernel/traps.c:288 (set (reg:SI 0 r0)
        (const_int 11 [0xb])) 167 {*arm_movsi_insn} (nil))

(call_insn 250 249 257 30 arch/arm/kernel/traps.c:288 (parallel [
            (call (mem:SI (symbol_ref:SI ("do_exit") [flags 0x41] <function_decl 0x10aa9f80 do_exit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 30 -> ()
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(107)
13, 23, 28, 66, 93, 119, 120, 141, 142, 346, 380, 381, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2496, 2497, 2499



;; Start of basic block ( 29) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u327(11){ }u328(13){ }u329(25){ }u330(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(107)
13, 23, 28, 66, 93, 119, 120, 141, 142, 346, 380, 381, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2496, 2497, 2499
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  29 [100.0%] 
(code_label 257 250 260 31 95 "" [1 uses])

(note 260 257 0 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 31 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(107)
13, 23, 28, 66, 93, 119, 120, 141, 142, 346, 380, 381, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2496, 2497, 2499


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 9.
deleting insn with uid = 22.
deleting insn with uid = 33.
deleting insn with uid = 72.
deleting insn with uid = 108.
deleting insn with uid = 112.
deleting insn with uid = 113.
deleting insn with uid = 114.
deleting insn with uid = 139.
deleting insn with uid = 164.
deleting insn with uid = 204.
deleting insn with uid = 219.
ending the processing of deferred insns

;; Function bad_mode (bad_mode)[0:1070]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 4 count 6 (  1.2)
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 4 count 7 (  1.4)
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 4 count 7 (  1.4)

In insn 12, replacing
 (reg/f:SI 135)
 with (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>)
Changes to insn 12 not profitable

In insn 14, replacing
 (reg:SI 138)
 with (const_int 15 [0xf])
Changes to insn 14 not recognized
 Setting REG_EQUAL note

In insn 19, replacing
 (reg/f:SI 139)
 with (symbol_ref/v/f:SI ("*.LC27") [flags 0x82] <string_cst 0x11271a40>)
Changes to insn 19 not profitable

In insn 23, replacing
 (reg/f:SI 141)
 with (symbol_ref/v/f:SI ("*.LC28") [flags 0x82] <string_cst 0x112edd80>)
Changes to insn 23 not profitable

In insn 29, replacing
 (reg/f:SI 142)
 with (symbol_ref/v/f:SI ("*.LC29") [flags 0x82] <string_cst 0x112edf60>)
Changes to insn 29 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 12.
Deleted 1 trivially dead insns

Number of successful forward propagations: 0



bad_mode

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,4u} r1={6d,3u} r2={5d,1u} r3={4d} r11={1d,4u} r12={4d} r13={1d,7u} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={5d,1u} r25={1d,4u} r26={1d,3u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r133={1d,1u} r134={1d,1u} r135={1d,3u} r136={1d,1u} r137={1d} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} 
;;    total ref usage 418{379d,39u,0e} in 22{19 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 23, 24, 25, 26, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368
0[0,7] 1[7,6] 2[13,5] 3[18,4] 11[22,1] 12[23,4] 13[27,1] 14[28,4] 15[32,3] 16[35,3] 17[38,3] 18[41,3] 19[44,3] 20[47,3] 21[50,3] 22[53,3] 23[56,3] 24[59,5] 25[64,1] 26[65,1] 27[66,3] 28[69,3] 29[72,3] 30[75,3] 31[78,3] 32[81,3] 33[84,3] 34[87,3] 35[90,3] 36[93,3] 37[96,3] 38[99,3] 39[102,3] 40[105,3] 41[108,3] 42[111,3] 43[114,3] 44[117,3] 45[120,3] 46[123,3] 47[126,3] 48[129,3] 49[132,3] 50[135,3] 51[138,3] 52[141,3] 53[144,3] 54[147,3] 55[150,3] 56[153,3] 57[156,3] 58[159,3] 59[162,3] 60[165,3] 61[168,3] 62[171,3] 63[174,3] 64[177,3] 65[180,3] 66[183,3] 67[186,3] 68[189,3] 69[192,3] 70[195,3] 71[198,3] 72[201,3] 73[204,3] 74[207,3] 75[210,3] 76[213,3] 77[216,3] 78[219,3] 79[222,3] 80[225,3] 81[228,3] 82[231,3] 83[234,3] 84[237,3] 85[240,3] 86[243,3] 87[246,3] 88[249,3] 89[252,3] 90[255,3] 91[258,3] 92[261,3] 93[264,3] 94[267,3] 95[270,3] 96[273,3] 97[276,3] 98[279,3] 99[282,3] 100[285,3] 101[288,3] 102[291,3] 103[294,3] 104[297,3] 105[300,3] 106[303,3] 107[306,3] 108[309,3] 109[312,3] 110[315,3] 111[318,3] 112[321,3] 113[324,3] 114[327,3] 115[330,3] 116[333,3] 117[336,3] 118[339,3] 119[342,3] 120[345,3] 121[348,3] 122[351,3] 123[354,3] 124[357,3] 125[360,3] 126[363,3] 127[366,3] 133[369,1] 134[370,1] 135[371,1] 136[372,1] 137[373,1] 138[374,1] 139[375,1] 140[376,1] 141[377,1] 142[378,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 134 135 136
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 134 135 136
;; live  kill	
;; rd  in  	(10)
6, 12, 17, 21, 22, 26, 27, 31, 64, 65
;; rd  gen 	(5)
63, 369, 370, 371, 372
;; rd  kill	(9)
59, 60, 61, 62, 63, 369, 370, 371, 372

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/traps.c:412 (set (reg/v/f:SI 133 [ regs ])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/traps.c:412 (set (reg/v:SI 134 [ reason ])
        (reg:SI 1 r1 [ reason ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 include/linux/printk.h:41 (set (reg/f:SI 135)
        (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>)) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 include/linux/printk.h:41 (set (reg:SI 136 [ console_printk ])
        (mem/s/j:SI (reg/f:SI 135) [0 console_printk+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 include/linux/printk.h:41 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ console_printk ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 10 9 11 2 include/linux/printk.h:41 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 15)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; rd  out 	(15)
6, 12, 17, 21, 22, 26, 27, 31, 63, 64, 65, 369, 370, 371, 372


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 137 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; live  gen 	 137 138
;; live  kill	
;; rd  in  	(15)
6, 12, 17, 21, 22, 26, 27, 31, 63, 64, 65, 369, 370, 371, 372
;; rd  gen 	(2)
373, 374
;; rd  kill	(2)
373, 374

;; Pred edge  2 [50.0%]  (fallthru)
(note 11 10 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 11 14 3 include/linux/printk.h:42 (set (reg:SI 138)
        (const_int 15 [0xf])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 3 include/linux/printk.h:42 (set (mem/s/j:SI (reg/f:SI 135) [0 console_printk+0 S4 A32])
        (reg:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 15 [0xf])
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; rd  out 	(17)
6, 12, 17, 21, 22, 26, 27, 31, 63, 64, 65, 369, 370, 371, 372, 373, 374


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 140 141 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 139 140 141 142
;; live  kill	 14 [lr] 24 [cc]
;; rd  in  	(17)
6, 12, 17, 21, 22, 26, 27, 31, 63, 64, 65, 369, 370, 371, 372, 373, 374
;; rd  gen 	(4)
375, 376, 377, 378
;; rd  kill	(8)
28, 29, 30, 31, 375, 376, 377, 378

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [50.0%] 
(code_label 15 14 16 4 100 "" [1 uses])

(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 4 arch/arm/kernel/traps.c:415 (set (reg/f:SI 139)
        (symbol_ref/v/f:SI ("*.LC27") [flags 0x82] <string_cst 0x11271a40>)) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 4 arch/arm/kernel/traps.c:415 (set (reg/f:SI 140)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 4 arch/arm/kernel/traps.c:415 (set (reg:SI 0 r0)
        (reg/f:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC27") [flags 0x82] <string_cst 0x11271a40>)
        (nil)))

(insn 20 19 21 4 arch/arm/kernel/traps.c:415 (set (reg:SI 1 r1)
        (mem/s/u/f/j:SI (plus:SI (mult:SI (reg/v:SI 134 [ reason ])
                    (const_int 4 [0x4]))
                (reg/f:SI 140)) [0 handler S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 21 20 22 4 arch/arm/kernel/traps.c:415 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 22 21 23 4 arch/arm/kernel/traps.c:417 (set (reg/f:SI 141)
        (symbol_ref/v/f:SI ("*.LC28") [flags 0x82] <string_cst 0x112edd80>)) 167 {*arm_movsi_insn} (nil))

(insn 23 22 24 4 arch/arm/kernel/traps.c:417 (set (reg:SI 0 r0)
        (reg/f:SI 141)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC28") [flags 0x82] <string_cst 0x112edd80>)
        (nil)))

(insn 24 23 25 4 arch/arm/kernel/traps.c:417 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 4 arch/arm/kernel/traps.c:417 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 26 25 27 4 arch/arm/kernel/traps.c:417 (parallel [
            (call (mem:SI (symbol_ref:SI ("die") [flags 0x3] <function_decl 0x512e8c80 die>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 27 26 28 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:35 (parallel [
            (asm_operands/v ("	cpsid i			@ arch_local_irq_disable") ("") 0 []
                 [] 1179107)
            (clobber (reg:QI 24 cc))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 28 27 29 4 arch/arm/kernel/traps.c:419 (set (reg/f:SI 142)
        (symbol_ref/v/f:SI ("*.LC29") [flags 0x82] <string_cst 0x112edf60>)) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 4 arch/arm/kernel/traps.c:419 (set (reg:SI 0 r0)
        (reg/f:SI 142)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC29") [flags 0x82] <string_cst 0x112edf60>)
        (nil)))

(call_insn 30 29 0 4 arch/arm/kernel/traps.c:419 (parallel [
            (call (mem:SI (symbol_ref:SI ("panic") [flags 0x41] <function_decl 0x10aa9d00 panic>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 4 -> ()
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(20)
6, 12, 17, 21, 22, 26, 27, 63, 64, 65, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378



starting the processing of deferred insns
deleting insn with uid = 12.
ending the processing of deferred insns

;; Function arm_notify_die (arm_notify_die)[0:1064]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 1 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 7 (  1.4)
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 8 (  1.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 8 (  1.6)


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 36.
deferring deletion of insn with uid = 35.
deferring deletion of insn with uid = 27.
deferring deletion of insn with uid = 26.
deferring deletion of insn with uid = 25.
deferring deletion of insn with uid = 22.
deferring deletion of insn with uid = 21.
deferring deletion of insn with uid = 20.
deferring deletion of insn with uid = 15.
deferring deletion of insn with uid = 2.
Deleted 10 trivially dead insns

Number of successful forward propagations: 0



arm_notify_die

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 24[cc]
;;  ref usage 	r0={5d,4u} r1={5d,4u} r2={5d,3u} r3={3d,1u} r11={1d,4u} r12={3d} r13={1d,10u,3d} r14={1d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={3d,1u} r25={1d,4u} r26={1d,4u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d} r134={1d} r135={1d} r136={1d} r137={1d,1u} r138={1d,2u} r139={1d,2u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,5u} r144={1d,3u} r145={1d,1u} r146={1d} r147={1d} r148={1d,1u} r149={1d} r150={1d} 
;;    total ref usage 324{267d,54u,3e} in 20{18 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 19, 20, 21, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248
0[0,5] 1[5,5] 2[10,5] 3[15,3] 11[18,1] 12[19,3] 13[22,1] 14[23,1] 15[24,2] 16[26,2] 17[28,2] 18[30,2] 19[32,2] 20[34,2] 21[36,2] 22[38,2] 23[40,2] 24[42,3] 25[45,1] 26[46,1] 27[47,2] 28[49,2] 29[51,2] 30[53,2] 31[55,2] 32[57,2] 33[59,2] 34[61,2] 35[63,2] 36[65,2] 37[67,2] 38[69,2] 39[71,2] 40[73,2] 41[75,2] 42[77,2] 43[79,2] 44[81,2] 45[83,2] 46[85,2] 47[87,2] 48[89,2] 49[91,2] 50[93,2] 51[95,2] 52[97,2] 53[99,2] 54[101,2] 55[103,2] 56[105,2] 57[107,2] 58[109,2] 59[111,2] 60[113,2] 61[115,2] 62[117,2] 63[119,2] 64[121,2] 65[123,2] 66[125,2] 67[127,2] 68[129,2] 69[131,2] 70[133,2] 71[135,2] 72[137,2] 73[139,2] 74[141,2] 75[143,2] 76[145,2] 77[147,2] 78[149,2] 79[151,2] 80[153,2] 81[155,2] 82[157,2] 83[159,2] 84[161,2] 85[163,2] 86[165,2] 87[167,2] 88[169,2] 89[171,2] 90[173,2] 91[175,2] 92[177,2] 93[179,2] 94[181,2] 95[183,2] 96[185,2] 97[187,2] 98[189,2] 99[191,2] 100[193,2] 101[195,2] 102[197,2] 103[199,2] 104[201,2] 105[203,2] 106[205,2] 107[207,2] 108[209,2] 109[211,2] 110[213,2] 111[215,2] 112[217,2] 113[219,2] 114[221,2] 115[223,2] 116[225,2] 117[227,2] 118[229,2] 119[231,2] 120[233,2] 121[235,2] 122[237,2] 123[239,2] 124[241,2] 125[243,2] 126[245,2] 127[247,2] 133[249,1] 134[250,1] 135[251,1] 136[252,1] 137[253,1] 138[254,1] 139[255,1] 140[256,1] 141[257,1] 142[258,1] 143[259,1] 144[260,1] 145[261,1] 146[262,1] 147[263,1] 148[264,1] 149[265,1] 150[266,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 136 137 138 139 140 141 142
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 136 137 138 139 140 141 142
;; live  kill	
;; rd  in  	(10)
4, 9, 14, 17, 18, 21, 22, 23, 45, 46
;; rd  gen 	(8)
44, 252, 253, 254, 255, 256, 257, 258
;; rd  kill	(10)
42, 43, 44, 252, 253, 254, 255, 256, 257, 258

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 8 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 8 4 2 arch/arm/kernel/traps.c:293 (set (reg/v/f:SI 137 [ regs ])
        (reg:SI 1 r1 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/kernel/traps.c:293 (set (reg/v/f:SI 138 [ info ])
        (reg:SI 2 r2 [ info ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/kernel/traps.c:293 (set (reg/v:SI 139 [ err ])
        (reg:SI 3 r3 [ err ])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/kernel/traps.c:293 (set (reg/v:SI 140 [ trap ])
        (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 trap+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 7 11 2 arch/arm/kernel/traps.c:294 (set (reg:SI 142 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/traps.c:294 (set (reg:SI 141)
        (and:SI (reg:SI 142 [ <variable>.uregs+64 ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/traps.c:294 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 13 12 14 2 arch/arm/kernel/traps.c:294 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 33)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140
;; live  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140
;; rd  out 	(18)
4, 9, 14, 17, 18, 21, 22, 23, 44, 45, 46, 252, 253, 254, 255, 256, 257, 258


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(11){ }u14(13){ }u15(25){ }u16(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 143 144 145 146 147 148 149 150
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133 134 135 143 144 145 146 147 148 149 150
;; live  kill	
;; rd  in  	(18)
4, 9, 14, 17, 18, 21, 22, 23, 44, 45, 46, 252, 253, 254, 255, 256, 257, 258
;; rd  gen 	(12)
2, 249, 250, 251, 259, 260, 261, 262, 263, 264, 265, 266
;; rd  kill	(16)
0, 1, 2, 3, 4, 249, 250, 251, 259, 260, 261, 262, 263, 264, 265, 266

;; Pred edge  2 [39.0%]  (fallthru)
(note 14 13 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 16 14 17 3 arch/arm/kernel/traps.c:295 (set (reg:SI 144)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 17 16 18 3 arch/arm/kernel/traps.c:295 (set (reg:SI 143)
        (and:SI (reg:SI 144)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 18 17 19 3 arch/arm/kernel/traps.c:295 (set (reg/f:SI 145 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 143)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 23 3 arch/arm/kernel/traps.c:295 (set (mem/s/j:SI (plus:SI (reg/f:SI 145 [ <variable>.task ])
                (const_int 792 [0x318])) [0 <variable>.thread.error_code+0 S4 A64])
        (reg/v:SI 139 [ err ])) 167 {*arm_movsi_insn} (nil))

(insn 23 19 24 3 arch/arm/kernel/traps.c:296 (set (reg/f:SI 148 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 143)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 28 3 arch/arm/kernel/traps.c:296 (set (mem/s/j:SI (plus:SI (reg/f:SI 148 [ <variable>.task ])
                (const_int 788 [0x314])) [0 <variable>.thread.trap_no+0 S4 A32])
        (reg/v:SI 140 [ trap ])) 167 {*arm_movsi_insn} (nil))

(insn 28 24 29 3 arch/arm/kernel/traps.c:298 (set (reg:SI 0 r0)
        (mem/s/j:SI (reg/v/f:SI 138 [ info ]) [0 <variable>.si_signo+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 3 arch/arm/kernel/traps.c:298 (set (reg:SI 1 r1)
        (reg/v/f:SI 138 [ info ])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 3 arch/arm/kernel/traps.c:298 (set (reg:SI 2 r2)
        (mem/s/f/j:SI (plus:SI (reg:SI 143)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 31 30 33 3 arch/arm/kernel/traps.c:298 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("force_sig_info") [flags 0x41] <function_decl 0x11008e80 force_sig_info>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 3 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(29)
2, 9, 14, 17, 18, 21, 22, 23, 44, 45, 46, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u42(11){ }u43(13){ }u44(25){ }u45(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	
;; rd  in  	(18)
4, 9, 14, 17, 18, 21, 22, 23, 44, 45, 46, 252, 253, 254, 255, 256, 257, 258
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  2 [61.0%] 
(code_label 33 31 34 4 105 "" [1 uses])

(note 34 33 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 37 34 38 4 arch/arm/kernel/traps.c:300 (set (reg:SI 2 r2)
        (reg/v:SI 139 [ err ])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 38 37 0 4 arch/arm/kernel/traps.c:300 (parallel [
            (call (mem:SI (symbol_ref:SI ("die") [flags 0x3] <function_decl 0x512e8c80 die>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(18)
4, 9, 14, 17, 18, 21, 22, 23, 44, 45, 46, 252, 253, 254, 255, 256, 257, 258


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
deleting insn with uid = 2.
deleting insn with uid = 15.
deleting insn with uid = 20.
deleting insn with uid = 21.
deleting insn with uid = 22.
deleting insn with uid = 25.
deleting insn with uid = 26.
deleting insn with uid = 27.
deleting insn with uid = 35.
deleting insn with uid = 36.
ending the processing of deferred insns

;; Function baddataabort (baddataabort)[0:1075]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

In insn 10, replacing
 (reg:SI 137)
 with (const_int 4 [0x4])
Changes to insn 10 not recognized
 Setting REG_EQUAL note

In insn 12, replacing
 (reg:SI 138)
 with (const_int 0 [0x0])
Changes to insn 12 not recognized
 Setting REG_EQUAL note

In insn 14, replacing
 (reg:SI 139)
 with (const_int 196609 [0x30001])
Changes to insn 14 not recognized
 Setting REG_EQUAL note

In insn 18, replacing
 (reg:SI 138)
 with (const_int 0 [0x0])
Changes to insn 18 not profitable

In insn 19, replacing
 (reg:SI 138)
 with (const_int 0 [0x0])
Changes to insn 19 not recognized
 Setting REG_EQUAL note

In insn 20, replacing
 (reg/f:SI 140)
 with (symbol_ref/v/f:SI ("*.LC30") [flags 0x82] <string_cst 0x11273e00>)
Changes to insn 20 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 18.
Deleted 1 trivially dead insns

Number of successful forward propagations: 0



baddataabort

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={3d,1u} r1={3d,2u} r2={3d,2u} r3={3d,1u} r11={1d,2u} r12={2d} r13={1d,4u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,7u,1d} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r135={1d,1u} r136={1d,2u} r137={1d,1u} r138={1d,3u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d} 
;;    total ref usage 173{140d,32u,1e} in 18{17 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130
0[0,3] 1[3,3] 2[6,3] 3[9,3] 11[12,1] 12[13,2] 13[15,1] 14[16,2] 15[18,1] 16[19,1] 17[20,1] 18[21,1] 19[22,1] 20[23,1] 21[24,1] 22[25,1] 23[26,1] 24[27,1] 25[28,1] 26[29,1] 27[30,1] 28[31,1] 29[32,1] 30[33,1] 31[34,1] 32[35,1] 33[36,1] 34[37,1] 35[38,1] 36[39,1] 37[40,1] 38[41,1] 39[42,1] 40[43,1] 41[44,1] 42[45,1] 43[46,1] 44[47,1] 45[48,1] 46[49,1] 47[50,1] 48[51,1] 49[52,1] 50[53,1] 51[54,1] 52[55,1] 53[56,1] 54[57,1] 55[58,1] 56[59,1] 57[60,1] 58[61,1] 59[62,1] 60[63,1] 61[64,1] 62[65,1] 63[66,1] 64[67,1] 65[68,1] 66[69,1] 67[70,1] 68[71,1] 69[72,1] 70[73,1] 71[74,1] 72[75,1] 73[76,1] 74[77,1] 75[78,1] 76[79,1] 77[80,1] 78[81,1] 79[82,1] 80[83,1] 81[84,1] 82[85,1] 83[86,1] 84[87,1] 85[88,1] 86[89,1] 87[90,1] 88[91,1] 89[92,1] 90[93,1] 91[94,1] 92[95,1] 93[96,1] 94[97,1] 95[98,1] 96[99,1] 97[100,1] 98[101,1] 99[102,1] 100[103,1] 101[104,1] 102[105,1] 103[106,1] 104[107,1] 105[108,1] 106[109,1] 107[110,1] 108[111,1] 109[112,1] 110[113,1] 111[114,1] 112[115,1] 113[116,1] 114[117,1] 115[118,1] 116[119,1] 117[120,1] 118[121,1] 119[122,1] 120[123,1] 121[124,1] 122[125,1] 123[126,1] 124[127,1] 125[128,1] 126[129,1] 127[130,1] 133[131,1] 135[132,1] 136[133,1] 137[134,1] 138[135,1] 139[136,1] 140[137,1] 141[138,1] 142[139,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 135 136 137 138 139 140 141 142
;; live  in  	 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 133 135 136 137 138 139 140 141 142
;; live  kill	 14 [lr]
;; rd  in  	(10)
2, 5, 8, 11, 12, 14, 15, 17, 28, 29
;; rd  gen 	(9)
131, 132, 133, 134, 135, 136, 137, 138, 139
;; rd  kill	(11)
16, 17, 131, 132, 133, 134, 135, 136, 137, 138, 139

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 6 4 2 arch/arm/kernel/traps.c:690 (set (reg/v:SI 135 [ instr ])
        (reg:SI 1 r1 [ instr ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/kernel/traps.c:690 (set (reg/v/f:SI 136 [ regs ])
        (reg:SI 2 r2 [ regs ])) 167 {*arm_movsi_insn} (nil))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 arch/arm/kernel/traps.c:691 (set (reg/v:SI 133 [ addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/traps.c:703 (set (reg:SI 137)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/traps.c:703 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -128 [0xffffffffffffff80])) [0 info.si_signo+0 S4 A64])
        (reg:SI 137)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 4 [0x4])
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/traps.c:704 (set (reg:SI 138)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/traps.c:704 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
        (reg:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 13 12 14 2 arch/arm/kernel/traps.c:705 (set (reg:SI 139)
        (const_int 196609 [0x30001])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 arch/arm/kernel/traps.c:705 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -120 [0xffffffffffffff88])) [0 info.si_code+0 S4 A64])
        (reg:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 196609 [0x30001])
        (nil)))

(insn 15 14 16 2 arch/arm/kernel/traps.c:706 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -116 [0xffffffffffffff8c])) [0 info._sifields._sigfault._addr+0 S4 A32])
        (reg/v:SI 133 [ addr ])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/kernel/traps.c:708 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC30") [flags 0x82] <string_cst 0x11273e00>)) 167 {*arm_movsi_insn} (nil))

(insn 17 16 19 2 arch/arm/kernel/traps.c:708 (set (reg/f:SI 141)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80]))) 4 {*arm_addsi3} (nil))

(insn 19 17 20 2 arch/arm/kernel/traps.c:708 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 20 19 21 2 arch/arm/kernel/traps.c:708 (set (reg:SI 0 r0)
        (reg/f:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC30") [flags 0x82] <string_cst 0x11273e00>)
        (nil)))

(insn 21 20 22 2 arch/arm/kernel/traps.c:708 (set (reg:SI 1 r1)
        (reg/v/f:SI 136 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 2 arch/arm/kernel/traps.c:708 (set (reg:SI 2 r2)
        (reg/f:SI 141)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80]))
        (nil)))

(insn 23 22 24 2 arch/arm/kernel/traps.c:708 (set (reg:SI 3 r3)
        (reg/v:SI 135 [ instr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 24 23 0 2 arch/arm/kernel/traps.c:708 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_notify_die") [flags 0x3] <function_decl 0x512e8d00 arm_notify_die>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(18)
2, 5, 8, 11, 12, 14, 15, 28, 29, 131, 132, 133, 134, 135, 136, 137, 138, 139


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 18.
ending the processing of deferred insns

;; Function bad_syscall (bad_syscall)[0:1071]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9
;; 2 succs { 3 5 }
;; 3 succs { 4 5 }
;; 4 succs { 9 }
;; 5 succs { 7 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 9 }
;; 9 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 15 (  1.5)
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 18 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 18 (  1.8)

In insn 33, replacing
 (reg:SI 149)
 with (const_int 4 [0x4])
Changes to insn 33 not recognized
 Setting REG_EQUAL note

In insn 35, replacing
 (reg:SI 150)
 with (const_int 0 [0x0])
Changes to insn 35 not recognized
 Setting REG_EQUAL note

In insn 37, replacing
 (reg:SI 151)
 with (const_int 196612 [0x30004])
Changes to insn 37 not recognized
 Setting REG_EQUAL note

In insn 57, replacing
 (reg:SI 158)
 with (const_int 0 [0x0])
Changes to insn 57 not recognized
 Setting REG_EQUAL note

In insn 58, replacing
 (reg/f:SI 156)
 with (symbol_ref/v/f:SI ("*.LC31") [flags 0x82] <string_cst 0x11300840>)
Changes to insn 58 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 66.
deferring deletion of insn with uid = 25.
deferring deletion of insn with uid = 24.
deferring deletion of insn with uid = 18.
deferring deletion of insn with uid = 17.
deferring deletion of insn with uid = 8.
deferring deletion of insn with uid = 7.
Deleted 7 trivially dead insns

Number of successful forward propagations: 0



bad_syscall

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={6d,6u} r1={5d,4u} r2={4d,1u} r3={4d,1u} r11={1d,9u} r12={3d} r13={1d,15u,2d} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={5d,3u} r25={1d,14u,1d} r26={1d,8u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d} r134={1d} r135={2d,1u} r136={2d,2u} r137={1d,2u} r138={1d} r139={1d,1u} r140={1d,5u} r141={1d,3u} r142={1d,2u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d} r147={1d} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} 
;;    total ref usage 377{282d,92u,3e} in 42{40 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 20, 21, 22, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253
0[0,6] 1[6,5] 2[11,4] 3[15,4] 11[19,1] 12[20,3] 13[23,1] 14[24,3] 15[27,2] 16[29,2] 17[31,2] 18[33,2] 19[35,2] 20[37,2] 21[39,2] 22[41,2] 23[43,2] 24[45,5] 25[50,1] 26[51,1] 27[52,2] 28[54,2] 29[56,2] 30[58,2] 31[60,2] 32[62,2] 33[64,2] 34[66,2] 35[68,2] 36[70,2] 37[72,2] 38[74,2] 39[76,2] 40[78,2] 41[80,2] 42[82,2] 43[84,2] 44[86,2] 45[88,2] 46[90,2] 47[92,2] 48[94,2] 49[96,2] 50[98,2] 51[100,2] 52[102,2] 53[104,2] 54[106,2] 55[108,2] 56[110,2] 57[112,2] 58[114,2] 59[116,2] 60[118,2] 61[120,2] 62[122,2] 63[124,2] 64[126,2] 65[128,2] 66[130,2] 67[132,2] 68[134,2] 69[136,2] 70[138,2] 71[140,2] 72[142,2] 73[144,2] 74[146,2] 75[148,2] 76[150,2] 77[152,2] 78[154,2] 79[156,2] 80[158,2] 81[160,2] 82[162,2] 83[164,2] 84[166,2] 85[168,2] 86[170,2] 87[172,2] 88[174,2] 89[176,2] 90[178,2] 91[180,2] 92[182,2] 93[184,2] 94[186,2] 95[188,2] 96[190,2] 97[192,2] 98[194,2] 99[196,2] 100[198,2] 101[200,2] 102[202,2] 103[204,2] 104[206,2] 105[208,2] 106[210,2] 107[212,2] 108[214,2] 109[216,2] 110[218,2] 111[220,2] 112[222,2] 113[224,2] 114[226,2] 115[228,2] 116[230,2] 117[232,2] 118[234,2] 119[236,2] 120[238,2] 121[240,2] 122[242,2] 123[244,2] 124[246,2] 125[248,2] 126[250,2] 127[252,2] 133[254,1] 134[255,1] 135[256,2] 136[258,2] 137[260,1] 138[261,1] 139[262,1] 140[263,1] 141[264,1] 142[265,1] 143[266,1] 144[267,1] 145[268,1] 146[269,1] 147[270,1] 148[271,1] 149[272,1] 150[273,1] 151[274,1] 152[275,1] 153[276,1] 154[277,1] 155[278,1] 156[279,1] 157[280,1] 158[281,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 134 139 140 141 142 143 144 145
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 134 139 140 141 142 143 144 145
;; live  kill	
;; rd  in  	(10)
5, 10, 14, 18, 19, 22, 23, 26, 50, 51
;; rd  gen 	(10)
49, 254, 255, 262, 263, 264, 265, 266, 267, 268
;; rd  kill	(14)
45, 46, 47, 48, 49, 254, 255, 262, 263, 264, 265, 266, 267, 268

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/traps.c:423 (set (reg/v:SI 139 [ n ])
        (reg:SI 0 r0 [ n ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/traps.c:423 (set (reg/v/f:SI 140 [ regs ])
        (reg:SI 1 r1 [ regs ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 4 10 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 142)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 10 9 11 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 141)
        (and:SI (reg:SI 142)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 11 10 12 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 143 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 141)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 145 [ <variable>.personality ])
        (mem/s/j:SI (plus:SI (reg/f:SI 143 [ <variable>.task ])
                (const_int 524 [0x20c])) [0 <variable>.personality+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 144)
        (and:SI (reg:SI 145 [ <variable>.personality ])
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (nil))

(insn 14 13 15 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 144)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 15 14 16 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 142
;; live  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 142
;; rd  out 	(20)
5, 10, 14, 18, 19, 22, 23, 26, 49, 50, 51, 254, 255, 262, 263, 264, 265, 266, 267, 268


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142
;; lr  def 	 24 [cc] 137 146 147 148
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 142
;; live  gen 	 24 [cc] 137 146 147 148
;; live  kill	
;; rd  in  	(20)
5, 10, 14, 18, 19, 22, 23, 26, 49, 50, 51, 254, 255, 262, 263, 264, 265, 266, 267, 268
;; rd  gen 	(5)
48, 260, 269, 270, 271
;; rd  kill	(9)
45, 46, 47, 48, 49, 260, 269, 270, 271

;; Pred edge  2 [50.0%]  (fallthru)
(note 16 15 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 19 16 20 3 arch/arm/kernel/traps.c:428 (set (reg/f:SI 148 [ <variable>.exec_domain ])
        (mem/s/f/j:SI (plus:SI (reg:SI 141)
                (const_int 16 [0x10])) [0 <variable>.exec_domain+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 3 arch/arm/kernel/traps.c:428 (set (reg/f:SI 137 [ D.18616 ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 148 [ <variable>.exec_domain ])
                (const_int 4 [0x4])) [0 <variable>.handler+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 3 arch/arm/kernel/traps.c:427 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 137 [ D.18616 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 22 21 23 3 arch/arm/kernel/traps.c:427 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4032 [0xfc0])
        (nil)))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 140
;; live  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 140
;; rd  out 	(24)
5, 10, 14, 18, 19, 22, 23, 26, 48, 50, 51, 254, 255, 260, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271


;; Succ edge  4 [59.7%]  (fallthru)
;; Succ edge  5 [40.3%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u27(11){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 140
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 140
;; live  gen 	 0 [r0] 1 [r1] 136
;; live  kill	 14 [lr]
;; rd  in  	(24)
5, 10, 14, 18, 19, 22, 23, 26, 48, 50, 51, 254, 255, 260, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271
;; rd  gen 	(1)
259
;; rd  kill	(5)
24, 25, 26, 258, 259

;; Pred edge  3 [59.7%]  (fallthru)
(note 23 22 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(call_insn 26 23 27 4 arch/arm/kernel/traps.c:429 (parallel [
            (call (mem:SI (reg/f:SI 137 [ D.18616 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 27 26 30 4 arch/arm/kernel/traps.c:430 (set (reg:SI 136 [ D.18619 ])
        (mem/s/j:SI (reg/v/f:SI 140 [ regs ]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; rd  out 	(24)
5, 10, 14, 18, 19, 22, 23, 48, 50, 51, 254, 255, 259, 260, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u38(11){ }u39(13){ }u40(25){ }u41(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc] 149 150 151 152 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; live  gen 	 24 [cc] 149 150 151 152 153
;; live  kill	
;; rd  in  	(25)
5, 10, 14, 18, 19, 22, 23, 26, 48, 49, 50, 51, 254, 255, 260, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271
;; rd  gen 	(6)
46, 272, 273, 274, 275, 276
;; rd  kill	(10)
45, 46, 47, 48, 49, 272, 273, 274, 275, 276

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [40.3%] 
(code_label 30 27 31 5 112 "" [2 uses])

(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 5 arch/arm/kernel/traps.c:441 (set (reg:SI 149)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 5 arch/arm/kernel/traps.c:441 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -128 [0xffffffffffffff80])) [0 info.si_signo+0 S4 A64])
        (reg:SI 149)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 4 [0x4])
        (nil)))

(insn 34 33 35 5 arch/arm/kernel/traps.c:442 (set (reg:SI 150)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 5 arch/arm/kernel/traps.c:442 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
        (reg:SI 150)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 36 35 37 5 arch/arm/kernel/traps.c:443 (set (reg:SI 151)
        (const_int 196612 [0x30004])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 5 arch/arm/kernel/traps.c:443 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -120 [0xffffffffffffff88])) [0 info.si_code+0 S4 A64])
        (reg:SI 151)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 196612 [0x30004])
        (nil)))

(insn 38 37 39 5 arch/arm/kernel/traps.c:445 (set (reg:SI 153 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 5 arch/arm/kernel/traps.c:445 (set (reg:SI 152)
        (and:SI (reg:SI 153 [ <variable>.uregs+64 ])
            (const_int 32 [0x20]))) 67 {*arm_andsi3_insn} (nil))

(insn 40 39 41 5 arch/arm/kernel/traps.c:445 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 152)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 41 40 42 5 arch/arm/kernel/traps.c:445 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 46)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 7 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; rd  out 	(29)
5, 10, 14, 18, 19, 22, 23, 26, 46, 50, 51, 254, 255, 260, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276


;; Succ edge  7 [50.0%] 
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u52(11){ }u53(13){ }u54(25){ }u55(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; live  gen 	 135
;; live  kill	
;; rd  in  	(29)
5, 10, 14, 18, 19, 22, 23, 26, 46, 50, 51, 254, 255, 260, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276
;; rd  gen 	(1)
257
;; rd  kill	(2)
256, 257

;; Pred edge  5 [50.0%]  (fallthru)
(note 42 41 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 46 6 arch/arm/kernel/traps.c:444 discrim 2 (set (reg:SI 135 [ iftmp.302 ])
        (const_int -4 [0xfffffffffffffffc])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 140
;; rd  out 	(30)
5, 10, 14, 18, 19, 22, 23, 26, 46, 50, 51, 254, 255, 257, 260, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u56(11){ }u57(13){ }u58(25){ }u59(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; live  gen 	 135
;; live  kill	
;; rd  in  	(29)
5, 10, 14, 18, 19, 22, 23, 26, 46, 50, 51, 254, 255, 260, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276
;; rd  gen 	(1)
256
;; rd  kill	(2)
256, 257

;; Pred edge  5 [50.0%] 
(code_label 46 43 47 7 114 "" [1 uses])

(note 47 46 48 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 7 arch/arm/kernel/traps.c:444 discrim 1 (set (reg:SI 135 [ iftmp.302 ])
        (const_int -2 [0xfffffffffffffffe])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 140
;; rd  out 	(30)
5, 10, 14, 18, 19, 22, 23, 26, 46, 50, 51, 254, 255, 256, 260, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 7 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u60(11){ }u61(13){ }u62(25){ }u63(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 154 155 156 157 158
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 140
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 136 154 155 156 157 158
;; live  kill	 14 [lr]
;; rd  in  	(31)
5, 10, 14, 18, 19, 22, 23, 26, 46, 50, 51, 254, 255, 256, 257, 260, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276
;; rd  gen 	(6)
258, 277, 278, 279, 280, 281
;; rd  kill	(10)
24, 25, 26, 258, 259, 277, 278, 279, 280, 281

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 49 48 50 8 115 "" [0 uses])

(note 50 49 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 8 arch/arm/kernel/traps.c:444 discrim 3 (set (reg:SI 154 [ <variable>.uregs+60 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 8 arch/arm/kernel/traps.c:444 discrim 3 (set (reg:SI 155)
        (plus:SI (reg:SI 135 [ iftmp.302 ])
            (reg:SI 154 [ <variable>.uregs+60 ]))) 4 {*arm_addsi3} (nil))

(insn 53 52 54 8 arch/arm/kernel/traps.c:444 discrim 3 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -116 [0xffffffffffffff8c])) [0 info._sifields._sigfault._addr+0 S4 A32])
        (reg:SI 155)) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 8 arch/arm/kernel/traps.c:447 (set (reg/f:SI 156)
        (symbol_ref/v/f:SI ("*.LC31") [flags 0x82] <string_cst 0x11300840>)) 167 {*arm_movsi_insn} (nil))

(insn 55 54 56 8 arch/arm/kernel/traps.c:447 (set (reg/f:SI 157)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80]))) 4 {*arm_addsi3} (nil))

(insn 56 55 57 8 arch/arm/kernel/traps.c:447 (set (reg:SI 158)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 8 arch/arm/kernel/traps.c:447 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 158)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 58 57 59 8 arch/arm/kernel/traps.c:447 (set (reg:SI 0 r0)
        (reg/f:SI 156)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC31") [flags 0x82] <string_cst 0x11300840>)
        (nil)))

(insn 59 58 60 8 arch/arm/kernel/traps.c:447 (set (reg:SI 1 r1)
        (reg/v/f:SI 140 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 60 59 61 8 arch/arm/kernel/traps.c:447 (set (reg:SI 2 r2)
        (reg/f:SI 157)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80]))
        (nil)))

(insn 61 60 62 8 arch/arm/kernel/traps.c:447 (set (reg:SI 3 r3)
        (reg/v:SI 139 [ n ])) 167 {*arm_movsi_insn} (nil))

(call_insn 62 61 63 8 arch/arm/kernel/traps.c:447 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_notify_die") [flags 0x3] <function_decl 0x512e8d00 arm_notify_die>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 63 62 64 8 arch/arm/kernel/traps.c:449 (set (reg:SI 136 [ D.18619 ])
        (mem/s/j:SI (reg/v/f:SI 140 [ regs ]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; rd  out 	(36)
5, 10, 14, 18, 19, 22, 23, 46, 50, 51, 254, 255, 256, 257, 258, 260, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 4 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u83(11){ }u84(13){ }u85(25){ }u86(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0] 138
;; live  kill	
;; rd  in  	(38)
5, 10, 14, 18, 19, 22, 23, 46, 48, 50, 51, 254, 255, 256, 257, 258, 259, 260, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281
;; rd  gen 	(2)
0, 261
;; rd  kill	(7)
0, 1, 2, 3, 4, 5, 261

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 64 63 65 9 113 "" [0 uses])

(note 65 64 70 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 70 65 76 9 arch/arm/kernel/traps.c:450 (set (reg/i:SI 0 r0)
        (reg:SI 136 [ D.18619 ])) 167 {*arm_movsi_insn} (nil))

(insn 76 70 0 9 arch/arm/kernel/traps.c:450 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 9 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(39)
0, 10, 14, 18, 19, 22, 23, 46, 48, 50, 51, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 7.
deleting insn with uid = 8.
deleting insn with uid = 17.
deleting insn with uid = 18.
deleting insn with uid = 24.
deleting insn with uid = 25.
deleting insn with uid = 66.
ending the processing of deferred insns

;; Function arm_syscall (arm_syscall)[0:1073]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
;; 2 succs { 3 4 }
;; 3 succs { 27 }
;; 4 succs { 21 5 6 10 16 18 20 }
;; 5 succs { 27 }
;; 6 succs { 8 7 }
;; 7 succs { 9 }
;; 8 succs { 9 }
;; 9 succs { 27 }
;; 10 succs { 11 12 }
;; 11 succs { 27 }
;; 12 succs { 13 15 }
;; 13 succs { 14 15 }
;; 14 succs { 27 }
;; 15 succs { 27 }
;; 16 succs { 23 17 }
;; 17 succs { 27 }
;; 18 succs { 23 19 }
;; 19 succs { 27 }
;; 20 succs { 27 }
;; 21 succs { 22 23 }
;; 22 succs { 27 }
;; 23 succs { 25 24 }
;; 24 succs { 26 }
;; 25 succs { 26 }
;; 26 succs { 27 }
;; 27 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 28 n_edges 42 count 49 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 28 n_edges 42 count 54 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 28 n_edges 42 count 54 (  1.9)

In insn 29, replacing
 (reg:SI 153)
 with (const_int 11 [0xb])
Changes to insn 29 not recognized
 Setting REG_EQUAL note

In insn 31, replacing
 (reg:SI 154)
 with (const_int 0 [0x0])
Changes to insn 31 not recognized
 Setting REG_EQUAL note

In insn 33, replacing
 (reg:SI 155)
 with (const_int 196609 [0x30001])
Changes to insn 33 not recognized
 Setting REG_EQUAL note

In insn 34, replacing
 (reg:SI 154)
 with (const_int 0 [0x0])
Changes to insn 34 not profitable

In insn 35, replacing
 (reg:SI 154)
 with (const_int 0 [0x0])
Changes to insn 35 not recognized
 Setting REG_EQUAL note

In insn 38, replacing
 (reg:SI 154)
 with (const_int 0 [0x0])
Changes to insn 38 not profitable

In insn 39, replacing
 (reg:SI 154)
 with (const_int 0 [0x0])
Changes to insn 39 not recognized
 Setting REG_EQUAL note

In insn 40, replacing
 (reg/f:SI 157)
 with (symbol_ref/v/f:SI ("*.LC32") [flags 0x82] <string_cst 0x1123f9f0>)
Changes to insn 40 not profitable

In insn 43, replacing
 (reg:SI 154)
 with (const_int 0 [0x0])
Changes to insn 43 not profitable

In insn 45, replacing
 (reg:SI 154)
 with (const_int 0 [0x0])
Changes to insn 45 not profitable

In insn 91, replacing
 (subreg:SI (reg:QI 168) 0)
 with (reg:SI 170)
Changed insn 91
deferring rescan insn with uid = 91.

In insn 91, replacing
 (subreg:SI (reg:QI 171) 0)
 with (reg:SI 172)
Changed insn 91
deferring rescan insn with uid = 91.
deferring rescan insn with uid = 177.

In insn 184, replacing
 (compare:CC (reg:SI 146 [ D.18679 ])
        (reg:SI 200))
 with (compare:CC (reg:SI 146 [ D.18679 ])
        (const_int 2047 [0x7ff]))
Changes to insn 184 not recognized
 Setting REG_EQUAL note

In insn 193, replacing
 (reg:SI 201)
 with (const_int 4 [0x4])
Changes to insn 193 not recognized
 Setting REG_EQUAL note

In insn 195, replacing
 (reg:SI 202)
 with (const_int 0 [0x0])
Changes to insn 195 not recognized
 Setting REG_EQUAL note

In insn 197, replacing
 (reg:SI 203)
 with (const_int 196612 [0x30004])
Changes to insn 197 not recognized
 Setting REG_EQUAL note

In insn 217, replacing
 (reg:SI 210)
 with (const_int 0 [0x0])
Changes to insn 217 not recognized
 Setting REG_EQUAL note

In insn 218, replacing
 (reg/f:SI 208)
 with (symbol_ref/v/f:SI ("*.LC33") [flags 0x82] <string_cst 0x113100c0>)
Changes to insn 218 not profitable

In insn 223, replacing
 (reg:SI 210)
 with (const_int 0 [0x0])
Changes to insn 223 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 226.
deferring deletion of insn with uid = 176.
deferring deletion of insn with uid = 90.
deferring deletion of insn with uid = 87.
deferring deletion of insn with uid = 79.
deferring deletion of insn with uid = 66.
deferring deletion of insn with uid = 38.
deferring deletion of insn with uid = 34.
deferring deletion of insn with uid = 13.
deferring deletion of insn with uid = 12.
Deleted 10 trivially dead insns

Number of successful forward propagations: 3



arm_syscall

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={20d,15u} r1={16d,8u} r2={12d,2u} r3={12d,2u} r11={1d,27u} r12={10d} r13={1d,43u,2d} r14={10d,1u} r15={9d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={23d,11u} r25={1d,37u,2d} r26={1d,26u} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r32={9d} r33={9d} r34={9d} r35={9d} r36={9d} r37={9d} r38={9d} r39={9d} r40={9d} r41={9d} r42={9d} r43={9d} r44={9d} r45={9d} r46={9d} r47={9d} r48={9d} r49={9d} r50={9d} r51={9d} r52={9d} r53={9d} r54={9d} r55={9d} r56={9d} r57={9d} r58={9d} r59={9d} r60={9d} r61={9d} r62={9d} r63={9d} r64={9d} r65={9d} r66={9d} r67={9d} r68={9d} r69={9d} r70={9d} r71={9d} r72={9d} r73={9d} r74={9d} r75={9d} r76={9d} r77={9d} r78={9d} r79={9d} r80={9d} r81={9d} r82={9d} r83={9d} r84={9d} r85={9d} r86={9d} r87={9d} r88={9d} r89={9d} r90={9d} r91={9d} r92={9d} r93={9d} r94={9d} r95={9d} r96={9d} r97={9d} r98={9d} r99={9d} r100={9d} r101={9d} r102={9d} r103={9d} r104={9d} r105={9d} r106={9d} r107={9d} r108={9d} r109={9d} r110={9d} r111={9d} r112={9d} r113={9d} r114={9d} r115={9d} r116={9d} r117={9d} r118={9d} r119={9d} r120={9d} r121={9d} r122={9d} r123={9d} r124={9d} r125={9d} r126={9d} r127={9d} r133={1d,1u,1d} r134={1d,3u} r135={1d,2u} r136={1d,2u} r137={1d,3u} r138={1d} r139={1d,3u} r140={1d,3u} r141={1d} r142={1d,1u,1d} r143={2d,1u} r144={2d,1u} r145={1d,1u} r146={1d,3u} r147={11d,2u} r148={1d} r149={1d,3u,1d} r150={1d,19u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,7u} r155={1d,1u} r156={1d} r157={1d,1u} r158={1d,1u} r159={1d} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d} r169={1d,1u} r170={1d,1u} r171={1d} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,2u} r176={1d,1u} r177={1d,1u} r178={1d,1u,1d} r179={1d,1u} r180={1d,1u} r181={1d,1u,1d} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,2u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,2u} 
;;    total ref usage 1481{1187d,285u,9e} in 146{137 regular + 9 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096
0[0,20] 1[20,16] 2[36,12] 3[48,12] 11[60,1] 12[61,10] 13[71,1] 14[72,10] 15[82,9] 16[91,9] 17[100,9] 18[109,9] 19[118,9] 20[127,9] 21[136,9] 22[145,9] 23[154,9] 24[163,23] 25[186,1] 26[187,1] 27[188,9] 28[197,9] 29[206,9] 30[215,9] 31[224,9] 32[233,9] 33[242,9] 34[251,9] 35[260,9] 36[269,9] 37[278,9] 38[287,9] 39[296,9] 40[305,9] 41[314,9] 42[323,9] 43[332,9] 44[341,9] 45[350,9] 46[359,9] 47[368,9] 48[377,9] 49[386,9] 50[395,9] 51[404,9] 52[413,9] 53[422,9] 54[431,9] 55[440,9] 56[449,9] 57[458,9] 58[467,9] 59[476,9] 60[485,9] 61[494,9] 62[503,9] 63[512,9] 64[521,9] 65[530,9] 66[539,9] 67[548,9] 68[557,9] 69[566,9] 70[575,9] 71[584,9] 72[593,9] 73[602,9] 74[611,9] 75[620,9] 76[629,9] 77[638,9] 78[647,9] 79[656,9] 80[665,9] 81[674,9] 82[683,9] 83[692,9] 84[701,9] 85[710,9] 86[719,9] 87[728,9] 88[737,9] 89[746,9] 90[755,9] 91[764,9] 92[773,9] 93[782,9] 94[791,9] 95[800,9] 96[809,9] 97[818,9] 98[827,9] 99[836,9] 100[845,9] 101[854,9] 102[863,9] 103[872,9] 104[881,9] 105[890,9] 106[899,9] 107[908,9] 108[917,9] 109[926,9] 110[935,9] 111[944,9] 112[953,9] 113[962,9] 114[971,9] 115[980,9] 116[989,9] 117[998,9] 118[1007,9] 119[1016,9] 120[1025,9] 121[1034,9] 122[1043,9] 123[1052,9] 124[1061,9] 125[1070,9] 126[1079,9] 127[1088,9] 133[1097,1] 134[1098,1] 135[1099,1] 136[1100,1] 137[1101,1] 138[1102,1] 139[1103,1] 140[1104,1] 141[1105,1] 142[1106,1] 143[1107,2] 144[1109,2] 145[1111,1] 146[1112,1] 147[1113,11] 148[1124,1] 149[1125,1] 150[1126,1] 151[1127,1] 152[1128,1] 153[1129,1] 154[1130,1] 155[1131,1] 156[1132,1] 157[1133,1] 158[1134,1] 159[1135,1] 160[1136,1] 161[1137,1] 162[1138,1] 163[1139,1] 164[1140,1] 165[1141,1] 166[1142,1] 167[1143,1] 168[1144,1] 169[1145,1] 170[1146,1] 171[1147,1] 172[1148,1] 173[1149,1] 174[1150,1] 175[1151,1] 176[1152,1] 177[1153,1] 178[1154,1] 179[1155,1] 180[1156,1] 181[1157,1] 182[1158,1] 183[1159,1] 184[1160,1] 185[1161,1] 186[1162,1] 187[1163,1] 188[1164,1] 189[1165,1] 190[1166,1] 191[1167,1] 192[1168,1] 193[1169,1] 194[1170,1] 195[1171,1] 196[1172,1] 197[1173,1] 198[1174,1] 199[1175,1] 200[1176,1] 201[1177,1] 202[1178,1] 203[1179,1] 204[1180,1] 205[1181,1] 206[1182,1] 207[1183,1] 208[1184,1] 209[1185,1] 210[1186,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 142 149 150 151
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 142 149 150 151
;; live  kill	
;; rd  in  	(10)
19, 35, 47, 59, 60, 70, 71, 81, 186, 187
;; rd  gen 	(5)
185, 1106, 1125, 1126, 1127
;; rd  kill	(27)
163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 1106, 1125, 1126, 1127

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/traps.c:482 (set (reg/v:SI 149 [ no ])
        (reg:SI 0 r0 [ no ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/traps.c:482 (set (reg/v/f:SI 150 [ regs ])
        (reg:SI 1 r1 [ regs ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 142 [ sp.88 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/traps.c:486 (set (reg:SI 151)
        (ashiftrt:SI (reg/v:SI 149 [ no ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 9 8 10 2 arch/arm/kernel/traps.c:486 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151)
            (const_int 15 [0xf]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 10 9 11 2 arch/arm/kernel/traps.c:486 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 18)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5983 [0x175f])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 149 150
;; live  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 149 150
;; rd  out 	(15)
19, 35, 47, 59, 60, 70, 71, 81, 185, 186, 187, 1106, 1125, 1126, 1127


;; Succ edge  3 [40.2%]  (fallthru)
;; Succ edge  4 [59.8%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(11){ }u11(13){ }u12(25){ }u13(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 147
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 147
;; live  kill	 14 [lr]
;; rd  in  	(15)
19, 35, 47, 59, 60, 70, 71, 81, 185, 186, 187, 1106, 1125, 1126, 1127
;; rd  gen 	(2)
18, 1123
;; rd  kill	(41)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123

;; Pred edge  2 [40.2%]  (fallthru)
(note 11 10 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(call_insn 14 11 15 3 arch/arm/kernel/traps.c:487 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("bad_syscall") [flags 0x3] <function_decl 0x111e7800 bad_syscall>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 15 14 18 3 arch/arm/kernel/traps.c:487 (set (reg:SI 147 [ D.18677 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; rd  out 	(15)
18, 35, 47, 59, 60, 70, 71, 185, 186, 187, 1106, 1123, 1125, 1126, 1127


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 24 [cc] 146 152
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 149 150
;; live  gen 	 146 152
;; live  kill	 24 [cc]
;; rd  in  	(15)
19, 35, 47, 59, 60, 70, 71, 81, 185, 186, 187, 1106, 1125, 1126, 1127
;; rd  gen 	(2)
1112, 1128
;; rd  kill	(25)
163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 1112, 1128

;; Pred edge  2 [59.8%] 
(code_label 18 15 19 4 121 "" [1 uses])

(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 4 arch/arm/kernel/traps.c:489 (set (reg:SI 152)
        (ashift:SI (reg/v:SI 149 [ no ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 21 20 22 4 arch/arm/kernel/traps.c:489 (set (reg:SI 146 [ D.18679 ])
        (lshiftrt:SI (reg:SI 152)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (and:SI (reg/v:SI 149 [ no ])
            (const_int 65535 [0xffff]))
        (nil)))

(jump_insn 22 21 26 4 arch/arm/kernel/traps.c:489 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 146 [ D.18679 ])
                        (const_int 5 [0x5]))
                    (mem:SI (plus:SI (mult:SI (reg:SI 146 [ D.18679 ])
                                (const_int 4 [0x4]))
                            (label_ref 23)) [0 S4 A32])
                    (label_ref 181)))
            (clobber (reg:CC 24 cc))
            (use (label_ref 23))
        ]) 265 {arm_casesi_internal} (insn_list:REG_LABEL_TARGET 181 (nil)))
;; End of basic block 4 -> ( 21 5 6 10 16 18 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 146 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 146 149 150
;; rd  out 	(16)
19, 35, 47, 59, 60, 70, 71, 81, 186, 187, 1106, 1112, 1125, 1126, 1127, 1128


;; Succ edge  21 [14.3%] 
;; Succ edge  5 [14.3%] 
;; Succ edge  6 [14.3%] 
;; Succ edge  10 [14.3%] 
;; Succ edge  16 [14.3%] 
;; Succ edge  18 [14.3%] 
;; Succ edge  20 [14.3%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 147 153 154 155 156 157 158 159
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 147 153 154 155 156 157 158 159
;; live  kill	 14 [lr]
;; rd  in  	(16)
19, 35, 47, 59, 60, 70, 71, 81, 186, 187, 1106, 1112, 1125, 1126, 1127, 1128
;; rd  gen 	(8)
1115, 1129, 1130, 1131, 1132, 1133, 1134, 1135
;; rd  kill	(28)
72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1129, 1130, 1131, 1132, 1133, 1134, 1135

;; Pred edge  4 [14.3%] 
(code_label 26 22 27 5 124 "" [1 uses])

(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 29 5 arch/arm/kernel/traps.c:491 (set (reg:SI 153)
        (const_int 11 [0xb])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 5 arch/arm/kernel/traps.c:491 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -128 [0xffffffffffffff80])) [0 info.si_signo+0 S4 A64])
        (reg:SI 153)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 11 [0xb])
        (nil)))

(insn 30 29 31 5 arch/arm/kernel/traps.c:492 (set (reg:SI 154)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 5 arch/arm/kernel/traps.c:492 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
        (reg:SI 154)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 32 31 33 5 arch/arm/kernel/traps.c:493 (set (reg:SI 155)
        (const_int 196609 [0x30001])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 35 5 arch/arm/kernel/traps.c:493 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -120 [0xffffffffffffff88])) [0 info.si_code+0 S4 A64])
        (reg:SI 155)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 196609 [0x30001])
        (nil)))

(insn 35 33 36 5 arch/arm/kernel/traps.c:494 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -116 [0xffffffffffffff8c])) [0 info._sifields._sigfault._addr+0 S4 A32])
        (reg:SI 154)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 36 35 37 5 arch/arm/kernel/traps.c:496 (set (reg/f:SI 157)
        (symbol_ref/v/f:SI ("*.LC32") [flags 0x82] <string_cst 0x1123f9f0>)) 167 {*arm_movsi_insn} (nil))

(insn 37 36 39 5 arch/arm/kernel/traps.c:496 (set (reg/f:SI 158)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80]))) 4 {*arm_addsi3} (nil))

(insn 39 37 40 5 arch/arm/kernel/traps.c:496 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 154)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 40 39 41 5 arch/arm/kernel/traps.c:496 (set (reg:SI 0 r0)
        (reg/f:SI 157)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC32") [flags 0x82] <string_cst 0x1123f9f0>)
        (nil)))

(insn 41 40 42 5 arch/arm/kernel/traps.c:496 (set (reg:SI 1 r1)
        (reg/v/f:SI 150 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 42 41 43 5 arch/arm/kernel/traps.c:496 (set (reg:SI 2 r2)
        (reg/f:SI 158)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80]))
        (nil)))

(insn 43 42 44 5 arch/arm/kernel/traps.c:496 (set (reg:SI 3 r3)
        (reg:SI 154)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(call_insn 44 43 45 5 arch/arm/kernel/traps.c:496 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_notify_die") [flags 0x3] <function_decl 0x512e8d00 arm_notify_die>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 45 44 48 5 arch/arm/kernel/traps.c:497 (set (reg:SI 147 [ D.18677 ])
        (reg:SI 154)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 5 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; rd  out 	(23)
19, 35, 47, 59, 60, 70, 71, 186, 187, 1106, 1112, 1115, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u57(11){ }u58(13){ }u59(25){ }u60(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 24 [cc] 145 160 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; live  gen 	 24 [cc] 145 160 161
;; live  kill	
;; rd  in  	(16)
19, 35, 47, 59, 60, 70, 71, 81, 186, 187, 1106, 1112, 1125, 1126, 1127, 1128
;; rd  gen 	(4)
181, 1111, 1136, 1137
;; rd  kill	(26)
163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 1111, 1136, 1137

;; Pred edge  4 [14.3%] 
(code_label 48 45 49 6 125 "" [1 uses])

(note 49 48 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 6 arch/arm/kernel/traps.c:500 (set (reg:SI 145 [ D.18680 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 51 50 52 6 arch/arm/kernel/traps.c:500 (set (reg:SI 161 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 6 arch/arm/kernel/traps.c:500 (set (reg:SI 160)
        (and:SI (reg:SI 161 [ <variable>.uregs+64 ])
            (const_int 32 [0x20]))) 67 {*arm_andsi3_insn} (nil))

(insn 53 52 54 6 arch/arm/kernel/traps.c:500 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 54 53 55 6 arch/arm/kernel/traps.c:500 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 6 -> ( 8 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 150
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 150
;; rd  out 	(20)
19, 35, 47, 59, 60, 70, 71, 81, 181, 186, 187, 1106, 1111, 1112, 1125, 1126, 1127, 1128, 1136, 1137


;; Succ edge  8 [39.0%] 
;; Succ edge  7 [61.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u66(11){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 150
;; live  gen 	 144
;; live  kill	
;; rd  in  	(20)
19, 35, 47, 59, 60, 70, 71, 81, 181, 186, 187, 1106, 1111, 1112, 1125, 1126, 1127, 1128, 1136, 1137
;; rd  gen 	(1)
1110
;; rd  kill	(2)
1109, 1110

;; Pred edge  6 [61.0%]  (fallthru)
(note 55 54 56 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 59 7 arch/arm/kernel/traps.c:500 discrim 2 (set (reg:SI 144 [ iftmp.305 ])
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 150
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 150
;; rd  out 	(21)
19, 35, 47, 59, 60, 70, 71, 81, 181, 186, 187, 1106, 1110, 1111, 1112, 1125, 1126, 1127, 1128, 1136, 1137


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u70(11){ }u71(13){ }u72(25){ }u73(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 150
;; live  gen 	 144
;; live  kill	
;; rd  in  	(20)
19, 35, 47, 59, 60, 70, 71, 81, 181, 186, 187, 1106, 1111, 1112, 1125, 1126, 1127, 1128, 1136, 1137
;; rd  gen 	(1)
1109
;; rd  kill	(2)
1109, 1110

;; Pred edge  6 [39.0%] 
(code_label 59 56 60 8 131 "" [1 uses])

(note 60 59 61 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 8 arch/arm/kernel/traps.c:500 discrim 1 (set (reg:SI 144 [ iftmp.305 ])
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 150
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 150
;; rd  out 	(21)
19, 35, 47, 59, 60, 70, 71, 81, 181, 186, 187, 1106, 1109, 1111, 1112, 1125, 1126, 1127, 1128, 1136, 1137


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u74(11){ }u75(13){ }u76(25){ }u77(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 150
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 147 162 163 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 150
;; live  gen 	 0 [r0] 1 [r1] 141 147 162 163 164
;; live  kill	 14 [lr]
;; rd  in  	(22)
19, 35, 47, 59, 60, 70, 71, 81, 181, 186, 187, 1106, 1109, 1110, 1111, 1112, 1125, 1126, 1127, 1128, 1136, 1137
;; rd  gen 	(5)
1105, 1122, 1138, 1139, 1140
;; rd  kill	(25)
72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 1105, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1138, 1139, 1140

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 62 61 63 9 132 "" [0 uses])

(note 63 62 64 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 64 63 65 9 arch/arm/kernel/traps.c:500 discrim 3 (set (reg:SI 162)
        (minus:SI (reg:SI 145 [ D.18680 ])
            (reg:SI 144 [ iftmp.305 ]))) 28 {*arm_subsi3_insn} (nil))

(insn 65 64 67 9 arch/arm/kernel/traps.c:500 discrim 3 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg:SI 162)) 167 {*arm_movsi_insn} (nil))

(insn 67 65 68 9 arch/arm/kernel/traps.c:501 (set (reg:SI 164)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 68 67 69 9 arch/arm/kernel/traps.c:501 (set (reg:SI 163)
        (and:SI (reg:SI 164)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 69 68 70 9 arch/arm/kernel/traps.c:501 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg:SI 163)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 70 69 71 9 arch/arm/kernel/traps.c:501 (set (reg:SI 1 r1)
        (reg/v/f:SI 150 [ regs ])) 167 {*arm_movsi_insn} (nil))

(call_insn 71 70 72 9 arch/arm/kernel/traps.c:501 (parallel [
            (call (mem:SI (symbol_ref:SI ("ptrace_break") [flags 0x41] <function_decl 0x111aa500 ptrace_break>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 72 71 75 9 arch/arm/kernel/traps.c:502 (set (reg:SI 147 [ D.18677 ])
        (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; rd  out 	(26)
19, 35, 47, 59, 60, 70, 71, 181, 186, 187, 1105, 1106, 1109, 1110, 1111, 1112, 1122, 1125, 1126, 1127, 1128, 1136, 1137, 1138, 1139, 1140


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u92(11){ }u93(13){ }u94(25){ }u95(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 24 [cc] 136 138 139 140 165 166 167 168 169 170 171 172 173 174 175
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150
;; live  gen 	 24 [cc] 136 138 139 140 165 166 167 168 169 170 171 172 173 174 175
;; live  kill	
;; rd  in  	(16)
19, 35, 47, 59, 60, 70, 71, 81, 186, 187, 1106, 1112, 1125, 1126, 1127, 1128
;; rd  gen 	(16)
177, 1100, 1102, 1103, 1104, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151
;; rd  kill	(38)
163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 1100, 1102, 1103, 1104, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151

;; Pred edge  4 [14.3%] 
(code_label 75 72 76 10 126 "" [1 uses])

(note 76 75 77 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 10 arch/arm/kernel/traps.c:519 (set (reg/v:SI 139 [ start ])
        (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 78 77 80 10 arch/arm/kernel/traps.c:519 (set (reg/v:SI 140 [ end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 80 78 81 10 arch/arm/kernel/traps.c:455 (set (reg:SI 166)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 81 80 82 10 arch/arm/kernel/traps.c:455 (set (reg:SI 165)
        (and:SI (reg:SI 166)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 82 81 83 10 arch/arm/kernel/traps.c:455 (set (reg/f:SI 167 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 165)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 83 82 84 10 arch/arm/kernel/traps.c:455 (set (reg/v/f:SI 136 [ mm ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 167 [ <variable>.task ])
                (const_int 496 [0x1f0])) [0 <variable>.active_mm+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 84 83 85 10 arch/arm/kernel/traps.c:519 (set (reg:SI 169 [ <variable>.uregs+8 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 85 84 86 10 arch/arm/kernel/traps.c:519 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169 [ <variable>.uregs+8 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 86 85 88 10 arch/arm/kernel/traps.c:519 (set (reg:SI 170)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 88 86 89 10 arch/arm/kernel/traps.c:458 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ end ])
            (reg/v:SI 139 [ start ]))) 219 {*arm_cmpsi_insn} (nil))

(insn 89 88 91 10 arch/arm/kernel/traps.c:458 (set (reg:SI 172)
        (ltu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 91 89 92 10 arch/arm/kernel/traps.c:458 (set (reg:SI 173)
        (ior:SI (reg:SI 170)
            (reg:SI 172))) 89 {*arm_iorsi3} (nil))

(insn 92 91 93 10 arch/arm/kernel/traps.c:458 (set (reg:QI 174)
        (subreg:QI (reg:SI 173) 0)) 178 {*arm_movqi_insn} (nil))

(insn 93 92 94 10 arch/arm/kernel/traps.c:458 (set (reg:SI 175)
        (zero_extend:SI (reg:QI 174))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 94 93 95 10 arch/arm/kernel/traps.c:458 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 175)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 95 94 96 10 arch/arm/kernel/traps.c:458 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 100)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3898 [0xf3a])
        (nil)))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 139 140 175
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 139 140 175
;; rd  out 	(32)
19, 35, 47, 59, 60, 70, 71, 81, 177, 186, 187, 1100, 1102, 1103, 1104, 1106, 1112, 1125, 1126, 1127, 1128, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151


;; Succ edge  11 [61.0%]  (fallthru)
;; Succ edge  12 [39.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u118(11){ }u119(13){ }u120(25){ }u121(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 147
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 147
;; live  kill	
;; rd  in  	(32)
19, 35, 47, 59, 60, 70, 71, 81, 177, 186, 187, 1100, 1102, 1103, 1104, 1106, 1112, 1125, 1126, 1127, 1128, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151
;; rd  gen 	(1)
1121
;; rd  kill	(11)
1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123

;; Pred edge  10 [61.0%]  (fallthru)
(note 96 95 97 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 97 96 100 11 arch/arm/kernel/traps.c:520 (set (reg:SI 147 [ D.18677 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; rd  out 	(33)
19, 35, 47, 59, 60, 70, 71, 81, 177, 186, 187, 1100, 1102, 1103, 1104, 1106, 1112, 1121, 1125, 1126, 1127, 1128, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u122(11){ }u123(13){ }u124(25){ }u125(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 139 140 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 139 140 175
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 134 137
;; live  kill	 14 [lr]
;; rd  in  	(32)
19, 35, 47, 59, 60, 70, 71, 81, 177, 186, 187, 1100, 1102, 1103, 1104, 1106, 1112, 1125, 1126, 1127, 1128, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151
;; rd  gen 	(4)
10, 174, 1098, 1101
;; rd  kill	(55)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 1098, 1101

;; Pred edge  10 [39.0%] 
(code_label 100 97 101 12 133 "" [1 uses])

(note 101 100 102 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 102 101 103 12 arch/arm/kernel/traps.c:461 (set (reg/f:SI 134 [ D.19141 ])
        (plus:SI (reg/v/f:SI 136 [ mm ])
            (const_int 60 [0x3c]))) 4 {*arm_addsi3} (nil))

(insn 103 102 104 12 arch/arm/kernel/traps.c:461 (set (reg:SI 0 r0)
        (reg/f:SI 134 [ D.19141 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 104 103 105 12 arch/arm/kernel/traps.c:461 (parallel [
            (call (mem:SI (symbol_ref:SI ("down_read") [flags 0x41] <function_decl 0x10cb2700 down_read>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 105 104 106 12 arch/arm/kernel/traps.c:462 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ mm ])) 167 {*arm_movsi_insn} (nil))

(insn 106 105 107 12 arch/arm/kernel/traps.c:462 (set (reg:SI 1 r1)
        (reg/v:SI 139 [ start ])) 167 {*arm_movsi_insn} (nil))

(call_insn 107 106 108 12 arch/arm/kernel/traps.c:462 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("find_vma") [flags 0x41] <function_decl 0x1118a380 find_vma>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 108 107 109 12 arch/arm/kernel/traps.c:462 (set (reg/v/f:SI 137 [ vma ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 109 108 110 12 arch/arm/kernel/traps.c:463 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 137 [ vma ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 110 109 111 12 arch/arm/kernel/traps.c:463 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 135)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 441 [0x1b9])
        (nil)))
;; End of basic block 12 -> ( 13 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 140 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 140 175
;; rd  out 	(33)
10, 35, 47, 59, 60, 70, 71, 174, 186, 187, 1098, 1100, 1101, 1102, 1103, 1104, 1106, 1112, 1125, 1126, 1127, 1128, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151


;; Succ edge  13 [95.6%]  (fallthru)
;; Succ edge  15 [4.4%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u138(11){ }u139(13){ }u140(25){ }u141(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 140 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 140
;; lr  def 	 24 [cc] 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 140 175
;; live  gen 	 24 [cc] 135
;; live  kill	
;; rd  in  	(33)
10, 35, 47, 59, 60, 70, 71, 174, 186, 187, 1098, 1100, 1101, 1102, 1103, 1104, 1106, 1112, 1125, 1126, 1127, 1128, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151
;; rd  gen 	(2)
173, 1099
;; rd  kill	(24)
163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 1099

;; Pred edge  12 [95.6%]  (fallthru)
(note 111 110 112 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 13 arch/arm/kernel/traps.c:463 discrim 1 (set (reg:SI 135 [ D.19140 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ vma ])
                (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 113 112 114 13 arch/arm/kernel/traps.c:463 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.19140 ])
            (reg/v:SI 140 [ end ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 114 113 115 13 arch/arm/kernel/traps.c:463 discrim 1 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 135)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 137 139 140 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 137 139 140 175
;; rd  out 	(34)
10, 35, 47, 59, 60, 70, 71, 173, 186, 187, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1106, 1112, 1125, 1126, 1127, 1128, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151


;; Succ edge  14 [61.0%]  (fallthru)
;; Succ edge  15 [39.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u146(11){ }u147(13){ }u148(25){ }u149(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 137 139 140 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 137 139 140 175
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 147 176 177 178 179 180 181 182 183 184 185
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 137 139 140 175
;; live  gen 	 0 [r0] 1 [r1] 133 147 176 177 178 179 180 181 182 183 184 185
;; live  kill	 14 [lr] 24 [cc]
;; rd  in  	(34)
10, 35, 47, 59, 60, 70, 71, 173, 186, 187, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1106, 1112, 1125, 1126, 1127, 1128, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151
;; rd  gen 	(12)
1097, 1114, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161
;; rd  kill	(32)
72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 1097, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161

;; Pred edge  13 [61.0%]  (fallthru)
(note 115 114 116 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 116 115 117 14 arch/arm/kernel/traps.c:463 discrim 1 (set (reg:SI 176 [ <variable>.vm_end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ vma ])
                (const_int 8 [0x8])) [0 <variable>.vm_end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 117 116 118 14 arch/arm/kernel/traps.c:463 discrim 1 (parallel [
            (set (reg/v:SI 133 [ end.889 ])
                (umin:SI (reg/v:SI 140 [ end ])
                    (reg:SI 176 [ <variable>.vm_end ])))
            (clobber (reg:CC 24 cc))
        ]) 107 {*arm_uminsi3} (nil))

(insn 118 117 119 14 arch/arm/kernel/traps.c:469 (set (reg:SI 0 r0)
        (reg/f:SI 134 [ D.19141 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 119 118 120 14 arch/arm/kernel/traps.c:469 (parallel [
            (call (mem:SI (symbol_ref:SI ("up_read") [flags 0x41] <function_decl 0x10cb2900 up_read>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 120 119 121 14 arch/arm/kernel/traps.c:470 (set (reg/f:SI 177)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111974e0 cpu_cache>)) 167 {*arm_movsi_insn} (nil))

(insn 121 120 122 14 arch/arm/kernel/traps.c:470 (parallel [
            (set (reg:SI 178)
                (umax:SI (reg:SI 135 [ D.19140 ])
                    (reg/v:SI 139 [ start ])))
            (clobber (reg:CC 24 cc))
        ]) 106 {*arm_umaxsi3} (nil))

(insn 122 121 123 14 arch/arm/kernel/traps.c:470 (set (reg:SI 180)
        (and:SI (reg:SI 178)
            (const_int -4081 [0xfffffffffffff00f]))) 67 {*arm_andsi3_insn} (nil))

(insn 123 122 124 14 arch/arm/kernel/traps.c:470 (set (reg:SI 179)
        (and:SI (reg:SI 180)
            (const_int -16 [0xfffffffffffffff0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 178)
            (const_int -4096 [0xfffffffffffff000]))
        (nil)))

(insn 124 123 125 14 arch/arm/kernel/traps.c:470 (set (reg:SI 182)
        (plus:SI (reg/v:SI 133 [ end.889 ])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (nil))

(insn 125 124 126 14 arch/arm/kernel/traps.c:470 (set (reg:SI 181)
        (plus:SI (reg:SI 182)
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 133 [ end.889 ])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 126 125 127 14 arch/arm/kernel/traps.c:470 (set (reg:SI 184)
        (and:SI (reg:SI 181)
            (const_int -4081 [0xfffffffffffff00f]))) 67 {*arm_andsi3_insn} (nil))

(insn 127 126 128 14 arch/arm/kernel/traps.c:470 (set (reg:SI 183)
        (and:SI (reg:SI 184)
            (const_int -16 [0xfffffffffffffff0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 181)
            (const_int -4096 [0xfffffffffffff000]))
        (nil)))

(insn 128 127 129 14 arch/arm/kernel/traps.c:470 (set (reg/f:SI 185 [ cpu_cache.coherent_user_range ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 177)
                (const_int 20 [0x14])) [0 cpu_cache.coherent_user_range+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 129 128 130 14 arch/arm/kernel/traps.c:470 (set (reg:SI 0 r0)
        (reg:SI 179)) 167 {*arm_movsi_insn} (nil))

(insn 130 129 131 14 arch/arm/kernel/traps.c:470 (set (reg:SI 1 r1)
        (reg:SI 183)) 167 {*arm_movsi_insn} (nil))

(call_insn 131 130 132 14 arch/arm/kernel/traps.c:470 (parallel [
            (call (mem:SI (reg/f:SI 185 [ cpu_cache.coherent_user_range ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 132 131 135 14 arch/arm/kernel/traps.c:520 (set (reg:SI 147 [ D.18677 ])
        (reg:SI 175)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 14 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; rd  out 	(46)
10, 35, 47, 59, 60, 70, 71, 173, 186, 187, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1106, 1112, 1114, 1125, 1126, 1127, 1128, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 12 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u175(11){ }u176(13){ }u177(25){ }u178(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0] 147
;; live  kill	 14 [lr]
;; rd  in  	(35)
10, 35, 47, 59, 60, 70, 71, 173, 174, 186, 187, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1106, 1112, 1125, 1126, 1127, 1128, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151
;; rd  gen 	(1)
1120
;; rd  kill	(21)
72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123

;; Pred edge  12 [4.4%] 
;; Pred edge  13 [39.0%] 
(code_label 135 132 136 15 134 "" [2 uses])

(note 136 135 137 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 137 136 138 15 arch/arm/kernel/traps.c:473 (set (reg:SI 0 r0)
        (reg/f:SI 134 [ D.19141 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 138 137 139 15 arch/arm/kernel/traps.c:473 (parallel [
            (call (mem:SI (symbol_ref:SI ("up_read") [flags 0x41] <function_decl 0x10cb2900 up_read>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 139 138 142 15 arch/arm/kernel/traps.c:520 (set (reg:SI 147 [ D.18677 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 15 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; rd  out 	(36)
10, 35, 47, 59, 60, 70, 71, 173, 174, 186, 187, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1106, 1112, 1120, 1125, 1126, 1127, 1128, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u182(11){ }u183(13){ }u184(25){ }u185(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 186 187 188
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150
;; live  gen 	 24 [cc] 186 187 188
;; live  kill	
;; rd  in  	(16)
19, 35, 47, 59, 60, 70, 71, 81, 186, 187, 1106, 1112, 1125, 1126, 1127, 1128
;; rd  gen 	(4)
167, 1162, 1163, 1164
;; rd  kill	(26)
163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 1162, 1163, 1164

;; Pred edge  4 [14.3%] 
(code_label 142 139 143 16 127 "" [1 uses])

(note 143 142 144 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 16 arch/arm/kernel/traps.c:523 (set (reg/f:SI 186)
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>)) 167 {*arm_movsi_insn} (nil))

(insn 145 144 146 16 arch/arm/kernel/traps.c:523 (set (reg:SI 188 [ elf_hwcap ])
        (mem/c/i:SI (reg/f:SI 186) [0 elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 146 145 147 16 arch/arm/kernel/traps.c:523 (set (reg:SI 187)
        (and:SI (reg:SI 188 [ elf_hwcap ])
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (nil))

(insn 147 146 148 16 arch/arm/kernel/traps.c:523 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 187)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 148 147 149 16 arch/arm/kernel/traps.c:523 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 190)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 16 -> ( 23 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150
;; rd  out 	(20)
19, 35, 47, 59, 60, 70, 71, 81, 167, 186, 187, 1106, 1112, 1125, 1126, 1127, 1128, 1162, 1163, 1164


;; Succ edge  23 [61.0%] 
;; Succ edge  17 [39.0%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u190(11){ }u191(13){ }u192(25){ }u193(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 147 189 190
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150
;; live  gen 	 147 189 190
;; live  kill	
;; rd  in  	(20)
19, 35, 47, 59, 60, 70, 71, 81, 167, 186, 187, 1106, 1112, 1125, 1126, 1127, 1128, 1162, 1163, 1164
;; rd  gen 	(3)
1119, 1165, 1166
;; rd  kill	(13)
1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1165, 1166

;; Pred edge  16 [39.0%]  (fallthru)
(note 149 148 150 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 150 149 151 17 arch/arm/kernel/traps.c:525 (set (reg:SI 189 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 151 150 152 17 arch/arm/kernel/traps.c:525 (set (reg:SI 190)
        (and:SI (reg:SI 189 [ <variable>.uregs+64 ])
            (const_int -17 [0xffffffffffffffef]))) 67 {*arm_andsi3_insn} (nil))

(insn 152 151 153 17 arch/arm/kernel/traps.c:525 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 190)) 167 {*arm_movsi_insn} (nil))

(insn 153 152 156 17 arch/arm/kernel/traps.c:526 (set (reg:SI 147 [ D.18677 ])
        (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 17 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; rd  out 	(23)
19, 35, 47, 59, 60, 70, 71, 81, 167, 186, 187, 1106, 1112, 1119, 1125, 1126, 1127, 1128, 1162, 1163, 1164, 1165, 1166


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u199(11){ }u200(13){ }u201(25){ }u202(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 191 192 193
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150
;; live  gen 	 24 [cc] 191 192 193
;; live  kill	
;; rd  in  	(16)
19, 35, 47, 59, 60, 70, 71, 81, 186, 187, 1106, 1112, 1125, 1126, 1127, 1128
;; rd  gen 	(4)
166, 1167, 1168, 1169
;; rd  kill	(26)
163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 1167, 1168, 1169

;; Pred edge  4 [14.3%] 
(code_label 156 153 157 18 128 "" [1 uses])

(note 157 156 158 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 158 157 159 18 arch/arm/kernel/traps.c:529 (set (reg/f:SI 191)
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>)) 167 {*arm_movsi_insn} (nil))

(insn 159 158 160 18 arch/arm/kernel/traps.c:529 (set (reg:SI 193 [ elf_hwcap ])
        (mem/c/i:SI (reg/f:SI 191) [0 elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 160 159 161 18 arch/arm/kernel/traps.c:529 (set (reg:SI 192)
        (and:SI (reg:SI 193 [ elf_hwcap ])
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (nil))

(insn 161 160 162 18 arch/arm/kernel/traps.c:529 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 162 161 163 18 arch/arm/kernel/traps.c:529 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 190)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 18 -> ( 23 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150
;; rd  out 	(20)
19, 35, 47, 59, 60, 70, 71, 81, 166, 186, 187, 1106, 1112, 1125, 1126, 1127, 1128, 1167, 1168, 1169


;; Succ edge  23 [61.0%] 
;; Succ edge  19 [39.0%]  (fallthru)

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u207(11){ }u208(13){ }u209(25){ }u210(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 147 194 195
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150
;; live  gen 	 147 194 195
;; live  kill	
;; rd  in  	(20)
19, 35, 47, 59, 60, 70, 71, 81, 166, 186, 187, 1106, 1112, 1125, 1126, 1127, 1128, 1167, 1168, 1169
;; rd  gen 	(3)
1118, 1170, 1171
;; rd  kill	(13)
1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1170, 1171

;; Pred edge  18 [39.0%]  (fallthru)
(note 163 162 164 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 164 163 165 19 arch/arm/kernel/traps.c:531 (set (reg:SI 194 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 165 164 166 19 arch/arm/kernel/traps.c:531 (set (reg:SI 195)
        (ior:SI (reg:SI 194 [ <variable>.uregs+64 ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))

(insn 166 165 167 19 arch/arm/kernel/traps.c:531 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 195)) 167 {*arm_movsi_insn} (nil))

(insn 167 166 170 19 arch/arm/kernel/traps.c:532 (set (reg:SI 147 [ D.18677 ])
        (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 19 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; rd  out 	(23)
19, 35, 47, 59, 60, 70, 71, 81, 166, 186, 187, 1106, 1112, 1118, 1125, 1126, 1127, 1128, 1167, 1168, 1169, 1170, 1171


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u216(11){ }u217(13){ }u218(25){ }u219(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 150
;; lr  def 	 147 196 197 198 199
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150
;; live  gen 	 147 196 197 198 199
;; live  kill	
;; rd  in  	(16)
19, 35, 47, 59, 60, 70, 71, 81, 186, 187, 1106, 1112, 1125, 1126, 1127, 1128
;; rd  gen 	(5)
1117, 1172, 1173, 1174, 1175
;; rd  kill	(15)
1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1172, 1173, 1174, 1175

;; Pred edge  4 [14.3%] 
(code_label 170 167 171 20 129 "" [1 uses])

(note 171 170 172 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 172 171 173 20 arch/arm/kernel/traps.c:535 (set (reg:SI 197)
        (and:SI (reg:SI 142 [ sp.88 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 173 172 174 20 arch/arm/kernel/traps.c:535 (set (reg:SI 196)
        (and:SI (reg:SI 197)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 142 [ sp.88 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 174 173 175 20 arch/arm/kernel/traps.c:535 (set (reg:SI 198 [ <variable>.uregs ])
        (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 175 174 177 20 arch/arm/kernel/traps.c:535 (set (mem/s/j:SI (plus:SI (reg:SI 196)
                (const_int 96 [0x60])) [0 <variable>.tp_value+0 S4 A64])
        (reg:SI 198 [ <variable>.uregs ])) 167 {*arm_movsi_insn} (nil))

(insn 177 175 178 20 arch/arm/kernel/traps.c:539 (asm_operands/v ("mcr p15, 0, %0, c13, c0, 3") ("") 0 [
            (reg:SI 198 [ <variable>.uregs ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 6977136) -1 (nil))

(insn 178 177 181 20 arch/arm/kernel/traps.c:550 (set (reg:SI 147 [ D.18677 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 20 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; rd  out 	(21)
19, 35, 47, 59, 60, 70, 71, 81, 186, 187, 1106, 1112, 1117, 1125, 1126, 1127, 1128, 1172, 1173, 1174, 1175


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u228(11){ }u229(13){ }u230(25){ }u231(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc] 200
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 149 150
;; live  gen 	 24 [cc] 200
;; live  kill	
;; rd  in  	(16)
19, 35, 47, 59, 60, 70, 71, 81, 186, 187, 1106, 1112, 1125, 1126, 1127, 1128
;; rd  gen 	(2)
165, 1176
;; rd  kill	(24)
163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 1176

;; Pred edge  4 [14.3%] 
(code_label 181 178 182 21 123 "" [1 uses])

(note 182 181 183 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 183 182 184 21 arch/arm/kernel/traps.c:609 (set (reg:SI 200)
        (const_int 2047 [0x7ff])) 167 {*arm_movsi_insn} (nil))

(insn 184 183 185 21 arch/arm/kernel/traps.c:609 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 146 [ D.18679 ])
            (reg:SI 200))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg:SI 146 [ D.18679 ])
            (const_int 2047 [0x7ff]))
        (nil)))

(jump_insn 185 184 186 21 arch/arm/kernel/traps.c:609 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 190)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 21 -> ( 22 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150
;; rd  out 	(18)
19, 35, 47, 59, 60, 70, 71, 81, 165, 186, 187, 1106, 1112, 1125, 1126, 1127, 1128, 1176


;; Succ edge  22 [39.0%]  (fallthru)
;; Succ edge  23 [61.0%] 

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u235(11){ }u236(13){ }u237(25){ }u238(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 147
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 147
;; live  kill	
;; rd  in  	(18)
19, 35, 47, 59, 60, 70, 71, 81, 165, 186, 187, 1106, 1112, 1125, 1126, 1127, 1128, 1176
;; rd  gen 	(1)
1116
;; rd  kill	(11)
1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123

;; Pred edge  21 [39.0%]  (fallthru)
(note 186 185 187 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 187 186 190 22 arch/arm/kernel/traps.c:610 (set (reg:SI 147 [ D.18677 ])
        (const_int -38 [0xffffffffffffffda])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 22 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; rd  out 	(19)
19, 35, 47, 59, 60, 70, 71, 81, 165, 186, 187, 1106, 1112, 1116, 1125, 1126, 1127, 1128, 1176


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 16 18 21) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u239(11){ }u240(13){ }u241(25){ }u242(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 24 [cc] 201 202 203 204 205
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150
;; live  gen 	 24 [cc] 201 202 203 204 205
;; live  kill	
;; rd  in  	(26)
19, 35, 47, 59, 60, 70, 71, 81, 165, 166, 167, 186, 187, 1106, 1112, 1125, 1126, 1127, 1128, 1162, 1163, 1164, 1167, 1168, 1169, 1176
;; rd  gen 	(6)
164, 1177, 1178, 1179, 1180, 1181
;; rd  kill	(28)
163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 1177, 1178, 1179, 1180, 1181

;; Pred edge  16 [61.0%] 
;; Pred edge  18 [61.0%] 
;; Pred edge  21 [61.0%] 
(code_label 190 187 191 23 135 "" [3 uses])

(note 191 190 192 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 192 191 193 23 arch/arm/kernel/traps.c:628 (set (reg:SI 201)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 193 192 194 23 arch/arm/kernel/traps.c:628 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -128 [0xffffffffffffff80])) [0 info.si_signo+0 S4 A64])
        (reg:SI 201)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 4 [0x4])
        (nil)))

(insn 194 193 195 23 arch/arm/kernel/traps.c:629 (set (reg:SI 202)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 195 194 196 23 arch/arm/kernel/traps.c:629 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
        (reg:SI 202)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 196 195 197 23 arch/arm/kernel/traps.c:630 (set (reg:SI 203)
        (const_int 196612 [0x30004])) 167 {*arm_movsi_insn} (nil))

(insn 197 196 198 23 arch/arm/kernel/traps.c:630 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -120 [0xffffffffffffff88])) [0 info.si_code+0 S4 A64])
        (reg:SI 203)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 196612 [0x30004])
        (nil)))

(insn 198 197 199 23 arch/arm/kernel/traps.c:632 (set (reg:SI 205 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 199 198 200 23 arch/arm/kernel/traps.c:632 (set (reg:SI 204)
        (and:SI (reg:SI 205 [ <variable>.uregs+64 ])
            (const_int 32 [0x20]))) 67 {*arm_andsi3_insn} (nil))

(insn 200 199 201 23 arch/arm/kernel/traps.c:632 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 204)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 201 200 202 23 arch/arm/kernel/traps.c:632 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 206)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 23 -> ( 25 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150
;; rd  out 	(29)
19, 35, 47, 59, 60, 70, 71, 81, 164, 186, 187, 1106, 1112, 1125, 1126, 1127, 1128, 1162, 1163, 1164, 1167, 1168, 1169, 1176, 1177, 1178, 1179, 1180, 1181


;; Succ edge  25 [50.0%] 
;; Succ edge  24 [50.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u253(11){ }u254(13){ }u255(25){ }u256(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150
;; live  gen 	 143
;; live  kill	
;; rd  in  	(29)
19, 35, 47, 59, 60, 70, 71, 81, 164, 186, 187, 1106, 1112, 1125, 1126, 1127, 1128, 1162, 1163, 1164, 1167, 1168, 1169, 1176, 1177, 1178, 1179, 1180, 1181
;; rd  gen 	(1)
1108
;; rd  kill	(2)
1107, 1108

;; Pred edge  23 [50.0%]  (fallthru)
(note 202 201 203 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 203 202 206 24 arch/arm/kernel/traps.c:631 discrim 2 (set (reg:SI 143 [ iftmp.307 ])
        (const_int -4 [0xfffffffffffffffc])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 24 -> ( 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 149 150
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 149 150
;; rd  out 	(30)
19, 35, 47, 59, 60, 70, 71, 81, 164, 186, 187, 1106, 1108, 1112, 1125, 1126, 1127, 1128, 1162, 1163, 1164, 1167, 1168, 1169, 1176, 1177, 1178, 1179, 1180, 1181


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 23) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u257(11){ }u258(13){ }u259(25){ }u260(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150
;; live  gen 	 143
;; live  kill	
;; rd  in  	(29)
19, 35, 47, 59, 60, 70, 71, 81, 164, 186, 187, 1106, 1112, 1125, 1126, 1127, 1128, 1162, 1163, 1164, 1167, 1168, 1169, 1176, 1177, 1178, 1179, 1180, 1181
;; rd  gen 	(1)
1107
;; rd  kill	(2)
1107, 1108

;; Pred edge  23 [50.0%] 
(code_label 206 203 207 25 136 "" [1 uses])

(note 207 206 208 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 209 25 arch/arm/kernel/traps.c:631 discrim 1 (set (reg:SI 143 [ iftmp.307 ])
        (const_int -2 [0xfffffffffffffffe])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 149 150
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 149 150
;; rd  out 	(30)
19, 35, 47, 59, 60, 70, 71, 81, 164, 186, 187, 1106, 1107, 1112, 1125, 1126, 1127, 1128, 1162, 1163, 1164, 1167, 1168, 1169, 1176, 1177, 1178, 1179, 1180, 1181


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 25 24) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u261(11){ }u262(13){ }u263(25){ }u264(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 149 150
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 147 206 207 208 209 210
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 149 150
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 147 206 207 208 209 210
;; live  kill	 14 [lr]
;; rd  in  	(31)
19, 35, 47, 59, 60, 70, 71, 81, 164, 186, 187, 1106, 1107, 1108, 1112, 1125, 1126, 1127, 1128, 1162, 1163, 1164, 1167, 1168, 1169, 1176, 1177, 1178, 1179, 1180, 1181
;; rd  gen 	(6)
1113, 1182, 1183, 1184, 1185, 1186
;; rd  kill	(26)
72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1182, 1183, 1184, 1185, 1186

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru)
(code_label 209 208 210 26 137 "" [0 uses])

(note 210 209 211 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 211 210 212 26 arch/arm/kernel/traps.c:631 discrim 3 (set (reg:SI 206 [ <variable>.uregs+60 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 212 211 213 26 arch/arm/kernel/traps.c:631 discrim 3 (set (reg:SI 207)
        (plus:SI (reg:SI 143 [ iftmp.307 ])
            (reg:SI 206 [ <variable>.uregs+60 ]))) 4 {*arm_addsi3} (nil))

(insn 213 212 214 26 arch/arm/kernel/traps.c:631 discrim 3 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -116 [0xffffffffffffff8c])) [0 info._sifields._sigfault._addr+0 S4 A32])
        (reg:SI 207)) 167 {*arm_movsi_insn} (nil))

(insn 214 213 215 26 arch/arm/kernel/traps.c:634 (set (reg/f:SI 208)
        (symbol_ref/v/f:SI ("*.LC33") [flags 0x82] <string_cst 0x113100c0>)) 167 {*arm_movsi_insn} (nil))

(insn 215 214 216 26 arch/arm/kernel/traps.c:634 (set (reg/f:SI 209)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80]))) 4 {*arm_addsi3} (nil))

(insn 216 215 217 26 arch/arm/kernel/traps.c:634 (set (reg:SI 210)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 217 216 218 26 arch/arm/kernel/traps.c:634 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 210)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 218 217 219 26 arch/arm/kernel/traps.c:634 (set (reg:SI 0 r0)
        (reg/f:SI 208)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC33") [flags 0x82] <string_cst 0x113100c0>)
        (nil)))

(insn 219 218 220 26 arch/arm/kernel/traps.c:634 (set (reg:SI 1 r1)
        (reg/v/f:SI 150 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 220 219 221 26 arch/arm/kernel/traps.c:634 (set (reg:SI 2 r2)
        (reg/f:SI 209)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80]))
        (nil)))

(insn 221 220 222 26 arch/arm/kernel/traps.c:634 (set (reg:SI 3 r3)
        (reg/v:SI 149 [ no ])) 167 {*arm_movsi_insn} (nil))

(call_insn 222 221 223 26 arch/arm/kernel/traps.c:634 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_notify_die") [flags 0x3] <function_decl 0x512e8d00 arm_notify_die>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 223 222 224 26 arch/arm/kernel/traps.c:635 (set (reg:SI 147 [ D.18677 ])
        (reg:SI 210)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 26 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; rd  out 	(36)
19, 35, 47, 59, 60, 70, 71, 164, 186, 187, 1106, 1107, 1108, 1112, 1113, 1125, 1126, 1127, 1128, 1162, 1163, 1164, 1167, 1168, 1169, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 3 5 9 11 17 19 26 20 22 14 15) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u284(11){ }u285(13){ }u286(25){ }u287(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 0 [r0] 148
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  gen 	 0 [r0] 148
;; live  kill	
;; rd  in  	(110)
10, 18, 19, 35, 47, 59, 60, 70, 71, 81, 164, 165, 166, 167, 173, 174, 177, 181, 185, 186, 187, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186
;; rd  gen 	(2)
0, 1124
;; rd  kill	(21)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 1124

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  26 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  22 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 224 223 225 27 122 "" [0 uses])

(note 225 224 230 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 230 225 236 27 arch/arm/kernel/traps.c:636 (set (reg/i:SI 0 r0)
        (reg:SI 147 [ D.18677 ])) 167 {*arm_movsi_insn} (nil))

(insn 236 230 0 27 arch/arm/kernel/traps.c:636 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 27 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(109)
0, 35, 47, 59, 60, 70, 71, 81, 164, 165, 166, 167, 173, 174, 177, 181, 185, 186, 187, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 12.
deleting insn with uid = 13.
deleting insn with uid = 34.
deleting insn with uid = 38.
deleting insn with uid = 66.
deleting insn with uid = 79.
deleting insn with uid = 87.
deleting insn with uid = 90.
deleting insn with uid = 176.
deleting insn with uid = 226.
rescanning insn with uid = 91.
deleting insn with uid = 91.
rescanning insn with uid = 177.
deleting insn with uid = 177.
ending the processing of deferred insns

;; Function do_undefinstr (do_undefinstr)[0:1068]

;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
;;
;; Loop 1
;;  header 16, latch 15
;;  depth 1, outer 0
;;  nodes: 16 15 12 13 14
;; 2 succs { 4 3 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 6 7 }
;; 6 succs { 11 }
;; 7 succs { 8 10 }
;; 8 succs { 9 11 }
;; 9 succs { 11 }
;; 10 succs { 11 }
;; 11 succs { 16 }
;; 12 succs { 13 15 }
;; 13 succs { 14 15 }
;; 14 succs { 15 }
;; 15 succs { 16 }
;; 16 succs { 12 17 }
;; 17 succs { 18 19 }
;; 18 succs { 20 19 }
;; 19 succs { 20 }
;; 20 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 29 count 40 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 29 count 43 (    2)
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 29 count 44 (  2.1)

In insn 28, replacing
 (mem:SI (reg/v/f:SI 140 [ pc ]) [0 S4 A32])
 with (mem:SI (reg:SI 146 [ D.18571 ]) [0 S4 A32])
Changed insn 28
deferring rescan insn with uid = 28.
deferring rescan insn with uid = 28.

In insn 37, replacing
 (reg/v/f:SI 140 [ pc ])
 with (reg:SI 146 [ D.18571 ])
Changed insn 37
deferring rescan insn with uid = 37.
deferring rescan insn with uid = 37.

In insn 38, replacing
 (reg/v/f:SI 140 [ pc ])
 with (reg:SI 146 [ D.18571 ])
Changed insn 38
deferring rescan insn with uid = 38.
deferring rescan insn with uid = 38.

In insn 43, replacing
 (compare:CC (reg/v:SI 141 [ instr ])
        (reg:SI 153))
 with (compare:CC (reg/v:SI 141 [ instr ])
        (const_int 59391 [0xe7ff]))
Changes to insn 43 not recognized
 Setting REG_EQUAL note

In insn 46, replacing
 (plus:SI (reg/v/f:SI 140 [ pc ])
        (const_int 2 [0x2]))
 with (plus:SI (reg:SI 146 [ D.18571 ])
        (const_int 2 [0x2]))
Changed insn 46
deferring rescan insn with uid = 46.
deferring rescan insn with uid = 46.

In insn 56, replacing
 (reg/v/f:SI 140 [ pc ])
 with (reg:SI 146 [ D.18571 ])
Changed insn 56
deferring rescan insn with uid = 56.
deferring rescan insn with uid = 56.

In insn 62, replacing
 (plus:SI (reg/f:SI 155)
        (const_int 4 [0x4]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (const_int 4 [0x4])))
Changes to insn 62 not profitable

In insn 94, replacing
 (compare:CC (reg/v/f:SI 135 [ hook ])
        (reg/f:SI 165))
 with (compare:CC (reg/v/f:SI 135 [ hook ])
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]))
Changes to insn 94 not recognized
 Setting REG_EQUAL note

In insn 98, replacing
 (plus:SI (reg/f:SI 166)
        (const_int 4 [0x4]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (const_int 4 [0x4])))
Changes to insn 98 not profitable

In insn 114, replacing
 (reg:SI 168)
 with (const_int 4 [0x4])
Changes to insn 114 not recognized
 Setting REG_EQUAL note

In insn 116, replacing
 (reg:SI 169)
 with (const_int 0 [0x0])
Changes to insn 116 not recognized
 Setting REG_EQUAL note

In insn 118, replacing
 (reg:SI 170)
 with (const_int 196609 [0x30001])
Changes to insn 118 not recognized
 Setting REG_EQUAL note

In insn 119, replacing
 (reg/v/f:SI 140 [ pc ])
 with (reg:SI 146 [ D.18571 ])
Changed insn 119
deferring rescan insn with uid = 119.
deferring rescan insn with uid = 119.

In insn 123, replacing
 (reg:SI 173)
 with (const_int 6 [0x6])
Changes to insn 123 not recognized
 Setting REG_EQUAL note

In insn 124, replacing
 (reg/f:SI 171)
 with (symbol_ref/v/f:SI ("*.LC34") [flags 0x82] <string_cst 0x1127c100>)
Changes to insn 124 not profitable

In insn 127, replacing
 (reg:SI 169)
 with (const_int 0 [0x0])
Changes to insn 127 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 89.
deferring deletion of insn with uid = 37.
deferring deletion of insn with uid = 22.
Deleted 3 trivially dead insns

Number of successful forward propagations: 6



do_undefinstr

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={15d,10u} r1={8d,3u} r2={9d,4u} r3={8d,1u} r11={1d,20u} r12={5d} r13={1d,25u} r14={8d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={16d,9u} r25={1d,25u,1d} r26={1d,19u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r133={1d,1u} r134={1d,2u} r135={2d,8u} r136={1d,1u} r137={2d,2u} r138={1d} r139={1d,1u} r140={1d} r141={4d,4u} r142={2d,1u} r143={1d,1u} r144={1d,1u} r145={1d} r146={1d,8u} r147={1d,7u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,2u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} 
;;    total ref usage 742{560d,181u,1e} in 87{83 regular + 4 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 41, 42, 43, 44, 45, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512
0[0,15] 1[15,8] 2[23,9] 3[32,8] 11[40,1] 12[41,5] 13[46,1] 14[47,8] 15[55,4] 16[59,4] 17[63,4] 18[67,4] 19[71,4] 20[75,4] 21[79,4] 22[83,4] 23[87,4] 24[91,16] 25[107,1] 26[108,1] 27[109,4] 28[113,4] 29[117,4] 30[121,4] 31[125,4] 32[129,4] 33[133,4] 34[137,4] 35[141,4] 36[145,4] 37[149,4] 38[153,4] 39[157,4] 40[161,4] 41[165,4] 42[169,4] 43[173,4] 44[177,4] 45[181,4] 46[185,4] 47[189,4] 48[193,4] 49[197,4] 50[201,4] 51[205,4] 52[209,4] 53[213,4] 54[217,4] 55[221,4] 56[225,4] 57[229,4] 58[233,4] 59[237,4] 60[241,4] 61[245,4] 62[249,4] 63[253,4] 64[257,4] 65[261,4] 66[265,4] 67[269,4] 68[273,4] 69[277,4] 70[281,4] 71[285,4] 72[289,4] 73[293,4] 74[297,4] 75[301,4] 76[305,4] 77[309,4] 78[313,4] 79[317,4] 80[321,4] 81[325,4] 82[329,4] 83[333,4] 84[337,4] 85[341,4] 86[345,4] 87[349,4] 88[353,4] 89[357,4] 90[361,4] 91[365,4] 92[369,4] 93[373,4] 94[377,4] 95[381,4] 96[385,4] 97[389,4] 98[393,4] 99[397,4] 100[401,4] 101[405,4] 102[409,4] 103[413,4] 104[417,4] 105[421,4] 106[425,4] 107[429,4] 108[433,4] 109[437,4] 110[441,4] 111[445,4] 112[449,4] 113[453,4] 114[457,4] 115[461,4] 116[465,4] 117[469,4] 118[473,4] 119[477,4] 120[481,4] 121[485,4] 122[489,4] 123[493,4] 124[497,4] 125[501,4] 126[505,4] 127[509,4] 133[513,1] 134[514,1] 135[515,2] 136[517,1] 137[518,2] 138[520,1] 139[521,1] 140[522,1] 141[523,4] 142[527,2] 143[529,1] 144[530,1] 145[531,1] 146[532,1] 147[533,1] 148[534,1] 149[535,1] 150[536,1] 151[537,1] 152[538,1] 153[539,1] 154[540,1] 155[541,1] 156[542,1] 157[543,1] 158[544,1] 159[545,1] 160[546,1] 161[547,1] 162[548,1] 163[549,1] 164[550,1] 165[551,1] 166[552,1] 167[553,1] 168[554,1] 169[555,1] 170[556,1] 171[557,1] 172[558,1] 173[559,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 147 148 149
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 147 148 149
;; live  kill	
;; rd  in  	(10)
14, 22, 31, 39, 40, 45, 46, 54, 107, 108
;; rd  gen 	(4)
106, 533, 534, 535
;; rd  kill	(19)
91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 533, 534, 535

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/traps.c:342 (set (reg/v/f:SI 147 [ regs ])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/traps.c:343 (set (reg:SI 149 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/traps.c:343 (set (reg:SI 148)
        (and:SI (reg:SI 149 [ <variable>.uregs+64 ])
            (const_int 32 [0x20]))) 67 {*arm_andsi3_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/traps.c:343 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 9 8 10 2 arch/arm/kernel/traps.c:343 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 14)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; rd  out 	(14)
14, 22, 31, 39, 40, 45, 46, 54, 106, 107, 108, 533, 534, 535


;; Succ edge  4 [50.0%] 
;; Succ edge  3 [50.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  gen 	 142
;; live  kill	
;; rd  in  	(14)
14, 22, 31, 39, 40, 45, 46, 54, 106, 107, 108, 533, 534, 535
;; rd  gen 	(1)
528
;; rd  kill	(2)
527, 528

;; Pred edge  2 [50.0%]  (fallthru)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 14 3 arch/arm/kernel/traps.c:343 discrim 2 (set (reg/v:SI 142 [ correction ])
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 147
;; rd  out 	(15)
14, 22, 31, 39, 40, 45, 46, 54, 106, 107, 108, 528, 533, 534, 535


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(11){ }u14(13){ }u15(25){ }u16(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  gen 	 142
;; live  kill	
;; rd  in  	(14)
14, 22, 31, 39, 40, 45, 46, 54, 106, 107, 108, 533, 534, 535
;; rd  gen 	(1)
527
;; rd  kill	(2)
527, 528

;; Pred edge  2 [50.0%] 
(code_label 14 11 15 4 146 "" [1 uses])

(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 4 arch/arm/kernel/traps.c:343 discrim 1 (set (reg/v:SI 142 [ correction ])
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 147
;; rd  out 	(15)
14, 22, 31, 39, 40, 45, 46, 54, 106, 107, 108, 527, 533, 534, 535


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u17(11){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 147
;; lr  def 	 24 [cc] 134 140 146 150 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 147
;; live  gen 	 24 [cc] 134 140 146 150 151
;; live  kill	
;; rd  in  	(16)
14, 22, 31, 39, 40, 45, 46, 54, 106, 107, 108, 527, 528, 533, 534, 535
;; rd  gen 	(6)
105, 514, 522, 532, 536, 537
;; rd  kill	(21)
91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 514, 522, 532, 536, 537

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 17 16 18 5 147 "" [0 uses])

(note 18 17 19 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 5 arch/arm/kernel/traps.c:353 (set (reg:SI 150 [ <variable>.uregs+60 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 5 arch/arm/kernel/traps.c:353 (set (reg:SI 146 [ D.18571 ])
        (minus:SI (reg:SI 150 [ <variable>.uregs+60 ])
            (reg/v:SI 142 [ correction ]))) 28 {*arm_subsi3_insn} (nil))

(insn 21 20 23 5 arch/arm/kernel/traps.c:353 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg:SI 146 [ D.18571 ])) 167 {*arm_movsi_insn} (nil))

(insn 23 21 24 5 arch/arm/kernel/traps.c:357 (set (reg:SI 134 [ temp.914 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 5 arch/arm/kernel/traps.c:357 (set (reg:SI 151)
        (and:SI (reg:SI 134 [ temp.914 ])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 25 24 26 5 arch/arm/kernel/traps.c:357 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151)
            (const_int 19 [0x13]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 26 25 27 5 arch/arm/kernel/traps.c:357 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 31)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 147
;; rd  out 	(21)
14, 22, 31, 39, 40, 45, 46, 54, 105, 107, 108, 514, 522, 527, 528, 532, 533, 534, 535, 536, 537


;; Succ edge  6 [28.0%]  (fallthru)
;; Succ edge  7 [72.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u31(11){ }u32(13){ }u33(25){ }u34(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147
;; live  gen 	 141
;; live  kill	
;; rd  in  	(21)
14, 22, 31, 39, 40, 45, 46, 54, 105, 107, 108, 514, 522, 527, 528, 532, 533, 534, 535, 536, 537
;; rd  gen 	(1)
526
;; rd  kill	(4)
523, 524, 525, 526

;; Pred edge  5 [28.0%]  (fallthru)
(note 27 26 28 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 31 6 arch/arm/kernel/traps.c:367 (set (reg/v:SI 141 [ instr ])
        (mem:SI (reg:SI 146 [ D.18571 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 147
;; rd  out 	(22)
14, 22, 31, 39, 40, 45, 46, 54, 105, 107, 108, 514, 522, 526, 527, 528, 532, 533, 534, 535, 536, 537


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u36(11){ }u37(13){ }u38(25){ }u39(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 140 147
;; live  gen 	 24 [cc] 152
;; live  kill	
;; rd  in  	(21)
14, 22, 31, 39, 40, 45, 46, 54, 105, 107, 108, 514, 522, 527, 528, 532, 533, 534, 535, 536, 537
;; rd  gen 	(2)
104, 538
;; rd  kill	(17)
91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 538

;; Pred edge  5 [72.0%] 
(code_label 31 28 32 7 148 "" [1 uses])

(note 32 31 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 34 7 arch/arm/kernel/traps.c:368 (set (reg:SI 152)
        (and:SI (reg:SI 134 [ temp.914 ])
            (const_int 32 [0x20]))) 67 {*arm_andsi3_insn} (nil))

(insn 34 33 35 7 arch/arm/kernel/traps.c:368 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 152)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 35 34 36 7 arch/arm/kernel/traps.c:368 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 7 -> ( 8 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147
;; rd  out 	(22)
14, 22, 31, 39, 40, 45, 46, 54, 104, 107, 108, 514, 522, 527, 528, 532, 533, 534, 535, 536, 537, 538


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 14 [lr] 24 [cc] 141 144 145 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147
;; live  gen 	 0 [r0] 2 [r2] 24 [cc] 141 144 145 153
;; live  kill	 3 [r3] 14 [lr] 24 [cc]
;; rd  in  	(22)
14, 22, 31, 39, 40, 45, 46, 54, 104, 107, 108, 514, 522, 527, 528, 532, 533, 534, 535, 536, 537, 538
;; rd  gen 	(7)
13, 30, 102, 525, 530, 531, 539
;; rd  kill	(63)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 47, 48, 49, 50, 51, 52, 53, 54, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 523, 524, 525, 526, 530, 531, 539

;; Pred edge  7 [50.0%]  (fallthru)
(note 36 35 38 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 38 36 39 8 arch/arm/kernel/traps.c:369 (set (reg/v:SI 0 r0 [ __p ])
        (reg:SI 146 [ D.18571 ])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 8 arch/arm/kernel/traps.c:369 discrim 3 (parallel [
            (set (reg/v:SI 0 r0 [ __e ])
                (asm_operands/v:SI (".ifnc %0,r0 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	bl	__get_user_2") ("=&r") 0 [
                        (reg/v:SI 0 r0 [ __p ])
                    ]
                     [
                        (asm_input:SI ("0") 0)
                    ] 7011968))
            (set (reg/v:SI 2 r2 [ __r2 ])
                (asm_operands/v:SI (".ifnc %0,r0 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	bl	__get_user_2") ("=r") 1 [
                        (reg/v:SI 0 r0 [ __p ])
                    ]
                     [
                        (asm_input:SI ("0") 0)
                    ] 7011968))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 3 r3))
        ]) -1 (nil))

(insn 40 39 41 8 arch/arm/kernel/traps.c:369 discrim 5 (set (reg:SI 144 [ __r2.295 ])
        (reg/v:SI 2 r2 [ __r2 ])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 8 arch/arm/kernel/traps.c:369 discrim 5 (set (reg/v:SI 141 [ instr ])
        (zero_extend:SI (subreg:HI (reg:SI 144 [ __r2.295 ]) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 42 41 43 8 arch/arm/kernel/traps.c:370 (set (reg:SI 153)
        (const_int 59391 [0xe7ff])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 8 arch/arm/kernel/traps.c:370 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ instr ])
            (reg:SI 153))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg/v:SI 141 [ instr ])
            (const_int 59391 [0xe7ff]))
        (nil)))

(jump_insn 44 43 45 8 arch/arm/kernel/traps.c:370 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 9 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 147
;; rd  out 	(24)
13, 22, 30, 40, 45, 46, 102, 107, 108, 514, 522, 525, 527, 528, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539


;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  11 [50.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u55(11){ }u56(13){ }u57(25){ }u58(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 14 [lr] 24 [cc] 133 141 143 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 147
;; live  gen 	 0 [r0] 2 [r2] 133 141 143 154
;; live  kill	 3 [r3] 14 [lr] 24 [cc]
;; rd  in  	(24)
13, 22, 30, 40, 45, 46, 102, 107, 108, 514, 522, 525, 527, 528, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539
;; rd  gen 	(6)
12, 29, 513, 524, 529, 540
;; rd  kill	(63)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 47, 48, 49, 50, 51, 52, 53, 54, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 513, 523, 524, 525, 526, 529, 540

;; Pred edge  8 [50.0%]  (fallthru)
(note 45 44 46 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 9 arch/arm/kernel/traps.c:372 (set (reg/v:SI 0 r0 [ __p ])
        (plus:SI (reg:SI 146 [ D.18571 ])
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (nil))

(insn 47 46 48 9 arch/arm/kernel/traps.c:372 discrim 3 (parallel [
            (set (reg/v:SI 0 r0 [ __e ])
                (asm_operands/v:SI (".ifnc %0,r0 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	bl	__get_user_2") ("=&r") 0 [
                        (reg/v:SI 0 r0 [ __p ])
                    ]
                     [
                        (asm_input:SI ("0") 0)
                    ] 7011973))
            (set (reg/v:SI 2 r2 [ __r2 ])
                (asm_operands/v:SI (".ifnc %0,r0 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	bl	__get_user_2") ("=r") 1 [
                        (reg/v:SI 0 r0 [ __p ])
                    ]
                     [
                        (asm_input:SI ("0") 0)
                    ] 7011973))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 3 r3))
        ]) -1 (nil))

(insn 48 47 49 9 arch/arm/kernel/traps.c:372 discrim 5 (set (reg:SI 143 [ __r2.298 ])
        (reg/v:SI 2 r2 [ __r2 ])) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 9 arch/arm/kernel/traps.c:373 (set (reg/v:SI 133 [ instr.916 ])
        (ashift:SI (reg/v:SI 141 [ instr ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 50 49 51 9 arch/arm/kernel/traps.c:374 (set (reg:SI 154 [ __r2.298 ])
        (zero_extend:SI (subreg:HI (reg:SI 143 [ __r2.298 ]) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 51 50 54 9 arch/arm/kernel/traps.c:374 (set (reg/v:SI 141 [ instr ])
        (ior:SI (reg/v:SI 133 [ instr.916 ])
            (reg:SI 154 [ __r2.298 ]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 9 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 147
;; rd  out 	(26)
12, 22, 29, 40, 45, 46, 107, 108, 513, 514, 522, 524, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u66(11){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 0 [r0] 2 [r2] 14 [lr] 24 [cc] 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147
;; live  gen 	 0 [r0] 2 [r2] 141
;; live  kill	 14 [lr] 24 [cc]
;; rd  in  	(22)
14, 22, 31, 39, 40, 45, 46, 54, 104, 107, 108, 514, 522, 527, 528, 532, 533, 534, 535, 536, 537, 538
;; rd  gen 	(3)
10, 28, 523
;; rd  kill	(52)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 23, 24, 25, 26, 27, 28, 29, 30, 31, 47, 48, 49, 50, 51, 52, 53, 54, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 523, 524, 525, 526

;; Pred edge  7 [50.0%] 
(code_label 54 51 55 10 150 "" [1 uses])

(note 55 54 56 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 10 arch/arm/kernel/traps.c:377 (set (reg/v:SI 0 r0 [ __p ])
        (reg:SI 146 [ D.18571 ])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 10 arch/arm/kernel/traps.c:377 discrim 4 (parallel [
            (set (reg/v:SI 0 r0 [ __e ])
                (asm_operands/v:SI (".ifnc %0,r0 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	bl	__get_user_4") ("=&r") 0 [
                        (reg/v:SI 0 r0 [ __p ])
                    ]
                     [
                        (asm_input:SI ("0") 0)
                    ] 7011979))
            (set (reg/v:SI 2 r2 [ __r2 ])
                (asm_operands/v:SI (".ifnc %0,r0 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	bl	__get_user_4") ("=r") 1 [
                        (reg/v:SI 0 r0 [ __p ])
                    ]
                     [
                        (asm_input:SI ("0") 0)
                    ] 7011979))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
        ]) -1 (nil))

(insn 58 57 59 10 arch/arm/kernel/traps.c:377 discrim 5 (set (reg/v:SI 141 [ instr ])
        (reg/v:SI 2 r2 [ __r2 ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 147
;; rd  out 	(21)
10, 22, 28, 39, 40, 45, 46, 107, 108, 514, 522, 523, 527, 528, 532, 533, 534, 535, 536, 537, 538


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 6 9 10 8) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u73(11){ }u74(13){ }u75(25){ }u76(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 136 137 155 156 157
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 147
;; live  gen 	 0 [r0] 135 136 137 155 156 157
;; live  kill	 14 [lr]
;; rd  in  	(39)
10, 12, 13, 14, 22, 28, 29, 30, 31, 39, 40, 45, 46, 54, 102, 105, 107, 108, 513, 514, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540
;; rd  gen 	(7)
8, 516, 517, 519, 541, 542, 543
;; rd  kill	(31)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 47, 48, 49, 50, 51, 52, 53, 54, 515, 516, 517, 518, 519, 541, 542, 543

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  8 [50.0%] 
(code_label 59 58 60 11 149 "" [1 uses])

(note 60 59 61 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 11 arch/arm/kernel/traps.c:331 (set (reg/f:SI 155)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 11 arch/arm/kernel/traps.c:331 (set (reg/f:SI 156)
        (plus:SI (reg/f:SI 155)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 63 62 64 11 arch/arm/kernel/traps.c:331 (set (reg:SI 0 r0)
        (reg/f:SI 156)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(call_insn 64 63 65 11 arch/arm/kernel/traps.c:331 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10b28b80 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 65 64 66 11 arch/arm/kernel/traps.c:331 (set (reg/v:SI 136 [ flags ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 66 65 67 11 arch/arm/kernel/traps.c:332 (set (reg/f:SI 157)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 67 66 68 11 arch/arm/kernel/traps.c:332 (set (reg/v/f:SI 135 [ hook ])
        (mem/s/f/j/c:SI (reg/f:SI 157) [0 undef_hook.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 68 67 92 11 arch/arm/kernel/traps.c:329 (set (reg/v/f:SI 137 [ fn ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 140 141 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 140 141 147
;; rd  out 	(41)
8, 22, 28, 29, 30, 31, 39, 40, 45, 46, 102, 105, 107, 108, 513, 514, 516, 517, 519, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u83(11){ }u84(13){ }u85(25){ }u86(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 140 141 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 141
;; lr  def 	 24 [cc] 158 159 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 140 141 147
;; live  gen 	 24 [cc] 158 159 160
;; live  kill	
;; rd  in  	(51)
8, 22, 28, 29, 30, 31, 39, 40, 45, 46, 96, 107, 108, 513, 514, 515, 516, 517, 518, 519, 520, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551
;; rd  gen 	(4)
98, 544, 545, 546
;; rd  kill	(19)
91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 544, 545, 546

;; Pred edge  16 [91.0%] 
(code_label 92 68 71 12 153 "" [1 uses])

(note 71 92 72 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 73 12 arch/arm/kernel/traps.c:333 (set (reg:SI 159 [ <variable>.instr_mask ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                (const_int 8 [0x8])) [0 <variable>.instr_mask+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 73 72 74 12 arch/arm/kernel/traps.c:333 (set (reg:SI 158)
        (and:SI (reg/v:SI 141 [ instr ])
            (reg:SI 159 [ <variable>.instr_mask ]))) 67 {*arm_andsi3_insn} (nil))

(insn 74 73 75 12 arch/arm/kernel/traps.c:333 (set (reg:SI 160 [ <variable>.instr_val ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                (const_int 12 [0xc])) [0 <variable>.instr_val+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 75 74 76 12 arch/arm/kernel/traps.c:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158)
            (reg:SI 160 [ <variable>.instr_val ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 76 75 77 12 arch/arm/kernel/traps.c:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 12 -> ( 13 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 140 141 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 140 141 147
;; rd  out 	(51)
8, 22, 28, 29, 30, 31, 39, 40, 45, 46, 98, 107, 108, 513, 514, 515, 516, 517, 518, 519, 520, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551


;; Succ edge  13 [28.0%]  (fallthru)
;; Succ edge  15 [72.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u94(11){ }u95(13){ }u96(25){ }u97(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 140 141 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 147
;; lr  def 	 24 [cc] 161 162 163 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 140 141 147
;; live  gen 	 24 [cc] 161 162 163 164
;; live  kill	
;; rd  in  	(51)
8, 22, 28, 29, 30, 31, 39, 40, 45, 46, 98, 107, 108, 513, 514, 515, 516, 517, 518, 519, 520, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551
;; rd  gen 	(5)
97, 547, 548, 549, 550
;; rd  kill	(20)
91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 547, 548, 549, 550

;; Pred edge  12 [28.0%]  (fallthru)
(note 77 76 78 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 79 13 arch/arm/kernel/traps.c:334 (set (reg:SI 162 [ <variable>.cpsr_mask ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                (const_int 16 [0x10])) [0 <variable>.cpsr_mask+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 79 78 80 13 arch/arm/kernel/traps.c:334 (set (reg:SI 163 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 80 79 81 13 arch/arm/kernel/traps.c:334 (set (reg:SI 161)
        (and:SI (reg:SI 162 [ <variable>.cpsr_mask ])
            (reg:SI 163 [ <variable>.uregs+64 ]))) 67 {*arm_andsi3_insn} (nil))

(insn 81 80 82 13 arch/arm/kernel/traps.c:334 (set (reg:SI 164 [ <variable>.cpsr_val ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                (const_int 20 [0x14])) [0 <variable>.cpsr_val+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 82 81 83 13 arch/arm/kernel/traps.c:334 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (reg:SI 164 [ <variable>.cpsr_val ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 83 82 84 13 arch/arm/kernel/traps.c:334 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 140 141 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 140 141 147
;; rd  out 	(51)
8, 22, 28, 29, 30, 31, 39, 40, 45, 46, 97, 107, 108, 513, 514, 515, 516, 517, 518, 519, 520, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551


;; Succ edge  14 [28.0%]  (fallthru)
;; Succ edge  15 [72.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u106(11){ }u107(13){ }u108(25){ }u109(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 141 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 141 147
;; live  gen 	 137
;; live  kill	
;; rd  in  	(51)
8, 22, 28, 29, 30, 31, 39, 40, 45, 46, 97, 107, 108, 513, 514, 515, 516, 517, 518, 519, 520, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551
;; rd  gen 	(1)
518
;; rd  kill	(2)
518, 519

;; Pred edge  13 [28.0%]  (fallthru)
(note 84 83 85 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 85 84 86 14 arch/arm/kernel/traps.c:335 (set (reg/v/f:SI 137 [ fn ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                (const_int 24 [0x18])) [0 <variable>.fn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 140 141 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 140 141 147
;; rd  out 	(50)
8, 22, 28, 29, 30, 31, 39, 40, 45, 46, 97, 107, 108, 513, 514, 515, 516, 517, 518, 520, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 12 13 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u111(11){ }u112(13){ }u113(25){ }u114(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 140 141 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 135 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 140 141 147
;; live  gen 	 135 138
;; live  kill	
;; rd  in  	(52)
8, 22, 28, 29, 30, 31, 39, 40, 45, 46, 97, 98, 107, 108, 513, 514, 515, 516, 517, 518, 519, 520, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551
;; rd  gen 	(2)
515, 520
;; rd  kill	(3)
515, 516, 520

;; Pred edge  12 [72.0%] 
;; Pred edge  13 [72.0%] 
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 86 85 87 15 152 "" [2 uses])

(note 87 86 88 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 90 15 arch/arm/kernel/traps.c:332 (set (reg/v/f:SI 135 [ hook ])
        (mem/s/f/j:SI (reg/v/f:SI 135 [ hook ]) [0 <variable>.node.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 140 141 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 140 141 147
;; rd  out 	(51)
8, 22, 28, 29, 30, 31, 39, 40, 45, 46, 97, 98, 107, 108, 513, 514, 515, 517, 518, 519, 520, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551


;; Succ edge  16 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 11 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u117(11){ }u118(13){ }u119(25){ }u120(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 140 141 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 165
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 140 141 147
;; live  gen 	 24 [cc] 165
;; live  kill	
;; rd  in  	(54)
8, 22, 28, 29, 30, 31, 39, 40, 45, 46, 97, 98, 102, 105, 107, 108, 513, 514, 515, 516, 517, 518, 519, 520, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551
;; rd  gen 	(2)
96, 551
;; rd  kill	(17)
91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 551

;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%]  (fallthru,dfs_back)
(code_label 90 88 91 16 151 "" [0 uses])

(note 91 90 93 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 93 91 94 16 arch/arm/kernel/traps.c:332 discrim 1 (set (reg/f:SI 165)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 94 93 95 16 arch/arm/kernel/traps.c:332 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 135 [ hook ])
            (reg/f:SI 165))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 135 [ hook ])
            (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]))
        (nil)))

(jump_insn 95 94 96 16 arch/arm/kernel/traps.c:332 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 92)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 16 -> ( 12 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 140 141 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 140 141 147
;; rd  out 	(51)
8, 22, 28, 29, 30, 31, 39, 40, 45, 46, 96, 107, 108, 513, 514, 515, 516, 517, 518, 519, 520, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551


;; Succ edge  12 [91.0%] 
;; Succ edge  17 [9.0%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u124(11){ }u125(13){ }u126(25){ }u127(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 140 141 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 166 167
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 140 141 147
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 166 167
;; live  kill	 14 [lr]
;; rd  in  	(51)
8, 22, 28, 29, 30, 31, 39, 40, 45, 46, 96, 107, 108, 513, 514, 515, 516, 517, 518, 519, 520, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551
;; rd  gen 	(3)
94, 552, 553
;; rd  kill	(26)
47, 48, 49, 50, 51, 52, 53, 54, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 552, 553

;; Pred edge  16 [9.0%]  (fallthru)
(note 96 95 97 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 97 96 98 17 include/linux/spinlock.h:340 (set (reg/f:SI 166)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 98 97 99 17 include/linux/spinlock.h:340 (set (reg/f:SI 167)
        (plus:SI (reg/f:SI 166)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 99 98 100 17 include/linux/spinlock.h:340 (set (reg:SI 0 r0)
        (reg/f:SI 167)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 100 99 101 17 include/linux/spinlock.h:340 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ flags ])) 167 {*arm_movsi_insn} (nil))

(call_insn 101 100 102 17 include/linux/spinlock.h:340 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10b28f00 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 102 101 103 17 arch/arm/kernel/traps.c:338 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 137 [ fn ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 103 102 104 17 arch/arm/kernel/traps.c:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 111)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
        (nil)))
;; End of basic block 17 -> ( 18 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 140 141 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 140 141 147
;; rd  out 	(53)
8, 22, 28, 29, 30, 31, 39, 40, 45, 46, 94, 107, 108, 513, 514, 515, 516, 517, 518, 519, 520, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553


;; Succ edge  18 [69.8%]  (fallthru)
;; Succ edge  19 [30.2%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u136(11){ }u137(13){ }u138(25){ }u139(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 140 141 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 140 141 147
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 139
;; live  kill	 14 [lr]
;; rd  in  	(53)
8, 22, 28, 29, 30, 31, 39, 40, 45, 46, 94, 107, 108, 513, 514, 515, 516, 517, 518, 519, 520, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553
;; rd  gen 	(3)
4, 92, 521
;; rd  kill	(40)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 47, 48, 49, 50, 51, 52, 53, 54, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 521

;; Pred edge  17 [69.8%]  (fallthru)
(note 104 103 105 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 18 arch/arm/kernel/traps.c:338 discrim 1 (set (reg:SI 0 r0)
        (reg/v/f:SI 147 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 106 105 107 18 arch/arm/kernel/traps.c:338 discrim 1 (set (reg:SI 1 r1)
        (reg/v:SI 141 [ instr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 107 106 108 18 arch/arm/kernel/traps.c:338 discrim 1 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/v/f:SI 137 [ fn ]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 108 107 109 18 arch/arm/kernel/traps.c:338 discrim 1 (set (reg:SI 139 [ D.19153 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 109 108 110 18 arch/arm/kernel/traps.c:380 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139 [ D.19153 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 110 109 111 18 arch/arm/kernel/traps.c:380 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 134)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8745 [0x2229])
        (nil)))
;; End of basic block 18 -> ( 20 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147
;; rd  out 	(54)
4, 22, 28, 29, 30, 31, 39, 40, 45, 46, 92, 107, 108, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553


;; Succ edge  20 [87.5%] 
;; Succ edge  19 [12.6%]  (fallthru)

;; Start of basic block ( 18 17) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u149(11){ }u150(13){ }u151(25){ }u152(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 168 169 170 171 172 173
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 168 169 170 171 172 173
;; live  kill	 14 [lr]
;; rd  in  	(56)
4, 8, 22, 28, 29, 30, 31, 39, 40, 45, 46, 92, 94, 107, 108, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553
;; rd  gen 	(6)
554, 555, 556, 557, 558, 559
;; rd  kill	(14)
47, 48, 49, 50, 51, 52, 53, 54, 554, 555, 556, 557, 558, 559

;; Pred edge  18 [12.6%]  (fallthru)
;; Pred edge  17 [30.2%] 
(code_label 111 110 112 19 154 "" [1 uses])

(note 112 111 113 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 19 arch/arm/kernel/traps.c:391 (set (reg:SI 168)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 19 arch/arm/kernel/traps.c:391 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -128 [0xffffffffffffff80])) [0 info.si_signo+0 S4 A64])
        (reg:SI 168)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 4 [0x4])
        (nil)))

(insn 115 114 116 19 arch/arm/kernel/traps.c:392 (set (reg:SI 169)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 116 115 117 19 arch/arm/kernel/traps.c:392 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
        (reg:SI 169)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 117 116 118 19 arch/arm/kernel/traps.c:393 (set (reg:SI 170)
        (const_int 196609 [0x30001])) 167 {*arm_movsi_insn} (nil))

(insn 118 117 119 19 arch/arm/kernel/traps.c:393 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -120 [0xffffffffffffff88])) [0 info.si_code+0 S4 A64])
        (reg:SI 170)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 196609 [0x30001])
        (nil)))

(insn 119 118 120 19 arch/arm/kernel/traps.c:394 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -116 [0xffffffffffffff8c])) [0 info._sifields._sigfault._addr+0 S4 A32])
        (reg:SI 146 [ D.18571 ])) 167 {*arm_movsi_insn} (nil))

(insn 120 119 121 19 arch/arm/kernel/traps.c:396 (set (reg/f:SI 171)
        (symbol_ref/v/f:SI ("*.LC34") [flags 0x82] <string_cst 0x1127c100>)) 167 {*arm_movsi_insn} (nil))

(insn 121 120 122 19 arch/arm/kernel/traps.c:396 (set (reg/f:SI 172)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80]))) 4 {*arm_addsi3} (nil))

(insn 122 121 123 19 arch/arm/kernel/traps.c:396 (set (reg:SI 173)
        (const_int 6 [0x6])) 167 {*arm_movsi_insn} (nil))

(insn 123 122 124 19 arch/arm/kernel/traps.c:396 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 173)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 6 [0x6])
        (nil)))

(insn 124 123 125 19 arch/arm/kernel/traps.c:396 (set (reg:SI 0 r0)
        (reg/f:SI 171)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC34") [flags 0x82] <string_cst 0x1127c100>)
        (nil)))

(insn 125 124 126 19 arch/arm/kernel/traps.c:396 (set (reg:SI 1 r1)
        (reg/v/f:SI 147 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 126 125 127 19 arch/arm/kernel/traps.c:396 (set (reg:SI 2 r2)
        (reg/f:SI 172)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80]))
        (nil)))

(insn 127 126 128 19 arch/arm/kernel/traps.c:396 (set (reg:SI 3 r3)
        (reg:SI 169)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(call_insn 128 127 134 19 arch/arm/kernel/traps.c:396 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_notify_die") [flags 0x3] <function_decl 0x512e8d00 arm_notify_die>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 19 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(62)
4, 8, 22, 28, 29, 30, 31, 39, 40, 45, 46, 92, 94, 107, 108, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 19 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u174(11){ }u175(13){ }u176(25){ }u177(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(62)
4, 8, 22, 28, 29, 30, 31, 39, 40, 45, 46, 92, 94, 107, 108, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  18 [87.5%] 
(code_label 134 128 137 20 156 "" [1 uses])

(note 137 134 0 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 20 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(62)
4, 8, 22, 28, 29, 30, 31, 39, 40, 45, 46, 92, 94, 107, 108, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 22.
deleting insn with uid = 37.
deleting insn with uid = 89.
verify found no changes in insn with uid = 28.
verify found no changes in insn with uid = 38.
verify found no changes in insn with uid = 46.
verify found no changes in insn with uid = 56.
verify found no changes in insn with uid = 119.
ending the processing of deferred insns
