// Seed: 1012240569
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    input logic id_3,
    input id_4,
    output id_5,
    input id_6,
    input id_7,
    output id_8,
    input logic id_9,
    input id_10,
    input id_11,
    input id_12,
    input logic id_13,
    input id_14,
    input id_15
);
  assign id_1 = id_10;
  always #1
    if (id_4)
      assert (id_11);
      else id_8 <= #1 1 - 1;
  logic id_16, id_17 = 1;
  logic id_18, id_19;
  assign id_17 = id_3;
endmodule
