			<< OP1_VALID_RD_S2 
                    
			<< OP2_VALID_RD_S2 
                    
			<< MEM_DEST_RM_S2 
			<< MEM_DEST_RM_S1
                    
			<< MEM_RES_RM_S2 
			<< EXE_RES_RE_S2 
			<< EXE_RES_RE_S1 
			<< RADR1_RD_S2
                  
			<< CSR_WENABLE_RE_S2 
			<< CSR_WENABLE_RE_S1 
			<< BLOCK_BP_RD_S2 
			<< DEST_RE_S2 
			<< DEST_RE_S1 
			<< MEM_LOAD_RE_S2 
			<< MEM_LOAD_RE_S1 
			<< CSR_WENABLE_RM_S2 
			<< CSR_WENABLE_RM_S1 
			<< CSR_RDATA_RM_S2
			<< CSR_RDATA_RM_S1
            << CSR_RDATA_RE_S2
            << CSR_RDATA_RE_S1    
			<< RADR2_RD_S2 
			<< OP1_RD_S2 
			<< OP2_RD_S2 
			<< exception_se 
			<< MEM_DATA_RD_S2 
			<< MEM_STORE_RD_S2
                  
			<< MULT_INST_RE_S2 
			<< MULT_INST_RM_S2 
			<< MEM2WBK_EMPTY_SM_S2 
			<< EXE2MEM_EMPTY_SE_S2
            << OP2_RD_S1;