<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>SUB, SUBS (SP minus immediate) -- AArch32</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">SUB, SUBS (SP minus immediate)</h2><p id="desc"><p class="aml">Subtract from SP (immediate) subtracts an immediate value from the SP value, and writes the result to the destination register.</p><p class="aml">If the destination register is not the PC, the SUBS variant of the instruction updates the condition flags based on the result.</p><p class="aml">The field descriptions for &lt;Rd> identify the encodings where the PC is permitted as the destination register. If the destination register is the PC:</p><ul><li>The SUB variant of the instruction is an interworking branch, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Pseudocode description of operations on the AArch32 general-purpose registers and the PC</a>.</li><li>The SUBS variant of the instruction performs an exception return without the use of the stack. <ins>Arm</ins><del>ARM</del> deprecates use of this instruction. However, in this case:<ul><li>The PE branches to the address written to the PC, and restores <a class="armarm-xref" title="Reference to Armv8 ARM section">PSTATE</a> from SPSR_&lt;current_mode>.</li><li>The PE checks SPSR_&lt;current_mode> for an illegal return event. See <a class="armarm-xref" title="Reference to Armv8 ARM section">Illegal return events from AArch32 state</a>.</li><li>The instruction is <span class="arm-defined-word">undefined</span> in Hyp mode.</li><li>The instruction is <span class="arm-defined-word">constrained unpredictable</span> in User mode and System mode.</li></ul></li></ul></p><p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#a1">A1</a>
      )
       and 
       T32 (
      <a href="#t1">T1</a>
      , 
      <a href="#t2">T2</a>
       and 
      <a href="#t3">T3</a>
      )
      .
    </p><h3 class="classheading"><a id="a1" name="a1"></a>A1</h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="12">imm12</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="4"></td><td colspan="3"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="12"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">SUB<span class="bitdiff"> (S == 0)</span></h4><p class="asm-code"><a id="SUB_SP_i_A1" name="SUB_SP_i_A1"></a>SUB{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} {<a href="#rd_1" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd></a>,} SP, #<a href="#const_1" title="An immediate value">&lt;const></a></p></div><div class="encoding"><h4 class="encoding">SUBS<span class="bitdiff"> (S == 1)</span></h4><p class="asm-code"><a id="SUBS_SP_i_A1" name="SUBS_SP_i_A1"></a>SUBS{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} {<a href="#rd_1" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd></a>,} SP, #<a href="#const_1" title="An immediate value">&lt;const></a></p></div><p class="pseudocode">d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);  setflags = (S == '1');  imm32 = <a href="shared_pseudocode.html#impl-aarch32.A32ExpandImm.1" title="function: bits(32) A32ExpandImm(bits(12) imm12)">A32ExpandImm</a>(imm12);</p><h3 class="classheading"><a id="t1" name="t1"></a>T1</h3><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="7">imm7</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T1</h4><p class="asm-code"><a id="SUB_SP_i_T1" name="SUB_SP_i_T1"></a>SUB{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} <a href="#sp" title="Stack pointer">{SP,}</a> SP, #<a href="#imm7" title="Unsigned immediate, multiple of 4 [0-508] (field &quot;imm7&quot;)">&lt;imm7></a></p></div><p class="pseudocode">d = 13;  setflags = FALSE;  imm32 = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(imm7:'00', 32);</p><h3 class="classheading"><a id="t2" name="t2"></a>T2</h3><p class="desc"></p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">i</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">SUB<span class="bitdiff"> (S == 0)</span></h4><p class="asm-code"><a id="SUB_SP_i_T2" name="SUB_SP_i_T2"></a>SUB{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}.W {<a href="#rd" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd></a>,} SP, #<a href="#const" title="An immediate value">&lt;const></a>
        //
      
        (&lt;Rd>, &lt;const> can be represented in T1)
      </p><p class="asm-code"><a id="SUB_SP_i_T2" name="SUB_SP_i_T2"></a>SUB{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} {<a href="#rd" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd></a>,} SP, #<a href="#const" title="An immediate value">&lt;const></a></p></div><div class="encoding"><h4 class="encoding">SUBS<span class="bitdiff"> (S == 1 &amp;&amp; Rd != 1111)</span></h4><p class="asm-code"><a id="SUBS_SP_i_T2" name="SUBS_SP_i_T2"></a>SUBS{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} {<a href="#rd" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd></a>,} SP, #<a href="#const" title="An immediate value">&lt;const></a></p></div><p class="pseudocode">if Rd == '1111' &amp;&amp; S == '1' then SEE "CMP (immediate)";
d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);  setflags = (S == '1');  imm32 = <a href="shared_pseudocode.html#impl-aarch32.T32ExpandImm.1" title="function: bits(32) T32ExpandImm(bits(12) imm12)">T32ExpandImm</a>(i:imm3:imm8);
if d == 15 &amp;&amp; !setflags then UNPREDICTABLE;</p><h3 class="classheading"><a id="t3" name="t3"></a>T3</h3><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">i</td><td class="l">1</td><td class="r">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr">1</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T3</h4><p class="asm-code"><a id="SUB_SP_i_T3" name="SUB_SP_i_T3"></a>SUB{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} {<a href="#rd" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd></a>,} SP, #<a href="#imm12" title="12-bit unsigned immediate [0-4095] (field &quot;i:imm3:imm8&quot;)">&lt;imm12></a>
        //
      
        (&lt;imm12> cannot be represented in T1, T2, or T3)
      </p><p class="asm-code"><a id="SUB_SP_i_T3" name="SUB_SP_i_T3"></a>SUBW{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} {<a href="#rd" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd></a>,} SP, #<a href="#imm12" title="12-bit unsigned immediate [0-4095] (field &quot;i:imm3:imm8&quot;)">&lt;imm12></a>
        //
      
        (&lt;imm12> can be represented in T1, T2, or T3)
      </p></div><p class="pseudocode">d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);  setflags = FALSE;  imm32 = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(i:imm3:imm8, 32);
if d == 15 then UNPREDICTABLE;</p><p class="encoding-notes"><p class="aml">For more information about the <span class="arm-defined-word">constrained unpredictable</span> behavior of this instruction, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Architectural Constraints on UNPREDICTABLE behaviors</a>.</p></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;c></td><td><a id="c" name="c"></a><p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;q></td><td><a id="q" name="q"></a><p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td><ins>SP,</ins><del>&lt;imm7></del></td><td><a id="sp" name="sp"></a><p class="aml">Is the <ins>stack</ins><del>unsigned</del> <ins>pointer.</ins><del>immediate, a multiple of 4, in the range 0 to 508, encoded in the "imm7" field as &lt;imm7>/4.</del></p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;<ins>imm7</ins><del>Rd</del>></td><td><a id="imm7" name="imm7"></a><ul><li><del>For the SUB variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see </del><a class="armarm-xref" title="Reference to ARM ARM section"><del>Pseudocode description of operations on the AArch32 general-purpose registers and the PC</del></a><del>.</del></li><li><del>For the SUBS variant, the instruction performs an exception return, that restores </del><a class="armarm-xref" title="Reference to ARM ARM section"><del>PSTATE</del></a><del> from SPSR_&lt;current_mode>. ARM deprecates use of this instruction unless &lt;Rn> is the LR.</del></li></ul><p class="aml"><ins>Is</ins><del>For</del> <ins>the</ins><del>encoding</del> <ins>unsigned</ins><del>A1:</del> <ins>immediate,</ins><del>is</del> <ins>a</ins><del>the</del> <ins>multiple</ins><del>general-purpose</del> <ins>of</ins><del>destination</del> <ins>4</ins><del>register</del>, <del>encoded </del>in the <ins>range</ins><del>"Rd"</del> <ins>0</ins><del>field.</del> <ins>to</ins><del>If</del> <ins>508</ins><del>omitted</del>, <ins>encoded</ins><del>this</del> <ins>in</ins><del>register</del> <del>is </del>the <ins>"imm7"</ins><del>SP.</del> <ins>field</ins><del>If</del> <ins>as</ins><del>the</del> <ins>&lt;imm7>/4.</ins><del>PC is used:</del></p></td></tr><tr><td></td><td><a id="rd" name="rd"></a><p class="aml"><del>For encoding T2 and T3: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the SP.</del></p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;<ins>Rd</ins><del>imm12</del>></td><td><a id="rd_1" name="rd_1"></a><p class="aml"><ins>For</ins><del>Is</del> <ins>encoding</ins><del>a</del> <ins>A1:</ins><del>12-bit</del> <ins>is</ins><del>unsigned</del> <del>immediate, in </del>the <ins>general-purpose</ins><del>range</del> <ins>destination</ins><del>0</del> <ins>register</ins><del>to 4095</del>, encoded in the "<ins>Rd</ins><del>i:imm3:imm8</del>" field.<ins> If omitted, this register is the SP. If the PC is used:</ins></p><ul><li><ins>For the SUB variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see </ins><a class="armarm-xref" title="Reference to Armv8 ARM section"><ins>Pseudocode description of operations on the AArch32 general-purpose registers and the PC</ins></a><ins>.</ins></li><li><ins>For the SUBS variant, the instruction performs an exception return, that restores </ins><a class="armarm-xref" title="Reference to Armv8 ARM section"><ins>PSTATE</ins></a><ins> from SPSR_&lt;current_mode>. Arm deprecates use of this instruction unless &lt;Rn> is the LR.</ins></li></ul></td></tr><tr><td></td><td><a id="rd" name="rd"></a><p class="aml"><ins>For encoding T2 and T3: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the SP.</ins></p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;<ins>imm12</ins><del>const</del>></td><td><a id="imm12" name="imm12"></a><p class="aml"><ins>Is</ins><del>For</del> <ins>a</ins><del>encoding</del> <ins>12-bit</ins><del>A1:</del> <ins>unsigned</ins><del>an</del> immediate<ins>,</ins> <ins>in</ins><del>value.</del> <ins>the range 0 to 4095, encoded in the "i:imm3:imm8" field.</ins><del>See</del><a class="armarm-xref" title="Reference to ARM ARM section"><del>Modified immediate constants in A32 instructions</del></a><del> for the range of values.</del></p></td></tr><tr><td></td><td><a id="const" name="const"></a><p class="aml"><del>For encoding T2: an immediate value. See </del><a class="armarm-xref" title="Reference to ARM ARM section"><del>Modified immediate constants in T32 instructions</del></a><del> for the range of values.</del></p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td><ins>&lt;const></ins></td><td><a id="const_1" name="const_1"></a><p class="aml"><ins>For encoding A1: an immediate value. See </ins><a class="armarm-xref" title="Reference to Armv8 ARM section"><ins>Modified immediate constants in A32 instructions</ins></a><ins> for the range of values.</ins></p></td></tr><tr><td></td><td><a id="const" name="const"></a><p class="aml"><ins>For encoding T2: an immediate value. See </ins><a class="armarm-xref" title="Reference to Armv8 ARM section"><ins>Modified immediate constants in T32 instructions</ins></a><ins> for the range of values.</ins></p></td></tr></table></div><p class="syntax-notes"></p><div class="ps" psname="commonps"><a id="commonps" name="commonps"></a><h3 class="pseudocode">Operation</h3><p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.ConditionPassed.0" title="function: boolean ConditionPassed()">ConditionPassed</a>() then
    EncodingSpecificOperations();
    (result, nzcv) = <a href="shared_pseudocode.html#impl-shared.AddWithCarry.3" title="function: (bits(N), bits(4)) AddWithCarry(bits(N) x, bits(N) y, bit carry_in)">AddWithCarry</a>(SP, NOT(imm32), '1');
    if d == 15 then          // Can only occur for A32 encoding
        if setflags then
            <a href="shared_pseudocode.html#impl-aarch32.ALUExceptionReturn.1" title="function: ALUExceptionReturn(bits(32) address)">ALUExceptionReturn</a>(result);
        else
            <a href="shared_pseudocode.html#impl-aarch32.ALUWritePC.1" title="function: ALUWritePC(bits(32) address)">ALUWritePC</a>(result);
    else
        <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[d] = result;
        if setflags then
            PSTATE.&lt;N,Z,C,V> = nzcv;</p></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa <ins>v00_88</ins><del>v00_87</del>, pseudocode <ins>v85-xml-00bet9_rc1_1</ins><del>v85-xml-00bet8_rc3</del>
      ; Build timestamp: <ins>2018-12-12T12</ins><del>2018-09-13T14</del>:<ins>33</ins><del>00</del>
    </p><p class="copyconf">
      Copyright Â© 2010-2018 <ins>Arm</ins><del>ARM</del> Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>