{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1595341639885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595341639885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 21 18:57:17 2020 " "Processing started: Tue Jul 21 18:57:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595341639885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1595341639885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1595341639885 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1595341641213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw7/lpm_shiftreg1.v 1 1 " "Found 1 design units, including 1 entities, in source file hw7/lpm_shiftreg1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg1 " "Found entity 1: lpm_shiftreg1" {  } { { "HW7/lpm_shiftreg1.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_shiftreg1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341641510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341641510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw7/lpm_shiftreg0.v 1 1 " "Found 1 design units, including 1 entities, in source file hw7/lpm_shiftreg0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg0 " "Found entity 1: lpm_shiftreg0" {  } { { "HW7/lpm_shiftreg0.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_shiftreg0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341641541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341641541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw7/lpm_mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file hw7/lpm_mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "HW7/lpm_mux1.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_mux1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341641572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341641572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw7/lpm_mux0.v 1 1 " "Found 1 design units, including 1 entities, in source file hw7/lpm_mux0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "HW7/lpm_mux0.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_mux0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341641619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341641619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw7/lpm_decode1.v 1 1 " "Found 1 design units, including 1 entities, in source file hw7/lpm_decode1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode1 " "Found entity 1: lpm_decode1" {  } { { "HW7/lpm_decode1.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_decode1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341641683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341641683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw7/lpm_decode0.v 1 1 " "Found 1 design units, including 1 entities, in source file hw7/lpm_decode0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "HW7/lpm_decode0.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_decode0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341641729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341641729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw7/lpm_constant0.v 2 2 " "Found 2 design units, including 2 entities, in source file hw7/lpm_constant0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0_lpm_constant_r09 " "Found entity 1: lpm_constant0_lpm_constant_r09" {  } { { "HW7/lpm_constant0.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_constant0.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341641807 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant0 " "Found entity 2: lpm_constant0" {  } { { "HW7/lpm_constant0.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_constant0.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341641807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341641807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw7/hw7_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hw7/hw7_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HW7_Test " "Found entity 1: HW7_Test" {  } { { "HW7/HW7_Test.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/HW7_Test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341641885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341641885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw7/hw7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hw7/hw7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HW7 " "Found entity 1: HW7" {  } { { "HW7/HW7.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/HW7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341641947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341641947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341641994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341641994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/add.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341642057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341642057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "sub.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/sub.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341642119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341642119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr.v 1 1 " "Found 1 design units, including 1 entities, in source file shr.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr " "Found entity 1: shr" {  } { { "shr.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/shr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341642166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341642166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl.v 1 1 " "Found 1 design units, including 1 entities, in source file shl.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl " "Found entity 1: shl" {  } { { "shl.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/shl.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341642197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341642197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp.v 1 1 " "Found 1 design units, including 1 entities, in source file cmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "cmp.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/cmp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341642260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341642260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "min.v 1 1 " "Found 1 design units, including 1 entities, in source file min.v" { { "Info" "ISGN_ENTITY_NAME" "1 min " "Found entity 1: min" {  } { { "min.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/min.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341642291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341642291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out.v 1 1 " "Found 1 design units, including 1 entities, in source file out.v" { { "Info" "ISGN_ENTITY_NAME" "1 out " "Found entity 1: out" {  } { { "out.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/out.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341642354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341642354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.v 1 1 " "Found 1 design units, including 1 entities, in source file zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "zero.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/zero.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341642385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341642385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341642432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341642432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_add_sub0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_add_sub0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341642479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341642479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341642494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341642494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_ext10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file zero_ext10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ZERO_EXT10 " "Found entity 1: ZERO_EXT10" {  } { { "ZERO_EXT10.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/ZERO_EXT10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341642541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341642541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icache.v 1 1 " "Found 1 design units, including 1 entities, in source file icache.v" { { "Info" "ISGN_ENTITY_NAME" "1 ICACHE " "Found entity 1: ICACHE" {  } { { "ICACHE.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/ICACHE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341642588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341642588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mem_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_TEST " "Found entity 1: MEM_TEST" {  } { { "MEM_TEST.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/MEM_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341642666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341642666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icache_two.v 1 1 " "Found 1 design units, including 1 entities, in source file icache_two.v" { { "Info" "ISGN_ENTITY_NAME" "1 ICACHE_TWO " "Found entity 1: ICACHE_TWO" {  } { { "ICACHE_TWO.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/ICACHE_TWO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341642713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341642713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341642744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341642744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_add_sub1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Found entity 1: lpm_add_sub1" {  } { { "lpm_add_sub1.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_add_sub1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341642807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341642807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icache20.v 1 1 " "Found 1 design units, including 1 entities, in source file icache20.v" { { "Info" "ISGN_ENTITY_NAME" "1 ICACHE20 " "Found entity 1: ICACHE20" {  } { { "ICACHE20.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/ICACHE20.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341642854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341642854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg2.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_shiftreg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg2 " "Found entity 1: lpm_shiftreg2" {  } { { "lpm_shiftreg2.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_shiftreg2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341642916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341642916 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1595341644463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst106 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst106\"" {  } { { "CPU.bdf" "inst106" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 552 1448 1624 680 "inst106" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341644651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp ALU:inst106\|cmp:inst5 " "Elaborating entity \"cmp\" for hierarchy \"ALU:inst106\|cmp:inst5\"" {  } { { "ALU.bdf" "inst5" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/ALU.bdf" { { 568 536 664 664 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341644933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ALU:inst106\|cmp:inst5\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"ALU:inst106\|cmp:inst5\|lpm_compare:LPM_COMPARE_component\"" {  } { { "cmp.v" "LPM_COMPARE_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/cmp.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341645293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst106\|cmp:inst5\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"ALU:inst106\|cmp:inst5\|lpm_compare:LPM_COMPARE_component\"" {  } { { "cmp.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/cmp.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595341645355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst106\|cmp:inst5\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"ALU:inst106\|cmp:inst5\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341645417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341645417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341645417 ""}  } { { "cmp.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/cmp.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595341645417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6mg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6mg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6mg " "Found entity 1: cmpr_6mg" {  } { { "db/cmpr_6mg.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/cmpr_6mg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341645684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341645684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6mg ALU:inst106\|cmp:inst5\|lpm_compare:LPM_COMPARE_component\|cmpr_6mg:auto_generated " "Elaborating entity \"cmpr_6mg\" for hierarchy \"ALU:inst106\|cmp:inst5\|lpm_compare:LPM_COMPARE_component\|cmpr_6mg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341645825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero ALU:inst106\|zero:inst8 " "Elaborating entity \"zero\" for hierarchy \"ALU:inst106\|zero:inst8\"" {  } { { "ALU.bdf" "inst8" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/ALU.bdf" { { 64 1152 1280 160 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341646153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ALU:inst106\|zero:inst8\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"ALU:inst106\|zero:inst8\|lpm_compare:LPM_COMPARE_component\"" {  } { { "zero.v" "LPM_COMPARE_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/zero.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341646247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst106\|zero:inst8\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"ALU:inst106\|zero:inst8\|lpm_compare:LPM_COMPARE_component\"" {  } { { "zero.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/zero.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595341646325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst106\|zero:inst8\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"ALU:inst106\|zero:inst8\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341646325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341646325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341646325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341646325 ""}  } { { "zero.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/zero.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595341646325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2hi " "Found entity 1: cmpr_2hi" {  } { { "db/cmpr_2hi.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/cmpr_2hi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341646544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341646544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2hi ALU:inst106\|zero:inst8\|lpm_compare:LPM_COMPARE_component\|cmpr_2hi:auto_generated " "Elaborating entity \"cmpr_2hi\" for hierarchy \"ALU:inst106\|zero:inst8\|lpm_compare:LPM_COMPARE_component\|cmpr_2hi:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341646638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out ALU:inst106\|out:inst7 " "Elaborating entity \"out\" for hierarchy \"ALU:inst106\|out:inst7\"" {  } { { "ALU.bdf" "inst7" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/ALU.bdf" { { 64 880 1024 240 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341646982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALU:inst106\|out:inst7\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"ALU:inst106\|out:inst7\|lpm_mux:LPM_MUX_component\"" {  } { { "out.v" "LPM_MUX_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/out.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341647169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst106\|out:inst7\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"ALU:inst106\|out:inst7\|lpm_mux:LPM_MUX_component\"" {  } { { "out.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/out.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595341647278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst106\|out:inst7\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"ALU:inst106\|out:inst7\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341647278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341647278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341647278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341647278 ""}  } { { "out.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/out.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595341647278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hoc " "Found entity 1: mux_hoc" {  } { { "db/mux_hoc.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/mux_hoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341647450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341647450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hoc ALU:inst106\|out:inst7\|lpm_mux:LPM_MUX_component\|mux_hoc:auto_generated " "Elaborating entity \"mux_hoc\" for hierarchy \"ALU:inst106\|out:inst7\|lpm_mux:LPM_MUX_component\|mux_hoc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341647513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add ALU:inst106\|add:inst " "Elaborating entity \"add\" for hierarchy \"ALU:inst106\|add:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/ALU.bdf" { { 64 536 696 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341647842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU:inst106\|add:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU:inst106\|add:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add.v" "LPM_ADD_SUB_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/add.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341647983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst106\|add:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ALU:inst106\|add:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/add.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595341648061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst106\|add:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ALU:inst106\|add:inst\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341648061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341648061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341648061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341648061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341648061 ""}  } { { "add.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/add.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595341648061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4mi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4mi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4mi " "Found entity 1: add_sub_4mi" {  } { { "db/add_sub_4mi.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/add_sub_4mi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341648202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341648202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4mi ALU:inst106\|add:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_4mi:auto_generated " "Elaborating entity \"add_sub_4mi\" for hierarchy \"ALU:inst106\|add:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_4mi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341648264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub ALU:inst106\|sub:inst1 " "Elaborating entity \"sub\" for hierarchy \"ALU:inst106\|sub:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/ALU.bdf" { { 208 536 696 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341648499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU:inst106\|sub:inst1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU:inst106\|sub:inst1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "sub.v" "LPM_ADD_SUB_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/sub.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341648561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst106\|sub:inst1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ALU:inst106\|sub:inst1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "sub.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/sub.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595341648623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst106\|sub:inst1\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ALU:inst106\|sub:inst1\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341648623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341648623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341648623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341648623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341648623 ""}  } { { "sub.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/sub.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595341648623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nfh " "Found entity 1: add_sub_nfh" {  } { { "db/add_sub_nfh.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/add_sub_nfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341648842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341648842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nfh ALU:inst106\|sub:inst1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_nfh:auto_generated " "Elaborating entity \"add_sub_nfh\" for hierarchy \"ALU:inst106\|sub:inst1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_nfh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341648889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shr ALU:inst106\|shr:inst2 " "Elaborating entity \"shr\" for hierarchy \"ALU:inst106\|shr:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/ALU.bdf" { { 320 536 712 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341649108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU:inst106\|shr:inst2\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ALU:inst106\|shr:inst2\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shr.v" "LPM_CLSHIFT_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/shr.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341649280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst106\|shr:inst2\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ALU:inst106\|shr:inst2\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shr.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/shr.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595341649327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst106\|shr:inst2\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ALU:inst106\|shr:inst2\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341649327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341649327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341649327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341649327 ""}  } { { "shr.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/shr.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595341649327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_vjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_vjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_vjc " "Found entity 1: lpm_clshift_vjc" {  } { { "db/lpm_clshift_vjc.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/lpm_clshift_vjc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341649420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341649420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_vjc ALU:inst106\|shr:inst2\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated " "Elaborating entity \"lpm_clshift_vjc\" for hierarchy \"ALU:inst106\|shr:inst2\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341649452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl ALU:inst106\|shl:inst3 " "Elaborating entity \"shl\" for hierarchy \"ALU:inst106\|shl:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/ALU.bdf" { { 416 536 712 496 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341649733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU:inst106\|shl:inst3\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ALU:inst106\|shl:inst3\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shl.v" "LPM_CLSHIFT_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/shl.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341649795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst106\|shl:inst3\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ALU:inst106\|shl:inst3\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shl.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/shl.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595341649842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst106\|shl:inst3\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ALU:inst106\|shl:inst3\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341649842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341649842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341649842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341649842 ""}  } { { "shl.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/shl.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595341649842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_ukb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_ukb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_ukb " "Found entity 1: lpm_clshift_ukb" {  } { { "db/lpm_clshift_ukb.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/lpm_clshift_ukb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341649936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341649936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_ukb ALU:inst106\|shl:inst3\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated " "Elaborating entity \"lpm_clshift_ukb\" for hierarchy \"ALU:inst106\|shl:inst3\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341649983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "min ALU:inst106\|min:inst6 " "Elaborating entity \"min\" for hierarchy \"ALU:inst106\|min:inst6\"" {  } { { "ALU.bdf" "inst6" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/ALU.bdf" { { 680 536 680 760 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341650249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALU:inst106\|min:inst6\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"ALU:inst106\|min:inst6\|lpm_mux:LPM_MUX_component\"" {  } { { "min.v" "LPM_MUX_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/min.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341650311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst106\|min:inst6\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"ALU:inst106\|min:inst6\|lpm_mux:LPM_MUX_component\"" {  } { { "min.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/min.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595341650342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst106\|min:inst6\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"ALU:inst106\|min:inst6\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341650342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341650342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341650342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341650342 ""}  } { { "min.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/min.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595341650342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9oc " "Found entity 1: mux_9oc" {  } { { "db/mux_9oc.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/mux_9oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341650545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341650545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9oc ALU:inst106\|min:inst6\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated " "Elaborating entity \"mux_9oc\" for hierarchy \"ALU:inst106\|min:inst6\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341650577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF LPM_DFF:IR " "Elaborating entity \"LPM_DFF\" for hierarchy \"LPM_DFF:IR\"" {  } { { "CPU.bdf" "IR" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 552 536 688 680 "IR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341650875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_DFF:IR " "Elaborated megafunction instantiation \"LPM_DFF:IR\"" {  } { { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 552 536 688 680 "IR" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595341650952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_DFF:IR " "Instantiated megafunction \"LPM_DFF:IR\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341650952 ""}  } { { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 552 536 688 680 "IR" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595341650952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:inst3 " "Elaborating entity \"CU\" for hierarchy \"CU:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 312 856 1080 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341651061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg2 CU:inst3\|lpm_shiftreg2:inst1000 " "Elaborating entity \"lpm_shiftreg2\" for hierarchy \"CU:inst3\|lpm_shiftreg2:inst1000\"" {  } { { "CU.bdf" "inst1000" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CU.bdf" { { 160 368 512 272 "inst1000" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341651264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg CU:inst3\|lpm_shiftreg2:inst1000\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"CU:inst3\|lpm_shiftreg2:inst1000\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg2.v" "LPM_SHIFTREG_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_shiftreg2.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341651438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CU:inst3\|lpm_shiftreg2:inst1000\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"CU:inst3\|lpm_shiftreg2:inst1000\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg2.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_shiftreg2.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595341651561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CU:inst3\|lpm_shiftreg2:inst1000\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"CU:inst3\|lpm_shiftreg2:inst1000\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341651561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341651561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341651561 ""}  } { { "lpm_shiftreg2.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_shiftreg2.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595341651561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub1 CU:inst3\|lpm_add_sub1:inst9 " "Elaborating entity \"lpm_add_sub1\" for hierarchy \"CU:inst3\|lpm_add_sub1:inst9\"" {  } { { "CU.bdf" "inst9" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CU.bdf" { { 152 40 200 248 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341651889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub CU:inst3\|lpm_add_sub1:inst9\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"CU:inst3\|lpm_add_sub1:inst9\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub1.v" "LPM_ADD_SUB_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_add_sub1.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341652030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CU:inst3\|lpm_add_sub1:inst9\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"CU:inst3\|lpm_add_sub1:inst9\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub1.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_add_sub1.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595341652186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CU:inst3\|lpm_add_sub1:inst9\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"CU:inst3\|lpm_add_sub1:inst9\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341652186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341652186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341652186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341652186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341652186 ""}  } { { "lpm_add_sub1.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_add_sub1.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595341652186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qnh " "Found entity 1: add_sub_qnh" {  } { { "db/add_sub_qnh.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/add_sub_qnh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341652420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341652420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qnh CU:inst3\|lpm_add_sub1:inst9\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_qnh:auto_generated " "Elaborating entity \"add_sub_qnh\" for hierarchy \"CU:inst3\|lpm_add_sub1:inst9\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_qnh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341652467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ICACHE20 ICACHE20:inst " "Elaborating entity \"ICACHE20\" for hierarchy \"ICACHE20:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 584 216 432 712 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341652670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ICACHE20:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ICACHE20:inst\|altsyncram:altsyncram_component\"" {  } { { "ICACHE20.v" "altsyncram_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/ICACHE20.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341652931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ICACHE20:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ICACHE20:inst\|altsyncram:altsyncram_component\"" {  } { { "ICACHE20.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/ICACHE20.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595341652993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ICACHE20:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ICACHE20:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341652993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341652993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPU.mif " "Parameter \"init_file\" = \"CPU.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341652993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341652993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341652993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341652993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341652993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341652993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341652993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341652993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341652993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341652993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341652993 ""}  } { { "ICACHE20.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/ICACHE20.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595341652993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4071.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4071.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4071 " "Found entity 1: altsyncram_4071" {  } { { "db/altsyncram_4071.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/altsyncram_4071.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341653275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341653275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4071 ICACHE20:inst\|altsyncram:altsyncram_component\|altsyncram_4071:auto_generated " "Elaborating entity \"altsyncram_4071\" for hierarchy \"ICACHE20:inst\|altsyncram:altsyncram_component\|altsyncram_4071:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341653337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9oa " "Found entity 1: decode_9oa" {  } { { "db/decode_9oa.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/decode_9oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341655368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341655368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa ICACHE20:inst\|altsyncram:altsyncram_component\|altsyncram_4071:auto_generated\|decode_9oa:deep_decode " "Elaborating entity \"decode_9oa\" for hierarchy \"ICACHE20:inst\|altsyncram:altsyncram_component\|altsyncram_4071:auto_generated\|decode_9oa:deep_decode\"" {  } { { "db/altsyncram_4071.tdf" "deep_decode" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/altsyncram_4071.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341655415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3kb " "Found entity 1: mux_3kb" {  } { { "db/mux_3kb.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/mux_3kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341655619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341655619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3kb ICACHE20:inst\|altsyncram:altsyncram_component\|altsyncram_4071:auto_generated\|mux_3kb:mux2 " "Elaborating entity \"mux_3kb\" for hierarchy \"ICACHE20:inst\|altsyncram:altsyncram_component\|altsyncram_4071:auto_generated\|mux_3kb:mux2\"" {  } { { "db/altsyncram_4071.tdf" "mux2" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/altsyncram_4071.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341655696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst2 " "Elaborating entity \"PC\" for hierarchy \"PC:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 584 -80 96 680 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341655993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF PC:inst2\|LPM_DFF:inst " "Elaborating entity \"LPM_DFF\" for hierarchy \"PC:inst2\|LPM_DFF:inst\"" {  } { { "PC.bdf" "inst" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/PC.bdf" { { 336 624 776 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341656071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:inst2\|LPM_DFF:inst " "Elaborated megafunction instantiation \"PC:inst2\|LPM_DFF:inst\"" {  } { { "PC.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/PC.bdf" { { 336 624 776 464 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595341656181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC:inst2\|LPM_DFF:inst " "Instantiated megafunction \"PC:inst2\|LPM_DFF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341656181 ""}  } { { "PC.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/PC.bdf" { { 336 624 776 464 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595341656181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 PC:inst2\|lpm_mux1:inst7 " "Elaborating entity \"lpm_mux1\" for hierarchy \"PC:inst2\|lpm_mux1:inst7\"" {  } { { "PC.bdf" "inst7" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/PC.bdf" { { 360 416 560 440 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341656462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 PC:inst2\|lpm_add_sub0:inst3 " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"PC:inst2\|lpm_add_sub0:inst3\"" {  } { { "PC.bdf" "inst3" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/PC.bdf" { { 376 1040 1200 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341656853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub PC:inst2\|lpm_add_sub0:inst3\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"PC:inst2\|lpm_add_sub0:inst3\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.v" "LPM_ADD_SUB_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_add_sub0.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341657040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:inst2\|lpm_add_sub0:inst3\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"PC:inst2\|lpm_add_sub0:inst3\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_add_sub0.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595341657118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC:inst2\|lpm_add_sub0:inst3\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"PC:inst2\|lpm_add_sub0:inst3\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341657118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341657118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341657118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341657118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341657118 ""}  } { { "lpm_add_sub0.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_add_sub0.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595341657118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dph " "Found entity 1: add_sub_dph" {  } { { "db/add_sub_dph.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/add_sub_dph.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341657400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341657400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dph PC:inst2\|lpm_add_sub0:inst3\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_dph:auto_generated " "Elaborating entity \"add_sub_dph\" for hierarchy \"PC:inst2\|lpm_add_sub0:inst3\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_dph:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341657446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF LPM_DFF:A_REG " "Elaborating entity \"LPM_DFF\" for hierarchy \"LPM_DFF:A_REG\"" {  } { { "CPU.bdf" "A_REG" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 408 1216 1368 536 "A_REG" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341657525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_DFF:A_REG " "Elaborated megafunction instantiation \"LPM_DFF:A_REG\"" {  } { { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 408 1216 1368 536 "A_REG" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595341657682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_DFF:A_REG " "Instantiated megafunction \"LPM_DFF:A_REG\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341657682 ""}  } { { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 408 1216 1368 536 "A_REG" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595341657682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW7 HW7:RF " "Elaborating entity \"HW7\" for hierarchy \"HW7:RF\"" {  } { { "CPU.bdf" "RF" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 536 856 1152 696 "RF" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341657775 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "lpm_shiftreg0 inst48 " "Block or symbol \"lpm_shiftreg0\" of instance \"inst48\" overlaps another block or symbol" {  } { { "HW7/HW7.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/HW7.bdf" { { 3464 800 944 3592 "inst48" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1595341658009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 HW7:RF\|lpm_mux0:inst11 " "Elaborating entity \"lpm_mux0\" for hierarchy \"HW7:RF\|lpm_mux0:inst11\"" {  } { { "HW7/HW7.bdf" "inst11" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/HW7.bdf" { { -344 1280 1840 -200 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341658321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux HW7:RF\|lpm_mux0:inst11\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"HW7:RF\|lpm_mux0:inst11\|lpm_mux:LPM_MUX_component\"" {  } { { "HW7/lpm_mux0.v" "LPM_MUX_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_mux0.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341658665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HW7:RF\|lpm_mux0:inst11\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"HW7:RF\|lpm_mux0:inst11\|lpm_mux:LPM_MUX_component\"" {  } { { "HW7/lpm_mux0.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_mux0.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595341658853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HW7:RF\|lpm_mux0:inst11\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"HW7:RF\|lpm_mux0:inst11\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 32 " "Parameter \"lpm_size\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341658853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341658853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341658853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 5 " "Parameter \"lpm_widths\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341658853 ""}  } { { "HW7/lpm_mux0.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_mux0.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595341658853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0qc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0qc " "Found entity 1: mux_0qc" {  } { { "db/mux_0qc.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/mux_0qc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341659181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341659181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0qc HW7:RF\|lpm_mux0:inst11\|lpm_mux:LPM_MUX_component\|mux_0qc:auto_generated " "Elaborating entity \"mux_0qc\" for hierarchy \"HW7:RF\|lpm_mux0:inst11\|lpm_mux:LPM_MUX_component\|mux_0qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341659243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg0 HW7:RF\|lpm_shiftreg0:inst " "Elaborating entity \"lpm_shiftreg0\" for hierarchy \"HW7:RF\|lpm_shiftreg0:inst\"" {  } { { "HW7/HW7.bdf" "inst" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/HW7.bdf" { { -240 800 944 -112 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341660229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg HW7:RF\|lpm_shiftreg0:inst\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"HW7:RF\|lpm_shiftreg0:inst\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "HW7/lpm_shiftreg0.v" "LPM_SHIFTREG_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_shiftreg0.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341660324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HW7:RF\|lpm_shiftreg0:inst\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"HW7:RF\|lpm_shiftreg0:inst\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "HW7/lpm_shiftreg0.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_shiftreg0.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595341660480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HW7:RF\|lpm_shiftreg0:inst\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"HW7:RF\|lpm_shiftreg0:inst\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341660480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341660480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341660480 ""}  } { { "HW7/lpm_shiftreg0.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_shiftreg0.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595341660480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 HW7:RF\|lpm_constant0:inst7 " "Elaborating entity \"lpm_constant0\" for hierarchy \"HW7:RF\|lpm_constant0:inst7\"" {  } { { "HW7/HW7.bdf" "inst7" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/HW7.bdf" { { -208 496 608 -160 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341660792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0_lpm_constant_r09 HW7:RF\|lpm_constant0:inst7\|lpm_constant0_lpm_constant_r09:lpm_constant0_lpm_constant_r09_component " "Elaborating entity \"lpm_constant0_lpm_constant_r09\" for hierarchy \"HW7:RF\|lpm_constant0:inst7\|lpm_constant0_lpm_constant_r09:lpm_constant0_lpm_constant_r09_component\"" {  } { { "HW7/lpm_constant0.v" "lpm_constant0_lpm_constant_r09_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_constant0.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341661325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode1 HW7:RF\|lpm_decode1:inst51 " "Elaborating entity \"lpm_decode1\" for hierarchy \"HW7:RF\|lpm_decode1:inst51\"" {  } { { "HW7/HW7.bdf" "inst51" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/HW7.bdf" { { 24 8 136 584 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341662153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode HW7:RF\|lpm_decode1:inst51\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"HW7:RF\|lpm_decode1:inst51\|lpm_decode:LPM_DECODE_component\"" {  } { { "HW7/lpm_decode1.v" "LPM_DECODE_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_decode1.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341662449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HW7:RF\|lpm_decode1:inst51\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"HW7:RF\|lpm_decode1:inst51\|lpm_decode:LPM_DECODE_component\"" {  } { { "HW7/lpm_decode1.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_decode1.v" 186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595341662527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HW7:RF\|lpm_decode1:inst51\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"HW7:RF\|lpm_decode1:inst51\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 32 " "Parameter \"lpm_decodes\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341662527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341662527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341662527 ""}  } { { "HW7/lpm_decode1.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_decode1.v" 186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595341662527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_isf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_isf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_isf " "Found entity 1: decode_isf" {  } { { "db/decode_isf.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/decode_isf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595341662793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595341662793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_isf HW7:RF\|lpm_decode1:inst51\|lpm_decode:LPM_DECODE_component\|decode_isf:auto_generated " "Elaborating entity \"decode_isf\" for hierarchy \"HW7:RF\|lpm_decode1:inst51\|lpm_decode:LPM_DECODE_component\|decode_isf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341662855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZERO_EXT10 ZERO_EXT10:inst10 " "Elaborating entity \"ZERO_EXT10\" for hierarchy \"ZERO_EXT10:inst10\"" {  } { { "CPU.bdf" "inst10" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 656 1856 2008 752 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595341674797 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[1\] GND " "Pin \"pc\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc\[31..0\]" "" } { 608 96 159 620 "PC\[31..0\]" "" } { 560 -136 -80 572 "PC\[31..0\]" "" } { 608 160 216 620 "PC\[16..2\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595341697556 "|CPU|pc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc\[31..0\]" "" } { 608 96 159 620 "PC\[31..0\]" "" } { 560 -136 -80 572 "PC\[31..0\]" "" } { 608 160 216 620 "PC\[16..2\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595341697556 "|CPU|pc[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1595341697556 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1595341716432 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595341716432 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3632 " "Implemented 3632 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1595341717572 ""} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Implemented 92 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1595341717572 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3378 " "Implemented 3378 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1595341717572 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1595341717572 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1595341717572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595341718010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 21 18:58:37 2020 " "Processing ended: Tue Jul 21 18:58:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595341718010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595341718010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595341718010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595341718010 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1595341724983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595341725061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 21 18:58:39 2020 " "Processing started: Tue Jul 21 18:58:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595341725061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1595341725061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c ALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1595341725077 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1595341725342 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1595341725342 ""}
{ "Info" "0" "" "Revision = ALU" {  } {  } 0 0 "Revision = ALU" 0 0 "Fitter" 0 0 1595341725342 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1595341727108 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ALU EP2C70F672C6 " "Automatically selected device EP2C70F672C6 for design ALU" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1595341727530 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1595341727545 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1595341727967 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1595341728014 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C6 " "Device EP2C35F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1595341730204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1595341730204 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1595341730204 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 8827 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1595341730267 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 8828 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1595341730267 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 8829 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1595341730267 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1595341730267 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1595341730344 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "94 94 " "No exact pin location assignment(s) for 94 pins of 94 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eq " "Pin eq not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { eq } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 592 1624 1800 608 "eq" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[19\] " "Pin instr\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[19] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 464 536 712 480 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[18\] " "Pin instr\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[18] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 464 536 712 480 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[17\] " "Pin instr\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[17] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 464 536 712 480 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[16\] " "Pin instr\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[16] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 464 536 712 480 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[15\] " "Pin instr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[15] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 464 536 712 480 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[14\] " "Pin instr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[14] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 464 536 712 480 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[13\] " "Pin instr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[13] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 464 536 712 480 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[12\] " "Pin instr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[12] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 464 536 712 480 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[11\] " "Pin instr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[11] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 464 536 712 480 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[10\] " "Pin instr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[10] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 464 536 712 480 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[9\] " "Pin instr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[9] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 464 536 712 480 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[8\] " "Pin instr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[8] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 464 536 712 480 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[7\] " "Pin instr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[7] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 464 536 712 480 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[6\] " "Pin instr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[6] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 464 536 712 480 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[5\] " "Pin instr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[5] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 464 536 712 480 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[4\] " "Pin instr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[4] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 464 536 712 480 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[3\] " "Pin instr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[3] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 464 536 712 480 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[2\] " "Pin instr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[2] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 464 536 712 480 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[1\] " "Pin instr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[1] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 464 536 712 480 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[0\] " "Pin instr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[0] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 464 536 712 480 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_cache_en " "Pin inst_cache_en not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inst_cache_en } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 288 856 1032 304 "inst_cache_en" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_cache_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[31\] " "Pin pc\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[31] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[30\] " "Pin pc\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[30] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[29\] " "Pin pc\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[29] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[28\] " "Pin pc\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[28] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[27\] " "Pin pc\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[27] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[26\] " "Pin pc\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[26] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[25\] " "Pin pc\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[25] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[24\] " "Pin pc\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[24] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[23\] " "Pin pc\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[23] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[22\] " "Pin pc\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[22] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[21\] " "Pin pc\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[21] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[20\] " "Pin pc\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[20] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[19\] " "Pin pc\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[19] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[18\] " "Pin pc\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[18] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[17\] " "Pin pc\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[17] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[16\] " "Pin pc\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[16] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[15\] " "Pin pc\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[15] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[14\] " "Pin pc\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[14] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[13\] " "Pin pc\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[13] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[12\] " "Pin pc\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[12] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[11\] " "Pin pc\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[11] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[10\] " "Pin pc\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[10] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[9\] " "Pin pc\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[9] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[8\] " "Pin pc\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[8] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[7\] " "Pin pc\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[7] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[6\] " "Pin pc\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[6] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[5\] " "Pin pc\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[5] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[4\] " "Pin pc\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[4] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[3\] " "Pin pc\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[3] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[2\] " "Pin pc\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[2] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[1\] " "Pin pc\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[1] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[0\] " "Pin pc\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[0] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 560 -80 96 576 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do_update " "Pin do_update not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do_update } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 216 856 1032 232 "do_update" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do_update } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_write " "Pin reg_write not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_write } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 240 856 1032 256 "reg_write" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "is_shamt_load " "Pin is_shamt_load not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { is_shamt_load } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 264 856 1032 280 "is_shamt_load" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { is_shamt_load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "zero " "Pin zero not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { zero } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 608 1624 1800 624 "zero" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sgn " "Pin sgn not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sgn } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 624 1624 1800 640 "sgn" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sgn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "overflow " "Pin overflow not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { overflow } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 640 1624 1800 656 "overflow" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { overflow } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[31\] " "Pin write_date\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[31] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[30\] " "Pin write_date\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[30] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[29\] " "Pin write_date\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[29] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[28\] " "Pin write_date\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[28] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[27\] " "Pin write_date\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[27] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[26\] " "Pin write_date\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[26] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[25\] " "Pin write_date\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[25] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[24\] " "Pin write_date\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[24] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[23\] " "Pin write_date\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[23] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[22\] " "Pin write_date\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[22] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[21\] " "Pin write_date\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[21] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[20\] " "Pin write_date\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[20] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[19\] " "Pin write_date\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[19] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[18\] " "Pin write_date\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[18] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[17\] " "Pin write_date\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[17] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[16\] " "Pin write_date\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[16] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[15\] " "Pin write_date\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[15] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[14\] " "Pin write_date\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[14] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[13\] " "Pin write_date\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[13] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[12\] " "Pin write_date\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[12] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[11\] " "Pin write_date\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[11] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[10\] " "Pin write_date\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[10] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[9\] " "Pin write_date\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[9] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[8\] " "Pin write_date\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[8] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[7\] " "Pin write_date\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[7] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[6\] " "Pin write_date\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[6] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[5\] " "Pin write_date\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[5] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[4\] " "Pin write_date\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[4] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[3\] " "Pin write_date\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[3] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[2\] " "Pin write_date\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[2] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[1\] " "Pin write_date\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[1] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[0\] " "Pin write_date\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[0] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 488 2104 2281 504 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET " "Pin RESET not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESET } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 336 600 768 352 "RESET" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Pin CLOCK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 312 600 768 328 "CLOCK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595341730891 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1595341730891 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1595341731829 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1595341731891 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1595341732172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLOCK (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1595341732844 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 312 600 768 328 "CLOCK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1595341732844 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node RESET (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1595341732844 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst2\|lpm_dff:inst\|dffs\[2\] " "Destination node PC:inst2\|lpm_dff:inst\|dffs\[2\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC:inst2|lpm_dff:inst|dffs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595341732844 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HW7:RF\|lpm_shiftreg0:inst23\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[31\] " "Destination node HW7:RF\|lpm_shiftreg0:inst23\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[31\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HW7:RF|lpm_shiftreg0:inst23|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 1466 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595341732844 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HW7:RF\|lpm_shiftreg0:inst25\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[31\] " "Destination node HW7:RF\|lpm_shiftreg0:inst25\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[31\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HW7:RF|lpm_shiftreg0:inst25|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 1334 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595341732844 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HW7:RF\|lpm_shiftreg0:inst24\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[31\] " "Destination node HW7:RF\|lpm_shiftreg0:inst24\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[31\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HW7:RF|lpm_shiftreg0:inst24|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 1400 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595341732844 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HW7:RF\|lpm_shiftreg0:inst26\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[31\] " "Destination node HW7:RF\|lpm_shiftreg0:inst26\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[31\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HW7:RF|lpm_shiftreg0:inst26|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 1268 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595341732844 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HW7:RF\|lpm_shiftreg0:inst21\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[31\] " "Destination node HW7:RF\|lpm_shiftreg0:inst21\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[31\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HW7:RF|lpm_shiftreg0:inst21|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 1730 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595341732844 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HW7:RF\|lpm_shiftreg0:inst53\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[31\] " "Destination node HW7:RF\|lpm_shiftreg0:inst53\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[31\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HW7:RF|lpm_shiftreg0:inst53|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 2456 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595341732844 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HW7:RF\|lpm_shiftreg0:inst22\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[31\] " "Destination node HW7:RF\|lpm_shiftreg0:inst22\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[31\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HW7:RF|lpm_shiftreg0:inst22|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 1532 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595341732844 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HW7:RF\|lpm_shiftreg0:inst27\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[31\] " "Destination node HW7:RF\|lpm_shiftreg0:inst27\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[31\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HW7:RF|lpm_shiftreg0:inst27|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 1202 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595341732844 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HW7:RF\|lpm_shiftreg0:inst29\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[31\] " "Destination node HW7:RF\|lpm_shiftreg0:inst29\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[31\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HW7:RF|lpm_shiftreg0:inst29|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 3116 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595341732844 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1595341732844 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1595341732844 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESET } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 336 600 768 352 "RESET" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1595341732844 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1595341733684 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1595341733700 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1595341733700 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1595341733716 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1595341733731 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1595341733747 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1595341733763 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1595341733763 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1595341733778 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1595341733809 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1595341733809 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "92 unused 3.3V 0 92 0 " "Number of I/O pins in group: 92 (unused VREF, 3.3V VCCIO, 0 input, 92 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1595341733841 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1595341733841 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1595341733841 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 57 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1595341733856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 53 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1595341733856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1595341733856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 50 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1595341733856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 62 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1595341733856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 53 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1595341733856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 50 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1595341733856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 46 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1595341733856 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1595341733856 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1595341733856 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595341734091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1595341738749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595341741675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1595341741722 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1595341759952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595341759952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1595341760657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X48_Y26 X59_Y38 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38" {  } { { "loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38"} 48 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1595341766046 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1595341766046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595341769280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1595341769328 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1595341769328 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.11 " "Total time spent on timing analysis during the Fitter is 4.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1595341769515 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1595341769530 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "92 " "Found 92 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eq 0 " "Pin \"eq\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[19\] 0 " "Pin \"instr\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[18\] 0 " "Pin \"instr\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[17\] 0 " "Pin \"instr\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[16\] 0 " "Pin \"instr\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[15\] 0 " "Pin \"instr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[14\] 0 " "Pin \"instr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[13\] 0 " "Pin \"instr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[12\] 0 " "Pin \"instr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[11\] 0 " "Pin \"instr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[10\] 0 " "Pin \"instr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[9\] 0 " "Pin \"instr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[8\] 0 " "Pin \"instr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[7\] 0 " "Pin \"instr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[6\] 0 " "Pin \"instr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[5\] 0 " "Pin \"instr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[4\] 0 " "Pin \"instr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[3\] 0 " "Pin \"instr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[2\] 0 " "Pin \"instr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[1\] 0 " "Pin \"instr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[0\] 0 " "Pin \"instr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_cache_en 0 " "Pin \"inst_cache_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[31\] 0 " "Pin \"pc\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[30\] 0 " "Pin \"pc\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[29\] 0 " "Pin \"pc\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[28\] 0 " "Pin \"pc\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[27\] 0 " "Pin \"pc\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[26\] 0 " "Pin \"pc\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[25\] 0 " "Pin \"pc\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[24\] 0 " "Pin \"pc\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[23\] 0 " "Pin \"pc\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[22\] 0 " "Pin \"pc\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[21\] 0 " "Pin \"pc\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[20\] 0 " "Pin \"pc\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[19\] 0 " "Pin \"pc\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[18\] 0 " "Pin \"pc\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[17\] 0 " "Pin \"pc\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[16\] 0 " "Pin \"pc\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[15\] 0 " "Pin \"pc\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[14\] 0 " "Pin \"pc\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[13\] 0 " "Pin \"pc\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[12\] 0 " "Pin \"pc\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[11\] 0 " "Pin \"pc\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[10\] 0 " "Pin \"pc\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[9\] 0 " "Pin \"pc\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[8\] 0 " "Pin \"pc\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[7\] 0 " "Pin \"pc\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[6\] 0 " "Pin \"pc\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[5\] 0 " "Pin \"pc\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[4\] 0 " "Pin \"pc\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[3\] 0 " "Pin \"pc\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[2\] 0 " "Pin \"pc\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[1\] 0 " "Pin \"pc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[0\] 0 " "Pin \"pc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "do_update 0 " "Pin \"do_update\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_write 0 " "Pin \"reg_write\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "is_shamt_load 0 " "Pin \"is_shamt_load\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "zero 0 " "Pin \"zero\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sgn 0 " "Pin \"sgn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "overflow 0 " "Pin \"overflow\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[31\] 0 " "Pin \"write_date\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[30\] 0 " "Pin \"write_date\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[29\] 0 " "Pin \"write_date\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[28\] 0 " "Pin \"write_date\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[27\] 0 " "Pin \"write_date\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[26\] 0 " "Pin \"write_date\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[25\] 0 " "Pin \"write_date\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[24\] 0 " "Pin \"write_date\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[23\] 0 " "Pin \"write_date\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[22\] 0 " "Pin \"write_date\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[21\] 0 " "Pin \"write_date\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[20\] 0 " "Pin \"write_date\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[19\] 0 " "Pin \"write_date\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[18\] 0 " "Pin \"write_date\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[17\] 0 " "Pin \"write_date\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[16\] 0 " "Pin \"write_date\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[15\] 0 " "Pin \"write_date\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[14\] 0 " "Pin \"write_date\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[13\] 0 " "Pin \"write_date\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[12\] 0 " "Pin \"write_date\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[11\] 0 " "Pin \"write_date\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[10\] 0 " "Pin \"write_date\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[9\] 0 " "Pin \"write_date\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[8\] 0 " "Pin \"write_date\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[7\] 0 " "Pin \"write_date\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[6\] 0 " "Pin \"write_date\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[5\] 0 " "Pin \"write_date\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[4\] 0 " "Pin \"write_date\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[3\] 0 " "Pin \"write_date\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[2\] 0 " "Pin \"write_date\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[1\] 0 " "Pin \"write_date\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[0\] 0 " "Pin \"write_date\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595341769671 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1595341769671 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1595341771187 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1595341771515 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1595341773096 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595341773893 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1595341773955 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1595341774237 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/University/BSc/Project/CA/ComputerArch/CPU/output_files/ALU.fit.smsg " "Generated suppressed messages file X:/University/BSc/Project/CA/ComputerArch/CPU/output_files/ALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1595341774800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5013 " "Peak virtual memory: 5013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595341777268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 21 18:59:37 2020 " "Processing ended: Tue Jul 21 18:59:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595341777268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595341777268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595341777268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1595341777268 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1595341782937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595341782953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 21 18:59:39 2020 " "Processing started: Tue Jul 21 18:59:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595341782953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1595341782953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c ALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1595341782953 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1595341786986 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1595341787220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595341789362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 21 18:59:49 2020 " "Processing ended: Tue Jul 21 18:59:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595341789362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595341789362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595341789362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1595341789362 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1595341790332 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1595341794519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595341794566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 21 18:59:50 2020 " "Processing started: Tue Jul 21 18:59:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595341794566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1595341794566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c ALU " "Command: quartus_sta CPU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1595341794582 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1595341794941 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1595341796348 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1595341797098 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1595341797114 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1595341797207 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1595341797207 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1595341797457 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1595341797567 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1595341797770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.633 " "Worst-case setup slack is -5.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595341797848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595341797848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.633    -10972.297 CLOCK  " "   -5.633    -10972.297 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595341797848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595341797848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595341797926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595341797926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLOCK  " "    0.391         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595341797926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595341797926 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1595341797973 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1595341798004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595341798036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595341798036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423     -7067.060 CLOCK  " "   -1.423     -7067.060 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595341798036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595341798036 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1595341798536 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1595341798551 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1595341798787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.093 " "Worst-case setup slack is -2.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595341798801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595341798801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.093     -3735.459 CLOCK  " "   -2.093     -3735.459 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595341798801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595341798801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595341798848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595341798848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLOCK  " "    0.215         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595341798848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595341798848 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1595341798864 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1595341798879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595341798911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595341798911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423     -7067.060 CLOCK  " "   -1.423     -7067.060 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595341798911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595341798911 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1595341799411 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1595341799723 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1595341799739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595341800416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 21 19:00:00 2020 " "Processing ended: Tue Jul 21 19:00:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595341800416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595341800416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595341800416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595341800416 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1595341807729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595341807744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 21 19:00:02 2020 " "Processing started: Tue Jul 21 19:00:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595341807744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1595341807744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU -c ALU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1595341807744 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU.vo X:/University/BSc/Project/CA/ComputerArch/CPU/simulation/modelsim/ simulation " "Generated file ALU.vo in folder \"X:/University/BSc/Project/CA/ComputerArch/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1595341812501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595341813101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 21 19:00:13 2020 " "Processing ended: Tue Jul 21 19:00:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595341813101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595341813101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595341813101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595341813101 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595341814407 ""}
