|MC68K
CPUClock <= inst13.DB_MAX_OUTPUT_PORT_TYPE
CLK_50Mhz => inst13.CLK
CLK_50Mhz => DMAController:inst12.Clock
CLK_50Mhz => Video_Controller640x480:inst1.Clock_50Mhz
CLK_50Mhz => OnChipM68xxIO:inst11.Clock_50Mhz
CLK_50Mhz => inst18.IN0
sdram_cke <= Dram:inst2.sdram_cke
RESET_Key0_L => DMAController:inst12.Reset_L
RESET_Key0_L => FlashInterface:inst5.Reset_L
RESET_Key0_L => M68000CPU:inst17.Reset_L
RESET_Key0_L => Video_Controller640x480:inst1.Reset_L
RESET_Key0_L => OnChipIO:inst8.Reset_L
RESET_Key0_L => OnChipM68xxIO:inst11.Reset_L
RESET_Key0_L => TraceExceptionGenerator:inst30.Reset
RESET_Key0_L => Dram:inst2.Reset_L
AS_L <= CPU_DMA_Mux:inst14.AS_L
UDS_L <= CPU_DMA_Mux:inst14.UDS_L
DataBusOut[0] <= CPU_DMA_Mux:inst14.DataOut[0]
DataBusOut[1] <= CPU_DMA_Mux:inst14.DataOut[1]
DataBusOut[2] <= CPU_DMA_Mux:inst14.DataOut[2]
DataBusOut[3] <= CPU_DMA_Mux:inst14.DataOut[3]
DataBusOut[4] <= CPU_DMA_Mux:inst14.DataOut[4]
DataBusOut[5] <= CPU_DMA_Mux:inst14.DataOut[5]
DataBusOut[6] <= CPU_DMA_Mux:inst14.DataOut[6]
DataBusOut[7] <= CPU_DMA_Mux:inst14.DataOut[7]
DataBusOut[8] <= CPU_DMA_Mux:inst14.DataOut[8]
DataBusOut[9] <= CPU_DMA_Mux:inst14.DataOut[9]
DataBusOut[10] <= CPU_DMA_Mux:inst14.DataOut[10]
DataBusOut[11] <= CPU_DMA_Mux:inst14.DataOut[11]
DataBusOut[12] <= CPU_DMA_Mux:inst14.DataOut[12]
DataBusOut[13] <= CPU_DMA_Mux:inst14.DataOut[13]
DataBusOut[14] <= CPU_DMA_Mux:inst14.DataOut[14]
DataBusOut[15] <= CPU_DMA_Mux:inst14.DataOut[15]
FlashData[0] <> FlashInterface:inst5.FlashData[0]
FlashData[1] <> FlashInterface:inst5.FlashData[1]
FlashData[2] <> FlashInterface:inst5.FlashData[2]
FlashData[3] <> FlashInterface:inst5.FlashData[3]
FlashData[4] <> FlashInterface:inst5.FlashData[4]
FlashData[5] <> FlashInterface:inst5.FlashData[5]
FlashData[6] <> FlashInterface:inst5.FlashData[6]
FlashData[7] <> FlashInterface:inst5.FlashData[7]
LDS_L <= CPU_DMA_Mux:inst14.LDS_L
Bus_Request_SW8_H => inst9.IN0
DataBusIn[0] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[1] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[2] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[3] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[4] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[5] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[6] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[7] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[8] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[9] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[10] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[11] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[12] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[13] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[14] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[15] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
SRam_Data[0] <> StaticRamController:inst19.SRam_Data[0]
SRam_Data[1] <> StaticRamController:inst19.SRam_Data[1]
SRam_Data[2] <> StaticRamController:inst19.SRam_Data[2]
SRam_Data[3] <> StaticRamController:inst19.SRam_Data[3]
SRam_Data[4] <> StaticRamController:inst19.SRam_Data[4]
SRam_Data[5] <> StaticRamController:inst19.SRam_Data[5]
SRam_Data[6] <> StaticRamController:inst19.SRam_Data[6]
SRam_Data[7] <> StaticRamController:inst19.SRam_Data[7]
SRam_Data[8] <> StaticRamController:inst19.SRam_Data[8]
SRam_Data[9] <> StaticRamController:inst19.SRam_Data[9]
SRam_Data[10] <> StaticRamController:inst19.SRam_Data[10]
SRam_Data[11] <> StaticRamController:inst19.SRam_Data[11]
SRam_Data[12] <> StaticRamController:inst19.SRam_Data[12]
SRam_Data[13] <> StaticRamController:inst19.SRam_Data[13]
SRam_Data[14] <> StaticRamController:inst19.SRam_Data[14]
SRam_Data[15] <> StaticRamController:inst19.SRam_Data[15]
InPortA[0] => OnChipIO:inst8.InPortA[0]
InPortA[1] => OnChipIO:inst8.InPortA[1]
InPortA[2] => OnChipIO:inst8.InPortA[2]
InPortA[3] => OnChipIO:inst8.InPortA[3]
InPortA[4] => OnChipIO:inst8.InPortA[4]
InPortA[5] => OnChipIO:inst8.InPortA[5]
InPortA[6] => OnChipIO:inst8.InPortA[6]
InPortA[7] => OnChipIO:inst8.InPortA[7]
InPortB[0] => OnChipIO:inst8.InPortB[0]
InPortB[1] => OnChipIO:inst8.InPortB[1]
InPortB[2] => OnChipIO:inst8.InPortB[2]
InPortB[3] => OnChipIO:inst8.InPortB[3]
InPortB[4] => OnChipIO:inst8.InPortB[4]
InPortB[5] => OnChipIO:inst8.InPortB[5]
InPortB[6] => OnChipIO:inst8.InPortB[6]
InPortB[7] => OnChipIO:inst8.InPortB[7]
InPortC[0] => OnChipIO:inst8.InPortC[0]
InPortC[1] => OnChipIO:inst8.InPortC[1]
InPortC[2] => OnChipIO:inst8.InPortC[2]
InPortC[3] => OnChipIO:inst8.InPortC[3]
InPortC[4] => OnChipIO:inst8.InPortC[4]
InPortC[5] => OnChipIO:inst8.InPortC[5]
InPortC[6] => OnChipIO:inst8.InPortC[6]
InPortC[7] => OnChipIO:inst8.InPortC[7]
InPortE[0] => OnChipIO:inst8.InPortE[0]
InPortE[1] => OnChipIO:inst8.InPortE[1]
InPortE[2] => OnChipIO:inst8.InPortE[2]
InPortE[3] => OnChipIO:inst8.InPortE[3]
InPortE[4] => OnChipIO:inst8.InPortE[4]
InPortE[5] => OnChipIO:inst8.InPortE[5]
InPortE[6] => OnChipIO:inst8.InPortE[6]
InPortE[7] => OnChipIO:inst8.InPortE[7]
RS232_RxData => OnChipM68xxIO:inst11.RS232_RxData
Trace_Request_Key3_L => TraceExceptionGenerator:inst30.TraceRequest_L
IRQ4_Key1_L => InterruptPriorityEncoder:inst28.IRQ4_L
IRQ2_Key2_L => InterruptPriorityEncoder:inst28.IRQ2_L
DMA_DataOut[0] <= DMAController:inst12.DMA_DataOut[0]
DMA_DataOut[1] <= DMAController:inst12.DMA_DataOut[1]
DMA_DataOut[2] <= DMAController:inst12.DMA_DataOut[2]
DMA_DataOut[3] <= DMAController:inst12.DMA_DataOut[3]
DMA_DataOut[4] <= DMAController:inst12.DMA_DataOut[4]
DMA_DataOut[5] <= DMAController:inst12.DMA_DataOut[5]
DMA_DataOut[6] <= DMAController:inst12.DMA_DataOut[6]
DMA_DataOut[7] <= DMAController:inst12.DMA_DataOut[7]
DMA_DataOut[8] <= DMAController:inst12.DMA_DataOut[8]
DMA_DataOut[9] <= DMAController:inst12.DMA_DataOut[9]
DMA_DataOut[10] <= DMAController:inst12.DMA_DataOut[10]
DMA_DataOut[11] <= DMAController:inst12.DMA_DataOut[11]
DMA_DataOut[12] <= DMAController:inst12.DMA_DataOut[12]
DMA_DataOut[13] <= DMAController:inst12.DMA_DataOut[13]
DMA_DataOut[14] <= DMAController:inst12.DMA_DataOut[14]
DMA_DataOut[15] <= DMAController:inst12.DMA_DataOut[15]
sdram_dq[0] <> Dram:inst2.sdram_dq[0]
sdram_dq[1] <> Dram:inst2.sdram_dq[1]
sdram_dq[2] <> Dram:inst2.sdram_dq[2]
sdram_dq[3] <> Dram:inst2.sdram_dq[3]
sdram_dq[4] <> Dram:inst2.sdram_dq[4]
sdram_dq[5] <> Dram:inst2.sdram_dq[5]
sdram_dq[6] <> Dram:inst2.sdram_dq[6]
sdram_dq[7] <> Dram:inst2.sdram_dq[7]
sdram_dq[8] <> Dram:inst2.sdram_dq[8]
sdram_dq[9] <> Dram:inst2.sdram_dq[9]
sdram_dq[10] <> Dram:inst2.sdram_dq[10]
sdram_dq[11] <> Dram:inst2.sdram_dq[11]
sdram_dq[12] <> Dram:inst2.sdram_dq[12]
sdram_dq[13] <> Dram:inst2.sdram_dq[13]
sdram_dq[14] <> Dram:inst2.sdram_dq[14]
sdram_dq[15] <> Dram:inst2.sdram_dq[15]
sdram_cs_n <= Dram:inst2.sdram_cs_n
sdram_ras_n <= Dram:inst2.sdram_ras_n
sdram_cas_n <= Dram:inst2.sdram_cas_n
sdram_we_n <= Dram:inst2.sdram_we_n
RomSelect_H <= AddressDecoder:inst3.OnChipRomSelect_H
Dtack_L <= Dtack_Generator:inst.DtackOut_L
sdram_clock <= Dram:inst2.sdram_clock
LCD_RW <= OnChipIO:inst8.LCD_RW
CPU_RW <= RW.DB_MAX_OUTPUT_PORT_TYPE
LCD_E <= OnChipIO:inst8.LCD_E
LCD_RS <= OnChipIO:inst8.LCD_RS
horiz_sync_out <= Video_Controller640x480:inst1.horiz_sync_out
vert_sync_out <= Video_Controller640x480:inst1.vert_sync_out
SRam_OE_L <= StaticRamController:inst19.SRam_OE_L
SRam_CE_L <= StaticRamController:inst19.SRam_CE_L
SRam_WE_L <= StaticRamController:inst19.SRam_WE_L
SRam_LB_L <= StaticRamController:inst19.SRam_LB_L
SRam_UB_L <= StaticRamController:inst19.SRam_UB_L
ResetOut <= Dram:inst2.ResetOut_L
DramDtack_L <= Dram:inst2.DramDtack_L
FlashOE_L <= FlashInterface:inst5.FlashOE_L
FlashWE_L <= FlashInterface:inst5.FlashWE_L
FlashReset_L <= FlashInterface:inst5.FlashReset_L
FlashCE_L <= FlashInterface:inst5.FlashCE_L
DramSelect_H <= AddressDecoder:inst3.DramSelect_H
RS232_TxData <= OnChipM68xxIO:inst11.RS232_TxData
OnChipRamSelect_H <= AddressDecoder:inst3.OnChipRamSelect_H
BG_L <= M68000CPU:inst17.BG_L
LCD_Contrast_DE1 <= <GND>
LCD_BLON_DE2 <= <VCC>
LCD_ON_DE2 <= <VCC>
UDS_OUT_L <= DMA_UDS_L.DB_MAX_OUTPUT_PORT_TYPE
LDS_OUT_L <= DMA_LDS_L.DB_MAX_OUTPUT_PORT_TYPE
RW_OUT <= DMA_RW.DB_MAX_OUTPUT_PORT_TYPE
AS_OUT_L <= DMA_AS_L.DB_MAX_OUTPUT_PORT_TYPE
BR_L <= DMAController:inst12.BR_L
BGACK_L <= DMAController:inst12.BGACK_L
VideoDac_Sync_L <= <GND>
VideoDac_Clock <= inst13.DB_MAX_OUTPUT_PORT_TYPE
VideoDAC_Blank_L <= <VCC>
SRamSelect_H <= DE2_512kSramSelect_H.DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[0] <= DMA_Address[0].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[1] <= DMA_Address[1].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[2] <= DMA_Address[2].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[3] <= DMA_Address[3].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[4] <= DMA_Address[4].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[5] <= DMA_Address[5].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[6] <= DMA_Address[6].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[7] <= DMA_Address[7].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[8] <= DMA_Address[8].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[9] <= DMA_Address[9].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[10] <= DMA_Address[10].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[11] <= DMA_Address[11].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[12] <= DMA_Address[12].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[13] <= DMA_Address[13].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[14] <= DMA_Address[14].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[15] <= DMA_Address[15].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[16] <= DMA_Address[16].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[17] <= DMA_Address[17].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[18] <= DMA_Address[18].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[19] <= DMA_Address[19].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[20] <= DMA_Address[20].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[21] <= DMA_Address[21].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[22] <= DMA_Address[22].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[23] <= DMA_Address[23].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[24] <= DMA_Address[24].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[25] <= DMA_Address[25].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[26] <= DMA_Address[26].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[27] <= DMA_Address[27].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[28] <= DMA_Address[28].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[29] <= DMA_Address[29].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[30] <= DMA_Address[30].DB_MAX_OUTPUT_PORT_TYPE
Address_OUT[31] <= DMA_Address[31].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[0] <= Address[0].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[1] <= Address[1].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[2] <= Address[2].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[3] <= Address[3].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[4] <= Address[4].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[5] <= Address[5].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[6] <= Address[6].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[7] <= Address[7].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[8] <= Address[8].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[9] <= Address[9].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[10] <= Address[10].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[11] <= Address[11].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[12] <= Address[12].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[13] <= Address[13].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[14] <= Address[14].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[15] <= Address[15].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[16] <= Address[16].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[17] <= Address[17].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[18] <= Address[18].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[19] <= Address[19].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[20] <= Address[20].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[21] <= Address[21].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[22] <= Address[22].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[23] <= Address[23].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[24] <= Address[24].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[25] <= Address[25].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[26] <= Address[26].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[27] <= Address[27].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[28] <= Address[28].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[29] <= Address[29].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[30] <= Address[30].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[31] <= Address[31].DB_MAX_OUTPUT_PORT_TYPE
BlueOut[0] <= Video_Controller640x480:inst1.BlueOut[0]
BlueOut[1] <= Video_Controller640x480:inst1.BlueOut[1]
BlueOut[2] <= Video_Controller640x480:inst1.BlueOut[2]
BlueOut[3] <= Video_Controller640x480:inst1.BlueOut[3]
BlueOut[4] <= Video_Controller640x480:inst1.BlueOut[4]
BlueOut[5] <= Video_Controller640x480:inst1.BlueOut[5]
BlueOut[6] <= Video_Controller640x480:inst1.BlueOut[6]
BlueOut[7] <= Video_Controller640x480:inst1.BlueOut[7]
BlueOut[8] <= Video_Controller640x480:inst1.BlueOut[8]
BlueOut[9] <= Video_Controller640x480:inst1.BlueOut[9]
FlashAddress[0] <= Address[1].DB_MAX_OUTPUT_PORT_TYPE
FlashAddress[1] <= Address[2].DB_MAX_OUTPUT_PORT_TYPE
FlashAddress[2] <= Address[3].DB_MAX_OUTPUT_PORT_TYPE
FlashAddress[3] <= Address[4].DB_MAX_OUTPUT_PORT_TYPE
FlashAddress[4] <= Address[5].DB_MAX_OUTPUT_PORT_TYPE
FlashAddress[5] <= Address[6].DB_MAX_OUTPUT_PORT_TYPE
FlashAddress[6] <= Address[7].DB_MAX_OUTPUT_PORT_TYPE
FlashAddress[7] <= Address[8].DB_MAX_OUTPUT_PORT_TYPE
FlashAddress[8] <= Address[9].DB_MAX_OUTPUT_PORT_TYPE
FlashAddress[9] <= Address[10].DB_MAX_OUTPUT_PORT_TYPE
FlashAddress[10] <= Address[11].DB_MAX_OUTPUT_PORT_TYPE
FlashAddress[11] <= Address[12].DB_MAX_OUTPUT_PORT_TYPE
FlashAddress[12] <= Address[13].DB_MAX_OUTPUT_PORT_TYPE
FlashAddress[13] <= Address[14].DB_MAX_OUTPUT_PORT_TYPE
FlashAddress[14] <= Address[15].DB_MAX_OUTPUT_PORT_TYPE
FlashAddress[15] <= Address[16].DB_MAX_OUTPUT_PORT_TYPE
FlashAddress[16] <= Address[17].DB_MAX_OUTPUT_PORT_TYPE
FlashAddress[17] <= Address[18].DB_MAX_OUTPUT_PORT_TYPE
FlashAddress[18] <= Address[19].DB_MAX_OUTPUT_PORT_TYPE
FlashAddress[19] <= Address[20].DB_MAX_OUTPUT_PORT_TYPE
FlashAddress[20] <= Address[21].DB_MAX_OUTPUT_PORT_TYPE
FlashAddress[21] <= Address[22].DB_MAX_OUTPUT_PORT_TYPE
GreenLEDS[0] <= OnChipIO:inst8.OutPortD[0]
GreenLEDS[1] <= OnChipIO:inst8.OutPortD[1]
GreenLEDS[2] <= OnChipIO:inst8.OutPortD[2]
GreenLEDS[3] <= OnChipIO:inst8.OutPortD[3]
GreenLEDS[4] <= OnChipIO:inst8.OutPortD[4]
GreenLEDS[5] <= OnChipIO:inst8.OutPortD[5]
GreenLEDS[6] <= OnChipIO:inst8.OutPortD[6]
GreenLEDS[7] <= OnChipIO:inst8.OutPortD[7]
GreenOut[0] <= Video_Controller640x480:inst1.GreenOut[0]
GreenOut[1] <= Video_Controller640x480:inst1.GreenOut[1]
GreenOut[2] <= Video_Controller640x480:inst1.GreenOut[2]
GreenOut[3] <= Video_Controller640x480:inst1.GreenOut[3]
GreenOut[4] <= Video_Controller640x480:inst1.GreenOut[4]
GreenOut[5] <= Video_Controller640x480:inst1.GreenOut[5]
GreenOut[6] <= Video_Controller640x480:inst1.GreenOut[6]
GreenOut[7] <= Video_Controller640x480:inst1.GreenOut[7]
GreenOut[8] <= Video_Controller640x480:inst1.GreenOut[8]
GreenOut[9] <= Video_Controller640x480:inst1.GreenOut[9]
HexDisplay0[0] <= OnChipIO:inst8.HexDisplay0[0]
HexDisplay0[1] <= OnChipIO:inst8.HexDisplay0[1]
HexDisplay0[2] <= OnChipIO:inst8.HexDisplay0[2]
HexDisplay0[3] <= OnChipIO:inst8.HexDisplay0[3]
HexDisplay0[4] <= OnChipIO:inst8.HexDisplay0[4]
HexDisplay0[5] <= OnChipIO:inst8.HexDisplay0[5]
HexDisplay0[6] <= OnChipIO:inst8.HexDisplay0[6]
HexDisplay1[0] <= OnChipIO:inst8.HexDisplay1[0]
HexDisplay1[1] <= OnChipIO:inst8.HexDisplay1[1]
HexDisplay1[2] <= OnChipIO:inst8.HexDisplay1[2]
HexDisplay1[3] <= OnChipIO:inst8.HexDisplay1[3]
HexDisplay1[4] <= OnChipIO:inst8.HexDisplay1[4]
HexDisplay1[5] <= OnChipIO:inst8.HexDisplay1[5]
HexDisplay1[6] <= OnChipIO:inst8.HexDisplay1[6]
HexDisplay2[0] <= OnChipIO:inst8.HexDisplay2[0]
HexDisplay2[1] <= OnChipIO:inst8.HexDisplay2[1]
HexDisplay2[2] <= OnChipIO:inst8.HexDisplay2[2]
HexDisplay2[3] <= OnChipIO:inst8.HexDisplay2[3]
HexDisplay2[4] <= OnChipIO:inst8.HexDisplay2[4]
HexDisplay2[5] <= OnChipIO:inst8.HexDisplay2[5]
HexDisplay2[6] <= OnChipIO:inst8.HexDisplay2[6]
HexDisplay3[0] <= OnChipIO:inst8.HexDisplay3[0]
HexDisplay3[1] <= OnChipIO:inst8.HexDisplay3[1]
HexDisplay3[2] <= OnChipIO:inst8.HexDisplay3[2]
HexDisplay3[3] <= OnChipIO:inst8.HexDisplay3[3]
HexDisplay3[4] <= OnChipIO:inst8.HexDisplay3[4]
HexDisplay3[5] <= OnChipIO:inst8.HexDisplay3[5]
HexDisplay3[6] <= OnChipIO:inst8.HexDisplay3[6]
HexDisplay4[0] <= OnChipIO:inst8.HexDisplay4[0]
HexDisplay4[1] <= OnChipIO:inst8.HexDisplay4[1]
HexDisplay4[2] <= OnChipIO:inst8.HexDisplay4[2]
HexDisplay4[3] <= OnChipIO:inst8.HexDisplay4[3]
HexDisplay4[4] <= OnChipIO:inst8.HexDisplay4[4]
HexDisplay4[5] <= OnChipIO:inst8.HexDisplay4[5]
HexDisplay4[6] <= OnChipIO:inst8.HexDisplay4[6]
HexDisplay5[0] <= OnChipIO:inst8.HexDisplay5[0]
HexDisplay5[1] <= OnChipIO:inst8.HexDisplay5[1]
HexDisplay5[2] <= OnChipIO:inst8.HexDisplay5[2]
HexDisplay5[3] <= OnChipIO:inst8.HexDisplay5[3]
HexDisplay5[4] <= OnChipIO:inst8.HexDisplay5[4]
HexDisplay5[5] <= OnChipIO:inst8.HexDisplay5[5]
HexDisplay5[6] <= OnChipIO:inst8.HexDisplay5[6]
HexDisplay6[0] <= OnChipIO:inst8.HexDisplay6[0]
HexDisplay6[1] <= OnChipIO:inst8.HexDisplay6[1]
HexDisplay6[2] <= OnChipIO:inst8.HexDisplay6[2]
HexDisplay6[3] <= OnChipIO:inst8.HexDisplay6[3]
HexDisplay6[4] <= OnChipIO:inst8.HexDisplay6[4]
HexDisplay6[5] <= OnChipIO:inst8.HexDisplay6[5]
HexDisplay6[6] <= OnChipIO:inst8.HexDisplay6[6]
HexDisplay7[0] <= OnChipIO:inst8.HexDisplay7[0]
HexDisplay7[1] <= OnChipIO:inst8.HexDisplay7[1]
HexDisplay7[2] <= OnChipIO:inst8.HexDisplay7[2]
HexDisplay7[3] <= OnChipIO:inst8.HexDisplay7[3]
HexDisplay7[4] <= OnChipIO:inst8.HexDisplay7[4]
HexDisplay7[5] <= OnChipIO:inst8.HexDisplay7[5]
HexDisplay7[6] <= OnChipIO:inst8.HexDisplay7[6]
LCDDataOut[0] <= OnChipIO:inst8.LCD_DataOut[0]
LCDDataOut[1] <= OnChipIO:inst8.LCD_DataOut[1]
LCDDataOut[2] <= OnChipIO:inst8.LCD_DataOut[2]
LCDDataOut[3] <= OnChipIO:inst8.LCD_DataOut[3]
LCDDataOut[4] <= OnChipIO:inst8.LCD_DataOut[4]
LCDDataOut[5] <= OnChipIO:inst8.LCD_DataOut[5]
LCDDataOut[6] <= OnChipIO:inst8.LCD_DataOut[6]
LCDDataOut[7] <= OnChipIO:inst8.LCD_DataOut[7]
OutPortE[0] <= OnChipIO:inst8.OutPortE[0]
OutPortE[1] <= OnChipIO:inst8.OutPortE[1]
OutPortE[2] <= OnChipIO:inst8.OutPortE[2]
OutPortE[3] <= OnChipIO:inst8.OutPortE[3]
OutPortE[4] <= OnChipIO:inst8.OutPortE[4]
OutPortE[5] <= OnChipIO:inst8.OutPortE[5]
OutPortE[6] <= OnChipIO:inst8.OutPortE[6]
OutPortE[7] <= OnChipIO:inst8.OutPortE[7]
RedLEDSA[0] <= OnChipIO:inst8.OutPortA[0]
RedLEDSA[1] <= OnChipIO:inst8.OutPortA[1]
RedLEDSA[2] <= OnChipIO:inst8.OutPortA[2]
RedLEDSA[3] <= OnChipIO:inst8.OutPortA[3]
RedLEDSA[4] <= OnChipIO:inst8.OutPortA[4]
RedLEDSA[5] <= OnChipIO:inst8.OutPortA[5]
RedLEDSA[6] <= OnChipIO:inst8.OutPortA[6]
RedLEDSA[7] <= OnChipIO:inst8.OutPortA[7]
RedLEDSB[0] <= OnChipIO:inst8.OutPortB[0]
RedLEDSB[1] <= OnChipIO:inst8.OutPortB[1]
RedLEDSB[2] <= OnChipIO:inst8.OutPortB[2]
RedLEDSB[3] <= OnChipIO:inst8.OutPortB[3]
RedLEDSB[4] <= OnChipIO:inst8.OutPortB[4]
RedLEDSB[5] <= OnChipIO:inst8.OutPortB[5]
RedLEDSB[6] <= OnChipIO:inst8.OutPortB[6]
RedLEDSB[7] <= OnChipIO:inst8.OutPortB[7]
RedLEDSC[0] <= OnChipIO:inst8.OutPortC[0]
RedLEDSC[1] <= OnChipIO:inst8.OutPortC[1]
RedLEDSC[2] <= OnChipIO:inst8.OutPortC[2]
RedLEDSC[3] <= OnChipIO:inst8.OutPortC[3]
RedLEDSC[4] <= OnChipIO:inst8.OutPortC[4]
RedLEDSC[5] <= OnChipIO:inst8.OutPortC[5]
RedLEDSC[6] <= OnChipIO:inst8.OutPortC[6]
RedLEDSC[7] <= OnChipIO:inst8.OutPortC[7]
RedOut[0] <= Video_Controller640x480:inst1.RedOut[0]
RedOut[1] <= Video_Controller640x480:inst1.RedOut[1]
RedOut[2] <= Video_Controller640x480:inst1.RedOut[2]
RedOut[3] <= Video_Controller640x480:inst1.RedOut[3]
RedOut[4] <= Video_Controller640x480:inst1.RedOut[4]
RedOut[5] <= Video_Controller640x480:inst1.RedOut[5]
RedOut[6] <= Video_Controller640x480:inst1.RedOut[6]
RedOut[7] <= Video_Controller640x480:inst1.RedOut[7]
RedOut[8] <= Video_Controller640x480:inst1.RedOut[8]
RedOut[9] <= Video_Controller640x480:inst1.RedOut[9]
sdram_a[0] <= Dram:inst2.sdram_a[0]
sdram_a[1] <= Dram:inst2.sdram_a[1]
sdram_a[2] <= Dram:inst2.sdram_a[2]
sdram_a[3] <= Dram:inst2.sdram_a[3]
sdram_a[4] <= Dram:inst2.sdram_a[4]
sdram_a[5] <= Dram:inst2.sdram_a[5]
sdram_a[6] <= Dram:inst2.sdram_a[6]
sdram_a[7] <= Dram:inst2.sdram_a[7]
sdram_a[8] <= Dram:inst2.sdram_a[8]
sdram_a[9] <= Dram:inst2.sdram_a[9]
sdram_a[10] <= Dram:inst2.sdram_a[10]
sdram_a[11] <= Dram:inst2.sdram_a[11]
sdram_ba[0] <= Dram:inst2.sdram_ba[0]
sdram_ba[1] <= Dram:inst2.sdram_ba[1]
sdram_dqm[0] <= Dram:inst2.sdram_dqm[0]
sdram_dqm[1] <= Dram:inst2.sdram_dqm[1]
SRamAddress[0] <= StaticRamController:inst19.SRamAddress[0]
SRamAddress[1] <= StaticRamController:inst19.SRamAddress[1]
SRamAddress[2] <= StaticRamController:inst19.SRamAddress[2]
SRamAddress[3] <= StaticRamController:inst19.SRamAddress[3]
SRamAddress[4] <= StaticRamController:inst19.SRamAddress[4]
SRamAddress[5] <= StaticRamController:inst19.SRamAddress[5]
SRamAddress[6] <= StaticRamController:inst19.SRamAddress[6]
SRamAddress[7] <= StaticRamController:inst19.SRamAddress[7]
SRamAddress[8] <= StaticRamController:inst19.SRamAddress[8]
SRamAddress[9] <= StaticRamController:inst19.SRamAddress[9]
SRamAddress[10] <= StaticRamController:inst19.SRamAddress[10]
SRamAddress[11] <= StaticRamController:inst19.SRamAddress[11]
SRamAddress[12] <= StaticRamController:inst19.SRamAddress[12]
SRamAddress[13] <= StaticRamController:inst19.SRamAddress[13]
SRamAddress[14] <= StaticRamController:inst19.SRamAddress[14]
SRamAddress[15] <= StaticRamController:inst19.SRamAddress[15]
SRamAddress[16] <= StaticRamController:inst19.SRamAddress[16]
SRamAddress[17] <= StaticRamController:inst19.SRamAddress[17]


|MC68K|Dram:inst2
sdram_cke <= M68kNewDramController:inst.SDram_CKE_H
Clock => M68kNewDramController:inst.Clock
Clock => inst38.IN0
Reset_L => M68kNewDramController:inst.Reset_L
UDS_L => M68kNewDramController:inst.UDS_L
UDS_L => sdram_dqm[1].DATAIN
LDS_L => M68kNewDramController:inst.LDS_L
LDS_L => sdram_dqm[0].DATAIN
DramSelect_H => inst39.IN0
DramSelect_H => inst32.IN1
WE_L => M68kNewDramController:inst.WE_L
WE_L => inst32.IN0
AS_L => M68kNewDramController:inst.AS_L
Address[0] => M68kNewDramController:inst.Address[0]
Address[1] => M68kNewDramController:inst.Address[1]
Address[2] => M68kNewDramController:inst.Address[2]
Address[3] => M68kNewDramController:inst.Address[3]
Address[4] => M68kNewDramController:inst.Address[4]
Address[5] => M68kNewDramController:inst.Address[5]
Address[6] => M68kNewDramController:inst.Address[6]
Address[7] => M68kNewDramController:inst.Address[7]
Address[8] => M68kNewDramController:inst.Address[8]
Address[9] => M68kNewDramController:inst.Address[9]
Address[10] => M68kNewDramController:inst.Address[10]
Address[11] => M68kNewDramController:inst.Address[11]
Address[12] => M68kNewDramController:inst.Address[12]
Address[13] => M68kNewDramController:inst.Address[13]
Address[14] => M68kNewDramController:inst.Address[14]
Address[15] => M68kNewDramController:inst.Address[15]
Address[16] => M68kNewDramController:inst.Address[16]
Address[17] => M68kNewDramController:inst.Address[17]
Address[18] => M68kNewDramController:inst.Address[18]
Address[19] => M68kNewDramController:inst.Address[19]
Address[20] => M68kNewDramController:inst.Address[20]
Address[21] => M68kNewDramController:inst.Address[21]
Address[22] => M68kNewDramController:inst.Address[22]
Address[23] => M68kNewDramController:inst.Address[23]
Address[24] => M68kNewDramController:inst.Address[24]
Address[25] => M68kNewDramController:inst.Address[25]
Address[26] => M68kNewDramController:inst.Address[26]
Address[27] => M68kNewDramController:inst.Address[27]
Address[28] => M68kNewDramController:inst.Address[28]
Address[29] => M68kNewDramController:inst.Address[29]
Address[30] => M68kNewDramController:inst.Address[30]
Address[31] => M68kNewDramController:inst.Address[31]
DataIn[0] => M68kNewDramController:inst.DataIn[0]
DataIn[1] => M68kNewDramController:inst.DataIn[1]
DataIn[2] => M68kNewDramController:inst.DataIn[2]
DataIn[3] => M68kNewDramController:inst.DataIn[3]
DataIn[4] => M68kNewDramController:inst.DataIn[4]
DataIn[5] => M68kNewDramController:inst.DataIn[5]
DataIn[6] => M68kNewDramController:inst.DataIn[6]
DataIn[7] => M68kNewDramController:inst.DataIn[7]
DataIn[8] => M68kNewDramController:inst.DataIn[8]
DataIn[9] => M68kNewDramController:inst.DataIn[9]
DataIn[10] => M68kNewDramController:inst.DataIn[10]
DataIn[11] => M68kNewDramController:inst.DataIn[11]
DataIn[12] => M68kNewDramController:inst.DataIn[12]
DataIn[13] => M68kNewDramController:inst.DataIn[13]
DataIn[14] => M68kNewDramController:inst.DataIn[14]
DataIn[15] => M68kNewDramController:inst.DataIn[15]
sdram_dq[0] <> M68kNewDramController:inst.SDram_DQ[0]
sdram_dq[1] <> M68kNewDramController:inst.SDram_DQ[1]
sdram_dq[2] <> M68kNewDramController:inst.SDram_DQ[2]
sdram_dq[3] <> M68kNewDramController:inst.SDram_DQ[3]
sdram_dq[4] <> M68kNewDramController:inst.SDram_DQ[4]
sdram_dq[5] <> M68kNewDramController:inst.SDram_DQ[5]
sdram_dq[6] <> M68kNewDramController:inst.SDram_DQ[6]
sdram_dq[7] <> M68kNewDramController:inst.SDram_DQ[7]
sdram_dq[8] <> M68kNewDramController:inst.SDram_DQ[8]
sdram_dq[9] <> M68kNewDramController:inst.SDram_DQ[9]
sdram_dq[10] <> M68kNewDramController:inst.SDram_DQ[10]
sdram_dq[11] <> M68kNewDramController:inst.SDram_DQ[11]
sdram_dq[12] <> M68kNewDramController:inst.SDram_DQ[12]
sdram_dq[13] <> M68kNewDramController:inst.SDram_DQ[13]
sdram_dq[14] <> M68kNewDramController:inst.SDram_DQ[14]
sdram_dq[15] <> M68kNewDramController:inst.SDram_DQ[15]
sdram_cs_n <= M68kNewDramController:inst.SDram_CS_L
sdram_ras_n <= M68kNewDramController:inst.SDram_RAS_L
sdram_cas_n <= M68kNewDramController:inst.SDram_CAS_L
sdram_we_n <= M68kNewDramController:inst.SDram_WE_L
sdram_clock <= inst38.DB_MAX_OUTPUT_PORT_TYPE
ResetOut_L <= M68kNewDramController:inst.ResetOut_L
DramDtack_L <= M68kNewDramController:inst.Dtack_L
DataOut[0] <= lpm_bustri0:inst27.tridata[0]
DataOut[1] <= lpm_bustri0:inst27.tridata[1]
DataOut[2] <= lpm_bustri0:inst27.tridata[2]
DataOut[3] <= lpm_bustri0:inst27.tridata[3]
DataOut[4] <= lpm_bustri0:inst27.tridata[4]
DataOut[5] <= lpm_bustri0:inst27.tridata[5]
DataOut[6] <= lpm_bustri0:inst27.tridata[6]
DataOut[7] <= lpm_bustri0:inst27.tridata[7]
DataOut[8] <= lpm_bustri0:inst27.tridata[8]
DataOut[9] <= lpm_bustri0:inst27.tridata[9]
DataOut[10] <= lpm_bustri0:inst27.tridata[10]
DataOut[11] <= lpm_bustri0:inst27.tridata[11]
DataOut[12] <= lpm_bustri0:inst27.tridata[12]
DataOut[13] <= lpm_bustri0:inst27.tridata[13]
DataOut[14] <= lpm_bustri0:inst27.tridata[14]
DataOut[15] <= lpm_bustri0:inst27.tridata[15]
sdram_a[0] <= M68kNewDramController:inst.SDram_Addr[0]
sdram_a[1] <= M68kNewDramController:inst.SDram_Addr[1]
sdram_a[2] <= M68kNewDramController:inst.SDram_Addr[2]
sdram_a[3] <= M68kNewDramController:inst.SDram_Addr[3]
sdram_a[4] <= M68kNewDramController:inst.SDram_Addr[4]
sdram_a[5] <= M68kNewDramController:inst.SDram_Addr[5]
sdram_a[6] <= M68kNewDramController:inst.SDram_Addr[6]
sdram_a[7] <= M68kNewDramController:inst.SDram_Addr[7]
sdram_a[8] <= M68kNewDramController:inst.SDram_Addr[8]
sdram_a[9] <= M68kNewDramController:inst.SDram_Addr[9]
sdram_a[10] <= M68kNewDramController:inst.SDram_Addr[10]
sdram_a[11] <= M68kNewDramController:inst.SDram_Addr[11]
sdram_ba[0] <= M68kNewDramController:inst.SDram_BA[0]
sdram_ba[1] <= M68kNewDramController:inst.SDram_BA[1]
sdram_dqm[0] <= LDS_L.DB_MAX_OUTPUT_PORT_TYPE
sdram_dqm[1] <= UDS_L.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|Dram:inst2|M68kNewDramController:inst
Clock => DramState[0]~reg0.CLK
Clock => DramState[1]~reg0.CLK
Clock => DramState[2]~reg0.CLK
Clock => DramState[3]~reg0.CLK
Clock => DramState[4]~reg0.CLK
Clock => SDram_DQ[0]~reg0.CLK
Clock => SDram_DQ[0]~en.CLK
Clock => SDram_DQ[1]~reg0.CLK
Clock => SDram_DQ[1]~en.CLK
Clock => SDram_DQ[2]~reg0.CLK
Clock => SDram_DQ[2]~en.CLK
Clock => SDram_DQ[3]~reg0.CLK
Clock => SDram_DQ[3]~en.CLK
Clock => SDram_DQ[4]~reg0.CLK
Clock => SDram_DQ[4]~en.CLK
Clock => SDram_DQ[5]~reg0.CLK
Clock => SDram_DQ[5]~en.CLK
Clock => SDram_DQ[6]~reg0.CLK
Clock => SDram_DQ[6]~en.CLK
Clock => SDram_DQ[7]~reg0.CLK
Clock => SDram_DQ[7]~en.CLK
Clock => SDram_DQ[8]~reg0.CLK
Clock => SDram_DQ[8]~en.CLK
Clock => SDram_DQ[9]~reg0.CLK
Clock => SDram_DQ[9]~en.CLK
Clock => SDram_DQ[10]~reg0.CLK
Clock => SDram_DQ[10]~en.CLK
Clock => SDram_DQ[11]~reg0.CLK
Clock => SDram_DQ[11]~en.CLK
Clock => SDram_DQ[12]~reg0.CLK
Clock => SDram_DQ[12]~en.CLK
Clock => SDram_DQ[13]~reg0.CLK
Clock => SDram_DQ[13]~en.CLK
Clock => SDram_DQ[14]~reg0.CLK
Clock => SDram_DQ[14]~en.CLK
Clock => SDram_DQ[15]~reg0.CLK
Clock => SDram_DQ[15]~en.CLK
Clock => ResetOut_L~reg0.CLK
Clock => Dtack_L~reg0.CLK
Clock => SDram_BA[0]~reg0.CLK
Clock => SDram_BA[1]~reg0.CLK
Clock => SDram_Addr[0]~reg0.CLK
Clock => SDram_Addr[1]~reg0.CLK
Clock => SDram_Addr[2]~reg0.CLK
Clock => SDram_Addr[3]~reg0.CLK
Clock => SDram_Addr[4]~reg0.CLK
Clock => SDram_Addr[5]~reg0.CLK
Clock => SDram_Addr[6]~reg0.CLK
Clock => SDram_Addr[7]~reg0.CLK
Clock => SDram_Addr[8]~reg0.CLK
Clock => SDram_Addr[9]~reg0.CLK
Clock => SDram_Addr[10]~reg0.CLK
Clock => SDram_Addr[11]~reg0.CLK
Clock => SDram_WE_L~reg0.CLK
Clock => SDram_CAS_L~reg0.CLK
Clock => SDram_RAS_L~reg0.CLK
Clock => SDram_CS_L~reg0.CLK
Clock => SDram_CKE_H~reg0.CLK
Clock => CurrentState[0].CLK
Clock => CurrentState[1].CLK
Clock => CurrentState[2].CLK
Clock => CurrentState[3].CLK
Clock => CurrentState[4].CLK
Clock => Timer[0].CLK
Clock => Timer[1].CLK
Clock => Timer[2].CLK
Clock => Timer[3].CLK
Clock => Timer[4].CLK
Clock => Timer[5].CLK
Clock => Timer[6].CLK
Clock => Timer[7].CLK
Clock => Timer[8].CLK
Clock => Timer[9].CLK
Clock => Timer[10].CLK
Clock => Timer[11].CLK
Clock => Timer[12].CLK
Clock => Timer[13].CLK
Clock => Timer[14].CLK
Clock => Timer[15].CLK
Clock => DataOut[0]~reg0.CLK
Clock => DataOut[1]~reg0.CLK
Clock => DataOut[2]~reg0.CLK
Clock => DataOut[3]~reg0.CLK
Clock => DataOut[4]~reg0.CLK
Clock => DataOut[5]~reg0.CLK
Clock => DataOut[6]~reg0.CLK
Clock => DataOut[7]~reg0.CLK
Clock => DataOut[8]~reg0.CLK
Clock => DataOut[9]~reg0.CLK
Clock => DataOut[10]~reg0.CLK
Clock => DataOut[11]~reg0.CLK
Clock => DataOut[12]~reg0.CLK
Clock => DataOut[13]~reg0.CLK
Clock => DataOut[14]~reg0.CLK
Clock => DataOut[15]~reg0.CLK
Reset_L => CurrentState[0].ACLR
Reset_L => CurrentState[1].ACLR
Reset_L => CurrentState[2].ACLR
Reset_L => CurrentState[3].ACLR
Reset_L => CurrentState[4].ACLR
Reset_L => SDram_DQ[4]~en.ENA
Reset_L => SDram_DQ[3]~en.ENA
Reset_L => SDram_DQ[2]~en.ENA
Reset_L => SDram_DQ[1]~en.ENA
Reset_L => SDram_DQ[0]~en.ENA
Reset_L => SDram_CKE_H~reg0.ENA
Reset_L => SDram_CS_L~reg0.ENA
Reset_L => SDram_RAS_L~reg0.ENA
Reset_L => SDram_CAS_L~reg0.ENA
Reset_L => SDram_WE_L~reg0.ENA
Reset_L => SDram_Addr[11]~reg0.ENA
Reset_L => SDram_Addr[10]~reg0.ENA
Reset_L => SDram_Addr[9]~reg0.ENA
Reset_L => SDram_Addr[8]~reg0.ENA
Reset_L => SDram_Addr[7]~reg0.ENA
Reset_L => SDram_Addr[6]~reg0.ENA
Reset_L => SDram_Addr[5]~reg0.ENA
Reset_L => SDram_Addr[4]~reg0.ENA
Reset_L => SDram_Addr[3]~reg0.ENA
Reset_L => SDram_Addr[2]~reg0.ENA
Reset_L => SDram_Addr[1]~reg0.ENA
Reset_L => SDram_Addr[0]~reg0.ENA
Reset_L => SDram_BA[1]~reg0.ENA
Reset_L => SDram_BA[0]~reg0.ENA
Reset_L => Dtack_L~reg0.ENA
Reset_L => ResetOut_L~reg0.ENA
Reset_L => SDram_DQ[15]~reg0.ENA
Reset_L => SDram_DQ[14]~reg0.ENA
Reset_L => SDram_DQ[13]~reg0.ENA
Reset_L => SDram_DQ[12]~reg0.ENA
Reset_L => SDram_DQ[11]~reg0.ENA
Reset_L => SDram_DQ[10]~reg0.ENA
Reset_L => SDram_DQ[9]~reg0.ENA
Reset_L => SDram_DQ[8]~reg0.ENA
Reset_L => SDram_DQ[7]~reg0.ENA
Reset_L => SDram_DQ[6]~reg0.ENA
Reset_L => SDram_DQ[5]~reg0.ENA
Reset_L => SDram_DQ[4]~reg0.ENA
Reset_L => SDram_DQ[3]~reg0.ENA
Reset_L => SDram_DQ[2]~reg0.ENA
Reset_L => SDram_DQ[1]~reg0.ENA
Reset_L => SDram_DQ[0]~reg0.ENA
Reset_L => DramState[4]~reg0.ENA
Reset_L => DramState[3]~reg0.ENA
Reset_L => DramState[2]~reg0.ENA
Reset_L => DramState[1]~reg0.ENA
Reset_L => DramState[0]~reg0.ENA
Reset_L => SDram_DQ[5]~en.ENA
Reset_L => SDram_DQ[6]~en.ENA
Reset_L => SDram_DQ[7]~en.ENA
Reset_L => SDram_DQ[8]~en.ENA
Reset_L => SDram_DQ[9]~en.ENA
Reset_L => SDram_DQ[10]~en.ENA
Reset_L => SDram_DQ[11]~en.ENA
Reset_L => SDram_DQ[12]~en.ENA
Reset_L => SDram_DQ[13]~en.ENA
Reset_L => SDram_DQ[14]~en.ENA
Reset_L => SDram_DQ[15]~en.ENA
Address[0] => ~NO_FANOUT~
Address[1] => ~NO_FANOUT~
Address[2] => ~NO_FANOUT~
Address[3] => ~NO_FANOUT~
Address[4] => ~NO_FANOUT~
Address[5] => ~NO_FANOUT~
Address[6] => ~NO_FANOUT~
Address[7] => ~NO_FANOUT~
Address[8] => ~NO_FANOUT~
Address[9] => ~NO_FANOUT~
Address[10] => ~NO_FANOUT~
Address[11] => ~NO_FANOUT~
Address[12] => ~NO_FANOUT~
Address[13] => ~NO_FANOUT~
Address[14] => ~NO_FANOUT~
Address[15] => ~NO_FANOUT~
Address[16] => ~NO_FANOUT~
Address[17] => ~NO_FANOUT~
Address[18] => ~NO_FANOUT~
Address[19] => ~NO_FANOUT~
Address[20] => ~NO_FANOUT~
Address[21] => ~NO_FANOUT~
Address[22] => ~NO_FANOUT~
Address[23] => ~NO_FANOUT~
Address[24] => ~NO_FANOUT~
Address[25] => ~NO_FANOUT~
Address[26] => ~NO_FANOUT~
Address[27] => ~NO_FANOUT~
Address[28] => ~NO_FANOUT~
Address[29] => ~NO_FANOUT~
Address[30] => ~NO_FANOUT~
Address[31] => ~NO_FANOUT~
DataIn[0] => ~NO_FANOUT~
DataIn[1] => ~NO_FANOUT~
DataIn[2] => ~NO_FANOUT~
DataIn[3] => ~NO_FANOUT~
DataIn[4] => ~NO_FANOUT~
DataIn[5] => ~NO_FANOUT~
DataIn[6] => ~NO_FANOUT~
DataIn[7] => ~NO_FANOUT~
DataIn[8] => ~NO_FANOUT~
DataIn[9] => ~NO_FANOUT~
DataIn[10] => ~NO_FANOUT~
DataIn[11] => ~NO_FANOUT~
DataIn[12] => ~NO_FANOUT~
DataIn[13] => ~NO_FANOUT~
DataIn[14] => ~NO_FANOUT~
DataIn[15] => ~NO_FANOUT~
UDS_L => ~NO_FANOUT~
LDS_L => ~NO_FANOUT~
DramSelect_L => ~NO_FANOUT~
WE_L => ~NO_FANOUT~
AS_L => ~NO_FANOUT~
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_CKE_H <= SDram_CKE_H~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_CS_L <= SDram_CS_L~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_RAS_L <= SDram_RAS_L~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_CAS_L <= SDram_CAS_L~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_WE_L <= SDram_WE_L~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_Addr[0] <= SDram_Addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_Addr[1] <= SDram_Addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_Addr[2] <= SDram_Addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_Addr[3] <= SDram_Addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_Addr[4] <= SDram_Addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_Addr[5] <= SDram_Addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_Addr[6] <= SDram_Addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_Addr[7] <= SDram_Addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_Addr[8] <= SDram_Addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_Addr[9] <= SDram_Addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_Addr[10] <= SDram_Addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_Addr[11] <= SDram_Addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_BA[0] <= SDram_BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_BA[1] <= SDram_BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_DQ[0] <> SDram_DQ[0]
SDram_DQ[1] <> SDram_DQ[1]
SDram_DQ[2] <> SDram_DQ[2]
SDram_DQ[3] <> SDram_DQ[3]
SDram_DQ[4] <> SDram_DQ[4]
SDram_DQ[5] <> SDram_DQ[5]
SDram_DQ[6] <> SDram_DQ[6]
SDram_DQ[7] <> SDram_DQ[7]
SDram_DQ[8] <> SDram_DQ[8]
SDram_DQ[9] <> SDram_DQ[9]
SDram_DQ[10] <> SDram_DQ[10]
SDram_DQ[11] <> SDram_DQ[11]
SDram_DQ[12] <> SDram_DQ[12]
SDram_DQ[13] <> SDram_DQ[13]
SDram_DQ[14] <> SDram_DQ[14]
SDram_DQ[15] <> SDram_DQ[15]
Dtack_L <= Dtack_L~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResetOut_L <= ResetOut_L~reg0.DB_MAX_OUTPUT_PORT_TYPE
DramState[0] <= DramState[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DramState[1] <= DramState[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DramState[2] <= DramState[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DramState[3] <= DramState[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DramState[4] <= DramState[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|Dram:inst2|lpm_bustri0:inst27
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|MC68K|Dram:inst2|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CPU_DMA_Mux:inst14
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => AS_L.OUTPUTSELECT
CPU_DMA_Select => RW.OUTPUTSELECT
CPU_DMA_Select => UDS_L.OUTPUTSELECT
CPU_DMA_Select => LDS_L.OUTPUTSELECT
DMA_Address[0] => AddressOut.DATAA
DMA_Address[1] => AddressOut.DATAA
DMA_Address[2] => AddressOut.DATAA
DMA_Address[3] => AddressOut.DATAA
DMA_Address[4] => AddressOut.DATAA
DMA_Address[5] => AddressOut.DATAA
DMA_Address[6] => AddressOut.DATAA
DMA_Address[7] => AddressOut.DATAA
DMA_Address[8] => AddressOut.DATAA
DMA_Address[9] => AddressOut.DATAA
DMA_Address[10] => AddressOut.DATAA
DMA_Address[11] => AddressOut.DATAA
DMA_Address[12] => AddressOut.DATAA
DMA_Address[13] => AddressOut.DATAA
DMA_Address[14] => AddressOut.DATAA
DMA_Address[15] => AddressOut.DATAA
DMA_Address[16] => AddressOut.DATAA
DMA_Address[17] => AddressOut.DATAA
DMA_Address[18] => AddressOut.DATAA
DMA_Address[19] => AddressOut.DATAA
DMA_Address[20] => AddressOut.DATAA
DMA_Address[21] => AddressOut.DATAA
DMA_Address[22] => AddressOut.DATAA
DMA_Address[23] => AddressOut.DATAA
DMA_Address[24] => AddressOut.DATAA
DMA_Address[25] => AddressOut.DATAA
DMA_Address[26] => AddressOut.DATAA
DMA_Address[27] => AddressOut.DATAA
DMA_Address[28] => AddressOut.DATAA
DMA_Address[29] => AddressOut.DATAA
DMA_Address[30] => AddressOut.DATAA
DMA_Address[31] => AddressOut.DATAA
DMA_DataBusOut[0] => DataOut.DATAA
DMA_DataBusOut[1] => DataOut.DATAA
DMA_DataBusOut[2] => DataOut.DATAA
DMA_DataBusOut[3] => DataOut.DATAA
DMA_DataBusOut[4] => DataOut.DATAA
DMA_DataBusOut[5] => DataOut.DATAA
DMA_DataBusOut[6] => DataOut.DATAA
DMA_DataBusOut[7] => DataOut.DATAA
DMA_DataBusOut[8] => DataOut.DATAA
DMA_DataBusOut[9] => DataOut.DATAA
DMA_DataBusOut[10] => DataOut.DATAA
DMA_DataBusOut[11] => DataOut.DATAA
DMA_DataBusOut[12] => DataOut.DATAA
DMA_DataBusOut[13] => DataOut.DATAA
DMA_DataBusOut[14] => DataOut.DATAA
DMA_DataBusOut[15] => DataOut.DATAA
DMA_AS_L => AS_L.DATAA
DMA_RW => RW.DATAA
DMA_UDS_L => UDS_L.DATAA
DMA_LDS_L => LDS_L.DATAA
CPU_Address[0] => AddressOut.DATAB
CPU_Address[1] => AddressOut.DATAB
CPU_Address[2] => AddressOut.DATAB
CPU_Address[3] => AddressOut.DATAB
CPU_Address[4] => AddressOut.DATAB
CPU_Address[5] => AddressOut.DATAB
CPU_Address[6] => AddressOut.DATAB
CPU_Address[7] => AddressOut.DATAB
CPU_Address[8] => AddressOut.DATAB
CPU_Address[9] => AddressOut.DATAB
CPU_Address[10] => AddressOut.DATAB
CPU_Address[11] => AddressOut.DATAB
CPU_Address[12] => AddressOut.DATAB
CPU_Address[13] => AddressOut.DATAB
CPU_Address[14] => AddressOut.DATAB
CPU_Address[15] => AddressOut.DATAB
CPU_Address[16] => AddressOut.DATAB
CPU_Address[17] => AddressOut.DATAB
CPU_Address[18] => AddressOut.DATAB
CPU_Address[19] => AddressOut.DATAB
CPU_Address[20] => AddressOut.DATAB
CPU_Address[21] => AddressOut.DATAB
CPU_Address[22] => AddressOut.DATAB
CPU_Address[23] => AddressOut.DATAB
CPU_Address[24] => AddressOut.DATAB
CPU_Address[25] => AddressOut.DATAB
CPU_Address[26] => AddressOut.DATAB
CPU_Address[27] => AddressOut.DATAB
CPU_Address[28] => AddressOut.DATAB
CPU_Address[29] => AddressOut.DATAB
CPU_Address[30] => AddressOut.DATAB
CPU_Address[31] => AddressOut.DATAB
CPU_DataBusOut[0] => DataOut.DATAB
CPU_DataBusOut[1] => DataOut.DATAB
CPU_DataBusOut[2] => DataOut.DATAB
CPU_DataBusOut[3] => DataOut.DATAB
CPU_DataBusOut[4] => DataOut.DATAB
CPU_DataBusOut[5] => DataOut.DATAB
CPU_DataBusOut[6] => DataOut.DATAB
CPU_DataBusOut[7] => DataOut.DATAB
CPU_DataBusOut[8] => DataOut.DATAB
CPU_DataBusOut[9] => DataOut.DATAB
CPU_DataBusOut[10] => DataOut.DATAB
CPU_DataBusOut[11] => DataOut.DATAB
CPU_DataBusOut[12] => DataOut.DATAB
CPU_DataBusOut[13] => DataOut.DATAB
CPU_DataBusOut[14] => DataOut.DATAB
CPU_DataBusOut[15] => DataOut.DATAB
CPU_AS_L => AS_L.DATAB
CPU_UDS_L => UDS_L.DATAB
CPU_LDS_L => LDS_L.DATAB
CPU_RW => RW.DATAB
AddressOut[0] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[1] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[2] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[3] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[4] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[5] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[6] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[7] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[8] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[9] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[10] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[11] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[12] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[13] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[14] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[15] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[16] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[17] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[18] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[19] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[20] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[21] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[22] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[23] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[24] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[25] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[26] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[27] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[28] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[29] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[30] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[31] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
AS_L <= AS_L.DB_MAX_OUTPUT_PORT_TYPE
UDS_L <= UDS_L.DB_MAX_OUTPUT_PORT_TYPE
LDS_L <= LDS_L.DB_MAX_OUTPUT_PORT_TYPE
RW <= RW.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|DMAController:inst12
BR_L <= <VCC>
BGACK_L <= <VCC>
DMA_UDS_L <= <GND>
DMA_LDS_L <= <GND>
DMA_RW <= <GND>
DMA_AS_L <= <GND>
DMA_Address[0] <= <GND>
DMA_Address[1] <= <GND>
DMA_Address[2] <= <GND>
DMA_Address[3] <= <GND>
DMA_Address[4] <= <GND>
DMA_Address[5] <= <GND>
DMA_Address[6] <= <GND>
DMA_Address[7] <= <GND>
DMA_Address[8] <= <GND>
DMA_Address[9] <= <GND>
DMA_Address[10] <= <GND>
DMA_Address[11] <= <GND>
DMA_Address[12] <= <GND>
DMA_Address[13] <= <GND>
DMA_Address[14] <= <GND>
DMA_Address[15] <= <GND>
DMA_Address[16] <= <GND>
DMA_Address[17] <= <GND>
DMA_Address[18] <= <GND>
DMA_Address[19] <= <GND>
DMA_Address[20] <= <GND>
DMA_Address[21] <= <GND>
DMA_Address[22] <= <GND>
DMA_Address[23] <= <GND>
DMA_Address[24] <= <GND>
DMA_Address[25] <= <GND>
DMA_Address[26] <= <GND>
DMA_Address[27] <= <GND>
DMA_Address[28] <= <GND>
DMA_Address[29] <= <GND>
DMA_Address[30] <= <GND>
DMA_Address[31] <= <GND>
DMA_DataOut[0] <= <GND>
DMA_DataOut[1] <= <GND>
DMA_DataOut[2] <= <GND>
DMA_DataOut[3] <= <GND>
DMA_DataOut[4] <= <GND>
DMA_DataOut[5] <= <GND>
DMA_DataOut[6] <= <GND>
DMA_DataOut[7] <= <GND>
DMA_DataOut[8] <= <GND>
DMA_DataOut[9] <= <GND>
DMA_DataOut[10] <= <GND>
DMA_DataOut[11] <= <GND>
DMA_DataOut[12] <= <GND>
DMA_DataOut[13] <= <GND>
DMA_DataOut[14] <= <GND>
DMA_DataOut[15] <= <GND>
Clock => ~NO_FANOUT~
Reset_L => ~NO_FANOUT~
CS_L => ~NO_FANOUT~
UDS_IN_L => ~NO_FANOUT~
LDS_IN_L => ~NO_FANOUT~
RW_IN => ~NO_FANOUT~
BG_L => ~NO_FANOUT~
Dtack_IN_L => ~NO_FANOUT~
AS_L => ~NO_FANOUT~
AddressIn[0] => ~NO_FANOUT~
AddressIn[1] => ~NO_FANOUT~
AddressIn[2] => ~NO_FANOUT~
AddressIn[3] => ~NO_FANOUT~
AddressIn[4] => ~NO_FANOUT~
AddressIn[5] => ~NO_FANOUT~
AddressIn[6] => ~NO_FANOUT~
AddressIn[7] => ~NO_FANOUT~
AddressIn[8] => ~NO_FANOUT~
AddressIn[9] => ~NO_FANOUT~
AddressIn[10] => ~NO_FANOUT~
AddressIn[11] => ~NO_FANOUT~
AddressIn[12] => ~NO_FANOUT~
AddressIn[13] => ~NO_FANOUT~
AddressIn[14] => ~NO_FANOUT~
AddressIn[15] => ~NO_FANOUT~
AddressIn[16] => ~NO_FANOUT~
AddressIn[17] => ~NO_FANOUT~
AddressIn[18] => ~NO_FANOUT~
AddressIn[19] => ~NO_FANOUT~
AddressIn[20] => ~NO_FANOUT~
AddressIn[21] => ~NO_FANOUT~
AddressIn[22] => ~NO_FANOUT~
AddressIn[23] => ~NO_FANOUT~
AddressIn[24] => ~NO_FANOUT~
AddressIn[25] => ~NO_FANOUT~
AddressIn[26] => ~NO_FANOUT~
AddressIn[27] => ~NO_FANOUT~
AddressIn[28] => ~NO_FANOUT~
AddressIn[29] => ~NO_FANOUT~
AddressIn[30] => ~NO_FANOUT~
AddressIn[31] => ~NO_FANOUT~
DataInFromCPU[0] => ~NO_FANOUT~
DataInFromCPU[1] => ~NO_FANOUT~
DataInFromCPU[2] => ~NO_FANOUT~
DataInFromCPU[3] => ~NO_FANOUT~
DataInFromCPU[4] => ~NO_FANOUT~
DataInFromCPU[5] => ~NO_FANOUT~
DataInFromCPU[6] => ~NO_FANOUT~
DataInFromCPU[7] => ~NO_FANOUT~
DataInFromCPU[8] => ~NO_FANOUT~
DataInFromCPU[9] => ~NO_FANOUT~
DataInFromCPU[10] => ~NO_FANOUT~
DataInFromCPU[11] => ~NO_FANOUT~
DataInFromCPU[12] => ~NO_FANOUT~
DataInFromCPU[13] => ~NO_FANOUT~
DataInFromCPU[14] => ~NO_FANOUT~
DataInFromCPU[15] => ~NO_FANOUT~
DataInFromMemory[0] => ~NO_FANOUT~
DataInFromMemory[1] => ~NO_FANOUT~
DataInFromMemory[2] => ~NO_FANOUT~
DataInFromMemory[3] => ~NO_FANOUT~
DataInFromMemory[4] => ~NO_FANOUT~
DataInFromMemory[5] => ~NO_FANOUT~
DataInFromMemory[6] => ~NO_FANOUT~
DataInFromMemory[7] => ~NO_FANOUT~
DataInFromMemory[8] => ~NO_FANOUT~
DataInFromMemory[9] => ~NO_FANOUT~
DataInFromMemory[10] => ~NO_FANOUT~
DataInFromMemory[11] => ~NO_FANOUT~
DataInFromMemory[12] => ~NO_FANOUT~
DataInFromMemory[13] => ~NO_FANOUT~
DataInFromMemory[14] => ~NO_FANOUT~
DataInFromMemory[15] => ~NO_FANOUT~


|MC68K|Dtack_Generator:inst
AS_L => DtackOut_L.OUTPUTSELECT
DramSelect_H => ~NO_FANOUT~
FlashSelect_H => DtackOut_L.OUTPUTSELECT
DramDtack_L => ~NO_FANOUT~
FlashDtack_L => DtackOut_L.DATAB
DE2_512KSRamSelect_H => ~NO_FANOUT~
DtackOut_L <= DtackOut_L.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|AddressDecoder:inst3
Address[0] => ~NO_FANOUT~
Address[1] => ~NO_FANOUT~
Address[2] => ~NO_FANOUT~
Address[3] => ~NO_FANOUT~
Address[4] => ~NO_FANOUT~
Address[5] => ~NO_FANOUT~
Address[6] => ~NO_FANOUT~
Address[7] => ~NO_FANOUT~
Address[8] => ~NO_FANOUT~
Address[9] => ~NO_FANOUT~
Address[10] => ~NO_FANOUT~
Address[11] => ~NO_FANOUT~
Address[12] => ~NO_FANOUT~
Address[13] => ~NO_FANOUT~
Address[14] => Equal1.IN35
Address[15] => Equal0.IN33
Address[15] => Equal1.IN34
Address[16] => Equal0.IN32
Address[16] => Equal1.IN33
Address[16] => Equal2.IN31
Address[17] => Equal0.IN31
Address[17] => Equal1.IN32
Address[17] => Equal2.IN30
Address[18] => Equal0.IN30
Address[18] => Equal1.IN31
Address[18] => Equal2.IN29
Address[19] => Equal0.IN29
Address[19] => Equal1.IN30
Address[19] => Equal2.IN28
Address[19] => Equal3.IN25
Address[20] => Equal0.IN28
Address[20] => Equal1.IN29
Address[20] => Equal2.IN27
Address[20] => Equal3.IN24
Address[21] => Equal0.IN27
Address[21] => Equal1.IN28
Address[21] => Equal2.IN26
Address[21] => Equal3.IN23
Address[22] => Equal0.IN26
Address[22] => Equal1.IN27
Address[22] => Equal2.IN25
Address[22] => Equal3.IN22
Address[23] => Equal0.IN25
Address[23] => Equal1.IN26
Address[23] => Equal2.IN24
Address[23] => Equal3.IN21
Address[23] => Equal4.IN17
Address[24] => Equal0.IN24
Address[24] => Equal1.IN25
Address[24] => Equal2.IN23
Address[24] => Equal3.IN20
Address[24] => Equal4.IN16
Address[25] => Equal0.IN23
Address[25] => Equal1.IN24
Address[25] => Equal2.IN22
Address[25] => Equal3.IN19
Address[25] => Equal4.IN15
Address[26] => Equal0.IN22
Address[26] => Equal1.IN23
Address[26] => Equal2.IN21
Address[26] => Equal3.IN18
Address[26] => Equal4.IN14
Address[27] => Equal0.IN21
Address[27] => Equal1.IN22
Address[27] => Equal2.IN20
Address[27] => Equal3.IN17
Address[27] => Equal4.IN13
Address[28] => Equal0.IN20
Address[28] => Equal1.IN21
Address[28] => Equal2.IN19
Address[28] => Equal3.IN16
Address[28] => Equal4.IN12
Address[29] => Equal0.IN19
Address[29] => Equal1.IN20
Address[29] => Equal2.IN18
Address[29] => Equal3.IN15
Address[29] => Equal4.IN11
Address[30] => Equal0.IN18
Address[30] => Equal1.IN19
Address[30] => Equal2.IN17
Address[30] => Equal3.IN14
Address[30] => Equal4.IN10
Address[31] => Equal0.IN17
Address[31] => Equal1.IN18
Address[31] => Equal2.IN16
Address[31] => Equal3.IN13
Address[31] => Equal4.IN9
OnChipRomSelect_H <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
OnChipRamSelect_H <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
DramSelect_H <= <GND>
DE2_512KSRamSelect_H <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
IOSelect_H <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
FlashSelect_H <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
DMASelect_L <= <VCC>
GraphicsCS_L <= <VCC>


|MC68K|FlashInterface:inst5
FlashCE_L <= inst7.DB_MAX_OUTPUT_PORT_TYPE
UDS_L => inst7.IN0
UDS_L => inst6.IN1
UDS_L => inst4.IN1
UDS_L => inst2.IN1
FlashSelect_H => inst3.IN0
FlashSelect_H => FlashDtackGenerator:inst9.FlashSelect_H
FlashOE_L <= inst6.DB_MAX_OUTPUT_PORT_TYPE
AS_L => inst6.IN2
AS_L => FlashDtackGenerator:inst9.AS_L
AS_L => inst4.IN3
AS_L => inst2.IN3
WE_L => inst5.IN0
WE_L => FlashWE_L.DATAIN
WE_L => inst2.IN2
FlashWE_L <= WE_L.DB_MAX_OUTPUT_PORT_TYPE
FlashReset_L <= Reset_L.DB_MAX_OUTPUT_PORT_TYPE
Reset_L => FlashReset_L.DATAIN
FlashDtackOut_L <= FlashDtackGenerator:inst9.DtackOut_L
Clock => FlashDtackGenerator:inst9.Clock
DataOut[0] <= lpm_bustri2:inst1.tridata[0]
DataOut[1] <= lpm_bustri2:inst1.tridata[1]
DataOut[2] <= lpm_bustri2:inst1.tridata[2]
DataOut[3] <= lpm_bustri2:inst1.tridata[3]
DataOut[4] <= lpm_bustri2:inst1.tridata[4]
DataOut[5] <= lpm_bustri2:inst1.tridata[5]
DataOut[6] <= lpm_bustri2:inst1.tridata[6]
DataOut[7] <= lpm_bustri2:inst1.tridata[7]
FlashData[0] <> lpm_bustri2:inst.tridata[0]
FlashData[1] <> lpm_bustri2:inst.tridata[1]
FlashData[2] <> lpm_bustri2:inst.tridata[2]
FlashData[3] <> lpm_bustri2:inst.tridata[3]
FlashData[4] <> lpm_bustri2:inst.tridata[4]
FlashData[5] <> lpm_bustri2:inst.tridata[5]
FlashData[6] <> lpm_bustri2:inst.tridata[6]
FlashData[7] <> lpm_bustri2:inst.tridata[7]
DataIn[0] => lpm_bustri2:inst.data[0]
DataIn[1] => lpm_bustri2:inst.data[1]
DataIn[2] => lpm_bustri2:inst.data[2]
DataIn[3] => lpm_bustri2:inst.data[3]
DataIn[4] => lpm_bustri2:inst.data[4]
DataIn[5] => lpm_bustri2:inst.data[5]
DataIn[6] => lpm_bustri2:inst.data[6]
DataIn[7] => lpm_bustri2:inst.data[7]


|MC68K|FlashInterface:inst5|FlashDtackGenerator:inst9
AS_L => process_0.IN0
Clock => count_save[0].CLK
Clock => count_save[1].CLK
Clock => count_save[2].CLK
Clock => count_save[3].CLK
Clock => count_save[4].CLK
Clock => count_save[5].CLK
Clock => count_save[6].CLK
Clock => count_save[7].CLK
Clock => count_save[8].CLK
Clock => count_save[9].CLK
Clock => count_save[10].CLK
Clock => count_save[11].CLK
Clock => count_save[12].CLK
Clock => count_save[13].CLK
Clock => count_save[14].CLK
Clock => count_save[15].CLK
Clock => count_save[16].CLK
Clock => count_save[17].CLK
Clock => count_save[18].CLK
Clock => count_save[19].CLK
Clock => count_save[20].CLK
Clock => count_save[21].CLK
Clock => count_save[22].CLK
Clock => count_save[23].CLK
Clock => count_save[24].CLK
Clock => count_save[25].CLK
Clock => count_save[26].CLK
Clock => count_save[27].CLK
Clock => count_save[28].CLK
Clock => count_save[29].CLK
Clock => count_save[30].CLK
Clock => count_save[31].CLK
Clock => DtackOut_L~reg0.CLK
FlashSelect_H => process_0.IN1
DtackOut_L <= DtackOut_L~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|FlashInterface:inst5|lpm_bustri2:inst1
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|FlashInterface:inst5|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|FlashInterface:inst5|lpm_bustri2:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|FlashInterface:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|M68000CPU:inst17
AS_L <= TG68:inst.as
Clk => TG68:inst.clk
Clk => BusRequestLogic:inst1.Clock
Reset_L => TG68:inst.reset
Reset_L => BusRequestLogic:inst1.Reset_L
BR_L => BusRequestLogic:inst1.BR_L
BGACK_L => BusRequestLogic:inst1.BGACK_L
Dtack_L => TG68:inst.dtack
DataBusIn[0] => TG68:inst.data_in[0]
DataBusIn[1] => TG68:inst.data_in[1]
DataBusIn[2] => TG68:inst.data_in[2]
DataBusIn[3] => TG68:inst.data_in[3]
DataBusIn[4] => TG68:inst.data_in[4]
DataBusIn[5] => TG68:inst.data_in[5]
DataBusIn[6] => TG68:inst.data_in[6]
DataBusIn[7] => TG68:inst.data_in[7]
DataBusIn[8] => TG68:inst.data_in[8]
DataBusIn[9] => TG68:inst.data_in[9]
DataBusIn[10] => TG68:inst.data_in[10]
DataBusIn[11] => TG68:inst.data_in[11]
DataBusIn[12] => TG68:inst.data_in[12]
DataBusIn[13] => TG68:inst.data_in[13]
DataBusIn[14] => TG68:inst.data_in[14]
DataBusIn[15] => TG68:inst.data_in[15]
IPL[0] => TG68:inst.IPL[0]
IPL[1] => TG68:inst.IPL[1]
IPL[2] => TG68:inst.IPL[2]
UDS_L <= TG68:inst.uds
LDS_L <= TG68:inst.lds
RW <= TG68:inst.rw
BG_L <= BusRequestLogic:inst1.BG_L
Address[0] <= TG68:inst.addr[0]
Address[1] <= TG68:inst.addr[1]
Address[2] <= TG68:inst.addr[2]
Address[3] <= TG68:inst.addr[3]
Address[4] <= TG68:inst.addr[4]
Address[5] <= TG68:inst.addr[5]
Address[6] <= TG68:inst.addr[6]
Address[7] <= TG68:inst.addr[7]
Address[8] <= TG68:inst.addr[8]
Address[9] <= TG68:inst.addr[9]
Address[10] <= TG68:inst.addr[10]
Address[11] <= TG68:inst.addr[11]
Address[12] <= TG68:inst.addr[12]
Address[13] <= TG68:inst.addr[13]
Address[14] <= TG68:inst.addr[14]
Address[15] <= TG68:inst.addr[15]
Address[16] <= TG68:inst.addr[16]
Address[17] <= TG68:inst.addr[17]
Address[18] <= TG68:inst.addr[18]
Address[19] <= TG68:inst.addr[19]
Address[20] <= TG68:inst.addr[20]
Address[21] <= TG68:inst.addr[21]
Address[22] <= TG68:inst.addr[22]
Address[23] <= TG68:inst.addr[23]
Address[24] <= TG68:inst.addr[24]
Address[25] <= TG68:inst.addr[25]
Address[26] <= TG68:inst.addr[26]
Address[27] <= TG68:inst.addr[27]
Address[28] <= TG68:inst.addr[28]
Address[29] <= TG68:inst.addr[29]
Address[30] <= TG68:inst.addr[30]
Address[31] <= TG68:inst.addr[31]
DataBusOut[0] <= lpm_bustri0:inst27.tridata[0]
DataBusOut[1] <= lpm_bustri0:inst27.tridata[1]
DataBusOut[2] <= lpm_bustri0:inst27.tridata[2]
DataBusOut[3] <= lpm_bustri0:inst27.tridata[3]
DataBusOut[4] <= lpm_bustri0:inst27.tridata[4]
DataBusOut[5] <= lpm_bustri0:inst27.tridata[5]
DataBusOut[6] <= lpm_bustri0:inst27.tridata[6]
DataBusOut[7] <= lpm_bustri0:inst27.tridata[7]
DataBusOut[8] <= lpm_bustri0:inst27.tridata[8]
DataBusOut[9] <= lpm_bustri0:inst27.tridata[9]
DataBusOut[10] <= lpm_bustri0:inst27.tridata[10]
DataBusOut[11] <= lpm_bustri0:inst27.tridata[11]
DataBusOut[12] <= lpm_bustri0:inst27.tridata[12]
DataBusOut[13] <= lpm_bustri0:inst27.tridata[13]
DataBusOut[14] <= lpm_bustri0:inst27.tridata[14]
DataBusOut[15] <= lpm_bustri0:inst27.tridata[15]


|MC68K|M68000CPU:inst17|TG68:inst
clk => lds_s.CLK
clk => uds_s.CLK
clk => rw_s.CLK
clk => as_s.CLK
clk => S_state[0].CLK
clk => S_state[1].CLK
clk => TG68_fast:TG68_fast_inst.clk
clk => waitm.CLK
clk => drive_data~reg0.CLK
clk => cpuIPL[0].CLK
clk => cpuIPL[1].CLK
clk => cpuIPL[2].CLK
clk => clkena_e.CLK
clk => lds_e.CLK
clk => uds_e.CLK
clk => rw_e.CLK
clk => as_e.CLK
reset => TG68_fast:TG68_fast_inst.reset
reset => drive_data~reg0.ACLR
reset => cpuIPL[0].PRESET
reset => cpuIPL[1].PRESET
reset => cpuIPL[2].PRESET
reset => clkena_e.ACLR
reset => lds_e.PRESET
reset => uds_e.PRESET
reset => rw_e.PRESET
reset => as_e.PRESET
reset => lds_s.PRESET
reset => uds_s.PRESET
reset => rw_s.PRESET
reset => as_s.PRESET
reset => S_state[0].PRESET
reset => S_state[1].PRESET
reset => waitm.ENA
clkena_in => clkena.IN1
clkena_in => waitm.OUTPUTSELECT
clkena_in => lds_s.ENA
clkena_in => S_state[1].ENA
clkena_in => S_state[0].ENA
clkena_in => as_s.ENA
clkena_in => rw_s.ENA
clkena_in => uds_s.ENA
clkena_in => as_e.ENA
clkena_in => rw_e.ENA
clkena_in => uds_e.ENA
clkena_in => lds_e.ENA
clkena_in => clkena_e.ENA
clkena_in => cpuIPL[2].ENA
clkena_in => cpuIPL[1].ENA
clkena_in => cpuIPL[0].ENA
clkena_in => drive_data~reg0.ENA
data_in[0] => TG68_fast:TG68_fast_inst.data_in[0]
data_in[1] => TG68_fast:TG68_fast_inst.data_in[1]
data_in[2] => TG68_fast:TG68_fast_inst.data_in[2]
data_in[3] => TG68_fast:TG68_fast_inst.data_in[3]
data_in[4] => TG68_fast:TG68_fast_inst.data_in[4]
data_in[5] => TG68_fast:TG68_fast_inst.data_in[5]
data_in[6] => TG68_fast:TG68_fast_inst.data_in[6]
data_in[7] => TG68_fast:TG68_fast_inst.data_in[7]
data_in[8] => TG68_fast:TG68_fast_inst.data_in[8]
data_in[9] => TG68_fast:TG68_fast_inst.data_in[9]
data_in[10] => TG68_fast:TG68_fast_inst.data_in[10]
data_in[11] => TG68_fast:TG68_fast_inst.data_in[11]
data_in[12] => TG68_fast:TG68_fast_inst.data_in[12]
data_in[13] => TG68_fast:TG68_fast_inst.data_in[13]
data_in[14] => TG68_fast:TG68_fast_inst.data_in[14]
data_in[15] => TG68_fast:TG68_fast_inst.data_in[15]
IPL[0] => Mux11.IN0
IPL[1] => Mux10.IN0
IPL[2] => Mux9.IN0
dtack => waitm.DATAA
dtack => clkena_e.DATAA
addr[0] <= TG68_fast:TG68_fast_inst.address[0]
addr[1] <= TG68_fast:TG68_fast_inst.address[1]
addr[2] <= TG68_fast:TG68_fast_inst.address[2]
addr[3] <= TG68_fast:TG68_fast_inst.address[3]
addr[4] <= TG68_fast:TG68_fast_inst.address[4]
addr[5] <= TG68_fast:TG68_fast_inst.address[5]
addr[6] <= TG68_fast:TG68_fast_inst.address[6]
addr[7] <= TG68_fast:TG68_fast_inst.address[7]
addr[8] <= TG68_fast:TG68_fast_inst.address[8]
addr[9] <= TG68_fast:TG68_fast_inst.address[9]
addr[10] <= TG68_fast:TG68_fast_inst.address[10]
addr[11] <= TG68_fast:TG68_fast_inst.address[11]
addr[12] <= TG68_fast:TG68_fast_inst.address[12]
addr[13] <= TG68_fast:TG68_fast_inst.address[13]
addr[14] <= TG68_fast:TG68_fast_inst.address[14]
addr[15] <= TG68_fast:TG68_fast_inst.address[15]
addr[16] <= TG68_fast:TG68_fast_inst.address[16]
addr[17] <= TG68_fast:TG68_fast_inst.address[17]
addr[18] <= TG68_fast:TG68_fast_inst.address[18]
addr[19] <= TG68_fast:TG68_fast_inst.address[19]
addr[20] <= TG68_fast:TG68_fast_inst.address[20]
addr[21] <= TG68_fast:TG68_fast_inst.address[21]
addr[22] <= TG68_fast:TG68_fast_inst.address[22]
addr[23] <= TG68_fast:TG68_fast_inst.address[23]
addr[24] <= TG68_fast:TG68_fast_inst.address[24]
addr[25] <= TG68_fast:TG68_fast_inst.address[25]
addr[26] <= TG68_fast:TG68_fast_inst.address[26]
addr[27] <= TG68_fast:TG68_fast_inst.address[27]
addr[28] <= TG68_fast:TG68_fast_inst.address[28]
addr[29] <= TG68_fast:TG68_fast_inst.address[29]
addr[30] <= TG68_fast:TG68_fast_inst.address[30]
addr[31] <= TG68_fast:TG68_fast_inst.address[31]
data_out[0] <= TG68_fast:TG68_fast_inst.data_write[0]
data_out[1] <= TG68_fast:TG68_fast_inst.data_write[1]
data_out[2] <= TG68_fast:TG68_fast_inst.data_write[2]
data_out[3] <= TG68_fast:TG68_fast_inst.data_write[3]
data_out[4] <= TG68_fast:TG68_fast_inst.data_write[4]
data_out[5] <= TG68_fast:TG68_fast_inst.data_write[5]
data_out[6] <= TG68_fast:TG68_fast_inst.data_write[6]
data_out[7] <= TG68_fast:TG68_fast_inst.data_write[7]
data_out[8] <= TG68_fast:TG68_fast_inst.data_write[8]
data_out[9] <= TG68_fast:TG68_fast_inst.data_write[9]
data_out[10] <= TG68_fast:TG68_fast_inst.data_write[10]
data_out[11] <= TG68_fast:TG68_fast_inst.data_write[11]
data_out[12] <= TG68_fast:TG68_fast_inst.data_write[12]
data_out[13] <= TG68_fast:TG68_fast_inst.data_write[13]
data_out[14] <= TG68_fast:TG68_fast_inst.data_write[14]
data_out[15] <= TG68_fast:TG68_fast_inst.data_write[15]
as <= as.DB_MAX_OUTPUT_PORT_TYPE
uds <= uds.DB_MAX_OUTPUT_PORT_TYPE
lds <= lds.DB_MAX_OUTPUT_PORT_TYPE
rw <= rw.DB_MAX_OUTPUT_PORT_TYPE
drive_data <= drive_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst
clk => regfile_low~21.CLK
clk => regfile_low~0.CLK
clk => regfile_low~1.CLK
clk => regfile_low~2.CLK
clk => regfile_low~3.CLK
clk => regfile_low~4.CLK
clk => regfile_low~5.CLK
clk => regfile_low~6.CLK
clk => regfile_low~7.CLK
clk => regfile_low~8.CLK
clk => regfile_low~9.CLK
clk => regfile_low~10.CLK
clk => regfile_low~11.CLK
clk => regfile_low~12.CLK
clk => regfile_low~13.CLK
clk => regfile_low~14.CLK
clk => regfile_low~15.CLK
clk => regfile_low~16.CLK
clk => regfile_low~17.CLK
clk => regfile_low~18.CLK
clk => regfile_low~19.CLK
clk => regfile_low~20.CLK
clk => regfile_high~0.CLK
clk => regfile_high~1.CLK
clk => regfile_high~2.CLK
clk => regfile_high~3.CLK
clk => regfile_high~4.CLK
clk => regfile_high~5.CLK
clk => regfile_high~6.CLK
clk => regfile_high~7.CLK
clk => regfile_high~8.CLK
clk => regfile_high~9.CLK
clk => regfile_high~10.CLK
clk => regfile_high~11.CLK
clk => regfile_high~12.CLK
clk => regfile_high~13.CLK
clk => regfile_high~14.CLK
clk => regfile_high~15.CLK
clk => regfile_high~16.CLK
clk => regfile_high~17.CLK
clk => regfile_high~18.CLK
clk => regfile_high~19.CLK
clk => regfile_high~20.CLK
clk => regfile_high~21.CLK
clk => movem_mask[0].CLK
clk => movem_mask[1].CLK
clk => movem_mask[2].CLK
clk => movem_mask[3].CLK
clk => movem_mask[4].CLK
clk => movem_mask[5].CLK
clk => movem_mask[6].CLK
clk => movem_mask[7].CLK
clk => movem_mask[8].CLK
clk => movem_mask[9].CLK
clk => movem_mask[10].CLK
clk => movem_mask[11].CLK
clk => movem_mask[12].CLK
clk => movem_mask[13].CLK
clk => movem_mask[14].CLK
clk => movem_mask[15].CLK
clk => maskzero.CLK
clk => movem_addr.CLK
clk => movem_busy.CLK
clk => div_reg[0].CLK
clk => div_reg[1].CLK
clk => div_reg[2].CLK
clk => div_reg[3].CLK
clk => div_reg[4].CLK
clk => div_reg[5].CLK
clk => div_reg[6].CLK
clk => div_reg[7].CLK
clk => div_reg[8].CLK
clk => div_reg[9].CLK
clk => div_reg[10].CLK
clk => div_reg[11].CLK
clk => div_reg[12].CLK
clk => div_reg[13].CLK
clk => div_reg[14].CLK
clk => div_reg[15].CLK
clk => div_reg[16].CLK
clk => div_reg[17].CLK
clk => div_reg[18].CLK
clk => div_reg[19].CLK
clk => div_reg[20].CLK
clk => div_reg[21].CLK
clk => div_reg[22].CLK
clk => div_reg[23].CLK
clk => div_reg[24].CLK
clk => div_reg[25].CLK
clk => div_reg[26].CLK
clk => div_reg[27].CLK
clk => div_reg[28].CLK
clk => div_reg[29].CLK
clk => div_reg[30].CLK
clk => div_reg[31].CLK
clk => div_sign.CLK
clk => mulu_reg[0].CLK
clk => mulu_reg[1].CLK
clk => mulu_reg[2].CLK
clk => mulu_reg[3].CLK
clk => mulu_reg[4].CLK
clk => mulu_reg[5].CLK
clk => mulu_reg[6].CLK
clk => mulu_reg[7].CLK
clk => mulu_reg[8].CLK
clk => mulu_reg[9].CLK
clk => mulu_reg[10].CLK
clk => mulu_reg[11].CLK
clk => mulu_reg[12].CLK
clk => mulu_reg[13].CLK
clk => mulu_reg[14].CLK
clk => mulu_reg[15].CLK
clk => mulu_reg[16].CLK
clk => mulu_reg[17].CLK
clk => mulu_reg[18].CLK
clk => mulu_reg[19].CLK
clk => mulu_reg[20].CLK
clk => mulu_reg[21].CLK
clk => mulu_reg[22].CLK
clk => mulu_reg[23].CLK
clk => mulu_reg[24].CLK
clk => mulu_reg[25].CLK
clk => mulu_reg[26].CLK
clk => mulu_reg[27].CLK
clk => mulu_reg[28].CLK
clk => mulu_reg[29].CLK
clk => mulu_reg[30].CLK
clk => mulu_reg[31].CLK
clk => OP1sign.CLK
clk => trapd.CLK
clk => SVmode.CLK
clk => Flags[0].CLK
clk => Flags[1].CLK
clk => Flags[2].CLK
clk => Flags[3].CLK
clk => Flags[4].CLK
clk => Flags[5].CLK
clk => Flags[6].CLK
clk => Flags[7].CLK
clk => Flags[8].CLK
clk => Flags[9].CLK
clk => Flags[10].CLK
clk => Flags[11].CLK
clk => Flags[12].CLK
clk => Flags[13].CLK
clk => Flags[14].CLK
clk => Flags[15].CLK
clk => data_write_tmp[0].CLK
clk => data_write_tmp[1].CLK
clk => data_write_tmp[2].CLK
clk => data_write_tmp[3].CLK
clk => data_write_tmp[4].CLK
clk => data_write_tmp[5].CLK
clk => data_write_tmp[6].CLK
clk => data_write_tmp[7].CLK
clk => data_write_tmp[8].CLK
clk => data_write_tmp[9].CLK
clk => data_write_tmp[10].CLK
clk => data_write_tmp[11].CLK
clk => data_write_tmp[12].CLK
clk => data_write_tmp[13].CLK
clk => data_write_tmp[14].CLK
clk => data_write_tmp[15].CLK
clk => data_write_tmp[16].CLK
clk => data_write_tmp[17].CLK
clk => data_write_tmp[18].CLK
clk => data_write_tmp[19].CLK
clk => data_write_tmp[20].CLK
clk => data_write_tmp[21].CLK
clk => data_write_tmp[22].CLK
clk => data_write_tmp[23].CLK
clk => data_write_tmp[24].CLK
clk => data_write_tmp[25].CLK
clk => data_write_tmp[26].CLK
clk => data_write_tmp[27].CLK
clk => data_write_tmp[28].CLK
clk => data_write_tmp[29].CLK
clk => data_write_tmp[30].CLK
clk => data_write_tmp[31].CLK
clk => ea_data[0].CLK
clk => ea_data[1].CLK
clk => ea_data[2].CLK
clk => ea_data[3].CLK
clk => ea_data[4].CLK
clk => ea_data[5].CLK
clk => ea_data[6].CLK
clk => ea_data[7].CLK
clk => ea_data[8].CLK
clk => ea_data[9].CLK
clk => ea_data[10].CLK
clk => ea_data[11].CLK
clk => ea_data[12].CLK
clk => ea_data[13].CLK
clk => ea_data[14].CLK
clk => ea_data[15].CLK
clk => ea_data[16].CLK
clk => ea_data[17].CLK
clk => ea_data[18].CLK
clk => ea_data[19].CLK
clk => ea_data[20].CLK
clk => ea_data[21].CLK
clk => ea_data[22].CLK
clk => ea_data[23].CLK
clk => ea_data[24].CLK
clk => ea_data[25].CLK
clk => ea_data[26].CLK
clk => ea_data[27].CLK
clk => ea_data[28].CLK
clk => ea_data[29].CLK
clk => ea_data[30].CLK
clk => ea_data[31].CLK
clk => Z_error.CLK
clk => use_direct_data.CLK
clk => direct_data.CLK
clk => exec_write_back.CLK
clk => exec_DIRECT.CLK
clk => set_store_in_tmp.CLK
clk => brief[0].CLK
clk => brief[1].CLK
clk => brief[2].CLK
clk => brief[3].CLK
clk => brief[4].CLK
clk => brief[5].CLK
clk => brief[6].CLK
clk => brief[7].CLK
clk => brief[8].CLK
clk => brief[9].CLK
clk => brief[10].CLK
clk => brief[11].CLK
clk => brief[12].CLK
clk => brief[13].CLK
clk => brief[14].CLK
clk => brief[15].CLK
clk => trap_SR[8].CLK
clk => trap_SR[9].CLK
clk => trap_SR[10].CLK
clk => trap_SR[11].CLK
clk => trap_SR[12].CLK
clk => trap_SR[13].CLK
clk => trap_SR[14].CLK
clk => trap_SR[15].CLK
clk => exec_tas.CLK
clk => rIPL_nr[0].CLK
clk => rIPL_nr[1].CLK
clk => rIPL_nr[2].CLK
clk => nextpass.CLK
clk => bit_number_reg[0].CLK
clk => bit_number_reg[1].CLK
clk => bit_number_reg[2].CLK
clk => bit_number_reg[3].CLK
clk => bit_number_reg[4].CLK
clk => setstate_delay[0].CLK
clk => setstate_delay[1].CLK
clk => PCmarker.CLK
clk => movepw.CLK
clk => movepl.CLK
clk => test_maskzero.CLK
clk => get_movem_mask.CLK
clk => get_bitnumber.CLK
clk => get_extendedOPC.CLK
clk => rot_nop.CLK
clk => rot_cnt[0].CLK
clk => rot_cnt[1].CLK
clk => rot_cnt[2].CLK
clk => rot_cnt[3].CLK
clk => rot_cnt[4].CLK
clk => rot_cnt[5].CLK
clk => mem_byte.CLK
clk => exec_CPMAW.CLK
clk => exec_Scc.CLK
clk => exec_DIVU.CLK
clk => exec_MULU.CLK
clk => exec_SBCD.CLK
clk => exec_ABCD.CLK
clk => exec_EXT.CLK
clk => exec_ROT.CLK
clk => exec_CMP.CLK
clk => exec_ADDQ.CLK
clk => exec_MOVESR.CLK
clk => exec_MOVEQ.CLK
clk => exec_MOVE.CLK
clk => exec_EOR.CLK
clk => exec_AND.CLK
clk => exec_OR.CLK
clk => exec_ADD.CLK
clk => stop.CLK
clk => directCCR.CLK
clk => directSR.CLK
clk => directPC.CLK
clk => TG68_PC_dec[0].CLK
clk => TG68_PC_dec[1].CLK
clk => getbrief.CLK
clk => execOPC.CLK
clk => trap_interrupt.CLK
clk => interrupt.CLK
clk => endOPC.CLK
clk => fetchOPC.CLK
clk => decodeOPC~reg0.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => TG68_PC[0].CLK
clk => TG68_PC[1].CLK
clk => TG68_PC[2].CLK
clk => TG68_PC[3].CLK
clk => TG68_PC[4].CLK
clk => TG68_PC[5].CLK
clk => TG68_PC[6].CLK
clk => TG68_PC[7].CLK
clk => TG68_PC[8].CLK
clk => TG68_PC[9].CLK
clk => TG68_PC[10].CLK
clk => TG68_PC[11].CLK
clk => TG68_PC[12].CLK
clk => TG68_PC[13].CLK
clk => TG68_PC[14].CLK
clk => TG68_PC[15].CLK
clk => TG68_PC[16].CLK
clk => TG68_PC[17].CLK
clk => TG68_PC[18].CLK
clk => TG68_PC[19].CLK
clk => TG68_PC[20].CLK
clk => TG68_PC[21].CLK
clk => TG68_PC[22].CLK
clk => TG68_PC[23].CLK
clk => TG68_PC[24].CLK
clk => TG68_PC[25].CLK
clk => TG68_PC[26].CLK
clk => TG68_PC[27].CLK
clk => TG68_PC[28].CLK
clk => TG68_PC[29].CLK
clk => TG68_PC[30].CLK
clk => TG68_PC[31].CLK
clk => opcode[0].CLK
clk => opcode[1].CLK
clk => opcode[2].CLK
clk => opcode[3].CLK
clk => opcode[4].CLK
clk => opcode[5].CLK
clk => opcode[6].CLK
clk => opcode[7].CLK
clk => opcode[8].CLK
clk => opcode[9].CLK
clk => opcode[10].CLK
clk => opcode[11].CLK
clk => opcode[12].CLK
clk => opcode[13].CLK
clk => opcode[14].CLK
clk => opcode[15].CLK
clk => briefext[0].CLK
clk => briefext[1].CLK
clk => briefext[2].CLK
clk => briefext[3].CLK
clk => briefext[4].CLK
clk => briefext[5].CLK
clk => briefext[6].CLK
clk => briefext[7].CLK
clk => briefext[8].CLK
clk => briefext[9].CLK
clk => briefext[10].CLK
clk => briefext[11].CLK
clk => briefext[12].CLK
clk => briefext[13].CLK
clk => briefext[14].CLK
clk => briefext[15].CLK
clk => briefext[16].CLK
clk => briefext[17].CLK
clk => briefext[18].CLK
clk => briefext[19].CLK
clk => briefext[20].CLK
clk => briefext[21].CLK
clk => briefext[22].CLK
clk => briefext[23].CLK
clk => briefext[24].CLK
clk => briefext[25].CLK
clk => briefext[26].CLK
clk => briefext[27].CLK
clk => briefext[28].CLK
clk => briefext[29].CLK
clk => briefext[30].CLK
clk => briefext[31].CLK
clk => memaddr[0].CLK
clk => memaddr[1].CLK
clk => memaddr[2].CLK
clk => memaddr[3].CLK
clk => memaddr[4].CLK
clk => memaddr[5].CLK
clk => memaddr[6].CLK
clk => memaddr[7].CLK
clk => memaddr[8].CLK
clk => memaddr[9].CLK
clk => memaddr[10].CLK
clk => memaddr[11].CLK
clk => memaddr[12].CLK
clk => memaddr[13].CLK
clk => memaddr[14].CLK
clk => memaddr[15].CLK
clk => memaddr[16].CLK
clk => memaddr[17].CLK
clk => memaddr[18].CLK
clk => memaddr[19].CLK
clk => memaddr[20].CLK
clk => memaddr[21].CLK
clk => memaddr[22].CLK
clk => memaddr[23].CLK
clk => memaddr[24].CLK
clk => memaddr[25].CLK
clk => memaddr[26].CLK
clk => memaddr[27].CLK
clk => memaddr[28].CLK
clk => memaddr[29].CLK
clk => memaddr[30].CLK
clk => memaddr[31].CLK
clk => last_data_read[0].CLK
clk => last_data_read[1].CLK
clk => last_data_read[2].CLK
clk => last_data_read[3].CLK
clk => last_data_read[4].CLK
clk => last_data_read[5].CLK
clk => last_data_read[6].CLK
clk => last_data_read[7].CLK
clk => last_data_read[8].CLK
clk => last_data_read[9].CLK
clk => last_data_read[10].CLK
clk => last_data_read[11].CLK
clk => last_data_read[12].CLK
clk => last_data_read[13].CLK
clk => last_data_read[14].CLK
clk => last_data_read[15].CLK
clk => long_done.CLK
clk => longread.CLK
clk => trap_vector[0].CLK
clk => trap_vector[1].CLK
clk => trap_vector[2].CLK
clk => trap_vector[3].CLK
clk => trap_vector[4].CLK
clk => trap_vector[5].CLK
clk => trap_vector[6].CLK
clk => trap_vector[7].CLK
clk => trap_vector[8].CLK
clk => trap_vector[9].CLK
clk => trap_vector[10].CLK
clk => trap_vector[11].CLK
clk => trap_vector[12].CLK
clk => trap_vector[13].CLK
clk => trap_vector[14].CLK
clk => trap_vector[15].CLK
clk => trap_vector[16].CLK
clk => trap_vector[17].CLK
clk => trap_vector[18].CLK
clk => trap_vector[19].CLK
clk => trap_vector[20].CLK
clk => trap_vector[21].CLK
clk => trap_vector[22].CLK
clk => trap_vector[23].CLK
clk => trap_vector[24].CLK
clk => trap_vector[25].CLK
clk => trap_vector[26].CLK
clk => trap_vector[27].CLK
clk => trap_vector[28].CLK
clk => trap_vector[29].CLK
clk => trap_vector[30].CLK
clk => trap_vector[31].CLK
clk => micro_state~70.DATAIN
clk => reg_QB[0].CLK
clk => reg_QB[1].CLK
clk => reg_QB[2].CLK
clk => reg_QB[3].CLK
clk => reg_QB[4].CLK
clk => reg_QB[5].CLK
clk => reg_QB[6].CLK
clk => reg_QB[7].CLK
clk => reg_QB[8].CLK
clk => reg_QB[9].CLK
clk => reg_QB[10].CLK
clk => reg_QB[11].CLK
clk => reg_QB[12].CLK
clk => reg_QB[13].CLK
clk => reg_QB[14].CLK
clk => reg_QB[15].CLK
clk => reg_QB[16].CLK
clk => reg_QB[17].CLK
clk => reg_QB[18].CLK
clk => reg_QB[19].CLK
clk => reg_QB[20].CLK
clk => reg_QB[21].CLK
clk => reg_QB[22].CLK
clk => reg_QB[23].CLK
clk => reg_QB[24].CLK
clk => reg_QB[25].CLK
clk => reg_QB[26].CLK
clk => reg_QB[27].CLK
clk => reg_QB[28].CLK
clk => reg_QB[29].CLK
clk => reg_QB[30].CLK
clk => reg_QB[31].CLK
clk => reg_QA[0].CLK
clk => reg_QA[1].CLK
clk => reg_QA[2].CLK
clk => reg_QA[3].CLK
clk => reg_QA[4].CLK
clk => reg_QA[5].CLK
clk => reg_QA[6].CLK
clk => reg_QA[7].CLK
clk => reg_QA[8].CLK
clk => reg_QA[9].CLK
clk => reg_QA[10].CLK
clk => reg_QA[11].CLK
clk => reg_QA[12].CLK
clk => reg_QA[13].CLK
clk => reg_QA[14].CLK
clk => reg_QA[15].CLK
clk => reg_QA[16].CLK
clk => reg_QA[17].CLK
clk => reg_QA[18].CLK
clk => reg_QA[19].CLK
clk => reg_QA[20].CLK
clk => reg_QA[21].CLK
clk => reg_QA[22].CLK
clk => reg_QA[23].CLK
clk => reg_QA[24].CLK
clk => reg_QA[25].CLK
clk => reg_QA[26].CLK
clk => reg_QA[27].CLK
clk => reg_QA[28].CLK
clk => reg_QA[29].CLK
clk => reg_QA[30].CLK
clk => reg_QA[31].CLK
clk => regfile_low.CLK0
clk => regfile_high.CLK0
reset => PCmarker.ACLR
reset => movepw.ACLR
reset => movepl.ACLR
reset => test_maskzero.ACLR
reset => get_movem_mask.ACLR
reset => get_bitnumber.ACLR
reset => get_extendedOPC.ACLR
reset => rot_nop.ACLR
reset => rot_cnt[0].PRESET
reset => rot_cnt[1].ACLR
reset => rot_cnt[2].ACLR
reset => rot_cnt[3].ACLR
reset => rot_cnt[4].ACLR
reset => rot_cnt[5].ACLR
reset => mem_byte.ACLR
reset => exec_CPMAW.ACLR
reset => exec_Scc.ACLR
reset => exec_DIVU.ACLR
reset => exec_MULU.ACLR
reset => exec_SBCD.ACLR
reset => exec_ABCD.ACLR
reset => exec_EXT.ACLR
reset => exec_ROT.ACLR
reset => exec_CMP.ACLR
reset => exec_ADDQ.ACLR
reset => exec_MOVESR.ACLR
reset => exec_MOVEQ.ACLR
reset => exec_MOVE.ACLR
reset => exec_EOR.ACLR
reset => exec_AND.ACLR
reset => exec_OR.ACLR
reset => exec_ADD.ACLR
reset => stop.ACLR
reset => directCCR.ACLR
reset => directSR.ACLR
reset => directPC.ACLR
reset => TG68_PC_dec[0].ACLR
reset => TG68_PC_dec[1].ACLR
reset => getbrief.ACLR
reset => execOPC.ACLR
reset => trap_interrupt.PRESET
reset => interrupt.ACLR
reset => endOPC.ACLR
reset => fetchOPC.ACLR
reset => decodeOPC~reg0.ACLR
reset => state[0].PRESET
reset => state[1].ACLR
reset => TG68_PC[0].ACLR
reset => TG68_PC[1].ACLR
reset => TG68_PC[2].ACLR
reset => TG68_PC[3].ACLR
reset => TG68_PC[4].ACLR
reset => TG68_PC[5].ACLR
reset => TG68_PC[6].ACLR
reset => TG68_PC[7].ACLR
reset => TG68_PC[8].ACLR
reset => TG68_PC[9].ACLR
reset => TG68_PC[10].ACLR
reset => TG68_PC[11].ACLR
reset => TG68_PC[12].ACLR
reset => TG68_PC[13].ACLR
reset => TG68_PC[14].ACLR
reset => TG68_PC[15].ACLR
reset => TG68_PC[16].ACLR
reset => TG68_PC[17].ACLR
reset => TG68_PC[18].ACLR
reset => TG68_PC[19].ACLR
reset => TG68_PC[20].ACLR
reset => TG68_PC[21].ACLR
reset => TG68_PC[22].ACLR
reset => TG68_PC[23].ACLR
reset => TG68_PC[24].ACLR
reset => TG68_PC[25].ACLR
reset => TG68_PC[26].ACLR
reset => TG68_PC[27].ACLR
reset => TG68_PC[28].ACLR
reset => TG68_PC[29].ACLR
reset => TG68_PC[30].ACLR
reset => TG68_PC[31].ACLR
reset => opcode[6].ACLR
reset => opcode[7].PRESET
reset => opcode[8].ACLR
reset => opcode[12].PRESET
reset => opcode[13].PRESET
reset => opcode[14].PRESET
reset => opcode[15].ACLR
reset => long_done.ACLR
reset => longread.ACLR
reset => Z_error.ACLR
reset => use_direct_data.ACLR
reset => direct_data.ACLR
reset => exec_write_back.ACLR
reset => exec_DIRECT.ACLR
reset => set_store_in_tmp.ACLR
reset => SVmode.PRESET
reset => Flags[8].PRESET
reset => Flags[9].PRESET
reset => Flags[10].PRESET
reset => Flags[13].PRESET
reset => maskzero.ACLR
reset => movem_addr.ACLR
reset => movem_busy.ACLR
reset => micro_state~72.DATAIN
reset => last_data_read[15].ENA
reset => last_data_read[14].ENA
reset => last_data_read[13].ENA
reset => last_data_read[12].ENA
reset => last_data_read[11].ENA
reset => last_data_read[10].ENA
reset => last_data_read[9].ENA
reset => last_data_read[8].ENA
reset => last_data_read[7].ENA
reset => last_data_read[6].ENA
reset => last_data_read[5].ENA
reset => last_data_read[4].ENA
reset => last_data_read[3].ENA
reset => last_data_read[2].ENA
reset => last_data_read[1].ENA
reset => last_data_read[0].ENA
reset => memaddr[31].ENA
reset => memaddr[30].ENA
reset => memaddr[29].ENA
reset => memaddr[28].ENA
reset => memaddr[27].ENA
reset => memaddr[26].ENA
reset => memaddr[25].ENA
reset => memaddr[24].ENA
reset => memaddr[23].ENA
reset => memaddr[22].ENA
reset => memaddr[21].ENA
reset => memaddr[20].ENA
reset => memaddr[19].ENA
reset => memaddr[18].ENA
reset => memaddr[17].ENA
reset => memaddr[16].ENA
reset => memaddr[15].ENA
reset => memaddr[14].ENA
reset => memaddr[13].ENA
reset => memaddr[12].ENA
reset => memaddr[11].ENA
reset => memaddr[10].ENA
reset => memaddr[9].ENA
reset => memaddr[8].ENA
reset => memaddr[7].ENA
reset => memaddr[6].ENA
reset => memaddr[5].ENA
reset => memaddr[4].ENA
reset => memaddr[3].ENA
reset => memaddr[2].ENA
reset => memaddr[1].ENA
reset => memaddr[0].ENA
reset => opcode[11].ENA
reset => opcode[10].ENA
reset => opcode[9].ENA
reset => opcode[5].ENA
reset => opcode[4].ENA
reset => opcode[3].ENA
reset => opcode[2].ENA
reset => opcode[1].ENA
reset => opcode[0].ENA
reset => setstate_delay[1].ENA
reset => setstate_delay[0].ENA
reset => bit_number_reg[4].ENA
reset => bit_number_reg[3].ENA
reset => bit_number_reg[2].ENA
reset => bit_number_reg[1].ENA
reset => bit_number_reg[0].ENA
reset => nextpass.ENA
reset => rIPL_nr[2].ENA
reset => rIPL_nr[1].ENA
reset => rIPL_nr[0].ENA
reset => exec_tas.ENA
reset => trap_SR[15].ENA
reset => trap_SR[14].ENA
reset => trap_SR[13].ENA
reset => trap_SR[12].ENA
reset => trap_SR[11].ENA
reset => trap_SR[10].ENA
reset => trap_SR[9].ENA
reset => trap_SR[8].ENA
reset => brief[15].ENA
reset => brief[14].ENA
reset => brief[13].ENA
reset => brief[12].ENA
reset => brief[11].ENA
reset => brief[10].ENA
reset => brief[9].ENA
reset => brief[8].ENA
reset => brief[7].ENA
reset => brief[6].ENA
reset => brief[5].ENA
reset => brief[4].ENA
reset => brief[3].ENA
reset => brief[2].ENA
reset => brief[1].ENA
reset => brief[0].ENA
reset => ea_data[31].ENA
reset => ea_data[30].ENA
reset => ea_data[29].ENA
reset => ea_data[28].ENA
reset => ea_data[27].ENA
reset => ea_data[26].ENA
reset => ea_data[25].ENA
reset => ea_data[24].ENA
reset => ea_data[23].ENA
reset => ea_data[22].ENA
reset => ea_data[21].ENA
reset => ea_data[20].ENA
reset => ea_data[19].ENA
reset => ea_data[18].ENA
reset => ea_data[17].ENA
reset => ea_data[16].ENA
reset => ea_data[15].ENA
reset => ea_data[14].ENA
reset => ea_data[13].ENA
reset => ea_data[12].ENA
reset => ea_data[11].ENA
reset => ea_data[10].ENA
reset => ea_data[9].ENA
reset => ea_data[8].ENA
reset => ea_data[7].ENA
reset => ea_data[6].ENA
reset => ea_data[5].ENA
reset => ea_data[4].ENA
reset => ea_data[3].ENA
reset => ea_data[2].ENA
reset => ea_data[1].ENA
reset => ea_data[0].ENA
reset => data_write_tmp[31].ENA
reset => data_write_tmp[30].ENA
reset => data_write_tmp[29].ENA
reset => data_write_tmp[28].ENA
reset => data_write_tmp[27].ENA
reset => data_write_tmp[26].ENA
reset => data_write_tmp[25].ENA
reset => data_write_tmp[24].ENA
reset => data_write_tmp[23].ENA
reset => data_write_tmp[22].ENA
reset => data_write_tmp[21].ENA
reset => data_write_tmp[20].ENA
reset => data_write_tmp[19].ENA
reset => data_write_tmp[18].ENA
reset => data_write_tmp[17].ENA
reset => data_write_tmp[16].ENA
reset => data_write_tmp[15].ENA
reset => data_write_tmp[14].ENA
reset => data_write_tmp[13].ENA
reset => data_write_tmp[12].ENA
reset => data_write_tmp[11].ENA
reset => data_write_tmp[10].ENA
reset => data_write_tmp[9].ENA
reset => data_write_tmp[8].ENA
reset => data_write_tmp[7].ENA
reset => data_write_tmp[6].ENA
reset => data_write_tmp[5].ENA
reset => data_write_tmp[4].ENA
reset => data_write_tmp[3].ENA
reset => data_write_tmp[2].ENA
reset => data_write_tmp[1].ENA
reset => data_write_tmp[0].ENA
reset => Flags[15].ENA
reset => Flags[14].ENA
reset => Flags[12].ENA
reset => Flags[11].ENA
reset => Flags[7].ENA
reset => Flags[6].ENA
reset => Flags[5].ENA
reset => Flags[4].ENA
reset => Flags[3].ENA
reset => Flags[2].ENA
reset => Flags[1].ENA
reset => Flags[0].ENA
reset => trapd.ENA
reset => movem_mask[0].ENA
reset => movem_mask[15].ENA
reset => movem_mask[14].ENA
reset => movem_mask[13].ENA
reset => movem_mask[12].ENA
reset => movem_mask[11].ENA
reset => movem_mask[10].ENA
reset => movem_mask[9].ENA
reset => movem_mask[8].ENA
reset => movem_mask[7].ENA
reset => movem_mask[6].ENA
reset => movem_mask[5].ENA
reset => movem_mask[4].ENA
reset => movem_mask[3].ENA
reset => movem_mask[2].ENA
reset => movem_mask[1].ENA
clkena_in => clkena.IN1
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => setstate_delay.OUTPUTSELECT
clkena_in => setstate_delay.OUTPUTSELECT
clkena_in => bit_number_reg.OUTPUTSELECT
clkena_in => bit_number_reg.OUTPUTSELECT
clkena_in => bit_number_reg.OUTPUTSELECT
clkena_in => bit_number_reg.OUTPUTSELECT
clkena_in => bit_number_reg.OUTPUTSELECT
clkena_in => process_20.IN1
clkena_in => process_20.IN1
clkena_in => process_20.IN1
clkena_in => longread.ENA
clkena_in => long_done.ENA
clkena_in => TG68_PC[31].ENA
clkena_in => TG68_PC[30].ENA
clkena_in => TG68_PC[29].ENA
clkena_in => TG68_PC[28].ENA
clkena_in => TG68_PC[27].ENA
clkena_in => TG68_PC[26].ENA
clkena_in => TG68_PC[25].ENA
clkena_in => TG68_PC[24].ENA
clkena_in => TG68_PC[23].ENA
clkena_in => TG68_PC[22].ENA
clkena_in => TG68_PC[21].ENA
clkena_in => TG68_PC[20].ENA
clkena_in => TG68_PC[19].ENA
clkena_in => TG68_PC[18].ENA
clkena_in => TG68_PC[17].ENA
clkena_in => TG68_PC[16].ENA
clkena_in => TG68_PC[15].ENA
clkena_in => TG68_PC[14].ENA
clkena_in => TG68_PC[13].ENA
clkena_in => TG68_PC[12].ENA
clkena_in => TG68_PC[11].ENA
clkena_in => TG68_PC[10].ENA
clkena_in => TG68_PC[9].ENA
clkena_in => TG68_PC[8].ENA
clkena_in => TG68_PC[7].ENA
clkena_in => TG68_PC[6].ENA
clkena_in => TG68_PC[5].ENA
clkena_in => TG68_PC[4].ENA
clkena_in => TG68_PC[3].ENA
clkena_in => TG68_PC[2].ENA
clkena_in => TG68_PC[1].ENA
clkena_in => TG68_PC[0].ENA
clkena_in => state[1].ENA
clkena_in => state[0].ENA
clkena_in => TG68_PC_dec[1].ENA
clkena_in => TG68_PC_dec[0].ENA
clkena_in => mem_byte.ENA
clkena_in => get_extendedOPC.ENA
clkena_in => get_bitnumber.ENA
clkena_in => get_movem_mask.ENA
clkena_in => test_maskzero.ENA
data_in[0] => data_read[0].DATAA
data_in[0] => last_data_read.DATAB
data_in[1] => data_read[1].DATAA
data_in[1] => last_data_read.DATAB
data_in[2] => data_read[2].DATAA
data_in[2] => last_data_read.DATAB
data_in[3] => data_read[3].DATAA
data_in[3] => last_data_read.DATAB
data_in[4] => data_read[4].DATAA
data_in[4] => last_data_read.DATAB
data_in[5] => data_read[5].DATAA
data_in[5] => last_data_read.DATAB
data_in[6] => data_read[6].DATAA
data_in[6] => last_data_read.DATAB
data_in[7] => data_read[7].DATAA
data_in[7] => last_data_read.DATAB
data_in[8] => memaddr_in.DATAB
data_in[8] => TG68_PC.DATAB
data_in[8] => opcode.DATAA
data_in[8] => brief.DATAB
data_in[8] => ea_data.DATAB
data_in[8] => data_write_tmp.DATAA
data_in[8] => OP1in[8].DATAB
data_in[8] => Flags.DATAB
data_in[8] => movem_mask.DATAB
data_in[8] => data_read[0].DATAB
data_in[8] => last_data_read.DATAB
data_in[9] => memaddr_in.DATAB
data_in[9] => TG68_PC.DATAB
data_in[9] => opcode.DATAA
data_in[9] => brief.DATAB
data_in[9] => ea_data.DATAB
data_in[9] => data_write_tmp.DATAA
data_in[9] => OP1in[9].DATAB
data_in[9] => Flags.DATAB
data_in[9] => movem_mask.DATAB
data_in[9] => data_read[1].DATAB
data_in[9] => last_data_read.DATAB
data_in[10] => memaddr_in.DATAB
data_in[10] => TG68_PC.DATAB
data_in[10] => opcode.DATAA
data_in[10] => brief.DATAB
data_in[10] => ea_data.DATAB
data_in[10] => data_write_tmp.DATAA
data_in[10] => OP1in[10].DATAB
data_in[10] => Flags.DATAB
data_in[10] => movem_mask.DATAB
data_in[10] => data_read[2].DATAB
data_in[10] => last_data_read.DATAB
data_in[11] => memaddr_in.DATAB
data_in[11] => TG68_PC.DATAB
data_in[11] => opcode.DATAA
data_in[11] => brief.DATAB
data_in[11] => ea_data.DATAB
data_in[11] => data_write_tmp.DATAA
data_in[11] => OP1in[11].DATAB
data_in[11] => Flags.DATAB
data_in[11] => movem_mask.DATAB
data_in[11] => data_read[3].DATAB
data_in[11] => last_data_read.DATAB
data_in[12] => memaddr_in.DATAB
data_in[12] => TG68_PC.DATAB
data_in[12] => opcode.DATAA
data_in[12] => brief.DATAB
data_in[12] => ea_data.DATAB
data_in[12] => data_write_tmp.DATAA
data_in[12] => OP1in[12].DATAB
data_in[12] => Flags.DATAB
data_in[12] => movem_mask.DATAB
data_in[12] => data_read[4].DATAB
data_in[12] => last_data_read.DATAB
data_in[13] => memaddr_in.DATAB
data_in[13] => TG68_PC.DATAB
data_in[13] => opcode.DATAA
data_in[13] => brief.DATAB
data_in[13] => ea_data.DATAB
data_in[13] => data_write_tmp.DATAA
data_in[13] => OP1in[13].DATAB
data_in[13] => Flags.DATAB
data_in[13] => movem_mask.DATAB
data_in[13] => data_read[5].DATAB
data_in[13] => last_data_read.DATAB
data_in[14] => memaddr_in.DATAB
data_in[14] => TG68_PC.DATAB
data_in[14] => opcode.DATAA
data_in[14] => brief.DATAB
data_in[14] => ea_data.DATAB
data_in[14] => data_write_tmp.DATAA
data_in[14] => OP1in[14].DATAB
data_in[14] => Flags.DATAB
data_in[14] => movem_mask.DATAB
data_in[14] => data_read[6].DATAB
data_in[14] => last_data_read.DATAB
data_in[15] => data_read[31].DATAA
data_in[15] => data_read[30].DATAA
data_in[15] => data_read[29].DATAA
data_in[15] => data_read[28].DATAA
data_in[15] => data_read[27].DATAA
data_in[15] => data_read[26].DATAA
data_in[15] => data_read[25].DATAA
data_in[15] => data_read[24].DATAA
data_in[15] => data_read[23].DATAA
data_in[15] => data_read[22].DATAA
data_in[15] => data_read[21].DATAA
data_in[15] => data_read[20].DATAA
data_in[15] => data_read[19].DATAA
data_in[15] => data_read[18].DATAA
data_in[15] => data_read[17].DATAA
data_in[15] => data_read[16].DATAA
data_in[15] => data_read[7].DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => memaddr_in.DATAB
data_in[15] => TG68_PC.DATAB
data_in[15] => opcode.DATAA
data_in[15] => brief.DATAB
data_in[15] => ea_data.DATAB
data_in[15] => data_write_tmp.DATAA
data_in[15] => OP1in[15].DATAB
data_in[15] => Flags.DATAB
data_in[15] => movem_mask.DATAB
IPL[0] => rIPL_nr.DATAB
IPL[0] => LessThan0.IN6
IPL[0] => Equal8.IN5
IPL[1] => rIPL_nr.DATAB
IPL[1] => LessThan0.IN5
IPL[1] => Equal8.IN4
IPL[2] => rIPL_nr.DATAB
IPL[2] => LessThan0.IN4
IPL[2] => Equal8.IN3
test_IPL => process_4.IN1
address[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[12] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[13] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[14] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[15] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[16] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[17] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[18] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[19] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[20] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[21] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[22] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[23] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[24] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[25] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[26] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[27] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[28] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[29] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[30] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[31] <= address.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
state_out[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
state_out[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
LDS <= LDS.DB_MAX_OUTPUT_PORT_TYPE
UDS <= UDS.DB_MAX_OUTPUT_PORT_TYPE
decodeOPC <= decodeOPC~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr <= Equal2.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|M68000CPU:inst17|BusRequestLogic:inst1
Clock => Current_state~1.DATAIN
Reset_L => Current_state~3.DATAIN
AS_L => Next_state.DATAB
AS_L => Next_state.DATAB
BR_L => Next_state.DATAA
BR_L => Next_state.DATAB
BR_L => Next_state.IDLE.DATAB
BR_L => Next_state.GotBusRequest.DATAB
BR_L => Next_state.DATAA
BR_L => Next_state.DATAB
BGACK_L => Next_state.DATAB
BGACK_L => Next_state.OUTPUTSELECT
BGACK_L => Next_state.OUTPUTSELECT
BGACK_L => Next_state.DATAB
BGACK_L => Next_state.DATAB
BG_L <= BG_L.DB_MAX_OUTPUT_PORT_TYPE
CLKEN_H <= CLKEN_H.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|M68000CPU:inst17|lpm_bustri0:inst27
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|MC68K|M68000CPU:inst17|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|Video_Controller640x480:inst1
SRam_OE_L <= VideoRamMux:inst1.SRAM_OE_L
RamSelect_H => inst3.IN0
RamSelect_H => inst2.IN1
AS_L => inst27.IN0
AS_L => GraphicsController:inst8.AS_L
RW => inst26.IN0
RW => inst2.IN0
RW => GraphicsController:inst8.RW
LDS_L => VideoRamMux:inst1.CPU_LDS_L
LDS_L => GraphicsController:inst8.LDS_L
UDS_L => VideoRamMux:inst1.CPU_UDS_L
UDS_L => GraphicsController:inst8.UDS_L
Clock_50Mhz => GraphicsController:inst8.Clk
Reset_L => GraphicsController:inst8.Reset_L
Reset_L => VGA_Controller_256Pallette:inst6.Reset
GraphicsCS_L => GraphicsController:inst8.GraphicsCS_L
Clock => VGA_Controller_256Pallette:inst6.Clock
Clock => inst5.IN0
SRam_Data[0] <> lpm_bustri0:inst13.tridata[0]
SRam_Data[0] <> lpm_bustri0:inst16.tridata[0]
SRam_Data[1] <> lpm_bustri0:inst13.tridata[1]
SRam_Data[1] <> lpm_bustri0:inst16.tridata[1]
SRam_Data[2] <> lpm_bustri0:inst13.tridata[2]
SRam_Data[2] <> lpm_bustri0:inst16.tridata[2]
SRam_Data[3] <> lpm_bustri0:inst13.tridata[3]
SRam_Data[3] <> lpm_bustri0:inst16.tridata[3]
SRam_Data[4] <> lpm_bustri0:inst13.tridata[4]
SRam_Data[4] <> lpm_bustri0:inst16.tridata[4]
SRam_Data[5] <> lpm_bustri0:inst13.tridata[5]
SRam_Data[5] <> lpm_bustri0:inst16.tridata[5]
SRam_Data[6] <> lpm_bustri0:inst13.tridata[6]
SRam_Data[6] <> lpm_bustri0:inst16.tridata[6]
SRam_Data[7] <> lpm_bustri0:inst13.tridata[7]
SRam_Data[7] <> lpm_bustri0:inst16.tridata[7]
SRam_Data[8] <> lpm_bustri0:inst13.tridata[8]
SRam_Data[8] <> lpm_bustri0:inst16.tridata[8]
SRam_Data[9] <> lpm_bustri0:inst13.tridata[9]
SRam_Data[9] <> lpm_bustri0:inst16.tridata[9]
SRam_Data[10] <> lpm_bustri0:inst13.tridata[10]
SRam_Data[10] <> lpm_bustri0:inst16.tridata[10]
SRam_Data[11] <> lpm_bustri0:inst13.tridata[11]
SRam_Data[11] <> lpm_bustri0:inst16.tridata[11]
SRam_Data[12] <> lpm_bustri0:inst13.tridata[12]
SRam_Data[12] <> lpm_bustri0:inst16.tridata[12]
SRam_Data[13] <> lpm_bustri0:inst13.tridata[13]
SRam_Data[13] <> lpm_bustri0:inst16.tridata[13]
SRam_Data[14] <> lpm_bustri0:inst13.tridata[14]
SRam_Data[14] <> lpm_bustri0:inst16.tridata[14]
SRam_Data[15] <> lpm_bustri0:inst13.tridata[15]
SRam_Data[15] <> lpm_bustri0:inst16.tridata[15]
Address[0] => GraphicsController:inst8.AddressIn[0]
Address[1] => GraphicsController:inst8.AddressIn[1]
Address[1] => VideoRamMux:inst1.CPUAddress[0]
Address[2] => GraphicsController:inst8.AddressIn[2]
Address[2] => VideoRamMux:inst1.CPUAddress[1]
Address[3] => GraphicsController:inst8.AddressIn[3]
Address[3] => VideoRamMux:inst1.CPUAddress[2]
Address[4] => GraphicsController:inst8.AddressIn[4]
Address[4] => VideoRamMux:inst1.CPUAddress[3]
Address[5] => GraphicsController:inst8.AddressIn[5]
Address[5] => VideoRamMux:inst1.CPUAddress[4]
Address[6] => GraphicsController:inst8.AddressIn[6]
Address[6] => VideoRamMux:inst1.CPUAddress[5]
Address[7] => GraphicsController:inst8.AddressIn[7]
Address[7] => VideoRamMux:inst1.CPUAddress[6]
Address[8] => GraphicsController:inst8.AddressIn[8]
Address[8] => VideoRamMux:inst1.CPUAddress[7]
Address[9] => GraphicsController:inst8.AddressIn[9]
Address[9] => VideoRamMux:inst1.CPUAddress[8]
Address[10] => GraphicsController:inst8.AddressIn[10]
Address[10] => VideoRamMux:inst1.CPUAddress[9]
Address[11] => GraphicsController:inst8.AddressIn[11]
Address[11] => VideoRamMux:inst1.CPUAddress[10]
Address[12] => GraphicsController:inst8.AddressIn[12]
Address[12] => VideoRamMux:inst1.CPUAddress[11]
Address[13] => GraphicsController:inst8.AddressIn[13]
Address[13] => VideoRamMux:inst1.CPUAddress[12]
Address[14] => GraphicsController:inst8.AddressIn[14]
Address[14] => VideoRamMux:inst1.CPUAddress[13]
Address[15] => GraphicsController:inst8.AddressIn[15]
Address[15] => VideoRamMux:inst1.CPUAddress[14]
Address[16] => GraphicsController:inst8.AddressIn[16]
Address[16] => VideoRamMux:inst1.CPUAddress[15]
Address[17] => GraphicsController:inst8.AddressIn[17]
Address[17] => VideoRamMux:inst1.CPUAddress[16]
Address[18] => GraphicsController:inst8.AddressIn[18]
Address[18] => VideoRamMux:inst1.CPUAddress[17]
Address[19] => GraphicsController:inst8.AddressIn[19]
Address[20] => GraphicsController:inst8.AddressIn[20]
Address[21] => GraphicsController:inst8.AddressIn[21]
Address[22] => GraphicsController:inst8.AddressIn[22]
Address[23] => GraphicsController:inst8.AddressIn[23]
Address[24] => GraphicsController:inst8.AddressIn[24]
Address[25] => GraphicsController:inst8.AddressIn[25]
Address[26] => GraphicsController:inst8.AddressIn[26]
Address[27] => GraphicsController:inst8.AddressIn[27]
Address[28] => GraphicsController:inst8.AddressIn[28]
Address[29] => GraphicsController:inst8.AddressIn[29]
Address[30] => GraphicsController:inst8.AddressIn[30]
Address[31] => GraphicsController:inst8.AddressIn[31]
DataIn[0] => GraphicsController:inst8.DataIn68k[0]
DataIn[0] => lpm_bustri0:inst13.data[0]
DataIn[1] => GraphicsController:inst8.DataIn68k[1]
DataIn[1] => lpm_bustri0:inst13.data[1]
DataIn[2] => GraphicsController:inst8.DataIn68k[2]
DataIn[2] => lpm_bustri0:inst13.data[2]
DataIn[3] => GraphicsController:inst8.DataIn68k[3]
DataIn[3] => lpm_bustri0:inst13.data[3]
DataIn[4] => GraphicsController:inst8.DataIn68k[4]
DataIn[4] => lpm_bustri0:inst13.data[4]
DataIn[5] => GraphicsController:inst8.DataIn68k[5]
DataIn[5] => lpm_bustri0:inst13.data[5]
DataIn[6] => GraphicsController:inst8.DataIn68k[6]
DataIn[6] => lpm_bustri0:inst13.data[6]
DataIn[7] => GraphicsController:inst8.DataIn68k[7]
DataIn[7] => lpm_bustri0:inst13.data[7]
DataIn[8] => GraphicsController:inst8.DataIn68k[8]
DataIn[8] => lpm_bustri0:inst13.data[8]
DataIn[9] => GraphicsController:inst8.DataIn68k[9]
DataIn[9] => lpm_bustri0:inst13.data[9]
DataIn[10] => GraphicsController:inst8.DataIn68k[10]
DataIn[10] => lpm_bustri0:inst13.data[10]
DataIn[11] => GraphicsController:inst8.DataIn68k[11]
DataIn[11] => lpm_bustri0:inst13.data[11]
DataIn[12] => GraphicsController:inst8.DataIn68k[12]
DataIn[12] => lpm_bustri0:inst13.data[12]
DataIn[13] => GraphicsController:inst8.DataIn68k[13]
DataIn[13] => lpm_bustri0:inst13.data[13]
DataIn[14] => GraphicsController:inst8.DataIn68k[14]
DataIn[14] => lpm_bustri0:inst13.data[14]
DataIn[15] => GraphicsController:inst8.DataIn68k[15]
DataIn[15] => lpm_bustri0:inst13.data[15]
SRam_UB_L <= VideoRamMux:inst1.SRAM_UB_L
SRam_LB_L <= VideoRamMux:inst1.SRAM_LB_L
SRam_CE_L <= VideoRamMux:inst1.SRAM_CE_L
SRam_WE_L <= VideoRamMux:inst1.SRAM_WE_L
horiz_sync_out <= H_Sync_L.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= VGA_Controller_256Pallette:inst6.V_Sync_out
BlueOut[0] <= RGBMapper:inst25.BlueOut[0]
BlueOut[1] <= RGBMapper:inst25.BlueOut[1]
BlueOut[2] <= RGBMapper:inst25.BlueOut[2]
BlueOut[3] <= RGBMapper:inst25.BlueOut[3]
BlueOut[4] <= RGBMapper:inst25.BlueOut[4]
BlueOut[5] <= RGBMapper:inst25.BlueOut[5]
BlueOut[6] <= RGBMapper:inst25.BlueOut[6]
BlueOut[7] <= RGBMapper:inst25.BlueOut[7]
BlueOut[8] <= RGBMapper:inst25.BlueOut[8]
BlueOut[9] <= RGBMapper:inst25.BlueOut[9]
DataOut[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= gdfx_temp0[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= gdfx_temp0[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= gdfx_temp0[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= gdfx_temp0[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= gdfx_temp0[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= gdfx_temp0[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= gdfx_temp0[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= gdfx_temp0[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= gdfx_temp0[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= gdfx_temp0[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= gdfx_temp0[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= gdfx_temp0[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= gdfx_temp0[15].DB_MAX_OUTPUT_PORT_TYPE
GreenOut[0] <= RGBMapper:inst25.GreenOut[0]
GreenOut[1] <= RGBMapper:inst25.GreenOut[1]
GreenOut[2] <= RGBMapper:inst25.GreenOut[2]
GreenOut[3] <= RGBMapper:inst25.GreenOut[3]
GreenOut[4] <= RGBMapper:inst25.GreenOut[4]
GreenOut[5] <= RGBMapper:inst25.GreenOut[5]
GreenOut[6] <= RGBMapper:inst25.GreenOut[6]
GreenOut[7] <= RGBMapper:inst25.GreenOut[7]
GreenOut[8] <= RGBMapper:inst25.GreenOut[8]
GreenOut[9] <= RGBMapper:inst25.GreenOut[9]
RedOut[0] <= RGBMapper:inst25.RedOut[0]
RedOut[1] <= RGBMapper:inst25.RedOut[1]
RedOut[2] <= RGBMapper:inst25.RedOut[2]
RedOut[3] <= RGBMapper:inst25.RedOut[3]
RedOut[4] <= RGBMapper:inst25.RedOut[4]
RedOut[5] <= RGBMapper:inst25.RedOut[5]
RedOut[6] <= RGBMapper:inst25.RedOut[6]
RedOut[7] <= RGBMapper:inst25.RedOut[7]
RedOut[8] <= RGBMapper:inst25.RedOut[8]
RedOut[9] <= RGBMapper:inst25.RedOut[9]
SRamAddress[0] <= VideoRamMux:inst1.SRAM_ADDRESS[0]
SRamAddress[1] <= VideoRamMux:inst1.SRAM_ADDRESS[1]
SRamAddress[2] <= VideoRamMux:inst1.SRAM_ADDRESS[2]
SRamAddress[3] <= VideoRamMux:inst1.SRAM_ADDRESS[3]
SRamAddress[4] <= VideoRamMux:inst1.SRAM_ADDRESS[4]
SRamAddress[5] <= VideoRamMux:inst1.SRAM_ADDRESS[5]
SRamAddress[6] <= VideoRamMux:inst1.SRAM_ADDRESS[6]
SRamAddress[7] <= VideoRamMux:inst1.SRAM_ADDRESS[7]
SRamAddress[8] <= VideoRamMux:inst1.SRAM_ADDRESS[8]
SRamAddress[9] <= VideoRamMux:inst1.SRAM_ADDRESS[9]
SRamAddress[10] <= VideoRamMux:inst1.SRAM_ADDRESS[10]
SRamAddress[11] <= VideoRamMux:inst1.SRAM_ADDRESS[11]
SRamAddress[12] <= VideoRamMux:inst1.SRAM_ADDRESS[12]
SRamAddress[13] <= VideoRamMux:inst1.SRAM_ADDRESS[13]
SRamAddress[14] <= VideoRamMux:inst1.SRAM_ADDRESS[14]
SRamAddress[15] <= VideoRamMux:inst1.SRAM_ADDRESS[15]
SRamAddress[16] <= VideoRamMux:inst1.SRAM_ADDRESS[16]
SRamAddress[17] <= VideoRamMux:inst1.SRAM_ADDRESS[17]


|MC68K|Video_Controller640x480:inst1|VideoRamMux:inst1
CPUAddress[0] => ~NO_FANOUT~
CPUAddress[1] => ~NO_FANOUT~
CPUAddress[2] => ~NO_FANOUT~
CPUAddress[3] => ~NO_FANOUT~
CPUAddress[4] => ~NO_FANOUT~
CPUAddress[5] => ~NO_FANOUT~
CPUAddress[6] => ~NO_FANOUT~
CPUAddress[7] => ~NO_FANOUT~
CPUAddress[8] => ~NO_FANOUT~
CPUAddress[9] => ~NO_FANOUT~
CPUAddress[10] => ~NO_FANOUT~
CPUAddress[11] => ~NO_FANOUT~
CPUAddress[12] => ~NO_FANOUT~
CPUAddress[13] => ~NO_FANOUT~
CPUAddress[14] => ~NO_FANOUT~
CPUAddress[15] => ~NO_FANOUT~
CPUAddress[16] => ~NO_FANOUT~
CPUAddress[17] => ~NO_FANOUT~
VGAAddress[0] => SRAM_ADDRESS.DATAA
VGAAddress[1] => SRAM_ADDRESS.DATAA
VGAAddress[2] => SRAM_ADDRESS.DATAA
VGAAddress[3] => SRAM_ADDRESS.DATAA
VGAAddress[4] => SRAM_ADDRESS.DATAA
VGAAddress[5] => SRAM_ADDRESS.DATAA
VGAAddress[6] => SRAM_ADDRESS.DATAA
VGAAddress[7] => SRAM_ADDRESS.DATAA
VGAAddress[8] => SRAM_ADDRESS.DATAA
VGAAddress[9] => SRAM_ADDRESS.DATAA
VGAAddress[10] => SRAM_ADDRESS.DATAA
VGAAddress[11] => SRAM_ADDRESS.DATAA
VGAAddress[12] => SRAM_ADDRESS.DATAA
VGAAddress[13] => SRAM_ADDRESS.DATAA
VGAAddress[14] => SRAM_ADDRESS.DATAA
VGAAddress[15] => SRAM_ADDRESS.DATAA
VGAAddress[16] => SRAM_ADDRESS.DATAA
VGAAddress[17] => SRAM_ADDRESS.DATAA
ScrollOffset[0] => SRAM_ADDRESS.DATAB
ScrollOffset[1] => SRAM_ADDRESS.DATAB
ScrollOffset[2] => SRAM_ADDRESS.DATAB
ScrollOffset[3] => SRAM_ADDRESS.DATAB
ScrollOffset[4] => SRAM_ADDRESS.DATAB
ScrollOffset[5] => SRAM_ADDRESS.DATAB
ScrollOffset[6] => SRAM_ADDRESS.DATAB
ScrollOffset[7] => SRAM_ADDRESS.DATAB
ScrollOffset[8] => SRAM_ADDRESS.DATAB
ScrollOffset[9] => ~NO_FANOUT~
VIDEO_RAM_WE_H => ~NO_FANOUT~
VIDEO_RAM_RE_H => ~NO_FANOUT~
CPU_LDS_L => ~NO_FANOUT~
CPU_UDS_L => ~NO_FANOUT~
SRAM_ADDRESS[0] <= SRAM_ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[1] <= SRAM_ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[2] <= SRAM_ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[3] <= SRAM_ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[4] <= SRAM_ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[5] <= SRAM_ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[6] <= SRAM_ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[7] <= SRAM_ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[8] <= SRAM_ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[9] <= SRAM_ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[10] <= SRAM_ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[11] <= SRAM_ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[12] <= SRAM_ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[13] <= SRAM_ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[14] <= SRAM_ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[15] <= SRAM_ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[16] <= SRAM_ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[17] <= SRAM_ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
SRAM_OE_L <= SRAM_OE_L.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_L <= SRAM_CE_L.DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE_L <= SRAM_WE_L.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_L <= SRAM_LB_L.DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_L <= SRAM_UB_L.DB_MAX_OUTPUT_PORT_TYPE
GraphicsAddress[0] => SRAM_ADDRESS.DATAB
GraphicsAddress[1] => SRAM_ADDRESS.DATAB
GraphicsAddress[2] => SRAM_ADDRESS.DATAB
GraphicsAddress[3] => SRAM_ADDRESS.DATAB
GraphicsAddress[4] => SRAM_ADDRESS.DATAB
GraphicsAddress[5] => SRAM_ADDRESS.DATAB
GraphicsAddress[6] => SRAM_ADDRESS.DATAB
GraphicsAddress[7] => SRAM_ADDRESS.DATAB
GraphicsAddress[8] => SRAM_ADDRESS.DATAB
GraphicsAddress[9] => ~NO_FANOUT~
GraphicsAddress[10] => ~NO_FANOUT~
GraphicsAddress[11] => ~NO_FANOUT~
GraphicsAddress[12] => ~NO_FANOUT~
GraphicsAddress[13] => ~NO_FANOUT~
GraphicsAddress[14] => ~NO_FANOUT~
GraphicsAddress[15] => ~NO_FANOUT~
GraphicsAddress[16] => ~NO_FANOUT~
GraphicsAddress[17] => ~NO_FANOUT~
GraphicsUDS_L => SRAM_UB_L.DATAB
GraphicsLDS_L => SRAM_LB_L.DATAB
GraphicsRW => SRAM_WE_L.DATAB
GraphicsCE_L => SRAM_CE_L.DATAB
GraphicsOE_L => SRAM_OE_L.DATAB
GraphicsBusy_H => SRAM_ADDRESS.OUTPUTSELECT
GraphicsBusy_H => SRAM_ADDRESS.OUTPUTSELECT
GraphicsBusy_H => SRAM_ADDRESS.OUTPUTSELECT
GraphicsBusy_H => SRAM_ADDRESS.OUTPUTSELECT
GraphicsBusy_H => SRAM_ADDRESS.OUTPUTSELECT
GraphicsBusy_H => SRAM_ADDRESS.OUTPUTSELECT
GraphicsBusy_H => SRAM_ADDRESS.OUTPUTSELECT
GraphicsBusy_H => SRAM_ADDRESS.OUTPUTSELECT
GraphicsBusy_H => SRAM_ADDRESS.OUTPUTSELECT
GraphicsBusy_H => SRAM_ADDRESS.OUTPUTSELECT
GraphicsBusy_H => SRAM_ADDRESS.OUTPUTSELECT
GraphicsBusy_H => SRAM_ADDRESS.OUTPUTSELECT
GraphicsBusy_H => SRAM_ADDRESS.OUTPUTSELECT
GraphicsBusy_H => SRAM_ADDRESS.OUTPUTSELECT
GraphicsBusy_H => SRAM_ADDRESS.OUTPUTSELECT
GraphicsBusy_H => SRAM_ADDRESS.OUTPUTSELECT
GraphicsBusy_H => SRAM_ADDRESS.OUTPUTSELECT
GraphicsBusy_H => SRAM_ADDRESS.OUTPUTSELECT
GraphicsBusy_H => SRAM_OE_L.OUTPUTSELECT
GraphicsBusy_H => SRAM_CE_L.OUTPUTSELECT
GraphicsBusy_H => SRAM_WE_L.OUTPUTSELECT
GraphicsBusy_H => SRAM_LB_L.OUTPUTSELECT
GraphicsBusy_H => SRAM_UB_L.OUTPUTSELECT


|MC68K|Video_Controller640x480:inst1|GraphicsController:inst8
Clk => Sig_CE_Temp_L.CLK
Clk => ScrollValue[0]~reg0.CLK
Clk => ScrollValue[1]~reg0.CLK
Clk => ScrollValue[2]~reg0.CLK
Clk => ScrollValue[3]~reg0.CLK
Clk => ScrollValue[4]~reg0.CLK
Clk => ScrollValue[5]~reg0.CLK
Clk => ScrollValue[6]~reg0.CLK
Clk => ScrollValue[7]~reg0.CLK
Clk => ScrollValue[8]~reg0.CLK
Clk => ScrollValue[9]~reg0.CLK
Clk => GraphicsBusy_H~reg0.CLK
Clk => Sram_OE_L~reg0.CLK
Clk => Sram_RW_Out~reg0.CLK
Clk => Sram_LDS_Out_L~reg0.CLK
Clk => Sram_UDS_Out_L~reg0.CLK
Clk => Sram_DataOut[0]~reg0.CLK
Clk => Sram_DataOut[1]~reg0.CLK
Clk => Sram_DataOut[2]~reg0.CLK
Clk => Sram_DataOut[3]~reg0.CLK
Clk => Sram_DataOut[4]~reg0.CLK
Clk => Sram_DataOut[5]~reg0.CLK
Clk => Sram_DataOut[6]~reg0.CLK
Clk => Sram_DataOut[7]~reg0.CLK
Clk => Sram_DataOut[8]~reg0.CLK
Clk => Sram_DataOut[9]~reg0.CLK
Clk => Sram_DataOut[10]~reg0.CLK
Clk => Sram_DataOut[11]~reg0.CLK
Clk => Sram_DataOut[12]~reg0.CLK
Clk => Sram_DataOut[13]~reg0.CLK
Clk => Sram_DataOut[14]~reg0.CLK
Clk => Sram_DataOut[15]~reg0.CLK
Clk => Sram_AddressOut[0]~reg0.CLK
Clk => Sram_AddressOut[1]~reg0.CLK
Clk => Sram_AddressOut[2]~reg0.CLK
Clk => Sram_AddressOut[3]~reg0.CLK
Clk => Sram_AddressOut[4]~reg0.CLK
Clk => Sram_AddressOut[5]~reg0.CLK
Clk => Sram_AddressOut[6]~reg0.CLK
Clk => Sram_AddressOut[7]~reg0.CLK
Clk => Sram_AddressOut[8]~reg0.CLK
Clk => Sram_AddressOut[9]~reg0.CLK
Clk => Sram_AddressOut[10]~reg0.CLK
Clk => Sram_AddressOut[11]~reg0.CLK
Clk => Sram_AddressOut[12]~reg0.CLK
Clk => Sram_AddressOut[13]~reg0.CLK
Clk => Sram_AddressOut[14]~reg0.CLK
Clk => Sram_AddressOut[15]~reg0.CLK
Clk => Sram_AddressOut[16]~reg0.CLK
Clk => Sram_AddressOut[17]~reg0.CLK
Clk => CurrentState[0].CLK
Clk => CurrentState[1].CLK
Clk => CurrentState[2].CLK
Clk => CurrentState[3].CLK
Clk => CurrentState[4].CLK
Clk => CurrentState[5].CLK
Clk => CurrentState[6].CLK
Clk => CurrentState[7].CLK
Clk => Colour_Latch[0].CLK
Clk => Colour_Latch[1].CLK
Clk => Colour_Latch[2].CLK
Clk => Colour_Latch[3].CLK
Clk => Colour_Latch[4].CLK
Clk => Colour_Latch[5].CLK
Clk => Colour_Latch[6].CLK
Clk => Colour_Latch[7].CLK
Clk => Colour_Latch[8].CLK
Clk => Colour_Latch[9].CLK
Clk => Colour_Latch[10].CLK
Clk => Colour_Latch[11].CLK
Clk => Colour_Latch[12].CLK
Clk => Colour_Latch[13].CLK
Clk => Colour_Latch[14].CLK
Clk => Colour_Latch[15].CLK
Clk => Command[0].CLK
Clk => Command[1].CLK
Clk => Command[2].CLK
Clk => Command[3].CLK
Clk => Command[4].CLK
Clk => Command[5].CLK
Clk => Command[6].CLK
Clk => Command[7].CLK
Clk => Command[8].CLK
Clk => Command[9].CLK
Clk => Command[10].CLK
Clk => Command[11].CLK
Clk => Command[12].CLK
Clk => Command[13].CLK
Clk => Command[14].CLK
Clk => Command[15].CLK
Clk => Colour[0].CLK
Clk => Colour[1].CLK
Clk => Colour[2].CLK
Clk => Colour[3].CLK
Clk => Colour[4].CLK
Clk => Colour[5].CLK
Clk => Colour[6].CLK
Clk => Colour[7].CLK
Clk => Y1[0].CLK
Clk => Y1[1].CLK
Clk => Y1[2].CLK
Clk => Y1[3].CLK
Clk => Y1[4].CLK
Clk => Y1[5].CLK
Clk => Y1[6].CLK
Clk => Y1[7].CLK
Clk => Y1[8].CLK
Clk => X1[0].CLK
Clk => X1[1].CLK
Clk => X1[2].CLK
Clk => X1[3].CLK
Clk => X1[4].CLK
Clk => X1[5].CLK
Clk => X1[6].CLK
Clk => X1[7].CLK
Clk => X1[8].CLK
Clk => X1[9].CLK
Clk => Idle_H.CLK
Clk => Mode[0].CLK
Clk => Mode[1].CLK
Clk => CommandWritten_H.CLK
Clk => ScrollValue_Data[0].CLK
Clk => ScrollValue_Data[1].CLK
Clk => ScrollValue_Data[2].CLK
Clk => ScrollValue_Data[3].CLK
Clk => ScrollValue_Data[4].CLK
Clk => ScrollValue_Data[5].CLK
Clk => ScrollValue_Data[6].CLK
Clk => ScrollValue_Data[7].CLK
Clk => ScrollValue_Data[8].CLK
Clk => ScrollValue_Data[9].CLK
Clk => Sram_CE_L.IN1
Reset_L => CurrentState[0].ACLR
Reset_L => CurrentState[1].ACLR
Reset_L => CurrentState[2].ACLR
Reset_L => CurrentState[3].ACLR
Reset_L => CurrentState[4].ACLR
Reset_L => CurrentState[5].ACLR
Reset_L => CurrentState[6].ACLR
Reset_L => CurrentState[7].ACLR
Reset_L => CommandWritten_H.ACLR
Reset_L => Mode[0].PRESET
Reset_L => Mode[1].ACLR
Reset_L => Idle_H.PRESET
Reset_L => Command[0].ACLR
Reset_L => Command[1].ACLR
Reset_L => Command[2].ACLR
Reset_L => Command[3].ACLR
Reset_L => Command[4].ACLR
Reset_L => Command[5].ACLR
Reset_L => Command[6].ACLR
Reset_L => Command[7].ACLR
Reset_L => Command[8].ACLR
Reset_L => Command[9].ACLR
Reset_L => Command[10].ACLR
Reset_L => Command[11].ACLR
Reset_L => Command[12].ACLR
Reset_L => Command[13].ACLR
Reset_L => Command[14].ACLR
Reset_L => Command[15].ACLR
Reset_L => Sram_AddressOut[17]~reg0.ENA
Reset_L => Sram_AddressOut[16]~reg0.ENA
Reset_L => Sram_AddressOut[15]~reg0.ENA
Reset_L => Sram_AddressOut[14]~reg0.ENA
Reset_L => Sram_AddressOut[13]~reg0.ENA
Reset_L => Sram_AddressOut[12]~reg0.ENA
Reset_L => Sram_AddressOut[11]~reg0.ENA
Reset_L => Sram_AddressOut[10]~reg0.ENA
Reset_L => Sram_AddressOut[9]~reg0.ENA
Reset_L => Sram_AddressOut[8]~reg0.ENA
Reset_L => Sram_AddressOut[7]~reg0.ENA
Reset_L => Sram_AddressOut[6]~reg0.ENA
Reset_L => Sram_AddressOut[5]~reg0.ENA
Reset_L => Sram_AddressOut[4]~reg0.ENA
Reset_L => Sram_AddressOut[3]~reg0.ENA
Reset_L => Sram_AddressOut[2]~reg0.ENA
Reset_L => Sram_AddressOut[1]~reg0.ENA
Reset_L => Sram_AddressOut[0]~reg0.ENA
Reset_L => Sram_DataOut[15]~reg0.ENA
Reset_L => Sram_DataOut[14]~reg0.ENA
Reset_L => Sram_DataOut[13]~reg0.ENA
Reset_L => Sram_DataOut[12]~reg0.ENA
Reset_L => Sram_DataOut[11]~reg0.ENA
Reset_L => Sram_DataOut[10]~reg0.ENA
Reset_L => Sram_DataOut[9]~reg0.ENA
Reset_L => Sram_DataOut[8]~reg0.ENA
Reset_L => Sram_DataOut[7]~reg0.ENA
Reset_L => Sram_DataOut[6]~reg0.ENA
Reset_L => Sram_DataOut[5]~reg0.ENA
Reset_L => Sram_DataOut[4]~reg0.ENA
Reset_L => Sram_DataOut[3]~reg0.ENA
Reset_L => Sram_DataOut[2]~reg0.ENA
Reset_L => Sram_DataOut[1]~reg0.ENA
Reset_L => Sram_DataOut[0]~reg0.ENA
Reset_L => Sram_UDS_Out_L~reg0.ENA
Reset_L => Sram_LDS_Out_L~reg0.ENA
Reset_L => Sram_RW_Out~reg0.ENA
Reset_L => Sram_OE_L~reg0.ENA
Reset_L => GraphicsBusy_H~reg0.ENA
Reset_L => ScrollValue[9]~reg0.ENA
Reset_L => ScrollValue[8]~reg0.ENA
Reset_L => ScrollValue[7]~reg0.ENA
Reset_L => ScrollValue[6]~reg0.ENA
Reset_L => ScrollValue[5]~reg0.ENA
Reset_L => ScrollValue[4]~reg0.ENA
Reset_L => ScrollValue[3]~reg0.ENA
Reset_L => ScrollValue[2]~reg0.ENA
Reset_L => ScrollValue[1]~reg0.ENA
Reset_L => ScrollValue[0]~reg0.ENA
Reset_L => Sig_CE_Temp_L.ENA
AddressIn[0] => Equal0.IN15
AddressIn[0] => Equal1.IN15
AddressIn[0] => Equal2.IN15
AddressIn[0] => Equal3.IN15
AddressIn[0] => Equal4.IN15
AddressIn[0] => Equal5.IN15
AddressIn[0] => Equal6.IN15
AddressIn[0] => Equal7.IN15
AddressIn[0] => Equal8.IN15
AddressIn[0] => Equal9.IN15
AddressIn[0] => Equal10.IN15
AddressIn[1] => Equal0.IN14
AddressIn[1] => Equal1.IN14
AddressIn[1] => Equal2.IN14
AddressIn[1] => Equal3.IN14
AddressIn[1] => Equal4.IN14
AddressIn[1] => Equal5.IN14
AddressIn[1] => Equal6.IN14
AddressIn[1] => Equal7.IN14
AddressIn[1] => Equal8.IN14
AddressIn[1] => Equal9.IN14
AddressIn[1] => Equal10.IN14
AddressIn[2] => Equal0.IN13
AddressIn[2] => Equal1.IN13
AddressIn[2] => Equal2.IN13
AddressIn[2] => Equal3.IN13
AddressIn[2] => Equal4.IN13
AddressIn[2] => Equal5.IN13
AddressIn[2] => Equal6.IN13
AddressIn[2] => Equal7.IN13
AddressIn[2] => Equal8.IN13
AddressIn[2] => Equal9.IN13
AddressIn[2] => Equal10.IN13
AddressIn[3] => Equal0.IN12
AddressIn[3] => Equal1.IN12
AddressIn[3] => Equal2.IN12
AddressIn[3] => Equal3.IN12
AddressIn[3] => Equal4.IN12
AddressIn[3] => Equal5.IN12
AddressIn[3] => Equal6.IN12
AddressIn[3] => Equal7.IN12
AddressIn[3] => Equal8.IN12
AddressIn[3] => Equal9.IN12
AddressIn[3] => Equal10.IN12
AddressIn[4] => Equal0.IN11
AddressIn[4] => Equal1.IN11
AddressIn[4] => Equal2.IN11
AddressIn[4] => Equal3.IN11
AddressIn[4] => Equal4.IN11
AddressIn[4] => Equal5.IN11
AddressIn[4] => Equal6.IN11
AddressIn[4] => Equal7.IN11
AddressIn[4] => Equal8.IN11
AddressIn[4] => Equal9.IN11
AddressIn[4] => Equal10.IN11
AddressIn[5] => Equal0.IN10
AddressIn[5] => Equal1.IN10
AddressIn[5] => Equal2.IN10
AddressIn[5] => Equal3.IN10
AddressIn[5] => Equal4.IN10
AddressIn[5] => Equal5.IN10
AddressIn[5] => Equal6.IN10
AddressIn[5] => Equal7.IN10
AddressIn[5] => Equal8.IN10
AddressIn[5] => Equal9.IN10
AddressIn[5] => Equal10.IN10
AddressIn[6] => Equal0.IN9
AddressIn[6] => Equal1.IN9
AddressIn[6] => Equal2.IN9
AddressIn[6] => Equal3.IN9
AddressIn[6] => Equal4.IN9
AddressIn[6] => Equal5.IN9
AddressIn[6] => Equal6.IN9
AddressIn[6] => Equal7.IN9
AddressIn[6] => Equal8.IN9
AddressIn[6] => Equal9.IN9
AddressIn[6] => Equal10.IN9
AddressIn[7] => Equal0.IN8
AddressIn[7] => Equal1.IN8
AddressIn[7] => Equal2.IN8
AddressIn[7] => Equal3.IN8
AddressIn[7] => Equal4.IN8
AddressIn[7] => Equal5.IN8
AddressIn[7] => Equal6.IN8
AddressIn[7] => Equal7.IN8
AddressIn[7] => Equal8.IN8
AddressIn[7] => Equal9.IN8
AddressIn[7] => Equal10.IN8
AddressIn[8] => ~NO_FANOUT~
AddressIn[9] => ~NO_FANOUT~
AddressIn[10] => ~NO_FANOUT~
AddressIn[11] => ~NO_FANOUT~
AddressIn[12] => ~NO_FANOUT~
AddressIn[13] => ~NO_FANOUT~
AddressIn[14] => ~NO_FANOUT~
AddressIn[15] => ~NO_FANOUT~
AddressIn[16] => ~NO_FANOUT~
AddressIn[17] => ~NO_FANOUT~
AddressIn[18] => ~NO_FANOUT~
AddressIn[19] => ~NO_FANOUT~
AddressIn[20] => ~NO_FANOUT~
AddressIn[21] => ~NO_FANOUT~
AddressIn[22] => ~NO_FANOUT~
AddressIn[23] => ~NO_FANOUT~
AddressIn[24] => ~NO_FANOUT~
AddressIn[25] => ~NO_FANOUT~
AddressIn[26] => ~NO_FANOUT~
AddressIn[27] => ~NO_FANOUT~
AddressIn[28] => ~NO_FANOUT~
AddressIn[29] => ~NO_FANOUT~
AddressIn[30] => ~NO_FANOUT~
AddressIn[31] => ~NO_FANOUT~
DataIn68k[0] => ScrollValue_Data[0].DATAIN
DataIn68k[0] => Mode[0].DATAIN
DataIn68k[0] => X1[0].DATAIN
DataIn68k[0] => Y1[0].DATAIN
DataIn68k[0] => Colour[0].DATAIN
DataIn68k[0] => Command[0].DATAIN
DataIn68k[1] => X1[1].DATAIN
DataIn68k[1] => Y1[1].DATAIN
DataIn68k[1] => Mode[1].DATAIN
DataIn68k[1] => Colour[1].DATAIN
DataIn68k[1] => Command[1].DATAIN
DataIn68k[1] => ScrollValue_Data[1].DATAIN
DataIn68k[2] => Y1[2].DATAIN
DataIn68k[2] => Colour[2].DATAIN
DataIn68k[2] => Command[2].DATAIN
DataIn68k[2] => X1[2].DATAIN
DataIn68k[2] => ScrollValue_Data[2].DATAIN
DataIn68k[3] => Y1[3].DATAIN
DataIn68k[3] => Colour[3].DATAIN
DataIn68k[3] => Command[3].DATAIN
DataIn68k[3] => X1[3].DATAIN
DataIn68k[3] => ScrollValue_Data[3].DATAIN
DataIn68k[4] => Y1[4].DATAIN
DataIn68k[4] => Colour[4].DATAIN
DataIn68k[4] => Command[4].DATAIN
DataIn68k[4] => X1[4].DATAIN
DataIn68k[4] => ScrollValue_Data[4].DATAIN
DataIn68k[5] => Y1[5].DATAIN
DataIn68k[5] => Colour[5].DATAIN
DataIn68k[5] => Command[5].DATAIN
DataIn68k[5] => X1[5].DATAIN
DataIn68k[5] => ScrollValue_Data[5].DATAIN
DataIn68k[6] => Y1[6].DATAIN
DataIn68k[6] => Colour[6].DATAIN
DataIn68k[6] => Command[6].DATAIN
DataIn68k[6] => X1[6].DATAIN
DataIn68k[6] => ScrollValue_Data[6].DATAIN
DataIn68k[7] => Y1[7].DATAIN
DataIn68k[7] => Colour[7].DATAIN
DataIn68k[7] => Command[7].DATAIN
DataIn68k[7] => X1[7].DATAIN
DataIn68k[7] => ScrollValue_Data[7].DATAIN
DataIn68k[8] => Y1[8].DATAIN
DataIn68k[8] => Command[8].DATAIN
DataIn68k[8] => X1[8].DATAIN
DataIn68k[8] => ScrollValue_Data[8].DATAIN
DataIn68k[9] => Command[9].DATAIN
DataIn68k[9] => X1[9].DATAIN
DataIn68k[9] => ScrollValue_Data[9].DATAIN
DataIn68k[10] => Command[10].DATAIN
DataIn68k[11] => Command[11].DATAIN
DataIn68k[12] => Command[12].DATAIN
DataIn68k[13] => Command[13].DATAIN
DataIn68k[14] => Command[14].DATAIN
DataIn68k[15] => Command[15].DATAIN
DataOut68k[0] <= DataOut68k[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut68k[1] <= DataOut68k[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut68k[2] <= DataOut68k[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut68k[3] <= DataOut68k[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut68k[4] <= DataOut68k[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut68k[5] <= DataOut68k[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut68k[6] <= DataOut68k[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut68k[7] <= DataOut68k[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut68k[8] <= DataOut68k[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut68k[9] <= DataOut68k[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut68k[10] <= DataOut68k[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut68k[11] <= DataOut68k[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut68k[12] <= DataOut68k[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut68k[13] <= DataOut68k[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut68k[14] <= DataOut68k[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut68k[15] <= DataOut68k[15].DB_MAX_OUTPUT_PORT_TYPE
AS_L => NextState.DATAB
AS_L => process_1.IN1
AS_L => process_0.IN1
AS_L => process_2.IN1
UDS_L => process_1.IN1
UDS_L => process_0.IN1
UDS_L => process_2.IN1
LDS_L => process_1.IN1
LDS_L => process_0.IN1
LDS_L => process_2.IN1
RW => process_1.IN0
RW => process_0.IN0
RW => process_2.IN1
GraphicsCS_L => process_1.IN1
GraphicsCS_L => process_0.IN1
GraphicsCS_L => process_2.IN1
HSync_L => OkToDraw_L.DATAB
HSync_L => DataOut68k[1].DATAB
InterleaveDraw_L => OkToDraw_L.DATAB
SRam_DataIn[0] => Colour_Latch_Data.DATAA
SRam_DataIn[1] => Colour_Latch_Data.DATAA
SRam_DataIn[2] => Colour_Latch_Data.DATAA
SRam_DataIn[3] => Colour_Latch_Data.DATAA
SRam_DataIn[4] => Colour_Latch_Data.DATAA
SRam_DataIn[5] => Colour_Latch_Data.DATAA
SRam_DataIn[6] => Colour_Latch_Data.DATAA
SRam_DataIn[7] => Colour_Latch_Data.DATAA
SRam_DataIn[8] => Colour_Latch_Data.DATAB
SRam_DataIn[9] => Colour_Latch_Data.DATAB
SRam_DataIn[10] => Colour_Latch_Data.DATAB
SRam_DataIn[11] => Colour_Latch_Data.DATAB
SRam_DataIn[12] => Colour_Latch_Data.DATAB
SRam_DataIn[13] => Colour_Latch_Data.DATAB
SRam_DataIn[14] => Colour_Latch_Data.DATAB
SRam_DataIn[15] => Colour_Latch_Data.DATAB
Sram_AddressOut[0] <= Sram_AddressOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[1] <= Sram_AddressOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[2] <= Sram_AddressOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[3] <= Sram_AddressOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[4] <= Sram_AddressOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[5] <= Sram_AddressOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[6] <= Sram_AddressOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[7] <= Sram_AddressOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[8] <= Sram_AddressOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[9] <= Sram_AddressOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[10] <= Sram_AddressOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[11] <= Sram_AddressOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[12] <= Sram_AddressOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[13] <= Sram_AddressOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[14] <= Sram_AddressOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[15] <= Sram_AddressOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[16] <= Sram_AddressOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[17] <= Sram_AddressOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[0] <= Sram_DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[1] <= Sram_DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[2] <= Sram_DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[3] <= Sram_DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[4] <= Sram_DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[5] <= Sram_DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[6] <= Sram_DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[7] <= Sram_DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[8] <= Sram_DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[9] <= Sram_DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[10] <= Sram_DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[11] <= Sram_DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[12] <= Sram_DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[13] <= Sram_DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[14] <= Sram_DataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[15] <= Sram_DataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_UDS_Out_L <= Sram_UDS_Out_L~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_LDS_Out_L <= Sram_LDS_Out_L~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_RW_Out <= Sram_RW_Out~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_CE_L <= Sram_CE_L.DB_MAX_OUTPUT_PORT_TYPE
Sram_OE_L <= Sram_OE_L~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScrollValue[0] <= ScrollValue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScrollValue[1] <= ScrollValue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScrollValue[2] <= ScrollValue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScrollValue[3] <= ScrollValue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScrollValue[4] <= ScrollValue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScrollValue[5] <= ScrollValue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScrollValue[6] <= ScrollValue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScrollValue[7] <= ScrollValue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScrollValue[8] <= ScrollValue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScrollValue[9] <= ScrollValue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GraphicsBusy_H <= GraphicsBusy_H~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6
Clock => Blue_out[0]~reg0.CLK
Clock => Blue_out[1]~reg0.CLK
Clock => Blue_out[2]~reg0.CLK
Clock => Blue_out[3]~reg0.CLK
Clock => Blue_out[4]~reg0.CLK
Clock => Blue_out[5]~reg0.CLK
Clock => Blue_out[6]~reg0.CLK
Clock => Blue_out[7]~reg0.CLK
Clock => Green_out[0]~reg0.CLK
Clock => Green_out[1]~reg0.CLK
Clock => Green_out[2]~reg0.CLK
Clock => Green_out[3]~reg0.CLK
Clock => Green_out[4]~reg0.CLK
Clock => Green_out[5]~reg0.CLK
Clock => Green_out[6]~reg0.CLK
Clock => Green_out[7]~reg0.CLK
Clock => Red_out[0]~reg0.CLK
Clock => Red_out[1]~reg0.CLK
Clock => Red_out[2]~reg0.CLK
Clock => Red_out[3]~reg0.CLK
Clock => Red_out[4]~reg0.CLK
Clock => Red_out[5]~reg0.CLK
Clock => Red_out[6]~reg0.CLK
Clock => Red_out[7]~reg0.CLK
Clock => V_Clock.CLK
Clock => H_Sync_out~reg0.CLK
Clock => H_Data_on.CLK
Clock => HCount[0].CLK
Clock => HCount[1].CLK
Clock => HCount[2].CLK
Clock => HCount[3].CLK
Clock => HCount[4].CLK
Clock => HCount[5].CLK
Clock => HCount[6].CLK
Clock => HCount[7].CLK
Clock => HCount[8].CLK
Clock => HCount[9].CLK
Reset => H_Sync_out~reg0.PRESET
Reset => H_Data_on.ACLR
Reset => HCount[0].ACLR
Reset => HCount[1].ACLR
Reset => HCount[2].ACLR
Reset => HCount[3].ACLR
Reset => HCount[4].ACLR
Reset => HCount[5].ACLR
Reset => HCount[6].ACLR
Reset => HCount[7].ACLR
Reset => HCount[8].ACLR
Reset => HCount[9].ACLR
Reset => V_Sync_out~reg0.PRESET
Reset => V_Data_on.ACLR
Reset => VCount[0].ACLR
Reset => VCount[1].ACLR
Reset => VCount[2].ACLR
Reset => VCount[3].ACLR
Reset => VCount[4].ACLR
Reset => VCount[5].ACLR
Reset => VCount[6].ACLR
Reset => VCount[7].ACLR
Reset => VCount[8].ACLR
Reset => VCount[9].ACLR
Reset => V_Clock.ENA
Red[0] => Red_out.IN1
Red[1] => Red_out.IN1
Red[2] => Red_out.IN1
Red[3] => Red_out.IN1
Red[4] => Red_out.IN1
Red[5] => Red_out.IN1
Red[6] => Red_out.IN1
Red[7] => Red_out.IN1
Green[0] => Green_out.IN1
Green[1] => Green_out.IN1
Green[2] => Green_out.IN1
Green[3] => Green_out.IN1
Green[4] => Green_out.IN1
Green[5] => Green_out.IN1
Green[6] => Green_out.IN1
Green[7] => Green_out.IN1
Blue[0] => Blue_out.IN1
Blue[1] => Blue_out.IN1
Blue[2] => Blue_out.IN1
Blue[3] => Blue_out.IN1
Blue[4] => Blue_out.IN1
Blue[5] => Blue_out.IN1
Blue[6] => Blue_out.IN1
Blue[7] => Blue_out.IN1
H_Sync_out <= H_Sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Sync_out <= V_Sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red_out[0] <= Red_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red_out[1] <= Red_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red_out[2] <= Red_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red_out[3] <= Red_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red_out[4] <= Red_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red_out[5] <= Red_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red_out[6] <= Red_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red_out[7] <= Red_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green_out[0] <= Green_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green_out[1] <= Green_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green_out[2] <= Green_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green_out[3] <= Green_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green_out[4] <= Green_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green_out[5] <= Green_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green_out[6] <= Green_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green_out[7] <= Green_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue_out[0] <= Blue_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue_out[1] <= Blue_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue_out[2] <= Blue_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue_out[3] <= Blue_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue_out[4] <= Blue_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue_out[5] <= Blue_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue_out[6] <= Blue_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue_out[7] <= Blue_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Column_out[0] <= Column_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Column_out[1] <= Column_out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Column_out[2] <= Column_out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Column_out[3] <= Column_out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Column_out[4] <= Column_out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Column_out[5] <= Column_out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Column_out[6] <= Column_out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Column_out[7] <= Column_out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Column_out[8] <= Column_out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Column_out[9] <= Column_out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Row_out[0] <= Row_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Row_out[1] <= Row_out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Row_out[2] <= Row_out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Row_out[3] <= Row_out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Row_out[4] <= Row_out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Row_out[5] <= Row_out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Row_out[6] <= Row_out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Row_out[7] <= Row_out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Row_out[8] <= Row_out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Row_out[9] <= Row_out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|Video_Controller640x480:inst1|ColourPalletteLookup:inst9
Address[0] => Mux0.IN263
Address[0] => Mux1.IN263
Address[0] => Mux2.IN263
Address[0] => Mux3.IN263
Address[0] => Mux4.IN263
Address[0] => Mux5.IN263
Address[0] => Mux6.IN263
Address[0] => Mux7.IN263
Address[0] => Mux8.IN263
Address[0] => Mux9.IN263
Address[0] => Mux10.IN263
Address[0] => Mux11.IN263
Address[0] => Mux12.IN263
Address[0] => Mux13.IN263
Address[0] => Mux14.IN263
Address[0] => Mux15.IN263
Address[0] => Mux16.IN263
Address[0] => Mux17.IN263
Address[0] => Mux18.IN263
Address[0] => Mux19.IN263
Address[0] => Mux20.IN263
Address[0] => Mux21.IN263
Address[0] => Mux22.IN263
Address[0] => Mux23.IN263
Address[1] => Mux0.IN262
Address[1] => Mux1.IN262
Address[1] => Mux2.IN262
Address[1] => Mux3.IN262
Address[1] => Mux4.IN262
Address[1] => Mux5.IN262
Address[1] => Mux6.IN262
Address[1] => Mux7.IN262
Address[1] => Mux8.IN262
Address[1] => Mux9.IN262
Address[1] => Mux10.IN262
Address[1] => Mux11.IN262
Address[1] => Mux12.IN262
Address[1] => Mux13.IN262
Address[1] => Mux14.IN262
Address[1] => Mux15.IN262
Address[1] => Mux16.IN262
Address[1] => Mux17.IN262
Address[1] => Mux18.IN262
Address[1] => Mux19.IN262
Address[1] => Mux20.IN262
Address[1] => Mux21.IN262
Address[1] => Mux22.IN262
Address[1] => Mux23.IN262
Address[2] => Mux0.IN261
Address[2] => Mux1.IN261
Address[2] => Mux2.IN261
Address[2] => Mux3.IN261
Address[2] => Mux4.IN261
Address[2] => Mux5.IN261
Address[2] => Mux6.IN261
Address[2] => Mux7.IN261
Address[2] => Mux8.IN261
Address[2] => Mux9.IN261
Address[2] => Mux10.IN261
Address[2] => Mux11.IN261
Address[2] => Mux12.IN261
Address[2] => Mux13.IN261
Address[2] => Mux14.IN261
Address[2] => Mux15.IN261
Address[2] => Mux16.IN261
Address[2] => Mux17.IN261
Address[2] => Mux18.IN261
Address[2] => Mux19.IN261
Address[2] => Mux20.IN261
Address[2] => Mux21.IN261
Address[2] => Mux22.IN261
Address[2] => Mux23.IN261
Address[3] => Mux0.IN260
Address[3] => Mux1.IN260
Address[3] => Mux2.IN260
Address[3] => Mux3.IN260
Address[3] => Mux4.IN260
Address[3] => Mux5.IN260
Address[3] => Mux6.IN260
Address[3] => Mux7.IN260
Address[3] => Mux8.IN260
Address[3] => Mux9.IN260
Address[3] => Mux10.IN260
Address[3] => Mux11.IN260
Address[3] => Mux12.IN260
Address[3] => Mux13.IN260
Address[3] => Mux14.IN260
Address[3] => Mux15.IN260
Address[3] => Mux16.IN260
Address[3] => Mux17.IN260
Address[3] => Mux18.IN260
Address[3] => Mux19.IN260
Address[3] => Mux20.IN260
Address[3] => Mux21.IN260
Address[3] => Mux22.IN260
Address[3] => Mux23.IN260
Address[4] => Mux0.IN259
Address[4] => Mux1.IN259
Address[4] => Mux2.IN259
Address[4] => Mux3.IN259
Address[4] => Mux4.IN259
Address[4] => Mux5.IN259
Address[4] => Mux6.IN259
Address[4] => Mux7.IN259
Address[4] => Mux8.IN259
Address[4] => Mux9.IN259
Address[4] => Mux10.IN259
Address[4] => Mux11.IN259
Address[4] => Mux12.IN259
Address[4] => Mux13.IN259
Address[4] => Mux14.IN259
Address[4] => Mux15.IN259
Address[4] => Mux16.IN259
Address[4] => Mux17.IN259
Address[4] => Mux18.IN259
Address[4] => Mux19.IN259
Address[4] => Mux20.IN259
Address[4] => Mux21.IN259
Address[4] => Mux22.IN259
Address[4] => Mux23.IN259
Address[5] => Mux0.IN258
Address[5] => Mux1.IN258
Address[5] => Mux2.IN258
Address[5] => Mux3.IN258
Address[5] => Mux4.IN258
Address[5] => Mux5.IN258
Address[5] => Mux6.IN258
Address[5] => Mux7.IN258
Address[5] => Mux8.IN258
Address[5] => Mux9.IN258
Address[5] => Mux10.IN258
Address[5] => Mux11.IN258
Address[5] => Mux12.IN258
Address[5] => Mux13.IN258
Address[5] => Mux14.IN258
Address[5] => Mux15.IN258
Address[5] => Mux16.IN258
Address[5] => Mux17.IN258
Address[5] => Mux18.IN258
Address[5] => Mux19.IN258
Address[5] => Mux20.IN258
Address[5] => Mux21.IN258
Address[5] => Mux22.IN258
Address[5] => Mux23.IN258
Address[6] => Mux0.IN257
Address[6] => Mux1.IN257
Address[6] => Mux2.IN257
Address[6] => Mux3.IN257
Address[6] => Mux4.IN257
Address[6] => Mux5.IN257
Address[6] => Mux6.IN257
Address[6] => Mux7.IN257
Address[6] => Mux8.IN257
Address[6] => Mux9.IN257
Address[6] => Mux10.IN257
Address[6] => Mux11.IN257
Address[6] => Mux12.IN257
Address[6] => Mux13.IN257
Address[6] => Mux14.IN257
Address[6] => Mux15.IN257
Address[6] => Mux16.IN257
Address[6] => Mux17.IN257
Address[6] => Mux18.IN257
Address[6] => Mux19.IN257
Address[6] => Mux20.IN257
Address[6] => Mux21.IN257
Address[6] => Mux22.IN257
Address[6] => Mux23.IN257
Address[7] => Mux0.IN256
Address[7] => Mux1.IN256
Address[7] => Mux2.IN256
Address[7] => Mux3.IN256
Address[7] => Mux4.IN256
Address[7] => Mux5.IN256
Address[7] => Mux6.IN256
Address[7] => Mux7.IN256
Address[7] => Mux8.IN256
Address[7] => Mux9.IN256
Address[7] => Mux10.IN256
Address[7] => Mux11.IN256
Address[7] => Mux12.IN256
Address[7] => Mux13.IN256
Address[7] => Mux14.IN256
Address[7] => Mux15.IN256
Address[7] => Mux16.IN256
Address[7] => Mux17.IN256
Address[7] => Mux18.IN256
Address[7] => Mux19.IN256
Address[7] => Mux20.IN256
Address[7] => Mux21.IN256
Address[7] => Mux22.IN256
Address[7] => Mux23.IN256
RedOut[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
RedOut[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
RedOut[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
RedOut[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
RedOut[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
RedOut[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
RedOut[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
RedOut[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
GreenOut[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
GreenOut[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
GreenOut[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
GreenOut[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
GreenOut[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
GreenOut[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
GreenOut[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
GreenOut[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
BlueOut[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
BlueOut[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
BlueOut[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
BlueOut[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
BlueOut[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
BlueOut[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
BlueOut[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
BlueOut[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|Video_Controller640x480:inst1|VGADataMux:inst
SDramDataIn[0] => VGADataOut.DATAB
SDramDataIn[1] => VGADataOut.DATAB
SDramDataIn[2] => VGADataOut.DATAB
SDramDataIn[3] => VGADataOut.DATAB
SDramDataIn[4] => VGADataOut.DATAB
SDramDataIn[5] => VGADataOut.DATAB
SDramDataIn[6] => VGADataOut.DATAB
SDramDataIn[7] => VGADataOut.DATAB
SDramDataIn[8] => VGADataOut.DATAA
SDramDataIn[9] => VGADataOut.DATAA
SDramDataIn[10] => VGADataOut.DATAA
SDramDataIn[11] => VGADataOut.DATAA
SDramDataIn[12] => VGADataOut.DATAA
SDramDataIn[13] => VGADataOut.DATAA
SDramDataIn[14] => VGADataOut.DATAA
SDramDataIn[15] => VGADataOut.DATAA
Sel => VGADataOut.OUTPUTSELECT
Sel => VGADataOut.OUTPUTSELECT
Sel => VGADataOut.OUTPUTSELECT
Sel => VGADataOut.OUTPUTSELECT
Sel => VGADataOut.OUTPUTSELECT
Sel => VGADataOut.OUTPUTSELECT
Sel => VGADataOut.OUTPUTSELECT
Sel => VGADataOut.OUTPUTSELECT
VGADataOut[0] <= VGADataOut.DB_MAX_OUTPUT_PORT_TYPE
VGADataOut[1] <= VGADataOut.DB_MAX_OUTPUT_PORT_TYPE
VGADataOut[2] <= VGADataOut.DB_MAX_OUTPUT_PORT_TYPE
VGADataOut[3] <= VGADataOut.DB_MAX_OUTPUT_PORT_TYPE
VGADataOut[4] <= VGADataOut.DB_MAX_OUTPUT_PORT_TYPE
VGADataOut[5] <= VGADataOut.DB_MAX_OUTPUT_PORT_TYPE
VGADataOut[6] <= VGADataOut.DB_MAX_OUTPUT_PORT_TYPE
VGADataOut[7] <= VGADataOut.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|Video_Controller640x480:inst1|RamAddressMapper:inst23
RowAddress[0] => RamAddress[9].DATAIN
RowAddress[1] => RamAddress[10].DATAIN
RowAddress[2] => RamAddress[11].DATAIN
RowAddress[3] => RamAddress[12].DATAIN
RowAddress[4] => RamAddress[13].DATAIN
RowAddress[5] => RamAddress[14].DATAIN
RowAddress[6] => RamAddress[15].DATAIN
RowAddress[7] => RamAddress[16].DATAIN
RowAddress[8] => RamAddress[17].DATAIN
RowAddress[9] => ~NO_FANOUT~
ColumnAddress[0] => ByteSelect.DATAIN
ColumnAddress[1] => RamAddress[0].DATAIN
ColumnAddress[2] => RamAddress[1].DATAIN
ColumnAddress[3] => RamAddress[2].DATAIN
ColumnAddress[4] => RamAddress[3].DATAIN
ColumnAddress[5] => RamAddress[4].DATAIN
ColumnAddress[6] => RamAddress[5].DATAIN
ColumnAddress[7] => RamAddress[6].DATAIN
ColumnAddress[8] => RamAddress[7].DATAIN
ColumnAddress[9] => RamAddress[8].DATAIN
RamAddress[0] <= ColumnAddress[1].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[1] <= ColumnAddress[2].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[2] <= ColumnAddress[3].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[3] <= ColumnAddress[4].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[4] <= ColumnAddress[5].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[5] <= ColumnAddress[6].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[6] <= ColumnAddress[7].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[7] <= ColumnAddress[8].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[8] <= ColumnAddress[9].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[9] <= RowAddress[0].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[10] <= RowAddress[1].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[11] <= RowAddress[2].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[12] <= RowAddress[3].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[13] <= RowAddress[4].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[14] <= RowAddress[5].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[15] <= RowAddress[6].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[16] <= RowAddress[7].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[17] <= RowAddress[8].DB_MAX_OUTPUT_PORT_TYPE
ByteSelect <= ColumnAddress[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|Video_Controller640x480:inst1|RGBMapper:inst25
Red[0] => RedOut[2].DATAIN
Red[1] => RedOut[3].DATAIN
Red[2] => RedOut[4].DATAIN
Red[3] => RedOut[5].DATAIN
Red[4] => RedOut[6].DATAIN
Red[5] => RedOut[7].DATAIN
Red[6] => RedOut[8].DATAIN
Red[7] => RedOut[9].DATAIN
Green[0] => GreenOut[2].DATAIN
Green[1] => GreenOut[3].DATAIN
Green[2] => GreenOut[4].DATAIN
Green[3] => GreenOut[5].DATAIN
Green[4] => GreenOut[6].DATAIN
Green[5] => GreenOut[7].DATAIN
Green[6] => GreenOut[8].DATAIN
Green[7] => GreenOut[9].DATAIN
Blue[0] => BlueOut[2].DATAIN
Blue[1] => BlueOut[3].DATAIN
Blue[2] => BlueOut[4].DATAIN
Blue[3] => BlueOut[5].DATAIN
Blue[4] => BlueOut[6].DATAIN
Blue[5] => BlueOut[7].DATAIN
Blue[6] => BlueOut[8].DATAIN
Blue[7] => BlueOut[9].DATAIN
RedOut[0] <= <GND>
RedOut[1] <= <GND>
RedOut[2] <= Red[0].DB_MAX_OUTPUT_PORT_TYPE
RedOut[3] <= Red[1].DB_MAX_OUTPUT_PORT_TYPE
RedOut[4] <= Red[2].DB_MAX_OUTPUT_PORT_TYPE
RedOut[5] <= Red[3].DB_MAX_OUTPUT_PORT_TYPE
RedOut[6] <= Red[4].DB_MAX_OUTPUT_PORT_TYPE
RedOut[7] <= Red[5].DB_MAX_OUTPUT_PORT_TYPE
RedOut[8] <= Red[6].DB_MAX_OUTPUT_PORT_TYPE
RedOut[9] <= Red[7].DB_MAX_OUTPUT_PORT_TYPE
GreenOut[0] <= <GND>
GreenOut[1] <= <GND>
GreenOut[2] <= Green[0].DB_MAX_OUTPUT_PORT_TYPE
GreenOut[3] <= Green[1].DB_MAX_OUTPUT_PORT_TYPE
GreenOut[4] <= Green[2].DB_MAX_OUTPUT_PORT_TYPE
GreenOut[5] <= Green[3].DB_MAX_OUTPUT_PORT_TYPE
GreenOut[6] <= Green[4].DB_MAX_OUTPUT_PORT_TYPE
GreenOut[7] <= Green[5].DB_MAX_OUTPUT_PORT_TYPE
GreenOut[8] <= Green[6].DB_MAX_OUTPUT_PORT_TYPE
GreenOut[9] <= Green[7].DB_MAX_OUTPUT_PORT_TYPE
BlueOut[0] <= <GND>
BlueOut[1] <= <GND>
BlueOut[2] <= Blue[0].DB_MAX_OUTPUT_PORT_TYPE
BlueOut[3] <= Blue[1].DB_MAX_OUTPUT_PORT_TYPE
BlueOut[4] <= Blue[2].DB_MAX_OUTPUT_PORT_TYPE
BlueOut[5] <= Blue[3].DB_MAX_OUTPUT_PORT_TYPE
BlueOut[6] <= Blue[4].DB_MAX_OUTPUT_PORT_TYPE
BlueOut[7] <= Blue[5].DB_MAX_OUTPUT_PORT_TYPE
BlueOut[8] <= Blue[6].DB_MAX_OUTPUT_PORT_TYPE
BlueOut[9] <= Blue[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|Video_Controller640x480:inst1|lpm_bustri0:inst14
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|MC68K|Video_Controller640x480:inst1|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|Video_Controller640x480:inst1|lpm_bustri0:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|MC68K|Video_Controller640x480:inst1|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|Video_Controller640x480:inst1|lpm_bustri0:inst16
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|MC68K|Video_Controller640x480:inst1|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|StaticRamController:inst19
SRam_OE_L <= inst9.DB_MAX_OUTPUT_PORT_TYPE
RW => inst9.IN0
RW => inst1.IN0
RW => inst8.IN2
RW => inst2.IN0
AS_L => inst3.IN0
AS_L => inst1.IN1
DE2_512kSramSelect_H => inst9.IN2
DE2_512kSramSelect_H => inst5.IN0
DE2_512kSramSelect_H => inst8.IN1
DE2_512kSramSelect_H => inst.IN2
SRam_CE_L <= inst5.DB_MAX_OUTPUT_PORT_TYPE
SRam_WE_L <= inst1.DB_MAX_OUTPUT_PORT_TYPE
SRam_LB_L <= LDS_L.DB_MAX_OUTPUT_PORT_TYPE
LDS_L => SRam_LB_L.DATAIN
SRam_UB_L <= UDS_L.DB_MAX_OUTPUT_PORT_TYPE
UDS_L => SRam_UB_L.DATAIN
DataBusIn[0] <= lpm_bustri0:inst27.tridata[0]
DataBusIn[1] <= lpm_bustri0:inst27.tridata[1]
DataBusIn[2] <= lpm_bustri0:inst27.tridata[2]
DataBusIn[3] <= lpm_bustri0:inst27.tridata[3]
DataBusIn[4] <= lpm_bustri0:inst27.tridata[4]
DataBusIn[5] <= lpm_bustri0:inst27.tridata[5]
DataBusIn[6] <= lpm_bustri0:inst27.tridata[6]
DataBusIn[7] <= lpm_bustri0:inst27.tridata[7]
DataBusIn[8] <= lpm_bustri0:inst27.tridata[8]
DataBusIn[9] <= lpm_bustri0:inst27.tridata[9]
DataBusIn[10] <= lpm_bustri0:inst27.tridata[10]
DataBusIn[11] <= lpm_bustri0:inst27.tridata[11]
DataBusIn[12] <= lpm_bustri0:inst27.tridata[12]
DataBusIn[13] <= lpm_bustri0:inst27.tridata[13]
DataBusIn[14] <= lpm_bustri0:inst27.tridata[14]
DataBusIn[15] <= lpm_bustri0:inst27.tridata[15]
SRam_Data[0] <> lpm_bustri0:inst28.tridata[0]
SRam_Data[1] <> lpm_bustri0:inst28.tridata[1]
SRam_Data[2] <> lpm_bustri0:inst28.tridata[2]
SRam_Data[3] <> lpm_bustri0:inst28.tridata[3]
SRam_Data[4] <> lpm_bustri0:inst28.tridata[4]
SRam_Data[5] <> lpm_bustri0:inst28.tridata[5]
SRam_Data[6] <> lpm_bustri0:inst28.tridata[6]
SRam_Data[7] <> lpm_bustri0:inst28.tridata[7]
SRam_Data[8] <> lpm_bustri0:inst28.tridata[8]
SRam_Data[9] <> lpm_bustri0:inst28.tridata[9]
SRam_Data[10] <> lpm_bustri0:inst28.tridata[10]
SRam_Data[11] <> lpm_bustri0:inst28.tridata[11]
SRam_Data[12] <> lpm_bustri0:inst28.tridata[12]
SRam_Data[13] <> lpm_bustri0:inst28.tridata[13]
SRam_Data[14] <> lpm_bustri0:inst28.tridata[14]
SRam_Data[15] <> lpm_bustri0:inst28.tridata[15]
DataBusOut[0] => lpm_bustri0:inst28.data[0]
DataBusOut[1] => lpm_bustri0:inst28.data[1]
DataBusOut[2] => lpm_bustri0:inst28.data[2]
DataBusOut[3] => lpm_bustri0:inst28.data[3]
DataBusOut[4] => lpm_bustri0:inst28.data[4]
DataBusOut[5] => lpm_bustri0:inst28.data[5]
DataBusOut[6] => lpm_bustri0:inst28.data[6]
DataBusOut[7] => lpm_bustri0:inst28.data[7]
DataBusOut[8] => lpm_bustri0:inst28.data[8]
DataBusOut[9] => lpm_bustri0:inst28.data[9]
DataBusOut[10] => lpm_bustri0:inst28.data[10]
DataBusOut[11] => lpm_bustri0:inst28.data[11]
DataBusOut[12] => lpm_bustri0:inst28.data[12]
DataBusOut[13] => lpm_bustri0:inst28.data[13]
DataBusOut[14] => lpm_bustri0:inst28.data[14]
DataBusOut[15] => lpm_bustri0:inst28.data[15]
SRamAddress[0] <= Address[1].DB_MAX_OUTPUT_PORT_TYPE
SRamAddress[1] <= Address[2].DB_MAX_OUTPUT_PORT_TYPE
SRamAddress[2] <= Address[3].DB_MAX_OUTPUT_PORT_TYPE
SRamAddress[3] <= Address[4].DB_MAX_OUTPUT_PORT_TYPE
SRamAddress[4] <= Address[5].DB_MAX_OUTPUT_PORT_TYPE
SRamAddress[5] <= Address[6].DB_MAX_OUTPUT_PORT_TYPE
SRamAddress[6] <= Address[7].DB_MAX_OUTPUT_PORT_TYPE
SRamAddress[7] <= Address[8].DB_MAX_OUTPUT_PORT_TYPE
SRamAddress[8] <= Address[9].DB_MAX_OUTPUT_PORT_TYPE
SRamAddress[9] <= Address[10].DB_MAX_OUTPUT_PORT_TYPE
SRamAddress[10] <= Address[11].DB_MAX_OUTPUT_PORT_TYPE
SRamAddress[11] <= Address[12].DB_MAX_OUTPUT_PORT_TYPE
SRamAddress[12] <= Address[13].DB_MAX_OUTPUT_PORT_TYPE
SRamAddress[13] <= Address[14].DB_MAX_OUTPUT_PORT_TYPE
SRamAddress[14] <= Address[15].DB_MAX_OUTPUT_PORT_TYPE
SRamAddress[15] <= Address[16].DB_MAX_OUTPUT_PORT_TYPE
SRamAddress[16] <= Address[17].DB_MAX_OUTPUT_PORT_TYPE
SRamAddress[17] <= Address[18].DB_MAX_OUTPUT_PORT_TYPE
Address[1] => SRamAddress[0].DATAIN
Address[2] => SRamAddress[1].DATAIN
Address[3] => SRamAddress[2].DATAIN
Address[4] => SRamAddress[3].DATAIN
Address[5] => SRamAddress[4].DATAIN
Address[6] => SRamAddress[5].DATAIN
Address[7] => SRamAddress[6].DATAIN
Address[8] => SRamAddress[7].DATAIN
Address[9] => SRamAddress[8].DATAIN
Address[10] => SRamAddress[9].DATAIN
Address[11] => SRamAddress[10].DATAIN
Address[12] => SRamAddress[11].DATAIN
Address[13] => SRamAddress[12].DATAIN
Address[14] => SRamAddress[13].DATAIN
Address[15] => SRamAddress[14].DATAIN
Address[16] => SRamAddress[15].DATAIN
Address[17] => SRamAddress[16].DATAIN
Address[18] => SRamAddress[17].DATAIN


|MC68K|StaticRamController:inst19|lpm_bustri0:inst27
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|MC68K|StaticRamController:inst19|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|StaticRamController:inst19|lpm_bustri0:inst28
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|MC68K|StaticRamController:inst19|lpm_bustri0:inst28|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipROM16KWords:inst16
DataOut[0] <= lpm_bustri0:inst5.tridata[0]
DataOut[1] <= lpm_bustri0:inst5.tridata[1]
DataOut[2] <= lpm_bustri0:inst5.tridata[2]
DataOut[3] <= lpm_bustri0:inst5.tridata[3]
DataOut[4] <= lpm_bustri0:inst5.tridata[4]
DataOut[5] <= lpm_bustri0:inst5.tridata[5]
DataOut[6] <= lpm_bustri0:inst5.tridata[6]
DataOut[7] <= lpm_bustri0:inst5.tridata[7]
DataOut[8] <= lpm_bustri0:inst5.tridata[8]
DataOut[9] <= lpm_bustri0:inst5.tridata[9]
DataOut[10] <= lpm_bustri0:inst5.tridata[10]
DataOut[11] <= lpm_bustri0:inst5.tridata[11]
DataOut[12] <= lpm_bustri0:inst5.tridata[12]
DataOut[13] <= lpm_bustri0:inst5.tridata[13]
DataOut[14] <= lpm_bustri0:inst5.tridata[14]
DataOut[15] <= lpm_bustri0:inst5.tridata[15]
RomEnable_H => lpm_bustri0:inst5.enabledt
Clock => inst2.IN0
Address[0] => OnChipRom16KWord:inst1.address[0]
Address[1] => OnChipRom16KWord:inst1.address[1]
Address[2] => OnChipRom16KWord:inst1.address[2]
Address[3] => OnChipRom16KWord:inst1.address[3]
Address[4] => OnChipRom16KWord:inst1.address[4]
Address[5] => OnChipRom16KWord:inst1.address[5]
Address[6] => OnChipRom16KWord:inst1.address[6]
Address[7] => OnChipRom16KWord:inst1.address[7]
Address[8] => OnChipRom16KWord:inst1.address[8]
Address[9] => OnChipRom16KWord:inst1.address[9]
Address[10] => OnChipRom16KWord:inst1.address[10]
Address[11] => OnChipRom16KWord:inst1.address[11]
Address[12] => OnChipRom16KWord:inst1.address[12]
Address[13] => OnChipRom16KWord:inst1.address[13]


|MC68K|OnChipROM16KWords:inst16|lpm_bustri0:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|MC68K|OnChipROM16KWords:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_teh1:auto_generated.address_a[0]
address_a[1] => altsyncram_teh1:auto_generated.address_a[1]
address_a[2] => altsyncram_teh1:auto_generated.address_a[2]
address_a[3] => altsyncram_teh1:auto_generated.address_a[3]
address_a[4] => altsyncram_teh1:auto_generated.address_a[4]
address_a[5] => altsyncram_teh1:auto_generated.address_a[5]
address_a[6] => altsyncram_teh1:auto_generated.address_a[6]
address_a[7] => altsyncram_teh1:auto_generated.address_a[7]
address_a[8] => altsyncram_teh1:auto_generated.address_a[8]
address_a[9] => altsyncram_teh1:auto_generated.address_a[9]
address_a[10] => altsyncram_teh1:auto_generated.address_a[10]
address_a[11] => altsyncram_teh1:auto_generated.address_a[11]
address_a[12] => altsyncram_teh1:auto_generated.address_a[12]
address_a[13] => altsyncram_teh1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_teh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_teh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_teh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_teh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_teh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_teh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_teh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_teh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_teh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_teh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_teh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_teh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_teh1:auto_generated.q_a[11]
q_a[12] <= altsyncram_teh1:auto_generated.q_a[12]
q_a[13] <= altsyncram_teh1:auto_generated.q_a[13]
q_a[14] <= altsyncram_teh1:auto_generated.q_a[14]
q_a[15] <= altsyncram_teh1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated
address_a[0] => altsyncram_jrg2:altsyncram1.address_a[0]
address_a[1] => altsyncram_jrg2:altsyncram1.address_a[1]
address_a[2] => altsyncram_jrg2:altsyncram1.address_a[2]
address_a[3] => altsyncram_jrg2:altsyncram1.address_a[3]
address_a[4] => altsyncram_jrg2:altsyncram1.address_a[4]
address_a[5] => altsyncram_jrg2:altsyncram1.address_a[5]
address_a[6] => altsyncram_jrg2:altsyncram1.address_a[6]
address_a[7] => altsyncram_jrg2:altsyncram1.address_a[7]
address_a[8] => altsyncram_jrg2:altsyncram1.address_a[8]
address_a[9] => altsyncram_jrg2:altsyncram1.address_a[9]
address_a[10] => altsyncram_jrg2:altsyncram1.address_a[10]
address_a[11] => altsyncram_jrg2:altsyncram1.address_a[11]
address_a[12] => altsyncram_jrg2:altsyncram1.address_a[12]
address_a[13] => altsyncram_jrg2:altsyncram1.address_a[13]
clock0 => altsyncram_jrg2:altsyncram1.clock0
q_a[0] <= altsyncram_jrg2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_jrg2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_jrg2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_jrg2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_jrg2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_jrg2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_jrg2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_jrg2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_jrg2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_jrg2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_jrg2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_jrg2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_jrg2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_jrg2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_jrg2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_jrg2:altsyncram1.q_a[15]


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|altsyncram_jrg2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[0] => ram_block3a32.PORTAADDR
address_a[0] => ram_block3a33.PORTAADDR
address_a[0] => ram_block3a34.PORTAADDR
address_a[0] => ram_block3a35.PORTAADDR
address_a[0] => ram_block3a36.PORTAADDR
address_a[0] => ram_block3a37.PORTAADDR
address_a[0] => ram_block3a38.PORTAADDR
address_a[0] => ram_block3a39.PORTAADDR
address_a[0] => ram_block3a40.PORTAADDR
address_a[0] => ram_block3a41.PORTAADDR
address_a[0] => ram_block3a42.PORTAADDR
address_a[0] => ram_block3a43.PORTAADDR
address_a[0] => ram_block3a44.PORTAADDR
address_a[0] => ram_block3a45.PORTAADDR
address_a[0] => ram_block3a46.PORTAADDR
address_a[0] => ram_block3a47.PORTAADDR
address_a[0] => ram_block3a48.PORTAADDR
address_a[0] => ram_block3a49.PORTAADDR
address_a[0] => ram_block3a50.PORTAADDR
address_a[0] => ram_block3a51.PORTAADDR
address_a[0] => ram_block3a52.PORTAADDR
address_a[0] => ram_block3a53.PORTAADDR
address_a[0] => ram_block3a54.PORTAADDR
address_a[0] => ram_block3a55.PORTAADDR
address_a[0] => ram_block3a56.PORTAADDR
address_a[0] => ram_block3a57.PORTAADDR
address_a[0] => ram_block3a58.PORTAADDR
address_a[0] => ram_block3a59.PORTAADDR
address_a[0] => ram_block3a60.PORTAADDR
address_a[0] => ram_block3a61.PORTAADDR
address_a[0] => ram_block3a62.PORTAADDR
address_a[0] => ram_block3a63.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[1] => ram_block3a32.PORTAADDR1
address_a[1] => ram_block3a33.PORTAADDR1
address_a[1] => ram_block3a34.PORTAADDR1
address_a[1] => ram_block3a35.PORTAADDR1
address_a[1] => ram_block3a36.PORTAADDR1
address_a[1] => ram_block3a37.PORTAADDR1
address_a[1] => ram_block3a38.PORTAADDR1
address_a[1] => ram_block3a39.PORTAADDR1
address_a[1] => ram_block3a40.PORTAADDR1
address_a[1] => ram_block3a41.PORTAADDR1
address_a[1] => ram_block3a42.PORTAADDR1
address_a[1] => ram_block3a43.PORTAADDR1
address_a[1] => ram_block3a44.PORTAADDR1
address_a[1] => ram_block3a45.PORTAADDR1
address_a[1] => ram_block3a46.PORTAADDR1
address_a[1] => ram_block3a47.PORTAADDR1
address_a[1] => ram_block3a48.PORTAADDR1
address_a[1] => ram_block3a49.PORTAADDR1
address_a[1] => ram_block3a50.PORTAADDR1
address_a[1] => ram_block3a51.PORTAADDR1
address_a[1] => ram_block3a52.PORTAADDR1
address_a[1] => ram_block3a53.PORTAADDR1
address_a[1] => ram_block3a54.PORTAADDR1
address_a[1] => ram_block3a55.PORTAADDR1
address_a[1] => ram_block3a56.PORTAADDR1
address_a[1] => ram_block3a57.PORTAADDR1
address_a[1] => ram_block3a58.PORTAADDR1
address_a[1] => ram_block3a59.PORTAADDR1
address_a[1] => ram_block3a60.PORTAADDR1
address_a[1] => ram_block3a61.PORTAADDR1
address_a[1] => ram_block3a62.PORTAADDR1
address_a[1] => ram_block3a63.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[2] => ram_block3a32.PORTAADDR2
address_a[2] => ram_block3a33.PORTAADDR2
address_a[2] => ram_block3a34.PORTAADDR2
address_a[2] => ram_block3a35.PORTAADDR2
address_a[2] => ram_block3a36.PORTAADDR2
address_a[2] => ram_block3a37.PORTAADDR2
address_a[2] => ram_block3a38.PORTAADDR2
address_a[2] => ram_block3a39.PORTAADDR2
address_a[2] => ram_block3a40.PORTAADDR2
address_a[2] => ram_block3a41.PORTAADDR2
address_a[2] => ram_block3a42.PORTAADDR2
address_a[2] => ram_block3a43.PORTAADDR2
address_a[2] => ram_block3a44.PORTAADDR2
address_a[2] => ram_block3a45.PORTAADDR2
address_a[2] => ram_block3a46.PORTAADDR2
address_a[2] => ram_block3a47.PORTAADDR2
address_a[2] => ram_block3a48.PORTAADDR2
address_a[2] => ram_block3a49.PORTAADDR2
address_a[2] => ram_block3a50.PORTAADDR2
address_a[2] => ram_block3a51.PORTAADDR2
address_a[2] => ram_block3a52.PORTAADDR2
address_a[2] => ram_block3a53.PORTAADDR2
address_a[2] => ram_block3a54.PORTAADDR2
address_a[2] => ram_block3a55.PORTAADDR2
address_a[2] => ram_block3a56.PORTAADDR2
address_a[2] => ram_block3a57.PORTAADDR2
address_a[2] => ram_block3a58.PORTAADDR2
address_a[2] => ram_block3a59.PORTAADDR2
address_a[2] => ram_block3a60.PORTAADDR2
address_a[2] => ram_block3a61.PORTAADDR2
address_a[2] => ram_block3a62.PORTAADDR2
address_a[2] => ram_block3a63.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[3] => ram_block3a32.PORTAADDR3
address_a[3] => ram_block3a33.PORTAADDR3
address_a[3] => ram_block3a34.PORTAADDR3
address_a[3] => ram_block3a35.PORTAADDR3
address_a[3] => ram_block3a36.PORTAADDR3
address_a[3] => ram_block3a37.PORTAADDR3
address_a[3] => ram_block3a38.PORTAADDR3
address_a[3] => ram_block3a39.PORTAADDR3
address_a[3] => ram_block3a40.PORTAADDR3
address_a[3] => ram_block3a41.PORTAADDR3
address_a[3] => ram_block3a42.PORTAADDR3
address_a[3] => ram_block3a43.PORTAADDR3
address_a[3] => ram_block3a44.PORTAADDR3
address_a[3] => ram_block3a45.PORTAADDR3
address_a[3] => ram_block3a46.PORTAADDR3
address_a[3] => ram_block3a47.PORTAADDR3
address_a[3] => ram_block3a48.PORTAADDR3
address_a[3] => ram_block3a49.PORTAADDR3
address_a[3] => ram_block3a50.PORTAADDR3
address_a[3] => ram_block3a51.PORTAADDR3
address_a[3] => ram_block3a52.PORTAADDR3
address_a[3] => ram_block3a53.PORTAADDR3
address_a[3] => ram_block3a54.PORTAADDR3
address_a[3] => ram_block3a55.PORTAADDR3
address_a[3] => ram_block3a56.PORTAADDR3
address_a[3] => ram_block3a57.PORTAADDR3
address_a[3] => ram_block3a58.PORTAADDR3
address_a[3] => ram_block3a59.PORTAADDR3
address_a[3] => ram_block3a60.PORTAADDR3
address_a[3] => ram_block3a61.PORTAADDR3
address_a[3] => ram_block3a62.PORTAADDR3
address_a[3] => ram_block3a63.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[4] => ram_block3a32.PORTAADDR4
address_a[4] => ram_block3a33.PORTAADDR4
address_a[4] => ram_block3a34.PORTAADDR4
address_a[4] => ram_block3a35.PORTAADDR4
address_a[4] => ram_block3a36.PORTAADDR4
address_a[4] => ram_block3a37.PORTAADDR4
address_a[4] => ram_block3a38.PORTAADDR4
address_a[4] => ram_block3a39.PORTAADDR4
address_a[4] => ram_block3a40.PORTAADDR4
address_a[4] => ram_block3a41.PORTAADDR4
address_a[4] => ram_block3a42.PORTAADDR4
address_a[4] => ram_block3a43.PORTAADDR4
address_a[4] => ram_block3a44.PORTAADDR4
address_a[4] => ram_block3a45.PORTAADDR4
address_a[4] => ram_block3a46.PORTAADDR4
address_a[4] => ram_block3a47.PORTAADDR4
address_a[4] => ram_block3a48.PORTAADDR4
address_a[4] => ram_block3a49.PORTAADDR4
address_a[4] => ram_block3a50.PORTAADDR4
address_a[4] => ram_block3a51.PORTAADDR4
address_a[4] => ram_block3a52.PORTAADDR4
address_a[4] => ram_block3a53.PORTAADDR4
address_a[4] => ram_block3a54.PORTAADDR4
address_a[4] => ram_block3a55.PORTAADDR4
address_a[4] => ram_block3a56.PORTAADDR4
address_a[4] => ram_block3a57.PORTAADDR4
address_a[4] => ram_block3a58.PORTAADDR4
address_a[4] => ram_block3a59.PORTAADDR4
address_a[4] => ram_block3a60.PORTAADDR4
address_a[4] => ram_block3a61.PORTAADDR4
address_a[4] => ram_block3a62.PORTAADDR4
address_a[4] => ram_block3a63.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[5] => ram_block3a32.PORTAADDR5
address_a[5] => ram_block3a33.PORTAADDR5
address_a[5] => ram_block3a34.PORTAADDR5
address_a[5] => ram_block3a35.PORTAADDR5
address_a[5] => ram_block3a36.PORTAADDR5
address_a[5] => ram_block3a37.PORTAADDR5
address_a[5] => ram_block3a38.PORTAADDR5
address_a[5] => ram_block3a39.PORTAADDR5
address_a[5] => ram_block3a40.PORTAADDR5
address_a[5] => ram_block3a41.PORTAADDR5
address_a[5] => ram_block3a42.PORTAADDR5
address_a[5] => ram_block3a43.PORTAADDR5
address_a[5] => ram_block3a44.PORTAADDR5
address_a[5] => ram_block3a45.PORTAADDR5
address_a[5] => ram_block3a46.PORTAADDR5
address_a[5] => ram_block3a47.PORTAADDR5
address_a[5] => ram_block3a48.PORTAADDR5
address_a[5] => ram_block3a49.PORTAADDR5
address_a[5] => ram_block3a50.PORTAADDR5
address_a[5] => ram_block3a51.PORTAADDR5
address_a[5] => ram_block3a52.PORTAADDR5
address_a[5] => ram_block3a53.PORTAADDR5
address_a[5] => ram_block3a54.PORTAADDR5
address_a[5] => ram_block3a55.PORTAADDR5
address_a[5] => ram_block3a56.PORTAADDR5
address_a[5] => ram_block3a57.PORTAADDR5
address_a[5] => ram_block3a58.PORTAADDR5
address_a[5] => ram_block3a59.PORTAADDR5
address_a[5] => ram_block3a60.PORTAADDR5
address_a[5] => ram_block3a61.PORTAADDR5
address_a[5] => ram_block3a62.PORTAADDR5
address_a[5] => ram_block3a63.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[6] => ram_block3a32.PORTAADDR6
address_a[6] => ram_block3a33.PORTAADDR6
address_a[6] => ram_block3a34.PORTAADDR6
address_a[6] => ram_block3a35.PORTAADDR6
address_a[6] => ram_block3a36.PORTAADDR6
address_a[6] => ram_block3a37.PORTAADDR6
address_a[6] => ram_block3a38.PORTAADDR6
address_a[6] => ram_block3a39.PORTAADDR6
address_a[6] => ram_block3a40.PORTAADDR6
address_a[6] => ram_block3a41.PORTAADDR6
address_a[6] => ram_block3a42.PORTAADDR6
address_a[6] => ram_block3a43.PORTAADDR6
address_a[6] => ram_block3a44.PORTAADDR6
address_a[6] => ram_block3a45.PORTAADDR6
address_a[6] => ram_block3a46.PORTAADDR6
address_a[6] => ram_block3a47.PORTAADDR6
address_a[6] => ram_block3a48.PORTAADDR6
address_a[6] => ram_block3a49.PORTAADDR6
address_a[6] => ram_block3a50.PORTAADDR6
address_a[6] => ram_block3a51.PORTAADDR6
address_a[6] => ram_block3a52.PORTAADDR6
address_a[6] => ram_block3a53.PORTAADDR6
address_a[6] => ram_block3a54.PORTAADDR6
address_a[6] => ram_block3a55.PORTAADDR6
address_a[6] => ram_block3a56.PORTAADDR6
address_a[6] => ram_block3a57.PORTAADDR6
address_a[6] => ram_block3a58.PORTAADDR6
address_a[6] => ram_block3a59.PORTAADDR6
address_a[6] => ram_block3a60.PORTAADDR6
address_a[6] => ram_block3a61.PORTAADDR6
address_a[6] => ram_block3a62.PORTAADDR6
address_a[6] => ram_block3a63.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[7] => ram_block3a32.PORTAADDR7
address_a[7] => ram_block3a33.PORTAADDR7
address_a[7] => ram_block3a34.PORTAADDR7
address_a[7] => ram_block3a35.PORTAADDR7
address_a[7] => ram_block3a36.PORTAADDR7
address_a[7] => ram_block3a37.PORTAADDR7
address_a[7] => ram_block3a38.PORTAADDR7
address_a[7] => ram_block3a39.PORTAADDR7
address_a[7] => ram_block3a40.PORTAADDR7
address_a[7] => ram_block3a41.PORTAADDR7
address_a[7] => ram_block3a42.PORTAADDR7
address_a[7] => ram_block3a43.PORTAADDR7
address_a[7] => ram_block3a44.PORTAADDR7
address_a[7] => ram_block3a45.PORTAADDR7
address_a[7] => ram_block3a46.PORTAADDR7
address_a[7] => ram_block3a47.PORTAADDR7
address_a[7] => ram_block3a48.PORTAADDR7
address_a[7] => ram_block3a49.PORTAADDR7
address_a[7] => ram_block3a50.PORTAADDR7
address_a[7] => ram_block3a51.PORTAADDR7
address_a[7] => ram_block3a52.PORTAADDR7
address_a[7] => ram_block3a53.PORTAADDR7
address_a[7] => ram_block3a54.PORTAADDR7
address_a[7] => ram_block3a55.PORTAADDR7
address_a[7] => ram_block3a56.PORTAADDR7
address_a[7] => ram_block3a57.PORTAADDR7
address_a[7] => ram_block3a58.PORTAADDR7
address_a[7] => ram_block3a59.PORTAADDR7
address_a[7] => ram_block3a60.PORTAADDR7
address_a[7] => ram_block3a61.PORTAADDR7
address_a[7] => ram_block3a62.PORTAADDR7
address_a[7] => ram_block3a63.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[8] => ram_block3a32.PORTAADDR8
address_a[8] => ram_block3a33.PORTAADDR8
address_a[8] => ram_block3a34.PORTAADDR8
address_a[8] => ram_block3a35.PORTAADDR8
address_a[8] => ram_block3a36.PORTAADDR8
address_a[8] => ram_block3a37.PORTAADDR8
address_a[8] => ram_block3a38.PORTAADDR8
address_a[8] => ram_block3a39.PORTAADDR8
address_a[8] => ram_block3a40.PORTAADDR8
address_a[8] => ram_block3a41.PORTAADDR8
address_a[8] => ram_block3a42.PORTAADDR8
address_a[8] => ram_block3a43.PORTAADDR8
address_a[8] => ram_block3a44.PORTAADDR8
address_a[8] => ram_block3a45.PORTAADDR8
address_a[8] => ram_block3a46.PORTAADDR8
address_a[8] => ram_block3a47.PORTAADDR8
address_a[8] => ram_block3a48.PORTAADDR8
address_a[8] => ram_block3a49.PORTAADDR8
address_a[8] => ram_block3a50.PORTAADDR8
address_a[8] => ram_block3a51.PORTAADDR8
address_a[8] => ram_block3a52.PORTAADDR8
address_a[8] => ram_block3a53.PORTAADDR8
address_a[8] => ram_block3a54.PORTAADDR8
address_a[8] => ram_block3a55.PORTAADDR8
address_a[8] => ram_block3a56.PORTAADDR8
address_a[8] => ram_block3a57.PORTAADDR8
address_a[8] => ram_block3a58.PORTAADDR8
address_a[8] => ram_block3a59.PORTAADDR8
address_a[8] => ram_block3a60.PORTAADDR8
address_a[8] => ram_block3a61.PORTAADDR8
address_a[8] => ram_block3a62.PORTAADDR8
address_a[8] => ram_block3a63.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[9] => ram_block3a32.PORTAADDR9
address_a[9] => ram_block3a33.PORTAADDR9
address_a[9] => ram_block3a34.PORTAADDR9
address_a[9] => ram_block3a35.PORTAADDR9
address_a[9] => ram_block3a36.PORTAADDR9
address_a[9] => ram_block3a37.PORTAADDR9
address_a[9] => ram_block3a38.PORTAADDR9
address_a[9] => ram_block3a39.PORTAADDR9
address_a[9] => ram_block3a40.PORTAADDR9
address_a[9] => ram_block3a41.PORTAADDR9
address_a[9] => ram_block3a42.PORTAADDR9
address_a[9] => ram_block3a43.PORTAADDR9
address_a[9] => ram_block3a44.PORTAADDR9
address_a[9] => ram_block3a45.PORTAADDR9
address_a[9] => ram_block3a46.PORTAADDR9
address_a[9] => ram_block3a47.PORTAADDR9
address_a[9] => ram_block3a48.PORTAADDR9
address_a[9] => ram_block3a49.PORTAADDR9
address_a[9] => ram_block3a50.PORTAADDR9
address_a[9] => ram_block3a51.PORTAADDR9
address_a[9] => ram_block3a52.PORTAADDR9
address_a[9] => ram_block3a53.PORTAADDR9
address_a[9] => ram_block3a54.PORTAADDR9
address_a[9] => ram_block3a55.PORTAADDR9
address_a[9] => ram_block3a56.PORTAADDR9
address_a[9] => ram_block3a57.PORTAADDR9
address_a[9] => ram_block3a58.PORTAADDR9
address_a[9] => ram_block3a59.PORTAADDR9
address_a[9] => ram_block3a60.PORTAADDR9
address_a[9] => ram_block3a61.PORTAADDR9
address_a[9] => ram_block3a62.PORTAADDR9
address_a[9] => ram_block3a63.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[10] => ram_block3a32.PORTAADDR10
address_a[10] => ram_block3a33.PORTAADDR10
address_a[10] => ram_block3a34.PORTAADDR10
address_a[10] => ram_block3a35.PORTAADDR10
address_a[10] => ram_block3a36.PORTAADDR10
address_a[10] => ram_block3a37.PORTAADDR10
address_a[10] => ram_block3a38.PORTAADDR10
address_a[10] => ram_block3a39.PORTAADDR10
address_a[10] => ram_block3a40.PORTAADDR10
address_a[10] => ram_block3a41.PORTAADDR10
address_a[10] => ram_block3a42.PORTAADDR10
address_a[10] => ram_block3a43.PORTAADDR10
address_a[10] => ram_block3a44.PORTAADDR10
address_a[10] => ram_block3a45.PORTAADDR10
address_a[10] => ram_block3a46.PORTAADDR10
address_a[10] => ram_block3a47.PORTAADDR10
address_a[10] => ram_block3a48.PORTAADDR10
address_a[10] => ram_block3a49.PORTAADDR10
address_a[10] => ram_block3a50.PORTAADDR10
address_a[10] => ram_block3a51.PORTAADDR10
address_a[10] => ram_block3a52.PORTAADDR10
address_a[10] => ram_block3a53.PORTAADDR10
address_a[10] => ram_block3a54.PORTAADDR10
address_a[10] => ram_block3a55.PORTAADDR10
address_a[10] => ram_block3a56.PORTAADDR10
address_a[10] => ram_block3a57.PORTAADDR10
address_a[10] => ram_block3a58.PORTAADDR10
address_a[10] => ram_block3a59.PORTAADDR10
address_a[10] => ram_block3a60.PORTAADDR10
address_a[10] => ram_block3a61.PORTAADDR10
address_a[10] => ram_block3a62.PORTAADDR10
address_a[10] => ram_block3a63.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[11] => ram_block3a16.PORTAADDR11
address_a[11] => ram_block3a17.PORTAADDR11
address_a[11] => ram_block3a18.PORTAADDR11
address_a[11] => ram_block3a19.PORTAADDR11
address_a[11] => ram_block3a20.PORTAADDR11
address_a[11] => ram_block3a21.PORTAADDR11
address_a[11] => ram_block3a22.PORTAADDR11
address_a[11] => ram_block3a23.PORTAADDR11
address_a[11] => ram_block3a24.PORTAADDR11
address_a[11] => ram_block3a25.PORTAADDR11
address_a[11] => ram_block3a26.PORTAADDR11
address_a[11] => ram_block3a27.PORTAADDR11
address_a[11] => ram_block3a28.PORTAADDR11
address_a[11] => ram_block3a29.PORTAADDR11
address_a[11] => ram_block3a30.PORTAADDR11
address_a[11] => ram_block3a31.PORTAADDR11
address_a[11] => ram_block3a32.PORTAADDR11
address_a[11] => ram_block3a33.PORTAADDR11
address_a[11] => ram_block3a34.PORTAADDR11
address_a[11] => ram_block3a35.PORTAADDR11
address_a[11] => ram_block3a36.PORTAADDR11
address_a[11] => ram_block3a37.PORTAADDR11
address_a[11] => ram_block3a38.PORTAADDR11
address_a[11] => ram_block3a39.PORTAADDR11
address_a[11] => ram_block3a40.PORTAADDR11
address_a[11] => ram_block3a41.PORTAADDR11
address_a[11] => ram_block3a42.PORTAADDR11
address_a[11] => ram_block3a43.PORTAADDR11
address_a[11] => ram_block3a44.PORTAADDR11
address_a[11] => ram_block3a45.PORTAADDR11
address_a[11] => ram_block3a46.PORTAADDR11
address_a[11] => ram_block3a47.PORTAADDR11
address_a[11] => ram_block3a48.PORTAADDR11
address_a[11] => ram_block3a49.PORTAADDR11
address_a[11] => ram_block3a50.PORTAADDR11
address_a[11] => ram_block3a51.PORTAADDR11
address_a[11] => ram_block3a52.PORTAADDR11
address_a[11] => ram_block3a53.PORTAADDR11
address_a[11] => ram_block3a54.PORTAADDR11
address_a[11] => ram_block3a55.PORTAADDR11
address_a[11] => ram_block3a56.PORTAADDR11
address_a[11] => ram_block3a57.PORTAADDR11
address_a[11] => ram_block3a58.PORTAADDR11
address_a[11] => ram_block3a59.PORTAADDR11
address_a[11] => ram_block3a60.PORTAADDR11
address_a[11] => ram_block3a61.PORTAADDR11
address_a[11] => ram_block3a62.PORTAADDR11
address_a[11] => ram_block3a63.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_4oa:decode4.data[0]
address_a[12] => decode_4oa:decode_a.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_4oa:decode4.data[1]
address_a[13] => decode_4oa:decode_a.data[1]
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[0] => ram_block3a32.PORTBADDR
address_b[0] => ram_block3a33.PORTBADDR
address_b[0] => ram_block3a34.PORTBADDR
address_b[0] => ram_block3a35.PORTBADDR
address_b[0] => ram_block3a36.PORTBADDR
address_b[0] => ram_block3a37.PORTBADDR
address_b[0] => ram_block3a38.PORTBADDR
address_b[0] => ram_block3a39.PORTBADDR
address_b[0] => ram_block3a40.PORTBADDR
address_b[0] => ram_block3a41.PORTBADDR
address_b[0] => ram_block3a42.PORTBADDR
address_b[0] => ram_block3a43.PORTBADDR
address_b[0] => ram_block3a44.PORTBADDR
address_b[0] => ram_block3a45.PORTBADDR
address_b[0] => ram_block3a46.PORTBADDR
address_b[0] => ram_block3a47.PORTBADDR
address_b[0] => ram_block3a48.PORTBADDR
address_b[0] => ram_block3a49.PORTBADDR
address_b[0] => ram_block3a50.PORTBADDR
address_b[0] => ram_block3a51.PORTBADDR
address_b[0] => ram_block3a52.PORTBADDR
address_b[0] => ram_block3a53.PORTBADDR
address_b[0] => ram_block3a54.PORTBADDR
address_b[0] => ram_block3a55.PORTBADDR
address_b[0] => ram_block3a56.PORTBADDR
address_b[0] => ram_block3a57.PORTBADDR
address_b[0] => ram_block3a58.PORTBADDR
address_b[0] => ram_block3a59.PORTBADDR
address_b[0] => ram_block3a60.PORTBADDR
address_b[0] => ram_block3a61.PORTBADDR
address_b[0] => ram_block3a62.PORTBADDR
address_b[0] => ram_block3a63.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[1] => ram_block3a32.PORTBADDR1
address_b[1] => ram_block3a33.PORTBADDR1
address_b[1] => ram_block3a34.PORTBADDR1
address_b[1] => ram_block3a35.PORTBADDR1
address_b[1] => ram_block3a36.PORTBADDR1
address_b[1] => ram_block3a37.PORTBADDR1
address_b[1] => ram_block3a38.PORTBADDR1
address_b[1] => ram_block3a39.PORTBADDR1
address_b[1] => ram_block3a40.PORTBADDR1
address_b[1] => ram_block3a41.PORTBADDR1
address_b[1] => ram_block3a42.PORTBADDR1
address_b[1] => ram_block3a43.PORTBADDR1
address_b[1] => ram_block3a44.PORTBADDR1
address_b[1] => ram_block3a45.PORTBADDR1
address_b[1] => ram_block3a46.PORTBADDR1
address_b[1] => ram_block3a47.PORTBADDR1
address_b[1] => ram_block3a48.PORTBADDR1
address_b[1] => ram_block3a49.PORTBADDR1
address_b[1] => ram_block3a50.PORTBADDR1
address_b[1] => ram_block3a51.PORTBADDR1
address_b[1] => ram_block3a52.PORTBADDR1
address_b[1] => ram_block3a53.PORTBADDR1
address_b[1] => ram_block3a54.PORTBADDR1
address_b[1] => ram_block3a55.PORTBADDR1
address_b[1] => ram_block3a56.PORTBADDR1
address_b[1] => ram_block3a57.PORTBADDR1
address_b[1] => ram_block3a58.PORTBADDR1
address_b[1] => ram_block3a59.PORTBADDR1
address_b[1] => ram_block3a60.PORTBADDR1
address_b[1] => ram_block3a61.PORTBADDR1
address_b[1] => ram_block3a62.PORTBADDR1
address_b[1] => ram_block3a63.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[2] => ram_block3a32.PORTBADDR2
address_b[2] => ram_block3a33.PORTBADDR2
address_b[2] => ram_block3a34.PORTBADDR2
address_b[2] => ram_block3a35.PORTBADDR2
address_b[2] => ram_block3a36.PORTBADDR2
address_b[2] => ram_block3a37.PORTBADDR2
address_b[2] => ram_block3a38.PORTBADDR2
address_b[2] => ram_block3a39.PORTBADDR2
address_b[2] => ram_block3a40.PORTBADDR2
address_b[2] => ram_block3a41.PORTBADDR2
address_b[2] => ram_block3a42.PORTBADDR2
address_b[2] => ram_block3a43.PORTBADDR2
address_b[2] => ram_block3a44.PORTBADDR2
address_b[2] => ram_block3a45.PORTBADDR2
address_b[2] => ram_block3a46.PORTBADDR2
address_b[2] => ram_block3a47.PORTBADDR2
address_b[2] => ram_block3a48.PORTBADDR2
address_b[2] => ram_block3a49.PORTBADDR2
address_b[2] => ram_block3a50.PORTBADDR2
address_b[2] => ram_block3a51.PORTBADDR2
address_b[2] => ram_block3a52.PORTBADDR2
address_b[2] => ram_block3a53.PORTBADDR2
address_b[2] => ram_block3a54.PORTBADDR2
address_b[2] => ram_block3a55.PORTBADDR2
address_b[2] => ram_block3a56.PORTBADDR2
address_b[2] => ram_block3a57.PORTBADDR2
address_b[2] => ram_block3a58.PORTBADDR2
address_b[2] => ram_block3a59.PORTBADDR2
address_b[2] => ram_block3a60.PORTBADDR2
address_b[2] => ram_block3a61.PORTBADDR2
address_b[2] => ram_block3a62.PORTBADDR2
address_b[2] => ram_block3a63.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[3] => ram_block3a32.PORTBADDR3
address_b[3] => ram_block3a33.PORTBADDR3
address_b[3] => ram_block3a34.PORTBADDR3
address_b[3] => ram_block3a35.PORTBADDR3
address_b[3] => ram_block3a36.PORTBADDR3
address_b[3] => ram_block3a37.PORTBADDR3
address_b[3] => ram_block3a38.PORTBADDR3
address_b[3] => ram_block3a39.PORTBADDR3
address_b[3] => ram_block3a40.PORTBADDR3
address_b[3] => ram_block3a41.PORTBADDR3
address_b[3] => ram_block3a42.PORTBADDR3
address_b[3] => ram_block3a43.PORTBADDR3
address_b[3] => ram_block3a44.PORTBADDR3
address_b[3] => ram_block3a45.PORTBADDR3
address_b[3] => ram_block3a46.PORTBADDR3
address_b[3] => ram_block3a47.PORTBADDR3
address_b[3] => ram_block3a48.PORTBADDR3
address_b[3] => ram_block3a49.PORTBADDR3
address_b[3] => ram_block3a50.PORTBADDR3
address_b[3] => ram_block3a51.PORTBADDR3
address_b[3] => ram_block3a52.PORTBADDR3
address_b[3] => ram_block3a53.PORTBADDR3
address_b[3] => ram_block3a54.PORTBADDR3
address_b[3] => ram_block3a55.PORTBADDR3
address_b[3] => ram_block3a56.PORTBADDR3
address_b[3] => ram_block3a57.PORTBADDR3
address_b[3] => ram_block3a58.PORTBADDR3
address_b[3] => ram_block3a59.PORTBADDR3
address_b[3] => ram_block3a60.PORTBADDR3
address_b[3] => ram_block3a61.PORTBADDR3
address_b[3] => ram_block3a62.PORTBADDR3
address_b[3] => ram_block3a63.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[4] => ram_block3a32.PORTBADDR4
address_b[4] => ram_block3a33.PORTBADDR4
address_b[4] => ram_block3a34.PORTBADDR4
address_b[4] => ram_block3a35.PORTBADDR4
address_b[4] => ram_block3a36.PORTBADDR4
address_b[4] => ram_block3a37.PORTBADDR4
address_b[4] => ram_block3a38.PORTBADDR4
address_b[4] => ram_block3a39.PORTBADDR4
address_b[4] => ram_block3a40.PORTBADDR4
address_b[4] => ram_block3a41.PORTBADDR4
address_b[4] => ram_block3a42.PORTBADDR4
address_b[4] => ram_block3a43.PORTBADDR4
address_b[4] => ram_block3a44.PORTBADDR4
address_b[4] => ram_block3a45.PORTBADDR4
address_b[4] => ram_block3a46.PORTBADDR4
address_b[4] => ram_block3a47.PORTBADDR4
address_b[4] => ram_block3a48.PORTBADDR4
address_b[4] => ram_block3a49.PORTBADDR4
address_b[4] => ram_block3a50.PORTBADDR4
address_b[4] => ram_block3a51.PORTBADDR4
address_b[4] => ram_block3a52.PORTBADDR4
address_b[4] => ram_block3a53.PORTBADDR4
address_b[4] => ram_block3a54.PORTBADDR4
address_b[4] => ram_block3a55.PORTBADDR4
address_b[4] => ram_block3a56.PORTBADDR4
address_b[4] => ram_block3a57.PORTBADDR4
address_b[4] => ram_block3a58.PORTBADDR4
address_b[4] => ram_block3a59.PORTBADDR4
address_b[4] => ram_block3a60.PORTBADDR4
address_b[4] => ram_block3a61.PORTBADDR4
address_b[4] => ram_block3a62.PORTBADDR4
address_b[4] => ram_block3a63.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[5] => ram_block3a32.PORTBADDR5
address_b[5] => ram_block3a33.PORTBADDR5
address_b[5] => ram_block3a34.PORTBADDR5
address_b[5] => ram_block3a35.PORTBADDR5
address_b[5] => ram_block3a36.PORTBADDR5
address_b[5] => ram_block3a37.PORTBADDR5
address_b[5] => ram_block3a38.PORTBADDR5
address_b[5] => ram_block3a39.PORTBADDR5
address_b[5] => ram_block3a40.PORTBADDR5
address_b[5] => ram_block3a41.PORTBADDR5
address_b[5] => ram_block3a42.PORTBADDR5
address_b[5] => ram_block3a43.PORTBADDR5
address_b[5] => ram_block3a44.PORTBADDR5
address_b[5] => ram_block3a45.PORTBADDR5
address_b[5] => ram_block3a46.PORTBADDR5
address_b[5] => ram_block3a47.PORTBADDR5
address_b[5] => ram_block3a48.PORTBADDR5
address_b[5] => ram_block3a49.PORTBADDR5
address_b[5] => ram_block3a50.PORTBADDR5
address_b[5] => ram_block3a51.PORTBADDR5
address_b[5] => ram_block3a52.PORTBADDR5
address_b[5] => ram_block3a53.PORTBADDR5
address_b[5] => ram_block3a54.PORTBADDR5
address_b[5] => ram_block3a55.PORTBADDR5
address_b[5] => ram_block3a56.PORTBADDR5
address_b[5] => ram_block3a57.PORTBADDR5
address_b[5] => ram_block3a58.PORTBADDR5
address_b[5] => ram_block3a59.PORTBADDR5
address_b[5] => ram_block3a60.PORTBADDR5
address_b[5] => ram_block3a61.PORTBADDR5
address_b[5] => ram_block3a62.PORTBADDR5
address_b[5] => ram_block3a63.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[6] => ram_block3a32.PORTBADDR6
address_b[6] => ram_block3a33.PORTBADDR6
address_b[6] => ram_block3a34.PORTBADDR6
address_b[6] => ram_block3a35.PORTBADDR6
address_b[6] => ram_block3a36.PORTBADDR6
address_b[6] => ram_block3a37.PORTBADDR6
address_b[6] => ram_block3a38.PORTBADDR6
address_b[6] => ram_block3a39.PORTBADDR6
address_b[6] => ram_block3a40.PORTBADDR6
address_b[6] => ram_block3a41.PORTBADDR6
address_b[6] => ram_block3a42.PORTBADDR6
address_b[6] => ram_block3a43.PORTBADDR6
address_b[6] => ram_block3a44.PORTBADDR6
address_b[6] => ram_block3a45.PORTBADDR6
address_b[6] => ram_block3a46.PORTBADDR6
address_b[6] => ram_block3a47.PORTBADDR6
address_b[6] => ram_block3a48.PORTBADDR6
address_b[6] => ram_block3a49.PORTBADDR6
address_b[6] => ram_block3a50.PORTBADDR6
address_b[6] => ram_block3a51.PORTBADDR6
address_b[6] => ram_block3a52.PORTBADDR6
address_b[6] => ram_block3a53.PORTBADDR6
address_b[6] => ram_block3a54.PORTBADDR6
address_b[6] => ram_block3a55.PORTBADDR6
address_b[6] => ram_block3a56.PORTBADDR6
address_b[6] => ram_block3a57.PORTBADDR6
address_b[6] => ram_block3a58.PORTBADDR6
address_b[6] => ram_block3a59.PORTBADDR6
address_b[6] => ram_block3a60.PORTBADDR6
address_b[6] => ram_block3a61.PORTBADDR6
address_b[6] => ram_block3a62.PORTBADDR6
address_b[6] => ram_block3a63.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[7] => ram_block3a32.PORTBADDR7
address_b[7] => ram_block3a33.PORTBADDR7
address_b[7] => ram_block3a34.PORTBADDR7
address_b[7] => ram_block3a35.PORTBADDR7
address_b[7] => ram_block3a36.PORTBADDR7
address_b[7] => ram_block3a37.PORTBADDR7
address_b[7] => ram_block3a38.PORTBADDR7
address_b[7] => ram_block3a39.PORTBADDR7
address_b[7] => ram_block3a40.PORTBADDR7
address_b[7] => ram_block3a41.PORTBADDR7
address_b[7] => ram_block3a42.PORTBADDR7
address_b[7] => ram_block3a43.PORTBADDR7
address_b[7] => ram_block3a44.PORTBADDR7
address_b[7] => ram_block3a45.PORTBADDR7
address_b[7] => ram_block3a46.PORTBADDR7
address_b[7] => ram_block3a47.PORTBADDR7
address_b[7] => ram_block3a48.PORTBADDR7
address_b[7] => ram_block3a49.PORTBADDR7
address_b[7] => ram_block3a50.PORTBADDR7
address_b[7] => ram_block3a51.PORTBADDR7
address_b[7] => ram_block3a52.PORTBADDR7
address_b[7] => ram_block3a53.PORTBADDR7
address_b[7] => ram_block3a54.PORTBADDR7
address_b[7] => ram_block3a55.PORTBADDR7
address_b[7] => ram_block3a56.PORTBADDR7
address_b[7] => ram_block3a57.PORTBADDR7
address_b[7] => ram_block3a58.PORTBADDR7
address_b[7] => ram_block3a59.PORTBADDR7
address_b[7] => ram_block3a60.PORTBADDR7
address_b[7] => ram_block3a61.PORTBADDR7
address_b[7] => ram_block3a62.PORTBADDR7
address_b[7] => ram_block3a63.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[8] => ram_block3a32.PORTBADDR8
address_b[8] => ram_block3a33.PORTBADDR8
address_b[8] => ram_block3a34.PORTBADDR8
address_b[8] => ram_block3a35.PORTBADDR8
address_b[8] => ram_block3a36.PORTBADDR8
address_b[8] => ram_block3a37.PORTBADDR8
address_b[8] => ram_block3a38.PORTBADDR8
address_b[8] => ram_block3a39.PORTBADDR8
address_b[8] => ram_block3a40.PORTBADDR8
address_b[8] => ram_block3a41.PORTBADDR8
address_b[8] => ram_block3a42.PORTBADDR8
address_b[8] => ram_block3a43.PORTBADDR8
address_b[8] => ram_block3a44.PORTBADDR8
address_b[8] => ram_block3a45.PORTBADDR8
address_b[8] => ram_block3a46.PORTBADDR8
address_b[8] => ram_block3a47.PORTBADDR8
address_b[8] => ram_block3a48.PORTBADDR8
address_b[8] => ram_block3a49.PORTBADDR8
address_b[8] => ram_block3a50.PORTBADDR8
address_b[8] => ram_block3a51.PORTBADDR8
address_b[8] => ram_block3a52.PORTBADDR8
address_b[8] => ram_block3a53.PORTBADDR8
address_b[8] => ram_block3a54.PORTBADDR8
address_b[8] => ram_block3a55.PORTBADDR8
address_b[8] => ram_block3a56.PORTBADDR8
address_b[8] => ram_block3a57.PORTBADDR8
address_b[8] => ram_block3a58.PORTBADDR8
address_b[8] => ram_block3a59.PORTBADDR8
address_b[8] => ram_block3a60.PORTBADDR8
address_b[8] => ram_block3a61.PORTBADDR8
address_b[8] => ram_block3a62.PORTBADDR8
address_b[8] => ram_block3a63.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[9] => ram_block3a32.PORTBADDR9
address_b[9] => ram_block3a33.PORTBADDR9
address_b[9] => ram_block3a34.PORTBADDR9
address_b[9] => ram_block3a35.PORTBADDR9
address_b[9] => ram_block3a36.PORTBADDR9
address_b[9] => ram_block3a37.PORTBADDR9
address_b[9] => ram_block3a38.PORTBADDR9
address_b[9] => ram_block3a39.PORTBADDR9
address_b[9] => ram_block3a40.PORTBADDR9
address_b[9] => ram_block3a41.PORTBADDR9
address_b[9] => ram_block3a42.PORTBADDR9
address_b[9] => ram_block3a43.PORTBADDR9
address_b[9] => ram_block3a44.PORTBADDR9
address_b[9] => ram_block3a45.PORTBADDR9
address_b[9] => ram_block3a46.PORTBADDR9
address_b[9] => ram_block3a47.PORTBADDR9
address_b[9] => ram_block3a48.PORTBADDR9
address_b[9] => ram_block3a49.PORTBADDR9
address_b[9] => ram_block3a50.PORTBADDR9
address_b[9] => ram_block3a51.PORTBADDR9
address_b[9] => ram_block3a52.PORTBADDR9
address_b[9] => ram_block3a53.PORTBADDR9
address_b[9] => ram_block3a54.PORTBADDR9
address_b[9] => ram_block3a55.PORTBADDR9
address_b[9] => ram_block3a56.PORTBADDR9
address_b[9] => ram_block3a57.PORTBADDR9
address_b[9] => ram_block3a58.PORTBADDR9
address_b[9] => ram_block3a59.PORTBADDR9
address_b[9] => ram_block3a60.PORTBADDR9
address_b[9] => ram_block3a61.PORTBADDR9
address_b[9] => ram_block3a62.PORTBADDR9
address_b[9] => ram_block3a63.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[10] => ram_block3a32.PORTBADDR10
address_b[10] => ram_block3a33.PORTBADDR10
address_b[10] => ram_block3a34.PORTBADDR10
address_b[10] => ram_block3a35.PORTBADDR10
address_b[10] => ram_block3a36.PORTBADDR10
address_b[10] => ram_block3a37.PORTBADDR10
address_b[10] => ram_block3a38.PORTBADDR10
address_b[10] => ram_block3a39.PORTBADDR10
address_b[10] => ram_block3a40.PORTBADDR10
address_b[10] => ram_block3a41.PORTBADDR10
address_b[10] => ram_block3a42.PORTBADDR10
address_b[10] => ram_block3a43.PORTBADDR10
address_b[10] => ram_block3a44.PORTBADDR10
address_b[10] => ram_block3a45.PORTBADDR10
address_b[10] => ram_block3a46.PORTBADDR10
address_b[10] => ram_block3a47.PORTBADDR10
address_b[10] => ram_block3a48.PORTBADDR10
address_b[10] => ram_block3a49.PORTBADDR10
address_b[10] => ram_block3a50.PORTBADDR10
address_b[10] => ram_block3a51.PORTBADDR10
address_b[10] => ram_block3a52.PORTBADDR10
address_b[10] => ram_block3a53.PORTBADDR10
address_b[10] => ram_block3a54.PORTBADDR10
address_b[10] => ram_block3a55.PORTBADDR10
address_b[10] => ram_block3a56.PORTBADDR10
address_b[10] => ram_block3a57.PORTBADDR10
address_b[10] => ram_block3a58.PORTBADDR10
address_b[10] => ram_block3a59.PORTBADDR10
address_b[10] => ram_block3a60.PORTBADDR10
address_b[10] => ram_block3a61.PORTBADDR10
address_b[10] => ram_block3a62.PORTBADDR10
address_b[10] => ram_block3a63.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[11] => ram_block3a16.PORTBADDR11
address_b[11] => ram_block3a17.PORTBADDR11
address_b[11] => ram_block3a18.PORTBADDR11
address_b[11] => ram_block3a19.PORTBADDR11
address_b[11] => ram_block3a20.PORTBADDR11
address_b[11] => ram_block3a21.PORTBADDR11
address_b[11] => ram_block3a22.PORTBADDR11
address_b[11] => ram_block3a23.PORTBADDR11
address_b[11] => ram_block3a24.PORTBADDR11
address_b[11] => ram_block3a25.PORTBADDR11
address_b[11] => ram_block3a26.PORTBADDR11
address_b[11] => ram_block3a27.PORTBADDR11
address_b[11] => ram_block3a28.PORTBADDR11
address_b[11] => ram_block3a29.PORTBADDR11
address_b[11] => ram_block3a30.PORTBADDR11
address_b[11] => ram_block3a31.PORTBADDR11
address_b[11] => ram_block3a32.PORTBADDR11
address_b[11] => ram_block3a33.PORTBADDR11
address_b[11] => ram_block3a34.PORTBADDR11
address_b[11] => ram_block3a35.PORTBADDR11
address_b[11] => ram_block3a36.PORTBADDR11
address_b[11] => ram_block3a37.PORTBADDR11
address_b[11] => ram_block3a38.PORTBADDR11
address_b[11] => ram_block3a39.PORTBADDR11
address_b[11] => ram_block3a40.PORTBADDR11
address_b[11] => ram_block3a41.PORTBADDR11
address_b[11] => ram_block3a42.PORTBADDR11
address_b[11] => ram_block3a43.PORTBADDR11
address_b[11] => ram_block3a44.PORTBADDR11
address_b[11] => ram_block3a45.PORTBADDR11
address_b[11] => ram_block3a46.PORTBADDR11
address_b[11] => ram_block3a47.PORTBADDR11
address_b[11] => ram_block3a48.PORTBADDR11
address_b[11] => ram_block3a49.PORTBADDR11
address_b[11] => ram_block3a50.PORTBADDR11
address_b[11] => ram_block3a51.PORTBADDR11
address_b[11] => ram_block3a52.PORTBADDR11
address_b[11] => ram_block3a53.PORTBADDR11
address_b[11] => ram_block3a54.PORTBADDR11
address_b[11] => ram_block3a55.PORTBADDR11
address_b[11] => ram_block3a56.PORTBADDR11
address_b[11] => ram_block3a57.PORTBADDR11
address_b[11] => ram_block3a58.PORTBADDR11
address_b[11] => ram_block3a59.PORTBADDR11
address_b[11] => ram_block3a60.PORTBADDR11
address_b[11] => ram_block3a61.PORTBADDR11
address_b[11] => ram_block3a62.PORTBADDR11
address_b[11] => ram_block3a63.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_4oa:decode5.data[0]
address_b[12] => decode_4oa:decode_b.data[0]
address_b[13] => address_reg_b[1].DATAIN
address_b[13] => decode_4oa:decode5.data[1]
address_b[13] => decode_4oa:decode_b.data[1]
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clock0 => ram_block3a36.CLK0
clock0 => ram_block3a37.CLK0
clock0 => ram_block3a38.CLK0
clock0 => ram_block3a39.CLK0
clock0 => ram_block3a40.CLK0
clock0 => ram_block3a41.CLK0
clock0 => ram_block3a42.CLK0
clock0 => ram_block3a43.CLK0
clock0 => ram_block3a44.CLK0
clock0 => ram_block3a45.CLK0
clock0 => ram_block3a46.CLK0
clock0 => ram_block3a47.CLK0
clock0 => ram_block3a48.CLK0
clock0 => ram_block3a49.CLK0
clock0 => ram_block3a50.CLK0
clock0 => ram_block3a51.CLK0
clock0 => ram_block3a52.CLK0
clock0 => ram_block3a53.CLK0
clock0 => ram_block3a54.CLK0
clock0 => ram_block3a55.CLK0
clock0 => ram_block3a56.CLK0
clock0 => ram_block3a57.CLK0
clock0 => ram_block3a58.CLK0
clock0 => ram_block3a59.CLK0
clock0 => ram_block3a60.CLK0
clock0 => ram_block3a61.CLK0
clock0 => ram_block3a62.CLK0
clock0 => ram_block3a63.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => ram_block3a32.CLK1
clock1 => ram_block3a33.CLK1
clock1 => ram_block3a34.CLK1
clock1 => ram_block3a35.CLK1
clock1 => ram_block3a36.CLK1
clock1 => ram_block3a37.CLK1
clock1 => ram_block3a38.CLK1
clock1 => ram_block3a39.CLK1
clock1 => ram_block3a40.CLK1
clock1 => ram_block3a41.CLK1
clock1 => ram_block3a42.CLK1
clock1 => ram_block3a43.CLK1
clock1 => ram_block3a44.CLK1
clock1 => ram_block3a45.CLK1
clock1 => ram_block3a46.CLK1
clock1 => ram_block3a47.CLK1
clock1 => ram_block3a48.CLK1
clock1 => ram_block3a49.CLK1
clock1 => ram_block3a50.CLK1
clock1 => ram_block3a51.CLK1
clock1 => ram_block3a52.CLK1
clock1 => ram_block3a53.CLK1
clock1 => ram_block3a54.CLK1
clock1 => ram_block3a55.CLK1
clock1 => ram_block3a56.CLK1
clock1 => ram_block3a57.CLK1
clock1 => ram_block3a58.CLK1
clock1 => ram_block3a59.CLK1
clock1 => ram_block3a60.CLK1
clock1 => ram_block3a61.CLK1
clock1 => ram_block3a62.CLK1
clock1 => ram_block3a63.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[0] => ram_block3a16.PORTBDATAIN
data_b[0] => ram_block3a32.PORTBDATAIN
data_b[0] => ram_block3a48.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[1] => ram_block3a17.PORTBDATAIN
data_b[1] => ram_block3a33.PORTBDATAIN
data_b[1] => ram_block3a49.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[2] => ram_block3a18.PORTBDATAIN
data_b[2] => ram_block3a34.PORTBDATAIN
data_b[2] => ram_block3a50.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[3] => ram_block3a19.PORTBDATAIN
data_b[3] => ram_block3a35.PORTBDATAIN
data_b[3] => ram_block3a51.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[4] => ram_block3a20.PORTBDATAIN
data_b[4] => ram_block3a36.PORTBDATAIN
data_b[4] => ram_block3a52.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[5] => ram_block3a21.PORTBDATAIN
data_b[5] => ram_block3a37.PORTBDATAIN
data_b[5] => ram_block3a53.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[6] => ram_block3a22.PORTBDATAIN
data_b[6] => ram_block3a38.PORTBDATAIN
data_b[6] => ram_block3a54.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[7] => ram_block3a23.PORTBDATAIN
data_b[7] => ram_block3a39.PORTBDATAIN
data_b[7] => ram_block3a55.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[8] => ram_block3a24.PORTBDATAIN
data_b[8] => ram_block3a40.PORTBDATAIN
data_b[8] => ram_block3a56.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[9] => ram_block3a25.PORTBDATAIN
data_b[9] => ram_block3a41.PORTBDATAIN
data_b[9] => ram_block3a57.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[10] => ram_block3a26.PORTBDATAIN
data_b[10] => ram_block3a42.PORTBDATAIN
data_b[10] => ram_block3a58.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[11] => ram_block3a27.PORTBDATAIN
data_b[11] => ram_block3a43.PORTBDATAIN
data_b[11] => ram_block3a59.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[12] => ram_block3a28.PORTBDATAIN
data_b[12] => ram_block3a44.PORTBDATAIN
data_b[12] => ram_block3a60.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[13] => ram_block3a29.PORTBDATAIN
data_b[13] => ram_block3a45.PORTBDATAIN
data_b[13] => ram_block3a61.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[14] => ram_block3a30.PORTBDATAIN
data_b[14] => ram_block3a46.PORTBDATAIN
data_b[14] => ram_block3a62.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[15] => ram_block3a31.PORTBDATAIN
data_b[15] => ram_block3a47.PORTBDATAIN
data_b[15] => ram_block3a63.PORTBDATAIN
q_a[0] <= mux_3kb:mux6.result[0]
q_a[1] <= mux_3kb:mux6.result[1]
q_a[2] <= mux_3kb:mux6.result[2]
q_a[3] <= mux_3kb:mux6.result[3]
q_a[4] <= mux_3kb:mux6.result[4]
q_a[5] <= mux_3kb:mux6.result[5]
q_a[6] <= mux_3kb:mux6.result[6]
q_a[7] <= mux_3kb:mux6.result[7]
q_a[8] <= mux_3kb:mux6.result[8]
q_a[9] <= mux_3kb:mux6.result[9]
q_a[10] <= mux_3kb:mux6.result[10]
q_a[11] <= mux_3kb:mux6.result[11]
q_a[12] <= mux_3kb:mux6.result[12]
q_a[13] <= mux_3kb:mux6.result[13]
q_a[14] <= mux_3kb:mux6.result[14]
q_a[15] <= mux_3kb:mux6.result[15]
q_b[0] <= mux_3kb:mux7.result[0]
q_b[1] <= mux_3kb:mux7.result[1]
q_b[2] <= mux_3kb:mux7.result[2]
q_b[3] <= mux_3kb:mux7.result[3]
q_b[4] <= mux_3kb:mux7.result[4]
q_b[5] <= mux_3kb:mux7.result[5]
q_b[6] <= mux_3kb:mux7.result[6]
q_b[7] <= mux_3kb:mux7.result[7]
q_b[8] <= mux_3kb:mux7.result[8]
q_b[9] <= mux_3kb:mux7.result[9]
q_b[10] <= mux_3kb:mux7.result[10]
q_b[11] <= mux_3kb:mux7.result[11]
q_b[12] <= mux_3kb:mux7.result[12]
q_b[13] <= mux_3kb:mux7.result[13]
q_b[14] <= mux_3kb:mux7.result[14]
q_b[15] <= mux_3kb:mux7.result[15]
wren_b => decode_4oa:decode5.enable


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|altsyncram_jrg2:altsyncram1|decode_4oa:decode4
data[0] => w_anode841w[1].IN0
data[0] => w_anode854w[1].IN1
data[0] => w_anode862w[1].IN0
data[0] => w_anode870w[1].IN1
data[1] => w_anode841w[2].IN0
data[1] => w_anode854w[2].IN0
data[1] => w_anode862w[2].IN1
data[1] => w_anode870w[2].IN1
enable => w_anode841w[1].IN0
enable => w_anode854w[1].IN0
enable => w_anode862w[1].IN0
enable => w_anode870w[1].IN0
eq[0] <= w_anode841w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode854w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode862w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode870w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|altsyncram_jrg2:altsyncram1|decode_4oa:decode5
data[0] => w_anode841w[1].IN0
data[0] => w_anode854w[1].IN1
data[0] => w_anode862w[1].IN0
data[0] => w_anode870w[1].IN1
data[1] => w_anode841w[2].IN0
data[1] => w_anode854w[2].IN0
data[1] => w_anode862w[2].IN1
data[1] => w_anode870w[2].IN1
enable => w_anode841w[1].IN0
enable => w_anode854w[1].IN0
enable => w_anode862w[1].IN0
enable => w_anode870w[1].IN0
eq[0] <= w_anode841w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode854w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode862w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode870w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|altsyncram_jrg2:altsyncram1|decode_4oa:decode_a
data[0] => w_anode841w[1].IN0
data[0] => w_anode854w[1].IN1
data[0] => w_anode862w[1].IN0
data[0] => w_anode870w[1].IN1
data[1] => w_anode841w[2].IN0
data[1] => w_anode854w[2].IN0
data[1] => w_anode862w[2].IN1
data[1] => w_anode870w[2].IN1
enable => w_anode841w[1].IN0
enable => w_anode854w[1].IN0
enable => w_anode862w[1].IN0
enable => w_anode870w[1].IN0
eq[0] <= w_anode841w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode854w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode862w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode870w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|altsyncram_jrg2:altsyncram1|decode_4oa:decode_b
data[0] => w_anode841w[1].IN0
data[0] => w_anode854w[1].IN1
data[0] => w_anode862w[1].IN0
data[0] => w_anode870w[1].IN1
data[1] => w_anode841w[2].IN0
data[1] => w_anode854w[2].IN0
data[1] => w_anode862w[2].IN1
data[1] => w_anode870w[2].IN1
enable => w_anode841w[1].IN0
enable => w_anode854w[1].IN0
enable => w_anode862w[1].IN0
enable => w_anode870w[1].IN0
eq[0] <= w_anode841w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode854w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode862w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode870w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|altsyncram_jrg2:altsyncram1|mux_3kb:mux6
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|altsyncram_jrg2:altsyncram1|mux_3kb:mux7
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= ram_rom_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[4].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_data_reg[8].CLK
raw_tck => ram_rom_data_reg[9].CLK
raw_tck => ram_rom_data_reg[10].CLK
raw_tck => ram_rom_data_reg[11].CLK
raw_tck => ram_rom_data_reg[12].CLK
raw_tck => ram_rom_data_reg[13].CLK
raw_tck => ram_rom_data_reg[14].CLK
raw_tck => ram_rom_data_reg[15].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => ram_rom_addr_reg[10].CLK
raw_tck => ram_rom_addr_reg[11].CLK
raw_tck => ram_rom_addr_reg[12].CLK
raw_tck => ram_rom_addr_reg[13].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[0] => ram_rom_addr_reg[10].ACLR
ir_in[0] => ram_rom_addr_reg[11].ACLR
ir_in[0] => ram_rom_addr_reg[12].ACLR
ir_in[0] => ram_rom_addr_reg[13].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[4].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8
Timer1_IRQ <= Timer:Timer1.IRQ_L
Clk => Timer:Timer1.Clk
Clk => Timer:Timer2.Clk
Clk => Timer:Timer3.Clk
Clk => Timer:Timer4.Clk
Clk => LCD_Controller:inst2.Clk
Clk => TraceExceptionControlBit:inst16.Clk
Clk => Timer:Timer5.Clk
Clk => Timer:Timer6.Clk
Clk => Timer:Timer7.Clk
Clk => Timer:Timer8.Clk
Clk => Latch8Bit:inst3.Clk
Clk => Latch8Bit:inst.Clk
Clk => Latch8Bit:inst23.Clk
Clk => Latch8Bit:inst24.Clk
Clk => Latch8Bit:inst4.Clk
Clk => Latch8Bit:inst8.Clk
Clk => Latch8Bit:inst9.Clk
Clk => Latch8Bit:inst12.Clk
Clk => Latch8Bit:inst14.Clk
Reset_L => Timer:Timer1.Reset_L
Reset_L => Timer:Timer2.Reset_L
Reset_L => Timer:Timer3.Reset_L
Reset_L => Timer:Timer4.Reset_L
Reset_L => LCD_Controller:inst2.Reset
Reset_L => TraceExceptionControlBit:inst16.Reset
Reset_L => Timer:Timer5.Reset_L
Reset_L => Timer:Timer6.Reset_L
Reset_L => Timer:Timer7.Reset_L
Reset_L => Timer:Timer8.Reset_L
Reset_L => Latch8Bit:inst3.Reset
Reset_L => Latch8Bit:inst.Reset
Reset_L => Latch8Bit:inst23.Reset
Reset_L => Latch8Bit:inst24.Reset
Reset_L => Latch8Bit:inst4.Reset
Reset_L => Latch8Bit:inst8.Reset
Reset_L => Latch8Bit:inst9.Reset
Reset_L => Latch8Bit:inst12.Reset
Reset_L => Latch8Bit:inst14.Reset
IOSelect => IODecoder:inst1.IOSelect_H
WE_L => IODecoder:inst1.WE_L
WE_L => Timer:Timer1.WE_L
WE_L => Timer:Timer2.WE_L
WE_L => Timer:Timer3.WE_L
WE_L => Timer:Timer4.WE_L
WE_L => Timer:Timer5.WE_L
WE_L => Timer:Timer6.WE_L
WE_L => Timer:Timer7.WE_L
WE_L => Timer:Timer8.WE_L
UDS_L => IODecoder:inst1.UDS_L
Address[0] => IODecoder:inst1.Address[0]
Address[1] => IODecoder:inst1.Address[1]
Address[2] => IODecoder:inst1.Address[2]
Address[3] => IODecoder:inst1.Address[3]
Address[4] => IODecoder:inst1.Address[4]
Address[5] => IODecoder:inst1.Address[5]
Address[6] => IODecoder:inst1.Address[6]
Address[7] => IODecoder:inst1.Address[7]
Address[8] => IODecoder:inst1.Address[8]
Address[9] => IODecoder:inst1.Address[9]
Address[10] => IODecoder:inst1.Address[10]
Address[11] => IODecoder:inst1.Address[11]
Address[12] => IODecoder:inst1.Address[12]
Address[13] => IODecoder:inst1.Address[13]
Address[14] => IODecoder:inst1.Address[14]
Address[15] => IODecoder:inst1.Address[15]
Address[16] => IODecoder:inst1.Address[16]
Address[17] => IODecoder:inst1.Address[17]
Address[18] => IODecoder:inst1.Address[18]
Address[19] => IODecoder:inst1.Address[19]
Address[20] => IODecoder:inst1.Address[20]
Address[21] => IODecoder:inst1.Address[21]
Address[22] => IODecoder:inst1.Address[22]
Address[23] => IODecoder:inst1.Address[23]
Address[24] => IODecoder:inst1.Address[24]
Address[25] => IODecoder:inst1.Address[25]
Address[26] => IODecoder:inst1.Address[26]
Address[27] => IODecoder:inst1.Address[27]
Address[28] => IODecoder:inst1.Address[28]
Address[29] => IODecoder:inst1.Address[29]
Address[30] => IODecoder:inst1.Address[30]
Address[31] => IODecoder:inst1.Address[31]
DataIn[0] => Timer:Timer1.DataIn[0]
DataIn[0] => Timer:Timer2.DataIn[0]
DataIn[0] => Timer:Timer3.DataIn[0]
DataIn[0] => Timer:Timer4.DataIn[0]
DataIn[0] => LCD_Controller:inst2.DataIn[0]
DataIn[0] => TraceExceptionControlBit:inst16.DataIn
DataIn[0] => Timer:Timer5.DataIn[0]
DataIn[0] => Timer:Timer6.DataIn[0]
DataIn[0] => Timer:Timer7.DataIn[0]
DataIn[0] => Timer:Timer8.DataIn[0]
DataIn[0] => Latch8Bit:inst3.DataIn[0]
DataIn[0] => Latch8Bit:inst.DataIn[0]
DataIn[0] => Latch8Bit:inst23.DataIn[0]
DataIn[0] => Latch8Bit:inst24.DataIn[0]
DataIn[0] => Latch8Bit:inst4.DataIn[0]
DataIn[0] => Latch8Bit:inst8.DataIn[0]
DataIn[0] => Latch8Bit:inst9.DataIn[0]
DataIn[0] => Latch8Bit:inst12.DataIn[0]
DataIn[0] => Latch8Bit:inst14.DataIn[0]
DataIn[1] => Timer:Timer1.DataIn[1]
DataIn[1] => Timer:Timer2.DataIn[1]
DataIn[1] => Timer:Timer3.DataIn[1]
DataIn[1] => Timer:Timer4.DataIn[1]
DataIn[1] => LCD_Controller:inst2.DataIn[1]
DataIn[1] => Timer:Timer5.DataIn[1]
DataIn[1] => Timer:Timer6.DataIn[1]
DataIn[1] => Timer:Timer7.DataIn[1]
DataIn[1] => Timer:Timer8.DataIn[1]
DataIn[1] => Latch8Bit:inst3.DataIn[1]
DataIn[1] => Latch8Bit:inst.DataIn[1]
DataIn[1] => Latch8Bit:inst23.DataIn[1]
DataIn[1] => Latch8Bit:inst24.DataIn[1]
DataIn[1] => Latch8Bit:inst4.DataIn[1]
DataIn[1] => Latch8Bit:inst8.DataIn[1]
DataIn[1] => Latch8Bit:inst9.DataIn[1]
DataIn[1] => Latch8Bit:inst12.DataIn[1]
DataIn[1] => Latch8Bit:inst14.DataIn[1]
DataIn[2] => Timer:Timer1.DataIn[2]
DataIn[2] => Timer:Timer2.DataIn[2]
DataIn[2] => Timer:Timer3.DataIn[2]
DataIn[2] => Timer:Timer4.DataIn[2]
DataIn[2] => LCD_Controller:inst2.DataIn[2]
DataIn[2] => Timer:Timer5.DataIn[2]
DataIn[2] => Timer:Timer6.DataIn[2]
DataIn[2] => Timer:Timer7.DataIn[2]
DataIn[2] => Timer:Timer8.DataIn[2]
DataIn[2] => Latch8Bit:inst3.DataIn[2]
DataIn[2] => Latch8Bit:inst.DataIn[2]
DataIn[2] => Latch8Bit:inst23.DataIn[2]
DataIn[2] => Latch8Bit:inst24.DataIn[2]
DataIn[2] => Latch8Bit:inst4.DataIn[2]
DataIn[2] => Latch8Bit:inst8.DataIn[2]
DataIn[2] => Latch8Bit:inst9.DataIn[2]
DataIn[2] => Latch8Bit:inst12.DataIn[2]
DataIn[2] => Latch8Bit:inst14.DataIn[2]
DataIn[3] => Timer:Timer1.DataIn[3]
DataIn[3] => Timer:Timer2.DataIn[3]
DataIn[3] => Timer:Timer3.DataIn[3]
DataIn[3] => Timer:Timer4.DataIn[3]
DataIn[3] => LCD_Controller:inst2.DataIn[3]
DataIn[3] => Timer:Timer5.DataIn[3]
DataIn[3] => Timer:Timer6.DataIn[3]
DataIn[3] => Timer:Timer7.DataIn[3]
DataIn[3] => Timer:Timer8.DataIn[3]
DataIn[3] => Latch8Bit:inst3.DataIn[3]
DataIn[3] => Latch8Bit:inst.DataIn[3]
DataIn[3] => Latch8Bit:inst23.DataIn[3]
DataIn[3] => Latch8Bit:inst24.DataIn[3]
DataIn[3] => Latch8Bit:inst4.DataIn[3]
DataIn[3] => Latch8Bit:inst8.DataIn[3]
DataIn[3] => Latch8Bit:inst9.DataIn[3]
DataIn[3] => Latch8Bit:inst12.DataIn[3]
DataIn[3] => Latch8Bit:inst14.DataIn[3]
DataIn[4] => Timer:Timer1.DataIn[4]
DataIn[4] => Timer:Timer2.DataIn[4]
DataIn[4] => Timer:Timer3.DataIn[4]
DataIn[4] => Timer:Timer4.DataIn[4]
DataIn[4] => LCD_Controller:inst2.DataIn[4]
DataIn[4] => Timer:Timer5.DataIn[4]
DataIn[4] => Timer:Timer6.DataIn[4]
DataIn[4] => Timer:Timer7.DataIn[4]
DataIn[4] => Timer:Timer8.DataIn[4]
DataIn[4] => Latch8Bit:inst3.DataIn[4]
DataIn[4] => Latch8Bit:inst.DataIn[4]
DataIn[4] => Latch8Bit:inst23.DataIn[4]
DataIn[4] => Latch8Bit:inst24.DataIn[4]
DataIn[4] => Latch8Bit:inst4.DataIn[4]
DataIn[4] => Latch8Bit:inst8.DataIn[4]
DataIn[4] => Latch8Bit:inst9.DataIn[4]
DataIn[4] => Latch8Bit:inst12.DataIn[4]
DataIn[4] => Latch8Bit:inst14.DataIn[4]
DataIn[5] => Timer:Timer1.DataIn[5]
DataIn[5] => Timer:Timer2.DataIn[5]
DataIn[5] => Timer:Timer3.DataIn[5]
DataIn[5] => Timer:Timer4.DataIn[5]
DataIn[5] => LCD_Controller:inst2.DataIn[5]
DataIn[5] => Timer:Timer5.DataIn[5]
DataIn[5] => Timer:Timer6.DataIn[5]
DataIn[5] => Timer:Timer7.DataIn[5]
DataIn[5] => Timer:Timer8.DataIn[5]
DataIn[5] => Latch8Bit:inst3.DataIn[5]
DataIn[5] => Latch8Bit:inst.DataIn[5]
DataIn[5] => Latch8Bit:inst23.DataIn[5]
DataIn[5] => Latch8Bit:inst24.DataIn[5]
DataIn[5] => Latch8Bit:inst4.DataIn[5]
DataIn[5] => Latch8Bit:inst8.DataIn[5]
DataIn[5] => Latch8Bit:inst9.DataIn[5]
DataIn[5] => Latch8Bit:inst12.DataIn[5]
DataIn[5] => Latch8Bit:inst14.DataIn[5]
DataIn[6] => Timer:Timer1.DataIn[6]
DataIn[6] => Timer:Timer2.DataIn[6]
DataIn[6] => Timer:Timer3.DataIn[6]
DataIn[6] => Timer:Timer4.DataIn[6]
DataIn[6] => LCD_Controller:inst2.DataIn[6]
DataIn[6] => Timer:Timer5.DataIn[6]
DataIn[6] => Timer:Timer6.DataIn[6]
DataIn[6] => Timer:Timer7.DataIn[6]
DataIn[6] => Timer:Timer8.DataIn[6]
DataIn[6] => Latch8Bit:inst3.DataIn[6]
DataIn[6] => Latch8Bit:inst.DataIn[6]
DataIn[6] => Latch8Bit:inst23.DataIn[6]
DataIn[6] => Latch8Bit:inst24.DataIn[6]
DataIn[6] => Latch8Bit:inst4.DataIn[6]
DataIn[6] => Latch8Bit:inst8.DataIn[6]
DataIn[6] => Latch8Bit:inst9.DataIn[6]
DataIn[6] => Latch8Bit:inst12.DataIn[6]
DataIn[6] => Latch8Bit:inst14.DataIn[6]
DataIn[7] => Timer:Timer1.DataIn[7]
DataIn[7] => Timer:Timer2.DataIn[7]
DataIn[7] => Timer:Timer3.DataIn[7]
DataIn[7] => Timer:Timer4.DataIn[7]
DataIn[7] => LCD_Controller:inst2.DataIn[7]
DataIn[7] => Timer:Timer5.DataIn[7]
DataIn[7] => Timer:Timer6.DataIn[7]
DataIn[7] => Timer:Timer7.DataIn[7]
DataIn[7] => Timer:Timer8.DataIn[7]
DataIn[7] => Latch8Bit:inst3.DataIn[7]
DataIn[7] => Latch8Bit:inst.DataIn[7]
DataIn[7] => Latch8Bit:inst23.DataIn[7]
DataIn[7] => Latch8Bit:inst24.DataIn[7]
DataIn[7] => Latch8Bit:inst4.DataIn[7]
DataIn[7] => Latch8Bit:inst8.DataIn[7]
DataIn[7] => Latch8Bit:inst9.DataIn[7]
DataIn[7] => Latch8Bit:inst12.DataIn[7]
DataIn[7] => Latch8Bit:inst14.DataIn[7]
Timer2_IRQ <= Timer:Timer2.IRQ_L
Timer3_IRQ <= Timer:Timer3.IRQ_L
Timer4_IRQ <= Timer:Timer4.IRQ_L
LCD_RS <= LCD_Controller:inst2.RS
LCD_E <= LCD_Controller:inst2.E
LCD_RW <= LCD_Controller:inst2.RW
TraceExceptionBit_H <= TraceExceptionControlBit:inst16.Q
Timer5_IRQ <= Timer:Timer5.IRQ_L
Timer6_IRQ <= Timer:Timer6.IRQ_L
Timer7_IRQ <= Timer:Timer7.IRQ_L
Timer8_IRQ <= Timer:Timer8.IRQ_L
DataOut[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= gdfx_temp0[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= gdfx_temp0[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= gdfx_temp0[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= gdfx_temp0[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= gdfx_temp0[7].DB_MAX_OUTPUT_PORT_TYPE
InPortE[0] => lpm_bustri1:inst15.data[0]
InPortE[1] => lpm_bustri1:inst15.data[1]
InPortE[2] => lpm_bustri1:inst15.data[2]
InPortE[3] => lpm_bustri1:inst15.data[3]
InPortE[4] => lpm_bustri1:inst15.data[4]
InPortE[5] => lpm_bustri1:inst15.data[5]
InPortE[6] => lpm_bustri1:inst15.data[6]
InPortE[7] => lpm_bustri1:inst15.data[7]
InPortD[0] => lpm_bustri1:inst13.data[0]
InPortD[1] => lpm_bustri1:inst13.data[1]
InPortD[2] => lpm_bustri1:inst13.data[2]
InPortD[3] => lpm_bustri1:inst13.data[3]
InPortD[4] => lpm_bustri1:inst13.data[4]
InPortD[5] => lpm_bustri1:inst13.data[5]
InPortD[6] => lpm_bustri1:inst13.data[6]
InPortD[7] => lpm_bustri1:inst13.data[7]
InPortC[0] => lpm_bustri1:inst7.data[0]
InPortC[1] => lpm_bustri1:inst7.data[1]
InPortC[2] => lpm_bustri1:inst7.data[2]
InPortC[3] => lpm_bustri1:inst7.data[3]
InPortC[4] => lpm_bustri1:inst7.data[4]
InPortC[5] => lpm_bustri1:inst7.data[5]
InPortC[6] => lpm_bustri1:inst7.data[6]
InPortC[7] => lpm_bustri1:inst7.data[7]
InPortB[0] => lpm_bustri1:inst6.data[0]
InPortB[1] => lpm_bustri1:inst6.data[1]
InPortB[2] => lpm_bustri1:inst6.data[2]
InPortB[3] => lpm_bustri1:inst6.data[3]
InPortB[4] => lpm_bustri1:inst6.data[4]
InPortB[5] => lpm_bustri1:inst6.data[5]
InPortB[6] => lpm_bustri1:inst6.data[6]
InPortB[7] => lpm_bustri1:inst6.data[7]
InPortA[0] => lpm_bustri1:inst5.data[0]
InPortA[1] => lpm_bustri1:inst5.data[1]
InPortA[2] => lpm_bustri1:inst5.data[2]
InPortA[3] => lpm_bustri1:inst5.data[3]
InPortA[4] => lpm_bustri1:inst5.data[4]
InPortA[5] => lpm_bustri1:inst5.data[5]
InPortA[6] => lpm_bustri1:inst5.data[6]
InPortA[7] => lpm_bustri1:inst5.data[7]
HexDisplay0[0] <= HexTo7SegmentDisplay:inst11.Display2[0]
HexDisplay0[1] <= HexTo7SegmentDisplay:inst11.Display2[1]
HexDisplay0[2] <= HexTo7SegmentDisplay:inst11.Display2[2]
HexDisplay0[3] <= HexTo7SegmentDisplay:inst11.Display2[3]
HexDisplay0[4] <= HexTo7SegmentDisplay:inst11.Display2[4]
HexDisplay0[5] <= HexTo7SegmentDisplay:inst11.Display2[5]
HexDisplay0[6] <= HexTo7SegmentDisplay:inst11.Display2[6]
HexDisplay1[0] <= HexTo7SegmentDisplay:inst11.Display1[0]
HexDisplay1[1] <= HexTo7SegmentDisplay:inst11.Display1[1]
HexDisplay1[2] <= HexTo7SegmentDisplay:inst11.Display1[2]
HexDisplay1[3] <= HexTo7SegmentDisplay:inst11.Display1[3]
HexDisplay1[4] <= HexTo7SegmentDisplay:inst11.Display1[4]
HexDisplay1[5] <= HexTo7SegmentDisplay:inst11.Display1[5]
HexDisplay1[6] <= HexTo7SegmentDisplay:inst11.Display1[6]
HexDisplay2[0] <= HexTo7SegmentDisplay:inst10.Display2[0]
HexDisplay2[1] <= HexTo7SegmentDisplay:inst10.Display2[1]
HexDisplay2[2] <= HexTo7SegmentDisplay:inst10.Display2[2]
HexDisplay2[3] <= HexTo7SegmentDisplay:inst10.Display2[3]
HexDisplay2[4] <= HexTo7SegmentDisplay:inst10.Display2[4]
HexDisplay2[5] <= HexTo7SegmentDisplay:inst10.Display2[5]
HexDisplay2[6] <= HexTo7SegmentDisplay:inst10.Display2[6]
HexDisplay3[0] <= HexTo7SegmentDisplay:inst10.Display1[0]
HexDisplay3[1] <= HexTo7SegmentDisplay:inst10.Display1[1]
HexDisplay3[2] <= HexTo7SegmentDisplay:inst10.Display1[2]
HexDisplay3[3] <= HexTo7SegmentDisplay:inst10.Display1[3]
HexDisplay3[4] <= HexTo7SegmentDisplay:inst10.Display1[4]
HexDisplay3[5] <= HexTo7SegmentDisplay:inst10.Display1[5]
HexDisplay3[6] <= HexTo7SegmentDisplay:inst10.Display1[6]
HexDisplay4[0] <= HexTo7SegmentDisplay:inst21.Display2[0]
HexDisplay4[1] <= HexTo7SegmentDisplay:inst21.Display2[1]
HexDisplay4[2] <= HexTo7SegmentDisplay:inst21.Display2[2]
HexDisplay4[3] <= HexTo7SegmentDisplay:inst21.Display2[3]
HexDisplay4[4] <= HexTo7SegmentDisplay:inst21.Display2[4]
HexDisplay4[5] <= HexTo7SegmentDisplay:inst21.Display2[5]
HexDisplay4[6] <= HexTo7SegmentDisplay:inst21.Display2[6]
HexDisplay5[0] <= HexTo7SegmentDisplay:inst21.Display1[0]
HexDisplay5[1] <= HexTo7SegmentDisplay:inst21.Display1[1]
HexDisplay5[2] <= HexTo7SegmentDisplay:inst21.Display1[2]
HexDisplay5[3] <= HexTo7SegmentDisplay:inst21.Display1[3]
HexDisplay5[4] <= HexTo7SegmentDisplay:inst21.Display1[4]
HexDisplay5[5] <= HexTo7SegmentDisplay:inst21.Display1[5]
HexDisplay5[6] <= HexTo7SegmentDisplay:inst21.Display1[6]
HexDisplay6[0] <= HexTo7SegmentDisplay:inst22.Display2[0]
HexDisplay6[1] <= HexTo7SegmentDisplay:inst22.Display2[1]
HexDisplay6[2] <= HexTo7SegmentDisplay:inst22.Display2[2]
HexDisplay6[3] <= HexTo7SegmentDisplay:inst22.Display2[3]
HexDisplay6[4] <= HexTo7SegmentDisplay:inst22.Display2[4]
HexDisplay6[5] <= HexTo7SegmentDisplay:inst22.Display2[5]
HexDisplay6[6] <= HexTo7SegmentDisplay:inst22.Display2[6]
HexDisplay7[0] <= HexTo7SegmentDisplay:inst22.Display1[0]
HexDisplay7[1] <= HexTo7SegmentDisplay:inst22.Display1[1]
HexDisplay7[2] <= HexTo7SegmentDisplay:inst22.Display1[2]
HexDisplay7[3] <= HexTo7SegmentDisplay:inst22.Display1[3]
HexDisplay7[4] <= HexTo7SegmentDisplay:inst22.Display1[4]
HexDisplay7[5] <= HexTo7SegmentDisplay:inst22.Display1[5]
HexDisplay7[6] <= HexTo7SegmentDisplay:inst22.Display1[6]
LCD_DataOut[0] <= LCD_Controller:inst2.LCDDataOut[0]
LCD_DataOut[1] <= LCD_Controller:inst2.LCDDataOut[1]
LCD_DataOut[2] <= LCD_Controller:inst2.LCDDataOut[2]
LCD_DataOut[3] <= LCD_Controller:inst2.LCDDataOut[3]
LCD_DataOut[4] <= LCD_Controller:inst2.LCDDataOut[4]
LCD_DataOut[5] <= LCD_Controller:inst2.LCDDataOut[5]
LCD_DataOut[6] <= LCD_Controller:inst2.LCDDataOut[6]
LCD_DataOut[7] <= LCD_Controller:inst2.LCDDataOut[7]
OutPortA[0] <= Latch8Bit:inst4.Q[0]
OutPortA[1] <= Latch8Bit:inst4.Q[1]
OutPortA[2] <= Latch8Bit:inst4.Q[2]
OutPortA[3] <= Latch8Bit:inst4.Q[3]
OutPortA[4] <= Latch8Bit:inst4.Q[4]
OutPortA[5] <= Latch8Bit:inst4.Q[5]
OutPortA[6] <= Latch8Bit:inst4.Q[6]
OutPortA[7] <= Latch8Bit:inst4.Q[7]
OutPortB[0] <= Latch8Bit:inst8.Q[0]
OutPortB[1] <= Latch8Bit:inst8.Q[1]
OutPortB[2] <= Latch8Bit:inst8.Q[2]
OutPortB[3] <= Latch8Bit:inst8.Q[3]
OutPortB[4] <= Latch8Bit:inst8.Q[4]
OutPortB[5] <= Latch8Bit:inst8.Q[5]
OutPortB[6] <= Latch8Bit:inst8.Q[6]
OutPortB[7] <= Latch8Bit:inst8.Q[7]
OutPortC[0] <= Latch8Bit:inst9.Q[0]
OutPortC[1] <= Latch8Bit:inst9.Q[1]
OutPortC[2] <= Latch8Bit:inst9.Q[2]
OutPortC[3] <= Latch8Bit:inst9.Q[3]
OutPortC[4] <= Latch8Bit:inst9.Q[4]
OutPortC[5] <= Latch8Bit:inst9.Q[5]
OutPortC[6] <= Latch8Bit:inst9.Q[6]
OutPortC[7] <= Latch8Bit:inst9.Q[7]
OutPortD[0] <= Latch8Bit:inst12.Q[0]
OutPortD[1] <= Latch8Bit:inst12.Q[1]
OutPortD[2] <= Latch8Bit:inst12.Q[2]
OutPortD[3] <= Latch8Bit:inst12.Q[3]
OutPortD[4] <= Latch8Bit:inst12.Q[4]
OutPortD[5] <= Latch8Bit:inst12.Q[5]
OutPortD[6] <= Latch8Bit:inst12.Q[6]
OutPortD[7] <= Latch8Bit:inst12.Q[7]
OutPortE[0] <= Latch8Bit:inst14.Q[0]
OutPortE[1] <= Latch8Bit:inst14.Q[1]
OutPortE[2] <= Latch8Bit:inst14.Q[2]
OutPortE[3] <= Latch8Bit:inst14.Q[3]
OutPortE[4] <= Latch8Bit:inst14.Q[4]
OutPortE[5] <= Latch8Bit:inst14.Q[5]
OutPortE[6] <= Latch8Bit:inst14.Q[6]
OutPortE[7] <= Latch8Bit:inst14.Q[7]


|MC68K|OnChipIO:inst8|Timer:Timer1
Clk => IRQ_Internal.CLK
Clk => TheTimer[0].CLK
Clk => TheTimer[1].CLK
Clk => TheTimer[2].CLK
Clk => TheTimer[3].CLK
Clk => TheTimer[4].CLK
Clk => TheTimer[5].CLK
Clk => TheTimer[6].CLK
Clk => TheTimer[7].CLK
Clk => TheTimer[8].CLK
Clk => TheTimer[9].CLK
Clk => TheTimer[10].CLK
Clk => TheTimer[11].CLK
Clk => TheTimer[12].CLK
Clk => TheTimer[13].CLK
Clk => TheTimer[14].CLK
Clk => TheTimer[15].CLK
Clk => TheTimer[16].CLK
Clk => TheTimer[17].CLK
Clk => TheTimer[18].CLK
Clk => TheTimer[19].CLK
Clk => TheTimer[20].CLK
Clk => TheTimer[21].CLK
Clk => TheTimer[22].CLK
Clk => TheTimer[23].CLK
Clk => ControlRegister[0].CLK
Clk => ControlRegister[1].CLK
Clk => DataRegister[0].CLK
Clk => DataRegister[1].CLK
Clk => DataRegister[2].CLK
Clk => DataRegister[3].CLK
Clk => DataRegister[4].CLK
Clk => DataRegister[5].CLK
Clk => DataRegister[6].CLK
Clk => DataRegister[7].CLK
Reset_L => IRQ_Internal.PRESET
Reset_L => TheTimer[0].PRESET
Reset_L => TheTimer[1].PRESET
Reset_L => TheTimer[2].PRESET
Reset_L => TheTimer[3].PRESET
Reset_L => TheTimer[4].PRESET
Reset_L => TheTimer[5].PRESET
Reset_L => TheTimer[6].PRESET
Reset_L => TheTimer[7].PRESET
Reset_L => TheTimer[8].PRESET
Reset_L => TheTimer[9].PRESET
Reset_L => TheTimer[10].PRESET
Reset_L => TheTimer[11].PRESET
Reset_L => TheTimer[12].PRESET
Reset_L => TheTimer[13].PRESET
Reset_L => TheTimer[14].PRESET
Reset_L => TheTimer[15].PRESET
Reset_L => TheTimer[16].PRESET
Reset_L => TheTimer[17].PRESET
Reset_L => TheTimer[18].PRESET
Reset_L => TheTimer[19].PRESET
Reset_L => TheTimer[20].PRESET
Reset_L => TheTimer[21].PRESET
Reset_L => TheTimer[22].PRESET
Reset_L => TheTimer[23].PRESET
Reset_L => ControlRegister[0].ACLR
Reset_L => ControlRegister[1].ACLR
Reset_L => DataRegister[0].PRESET
Reset_L => DataRegister[1].PRESET
Reset_L => DataRegister[2].PRESET
Reset_L => DataRegister[3].PRESET
Reset_L => DataRegister[4].PRESET
Reset_L => DataRegister[5].PRESET
Reset_L => DataRegister[6].PRESET
Reset_L => DataRegister[7].PRESET
DataIn[0] => ControlRegister.DATAB
DataIn[0] => DataRegister[0].DATAIN
DataIn[1] => ControlRegister.DATAB
DataIn[1] => DataRegister[1].DATAIN
DataIn[2] => DataRegister[2].DATAIN
DataIn[3] => DataRegister[3].DATAIN
DataIn[4] => DataRegister[4].DATAIN
DataIn[5] => DataRegister[5].DATAIN
DataIn[6] => DataRegister[6].DATAIN
DataIn[7] => DataRegister[7].DATAIN
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
DataRegisterSelect => process_0.IN0
ControlRegisterSelect => process_0.IN0
ControlRegisterSelect => process_1.IN0
WE_L => process_1.IN1
WE_L => process_0.IN1
WE_L => process_0.IN1
IRQ_L <= IRQ_Internal.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|IODecoder:inst1
Address[0] => Equal0.IN63
Address[0] => Equal1.IN63
Address[0] => Equal2.IN63
Address[0] => Equal3.IN63
Address[0] => Equal4.IN63
Address[0] => Equal5.IN63
Address[0] => Equal6.IN63
Address[0] => Equal7.IN63
Address[0] => Equal8.IN63
Address[0] => Equal9.IN63
Address[0] => Equal10.IN63
Address[0] => Equal11.IN63
Address[0] => Equal12.IN63
Address[0] => Equal13.IN63
Address[0] => Equal14.IN63
Address[0] => Equal15.IN63
Address[0] => Equal16.IN63
Address[0] => Equal17.IN63
Address[0] => Equal18.IN63
Address[0] => Equal19.IN63
Address[0] => Equal20.IN63
Address[0] => Equal21.IN63
Address[0] => Equal22.IN63
Address[0] => Equal23.IN63
Address[0] => Equal24.IN63
Address[0] => Equal25.IN63
Address[0] => Equal26.IN63
Address[0] => Equal27.IN63
Address[1] => Equal0.IN62
Address[1] => Equal1.IN62
Address[1] => Equal2.IN62
Address[1] => Equal3.IN62
Address[1] => Equal4.IN62
Address[1] => Equal5.IN62
Address[1] => Equal6.IN62
Address[1] => Equal7.IN62
Address[1] => Equal8.IN62
Address[1] => Equal9.IN62
Address[1] => Equal10.IN62
Address[1] => Equal11.IN62
Address[1] => Equal12.IN62
Address[1] => Equal13.IN62
Address[1] => Equal14.IN62
Address[1] => Equal15.IN62
Address[1] => Equal16.IN62
Address[1] => Equal17.IN62
Address[1] => Equal18.IN62
Address[1] => Equal19.IN62
Address[1] => Equal20.IN62
Address[1] => Equal21.IN62
Address[1] => Equal22.IN62
Address[1] => Equal23.IN62
Address[1] => Equal24.IN62
Address[1] => Equal25.IN62
Address[1] => Equal26.IN62
Address[1] => Equal27.IN62
Address[2] => Equal0.IN61
Address[2] => Equal1.IN61
Address[2] => Equal2.IN61
Address[2] => Equal3.IN61
Address[2] => Equal4.IN61
Address[2] => Equal5.IN61
Address[2] => Equal6.IN61
Address[2] => Equal7.IN61
Address[2] => Equal8.IN61
Address[2] => Equal9.IN61
Address[2] => Equal10.IN61
Address[2] => Equal11.IN61
Address[2] => Equal12.IN61
Address[2] => Equal13.IN61
Address[2] => Equal14.IN61
Address[2] => Equal15.IN61
Address[2] => Equal16.IN61
Address[2] => Equal17.IN61
Address[2] => Equal18.IN61
Address[2] => Equal19.IN61
Address[2] => Equal20.IN61
Address[2] => Equal21.IN61
Address[2] => Equal22.IN61
Address[2] => Equal23.IN61
Address[2] => Equal24.IN61
Address[2] => Equal25.IN61
Address[2] => Equal26.IN61
Address[2] => Equal27.IN61
Address[3] => Equal0.IN60
Address[3] => Equal1.IN60
Address[3] => Equal2.IN60
Address[3] => Equal3.IN60
Address[3] => Equal4.IN60
Address[3] => Equal5.IN60
Address[3] => Equal6.IN60
Address[3] => Equal7.IN60
Address[3] => Equal8.IN60
Address[3] => Equal9.IN60
Address[3] => Equal10.IN60
Address[3] => Equal11.IN60
Address[3] => Equal12.IN60
Address[3] => Equal13.IN60
Address[3] => Equal14.IN60
Address[3] => Equal15.IN60
Address[3] => Equal16.IN60
Address[3] => Equal17.IN60
Address[3] => Equal18.IN60
Address[3] => Equal19.IN60
Address[3] => Equal20.IN60
Address[3] => Equal21.IN60
Address[3] => Equal22.IN60
Address[3] => Equal23.IN60
Address[3] => Equal24.IN60
Address[3] => Equal25.IN60
Address[3] => Equal26.IN60
Address[3] => Equal27.IN60
Address[4] => Equal0.IN59
Address[4] => Equal1.IN59
Address[4] => Equal2.IN59
Address[4] => Equal3.IN59
Address[4] => Equal4.IN59
Address[4] => Equal5.IN59
Address[4] => Equal6.IN59
Address[4] => Equal7.IN59
Address[4] => Equal8.IN59
Address[4] => Equal9.IN59
Address[4] => Equal10.IN59
Address[4] => Equal11.IN59
Address[4] => Equal12.IN59
Address[4] => Equal13.IN59
Address[4] => Equal14.IN59
Address[4] => Equal15.IN59
Address[4] => Equal16.IN59
Address[4] => Equal17.IN59
Address[4] => Equal18.IN59
Address[4] => Equal19.IN59
Address[4] => Equal20.IN59
Address[4] => Equal21.IN59
Address[4] => Equal22.IN59
Address[4] => Equal23.IN59
Address[4] => Equal24.IN59
Address[4] => Equal25.IN59
Address[4] => Equal26.IN59
Address[4] => Equal27.IN59
Address[5] => Equal0.IN58
Address[5] => Equal1.IN58
Address[5] => Equal2.IN58
Address[5] => Equal3.IN58
Address[5] => Equal4.IN58
Address[5] => Equal5.IN58
Address[5] => Equal6.IN58
Address[5] => Equal7.IN58
Address[5] => Equal8.IN58
Address[5] => Equal9.IN58
Address[5] => Equal10.IN58
Address[5] => Equal11.IN58
Address[5] => Equal12.IN58
Address[5] => Equal13.IN58
Address[5] => Equal14.IN58
Address[5] => Equal15.IN58
Address[5] => Equal16.IN58
Address[5] => Equal17.IN58
Address[5] => Equal18.IN58
Address[5] => Equal19.IN58
Address[5] => Equal20.IN58
Address[5] => Equal21.IN58
Address[5] => Equal22.IN58
Address[5] => Equal23.IN58
Address[5] => Equal24.IN58
Address[5] => Equal25.IN58
Address[5] => Equal26.IN58
Address[5] => Equal27.IN58
Address[6] => Equal0.IN57
Address[6] => Equal1.IN57
Address[6] => Equal2.IN57
Address[6] => Equal3.IN57
Address[6] => Equal4.IN57
Address[6] => Equal5.IN57
Address[6] => Equal6.IN57
Address[6] => Equal7.IN57
Address[6] => Equal8.IN57
Address[6] => Equal9.IN57
Address[6] => Equal10.IN57
Address[6] => Equal11.IN57
Address[6] => Equal12.IN57
Address[6] => Equal13.IN57
Address[6] => Equal14.IN57
Address[6] => Equal15.IN57
Address[6] => Equal16.IN57
Address[6] => Equal17.IN57
Address[6] => Equal18.IN57
Address[6] => Equal19.IN57
Address[6] => Equal20.IN57
Address[6] => Equal21.IN57
Address[6] => Equal22.IN57
Address[6] => Equal23.IN57
Address[6] => Equal24.IN57
Address[6] => Equal25.IN57
Address[6] => Equal26.IN57
Address[6] => Equal27.IN57
Address[7] => Equal0.IN56
Address[7] => Equal1.IN56
Address[7] => Equal2.IN56
Address[7] => Equal3.IN56
Address[7] => Equal4.IN56
Address[7] => Equal5.IN56
Address[7] => Equal6.IN56
Address[7] => Equal7.IN56
Address[7] => Equal8.IN56
Address[7] => Equal9.IN56
Address[7] => Equal10.IN56
Address[7] => Equal11.IN56
Address[7] => Equal12.IN56
Address[7] => Equal13.IN56
Address[7] => Equal14.IN56
Address[7] => Equal15.IN56
Address[7] => Equal16.IN56
Address[7] => Equal17.IN56
Address[7] => Equal18.IN56
Address[7] => Equal19.IN56
Address[7] => Equal20.IN56
Address[7] => Equal21.IN56
Address[7] => Equal22.IN56
Address[7] => Equal23.IN56
Address[7] => Equal24.IN56
Address[7] => Equal25.IN56
Address[7] => Equal26.IN56
Address[7] => Equal27.IN56
Address[8] => Equal0.IN55
Address[8] => Equal1.IN55
Address[8] => Equal2.IN55
Address[8] => Equal3.IN55
Address[8] => Equal4.IN55
Address[8] => Equal5.IN55
Address[8] => Equal6.IN55
Address[8] => Equal7.IN55
Address[8] => Equal8.IN55
Address[8] => Equal9.IN55
Address[8] => Equal10.IN55
Address[8] => Equal11.IN55
Address[8] => Equal12.IN55
Address[8] => Equal13.IN55
Address[8] => Equal14.IN55
Address[8] => Equal15.IN55
Address[8] => Equal16.IN55
Address[8] => Equal17.IN55
Address[8] => Equal18.IN55
Address[8] => Equal19.IN55
Address[8] => Equal20.IN55
Address[8] => Equal21.IN55
Address[8] => Equal22.IN55
Address[8] => Equal23.IN55
Address[8] => Equal24.IN55
Address[8] => Equal25.IN55
Address[8] => Equal26.IN55
Address[8] => Equal27.IN55
Address[9] => Equal0.IN54
Address[9] => Equal1.IN54
Address[9] => Equal2.IN54
Address[9] => Equal3.IN54
Address[9] => Equal4.IN54
Address[9] => Equal5.IN54
Address[9] => Equal6.IN54
Address[9] => Equal7.IN54
Address[9] => Equal8.IN54
Address[9] => Equal9.IN54
Address[9] => Equal10.IN54
Address[9] => Equal11.IN54
Address[9] => Equal12.IN54
Address[9] => Equal13.IN54
Address[9] => Equal14.IN54
Address[9] => Equal15.IN54
Address[9] => Equal16.IN54
Address[9] => Equal17.IN54
Address[9] => Equal18.IN54
Address[9] => Equal19.IN54
Address[9] => Equal20.IN54
Address[9] => Equal21.IN54
Address[9] => Equal22.IN54
Address[9] => Equal23.IN54
Address[9] => Equal24.IN54
Address[9] => Equal25.IN54
Address[9] => Equal26.IN54
Address[9] => Equal27.IN54
Address[10] => Equal0.IN53
Address[10] => Equal1.IN53
Address[10] => Equal2.IN53
Address[10] => Equal3.IN53
Address[10] => Equal4.IN53
Address[10] => Equal5.IN53
Address[10] => Equal6.IN53
Address[10] => Equal7.IN53
Address[10] => Equal8.IN53
Address[10] => Equal9.IN53
Address[10] => Equal10.IN53
Address[10] => Equal11.IN53
Address[10] => Equal12.IN53
Address[10] => Equal13.IN53
Address[10] => Equal14.IN53
Address[10] => Equal15.IN53
Address[10] => Equal16.IN53
Address[10] => Equal17.IN53
Address[10] => Equal18.IN53
Address[10] => Equal19.IN53
Address[10] => Equal20.IN53
Address[10] => Equal21.IN53
Address[10] => Equal22.IN53
Address[10] => Equal23.IN53
Address[10] => Equal24.IN53
Address[10] => Equal25.IN53
Address[10] => Equal26.IN53
Address[10] => Equal27.IN53
Address[11] => Equal0.IN52
Address[11] => Equal1.IN52
Address[11] => Equal2.IN52
Address[11] => Equal3.IN52
Address[11] => Equal4.IN52
Address[11] => Equal5.IN52
Address[11] => Equal6.IN52
Address[11] => Equal7.IN52
Address[11] => Equal8.IN52
Address[11] => Equal9.IN52
Address[11] => Equal10.IN52
Address[11] => Equal11.IN52
Address[11] => Equal12.IN52
Address[11] => Equal13.IN52
Address[11] => Equal14.IN52
Address[11] => Equal15.IN52
Address[11] => Equal16.IN52
Address[11] => Equal17.IN52
Address[11] => Equal18.IN52
Address[11] => Equal19.IN52
Address[11] => Equal20.IN52
Address[11] => Equal21.IN52
Address[11] => Equal22.IN52
Address[11] => Equal23.IN52
Address[11] => Equal24.IN52
Address[11] => Equal25.IN52
Address[11] => Equal26.IN52
Address[11] => Equal27.IN52
Address[12] => Equal0.IN51
Address[12] => Equal1.IN51
Address[12] => Equal2.IN51
Address[12] => Equal3.IN51
Address[12] => Equal4.IN51
Address[12] => Equal5.IN51
Address[12] => Equal6.IN51
Address[12] => Equal7.IN51
Address[12] => Equal8.IN51
Address[12] => Equal9.IN51
Address[12] => Equal10.IN51
Address[12] => Equal11.IN51
Address[12] => Equal12.IN51
Address[12] => Equal13.IN51
Address[12] => Equal14.IN51
Address[12] => Equal15.IN51
Address[12] => Equal16.IN51
Address[12] => Equal17.IN51
Address[12] => Equal18.IN51
Address[12] => Equal19.IN51
Address[12] => Equal20.IN51
Address[12] => Equal21.IN51
Address[12] => Equal22.IN51
Address[12] => Equal23.IN51
Address[12] => Equal24.IN51
Address[12] => Equal25.IN51
Address[12] => Equal26.IN51
Address[12] => Equal27.IN51
Address[13] => Equal0.IN50
Address[13] => Equal1.IN50
Address[13] => Equal2.IN50
Address[13] => Equal3.IN50
Address[13] => Equal4.IN50
Address[13] => Equal5.IN50
Address[13] => Equal6.IN50
Address[13] => Equal7.IN50
Address[13] => Equal8.IN50
Address[13] => Equal9.IN50
Address[13] => Equal10.IN50
Address[13] => Equal11.IN50
Address[13] => Equal12.IN50
Address[13] => Equal13.IN50
Address[13] => Equal14.IN50
Address[13] => Equal15.IN50
Address[13] => Equal16.IN50
Address[13] => Equal17.IN50
Address[13] => Equal18.IN50
Address[13] => Equal19.IN50
Address[13] => Equal20.IN50
Address[13] => Equal21.IN50
Address[13] => Equal22.IN50
Address[13] => Equal23.IN50
Address[13] => Equal24.IN50
Address[13] => Equal25.IN50
Address[13] => Equal26.IN50
Address[13] => Equal27.IN50
Address[14] => Equal0.IN49
Address[14] => Equal1.IN49
Address[14] => Equal2.IN49
Address[14] => Equal3.IN49
Address[14] => Equal4.IN49
Address[14] => Equal5.IN49
Address[14] => Equal6.IN49
Address[14] => Equal7.IN49
Address[14] => Equal8.IN49
Address[14] => Equal9.IN49
Address[14] => Equal10.IN49
Address[14] => Equal11.IN49
Address[14] => Equal12.IN49
Address[14] => Equal13.IN49
Address[14] => Equal14.IN49
Address[14] => Equal15.IN49
Address[14] => Equal16.IN49
Address[14] => Equal17.IN49
Address[14] => Equal18.IN49
Address[14] => Equal19.IN49
Address[14] => Equal20.IN49
Address[14] => Equal21.IN49
Address[14] => Equal22.IN49
Address[14] => Equal23.IN49
Address[14] => Equal24.IN49
Address[14] => Equal25.IN49
Address[14] => Equal26.IN49
Address[14] => Equal27.IN49
Address[15] => Equal0.IN48
Address[15] => Equal1.IN48
Address[15] => Equal2.IN48
Address[15] => Equal3.IN48
Address[15] => Equal4.IN48
Address[15] => Equal5.IN48
Address[15] => Equal6.IN48
Address[15] => Equal7.IN48
Address[15] => Equal8.IN48
Address[15] => Equal9.IN48
Address[15] => Equal10.IN48
Address[15] => Equal11.IN48
Address[15] => Equal12.IN48
Address[15] => Equal13.IN48
Address[15] => Equal14.IN48
Address[15] => Equal15.IN48
Address[15] => Equal16.IN48
Address[15] => Equal17.IN48
Address[15] => Equal18.IN48
Address[15] => Equal19.IN48
Address[15] => Equal20.IN48
Address[15] => Equal21.IN48
Address[15] => Equal22.IN48
Address[15] => Equal23.IN48
Address[15] => Equal24.IN48
Address[15] => Equal25.IN48
Address[15] => Equal26.IN48
Address[15] => Equal27.IN48
Address[16] => Equal0.IN47
Address[16] => Equal1.IN47
Address[16] => Equal2.IN47
Address[16] => Equal3.IN47
Address[16] => Equal4.IN47
Address[16] => Equal5.IN47
Address[16] => Equal6.IN47
Address[16] => Equal7.IN47
Address[16] => Equal8.IN47
Address[16] => Equal9.IN47
Address[16] => Equal10.IN47
Address[16] => Equal11.IN47
Address[16] => Equal12.IN47
Address[16] => Equal13.IN47
Address[16] => Equal14.IN47
Address[16] => Equal15.IN47
Address[16] => Equal16.IN47
Address[16] => Equal17.IN47
Address[16] => Equal18.IN47
Address[16] => Equal19.IN47
Address[16] => Equal20.IN47
Address[16] => Equal21.IN47
Address[16] => Equal22.IN47
Address[16] => Equal23.IN47
Address[16] => Equal24.IN47
Address[16] => Equal25.IN47
Address[16] => Equal26.IN47
Address[16] => Equal27.IN47
Address[17] => Equal0.IN46
Address[17] => Equal1.IN46
Address[17] => Equal2.IN46
Address[17] => Equal3.IN46
Address[17] => Equal4.IN46
Address[17] => Equal5.IN46
Address[17] => Equal6.IN46
Address[17] => Equal7.IN46
Address[17] => Equal8.IN46
Address[17] => Equal9.IN46
Address[17] => Equal10.IN46
Address[17] => Equal11.IN46
Address[17] => Equal12.IN46
Address[17] => Equal13.IN46
Address[17] => Equal14.IN46
Address[17] => Equal15.IN46
Address[17] => Equal16.IN46
Address[17] => Equal17.IN46
Address[17] => Equal18.IN46
Address[17] => Equal19.IN46
Address[17] => Equal20.IN46
Address[17] => Equal21.IN46
Address[17] => Equal22.IN46
Address[17] => Equal23.IN46
Address[17] => Equal24.IN46
Address[17] => Equal25.IN46
Address[17] => Equal26.IN46
Address[17] => Equal27.IN46
Address[18] => Equal0.IN45
Address[18] => Equal1.IN45
Address[18] => Equal2.IN45
Address[18] => Equal3.IN45
Address[18] => Equal4.IN45
Address[18] => Equal5.IN45
Address[18] => Equal6.IN45
Address[18] => Equal7.IN45
Address[18] => Equal8.IN45
Address[18] => Equal9.IN45
Address[18] => Equal10.IN45
Address[18] => Equal11.IN45
Address[18] => Equal12.IN45
Address[18] => Equal13.IN45
Address[18] => Equal14.IN45
Address[18] => Equal15.IN45
Address[18] => Equal16.IN45
Address[18] => Equal17.IN45
Address[18] => Equal18.IN45
Address[18] => Equal19.IN45
Address[18] => Equal20.IN45
Address[18] => Equal21.IN45
Address[18] => Equal22.IN45
Address[18] => Equal23.IN45
Address[18] => Equal24.IN45
Address[18] => Equal25.IN45
Address[18] => Equal26.IN45
Address[18] => Equal27.IN45
Address[19] => Equal0.IN44
Address[19] => Equal1.IN44
Address[19] => Equal2.IN44
Address[19] => Equal3.IN44
Address[19] => Equal4.IN44
Address[19] => Equal5.IN44
Address[19] => Equal6.IN44
Address[19] => Equal7.IN44
Address[19] => Equal8.IN44
Address[19] => Equal9.IN44
Address[19] => Equal10.IN44
Address[19] => Equal11.IN44
Address[19] => Equal12.IN44
Address[19] => Equal13.IN44
Address[19] => Equal14.IN44
Address[19] => Equal15.IN44
Address[19] => Equal16.IN44
Address[19] => Equal17.IN44
Address[19] => Equal18.IN44
Address[19] => Equal19.IN44
Address[19] => Equal20.IN44
Address[19] => Equal21.IN44
Address[19] => Equal22.IN44
Address[19] => Equal23.IN44
Address[19] => Equal24.IN44
Address[19] => Equal25.IN44
Address[19] => Equal26.IN44
Address[19] => Equal27.IN44
Address[20] => Equal0.IN43
Address[20] => Equal1.IN43
Address[20] => Equal2.IN43
Address[20] => Equal3.IN43
Address[20] => Equal4.IN43
Address[20] => Equal5.IN43
Address[20] => Equal6.IN43
Address[20] => Equal7.IN43
Address[20] => Equal8.IN43
Address[20] => Equal9.IN43
Address[20] => Equal10.IN43
Address[20] => Equal11.IN43
Address[20] => Equal12.IN43
Address[20] => Equal13.IN43
Address[20] => Equal14.IN43
Address[20] => Equal15.IN43
Address[20] => Equal16.IN43
Address[20] => Equal17.IN43
Address[20] => Equal18.IN43
Address[20] => Equal19.IN43
Address[20] => Equal20.IN43
Address[20] => Equal21.IN43
Address[20] => Equal22.IN43
Address[20] => Equal23.IN43
Address[20] => Equal24.IN43
Address[20] => Equal25.IN43
Address[20] => Equal26.IN43
Address[20] => Equal27.IN43
Address[21] => Equal0.IN42
Address[21] => Equal1.IN42
Address[21] => Equal2.IN42
Address[21] => Equal3.IN42
Address[21] => Equal4.IN42
Address[21] => Equal5.IN42
Address[21] => Equal6.IN42
Address[21] => Equal7.IN42
Address[21] => Equal8.IN42
Address[21] => Equal9.IN42
Address[21] => Equal10.IN42
Address[21] => Equal11.IN42
Address[21] => Equal12.IN42
Address[21] => Equal13.IN42
Address[21] => Equal14.IN42
Address[21] => Equal15.IN42
Address[21] => Equal16.IN42
Address[21] => Equal17.IN42
Address[21] => Equal18.IN42
Address[21] => Equal19.IN42
Address[21] => Equal20.IN42
Address[21] => Equal21.IN42
Address[21] => Equal22.IN42
Address[21] => Equal23.IN42
Address[21] => Equal24.IN42
Address[21] => Equal25.IN42
Address[21] => Equal26.IN42
Address[21] => Equal27.IN42
Address[22] => Equal0.IN41
Address[22] => Equal1.IN41
Address[22] => Equal2.IN41
Address[22] => Equal3.IN41
Address[22] => Equal4.IN41
Address[22] => Equal5.IN41
Address[22] => Equal6.IN41
Address[22] => Equal7.IN41
Address[22] => Equal8.IN41
Address[22] => Equal9.IN41
Address[22] => Equal10.IN41
Address[22] => Equal11.IN41
Address[22] => Equal12.IN41
Address[22] => Equal13.IN41
Address[22] => Equal14.IN41
Address[22] => Equal15.IN41
Address[22] => Equal16.IN41
Address[22] => Equal17.IN41
Address[22] => Equal18.IN41
Address[22] => Equal19.IN41
Address[22] => Equal20.IN41
Address[22] => Equal21.IN41
Address[22] => Equal22.IN41
Address[22] => Equal23.IN41
Address[22] => Equal24.IN41
Address[22] => Equal25.IN41
Address[22] => Equal26.IN41
Address[22] => Equal27.IN41
Address[23] => Equal0.IN40
Address[23] => Equal1.IN40
Address[23] => Equal2.IN40
Address[23] => Equal3.IN40
Address[23] => Equal4.IN40
Address[23] => Equal5.IN40
Address[23] => Equal6.IN40
Address[23] => Equal7.IN40
Address[23] => Equal8.IN40
Address[23] => Equal9.IN40
Address[23] => Equal10.IN40
Address[23] => Equal11.IN40
Address[23] => Equal12.IN40
Address[23] => Equal13.IN40
Address[23] => Equal14.IN40
Address[23] => Equal15.IN40
Address[23] => Equal16.IN40
Address[23] => Equal17.IN40
Address[23] => Equal18.IN40
Address[23] => Equal19.IN40
Address[23] => Equal20.IN40
Address[23] => Equal21.IN40
Address[23] => Equal22.IN40
Address[23] => Equal23.IN40
Address[23] => Equal24.IN40
Address[23] => Equal25.IN40
Address[23] => Equal26.IN40
Address[23] => Equal27.IN40
Address[24] => Equal0.IN39
Address[24] => Equal1.IN39
Address[24] => Equal2.IN39
Address[24] => Equal3.IN39
Address[24] => Equal4.IN39
Address[24] => Equal5.IN39
Address[24] => Equal6.IN39
Address[24] => Equal7.IN39
Address[24] => Equal8.IN39
Address[24] => Equal9.IN39
Address[24] => Equal10.IN39
Address[24] => Equal11.IN39
Address[24] => Equal12.IN39
Address[24] => Equal13.IN39
Address[24] => Equal14.IN39
Address[24] => Equal15.IN39
Address[24] => Equal16.IN39
Address[24] => Equal17.IN39
Address[24] => Equal18.IN39
Address[24] => Equal19.IN39
Address[24] => Equal20.IN39
Address[24] => Equal21.IN39
Address[24] => Equal22.IN39
Address[24] => Equal23.IN39
Address[24] => Equal24.IN39
Address[24] => Equal25.IN39
Address[24] => Equal26.IN39
Address[24] => Equal27.IN39
Address[25] => Equal0.IN38
Address[25] => Equal1.IN38
Address[25] => Equal2.IN38
Address[25] => Equal3.IN38
Address[25] => Equal4.IN38
Address[25] => Equal5.IN38
Address[25] => Equal6.IN38
Address[25] => Equal7.IN38
Address[25] => Equal8.IN38
Address[25] => Equal9.IN38
Address[25] => Equal10.IN38
Address[25] => Equal11.IN38
Address[25] => Equal12.IN38
Address[25] => Equal13.IN38
Address[25] => Equal14.IN38
Address[25] => Equal15.IN38
Address[25] => Equal16.IN38
Address[25] => Equal17.IN38
Address[25] => Equal18.IN38
Address[25] => Equal19.IN38
Address[25] => Equal20.IN38
Address[25] => Equal21.IN38
Address[25] => Equal22.IN38
Address[25] => Equal23.IN38
Address[25] => Equal24.IN38
Address[25] => Equal25.IN38
Address[25] => Equal26.IN38
Address[25] => Equal27.IN38
Address[26] => Equal0.IN37
Address[26] => Equal1.IN37
Address[26] => Equal2.IN37
Address[26] => Equal3.IN37
Address[26] => Equal4.IN37
Address[26] => Equal5.IN37
Address[26] => Equal6.IN37
Address[26] => Equal7.IN37
Address[26] => Equal8.IN37
Address[26] => Equal9.IN37
Address[26] => Equal10.IN37
Address[26] => Equal11.IN37
Address[26] => Equal12.IN37
Address[26] => Equal13.IN37
Address[26] => Equal14.IN37
Address[26] => Equal15.IN37
Address[26] => Equal16.IN37
Address[26] => Equal17.IN37
Address[26] => Equal18.IN37
Address[26] => Equal19.IN37
Address[26] => Equal20.IN37
Address[26] => Equal21.IN37
Address[26] => Equal22.IN37
Address[26] => Equal23.IN37
Address[26] => Equal24.IN37
Address[26] => Equal25.IN37
Address[26] => Equal26.IN37
Address[26] => Equal27.IN37
Address[27] => Equal0.IN36
Address[27] => Equal1.IN36
Address[27] => Equal2.IN36
Address[27] => Equal3.IN36
Address[27] => Equal4.IN36
Address[27] => Equal5.IN36
Address[27] => Equal6.IN36
Address[27] => Equal7.IN36
Address[27] => Equal8.IN36
Address[27] => Equal9.IN36
Address[27] => Equal10.IN36
Address[27] => Equal11.IN36
Address[27] => Equal12.IN36
Address[27] => Equal13.IN36
Address[27] => Equal14.IN36
Address[27] => Equal15.IN36
Address[27] => Equal16.IN36
Address[27] => Equal17.IN36
Address[27] => Equal18.IN36
Address[27] => Equal19.IN36
Address[27] => Equal20.IN36
Address[27] => Equal21.IN36
Address[27] => Equal22.IN36
Address[27] => Equal23.IN36
Address[27] => Equal24.IN36
Address[27] => Equal25.IN36
Address[27] => Equal26.IN36
Address[27] => Equal27.IN36
Address[28] => Equal0.IN35
Address[28] => Equal1.IN35
Address[28] => Equal2.IN35
Address[28] => Equal3.IN35
Address[28] => Equal4.IN35
Address[28] => Equal5.IN35
Address[28] => Equal6.IN35
Address[28] => Equal7.IN35
Address[28] => Equal8.IN35
Address[28] => Equal9.IN35
Address[28] => Equal10.IN35
Address[28] => Equal11.IN35
Address[28] => Equal12.IN35
Address[28] => Equal13.IN35
Address[28] => Equal14.IN35
Address[28] => Equal15.IN35
Address[28] => Equal16.IN35
Address[28] => Equal17.IN35
Address[28] => Equal18.IN35
Address[28] => Equal19.IN35
Address[28] => Equal20.IN35
Address[28] => Equal21.IN35
Address[28] => Equal22.IN35
Address[28] => Equal23.IN35
Address[28] => Equal24.IN35
Address[28] => Equal25.IN35
Address[28] => Equal26.IN35
Address[28] => Equal27.IN35
Address[29] => Equal0.IN34
Address[29] => Equal1.IN34
Address[29] => Equal2.IN34
Address[29] => Equal3.IN34
Address[29] => Equal4.IN34
Address[29] => Equal5.IN34
Address[29] => Equal6.IN34
Address[29] => Equal7.IN34
Address[29] => Equal8.IN34
Address[29] => Equal9.IN34
Address[29] => Equal10.IN34
Address[29] => Equal11.IN34
Address[29] => Equal12.IN34
Address[29] => Equal13.IN34
Address[29] => Equal14.IN34
Address[29] => Equal15.IN34
Address[29] => Equal16.IN34
Address[29] => Equal17.IN34
Address[29] => Equal18.IN34
Address[29] => Equal19.IN34
Address[29] => Equal20.IN34
Address[29] => Equal21.IN34
Address[29] => Equal22.IN34
Address[29] => Equal23.IN34
Address[29] => Equal24.IN34
Address[29] => Equal25.IN34
Address[29] => Equal26.IN34
Address[29] => Equal27.IN34
Address[30] => Equal0.IN33
Address[30] => Equal1.IN33
Address[30] => Equal2.IN33
Address[30] => Equal3.IN33
Address[30] => Equal4.IN33
Address[30] => Equal5.IN33
Address[30] => Equal6.IN33
Address[30] => Equal7.IN33
Address[30] => Equal8.IN33
Address[30] => Equal9.IN33
Address[30] => Equal10.IN33
Address[30] => Equal11.IN33
Address[30] => Equal12.IN33
Address[30] => Equal13.IN33
Address[30] => Equal14.IN33
Address[30] => Equal15.IN33
Address[30] => Equal16.IN33
Address[30] => Equal17.IN33
Address[30] => Equal18.IN33
Address[30] => Equal19.IN33
Address[30] => Equal20.IN33
Address[30] => Equal21.IN33
Address[30] => Equal22.IN33
Address[30] => Equal23.IN33
Address[30] => Equal24.IN33
Address[30] => Equal25.IN33
Address[30] => Equal26.IN33
Address[30] => Equal27.IN33
Address[31] => Equal0.IN32
Address[31] => Equal1.IN32
Address[31] => Equal2.IN32
Address[31] => Equal3.IN32
Address[31] => Equal4.IN32
Address[31] => Equal5.IN32
Address[31] => Equal6.IN32
Address[31] => Equal7.IN32
Address[31] => Equal8.IN32
Address[31] => Equal9.IN32
Address[31] => Equal10.IN32
Address[31] => Equal11.IN32
Address[31] => Equal12.IN32
Address[31] => Equal13.IN32
Address[31] => Equal14.IN32
Address[31] => Equal15.IN32
Address[31] => Equal16.IN32
Address[31] => Equal17.IN32
Address[31] => Equal18.IN32
Address[31] => Equal19.IN32
Address[31] => Equal20.IN32
Address[31] => Equal21.IN32
Address[31] => Equal22.IN32
Address[31] => Equal23.IN32
Address[31] => Equal24.IN32
Address[31] => Equal25.IN32
Address[31] => Equal26.IN32
Address[31] => Equal27.IN32
IOSelect_H => OutputPortA_Enable.OUTPUTSELECT
IOSelect_H => InputPortA_Enable.OUTPUTSELECT
IOSelect_H => OutputPortB_Enable.OUTPUTSELECT
IOSelect_H => InputPortB_Enable.OUTPUTSELECT
IOSelect_H => OutputPortC_Enable.OUTPUTSELECT
IOSelect_H => InputPortC_Enable.OUTPUTSELECT
IOSelect_H => OutputPortD_Enable.OUTPUTSELECT
IOSelect_H => InputPortD_Enable.OUTPUTSELECT
IOSelect_H => OutputPortE_Enable.OUTPUTSELECT
IOSelect_H => InputPortE_Enable.OUTPUTSELECT
IOSelect_H => TraceExceptionEnable.OUTPUTSELECT
IOSelect_H => HexDisplay1and0Enable.OUTPUTSELECT
IOSelect_H => HexDisplay3and2Enable.OUTPUTSELECT
IOSelect_H => HexDisplay5and4Enable.OUTPUTSELECT
IOSelect_H => HexDisplay7and6Enable.OUTPUTSELECT
IOSelect_H => LCDWrite.OUTPUTSELECT
IOSelect_H => LCDCommandOrData.OUTPUTSELECT
IOSelect_H => Timer1DataReg_Enable.OUTPUTSELECT
IOSelect_H => Timer1ControlReg_Enable.OUTPUTSELECT
IOSelect_H => Timer2DataReg_Enable.OUTPUTSELECT
IOSelect_H => Timer2ControlReg_Enable.OUTPUTSELECT
IOSelect_H => Timer3DataReg_Enable.OUTPUTSELECT
IOSelect_H => Timer3ControlReg_Enable.OUTPUTSELECT
IOSelect_H => Timer4DataReg_Enable.OUTPUTSELECT
IOSelect_H => Timer4ControlReg_Enable.OUTPUTSELECT
IOSelect_H => Timer5DataReg_Enable.OUTPUTSELECT
IOSelect_H => Timer5ControlReg_Enable.OUTPUTSELECT
IOSelect_H => Timer6DataReg_Enable.OUTPUTSELECT
IOSelect_H => Timer6ControlReg_Enable.OUTPUTSELECT
IOSelect_H => Timer7DataReg_Enable.OUTPUTSELECT
IOSelect_H => Timer7ControlReg_Enable.OUTPUTSELECT
IOSelect_H => Timer8DataReg_Enable.OUTPUTSELECT
IOSelect_H => Timer8ControlReg_Enable.OUTPUTSELECT
WE_L => InputPortA_Enable.DATAB
WE_L => InputPortB_Enable.DATAB
WE_L => InputPortC_Enable.DATAB
WE_L => InputPortD_Enable.DATAB
WE_L => InputPortE_Enable.DATAB
WE_L => OutputPortA_Enable.DATAB
WE_L => OutputPortB_Enable.DATAB
WE_L => OutputPortC_Enable.DATAB
WE_L => OutputPortD_Enable.DATAB
WE_L => OutputPortE_Enable.DATAB
WE_L => LCDWrite.OUTPUTSELECT
WE_L => LCDCommandOrData.DATAB
WE_L => LCDWrite.DATAB
WE_L => HexDisplay7and6Enable.DATAB
WE_L => HexDisplay5and4Enable.DATAB
WE_L => HexDisplay3and2Enable.DATAB
WE_L => HexDisplay1and0Enable.DATAB
WE_L => TraceExceptionEnable.DATAB
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
OutputPortA_Enable <= OutputPortA_Enable.DB_MAX_OUTPUT_PORT_TYPE
InputPortA_Enable <= InputPortA_Enable.DB_MAX_OUTPUT_PORT_TYPE
OutputPortB_Enable <= OutputPortB_Enable.DB_MAX_OUTPUT_PORT_TYPE
InputPortB_Enable <= InputPortB_Enable.DB_MAX_OUTPUT_PORT_TYPE
OutputPortC_Enable <= OutputPortC_Enable.DB_MAX_OUTPUT_PORT_TYPE
InputPortC_Enable <= InputPortC_Enable.DB_MAX_OUTPUT_PORT_TYPE
OutputPortD_Enable <= OutputPortD_Enable.DB_MAX_OUTPUT_PORT_TYPE
InputPortD_Enable <= InputPortD_Enable.DB_MAX_OUTPUT_PORT_TYPE
OutputPortE_Enable <= OutputPortE_Enable.DB_MAX_OUTPUT_PORT_TYPE
InputPortE_Enable <= InputPortE_Enable.DB_MAX_OUTPUT_PORT_TYPE
LCDCommandOrData <= LCDCommandOrData.DB_MAX_OUTPUT_PORT_TYPE
LCDWrite <= LCDWrite.DB_MAX_OUTPUT_PORT_TYPE
Timer1ControlReg_Enable <= Timer1ControlReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer1DataReg_Enable <= Timer1DataReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer2ControlReg_Enable <= Timer2ControlReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer2DataReg_Enable <= Timer2DataReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer3ControlReg_Enable <= Timer3ControlReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer3DataReg_Enable <= Timer3DataReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer4ControlReg_Enable <= Timer4ControlReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer4DataReg_Enable <= Timer4DataReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer5ControlReg_Enable <= Timer5ControlReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer5DataReg_Enable <= Timer5DataReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer6ControlReg_Enable <= Timer6ControlReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer6DataReg_Enable <= Timer6DataReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer7ControlReg_Enable <= Timer7ControlReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer7DataReg_Enable <= Timer7DataReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer8ControlReg_Enable <= Timer8ControlReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer8DataReg_Enable <= Timer8DataReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay7and6Enable <= HexDisplay7and6Enable.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay5and4Enable <= HexDisplay5and4Enable.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay3and2Enable <= HexDisplay3and2Enable.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay1and0Enable <= HexDisplay1and0Enable.DB_MAX_OUTPUT_PORT_TYPE
TraceExceptionEnable <= TraceExceptionEnable.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Timer:Timer2
Clk => IRQ_Internal.CLK
Clk => TheTimer[0].CLK
Clk => TheTimer[1].CLK
Clk => TheTimer[2].CLK
Clk => TheTimer[3].CLK
Clk => TheTimer[4].CLK
Clk => TheTimer[5].CLK
Clk => TheTimer[6].CLK
Clk => TheTimer[7].CLK
Clk => TheTimer[8].CLK
Clk => TheTimer[9].CLK
Clk => TheTimer[10].CLK
Clk => TheTimer[11].CLK
Clk => TheTimer[12].CLK
Clk => TheTimer[13].CLK
Clk => TheTimer[14].CLK
Clk => TheTimer[15].CLK
Clk => TheTimer[16].CLK
Clk => TheTimer[17].CLK
Clk => TheTimer[18].CLK
Clk => TheTimer[19].CLK
Clk => TheTimer[20].CLK
Clk => TheTimer[21].CLK
Clk => TheTimer[22].CLK
Clk => TheTimer[23].CLK
Clk => ControlRegister[0].CLK
Clk => ControlRegister[1].CLK
Clk => DataRegister[0].CLK
Clk => DataRegister[1].CLK
Clk => DataRegister[2].CLK
Clk => DataRegister[3].CLK
Clk => DataRegister[4].CLK
Clk => DataRegister[5].CLK
Clk => DataRegister[6].CLK
Clk => DataRegister[7].CLK
Reset_L => IRQ_Internal.PRESET
Reset_L => TheTimer[0].PRESET
Reset_L => TheTimer[1].PRESET
Reset_L => TheTimer[2].PRESET
Reset_L => TheTimer[3].PRESET
Reset_L => TheTimer[4].PRESET
Reset_L => TheTimer[5].PRESET
Reset_L => TheTimer[6].PRESET
Reset_L => TheTimer[7].PRESET
Reset_L => TheTimer[8].PRESET
Reset_L => TheTimer[9].PRESET
Reset_L => TheTimer[10].PRESET
Reset_L => TheTimer[11].PRESET
Reset_L => TheTimer[12].PRESET
Reset_L => TheTimer[13].PRESET
Reset_L => TheTimer[14].PRESET
Reset_L => TheTimer[15].PRESET
Reset_L => TheTimer[16].PRESET
Reset_L => TheTimer[17].PRESET
Reset_L => TheTimer[18].PRESET
Reset_L => TheTimer[19].PRESET
Reset_L => TheTimer[20].PRESET
Reset_L => TheTimer[21].PRESET
Reset_L => TheTimer[22].PRESET
Reset_L => TheTimer[23].PRESET
Reset_L => ControlRegister[0].ACLR
Reset_L => ControlRegister[1].ACLR
Reset_L => DataRegister[0].PRESET
Reset_L => DataRegister[1].PRESET
Reset_L => DataRegister[2].PRESET
Reset_L => DataRegister[3].PRESET
Reset_L => DataRegister[4].PRESET
Reset_L => DataRegister[5].PRESET
Reset_L => DataRegister[6].PRESET
Reset_L => DataRegister[7].PRESET
DataIn[0] => ControlRegister.DATAB
DataIn[0] => DataRegister[0].DATAIN
DataIn[1] => ControlRegister.DATAB
DataIn[1] => DataRegister[1].DATAIN
DataIn[2] => DataRegister[2].DATAIN
DataIn[3] => DataRegister[3].DATAIN
DataIn[4] => DataRegister[4].DATAIN
DataIn[5] => DataRegister[5].DATAIN
DataIn[6] => DataRegister[6].DATAIN
DataIn[7] => DataRegister[7].DATAIN
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
DataRegisterSelect => process_0.IN0
ControlRegisterSelect => process_0.IN0
ControlRegisterSelect => process_1.IN0
WE_L => process_1.IN1
WE_L => process_0.IN1
WE_L => process_0.IN1
IRQ_L <= IRQ_Internal.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Timer:Timer3
Clk => IRQ_Internal.CLK
Clk => TheTimer[0].CLK
Clk => TheTimer[1].CLK
Clk => TheTimer[2].CLK
Clk => TheTimer[3].CLK
Clk => TheTimer[4].CLK
Clk => TheTimer[5].CLK
Clk => TheTimer[6].CLK
Clk => TheTimer[7].CLK
Clk => TheTimer[8].CLK
Clk => TheTimer[9].CLK
Clk => TheTimer[10].CLK
Clk => TheTimer[11].CLK
Clk => TheTimer[12].CLK
Clk => TheTimer[13].CLK
Clk => TheTimer[14].CLK
Clk => TheTimer[15].CLK
Clk => TheTimer[16].CLK
Clk => TheTimer[17].CLK
Clk => TheTimer[18].CLK
Clk => TheTimer[19].CLK
Clk => TheTimer[20].CLK
Clk => TheTimer[21].CLK
Clk => TheTimer[22].CLK
Clk => TheTimer[23].CLK
Clk => ControlRegister[0].CLK
Clk => ControlRegister[1].CLK
Clk => DataRegister[0].CLK
Clk => DataRegister[1].CLK
Clk => DataRegister[2].CLK
Clk => DataRegister[3].CLK
Clk => DataRegister[4].CLK
Clk => DataRegister[5].CLK
Clk => DataRegister[6].CLK
Clk => DataRegister[7].CLK
Reset_L => IRQ_Internal.PRESET
Reset_L => TheTimer[0].PRESET
Reset_L => TheTimer[1].PRESET
Reset_L => TheTimer[2].PRESET
Reset_L => TheTimer[3].PRESET
Reset_L => TheTimer[4].PRESET
Reset_L => TheTimer[5].PRESET
Reset_L => TheTimer[6].PRESET
Reset_L => TheTimer[7].PRESET
Reset_L => TheTimer[8].PRESET
Reset_L => TheTimer[9].PRESET
Reset_L => TheTimer[10].PRESET
Reset_L => TheTimer[11].PRESET
Reset_L => TheTimer[12].PRESET
Reset_L => TheTimer[13].PRESET
Reset_L => TheTimer[14].PRESET
Reset_L => TheTimer[15].PRESET
Reset_L => TheTimer[16].PRESET
Reset_L => TheTimer[17].PRESET
Reset_L => TheTimer[18].PRESET
Reset_L => TheTimer[19].PRESET
Reset_L => TheTimer[20].PRESET
Reset_L => TheTimer[21].PRESET
Reset_L => TheTimer[22].PRESET
Reset_L => TheTimer[23].PRESET
Reset_L => ControlRegister[0].ACLR
Reset_L => ControlRegister[1].ACLR
Reset_L => DataRegister[0].PRESET
Reset_L => DataRegister[1].PRESET
Reset_L => DataRegister[2].PRESET
Reset_L => DataRegister[3].PRESET
Reset_L => DataRegister[4].PRESET
Reset_L => DataRegister[5].PRESET
Reset_L => DataRegister[6].PRESET
Reset_L => DataRegister[7].PRESET
DataIn[0] => ControlRegister.DATAB
DataIn[0] => DataRegister[0].DATAIN
DataIn[1] => ControlRegister.DATAB
DataIn[1] => DataRegister[1].DATAIN
DataIn[2] => DataRegister[2].DATAIN
DataIn[3] => DataRegister[3].DATAIN
DataIn[4] => DataRegister[4].DATAIN
DataIn[5] => DataRegister[5].DATAIN
DataIn[6] => DataRegister[6].DATAIN
DataIn[7] => DataRegister[7].DATAIN
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
DataRegisterSelect => process_0.IN0
ControlRegisterSelect => process_0.IN0
ControlRegisterSelect => process_1.IN0
WE_L => process_1.IN1
WE_L => process_0.IN1
WE_L => process_0.IN1
IRQ_L <= IRQ_Internal.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Timer:Timer4
Clk => IRQ_Internal.CLK
Clk => TheTimer[0].CLK
Clk => TheTimer[1].CLK
Clk => TheTimer[2].CLK
Clk => TheTimer[3].CLK
Clk => TheTimer[4].CLK
Clk => TheTimer[5].CLK
Clk => TheTimer[6].CLK
Clk => TheTimer[7].CLK
Clk => TheTimer[8].CLK
Clk => TheTimer[9].CLK
Clk => TheTimer[10].CLK
Clk => TheTimer[11].CLK
Clk => TheTimer[12].CLK
Clk => TheTimer[13].CLK
Clk => TheTimer[14].CLK
Clk => TheTimer[15].CLK
Clk => TheTimer[16].CLK
Clk => TheTimer[17].CLK
Clk => TheTimer[18].CLK
Clk => TheTimer[19].CLK
Clk => TheTimer[20].CLK
Clk => TheTimer[21].CLK
Clk => TheTimer[22].CLK
Clk => TheTimer[23].CLK
Clk => ControlRegister[0].CLK
Clk => ControlRegister[1].CLK
Clk => DataRegister[0].CLK
Clk => DataRegister[1].CLK
Clk => DataRegister[2].CLK
Clk => DataRegister[3].CLK
Clk => DataRegister[4].CLK
Clk => DataRegister[5].CLK
Clk => DataRegister[6].CLK
Clk => DataRegister[7].CLK
Reset_L => IRQ_Internal.PRESET
Reset_L => TheTimer[0].PRESET
Reset_L => TheTimer[1].PRESET
Reset_L => TheTimer[2].PRESET
Reset_L => TheTimer[3].PRESET
Reset_L => TheTimer[4].PRESET
Reset_L => TheTimer[5].PRESET
Reset_L => TheTimer[6].PRESET
Reset_L => TheTimer[7].PRESET
Reset_L => TheTimer[8].PRESET
Reset_L => TheTimer[9].PRESET
Reset_L => TheTimer[10].PRESET
Reset_L => TheTimer[11].PRESET
Reset_L => TheTimer[12].PRESET
Reset_L => TheTimer[13].PRESET
Reset_L => TheTimer[14].PRESET
Reset_L => TheTimer[15].PRESET
Reset_L => TheTimer[16].PRESET
Reset_L => TheTimer[17].PRESET
Reset_L => TheTimer[18].PRESET
Reset_L => TheTimer[19].PRESET
Reset_L => TheTimer[20].PRESET
Reset_L => TheTimer[21].PRESET
Reset_L => TheTimer[22].PRESET
Reset_L => TheTimer[23].PRESET
Reset_L => ControlRegister[0].ACLR
Reset_L => ControlRegister[1].ACLR
Reset_L => DataRegister[0].PRESET
Reset_L => DataRegister[1].PRESET
Reset_L => DataRegister[2].PRESET
Reset_L => DataRegister[3].PRESET
Reset_L => DataRegister[4].PRESET
Reset_L => DataRegister[5].PRESET
Reset_L => DataRegister[6].PRESET
Reset_L => DataRegister[7].PRESET
DataIn[0] => ControlRegister.DATAB
DataIn[0] => DataRegister[0].DATAIN
DataIn[1] => ControlRegister.DATAB
DataIn[1] => DataRegister[1].DATAIN
DataIn[2] => DataRegister[2].DATAIN
DataIn[3] => DataRegister[3].DATAIN
DataIn[4] => DataRegister[4].DATAIN
DataIn[5] => DataRegister[5].DATAIN
DataIn[6] => DataRegister[6].DATAIN
DataIn[7] => DataRegister[7].DATAIN
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
DataRegisterSelect => process_0.IN0
ControlRegisterSelect => process_0.IN0
ControlRegisterSelect => process_1.IN0
WE_L => process_1.IN1
WE_L => process_0.IN1
WE_L => process_0.IN1
IRQ_L <= IRQ_Internal.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|LCD_Controller:inst2
LCDDataOut[0] <= LCDDataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDDataOut[1] <= LCDDataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDDataOut[2] <= LCDDataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDDataOut[3] <= LCDDataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDDataOut[4] <= LCDDataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDDataOut[5] <= LCDDataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDDataOut[6] <= LCDDataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDDataOut[7] <= LCDDataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RS <= RS~reg0.DB_MAX_OUTPUT_PORT_TYPE
E <= E.DB_MAX_OUTPUT_PORT_TYPE
RW <= RW.DB_MAX_OUTPUT_PORT_TYPE
Clk => RS~reg0.CLK
Clk => LCDDataOut[0]~reg0.CLK
Clk => LCDDataOut[1]~reg0.CLK
Clk => LCDDataOut[2]~reg0.CLK
Clk => LCDDataOut[3]~reg0.CLK
Clk => LCDDataOut[4]~reg0.CLK
Clk => LCDDataOut[5]~reg0.CLK
Clk => LCDDataOut[6]~reg0.CLK
Clk => LCDDataOut[7]~reg0.CLK
Clk => timer[0].CLK
Clk => timer[1].CLK
Clk => timer[2].CLK
Clk => timer[3].CLK
Clk => Current_state~1.DATAIN
Reset => Current_state~3.DATAIN
Reset => LCDDataOut[7]~reg0.ENA
Reset => LCDDataOut[6]~reg0.ENA
Reset => LCDDataOut[5]~reg0.ENA
Reset => LCDDataOut[4]~reg0.ENA
Reset => LCDDataOut[3]~reg0.ENA
Reset => LCDDataOut[2]~reg0.ENA
Reset => LCDDataOut[1]~reg0.ENA
Reset => LCDDataOut[0]~reg0.ENA
Reset => RS~reg0.ENA
DataIn[0] => LCDDataOut.DATAB
DataIn[1] => LCDDataOut.DATAB
DataIn[2] => LCDDataOut.DATAB
DataIn[3] => LCDDataOut.DATAB
DataIn[4] => LCDDataOut.DATAB
DataIn[5] => LCDDataOut.DATAB
DataIn[6] => LCDDataOut.DATAB
DataIn[7] => LCDDataOut.DATAB
WriteEnable => Next_state.AssertRW.DATAB
WriteEnable => Next_state.Idle.DATAB
LCDCommandOrDisplayData => RS.DATAB


|MC68K|OnChipIO:inst8|TraceExceptionControlBit:inst16
DataIn => Q~reg0.DATAIN
Enable => Q~reg0.ENA
Clk => Q~reg0.CLK
Reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Timer:Timer5
Clk => IRQ_Internal.CLK
Clk => TheTimer[0].CLK
Clk => TheTimer[1].CLK
Clk => TheTimer[2].CLK
Clk => TheTimer[3].CLK
Clk => TheTimer[4].CLK
Clk => TheTimer[5].CLK
Clk => TheTimer[6].CLK
Clk => TheTimer[7].CLK
Clk => TheTimer[8].CLK
Clk => TheTimer[9].CLK
Clk => TheTimer[10].CLK
Clk => TheTimer[11].CLK
Clk => TheTimer[12].CLK
Clk => TheTimer[13].CLK
Clk => TheTimer[14].CLK
Clk => TheTimer[15].CLK
Clk => TheTimer[16].CLK
Clk => TheTimer[17].CLK
Clk => TheTimer[18].CLK
Clk => TheTimer[19].CLK
Clk => TheTimer[20].CLK
Clk => TheTimer[21].CLK
Clk => TheTimer[22].CLK
Clk => TheTimer[23].CLK
Clk => ControlRegister[0].CLK
Clk => ControlRegister[1].CLK
Clk => DataRegister[0].CLK
Clk => DataRegister[1].CLK
Clk => DataRegister[2].CLK
Clk => DataRegister[3].CLK
Clk => DataRegister[4].CLK
Clk => DataRegister[5].CLK
Clk => DataRegister[6].CLK
Clk => DataRegister[7].CLK
Reset_L => IRQ_Internal.PRESET
Reset_L => TheTimer[0].PRESET
Reset_L => TheTimer[1].PRESET
Reset_L => TheTimer[2].PRESET
Reset_L => TheTimer[3].PRESET
Reset_L => TheTimer[4].PRESET
Reset_L => TheTimer[5].PRESET
Reset_L => TheTimer[6].PRESET
Reset_L => TheTimer[7].PRESET
Reset_L => TheTimer[8].PRESET
Reset_L => TheTimer[9].PRESET
Reset_L => TheTimer[10].PRESET
Reset_L => TheTimer[11].PRESET
Reset_L => TheTimer[12].PRESET
Reset_L => TheTimer[13].PRESET
Reset_L => TheTimer[14].PRESET
Reset_L => TheTimer[15].PRESET
Reset_L => TheTimer[16].PRESET
Reset_L => TheTimer[17].PRESET
Reset_L => TheTimer[18].PRESET
Reset_L => TheTimer[19].PRESET
Reset_L => TheTimer[20].PRESET
Reset_L => TheTimer[21].PRESET
Reset_L => TheTimer[22].PRESET
Reset_L => TheTimer[23].PRESET
Reset_L => ControlRegister[0].ACLR
Reset_L => ControlRegister[1].ACLR
Reset_L => DataRegister[0].PRESET
Reset_L => DataRegister[1].PRESET
Reset_L => DataRegister[2].PRESET
Reset_L => DataRegister[3].PRESET
Reset_L => DataRegister[4].PRESET
Reset_L => DataRegister[5].PRESET
Reset_L => DataRegister[6].PRESET
Reset_L => DataRegister[7].PRESET
DataIn[0] => ControlRegister.DATAB
DataIn[0] => DataRegister[0].DATAIN
DataIn[1] => ControlRegister.DATAB
DataIn[1] => DataRegister[1].DATAIN
DataIn[2] => DataRegister[2].DATAIN
DataIn[3] => DataRegister[3].DATAIN
DataIn[4] => DataRegister[4].DATAIN
DataIn[5] => DataRegister[5].DATAIN
DataIn[6] => DataRegister[6].DATAIN
DataIn[7] => DataRegister[7].DATAIN
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
DataRegisterSelect => process_0.IN0
ControlRegisterSelect => process_0.IN0
ControlRegisterSelect => process_1.IN0
WE_L => process_1.IN1
WE_L => process_0.IN1
WE_L => process_0.IN1
IRQ_L <= IRQ_Internal.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Timer:Timer6
Clk => IRQ_Internal.CLK
Clk => TheTimer[0].CLK
Clk => TheTimer[1].CLK
Clk => TheTimer[2].CLK
Clk => TheTimer[3].CLK
Clk => TheTimer[4].CLK
Clk => TheTimer[5].CLK
Clk => TheTimer[6].CLK
Clk => TheTimer[7].CLK
Clk => TheTimer[8].CLK
Clk => TheTimer[9].CLK
Clk => TheTimer[10].CLK
Clk => TheTimer[11].CLK
Clk => TheTimer[12].CLK
Clk => TheTimer[13].CLK
Clk => TheTimer[14].CLK
Clk => TheTimer[15].CLK
Clk => TheTimer[16].CLK
Clk => TheTimer[17].CLK
Clk => TheTimer[18].CLK
Clk => TheTimer[19].CLK
Clk => TheTimer[20].CLK
Clk => TheTimer[21].CLK
Clk => TheTimer[22].CLK
Clk => TheTimer[23].CLK
Clk => ControlRegister[0].CLK
Clk => ControlRegister[1].CLK
Clk => DataRegister[0].CLK
Clk => DataRegister[1].CLK
Clk => DataRegister[2].CLK
Clk => DataRegister[3].CLK
Clk => DataRegister[4].CLK
Clk => DataRegister[5].CLK
Clk => DataRegister[6].CLK
Clk => DataRegister[7].CLK
Reset_L => IRQ_Internal.PRESET
Reset_L => TheTimer[0].PRESET
Reset_L => TheTimer[1].PRESET
Reset_L => TheTimer[2].PRESET
Reset_L => TheTimer[3].PRESET
Reset_L => TheTimer[4].PRESET
Reset_L => TheTimer[5].PRESET
Reset_L => TheTimer[6].PRESET
Reset_L => TheTimer[7].PRESET
Reset_L => TheTimer[8].PRESET
Reset_L => TheTimer[9].PRESET
Reset_L => TheTimer[10].PRESET
Reset_L => TheTimer[11].PRESET
Reset_L => TheTimer[12].PRESET
Reset_L => TheTimer[13].PRESET
Reset_L => TheTimer[14].PRESET
Reset_L => TheTimer[15].PRESET
Reset_L => TheTimer[16].PRESET
Reset_L => TheTimer[17].PRESET
Reset_L => TheTimer[18].PRESET
Reset_L => TheTimer[19].PRESET
Reset_L => TheTimer[20].PRESET
Reset_L => TheTimer[21].PRESET
Reset_L => TheTimer[22].PRESET
Reset_L => TheTimer[23].PRESET
Reset_L => ControlRegister[0].ACLR
Reset_L => ControlRegister[1].ACLR
Reset_L => DataRegister[0].PRESET
Reset_L => DataRegister[1].PRESET
Reset_L => DataRegister[2].PRESET
Reset_L => DataRegister[3].PRESET
Reset_L => DataRegister[4].PRESET
Reset_L => DataRegister[5].PRESET
Reset_L => DataRegister[6].PRESET
Reset_L => DataRegister[7].PRESET
DataIn[0] => ControlRegister.DATAB
DataIn[0] => DataRegister[0].DATAIN
DataIn[1] => ControlRegister.DATAB
DataIn[1] => DataRegister[1].DATAIN
DataIn[2] => DataRegister[2].DATAIN
DataIn[3] => DataRegister[3].DATAIN
DataIn[4] => DataRegister[4].DATAIN
DataIn[5] => DataRegister[5].DATAIN
DataIn[6] => DataRegister[6].DATAIN
DataIn[7] => DataRegister[7].DATAIN
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
DataRegisterSelect => process_0.IN0
ControlRegisterSelect => process_0.IN0
ControlRegisterSelect => process_1.IN0
WE_L => process_1.IN1
WE_L => process_0.IN1
WE_L => process_0.IN1
IRQ_L <= IRQ_Internal.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Timer:Timer7
Clk => IRQ_Internal.CLK
Clk => TheTimer[0].CLK
Clk => TheTimer[1].CLK
Clk => TheTimer[2].CLK
Clk => TheTimer[3].CLK
Clk => TheTimer[4].CLK
Clk => TheTimer[5].CLK
Clk => TheTimer[6].CLK
Clk => TheTimer[7].CLK
Clk => TheTimer[8].CLK
Clk => TheTimer[9].CLK
Clk => TheTimer[10].CLK
Clk => TheTimer[11].CLK
Clk => TheTimer[12].CLK
Clk => TheTimer[13].CLK
Clk => TheTimer[14].CLK
Clk => TheTimer[15].CLK
Clk => TheTimer[16].CLK
Clk => TheTimer[17].CLK
Clk => TheTimer[18].CLK
Clk => TheTimer[19].CLK
Clk => TheTimer[20].CLK
Clk => TheTimer[21].CLK
Clk => TheTimer[22].CLK
Clk => TheTimer[23].CLK
Clk => ControlRegister[0].CLK
Clk => ControlRegister[1].CLK
Clk => DataRegister[0].CLK
Clk => DataRegister[1].CLK
Clk => DataRegister[2].CLK
Clk => DataRegister[3].CLK
Clk => DataRegister[4].CLK
Clk => DataRegister[5].CLK
Clk => DataRegister[6].CLK
Clk => DataRegister[7].CLK
Reset_L => IRQ_Internal.PRESET
Reset_L => TheTimer[0].PRESET
Reset_L => TheTimer[1].PRESET
Reset_L => TheTimer[2].PRESET
Reset_L => TheTimer[3].PRESET
Reset_L => TheTimer[4].PRESET
Reset_L => TheTimer[5].PRESET
Reset_L => TheTimer[6].PRESET
Reset_L => TheTimer[7].PRESET
Reset_L => TheTimer[8].PRESET
Reset_L => TheTimer[9].PRESET
Reset_L => TheTimer[10].PRESET
Reset_L => TheTimer[11].PRESET
Reset_L => TheTimer[12].PRESET
Reset_L => TheTimer[13].PRESET
Reset_L => TheTimer[14].PRESET
Reset_L => TheTimer[15].PRESET
Reset_L => TheTimer[16].PRESET
Reset_L => TheTimer[17].PRESET
Reset_L => TheTimer[18].PRESET
Reset_L => TheTimer[19].PRESET
Reset_L => TheTimer[20].PRESET
Reset_L => TheTimer[21].PRESET
Reset_L => TheTimer[22].PRESET
Reset_L => TheTimer[23].PRESET
Reset_L => ControlRegister[0].ACLR
Reset_L => ControlRegister[1].ACLR
Reset_L => DataRegister[0].PRESET
Reset_L => DataRegister[1].PRESET
Reset_L => DataRegister[2].PRESET
Reset_L => DataRegister[3].PRESET
Reset_L => DataRegister[4].PRESET
Reset_L => DataRegister[5].PRESET
Reset_L => DataRegister[6].PRESET
Reset_L => DataRegister[7].PRESET
DataIn[0] => ControlRegister.DATAB
DataIn[0] => DataRegister[0].DATAIN
DataIn[1] => ControlRegister.DATAB
DataIn[1] => DataRegister[1].DATAIN
DataIn[2] => DataRegister[2].DATAIN
DataIn[3] => DataRegister[3].DATAIN
DataIn[4] => DataRegister[4].DATAIN
DataIn[5] => DataRegister[5].DATAIN
DataIn[6] => DataRegister[6].DATAIN
DataIn[7] => DataRegister[7].DATAIN
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
DataRegisterSelect => process_0.IN0
ControlRegisterSelect => process_0.IN0
ControlRegisterSelect => process_1.IN0
WE_L => process_1.IN1
WE_L => process_0.IN1
WE_L => process_0.IN1
IRQ_L <= IRQ_Internal.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Timer:Timer8
Clk => IRQ_Internal.CLK
Clk => TheTimer[0].CLK
Clk => TheTimer[1].CLK
Clk => TheTimer[2].CLK
Clk => TheTimer[3].CLK
Clk => TheTimer[4].CLK
Clk => TheTimer[5].CLK
Clk => TheTimer[6].CLK
Clk => TheTimer[7].CLK
Clk => TheTimer[8].CLK
Clk => TheTimer[9].CLK
Clk => TheTimer[10].CLK
Clk => TheTimer[11].CLK
Clk => TheTimer[12].CLK
Clk => TheTimer[13].CLK
Clk => TheTimer[14].CLK
Clk => TheTimer[15].CLK
Clk => TheTimer[16].CLK
Clk => TheTimer[17].CLK
Clk => TheTimer[18].CLK
Clk => TheTimer[19].CLK
Clk => TheTimer[20].CLK
Clk => TheTimer[21].CLK
Clk => TheTimer[22].CLK
Clk => TheTimer[23].CLK
Clk => ControlRegister[0].CLK
Clk => ControlRegister[1].CLK
Clk => DataRegister[0].CLK
Clk => DataRegister[1].CLK
Clk => DataRegister[2].CLK
Clk => DataRegister[3].CLK
Clk => DataRegister[4].CLK
Clk => DataRegister[5].CLK
Clk => DataRegister[6].CLK
Clk => DataRegister[7].CLK
Reset_L => IRQ_Internal.PRESET
Reset_L => TheTimer[0].PRESET
Reset_L => TheTimer[1].PRESET
Reset_L => TheTimer[2].PRESET
Reset_L => TheTimer[3].PRESET
Reset_L => TheTimer[4].PRESET
Reset_L => TheTimer[5].PRESET
Reset_L => TheTimer[6].PRESET
Reset_L => TheTimer[7].PRESET
Reset_L => TheTimer[8].PRESET
Reset_L => TheTimer[9].PRESET
Reset_L => TheTimer[10].PRESET
Reset_L => TheTimer[11].PRESET
Reset_L => TheTimer[12].PRESET
Reset_L => TheTimer[13].PRESET
Reset_L => TheTimer[14].PRESET
Reset_L => TheTimer[15].PRESET
Reset_L => TheTimer[16].PRESET
Reset_L => TheTimer[17].PRESET
Reset_L => TheTimer[18].PRESET
Reset_L => TheTimer[19].PRESET
Reset_L => TheTimer[20].PRESET
Reset_L => TheTimer[21].PRESET
Reset_L => TheTimer[22].PRESET
Reset_L => TheTimer[23].PRESET
Reset_L => ControlRegister[0].ACLR
Reset_L => ControlRegister[1].ACLR
Reset_L => DataRegister[0].PRESET
Reset_L => DataRegister[1].PRESET
Reset_L => DataRegister[2].PRESET
Reset_L => DataRegister[3].PRESET
Reset_L => DataRegister[4].PRESET
Reset_L => DataRegister[5].PRESET
Reset_L => DataRegister[6].PRESET
Reset_L => DataRegister[7].PRESET
DataIn[0] => ControlRegister.DATAB
DataIn[0] => DataRegister[0].DATAIN
DataIn[1] => ControlRegister.DATAB
DataIn[1] => DataRegister[1].DATAIN
DataIn[2] => DataRegister[2].DATAIN
DataIn[3] => DataRegister[3].DATAIN
DataIn[4] => DataRegister[4].DATAIN
DataIn[5] => DataRegister[5].DATAIN
DataIn[6] => DataRegister[6].DATAIN
DataIn[7] => DataRegister[7].DATAIN
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
DataRegisterSelect => process_0.IN0
ControlRegisterSelect => process_0.IN0
ControlRegisterSelect => process_1.IN0
WE_L => process_1.IN1
WE_L => process_0.IN1
WE_L => process_0.IN1
IRQ_L <= IRQ_Internal.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|lpm_bustri1:inst15
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipIO:inst8|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipIO:inst8|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|lpm_bustri1:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipIO:inst8|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|lpm_bustri1:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipIO:inst8|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|lpm_bustri1:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipIO:inst8|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst11
Input1[0] => Equal15.IN7
Input1[0] => Equal16.IN7
Input1[0] => Equal17.IN7
Input1[0] => Equal18.IN7
Input1[0] => Equal19.IN7
Input1[0] => Equal20.IN7
Input1[0] => Equal21.IN7
Input1[0] => Equal22.IN7
Input1[0] => Equal23.IN7
Input1[0] => Equal24.IN7
Input1[0] => Equal25.IN7
Input1[0] => Equal26.IN7
Input1[0] => Equal27.IN7
Input1[0] => Equal28.IN7
Input1[0] => Equal29.IN7
Input1[1] => Equal15.IN6
Input1[1] => Equal16.IN6
Input1[1] => Equal17.IN6
Input1[1] => Equal18.IN6
Input1[1] => Equal19.IN6
Input1[1] => Equal20.IN6
Input1[1] => Equal21.IN6
Input1[1] => Equal22.IN6
Input1[1] => Equal23.IN6
Input1[1] => Equal24.IN6
Input1[1] => Equal25.IN6
Input1[1] => Equal26.IN6
Input1[1] => Equal27.IN6
Input1[1] => Equal28.IN6
Input1[1] => Equal29.IN6
Input1[2] => Equal15.IN5
Input1[2] => Equal16.IN5
Input1[2] => Equal17.IN5
Input1[2] => Equal18.IN5
Input1[2] => Equal19.IN5
Input1[2] => Equal20.IN5
Input1[2] => Equal21.IN5
Input1[2] => Equal22.IN5
Input1[2] => Equal23.IN5
Input1[2] => Equal24.IN5
Input1[2] => Equal25.IN5
Input1[2] => Equal26.IN5
Input1[2] => Equal27.IN5
Input1[2] => Equal28.IN5
Input1[2] => Equal29.IN5
Input1[3] => Equal15.IN4
Input1[3] => Equal16.IN4
Input1[3] => Equal17.IN4
Input1[3] => Equal18.IN4
Input1[3] => Equal19.IN4
Input1[3] => Equal20.IN4
Input1[3] => Equal21.IN4
Input1[3] => Equal22.IN4
Input1[3] => Equal23.IN4
Input1[3] => Equal24.IN4
Input1[3] => Equal25.IN4
Input1[3] => Equal26.IN4
Input1[3] => Equal27.IN4
Input1[3] => Equal28.IN4
Input1[3] => Equal29.IN4
Input1[4] => Equal0.IN7
Input1[4] => Equal1.IN7
Input1[4] => Equal2.IN7
Input1[4] => Equal3.IN7
Input1[4] => Equal4.IN7
Input1[4] => Equal5.IN7
Input1[4] => Equal6.IN7
Input1[4] => Equal7.IN7
Input1[4] => Equal8.IN7
Input1[4] => Equal9.IN7
Input1[4] => Equal10.IN7
Input1[4] => Equal11.IN7
Input1[4] => Equal12.IN7
Input1[4] => Equal13.IN7
Input1[4] => Equal14.IN7
Input1[5] => Equal0.IN6
Input1[5] => Equal1.IN6
Input1[5] => Equal2.IN6
Input1[5] => Equal3.IN6
Input1[5] => Equal4.IN6
Input1[5] => Equal5.IN6
Input1[5] => Equal6.IN6
Input1[5] => Equal7.IN6
Input1[5] => Equal8.IN6
Input1[5] => Equal9.IN6
Input1[5] => Equal10.IN6
Input1[5] => Equal11.IN6
Input1[5] => Equal12.IN6
Input1[5] => Equal13.IN6
Input1[5] => Equal14.IN6
Input1[6] => Equal0.IN5
Input1[6] => Equal1.IN5
Input1[6] => Equal2.IN5
Input1[6] => Equal3.IN5
Input1[6] => Equal4.IN5
Input1[6] => Equal5.IN5
Input1[6] => Equal6.IN5
Input1[6] => Equal7.IN5
Input1[6] => Equal8.IN5
Input1[6] => Equal9.IN5
Input1[6] => Equal10.IN5
Input1[6] => Equal11.IN5
Input1[6] => Equal12.IN5
Input1[6] => Equal13.IN5
Input1[6] => Equal14.IN5
Input1[7] => Equal0.IN4
Input1[7] => Equal1.IN4
Input1[7] => Equal2.IN4
Input1[7] => Equal3.IN4
Input1[7] => Equal4.IN4
Input1[7] => Equal5.IN4
Input1[7] => Equal6.IN4
Input1[7] => Equal7.IN4
Input1[7] => Equal8.IN4
Input1[7] => Equal9.IN4
Input1[7] => Equal10.IN4
Input1[7] => Equal11.IN4
Input1[7] => Equal12.IN4
Input1[7] => Equal13.IN4
Input1[7] => Equal14.IN4
Display1[6] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[5] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[4] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[3] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[2] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[1] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[0] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display2[6] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[5] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[4] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[3] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[2] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[1] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[0] <= Display2.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Latch8Bit:inst3
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst10
Input1[0] => Equal15.IN7
Input1[0] => Equal16.IN7
Input1[0] => Equal17.IN7
Input1[0] => Equal18.IN7
Input1[0] => Equal19.IN7
Input1[0] => Equal20.IN7
Input1[0] => Equal21.IN7
Input1[0] => Equal22.IN7
Input1[0] => Equal23.IN7
Input1[0] => Equal24.IN7
Input1[0] => Equal25.IN7
Input1[0] => Equal26.IN7
Input1[0] => Equal27.IN7
Input1[0] => Equal28.IN7
Input1[0] => Equal29.IN7
Input1[1] => Equal15.IN6
Input1[1] => Equal16.IN6
Input1[1] => Equal17.IN6
Input1[1] => Equal18.IN6
Input1[1] => Equal19.IN6
Input1[1] => Equal20.IN6
Input1[1] => Equal21.IN6
Input1[1] => Equal22.IN6
Input1[1] => Equal23.IN6
Input1[1] => Equal24.IN6
Input1[1] => Equal25.IN6
Input1[1] => Equal26.IN6
Input1[1] => Equal27.IN6
Input1[1] => Equal28.IN6
Input1[1] => Equal29.IN6
Input1[2] => Equal15.IN5
Input1[2] => Equal16.IN5
Input1[2] => Equal17.IN5
Input1[2] => Equal18.IN5
Input1[2] => Equal19.IN5
Input1[2] => Equal20.IN5
Input1[2] => Equal21.IN5
Input1[2] => Equal22.IN5
Input1[2] => Equal23.IN5
Input1[2] => Equal24.IN5
Input1[2] => Equal25.IN5
Input1[2] => Equal26.IN5
Input1[2] => Equal27.IN5
Input1[2] => Equal28.IN5
Input1[2] => Equal29.IN5
Input1[3] => Equal15.IN4
Input1[3] => Equal16.IN4
Input1[3] => Equal17.IN4
Input1[3] => Equal18.IN4
Input1[3] => Equal19.IN4
Input1[3] => Equal20.IN4
Input1[3] => Equal21.IN4
Input1[3] => Equal22.IN4
Input1[3] => Equal23.IN4
Input1[3] => Equal24.IN4
Input1[3] => Equal25.IN4
Input1[3] => Equal26.IN4
Input1[3] => Equal27.IN4
Input1[3] => Equal28.IN4
Input1[3] => Equal29.IN4
Input1[4] => Equal0.IN7
Input1[4] => Equal1.IN7
Input1[4] => Equal2.IN7
Input1[4] => Equal3.IN7
Input1[4] => Equal4.IN7
Input1[4] => Equal5.IN7
Input1[4] => Equal6.IN7
Input1[4] => Equal7.IN7
Input1[4] => Equal8.IN7
Input1[4] => Equal9.IN7
Input1[4] => Equal10.IN7
Input1[4] => Equal11.IN7
Input1[4] => Equal12.IN7
Input1[4] => Equal13.IN7
Input1[4] => Equal14.IN7
Input1[5] => Equal0.IN6
Input1[5] => Equal1.IN6
Input1[5] => Equal2.IN6
Input1[5] => Equal3.IN6
Input1[5] => Equal4.IN6
Input1[5] => Equal5.IN6
Input1[5] => Equal6.IN6
Input1[5] => Equal7.IN6
Input1[5] => Equal8.IN6
Input1[5] => Equal9.IN6
Input1[5] => Equal10.IN6
Input1[5] => Equal11.IN6
Input1[5] => Equal12.IN6
Input1[5] => Equal13.IN6
Input1[5] => Equal14.IN6
Input1[6] => Equal0.IN5
Input1[6] => Equal1.IN5
Input1[6] => Equal2.IN5
Input1[6] => Equal3.IN5
Input1[6] => Equal4.IN5
Input1[6] => Equal5.IN5
Input1[6] => Equal6.IN5
Input1[6] => Equal7.IN5
Input1[6] => Equal8.IN5
Input1[6] => Equal9.IN5
Input1[6] => Equal10.IN5
Input1[6] => Equal11.IN5
Input1[6] => Equal12.IN5
Input1[6] => Equal13.IN5
Input1[6] => Equal14.IN5
Input1[7] => Equal0.IN4
Input1[7] => Equal1.IN4
Input1[7] => Equal2.IN4
Input1[7] => Equal3.IN4
Input1[7] => Equal4.IN4
Input1[7] => Equal5.IN4
Input1[7] => Equal6.IN4
Input1[7] => Equal7.IN4
Input1[7] => Equal8.IN4
Input1[7] => Equal9.IN4
Input1[7] => Equal10.IN4
Input1[7] => Equal11.IN4
Input1[7] => Equal12.IN4
Input1[7] => Equal13.IN4
Input1[7] => Equal14.IN4
Display1[6] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[5] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[4] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[3] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[2] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[1] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[0] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display2[6] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[5] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[4] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[3] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[2] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[1] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[0] <= Display2.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Latch8Bit:inst
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst21
Input1[0] => Equal15.IN7
Input1[0] => Equal16.IN7
Input1[0] => Equal17.IN7
Input1[0] => Equal18.IN7
Input1[0] => Equal19.IN7
Input1[0] => Equal20.IN7
Input1[0] => Equal21.IN7
Input1[0] => Equal22.IN7
Input1[0] => Equal23.IN7
Input1[0] => Equal24.IN7
Input1[0] => Equal25.IN7
Input1[0] => Equal26.IN7
Input1[0] => Equal27.IN7
Input1[0] => Equal28.IN7
Input1[0] => Equal29.IN7
Input1[1] => Equal15.IN6
Input1[1] => Equal16.IN6
Input1[1] => Equal17.IN6
Input1[1] => Equal18.IN6
Input1[1] => Equal19.IN6
Input1[1] => Equal20.IN6
Input1[1] => Equal21.IN6
Input1[1] => Equal22.IN6
Input1[1] => Equal23.IN6
Input1[1] => Equal24.IN6
Input1[1] => Equal25.IN6
Input1[1] => Equal26.IN6
Input1[1] => Equal27.IN6
Input1[1] => Equal28.IN6
Input1[1] => Equal29.IN6
Input1[2] => Equal15.IN5
Input1[2] => Equal16.IN5
Input1[2] => Equal17.IN5
Input1[2] => Equal18.IN5
Input1[2] => Equal19.IN5
Input1[2] => Equal20.IN5
Input1[2] => Equal21.IN5
Input1[2] => Equal22.IN5
Input1[2] => Equal23.IN5
Input1[2] => Equal24.IN5
Input1[2] => Equal25.IN5
Input1[2] => Equal26.IN5
Input1[2] => Equal27.IN5
Input1[2] => Equal28.IN5
Input1[2] => Equal29.IN5
Input1[3] => Equal15.IN4
Input1[3] => Equal16.IN4
Input1[3] => Equal17.IN4
Input1[3] => Equal18.IN4
Input1[3] => Equal19.IN4
Input1[3] => Equal20.IN4
Input1[3] => Equal21.IN4
Input1[3] => Equal22.IN4
Input1[3] => Equal23.IN4
Input1[3] => Equal24.IN4
Input1[3] => Equal25.IN4
Input1[3] => Equal26.IN4
Input1[3] => Equal27.IN4
Input1[3] => Equal28.IN4
Input1[3] => Equal29.IN4
Input1[4] => Equal0.IN7
Input1[4] => Equal1.IN7
Input1[4] => Equal2.IN7
Input1[4] => Equal3.IN7
Input1[4] => Equal4.IN7
Input1[4] => Equal5.IN7
Input1[4] => Equal6.IN7
Input1[4] => Equal7.IN7
Input1[4] => Equal8.IN7
Input1[4] => Equal9.IN7
Input1[4] => Equal10.IN7
Input1[4] => Equal11.IN7
Input1[4] => Equal12.IN7
Input1[4] => Equal13.IN7
Input1[4] => Equal14.IN7
Input1[5] => Equal0.IN6
Input1[5] => Equal1.IN6
Input1[5] => Equal2.IN6
Input1[5] => Equal3.IN6
Input1[5] => Equal4.IN6
Input1[5] => Equal5.IN6
Input1[5] => Equal6.IN6
Input1[5] => Equal7.IN6
Input1[5] => Equal8.IN6
Input1[5] => Equal9.IN6
Input1[5] => Equal10.IN6
Input1[5] => Equal11.IN6
Input1[5] => Equal12.IN6
Input1[5] => Equal13.IN6
Input1[5] => Equal14.IN6
Input1[6] => Equal0.IN5
Input1[6] => Equal1.IN5
Input1[6] => Equal2.IN5
Input1[6] => Equal3.IN5
Input1[6] => Equal4.IN5
Input1[6] => Equal5.IN5
Input1[6] => Equal6.IN5
Input1[6] => Equal7.IN5
Input1[6] => Equal8.IN5
Input1[6] => Equal9.IN5
Input1[6] => Equal10.IN5
Input1[6] => Equal11.IN5
Input1[6] => Equal12.IN5
Input1[6] => Equal13.IN5
Input1[6] => Equal14.IN5
Input1[7] => Equal0.IN4
Input1[7] => Equal1.IN4
Input1[7] => Equal2.IN4
Input1[7] => Equal3.IN4
Input1[7] => Equal4.IN4
Input1[7] => Equal5.IN4
Input1[7] => Equal6.IN4
Input1[7] => Equal7.IN4
Input1[7] => Equal8.IN4
Input1[7] => Equal9.IN4
Input1[7] => Equal10.IN4
Input1[7] => Equal11.IN4
Input1[7] => Equal12.IN4
Input1[7] => Equal13.IN4
Input1[7] => Equal14.IN4
Display1[6] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[5] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[4] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[3] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[2] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[1] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[0] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display2[6] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[5] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[4] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[3] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[2] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[1] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[0] <= Display2.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Latch8Bit:inst23
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst22
Input1[0] => Equal15.IN7
Input1[0] => Equal16.IN7
Input1[0] => Equal17.IN7
Input1[0] => Equal18.IN7
Input1[0] => Equal19.IN7
Input1[0] => Equal20.IN7
Input1[0] => Equal21.IN7
Input1[0] => Equal22.IN7
Input1[0] => Equal23.IN7
Input1[0] => Equal24.IN7
Input1[0] => Equal25.IN7
Input1[0] => Equal26.IN7
Input1[0] => Equal27.IN7
Input1[0] => Equal28.IN7
Input1[0] => Equal29.IN7
Input1[1] => Equal15.IN6
Input1[1] => Equal16.IN6
Input1[1] => Equal17.IN6
Input1[1] => Equal18.IN6
Input1[1] => Equal19.IN6
Input1[1] => Equal20.IN6
Input1[1] => Equal21.IN6
Input1[1] => Equal22.IN6
Input1[1] => Equal23.IN6
Input1[1] => Equal24.IN6
Input1[1] => Equal25.IN6
Input1[1] => Equal26.IN6
Input1[1] => Equal27.IN6
Input1[1] => Equal28.IN6
Input1[1] => Equal29.IN6
Input1[2] => Equal15.IN5
Input1[2] => Equal16.IN5
Input1[2] => Equal17.IN5
Input1[2] => Equal18.IN5
Input1[2] => Equal19.IN5
Input1[2] => Equal20.IN5
Input1[2] => Equal21.IN5
Input1[2] => Equal22.IN5
Input1[2] => Equal23.IN5
Input1[2] => Equal24.IN5
Input1[2] => Equal25.IN5
Input1[2] => Equal26.IN5
Input1[2] => Equal27.IN5
Input1[2] => Equal28.IN5
Input1[2] => Equal29.IN5
Input1[3] => Equal15.IN4
Input1[3] => Equal16.IN4
Input1[3] => Equal17.IN4
Input1[3] => Equal18.IN4
Input1[3] => Equal19.IN4
Input1[3] => Equal20.IN4
Input1[3] => Equal21.IN4
Input1[3] => Equal22.IN4
Input1[3] => Equal23.IN4
Input1[3] => Equal24.IN4
Input1[3] => Equal25.IN4
Input1[3] => Equal26.IN4
Input1[3] => Equal27.IN4
Input1[3] => Equal28.IN4
Input1[3] => Equal29.IN4
Input1[4] => Equal0.IN7
Input1[4] => Equal1.IN7
Input1[4] => Equal2.IN7
Input1[4] => Equal3.IN7
Input1[4] => Equal4.IN7
Input1[4] => Equal5.IN7
Input1[4] => Equal6.IN7
Input1[4] => Equal7.IN7
Input1[4] => Equal8.IN7
Input1[4] => Equal9.IN7
Input1[4] => Equal10.IN7
Input1[4] => Equal11.IN7
Input1[4] => Equal12.IN7
Input1[4] => Equal13.IN7
Input1[4] => Equal14.IN7
Input1[5] => Equal0.IN6
Input1[5] => Equal1.IN6
Input1[5] => Equal2.IN6
Input1[5] => Equal3.IN6
Input1[5] => Equal4.IN6
Input1[5] => Equal5.IN6
Input1[5] => Equal6.IN6
Input1[5] => Equal7.IN6
Input1[5] => Equal8.IN6
Input1[5] => Equal9.IN6
Input1[5] => Equal10.IN6
Input1[5] => Equal11.IN6
Input1[5] => Equal12.IN6
Input1[5] => Equal13.IN6
Input1[5] => Equal14.IN6
Input1[6] => Equal0.IN5
Input1[6] => Equal1.IN5
Input1[6] => Equal2.IN5
Input1[6] => Equal3.IN5
Input1[6] => Equal4.IN5
Input1[6] => Equal5.IN5
Input1[6] => Equal6.IN5
Input1[6] => Equal7.IN5
Input1[6] => Equal8.IN5
Input1[6] => Equal9.IN5
Input1[6] => Equal10.IN5
Input1[6] => Equal11.IN5
Input1[6] => Equal12.IN5
Input1[6] => Equal13.IN5
Input1[6] => Equal14.IN5
Input1[7] => Equal0.IN4
Input1[7] => Equal1.IN4
Input1[7] => Equal2.IN4
Input1[7] => Equal3.IN4
Input1[7] => Equal4.IN4
Input1[7] => Equal5.IN4
Input1[7] => Equal6.IN4
Input1[7] => Equal7.IN4
Input1[7] => Equal8.IN4
Input1[7] => Equal9.IN4
Input1[7] => Equal10.IN4
Input1[7] => Equal11.IN4
Input1[7] => Equal12.IN4
Input1[7] => Equal13.IN4
Input1[7] => Equal14.IN4
Display1[6] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[5] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[4] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[3] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[2] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[1] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[0] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display2[6] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[5] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[4] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[3] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[2] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[1] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[0] <= Display2.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Latch8Bit:inst24
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Latch8Bit:inst4
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Latch8Bit:inst8
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Latch8Bit:inst9
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Latch8Bit:inst12
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Latch8Bit:inst14
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipM68xxIO:inst11
RS232_TxData <= ACIA_6850:inst16.TxData
Clk => ACIA_6850:inst16.Clk
Clk => ACIA_BaudRate_Generator:inst1.Clk
Reset_L => inst18.IN0
Reset_L => ACIA_BaudRate_Generator:inst1.Reset_L
IOSelect => M68xxIODecoder:inst.IOSelect
UDS_L => M68xxIODecoder:inst.UDS
Address[0] => M68xxIODecoder:inst.Address[0]
Address[1] => M68xxIODecoder:inst.Address[1]
Address[1] => ACIA_6850:inst16.RS
Address[2] => M68xxIODecoder:inst.Address[2]
Address[3] => M68xxIODecoder:inst.Address[3]
Address[4] => M68xxIODecoder:inst.Address[4]
Address[5] => M68xxIODecoder:inst.Address[5]
Address[6] => M68xxIODecoder:inst.Address[6]
Address[7] => M68xxIODecoder:inst.Address[7]
Address[8] => M68xxIODecoder:inst.Address[8]
Address[9] => M68xxIODecoder:inst.Address[9]
Address[10] => M68xxIODecoder:inst.Address[10]
Address[11] => M68xxIODecoder:inst.Address[11]
Address[12] => M68xxIODecoder:inst.Address[12]
Address[13] => M68xxIODecoder:inst.Address[13]
Address[14] => M68xxIODecoder:inst.Address[14]
Address[15] => M68xxIODecoder:inst.Address[15]
Address[16] => M68xxIODecoder:inst.Address[16]
Address[17] => M68xxIODecoder:inst.Address[17]
Address[18] => M68xxIODecoder:inst.Address[18]
Address[19] => M68xxIODecoder:inst.Address[19]
Address[20] => M68xxIODecoder:inst.Address[20]
Address[21] => M68xxIODecoder:inst.Address[21]
Address[22] => M68xxIODecoder:inst.Address[22]
Address[23] => M68xxIODecoder:inst.Address[23]
Address[24] => M68xxIODecoder:inst.Address[24]
Address[25] => M68xxIODecoder:inst.Address[25]
Address[26] => M68xxIODecoder:inst.Address[26]
Address[27] => M68xxIODecoder:inst.Address[27]
Address[28] => M68xxIODecoder:inst.Address[28]
Address[29] => M68xxIODecoder:inst.Address[29]
Address[30] => M68xxIODecoder:inst.Address[30]
Address[31] => M68xxIODecoder:inst.Address[31]
WE_L => ACIA_6850:inst16.Write_L
Clock_50Mhz => ACIA_BaudRate_Generator:inst1.Clk_50Mhz
DataIn[0] => ACIA_BaudRate_Generator:inst1.DataIn[0]
DataIn[0] => ACIA_6850:inst16.DataIn[0]
DataIn[1] => ACIA_BaudRate_Generator:inst1.DataIn[1]
DataIn[1] => ACIA_6850:inst16.DataIn[1]
DataIn[2] => ACIA_BaudRate_Generator:inst1.DataIn[2]
DataIn[2] => ACIA_6850:inst16.DataIn[2]
DataIn[3] => ACIA_6850:inst16.DataIn[3]
DataIn[4] => ACIA_6850:inst16.DataIn[4]
DataIn[5] => ACIA_6850:inst16.DataIn[5]
DataIn[6] => ACIA_6850:inst16.DataIn[6]
DataIn[7] => ACIA_6850:inst16.DataIn[7]
RS232_RxData => ACIA_6850:inst16.RxData
ACIA_IRQ <= ACIA_6850:inst16.IRQ_L
DataOut[0] <= ACIA_6850:inst16.DataOut[0]
DataOut[1] <= ACIA_6850:inst16.DataOut[1]
DataOut[2] <= ACIA_6850:inst16.DataOut[2]
DataOut[3] <= ACIA_6850:inst16.DataOut[3]
DataOut[4] <= ACIA_6850:inst16.DataOut[4]
DataOut[5] <= ACIA_6850:inst16.DataOut[5]
DataOut[6] <= ACIA_6850:inst16.DataOut[6]
DataOut[7] <= ACIA_6850:inst16.DataOut[7]


|MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16
Clk => ACIA_RX:RxDev.Clk
Clk => ACIA_TX:TxDev.Clk
Clk => ReadSR.CLK
Clk => WriteTR.CLK
Clk => ReadRR.CLK
Clk => TranReg[0].CLK
Clk => TranReg[1].CLK
Clk => TranReg[2].CLK
Clk => TranReg[3].CLK
Clk => TranReg[4].CLK
Clk => TranReg[5].CLK
Clk => TranReg[6].CLK
Clk => TranReg[7].CLK
Clk => CtrlReg[0].CLK
Clk => CtrlReg[1].CLK
Clk => CtrlReg[2].CLK
Clk => CtrlReg[3].CLK
Clk => CtrlReg[4].CLK
Clk => CtrlReg[5].CLK
Clk => CtrlReg[6].CLK
Clk => CtrlReg[7].CLK
Clk => StatReg[0].CLK
Clk => StatReg[1].CLK
Clk => StatReg[2].CLK
Clk => StatReg[3].CLK
Clk => StatReg[4].CLK
Clk => StatReg[5].CLK
Clk => StatReg[6].CLK
Clk => StatReg[7].CLK
Clk => Reset.CLK
Clk => DCDDel.CLK
Clk => DCDEdge.CLK
Clk => DCDInt.CLK
Clk => DCDState~4.DATAIN
Reset_H => Reset.PRESET
CS_H => ReadSR.OUTPUTSELECT
CS_H => WriteTR.OUTPUTSELECT
CS_H => ReadRR.OUTPUTSELECT
CS_H => ACIA_DataOut.IN0
CS_H => CtrlReg[7].ENA
CS_H => CtrlReg[6].ENA
CS_H => CtrlReg[5].ENA
CS_H => CtrlReg[4].ENA
CS_H => CtrlReg[3].ENA
CS_H => CtrlReg[2].ENA
CS_H => CtrlReg[1].ENA
CS_H => CtrlReg[0].ENA
CS_H => TranReg[7].ENA
CS_H => TranReg[6].ENA
CS_H => TranReg[5].ENA
CS_H => TranReg[4].ENA
CS_H => TranReg[3].ENA
CS_H => TranReg[2].ENA
CS_H => TranReg[1].ENA
CS_H => TranReg[0].ENA
Write_L => ReadSR.DATAB
Write_L => ReadRR.DATAA
Write_L => ACIA_DataOut.IN1
Write_L => CtrlReg.OUTPUTSELECT
Write_L => CtrlReg.OUTPUTSELECT
Write_L => CtrlReg.OUTPUTSELECT
Write_L => CtrlReg.OUTPUTSELECT
Write_L => CtrlReg.OUTPUTSELECT
Write_L => CtrlReg.OUTPUTSELECT
Write_L => CtrlReg.OUTPUTSELECT
Write_L => CtrlReg.OUTPUTSELECT
Write_L => TranReg.OUTPUTSELECT
Write_L => TranReg.OUTPUTSELECT
Write_L => TranReg.OUTPUTSELECT
Write_L => TranReg.OUTPUTSELECT
Write_L => TranReg.OUTPUTSELECT
Write_L => TranReg.OUTPUTSELECT
Write_L => TranReg.OUTPUTSELECT
Write_L => TranReg.OUTPUTSELECT
Write_L => WriteTR.DATAA
IRQ_L <= StatReg[7].DB_MAX_OUTPUT_PORT_TYPE
RS => InternalDataOut[7].OUTPUTSELECT
RS => InternalDataOut[6].OUTPUTSELECT
RS => InternalDataOut[5].OUTPUTSELECT
RS => InternalDataOut[4].OUTPUTSELECT
RS => InternalDataOut[3].OUTPUTSELECT
RS => InternalDataOut[2].OUTPUTSELECT
RS => InternalDataOut[1].OUTPUTSELECT
RS => InternalDataOut[0].OUTPUTSELECT
RS => CtrlReg.OUTPUTSELECT
RS => CtrlReg.OUTPUTSELECT
RS => CtrlReg.OUTPUTSELECT
RS => CtrlReg.OUTPUTSELECT
RS => CtrlReg.OUTPUTSELECT
RS => CtrlReg.OUTPUTSELECT
RS => CtrlReg.OUTPUTSELECT
RS => CtrlReg.OUTPUTSELECT
RS => ReadSR.OUTPUTSELECT
RS => TranReg.OUTPUTSELECT
RS => TranReg.OUTPUTSELECT
RS => TranReg.OUTPUTSELECT
RS => TranReg.OUTPUTSELECT
RS => TranReg.OUTPUTSELECT
RS => TranReg.OUTPUTSELECT
RS => TranReg.OUTPUTSELECT
RS => TranReg.OUTPUTSELECT
RS => WriteTR.OUTPUTSELECT
RS => ReadRR.OUTPUTSELECT
DataIn[0] => CtrlReg.DATAB
DataIn[0] => TranReg.DATAB
DataIn[1] => CtrlReg.DATAB
DataIn[1] => TranReg.DATAB
DataIn[2] => CtrlReg.DATAB
DataIn[2] => TranReg.DATAB
DataIn[3] => CtrlReg.DATAB
DataIn[3] => TranReg.DATAB
DataIn[4] => CtrlReg.DATAB
DataIn[4] => TranReg.DATAB
DataIn[5] => CtrlReg.DATAB
DataIn[5] => TranReg.DATAB
DataIn[6] => CtrlReg.DATAB
DataIn[6] => TranReg.DATAB
DataIn[7] => CtrlReg.DATAB
DataIn[7] => TranReg.DATAB
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
RxClock => ACIA_RX:RxDev.RxClk
TxClock => ACIA_TX:TxDev.TxClk
RxData => ACIA_RX:RxDev.RxDat
TxData <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DCD_L => RxRst.IN1
DCD_L => DCDEdge.IN1
DCD_L => DCDDel.DATAIN
CTS_L => StatReg[3].DATAIN
CTS_L => StatReg.IN1
RTS_L <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev
Clk => RxBitCount[0].CLK
Clk => RxBitCount[1].CLK
Clk => RxBitCount[2].CLK
Clk => RxAck.CLK
Clk => RxParity.CLK
Clk => RxDout[0]~reg0.CLK
Clk => RxDout[1]~reg0.CLK
Clk => RxDout[2]~reg0.CLK
Clk => RxDout[3]~reg0.CLK
Clk => RxDout[4]~reg0.CLK
Clk => RxDout[5]~reg0.CLK
Clk => RxDout[6]~reg0.CLK
Clk => RxDout[7]~reg0.CLK
Clk => RxShiftReg[0].CLK
Clk => RxShiftReg[1].CLK
Clk => RxShiftReg[2].CLK
Clk => RxShiftReg[3].CLK
Clk => RxShiftReg[4].CLK
Clk => RxShiftReg[5].CLK
Clk => RxShiftReg[6].CLK
Clk => RxShiftReg[7].CLK
Clk => RxPErr~reg0.CLK
Clk => RxOErr~reg0.CLK
Clk => RxFErr~reg0.CLK
Clk => RxReq.CLK
Clk => RxReady.CLK
Clk => RxClkEdge.CLK
Clk => RxClkDel.CLK
Clk => RxDatEdge.CLK
Clk => RxDatDel2.CLK
Clk => RxDatDel1.CLK
Clk => RxDatDel0.CLK
Clk => RxClkCnt[0].CLK
Clk => RxClkCnt[1].CLK
Clk => RxClkCnt[2].CLK
Clk => RxClkCnt[3].CLK
Clk => RxClkCnt[4].CLK
Clk => RxClkCnt[5].CLK
Clk => RxBdEdge.CLK
Clk => RxBdDel.CLK
Clk => RxState~5.DATAIN
RxRst => RxReq.ACLR
RxRst => RxReady.ACLR
RxRst => RxBitCount[0].ACLR
RxRst => RxBitCount[1].ACLR
RxRst => RxBitCount[2].ACLR
RxRst => RxAck.ACLR
RxRst => RxParity.ACLR
RxRst => RxDout[0]~reg0.ACLR
RxRst => RxDout[1]~reg0.ACLR
RxRst => RxDout[2]~reg0.ACLR
RxRst => RxDout[3]~reg0.ACLR
RxRst => RxDout[4]~reg0.ACLR
RxRst => RxDout[5]~reg0.ACLR
RxRst => RxDout[6]~reg0.ACLR
RxRst => RxDout[7]~reg0.ACLR
RxRst => RxShiftReg[0].ACLR
RxRst => RxShiftReg[1].ACLR
RxRst => RxShiftReg[2].ACLR
RxRst => RxShiftReg[3].ACLR
RxRst => RxShiftReg[4].ACLR
RxRst => RxShiftReg[5].ACLR
RxRst => RxShiftReg[6].ACLR
RxRst => RxShiftReg[7].ACLR
RxRst => RxPErr~reg0.ACLR
RxRst => RxOErr~reg0.ACLR
RxRst => RxFErr~reg0.ACLR
RxRst => RxBdEdge.ACLR
RxRst => RxBdDel.ACLR
RxRst => RxClkCnt[0].ACLR
RxRst => RxClkCnt[1].ACLR
RxRst => RxClkCnt[2].ACLR
RxRst => RxClkCnt[3].ACLR
RxRst => RxClkCnt[4].ACLR
RxRst => RxClkCnt[5].ACLR
RxRst => RxDatEdge.ACLR
RxRst => RxDatDel2.ACLR
RxRst => RxDatDel1.ACLR
RxRst => RxDatDel0.ACLR
RxRst => RxClkEdge.ACLR
RxRst => RxClkDel.ACLR
RxRst => RxState~7.DATAIN
RxRd => RxReady.OUTPUTSELECT
RxRd => RxReq.OUTPUTSELECT
WdFmt[0] => RxPErr.OUTPUTSELECT
WdFmt[1] => RxState.DATAA
WdFmt[1] => RxState.DATAA
WdFmt[2] => Selector11.IN2
WdFmt[2] => RxShiftReg.OUTPUTSELECT
WdFmt[2] => RxShiftReg.OUTPUTSELECT
WdFmt[2] => RxShiftReg.OUTPUTSELECT
WdFmt[2] => RxShiftReg.OUTPUTSELECT
WdFmt[2] => RxShiftReg.OUTPUTSELECT
WdFmt[2] => RxShiftReg.OUTPUTSELECT
WdFmt[2] => RxShiftReg.OUTPUTSELECT
WdFmt[2] => RxShiftReg.OUTPUTSELECT
WdFmt[2] => RxState.OUTPUTSELECT
WdFmt[2] => RxState.OUTPUTSELECT
BdFmt[0] => Mux0.IN2
BdFmt[1] => Mux0.IN1
RxClk => RxClkEdge.IN1
RxClk => Mux0.IN3
RxClk => RxClkDel.DATAIN
RxDat => RxDatDel0.DATAIN
RxDat => RxDatEdge.IN1
RxFErr <= RxFErr~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxOErr <= RxOErr~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxPErr <= RxPErr~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxRdy <= RxReady.DB_MAX_OUTPUT_PORT_TYPE
RxDout[0] <= RxDout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDout[1] <= RxDout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDout[2] <= RxDout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDout[3] <= RxDout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDout[4] <= RxDout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDout[5] <= RxDout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDout[6] <= RxDout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDout[7] <= RxDout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev
Clk => TxAck.CLK
Clk => TxBitCount[0].CLK
Clk => TxBitCount[1].CLK
Clk => TxBitCount[2].CLK
Clk => TxParity.CLK
Clk => TxShiftReg[0].CLK
Clk => TxShiftReg[1].CLK
Clk => TxShiftReg[2].CLK
Clk => TxShiftReg[3].CLK
Clk => TxShiftReg[4].CLK
Clk => TxShiftReg[5].CLK
Clk => TxShiftReg[6].CLK
Clk => TxShiftReg[7].CLK
Clk => TxDat~reg0.CLK
Clk => TxEmp~reg0.CLK
Clk => TxReq.CLK
Clk => TxClkEdge.CLK
Clk => TxClkDel.CLK
Clk => TxClkCnt[0].CLK
Clk => TxClkCnt[1].CLK
Clk => TxClkCnt[2].CLK
Clk => TxClkCnt[3].CLK
Clk => TxClkCnt[4].CLK
Clk => TxClkCnt[5].CLK
Clk => TxBdEdge.CLK
Clk => TxBdDel.CLK
Clk => TxState~6.DATAIN
TxRst => TxAck.ACLR
TxRst => TxBitCount[0].ACLR
TxRst => TxBitCount[1].ACLR
TxRst => TxBitCount[2].ACLR
TxRst => TxParity.ACLR
TxRst => TxShiftReg[0].ACLR
TxRst => TxShiftReg[1].ACLR
TxRst => TxShiftReg[2].ACLR
TxRst => TxShiftReg[3].ACLR
TxRst => TxShiftReg[4].ACLR
TxRst => TxShiftReg[5].ACLR
TxRst => TxShiftReg[6].ACLR
TxRst => TxShiftReg[7].ACLR
TxRst => TxDat~reg0.PRESET
TxRst => TxEmp~reg0.PRESET
TxRst => TxReq.ACLR
TxRst => TxBdEdge.ACLR
TxRst => TxBdDel.ACLR
TxRst => TxClkCnt[0].ACLR
TxRst => TxClkCnt[1].ACLR
TxRst => TxClkCnt[2].ACLR
TxRst => TxClkCnt[3].ACLR
TxRst => TxClkCnt[4].ACLR
TxRst => TxClkCnt[5].ACLR
TxRst => TxClkEdge.ACLR
TxRst => TxClkDel.ACLR
TxRst => TxState~8.DATAIN
TxWr => TxReq.OUTPUTSELECT
TxWr => TxEmp.OUTPUTSELECT
TxDin[0] => Selector14.IN1
TxDin[1] => Selector13.IN1
TxDin[2] => Selector12.IN1
TxDin[3] => Selector11.IN1
TxDin[4] => Selector10.IN1
TxDin[5] => Selector9.IN1
TxDin[6] => Selector8.IN1
TxDin[7] => Selector7.IN2
WdFmt[0] => TxState.DATAB
WdFmt[0] => TxDat.OUTPUTSELECT
WdFmt[0] => TxState.DATAB
WdFmt[1] => Selector2.IN4
WdFmt[1] => acia_tx_transmit.IN0
WdFmt[1] => Selector6.IN2
WdFmt[2] => acia_tx_transmit.IN1
WdFmt[2] => Selector18.IN2
BdFmt[0] => Mux0.IN2
BdFmt[1] => Mux0.IN1
TxClk => Mux0.IN3
TxClk => TxClkDel.DATAIN
TxClk => TxClkEdge.IN1
TxDat <= TxDat~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxEmp <= TxEmp~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipM68xxIO:inst11|M68xxIODecoder:inst
Address[0] => Equal1.IN7
Address[0] => Equal2.IN7
Address[0] => Equal3.IN7
Address[1] => Equal1.IN6
Address[1] => Equal2.IN6
Address[1] => Equal3.IN6
Address[2] => Equal1.IN5
Address[2] => Equal2.IN5
Address[2] => Equal3.IN5
Address[3] => Equal1.IN4
Address[3] => Equal2.IN4
Address[3] => Equal3.IN4
Address[4] => Equal0.IN55
Address[5] => Equal0.IN54
Address[6] => Equal0.IN53
Address[7] => Equal0.IN52
Address[8] => Equal0.IN51
Address[9] => Equal0.IN50
Address[10] => Equal0.IN49
Address[11] => Equal0.IN48
Address[12] => Equal0.IN47
Address[13] => Equal0.IN46
Address[14] => Equal0.IN45
Address[15] => Equal0.IN44
Address[16] => Equal0.IN43
Address[17] => Equal0.IN42
Address[18] => Equal0.IN41
Address[19] => Equal0.IN40
Address[20] => Equal0.IN39
Address[21] => Equal0.IN38
Address[22] => Equal0.IN37
Address[23] => Equal0.IN36
Address[24] => Equal0.IN35
Address[25] => Equal0.IN34
Address[26] => Equal0.IN33
Address[27] => Equal0.IN32
Address[28] => Equal0.IN31
Address[29] => Equal0.IN30
Address[30] => Equal0.IN29
Address[31] => Equal0.IN28
IOSelect => ACIA1_Port_Enable.OUTPUTSELECT
IOSelect => ACIA1_Baud_Enable.OUTPUTSELECT
UDS => process_0.IN1
ACIA1_Port_Enable <= ACIA1_Port_Enable.DB_MAX_OUTPUT_PORT_TYPE
ACIA1_Baud_Enable <= ACIA1_Baud_Enable.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1
ACIA_Clock <= ACIA_Clock:inst20.ACIA_Clk
Clk_50Mhz => ACIA_Clock:inst20.Clk
Enable_H => Latch3Bit:inst1.Enable
Clk => Latch3Bit:inst1.Clk
Reset_L => Latch3Bit:inst1.Reset
DataIn[0] => Latch3Bit:inst1.DataIn[0]
DataIn[1] => Latch3Bit:inst1.DataIn[1]
DataIn[2] => Latch3Bit:inst1.DataIn[2]


|MC68K|OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst20
Clk => ACIA_Count[0].CLK
Clk => ACIA_Count[1].CLK
Clk => ACIA_Count[2].CLK
Clk => ACIA_Count[3].CLK
Clk => ACIA_Count[4].CLK
Clk => ACIA_Count[5].CLK
Clk => ACIA_Count[6].CLK
Clk => ACIA_Count[7].CLK
Clk => ACIA_Count[8].CLK
Clk => ACIA_Count[9].CLK
Clk => ACIA_Count[10].CLK
Clk => ACIA_Count[11].CLK
Clk => ACIA_Clk~reg0.CLK
ACIA_Clk <= ACIA_Clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
BaudRateSelect[0] => Equal0.IN5
BaudRateSelect[0] => Equal1.IN5
BaudRateSelect[0] => Equal2.IN5
BaudRateSelect[0] => Equal3.IN5
BaudRateSelect[0] => Equal4.IN5
BaudRateSelect[1] => Equal0.IN4
BaudRateSelect[1] => Equal1.IN4
BaudRateSelect[1] => Equal2.IN4
BaudRateSelect[1] => Equal3.IN4
BaudRateSelect[1] => Equal4.IN4
BaudRateSelect[2] => Equal0.IN3
BaudRateSelect[2] => Equal1.IN3
BaudRateSelect[2] => Equal2.IN3
BaudRateSelect[2] => Equal3.IN3
BaudRateSelect[2] => Equal4.IN3


|MC68K|OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|Latch3Bit:inst1
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChip16KbyteRam:inst6
DataOut[0] <= lpm_bustri2:inst3.tridata[0]
DataOut[1] <= lpm_bustri2:inst3.tridata[1]
DataOut[2] <= lpm_bustri2:inst3.tridata[2]
DataOut[3] <= lpm_bustri2:inst3.tridata[3]
DataOut[4] <= lpm_bustri2:inst3.tridata[4]
DataOut[5] <= lpm_bustri2:inst3.tridata[5]
DataOut[6] <= lpm_bustri2:inst3.tridata[6]
DataOut[7] <= lpm_bustri2:inst3.tridata[7]
DataOut[8] <= lpm_bustri2:inst1.tridata[0]
DataOut[9] <= lpm_bustri2:inst1.tridata[1]
DataOut[10] <= lpm_bustri2:inst1.tridata[2]
DataOut[11] <= lpm_bustri2:inst1.tridata[3]
DataOut[12] <= lpm_bustri2:inst1.tridata[4]
DataOut[13] <= lpm_bustri2:inst1.tridata[5]
DataOut[14] <= lpm_bustri2:inst1.tridata[6]
DataOut[15] <= lpm_bustri2:inst1.tridata[7]
UDS_L => inst6.IN0
UDS_L => inst10.IN1
RamSelect_H => inst8.IN0
WE_L => inst10.IN0
WE_L => inst11.IN0
Clock => inst2.IN0
Address[0] => Ram8Kbyte:inst.address[0]
Address[0] => Ram8Kbyte:inst4.address[0]
Address[1] => Ram8Kbyte:inst.address[1]
Address[1] => Ram8Kbyte:inst4.address[1]
Address[2] => Ram8Kbyte:inst.address[2]
Address[2] => Ram8Kbyte:inst4.address[2]
Address[3] => Ram8Kbyte:inst.address[3]
Address[3] => Ram8Kbyte:inst4.address[3]
Address[4] => Ram8Kbyte:inst.address[4]
Address[4] => Ram8Kbyte:inst4.address[4]
Address[5] => Ram8Kbyte:inst.address[5]
Address[5] => Ram8Kbyte:inst4.address[5]
Address[6] => Ram8Kbyte:inst.address[6]
Address[6] => Ram8Kbyte:inst4.address[6]
Address[7] => Ram8Kbyte:inst.address[7]
Address[7] => Ram8Kbyte:inst4.address[7]
Address[8] => Ram8Kbyte:inst.address[8]
Address[8] => Ram8Kbyte:inst4.address[8]
Address[9] => Ram8Kbyte:inst.address[9]
Address[9] => Ram8Kbyte:inst4.address[9]
Address[10] => Ram8Kbyte:inst.address[10]
Address[10] => Ram8Kbyte:inst4.address[10]
Address[11] => Ram8Kbyte:inst.address[11]
Address[11] => Ram8Kbyte:inst4.address[11]
Address[12] => Ram8Kbyte:inst.address[12]
Address[12] => Ram8Kbyte:inst4.address[12]
DataIn[0] => Ram8Kbyte:inst4.data[0]
DataIn[1] => Ram8Kbyte:inst4.data[1]
DataIn[2] => Ram8Kbyte:inst4.data[2]
DataIn[3] => Ram8Kbyte:inst4.data[3]
DataIn[4] => Ram8Kbyte:inst4.data[4]
DataIn[5] => Ram8Kbyte:inst4.data[5]
DataIn[6] => Ram8Kbyte:inst4.data[6]
DataIn[7] => Ram8Kbyte:inst4.data[7]
DataIn[8] => Ram8Kbyte:inst.data[0]
DataIn[9] => Ram8Kbyte:inst.data[1]
DataIn[10] => Ram8Kbyte:inst.data[2]
DataIn[11] => Ram8Kbyte:inst.data[3]
DataIn[12] => Ram8Kbyte:inst.data[4]
DataIn[13] => Ram8Kbyte:inst.data[5]
DataIn[14] => Ram8Kbyte:inst.data[6]
DataIn[15] => Ram8Kbyte:inst.data[7]
LDS_L => inst7.IN0
LDS_L => inst11.IN1


|MC68K|OnChip16KbyteRam:inst6|lpm_bustri2:inst1
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChip16KbyteRam:inst6|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChip16KbyteRam:inst6|Ram8Kbyte:inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
inclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|MC68K|OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component
wren_a => altsyncram_jua1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jua1:auto_generated.data_a[0]
data_a[1] => altsyncram_jua1:auto_generated.data_a[1]
data_a[2] => altsyncram_jua1:auto_generated.data_a[2]
data_a[3] => altsyncram_jua1:auto_generated.data_a[3]
data_a[4] => altsyncram_jua1:auto_generated.data_a[4]
data_a[5] => altsyncram_jua1:auto_generated.data_a[5]
data_a[6] => altsyncram_jua1:auto_generated.data_a[6]
data_a[7] => altsyncram_jua1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jua1:auto_generated.address_a[0]
address_a[1] => altsyncram_jua1:auto_generated.address_a[1]
address_a[2] => altsyncram_jua1:auto_generated.address_a[2]
address_a[3] => altsyncram_jua1:auto_generated.address_a[3]
address_a[4] => altsyncram_jua1:auto_generated.address_a[4]
address_a[5] => altsyncram_jua1:auto_generated.address_a[5]
address_a[6] => altsyncram_jua1:auto_generated.address_a[6]
address_a[7] => altsyncram_jua1:auto_generated.address_a[7]
address_a[8] => altsyncram_jua1:auto_generated.address_a[8]
address_a[9] => altsyncram_jua1:auto_generated.address_a[9]
address_a[10] => altsyncram_jua1:auto_generated.address_a[10]
address_a[11] => altsyncram_jua1:auto_generated.address_a[11]
address_a[12] => altsyncram_jua1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jua1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jua1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jua1:auto_generated.q_a[1]
q_a[2] <= altsyncram_jua1:auto_generated.q_a[2]
q_a[3] <= altsyncram_jua1:auto_generated.q_a[3]
q_a[4] <= altsyncram_jua1:auto_generated.q_a[4]
q_a[5] <= altsyncram_jua1:auto_generated.q_a[5]
q_a[6] <= altsyncram_jua1:auto_generated.q_a[6]
q_a[7] <= altsyncram_jua1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MC68K|OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:decode3.data[0]
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
q_a[0] <= mux_hib:mux2.result[0]
q_a[1] <= mux_hib:mux2.result[1]
q_a[2] <= mux_hib:mux2.result[2]
q_a[3] <= mux_hib:mux2.result[3]
q_a[4] <= mux_hib:mux2.result[4]
q_a[5] <= mux_hib:mux2.result[5]
q_a[6] <= mux_hib:mux2.result[6]
q_a[7] <= mux_hib:mux2.result[7]
wren_a => decode_1oa:decode3.enable


|MC68K|OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|decode_1oa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|mux_hib:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|MC68K|OnChip16KbyteRam:inst6|lpm_bustri2:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChip16KbyteRam:inst6|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChip16KbyteRam:inst6|Ram8Kbyte:inst4
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
inclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|MC68K|OnChip16KbyteRam:inst6|Ram8Kbyte:inst4|altsyncram:altsyncram_component
wren_a => altsyncram_jua1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jua1:auto_generated.data_a[0]
data_a[1] => altsyncram_jua1:auto_generated.data_a[1]
data_a[2] => altsyncram_jua1:auto_generated.data_a[2]
data_a[3] => altsyncram_jua1:auto_generated.data_a[3]
data_a[4] => altsyncram_jua1:auto_generated.data_a[4]
data_a[5] => altsyncram_jua1:auto_generated.data_a[5]
data_a[6] => altsyncram_jua1:auto_generated.data_a[6]
data_a[7] => altsyncram_jua1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jua1:auto_generated.address_a[0]
address_a[1] => altsyncram_jua1:auto_generated.address_a[1]
address_a[2] => altsyncram_jua1:auto_generated.address_a[2]
address_a[3] => altsyncram_jua1:auto_generated.address_a[3]
address_a[4] => altsyncram_jua1:auto_generated.address_a[4]
address_a[5] => altsyncram_jua1:auto_generated.address_a[5]
address_a[6] => altsyncram_jua1:auto_generated.address_a[6]
address_a[7] => altsyncram_jua1:auto_generated.address_a[7]
address_a[8] => altsyncram_jua1:auto_generated.address_a[8]
address_a[9] => altsyncram_jua1:auto_generated.address_a[9]
address_a[10] => altsyncram_jua1:auto_generated.address_a[10]
address_a[11] => altsyncram_jua1:auto_generated.address_a[11]
address_a[12] => altsyncram_jua1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jua1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jua1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jua1:auto_generated.q_a[1]
q_a[2] <= altsyncram_jua1:auto_generated.q_a[2]
q_a[3] <= altsyncram_jua1:auto_generated.q_a[3]
q_a[4] <= altsyncram_jua1:auto_generated.q_a[4]
q_a[5] <= altsyncram_jua1:auto_generated.q_a[5]
q_a[6] <= altsyncram_jua1:auto_generated.q_a[6]
q_a[7] <= altsyncram_jua1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MC68K|OnChip16KbyteRam:inst6|Ram8Kbyte:inst4|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:decode3.data[0]
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
q_a[0] <= mux_hib:mux2.result[0]
q_a[1] <= mux_hib:mux2.result[1]
q_a[2] <= mux_hib:mux2.result[2]
q_a[3] <= mux_hib:mux2.result[3]
q_a[4] <= mux_hib:mux2.result[4]
q_a[5] <= mux_hib:mux2.result[5]
q_a[6] <= mux_hib:mux2.result[6]
q_a[7] <= mux_hib:mux2.result[7]
wren_a => decode_1oa:decode3.enable


|MC68K|OnChip16KbyteRam:inst6|Ram8Kbyte:inst4|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|decode_1oa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChip16KbyteRam:inst6|Ram8Kbyte:inst4|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChip16KbyteRam:inst6|Ram8Kbyte:inst4|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|mux_hib:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|MC68K|InterruptPriorityEncoder:inst28
IRQ7_L => IPL.OUTPUTSELECT
IRQ7_L => IPL.OUTPUTSELECT
IRQ7_L => IPL.OUTPUTSELECT
IRQ6_L => IPL.OUTPUTSELECT
IRQ6_L => IPL.OUTPUTSELECT
IRQ6_L => IPL.OUTPUTSELECT
IRQ5_L => IPL.OUTPUTSELECT
IRQ5_L => IPL.OUTPUTSELECT
IRQ5_L => IPL.OUTPUTSELECT
IRQ4_L => IPL.DATAA
IRQ4_L => IPL.OUTPUTSELECT
IRQ4_L => IPL.OUTPUTSELECT
IRQ3_L => IPL.OUTPUTSELECT
IRQ3_L => IPL.OUTPUTSELECT
IRQ2_L => IPL.DATAA
IRQ2_L => IPL.OUTPUTSELECT
IRQ1_L => IPL.DATAB
IPL[0] <= IPL.DB_MAX_OUTPUT_PORT_TYPE
IPL[1] <= IPL.DB_MAX_OUTPUT_PORT_TYPE
IPL[2] <= IPL.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|TraceExceptionGenerator:inst30
Clock => TraceIRQ_L~reg0.CLK
Reset => TraceIRQ_L~reg0.PRESET
Address[0] => Equal0.IN63
Address[1] => Equal0.IN62
Address[2] => Equal0.IN61
Address[3] => Equal0.IN60
Address[4] => Equal0.IN59
Address[5] => Equal0.IN58
Address[6] => Equal0.IN57
Address[7] => Equal0.IN56
Address[8] => Equal0.IN55
Address[9] => Equal0.IN54
Address[10] => Equal0.IN53
Address[11] => Equal0.IN52
Address[12] => Equal0.IN51
Address[13] => Equal0.IN50
Address[14] => Equal0.IN49
Address[15] => Equal0.IN48
Address[16] => LessThan0.IN32
Address[16] => LessThan1.IN32
Address[16] => Equal0.IN47
Address[17] => LessThan0.IN31
Address[17] => LessThan1.IN31
Address[17] => Equal0.IN46
Address[18] => LessThan0.IN30
Address[18] => LessThan1.IN30
Address[18] => Equal0.IN45
Address[19] => LessThan0.IN29
Address[19] => LessThan1.IN29
Address[19] => Equal0.IN44
Address[20] => LessThan0.IN28
Address[20] => LessThan1.IN28
Address[20] => Equal0.IN43
Address[21] => LessThan0.IN27
Address[21] => LessThan1.IN27
Address[21] => Equal0.IN42
Address[22] => LessThan0.IN26
Address[22] => LessThan1.IN26
Address[22] => Equal0.IN41
Address[23] => LessThan0.IN25
Address[23] => LessThan1.IN25
Address[23] => Equal0.IN40
Address[24] => LessThan0.IN24
Address[24] => LessThan1.IN24
Address[24] => Equal0.IN39
Address[25] => LessThan0.IN23
Address[25] => LessThan1.IN23
Address[25] => Equal0.IN38
Address[26] => LessThan0.IN22
Address[26] => LessThan1.IN22
Address[26] => Equal0.IN37
Address[27] => LessThan0.IN21
Address[27] => LessThan1.IN21
Address[27] => Equal0.IN36
Address[28] => LessThan0.IN20
Address[28] => LessThan1.IN20
Address[28] => Equal0.IN35
Address[29] => LessThan0.IN19
Address[29] => LessThan1.IN19
Address[29] => Equal0.IN34
Address[30] => LessThan0.IN18
Address[30] => LessThan1.IN18
Address[30] => Equal0.IN33
Address[31] => LessThan0.IN17
Address[31] => LessThan1.IN17
Address[31] => Equal0.IN32
AS_L => process_0.IN0
RW_L => process_0.IN1
SingleStep_H => Trace_L.IN0
TraceRequest_L => Trace_L.IN1
TraceIRQ_L <= TraceIRQ_L~reg0.DB_MAX_OUTPUT_PORT_TYPE


