
Lab03.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000026f8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08002804  08002804  00012804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002824  08002824  00020020  2**0
                  CONTENTS
  4 .ARM          00000000  08002824  08002824  00020020  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002824  08002824  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002824  08002824  00012824  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002828  08002828  00012828  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000020  20000000  0800282c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000bc  20000020  0800284c  00020020  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000dc  0800284c  000200dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000985f  00000000  00000000  00020049  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b94  00000000  00000000  000298a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a48  00000000  00000000  0002b440  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00016c1a  00000000  00000000  0002be88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000be01  00000000  00000000  00042aa2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0008244b  00000000  00000000  0004e8a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  000d0cee  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00000938  00000000  00000000  000d0d48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000287c  00000000  00000000  000d1680  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000020 	.word	0x20000020
 8000128:	00000000 	.word	0x00000000
 800012c:	080027ec 	.word	0x080027ec

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000024 	.word	0x20000024
 8000148:	080027ec 	.word	0x080027ec

0800014c <fsm_for_input_processing>:
#include "global.h"

enum ButtonState { BUTTON_RELEASED, BUTTON_PRESSED, BUTTON_PRESSED_MORE_THAN_1_SECOND };
enum ButtonState buttonState[NO_OF_BUTTONS] = {BUTTON_RELEASED, BUTTON_RELEASED, BUTTON_RELEASED};

void fsm_for_input_processing ( void ){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
	for (unsigned char i = 0; i < NO_OF_BUTTONS; i++){
 8000152:	2300      	movs	r3, #0
 8000154:	71fb      	strb	r3, [r7, #7]
 8000156:	e084      	b.n	8000262 <fsm_for_input_processing+0x116>
		switch ( buttonState[i]){
 8000158:	79fb      	ldrb	r3, [r7, #7]
 800015a:	4a46      	ldr	r2, [pc, #280]	; (8000274 <fsm_for_input_processing+0x128>)
 800015c:	5cd3      	ldrb	r3, [r2, r3]
 800015e:	2b02      	cmp	r3, #2
 8000160:	d06b      	beq.n	800023a <fsm_for_input_processing+0xee>
 8000162:	2b02      	cmp	r3, #2
 8000164:	dc75      	bgt.n	8000252 <fsm_for_input_processing+0x106>
 8000166:	2b00      	cmp	r3, #0
 8000168:	d002      	beq.n	8000170 <fsm_for_input_processing+0x24>
 800016a:	2b01      	cmp	r3, #1
 800016c:	d04d      	beq.n	800020a <fsm_for_input_processing+0xbe>
			if (!is_button_pressed (i)){
				buttonState [i] = BUTTON_RELEASED;
			}
			break;
		default:
			break;
 800016e:	e070      	b.n	8000252 <fsm_for_input_processing+0x106>
			if( is_button_pressed(i)){
 8000170:	79fb      	ldrb	r3, [r7, #7]
 8000172:	4618      	mov	r0, r3
 8000174:	f000 f91e 	bl	80003b4 <is_button_pressed>
 8000178:	4603      	mov	r3, r0
 800017a:	2b00      	cmp	r3, #0
 800017c:	d03d      	beq.n	80001fa <fsm_for_input_processing+0xae>
				buttonState [i] = BUTTON_PRESSED;
 800017e:	79fb      	ldrb	r3, [r7, #7]
 8000180:	4a3c      	ldr	r2, [pc, #240]	; (8000274 <fsm_for_input_processing+0x128>)
 8000182:	2101      	movs	r1, #1
 8000184:	54d1      	strb	r1, [r2, r3]
				switch (i){
 8000186:	79fb      	ldrb	r3, [r7, #7]
 8000188:	2b02      	cmp	r3, #2
 800018a:	d029      	beq.n	80001e0 <fsm_for_input_processing+0x94>
 800018c:	2b02      	cmp	r3, #2
 800018e:	dc36      	bgt.n	80001fe <fsm_for_input_processing+0xb2>
 8000190:	2b00      	cmp	r3, #0
 8000192:	d002      	beq.n	800019a <fsm_for_input_processing+0x4e>
 8000194:	2b01      	cmp	r3, #1
 8000196:	d011      	beq.n	80001bc <fsm_for_input_processing+0x70>
					break;
 8000198:	e031      	b.n	80001fe <fsm_for_input_processing+0xb2>
					initState = 0;
 800019a:	4b37      	ldr	r3, [pc, #220]	; (8000278 <fsm_for_input_processing+0x12c>)
 800019c:	2200      	movs	r2, #0
 800019e:	601a      	str	r2, [r3, #0]
					if (mode >= 4) mode = 1;
 80001a0:	4b36      	ldr	r3, [pc, #216]	; (800027c <fsm_for_input_processing+0x130>)
 80001a2:	681b      	ldr	r3, [r3, #0]
 80001a4:	2b03      	cmp	r3, #3
 80001a6:	dd03      	ble.n	80001b0 <fsm_for_input_processing+0x64>
 80001a8:	4b34      	ldr	r3, [pc, #208]	; (800027c <fsm_for_input_processing+0x130>)
 80001aa:	2201      	movs	r2, #1
 80001ac:	601a      	str	r2, [r3, #0]
					break;
 80001ae:	e02b      	b.n	8000208 <fsm_for_input_processing+0xbc>
					else mode++;
 80001b0:	4b32      	ldr	r3, [pc, #200]	; (800027c <fsm_for_input_processing+0x130>)
 80001b2:	681b      	ldr	r3, [r3, #0]
 80001b4:	3301      	adds	r3, #1
 80001b6:	4a31      	ldr	r2, [pc, #196]	; (800027c <fsm_for_input_processing+0x130>)
 80001b8:	6013      	str	r3, [r2, #0]
					break;
 80001ba:	e025      	b.n	8000208 <fsm_for_input_processing+0xbc>
					if (mode <= 1) break;
 80001bc:	4b2f      	ldr	r3, [pc, #188]	; (800027c <fsm_for_input_processing+0x130>)
 80001be:	681b      	ldr	r3, [r3, #0]
 80001c0:	2b01      	cmp	r3, #1
 80001c2:	dd1e      	ble.n	8000202 <fsm_for_input_processing+0xb6>
					if (timeTemp >= 99) timeTemp = 1;
 80001c4:	4b2e      	ldr	r3, [pc, #184]	; (8000280 <fsm_for_input_processing+0x134>)
 80001c6:	681b      	ldr	r3, [r3, #0]
 80001c8:	2b62      	cmp	r3, #98	; 0x62
 80001ca:	dd03      	ble.n	80001d4 <fsm_for_input_processing+0x88>
 80001cc:	4b2c      	ldr	r3, [pc, #176]	; (8000280 <fsm_for_input_processing+0x134>)
 80001ce:	2201      	movs	r2, #1
 80001d0:	601a      	str	r2, [r3, #0]
					break;
 80001d2:	e019      	b.n	8000208 <fsm_for_input_processing+0xbc>
					else timeTemp++;
 80001d4:	4b2a      	ldr	r3, [pc, #168]	; (8000280 <fsm_for_input_processing+0x134>)
 80001d6:	681b      	ldr	r3, [r3, #0]
 80001d8:	3301      	adds	r3, #1
 80001da:	4a29      	ldr	r2, [pc, #164]	; (8000280 <fsm_for_input_processing+0x134>)
 80001dc:	6013      	str	r3, [r2, #0]
					break;
 80001de:	e013      	b.n	8000208 <fsm_for_input_processing+0xbc>
					if (mode >= 2){
 80001e0:	4b26      	ldr	r3, [pc, #152]	; (800027c <fsm_for_input_processing+0x130>)
 80001e2:	681b      	ldr	r3, [r3, #0]
 80001e4:	2b01      	cmp	r3, #1
 80001e6:	dd0e      	ble.n	8000206 <fsm_for_input_processing+0xba>
						timeDurations[mode - 2] = timeTemp;
 80001e8:	4b24      	ldr	r3, [pc, #144]	; (800027c <fsm_for_input_processing+0x130>)
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	3b02      	subs	r3, #2
 80001ee:	4a24      	ldr	r2, [pc, #144]	; (8000280 <fsm_for_input_processing+0x134>)
 80001f0:	6812      	ldr	r2, [r2, #0]
 80001f2:	4924      	ldr	r1, [pc, #144]	; (8000284 <fsm_for_input_processing+0x138>)
 80001f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					break;
 80001f8:	e005      	b.n	8000206 <fsm_for_input_processing+0xba>
			}
 80001fa:	bf00      	nop
 80001fc:	e02e      	b.n	800025c <fsm_for_input_processing+0x110>
					break;
 80001fe:	bf00      	nop
 8000200:	e02c      	b.n	800025c <fsm_for_input_processing+0x110>
					if (mode <= 1) break;
 8000202:	bf00      	nop
 8000204:	e02a      	b.n	800025c <fsm_for_input_processing+0x110>
					break;
 8000206:	bf00      	nop
			break ;
 8000208:	e028      	b.n	800025c <fsm_for_input_processing+0x110>
			if (!is_button_pressed(i)){
 800020a:	79fb      	ldrb	r3, [r7, #7]
 800020c:	4618      	mov	r0, r3
 800020e:	f000 f8d1 	bl	80003b4 <is_button_pressed>
 8000212:	4603      	mov	r3, r0
 8000214:	2b00      	cmp	r3, #0
 8000216:	d104      	bne.n	8000222 <fsm_for_input_processing+0xd6>
				buttonState[i] = BUTTON_RELEASED;
 8000218:	79fb      	ldrb	r3, [r7, #7]
 800021a:	4a16      	ldr	r2, [pc, #88]	; (8000274 <fsm_for_input_processing+0x128>)
 800021c:	2100      	movs	r1, #0
 800021e:	54d1      	strb	r1, [r2, r3]
			break;
 8000220:	e019      	b.n	8000256 <fsm_for_input_processing+0x10a>
				if( is_button_pressed_1s (i)){
 8000222:	79fb      	ldrb	r3, [r7, #7]
 8000224:	4618      	mov	r0, r3
 8000226:	f000 f8df 	bl	80003e8 <is_button_pressed_1s>
 800022a:	4603      	mov	r3, r0
 800022c:	2b00      	cmp	r3, #0
 800022e:	d012      	beq.n	8000256 <fsm_for_input_processing+0x10a>
					buttonState [i] = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000230:	79fb      	ldrb	r3, [r7, #7]
 8000232:	4a10      	ldr	r2, [pc, #64]	; (8000274 <fsm_for_input_processing+0x128>)
 8000234:	2102      	movs	r1, #2
 8000236:	54d1      	strb	r1, [r2, r3]
			break;
 8000238:	e00d      	b.n	8000256 <fsm_for_input_processing+0x10a>
			if (!is_button_pressed (i)){
 800023a:	79fb      	ldrb	r3, [r7, #7]
 800023c:	4618      	mov	r0, r3
 800023e:	f000 f8b9 	bl	80003b4 <is_button_pressed>
 8000242:	4603      	mov	r3, r0
 8000244:	2b00      	cmp	r3, #0
 8000246:	d108      	bne.n	800025a <fsm_for_input_processing+0x10e>
				buttonState [i] = BUTTON_RELEASED;
 8000248:	79fb      	ldrb	r3, [r7, #7]
 800024a:	4a0a      	ldr	r2, [pc, #40]	; (8000274 <fsm_for_input_processing+0x128>)
 800024c:	2100      	movs	r1, #0
 800024e:	54d1      	strb	r1, [r2, r3]
			break;
 8000250:	e003      	b.n	800025a <fsm_for_input_processing+0x10e>
			break;
 8000252:	bf00      	nop
 8000254:	e002      	b.n	800025c <fsm_for_input_processing+0x110>
			break;
 8000256:	bf00      	nop
 8000258:	e000      	b.n	800025c <fsm_for_input_processing+0x110>
			break;
 800025a:	bf00      	nop
	for (unsigned char i = 0; i < NO_OF_BUTTONS; i++){
 800025c:	79fb      	ldrb	r3, [r7, #7]
 800025e:	3301      	adds	r3, #1
 8000260:	71fb      	strb	r3, [r7, #7]
 8000262:	79fb      	ldrb	r3, [r7, #7]
 8000264:	2b02      	cmp	r3, #2
 8000266:	f67f af77 	bls.w	8000158 <fsm_for_input_processing+0xc>
		}
	}
}
 800026a:	bf00      	nop
 800026c:	bf00      	nop
 800026e:	3708      	adds	r7, #8
 8000270:	46bd      	mov	sp, r7
 8000272:	bd80      	pop	{r7, pc}
 8000274:	2000005c 	.word	0x2000005c
 8000278:	20000040 	.word	0x20000040
 800027c:	2000003c 	.word	0x2000003c
 8000280:	20000058 	.word	0x20000058
 8000284:	20000000 	.word	0x20000000

08000288 <button_reading>:
static uint8_t flagForButtonPress1s [ NO_OF_BUTTONS ];
// we define counter for automatically increasing the value
// after the button is pressed more than 1 second .
static uint16_t counterForButtonPress1s [ NO_OF_BUTTONS ];

void button_reading ( void ){
 8000288:	b580      	push	{r7, lr}
 800028a:	b082      	sub	sp, #8
 800028c:	af00      	add	r7, sp, #0
	// Repeat for 3 buttons
	for ( unsigned int i = 0; i < NO_OF_BUTTONS ; i++){
 800028e:	2300      	movs	r3, #0
 8000290:	607b      	str	r3, [r7, #4]
 8000292:	e07a      	b.n	800038a <button_reading+0x102>
		// Begin debouncing
		debounceButtonBuffer2 [i] = debounceButtonBuffer1 [i];
 8000294:	4a41      	ldr	r2, [pc, #260]	; (800039c <button_reading+0x114>)
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	4413      	add	r3, r2
 800029a:	7819      	ldrb	r1, [r3, #0]
 800029c:	4a40      	ldr	r2, [pc, #256]	; (80003a0 <button_reading+0x118>)
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	4413      	add	r3, r2
 80002a2:	460a      	mov	r2, r1
 80002a4:	701a      	strb	r2, [r3, #0]
		// According to i, I will read from appropriated pin .
		switch (i){
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	2b02      	cmp	r3, #2
 80002aa:	d023      	beq.n	80002f4 <button_reading+0x6c>
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	2b02      	cmp	r3, #2
 80002b0:	d82d      	bhi.n	800030e <button_reading+0x86>
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d003      	beq.n	80002c0 <button_reading+0x38>
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	2b01      	cmp	r3, #1
 80002bc:	d00d      	beq.n	80002da <button_reading+0x52>
			break ;
		case 2:
			debounceButtonBuffer1 [i] = HAL_GPIO_ReadPin (BUTTON_2_GPIO_Port , BUTTON_2_Pin );
			break ;
		default :
			break ;
 80002be:	e026      	b.n	800030e <button_reading+0x86>
			debounceButtonBuffer1 [i] = HAL_GPIO_ReadPin ( BUTTON_0_GPIO_Port , BUTTON_0_Pin );
 80002c0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002c4:	4837      	ldr	r0, [pc, #220]	; (80003a4 <button_reading+0x11c>)
 80002c6:	f001 fa51 	bl	800176c <HAL_GPIO_ReadPin>
 80002ca:	4603      	mov	r3, r0
 80002cc:	4619      	mov	r1, r3
 80002ce:	4a33      	ldr	r2, [pc, #204]	; (800039c <button_reading+0x114>)
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	4413      	add	r3, r2
 80002d4:	460a      	mov	r2, r1
 80002d6:	701a      	strb	r2, [r3, #0]
			break ;
 80002d8:	e01a      	b.n	8000310 <button_reading+0x88>
			debounceButtonBuffer1 [i] = HAL_GPIO_ReadPin (BUTTON_1_GPIO_Port , BUTTON_1_Pin );
 80002da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80002de:	4831      	ldr	r0, [pc, #196]	; (80003a4 <button_reading+0x11c>)
 80002e0:	f001 fa44 	bl	800176c <HAL_GPIO_ReadPin>
 80002e4:	4603      	mov	r3, r0
 80002e6:	4619      	mov	r1, r3
 80002e8:	4a2c      	ldr	r2, [pc, #176]	; (800039c <button_reading+0x114>)
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	4413      	add	r3, r2
 80002ee:	460a      	mov	r2, r1
 80002f0:	701a      	strb	r2, [r3, #0]
			break ;
 80002f2:	e00d      	b.n	8000310 <button_reading+0x88>
			debounceButtonBuffer1 [i] = HAL_GPIO_ReadPin (BUTTON_2_GPIO_Port , BUTTON_2_Pin );
 80002f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80002f8:	482a      	ldr	r0, [pc, #168]	; (80003a4 <button_reading+0x11c>)
 80002fa:	f001 fa37 	bl	800176c <HAL_GPIO_ReadPin>
 80002fe:	4603      	mov	r3, r0
 8000300:	4619      	mov	r1, r3
 8000302:	4a26      	ldr	r2, [pc, #152]	; (800039c <button_reading+0x114>)
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	4413      	add	r3, r2
 8000308:	460a      	mov	r2, r1
 800030a:	701a      	strb	r2, [r3, #0]
			break ;
 800030c:	e000      	b.n	8000310 <button_reading+0x88>
			break ;
 800030e:	bf00      	nop
		}
		if( debounceButtonBuffer1 [i] == debounceButtonBuffer2 [i]){
 8000310:	4a22      	ldr	r2, [pc, #136]	; (800039c <button_reading+0x114>)
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	4413      	add	r3, r2
 8000316:	781a      	ldrb	r2, [r3, #0]
 8000318:	4921      	ldr	r1, [pc, #132]	; (80003a0 <button_reading+0x118>)
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	440b      	add	r3, r1
 800031e:	781b      	ldrb	r3, [r3, #0]
 8000320:	429a      	cmp	r2, r3
 8000322:	d12f      	bne.n	8000384 <button_reading+0xfc>
			buttonBuffer [i] = debounceButtonBuffer1 [i];
 8000324:	4a1d      	ldr	r2, [pc, #116]	; (800039c <button_reading+0x114>)
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	4413      	add	r3, r2
 800032a:	7819      	ldrb	r1, [r3, #0]
 800032c:	4a1e      	ldr	r2, [pc, #120]	; (80003a8 <button_reading+0x120>)
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	4413      	add	r3, r2
 8000332:	460a      	mov	r2, r1
 8000334:	701a      	strb	r2, [r3, #0]
			// This section using for pressed more than 1s, but in this exercise it is ignored
			if( buttonBuffer [i] == BUTTON_IS_PRESSED ){
 8000336:	4a1c      	ldr	r2, [pc, #112]	; (80003a8 <button_reading+0x120>)
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	4413      	add	r3, r2
 800033c:	781b      	ldrb	r3, [r3, #0]
 800033e:	2b00      	cmp	r3, #0
 8000340:	d116      	bne.n	8000370 <button_reading+0xe8>
				if( counterForButtonPress1s [i] < DURATION_FOR_AUTO_INCREASING ){
 8000342:	4a1a      	ldr	r2, [pc, #104]	; (80003ac <button_reading+0x124>)
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800034a:	2b63      	cmp	r3, #99	; 0x63
 800034c:	d80a      	bhi.n	8000364 <button_reading+0xdc>
					counterForButtonPress1s [i]++;
 800034e:	4a17      	ldr	r2, [pc, #92]	; (80003ac <button_reading+0x124>)
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000356:	3301      	adds	r3, #1
 8000358:	b299      	uxth	r1, r3
 800035a:	4a14      	ldr	r2, [pc, #80]	; (80003ac <button_reading+0x124>)
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000362:	e00f      	b.n	8000384 <button_reading+0xfc>
				}
				else {
					flagForButtonPress1s [i] = 1;
 8000364:	4a12      	ldr	r2, [pc, #72]	; (80003b0 <button_reading+0x128>)
 8000366:	687b      	ldr	r3, [r7, #4]
 8000368:	4413      	add	r3, r2
 800036a:	2201      	movs	r2, #1
 800036c:	701a      	strb	r2, [r3, #0]
 800036e:	e009      	b.n	8000384 <button_reading+0xfc>
				}
			}
			else {
				counterForButtonPress1s [i] = 0;
 8000370:	4a0e      	ldr	r2, [pc, #56]	; (80003ac <button_reading+0x124>)
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	2100      	movs	r1, #0
 8000376:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				flagForButtonPress1s [i] = 0;
 800037a:	4a0d      	ldr	r2, [pc, #52]	; (80003b0 <button_reading+0x128>)
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	4413      	add	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	701a      	strb	r2, [r3, #0]
	for ( unsigned int i = 0; i < NO_OF_BUTTONS ; i++){
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	3301      	adds	r3, #1
 8000388:	607b      	str	r3, [r7, #4]
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	2b02      	cmp	r3, #2
 800038e:	d981      	bls.n	8000294 <button_reading+0xc>
			}
		}
	}
}
 8000390:	bf00      	nop
 8000392:	bf00      	nop
 8000394:	3708      	adds	r7, #8
 8000396:	46bd      	mov	sp, r7
 8000398:	bd80      	pop	{r7, pc}
 800039a:	bf00      	nop
 800039c:	20000064 	.word	0x20000064
 80003a0:	20000068 	.word	0x20000068
 80003a4:	40010c00 	.word	0x40010c00
 80003a8:	20000060 	.word	0x20000060
 80003ac:	20000070 	.word	0x20000070
 80003b0:	2000006c 	.word	0x2000006c

080003b4 <is_button_pressed>:

unsigned char is_button_pressed ( uint8_t index ){
 80003b4:	b480      	push	{r7}
 80003b6:	b083      	sub	sp, #12
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	4603      	mov	r3, r0
 80003bc:	71fb      	strb	r3, [r7, #7]
	if( index >= NO_OF_BUTTONS ) return 0;
 80003be:	79fb      	ldrb	r3, [r7, #7]
 80003c0:	2b02      	cmp	r3, #2
 80003c2:	d901      	bls.n	80003c8 <is_button_pressed+0x14>
 80003c4:	2300      	movs	r3, #0
 80003c6:	e007      	b.n	80003d8 <is_button_pressed+0x24>
	return (buttonBuffer [index] == BUTTON_IS_PRESSED);
 80003c8:	79fb      	ldrb	r3, [r7, #7]
 80003ca:	4a06      	ldr	r2, [pc, #24]	; (80003e4 <is_button_pressed+0x30>)
 80003cc:	5cd3      	ldrb	r3, [r2, r3]
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	bf0c      	ite	eq
 80003d2:	2301      	moveq	r3, #1
 80003d4:	2300      	movne	r3, #0
 80003d6:	b2db      	uxtb	r3, r3
}
 80003d8:	4618      	mov	r0, r3
 80003da:	370c      	adds	r7, #12
 80003dc:	46bd      	mov	sp, r7
 80003de:	bc80      	pop	{r7}
 80003e0:	4770      	bx	lr
 80003e2:	bf00      	nop
 80003e4:	20000060 	.word	0x20000060

080003e8 <is_button_pressed_1s>:

unsigned char is_button_pressed_1s ( unsigned char index ){
 80003e8:	b480      	push	{r7}
 80003ea:	b083      	sub	sp, #12
 80003ec:	af00      	add	r7, sp, #0
 80003ee:	4603      	mov	r3, r0
 80003f0:	71fb      	strb	r3, [r7, #7]
	if( index >= NO_OF_BUTTONS ) return 0xff;
 80003f2:	79fb      	ldrb	r3, [r7, #7]
 80003f4:	2b02      	cmp	r3, #2
 80003f6:	d901      	bls.n	80003fc <is_button_pressed_1s+0x14>
 80003f8:	23ff      	movs	r3, #255	; 0xff
 80003fa:	e007      	b.n	800040c <is_button_pressed_1s+0x24>
	return ( flagForButtonPress1s [index] == 1);
 80003fc:	79fb      	ldrb	r3, [r7, #7]
 80003fe:	4a06      	ldr	r2, [pc, #24]	; (8000418 <is_button_pressed_1s+0x30>)
 8000400:	5cd3      	ldrb	r3, [r2, r3]
 8000402:	2b01      	cmp	r3, #1
 8000404:	bf0c      	ite	eq
 8000406:	2301      	moveq	r3, #1
 8000408:	2300      	movne	r3, #0
 800040a:	b2db      	uxtb	r3, r3
}
 800040c:	4618      	mov	r0, r3
 800040e:	370c      	adds	r7, #12
 8000410:	46bd      	mov	sp, r7
 8000412:	bc80      	pop	{r7}
 8000414:	4770      	bx	lr
 8000416:	bf00      	nop
 8000418:	2000006c 	.word	0x2000006c

0800041c <display7SEG_0>:
 */

#include "main.h"
#include "led_processing.h"

void display7SEG_0 ( int num ){
 800041c:	b580      	push	{r7, lr}
 800041e:	b082      	sub	sp, #8
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	2b09      	cmp	r3, #9
 8000428:	d87f      	bhi.n	800052a <display7SEG_0+0x10e>
 800042a:	a201      	add	r2, pc, #4	; (adr r2, 8000430 <display7SEG_0+0x14>)
 800042c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000430:	08000459 	.word	0x08000459
 8000434:	0800046f 	.word	0x0800046f
 8000438:	08000485 	.word	0x08000485
 800043c:	0800049b 	.word	0x0800049b
 8000440:	080004b1 	.word	0x080004b1
 8000444:	080004c7 	.word	0x080004c7
 8000448:	080004dd 	.word	0x080004dd
 800044c:	080004f3 	.word	0x080004f3
 8000450:	08000509 	.word	0x08000509
 8000454:	08000515 	.word	0x08000515
	switch ( num ){
		case 0:
			HAL_GPIO_WritePin (GPIOA, LED7_0_0_Pin | LED7_0_1_Pin | LED7_0_2_Pin | LED7_0_3_Pin | LED7_0_4_Pin | LED7_0_5_Pin, RESET );
 8000458:	2200      	movs	r2, #0
 800045a:	217e      	movs	r1, #126	; 0x7e
 800045c:	4835      	ldr	r0, [pc, #212]	; (8000534 <display7SEG_0+0x118>)
 800045e:	f001 f99c 	bl	800179a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOA, LED7_0_6_Pin, SET );
 8000462:	2201      	movs	r2, #1
 8000464:	2180      	movs	r1, #128	; 0x80
 8000466:	4833      	ldr	r0, [pc, #204]	; (8000534 <display7SEG_0+0x118>)
 8000468:	f001 f997 	bl	800179a <HAL_GPIO_WritePin>
			break;
 800046c:	e05e      	b.n	800052c <display7SEG_0+0x110>
		case 1:
			HAL_GPIO_WritePin (GPIOA, LED7_0_0_Pin | LED7_0_3_Pin | LED7_0_4_Pin | LED7_0_5_Pin | LED7_0_6_Pin, SET );
 800046e:	2201      	movs	r2, #1
 8000470:	21f2      	movs	r1, #242	; 0xf2
 8000472:	4830      	ldr	r0, [pc, #192]	; (8000534 <display7SEG_0+0x118>)
 8000474:	f001 f991 	bl	800179a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOA, LED7_0_1_Pin | LED7_0_2_Pin, RESET );
 8000478:	2200      	movs	r2, #0
 800047a:	210c      	movs	r1, #12
 800047c:	482d      	ldr	r0, [pc, #180]	; (8000534 <display7SEG_0+0x118>)
 800047e:	f001 f98c 	bl	800179a <HAL_GPIO_WritePin>
			break;
 8000482:	e053      	b.n	800052c <display7SEG_0+0x110>
		case 2:
			HAL_GPIO_WritePin (GPIOA, LED7_0_0_Pin | LED7_0_1_Pin | LED7_0_3_Pin | LED7_0_4_Pin | LED7_0_6_Pin, RESET );
 8000484:	2200      	movs	r2, #0
 8000486:	21b6      	movs	r1, #182	; 0xb6
 8000488:	482a      	ldr	r0, [pc, #168]	; (8000534 <display7SEG_0+0x118>)
 800048a:	f001 f986 	bl	800179a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOA, LED7_0_2_Pin | LED7_0_5_Pin, SET);
 800048e:	2201      	movs	r2, #1
 8000490:	2148      	movs	r1, #72	; 0x48
 8000492:	4828      	ldr	r0, [pc, #160]	; (8000534 <display7SEG_0+0x118>)
 8000494:	f001 f981 	bl	800179a <HAL_GPIO_WritePin>
			break;
 8000498:	e048      	b.n	800052c <display7SEG_0+0x110>
		case 3:
			HAL_GPIO_WritePin (GPIOA, LED7_0_0_Pin | LED7_0_1_Pin | LED7_0_2_Pin | LED7_0_3_Pin | LED7_0_6_Pin, RESET );
 800049a:	2200      	movs	r2, #0
 800049c:	219e      	movs	r1, #158	; 0x9e
 800049e:	4825      	ldr	r0, [pc, #148]	; (8000534 <display7SEG_0+0x118>)
 80004a0:	f001 f97b 	bl	800179a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOA, LED7_0_4_Pin | LED7_0_5_Pin, SET);
 80004a4:	2201      	movs	r2, #1
 80004a6:	2160      	movs	r1, #96	; 0x60
 80004a8:	4822      	ldr	r0, [pc, #136]	; (8000534 <display7SEG_0+0x118>)
 80004aa:	f001 f976 	bl	800179a <HAL_GPIO_WritePin>
			break;
 80004ae:	e03d      	b.n	800052c <display7SEG_0+0x110>
		case 4:
			HAL_GPIO_WritePin (GPIOA, LED7_0_0_Pin | LED7_0_3_Pin | LED7_0_4_Pin, SET );
 80004b0:	2201      	movs	r2, #1
 80004b2:	2132      	movs	r1, #50	; 0x32
 80004b4:	481f      	ldr	r0, [pc, #124]	; (8000534 <display7SEG_0+0x118>)
 80004b6:	f001 f970 	bl	800179a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOA, LED7_0_1_Pin | LED7_0_2_Pin | LED7_0_5_Pin | LED7_0_6_Pin, RESET );
 80004ba:	2200      	movs	r2, #0
 80004bc:	21cc      	movs	r1, #204	; 0xcc
 80004be:	481d      	ldr	r0, [pc, #116]	; (8000534 <display7SEG_0+0x118>)
 80004c0:	f001 f96b 	bl	800179a <HAL_GPIO_WritePin>
			break;
 80004c4:	e032      	b.n	800052c <display7SEG_0+0x110>
		case 5:
			HAL_GPIO_WritePin (GPIOA, LED7_0_0_Pin | LED7_0_2_Pin | LED7_0_3_Pin | LED7_0_5_Pin | LED7_0_6_Pin, RESET );
 80004c6:	2200      	movs	r2, #0
 80004c8:	21da      	movs	r1, #218	; 0xda
 80004ca:	481a      	ldr	r0, [pc, #104]	; (8000534 <display7SEG_0+0x118>)
 80004cc:	f001 f965 	bl	800179a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOA, LED7_0_1_Pin | LED7_0_4_Pin, SET);
 80004d0:	2201      	movs	r2, #1
 80004d2:	2124      	movs	r1, #36	; 0x24
 80004d4:	4817      	ldr	r0, [pc, #92]	; (8000534 <display7SEG_0+0x118>)
 80004d6:	f001 f960 	bl	800179a <HAL_GPIO_WritePin>
			break;
 80004da:	e027      	b.n	800052c <display7SEG_0+0x110>
		case 6:
			HAL_GPIO_WritePin (GPIOA, LED7_0_0_Pin | LED7_0_2_Pin | LED7_0_3_Pin | LED7_0_4_Pin | LED7_0_5_Pin | LED7_0_6_Pin, RESET );
 80004dc:	2200      	movs	r2, #0
 80004de:	21fa      	movs	r1, #250	; 0xfa
 80004e0:	4814      	ldr	r0, [pc, #80]	; (8000534 <display7SEG_0+0x118>)
 80004e2:	f001 f95a 	bl	800179a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOA, LED7_0_1_Pin, SET );
 80004e6:	2201      	movs	r2, #1
 80004e8:	2104      	movs	r1, #4
 80004ea:	4812      	ldr	r0, [pc, #72]	; (8000534 <display7SEG_0+0x118>)
 80004ec:	f001 f955 	bl	800179a <HAL_GPIO_WritePin>
			break;
 80004f0:	e01c      	b.n	800052c <display7SEG_0+0x110>
		case 7:
			HAL_GPIO_WritePin (GPIOA, LED7_0_0_Pin | LED7_0_1_Pin | LED7_0_2_Pin, RESET );
 80004f2:	2200      	movs	r2, #0
 80004f4:	210e      	movs	r1, #14
 80004f6:	480f      	ldr	r0, [pc, #60]	; (8000534 <display7SEG_0+0x118>)
 80004f8:	f001 f94f 	bl	800179a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOA, LED7_0_3_Pin | LED7_0_4_Pin | LED7_0_5_Pin | LED7_0_6_Pin, SET );
 80004fc:	2201      	movs	r2, #1
 80004fe:	21f0      	movs	r1, #240	; 0xf0
 8000500:	480c      	ldr	r0, [pc, #48]	; (8000534 <display7SEG_0+0x118>)
 8000502:	f001 f94a 	bl	800179a <HAL_GPIO_WritePin>
			break;
 8000506:	e011      	b.n	800052c <display7SEG_0+0x110>
		case 8:
			HAL_GPIO_WritePin (GPIOA, LED7_0_0_Pin | LED7_0_1_Pin | LED7_0_2_Pin | LED7_0_3_Pin | LED7_0_4_Pin | LED7_0_5_Pin | LED7_0_6_Pin, RESET );
 8000508:	2200      	movs	r2, #0
 800050a:	21fe      	movs	r1, #254	; 0xfe
 800050c:	4809      	ldr	r0, [pc, #36]	; (8000534 <display7SEG_0+0x118>)
 800050e:	f001 f944 	bl	800179a <HAL_GPIO_WritePin>
		break;
 8000512:	e00b      	b.n	800052c <display7SEG_0+0x110>
		case 9:
			HAL_GPIO_WritePin (GPIOA, LED7_0_0_Pin | LED7_0_1_Pin | LED7_0_2_Pin | LED7_0_3_Pin | LED7_0_5_Pin | LED7_0_6_Pin, RESET );
 8000514:	2200      	movs	r2, #0
 8000516:	21de      	movs	r1, #222	; 0xde
 8000518:	4806      	ldr	r0, [pc, #24]	; (8000534 <display7SEG_0+0x118>)
 800051a:	f001 f93e 	bl	800179a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOA, LED7_0_4_Pin, SET );
 800051e:	2201      	movs	r2, #1
 8000520:	2120      	movs	r1, #32
 8000522:	4804      	ldr	r0, [pc, #16]	; (8000534 <display7SEG_0+0x118>)
 8000524:	f001 f939 	bl	800179a <HAL_GPIO_WritePin>
			break;
 8000528:	e000      	b.n	800052c <display7SEG_0+0x110>
		default:
			break;
 800052a:	bf00      	nop
	}
}
 800052c:	bf00      	nop
 800052e:	3708      	adds	r7, #8
 8000530:	46bd      	mov	sp, r7
 8000532:	bd80      	pop	{r7, pc}
 8000534:	40010800 	.word	0x40010800

08000538 <display7SEG_1>:

void display7SEG_1 ( int num ){
 8000538:	b580      	push	{r7, lr}
 800053a:	b082      	sub	sp, #8
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	2b09      	cmp	r3, #9
 8000544:	f200 8094 	bhi.w	8000670 <display7SEG_1+0x138>
 8000548:	a201      	add	r2, pc, #4	; (adr r2, 8000550 <display7SEG_1+0x18>)
 800054a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800054e:	bf00      	nop
 8000550:	08000579 	.word	0x08000579
 8000554:	08000593 	.word	0x08000593
 8000558:	080005ad 	.word	0x080005ad
 800055c:	080005c7 	.word	0x080005c7
 8000560:	080005e1 	.word	0x080005e1
 8000564:	080005fb 	.word	0x080005fb
 8000568:	08000615 	.word	0x08000615
 800056c:	0800062f 	.word	0x0800062f
 8000570:	08000649 	.word	0x08000649
 8000574:	08000657 	.word	0x08000657
	switch ( num ){
		case 0:
			HAL_GPIO_WritePin (GPIOA, LED7_1_0_Pin | LED7_1_1_Pin | LED7_1_2_Pin | LED7_1_3_Pin | LED7_1_4_Pin | LED7_1_5_Pin, RESET );
 8000578:	2200      	movs	r2, #0
 800057a:	f44f 517c 	mov.w	r1, #16128	; 0x3f00
 800057e:	483f      	ldr	r0, [pc, #252]	; (800067c <display7SEG_1+0x144>)
 8000580:	f001 f90b 	bl	800179a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOA, LED7_1_6_Pin, SET );
 8000584:	2201      	movs	r2, #1
 8000586:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800058a:	483c      	ldr	r0, [pc, #240]	; (800067c <display7SEG_1+0x144>)
 800058c:	f001 f905 	bl	800179a <HAL_GPIO_WritePin>
			break;
 8000590:	e06f      	b.n	8000672 <display7SEG_1+0x13a>
		case 1:
			HAL_GPIO_WritePin (GPIOA, LED7_1_0_Pin | LED7_1_3_Pin | LED7_1_4_Pin | LED7_1_5_Pin | LED7_1_6_Pin, SET );
 8000592:	2201      	movs	r2, #1
 8000594:	f44f 41f2 	mov.w	r1, #30976	; 0x7900
 8000598:	4838      	ldr	r0, [pc, #224]	; (800067c <display7SEG_1+0x144>)
 800059a:	f001 f8fe 	bl	800179a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOA, LED7_1_1_Pin | LED7_1_2_Pin, RESET );
 800059e:	2200      	movs	r2, #0
 80005a0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80005a4:	4835      	ldr	r0, [pc, #212]	; (800067c <display7SEG_1+0x144>)
 80005a6:	f001 f8f8 	bl	800179a <HAL_GPIO_WritePin>
			break;
 80005aa:	e062      	b.n	8000672 <display7SEG_1+0x13a>
		case 2:
			HAL_GPIO_WritePin (GPIOA, LED7_1_0_Pin | LED7_1_1_Pin | LED7_1_3_Pin | LED7_1_4_Pin | LED7_1_6_Pin, RESET );
 80005ac:	2200      	movs	r2, #0
 80005ae:	f44f 41b6 	mov.w	r1, #23296	; 0x5b00
 80005b2:	4832      	ldr	r0, [pc, #200]	; (800067c <display7SEG_1+0x144>)
 80005b4:	f001 f8f1 	bl	800179a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOA, LED7_1_2_Pin | LED7_1_5_Pin, SET);
 80005b8:	2201      	movs	r2, #1
 80005ba:	f44f 5110 	mov.w	r1, #9216	; 0x2400
 80005be:	482f      	ldr	r0, [pc, #188]	; (800067c <display7SEG_1+0x144>)
 80005c0:	f001 f8eb 	bl	800179a <HAL_GPIO_WritePin>
			break;
 80005c4:	e055      	b.n	8000672 <display7SEG_1+0x13a>
		case 3:
			HAL_GPIO_WritePin (GPIOA, LED7_1_0_Pin | LED7_1_1_Pin | LED7_1_2_Pin | LED7_1_3_Pin | LED7_1_6_Pin, RESET );
 80005c6:	2200      	movs	r2, #0
 80005c8:	f44f 419e 	mov.w	r1, #20224	; 0x4f00
 80005cc:	482b      	ldr	r0, [pc, #172]	; (800067c <display7SEG_1+0x144>)
 80005ce:	f001 f8e4 	bl	800179a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOA, LED7_1_4_Pin | LED7_1_5_Pin, SET);
 80005d2:	2201      	movs	r2, #1
 80005d4:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80005d8:	4828      	ldr	r0, [pc, #160]	; (800067c <display7SEG_1+0x144>)
 80005da:	f001 f8de 	bl	800179a <HAL_GPIO_WritePin>
			break;
 80005de:	e048      	b.n	8000672 <display7SEG_1+0x13a>
		case 4:
			HAL_GPIO_WritePin (GPIOA, LED7_1_0_Pin | LED7_1_3_Pin | LED7_1_4_Pin, SET );
 80005e0:	2201      	movs	r2, #1
 80005e2:	f44f 51c8 	mov.w	r1, #6400	; 0x1900
 80005e6:	4825      	ldr	r0, [pc, #148]	; (800067c <display7SEG_1+0x144>)
 80005e8:	f001 f8d7 	bl	800179a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOA, LED7_1_1_Pin | LED7_1_2_Pin | LED7_1_5_Pin | LED7_1_6_Pin, RESET );
 80005ec:	2200      	movs	r2, #0
 80005ee:	f44f 41cc 	mov.w	r1, #26112	; 0x6600
 80005f2:	4822      	ldr	r0, [pc, #136]	; (800067c <display7SEG_1+0x144>)
 80005f4:	f001 f8d1 	bl	800179a <HAL_GPIO_WritePin>
			break;
 80005f8:	e03b      	b.n	8000672 <display7SEG_1+0x13a>
		case 5:
			HAL_GPIO_WritePin (GPIOA, LED7_1_0_Pin | LED7_1_2_Pin | LED7_1_3_Pin | LED7_1_5_Pin | LED7_1_6_Pin, RESET );
 80005fa:	2200      	movs	r2, #0
 80005fc:	f44f 41da 	mov.w	r1, #27904	; 0x6d00
 8000600:	481e      	ldr	r0, [pc, #120]	; (800067c <display7SEG_1+0x144>)
 8000602:	f001 f8ca 	bl	800179a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOA, LED7_1_1_Pin | LED7_1_4_Pin, SET);
 8000606:	2201      	movs	r2, #1
 8000608:	f44f 5190 	mov.w	r1, #4608	; 0x1200
 800060c:	481b      	ldr	r0, [pc, #108]	; (800067c <display7SEG_1+0x144>)
 800060e:	f001 f8c4 	bl	800179a <HAL_GPIO_WritePin>
			break;
 8000612:	e02e      	b.n	8000672 <display7SEG_1+0x13a>
		case 6:
			HAL_GPIO_WritePin (GPIOA, LED7_1_0_Pin | LED7_1_2_Pin | LED7_1_3_Pin | LED7_1_4_Pin | LED7_1_5_Pin | LED7_1_6_Pin, RESET );
 8000614:	2200      	movs	r2, #0
 8000616:	f44f 41fa 	mov.w	r1, #32000	; 0x7d00
 800061a:	4818      	ldr	r0, [pc, #96]	; (800067c <display7SEG_1+0x144>)
 800061c:	f001 f8bd 	bl	800179a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOA, LED7_1_1_Pin, SET );
 8000620:	2201      	movs	r2, #1
 8000622:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000626:	4815      	ldr	r0, [pc, #84]	; (800067c <display7SEG_1+0x144>)
 8000628:	f001 f8b7 	bl	800179a <HAL_GPIO_WritePin>
			break;
 800062c:	e021      	b.n	8000672 <display7SEG_1+0x13a>
		case 7:
			HAL_GPIO_WritePin (GPIOA, LED7_1_0_Pin | LED7_1_1_Pin | LED7_1_2_Pin, RESET );
 800062e:	2200      	movs	r2, #0
 8000630:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8000634:	4811      	ldr	r0, [pc, #68]	; (800067c <display7SEG_1+0x144>)
 8000636:	f001 f8b0 	bl	800179a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOA, LED7_1_3_Pin | LED7_1_4_Pin | LED7_1_5_Pin | LED7_1_6_Pin, SET );
 800063a:	2201      	movs	r2, #1
 800063c:	f44f 41f0 	mov.w	r1, #30720	; 0x7800
 8000640:	480e      	ldr	r0, [pc, #56]	; (800067c <display7SEG_1+0x144>)
 8000642:	f001 f8aa 	bl	800179a <HAL_GPIO_WritePin>
			break;
 8000646:	e014      	b.n	8000672 <display7SEG_1+0x13a>
		case 8:
			HAL_GPIO_WritePin (GPIOA, LED7_1_0_Pin | LED7_1_1_Pin | LED7_1_2_Pin | LED7_1_3_Pin | LED7_1_4_Pin | LED7_1_5_Pin | LED7_1_6_Pin, RESET );
 8000648:	2200      	movs	r2, #0
 800064a:	f44f 41fe 	mov.w	r1, #32512	; 0x7f00
 800064e:	480b      	ldr	r0, [pc, #44]	; (800067c <display7SEG_1+0x144>)
 8000650:	f001 f8a3 	bl	800179a <HAL_GPIO_WritePin>
		break;
 8000654:	e00d      	b.n	8000672 <display7SEG_1+0x13a>
		case 9:
			HAL_GPIO_WritePin (GPIOA, LED7_1_0_Pin | LED7_1_1_Pin | LED7_1_2_Pin | LED7_1_3_Pin | LED7_1_5_Pin | LED7_1_6_Pin, RESET );
 8000656:	2200      	movs	r2, #0
 8000658:	f44f 41de 	mov.w	r1, #28416	; 0x6f00
 800065c:	4807      	ldr	r0, [pc, #28]	; (800067c <display7SEG_1+0x144>)
 800065e:	f001 f89c 	bl	800179a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOA, LED7_1_4_Pin, SET );
 8000662:	2201      	movs	r2, #1
 8000664:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000668:	4804      	ldr	r0, [pc, #16]	; (800067c <display7SEG_1+0x144>)
 800066a:	f001 f896 	bl	800179a <HAL_GPIO_WritePin>
			break;
 800066e:	e000      	b.n	8000672 <display7SEG_1+0x13a>
		default:
			break;
 8000670:	bf00      	nop
	}
}
 8000672:	bf00      	nop
 8000674:	3708      	adds	r7, #8
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	40010800 	.word	0x40010800

08000680 <updateTrafficLED>:

void updateTrafficLED(int trafficLed0, int trafficLed1){
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
 8000688:	6039      	str	r1, [r7, #0]
	switch (trafficLed0){
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	2b02      	cmp	r3, #2
 800068e:	d029      	beq.n	80006e4 <updateTrafficLED+0x64>
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	2b02      	cmp	r3, #2
 8000694:	dc36      	bgt.n	8000704 <updateTrafficLED+0x84>
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	2b00      	cmp	r3, #0
 800069a:	d003      	beq.n	80006a4 <updateTrafficLED+0x24>
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	2b01      	cmp	r3, #1
 80006a0:	d010      	beq.n	80006c4 <updateTrafficLED+0x44>
		HAL_GPIO_WritePin(GPIOB, LED_RED_0_Pin, SET);
		HAL_GPIO_WritePin(GPIOB, LED_GREEN_0_Pin, SET);
		HAL_GPIO_WritePin(GPIOB, LED_YELLOW_0_Pin, RESET);
		break;
	default:
		break;
 80006a2:	e02f      	b.n	8000704 <updateTrafficLED+0x84>
		HAL_GPIO_WritePin(GPIOB, LED_RED_0_Pin, RESET);
 80006a4:	2200      	movs	r2, #0
 80006a6:	2101      	movs	r1, #1
 80006a8:	4838      	ldr	r0, [pc, #224]	; (800078c <updateTrafficLED+0x10c>)
 80006aa:	f001 f876 	bl	800179a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, LED_GREEN_0_Pin, SET);
 80006ae:	2201      	movs	r2, #1
 80006b0:	2102      	movs	r1, #2
 80006b2:	4836      	ldr	r0, [pc, #216]	; (800078c <updateTrafficLED+0x10c>)
 80006b4:	f001 f871 	bl	800179a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, LED_YELLOW_0_Pin, SET);
 80006b8:	2201      	movs	r2, #1
 80006ba:	2104      	movs	r1, #4
 80006bc:	4833      	ldr	r0, [pc, #204]	; (800078c <updateTrafficLED+0x10c>)
 80006be:	f001 f86c 	bl	800179a <HAL_GPIO_WritePin>
		break;
 80006c2:	e020      	b.n	8000706 <updateTrafficLED+0x86>
		HAL_GPIO_WritePin(GPIOB, LED_RED_0_Pin, SET);
 80006c4:	2201      	movs	r2, #1
 80006c6:	2101      	movs	r1, #1
 80006c8:	4830      	ldr	r0, [pc, #192]	; (800078c <updateTrafficLED+0x10c>)
 80006ca:	f001 f866 	bl	800179a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, LED_GREEN_0_Pin, RESET);
 80006ce:	2200      	movs	r2, #0
 80006d0:	2102      	movs	r1, #2
 80006d2:	482e      	ldr	r0, [pc, #184]	; (800078c <updateTrafficLED+0x10c>)
 80006d4:	f001 f861 	bl	800179a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, LED_YELLOW_0_Pin, SET);
 80006d8:	2201      	movs	r2, #1
 80006da:	2104      	movs	r1, #4
 80006dc:	482b      	ldr	r0, [pc, #172]	; (800078c <updateTrafficLED+0x10c>)
 80006de:	f001 f85c 	bl	800179a <HAL_GPIO_WritePin>
		break;
 80006e2:	e010      	b.n	8000706 <updateTrafficLED+0x86>
		HAL_GPIO_WritePin(GPIOB, LED_RED_0_Pin, SET);
 80006e4:	2201      	movs	r2, #1
 80006e6:	2101      	movs	r1, #1
 80006e8:	4828      	ldr	r0, [pc, #160]	; (800078c <updateTrafficLED+0x10c>)
 80006ea:	f001 f856 	bl	800179a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, LED_GREEN_0_Pin, SET);
 80006ee:	2201      	movs	r2, #1
 80006f0:	2102      	movs	r1, #2
 80006f2:	4826      	ldr	r0, [pc, #152]	; (800078c <updateTrafficLED+0x10c>)
 80006f4:	f001 f851 	bl	800179a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, LED_YELLOW_0_Pin, RESET);
 80006f8:	2200      	movs	r2, #0
 80006fa:	2104      	movs	r1, #4
 80006fc:	4823      	ldr	r0, [pc, #140]	; (800078c <updateTrafficLED+0x10c>)
 80006fe:	f001 f84c 	bl	800179a <HAL_GPIO_WritePin>
		break;
 8000702:	e000      	b.n	8000706 <updateTrafficLED+0x86>
		break;
 8000704:	bf00      	nop
	}
	switch (trafficLed1){
 8000706:	683b      	ldr	r3, [r7, #0]
 8000708:	2b02      	cmp	r3, #2
 800070a:	d029      	beq.n	8000760 <updateTrafficLED+0xe0>
 800070c:	683b      	ldr	r3, [r7, #0]
 800070e:	2b02      	cmp	r3, #2
 8000710:	dc36      	bgt.n	8000780 <updateTrafficLED+0x100>
 8000712:	683b      	ldr	r3, [r7, #0]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d003      	beq.n	8000720 <updateTrafficLED+0xa0>
 8000718:	683b      	ldr	r3, [r7, #0]
 800071a:	2b01      	cmp	r3, #1
 800071c:	d010      	beq.n	8000740 <updateTrafficLED+0xc0>
		HAL_GPIO_WritePin(GPIOB, LED_RED_1_Pin, SET);
		HAL_GPIO_WritePin(GPIOB, LED_GREEN_1_Pin, SET);
		HAL_GPIO_WritePin(GPIOB, LED_YELLOW_1_Pin, RESET);
		break;
	default:
		break;
 800071e:	e02f      	b.n	8000780 <updateTrafficLED+0x100>
		HAL_GPIO_WritePin(GPIOB, LED_RED_1_Pin, RESET);
 8000720:	2200      	movs	r2, #0
 8000722:	2108      	movs	r1, #8
 8000724:	4819      	ldr	r0, [pc, #100]	; (800078c <updateTrafficLED+0x10c>)
 8000726:	f001 f838 	bl	800179a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, LED_GREEN_1_Pin, SET);
 800072a:	2201      	movs	r2, #1
 800072c:	2110      	movs	r1, #16
 800072e:	4817      	ldr	r0, [pc, #92]	; (800078c <updateTrafficLED+0x10c>)
 8000730:	f001 f833 	bl	800179a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, LED_YELLOW_1_Pin, SET);
 8000734:	2201      	movs	r2, #1
 8000736:	2120      	movs	r1, #32
 8000738:	4814      	ldr	r0, [pc, #80]	; (800078c <updateTrafficLED+0x10c>)
 800073a:	f001 f82e 	bl	800179a <HAL_GPIO_WritePin>
		break;
 800073e:	e020      	b.n	8000782 <updateTrafficLED+0x102>
		HAL_GPIO_WritePin(GPIOB, LED_RED_1_Pin, SET);
 8000740:	2201      	movs	r2, #1
 8000742:	2108      	movs	r1, #8
 8000744:	4811      	ldr	r0, [pc, #68]	; (800078c <updateTrafficLED+0x10c>)
 8000746:	f001 f828 	bl	800179a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, LED_GREEN_1_Pin, RESET);
 800074a:	2200      	movs	r2, #0
 800074c:	2110      	movs	r1, #16
 800074e:	480f      	ldr	r0, [pc, #60]	; (800078c <updateTrafficLED+0x10c>)
 8000750:	f001 f823 	bl	800179a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, LED_YELLOW_1_Pin, SET);
 8000754:	2201      	movs	r2, #1
 8000756:	2120      	movs	r1, #32
 8000758:	480c      	ldr	r0, [pc, #48]	; (800078c <updateTrafficLED+0x10c>)
 800075a:	f001 f81e 	bl	800179a <HAL_GPIO_WritePin>
		break;
 800075e:	e010      	b.n	8000782 <updateTrafficLED+0x102>
		HAL_GPIO_WritePin(GPIOB, LED_RED_1_Pin, SET);
 8000760:	2201      	movs	r2, #1
 8000762:	2108      	movs	r1, #8
 8000764:	4809      	ldr	r0, [pc, #36]	; (800078c <updateTrafficLED+0x10c>)
 8000766:	f001 f818 	bl	800179a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, LED_GREEN_1_Pin, SET);
 800076a:	2201      	movs	r2, #1
 800076c:	2110      	movs	r1, #16
 800076e:	4807      	ldr	r0, [pc, #28]	; (800078c <updateTrafficLED+0x10c>)
 8000770:	f001 f813 	bl	800179a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, LED_YELLOW_1_Pin, RESET);
 8000774:	2200      	movs	r2, #0
 8000776:	2120      	movs	r1, #32
 8000778:	4804      	ldr	r0, [pc, #16]	; (800078c <updateTrafficLED+0x10c>)
 800077a:	f001 f80e 	bl	800179a <HAL_GPIO_WritePin>
		break;
 800077e:	e000      	b.n	8000782 <updateTrafficLED+0x102>
		break;
 8000780:	bf00      	nop
	}
}
 8000782:	bf00      	nop
 8000784:	3708      	adds	r7, #8
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	40010c00 	.word	0x40010c00

08000790 <toggleTrafficLed>:

void toggleTrafficLed(int trafficLed0, int trafficLed1){
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	6039      	str	r1, [r7, #0]
	switch (trafficLed0){
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	2b02      	cmp	r3, #2
 800079e:	d027      	beq.n	80007f0 <toggleTrafficLed+0x60>
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	2b02      	cmp	r3, #2
 80007a4:	dc33      	bgt.n	800080e <toggleTrafficLed+0x7e>
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d003      	beq.n	80007b4 <toggleTrafficLed+0x24>
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	2b01      	cmp	r3, #1
 80007b0:	d00f      	beq.n	80007d2 <toggleTrafficLed+0x42>
		HAL_GPIO_WritePin(GPIOB, LED_RED_0_Pin, SET);
		HAL_GPIO_WritePin(GPIOB, LED_GREEN_0_Pin, SET);
		HAL_GPIO_TogglePin(GPIOB, LED_YELLOW_0_Pin);
		break;
	default:
		break;
 80007b2:	e02c      	b.n	800080e <toggleTrafficLed+0x7e>
		HAL_GPIO_TogglePin(GPIOB, LED_RED_0_Pin);
 80007b4:	2101      	movs	r1, #1
 80007b6:	4836      	ldr	r0, [pc, #216]	; (8000890 <toggleTrafficLed+0x100>)
 80007b8:	f001 f807 	bl	80017ca <HAL_GPIO_TogglePin>
		HAL_GPIO_WritePin (GPIOB, LED_GREEN_0_Pin, SET);
 80007bc:	2201      	movs	r2, #1
 80007be:	2102      	movs	r1, #2
 80007c0:	4833      	ldr	r0, [pc, #204]	; (8000890 <toggleTrafficLed+0x100>)
 80007c2:	f000 ffea 	bl	800179a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin (GPIOB, LED_YELLOW_0_Pin, SET);
 80007c6:	2201      	movs	r2, #1
 80007c8:	2104      	movs	r1, #4
 80007ca:	4831      	ldr	r0, [pc, #196]	; (8000890 <toggleTrafficLed+0x100>)
 80007cc:	f000 ffe5 	bl	800179a <HAL_GPIO_WritePin>
		break;
 80007d0:	e01e      	b.n	8000810 <toggleTrafficLed+0x80>
		HAL_GPIO_WritePin(GPIOB, LED_RED_0_Pin, SET);
 80007d2:	2201      	movs	r2, #1
 80007d4:	2101      	movs	r1, #1
 80007d6:	482e      	ldr	r0, [pc, #184]	; (8000890 <toggleTrafficLed+0x100>)
 80007d8:	f000 ffdf 	bl	800179a <HAL_GPIO_WritePin>
		HAL_GPIO_TogglePin(GPIOB, LED_GREEN_0_Pin);
 80007dc:	2102      	movs	r1, #2
 80007de:	482c      	ldr	r0, [pc, #176]	; (8000890 <toggleTrafficLed+0x100>)
 80007e0:	f000 fff3 	bl	80017ca <HAL_GPIO_TogglePin>
		HAL_GPIO_WritePin(GPIOB, LED_YELLOW_0_Pin, SET);
 80007e4:	2201      	movs	r2, #1
 80007e6:	2104      	movs	r1, #4
 80007e8:	4829      	ldr	r0, [pc, #164]	; (8000890 <toggleTrafficLed+0x100>)
 80007ea:	f000 ffd6 	bl	800179a <HAL_GPIO_WritePin>
		break;
 80007ee:	e00f      	b.n	8000810 <toggleTrafficLed+0x80>
		HAL_GPIO_WritePin(GPIOB, LED_RED_0_Pin, SET);
 80007f0:	2201      	movs	r2, #1
 80007f2:	2101      	movs	r1, #1
 80007f4:	4826      	ldr	r0, [pc, #152]	; (8000890 <toggleTrafficLed+0x100>)
 80007f6:	f000 ffd0 	bl	800179a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, LED_GREEN_0_Pin, SET);
 80007fa:	2201      	movs	r2, #1
 80007fc:	2102      	movs	r1, #2
 80007fe:	4824      	ldr	r0, [pc, #144]	; (8000890 <toggleTrafficLed+0x100>)
 8000800:	f000 ffcb 	bl	800179a <HAL_GPIO_WritePin>
		HAL_GPIO_TogglePin(GPIOB, LED_YELLOW_0_Pin);
 8000804:	2104      	movs	r1, #4
 8000806:	4822      	ldr	r0, [pc, #136]	; (8000890 <toggleTrafficLed+0x100>)
 8000808:	f000 ffdf 	bl	80017ca <HAL_GPIO_TogglePin>
		break;
 800080c:	e000      	b.n	8000810 <toggleTrafficLed+0x80>
		break;
 800080e:	bf00      	nop
	}
	switch (trafficLed1){
 8000810:	683b      	ldr	r3, [r7, #0]
 8000812:	2b02      	cmp	r3, #2
 8000814:	d027      	beq.n	8000866 <toggleTrafficLed+0xd6>
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	2b02      	cmp	r3, #2
 800081a:	dc33      	bgt.n	8000884 <toggleTrafficLed+0xf4>
 800081c:	683b      	ldr	r3, [r7, #0]
 800081e:	2b00      	cmp	r3, #0
 8000820:	d003      	beq.n	800082a <toggleTrafficLed+0x9a>
 8000822:	683b      	ldr	r3, [r7, #0]
 8000824:	2b01      	cmp	r3, #1
 8000826:	d00f      	beq.n	8000848 <toggleTrafficLed+0xb8>
		HAL_GPIO_WritePin(GPIOB, LED_RED_1_Pin, SET);
		HAL_GPIO_WritePin(GPIOB, LED_GREEN_1_Pin, SET);
		HAL_GPIO_TogglePin(GPIOB, LED_YELLOW_1_Pin);
		break;
	default:
		break;
 8000828:	e02c      	b.n	8000884 <toggleTrafficLed+0xf4>
		HAL_GPIO_TogglePin(GPIOB, LED_RED_1_Pin);
 800082a:	2108      	movs	r1, #8
 800082c:	4818      	ldr	r0, [pc, #96]	; (8000890 <toggleTrafficLed+0x100>)
 800082e:	f000 ffcc 	bl	80017ca <HAL_GPIO_TogglePin>
		HAL_GPIO_WritePin(GPIOB, LED_GREEN_1_Pin, SET);
 8000832:	2201      	movs	r2, #1
 8000834:	2110      	movs	r1, #16
 8000836:	4816      	ldr	r0, [pc, #88]	; (8000890 <toggleTrafficLed+0x100>)
 8000838:	f000 ffaf 	bl	800179a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, LED_YELLOW_1_Pin, SET);
 800083c:	2201      	movs	r2, #1
 800083e:	2120      	movs	r1, #32
 8000840:	4813      	ldr	r0, [pc, #76]	; (8000890 <toggleTrafficLed+0x100>)
 8000842:	f000 ffaa 	bl	800179a <HAL_GPIO_WritePin>
		break;
 8000846:	e01e      	b.n	8000886 <toggleTrafficLed+0xf6>
		HAL_GPIO_WritePin(GPIOB, LED_RED_1_Pin, SET);
 8000848:	2201      	movs	r2, #1
 800084a:	2108      	movs	r1, #8
 800084c:	4810      	ldr	r0, [pc, #64]	; (8000890 <toggleTrafficLed+0x100>)
 800084e:	f000 ffa4 	bl	800179a <HAL_GPIO_WritePin>
		HAL_GPIO_TogglePin(GPIOB, LED_GREEN_1_Pin);
 8000852:	2110      	movs	r1, #16
 8000854:	480e      	ldr	r0, [pc, #56]	; (8000890 <toggleTrafficLed+0x100>)
 8000856:	f000 ffb8 	bl	80017ca <HAL_GPIO_TogglePin>
		HAL_GPIO_WritePin(GPIOB, LED_YELLOW_1_Pin, SET);
 800085a:	2201      	movs	r2, #1
 800085c:	2120      	movs	r1, #32
 800085e:	480c      	ldr	r0, [pc, #48]	; (8000890 <toggleTrafficLed+0x100>)
 8000860:	f000 ff9b 	bl	800179a <HAL_GPIO_WritePin>
		break;
 8000864:	e00f      	b.n	8000886 <toggleTrafficLed+0xf6>
		HAL_GPIO_WritePin(GPIOB, LED_RED_1_Pin, SET);
 8000866:	2201      	movs	r2, #1
 8000868:	2108      	movs	r1, #8
 800086a:	4809      	ldr	r0, [pc, #36]	; (8000890 <toggleTrafficLed+0x100>)
 800086c:	f000 ff95 	bl	800179a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, LED_GREEN_1_Pin, SET);
 8000870:	2201      	movs	r2, #1
 8000872:	2110      	movs	r1, #16
 8000874:	4806      	ldr	r0, [pc, #24]	; (8000890 <toggleTrafficLed+0x100>)
 8000876:	f000 ff90 	bl	800179a <HAL_GPIO_WritePin>
		HAL_GPIO_TogglePin(GPIOB, LED_YELLOW_1_Pin);
 800087a:	2120      	movs	r1, #32
 800087c:	4804      	ldr	r0, [pc, #16]	; (8000890 <toggleTrafficLed+0x100>)
 800087e:	f000 ffa4 	bl	80017ca <HAL_GPIO_TogglePin>
		break;
 8000882:	e000      	b.n	8000886 <toggleTrafficLed+0xf6>
		break;
 8000884:	bf00      	nop
	}
}
 8000886:	bf00      	nop
 8000888:	3708      	adds	r7, #8
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	40010c00 	.word	0x40010c00

08000894 <update7SEG>:

void update7SEG(int index, int counter_0, int counter_1){
 8000894:	b580      	push	{r7, lr}
 8000896:	b084      	sub	sp, #16
 8000898:	af00      	add	r7, sp, #0
 800089a:	60f8      	str	r0, [r7, #12]
 800089c:	60b9      	str	r1, [r7, #8]
 800089e:	607a      	str	r2, [r7, #4]
	switch(index){
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d003      	beq.n	80008ae <update7SEG+0x1a>
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	2b01      	cmp	r3, #1
 80008aa:	d02b      	beq.n	8000904 <update7SEG+0x70>
			//display7SEG(led_buffer[0]);
			display7SEG_0(counter_0 / 10);
			display7SEG_1(counter_1 / 10);
			break;
		default:
			break;
 80008ac:	e04b      	b.n	8000946 <update7SEG+0xb2>
			HAL_GPIO_WritePin (GPIOB, EN0_Pin | EN2_Pin, RESET );
 80008ae:	2200      	movs	r2, #0
 80008b0:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80008b4:	4826      	ldr	r0, [pc, #152]	; (8000950 <update7SEG+0xbc>)
 80008b6:	f000 ff70 	bl	800179a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOB, EN1_Pin | EN3_Pin, SET);
 80008ba:	2201      	movs	r2, #1
 80008bc:	f44f 7120 	mov.w	r1, #640	; 0x280
 80008c0:	4823      	ldr	r0, [pc, #140]	; (8000950 <update7SEG+0xbc>)
 80008c2:	f000 ff6a 	bl	800179a <HAL_GPIO_WritePin>
			display7SEG_0(counter_0 % 10);
 80008c6:	68ba      	ldr	r2, [r7, #8]
 80008c8:	4b22      	ldr	r3, [pc, #136]	; (8000954 <update7SEG+0xc0>)
 80008ca:	fb83 1302 	smull	r1, r3, r3, r2
 80008ce:	1099      	asrs	r1, r3, #2
 80008d0:	17d3      	asrs	r3, r2, #31
 80008d2:	1ac9      	subs	r1, r1, r3
 80008d4:	460b      	mov	r3, r1
 80008d6:	009b      	lsls	r3, r3, #2
 80008d8:	440b      	add	r3, r1
 80008da:	005b      	lsls	r3, r3, #1
 80008dc:	1ad1      	subs	r1, r2, r3
 80008de:	4608      	mov	r0, r1
 80008e0:	f7ff fd9c 	bl	800041c <display7SEG_0>
			display7SEG_1(counter_1 % 10);
 80008e4:	687a      	ldr	r2, [r7, #4]
 80008e6:	4b1b      	ldr	r3, [pc, #108]	; (8000954 <update7SEG+0xc0>)
 80008e8:	fb83 1302 	smull	r1, r3, r3, r2
 80008ec:	1099      	asrs	r1, r3, #2
 80008ee:	17d3      	asrs	r3, r2, #31
 80008f0:	1ac9      	subs	r1, r1, r3
 80008f2:	460b      	mov	r3, r1
 80008f4:	009b      	lsls	r3, r3, #2
 80008f6:	440b      	add	r3, r1
 80008f8:	005b      	lsls	r3, r3, #1
 80008fa:	1ad1      	subs	r1, r2, r3
 80008fc:	4608      	mov	r0, r1
 80008fe:	f7ff fe1b 	bl	8000538 <display7SEG_1>
			break;
 8000902:	e020      	b.n	8000946 <update7SEG+0xb2>
			HAL_GPIO_WritePin (GPIOB, EN0_Pin | EN2_Pin, SET );
 8000904:	2201      	movs	r2, #1
 8000906:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800090a:	4811      	ldr	r0, [pc, #68]	; (8000950 <update7SEG+0xbc>)
 800090c:	f000 ff45 	bl	800179a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOB, EN1_Pin | EN3_Pin, RESET);
 8000910:	2200      	movs	r2, #0
 8000912:	f44f 7120 	mov.w	r1, #640	; 0x280
 8000916:	480e      	ldr	r0, [pc, #56]	; (8000950 <update7SEG+0xbc>)
 8000918:	f000 ff3f 	bl	800179a <HAL_GPIO_WritePin>
			display7SEG_0(counter_0 / 10);
 800091c:	68bb      	ldr	r3, [r7, #8]
 800091e:	4a0d      	ldr	r2, [pc, #52]	; (8000954 <update7SEG+0xc0>)
 8000920:	fb82 1203 	smull	r1, r2, r2, r3
 8000924:	1092      	asrs	r2, r2, #2
 8000926:	17db      	asrs	r3, r3, #31
 8000928:	1ad3      	subs	r3, r2, r3
 800092a:	4618      	mov	r0, r3
 800092c:	f7ff fd76 	bl	800041c <display7SEG_0>
			display7SEG_1(counter_1 / 10);
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	4a08      	ldr	r2, [pc, #32]	; (8000954 <update7SEG+0xc0>)
 8000934:	fb82 1203 	smull	r1, r2, r2, r3
 8000938:	1092      	asrs	r2, r2, #2
 800093a:	17db      	asrs	r3, r3, #31
 800093c:	1ad3      	subs	r3, r2, r3
 800093e:	4618      	mov	r0, r3
 8000940:	f7ff fdfa 	bl	8000538 <display7SEG_1>
			break;
 8000944:	bf00      	nop
	}
}
 8000946:	bf00      	nop
 8000948:	3710      	adds	r7, #16
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	40010c00 	.word	0x40010c00
 8000954:	66666667 	.word	0x66666667

08000958 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800095c:	f000 fc1c 	bl	8001198 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000960:	f000 f848 	bl	80009f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000964:	f000 f8ce 	bl	8000b04 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000968:	f000 f880 	bl	8000a6c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800096c:	481c      	ldr	r0, [pc, #112]	; (80009e0 <main+0x88>)
 800096e:	f001 fb7d 	bl	800206c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimer2(100);
 8000972:	2064      	movs	r0, #100	; 0x64
 8000974:	f000 fb46 	bl	8001004 <setTimer2>
  setTimerBlinking(1000);
 8000978:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800097c:	f000 fb0e 	bl	8000f9c <setTimerBlinking>
  while (1)
  {
	  if (getTimerBlinkingFlag() == 1){
 8000980:	f000 fb5a 	bl	8001038 <getTimerBlinkingFlag>
 8000984:	4603      	mov	r3, r0
 8000986:	2b01      	cmp	r3, #1
 8000988:	d108      	bne.n	800099c <main+0x44>
		  HAL_GPIO_TogglePin(GPIOA, LED_BLINKING_Pin);
 800098a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800098e:	4815      	ldr	r0, [pc, #84]	; (80009e4 <main+0x8c>)
 8000990:	f000 ff1b 	bl	80017ca <HAL_GPIO_TogglePin>
		  setTimerBlinking(1000);
 8000994:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000998:	f000 fb00 	bl	8000f9c <setTimerBlinking>
	  }

	  if( getTimer2Flag() == 1){
 800099c:	f000 fb70 	bl	8001080 <getTimer2Flag>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b01      	cmp	r3, #1
 80009a4:	d117      	bne.n	80009d6 <main+0x7e>
		  update7SEG(index7SEG, counter0, counter1);
 80009a6:	4b10      	ldr	r3, [pc, #64]	; (80009e8 <main+0x90>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	4a10      	ldr	r2, [pc, #64]	; (80009ec <main+0x94>)
 80009ac:	6811      	ldr	r1, [r2, #0]
 80009ae:	4a10      	ldr	r2, [pc, #64]	; (80009f0 <main+0x98>)
 80009b0:	6812      	ldr	r2, [r2, #0]
 80009b2:	4618      	mov	r0, r3
 80009b4:	f7ff ff6e 	bl	8000894 <update7SEG>
		  index7SEG++;
 80009b8:	4b0b      	ldr	r3, [pc, #44]	; (80009e8 <main+0x90>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	3301      	adds	r3, #1
 80009be:	4a0a      	ldr	r2, [pc, #40]	; (80009e8 <main+0x90>)
 80009c0:	6013      	str	r3, [r2, #0]
		  if( index7SEG >= 2) index7SEG = 0;
 80009c2:	4b09      	ldr	r3, [pc, #36]	; (80009e8 <main+0x90>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	2b01      	cmp	r3, #1
 80009c8:	dd02      	ble.n	80009d0 <main+0x78>
 80009ca:	4b07      	ldr	r3, [pc, #28]	; (80009e8 <main+0x90>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	601a      	str	r2, [r3, #0]
		  setTimer2(100);
 80009d0:	2064      	movs	r0, #100	; 0x64
 80009d2:	f000 fb17 	bl	8001004 <setTimer2>
	  }
	  fsm_for_input_processing();
 80009d6:	f7ff fbb9 	bl	800014c <fsm_for_input_processing>
	  mode_processing();
 80009da:	f000 f8fd 	bl	8000bd8 <mode_processing>
	  if (getTimerBlinkingFlag() == 1){
 80009de:	e7cf      	b.n	8000980 <main+0x28>
 80009e0:	20000090 	.word	0x20000090
 80009e4:	40010800 	.word	0x40010800
 80009e8:	20000054 	.word	0x20000054
 80009ec:	2000004c 	.word	0x2000004c
 80009f0:	20000050 	.word	0x20000050

080009f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b090      	sub	sp, #64	; 0x40
 80009f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009fa:	f107 0318 	add.w	r3, r7, #24
 80009fe:	2228      	movs	r2, #40	; 0x28
 8000a00:	2100      	movs	r1, #0
 8000a02:	4618      	mov	r0, r3
 8000a04:	f001 feea 	bl	80027dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a08:	1d3b      	adds	r3, r7, #4
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
 8000a0e:	605a      	str	r2, [r3, #4]
 8000a10:	609a      	str	r2, [r3, #8]
 8000a12:	60da      	str	r2, [r3, #12]
 8000a14:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a16:	2302      	movs	r3, #2
 8000a18:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a1a:	2301      	movs	r3, #1
 8000a1c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a1e:	2310      	movs	r3, #16
 8000a20:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a22:	2300      	movs	r3, #0
 8000a24:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a26:	f107 0318 	add.w	r3, r7, #24
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f000 fee6 	bl	80017fc <HAL_RCC_OscConfig>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000a36:	f000 f8c9 	bl	8000bcc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a3a:	230f      	movs	r3, #15
 8000a3c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a42:	2300      	movs	r3, #0
 8000a44:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a46:	2300      	movs	r3, #0
 8000a48:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a4e:	1d3b      	adds	r3, r7, #4
 8000a50:	2100      	movs	r1, #0
 8000a52:	4618      	mov	r0, r3
 8000a54:	f001 f952 	bl	8001cfc <HAL_RCC_ClockConfig>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d001      	beq.n	8000a62 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000a5e:	f000 f8b5 	bl	8000bcc <Error_Handler>
  }
}
 8000a62:	bf00      	nop
 8000a64:	3740      	adds	r7, #64	; 0x40
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
	...

08000a6c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b086      	sub	sp, #24
 8000a70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a72:	f107 0308 	add.w	r3, r7, #8
 8000a76:	2200      	movs	r2, #0
 8000a78:	601a      	str	r2, [r3, #0]
 8000a7a:	605a      	str	r2, [r3, #4]
 8000a7c:	609a      	str	r2, [r3, #8]
 8000a7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a80:	463b      	mov	r3, r7
 8000a82:	2200      	movs	r2, #0
 8000a84:	601a      	str	r2, [r3, #0]
 8000a86:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a88:	4b1d      	ldr	r3, [pc, #116]	; (8000b00 <MX_TIM2_Init+0x94>)
 8000a8a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000a8e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000a90:	4b1b      	ldr	r3, [pc, #108]	; (8000b00 <MX_TIM2_Init+0x94>)
 8000a92:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000a96:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a98:	4b19      	ldr	r3, [pc, #100]	; (8000b00 <MX_TIM2_Init+0x94>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000a9e:	4b18      	ldr	r3, [pc, #96]	; (8000b00 <MX_TIM2_Init+0x94>)
 8000aa0:	2209      	movs	r2, #9
 8000aa2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aa4:	4b16      	ldr	r3, [pc, #88]	; (8000b00 <MX_TIM2_Init+0x94>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aaa:	4b15      	ldr	r3, [pc, #84]	; (8000b00 <MX_TIM2_Init+0x94>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ab0:	4813      	ldr	r0, [pc, #76]	; (8000b00 <MX_TIM2_Init+0x94>)
 8000ab2:	f001 fa8b 	bl	8001fcc <HAL_TIM_Base_Init>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d001      	beq.n	8000ac0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000abc:	f000 f886 	bl	8000bcc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ac0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ac4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000ac6:	f107 0308 	add.w	r3, r7, #8
 8000aca:	4619      	mov	r1, r3
 8000acc:	480c      	ldr	r0, [pc, #48]	; (8000b00 <MX_TIM2_Init+0x94>)
 8000ace:	f001 fc21 	bl	8002314 <HAL_TIM_ConfigClockSource>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d001      	beq.n	8000adc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000ad8:	f000 f878 	bl	8000bcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000adc:	2300      	movs	r3, #0
 8000ade:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ae4:	463b      	mov	r3, r7
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	4805      	ldr	r0, [pc, #20]	; (8000b00 <MX_TIM2_Init+0x94>)
 8000aea:	f001 fde9 	bl	80026c0 <HAL_TIMEx_MasterConfigSynchronization>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d001      	beq.n	8000af8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000af4:	f000 f86a 	bl	8000bcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000af8:	bf00      	nop
 8000afa:	3718      	adds	r7, #24
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	20000090 	.word	0x20000090

08000b04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b086      	sub	sp, #24
 8000b08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b0a:	f107 0308 	add.w	r3, r7, #8
 8000b0e:	2200      	movs	r2, #0
 8000b10:	601a      	str	r2, [r3, #0]
 8000b12:	605a      	str	r2, [r3, #4]
 8000b14:	609a      	str	r2, [r3, #8]
 8000b16:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b18:	4b29      	ldr	r3, [pc, #164]	; (8000bc0 <MX_GPIO_Init+0xbc>)
 8000b1a:	699b      	ldr	r3, [r3, #24]
 8000b1c:	4a28      	ldr	r2, [pc, #160]	; (8000bc0 <MX_GPIO_Init+0xbc>)
 8000b1e:	f043 0304 	orr.w	r3, r3, #4
 8000b22:	6193      	str	r3, [r2, #24]
 8000b24:	4b26      	ldr	r3, [pc, #152]	; (8000bc0 <MX_GPIO_Init+0xbc>)
 8000b26:	699b      	ldr	r3, [r3, #24]
 8000b28:	f003 0304 	and.w	r3, r3, #4
 8000b2c:	607b      	str	r3, [r7, #4]
 8000b2e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b30:	4b23      	ldr	r3, [pc, #140]	; (8000bc0 <MX_GPIO_Init+0xbc>)
 8000b32:	699b      	ldr	r3, [r3, #24]
 8000b34:	4a22      	ldr	r2, [pc, #136]	; (8000bc0 <MX_GPIO_Init+0xbc>)
 8000b36:	f043 0308 	orr.w	r3, r3, #8
 8000b3a:	6193      	str	r3, [r2, #24]
 8000b3c:	4b20      	ldr	r3, [pc, #128]	; (8000bc0 <MX_GPIO_Init+0xbc>)
 8000b3e:	699b      	ldr	r3, [r3, #24]
 8000b40:	f003 0308 	and.w	r3, r3, #8
 8000b44:	603b      	str	r3, [r7, #0]
 8000b46:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED7_0_0_Pin|LED7_0_1_Pin|LED7_0_2_Pin|LED7_0_3_Pin
 8000b48:	2200      	movs	r2, #0
 8000b4a:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 8000b4e:	481d      	ldr	r0, [pc, #116]	; (8000bc4 <MX_GPIO_Init+0xc0>)
 8000b50:	f000 fe23 	bl	800179a <HAL_GPIO_WritePin>
                          |LED7_0_4_Pin|LED7_0_5_Pin|LED7_0_6_Pin|LED7_1_0_Pin
                          |LED7_1_1_Pin|LED7_1_2_Pin|LED7_1_3_Pin|LED7_1_4_Pin
                          |LED7_1_5_Pin|LED7_1_6_Pin|LED_BLINKING_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_RED_0_Pin|LED_GREEN_0_Pin|LED_YELLOW_0_Pin|LED_RED_1_Pin
 8000b54:	2200      	movs	r2, #0
 8000b56:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8000b5a:	481b      	ldr	r0, [pc, #108]	; (8000bc8 <MX_GPIO_Init+0xc4>)
 8000b5c:	f000 fe1d 	bl	800179a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED7_0_0_Pin LED7_0_1_Pin LED7_0_2_Pin LED7_0_3_Pin
                           LED7_0_4_Pin LED7_0_5_Pin LED7_0_6_Pin LED7_1_0_Pin
                           LED7_1_1_Pin LED7_1_2_Pin LED7_1_3_Pin LED7_1_4_Pin
                           LED7_1_5_Pin LED7_1_6_Pin LED_BLINKING_Pin */
  GPIO_InitStruct.Pin = LED7_0_0_Pin|LED7_0_1_Pin|LED7_0_2_Pin|LED7_0_3_Pin
 8000b60:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8000b64:	60bb      	str	r3, [r7, #8]
                          |LED7_0_4_Pin|LED7_0_5_Pin|LED7_0_6_Pin|LED7_1_0_Pin
                          |LED7_1_1_Pin|LED7_1_2_Pin|LED7_1_3_Pin|LED7_1_4_Pin
                          |LED7_1_5_Pin|LED7_1_6_Pin|LED_BLINKING_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b66:	2301      	movs	r3, #1
 8000b68:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6e:	2302      	movs	r3, #2
 8000b70:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b72:	f107 0308 	add.w	r3, r7, #8
 8000b76:	4619      	mov	r1, r3
 8000b78:	4812      	ldr	r0, [pc, #72]	; (8000bc4 <MX_GPIO_Init+0xc0>)
 8000b7a:	f000 fc7d 	bl	8001478 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_0_Pin LED_GREEN_0_Pin LED_YELLOW_0_Pin LED_RED_1_Pin
                           LED_GREEN_1_Pin LED_YELLOW_1_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = LED_RED_0_Pin|LED_GREEN_0_Pin|LED_YELLOW_0_Pin|LED_RED_1_Pin
 8000b7e:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8000b82:	60bb      	str	r3, [r7, #8]
                          |LED_GREEN_1_Pin|LED_YELLOW_1_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b84:	2301      	movs	r3, #1
 8000b86:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b8c:	2302      	movs	r3, #2
 8000b8e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b90:	f107 0308 	add.w	r3, r7, #8
 8000b94:	4619      	mov	r1, r3
 8000b96:	480c      	ldr	r0, [pc, #48]	; (8000bc8 <MX_GPIO_Init+0xc4>)
 8000b98:	f000 fc6e 	bl	8001478 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_0_Pin BUTTON_1_Pin BUTTON_2_Pin */
  GPIO_InitStruct.Pin = BUTTON_0_Pin|BUTTON_1_Pin|BUTTON_2_Pin;
 8000b9c:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000ba0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000baa:	f107 0308 	add.w	r3, r7, #8
 8000bae:	4619      	mov	r1, r3
 8000bb0:	4805      	ldr	r0, [pc, #20]	; (8000bc8 <MX_GPIO_Init+0xc4>)
 8000bb2:	f000 fc61 	bl	8001478 <HAL_GPIO_Init>

}
 8000bb6:	bf00      	nop
 8000bb8:	3718      	adds	r7, #24
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	40021000 	.word	0x40021000
 8000bc4:	40010800 	.word	0x40010800
 8000bc8:	40010c00 	.word	0x40010c00

08000bcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bd0:	b672      	cpsid	i
}
 8000bd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bd4:	e7fe      	b.n	8000bd4 <Error_Handler+0x8>
	...

08000bd8 <mode_processing>:
 */

#include "global.h"
#include "mode_processing.h"

void mode_processing(){
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
	switch(mode){
 8000bdc:	4b9f      	ldr	r3, [pc, #636]	; (8000e5c <mode_processing+0x284>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	3b01      	subs	r3, #1
 8000be2:	2b03      	cmp	r3, #3
 8000be4:	f200 8137 	bhi.w	8000e56 <mode_processing+0x27e>
 8000be8:	a201      	add	r2, pc, #4	; (adr r2, 8000bf0 <mode_processing+0x18>)
 8000bea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bee:	bf00      	nop
 8000bf0:	08000c01 	.word	0x08000c01
 8000bf4:	08000ce7 	.word	0x08000ce7
 8000bf8:	08000d61 	.word	0x08000d61
 8000bfc:	08000ddb 	.word	0x08000ddb
	case 1:
		if (initState == 0){
 8000c00:	4b97      	ldr	r3, [pc, #604]	; (8000e60 <mode_processing+0x288>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d123      	bne.n	8000c50 <mode_processing+0x78>
			trafficLed0 = 0; // turn red
 8000c08:	4b96      	ldr	r3, [pc, #600]	; (8000e64 <mode_processing+0x28c>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	601a      	str	r2, [r3, #0]
			trafficLed1 = 1; // turn green
 8000c0e:	4b96      	ldr	r3, [pc, #600]	; (8000e68 <mode_processing+0x290>)
 8000c10:	2201      	movs	r2, #1
 8000c12:	601a      	str	r2, [r3, #0]
			counter0 = timeDurations[trafficLed0]; // get red timeduration
 8000c14:	4b93      	ldr	r3, [pc, #588]	; (8000e64 <mode_processing+0x28c>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4a94      	ldr	r2, [pc, #592]	; (8000e6c <mode_processing+0x294>)
 8000c1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c1e:	4a94      	ldr	r2, [pc, #592]	; (8000e70 <mode_processing+0x298>)
 8000c20:	6013      	str	r3, [r2, #0]
			counter1 = timeDurations[trafficLed1]; // get red timeduration
 8000c22:	4b91      	ldr	r3, [pc, #580]	; (8000e68 <mode_processing+0x290>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	4a91      	ldr	r2, [pc, #580]	; (8000e6c <mode_processing+0x294>)
 8000c28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c2c:	4a91      	ldr	r2, [pc, #580]	; (8000e74 <mode_processing+0x29c>)
 8000c2e:	6013      	str	r3, [r2, #0]
			initState = 1;
 8000c30:	4b8b      	ldr	r3, [pc, #556]	; (8000e60 <mode_processing+0x288>)
 8000c32:	2201      	movs	r2, #1
 8000c34:	601a      	str	r2, [r3, #0]
			updateTrafficLED(trafficLed0, trafficLed1);
 8000c36:	4b8b      	ldr	r3, [pc, #556]	; (8000e64 <mode_processing+0x28c>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	4a8b      	ldr	r2, [pc, #556]	; (8000e68 <mode_processing+0x290>)
 8000c3c:	6812      	ldr	r2, [r2, #0]
 8000c3e:	4611      	mov	r1, r2
 8000c40:	4618      	mov	r0, r3
 8000c42:	f7ff fd1d 	bl	8000680 <updateTrafficLED>
			setTimer1(1000);
 8000c46:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c4a:	f000 f9c1 	bl	8000fd0 <setTimer1>
				}
				updateTrafficLED(trafficLed0, trafficLed1);
				setTimer1(1000);
			}
		}
		break;
 8000c4e:	e101      	b.n	8000e54 <mode_processing+0x27c>
			if (getTimer1Flag() == 1){
 8000c50:	f000 fa04 	bl	800105c <getTimer1Flag>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b01      	cmp	r3, #1
 8000c58:	f040 80fc 	bne.w	8000e54 <mode_processing+0x27c>
				counter0--;
 8000c5c:	4b84      	ldr	r3, [pc, #528]	; (8000e70 <mode_processing+0x298>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	3b01      	subs	r3, #1
 8000c62:	4a83      	ldr	r2, [pc, #524]	; (8000e70 <mode_processing+0x298>)
 8000c64:	6013      	str	r3, [r2, #0]
				counter1--;
 8000c66:	4b83      	ldr	r3, [pc, #524]	; (8000e74 <mode_processing+0x29c>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	3b01      	subs	r3, #1
 8000c6c:	4a81      	ldr	r2, [pc, #516]	; (8000e74 <mode_processing+0x29c>)
 8000c6e:	6013      	str	r3, [r2, #0]
				if (counter0 <= 0){
 8000c70:	4b7f      	ldr	r3, [pc, #508]	; (8000e70 <mode_processing+0x298>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	dc12      	bgt.n	8000c9e <mode_processing+0xc6>
					trafficLed0++;
 8000c78:	4b7a      	ldr	r3, [pc, #488]	; (8000e64 <mode_processing+0x28c>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	3301      	adds	r3, #1
 8000c7e:	4a79      	ldr	r2, [pc, #484]	; (8000e64 <mode_processing+0x28c>)
 8000c80:	6013      	str	r3, [r2, #0]
					if (trafficLed0 >= 3)
 8000c82:	4b78      	ldr	r3, [pc, #480]	; (8000e64 <mode_processing+0x28c>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	2b02      	cmp	r3, #2
 8000c88:	dd02      	ble.n	8000c90 <mode_processing+0xb8>
						trafficLed0 = 0;
 8000c8a:	4b76      	ldr	r3, [pc, #472]	; (8000e64 <mode_processing+0x28c>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	601a      	str	r2, [r3, #0]
					counter0 = timeDurations[trafficLed0];
 8000c90:	4b74      	ldr	r3, [pc, #464]	; (8000e64 <mode_processing+0x28c>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a75      	ldr	r2, [pc, #468]	; (8000e6c <mode_processing+0x294>)
 8000c96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c9a:	4a75      	ldr	r2, [pc, #468]	; (8000e70 <mode_processing+0x298>)
 8000c9c:	6013      	str	r3, [r2, #0]
				if (counter1 <= 0){
 8000c9e:	4b75      	ldr	r3, [pc, #468]	; (8000e74 <mode_processing+0x29c>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	dc12      	bgt.n	8000ccc <mode_processing+0xf4>
					trafficLed1++;
 8000ca6:	4b70      	ldr	r3, [pc, #448]	; (8000e68 <mode_processing+0x290>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	3301      	adds	r3, #1
 8000cac:	4a6e      	ldr	r2, [pc, #440]	; (8000e68 <mode_processing+0x290>)
 8000cae:	6013      	str	r3, [r2, #0]
					if (trafficLed1 >= 3)
 8000cb0:	4b6d      	ldr	r3, [pc, #436]	; (8000e68 <mode_processing+0x290>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	2b02      	cmp	r3, #2
 8000cb6:	dd02      	ble.n	8000cbe <mode_processing+0xe6>
						trafficLed1 = 0;
 8000cb8:	4b6b      	ldr	r3, [pc, #428]	; (8000e68 <mode_processing+0x290>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	601a      	str	r2, [r3, #0]
					counter1 = timeDurations[trafficLed1];
 8000cbe:	4b6a      	ldr	r3, [pc, #424]	; (8000e68 <mode_processing+0x290>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	4a6a      	ldr	r2, [pc, #424]	; (8000e6c <mode_processing+0x294>)
 8000cc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cc8:	4a6a      	ldr	r2, [pc, #424]	; (8000e74 <mode_processing+0x29c>)
 8000cca:	6013      	str	r3, [r2, #0]
				updateTrafficLED(trafficLed0, trafficLed1);
 8000ccc:	4b65      	ldr	r3, [pc, #404]	; (8000e64 <mode_processing+0x28c>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4a65      	ldr	r2, [pc, #404]	; (8000e68 <mode_processing+0x290>)
 8000cd2:	6812      	ldr	r2, [r2, #0]
 8000cd4:	4611      	mov	r1, r2
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f7ff fcd2 	bl	8000680 <updateTrafficLED>
				setTimer1(1000);
 8000cdc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ce0:	f000 f976 	bl	8000fd0 <setTimer1>
		break;
 8000ce4:	e0b6      	b.n	8000e54 <mode_processing+0x27c>
	case 2:
		if (initState == 0){
 8000ce6:	4b5e      	ldr	r3, [pc, #376]	; (8000e60 <mode_processing+0x288>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d11d      	bne.n	8000d2a <mode_processing+0x152>
			trafficLed0 = 0;
 8000cee:	4b5d      	ldr	r3, [pc, #372]	; (8000e64 <mode_processing+0x28c>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	601a      	str	r2, [r3, #0]
			trafficLed1 = 0;
 8000cf4:	4b5c      	ldr	r3, [pc, #368]	; (8000e68 <mode_processing+0x290>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	601a      	str	r2, [r3, #0]
			timeTemp = timeDurations[trafficLed0];
 8000cfa:	4b5a      	ldr	r3, [pc, #360]	; (8000e64 <mode_processing+0x28c>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	4a5b      	ldr	r2, [pc, #364]	; (8000e6c <mode_processing+0x294>)
 8000d00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d04:	4a5c      	ldr	r2, [pc, #368]	; (8000e78 <mode_processing+0x2a0>)
 8000d06:	6013      	str	r3, [r2, #0]
			initState = 1;
 8000d08:	4b55      	ldr	r3, [pc, #340]	; (8000e60 <mode_processing+0x288>)
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	601a      	str	r2, [r3, #0]
			updateTrafficLED(trafficLed0, trafficLed1);
 8000d0e:	4b55      	ldr	r3, [pc, #340]	; (8000e64 <mode_processing+0x28c>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4a55      	ldr	r2, [pc, #340]	; (8000e68 <mode_processing+0x290>)
 8000d14:	6812      	ldr	r2, [r2, #0]
 8000d16:	4611      	mov	r1, r2
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f7ff fcb1 	bl	8000680 <updateTrafficLED>
			setTimer1(timeBlinking);
 8000d1e:	4b57      	ldr	r3, [pc, #348]	; (8000e7c <mode_processing+0x2a4>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4618      	mov	r0, r3
 8000d24:	f000 f954 	bl	8000fd0 <setTimer1>
 8000d28:	e011      	b.n	8000d4e <mode_processing+0x176>
		}
		else {
			if( getTimer1Flag() == 1){
 8000d2a:	f000 f997 	bl	800105c <getTimer1Flag>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b01      	cmp	r3, #1
 8000d32:	d10c      	bne.n	8000d4e <mode_processing+0x176>
				toggleTrafficLed(trafficLed0, trafficLed1);
 8000d34:	4b4b      	ldr	r3, [pc, #300]	; (8000e64 <mode_processing+0x28c>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a4b      	ldr	r2, [pc, #300]	; (8000e68 <mode_processing+0x290>)
 8000d3a:	6812      	ldr	r2, [r2, #0]
 8000d3c:	4611      	mov	r1, r2
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f7ff fd26 	bl	8000790 <toggleTrafficLed>
				setTimer1 (timeBlinking);
 8000d44:	4b4d      	ldr	r3, [pc, #308]	; (8000e7c <mode_processing+0x2a4>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f000 f941 	bl	8000fd0 <setTimer1>
			}
		}
		counter0 = timeTemp;
 8000d4e:	4b4a      	ldr	r3, [pc, #296]	; (8000e78 <mode_processing+0x2a0>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	4a47      	ldr	r2, [pc, #284]	; (8000e70 <mode_processing+0x298>)
 8000d54:	6013      	str	r3, [r2, #0]
		counter1 = mode;
 8000d56:	4b41      	ldr	r3, [pc, #260]	; (8000e5c <mode_processing+0x284>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4a46      	ldr	r2, [pc, #280]	; (8000e74 <mode_processing+0x29c>)
 8000d5c:	6013      	str	r3, [r2, #0]
		break;
 8000d5e:	e07a      	b.n	8000e56 <mode_processing+0x27e>
	case 3:
		if (initState == 0){
 8000d60:	4b3f      	ldr	r3, [pc, #252]	; (8000e60 <mode_processing+0x288>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d11d      	bne.n	8000da4 <mode_processing+0x1cc>
			trafficLed0 = 1;
 8000d68:	4b3e      	ldr	r3, [pc, #248]	; (8000e64 <mode_processing+0x28c>)
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	601a      	str	r2, [r3, #0]
			trafficLed1 = 1;
 8000d6e:	4b3e      	ldr	r3, [pc, #248]	; (8000e68 <mode_processing+0x290>)
 8000d70:	2201      	movs	r2, #1
 8000d72:	601a      	str	r2, [r3, #0]
			timeTemp = timeDurations[trafficLed0];
 8000d74:	4b3b      	ldr	r3, [pc, #236]	; (8000e64 <mode_processing+0x28c>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a3c      	ldr	r2, [pc, #240]	; (8000e6c <mode_processing+0x294>)
 8000d7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d7e:	4a3e      	ldr	r2, [pc, #248]	; (8000e78 <mode_processing+0x2a0>)
 8000d80:	6013      	str	r3, [r2, #0]
			initState = 1;
 8000d82:	4b37      	ldr	r3, [pc, #220]	; (8000e60 <mode_processing+0x288>)
 8000d84:	2201      	movs	r2, #1
 8000d86:	601a      	str	r2, [r3, #0]
			updateTrafficLED(trafficLed0, trafficLed1);
 8000d88:	4b36      	ldr	r3, [pc, #216]	; (8000e64 <mode_processing+0x28c>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a36      	ldr	r2, [pc, #216]	; (8000e68 <mode_processing+0x290>)
 8000d8e:	6812      	ldr	r2, [r2, #0]
 8000d90:	4611      	mov	r1, r2
 8000d92:	4618      	mov	r0, r3
 8000d94:	f7ff fc74 	bl	8000680 <updateTrafficLED>
			setTimer1(timeBlinking);
 8000d98:	4b38      	ldr	r3, [pc, #224]	; (8000e7c <mode_processing+0x2a4>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f000 f917 	bl	8000fd0 <setTimer1>
 8000da2:	e011      	b.n	8000dc8 <mode_processing+0x1f0>
		}
		else {
			if( getTimer1Flag() == 1){
 8000da4:	f000 f95a 	bl	800105c <getTimer1Flag>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b01      	cmp	r3, #1
 8000dac:	d10c      	bne.n	8000dc8 <mode_processing+0x1f0>
				toggleTrafficLed(trafficLed0, trafficLed1);
 8000dae:	4b2d      	ldr	r3, [pc, #180]	; (8000e64 <mode_processing+0x28c>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4a2d      	ldr	r2, [pc, #180]	; (8000e68 <mode_processing+0x290>)
 8000db4:	6812      	ldr	r2, [r2, #0]
 8000db6:	4611      	mov	r1, r2
 8000db8:	4618      	mov	r0, r3
 8000dba:	f7ff fce9 	bl	8000790 <toggleTrafficLed>
				setTimer1 (timeBlinking);
 8000dbe:	4b2f      	ldr	r3, [pc, #188]	; (8000e7c <mode_processing+0x2a4>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f000 f904 	bl	8000fd0 <setTimer1>
			}
		}
		counter0 = timeTemp;
 8000dc8:	4b2b      	ldr	r3, [pc, #172]	; (8000e78 <mode_processing+0x2a0>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a28      	ldr	r2, [pc, #160]	; (8000e70 <mode_processing+0x298>)
 8000dce:	6013      	str	r3, [r2, #0]
		counter1 = mode;
 8000dd0:	4b22      	ldr	r3, [pc, #136]	; (8000e5c <mode_processing+0x284>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	4a27      	ldr	r2, [pc, #156]	; (8000e74 <mode_processing+0x29c>)
 8000dd6:	6013      	str	r3, [r2, #0]
		break;
 8000dd8:	e03d      	b.n	8000e56 <mode_processing+0x27e>
	case 4:
		if (initState == 0){
 8000dda:	4b21      	ldr	r3, [pc, #132]	; (8000e60 <mode_processing+0x288>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d11d      	bne.n	8000e1e <mode_processing+0x246>
			trafficLed0 = 2;
 8000de2:	4b20      	ldr	r3, [pc, #128]	; (8000e64 <mode_processing+0x28c>)
 8000de4:	2202      	movs	r2, #2
 8000de6:	601a      	str	r2, [r3, #0]
			trafficLed1 = 2;
 8000de8:	4b1f      	ldr	r3, [pc, #124]	; (8000e68 <mode_processing+0x290>)
 8000dea:	2202      	movs	r2, #2
 8000dec:	601a      	str	r2, [r3, #0]
			timeTemp = timeDurations[trafficLed0];
 8000dee:	4b1d      	ldr	r3, [pc, #116]	; (8000e64 <mode_processing+0x28c>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4a1e      	ldr	r2, [pc, #120]	; (8000e6c <mode_processing+0x294>)
 8000df4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000df8:	4a1f      	ldr	r2, [pc, #124]	; (8000e78 <mode_processing+0x2a0>)
 8000dfa:	6013      	str	r3, [r2, #0]
			initState = 1;
 8000dfc:	4b18      	ldr	r3, [pc, #96]	; (8000e60 <mode_processing+0x288>)
 8000dfe:	2201      	movs	r2, #1
 8000e00:	601a      	str	r2, [r3, #0]
			updateTrafficLED(trafficLed0, trafficLed1);
 8000e02:	4b18      	ldr	r3, [pc, #96]	; (8000e64 <mode_processing+0x28c>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4a18      	ldr	r2, [pc, #96]	; (8000e68 <mode_processing+0x290>)
 8000e08:	6812      	ldr	r2, [r2, #0]
 8000e0a:	4611      	mov	r1, r2
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f7ff fc37 	bl	8000680 <updateTrafficLED>
			setTimer1(timeBlinking);
 8000e12:	4b1a      	ldr	r3, [pc, #104]	; (8000e7c <mode_processing+0x2a4>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	4618      	mov	r0, r3
 8000e18:	f000 f8da 	bl	8000fd0 <setTimer1>
 8000e1c:	e011      	b.n	8000e42 <mode_processing+0x26a>
		}
		else {
			if( getTimer1Flag() == 1){
 8000e1e:	f000 f91d 	bl	800105c <getTimer1Flag>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d10c      	bne.n	8000e42 <mode_processing+0x26a>
				toggleTrafficLed(trafficLed0, trafficLed1);
 8000e28:	4b0e      	ldr	r3, [pc, #56]	; (8000e64 <mode_processing+0x28c>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a0e      	ldr	r2, [pc, #56]	; (8000e68 <mode_processing+0x290>)
 8000e2e:	6812      	ldr	r2, [r2, #0]
 8000e30:	4611      	mov	r1, r2
 8000e32:	4618      	mov	r0, r3
 8000e34:	f7ff fcac 	bl	8000790 <toggleTrafficLed>
				setTimer1 (timeBlinking);
 8000e38:	4b10      	ldr	r3, [pc, #64]	; (8000e7c <mode_processing+0x2a4>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f000 f8c7 	bl	8000fd0 <setTimer1>
			}
		}
		counter0 = timeTemp;
 8000e42:	4b0d      	ldr	r3, [pc, #52]	; (8000e78 <mode_processing+0x2a0>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4a0a      	ldr	r2, [pc, #40]	; (8000e70 <mode_processing+0x298>)
 8000e48:	6013      	str	r3, [r2, #0]
		counter1 = mode;
 8000e4a:	4b04      	ldr	r3, [pc, #16]	; (8000e5c <mode_processing+0x284>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4a09      	ldr	r2, [pc, #36]	; (8000e74 <mode_processing+0x29c>)
 8000e50:	6013      	str	r3, [r2, #0]
		break;
 8000e52:	e000      	b.n	8000e56 <mode_processing+0x27e>
		break;
 8000e54:	bf00      	nop
	}
}
 8000e56:	bf00      	nop
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	2000003c 	.word	0x2000003c
 8000e60:	20000040 	.word	0x20000040
 8000e64:	20000044 	.word	0x20000044
 8000e68:	20000048 	.word	0x20000048
 8000e6c:	20000000 	.word	0x20000000
 8000e70:	2000004c 	.word	0x2000004c
 8000e74:	20000050 	.word	0x20000050
 8000e78:	20000058 	.word	0x20000058
 8000e7c:	2000000c 	.word	0x2000000c

08000e80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b085      	sub	sp, #20
 8000e84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e86:	4b15      	ldr	r3, [pc, #84]	; (8000edc <HAL_MspInit+0x5c>)
 8000e88:	699b      	ldr	r3, [r3, #24]
 8000e8a:	4a14      	ldr	r2, [pc, #80]	; (8000edc <HAL_MspInit+0x5c>)
 8000e8c:	f043 0301 	orr.w	r3, r3, #1
 8000e90:	6193      	str	r3, [r2, #24]
 8000e92:	4b12      	ldr	r3, [pc, #72]	; (8000edc <HAL_MspInit+0x5c>)
 8000e94:	699b      	ldr	r3, [r3, #24]
 8000e96:	f003 0301 	and.w	r3, r3, #1
 8000e9a:	60bb      	str	r3, [r7, #8]
 8000e9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e9e:	4b0f      	ldr	r3, [pc, #60]	; (8000edc <HAL_MspInit+0x5c>)
 8000ea0:	69db      	ldr	r3, [r3, #28]
 8000ea2:	4a0e      	ldr	r2, [pc, #56]	; (8000edc <HAL_MspInit+0x5c>)
 8000ea4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ea8:	61d3      	str	r3, [r2, #28]
 8000eaa:	4b0c      	ldr	r3, [pc, #48]	; (8000edc <HAL_MspInit+0x5c>)
 8000eac:	69db      	ldr	r3, [r3, #28]
 8000eae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eb2:	607b      	str	r3, [r7, #4]
 8000eb4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000eb6:	4b0a      	ldr	r3, [pc, #40]	; (8000ee0 <HAL_MspInit+0x60>)
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	60fb      	str	r3, [r7, #12]
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000ec2:	60fb      	str	r3, [r7, #12]
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000eca:	60fb      	str	r3, [r7, #12]
 8000ecc:	4a04      	ldr	r2, [pc, #16]	; (8000ee0 <HAL_MspInit+0x60>)
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ed2:	bf00      	nop
 8000ed4:	3714      	adds	r7, #20
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bc80      	pop	{r7}
 8000eda:	4770      	bx	lr
 8000edc:	40021000 	.word	0x40021000
 8000ee0:	40010000 	.word	0x40010000

08000ee4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ef4:	d113      	bne.n	8000f1e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000ef6:	4b0c      	ldr	r3, [pc, #48]	; (8000f28 <HAL_TIM_Base_MspInit+0x44>)
 8000ef8:	69db      	ldr	r3, [r3, #28]
 8000efa:	4a0b      	ldr	r2, [pc, #44]	; (8000f28 <HAL_TIM_Base_MspInit+0x44>)
 8000efc:	f043 0301 	orr.w	r3, r3, #1
 8000f00:	61d3      	str	r3, [r2, #28]
 8000f02:	4b09      	ldr	r3, [pc, #36]	; (8000f28 <HAL_TIM_Base_MspInit+0x44>)
 8000f04:	69db      	ldr	r3, [r3, #28]
 8000f06:	f003 0301 	and.w	r3, r3, #1
 8000f0a:	60fb      	str	r3, [r7, #12]
 8000f0c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	2100      	movs	r1, #0
 8000f12:	201c      	movs	r0, #28
 8000f14:	f000 fa79 	bl	800140a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f18:	201c      	movs	r0, #28
 8000f1a:	f000 fa92 	bl	8001442 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000f1e:	bf00      	nop
 8000f20:	3710      	adds	r7, #16
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	40021000 	.word	0x40021000

08000f2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f30:	e7fe      	b.n	8000f30 <NMI_Handler+0x4>

08000f32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f32:	b480      	push	{r7}
 8000f34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f36:	e7fe      	b.n	8000f36 <HardFault_Handler+0x4>

08000f38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f3c:	e7fe      	b.n	8000f3c <MemManage_Handler+0x4>

08000f3e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f3e:	b480      	push	{r7}
 8000f40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f42:	e7fe      	b.n	8000f42 <BusFault_Handler+0x4>

08000f44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f48:	e7fe      	b.n	8000f48 <UsageFault_Handler+0x4>

08000f4a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f4e:	bf00      	nop
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bc80      	pop	{r7}
 8000f54:	4770      	bx	lr

08000f56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f56:	b480      	push	{r7}
 8000f58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f5a:	bf00      	nop
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bc80      	pop	{r7}
 8000f60:	4770      	bx	lr

08000f62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f62:	b480      	push	{r7}
 8000f64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f66:	bf00      	nop
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bc80      	pop	{r7}
 8000f6c:	4770      	bx	lr

08000f6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f6e:	b580      	push	{r7, lr}
 8000f70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f72:	f000 f957 	bl	8001224 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f76:	bf00      	nop
 8000f78:	bd80      	pop	{r7, pc}
	...

08000f7c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000f80:	4802      	ldr	r0, [pc, #8]	; (8000f8c <TIM2_IRQHandler+0x10>)
 8000f82:	f001 f8bf 	bl	8002104 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000f86:	bf00      	nop
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	20000090 	.word	0x20000090

08000f90 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f94:	bf00      	nop
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bc80      	pop	{r7}
 8000f9a:	4770      	bx	lr

08000f9c <setTimerBlinking>:
int timer1_flag = 0;

int timer2_counter = 0;
int timer2_flag = 0;

void setTimerBlinking(int duration){
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
	timerBlinking_counter = duration / TIME_CYCLE;
 8000fa4:	4b07      	ldr	r3, [pc, #28]	; (8000fc4 <setTimerBlinking+0x28>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	687a      	ldr	r2, [r7, #4]
 8000faa:	fb92 f3f3 	sdiv	r3, r2, r3
 8000fae:	4a06      	ldr	r2, [pc, #24]	; (8000fc8 <setTimerBlinking+0x2c>)
 8000fb0:	6013      	str	r3, [r2, #0]
	timerBlinking_flag = 0;
 8000fb2:	4b06      	ldr	r3, [pc, #24]	; (8000fcc <setTimerBlinking+0x30>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
}
 8000fb8:	bf00      	nop
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bc80      	pop	{r7}
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	20000014 	.word	0x20000014
 8000fc8:	20000078 	.word	0x20000078
 8000fcc:	2000007c 	.word	0x2000007c

08000fd0 <setTimer1>:

void setTimer1(int duration){
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
	timer1_counter = duration / TIME_CYCLE;
 8000fd8:	4b07      	ldr	r3, [pc, #28]	; (8000ff8 <setTimer1+0x28>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	687a      	ldr	r2, [r7, #4]
 8000fde:	fb92 f3f3 	sdiv	r3, r2, r3
 8000fe2:	4a06      	ldr	r2, [pc, #24]	; (8000ffc <setTimer1+0x2c>)
 8000fe4:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8000fe6:	4b06      	ldr	r3, [pc, #24]	; (8001000 <setTimer1+0x30>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	601a      	str	r2, [r3, #0]
}
 8000fec:	bf00      	nop
 8000fee:	370c      	adds	r7, #12
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bc80      	pop	{r7}
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop
 8000ff8:	20000014 	.word	0x20000014
 8000ffc:	20000080 	.word	0x20000080
 8001000:	20000084 	.word	0x20000084

08001004 <setTimer2>:

void setTimer2(int duration){
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
	timer2_counter = duration / TIME_CYCLE;
 800100c:	4b07      	ldr	r3, [pc, #28]	; (800102c <setTimer2+0x28>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	687a      	ldr	r2, [r7, #4]
 8001012:	fb92 f3f3 	sdiv	r3, r2, r3
 8001016:	4a06      	ldr	r2, [pc, #24]	; (8001030 <setTimer2+0x2c>)
 8001018:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 800101a:	4b06      	ldr	r3, [pc, #24]	; (8001034 <setTimer2+0x30>)
 800101c:	2200      	movs	r2, #0
 800101e:	601a      	str	r2, [r3, #0]
}
 8001020:	bf00      	nop
 8001022:	370c      	adds	r7, #12
 8001024:	46bd      	mov	sp, r7
 8001026:	bc80      	pop	{r7}
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	20000014 	.word	0x20000014
 8001030:	20000088 	.word	0x20000088
 8001034:	2000008c 	.word	0x2000008c

08001038 <getTimerBlinkingFlag>:

int getTimerBlinkingFlag(){
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
	if (timerBlinking_flag == 1){
 800103c:	4b06      	ldr	r3, [pc, #24]	; (8001058 <getTimerBlinkingFlag+0x20>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	2b01      	cmp	r3, #1
 8001042:	d104      	bne.n	800104e <getTimerBlinkingFlag+0x16>
		timerBlinking_flag = 0;
 8001044:	4b04      	ldr	r3, [pc, #16]	; (8001058 <getTimerBlinkingFlag+0x20>)
 8001046:	2200      	movs	r2, #0
 8001048:	601a      	str	r2, [r3, #0]
		return 1;
 800104a:	2301      	movs	r3, #1
 800104c:	e000      	b.n	8001050 <getTimerBlinkingFlag+0x18>
	}
	return 0;
 800104e:	2300      	movs	r3, #0
}
 8001050:	4618      	mov	r0, r3
 8001052:	46bd      	mov	sp, r7
 8001054:	bc80      	pop	{r7}
 8001056:	4770      	bx	lr
 8001058:	2000007c 	.word	0x2000007c

0800105c <getTimer1Flag>:

int getTimer1Flag(){
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
	if (timer1_flag == 1){
 8001060:	4b06      	ldr	r3, [pc, #24]	; (800107c <getTimer1Flag+0x20>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	2b01      	cmp	r3, #1
 8001066:	d104      	bne.n	8001072 <getTimer1Flag+0x16>
		timer1_flag = 0;
 8001068:	4b04      	ldr	r3, [pc, #16]	; (800107c <getTimer1Flag+0x20>)
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
		return 1;
 800106e:	2301      	movs	r3, #1
 8001070:	e000      	b.n	8001074 <getTimer1Flag+0x18>
	}
	return 0;
 8001072:	2300      	movs	r3, #0
}
 8001074:	4618      	mov	r0, r3
 8001076:	46bd      	mov	sp, r7
 8001078:	bc80      	pop	{r7}
 800107a:	4770      	bx	lr
 800107c:	20000084 	.word	0x20000084

08001080 <getTimer2Flag>:

int getTimer2Flag(){
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
	if (timer2_flag == 1){
 8001084:	4b06      	ldr	r3, [pc, #24]	; (80010a0 <getTimer2Flag+0x20>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	2b01      	cmp	r3, #1
 800108a:	d104      	bne.n	8001096 <getTimer2Flag+0x16>
		timer2_flag = 0;
 800108c:	4b04      	ldr	r3, [pc, #16]	; (80010a0 <getTimer2Flag+0x20>)
 800108e:	2200      	movs	r2, #0
 8001090:	601a      	str	r2, [r3, #0]
		return 1;
 8001092:	2301      	movs	r3, #1
 8001094:	e000      	b.n	8001098 <getTimer2Flag+0x18>
	}
	return 0;
 8001096:	2300      	movs	r3, #0
}
 8001098:	4618      	mov	r0, r3
 800109a:	46bd      	mov	sp, r7
 800109c:	bc80      	pop	{r7}
 800109e:	4770      	bx	lr
 80010a0:	2000008c 	.word	0x2000008c

080010a4 <timerRun>:

void timerRun(){
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
	if (timerBlinking_counter > 0){
 80010a8:	4b19      	ldr	r3, [pc, #100]	; (8001110 <timerRun+0x6c>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	dd0b      	ble.n	80010c8 <timerRun+0x24>
		timerBlinking_counter--;
 80010b0:	4b17      	ldr	r3, [pc, #92]	; (8001110 <timerRun+0x6c>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	3b01      	subs	r3, #1
 80010b6:	4a16      	ldr	r2, [pc, #88]	; (8001110 <timerRun+0x6c>)
 80010b8:	6013      	str	r3, [r2, #0]
		if (timerBlinking_counter <= 0){
 80010ba:	4b15      	ldr	r3, [pc, #84]	; (8001110 <timerRun+0x6c>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	dc02      	bgt.n	80010c8 <timerRun+0x24>
			timerBlinking_flag = 1;
 80010c2:	4b14      	ldr	r3, [pc, #80]	; (8001114 <timerRun+0x70>)
 80010c4:	2201      	movs	r2, #1
 80010c6:	601a      	str	r2, [r3, #0]
		}
	}

	if (timer1_counter > 0){
 80010c8:	4b13      	ldr	r3, [pc, #76]	; (8001118 <timerRun+0x74>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	dd0b      	ble.n	80010e8 <timerRun+0x44>
		timer1_counter--;
 80010d0:	4b11      	ldr	r3, [pc, #68]	; (8001118 <timerRun+0x74>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	3b01      	subs	r3, #1
 80010d6:	4a10      	ldr	r2, [pc, #64]	; (8001118 <timerRun+0x74>)
 80010d8:	6013      	str	r3, [r2, #0]
		if (timer1_counter <= 0){
 80010da:	4b0f      	ldr	r3, [pc, #60]	; (8001118 <timerRun+0x74>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	dc02      	bgt.n	80010e8 <timerRun+0x44>
			timer1_flag = 1;
 80010e2:	4b0e      	ldr	r3, [pc, #56]	; (800111c <timerRun+0x78>)
 80010e4:	2201      	movs	r2, #1
 80010e6:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer2_counter > 0){
 80010e8:	4b0d      	ldr	r3, [pc, #52]	; (8001120 <timerRun+0x7c>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	dd0b      	ble.n	8001108 <timerRun+0x64>
		timer2_counter--;
 80010f0:	4b0b      	ldr	r3, [pc, #44]	; (8001120 <timerRun+0x7c>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	3b01      	subs	r3, #1
 80010f6:	4a0a      	ldr	r2, [pc, #40]	; (8001120 <timerRun+0x7c>)
 80010f8:	6013      	str	r3, [r2, #0]
		if (timer2_counter <= 0){
 80010fa:	4b09      	ldr	r3, [pc, #36]	; (8001120 <timerRun+0x7c>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	dc02      	bgt.n	8001108 <timerRun+0x64>
			timer2_flag = 1;
 8001102:	4b08      	ldr	r3, [pc, #32]	; (8001124 <timerRun+0x80>)
 8001104:	2201      	movs	r2, #1
 8001106:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001108:	bf00      	nop
 800110a:	46bd      	mov	sp, r7
 800110c:	bc80      	pop	{r7}
 800110e:	4770      	bx	lr
 8001110:	20000078 	.word	0x20000078
 8001114:	2000007c 	.word	0x2000007c
 8001118:	20000080 	.word	0x20000080
 800111c:	20000084 	.word	0x20000084
 8001120:	20000088 	.word	0x20000088
 8001124:	2000008c 	.word	0x2000008c

08001128 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim )
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
	if(htim -> Instance == TIM2 ){
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001138:	d103      	bne.n	8001142 <HAL_TIM_PeriodElapsedCallback+0x1a>
		button_reading();
 800113a:	f7ff f8a5 	bl	8000288 <button_reading>
		timerRun();
 800113e:	f7ff ffb1 	bl	80010a4 <timerRun>
	}
}
 8001142:	bf00      	nop
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
	...

0800114c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800114c:	480c      	ldr	r0, [pc, #48]	; (8001180 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800114e:	490d      	ldr	r1, [pc, #52]	; (8001184 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001150:	4a0d      	ldr	r2, [pc, #52]	; (8001188 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001152:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001154:	e002      	b.n	800115c <LoopCopyDataInit>

08001156 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001156:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001158:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800115a:	3304      	adds	r3, #4

0800115c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800115c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800115e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001160:	d3f9      	bcc.n	8001156 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001162:	4a0a      	ldr	r2, [pc, #40]	; (800118c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001164:	4c0a      	ldr	r4, [pc, #40]	; (8001190 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001166:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001168:	e001      	b.n	800116e <LoopFillZerobss>

0800116a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800116a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800116c:	3204      	adds	r2, #4

0800116e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800116e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001170:	d3fb      	bcc.n	800116a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001172:	f7ff ff0d 	bl	8000f90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001176:	f001 fb0d 	bl	8002794 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800117a:	f7ff fbed 	bl	8000958 <main>
  bx lr
 800117e:	4770      	bx	lr
  ldr r0, =_sdata
 8001180:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001184:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 8001188:	0800282c 	.word	0x0800282c
  ldr r2, =_sbss
 800118c:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8001190:	200000dc 	.word	0x200000dc

08001194 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001194:	e7fe      	b.n	8001194 <ADC1_2_IRQHandler>
	...

08001198 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800119c:	4b08      	ldr	r3, [pc, #32]	; (80011c0 <HAL_Init+0x28>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a07      	ldr	r2, [pc, #28]	; (80011c0 <HAL_Init+0x28>)
 80011a2:	f043 0310 	orr.w	r3, r3, #16
 80011a6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011a8:	2003      	movs	r0, #3
 80011aa:	f000 f923 	bl	80013f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011ae:	200f      	movs	r0, #15
 80011b0:	f000 f808 	bl	80011c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011b4:	f7ff fe64 	bl	8000e80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011b8:	2300      	movs	r3, #0
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	40022000 	.word	0x40022000

080011c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011cc:	4b12      	ldr	r3, [pc, #72]	; (8001218 <HAL_InitTick+0x54>)
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	4b12      	ldr	r3, [pc, #72]	; (800121c <HAL_InitTick+0x58>)
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	4619      	mov	r1, r3
 80011d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011da:	fbb3 f3f1 	udiv	r3, r3, r1
 80011de:	fbb2 f3f3 	udiv	r3, r2, r3
 80011e2:	4618      	mov	r0, r3
 80011e4:	f000 f93b 	bl	800145e <HAL_SYSTICK_Config>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011ee:	2301      	movs	r3, #1
 80011f0:	e00e      	b.n	8001210 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2b0f      	cmp	r3, #15
 80011f6:	d80a      	bhi.n	800120e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011f8:	2200      	movs	r2, #0
 80011fa:	6879      	ldr	r1, [r7, #4]
 80011fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001200:	f000 f903 	bl	800140a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001204:	4a06      	ldr	r2, [pc, #24]	; (8001220 <HAL_InitTick+0x5c>)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800120a:	2300      	movs	r3, #0
 800120c:	e000      	b.n	8001210 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800120e:	2301      	movs	r3, #1
}
 8001210:	4618      	mov	r0, r3
 8001212:	3708      	adds	r7, #8
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	20000010 	.word	0x20000010
 800121c:	2000001c 	.word	0x2000001c
 8001220:	20000018 	.word	0x20000018

08001224 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001228:	4b05      	ldr	r3, [pc, #20]	; (8001240 <HAL_IncTick+0x1c>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	461a      	mov	r2, r3
 800122e:	4b05      	ldr	r3, [pc, #20]	; (8001244 <HAL_IncTick+0x20>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4413      	add	r3, r2
 8001234:	4a03      	ldr	r2, [pc, #12]	; (8001244 <HAL_IncTick+0x20>)
 8001236:	6013      	str	r3, [r2, #0]
}
 8001238:	bf00      	nop
 800123a:	46bd      	mov	sp, r7
 800123c:	bc80      	pop	{r7}
 800123e:	4770      	bx	lr
 8001240:	2000001c 	.word	0x2000001c
 8001244:	200000d8 	.word	0x200000d8

08001248 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  return uwTick;
 800124c:	4b02      	ldr	r3, [pc, #8]	; (8001258 <HAL_GetTick+0x10>)
 800124e:	681b      	ldr	r3, [r3, #0]
}
 8001250:	4618      	mov	r0, r3
 8001252:	46bd      	mov	sp, r7
 8001254:	bc80      	pop	{r7}
 8001256:	4770      	bx	lr
 8001258:	200000d8 	.word	0x200000d8

0800125c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800125c:	b480      	push	{r7}
 800125e:	b085      	sub	sp, #20
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	f003 0307 	and.w	r3, r3, #7
 800126a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800126c:	4b0c      	ldr	r3, [pc, #48]	; (80012a0 <__NVIC_SetPriorityGrouping+0x44>)
 800126e:	68db      	ldr	r3, [r3, #12]
 8001270:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001272:	68ba      	ldr	r2, [r7, #8]
 8001274:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001278:	4013      	ands	r3, r2
 800127a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001284:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001288:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800128c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800128e:	4a04      	ldr	r2, [pc, #16]	; (80012a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	60d3      	str	r3, [r2, #12]
}
 8001294:	bf00      	nop
 8001296:	3714      	adds	r7, #20
 8001298:	46bd      	mov	sp, r7
 800129a:	bc80      	pop	{r7}
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	e000ed00 	.word	0xe000ed00

080012a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012a8:	4b04      	ldr	r3, [pc, #16]	; (80012bc <__NVIC_GetPriorityGrouping+0x18>)
 80012aa:	68db      	ldr	r3, [r3, #12]
 80012ac:	0a1b      	lsrs	r3, r3, #8
 80012ae:	f003 0307 	and.w	r3, r3, #7
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bc80      	pop	{r7}
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop
 80012bc:	e000ed00 	.word	0xe000ed00

080012c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	4603      	mov	r3, r0
 80012c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	db0b      	blt.n	80012ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012d2:	79fb      	ldrb	r3, [r7, #7]
 80012d4:	f003 021f 	and.w	r2, r3, #31
 80012d8:	4906      	ldr	r1, [pc, #24]	; (80012f4 <__NVIC_EnableIRQ+0x34>)
 80012da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012de:	095b      	lsrs	r3, r3, #5
 80012e0:	2001      	movs	r0, #1
 80012e2:	fa00 f202 	lsl.w	r2, r0, r2
 80012e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80012ea:	bf00      	nop
 80012ec:	370c      	adds	r7, #12
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bc80      	pop	{r7}
 80012f2:	4770      	bx	lr
 80012f4:	e000e100 	.word	0xe000e100

080012f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	4603      	mov	r3, r0
 8001300:	6039      	str	r1, [r7, #0]
 8001302:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001304:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001308:	2b00      	cmp	r3, #0
 800130a:	db0a      	blt.n	8001322 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	b2da      	uxtb	r2, r3
 8001310:	490c      	ldr	r1, [pc, #48]	; (8001344 <__NVIC_SetPriority+0x4c>)
 8001312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001316:	0112      	lsls	r2, r2, #4
 8001318:	b2d2      	uxtb	r2, r2
 800131a:	440b      	add	r3, r1
 800131c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001320:	e00a      	b.n	8001338 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	b2da      	uxtb	r2, r3
 8001326:	4908      	ldr	r1, [pc, #32]	; (8001348 <__NVIC_SetPriority+0x50>)
 8001328:	79fb      	ldrb	r3, [r7, #7]
 800132a:	f003 030f 	and.w	r3, r3, #15
 800132e:	3b04      	subs	r3, #4
 8001330:	0112      	lsls	r2, r2, #4
 8001332:	b2d2      	uxtb	r2, r2
 8001334:	440b      	add	r3, r1
 8001336:	761a      	strb	r2, [r3, #24]
}
 8001338:	bf00      	nop
 800133a:	370c      	adds	r7, #12
 800133c:	46bd      	mov	sp, r7
 800133e:	bc80      	pop	{r7}
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	e000e100 	.word	0xe000e100
 8001348:	e000ed00 	.word	0xe000ed00

0800134c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800134c:	b480      	push	{r7}
 800134e:	b089      	sub	sp, #36	; 0x24
 8001350:	af00      	add	r7, sp, #0
 8001352:	60f8      	str	r0, [r7, #12]
 8001354:	60b9      	str	r1, [r7, #8]
 8001356:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	f003 0307 	and.w	r3, r3, #7
 800135e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001360:	69fb      	ldr	r3, [r7, #28]
 8001362:	f1c3 0307 	rsb	r3, r3, #7
 8001366:	2b04      	cmp	r3, #4
 8001368:	bf28      	it	cs
 800136a:	2304      	movcs	r3, #4
 800136c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800136e:	69fb      	ldr	r3, [r7, #28]
 8001370:	3304      	adds	r3, #4
 8001372:	2b06      	cmp	r3, #6
 8001374:	d902      	bls.n	800137c <NVIC_EncodePriority+0x30>
 8001376:	69fb      	ldr	r3, [r7, #28]
 8001378:	3b03      	subs	r3, #3
 800137a:	e000      	b.n	800137e <NVIC_EncodePriority+0x32>
 800137c:	2300      	movs	r3, #0
 800137e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001380:	f04f 32ff 	mov.w	r2, #4294967295
 8001384:	69bb      	ldr	r3, [r7, #24]
 8001386:	fa02 f303 	lsl.w	r3, r2, r3
 800138a:	43da      	mvns	r2, r3
 800138c:	68bb      	ldr	r3, [r7, #8]
 800138e:	401a      	ands	r2, r3
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001394:	f04f 31ff 	mov.w	r1, #4294967295
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	fa01 f303 	lsl.w	r3, r1, r3
 800139e:	43d9      	mvns	r1, r3
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013a4:	4313      	orrs	r3, r2
         );
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3724      	adds	r7, #36	; 0x24
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bc80      	pop	{r7}
 80013ae:	4770      	bx	lr

080013b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	3b01      	subs	r3, #1
 80013bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80013c0:	d301      	bcc.n	80013c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013c2:	2301      	movs	r3, #1
 80013c4:	e00f      	b.n	80013e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013c6:	4a0a      	ldr	r2, [pc, #40]	; (80013f0 <SysTick_Config+0x40>)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	3b01      	subs	r3, #1
 80013cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013ce:	210f      	movs	r1, #15
 80013d0:	f04f 30ff 	mov.w	r0, #4294967295
 80013d4:	f7ff ff90 	bl	80012f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013d8:	4b05      	ldr	r3, [pc, #20]	; (80013f0 <SysTick_Config+0x40>)
 80013da:	2200      	movs	r2, #0
 80013dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013de:	4b04      	ldr	r3, [pc, #16]	; (80013f0 <SysTick_Config+0x40>)
 80013e0:	2207      	movs	r2, #7
 80013e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013e4:	2300      	movs	r3, #0
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	e000e010 	.word	0xe000e010

080013f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013fc:	6878      	ldr	r0, [r7, #4]
 80013fe:	f7ff ff2d 	bl	800125c <__NVIC_SetPriorityGrouping>
}
 8001402:	bf00      	nop
 8001404:	3708      	adds	r7, #8
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}

0800140a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800140a:	b580      	push	{r7, lr}
 800140c:	b086      	sub	sp, #24
 800140e:	af00      	add	r7, sp, #0
 8001410:	4603      	mov	r3, r0
 8001412:	60b9      	str	r1, [r7, #8]
 8001414:	607a      	str	r2, [r7, #4]
 8001416:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001418:	2300      	movs	r3, #0
 800141a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800141c:	f7ff ff42 	bl	80012a4 <__NVIC_GetPriorityGrouping>
 8001420:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001422:	687a      	ldr	r2, [r7, #4]
 8001424:	68b9      	ldr	r1, [r7, #8]
 8001426:	6978      	ldr	r0, [r7, #20]
 8001428:	f7ff ff90 	bl	800134c <NVIC_EncodePriority>
 800142c:	4602      	mov	r2, r0
 800142e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001432:	4611      	mov	r1, r2
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff ff5f 	bl	80012f8 <__NVIC_SetPriority>
}
 800143a:	bf00      	nop
 800143c:	3718      	adds	r7, #24
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}

08001442 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001442:	b580      	push	{r7, lr}
 8001444:	b082      	sub	sp, #8
 8001446:	af00      	add	r7, sp, #0
 8001448:	4603      	mov	r3, r0
 800144a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800144c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff ff35 	bl	80012c0 <__NVIC_EnableIRQ>
}
 8001456:	bf00      	nop
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}

0800145e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800145e:	b580      	push	{r7, lr}
 8001460:	b082      	sub	sp, #8
 8001462:	af00      	add	r7, sp, #0
 8001464:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f7ff ffa2 	bl	80013b0 <SysTick_Config>
 800146c:	4603      	mov	r3, r0
}
 800146e:	4618      	mov	r0, r3
 8001470:	3708      	adds	r7, #8
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
	...

08001478 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001478:	b480      	push	{r7}
 800147a:	b08b      	sub	sp, #44	; 0x2c
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001482:	2300      	movs	r3, #0
 8001484:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001486:	2300      	movs	r3, #0
 8001488:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800148a:	e148      	b.n	800171e <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800148c:	2201      	movs	r2, #1
 800148e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001490:	fa02 f303 	lsl.w	r3, r2, r3
 8001494:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	69fa      	ldr	r2, [r7, #28]
 800149c:	4013      	ands	r3, r2
 800149e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80014a0:	69ba      	ldr	r2, [r7, #24]
 80014a2:	69fb      	ldr	r3, [r7, #28]
 80014a4:	429a      	cmp	r2, r3
 80014a6:	f040 8137 	bne.w	8001718 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	4aa3      	ldr	r2, [pc, #652]	; (800173c <HAL_GPIO_Init+0x2c4>)
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d05e      	beq.n	8001572 <HAL_GPIO_Init+0xfa>
 80014b4:	4aa1      	ldr	r2, [pc, #644]	; (800173c <HAL_GPIO_Init+0x2c4>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d875      	bhi.n	80015a6 <HAL_GPIO_Init+0x12e>
 80014ba:	4aa1      	ldr	r2, [pc, #644]	; (8001740 <HAL_GPIO_Init+0x2c8>)
 80014bc:	4293      	cmp	r3, r2
 80014be:	d058      	beq.n	8001572 <HAL_GPIO_Init+0xfa>
 80014c0:	4a9f      	ldr	r2, [pc, #636]	; (8001740 <HAL_GPIO_Init+0x2c8>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d86f      	bhi.n	80015a6 <HAL_GPIO_Init+0x12e>
 80014c6:	4a9f      	ldr	r2, [pc, #636]	; (8001744 <HAL_GPIO_Init+0x2cc>)
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d052      	beq.n	8001572 <HAL_GPIO_Init+0xfa>
 80014cc:	4a9d      	ldr	r2, [pc, #628]	; (8001744 <HAL_GPIO_Init+0x2cc>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d869      	bhi.n	80015a6 <HAL_GPIO_Init+0x12e>
 80014d2:	4a9d      	ldr	r2, [pc, #628]	; (8001748 <HAL_GPIO_Init+0x2d0>)
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d04c      	beq.n	8001572 <HAL_GPIO_Init+0xfa>
 80014d8:	4a9b      	ldr	r2, [pc, #620]	; (8001748 <HAL_GPIO_Init+0x2d0>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d863      	bhi.n	80015a6 <HAL_GPIO_Init+0x12e>
 80014de:	4a9b      	ldr	r2, [pc, #620]	; (800174c <HAL_GPIO_Init+0x2d4>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d046      	beq.n	8001572 <HAL_GPIO_Init+0xfa>
 80014e4:	4a99      	ldr	r2, [pc, #612]	; (800174c <HAL_GPIO_Init+0x2d4>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d85d      	bhi.n	80015a6 <HAL_GPIO_Init+0x12e>
 80014ea:	2b12      	cmp	r3, #18
 80014ec:	d82a      	bhi.n	8001544 <HAL_GPIO_Init+0xcc>
 80014ee:	2b12      	cmp	r3, #18
 80014f0:	d859      	bhi.n	80015a6 <HAL_GPIO_Init+0x12e>
 80014f2:	a201      	add	r2, pc, #4	; (adr r2, 80014f8 <HAL_GPIO_Init+0x80>)
 80014f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014f8:	08001573 	.word	0x08001573
 80014fc:	0800154d 	.word	0x0800154d
 8001500:	0800155f 	.word	0x0800155f
 8001504:	080015a1 	.word	0x080015a1
 8001508:	080015a7 	.word	0x080015a7
 800150c:	080015a7 	.word	0x080015a7
 8001510:	080015a7 	.word	0x080015a7
 8001514:	080015a7 	.word	0x080015a7
 8001518:	080015a7 	.word	0x080015a7
 800151c:	080015a7 	.word	0x080015a7
 8001520:	080015a7 	.word	0x080015a7
 8001524:	080015a7 	.word	0x080015a7
 8001528:	080015a7 	.word	0x080015a7
 800152c:	080015a7 	.word	0x080015a7
 8001530:	080015a7 	.word	0x080015a7
 8001534:	080015a7 	.word	0x080015a7
 8001538:	080015a7 	.word	0x080015a7
 800153c:	08001555 	.word	0x08001555
 8001540:	08001569 	.word	0x08001569
 8001544:	4a82      	ldr	r2, [pc, #520]	; (8001750 <HAL_GPIO_Init+0x2d8>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d013      	beq.n	8001572 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800154a:	e02c      	b.n	80015a6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	623b      	str	r3, [r7, #32]
          break;
 8001552:	e029      	b.n	80015a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	3304      	adds	r3, #4
 800155a:	623b      	str	r3, [r7, #32]
          break;
 800155c:	e024      	b.n	80015a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	68db      	ldr	r3, [r3, #12]
 8001562:	3308      	adds	r3, #8
 8001564:	623b      	str	r3, [r7, #32]
          break;
 8001566:	e01f      	b.n	80015a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	68db      	ldr	r3, [r3, #12]
 800156c:	330c      	adds	r3, #12
 800156e:	623b      	str	r3, [r7, #32]
          break;
 8001570:	e01a      	b.n	80015a8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d102      	bne.n	8001580 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800157a:	2304      	movs	r3, #4
 800157c:	623b      	str	r3, [r7, #32]
          break;
 800157e:	e013      	b.n	80015a8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	689b      	ldr	r3, [r3, #8]
 8001584:	2b01      	cmp	r3, #1
 8001586:	d105      	bne.n	8001594 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001588:	2308      	movs	r3, #8
 800158a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	69fa      	ldr	r2, [r7, #28]
 8001590:	611a      	str	r2, [r3, #16]
          break;
 8001592:	e009      	b.n	80015a8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001594:	2308      	movs	r3, #8
 8001596:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	69fa      	ldr	r2, [r7, #28]
 800159c:	615a      	str	r2, [r3, #20]
          break;
 800159e:	e003      	b.n	80015a8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80015a0:	2300      	movs	r3, #0
 80015a2:	623b      	str	r3, [r7, #32]
          break;
 80015a4:	e000      	b.n	80015a8 <HAL_GPIO_Init+0x130>
          break;
 80015a6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	2bff      	cmp	r3, #255	; 0xff
 80015ac:	d801      	bhi.n	80015b2 <HAL_GPIO_Init+0x13a>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	e001      	b.n	80015b6 <HAL_GPIO_Init+0x13e>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	3304      	adds	r3, #4
 80015b6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80015b8:	69bb      	ldr	r3, [r7, #24]
 80015ba:	2bff      	cmp	r3, #255	; 0xff
 80015bc:	d802      	bhi.n	80015c4 <HAL_GPIO_Init+0x14c>
 80015be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c0:	009b      	lsls	r3, r3, #2
 80015c2:	e002      	b.n	80015ca <HAL_GPIO_Init+0x152>
 80015c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c6:	3b08      	subs	r3, #8
 80015c8:	009b      	lsls	r3, r3, #2
 80015ca:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	210f      	movs	r1, #15
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	fa01 f303 	lsl.w	r3, r1, r3
 80015d8:	43db      	mvns	r3, r3
 80015da:	401a      	ands	r2, r3
 80015dc:	6a39      	ldr	r1, [r7, #32]
 80015de:	693b      	ldr	r3, [r7, #16]
 80015e0:	fa01 f303 	lsl.w	r3, r1, r3
 80015e4:	431a      	orrs	r2, r3
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	f000 8090 	beq.w	8001718 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80015f8:	4b56      	ldr	r3, [pc, #344]	; (8001754 <HAL_GPIO_Init+0x2dc>)
 80015fa:	699b      	ldr	r3, [r3, #24]
 80015fc:	4a55      	ldr	r2, [pc, #340]	; (8001754 <HAL_GPIO_Init+0x2dc>)
 80015fe:	f043 0301 	orr.w	r3, r3, #1
 8001602:	6193      	str	r3, [r2, #24]
 8001604:	4b53      	ldr	r3, [pc, #332]	; (8001754 <HAL_GPIO_Init+0x2dc>)
 8001606:	699b      	ldr	r3, [r3, #24]
 8001608:	f003 0301 	and.w	r3, r3, #1
 800160c:	60bb      	str	r3, [r7, #8]
 800160e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001610:	4a51      	ldr	r2, [pc, #324]	; (8001758 <HAL_GPIO_Init+0x2e0>)
 8001612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001614:	089b      	lsrs	r3, r3, #2
 8001616:	3302      	adds	r3, #2
 8001618:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800161c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800161e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001620:	f003 0303 	and.w	r3, r3, #3
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	220f      	movs	r2, #15
 8001628:	fa02 f303 	lsl.w	r3, r2, r3
 800162c:	43db      	mvns	r3, r3
 800162e:	68fa      	ldr	r2, [r7, #12]
 8001630:	4013      	ands	r3, r2
 8001632:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	4a49      	ldr	r2, [pc, #292]	; (800175c <HAL_GPIO_Init+0x2e4>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d00d      	beq.n	8001658 <HAL_GPIO_Init+0x1e0>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	4a48      	ldr	r2, [pc, #288]	; (8001760 <HAL_GPIO_Init+0x2e8>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d007      	beq.n	8001654 <HAL_GPIO_Init+0x1dc>
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	4a47      	ldr	r2, [pc, #284]	; (8001764 <HAL_GPIO_Init+0x2ec>)
 8001648:	4293      	cmp	r3, r2
 800164a:	d101      	bne.n	8001650 <HAL_GPIO_Init+0x1d8>
 800164c:	2302      	movs	r3, #2
 800164e:	e004      	b.n	800165a <HAL_GPIO_Init+0x1e2>
 8001650:	2303      	movs	r3, #3
 8001652:	e002      	b.n	800165a <HAL_GPIO_Init+0x1e2>
 8001654:	2301      	movs	r3, #1
 8001656:	e000      	b.n	800165a <HAL_GPIO_Init+0x1e2>
 8001658:	2300      	movs	r3, #0
 800165a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800165c:	f002 0203 	and.w	r2, r2, #3
 8001660:	0092      	lsls	r2, r2, #2
 8001662:	4093      	lsls	r3, r2
 8001664:	68fa      	ldr	r2, [r7, #12]
 8001666:	4313      	orrs	r3, r2
 8001668:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800166a:	493b      	ldr	r1, [pc, #236]	; (8001758 <HAL_GPIO_Init+0x2e0>)
 800166c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800166e:	089b      	lsrs	r3, r3, #2
 8001670:	3302      	adds	r3, #2
 8001672:	68fa      	ldr	r2, [r7, #12]
 8001674:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001680:	2b00      	cmp	r3, #0
 8001682:	d006      	beq.n	8001692 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001684:	4b38      	ldr	r3, [pc, #224]	; (8001768 <HAL_GPIO_Init+0x2f0>)
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	4937      	ldr	r1, [pc, #220]	; (8001768 <HAL_GPIO_Init+0x2f0>)
 800168a:	69bb      	ldr	r3, [r7, #24]
 800168c:	4313      	orrs	r3, r2
 800168e:	600b      	str	r3, [r1, #0]
 8001690:	e006      	b.n	80016a0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001692:	4b35      	ldr	r3, [pc, #212]	; (8001768 <HAL_GPIO_Init+0x2f0>)
 8001694:	681a      	ldr	r2, [r3, #0]
 8001696:	69bb      	ldr	r3, [r7, #24]
 8001698:	43db      	mvns	r3, r3
 800169a:	4933      	ldr	r1, [pc, #204]	; (8001768 <HAL_GPIO_Init+0x2f0>)
 800169c:	4013      	ands	r3, r2
 800169e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d006      	beq.n	80016ba <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80016ac:	4b2e      	ldr	r3, [pc, #184]	; (8001768 <HAL_GPIO_Init+0x2f0>)
 80016ae:	685a      	ldr	r2, [r3, #4]
 80016b0:	492d      	ldr	r1, [pc, #180]	; (8001768 <HAL_GPIO_Init+0x2f0>)
 80016b2:	69bb      	ldr	r3, [r7, #24]
 80016b4:	4313      	orrs	r3, r2
 80016b6:	604b      	str	r3, [r1, #4]
 80016b8:	e006      	b.n	80016c8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80016ba:	4b2b      	ldr	r3, [pc, #172]	; (8001768 <HAL_GPIO_Init+0x2f0>)
 80016bc:	685a      	ldr	r2, [r3, #4]
 80016be:	69bb      	ldr	r3, [r7, #24]
 80016c0:	43db      	mvns	r3, r3
 80016c2:	4929      	ldr	r1, [pc, #164]	; (8001768 <HAL_GPIO_Init+0x2f0>)
 80016c4:	4013      	ands	r3, r2
 80016c6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d006      	beq.n	80016e2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80016d4:	4b24      	ldr	r3, [pc, #144]	; (8001768 <HAL_GPIO_Init+0x2f0>)
 80016d6:	689a      	ldr	r2, [r3, #8]
 80016d8:	4923      	ldr	r1, [pc, #140]	; (8001768 <HAL_GPIO_Init+0x2f0>)
 80016da:	69bb      	ldr	r3, [r7, #24]
 80016dc:	4313      	orrs	r3, r2
 80016de:	608b      	str	r3, [r1, #8]
 80016e0:	e006      	b.n	80016f0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80016e2:	4b21      	ldr	r3, [pc, #132]	; (8001768 <HAL_GPIO_Init+0x2f0>)
 80016e4:	689a      	ldr	r2, [r3, #8]
 80016e6:	69bb      	ldr	r3, [r7, #24]
 80016e8:	43db      	mvns	r3, r3
 80016ea:	491f      	ldr	r1, [pc, #124]	; (8001768 <HAL_GPIO_Init+0x2f0>)
 80016ec:	4013      	ands	r3, r2
 80016ee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d006      	beq.n	800170a <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80016fc:	4b1a      	ldr	r3, [pc, #104]	; (8001768 <HAL_GPIO_Init+0x2f0>)
 80016fe:	68da      	ldr	r2, [r3, #12]
 8001700:	4919      	ldr	r1, [pc, #100]	; (8001768 <HAL_GPIO_Init+0x2f0>)
 8001702:	69bb      	ldr	r3, [r7, #24]
 8001704:	4313      	orrs	r3, r2
 8001706:	60cb      	str	r3, [r1, #12]
 8001708:	e006      	b.n	8001718 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800170a:	4b17      	ldr	r3, [pc, #92]	; (8001768 <HAL_GPIO_Init+0x2f0>)
 800170c:	68da      	ldr	r2, [r3, #12]
 800170e:	69bb      	ldr	r3, [r7, #24]
 8001710:	43db      	mvns	r3, r3
 8001712:	4915      	ldr	r1, [pc, #84]	; (8001768 <HAL_GPIO_Init+0x2f0>)
 8001714:	4013      	ands	r3, r2
 8001716:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800171a:	3301      	adds	r3, #1
 800171c:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	681a      	ldr	r2, [r3, #0]
 8001722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001724:	fa22 f303 	lsr.w	r3, r2, r3
 8001728:	2b00      	cmp	r3, #0
 800172a:	f47f aeaf 	bne.w	800148c <HAL_GPIO_Init+0x14>
  }
}
 800172e:	bf00      	nop
 8001730:	bf00      	nop
 8001732:	372c      	adds	r7, #44	; 0x2c
 8001734:	46bd      	mov	sp, r7
 8001736:	bc80      	pop	{r7}
 8001738:	4770      	bx	lr
 800173a:	bf00      	nop
 800173c:	10320000 	.word	0x10320000
 8001740:	10310000 	.word	0x10310000
 8001744:	10220000 	.word	0x10220000
 8001748:	10210000 	.word	0x10210000
 800174c:	10120000 	.word	0x10120000
 8001750:	10110000 	.word	0x10110000
 8001754:	40021000 	.word	0x40021000
 8001758:	40010000 	.word	0x40010000
 800175c:	40010800 	.word	0x40010800
 8001760:	40010c00 	.word	0x40010c00
 8001764:	40011000 	.word	0x40011000
 8001768:	40010400 	.word	0x40010400

0800176c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800176c:	b480      	push	{r7}
 800176e:	b085      	sub	sp, #20
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	460b      	mov	r3, r1
 8001776:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	689a      	ldr	r2, [r3, #8]
 800177c:	887b      	ldrh	r3, [r7, #2]
 800177e:	4013      	ands	r3, r2
 8001780:	2b00      	cmp	r3, #0
 8001782:	d002      	beq.n	800178a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001784:	2301      	movs	r3, #1
 8001786:	73fb      	strb	r3, [r7, #15]
 8001788:	e001      	b.n	800178e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800178a:	2300      	movs	r3, #0
 800178c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800178e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001790:	4618      	mov	r0, r3
 8001792:	3714      	adds	r7, #20
 8001794:	46bd      	mov	sp, r7
 8001796:	bc80      	pop	{r7}
 8001798:	4770      	bx	lr

0800179a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800179a:	b480      	push	{r7}
 800179c:	b083      	sub	sp, #12
 800179e:	af00      	add	r7, sp, #0
 80017a0:	6078      	str	r0, [r7, #4]
 80017a2:	460b      	mov	r3, r1
 80017a4:	807b      	strh	r3, [r7, #2]
 80017a6:	4613      	mov	r3, r2
 80017a8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017aa:	787b      	ldrb	r3, [r7, #1]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d003      	beq.n	80017b8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017b0:	887a      	ldrh	r2, [r7, #2]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80017b6:	e003      	b.n	80017c0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80017b8:	887b      	ldrh	r3, [r7, #2]
 80017ba:	041a      	lsls	r2, r3, #16
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	611a      	str	r2, [r3, #16]
}
 80017c0:	bf00      	nop
 80017c2:	370c      	adds	r7, #12
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bc80      	pop	{r7}
 80017c8:	4770      	bx	lr

080017ca <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80017ca:	b480      	push	{r7}
 80017cc:	b085      	sub	sp, #20
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	6078      	str	r0, [r7, #4]
 80017d2:	460b      	mov	r3, r1
 80017d4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	68db      	ldr	r3, [r3, #12]
 80017da:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80017dc:	887a      	ldrh	r2, [r7, #2]
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	4013      	ands	r3, r2
 80017e2:	041a      	lsls	r2, r3, #16
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	43d9      	mvns	r1, r3
 80017e8:	887b      	ldrh	r3, [r7, #2]
 80017ea:	400b      	ands	r3, r1
 80017ec:	431a      	orrs	r2, r3
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	611a      	str	r2, [r3, #16]
}
 80017f2:	bf00      	nop
 80017f4:	3714      	adds	r7, #20
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bc80      	pop	{r7}
 80017fa:	4770      	bx	lr

080017fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b086      	sub	sp, #24
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d101      	bne.n	800180e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e26c      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f003 0301 	and.w	r3, r3, #1
 8001816:	2b00      	cmp	r3, #0
 8001818:	f000 8087 	beq.w	800192a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800181c:	4b92      	ldr	r3, [pc, #584]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	f003 030c 	and.w	r3, r3, #12
 8001824:	2b04      	cmp	r3, #4
 8001826:	d00c      	beq.n	8001842 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001828:	4b8f      	ldr	r3, [pc, #572]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	f003 030c 	and.w	r3, r3, #12
 8001830:	2b08      	cmp	r3, #8
 8001832:	d112      	bne.n	800185a <HAL_RCC_OscConfig+0x5e>
 8001834:	4b8c      	ldr	r3, [pc, #560]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800183c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001840:	d10b      	bne.n	800185a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001842:	4b89      	ldr	r3, [pc, #548]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800184a:	2b00      	cmp	r3, #0
 800184c:	d06c      	beq.n	8001928 <HAL_RCC_OscConfig+0x12c>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d168      	bne.n	8001928 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e246      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001862:	d106      	bne.n	8001872 <HAL_RCC_OscConfig+0x76>
 8001864:	4b80      	ldr	r3, [pc, #512]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a7f      	ldr	r2, [pc, #508]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 800186a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800186e:	6013      	str	r3, [r2, #0]
 8001870:	e02e      	b.n	80018d0 <HAL_RCC_OscConfig+0xd4>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d10c      	bne.n	8001894 <HAL_RCC_OscConfig+0x98>
 800187a:	4b7b      	ldr	r3, [pc, #492]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a7a      	ldr	r2, [pc, #488]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 8001880:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001884:	6013      	str	r3, [r2, #0]
 8001886:	4b78      	ldr	r3, [pc, #480]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a77      	ldr	r2, [pc, #476]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 800188c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001890:	6013      	str	r3, [r2, #0]
 8001892:	e01d      	b.n	80018d0 <HAL_RCC_OscConfig+0xd4>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800189c:	d10c      	bne.n	80018b8 <HAL_RCC_OscConfig+0xbc>
 800189e:	4b72      	ldr	r3, [pc, #456]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a71      	ldr	r2, [pc, #452]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 80018a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018a8:	6013      	str	r3, [r2, #0]
 80018aa:	4b6f      	ldr	r3, [pc, #444]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a6e      	ldr	r2, [pc, #440]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 80018b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018b4:	6013      	str	r3, [r2, #0]
 80018b6:	e00b      	b.n	80018d0 <HAL_RCC_OscConfig+0xd4>
 80018b8:	4b6b      	ldr	r3, [pc, #428]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a6a      	ldr	r2, [pc, #424]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 80018be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018c2:	6013      	str	r3, [r2, #0]
 80018c4:	4b68      	ldr	r3, [pc, #416]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a67      	ldr	r2, [pc, #412]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 80018ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018ce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d013      	beq.n	8001900 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d8:	f7ff fcb6 	bl	8001248 <HAL_GetTick>
 80018dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018de:	e008      	b.n	80018f2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018e0:	f7ff fcb2 	bl	8001248 <HAL_GetTick>
 80018e4:	4602      	mov	r2, r0
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	1ad3      	subs	r3, r2, r3
 80018ea:	2b64      	cmp	r3, #100	; 0x64
 80018ec:	d901      	bls.n	80018f2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80018ee:	2303      	movs	r3, #3
 80018f0:	e1fa      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018f2:	4b5d      	ldr	r3, [pc, #372]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d0f0      	beq.n	80018e0 <HAL_RCC_OscConfig+0xe4>
 80018fe:	e014      	b.n	800192a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001900:	f7ff fca2 	bl	8001248 <HAL_GetTick>
 8001904:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001906:	e008      	b.n	800191a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001908:	f7ff fc9e 	bl	8001248 <HAL_GetTick>
 800190c:	4602      	mov	r2, r0
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	2b64      	cmp	r3, #100	; 0x64
 8001914:	d901      	bls.n	800191a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001916:	2303      	movs	r3, #3
 8001918:	e1e6      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800191a:	4b53      	ldr	r3, [pc, #332]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d1f0      	bne.n	8001908 <HAL_RCC_OscConfig+0x10c>
 8001926:	e000      	b.n	800192a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001928:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0302 	and.w	r3, r3, #2
 8001932:	2b00      	cmp	r3, #0
 8001934:	d063      	beq.n	80019fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001936:	4b4c      	ldr	r3, [pc, #304]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	f003 030c 	and.w	r3, r3, #12
 800193e:	2b00      	cmp	r3, #0
 8001940:	d00b      	beq.n	800195a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001942:	4b49      	ldr	r3, [pc, #292]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	f003 030c 	and.w	r3, r3, #12
 800194a:	2b08      	cmp	r3, #8
 800194c:	d11c      	bne.n	8001988 <HAL_RCC_OscConfig+0x18c>
 800194e:	4b46      	ldr	r3, [pc, #280]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001956:	2b00      	cmp	r3, #0
 8001958:	d116      	bne.n	8001988 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800195a:	4b43      	ldr	r3, [pc, #268]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f003 0302 	and.w	r3, r3, #2
 8001962:	2b00      	cmp	r3, #0
 8001964:	d005      	beq.n	8001972 <HAL_RCC_OscConfig+0x176>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	691b      	ldr	r3, [r3, #16]
 800196a:	2b01      	cmp	r3, #1
 800196c:	d001      	beq.n	8001972 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e1ba      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001972:	4b3d      	ldr	r3, [pc, #244]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	695b      	ldr	r3, [r3, #20]
 800197e:	00db      	lsls	r3, r3, #3
 8001980:	4939      	ldr	r1, [pc, #228]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 8001982:	4313      	orrs	r3, r2
 8001984:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001986:	e03a      	b.n	80019fe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	691b      	ldr	r3, [r3, #16]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d020      	beq.n	80019d2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001990:	4b36      	ldr	r3, [pc, #216]	; (8001a6c <HAL_RCC_OscConfig+0x270>)
 8001992:	2201      	movs	r2, #1
 8001994:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001996:	f7ff fc57 	bl	8001248 <HAL_GetTick>
 800199a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800199c:	e008      	b.n	80019b0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800199e:	f7ff fc53 	bl	8001248 <HAL_GetTick>
 80019a2:	4602      	mov	r2, r0
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	1ad3      	subs	r3, r2, r3
 80019a8:	2b02      	cmp	r3, #2
 80019aa:	d901      	bls.n	80019b0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80019ac:	2303      	movs	r3, #3
 80019ae:	e19b      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019b0:	4b2d      	ldr	r3, [pc, #180]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f003 0302 	and.w	r3, r3, #2
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d0f0      	beq.n	800199e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019bc:	4b2a      	ldr	r3, [pc, #168]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	695b      	ldr	r3, [r3, #20]
 80019c8:	00db      	lsls	r3, r3, #3
 80019ca:	4927      	ldr	r1, [pc, #156]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 80019cc:	4313      	orrs	r3, r2
 80019ce:	600b      	str	r3, [r1, #0]
 80019d0:	e015      	b.n	80019fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019d2:	4b26      	ldr	r3, [pc, #152]	; (8001a6c <HAL_RCC_OscConfig+0x270>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d8:	f7ff fc36 	bl	8001248 <HAL_GetTick>
 80019dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019de:	e008      	b.n	80019f2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019e0:	f7ff fc32 	bl	8001248 <HAL_GetTick>
 80019e4:	4602      	mov	r2, r0
 80019e6:	693b      	ldr	r3, [r7, #16]
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d901      	bls.n	80019f2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80019ee:	2303      	movs	r3, #3
 80019f0:	e17a      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019f2:	4b1d      	ldr	r3, [pc, #116]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f003 0302 	and.w	r3, r3, #2
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d1f0      	bne.n	80019e0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f003 0308 	and.w	r3, r3, #8
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d03a      	beq.n	8001a80 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	699b      	ldr	r3, [r3, #24]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d019      	beq.n	8001a46 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a12:	4b17      	ldr	r3, [pc, #92]	; (8001a70 <HAL_RCC_OscConfig+0x274>)
 8001a14:	2201      	movs	r2, #1
 8001a16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a18:	f7ff fc16 	bl	8001248 <HAL_GetTick>
 8001a1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a1e:	e008      	b.n	8001a32 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a20:	f7ff fc12 	bl	8001248 <HAL_GetTick>
 8001a24:	4602      	mov	r2, r0
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d901      	bls.n	8001a32 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e15a      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a32:	4b0d      	ldr	r3, [pc, #52]	; (8001a68 <HAL_RCC_OscConfig+0x26c>)
 8001a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a36:	f003 0302 	and.w	r3, r3, #2
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d0f0      	beq.n	8001a20 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001a3e:	2001      	movs	r0, #1
 8001a40:	f000 faa6 	bl	8001f90 <RCC_Delay>
 8001a44:	e01c      	b.n	8001a80 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a46:	4b0a      	ldr	r3, [pc, #40]	; (8001a70 <HAL_RCC_OscConfig+0x274>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a4c:	f7ff fbfc 	bl	8001248 <HAL_GetTick>
 8001a50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a52:	e00f      	b.n	8001a74 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a54:	f7ff fbf8 	bl	8001248 <HAL_GetTick>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	d908      	bls.n	8001a74 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001a62:	2303      	movs	r3, #3
 8001a64:	e140      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4ec>
 8001a66:	bf00      	nop
 8001a68:	40021000 	.word	0x40021000
 8001a6c:	42420000 	.word	0x42420000
 8001a70:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a74:	4b9e      	ldr	r3, [pc, #632]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a78:	f003 0302 	and.w	r3, r3, #2
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d1e9      	bne.n	8001a54 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 0304 	and.w	r3, r3, #4
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	f000 80a6 	beq.w	8001bda <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a92:	4b97      	ldr	r3, [pc, #604]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001a94:	69db      	ldr	r3, [r3, #28]
 8001a96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d10d      	bne.n	8001aba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a9e:	4b94      	ldr	r3, [pc, #592]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001aa0:	69db      	ldr	r3, [r3, #28]
 8001aa2:	4a93      	ldr	r2, [pc, #588]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001aa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aa8:	61d3      	str	r3, [r2, #28]
 8001aaa:	4b91      	ldr	r3, [pc, #580]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001aac:	69db      	ldr	r3, [r3, #28]
 8001aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ab2:	60bb      	str	r3, [r7, #8]
 8001ab4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aba:	4b8e      	ldr	r3, [pc, #568]	; (8001cf4 <HAL_RCC_OscConfig+0x4f8>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d118      	bne.n	8001af8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ac6:	4b8b      	ldr	r3, [pc, #556]	; (8001cf4 <HAL_RCC_OscConfig+0x4f8>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a8a      	ldr	r2, [pc, #552]	; (8001cf4 <HAL_RCC_OscConfig+0x4f8>)
 8001acc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ad0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ad2:	f7ff fbb9 	bl	8001248 <HAL_GetTick>
 8001ad6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ad8:	e008      	b.n	8001aec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ada:	f7ff fbb5 	bl	8001248 <HAL_GetTick>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	2b64      	cmp	r3, #100	; 0x64
 8001ae6:	d901      	bls.n	8001aec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	e0fd      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aec:	4b81      	ldr	r3, [pc, #516]	; (8001cf4 <HAL_RCC_OscConfig+0x4f8>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d0f0      	beq.n	8001ada <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d106      	bne.n	8001b0e <HAL_RCC_OscConfig+0x312>
 8001b00:	4b7b      	ldr	r3, [pc, #492]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001b02:	6a1b      	ldr	r3, [r3, #32]
 8001b04:	4a7a      	ldr	r2, [pc, #488]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001b06:	f043 0301 	orr.w	r3, r3, #1
 8001b0a:	6213      	str	r3, [r2, #32]
 8001b0c:	e02d      	b.n	8001b6a <HAL_RCC_OscConfig+0x36e>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	68db      	ldr	r3, [r3, #12]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d10c      	bne.n	8001b30 <HAL_RCC_OscConfig+0x334>
 8001b16:	4b76      	ldr	r3, [pc, #472]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001b18:	6a1b      	ldr	r3, [r3, #32]
 8001b1a:	4a75      	ldr	r2, [pc, #468]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001b1c:	f023 0301 	bic.w	r3, r3, #1
 8001b20:	6213      	str	r3, [r2, #32]
 8001b22:	4b73      	ldr	r3, [pc, #460]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001b24:	6a1b      	ldr	r3, [r3, #32]
 8001b26:	4a72      	ldr	r2, [pc, #456]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001b28:	f023 0304 	bic.w	r3, r3, #4
 8001b2c:	6213      	str	r3, [r2, #32]
 8001b2e:	e01c      	b.n	8001b6a <HAL_RCC_OscConfig+0x36e>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	2b05      	cmp	r3, #5
 8001b36:	d10c      	bne.n	8001b52 <HAL_RCC_OscConfig+0x356>
 8001b38:	4b6d      	ldr	r3, [pc, #436]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001b3a:	6a1b      	ldr	r3, [r3, #32]
 8001b3c:	4a6c      	ldr	r2, [pc, #432]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001b3e:	f043 0304 	orr.w	r3, r3, #4
 8001b42:	6213      	str	r3, [r2, #32]
 8001b44:	4b6a      	ldr	r3, [pc, #424]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001b46:	6a1b      	ldr	r3, [r3, #32]
 8001b48:	4a69      	ldr	r2, [pc, #420]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001b4a:	f043 0301 	orr.w	r3, r3, #1
 8001b4e:	6213      	str	r3, [r2, #32]
 8001b50:	e00b      	b.n	8001b6a <HAL_RCC_OscConfig+0x36e>
 8001b52:	4b67      	ldr	r3, [pc, #412]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001b54:	6a1b      	ldr	r3, [r3, #32]
 8001b56:	4a66      	ldr	r2, [pc, #408]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001b58:	f023 0301 	bic.w	r3, r3, #1
 8001b5c:	6213      	str	r3, [r2, #32]
 8001b5e:	4b64      	ldr	r3, [pc, #400]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001b60:	6a1b      	ldr	r3, [r3, #32]
 8001b62:	4a63      	ldr	r2, [pc, #396]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001b64:	f023 0304 	bic.w	r3, r3, #4
 8001b68:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	68db      	ldr	r3, [r3, #12]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d015      	beq.n	8001b9e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b72:	f7ff fb69 	bl	8001248 <HAL_GetTick>
 8001b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b78:	e00a      	b.n	8001b90 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b7a:	f7ff fb65 	bl	8001248 <HAL_GetTick>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	1ad3      	subs	r3, r2, r3
 8001b84:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d901      	bls.n	8001b90 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	e0ab      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b90:	4b57      	ldr	r3, [pc, #348]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001b92:	6a1b      	ldr	r3, [r3, #32]
 8001b94:	f003 0302 	and.w	r3, r3, #2
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d0ee      	beq.n	8001b7a <HAL_RCC_OscConfig+0x37e>
 8001b9c:	e014      	b.n	8001bc8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b9e:	f7ff fb53 	bl	8001248 <HAL_GetTick>
 8001ba2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ba4:	e00a      	b.n	8001bbc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ba6:	f7ff fb4f 	bl	8001248 <HAL_GetTick>
 8001baa:	4602      	mov	r2, r0
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	1ad3      	subs	r3, r2, r3
 8001bb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d901      	bls.n	8001bbc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	e095      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bbc:	4b4c      	ldr	r3, [pc, #304]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001bbe:	6a1b      	ldr	r3, [r3, #32]
 8001bc0:	f003 0302 	and.w	r3, r3, #2
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d1ee      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001bc8:	7dfb      	ldrb	r3, [r7, #23]
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	d105      	bne.n	8001bda <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bce:	4b48      	ldr	r3, [pc, #288]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001bd0:	69db      	ldr	r3, [r3, #28]
 8001bd2:	4a47      	ldr	r2, [pc, #284]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001bd4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bd8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	69db      	ldr	r3, [r3, #28]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	f000 8081 	beq.w	8001ce6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001be4:	4b42      	ldr	r3, [pc, #264]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f003 030c 	and.w	r3, r3, #12
 8001bec:	2b08      	cmp	r3, #8
 8001bee:	d061      	beq.n	8001cb4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	69db      	ldr	r3, [r3, #28]
 8001bf4:	2b02      	cmp	r3, #2
 8001bf6:	d146      	bne.n	8001c86 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bf8:	4b3f      	ldr	r3, [pc, #252]	; (8001cf8 <HAL_RCC_OscConfig+0x4fc>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bfe:	f7ff fb23 	bl	8001248 <HAL_GetTick>
 8001c02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c04:	e008      	b.n	8001c18 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c06:	f7ff fb1f 	bl	8001248 <HAL_GetTick>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	1ad3      	subs	r3, r2, r3
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d901      	bls.n	8001c18 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001c14:	2303      	movs	r3, #3
 8001c16:	e067      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c18:	4b35      	ldr	r3, [pc, #212]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d1f0      	bne.n	8001c06 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6a1b      	ldr	r3, [r3, #32]
 8001c28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c2c:	d108      	bne.n	8001c40 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c2e:	4b30      	ldr	r3, [pc, #192]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	492d      	ldr	r1, [pc, #180]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c40:	4b2b      	ldr	r3, [pc, #172]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6a19      	ldr	r1, [r3, #32]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c50:	430b      	orrs	r3, r1
 8001c52:	4927      	ldr	r1, [pc, #156]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001c54:	4313      	orrs	r3, r2
 8001c56:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c58:	4b27      	ldr	r3, [pc, #156]	; (8001cf8 <HAL_RCC_OscConfig+0x4fc>)
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c5e:	f7ff faf3 	bl	8001248 <HAL_GetTick>
 8001c62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c64:	e008      	b.n	8001c78 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c66:	f7ff faef 	bl	8001248 <HAL_GetTick>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	1ad3      	subs	r3, r2, r3
 8001c70:	2b02      	cmp	r3, #2
 8001c72:	d901      	bls.n	8001c78 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001c74:	2303      	movs	r3, #3
 8001c76:	e037      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c78:	4b1d      	ldr	r3, [pc, #116]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d0f0      	beq.n	8001c66 <HAL_RCC_OscConfig+0x46a>
 8001c84:	e02f      	b.n	8001ce6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c86:	4b1c      	ldr	r3, [pc, #112]	; (8001cf8 <HAL_RCC_OscConfig+0x4fc>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c8c:	f7ff fadc 	bl	8001248 <HAL_GetTick>
 8001c90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c92:	e008      	b.n	8001ca6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c94:	f7ff fad8 	bl	8001248 <HAL_GetTick>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	2b02      	cmp	r3, #2
 8001ca0:	d901      	bls.n	8001ca6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	e020      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ca6:	4b12      	ldr	r3, [pc, #72]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d1f0      	bne.n	8001c94 <HAL_RCC_OscConfig+0x498>
 8001cb2:	e018      	b.n	8001ce6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	69db      	ldr	r3, [r3, #28]
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d101      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	e013      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001cc0:	4b0b      	ldr	r3, [pc, #44]	; (8001cf0 <HAL_RCC_OscConfig+0x4f4>)
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6a1b      	ldr	r3, [r3, #32]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d106      	bne.n	8001ce2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d001      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e000      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001ce6:	2300      	movs	r3, #0
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3718      	adds	r7, #24
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	40021000 	.word	0x40021000
 8001cf4:	40007000 	.word	0x40007000
 8001cf8:	42420060 	.word	0x42420060

08001cfc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d101      	bne.n	8001d10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e0d0      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d10:	4b6a      	ldr	r3, [pc, #424]	; (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 0307 	and.w	r3, r3, #7
 8001d18:	683a      	ldr	r2, [r7, #0]
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d910      	bls.n	8001d40 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d1e:	4b67      	ldr	r3, [pc, #412]	; (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f023 0207 	bic.w	r2, r3, #7
 8001d26:	4965      	ldr	r1, [pc, #404]	; (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d2e:	4b63      	ldr	r3, [pc, #396]	; (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 0307 	and.w	r3, r3, #7
 8001d36:	683a      	ldr	r2, [r7, #0]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d001      	beq.n	8001d40 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e0b8      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0302 	and.w	r3, r3, #2
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d020      	beq.n	8001d8e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f003 0304 	and.w	r3, r3, #4
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d005      	beq.n	8001d64 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d58:	4b59      	ldr	r3, [pc, #356]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	4a58      	ldr	r2, [pc, #352]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d5e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001d62:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f003 0308 	and.w	r3, r3, #8
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d005      	beq.n	8001d7c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d70:	4b53      	ldr	r3, [pc, #332]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	4a52      	ldr	r2, [pc, #328]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d76:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001d7a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d7c:	4b50      	ldr	r3, [pc, #320]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	494d      	ldr	r1, [pc, #308]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 0301 	and.w	r3, r3, #1
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d040      	beq.n	8001e1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d107      	bne.n	8001db2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001da2:	4b47      	ldr	r3, [pc, #284]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d115      	bne.n	8001dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e07f      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	2b02      	cmp	r3, #2
 8001db8:	d107      	bne.n	8001dca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dba:	4b41      	ldr	r3, [pc, #260]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d109      	bne.n	8001dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e073      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dca:	4b3d      	ldr	r3, [pc, #244]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 0302 	and.w	r3, r3, #2
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d101      	bne.n	8001dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e06b      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dda:	4b39      	ldr	r3, [pc, #228]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	f023 0203 	bic.w	r2, r3, #3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	4936      	ldr	r1, [pc, #216]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001de8:	4313      	orrs	r3, r2
 8001dea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001dec:	f7ff fa2c 	bl	8001248 <HAL_GetTick>
 8001df0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001df2:	e00a      	b.n	8001e0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001df4:	f7ff fa28 	bl	8001248 <HAL_GetTick>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d901      	bls.n	8001e0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e06:	2303      	movs	r3, #3
 8001e08:	e053      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e0a:	4b2d      	ldr	r3, [pc, #180]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	f003 020c 	and.w	r2, r3, #12
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	009b      	lsls	r3, r3, #2
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d1eb      	bne.n	8001df4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e1c:	4b27      	ldr	r3, [pc, #156]	; (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f003 0307 	and.w	r3, r3, #7
 8001e24:	683a      	ldr	r2, [r7, #0]
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d210      	bcs.n	8001e4c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e2a:	4b24      	ldr	r3, [pc, #144]	; (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f023 0207 	bic.w	r2, r3, #7
 8001e32:	4922      	ldr	r1, [pc, #136]	; (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	4313      	orrs	r3, r2
 8001e38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e3a:	4b20      	ldr	r3, [pc, #128]	; (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f003 0307 	and.w	r3, r3, #7
 8001e42:	683a      	ldr	r2, [r7, #0]
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d001      	beq.n	8001e4c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e032      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f003 0304 	and.w	r3, r3, #4
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d008      	beq.n	8001e6a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e58:	4b19      	ldr	r3, [pc, #100]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	4916      	ldr	r1, [pc, #88]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e66:	4313      	orrs	r3, r2
 8001e68:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 0308 	and.w	r3, r3, #8
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d009      	beq.n	8001e8a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e76:	4b12      	ldr	r3, [pc, #72]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	691b      	ldr	r3, [r3, #16]
 8001e82:	00db      	lsls	r3, r3, #3
 8001e84:	490e      	ldr	r1, [pc, #56]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e86:	4313      	orrs	r3, r2
 8001e88:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e8a:	f000 f821 	bl	8001ed0 <HAL_RCC_GetSysClockFreq>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	4b0b      	ldr	r3, [pc, #44]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	091b      	lsrs	r3, r3, #4
 8001e96:	f003 030f 	and.w	r3, r3, #15
 8001e9a:	490a      	ldr	r1, [pc, #40]	; (8001ec4 <HAL_RCC_ClockConfig+0x1c8>)
 8001e9c:	5ccb      	ldrb	r3, [r1, r3]
 8001e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8001ea2:	4a09      	ldr	r2, [pc, #36]	; (8001ec8 <HAL_RCC_ClockConfig+0x1cc>)
 8001ea4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001ea6:	4b09      	ldr	r3, [pc, #36]	; (8001ecc <HAL_RCC_ClockConfig+0x1d0>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f7ff f98a 	bl	80011c4 <HAL_InitTick>

  return HAL_OK;
 8001eb0:	2300      	movs	r3, #0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3710      	adds	r7, #16
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	40022000 	.word	0x40022000
 8001ec0:	40021000 	.word	0x40021000
 8001ec4:	08002814 	.word	0x08002814
 8001ec8:	20000010 	.word	0x20000010
 8001ecc:	20000018 	.word	0x20000018

08001ed0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ed0:	b490      	push	{r4, r7}
 8001ed2:	b08a      	sub	sp, #40	; 0x28
 8001ed4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001ed6:	4b2a      	ldr	r3, [pc, #168]	; (8001f80 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001ed8:	1d3c      	adds	r4, r7, #4
 8001eda:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001edc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001ee0:	f240 2301 	movw	r3, #513	; 0x201
 8001ee4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	61fb      	str	r3, [r7, #28]
 8001eea:	2300      	movs	r3, #0
 8001eec:	61bb      	str	r3, [r7, #24]
 8001eee:	2300      	movs	r3, #0
 8001ef0:	627b      	str	r3, [r7, #36]	; 0x24
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001efa:	4b22      	ldr	r3, [pc, #136]	; (8001f84 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	f003 030c 	and.w	r3, r3, #12
 8001f06:	2b04      	cmp	r3, #4
 8001f08:	d002      	beq.n	8001f10 <HAL_RCC_GetSysClockFreq+0x40>
 8001f0a:	2b08      	cmp	r3, #8
 8001f0c:	d003      	beq.n	8001f16 <HAL_RCC_GetSysClockFreq+0x46>
 8001f0e:	e02d      	b.n	8001f6c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f10:	4b1d      	ldr	r3, [pc, #116]	; (8001f88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f12:	623b      	str	r3, [r7, #32]
      break;
 8001f14:	e02d      	b.n	8001f72 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	0c9b      	lsrs	r3, r3, #18
 8001f1a:	f003 030f 	and.w	r3, r3, #15
 8001f1e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001f22:	4413      	add	r3, r2
 8001f24:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001f28:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d013      	beq.n	8001f5c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f34:	4b13      	ldr	r3, [pc, #76]	; (8001f84 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	0c5b      	lsrs	r3, r3, #17
 8001f3a:	f003 0301 	and.w	r3, r3, #1
 8001f3e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001f42:	4413      	add	r3, r2
 8001f44:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001f48:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	4a0e      	ldr	r2, [pc, #56]	; (8001f88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f4e:	fb02 f203 	mul.w	r2, r2, r3
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f58:	627b      	str	r3, [r7, #36]	; 0x24
 8001f5a:	e004      	b.n	8001f66 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	4a0b      	ldr	r2, [pc, #44]	; (8001f8c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001f60:	fb02 f303 	mul.w	r3, r2, r3
 8001f64:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f68:	623b      	str	r3, [r7, #32]
      break;
 8001f6a:	e002      	b.n	8001f72 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f6c:	4b06      	ldr	r3, [pc, #24]	; (8001f88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f6e:	623b      	str	r3, [r7, #32]
      break;
 8001f70:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f72:	6a3b      	ldr	r3, [r7, #32]
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3728      	adds	r7, #40	; 0x28
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bc90      	pop	{r4, r7}
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	08002804 	.word	0x08002804
 8001f84:	40021000 	.word	0x40021000
 8001f88:	007a1200 	.word	0x007a1200
 8001f8c:	003d0900 	.word	0x003d0900

08001f90 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b085      	sub	sp, #20
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f98:	4b0a      	ldr	r3, [pc, #40]	; (8001fc4 <RCC_Delay+0x34>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a0a      	ldr	r2, [pc, #40]	; (8001fc8 <RCC_Delay+0x38>)
 8001f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa2:	0a5b      	lsrs	r3, r3, #9
 8001fa4:	687a      	ldr	r2, [r7, #4]
 8001fa6:	fb02 f303 	mul.w	r3, r2, r3
 8001faa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001fac:	bf00      	nop
  }
  while (Delay --);
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	1e5a      	subs	r2, r3, #1
 8001fb2:	60fa      	str	r2, [r7, #12]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d1f9      	bne.n	8001fac <RCC_Delay+0x1c>
}
 8001fb8:	bf00      	nop
 8001fba:	bf00      	nop
 8001fbc:	3714      	adds	r7, #20
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bc80      	pop	{r7}
 8001fc2:	4770      	bx	lr
 8001fc4:	20000010 	.word	0x20000010
 8001fc8:	10624dd3 	.word	0x10624dd3

08001fcc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b082      	sub	sp, #8
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d101      	bne.n	8001fde <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e041      	b.n	8002062 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d106      	bne.n	8001ff8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2200      	movs	r2, #0
 8001fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f7fe ff76 	bl	8000ee4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2202      	movs	r2, #2
 8001ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	3304      	adds	r3, #4
 8002008:	4619      	mov	r1, r3
 800200a:	4610      	mov	r0, r2
 800200c:	f000 fa6a 	bl	80024e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2201      	movs	r2, #1
 8002014:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2201      	movs	r2, #1
 800201c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2201      	movs	r2, #1
 8002024:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2201      	movs	r2, #1
 800202c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2201      	movs	r2, #1
 8002034:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2201      	movs	r2, #1
 800203c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2201      	movs	r2, #1
 8002044:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2201      	movs	r2, #1
 800204c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2201      	movs	r2, #1
 8002054:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2201      	movs	r2, #1
 800205c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002060:	2300      	movs	r3, #0
}
 8002062:	4618      	mov	r0, r3
 8002064:	3708      	adds	r7, #8
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
	...

0800206c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800207a:	b2db      	uxtb	r3, r3
 800207c:	2b01      	cmp	r3, #1
 800207e:	d001      	beq.n	8002084 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002080:	2301      	movs	r3, #1
 8002082:	e035      	b.n	80020f0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2202      	movs	r2, #2
 8002088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	68da      	ldr	r2, [r3, #12]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f042 0201 	orr.w	r2, r2, #1
 800209a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a16      	ldr	r2, [pc, #88]	; (80020fc <HAL_TIM_Base_Start_IT+0x90>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d009      	beq.n	80020ba <HAL_TIM_Base_Start_IT+0x4e>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020ae:	d004      	beq.n	80020ba <HAL_TIM_Base_Start_IT+0x4e>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a12      	ldr	r2, [pc, #72]	; (8002100 <HAL_TIM_Base_Start_IT+0x94>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d111      	bne.n	80020de <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	f003 0307 	and.w	r3, r3, #7
 80020c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2b06      	cmp	r3, #6
 80020ca:	d010      	beq.n	80020ee <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f042 0201 	orr.w	r2, r2, #1
 80020da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020dc:	e007      	b.n	80020ee <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f042 0201 	orr.w	r2, r2, #1
 80020ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80020ee:	2300      	movs	r3, #0
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3714      	adds	r7, #20
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bc80      	pop	{r7}
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	40012c00 	.word	0x40012c00
 8002100:	40000400 	.word	0x40000400

08002104 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	691b      	ldr	r3, [r3, #16]
 8002112:	f003 0302 	and.w	r3, r3, #2
 8002116:	2b02      	cmp	r3, #2
 8002118:	d122      	bne.n	8002160 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	f003 0302 	and.w	r3, r3, #2
 8002124:	2b02      	cmp	r3, #2
 8002126:	d11b      	bne.n	8002160 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f06f 0202 	mvn.w	r2, #2
 8002130:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2201      	movs	r2, #1
 8002136:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	699b      	ldr	r3, [r3, #24]
 800213e:	f003 0303 	and.w	r3, r3, #3
 8002142:	2b00      	cmp	r3, #0
 8002144:	d003      	beq.n	800214e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	f000 f9b1 	bl	80024ae <HAL_TIM_IC_CaptureCallback>
 800214c:	e005      	b.n	800215a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f000 f9a4 	bl	800249c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002154:	6878      	ldr	r0, [r7, #4]
 8002156:	f000 f9b3 	bl	80024c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	691b      	ldr	r3, [r3, #16]
 8002166:	f003 0304 	and.w	r3, r3, #4
 800216a:	2b04      	cmp	r3, #4
 800216c:	d122      	bne.n	80021b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	68db      	ldr	r3, [r3, #12]
 8002174:	f003 0304 	and.w	r3, r3, #4
 8002178:	2b04      	cmp	r3, #4
 800217a:	d11b      	bne.n	80021b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f06f 0204 	mvn.w	r2, #4
 8002184:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2202      	movs	r2, #2
 800218a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	699b      	ldr	r3, [r3, #24]
 8002192:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002196:	2b00      	cmp	r3, #0
 8002198:	d003      	beq.n	80021a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f000 f987 	bl	80024ae <HAL_TIM_IC_CaptureCallback>
 80021a0:	e005      	b.n	80021ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f000 f97a 	bl	800249c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	f000 f989 	bl	80024c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2200      	movs	r2, #0
 80021b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	691b      	ldr	r3, [r3, #16]
 80021ba:	f003 0308 	and.w	r3, r3, #8
 80021be:	2b08      	cmp	r3, #8
 80021c0:	d122      	bne.n	8002208 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	f003 0308 	and.w	r3, r3, #8
 80021cc:	2b08      	cmp	r3, #8
 80021ce:	d11b      	bne.n	8002208 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f06f 0208 	mvn.w	r2, #8
 80021d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2204      	movs	r2, #4
 80021de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	69db      	ldr	r3, [r3, #28]
 80021e6:	f003 0303 	and.w	r3, r3, #3
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d003      	beq.n	80021f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021ee:	6878      	ldr	r0, [r7, #4]
 80021f0:	f000 f95d 	bl	80024ae <HAL_TIM_IC_CaptureCallback>
 80021f4:	e005      	b.n	8002202 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f000 f950 	bl	800249c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021fc:	6878      	ldr	r0, [r7, #4]
 80021fe:	f000 f95f 	bl	80024c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2200      	movs	r2, #0
 8002206:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	691b      	ldr	r3, [r3, #16]
 800220e:	f003 0310 	and.w	r3, r3, #16
 8002212:	2b10      	cmp	r3, #16
 8002214:	d122      	bne.n	800225c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	68db      	ldr	r3, [r3, #12]
 800221c:	f003 0310 	and.w	r3, r3, #16
 8002220:	2b10      	cmp	r3, #16
 8002222:	d11b      	bne.n	800225c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f06f 0210 	mvn.w	r2, #16
 800222c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2208      	movs	r2, #8
 8002232:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	69db      	ldr	r3, [r3, #28]
 800223a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800223e:	2b00      	cmp	r3, #0
 8002240:	d003      	beq.n	800224a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f000 f933 	bl	80024ae <HAL_TIM_IC_CaptureCallback>
 8002248:	e005      	b.n	8002256 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	f000 f926 	bl	800249c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002250:	6878      	ldr	r0, [r7, #4]
 8002252:	f000 f935 	bl	80024c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2200      	movs	r2, #0
 800225a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	691b      	ldr	r3, [r3, #16]
 8002262:	f003 0301 	and.w	r3, r3, #1
 8002266:	2b01      	cmp	r3, #1
 8002268:	d10e      	bne.n	8002288 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	f003 0301 	and.w	r3, r3, #1
 8002274:	2b01      	cmp	r3, #1
 8002276:	d107      	bne.n	8002288 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f06f 0201 	mvn.w	r2, #1
 8002280:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f7fe ff50 	bl	8001128 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	691b      	ldr	r3, [r3, #16]
 800228e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002292:	2b80      	cmp	r3, #128	; 0x80
 8002294:	d10e      	bne.n	80022b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022a0:	2b80      	cmp	r3, #128	; 0x80
 80022a2:	d107      	bne.n	80022b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80022ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f000 fa67 	bl	8002782 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	691b      	ldr	r3, [r3, #16]
 80022ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022be:	2b40      	cmp	r3, #64	; 0x40
 80022c0:	d10e      	bne.n	80022e0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022cc:	2b40      	cmp	r3, #64	; 0x40
 80022ce:	d107      	bne.n	80022e0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80022d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	f000 f8f9 	bl	80024d2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	691b      	ldr	r3, [r3, #16]
 80022e6:	f003 0320 	and.w	r3, r3, #32
 80022ea:	2b20      	cmp	r3, #32
 80022ec:	d10e      	bne.n	800230c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	f003 0320 	and.w	r3, r3, #32
 80022f8:	2b20      	cmp	r3, #32
 80022fa:	d107      	bne.n	800230c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f06f 0220 	mvn.w	r2, #32
 8002304:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f000 fa32 	bl	8002770 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800230c:	bf00      	nop
 800230e:	3708      	adds	r7, #8
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}

08002314 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
 800231c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002324:	2b01      	cmp	r3, #1
 8002326:	d101      	bne.n	800232c <HAL_TIM_ConfigClockSource+0x18>
 8002328:	2302      	movs	r3, #2
 800232a:	e0b3      	b.n	8002494 <HAL_TIM_ConfigClockSource+0x180>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2201      	movs	r2, #1
 8002330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2202      	movs	r2, #2
 8002338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800234a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002352:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	68fa      	ldr	r2, [r7, #12]
 800235a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002364:	d03e      	beq.n	80023e4 <HAL_TIM_ConfigClockSource+0xd0>
 8002366:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800236a:	f200 8087 	bhi.w	800247c <HAL_TIM_ConfigClockSource+0x168>
 800236e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002372:	f000 8085 	beq.w	8002480 <HAL_TIM_ConfigClockSource+0x16c>
 8002376:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800237a:	d87f      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x168>
 800237c:	2b70      	cmp	r3, #112	; 0x70
 800237e:	d01a      	beq.n	80023b6 <HAL_TIM_ConfigClockSource+0xa2>
 8002380:	2b70      	cmp	r3, #112	; 0x70
 8002382:	d87b      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x168>
 8002384:	2b60      	cmp	r3, #96	; 0x60
 8002386:	d050      	beq.n	800242a <HAL_TIM_ConfigClockSource+0x116>
 8002388:	2b60      	cmp	r3, #96	; 0x60
 800238a:	d877      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x168>
 800238c:	2b50      	cmp	r3, #80	; 0x50
 800238e:	d03c      	beq.n	800240a <HAL_TIM_ConfigClockSource+0xf6>
 8002390:	2b50      	cmp	r3, #80	; 0x50
 8002392:	d873      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x168>
 8002394:	2b40      	cmp	r3, #64	; 0x40
 8002396:	d058      	beq.n	800244a <HAL_TIM_ConfigClockSource+0x136>
 8002398:	2b40      	cmp	r3, #64	; 0x40
 800239a:	d86f      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x168>
 800239c:	2b30      	cmp	r3, #48	; 0x30
 800239e:	d064      	beq.n	800246a <HAL_TIM_ConfigClockSource+0x156>
 80023a0:	2b30      	cmp	r3, #48	; 0x30
 80023a2:	d86b      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x168>
 80023a4:	2b20      	cmp	r3, #32
 80023a6:	d060      	beq.n	800246a <HAL_TIM_ConfigClockSource+0x156>
 80023a8:	2b20      	cmp	r3, #32
 80023aa:	d867      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x168>
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d05c      	beq.n	800246a <HAL_TIM_ConfigClockSource+0x156>
 80023b0:	2b10      	cmp	r3, #16
 80023b2:	d05a      	beq.n	800246a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80023b4:	e062      	b.n	800247c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6818      	ldr	r0, [r3, #0]
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	6899      	ldr	r1, [r3, #8]
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	685a      	ldr	r2, [r3, #4]
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	f000 f95c 	bl	8002682 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80023d8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	68fa      	ldr	r2, [r7, #12]
 80023e0:	609a      	str	r2, [r3, #8]
      break;
 80023e2:	e04e      	b.n	8002482 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6818      	ldr	r0, [r3, #0]
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	6899      	ldr	r1, [r3, #8]
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	685a      	ldr	r2, [r3, #4]
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	f000 f945 	bl	8002682 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	689a      	ldr	r2, [r3, #8]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002406:	609a      	str	r2, [r3, #8]
      break;
 8002408:	e03b      	b.n	8002482 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6818      	ldr	r0, [r3, #0]
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	6859      	ldr	r1, [r3, #4]
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	68db      	ldr	r3, [r3, #12]
 8002416:	461a      	mov	r2, r3
 8002418:	f000 f8bc 	bl	8002594 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	2150      	movs	r1, #80	; 0x50
 8002422:	4618      	mov	r0, r3
 8002424:	f000 f913 	bl	800264e <TIM_ITRx_SetConfig>
      break;
 8002428:	e02b      	b.n	8002482 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6818      	ldr	r0, [r3, #0]
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	6859      	ldr	r1, [r3, #4]
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	68db      	ldr	r3, [r3, #12]
 8002436:	461a      	mov	r2, r3
 8002438:	f000 f8da 	bl	80025f0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2160      	movs	r1, #96	; 0x60
 8002442:	4618      	mov	r0, r3
 8002444:	f000 f903 	bl	800264e <TIM_ITRx_SetConfig>
      break;
 8002448:	e01b      	b.n	8002482 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6818      	ldr	r0, [r3, #0]
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	6859      	ldr	r1, [r3, #4]
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	68db      	ldr	r3, [r3, #12]
 8002456:	461a      	mov	r2, r3
 8002458:	f000 f89c 	bl	8002594 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2140      	movs	r1, #64	; 0x40
 8002462:	4618      	mov	r0, r3
 8002464:	f000 f8f3 	bl	800264e <TIM_ITRx_SetConfig>
      break;
 8002468:	e00b      	b.n	8002482 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4619      	mov	r1, r3
 8002474:	4610      	mov	r0, r2
 8002476:	f000 f8ea 	bl	800264e <TIM_ITRx_SetConfig>
        break;
 800247a:	e002      	b.n	8002482 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800247c:	bf00      	nop
 800247e:	e000      	b.n	8002482 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002480:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2201      	movs	r2, #1
 8002486:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2200      	movs	r2, #0
 800248e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002492:	2300      	movs	r3, #0
}
 8002494:	4618      	mov	r0, r3
 8002496:	3710      	adds	r7, #16
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}

0800249c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80024a4:	bf00      	nop
 80024a6:	370c      	adds	r7, #12
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bc80      	pop	{r7}
 80024ac:	4770      	bx	lr

080024ae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80024ae:	b480      	push	{r7}
 80024b0:	b083      	sub	sp, #12
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80024b6:	bf00      	nop
 80024b8:	370c      	adds	r7, #12
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bc80      	pop	{r7}
 80024be:	4770      	bx	lr

080024c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80024c8:	bf00      	nop
 80024ca:	370c      	adds	r7, #12
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bc80      	pop	{r7}
 80024d0:	4770      	bx	lr

080024d2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80024d2:	b480      	push	{r7}
 80024d4:	b083      	sub	sp, #12
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80024da:	bf00      	nop
 80024dc:	370c      	adds	r7, #12
 80024de:	46bd      	mov	sp, r7
 80024e0:	bc80      	pop	{r7}
 80024e2:	4770      	bx	lr

080024e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b085      	sub	sp, #20
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	4a25      	ldr	r2, [pc, #148]	; (800258c <TIM_Base_SetConfig+0xa8>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d007      	beq.n	800250c <TIM_Base_SetConfig+0x28>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002502:	d003      	beq.n	800250c <TIM_Base_SetConfig+0x28>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	4a22      	ldr	r2, [pc, #136]	; (8002590 <TIM_Base_SetConfig+0xac>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d108      	bne.n	800251e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002512:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	68fa      	ldr	r2, [r7, #12]
 800251a:	4313      	orrs	r3, r2
 800251c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4a1a      	ldr	r2, [pc, #104]	; (800258c <TIM_Base_SetConfig+0xa8>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d007      	beq.n	8002536 <TIM_Base_SetConfig+0x52>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800252c:	d003      	beq.n	8002536 <TIM_Base_SetConfig+0x52>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4a17      	ldr	r2, [pc, #92]	; (8002590 <TIM_Base_SetConfig+0xac>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d108      	bne.n	8002548 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800253c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	68fa      	ldr	r2, [r7, #12]
 8002544:	4313      	orrs	r3, r2
 8002546:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	695b      	ldr	r3, [r3, #20]
 8002552:	4313      	orrs	r3, r2
 8002554:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	68fa      	ldr	r2, [r7, #12]
 800255a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	689a      	ldr	r2, [r3, #8]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	4a07      	ldr	r2, [pc, #28]	; (800258c <TIM_Base_SetConfig+0xa8>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d103      	bne.n	800257c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	691a      	ldr	r2, [r3, #16]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2201      	movs	r2, #1
 8002580:	615a      	str	r2, [r3, #20]
}
 8002582:	bf00      	nop
 8002584:	3714      	adds	r7, #20
 8002586:	46bd      	mov	sp, r7
 8002588:	bc80      	pop	{r7}
 800258a:	4770      	bx	lr
 800258c:	40012c00 	.word	0x40012c00
 8002590:	40000400 	.word	0x40000400

08002594 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002594:	b480      	push	{r7}
 8002596:	b087      	sub	sp, #28
 8002598:	af00      	add	r7, sp, #0
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	60b9      	str	r1, [r7, #8]
 800259e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	6a1b      	ldr	r3, [r3, #32]
 80025a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	6a1b      	ldr	r3, [r3, #32]
 80025aa:	f023 0201 	bic.w	r2, r3, #1
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	699b      	ldr	r3, [r3, #24]
 80025b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80025be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	011b      	lsls	r3, r3, #4
 80025c4:	693a      	ldr	r2, [r7, #16]
 80025c6:	4313      	orrs	r3, r2
 80025c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	f023 030a 	bic.w	r3, r3, #10
 80025d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80025d2:	697a      	ldr	r2, [r7, #20]
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	4313      	orrs	r3, r2
 80025d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	693a      	ldr	r2, [r7, #16]
 80025de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	697a      	ldr	r2, [r7, #20]
 80025e4:	621a      	str	r2, [r3, #32]
}
 80025e6:	bf00      	nop
 80025e8:	371c      	adds	r7, #28
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bc80      	pop	{r7}
 80025ee:	4770      	bx	lr

080025f0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b087      	sub	sp, #28
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	60f8      	str	r0, [r7, #12]
 80025f8:	60b9      	str	r1, [r7, #8]
 80025fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	6a1b      	ldr	r3, [r3, #32]
 8002600:	f023 0210 	bic.w	r2, r3, #16
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	699b      	ldr	r3, [r3, #24]
 800260c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6a1b      	ldr	r3, [r3, #32]
 8002612:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800261a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	031b      	lsls	r3, r3, #12
 8002620:	697a      	ldr	r2, [r7, #20]
 8002622:	4313      	orrs	r3, r2
 8002624:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800262c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	011b      	lsls	r3, r3, #4
 8002632:	693a      	ldr	r2, [r7, #16]
 8002634:	4313      	orrs	r3, r2
 8002636:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	697a      	ldr	r2, [r7, #20]
 800263c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	693a      	ldr	r2, [r7, #16]
 8002642:	621a      	str	r2, [r3, #32]
}
 8002644:	bf00      	nop
 8002646:	371c      	adds	r7, #28
 8002648:	46bd      	mov	sp, r7
 800264a:	bc80      	pop	{r7}
 800264c:	4770      	bx	lr

0800264e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800264e:	b480      	push	{r7}
 8002650:	b085      	sub	sp, #20
 8002652:	af00      	add	r7, sp, #0
 8002654:	6078      	str	r0, [r7, #4]
 8002656:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002664:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002666:	683a      	ldr	r2, [r7, #0]
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	4313      	orrs	r3, r2
 800266c:	f043 0307 	orr.w	r3, r3, #7
 8002670:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	68fa      	ldr	r2, [r7, #12]
 8002676:	609a      	str	r2, [r3, #8]
}
 8002678:	bf00      	nop
 800267a:	3714      	adds	r7, #20
 800267c:	46bd      	mov	sp, r7
 800267e:	bc80      	pop	{r7}
 8002680:	4770      	bx	lr

08002682 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002682:	b480      	push	{r7}
 8002684:	b087      	sub	sp, #28
 8002686:	af00      	add	r7, sp, #0
 8002688:	60f8      	str	r0, [r7, #12]
 800268a:	60b9      	str	r1, [r7, #8]
 800268c:	607a      	str	r2, [r7, #4]
 800268e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800269c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	021a      	lsls	r2, r3, #8
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	431a      	orrs	r2, r3
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	697a      	ldr	r2, [r7, #20]
 80026ac:	4313      	orrs	r3, r2
 80026ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	697a      	ldr	r2, [r7, #20]
 80026b4:	609a      	str	r2, [r3, #8]
}
 80026b6:	bf00      	nop
 80026b8:	371c      	adds	r7, #28
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bc80      	pop	{r7}
 80026be:	4770      	bx	lr

080026c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b085      	sub	sp, #20
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d101      	bne.n	80026d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80026d4:	2302      	movs	r3, #2
 80026d6:	e041      	b.n	800275c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2201      	movs	r2, #1
 80026dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2202      	movs	r2, #2
 80026e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	68fa      	ldr	r2, [r7, #12]
 8002706:	4313      	orrs	r3, r2
 8002708:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	68fa      	ldr	r2, [r7, #12]
 8002710:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a14      	ldr	r2, [pc, #80]	; (8002768 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d009      	beq.n	8002730 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002724:	d004      	beq.n	8002730 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a10      	ldr	r2, [pc, #64]	; (800276c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d10c      	bne.n	800274a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002730:	68bb      	ldr	r3, [r7, #8]
 8002732:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002736:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	68ba      	ldr	r2, [r7, #8]
 800273e:	4313      	orrs	r3, r2
 8002740:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	68ba      	ldr	r2, [r7, #8]
 8002748:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2201      	movs	r2, #1
 800274e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2200      	movs	r2, #0
 8002756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800275a:	2300      	movs	r3, #0
}
 800275c:	4618      	mov	r0, r3
 800275e:	3714      	adds	r7, #20
 8002760:	46bd      	mov	sp, r7
 8002762:	bc80      	pop	{r7}
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	40012c00 	.word	0x40012c00
 800276c:	40000400 	.word	0x40000400

08002770 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002770:	b480      	push	{r7}
 8002772:	b083      	sub	sp, #12
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002778:	bf00      	nop
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	bc80      	pop	{r7}
 8002780:	4770      	bx	lr

08002782 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002782:	b480      	push	{r7}
 8002784:	b083      	sub	sp, #12
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800278a:	bf00      	nop
 800278c:	370c      	adds	r7, #12
 800278e:	46bd      	mov	sp, r7
 8002790:	bc80      	pop	{r7}
 8002792:	4770      	bx	lr

08002794 <__libc_init_array>:
 8002794:	b570      	push	{r4, r5, r6, lr}
 8002796:	2600      	movs	r6, #0
 8002798:	4d0c      	ldr	r5, [pc, #48]	; (80027cc <__libc_init_array+0x38>)
 800279a:	4c0d      	ldr	r4, [pc, #52]	; (80027d0 <__libc_init_array+0x3c>)
 800279c:	1b64      	subs	r4, r4, r5
 800279e:	10a4      	asrs	r4, r4, #2
 80027a0:	42a6      	cmp	r6, r4
 80027a2:	d109      	bne.n	80027b8 <__libc_init_array+0x24>
 80027a4:	f000 f822 	bl	80027ec <_init>
 80027a8:	2600      	movs	r6, #0
 80027aa:	4d0a      	ldr	r5, [pc, #40]	; (80027d4 <__libc_init_array+0x40>)
 80027ac:	4c0a      	ldr	r4, [pc, #40]	; (80027d8 <__libc_init_array+0x44>)
 80027ae:	1b64      	subs	r4, r4, r5
 80027b0:	10a4      	asrs	r4, r4, #2
 80027b2:	42a6      	cmp	r6, r4
 80027b4:	d105      	bne.n	80027c2 <__libc_init_array+0x2e>
 80027b6:	bd70      	pop	{r4, r5, r6, pc}
 80027b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80027bc:	4798      	blx	r3
 80027be:	3601      	adds	r6, #1
 80027c0:	e7ee      	b.n	80027a0 <__libc_init_array+0xc>
 80027c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80027c6:	4798      	blx	r3
 80027c8:	3601      	adds	r6, #1
 80027ca:	e7f2      	b.n	80027b2 <__libc_init_array+0x1e>
 80027cc:	08002824 	.word	0x08002824
 80027d0:	08002824 	.word	0x08002824
 80027d4:	08002824 	.word	0x08002824
 80027d8:	08002828 	.word	0x08002828

080027dc <memset>:
 80027dc:	4603      	mov	r3, r0
 80027de:	4402      	add	r2, r0
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d100      	bne.n	80027e6 <memset+0xa>
 80027e4:	4770      	bx	lr
 80027e6:	f803 1b01 	strb.w	r1, [r3], #1
 80027ea:	e7f9      	b.n	80027e0 <memset+0x4>

080027ec <_init>:
 80027ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027ee:	bf00      	nop
 80027f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027f2:	bc08      	pop	{r3}
 80027f4:	469e      	mov	lr, r3
 80027f6:	4770      	bx	lr

080027f8 <_fini>:
 80027f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027fa:	bf00      	nop
 80027fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027fe:	bc08      	pop	{r3}
 8002800:	469e      	mov	lr, r3
 8002802:	4770      	bx	lr
