{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1771539059405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771539059405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 19 19:10:59 2026 " "Processing started: Thu Feb 19 19:10:59 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771539059405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539059405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off neorv32-teste-2 -c neorv32-teste-2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off neorv32-teste-2 -c neorv32-teste-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539059405 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1771539059604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1771539059604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_xbus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_xbus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_xbus-neorv32_xbus_rtl " "Found design unit 1: neorv32_xbus-neorv32_xbus_rtl" {  } { { "neorv32-main/rtl/core/neorv32_xbus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_xbus.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064967 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_xbus " "Found entity 1: neorv32_xbus" {  } { { "neorv32-main/rtl/core/neorv32_xbus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_xbus.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_wdt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_wdt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_wdt-neorv32_wdt_rtl " "Found design unit 1: neorv32_wdt-neorv32_wdt_rtl" {  } { { "neorv32-main/rtl/core/neorv32_wdt.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_wdt.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064968 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_wdt " "Found entity 1: neorv32_wdt" {  } { { "neorv32-main/rtl/core/neorv32_wdt.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_wdt.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_uart-neorv32_uart_rtl " "Found design unit 1: neorv32_uart-neorv32_uart_rtl" {  } { { "neorv32-main/rtl/core/neorv32_uart.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_uart.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064970 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_uart " "Found entity 1: neorv32_uart" {  } { { "neorv32-main/rtl/core/neorv32_uart.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_uart.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_twi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_twi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_twi-neorv32_twi_rtl " "Found design unit 1: neorv32_twi-neorv32_twi_rtl" {  } { { "neorv32-main/rtl/core/neorv32_twi.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_twi.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064971 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_twi " "Found entity 1: neorv32_twi" {  } { { "neorv32-main/rtl/core/neorv32_twi.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_twi.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_twd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_twd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_twd-neorv32_twd_rtl " "Found design unit 1: neorv32_twd-neorv32_twd_rtl" {  } { { "neorv32-main/rtl/core/neorv32_twd.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_twd.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064972 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_twd " "Found entity 1: neorv32_twd" {  } { { "neorv32-main/rtl/core/neorv32_twd.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_twd.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_trng.vhd 6 3 " "Found 6 design units, including 3 entities, in source file neorv32-main/rtl/core/neorv32_trng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_trng-neorv32_trng_rtl " "Found design unit 1: neorv32_trng-neorv32_trng_rtl" {  } { { "neorv32-main/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_trng.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064974 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neoTRNG-neoTRNG_rtl " "Found design unit 2: neoTRNG-neoTRNG_rtl" {  } { { "neorv32-main/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_trng.vhd" 239 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064974 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neoTRNG_cell-neoTRNG_cell_rtl " "Found design unit 3: neoTRNG_cell-neoTRNG_cell_rtl" {  } { { "neorv32-main/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_trng.vhd" 413 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064974 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_trng " "Found entity 1: neorv32_trng" {  } { { "neorv32-main/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_trng.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064974 ""} { "Info" "ISGN_ENTITY_NAME" "2 neoTRNG " "Found entity 2: neoTRNG" {  } { { "neorv32-main/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_trng.vhd" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064974 ""} { "Info" "ISGN_ENTITY_NAME" "3 neoTRNG_cell " "Found entity 3: neoTRNG_cell" {  } { { "neorv32-main/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_trng.vhd" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_tracer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_tracer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_tracer-neorv32_tracer_rtl " "Found design unit 1: neorv32_tracer-neorv32_tracer_rtl" {  } { { "neorv32-main/rtl/core/neorv32_tracer.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_tracer.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064975 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_tracer " "Found entity 1: neorv32_tracer" {  } { { "neorv32-main/rtl/core/neorv32_tracer.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_tracer.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_top-neorv32_top_rtl " "Found design unit 1: neorv32_top-neorv32_top_rtl" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 251 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064977 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_top " "Found entity 1: neorv32_top" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_sysinfo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_sysinfo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sysinfo-neorv32_sysinfo_rtl " "Found design unit 1: neorv32_sysinfo-neorv32_sysinfo_rtl" {  } { { "neorv32-main/rtl/core/neorv32_sysinfo.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sysinfo.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064978 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_sysinfo " "Found entity 1: neorv32_sysinfo" {  } { { "neorv32-main/rtl/core/neorv32_sysinfo.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sysinfo.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_sys.vhd 4 2 " "Found 4 design units, including 2 entities, in source file neorv32-main/rtl/core/neorv32_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sys_reset-neorv32_sys_reset_rtl " "Found design unit 1: neorv32_sys_reset-neorv32_sys_reset_rtl" {  } { { "neorv32-main/rtl/core/neorv32_sys.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sys.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064979 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_sys_clock-neorv32_sys_clock_rtl " "Found design unit 2: neorv32_sys_clock-neorv32_sys_clock_rtl" {  } { { "neorv32-main/rtl/core/neorv32_sys.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sys.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064979 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_sys_reset " "Found entity 1: neorv32_sys_reset" {  } { { "neorv32-main/rtl/core/neorv32_sys.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sys.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064979 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_sys_clock " "Found entity 2: neorv32_sys_clock" {  } { { "neorv32-main/rtl/core/neorv32_sys.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sys.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_spi-neorv32_spi_rtl " "Found design unit 1: neorv32_spi-neorv32_spi_rtl" {  } { { "neorv32-main/rtl/core/neorv32_spi.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_spi.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064981 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_spi " "Found entity 1: neorv32_spi" {  } { { "neorv32-main/rtl/core/neorv32_spi.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_spi.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_slink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_slink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_slink-neorv32_slink_rtl " "Found design unit 1: neorv32_slink-neorv32_slink_rtl" {  } { { "neorv32-main/rtl/core/neorv32_slink.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_slink.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064982 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_slink " "Found entity 1: neorv32_slink" {  } { { "neorv32-main/rtl/core/neorv32_slink.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_slink.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_sdi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_sdi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sdi-neorv32_sdi_rtl " "Found design unit 1: neorv32_sdi-neorv32_sdi_rtl" {  } { { "neorv32-main/rtl/core/neorv32_sdi.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sdi.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064983 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_sdi " "Found entity 1: neorv32_sdi" {  } { { "neorv32-main/rtl/core/neorv32_sdi.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sdi.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_pwm.vhd 4 2 " "Found 4 design units, including 2 entities, in source file neorv32-main/rtl/core/neorv32_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_pwm-neorv32_pwm_rtl " "Found design unit 1: neorv32_pwm-neorv32_pwm_rtl" {  } { { "neorv32-main/rtl/core/neorv32_pwm.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_pwm.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064984 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_pwm_channel-neorv32_pwm_channel_rtl " "Found design unit 2: neorv32_pwm_channel-neorv32_pwm_channel_rtl" {  } { { "neorv32-main/rtl/core/neorv32_pwm.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_pwm.vhd" 208 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064984 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_pwm " "Found entity 1: neorv32_pwm" {  } { { "neorv32-main/rtl/core/neorv32_pwm.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_pwm.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064984 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_pwm_channel " "Found entity 2: neorv32_pwm_channel" {  } { { "neorv32-main/rtl/core/neorv32_pwm.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_pwm.vhd" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_prim.vhd 8 4 " "Found 8 design units, including 4 entities, in source file neorv32-main/rtl/core/neorv32_prim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_prim_fifo-neorv32_prim_fifo_rtl " "Found design unit 1: neorv32_prim_fifo-neorv32_prim_fifo_rtl" {  } { { "neorv32-main/rtl/core/neorv32_prim.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_prim.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_prim_spram-neorv32_prim_spram_rtl " "Found design unit 2: neorv32_prim_spram-neorv32_prim_spram_rtl" {  } { { "neorv32-main/rtl/core/neorv32_prim.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_prim.vhd" 186 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_prim_mul-neorv32_prim_mul_rtl " "Found design unit 3: neorv32_prim_mul-neorv32_prim_mul_rtl" {  } { { "neorv32-main/rtl/core/neorv32_prim.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_prim.vhd" 277 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 neorv32_prim_cnt-neorv32_prim_cnt_rtl " "Found design unit 4: neorv32_prim_cnt-neorv32_prim_cnt_rtl" {  } { { "neorv32-main/rtl/core/neorv32_prim.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_prim.vhd" 349 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064985 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_prim_fifo " "Found entity 1: neorv32_prim_fifo" {  } { { "neorv32-main/rtl/core/neorv32_prim.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_prim.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064985 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_prim_spram " "Found entity 2: neorv32_prim_spram" {  } { { "neorv32-main/rtl/core/neorv32_prim.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_prim.vhd" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064985 ""} { "Info" "ISGN_ENTITY_NAME" "3 neorv32_prim_mul " "Found entity 3: neorv32_prim_mul" {  } { { "neorv32-main/rtl/core/neorv32_prim.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_prim.vhd" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064985 ""} { "Info" "ISGN_ENTITY_NAME" "4 neorv32_prim_cnt " "Found entity 4: neorv32_prim_cnt" {  } { { "neorv32-main/rtl/core/neorv32_prim.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_prim.vhd" 332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file neorv32-main/rtl/core/neorv32_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_package " "Found design unit 1: neorv32_package" {  } { { "neorv32-main/rtl/core/neorv32_package.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_package.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064988 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_package-body " "Found design unit 2: neorv32_package-body" {  } { { "neorv32-main/rtl/core/neorv32_package.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_package.vhd" 1023 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_onewire.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_onewire.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_onewire-neorv32_onewire_rtl " "Found design unit 1: neorv32_onewire-neorv32_onewire_rtl" {  } { { "neorv32-main/rtl/core/neorv32_onewire.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_onewire.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064989 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_onewire " "Found entity 1: neorv32_onewire" {  } { { "neorv32-main/rtl/core/neorv32_onewire.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_onewire.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_neoled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_neoled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_neoled-neorv32_neoled_rtl " "Found design unit 1: neorv32_neoled-neorv32_neoled_rtl" {  } { { "neorv32-main/rtl/core/neorv32_neoled.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_neoled.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064990 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_neoled " "Found entity 1: neorv32_neoled" {  } { { "neorv32-main/rtl/core/neorv32_neoled.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_neoled.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_imem_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_imem_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_imem_rom-neorv32_imem_rom_rtl " "Found design unit 1: neorv32_imem_rom-neorv32_imem_rom_rtl" {  } { { "neorv32-main/rtl/core/neorv32_imem_rom.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem_rom.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064991 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_imem_rom " "Found entity 1: neorv32_imem_rom" {  } { { "neorv32-main/rtl/core/neorv32_imem_rom.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem_rom.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_imem_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_imem_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_imem_ram-neorv32_imem_ram_rtl " "Found design unit 1: neorv32_imem_ram-neorv32_imem_ram_rtl" {  } { { "neorv32-main/rtl/core/neorv32_imem_ram.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem_ram.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064992 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_imem_ram " "Found entity 1: neorv32_imem_ram" {  } { { "neorv32-main/rtl/core/neorv32_imem_ram.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem_ram.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_imem_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file neorv32-main/rtl/core/neorv32_imem_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_imem_image " "Found design unit 1: neorv32_imem_image" {  } { { "neorv32-main/rtl/core/neorv32_imem_image.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem_image.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_imem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_imem-neorv32_imem_rtl " "Found design unit 1: neorv32_imem-neorv32_imem_rtl" {  } { { "neorv32-main/rtl/core/neorv32_imem.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064994 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_imem " "Found entity 1: neorv32_imem" {  } { { "neorv32-main/rtl/core/neorv32_imem.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_gptmr.vhd 4 2 " "Found 4 design units, including 2 entities, in source file neorv32-main/rtl/core/neorv32_gptmr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gptmr-neorv32_gptmr_rtl " "Found design unit 1: neorv32_gptmr-neorv32_gptmr_rtl" {  } { { "neorv32-main/rtl/core/neorv32_gptmr.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_gptmr.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064996 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_gptmr_slice-neorv32_gptmr_slice_rtl " "Found design unit 2: neorv32_gptmr_slice-neorv32_gptmr_slice_rtl" {  } { { "neorv32-main/rtl/core/neorv32_gptmr.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_gptmr.vhd" 230 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064996 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gptmr " "Found entity 1: neorv32_gptmr" {  } { { "neorv32-main/rtl/core/neorv32_gptmr.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_gptmr.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064996 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_gptmr_slice " "Found entity 2: neorv32_gptmr_slice" {  } { { "neorv32-main/rtl/core/neorv32_gptmr.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_gptmr.vhd" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gpio-neorv32_gpio_rtl " "Found design unit 1: neorv32_gpio-neorv32_gpio_rtl" {  } { { "neorv32-main/rtl/core/neorv32_gpio.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_gpio.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064997 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gpio " "Found entity 1: neorv32_gpio" {  } { { "neorv32-main/rtl/core/neorv32_gpio.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_gpio.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_dmem_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_dmem_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_dmem_ram-neorv32_dmem_ram_rtl " "Found design unit 1: neorv32_dmem_ram-neorv32_dmem_ram_rtl" {  } { { "neorv32-main/rtl/core/neorv32_dmem_ram.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dmem_ram.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064997 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_dmem_ram " "Found entity 1: neorv32_dmem_ram" {  } { { "neorv32-main/rtl/core/neorv32_dmem_ram.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dmem_ram.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_dmem-neorv32_dmem_rtl " "Found design unit 1: neorv32_dmem-neorv32_dmem_rtl" {  } { { "neorv32-main/rtl/core/neorv32_dmem.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dmem.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064998 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_dmem " "Found entity 1: neorv32_dmem" {  } { { "neorv32-main/rtl/core/neorv32_dmem.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dmem.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539064998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539064998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_dma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_dma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_dma-neorv32_dma_rtl " "Found design unit 1: neorv32_dma-neorv32_dma_rtl" {  } { { "neorv32-main/rtl/core/neorv32_dma.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dma.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065000 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_dma " "Found entity 1: neorv32_dma" {  } { { "neorv32-main/rtl/core/neorv32_dma.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dma.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_debug_dtm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_debug_dtm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dtm-neorv32_debug_dtm_rtl " "Found design unit 1: neorv32_debug_dtm-neorv32_debug_dtm_rtl" {  } { { "neorv32-main/rtl/core/neorv32_debug_dtm.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_debug_dtm.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065001 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dtm " "Found entity 1: neorv32_debug_dtm" {  } { { "neorv32-main/rtl/core/neorv32_debug_dtm.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_debug_dtm.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_debug_dm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_debug_dm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dm-neorv32_debug_dm_rtl " "Found design unit 1: neorv32_debug_dm-neorv32_debug_dm_rtl" {  } { { "neorv32-main/rtl/core/neorv32_debug_dm.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_debug_dm.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065002 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dm " "Found entity 1: neorv32_debug_dm" {  } { { "neorv32-main/rtl/core/neorv32_debug_dm.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_debug_dm.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_debug_auth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_debug_auth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_auth-neorv32_debug_auth_rtl " "Found design unit 1: neorv32_debug_auth-neorv32_debug_auth_rtl" {  } { { "neorv32-main/rtl/core/neorv32_debug_auth.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_debug_auth.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065003 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_auth " "Found entity 1: neorv32_debug_auth" {  } { { "neorv32-main/rtl/core/neorv32_debug_auth.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_debug_auth.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_trace.vhd 4 2 " "Found 4 design units, including 2 entities, in source file neorv32-main/rtl/core/neorv32_cpu_trace.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_trace-neorv32_cpu_trace_rtl " "Found design unit 1: neorv32_cpu_trace-neorv32_cpu_trace_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_trace.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_trace.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065004 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_cpu_trace_simlog-neorv32_cpu_trace_simlog_rtl " "Found design unit 2: neorv32_cpu_trace_simlog-neorv32_cpu_trace_simlog_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_trace.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_trace.vhd" 193 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065004 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_trace " "Found entity 1: neorv32_cpu_trace" {  } { { "neorv32-main/rtl/core/neorv32_cpu_trace.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_trace.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065004 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_cpu_trace_simlog " "Found entity 2: neorv32_cpu_trace_simlog" {  } { { "neorv32-main/rtl/core/neorv32_cpu_trace.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_trace.vhd" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_regfile-neorv32_cpu_regfile_rtl " "Found design unit 1: neorv32_cpu_regfile-neorv32_cpu_regfile_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065006 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_regfile " "Found entity 1: neorv32_cpu_regfile" {  } { { "neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_pmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_pmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_pmp-neorv32_cpu_pmp_rtl " "Found design unit 1: neorv32_cpu_pmp-neorv32_cpu_pmp_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_pmp.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065007 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_pmp " "Found entity 1: neorv32_cpu_pmp" {  } { { "neorv32-main/rtl/core/neorv32_cpu_pmp.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_lsu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_lsu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_lsu-neorv32_cpu_lsu_rtl " "Found design unit 1: neorv32_cpu_lsu-neorv32_cpu_lsu_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_lsu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065008 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_lsu " "Found entity 1: neorv32_cpu_lsu" {  } { { "neorv32-main/rtl/core/neorv32_cpu_lsu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_hwtrig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_hwtrig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_hwtrig-neorv32_cpu_hwtrig_rtl " "Found design unit 1: neorv32_cpu_hwtrig-neorv32_cpu_hwtrig_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_hwtrig.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_hwtrig.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065009 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_hwtrig " "Found entity 1: neorv32_cpu_hwtrig" {  } { { "neorv32-main/rtl/core/neorv32_cpu_hwtrig.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_hwtrig.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd 4 2 " "Found 4 design units, including 2 entities, in source file neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_frontend-neorv32_cpu_frontend_rtl " "Found design unit 1: neorv32_cpu_frontend-neorv32_cpu_frontend_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065011 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_cpu_frontend_ipb-neorv32_cpu_frontend_ipb_rtl " "Found design unit 2: neorv32_cpu_frontend_ipb-neorv32_cpu_frontend_ipb_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 347 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065011 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_frontend " "Found entity 1: neorv32_cpu_frontend" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065011 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_cpu_frontend_ipb " "Found entity 2: neorv32_cpu_frontend_ipb" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl " "Found design unit 1: neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065012 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_decompressor " "Found entity 1: neorv32_cpu_decompressor" {  } { { "neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_counters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_counters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_counters-neorv32_cpu_counters_rtl " "Found design unit 1: neorv32_cpu_counters-neorv32_cpu_counters_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_counters.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_counters.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065013 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_counters " "Found entity 1: neorv32_cpu_counters" {  } { { "neorv32-main/rtl/core/neorv32_cpu_counters.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_counters.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_control-neorv32_cpu_control_rtl " "Found design unit 1: neorv32_cpu_control-neorv32_cpu_control_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065016 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_control " "Found entity 1: neorv32_cpu_control" {  } { { "neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_alu_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_alu_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu_shifter-neorv32_cpu_alu_shifter_rtl " "Found design unit 1: neorv32_cpu_alu_shifter-neorv32_cpu_alu_shifter_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_shifter.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_shifter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065017 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu_shifter " "Found entity 1: neorv32_cpu_alu_shifter" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_shifter.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_shifter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_alu_muldiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_alu_muldiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu_muldiv-neorv32_cpu_alu_muldiv_rtl " "Found design unit 1: neorv32_cpu_alu_muldiv-neorv32_cpu_alu_muldiv_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_muldiv.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_muldiv.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065018 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu_muldiv " "Found entity 1: neorv32_cpu_alu_muldiv" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_muldiv.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_muldiv.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd 6 3 " "Found 6 design units, including 3 entities, in source file neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu_fpu-neorv32_cpu_alu_fpu_rtl " "Found design unit 1: neorv32_cpu_alu_fpu-neorv32_cpu_alu_fpu_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_cpu_alu_fpu_normalizer-neorv32_cpu_alu_fpu_normalizer_rtl " "Found design unit 2: neorv32_cpu_alu_fpu_normalizer-neorv32_cpu_alu_fpu_normalizer_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" 1547 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_cpu_alu_fpu_f2i-neorv32_cpu_alu_fpu_f2i_rtl " "Found design unit 3: neorv32_cpu_alu_fpu_f2i-neorv32_cpu_alu_fpu_f2i_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" 1980 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065021 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu_fpu " "Found entity 1: neorv32_cpu_alu_fpu" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065021 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_cpu_alu_fpu_normalizer " "Found entity 2: neorv32_cpu_alu_fpu_normalizer" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" 1521 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065021 ""} { "Info" "ISGN_ENTITY_NAME" "3 neorv32_cpu_alu_fpu_f2i " "Found entity 3: neorv32_cpu_alu_fpu_f2i" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" 1956 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_alu_crypto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_alu_crypto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu_crypto-neorv32_cpu_alu_crypto_rtl " "Found design unit 1: neorv32_cpu_alu_crypto-neorv32_cpu_alu_crypto_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_crypto.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_crypto.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065023 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu_crypto " "Found entity 1: neorv32_cpu_alu_crypto" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_crypto.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_crypto.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_alu_cond.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_alu_cond.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu_cond-neorv32_cpu_alu_cond_rtl " "Found design unit 1: neorv32_cpu_alu_cond-neorv32_cpu_alu_cond_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_cond.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_cond.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065024 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu_cond " "Found entity 1: neorv32_cpu_alu_cond" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_cond.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_cond.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_alu_cfu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_alu_cfu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu_cfu-neorv32_cpu_alu_cfu_rtl " "Found design unit 1: neorv32_cpu_alu_cfu-neorv32_cpu_alu_cfu_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_cfu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_cfu.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065025 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu_cfu " "Found entity 1: neorv32_cpu_alu_cfu" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_cfu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_cfu.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_alu_bitmanip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_alu_bitmanip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu_bitmanip-neorv32_cpu_alu_bitmanip_rtl " "Found design unit 1: neorv32_cpu_alu_bitmanip-neorv32_cpu_alu_bitmanip_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_bitmanip.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_bitmanip.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065026 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu_bitmanip " "Found entity 1: neorv32_cpu_alu_bitmanip" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_bitmanip.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_bitmanip.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu-neorv32_cpu_alu_rtl " "Found design unit 1: neorv32_cpu_alu-neorv32_cpu_alu_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065028 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu " "Found entity 1: neorv32_cpu_alu" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu-neorv32_cpu_rtl " "Found design unit 1: neorv32_cpu-neorv32_cpu_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065029 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu " "Found entity 1: neorv32_cpu" {  } { { "neorv32-main/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_clint.vhd 4 2 " "Found 4 design units, including 2 entities, in source file neorv32-main/rtl/core/neorv32_clint.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_clint-neorv32_clint_rtl " "Found design unit 1: neorv32_clint-neorv32_clint_rtl" {  } { { "neorv32-main/rtl/core/neorv32_clint.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_clint.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065030 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_clint_mtimecmp-neorv32_clint_mtimecmp_rtl " "Found design unit 2: neorv32_clint_mtimecmp-neorv32_clint_mtimecmp_rtl" {  } { { "neorv32-main/rtl/core/neorv32_clint.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_clint.vhd" 231 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065030 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_clint " "Found entity 1: neorv32_clint" {  } { { "neorv32-main/rtl/core/neorv32_clint.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_clint.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065030 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_clint_mtimecmp " "Found entity 2: neorv32_clint_mtimecmp" {  } { { "neorv32-main/rtl/core/neorv32_clint.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_clint.vhd" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cfs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cfs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cfs-neorv32_cfs_rtl " "Found design unit 1: neorv32_cfs-neorv32_cfs_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cfs.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065031 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cfs " "Found entity 1: neorv32_cfs" {  } { { "neorv32-main/rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cfs.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cache_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cache_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cache_ram-neorv32_cache_ram_rtl " "Found design unit 1: neorv32_cache_ram-neorv32_cache_ram_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cache_ram.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cache_ram.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065032 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cache_ram " "Found entity 1: neorv32_cache_ram" {  } { { "neorv32-main/rtl/core/neorv32_cache_ram.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cache_ram.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cache-neorv32_cache_rtl " "Found design unit 1: neorv32_cache-neorv32_cache_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cache.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065033 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cache " "Found entity 1: neorv32_cache" {  } { { "neorv32-main/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cache.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_bus.vhd 12 6 " "Found 12 design units, including 6 entities, in source file neorv32-main/rtl/core/neorv32_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bus_switch-neorv32_bus_switch_rtl " "Found design unit 1: neorv32_bus_switch-neorv32_bus_switch_rtl" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065035 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_bus_reg-neorv32_bus_reg_rtl " "Found design unit 2: neorv32_bus_reg-neorv32_bus_reg_rtl" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 190 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065035 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_bus_gateway-neorv32_bus_gateway_rtl " "Found design unit 3: neorv32_bus_gateway-neorv32_bus_gateway_rtl" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 305 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065035 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 neorv32_bus_io_switch-neorv32_bus_io_switch_rtl " "Found design unit 4: neorv32_bus_io_switch-neorv32_bus_io_switch_rtl" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 549 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065035 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 neorv32_bus_amo_rmw-neorv32_bus_amo_rmw_rtl " "Found design unit 5: neorv32_bus_amo_rmw-neorv32_bus_amo_rmw_rtl" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 718 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065035 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 neorv32_bus_amo_rvs-neorv32_bus_amo_rvs_rtl " "Found design unit 6: neorv32_bus_amo_rvs-neorv32_bus_amo_rvs_rtl" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 872 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065035 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_bus_switch " "Found entity 1: neorv32_bus_switch" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065035 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_bus_reg " "Found entity 2: neorv32_bus_reg" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065035 ""} { "Info" "ISGN_ENTITY_NAME" "3 neorv32_bus_gateway " "Found entity 3: neorv32_bus_gateway" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 266 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065035 ""} { "Info" "ISGN_ENTITY_NAME" "4 neorv32_bus_io_switch " "Found entity 4: neorv32_bus_io_switch" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065035 ""} { "Info" "ISGN_ENTITY_NAME" "5 neorv32_bus_amo_rmw " "Found entity 5: neorv32_bus_amo_rmw" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065035 ""} { "Info" "ISGN_ENTITY_NAME" "6 neorv32_bus_amo_rvs " "Found entity 6: neorv32_bus_amo_rvs" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 858 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_bootrom_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_bootrom_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bootrom_rom-neorv32_bootrom_rom_rtl " "Found design unit 1: neorv32_bootrom_rom-neorv32_bootrom_rom_rtl" {  } { { "neorv32-main/rtl/core/neorv32_bootrom_rom.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bootrom_rom.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065036 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_bootrom_rom " "Found entity 1: neorv32_bootrom_rom" {  } { { "neorv32-main/rtl/core/neorv32_bootrom_rom.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bootrom_rom.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_bootrom_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file neorv32-main/rtl/core/neorv32_bootrom_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bootrom_image " "Found design unit 1: neorv32_bootrom_image" {  } { { "neorv32-main/rtl/core/neorv32_bootrom_image.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bootrom_image.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_bootrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_bootrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bootrom-neorv32_bootrom_rtl " "Found design unit 1: neorv32_bootrom-neorv32_bootrom_rtl" {  } { { "neorv32-main/rtl/core/neorv32_bootrom.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bootrom.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065038 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_bootrom " "Found entity 1: neorv32_bootrom" {  } { { "neorv32-main/rtl/core/neorv32_bootrom.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bootrom.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_neorv32.v 1 1 " "Found 1 design units, including 1 entities, in source file top_neorv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_neorv32 " "Found entity 1: top_neorv32" {  } { { "top_neorv32.v" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/top_neorv32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539065040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539065040 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_neorv32 " "Elaborating entity \"top_neorv32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1771539065204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_top neorv32_top:neorv32_top_inst " "Elaborating entity \"neorv32_top\" for hierarchy \"neorv32_top:neorv32_top_inst\"" {  } { { "top_neorv32.v" "neorv32_top_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/top_neorv32.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065229 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rstn_ext neorv32_top.vhd(283) " "Verilog HDL or VHDL warning at neorv32_top.vhd(283): object \"rstn_ext\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539065238 "|top_neorv32|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmi_req neorv32_top.vhd(289) " "Verilog HDL or VHDL warning at neorv32_top.vhd(289): object \"dmi_req\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539065238 "|top_neorv32|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmi_rsp neorv32_top.vhd(290) " "Verilog HDL or VHDL warning at neorv32_top.vhd(290): object \"dmi_rsp\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539065238 "|top_neorv32|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dma_req neorv32_top.vhd(307) " "Verilog HDL or VHDL warning at neorv32_top.vhd(307): object \"dma_req\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539065238 "|top_neorv32|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dma_rsp neorv32_top.vhd(308) " "Verilog HDL or VHDL warning at neorv32_top.vhd(308): object \"dma_rsp\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539065238 "|top_neorv32|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] The NEORV32 RISC-V Processor (v01.12.08.00), github.com/stnolting/neorv32\" neorv32_top.vhd(342) " "VHDL Assertion Statement at neorv32_top.vhd(342): assertion is false - report \"\[NEORV32\] The NEORV32 RISC-V Processor (v01.12.08.00), github.com/stnolting/neorv32\" (NOTE)" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 342 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1771539065238 "|top_neorv32|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] Processor Configuration: CPU (single-core) IMEM DMEM BOOTROM XBUS GPIO UART0 SYSINFO \" neorv32_top.vhd(351) " "VHDL Assertion Statement at neorv32_top.vhd(351): assertion is false - report \"\[NEORV32\] Processor Configuration: CPU (single-core) IMEM DMEM BOOTROM XBUS GPIO UART0 SYSINFO \" (NOTE)" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 351 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1771539065238 "|top_neorv32|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] BOOT_MODE_SELECT 0 - booting via bootloader\" neorv32_top.vhd(395) " "VHDL Assertion Statement at neorv32_top.vhd(395): assertion is false - report \"\[NEORV32\] BOOT_MODE_SELECT 0 - booting via bootloader\" (NOTE)" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 395 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1771539065238 "|top_neorv32|neorv32_top:neorv32_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_sys_reset neorv32_top:neorv32_top_inst\|neorv32_sys_reset:\\soc_generators:neorv32_sys_reset_inst " "Elaborating entity \"neorv32_sys_reset\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_sys_reset:\\soc_generators:neorv32_sys_reset_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "\\soc_generators:neorv32_sys_reset_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_sys_clock neorv32_top:neorv32_top_inst\|neorv32_sys_clock:\\soc_generators:neorv32_sys_clock_inst " "Elaborating entity \"neorv32_sys_clock\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_sys_clock:\\soc_generators:neorv32_sys_clock_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "\\soc_generators:neorv32_sys_clock_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst " "Elaborating entity \"neorv32_cpu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "\\core_complex_gen:0:neorv32_cpu_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065244 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "if_pmp_addr neorv32_cpu.vhd(119) " "Verilog HDL or VHDL warning at neorv32_cpu.vhd(119): object \"if_pmp_addr\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539065248 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex_gen:0:neorv32_cpu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "if_pmp_priv neorv32_cpu.vhd(120) " "Verilog HDL or VHDL warning at neorv32_cpu.vhd(120): object \"if_pmp_priv\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539065248 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex_gen:0:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] CPU ISA: rv32ix_zicsr_zifencei\" neorv32_cpu.vhd(149) " "VHDL Assertion Statement at neorv32_cpu.vhd(149): assertion is false - report \"\[NEORV32\] CPU ISA: rv32ix_zicsr_zifencei\" (NOTE)" {  } { { "neorv32-main/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd" 149 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1771539065248 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex_gen:0:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] CPU tuning options: rf_arch=sram_sync \" neorv32_cpu.vhd(192) " "VHDL Assertion Statement at neorv32_cpu.vhd(192): assertion is false - report \"\[NEORV32\] CPU tuning options: rf_arch=sram_sync \" (NOTE)" {  } { { "neorv32-main/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd" 192 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1771539065248 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex_gen:0:neorv32_cpu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_frontend neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_frontend:neorv32_cpu_frontend_inst " "Elaborating entity \"neorv32_cpu_frontend\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_frontend:neorv32_cpu_frontend_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_frontend_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065248 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "align_q neorv32_cpu_frontend.vhd(90) " "Verilog HDL or VHDL warning at neorv32_cpu_frontend.vhd(90): object \"align_q\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539065250 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "align_set neorv32_cpu_frontend.vhd(90) " "Verilog HDL or VHDL warning at neorv32_cpu_frontend.vhd(90): object \"align_set\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539065250 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "align_clr neorv32_cpu_frontend.vhd(90) " "Verilog HDL or VHDL warning at neorv32_cpu_frontend.vhd(90): object \"align_clr\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539065250 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "issue_valid neorv32_cpu_frontend.vhd(91) " "Verilog HDL or VHDL warning at neorv32_cpu_frontend.vhd(91): object \"issue_valid\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539065250 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd16 neorv32_cpu_frontend.vhd(92) " "Verilog HDL or VHDL warning at neorv32_cpu_frontend.vhd(92): object \"cmd16\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539065250 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd32 neorv32_cpu_frontend.vhd(93) " "Verilog HDL or VHDL warning at neorv32_cpu_frontend.vhd(93): object \"cmd32\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539065250 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_frontend_ipb neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_frontend:neorv32_cpu_frontend_inst\|neorv32_cpu_frontend_ipb:\\prefetch_buffer:0:ipb_inst " "Elaborating entity \"neorv32_cpu_frontend_ipb\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_frontend:neorv32_cpu_frontend_inst\|neorv32_cpu_frontend_ipb:\\prefetch_buffer:0:ipb_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "\\prefetch_buffer:0:ipb_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_control neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst " "Elaborating entity \"neorv32_cpu_control\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_control_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_regfile neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst " "Elaborating entity \"neorv32_cpu_regfile\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_regfile_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065260 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata neorv32_cpu_regfile.vhd(51) " "Verilog HDL or VHDL warning at neorv32_cpu_regfile.vhd(51): object \"wdata\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539065262 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "onehot neorv32_cpu_regfile.vhd(52) " "Verilog HDL or VHDL warning at neorv32_cpu_regfile.vhd(52): object \"onehot\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539065262 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_alu neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst " "Elaborating entity \"neorv32_cpu_alu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_alu_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065262 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fpu_csr_en neorv32_cpu_alu.vhd(83) " "Verilog HDL or VHDL warning at neorv32_cpu_alu.vhd(83): object \"fpu_csr_en\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539065264 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fpu_csr_we neorv32_cpu_alu.vhd(83) " "Verilog HDL or VHDL warning at neorv32_cpu_alu.vhd(83): object \"fpu_csr_we\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539065264 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cfu_done neorv32_cpu_alu.vhd(83) " "Verilog HDL or VHDL warning at neorv32_cpu_alu.vhd(83): object \"cfu_done\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539065265 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cfu_busy neorv32_cpu_alu.vhd(83) " "Verilog HDL or VHDL warning at neorv32_cpu_alu.vhd(83): object \"cfu_busy\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539065265 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fpu_csr_rd neorv32_cpu_alu.vhd(84) " "Verilog HDL or VHDL warning at neorv32_cpu_alu.vhd(84): object \"fpu_csr_rd\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539065265 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cfu_res neorv32_cpu_alu.vhd(84) " "Verilog HDL or VHDL warning at neorv32_cpu_alu.vhd(84): object \"cfu_res\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539065265 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_alu_shifter neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_alu_shifter:neorv32_cpu_alu_shifter_inst " "Elaborating entity \"neorv32_cpu_alu_shifter\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_alu_shifter:neorv32_cpu_alu_shifter_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "neorv32_cpu_alu_shifter_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065265 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "barrel neorv32_cpu_alu_shifter.vhd(62) " "Verilog HDL or VHDL warning at neorv32_cpu_alu_shifter.vhd(62): object \"barrel\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_shifter.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_shifter.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539065267 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_alu_shifter:neorv32_cpu_alu_shifter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_lsu neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_lsu:neorv32_cpu_lsu_inst " "Elaborating entity \"neorv32_cpu_lsu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_lsu:neorv32_cpu_lsu_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_lsu_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_switch neorv32_top:neorv32_top_inst\|neorv32_bus_switch:\\core_complex_gen:0:neorv32_core_bus_switch_inst " "Elaborating entity \"neorv32_bus_switch\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_switch:\\core_complex_gen:0:neorv32_core_bus_switch_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "\\core_complex_gen:0:neorv32_core_bus_switch_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_gateway neorv32_top:neorv32_top_inst\|neorv32_bus_gateway:neorv32_bus_gateway_inst " "Elaborating entity \"neorv32_bus_gateway\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_gateway:neorv32_bus_gateway_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "neorv32_bus_gateway_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_imem neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst " "Elaborating entity \"neorv32_imem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "\\memory_system:neorv32_imem_enabled:neorv32_imem_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_imem_ram neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst " "Elaborating entity \"neorv32_imem_ram\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_imem.vhd" "\\imem_ram:imem_ram_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065277 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] Using default IMEM RAM component.\" neorv32_imem_ram.vhd(40) " "VHDL Assertion Statement at neorv32_imem_ram.vhd(40): assertion is false - report \"\[NEORV32\] Using default IMEM RAM component.\" (NOTE)" {  } { { "neorv32-main/rtl/core/neorv32_imem_ram.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem_ram.vhd" 40 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1771539065278 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_imem:memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:imem_ram:imem_ram_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_prim_spram neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst " "Elaborating entity \"neorv32_prim_spram\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_imem_ram.vhd" "\\ram_gen:0:ram_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem_ram.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_dmem neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst " "Elaborating entity \"neorv32_dmem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_dmem_ram neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst " "Elaborating entity \"neorv32_dmem_ram\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_dmem.vhd" "dmem_ram_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dmem.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065282 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] Using default DMEM RAM component (8192 bytes).\" neorv32_dmem_ram.vhd(40) " "VHDL Assertion Statement at neorv32_dmem_ram.vhd(40): assertion is false - report \"\[NEORV32\] Using default DMEM RAM component (8192 bytes).\" (NOTE)" {  } { { "neorv32-main/rtl/core/neorv32_dmem_ram.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dmem_ram.vhd" 40 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1771539065283 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_dmem:memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_prim_spram neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst " "Elaborating entity \"neorv32_prim_spram\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_dmem_ram.vhd" "\\ram_gen:0:ram_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dmem_ram.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_xbus neorv32_top:neorv32_top_inst\|neorv32_xbus:\\memory_system:neorv32_xbus_enabled:neorv32_xbus_inst " "Elaborating entity \"neorv32_xbus\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_xbus:\\memory_system:neorv32_xbus_enabled:neorv32_xbus_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "\\memory_system:neorv32_xbus_enabled:neorv32_xbus_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_reg neorv32_top:neorv32_top_inst\|neorv32_xbus:\\memory_system:neorv32_xbus_enabled:neorv32_xbus_inst\|neorv32_bus_reg:reg_stage_inst " "Elaborating entity \"neorv32_bus_reg\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_xbus:\\memory_system:neorv32_xbus_enabled:neorv32_xbus_inst\|neorv32_bus_reg:reg_stage_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_xbus.vhd" "reg_stage_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_xbus.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_io_switch neorv32_top:neorv32_top_inst\|neorv32_bus_io_switch:\\io_system:neorv32_bus_io_switch_inst " "Elaborating entity \"neorv32_bus_io_switch\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_io_switch:\\io_system:neorv32_bus_io_switch_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_bus_io_switch_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_reg neorv32_top:neorv32_top_inst\|neorv32_bus_io_switch:\\io_system:neorv32_bus_io_switch_inst\|neorv32_bus_reg:neorv32_bus_reg_inst " "Elaborating entity \"neorv32_bus_reg\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_io_switch:\\io_system:neorv32_bus_io_switch_inst\|neorv32_bus_reg:neorv32_bus_reg_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "neorv32_bus_reg_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bootrom neorv32_top:neorv32_top_inst\|neorv32_bootrom:\\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst " "Elaborating entity \"neorv32_bootrom\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bootrom:\\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bootrom_rom neorv32_top:neorv32_top_inst\|neorv32_bootrom:\\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst\|neorv32_bootrom_rom:bootrom_rom_inst " "Elaborating entity \"neorv32_bootrom_rom\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bootrom:\\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst\|neorv32_bootrom_rom:bootrom_rom_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_bootrom.vhd" "bootrom_rom_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bootrom.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065304 ""}
{ "Warning" "WVRFX_VHDL_ASSERT_ALWAYS_OCCURS_WARNING" "\"\[NEORV32\] Using default BOOTROM ROM component (4096 bytes).\" neorv32_bootrom_rom.vhd(40) " "VHDL Assertion Statement at neorv32_bootrom_rom.vhd(40): assertion is false - report \"\[NEORV32\] Using default BOOTROM ROM component (4096 bytes).\" (WARNING)" {  } { { "neorv32-main/rtl/core/neorv32_bootrom_rom.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bootrom_rom.vhd" 40 0 0 } }  } 0 10651 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (WARNING)" 0 0 "Analysis & Synthesis" 0 -1 1771539065309 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_bootrom:io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst|neorv32_bootrom_rom:bootrom_rom_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_gpio neorv32_top:neorv32_top_inst\|neorv32_gpio:\\io_system:neorv32_gpio_enabled:neorv32_gpio_inst " "Elaborating entity \"neorv32_gpio\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_gpio:\\io_system:neorv32_gpio_enabled:neorv32_gpio_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_gpio_enabled:neorv32_gpio_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 1068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_uart neorv32_top:neorv32_top_inst\|neorv32_uart:\\io_system:neorv32_uart0_enabled:neorv32_uart0_inst " "Elaborating entity \"neorv32_uart\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\io_system:neorv32_uart0_enabled:neorv32_uart0_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_uart0_enabled:neorv32_uart0_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_prim_fifo neorv32_top:neorv32_top_inst\|neorv32_uart:\\io_system:neorv32_uart0_enabled:neorv32_uart0_inst\|neorv32_prim_fifo:tx_engine_fifo_inst " "Elaborating entity \"neorv32_prim_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\io_system:neorv32_uart0_enabled:neorv32_uart0_inst\|neorv32_prim_fifo:tx_engine_fifo_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_uart.vhd" "tx_engine_fifo_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_uart.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_sysinfo neorv32_top:neorv32_top_inst\|neorv32_sysinfo:\\io_system:neorv32_sysinfo_inst " "Elaborating entity \"neorv32_sysinfo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_sysinfo:\\io_system:neorv32_sysinfo_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_sysinfo_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539065316 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|spram_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|spram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1771539066064 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|spram_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|spram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1771539066064 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:1:ram_inst\|spram_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:1:ram_inst\|spram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1771539066064 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:1:ram_inst\|spram_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:1:ram_inst\|spram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1771539066064 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:2:ram_inst\|spram_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:2:ram_inst\|spram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1771539066064 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:2:ram_inst\|spram_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:2:ram_inst\|spram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1771539066064 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:3:ram_inst\|spram_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:3:ram_inst\|spram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1771539066064 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:3:ram_inst\|spram_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:3:ram_inst\|spram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1771539066064 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_frontend:neorv32_cpu_frontend_inst\|neorv32_cpu_frontend_ipb:\\prefetch_buffer:0:ipb_inst\|ipb " "RAM logic \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_frontend:neorv32_cpu_frontend_inst\|neorv32_cpu_frontend_ipb:\\prefetch_buffer:0:ipb_inst\|ipb\" is uninferred due to inappropriate RAM size" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "ipb" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 355 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1771539066068 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_frontend:neorv32_cpu_frontend_inst\|neorv32_cpu_frontend_ipb:\\prefetch_buffer:1:ipb_inst\|ipb " "RAM logic \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_frontend:neorv32_cpu_frontend_inst\|neorv32_cpu_frontend_ipb:\\prefetch_buffer:1:ipb_inst\|ipb\" is uninferred due to inappropriate RAM size" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "ipb" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 355 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1771539066068 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1771539066068 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|regfile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|regfile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|spram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|spram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|spram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|spram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:1:ram_inst\|spram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:1:ram_inst\|spram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:1:ram_inst\|spram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:1:ram_inst\|spram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:2:ram_inst\|spram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:2:ram_inst\|spram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:2:ram_inst\|spram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:2:ram_inst\|spram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:3:ram_inst\|spram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:3:ram_inst\|spram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:3:ram_inst\|spram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:3:ram_inst\|spram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_bootrom:\\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst\|neorv32_bootrom_rom:bootrom_rom_inst\|Mux26_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_bootrom:\\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst\|neorv32_bootrom_rom:bootrom_rom_inst\|Mux26_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE neorv32-teste-2.top_neorv320.rtl.mif " "Parameter INIT_FILE set to neorv32-teste-2.top_neorv320.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539066488 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1771539066488 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1771539066488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:regfile_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:regfile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539066555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:regfile_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:regfile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066555 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771539066555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_icu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_icu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_icu1 " "Found entity 1: altsyncram_icu1" {  } { { "db/altsyncram_icu1.tdf" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/db/altsyncram_icu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539066588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539066588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|altsyncram:spram_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|altsyncram:spram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539066598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|altsyncram:spram_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|altsyncram:spram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066599 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771539066599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_20e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_20e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_20e1 " "Found entity 1: altsyncram_20e1" {  } { { "db/altsyncram_20e1.tdf" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/db/altsyncram_20e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539066624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539066624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|altsyncram:spram_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|altsyncram:spram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539066630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|altsyncram:spram_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|altsyncram:spram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066630 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771539066630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mvd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mvd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mvd1 " "Found entity 1: altsyncram_mvd1" {  } { { "db/altsyncram_mvd1.tdf" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/db/altsyncram_mvd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539066656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539066656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_bootrom:\\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst\|neorv32_bootrom_rom:bootrom_rom_inst\|altsyncram:Mux26_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_bootrom:\\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst\|neorv32_bootrom_rom:bootrom_rom_inst\|altsyncram:Mux26_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539066686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_bootrom:\\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst\|neorv32_bootrom_rom:bootrom_rom_inst\|altsyncram:Mux26_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_bootrom:\\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst\|neorv32_bootrom_rom:bootrom_rom_inst\|altsyncram:Mux26_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE neorv32-teste-2.top_neorv320.rtl.mif " "Parameter \"INIT_FILE\" = \"neorv32-teste-2.top_neorv320.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539066686 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771539066686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7e11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7e11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7e11 " "Found entity 1: altsyncram_7e11" {  } { { "db/altsyncram_7e11.tdf" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/db/altsyncram_7e11.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539066713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539066713 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1771539066911 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "neorv32-main/rtl/core/neorv32_uart.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_uart.vhd" 35 -1 0 } } { "neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 197 -1 0 } } { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 75 -1 0 } } { "neorv32-main/rtl/core/neorv32_sysinfo.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sysinfo.vhd" 91 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1771539066975 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1771539066975 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_arcondicionado VCC " "Pin \"led_arcondicionado\" is stuck at VCC" {  } { { "top_neorv32.v" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/top_neorv32.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771539067349 "|top_neorv32|led_arcondicionado"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_lampada VCC " "Pin \"led_lampada\" is stuck at VCC" {  } { { "top_neorv32.v" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/top_neorv32.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771539067349 "|top_neorv32|led_lampada"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1771539067349 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1771539067455 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1771539068528 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539068528 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2132 " "Implemented 2132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1771539068668 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1771539068668 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1994 " "Implemented 1994 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1771539068668 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1771539068668 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1771539068668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4971 " "Peak virtual memory: 4971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771539068690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 19 19:11:08 2026 " "Processing ended: Thu Feb 19 19:11:08 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771539068690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771539068690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771539068690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539068690 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1771539069707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771539069707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 19 19:11:09 2026 " "Processing started: Thu Feb 19 19:11:09 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771539069707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1771539069707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off neorv32-teste-2 -c neorv32-teste-2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off neorv32-teste-2 -c neorv32-teste-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1771539069707 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1771539069789 ""}
{ "Info" "0" "" "Project  = neorv32-teste-2" {  } {  } 0 0 "Project  = neorv32-teste-2" 0 0 "Fitter" 0 0 1771539069789 ""}
{ "Info" "0" "" "Revision = neorv32-teste-2" {  } {  } 0 0 "Revision = neorv32-teste-2" 0 0 "Fitter" 0 0 1771539069790 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1771539069850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1771539069851 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "neorv32-teste-2 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"neorv32-teste-2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1771539069865 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1771539069900 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1771539069900 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1771539069992 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1771539069999 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1771539070097 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1771539070097 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1771539070097 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1771539070097 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera_lite/25.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/25.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/" { { 0 { 0 ""} 0 6447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1771539070105 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera_lite/25.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/25.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/" { { 0 { 0 ""} 0 6449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1771539070105 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera_lite/25.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/25.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/" { { 0 { 0 ""} 0 6451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1771539070105 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera_lite/25.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/25.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/" { { 0 { 0 ""} 0 6453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1771539070105 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera_lite/25.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/25.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/" { { 0 { 0 ""} 0 6455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1771539070105 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1771539070105 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1771539070107 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1771539070126 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "neorv32-teste-2.sdc " "Synopsys Design Constraints File file not found: 'neorv32-teste-2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1771539070543 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1771539070543 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1771539070567 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1771539070567 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1771539070568 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1771539070695 ""}  } { { "top_neorv32.v" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/top_neorv32.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/" { { 0 { 0 ""} 0 6440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1771539070695 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node rst_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1771539070695 ""}  } { { "top_neorv32.v" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/top_neorv32.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/" { { 0 { 0 ""} 0 6441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1771539070695 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "neorv32_top:neorv32_top_inst\|neorv32_sys_reset:\\soc_generators:neorv32_sys_reset_inst\|rstn_sys_o  " "Automatically promoted node neorv32_top:neorv32_top_inst\|neorv32_sys_reset:\\soc_generators:neorv32_sys_reset_inst\|rstn_sys_o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1771539070695 ""}  } { { "neorv32-main/rtl/core/neorv32_sys.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sys.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/" { { 0 { 0 ""} 0 1612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1771539070695 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1771539070926 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1771539070928 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1771539070928 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1771539070930 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1771539070934 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1771539070937 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1771539070937 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1771539070938 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1771539071011 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1771539071013 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1771539071013 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1771539071053 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1771539071063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1771539071405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1771539071632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1771539071654 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1771539074034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1771539074034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1771539074333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1771539075207 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1771539075207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1771539076540 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1771539076540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1771539076543 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.37 " "Total time spent on timing analysis during the Fitter is 1.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1771539076651 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1771539076673 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1771539076870 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1771539076870 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1771539077118 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1771539077571 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 23 " "Pin clk uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/altera_lite/25.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/25.1std/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera_lite/25.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/25.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top_neorv32.v" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/top_neorv32.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771539077754 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL 25 " "Pin rst_n uses I/O standard 3.3-V LVTTL at 25" {  } { { "c:/altera_lite/25.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/25.1std/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/altera_lite/25.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/25.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "top_neorv32.v" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/top_neorv32.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771539077754 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn_fire 3.3-V LVTTL 89 " "Pin btn_fire uses I/O standard 3.3-V LVTTL at 89" {  } { { "c:/altera_lite/25.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/25.1std/quartus/bin64/pin_planner.ppl" { btn_fire } } } { "c:/altera_lite/25.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/25.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btn_fire" } } } } { "top_neorv32.v" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/top_neorv32.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771539077754 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn_intruder 3.3-V LVTTL 88 " "Pin btn_intruder uses I/O standard 3.3-V LVTTL at 88" {  } { { "c:/altera_lite/25.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/25.1std/quartus/bin64/pin_planner.ppl" { btn_intruder } } } { "c:/altera_lite/25.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/25.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btn_intruder" } } } } { "top_neorv32.v" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/top_neorv32.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771539077754 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "uart_rxd 3.3-V LVTTL 115 " "Pin uart_rxd uses I/O standard 3.3-V LVTTL at 115" {  } { { "c:/altera_lite/25.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/25.1std/quartus/bin64/pin_planner.ppl" { uart_rxd } } } { "c:/altera_lite/25.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/25.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rxd" } } } } { "top_neorv32.v" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/top_neorv32.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771539077754 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1771539077754 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/output_files/neorv32-teste-2.fit.smsg " "Generated suppressed messages file C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/output_files/neorv32-teste-2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1771539077843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5891 " "Peak virtual memory: 5891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771539078233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 19 19:11:18 2026 " "Processing ended: Thu Feb 19 19:11:18 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771539078233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771539078233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771539078233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1771539078233 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1771539079109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771539079110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 19 19:11:19 2026 " "Processing started: Thu Feb 19 19:11:19 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771539079110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1771539079110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off neorv32-teste-2 -c neorv32-teste-2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off neorv32-teste-2 -c neorv32-teste-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1771539079110 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1771539079299 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1771539079499 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1771539079510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771539079605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 19 19:11:19 2026 " "Processing ended: Thu Feb 19 19:11:19 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771539079605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771539079605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771539079605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1771539079605 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1771539080226 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1771539080588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771539080588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 19 19:11:20 2026 " "Processing started: Thu Feb 19 19:11:20 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771539080588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1771539080588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta neorv32-teste-2 -c neorv32-teste-2 " "Command: quartus_sta neorv32-teste-2 -c neorv32-teste-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1771539080588 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1771539080648 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1771539080751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1771539080751 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771539080786 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771539080786 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "neorv32-teste-2.sdc " "Synopsys Design Constraints File file not found: 'neorv32-teste-2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1771539080957 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1771539080957 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1771539080962 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771539080962 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1771539080974 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771539080974 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1771539080976 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1771539080985 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1771539081060 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1771539081060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.562 " "Worst-case setup slack is -10.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.562           -6379.949 clk  " "  -10.562           -6379.949 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771539081061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.426 " "Worst-case hold slack is 0.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 clk  " "    0.426               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771539081067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.075 " "Worst-case recovery slack is -2.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.075           -1740.402 clk  " "   -2.075           -1740.402 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771539081071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.969 " "Worst-case removal slack is 1.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.969               0.000 clk  " "    1.969               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771539081075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1877.798 clk  " "   -3.201           -1877.798 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771539081078 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771539081147 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771539081147 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1771539081166 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1771539081184 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1771539081434 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771539081527 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1771539081540 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1771539081540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.648 " "Worst-case setup slack is -9.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.648           -5915.486 clk  " "   -9.648           -5915.486 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771539081542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.373 " "Worst-case hold slack is 0.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 clk  " "    0.373               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771539081547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.769 " "Worst-case recovery slack is -1.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.769           -1466.196 clk  " "   -1.769           -1466.196 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771539081551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.765 " "Worst-case removal slack is 1.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.765               0.000 clk  " "    1.765               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771539081555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1877.798 clk  " "   -3.201           -1877.798 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771539081557 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771539081621 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771539081621 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1771539081632 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771539081728 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1771539081733 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1771539081733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.907 " "Worst-case setup slack is -3.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.907           -2128.137 clk  " "   -3.907           -2128.137 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771539081735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 clk  " "    0.149               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771539081742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.431 " "Worst-case recovery slack is -0.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.431            -315.019 clk  " "   -0.431            -315.019 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771539081746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.898 " "Worst-case removal slack is 0.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.898               0.000 clk  " "    0.898               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771539081750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1496.779 clk  " "   -3.000           -1496.779 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771539081753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771539081753 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771539081824 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771539081824 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1771539082043 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1771539082044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771539082087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 19 19:11:22 2026 " "Processing ended: Thu Feb 19 19:11:22 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771539082087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771539082087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771539082087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1771539082087 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1771539082948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771539082948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 19 19:11:22 2026 " "Processing started: Thu Feb 19 19:11:22 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771539082948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1771539082948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off neorv32-teste-2 -c neorv32-teste-2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off neorv32-teste-2 -c neorv32-teste-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1771539082948 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1771539084251 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "neorv32-teste-2.vho C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/simulation/questa/ simulation " "Generated file neorv32-teste-2.vho in folder \"C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1771539084434 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/timing/stamp//neorv32-teste-2_8_1200mv_85c_board_slow.mod C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/timing/stamp//neorv32-teste-2_8_1200mv_85c_board_slow.data " "Generated files \"C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/timing/stamp//neorv32-teste-2_8_1200mv_85c_board_slow.mod\" and \"C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/timing/stamp//neorv32-teste-2_8_1200mv_85c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1771539084512 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/timing/stamp//neorv32-teste-2_8_1200mv_0c_board_slow.mod C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/timing/stamp//neorv32-teste-2_8_1200mv_0c_board_slow.data " "Generated files \"C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/timing/stamp//neorv32-teste-2_8_1200mv_0c_board_slow.mod\" and \"C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/timing/stamp//neorv32-teste-2_8_1200mv_0c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1771539084512 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/timing/stamp//neorv32-teste-2_min_1200mv_0c_board_fast.mod C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/timing/stamp//neorv32-teste-2_min_1200mv_0c_board_fast.data " "Generated files \"C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/timing/stamp//neorv32-teste-2_min_1200mv_0c_board_fast.mod\" and \"C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/timing/stamp//neorv32-teste-2_min_1200mv_0c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1771539084520 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/timing/stamp//neorv32-teste-2_board.mod C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/timing/stamp//neorv32-teste-2_board.data " "Generated files \"C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/timing/stamp//neorv32-teste-2_board.mod\" and \"C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/timing/stamp//neorv32-teste-2_board.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1771539084520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771539084552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 19 19:11:24 2026 " "Processing ended: Thu Feb 19 19:11:24 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771539084552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771539084552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771539084552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1771539084552 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus Prime Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1771539085162 ""}
