INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx_2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lms_top glbl -prj lms.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Xilinx_2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s lms -debug wave 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/sim/verilog/lms.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lms_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/sim/verilog/lms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lms
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/sim/verilog/lms_mac_muladd_16cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lms_mac_muladd_16cud_DSP48_1
INFO: [VRFC 10-311] analyzing module lms_mac_muladd_16cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/sim/verilog/lms_mac_muladd_16dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lms_mac_muladd_16dEe_DSP48_2
INFO: [VRFC 10-311] analyzing module lms_mac_muladd_16dEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/sim/verilog/lms_mac_muladd_16eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lms_mac_muladd_16eOg_DSP48_3
INFO: [VRFC 10-311] analyzing module lms_mac_muladd_16eOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/sim/verilog/lms_mac_muladd_20fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lms_mac_muladd_20fYi_DSP48_4
INFO: [VRFC 10-311] analyzing module lms_mac_muladd_20fYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/sim/verilog/lms_mul_mul_16s_1bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lms_mul_mul_16s_1bkb_DSP48_0
INFO: [VRFC 10-311] analyzing module lms_mul_mul_16s_1bkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lms_mul_mul_16s_1bkb_DSP48_0
Compiling module xil_defaultlib.lms_mul_mul_16s_1bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.lms_mac_muladd_16cud_DSP48_1
Compiling module xil_defaultlib.lms_mac_muladd_16cud(ID=1,NUM_ST...
Compiling module xil_defaultlib.lms_mac_muladd_16dEe_DSP48_2
Compiling module xil_defaultlib.lms_mac_muladd_16dEe(ID=1,NUM_ST...
Compiling module xil_defaultlib.lms_mac_muladd_16eOg_DSP48_3
Compiling module xil_defaultlib.lms_mac_muladd_16eOg(ID=1,NUM_ST...
Compiling module xil_defaultlib.lms_mac_muladd_20fYi_DSP48_4
Compiling module xil_defaultlib.lms_mac_muladd_20fYi(ID=1,NUM_ST...
Compiling module xil_defaultlib.lms
Compiling module xil_defaultlib.apatb_lms_top
Compiling module work.glbl
Built simulation snapshot lms
