List of lexemes contained in the block library portes
1 1 library
1 1 portes
1 1 ;
2 2 use
2 2 portes
2 2 .
2 2 all
2 2 ;
4 4 package
4 4 cell
4 4 is
6 6 component
6 6 and2
7 7 port
7 7 (
8 8 a
8 8 :
8 8 in
8 8 bit
8 8 ;
9 9 b
9 9 :
9 9 in
9 9 bit
9 9 ;
10 10 c
10 10 :
10 10 out
10 10 bit
10 10 )
10 10 ;
11 11 end
11 11 component
11 11 ;
13 13 component
13 13 or2
14 14 port
14 14 (
15 15 a
15 15 :
15 15 in
15 15 bit
15 15 ;
16 16 b
16 16 :
16 16 in
16 16 bit
16 16 ;
17 17 c
17 17 :
17 17 out
17 17 bit
17 17 )
17 17 ;
18 18 end
18 18 component
18 18 ;
20 20 component
20 20 not1
21 21 port
21 21 (
22 22 a
22 22 :
22 22 in
22 22 bit
22 22 ;
23 23 c
23 23 :
23 23 out
23 23 bit
23 23 )
23 23 ;
24 24 end
24 24 component
24 24 ;
26 26 component
26 26 xor2
27 27 port
27 27 (
28 28 a
28 28 :
28 28 in
28 28 bit
28 28 ;
29 29 b
29 29 :
29 29 in
29 29 bit
29 29 ;
30 30 c
30 30 :
30 30 out
30 30 bit
30 30 )
30 30 ;
31 31 end
31 31 component
31 31 ;
31 31 
33 33 component
33 33 latch
34 34 port
34 34 (
35 35 d
35 35 :
35 35 in
35 35 bit
35 35 ;
36 36 clk
36 36 :
36 36 in
36 36 bit
36 36 ;
37 37 reset
37 37 :
37 37 in
37 37 bit
37 37 ;
38 38 q
38 38 :
38 38 out
38 38 bit
38 38 )
38 38 ;
39 39 end
39 39 component
39 39 ;
41 41 component
41 41 flip_flop
42 42 port
42 42 (
43 43 d
43 43 :
43 43 in
43 43 bit
43 43 ;
44 44 clk
44 44 :
44 44 in
44 44 bit
44 44 ;
45 45 reset
45 45 :
45 45 in
45 45 bit
45 45 ;
46 46 q
46 46 :
46 46 out
46 46 bit
46 46 )
46 46 ;
47 47 end
47 47 component
47 47 ;
49 49 component
49 49 flip_flop_e
50 50 port
50 50 (
51 51 d
51 51 :
51 51 in
51 51 bit
51 51 ;
52 52 e
52 52 :
52 52 in
52 52 bit
52 52 ;
53 53 clk
53 53 :
53 53 in
53 53 bit
53 53 ;
54 54 reset
54 54 :
54 54 in
54 54 bit
54 54 ;
55 55 q
55 55 :
55 55 out
55 55 bit
55 55 )
55 55 ;
56 56 end
56 56 component
56 56 ;
58 58 component
58 58 registre
59 59 generic
59 59 (
60 60 s
60 60 :
60 60 integer
60 60 )
60 60 ;
61 61 port
61 61 (
62 62 d
62 62 :
62 62 in
62 62 bit_vector
62 62 (
62 62 s
62 62 -
62 62 1
62 62 downto
62 62 0
62 62 )
62 62 ;
63 63 clk
63 63 ,
63 63 reset
63 63 :
63 63 in
63 63 bit
63 63 ;
64 64 q
64 64 :
64 64 out
64 64 bit_vector
64 64 (
64 64 s
64 64 -
64 64 1
64 64 downto
64 64 0
64 64 )
64 64 )
64 64 ;
65 65 end
65 65 component
65 65 ;
67 67 component
67 67 registre_e
68 68 generic
68 68 (
69 69 s
69 69 :
69 69 integer
69 69 )
69 69 ;
70 70 port
70 70 (
71 71 d
71 71 :
71 71 in
71 71 bit_vector
71 71 (
71 71 s
71 71 -
71 71 1
71 71 downto
71 71 0
71 71 )
71 71 ;
72 72 e
72 72 :
72 72 in
72 72 bit
72 72 ;
73 73 clk
73 73 ,
73 73 reset
73 73 :
73 73 in
73 73 bit
73 73 ;
74 74 q
74 74 :
74 74 out
74 74 bit_vector
74 74 (
74 74 s
74 74 -
74 74 1
74 74 downto
74 74 0
74 74 )
74 74 )
74 74 ;
75 75 end
75 75 component
75 75 ;
77 77 component
77 77 add
78 78 generic
78 78 (
78 78 s
78 78 :
78 78 integer
78 78 )
78 78 ;
79 79 port
79 79 (
80 80 a
80 80 ,
80 80 b
80 80 :
80 80 in
80 80 bit_vector
80 80 (
80 80 s
80 80 -
80 80 1
80 80 downto
80 80 0
80 80 )
80 80 ;
81 81 r
81 81 :
81 81 out
81 81 bit_vector
81 81 (
81 81 s
81 81 -
81 81 1
81 81 downto
81 81 0
81 81 )
81 81 ;
82 82 cout
82 82 :
82 82 out
82 82 bit
82 82 )
82 82 ;
83 83 end
83 83 component
83 83 ;
85 85 component
85 85 sub
86 86 generic
86 86 (
87 87 s
87 87 :
87 87 integer
87 87 )
87 87 ;
88 88 port
88 88 (
89 89 a
89 89 ,
89 89 b
89 89 :
89 89 in
89 89 bit_vector
89 89 (
89 89 s
89 89 -
89 89 1
89 89 downto
89 89 0
89 89 )
89 89 ;
90 90 r
90 90 :
90 90 out
90 90 bit_vector
90 90 (
90 90 s
90 90 -
90 90 1
90 90 downto
90 90 0
90 90 )
90 90 ;
91 91 cout
91 91 :
91 91 out
91 91 bit
91 91 )
91 91 ;
92 92 end
92 92 component
92 92 ;
94 94 component
94 94 mult
95 95 generic
95 95 (
96 96 s
96 96 :
96 96 integer
96 96 )
96 96 ;
97 97 port
97 97 (
98 98 a
98 98 ,
98 98 b
98 98 :
98 98 in
98 98 bit_vector
98 98 (
98 98 s
98 98 -
98 98 1
98 98 downto
98 98 0
98 98 )
98 98 ;
99 99 r
99 99 :
99 99 out
99 99 bit_vector
99 99 (
99 99 s
99 99 -
99 99 1
99 99 downto
99 99 0
99 99 )
99 99 ;
100 100 cout
100 100 :
100 100 out
100 100 bit
100 100 )
100 100 ;
101 101 end
101 101 component
101 101 ;
103 103 end
103 103 cell
103 103 ;
0 426 0 library portes
1 426 1 portes ;
2 426 2 ; use
3 426 3 use portes
4 426 4 portes .
5 426 5 . all
6 426 7 all ;
7 426 8 ; package
001INF Information: BEGINNING OF THE SYNTHESIS OF THE "TEST/FINAL_TEST/base_ports.vhd" FILE
005INF Information: The "TEST/FINAL_TEST/base_ports.vhd" file was successfully opened 
009INF Information line 1: The library "portes" has been detected
050INF Information: THE CREATION OF THE DATA TREE IS ENDED
100INF Information: THE REORGANIZATION OF THE LEXEMES IS ENDED
202ERR Error line 2: : the word "package" can not be used at this place for a library
004INF Information: The option to close when we encounter an error is turned on, so the program will be killed
