
../repos/sgerbino-table-2fdd8d0/bin/table_sort_test:     file format elf32-littlearm


Disassembly of section .init:

00011b48 <.init>:
   11b48:	push	{r3, lr}
   11b4c:	bl	120d0 <_start@@Base+0x3c>
   11b50:	pop	{r3, pc}

Disassembly of section .plt:

00011b54 <calloc@plt-0x14>:
   11b54:	push	{lr}		; (str lr, [sp, #-4]!)
   11b58:	ldr	lr, [pc, #4]	; 11b64 <calloc@plt-0x4>
   11b5c:	add	lr, pc, lr
   11b60:	ldr	pc, [lr, #8]!
   11b64:	muleq	r1, ip, r4

00011b68 <calloc@plt>:
   11b68:	add	ip, pc, #0, 12
   11b6c:	add	ip, ip, #20, 20	; 0x14000
   11b70:	ldr	pc, [ip, #1180]!	; 0x49c

00011b74 <raise@plt>:
   11b74:	add	ip, pc, #0, 12
   11b78:	add	ip, ip, #20, 20	; 0x14000
   11b7c:	ldr	pc, [ip, #1172]!	; 0x494

00011b80 <strcmp@plt>:
   11b80:	add	ip, pc, #0, 12
   11b84:	add	ip, ip, #20, 20	; 0x14000
   11b88:	ldr	pc, [ip, #1164]!	; 0x48c

00011b8c <printf@plt>:
   11b8c:	add	ip, pc, #0, 12
   11b90:	add	ip, ip, #20, 20	; 0x14000
   11b94:	ldr	pc, [ip, #1156]!	; 0x484

00011b98 <free@plt>:
   11b98:	add	ip, pc, #0, 12
   11b9c:	add	ip, ip, #20, 20	; 0x14000
   11ba0:	ldr	pc, [ip, #1148]!	; 0x47c

00011ba4 <time@plt>:
   11ba4:	add	ip, pc, #0, 12
   11ba8:	add	ip, ip, #20, 20	; 0x14000
   11bac:	ldr	pc, [ip, #1140]!	; 0x474

00011bb0 <realloc@plt>:
   11bb0:	add	ip, pc, #0, 12
   11bb4:	add	ip, ip, #20, 20	; 0x14000
   11bb8:	ldr	pc, [ip, #1132]!	; 0x46c

00011bbc <strcpy@plt>:
   11bbc:	add	ip, pc, #0, 12
   11bc0:	add	ip, ip, #20, 20	; 0x14000
   11bc4:	ldr	pc, [ip, #1124]!	; 0x464

00011bc8 <puts@plt>:
   11bc8:	add	ip, pc, #0, 12
   11bcc:	add	ip, ip, #20, 20	; 0x14000
   11bd0:	ldr	pc, [ip, #1116]!	; 0x45c

00011bd4 <malloc@plt>:
   11bd4:	add	ip, pc, #0, 12
   11bd8:	add	ip, ip, #20, 20	; 0x14000
   11bdc:	ldr	pc, [ip, #1108]!	; 0x454

00011be0 <__libc_start_main@plt>:
   11be0:	add	ip, pc, #0, 12
   11be4:	add	ip, ip, #20, 20	; 0x14000
   11be8:	ldr	pc, [ip, #1100]!	; 0x44c

00011bec <__gmon_start__@plt>:
   11bec:	add	ip, pc, #0, 12
   11bf0:	add	ip, ip, #20, 20	; 0x14000
   11bf4:	ldr	pc, [ip, #1092]!	; 0x444

00011bf8 <strlen@plt>:
   11bf8:	add	ip, pc, #0, 12
   11bfc:	add	ip, ip, #20, 20	; 0x14000
   11c00:	ldr	pc, [ip, #1084]!	; 0x43c

00011c04 <srand@plt>:
   11c04:	add	ip, pc, #0, 12
   11c08:	add	ip, ip, #20, 20	; 0x14000
   11c0c:	ldr	pc, [ip, #1076]!	; 0x434

00011c10 <snprintf@plt>:
   11c10:	add	ip, pc, #0, 12
   11c14:	add	ip, ip, #20, 20	; 0x14000
   11c18:	ldr	pc, [ip, #1068]!	; 0x42c

00011c1c <__isoc99_sscanf@plt>:
   11c1c:	add	ip, pc, #0, 12
   11c20:	add	ip, ip, #20, 20	; 0x14000
   11c24:	ldr	pc, [ip, #1060]!	; 0x424

00011c28 <rand@plt>:
   11c28:	add	ip, pc, #0, 12
   11c2c:	add	ip, ip, #20, 20	; 0x14000
   11c30:	ldr	pc, [ip, #1052]!	; 0x41c

00011c34 <abort@plt>:
   11c34:	add	ip, pc, #0, 12
   11c38:	add	ip, ip, #20, 20	; 0x14000
   11c3c:	ldr	pc, [ip, #1044]!	; 0x414

Disassembly of section .text:

00011c40 <main@@Base>:
   11c40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11c44:	sub	sp, sp, #372	; 0x174
   11c48:	add	r0, sp, #52	; 0x34
   11c4c:	bl	11ba4 <time@plt>
   11c50:	bl	11c04 <srand@plt>
   11c54:	bl	11c28 <rand@plt>
   11c58:	ldr	r2, [pc, #1032]	; 12068 <main@@Base+0x428>
   11c5c:	mov	r1, #100	; 0x64
   11c60:	add	r5, sp, #56	; 0x38
   11c64:	mov	r4, #0
   11c68:	mov	r3, r0
   11c6c:	umull	r0, r2, r2, r3
   11c70:	mov	r0, r5
   11c74:	lsr	r2, r2, #5
   11c78:	mul	r2, r1, r2
   11c7c:	sub	r3, r3, r2
   11c80:	add	r6, r3, r1
   11c84:	bl	121bc <table_init@@Base>
   11c88:	add	r4, r4, #1
   11c8c:	mov	r0, r5
   11c90:	bl	1425c <table_add_row@@Base>
   11c94:	cmp	r6, r4
   11c98:	bgt	11c88 <main@@Base+0x48>
   11c9c:	mov	r0, r5
   11ca0:	bl	14224 <table_get_row_length@@Base>
   11ca4:	ldr	r8, [pc, #960]	; 1206c <main@@Base+0x42c>
   11ca8:	mov	r4, #0
   11cac:	add	r8, pc, r8
   11cb0:	mov	r7, r4
   11cb4:	add	sl, sp, #112	; 0x70
   11cb8:	mov	r9, #255	; 0xff
   11cbc:	str	r0, [sp, #36]	; 0x24
   11cc0:	bl	11c28 <rand@plt>
   11cc4:	ldr	r3, [pc, #932]	; 12070 <main@@Base+0x430>
   11cc8:	umull	r2, r3, r3, r0
   11ccc:	lsr	r3, r3, #2
   11cd0:	add	r3, r3, r3, lsl #2
   11cd4:	sub	r0, r0, r3
   11cd8:	add	r6, r0, #2
   11cdc:	mov	r3, r4
   11ce0:	mov	r2, r8
   11ce4:	mov	r1, r9
   11ce8:	mov	r0, sl
   11cec:	bl	11c10 <snprintf@plt>
   11cf0:	add	r4, r4, #1
   11cf4:	mov	r2, r7
   11cf8:	mov	r1, sl
   11cfc:	mov	r0, r5
   11d00:	bl	1378c <table_add_column@@Base>
   11d04:	cmp	r6, r4
   11d08:	bgt	11cdc <main@@Base+0x9c>
   11d0c:	mov	r0, r5
   11d10:	bl	1372c <table_get_column_length@@Base>
   11d14:	subs	r3, r0, #0
   11d18:	mov	fp, r3
   11d1c:	ble	1203c <main@@Base+0x3fc>
   11d20:	ldr	r7, [pc, #844]	; 12074 <main@@Base+0x434>
   11d24:	ldr	r8, [sp, #36]	; 0x24
   11d28:	mov	r4, #0
   11d2c:	mov	r9, r3
   11d30:	cmp	r8, #0
   11d34:	movgt	r6, #0
   11d38:	ble	11d70 <main@@Base+0x130>
   11d3c:	bl	11c28 <rand@plt>
   11d40:	mov	r2, r4
   11d44:	smull	r1, r3, r7, r0
   11d48:	asr	ip, r0, #31
   11d4c:	rsb	ip, ip, r3, asr #3
   11d50:	mov	r1, r6
   11d54:	add	ip, ip, ip, lsl #2
   11d58:	add	r6, r6, #1
   11d5c:	sub	r3, r0, ip, lsl #2
   11d60:	mov	r0, r5
   11d64:	bl	14810 <table_set_int@@Base>
   11d68:	cmp	r8, r6
   11d6c:	bne	11d3c <main@@Base+0xfc>
   11d70:	add	r4, r4, #1
   11d74:	cmp	r9, r4
   11d78:	bne	11d30 <main@@Base+0xf0>
   11d7c:	mov	r1, #4
   11d80:	mov	r0, fp
   11d84:	bl	11b68 <calloc@plt>
   11d88:	mov	r1, #4
   11d8c:	mov	r6, r0
   11d90:	str	r0, [sp, #40]	; 0x28
   11d94:	mov	r0, fp
   11d98:	bl	11b68 <calloc@plt>
   11d9c:	sub	r8, r6, #4
   11da0:	mov	r6, #0
   11da4:	sub	r7, r0, #4
   11da8:	str	r0, [sp, #32]
   11dac:	str	r6, [r8, #4]!
   11db0:	bl	11c28 <rand@plt>
   11db4:	add	r6, r6, #1
   11db8:	cmp	r4, r6
   11dbc:	add	r3, r0, r0, lsr #31
   11dc0:	and	r3, r3, #1
   11dc4:	sub	r3, r3, r0, lsr #31
   11dc8:	str	r3, [r7, #4]!
   11dcc:	bne	11dac <main@@Base+0x16c>
   11dd0:	mov	r3, fp
   11dd4:	ldr	r2, [sp, #32]
   11dd8:	ldr	r1, [sp, #40]	; 0x28
   11ddc:	mov	r0, r5
   11de0:	bl	14d38 <table_column_sort@@Base>
   11de4:	ldr	r3, [sp, #36]	; 0x24
   11de8:	cmp	r3, #0
   11dec:	ble	1205c <main@@Base+0x41c>
   11df0:	mvn	r3, #0
   11df4:	str	r3, [sp, #20]
   11df8:	str	r3, [sp, #12]
   11dfc:	ldr	r3, [pc, #628]	; 12078 <main@@Base+0x438>
   11e00:	mov	r7, #0
   11e04:	add	r3, pc, r3
   11e08:	str	r3, [sp, #24]
   11e0c:	ldr	r3, [pc, #616]	; 1207c <main@@Base+0x43c>
   11e10:	add	r6, r7, #1
   11e14:	add	r3, pc, r3
   11e18:	str	r3, [sp, #28]
   11e1c:	ldr	r3, [sp, #36]	; 0x24
   11e20:	str	sl, [sp, #44]	; 0x2c
   11e24:	cmp	r3, r6
   11e28:	str	r7, [sp, #16]
   11e2c:	mov	sl, fp
   11e30:	beq	11ee0 <main@@Base+0x2a0>
   11e34:	cmp	sl, #0
   11e38:	ble	11ecc <main@@Base+0x28c>
   11e3c:	ldr	r3, [sp, #32]
   11e40:	mov	r4, #0
   11e44:	sub	r9, r3, #4
   11e48:	ldr	r3, [r9, #4]!
   11e4c:	mov	r2, r4
   11e50:	cmp	r3, #0
   11e54:	mov	r1, r7
   11e58:	mov	r0, r5
   11e5c:	bne	11fe8 <main@@Base+0x3a8>
   11e60:	bl	1414c <table_get_int@@Base>
   11e64:	mov	r2, r4
   11e68:	mov	r1, r6
   11e6c:	mov	r8, r0
   11e70:	mov	r0, r5
   11e74:	bl	1414c <table_get_int@@Base>
   11e78:	cmp	r8, r0
   11e7c:	bgt	1202c <main@@Base+0x3ec>
   11e80:	add	fp, r4, #1
   11e84:	cmp	sl, fp
   11e88:	beq	11ecc <main@@Base+0x28c>
   11e8c:	mov	r2, r4
   11e90:	mov	r1, r6
   11e94:	mov	r0, r5
   11e98:	bl	1414c <table_get_int@@Base>
   11e9c:	mov	r2, r4
   11ea0:	mov	r1, r7
   11ea4:	sub	r4, r4, #1
   11ea8:	mov	r8, r0
   11eac:	mov	r0, r5
   11eb0:	bl	1414c <table_get_int@@Base>
   11eb4:	cmp	r8, r0
   11eb8:	bne	11ecc <main@@Base+0x28c>
   11ebc:	cmn	r4, #1
   11ec0:	bne	11e8c <main@@Base+0x24c>
   11ec4:	mov	r4, fp
   11ec8:	b	11e48 <main@@Base+0x208>
   11ecc:	mov	r7, r6
   11ed0:	ldr	r3, [sp, #36]	; 0x24
   11ed4:	add	r6, r7, #1
   11ed8:	cmp	r3, r6
   11edc:	bne	11e34 <main@@Base+0x1f4>
   11ee0:	ldr	r3, [sp, #12]
   11ee4:	ldr	sl, [sp, #44]	; 0x2c
   11ee8:	cmn	r3, #1
   11eec:	beq	11fc4 <main@@Base+0x384>
   11ef0:	mov	r0, r5
   11ef4:	bl	14224 <table_get_row_length@@Base>
   11ef8:	mov	r0, r5
   11efc:	bl	14224 <table_get_row_length@@Base>
   11f00:	mov	fp, r0
   11f04:	ldr	r0, [pc, #372]	; 12080 <main@@Base+0x440>
   11f08:	add	r0, pc, r0
   11f0c:	bl	11bc8 <puts@plt>
   11f10:	cmp	fp, #0
   11f14:	ble	11fc4 <main@@Base+0x384>
   11f18:	ldr	r9, [pc, #356]	; 12084 <main@@Base+0x444>
   11f1c:	ldr	r3, [pc, #356]	; 12088 <main@@Base+0x448>
   11f20:	add	r9, pc, r9
   11f24:	add	r3, pc, r3
   11f28:	ldr	r8, [pc, #348]	; 1208c <main@@Base+0x44c>
   11f2c:	str	r3, [sp, #24]
   11f30:	str	fp, [sp, #28]
   11f34:	ldr	r3, [pc, #340]	; 12090 <main@@Base+0x450>
   11f38:	ldr	fp, [sp, #20]
   11f3c:	str	r9, [sp, #20]
   11f40:	ldr	r9, [sp, #12]
   11f44:	add	r8, pc, r8
   11f48:	mov	r6, #0
   11f4c:	mov	r7, #255	; 0xff
   11f50:	add	r3, pc, r3
   11f54:	str	r3, [sp, #36]	; 0x24
   11f58:	mov	r4, #0
   11f5c:	b	11f84 <main@@Base+0x344>
   11f60:	str	r7, [sp]
   11f64:	bl	12ad8 <table_cell_to_buffer@@Base>
   11f68:	cmp	r9, r6
   11f6c:	cmpeq	fp, r4
   11f70:	mov	r0, r8
   11f74:	mov	r1, sl
   11f78:	ldreq	r0, [sp, #20]
   11f7c:	bl	11b8c <printf@plt>
   11f80:	add	r4, r4, #1
   11f84:	mov	r0, r5
   11f88:	bl	1372c <table_get_column_length@@Base>
   11f8c:	mov	r2, r4
   11f90:	mov	r3, sl
   11f94:	mov	r1, r6
   11f98:	cmp	r4, r0
   11f9c:	mov	r0, r5
   11fa0:	blt	11f60 <main@@Base+0x320>
   11fa4:	cmp	r9, r6
   11fa8:	add	r6, r6, #1
   11fac:	ldreq	r0, [sp, #36]	; 0x24
   11fb0:	ldrne	r0, [sp, #24]
   11fb4:	bl	11bc8 <puts@plt>
   11fb8:	ldr	r3, [sp, #28]
   11fbc:	cmp	r3, r6
   11fc0:	bne	11f58 <main@@Base+0x318>
   11fc4:	mov	r0, r5
   11fc8:	bl	12220 <table_destroy@@Base>
   11fcc:	ldr	r0, [sp, #40]	; 0x28
   11fd0:	bl	11b98 <free@plt>
   11fd4:	ldr	r0, [sp, #32]
   11fd8:	bl	11b98 <free@plt>
   11fdc:	ldr	r0, [sp, #16]
   11fe0:	add	sp, sp, #372	; 0x174
   11fe4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11fe8:	bl	1414c <table_get_int@@Base>
   11fec:	mov	r2, r4
   11ff0:	mov	r1, r6
   11ff4:	mov	r8, r0
   11ff8:	mov	r0, r5
   11ffc:	bl	1414c <table_get_int@@Base>
   12000:	cmp	r8, r0
   12004:	bge	11e80 <main@@Base+0x240>
   12008:	ldr	r0, [sp, #24]
   1200c:	mov	r2, r4
   12010:	mov	r1, r6
   12014:	bl	11b8c <printf@plt>
   12018:	mvn	r3, #0
   1201c:	str	r4, [sp, #20]
   12020:	str	r6, [sp, #12]
   12024:	str	r3, [sp, #16]
   12028:	b	11e80 <main@@Base+0x240>
   1202c:	mov	r2, r4
   12030:	mov	r1, r6
   12034:	ldr	r0, [sp, #28]
   12038:	b	12014 <main@@Base+0x3d4>
   1203c:	mov	r1, #4
   12040:	bl	11b68 <calloc@plt>
   12044:	mov	r1, #4
   12048:	str	r0, [sp, #40]	; 0x28
   1204c:	mov	r0, fp
   12050:	bl	11b68 <calloc@plt>
   12054:	str	r0, [sp, #32]
   12058:	b	11dd0 <main@@Base+0x190>
   1205c:	mov	r3, #0
   12060:	str	r3, [sp, #16]
   12064:	b	11fc4 <main@@Base+0x384>
   12068:	mvnpl	r8, pc, lsl r5
   1206c:	strdeq	r3, [r0], -r0
   12070:	stclgt	12, cr12, [ip], {205}	; 0xcd
   12074:	strbtvs	r6, [r6], -r7, ror #12
   12078:	andeq	r3, r0, r8, ror #9
   1207c:	muleq	r0, r0, r4
   12080:	andeq	r3, r0, r0, lsr r4
   12084:	andeq	r3, r0, ip, lsl r4
   12088:	andeq	r3, r0, r4, lsl r4
   1208c:	andeq	r3, r0, r0, lsl #8
   12090:	strdeq	r3, [r0], -r8

00012094 <_start@@Base>:
   12094:	mov	fp, #0
   12098:	mov	lr, #0
   1209c:	pop	{r1}		; (ldr r1, [sp], #4)
   120a0:	mov	r2, sp
   120a4:	push	{r2}		; (str r2, [sp, #-4]!)
   120a8:	push	{r0}		; (str r0, [sp, #-4]!)
   120ac:	ldr	ip, [pc, #16]	; 120c4 <_start@@Base+0x30>
   120b0:	push	{ip}		; (str ip, [sp, #-4]!)
   120b4:	ldr	r0, [pc, #12]	; 120c8 <_start@@Base+0x34>
   120b8:	ldr	r3, [pc, #12]	; 120cc <_start@@Base+0x38>
   120bc:	bl	11be0 <__libc_start_main@plt>
   120c0:	bl	11c34 <abort@plt>
   120c4:	muleq	r1, r4, r2
   120c8:	andeq	r1, r1, r0, asr #24
   120cc:	andeq	r5, r1, r4, lsr r2
   120d0:	ldr	r3, [pc, #20]	; 120ec <_start@@Base+0x58>
   120d4:	ldr	r2, [pc, #20]	; 120f0 <_start@@Base+0x5c>
   120d8:	add	r3, pc, r3
   120dc:	ldr	r2, [r3, r2]
   120e0:	cmp	r2, #0
   120e4:	bxeq	lr
   120e8:	b	11bec <__gmon_start__@plt>
   120ec:	andeq	r3, r1, r0, lsr #30
   120f0:	andeq	r0, r0, r8, ror r0
   120f4:	ldr	r3, [pc, #28]	; 12118 <_start@@Base+0x84>
   120f8:	ldr	r0, [pc, #28]	; 1211c <_start@@Base+0x88>
   120fc:	sub	r3, r3, r0
   12100:	cmp	r3, #6
   12104:	bxls	lr
   12108:	ldr	r3, [pc, #16]	; 12120 <_start@@Base+0x8c>
   1210c:	cmp	r3, #0
   12110:	bxeq	lr
   12114:	bx	r3
   12118:	andeq	r6, r2, r3, asr #1
   1211c:	andeq	r6, r2, r0, asr #1
   12120:	andeq	r0, r0, r0
   12124:	ldr	r1, [pc, #36]	; 12150 <_start@@Base+0xbc>
   12128:	ldr	r0, [pc, #36]	; 12154 <_start@@Base+0xc0>
   1212c:	sub	r1, r1, r0
   12130:	asr	r1, r1, #2
   12134:	add	r1, r1, r1, lsr #31
   12138:	asrs	r1, r1, #1
   1213c:	bxeq	lr
   12140:	ldr	r3, [pc, #16]	; 12158 <_start@@Base+0xc4>
   12144:	cmp	r3, #0
   12148:	bxeq	lr
   1214c:	bx	r3
   12150:	andeq	r6, r2, r0, asr #1
   12154:	andeq	r6, r2, r0, asr #1
   12158:	andeq	r0, r0, r0
   1215c:	push	{r4, lr}
   12160:	ldr	r4, [pc, #24]	; 12180 <_start@@Base+0xec>
   12164:	ldrb	r3, [r4]
   12168:	cmp	r3, #0
   1216c:	popne	{r4, pc}
   12170:	bl	120f4 <_start@@Base+0x60>
   12174:	mov	r3, #1
   12178:	strb	r3, [r4]
   1217c:	pop	{r4, pc}
   12180:	andeq	r6, r2, r0, asr #1
   12184:	ldr	r0, [pc, #40]	; 121b4 <_start@@Base+0x120>
   12188:	ldr	r3, [r0]
   1218c:	cmp	r3, #0
   12190:	bne	12198 <_start@@Base+0x104>
   12194:	b	12124 <_start@@Base+0x90>
   12198:	ldr	r3, [pc, #24]	; 121b8 <_start@@Base+0x124>
   1219c:	cmp	r3, #0
   121a0:	beq	12194 <_start@@Base+0x100>
   121a4:	push	{r4, lr}
   121a8:	blx	r3
   121ac:	pop	{r4, lr}
   121b0:	b	12124 <_start@@Base+0x90>
   121b4:	andeq	r5, r2, r4, lsl pc
   121b8:	andeq	r0, r0, r0

000121bc <table_init@@Base>:
   121bc:	mov	r3, #0
   121c0:	mov	r2, #10
   121c4:	mov	r1, #20
   121c8:	str	r1, [r0, #24]
   121cc:	str	r3, [r0]
   121d0:	str	r3, [r0, #4]
   121d4:	str	r3, [r0, #12]
   121d8:	str	r3, [r0, #16]
   121dc:	str	r3, [r0, #20]
   121e0:	str	r3, [r0, #28]
   121e4:	str	r3, [r0, #36]	; 0x24
   121e8:	str	r3, [r0, #40]	; 0x28
   121ec:	str	r3, [r0, #44]	; 0x2c
   121f0:	str	r3, [r0, #32]
   121f4:	str	r3, [r0, #52]	; 0x34
   121f8:	str	r2, [r0, #8]
   121fc:	str	r2, [r0, #48]	; 0x30
   12200:	bx	lr

00012204 <table_new@@Base>:
   12204:	push	{r4, lr}
   12208:	mov	r0, #56	; 0x38
   1220c:	bl	11bd4 <malloc@plt>
   12210:	mov	r4, r0
   12214:	bl	121bc <table_init@@Base>
   12218:	mov	r0, r4
   1221c:	pop	{r4, pc}

00012220 <table_destroy@@Base>:
   12220:	push	{r4, r5, r6, lr}
   12224:	subs	r5, r0, #0
   12228:	popeq	{r4, r5, r6, pc}
   1222c:	mvn	r2, #0
   12230:	mov	r1, r2
   12234:	mov	r3, #64	; 0x40
   12238:	bl	12a50 <table_notify@@Base>
   1223c:	mov	r0, r5
   12240:	bl	14224 <table_get_row_length@@Base>
   12244:	subs	r6, r0, #0
   12248:	movgt	r4, #0
   1224c:	ble	12268 <table_destroy@@Base+0x48>
   12250:	mov	r1, r4
   12254:	mov	r0, r5
   12258:	add	r4, r4, #1
   1225c:	bl	14310 <table_row_destroy@@Base>
   12260:	cmp	r6, r4
   12264:	bne	12250 <table_destroy@@Base+0x30>
   12268:	ldr	r0, [r5, #16]
   1226c:	cmp	r0, #0
   12270:	beq	12278 <table_destroy@@Base+0x58>
   12274:	bl	11b98 <free@plt>
   12278:	mov	r0, r5
   1227c:	bl	1372c <table_get_column_length@@Base>
   12280:	subs	r6, r0, #0
   12284:	movgt	r4, #0
   12288:	ble	122a4 <table_destroy@@Base+0x84>
   1228c:	mov	r1, r4
   12290:	mov	r0, r5
   12294:	add	r4, r4, #1
   12298:	bl	138ac <table_column_destroy@@Base>
   1229c:	cmp	r6, r4
   122a0:	bne	1228c <table_destroy@@Base+0x6c>
   122a4:	ldr	r0, [r5]
   122a8:	cmp	r0, #0
   122ac:	beq	122b4 <table_destroy@@Base+0x94>
   122b0:	bl	11b98 <free@plt>
   122b4:	ldr	r0, [r5, #36]	; 0x24
   122b8:	cmp	r0, #0
   122bc:	beq	122c4 <table_destroy@@Base+0xa4>
   122c0:	bl	11b98 <free@plt>
   122c4:	ldr	r0, [r5, #40]	; 0x28
   122c8:	cmp	r0, #0
   122cc:	beq	122d4 <table_destroy@@Base+0xb4>
   122d0:	bl	11b98 <free@plt>
   122d4:	ldr	r0, [r5, #44]	; 0x2c
   122d8:	cmp	r0, #0
   122dc:	popeq	{r4, r5, r6, pc}
   122e0:	pop	{r4, r5, r6, lr}
   122e4:	b	11b98 <free@plt>

000122e8 <table_delete@@Base>:
   122e8:	push	{r4, lr}
   122ec:	mov	r4, r0
   122f0:	bl	12220 <table_destroy@@Base>
   122f4:	mov	r0, r4
   122f8:	pop	{r4, lr}
   122fc:	b	11b98 <free@plt>

00012300 <table_dupe@@Base>:
   12300:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12304:	sub	sp, sp, #16
   12308:	mov	r6, r0
   1230c:	bl	14224 <table_get_row_length@@Base>
   12310:	mov	r9, r0
   12314:	mov	r0, r6
   12318:	bl	1372c <table_get_column_length@@Base>
   1231c:	mov	r7, r0
   12320:	bl	12204 <table_new@@Base>
   12324:	cmp	r7, #0
   12328:	movgt	r4, #0
   1232c:	mov	r8, r0
   12330:	ble	1236c <table_dupe@@Base+0x6c>
   12334:	mov	r1, r4
   12338:	mov	r0, r6
   1233c:	bl	13a58 <table_get_column_name@@Base>
   12340:	mov	r1, r4
   12344:	add	r4, r4, #1
   12348:	mov	r5, r0
   1234c:	mov	r0, r6
   12350:	bl	13a48 <table_get_column_data_type@@Base>
   12354:	mov	r1, r5
   12358:	mov	r2, r0
   1235c:	mov	r0, r8
   12360:	bl	1378c <table_add_column@@Base>
   12364:	cmp	r7, r4
   12368:	bne	12334 <table_dupe@@Base+0x34>
   1236c:	cmp	r9, #0
   12370:	movgt	r5, #0
   12374:	addgt	sl, sp, #12
   12378:	ble	12448 <table_dupe@@Base+0x148>
   1237c:	mov	r0, r8
   12380:	bl	1425c <table_add_row@@Base>
   12384:	cmp	r7, #0
   12388:	movgt	r4, #0
   1238c:	ble	1243c <table_dupe@@Base+0x13c>
   12390:	mov	r1, r4
   12394:	mov	r0, r6
   12398:	bl	13a48 <table_get_column_data_type@@Base>
   1239c:	cmp	r0, #23
   123a0:	addls	pc, pc, r0, lsl #2
   123a4:	b	12430 <table_dupe@@Base+0x130>
   123a8:	b	124a4 <table_dupe@@Base+0x1a4>
   123ac:	b	12718 <table_dupe@@Base+0x418>
   123b0:	b	126f0 <table_dupe@@Base+0x3f0>
   123b4:	b	126c8 <table_dupe@@Base+0x3c8>
   123b8:	b	126a0 <table_dupe@@Base+0x3a0>
   123bc:	b	127b8 <table_dupe@@Base+0x4b8>
   123c0:	b	12790 <table_dupe@@Base+0x490>
   123c4:	b	12768 <table_dupe@@Base+0x468>
   123c8:	b	12740 <table_dupe@@Base+0x440>
   123cc:	b	12678 <table_dupe@@Base+0x378>
   123d0:	b	12650 <table_dupe@@Base+0x350>
   123d4:	b	12628 <table_dupe@@Base+0x328>
   123d8:	b	12600 <table_dupe@@Base+0x300>
   123dc:	b	125d8 <table_dupe@@Base+0x2d8>
   123e0:	b	125b0 <table_dupe@@Base+0x2b0>
   123e4:	b	12588 <table_dupe@@Base+0x288>
   123e8:	b	12564 <table_dupe@@Base+0x264>
   123ec:	b	12540 <table_dupe@@Base+0x240>
   123f0:	b	1251c <table_dupe@@Base+0x21c>
   123f4:	b	124f4 <table_dupe@@Base+0x1f4>
   123f8:	b	124cc <table_dupe@@Base+0x1cc>
   123fc:	b	1247c <table_dupe@@Base+0x17c>
   12400:	b	12454 <table_dupe@@Base+0x154>
   12404:	b	12408 <table_dupe@@Base+0x108>
   12408:	mov	r2, r4
   1240c:	mov	r1, r5
   12410:	mov	r0, r6
   12414:	bl	14220 <table_get_ptr@@Base>
   12418:	mov	r3, sl
   1241c:	mov	r2, r4
   12420:	mov	r1, r5
   12424:	str	r0, [sp, #12]
   12428:	mov	r0, r8
   1242c:	bl	14b48 <table_set_ptr@@Base>
   12430:	add	r4, r4, #1
   12434:	cmp	r7, r4
   12438:	bne	12390 <table_dupe@@Base+0x90>
   1243c:	add	r5, r5, #1
   12440:	cmp	r9, r5
   12444:	bne	1237c <table_dupe@@Base+0x7c>
   12448:	mov	r0, r8
   1244c:	add	sp, sp, #16
   12450:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12454:	mov	r2, r4
   12458:	mov	r1, r5
   1245c:	mov	r0, r6
   12460:	bl	1411c <table_get_bool@@Base>
   12464:	mov	r2, r4
   12468:	mov	r1, r5
   1246c:	mov	r3, r0
   12470:	mov	r0, r8
   12474:	bl	147e8 <table_set_bool@@Base>
   12478:	b	12430 <table_dupe@@Base+0x130>
   1247c:	mov	r2, r4
   12480:	mov	r1, r5
   12484:	mov	r0, r6
   12488:	bl	1421c <table_get_string@@Base>
   1248c:	mov	r2, r4
   12490:	mov	r1, r5
   12494:	mov	r3, r0
   12498:	mov	r0, r8
   1249c:	bl	14adc <table_set_string@@Base>
   124a0:	b	12430 <table_dupe@@Base+0x130>
   124a4:	mov	r2, r4
   124a8:	mov	r1, r5
   124ac:	mov	r0, r6
   124b0:	bl	1414c <table_get_int@@Base>
   124b4:	mov	r2, r4
   124b8:	mov	r1, r5
   124bc:	mov	r3, r0
   124c0:	mov	r0, r8
   124c4:	bl	14810 <table_set_int@@Base>
   124c8:	b	12430 <table_dupe@@Base+0x130>
   124cc:	mov	r2, r4
   124d0:	mov	r1, r5
   124d4:	mov	r0, r6
   124d8:	bl	14204 <table_get_uchar@@Base>
   124dc:	mov	r2, r4
   124e0:	mov	r1, r5
   124e4:	mov	r3, r0
   124e8:	mov	r0, r8
   124ec:	bl	14b20 <table_set_uchar@@Base>
   124f0:	b	12430 <table_dupe@@Base+0x130>
   124f4:	mov	r2, r4
   124f8:	mov	r1, r5
   124fc:	mov	r0, r6
   12500:	bl	14214 <table_get_char@@Base>
   12504:	mov	r2, r4
   12508:	mov	r1, r5
   1250c:	mov	r3, r0
   12510:	mov	r0, r8
   12514:	bl	14af8 <table_set_char@@Base>
   12518:	b	12430 <table_dupe@@Base+0x130>
   1251c:	mov	r2, r4
   12520:	mov	r1, r5
   12524:	mov	r0, r6
   12528:	bl	141f4 <table_get_ldouble@@Base>
   1252c:	mov	r2, r4
   12530:	mov	r1, r5
   12534:	mov	r0, r8
   12538:	bl	14ab8 <table_set_ldouble@@Base>
   1253c:	b	12430 <table_dupe@@Base+0x130>
   12540:	mov	r2, r4
   12544:	mov	r1, r5
   12548:	mov	r0, r6
   1254c:	bl	141e4 <table_get_double@@Base>
   12550:	mov	r2, r4
   12554:	mov	r1, r5
   12558:	mov	r0, r8
   1255c:	bl	14a94 <table_set_double@@Base>
   12560:	b	12430 <table_dupe@@Base+0x130>
   12564:	mov	r2, r4
   12568:	mov	r1, r5
   1256c:	mov	r0, r6
   12570:	bl	141d4 <table_get_float@@Base>
   12574:	mov	r2, r4
   12578:	mov	r1, r5
   1257c:	mov	r0, r8
   12580:	bl	14a70 <table_set_float@@Base>
   12584:	b	12430 <table_dupe@@Base+0x130>
   12588:	mov	r2, r4
   1258c:	mov	r1, r5
   12590:	mov	r0, r6
   12594:	bl	141c0 <table_get_ullong@@Base>
   12598:	mov	r2, r4
   1259c:	strd	r0, [sp]
   125a0:	mov	r1, r5
   125a4:	mov	r0, r8
   125a8:	bl	14a50 <table_set_ullong@@Base>
   125ac:	b	12430 <table_dupe@@Base+0x130>
   125b0:	mov	r2, r4
   125b4:	mov	r1, r5
   125b8:	mov	r0, r6
   125bc:	bl	141ac <table_get_llong@@Base>
   125c0:	mov	r2, r4
   125c4:	strd	r0, [sp]
   125c8:	mov	r1, r5
   125cc:	mov	r0, r8
   125d0:	bl	14a30 <table_set_llong@@Base>
   125d4:	b	12430 <table_dupe@@Base+0x130>
   125d8:	mov	r2, r4
   125dc:	mov	r1, r5
   125e0:	mov	r0, r6
   125e4:	bl	1419c <table_get_ulong@@Base>
   125e8:	mov	r2, r4
   125ec:	mov	r1, r5
   125f0:	mov	r3, r0
   125f4:	mov	r0, r8
   125f8:	bl	14a08 <table_set_ulong@@Base>
   125fc:	b	12430 <table_dupe@@Base+0x130>
   12600:	mov	r2, r4
   12604:	mov	r1, r5
   12608:	mov	r0, r6
   1260c:	bl	1418c <table_get_long@@Base>
   12610:	mov	r2, r4
   12614:	mov	r1, r5
   12618:	mov	r3, r0
   1261c:	mov	r0, r8
   12620:	bl	149e0 <table_set_long@@Base>
   12624:	b	12430 <table_dupe@@Base+0x130>
   12628:	mov	r2, r4
   1262c:	mov	r1, r5
   12630:	mov	r0, r6
   12634:	bl	14178 <table_get_ushort@@Base>
   12638:	mov	r2, r4
   1263c:	mov	r1, r5
   12640:	mov	r3, r0
   12644:	mov	r0, r8
   12648:	bl	149b8 <table_set_ushort@@Base>
   1264c:	b	12430 <table_dupe@@Base+0x130>
   12650:	mov	r2, r4
   12654:	mov	r1, r5
   12658:	mov	r0, r6
   1265c:	bl	14164 <table_get_short@@Base>
   12660:	mov	r2, r4
   12664:	mov	r1, r5
   12668:	mov	r3, r0
   1266c:	mov	r0, r8
   12670:	bl	14990 <table_set_short@@Base>
   12674:	b	12430 <table_dupe@@Base+0x130>
   12678:	mov	r2, r4
   1267c:	mov	r1, r5
   12680:	mov	r0, r6
   12684:	bl	141d0 <table_get_uint64@@Base>
   12688:	mov	r2, r4
   1268c:	strd	r0, [sp]
   12690:	mov	r1, r5
   12694:	mov	r0, r8
   12698:	bl	14970 <table_set_uint64@@Base>
   1269c:	b	12430 <table_dupe@@Base+0x130>
   126a0:	mov	r2, r4
   126a4:	mov	r1, r5
   126a8:	mov	r0, r6
   126ac:	bl	14174 <table_get_int16@@Base>
   126b0:	mov	r2, r4
   126b4:	mov	r1, r5
   126b8:	mov	r3, r0
   126bc:	mov	r0, r8
   126c0:	bl	148b0 <table_set_int16@@Base>
   126c4:	b	12430 <table_dupe@@Base+0x130>
   126c8:	mov	r2, r4
   126cc:	mov	r1, r5
   126d0:	mov	r0, r6
   126d4:	bl	14218 <table_get_uint8@@Base>
   126d8:	mov	r2, r4
   126dc:	mov	r1, r5
   126e0:	mov	r3, r0
   126e4:	mov	r0, r8
   126e8:	bl	14888 <table_set_uint8@@Base>
   126ec:	b	12430 <table_dupe@@Base+0x130>
   126f0:	mov	r2, r4
   126f4:	mov	r1, r5
   126f8:	mov	r0, r6
   126fc:	bl	1412c <table_get_int8@@Base>
   12700:	mov	r2, r4
   12704:	mov	r1, r5
   12708:	mov	r3, r0
   1270c:	mov	r0, r8
   12710:	bl	14860 <table_set_int8@@Base>
   12714:	b	12430 <table_dupe@@Base+0x130>
   12718:	mov	r2, r4
   1271c:	mov	r1, r5
   12720:	mov	r0, r6
   12724:	bl	14160 <table_get_uint@@Base>
   12728:	mov	r2, r4
   1272c:	mov	r1, r5
   12730:	mov	r3, r0
   12734:	mov	r0, r8
   12738:	bl	14838 <table_set_uint@@Base>
   1273c:	b	12430 <table_dupe@@Base+0x130>
   12740:	mov	r2, r4
   12744:	mov	r1, r5
   12748:	mov	r0, r6
   1274c:	bl	141bc <table_get_int64@@Base>
   12750:	mov	r2, r4
   12754:	strd	r0, [sp]
   12758:	mov	r1, r5
   1275c:	mov	r0, r8
   12760:	bl	14950 <table_set_int64@@Base>
   12764:	b	12430 <table_dupe@@Base+0x130>
   12768:	mov	r2, r4
   1276c:	mov	r1, r5
   12770:	mov	r0, r6
   12774:	bl	14150 <table_get_uint32@@Base>
   12778:	mov	r2, r4
   1277c:	mov	r1, r5
   12780:	mov	r3, r0
   12784:	mov	r0, r8
   12788:	bl	14928 <table_set_uint32@@Base>
   1278c:	b	12430 <table_dupe@@Base+0x130>
   12790:	mov	r2, r4
   12794:	mov	r1, r5
   12798:	mov	r0, r6
   1279c:	bl	1413c <table_get_int32@@Base>
   127a0:	mov	r2, r4
   127a4:	mov	r1, r5
   127a8:	mov	r3, r0
   127ac:	mov	r0, r8
   127b0:	bl	14900 <table_set_int32@@Base>
   127b4:	b	12430 <table_dupe@@Base+0x130>
   127b8:	mov	r2, r4
   127bc:	mov	r1, r5
   127c0:	mov	r0, r6
   127c4:	bl	14188 <table_get_uint16@@Base>
   127c8:	mov	r2, r4
   127cc:	mov	r1, r5
   127d0:	mov	r3, r0
   127d4:	mov	r0, r8
   127d8:	bl	148d8 <table_set_uint16@@Base>
   127dc:	b	12430 <table_dupe@@Base+0x130>

000127e0 <table_get_major_version@@Base>:
   127e0:	mov	r0, #0
   127e4:	bx	lr

000127e8 <table_get_minor_version@@Base>:
   127e8:	mov	r0, #0
   127ec:	bx	lr

000127f0 <table_get_patch_version@@Base>:
   127f0:	mov	r0, #0
   127f4:	bx	lr

000127f8 <table_get_version@@Base>:
   127f8:	ldr	r0, [pc, #4]	; 12804 <table_get_version@@Base+0xc>
   127fc:	add	r0, pc, r0
   12800:	bx	lr
   12804:	andeq	r2, r0, r4, asr #22

00012808 <table_get_callback_length@@Base>:
   12808:	ldr	r0, [r0, #32]
   1280c:	bx	lr

00012810 <table_register_callback@@Base>:
   12810:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12814:	ldr	r5, [r0, #32]
   12818:	cmp	r5, #0
   1281c:	ble	12878 <table_register_callback@@Base+0x68>
   12820:	ldr	lr, [r0, #36]	; 0x24
   12824:	mov	ip, #0
   12828:	sub	lr, lr, #4
   1282c:	b	1283c <table_register_callback@@Base+0x2c>
   12830:	add	ip, ip, #1
   12834:	cmp	ip, r5
   12838:	beq	12878 <table_register_callback@@Base+0x68>
   1283c:	ldr	r4, [lr, #4]!
   12840:	lsl	r6, ip, #2
   12844:	cmp	r1, r4
   12848:	bne	12830 <table_register_callback@@Base+0x20>
   1284c:	ldr	r4, [r0, #40]	; 0x28
   12850:	ldr	r4, [r4, ip, lsl #2]
   12854:	cmp	r2, r4
   12858:	bne	12830 <table_register_callback@@Base+0x20>
   1285c:	cmp	ip, #0
   12860:	beq	12878 <table_register_callback@@Base+0x68>
   12864:	ldr	r1, [r0, #44]	; 0x2c
   12868:	ldr	r2, [r1, r6]
   1286c:	orr	r3, r2, r3
   12870:	str	r3, [r1, r6]
   12874:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12878:	ldr	r8, [r0, #48]	; 0x30
   1287c:	mov	r9, r1
   12880:	mov	r6, r0
   12884:	mov	r1, r8
   12888:	mov	r0, r5
   1288c:	mov	r7, r3
   12890:	mov	r4, r2
   12894:	bl	15204 <table_column_sort@@Base+0x4cc>
   12898:	cmp	r1, #0
   1289c:	beq	128d0 <table_register_callback@@Base+0xc0>
   128a0:	mov	r0, r6
   128a4:	bl	12808 <table_get_callback_length@@Base>
   128a8:	ldr	r3, [r6, #36]	; 0x24
   128ac:	str	r9, [r3, r0, lsl #2]
   128b0:	ldr	r3, [r6, #40]	; 0x28
   128b4:	str	r4, [r3, r0, lsl #2]
   128b8:	ldr	r3, [r6, #44]	; 0x2c
   128bc:	str	r7, [r3, r0, lsl #2]
   128c0:	ldr	r3, [r6, #32]
   128c4:	add	r3, r3, #1
   128c8:	str	r3, [r6, #32]
   128cc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   128d0:	ldr	r1, [r6, #52]	; 0x34
   128d4:	ldr	r0, [r6, #36]	; 0x24
   128d8:	add	r1, r8, r1
   128dc:	str	r1, [r6, #52]	; 0x34
   128e0:	lsl	r1, r1, #2
   128e4:	bl	11bb0 <realloc@plt>
   128e8:	ldr	r1, [r6, #52]	; 0x34
   128ec:	lsl	r1, r1, #2
   128f0:	str	r0, [r6, #36]	; 0x24
   128f4:	ldr	r0, [r6, #40]	; 0x28
   128f8:	bl	11bb0 <realloc@plt>
   128fc:	ldr	r1, [r6, #52]	; 0x34
   12900:	lsl	r1, r1, #2
   12904:	str	r0, [r6, #40]	; 0x28
   12908:	ldr	r0, [r6, #44]	; 0x2c
   1290c:	bl	11bb0 <realloc@plt>
   12910:	str	r0, [r6, #44]	; 0x2c
   12914:	b	128a0 <table_register_callback@@Base+0x90>

00012918 <table_unregister_callback@@Base>:
   12918:	push	{r4, r5, r6, lr}
   1291c:	ldr	lr, [r0, #32]
   12920:	cmp	lr, #0
   12924:	pople	{r4, r5, r6, pc}
   12928:	ldr	r6, [r0, #36]	; 0x24
   1292c:	mov	r3, #0
   12930:	sub	r4, r6, #4
   12934:	b	12944 <table_unregister_callback@@Base+0x2c>
   12938:	add	r3, r3, #1
   1293c:	cmp	r3, lr
   12940:	beq	12a10 <table_unregister_callback@@Base+0xf8>
   12944:	ldr	r5, [r4, #4]!
   12948:	lsl	ip, r3, #2
   1294c:	cmp	r1, r5
   12950:	bne	12938 <table_unregister_callback@@Base+0x20>
   12954:	ldr	r5, [r0, #40]	; 0x28
   12958:	ldr	r5, [r5, r3, lsl #2]
   1295c:	cmp	r2, r5
   12960:	bne	12938 <table_unregister_callback@@Base+0x20>
   12964:	sub	lr, lr, #1
   12968:	cmp	lr, r3
   1296c:	bgt	12978 <table_unregister_callback@@Base+0x60>
   12970:	b	129b4 <table_unregister_callback@@Base+0x9c>
   12974:	ldr	r6, [r0, #36]	; 0x24
   12978:	add	r2, ip, #4
   1297c:	add	r3, r3, #1
   12980:	ldr	r1, [r6, r2]
   12984:	str	r1, [r6, ip]
   12988:	ldr	r1, [r0, #40]	; 0x28
   1298c:	ldr	lr, [r1, r2]
   12990:	str	lr, [r1, ip]
   12994:	ldr	r1, [r0, #44]	; 0x2c
   12998:	ldr	lr, [r1, r2]
   1299c:	str	lr, [r1, ip]
   129a0:	ldr	lr, [r0, #32]
   129a4:	mov	ip, r2
   129a8:	sub	lr, lr, #1
   129ac:	cmp	lr, r3
   129b0:	bgt	12974 <table_unregister_callback@@Base+0x5c>
   129b4:	ldr	r6, [r0, #48]	; 0x30
   129b8:	str	lr, [r0, #32]
   129bc:	mov	r4, r0
   129c0:	mov	r1, r6
   129c4:	mov	r0, lr
   129c8:	bl	15204 <table_column_sort@@Base+0x4cc>
   129cc:	cmp	r1, #0
   129d0:	popne	{r4, r5, r6, pc}
   129d4:	ldr	r5, [r4, #52]	; 0x34
   129d8:	sub	r5, r5, r6
   129dc:	cmp	r5, #0
   129e0:	str	r5, [r4, #52]	; 0x34
   129e4:	bne	12a14 <table_unregister_callback@@Base+0xfc>
   129e8:	ldr	r0, [r4, #36]	; 0x24
   129ec:	bl	11b98 <free@plt>
   129f0:	ldr	r0, [r4, #40]	; 0x28
   129f4:	bl	11b98 <free@plt>
   129f8:	ldr	r0, [r4, #44]	; 0x2c
   129fc:	bl	11b98 <free@plt>
   12a00:	str	r5, [r4, #36]	; 0x24
   12a04:	str	r5, [r4, #40]	; 0x28
   12a08:	str	r5, [r4, #44]	; 0x2c
   12a0c:	pop	{r4, r5, r6, pc}
   12a10:	pop	{r4, r5, r6, pc}
   12a14:	lsl	r1, r5, #2
   12a18:	ldr	r0, [r4, #36]	; 0x24
   12a1c:	bl	11bb0 <realloc@plt>
   12a20:	ldr	r1, [r4, #52]	; 0x34
   12a24:	lsl	r1, r1, #2
   12a28:	str	r0, [r4, #36]	; 0x24
   12a2c:	ldr	r0, [r4, #40]	; 0x28
   12a30:	bl	11bb0 <realloc@plt>
   12a34:	ldr	r1, [r4, #52]	; 0x34
   12a38:	lsl	r1, r1, #2
   12a3c:	str	r0, [r4, #40]	; 0x28
   12a40:	ldr	r0, [r4, #44]	; 0x2c
   12a44:	bl	11bb0 <realloc@plt>
   12a48:	str	r0, [r4, #44]	; 0x2c
   12a4c:	pop	{r4, r5, r6, pc}

00012a50 <table_notify@@Base>:
   12a50:	ldr	ip, [r0, #32]
   12a54:	cmp	ip, #0
   12a58:	bxle	lr
   12a5c:	push	{r4, r5, r6, r7, r8, r9, lr}
   12a60:	mov	r6, r3
   12a64:	sub	sp, sp, #12
   12a68:	mov	r8, r2
   12a6c:	mov	r7, r1
   12a70:	mov	r5, r0
   12a74:	mov	r4, #0
   12a78:	b	12a88 <table_notify@@Base+0x38>
   12a7c:	add	r4, r4, #1
   12a80:	cmp	ip, r4
   12a84:	ble	12ad0 <table_notify@@Base+0x80>
   12a88:	ldr	r0, [r5, #44]	; 0x2c
   12a8c:	ldr	r0, [r0, r4, lsl #2]
   12a90:	tst	r6, r0
   12a94:	beq	12a7c <table_notify@@Base+0x2c>
   12a98:	ldr	r2, [r5, #40]	; 0x28
   12a9c:	ldr	r0, [r5, #36]	; 0x24
   12aa0:	mov	r3, r6
   12aa4:	ldr	r1, [r2, r4, lsl #2]
   12aa8:	mov	r2, r8
   12aac:	str	r1, [sp]
   12ab0:	mov	r1, r7
   12ab4:	ldr	r9, [r0, r4, lsl #2]
   12ab8:	mov	r0, r5
   12abc:	blx	r9
   12ac0:	ldr	ip, [r5, #32]
   12ac4:	add	r4, r4, #1
   12ac8:	cmp	ip, r4
   12acc:	bgt	12a88 <table_notify@@Base+0x38>
   12ad0:	add	sp, sp, #12
   12ad4:	pop	{r4, r5, r6, r7, r8, r9, pc}

00012ad8 <table_cell_to_buffer@@Base>:
   12ad8:	push	{r4, r5, r6, r7, lr}
   12adc:	mov	r7, r1
   12ae0:	sub	sp, sp, #12
   12ae4:	mov	r1, r2
   12ae8:	mov	r4, r2
   12aec:	mov	r5, r3
   12af0:	mov	r6, r0
   12af4:	bl	13a48 <table_get_column_data_type@@Base>
   12af8:	cmp	r0, #23
   12afc:	addls	pc, pc, r0, lsl #2
   12b00:	b	12b8c <table_cell_to_buffer@@Base+0xb4>
   12b04:	b	12f64 <table_cell_to_buffer@@Base+0x48c>
   12b08:	b	12f38 <table_cell_to_buffer@@Base+0x460>
   12b0c:	b	12f0c <table_cell_to_buffer@@Base+0x434>
   12b10:	b	12ee0 <table_cell_to_buffer@@Base+0x408>
   12b14:	b	12eb4 <table_cell_to_buffer@@Base+0x3dc>
   12b18:	b	12e88 <table_cell_to_buffer@@Base+0x3b0>
   12b1c:	b	12e5c <table_cell_to_buffer@@Base+0x384>
   12b20:	b	12e30 <table_cell_to_buffer@@Base+0x358>
   12b24:	b	12e04 <table_cell_to_buffer@@Base+0x32c>
   12b28:	b	12dd8 <table_cell_to_buffer@@Base+0x300>
   12b2c:	b	12dac <table_cell_to_buffer@@Base+0x2d4>
   12b30:	b	12d80 <table_cell_to_buffer@@Base+0x2a8>
   12b34:	b	12d54 <table_cell_to_buffer@@Base+0x27c>
   12b38:	b	12d28 <table_cell_to_buffer@@Base+0x250>
   12b3c:	b	12cfc <table_cell_to_buffer@@Base+0x224>
   12b40:	b	12cd0 <table_cell_to_buffer@@Base+0x1f8>
   12b44:	b	12ca0 <table_cell_to_buffer@@Base+0x1c8>
   12b48:	b	12c74 <table_cell_to_buffer@@Base+0x19c>
   12b4c:	b	12c48 <table_cell_to_buffer@@Base+0x170>
   12b50:	b	12c1c <table_cell_to_buffer@@Base+0x144>
   12b54:	b	12bf0 <table_cell_to_buffer@@Base+0x118>
   12b58:	b	12bc4 <table_cell_to_buffer@@Base+0xec>
   12b5c:	b	12b98 <table_cell_to_buffer@@Base+0xc0>
   12b60:	b	12b64 <table_cell_to_buffer@@Base+0x8c>
   12b64:	mov	r2, r4
   12b68:	mov	r1, r7
   12b6c:	mov	r0, r6
   12b70:	bl	14220 <table_get_ptr@@Base>
   12b74:	ldr	r2, [pc, #1044]	; 12f90 <table_cell_to_buffer@@Base+0x4b8>
   12b78:	ldr	r1, [sp, #32]
   12b7c:	add	r2, pc, r2
   12b80:	mov	r3, r0
   12b84:	mov	r0, r5
   12b88:	bl	11c10 <snprintf@plt>
   12b8c:	mov	r0, #0
   12b90:	add	sp, sp, #12
   12b94:	pop	{r4, r5, r6, r7, pc}
   12b98:	mov	r2, r4
   12b9c:	mov	r1, r7
   12ba0:	mov	r0, r6
   12ba4:	bl	1411c <table_get_bool@@Base>
   12ba8:	ldr	r2, [pc, #996]	; 12f94 <table_cell_to_buffer@@Base+0x4bc>
   12bac:	ldr	r1, [sp, #32]
   12bb0:	add	r2, pc, r2
   12bb4:	mov	r3, r0
   12bb8:	mov	r0, r5
   12bbc:	bl	11c10 <snprintf@plt>
   12bc0:	b	12b8c <table_cell_to_buffer@@Base+0xb4>
   12bc4:	mov	r2, r4
   12bc8:	mov	r1, r7
   12bcc:	mov	r0, r6
   12bd0:	bl	1421c <table_get_string@@Base>
   12bd4:	ldr	r2, [pc, #956]	; 12f98 <table_cell_to_buffer@@Base+0x4c0>
   12bd8:	ldr	r1, [sp, #32]
   12bdc:	add	r2, pc, r2
   12be0:	mov	r3, r0
   12be4:	mov	r0, r5
   12be8:	bl	11c10 <snprintf@plt>
   12bec:	b	12b8c <table_cell_to_buffer@@Base+0xb4>
   12bf0:	mov	r2, r4
   12bf4:	mov	r1, r7
   12bf8:	mov	r0, r6
   12bfc:	bl	14204 <table_get_uchar@@Base>
   12c00:	ldr	r2, [pc, #916]	; 12f9c <table_cell_to_buffer@@Base+0x4c4>
   12c04:	ldr	r1, [sp, #32]
   12c08:	add	r2, pc, r2
   12c0c:	mov	r3, r0
   12c10:	mov	r0, r5
   12c14:	bl	11c10 <snprintf@plt>
   12c18:	b	12b8c <table_cell_to_buffer@@Base+0xb4>
   12c1c:	mov	r2, r4
   12c20:	mov	r1, r7
   12c24:	mov	r0, r6
   12c28:	bl	14214 <table_get_char@@Base>
   12c2c:	ldr	r2, [pc, #876]	; 12fa0 <table_cell_to_buffer@@Base+0x4c8>
   12c30:	ldr	r1, [sp, #32]
   12c34:	add	r2, pc, r2
   12c38:	mov	r3, r0
   12c3c:	mov	r0, r5
   12c40:	bl	11c10 <snprintf@plt>
   12c44:	b	12b8c <table_cell_to_buffer@@Base+0xb4>
   12c48:	mov	r2, r4
   12c4c:	mov	r1, r7
   12c50:	mov	r0, r6
   12c54:	bl	141f4 <table_get_ldouble@@Base>
   12c58:	ldr	r2, [pc, #836]	; 12fa4 <table_cell_to_buffer@@Base+0x4cc>
   12c5c:	mov	r0, r5
   12c60:	add	r2, pc, r2
   12c64:	ldr	r1, [sp, #32]
   12c68:	vstr	d0, [sp]
   12c6c:	bl	11c10 <snprintf@plt>
   12c70:	b	12b8c <table_cell_to_buffer@@Base+0xb4>
   12c74:	mov	r2, r4
   12c78:	mov	r1, r7
   12c7c:	mov	r0, r6
   12c80:	bl	141e4 <table_get_double@@Base>
   12c84:	ldr	r2, [pc, #796]	; 12fa8 <table_cell_to_buffer@@Base+0x4d0>
   12c88:	mov	r0, r5
   12c8c:	add	r2, pc, r2
   12c90:	ldr	r1, [sp, #32]
   12c94:	vstr	d0, [sp]
   12c98:	bl	11c10 <snprintf@plt>
   12c9c:	b	12b8c <table_cell_to_buffer@@Base+0xb4>
   12ca0:	mov	r2, r4
   12ca4:	mov	r1, r7
   12ca8:	mov	r0, r6
   12cac:	bl	141d4 <table_get_float@@Base>
   12cb0:	ldr	r2, [pc, #756]	; 12fac <table_cell_to_buffer@@Base+0x4d4>
   12cb4:	mov	r0, r5
   12cb8:	add	r2, pc, r2
   12cbc:	ldr	r1, [sp, #32]
   12cc0:	vcvt.f64.f32	d0, s0
   12cc4:	vstr	d0, [sp]
   12cc8:	bl	11c10 <snprintf@plt>
   12ccc:	b	12b8c <table_cell_to_buffer@@Base+0xb4>
   12cd0:	mov	r2, r4
   12cd4:	mov	r1, r7
   12cd8:	mov	r0, r6
   12cdc:	bl	141c0 <table_get_ullong@@Base>
   12ce0:	ldr	r2, [pc, #712]	; 12fb0 <table_cell_to_buffer@@Base+0x4d8>
   12ce4:	add	r2, pc, r2
   12ce8:	strd	r0, [sp]
   12cec:	mov	r0, r5
   12cf0:	ldr	r1, [sp, #32]
   12cf4:	bl	11c10 <snprintf@plt>
   12cf8:	b	12b8c <table_cell_to_buffer@@Base+0xb4>
   12cfc:	mov	r2, r4
   12d00:	mov	r1, r7
   12d04:	mov	r0, r6
   12d08:	bl	141ac <table_get_llong@@Base>
   12d0c:	ldr	r2, [pc, #672]	; 12fb4 <table_cell_to_buffer@@Base+0x4dc>
   12d10:	add	r2, pc, r2
   12d14:	strd	r0, [sp]
   12d18:	mov	r0, r5
   12d1c:	ldr	r1, [sp, #32]
   12d20:	bl	11c10 <snprintf@plt>
   12d24:	b	12b8c <table_cell_to_buffer@@Base+0xb4>
   12d28:	mov	r2, r4
   12d2c:	mov	r1, r7
   12d30:	mov	r0, r6
   12d34:	bl	1419c <table_get_ulong@@Base>
   12d38:	ldr	r2, [pc, #632]	; 12fb8 <table_cell_to_buffer@@Base+0x4e0>
   12d3c:	ldr	r1, [sp, #32]
   12d40:	add	r2, pc, r2
   12d44:	mov	r3, r0
   12d48:	mov	r0, r5
   12d4c:	bl	11c10 <snprintf@plt>
   12d50:	b	12b8c <table_cell_to_buffer@@Base+0xb4>
   12d54:	mov	r2, r4
   12d58:	mov	r1, r7
   12d5c:	mov	r0, r6
   12d60:	bl	1418c <table_get_long@@Base>
   12d64:	ldr	r2, [pc, #592]	; 12fbc <table_cell_to_buffer@@Base+0x4e4>
   12d68:	ldr	r1, [sp, #32]
   12d6c:	add	r2, pc, r2
   12d70:	mov	r3, r0
   12d74:	mov	r0, r5
   12d78:	bl	11c10 <snprintf@plt>
   12d7c:	b	12b8c <table_cell_to_buffer@@Base+0xb4>
   12d80:	mov	r2, r4
   12d84:	mov	r1, r7
   12d88:	mov	r0, r6
   12d8c:	bl	14178 <table_get_ushort@@Base>
   12d90:	ldr	r2, [pc, #552]	; 12fc0 <table_cell_to_buffer@@Base+0x4e8>
   12d94:	ldr	r1, [sp, #32]
   12d98:	add	r2, pc, r2
   12d9c:	mov	r3, r0
   12da0:	mov	r0, r5
   12da4:	bl	11c10 <snprintf@plt>
   12da8:	b	12b8c <table_cell_to_buffer@@Base+0xb4>
   12dac:	mov	r2, r4
   12db0:	mov	r1, r7
   12db4:	mov	r0, r6
   12db8:	bl	14164 <table_get_short@@Base>
   12dbc:	ldr	r2, [pc, #512]	; 12fc4 <table_cell_to_buffer@@Base+0x4ec>
   12dc0:	ldr	r1, [sp, #32]
   12dc4:	add	r2, pc, r2
   12dc8:	mov	r3, r0
   12dcc:	mov	r0, r5
   12dd0:	bl	11c10 <snprintf@plt>
   12dd4:	b	12b8c <table_cell_to_buffer@@Base+0xb4>
   12dd8:	mov	r2, r4
   12ddc:	mov	r1, r7
   12de0:	mov	r0, r6
   12de4:	bl	141d0 <table_get_uint64@@Base>
   12de8:	ldr	r2, [pc, #472]	; 12fc8 <table_cell_to_buffer@@Base+0x4f0>
   12dec:	add	r2, pc, r2
   12df0:	strd	r0, [sp]
   12df4:	mov	r0, r5
   12df8:	ldr	r1, [sp, #32]
   12dfc:	bl	11c10 <snprintf@plt>
   12e00:	b	12b8c <table_cell_to_buffer@@Base+0xb4>
   12e04:	mov	r2, r4
   12e08:	mov	r1, r7
   12e0c:	mov	r0, r6
   12e10:	bl	141bc <table_get_int64@@Base>
   12e14:	ldr	r2, [pc, #432]	; 12fcc <table_cell_to_buffer@@Base+0x4f4>
   12e18:	add	r2, pc, r2
   12e1c:	strd	r0, [sp]
   12e20:	mov	r0, r5
   12e24:	ldr	r1, [sp, #32]
   12e28:	bl	11c10 <snprintf@plt>
   12e2c:	b	12b8c <table_cell_to_buffer@@Base+0xb4>
   12e30:	mov	r2, r4
   12e34:	mov	r1, r7
   12e38:	mov	r0, r6
   12e3c:	bl	14150 <table_get_uint32@@Base>
   12e40:	ldr	r2, [pc, #392]	; 12fd0 <table_cell_to_buffer@@Base+0x4f8>
   12e44:	ldr	r1, [sp, #32]
   12e48:	add	r2, pc, r2
   12e4c:	mov	r3, r0
   12e50:	mov	r0, r5
   12e54:	bl	11c10 <snprintf@plt>
   12e58:	b	12b8c <table_cell_to_buffer@@Base+0xb4>
   12e5c:	mov	r2, r4
   12e60:	mov	r1, r7
   12e64:	mov	r0, r6
   12e68:	bl	1413c <table_get_int32@@Base>
   12e6c:	ldr	r2, [pc, #352]	; 12fd4 <table_cell_to_buffer@@Base+0x4fc>
   12e70:	ldr	r1, [sp, #32]
   12e74:	add	r2, pc, r2
   12e78:	mov	r3, r0
   12e7c:	mov	r0, r5
   12e80:	bl	11c10 <snprintf@plt>
   12e84:	b	12b8c <table_cell_to_buffer@@Base+0xb4>
   12e88:	mov	r2, r4
   12e8c:	mov	r1, r7
   12e90:	mov	r0, r6
   12e94:	bl	14188 <table_get_uint16@@Base>
   12e98:	ldr	r2, [pc, #312]	; 12fd8 <table_cell_to_buffer@@Base+0x500>
   12e9c:	ldr	r1, [sp, #32]
   12ea0:	add	r2, pc, r2
   12ea4:	mov	r3, r0
   12ea8:	mov	r0, r5
   12eac:	bl	11c10 <snprintf@plt>
   12eb0:	b	12b8c <table_cell_to_buffer@@Base+0xb4>
   12eb4:	mov	r2, r4
   12eb8:	mov	r1, r7
   12ebc:	mov	r0, r6
   12ec0:	bl	14174 <table_get_int16@@Base>
   12ec4:	ldr	r2, [pc, #272]	; 12fdc <table_cell_to_buffer@@Base+0x504>
   12ec8:	ldr	r1, [sp, #32]
   12ecc:	add	r2, pc, r2
   12ed0:	mov	r3, r0
   12ed4:	mov	r0, r5
   12ed8:	bl	11c10 <snprintf@plt>
   12edc:	b	12b8c <table_cell_to_buffer@@Base+0xb4>
   12ee0:	mov	r2, r4
   12ee4:	mov	r1, r7
   12ee8:	mov	r0, r6
   12eec:	bl	14218 <table_get_uint8@@Base>
   12ef0:	ldr	r2, [pc, #232]	; 12fe0 <table_cell_to_buffer@@Base+0x508>
   12ef4:	ldr	r1, [sp, #32]
   12ef8:	add	r2, pc, r2
   12efc:	mov	r3, r0
   12f00:	mov	r0, r5
   12f04:	bl	11c10 <snprintf@plt>
   12f08:	b	12b8c <table_cell_to_buffer@@Base+0xb4>
   12f0c:	mov	r2, r4
   12f10:	mov	r1, r7
   12f14:	mov	r0, r6
   12f18:	bl	1412c <table_get_int8@@Base>
   12f1c:	ldr	r2, [pc, #192]	; 12fe4 <table_cell_to_buffer@@Base+0x50c>
   12f20:	ldr	r1, [sp, #32]
   12f24:	add	r2, pc, r2
   12f28:	mov	r3, r0
   12f2c:	mov	r0, r5
   12f30:	bl	11c10 <snprintf@plt>
   12f34:	b	12b8c <table_cell_to_buffer@@Base+0xb4>
   12f38:	mov	r2, r4
   12f3c:	mov	r1, r7
   12f40:	mov	r0, r6
   12f44:	bl	14160 <table_get_uint@@Base>
   12f48:	ldr	r2, [pc, #152]	; 12fe8 <table_cell_to_buffer@@Base+0x510>
   12f4c:	ldr	r1, [sp, #32]
   12f50:	add	r2, pc, r2
   12f54:	mov	r3, r0
   12f58:	mov	r0, r5
   12f5c:	bl	11c10 <snprintf@plt>
   12f60:	b	12b8c <table_cell_to_buffer@@Base+0xb4>
   12f64:	mov	r2, r4
   12f68:	mov	r1, r7
   12f6c:	mov	r0, r6
   12f70:	bl	1414c <table_get_int@@Base>
   12f74:	ldr	r2, [pc, #112]	; 12fec <table_cell_to_buffer@@Base+0x514>
   12f78:	ldr	r1, [sp, #32]
   12f7c:	add	r2, pc, r2
   12f80:	mov	r3, r0
   12f84:	mov	r0, r5
   12f88:	bl	11c10 <snprintf@plt>
   12f8c:	b	12b8c <table_cell_to_buffer@@Base+0xb4>
   12f90:	andeq	r2, r0, r8, lsl #16
   12f94:	strdeq	r2, [r0], -r0
   12f98:	muleq	r0, r4, r7
   12f9c:	andeq	r2, r0, r8, ror r7
   12fa0:	andeq	r2, r0, ip, asr #14
   12fa4:	andeq	r2, r0, ip, lsl r7
   12fa8:	andeq	r2, r0, ip, ror #13
   12fac:			; <UNDEFINED> instruction: 0x000026bc
   12fb0:	andeq	r2, r0, r4, ror r6
   12fb4:	andeq	r2, r0, r0, asr #12
   12fb8:	andeq	r2, r0, ip, lsr #12
   12fbc:	strdeq	r2, [r0], -ip
   12fc0:	andeq	r2, r0, ip, asr #11
   12fc4:	muleq	r0, ip, r5
   12fc8:	andeq	r2, r0, ip, ror #10
   12fcc:	andeq	r2, r0, r8, lsr r5
   12fd0:	andeq	r2, r0, r4, lsl #10
   12fd4:	andeq	r2, r0, ip, lsr #8
   12fd8:	andeq	r2, r0, ip, lsr #9
   12fdc:	ldrdeq	r2, [r0], -r4
   12fe0:	andeq	r2, r0, r4, asr r4
   12fe4:	andeq	r2, r0, ip, ror r3
   12fe8:	strdeq	r2, [r0], -ip
   12fec:	andeq	r2, r0, r4, lsr #6

00012ff0 <table_cell_from_buffer@@Base>:
   12ff0:	push	{r4, r5, r6, r7, r8, lr}
   12ff4:	mov	r8, r1
   12ff8:	sub	sp, sp, #264	; 0x108
   12ffc:	mov	r1, r2
   13000:	mov	r4, r2
   13004:	mov	r6, r3
   13008:	mov	r5, r0
   1300c:	bl	13a48 <table_get_column_data_type@@Base>
   13010:	cmp	r0, #23
   13014:	addls	pc, pc, r0, lsl #2
   13018:	b	13628 <table_cell_from_buffer@@Base+0x638>
   1301c:	b	135bc <table_cell_from_buffer@@Base+0x5cc>
   13020:	b	13584 <table_cell_from_buffer@@Base+0x594>
   13024:	b	13548 <table_cell_from_buffer@@Base+0x558>
   13028:	b	13510 <table_cell_from_buffer@@Base+0x520>
   1302c:	b	134d4 <table_cell_from_buffer@@Base+0x4e4>
   13030:	b	13498 <table_cell_from_buffer@@Base+0x4a8>
   13034:	b	13460 <table_cell_from_buffer@@Base+0x470>
   13038:	b	13428 <table_cell_from_buffer@@Base+0x438>
   1303c:	b	133e8 <table_cell_from_buffer@@Base+0x3f8>
   13040:	b	133a8 <table_cell_from_buffer@@Base+0x3b8>
   13044:	b	1336c <table_cell_from_buffer@@Base+0x37c>
   13048:	b	13330 <table_cell_from_buffer@@Base+0x340>
   1304c:	b	132f8 <table_cell_from_buffer@@Base+0x308>
   13050:	b	132c0 <table_cell_from_buffer@@Base+0x2d0>
   13054:	b	13280 <table_cell_from_buffer@@Base+0x290>
   13058:	b	13240 <table_cell_from_buffer@@Base+0x250>
   1305c:	b	131d0 <table_cell_from_buffer@@Base+0x1e0>
   13060:	b	13198 <table_cell_from_buffer@@Base+0x1a8>
   13064:	b	13208 <table_cell_from_buffer@@Base+0x218>
   13068:	b	130ec <table_cell_from_buffer@@Base+0xfc>
   1306c:	b	13160 <table_cell_from_buffer@@Base+0x170>
   13070:	b	13124 <table_cell_from_buffer@@Base+0x134>
   13074:	b	130a8 <table_cell_from_buffer@@Base+0xb8>
   13078:	b	1307c <table_cell_from_buffer@@Base+0x8c>
   1307c:	ldr	r1, [pc, #1452]	; 13630 <table_cell_from_buffer@@Base+0x640>
   13080:	mov	r0, r6
   13084:	add	r2, sp, #8
   13088:	add	r1, pc, r1
   1308c:	bl	11c1c <__isoc99_sscanf@plt>
   13090:	cmp	r0, #1
   13094:	beq	1360c <table_cell_from_buffer@@Base+0x61c>
   13098:	mvn	r6, #0
   1309c:	mov	r0, r6
   130a0:	add	sp, sp, #264	; 0x108
   130a4:	pop	{r4, r5, r6, r7, r8, pc}
   130a8:	ldr	r1, [pc, #1412]	; 13634 <table_cell_from_buffer@@Base+0x644>
   130ac:	mov	r0, r6
   130b0:	add	r2, sp, #8
   130b4:	add	r1, pc, r1
   130b8:	bl	11c1c <__isoc99_sscanf@plt>
   130bc:	cmp	r0, #1
   130c0:	bne	13098 <table_cell_from_buffer@@Base+0xa8>
   130c4:	ldr	r6, [sp, #8]
   130c8:	cmp	r6, #0
   130cc:	beq	135f4 <table_cell_from_buffer@@Base+0x604>
   130d0:	mov	r3, r0
   130d4:	mov	r2, r4
   130d8:	mov	r1, r8
   130dc:	mov	r0, r5
   130e0:	bl	147e8 <table_set_bool@@Base>
   130e4:	mov	r6, #0
   130e8:	b	1309c <table_cell_from_buffer@@Base+0xac>
   130ec:	ldr	r1, [pc, #1348]	; 13638 <table_cell_from_buffer@@Base+0x648>
   130f0:	mov	r0, r6
   130f4:	add	r2, sp, #8
   130f8:	add	r1, pc, r1
   130fc:	bl	11c1c <__isoc99_sscanf@plt>
   13100:	cmp	r0, #1
   13104:	bne	13098 <table_cell_from_buffer@@Base+0xa8>
   13108:	mov	r2, r4
   1310c:	mov	r1, r8
   13110:	mov	r0, r5
   13114:	ldrb	r3, [sp, #8]
   13118:	bl	14af8 <table_set_char@@Base>
   1311c:	mov	r6, #0
   13120:	b	1309c <table_cell_from_buffer@@Base+0xac>
   13124:	ldr	r1, [pc, #1296]	; 1363c <table_cell_from_buffer@@Base+0x64c>
   13128:	add	r7, sp, #8
   1312c:	mov	r0, r6
   13130:	mov	r2, r7
   13134:	add	r1, pc, r1
   13138:	bl	11c1c <__isoc99_sscanf@plt>
   1313c:	cmp	r0, #1
   13140:	bne	13098 <table_cell_from_buffer@@Base+0xa8>
   13144:	mov	r3, r7
   13148:	mov	r2, r4
   1314c:	mov	r1, r8
   13150:	mov	r0, r5
   13154:	bl	14adc <table_set_string@@Base>
   13158:	mov	r6, #0
   1315c:	b	1309c <table_cell_from_buffer@@Base+0xac>
   13160:	ldr	r1, [pc, #1240]	; 13640 <table_cell_from_buffer@@Base+0x650>
   13164:	mov	r0, r6
   13168:	add	r2, sp, #8
   1316c:	add	r1, pc, r1
   13170:	bl	11c1c <__isoc99_sscanf@plt>
   13174:	cmp	r0, #1
   13178:	bne	13098 <table_cell_from_buffer@@Base+0xa8>
   1317c:	mov	r2, r4
   13180:	mov	r1, r8
   13184:	mov	r0, r5
   13188:	ldrb	r3, [sp, #8]
   1318c:	bl	14b20 <table_set_uchar@@Base>
   13190:	mov	r6, #0
   13194:	b	1309c <table_cell_from_buffer@@Base+0xac>
   13198:	ldr	r1, [pc, #1188]	; 13644 <table_cell_from_buffer@@Base+0x654>
   1319c:	mov	r0, r6
   131a0:	add	r2, sp, #8
   131a4:	add	r1, pc, r1
   131a8:	bl	11c1c <__isoc99_sscanf@plt>
   131ac:	cmp	r0, #1
   131b0:	bne	13098 <table_cell_from_buffer@@Base+0xa8>
   131b4:	mov	r2, r4
   131b8:	mov	r1, r8
   131bc:	mov	r0, r5
   131c0:	vldr	d0, [sp, #8]
   131c4:	bl	14a94 <table_set_double@@Base>
   131c8:	mov	r6, #0
   131cc:	b	1309c <table_cell_from_buffer@@Base+0xac>
   131d0:	ldr	r1, [pc, #1136]	; 13648 <table_cell_from_buffer@@Base+0x658>
   131d4:	mov	r0, r6
   131d8:	add	r2, sp, #8
   131dc:	add	r1, pc, r1
   131e0:	bl	11c1c <__isoc99_sscanf@plt>
   131e4:	cmp	r0, #1
   131e8:	bne	13098 <table_cell_from_buffer@@Base+0xa8>
   131ec:	mov	r2, r4
   131f0:	mov	r1, r8
   131f4:	mov	r0, r5
   131f8:	vldr	s0, [sp, #8]
   131fc:	bl	14a70 <table_set_float@@Base>
   13200:	mov	r6, #0
   13204:	b	1309c <table_cell_from_buffer@@Base+0xac>
   13208:	ldr	r1, [pc, #1084]	; 1364c <table_cell_from_buffer@@Base+0x65c>
   1320c:	mov	r0, r6
   13210:	add	r2, sp, #8
   13214:	add	r1, pc, r1
   13218:	bl	11c1c <__isoc99_sscanf@plt>
   1321c:	cmp	r0, #1
   13220:	bne	13098 <table_cell_from_buffer@@Base+0xa8>
   13224:	mov	r2, r4
   13228:	mov	r1, r8
   1322c:	mov	r0, r5
   13230:	vldr	d0, [sp, #8]
   13234:	bl	14ab8 <table_set_ldouble@@Base>
   13238:	mov	r6, #0
   1323c:	b	1309c <table_cell_from_buffer@@Base+0xac>
   13240:	ldr	r1, [pc, #1032]	; 13650 <table_cell_from_buffer@@Base+0x660>
   13244:	add	r7, sp, #8
   13248:	mov	r0, r6
   1324c:	mov	r2, r7
   13250:	add	r1, pc, r1
   13254:	bl	11c1c <__isoc99_sscanf@plt>
   13258:	cmp	r0, #1
   1325c:	bne	13098 <table_cell_from_buffer@@Base+0xa8>
   13260:	ldrd	r6, [r7]
   13264:	mov	r2, r4
   13268:	mov	r1, r8
   1326c:	strd	r6, [sp]
   13270:	mov	r0, r5
   13274:	bl	14a50 <table_set_ullong@@Base>
   13278:	mov	r6, #0
   1327c:	b	1309c <table_cell_from_buffer@@Base+0xac>
   13280:	ldr	r1, [pc, #972]	; 13654 <table_cell_from_buffer@@Base+0x664>
   13284:	add	r7, sp, #8
   13288:	mov	r0, r6
   1328c:	mov	r2, r7
   13290:	add	r1, pc, r1
   13294:	bl	11c1c <__isoc99_sscanf@plt>
   13298:	cmp	r0, #1
   1329c:	bne	13098 <table_cell_from_buffer@@Base+0xa8>
   132a0:	ldrd	r6, [r7]
   132a4:	mov	r2, r4
   132a8:	mov	r1, r8
   132ac:	strd	r6, [sp]
   132b0:	mov	r0, r5
   132b4:	bl	14a30 <table_set_llong@@Base>
   132b8:	mov	r6, #0
   132bc:	b	1309c <table_cell_from_buffer@@Base+0xac>
   132c0:	ldr	r1, [pc, #912]	; 13658 <table_cell_from_buffer@@Base+0x668>
   132c4:	mov	r0, r6
   132c8:	add	r2, sp, #8
   132cc:	add	r1, pc, r1
   132d0:	bl	11c1c <__isoc99_sscanf@plt>
   132d4:	cmp	r0, #1
   132d8:	bne	13098 <table_cell_from_buffer@@Base+0xa8>
   132dc:	mov	r2, r4
   132e0:	mov	r1, r8
   132e4:	mov	r0, r5
   132e8:	ldr	r3, [sp, #8]
   132ec:	bl	14a08 <table_set_ulong@@Base>
   132f0:	mov	r6, #0
   132f4:	b	1309c <table_cell_from_buffer@@Base+0xac>
   132f8:	ldr	r1, [pc, #860]	; 1365c <table_cell_from_buffer@@Base+0x66c>
   132fc:	mov	r0, r6
   13300:	add	r2, sp, #8
   13304:	add	r1, pc, r1
   13308:	bl	11c1c <__isoc99_sscanf@plt>
   1330c:	cmp	r0, #1
   13310:	bne	13098 <table_cell_from_buffer@@Base+0xa8>
   13314:	mov	r2, r4
   13318:	mov	r1, r8
   1331c:	mov	r0, r5
   13320:	ldr	r3, [sp, #8]
   13324:	bl	149e0 <table_set_long@@Base>
   13328:	mov	r6, #0
   1332c:	b	1309c <table_cell_from_buffer@@Base+0xac>
   13330:	ldr	r1, [pc, #808]	; 13660 <table_cell_from_buffer@@Base+0x670>
   13334:	add	r7, sp, #8
   13338:	mov	r0, r6
   1333c:	mov	r2, r7
   13340:	add	r1, pc, r1
   13344:	bl	11c1c <__isoc99_sscanf@plt>
   13348:	cmp	r0, #1
   1334c:	bne	13098 <table_cell_from_buffer@@Base+0xa8>
   13350:	ldrh	r3, [r7]
   13354:	mov	r2, r4
   13358:	mov	r1, r8
   1335c:	mov	r0, r5
   13360:	bl	149b8 <table_set_ushort@@Base>
   13364:	mov	r6, #0
   13368:	b	1309c <table_cell_from_buffer@@Base+0xac>
   1336c:	ldr	r1, [pc, #752]	; 13664 <table_cell_from_buffer@@Base+0x674>
   13370:	add	r7, sp, #8
   13374:	mov	r0, r6
   13378:	mov	r2, r7
   1337c:	add	r1, pc, r1
   13380:	bl	11c1c <__isoc99_sscanf@plt>
   13384:	cmp	r0, #1
   13388:	bne	13098 <table_cell_from_buffer@@Base+0xa8>
   1338c:	ldrsh	r3, [r7]
   13390:	mov	r2, r4
   13394:	mov	r1, r8
   13398:	mov	r0, r5
   1339c:	bl	14990 <table_set_short@@Base>
   133a0:	mov	r6, #0
   133a4:	b	1309c <table_cell_from_buffer@@Base+0xac>
   133a8:	ldr	r1, [pc, #696]	; 13668 <table_cell_from_buffer@@Base+0x678>
   133ac:	add	r7, sp, #8
   133b0:	mov	r0, r6
   133b4:	mov	r2, r7
   133b8:	add	r1, pc, r1
   133bc:	bl	11c1c <__isoc99_sscanf@plt>
   133c0:	cmp	r0, #1
   133c4:	bne	13098 <table_cell_from_buffer@@Base+0xa8>
   133c8:	ldrd	r6, [r7]
   133cc:	mov	r2, r4
   133d0:	mov	r1, r8
   133d4:	strd	r6, [sp]
   133d8:	mov	r0, r5
   133dc:	bl	14970 <table_set_uint64@@Base>
   133e0:	mov	r6, #0
   133e4:	b	1309c <table_cell_from_buffer@@Base+0xac>
   133e8:	ldr	r1, [pc, #636]	; 1366c <table_cell_from_buffer@@Base+0x67c>
   133ec:	add	r7, sp, #8
   133f0:	mov	r0, r6
   133f4:	mov	r2, r7
   133f8:	add	r1, pc, r1
   133fc:	bl	11c1c <__isoc99_sscanf@plt>
   13400:	cmp	r0, #1
   13404:	bne	13098 <table_cell_from_buffer@@Base+0xa8>
   13408:	ldrd	r6, [r7]
   1340c:	mov	r2, r4
   13410:	mov	r1, r8
   13414:	strd	r6, [sp]
   13418:	mov	r0, r5
   1341c:	bl	14950 <table_set_int64@@Base>
   13420:	mov	r6, #0
   13424:	b	1309c <table_cell_from_buffer@@Base+0xac>
   13428:	ldr	r1, [pc, #576]	; 13670 <table_cell_from_buffer@@Base+0x680>
   1342c:	mov	r0, r6
   13430:	add	r2, sp, #8
   13434:	add	r1, pc, r1
   13438:	bl	11c1c <__isoc99_sscanf@plt>
   1343c:	cmp	r0, #1
   13440:	bne	13098 <table_cell_from_buffer@@Base+0xa8>
   13444:	mov	r2, r4
   13448:	mov	r1, r8
   1344c:	mov	r0, r5
   13450:	ldr	r3, [sp, #8]
   13454:	bl	14928 <table_set_uint32@@Base>
   13458:	mov	r6, #0
   1345c:	b	1309c <table_cell_from_buffer@@Base+0xac>
   13460:	ldr	r1, [pc, #524]	; 13674 <table_cell_from_buffer@@Base+0x684>
   13464:	mov	r0, r6
   13468:	add	r2, sp, #8
   1346c:	add	r1, pc, r1
   13470:	bl	11c1c <__isoc99_sscanf@plt>
   13474:	cmp	r0, #1
   13478:	bne	13098 <table_cell_from_buffer@@Base+0xa8>
   1347c:	mov	r2, r4
   13480:	mov	r1, r8
   13484:	mov	r0, r5
   13488:	ldr	r3, [sp, #8]
   1348c:	bl	14900 <table_set_int32@@Base>
   13490:	mov	r6, #0
   13494:	b	1309c <table_cell_from_buffer@@Base+0xac>
   13498:	ldr	r1, [pc, #472]	; 13678 <table_cell_from_buffer@@Base+0x688>
   1349c:	add	r7, sp, #8
   134a0:	mov	r0, r6
   134a4:	mov	r2, r7
   134a8:	add	r1, pc, r1
   134ac:	bl	11c1c <__isoc99_sscanf@plt>
   134b0:	cmp	r0, #1
   134b4:	bne	13098 <table_cell_from_buffer@@Base+0xa8>
   134b8:	ldrh	r3, [r7]
   134bc:	mov	r2, r4
   134c0:	mov	r1, r8
   134c4:	mov	r0, r5
   134c8:	bl	148d8 <table_set_uint16@@Base>
   134cc:	mov	r6, #0
   134d0:	b	1309c <table_cell_from_buffer@@Base+0xac>
   134d4:	ldr	r1, [pc, #416]	; 1367c <table_cell_from_buffer@@Base+0x68c>
   134d8:	add	r7, sp, #8
   134dc:	mov	r0, r6
   134e0:	mov	r2, r7
   134e4:	add	r1, pc, r1
   134e8:	bl	11c1c <__isoc99_sscanf@plt>
   134ec:	cmp	r0, #1
   134f0:	bne	13098 <table_cell_from_buffer@@Base+0xa8>
   134f4:	ldrsh	r3, [r7]
   134f8:	mov	r2, r4
   134fc:	mov	r1, r8
   13500:	mov	r0, r5
   13504:	bl	148b0 <table_set_int16@@Base>
   13508:	mov	r6, #0
   1350c:	b	1309c <table_cell_from_buffer@@Base+0xac>
   13510:	ldr	r1, [pc, #360]	; 13680 <table_cell_from_buffer@@Base+0x690>
   13514:	mov	r0, r6
   13518:	add	r2, sp, #8
   1351c:	add	r1, pc, r1
   13520:	bl	11c1c <__isoc99_sscanf@plt>
   13524:	cmp	r0, #1
   13528:	bne	13098 <table_cell_from_buffer@@Base+0xa8>
   1352c:	mov	r2, r4
   13530:	mov	r1, r8
   13534:	mov	r0, r5
   13538:	ldrb	r3, [sp, #8]
   1353c:	bl	14888 <table_set_uint8@@Base>
   13540:	mov	r6, #0
   13544:	b	1309c <table_cell_from_buffer@@Base+0xac>
   13548:	ldr	r1, [pc, #308]	; 13684 <table_cell_from_buffer@@Base+0x694>
   1354c:	add	r7, sp, #8
   13550:	mov	r0, r6
   13554:	mov	r2, r7
   13558:	add	r1, pc, r1
   1355c:	bl	11c1c <__isoc99_sscanf@plt>
   13560:	cmp	r0, #1
   13564:	bne	13098 <table_cell_from_buffer@@Base+0xa8>
   13568:	ldrsb	r3, [r7]
   1356c:	mov	r2, r4
   13570:	mov	r1, r8
   13574:	mov	r0, r5
   13578:	bl	14860 <table_set_int8@@Base>
   1357c:	mov	r6, #0
   13580:	b	1309c <table_cell_from_buffer@@Base+0xac>
   13584:	ldr	r1, [pc, #252]	; 13688 <table_cell_from_buffer@@Base+0x698>
   13588:	mov	r0, r6
   1358c:	add	r2, sp, #8
   13590:	add	r1, pc, r1
   13594:	bl	11c1c <__isoc99_sscanf@plt>
   13598:	cmp	r0, #1
   1359c:	bne	13098 <table_cell_from_buffer@@Base+0xa8>
   135a0:	mov	r2, r4
   135a4:	mov	r1, r8
   135a8:	mov	r0, r5
   135ac:	ldr	r3, [sp, #8]
   135b0:	bl	14838 <table_set_uint@@Base>
   135b4:	mov	r6, #0
   135b8:	b	1309c <table_cell_from_buffer@@Base+0xac>
   135bc:	ldr	r1, [pc, #200]	; 1368c <table_cell_from_buffer@@Base+0x69c>
   135c0:	mov	r0, r6
   135c4:	add	r2, sp, #8
   135c8:	add	r1, pc, r1
   135cc:	bl	11c1c <__isoc99_sscanf@plt>
   135d0:	cmp	r0, #1
   135d4:	bne	13098 <table_cell_from_buffer@@Base+0xa8>
   135d8:	mov	r2, r4
   135dc:	mov	r1, r8
   135e0:	mov	r0, r5
   135e4:	ldr	r3, [sp, #8]
   135e8:	bl	14810 <table_set_int@@Base>
   135ec:	mov	r6, #0
   135f0:	b	1309c <table_cell_from_buffer@@Base+0xac>
   135f4:	mov	r2, r4
   135f8:	mov	r1, r8
   135fc:	mov	r0, r5
   13600:	mov	r3, r6
   13604:	bl	147e8 <table_set_bool@@Base>
   13608:	b	1309c <table_cell_from_buffer@@Base+0xac>
   1360c:	mov	r2, r4
   13610:	mov	r1, r8
   13614:	mov	r0, r5
   13618:	ldr	r3, [sp, #8]
   1361c:	bl	14b48 <table_set_ptr@@Base>
   13620:	mov	r6, #0
   13624:	b	1309c <table_cell_from_buffer@@Base+0xac>
   13628:	mov	r6, #0
   1362c:	b	1309c <table_cell_from_buffer@@Base+0xac>
   13630:	strdeq	r2, [r0], -ip
   13634:	andeq	r2, r0, ip, ror #3
   13638:	andeq	r2, r0, r8, lsl #5
   1363c:	andeq	r2, r0, ip, lsr r2
   13640:	andeq	r2, r0, r4, lsl r2
   13644:	ldrdeq	r2, [r0], -r4
   13648:	muleq	r0, r8, r1
   1364c:	andeq	r2, r0, r8, ror #2
   13650:	andeq	r2, r0, r8, lsl #2
   13654:	andeq	r2, r0, r0, asr #1
   13658:	andeq	r2, r0, r0, lsr #1
   1365c:	andeq	r2, r0, r4, rrx
   13660:	andeq	r2, r0, r4, lsr #32
   13664:	andeq	r1, r0, r4, ror #31
   13668:	andeq	r1, r0, r0, lsr #31
   1366c:	andeq	r1, r0, r8, asr pc
   13670:	andeq	r1, r0, r8, lsl pc
   13674:	andeq	r1, r0, r4, lsr lr
   13678:			; <UNDEFINED> instruction: 0x00001ebc
   1367c:	andeq	r1, r0, ip, ror lr
   13680:	andeq	r1, r0, r4, ror lr
   13684:	andeq	r1, r0, r0, lsr lr
   13688:			; <UNDEFINED> instruction: 0x00001dbc
   1368c:	ldrdeq	r1, [r0], -r8

00013690 <table_get_cell_ptr@@Base>:
   13690:	push	{r4, lr}
   13694:	mov	r4, r2
   13698:	bl	1422c <table_get_row_ptr@@Base>
   1369c:	ldr	r0, [r0]
   136a0:	add	r0, r0, r4, lsl #2
   136a4:	pop	{r4, pc}

000136a8 <table_cell_init@@Base>:
   136a8:	push	{r4, lr}
   136ac:	bl	13690 <table_get_cell_ptr@@Base>
   136b0:	mov	r3, #0
   136b4:	str	r3, [r0]
   136b8:	pop	{r4, pc}

000136bc <table_cell_destroy@@Base>:
   136bc:	push	{r4, r5, r6, lr}
   136c0:	mov	r6, r1
   136c4:	mov	r1, r2
   136c8:	mov	r4, r2
   136cc:	mov	r5, r0
   136d0:	bl	13a48 <table_get_column_data_type@@Base>
   136d4:	cmp	r0, #23
   136d8:	popeq	{r4, r5, r6, pc}
   136dc:	mov	r2, r4
   136e0:	mov	r1, r6
   136e4:	mov	r0, r5
   136e8:	bl	13690 <table_get_cell_ptr@@Base>
   136ec:	ldr	r0, [r0]
   136f0:	cmp	r0, #0
   136f4:	popeq	{r4, r5, r6, pc}
   136f8:	pop	{r4, r5, r6, lr}
   136fc:	b	11b98 <free@plt>

00013700 <table_cell_nullify@@Base>:
   13700:	push	{r4, lr}
   13704:	bl	13690 <table_get_cell_ptr@@Base>
   13708:	mov	r4, r0
   1370c:	ldr	r0, [r0]
   13710:	cmp	r0, #0
   13714:	beq	13724 <table_cell_nullify@@Base+0x24>
   13718:	bl	11b98 <free@plt>
   1371c:	mov	r3, #0
   13720:	str	r3, [r4]
   13724:	mov	r0, #0
   13728:	pop	{r4, pc}

0001372c <table_get_column_length@@Base>:
   1372c:	ldr	r0, [r0, #4]
   13730:	bx	lr

00013734 <table_get_col_ptr@@Base>:
   13734:	add	r1, r1, r1, lsl #1
   13738:	ldr	r0, [r0]
   1373c:	add	r0, r0, r1, lsl #2
   13740:	bx	lr

00013744 <table_column_init@@Base>:
   13744:	push	{r4, r5, r6, r7, r8, lr}
   13748:	mov	r5, r2
   1374c:	mov	r7, r3
   13750:	ldr	r6, [sp, #24]
   13754:	bl	13734 <table_get_col_ptr@@Base>
   13758:	mov	r4, r0
   1375c:	mov	r0, r5
   13760:	bl	11bf8 <strlen@plt>
   13764:	add	r0, r0, #1
   13768:	bl	11bd4 <malloc@plt>
   1376c:	subs	r3, r0, #0
   13770:	str	r0, [r4]
   13774:	beq	13780 <table_column_init@@Base+0x3c>
   13778:	mov	r1, r5
   1377c:	bl	11bbc <strcpy@plt>
   13780:	str	r7, [r4, #4]
   13784:	str	r6, [r4, #8]
   13788:	pop	{r4, r5, r6, r7, r8, pc}

0001378c <table_add_column@@Base>:
   1378c:	push	{r4, r5, r6, r7, r8, r9, lr}
   13790:	mov	r5, r0
   13794:	sub	sp, sp, #12
   13798:	mov	r9, r1
   1379c:	mov	r8, r2
   137a0:	bl	1372c <table_get_column_length@@Base>
   137a4:	ldr	r6, [r5, #8]
   137a8:	mov	r1, r6
   137ac:	bl	15204 <table_column_sort@@Base+0x4cc>
   137b0:	subs	r4, r1, #0
   137b4:	beq	13848 <table_add_column@@Base+0xbc>
   137b8:	mov	r0, r5
   137bc:	bl	14224 <table_get_row_length@@Base>
   137c0:	mov	r6, r0
   137c4:	mov	r0, r5
   137c8:	bl	1372c <table_get_column_length@@Base>
   137cc:	mov	r7, r0
   137d0:	mov	r0, r8
   137d4:	bl	13f0c <table_get_default_compare_function_for_data_type@@Base>
   137d8:	mov	r3, r8
   137dc:	mov	r2, r9
   137e0:	mov	r1, r7
   137e4:	str	r0, [sp]
   137e8:	mov	r0, r5
   137ec:	bl	13744 <table_column_init@@Base>
   137f0:	cmp	r6, #0
   137f4:	movgt	r4, #0
   137f8:	ble	13818 <table_add_column@@Base+0x8c>
   137fc:	mov	r1, r4
   13800:	mov	r2, r7
   13804:	mov	r0, r5
   13808:	add	r4, r4, #1
   1380c:	bl	136a8 <table_cell_init@@Base>
   13810:	cmp	r6, r4
   13814:	bne	137fc <table_add_column@@Base+0x70>
   13818:	mov	r0, r5
   1381c:	bl	1372c <table_get_column_length@@Base>
   13820:	mov	r3, #8
   13824:	mvn	r1, #0
   13828:	mov	r2, r0
   1382c:	mov	r0, r5
   13830:	bl	12a50 <table_notify@@Base>
   13834:	ldr	r0, [r5, #4]
   13838:	add	r3, r0, #1
   1383c:	str	r3, [r5, #4]
   13840:	add	sp, sp, #12
   13844:	pop	{r4, r5, r6, r7, r8, r9, pc}
   13848:	ldr	r1, [r5, #12]
   1384c:	ldr	r0, [r5]
   13850:	add	r6, r6, r1
   13854:	str	r6, [r5, #12]
   13858:	add	r6, r6, r6, lsl #1
   1385c:	lsl	r1, r6, #2
   13860:	bl	11bb0 <realloc@plt>
   13864:	str	r0, [r5]
   13868:	mov	r0, r5
   1386c:	bl	14224 <table_get_row_length@@Base>
   13870:	subs	r7, r0, #0
   13874:	ble	137b8 <table_add_column@@Base+0x2c>
   13878:	mov	r1, r4
   1387c:	mov	r0, r5
   13880:	bl	1422c <table_get_row_ptr@@Base>
   13884:	ldr	r1, [r5, #12]
   13888:	add	r4, r4, #1
   1388c:	lsl	r1, r1, #2
   13890:	mov	r6, r0
   13894:	ldr	r0, [r0]
   13898:	bl	11bb0 <realloc@plt>
   1389c:	cmp	r7, r4
   138a0:	str	r0, [r6]
   138a4:	bne	13878 <table_add_column@@Base+0xec>
   138a8:	b	137b8 <table_add_column@@Base+0x2c>

000138ac <table_column_destroy@@Base>:
   138ac:	push	{r4, lr}
   138b0:	bl	13734 <table_get_col_ptr@@Base>
   138b4:	ldr	r0, [r0]
   138b8:	cmp	r0, #0
   138bc:	popeq	{r4, pc}
   138c0:	pop	{r4, lr}
   138c4:	b	11b98 <free@plt>

000138c8 <table_remove_column@@Base>:
   138c8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   138cc:	mov	r6, r0
   138d0:	mov	r9, r1
   138d4:	bl	138ac <table_column_destroy@@Base>
   138d8:	mov	r0, r6
   138dc:	bl	1372c <table_get_column_length@@Base>
   138e0:	sub	r4, r0, #1
   138e4:	cmp	r9, r4
   138e8:	addlt	r3, r9, r9, lsl #1
   138ec:	movlt	r0, r9
   138f0:	lsllt	r3, r3, #2
   138f4:	bge	13930 <table_remove_column@@Base+0x68>
   138f8:	ldr	r2, [r6]
   138fc:	add	ip, r3, #12
   13900:	add	r1, r2, ip
   13904:	add	r0, r0, #1
   13908:	ldr	r5, [r1, #4]
   1390c:	ldr	lr, [r1, #8]
   13910:	ldr	r7, [r1]
   13914:	add	r1, r2, r3
   13918:	cmp	r0, r4
   1391c:	str	r7, [r2, r3]
   13920:	str	r5, [r1, #4]
   13924:	str	lr, [r1, #8]
   13928:	mov	r3, ip
   1392c:	bne	138f8 <table_remove_column@@Base+0x30>
   13930:	mov	r0, r6
   13934:	bl	14224 <table_get_row_length@@Base>
   13938:	subs	r7, r0, #0
   1393c:	lslgt	r8, r9, #2
   13940:	movgt	r5, #0
   13944:	ble	139a0 <table_remove_column@@Base+0xd8>
   13948:	mov	r2, r9
   1394c:	mov	r1, r5
   13950:	mov	r0, r6
   13954:	bl	136bc <table_cell_destroy@@Base>
   13958:	mov	r1, r5
   1395c:	mov	r0, r6
   13960:	bl	1422c <table_get_row_ptr@@Base>
   13964:	cmp	r9, r4
   13968:	movlt	r2, r8
   1396c:	movlt	r3, r9
   13970:	bge	13994 <table_remove_column@@Base+0xcc>
   13974:	ldr	ip, [r0]
   13978:	add	r1, r2, #4
   1397c:	add	r3, r3, #1
   13980:	ldr	lr, [ip, r1]
   13984:	cmp	r3, r4
   13988:	str	lr, [ip, r2]
   1398c:	mov	r2, r1
   13990:	bne	13974 <table_remove_column@@Base+0xac>
   13994:	add	r5, r5, #1
   13998:	cmp	r7, r5
   1399c:	bne	13948 <table_remove_column@@Base+0x80>
   139a0:	ldr	r3, [r6, #4]
   139a4:	mov	r0, r6
   139a8:	sub	r3, r3, #1
   139ac:	str	r3, [r6, #4]
   139b0:	bl	1372c <table_get_column_length@@Base>
   139b4:	ldr	r5, [r6, #8]
   139b8:	mov	r1, r5
   139bc:	bl	15204 <table_column_sort@@Base+0x4cc>
   139c0:	subs	r4, r1, #0
   139c4:	beq	139e4 <table_remove_column@@Base+0x11c>
   139c8:	mov	r0, r6
   139cc:	mov	r2, r9
   139d0:	mov	r3, #16
   139d4:	mvn	r1, #0
   139d8:	bl	12a50 <table_notify@@Base>
   139dc:	mov	r0, #0
   139e0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   139e4:	ldr	r1, [r6, #12]
   139e8:	ldr	r0, [r6]
   139ec:	sub	r1, r1, r5
   139f0:	str	r1, [r6, #12]
   139f4:	add	r1, r1, r1, lsl #1
   139f8:	lsl	r1, r1, #2
   139fc:	bl	11bb0 <realloc@plt>
   13a00:	str	r0, [r6]
   13a04:	mov	r0, r6
   13a08:	bl	14224 <table_get_row_length@@Base>
   13a0c:	subs	r7, r0, #0
   13a10:	ble	139c8 <table_remove_column@@Base+0x100>
   13a14:	mov	r1, r4
   13a18:	mov	r0, r6
   13a1c:	bl	1422c <table_get_row_ptr@@Base>
   13a20:	ldr	r1, [r6, #12]
   13a24:	add	r4, r4, #1
   13a28:	lsl	r1, r1, #2
   13a2c:	mov	r5, r0
   13a30:	ldr	r0, [r0]
   13a34:	bl	11bb0 <realloc@plt>
   13a38:	cmp	r7, r4
   13a3c:	str	r0, [r5]
   13a40:	bne	13a14 <table_remove_column@@Base+0x14c>
   13a44:	b	139c8 <table_remove_column@@Base+0x100>

00013a48 <table_get_column_data_type@@Base>:
   13a48:	push	{r4, lr}
   13a4c:	bl	13734 <table_get_col_ptr@@Base>
   13a50:	ldr	r0, [r0, #4]
   13a54:	pop	{r4, pc}

00013a58 <table_get_column_name@@Base>:
   13a58:	push	{r4, lr}
   13a5c:	bl	13734 <table_get_col_ptr@@Base>
   13a60:	ldr	r0, [r0]
   13a64:	pop	{r4, pc}

00013a68 <table_get_column@@Base>:
   13a68:	push	{r4, r5, r6, r7, r8, lr}
   13a6c:	mov	r6, r1
   13a70:	mov	r5, r0
   13a74:	bl	1372c <table_get_column_length@@Base>
   13a78:	subs	r7, r0, #0
   13a7c:	ble	13ac4 <table_get_column@@Base+0x5c>
   13a80:	mov	r4, #0
   13a84:	b	13a94 <table_get_column@@Base+0x2c>
   13a88:	add	r4, r4, #1
   13a8c:	cmp	r7, r4
   13a90:	beq	13ab8 <table_get_column@@Base+0x50>
   13a94:	mov	r1, r4
   13a98:	mov	r0, r5
   13a9c:	bl	13a58 <table_get_column_name@@Base>
   13aa0:	mov	r1, r6
   13aa4:	bl	11b80 <strcmp@plt>
   13aa8:	cmp	r0, #0
   13aac:	bne	13a88 <table_get_column@@Base+0x20>
   13ab0:	mov	r0, r4
   13ab4:	pop	{r4, r5, r6, r7, r8, pc}
   13ab8:	mvn	r4, #0
   13abc:	mov	r0, r4
   13ac0:	pop	{r4, r5, r6, r7, r8, pc}
   13ac4:	mvneq	r4, #0
   13ac8:	movne	r4, #0
   13acc:	b	13ab0 <table_get_column@@Base+0x48>

00013ad0 <table_get_column_compare_function@@Base>:
   13ad0:	push	{r4, lr}
   13ad4:	bl	13734 <table_get_col_ptr@@Base>
   13ad8:	ldr	r0, [r0, #8]
   13adc:	pop	{r4, pc}

00013ae0 <table_set_column_compare_function@@Base>:
   13ae0:	push	{r4, lr}
   13ae4:	mov	r4, r2
   13ae8:	bl	13734 <table_get_col_ptr@@Base>
   13aec:	str	r4, [r0, #8]
   13af0:	pop	{r4, pc}

00013af4 <table_compare_bool@@Base>:
   13af4:	cmp	r0, #0
   13af8:	beq	13b28 <table_compare_bool@@Base+0x34>
   13afc:	cmp	r1, #0
   13b00:	beq	13b20 <table_compare_bool@@Base+0x2c>
   13b04:	ldrb	r2, [r0]
   13b08:	ldrb	r3, [r1]
   13b0c:	cmp	r2, r3
   13b10:	bgt	13b20 <table_compare_bool@@Base+0x2c>
   13b14:	mvnlt	r0, #0
   13b18:	movge	r0, #0
   13b1c:	bx	lr
   13b20:	mov	r0, #1
   13b24:	bx	lr
   13b28:	adds	r0, r1, #0
   13b2c:	mvnne	r0, #0
   13b30:	bx	lr

00013b34 <table_compare_int8@@Base>:
   13b34:	cmp	r0, #0
   13b38:	beq	13b68 <table_compare_int8@@Base+0x34>
   13b3c:	cmp	r1, #0
   13b40:	beq	13b60 <table_compare_int8@@Base+0x2c>
   13b44:	ldrsb	r2, [r0]
   13b48:	ldrsb	r3, [r1]
   13b4c:	cmp	r2, r3
   13b50:	bgt	13b60 <table_compare_int8@@Base+0x2c>
   13b54:	mvnlt	r0, #0
   13b58:	movge	r0, #0
   13b5c:	bx	lr
   13b60:	mov	r0, #1
   13b64:	bx	lr
   13b68:	adds	r0, r1, #0
   13b6c:	mvnne	r0, #0
   13b70:	bx	lr

00013b74 <table_compare_int32@@Base>:
   13b74:	cmp	r0, #0
   13b78:	beq	13ba8 <table_compare_int32@@Base+0x34>
   13b7c:	cmp	r1, #0
   13b80:	beq	13ba0 <table_compare_int32@@Base+0x2c>
   13b84:	ldr	r2, [r0]
   13b88:	ldr	r3, [r1]
   13b8c:	cmp	r2, r3
   13b90:	bgt	13ba0 <table_compare_int32@@Base+0x2c>
   13b94:	mvnlt	r0, #0
   13b98:	movge	r0, #0
   13b9c:	bx	lr
   13ba0:	mov	r0, #1
   13ba4:	bx	lr
   13ba8:	adds	r0, r1, #0
   13bac:	mvnne	r0, #0
   13bb0:	bx	lr

00013bb4 <table_compare_uint32@@Base>:
   13bb4:	cmp	r0, #0
   13bb8:	beq	13be8 <table_compare_uint32@@Base+0x34>
   13bbc:	cmp	r1, #0
   13bc0:	beq	13be0 <table_compare_uint32@@Base+0x2c>
   13bc4:	ldr	r2, [r0]
   13bc8:	ldr	r3, [r1]
   13bcc:	cmp	r2, r3
   13bd0:	bhi	13be0 <table_compare_uint32@@Base+0x2c>
   13bd4:	mvncc	r0, #0
   13bd8:	movcs	r0, #0
   13bdc:	bx	lr
   13be0:	mov	r0, #1
   13be4:	bx	lr
   13be8:	adds	r0, r1, #0
   13bec:	mvnne	r0, #0
   13bf0:	bx	lr

00013bf4 <table_compare_uint64@@Base>:
   13bf4:	cmp	r0, #0
   13bf8:	beq	13c30 <table_compare_uint64@@Base+0x3c>
   13bfc:	cmp	r1, #0
   13c00:	beq	13c3c <table_compare_uint64@@Base+0x48>
   13c04:	ldrd	r2, [r1]
   13c08:	push	{r4, r5}
   13c0c:	ldrd	r4, [r0]
   13c10:	cmp	r5, r3
   13c14:	cmpeq	r4, r2
   13c18:	movhi	r0, #1
   13c1c:	bhi	13c28 <table_compare_uint64@@Base+0x34>
   13c20:	mvncc	r0, #0
   13c24:	movcs	r0, #0
   13c28:	pop	{r4, r5}
   13c2c:	bx	lr
   13c30:	adds	r0, r1, #0
   13c34:	mvnne	r0, #0
   13c38:	bx	lr
   13c3c:	mov	r0, #1
   13c40:	bx	lr

00013c44 <table_compare_short@@Base>:
   13c44:	cmp	r0, #0
   13c48:	beq	13c78 <table_compare_short@@Base+0x34>
   13c4c:	cmp	r1, #0
   13c50:	beq	13c70 <table_compare_short@@Base+0x2c>
   13c54:	ldrsh	r2, [r0]
   13c58:	ldrsh	r3, [r1]
   13c5c:	cmp	r2, r3
   13c60:	bgt	13c70 <table_compare_short@@Base+0x2c>
   13c64:	mvnlt	r0, #0
   13c68:	movge	r0, #0
   13c6c:	bx	lr
   13c70:	mov	r0, #1
   13c74:	bx	lr
   13c78:	adds	r0, r1, #0
   13c7c:	mvnne	r0, #0
   13c80:	bx	lr

00013c84 <table_compare_ushort@@Base>:
   13c84:	cmp	r0, #0
   13c88:	beq	13cb8 <table_compare_ushort@@Base+0x34>
   13c8c:	cmp	r1, #0
   13c90:	beq	13cb0 <table_compare_ushort@@Base+0x2c>
   13c94:	ldrh	r2, [r0]
   13c98:	ldrh	r3, [r1]
   13c9c:	cmp	r2, r3
   13ca0:	bhi	13cb0 <table_compare_ushort@@Base+0x2c>
   13ca4:	mvncc	r0, #0
   13ca8:	movcs	r0, #0
   13cac:	bx	lr
   13cb0:	mov	r0, #1
   13cb4:	bx	lr
   13cb8:	adds	r0, r1, #0
   13cbc:	mvnne	r0, #0
   13cc0:	bx	lr

00013cc4 <table_compare_long@@Base>:
   13cc4:	cmp	r0, #0
   13cc8:	beq	13cf8 <table_compare_long@@Base+0x34>
   13ccc:	cmp	r1, #0
   13cd0:	beq	13cf0 <table_compare_long@@Base+0x2c>
   13cd4:	ldr	r2, [r0]
   13cd8:	ldr	r3, [r1]
   13cdc:	cmp	r2, r3
   13ce0:	bgt	13cf0 <table_compare_long@@Base+0x2c>
   13ce4:	mvnlt	r0, #0
   13ce8:	movge	r0, #0
   13cec:	bx	lr
   13cf0:	mov	r0, #1
   13cf4:	bx	lr
   13cf8:	adds	r0, r1, #0
   13cfc:	mvnne	r0, #0
   13d00:	bx	lr

00013d04 <table_compare_llong@@Base>:
   13d04:	cmp	r0, #0
   13d08:	beq	13d48 <table_compare_llong@@Base+0x44>
   13d0c:	cmp	r1, #0
   13d10:	beq	13d54 <table_compare_llong@@Base+0x50>
   13d14:	ldrd	r2, [r1]
   13d18:	push	{r4, r5}
   13d1c:	ldrd	r4, [r0]
   13d20:	cmp	r2, r4
   13d24:	sbcs	r1, r3, r5
   13d28:	movlt	r0, #1
   13d2c:	blt	13d40 <table_compare_llong@@Base+0x3c>
   13d30:	cmp	r4, r2
   13d34:	sbcs	r3, r5, r3
   13d38:	mvnlt	r0, #0
   13d3c:	movge	r0, #0
   13d40:	pop	{r4, r5}
   13d44:	bx	lr
   13d48:	adds	r0, r1, #0
   13d4c:	mvnne	r0, #0
   13d50:	bx	lr
   13d54:	mov	r0, #1
   13d58:	bx	lr

00013d5c <table_compare_ullong@@Base>:
   13d5c:	cmp	r0, #0
   13d60:	beq	13d90 <table_compare_ullong@@Base+0x34>
   13d64:	cmp	r1, #0
   13d68:	beq	13d88 <table_compare_ullong@@Base+0x2c>
   13d6c:	ldr	r2, [r0]
   13d70:	ldr	r3, [r1]
   13d74:	cmp	r2, r3
   13d78:	bhi	13d88 <table_compare_ullong@@Base+0x2c>
   13d7c:	mvncc	r0, #0
   13d80:	movcs	r0, #0
   13d84:	bx	lr
   13d88:	mov	r0, #1
   13d8c:	bx	lr
   13d90:	adds	r0, r1, #0
   13d94:	mvnne	r0, #0
   13d98:	bx	lr

00013d9c <table_compare_float@@Base>:
   13d9c:	cmp	r0, #0
   13da0:	beq	13dd4 <table_compare_float@@Base+0x38>
   13da4:	cmp	r1, #0
   13da8:	beq	13dcc <table_compare_float@@Base+0x30>
   13dac:	vldr	s14, [r0]
   13db0:	vldr	s15, [r1]
   13db4:	vcmpe.f32	s14, s15
   13db8:	vmrs	APSR_nzcv, fpscr
   13dbc:	bgt	13dcc <table_compare_float@@Base+0x30>
   13dc0:	mvnmi	r0, #0
   13dc4:	movpl	r0, #0
   13dc8:	bx	lr
   13dcc:	mov	r0, #1
   13dd0:	bx	lr
   13dd4:	adds	r0, r1, #0
   13dd8:	mvnne	r0, #0
   13ddc:	bx	lr

00013de0 <table_compare_double@@Base>:
   13de0:	cmp	r0, #0
   13de4:	beq	13e18 <table_compare_double@@Base+0x38>
   13de8:	cmp	r1, #0
   13dec:	beq	13e10 <table_compare_double@@Base+0x30>
   13df0:	vldr	d6, [r0]
   13df4:	vldr	d7, [r1]
   13df8:	vcmpe.f64	d6, d7
   13dfc:	vmrs	APSR_nzcv, fpscr
   13e00:	bgt	13e10 <table_compare_double@@Base+0x30>
   13e04:	mvnmi	r0, #0
   13e08:	movpl	r0, #0
   13e0c:	bx	lr
   13e10:	mov	r0, #1
   13e14:	bx	lr
   13e18:	adds	r0, r1, #0
   13e1c:	mvnne	r0, #0
   13e20:	bx	lr

00013e24 <table_compare_ldouble@@Base>:
   13e24:	cmp	r0, #0
   13e28:	beq	13e5c <table_compare_ldouble@@Base+0x38>
   13e2c:	cmp	r1, #0
   13e30:	beq	13e54 <table_compare_ldouble@@Base+0x30>
   13e34:	vldr	d6, [r0]
   13e38:	vldr	d7, [r1]
   13e3c:	vcmpe.f64	d6, d7
   13e40:	vmrs	APSR_nzcv, fpscr
   13e44:	bgt	13e54 <table_compare_ldouble@@Base+0x30>
   13e48:	mvnmi	r0, #0
   13e4c:	movpl	r0, #0
   13e50:	bx	lr
   13e54:	mov	r0, #1
   13e58:	bx	lr
   13e5c:	adds	r0, r1, #0
   13e60:	mvnne	r0, #0
   13e64:	bx	lr

00013e68 <table_compare_uchar@@Base>:
   13e68:	cmp	r0, #0
   13e6c:	beq	13e9c <table_compare_uchar@@Base+0x34>
   13e70:	cmp	r1, #0
   13e74:	beq	13e94 <table_compare_uchar@@Base+0x2c>
   13e78:	ldrb	r2, [r0]
   13e7c:	ldrb	r3, [r1]
   13e80:	cmp	r2, r3
   13e84:	bhi	13e94 <table_compare_uchar@@Base+0x2c>
   13e88:	mvncc	r0, #0
   13e8c:	movcs	r0, #0
   13e90:	bx	lr
   13e94:	mov	r0, #1
   13e98:	bx	lr
   13e9c:	adds	r0, r1, #0
   13ea0:	mvnne	r0, #0
   13ea4:	bx	lr

00013ea8 <table_compare_ptr@@Base>:
   13ea8:	cmp	r0, r1
   13eac:	bhi	13ebc <table_compare_ptr@@Base+0x14>
   13eb0:	mvncc	r0, #0
   13eb4:	movcs	r0, #0
   13eb8:	bx	lr
   13ebc:	mov	r0, #1
   13ec0:	bx	lr

00013ec4 <table_compare_string@@Base>:
   13ec4:	cmp	r0, #0
   13ec8:	beq	13ed8 <table_compare_string@@Base+0x14>
   13ecc:	cmp	r1, #0
   13ed0:	beq	13ee4 <table_compare_string@@Base+0x20>
   13ed4:	b	11b80 <strcmp@plt>
   13ed8:	adds	r0, r1, #0
   13edc:	mvnne	r0, #0
   13ee0:	bx	lr
   13ee4:	mov	r0, #1
   13ee8:	bx	lr

00013eec <table_compare_uint16@@Base>:
   13eec:	b	13c84 <table_compare_ushort@@Base>

00013ef0 <table_compare_int16@@Base>:
   13ef0:	b	13c44 <table_compare_short@@Base>

00013ef4 <table_compare_int64@@Base>:
   13ef4:	b	13d04 <table_compare_llong@@Base>

00013ef8 <table_compare_char@@Base>:
   13ef8:	b	13e68 <table_compare_uchar@@Base>

00013efc <table_compare_uint8@@Base>:
   13efc:	b	13e68 <table_compare_uchar@@Base>

00013f00 <table_compare_ulong@@Base>:
   13f00:	b	13d5c <table_compare_ullong@@Base>

00013f04 <table_compare_uint@@Base>:
   13f04:	b	13bb4 <table_compare_uint32@@Base>

00013f08 <table_compare_int@@Base>:
   13f08:	b	13b74 <table_compare_int32@@Base>

00013f0c <table_get_default_compare_function_for_data_type@@Base>:
   13f0c:	ldr	r3, [pc, #404]	; 140a8 <table_get_default_compare_function_for_data_type@@Base+0x19c>
   13f10:	add	r3, pc, r3
   13f14:	cmp	r0, #23
   13f18:	addls	pc, pc, r0, lsl #2
   13f1c:	b	140a0 <table_get_default_compare_function_for_data_type@@Base+0x194>
   13f20:	b	14094 <table_get_default_compare_function_for_data_type@@Base+0x188>
   13f24:	b	14088 <table_get_default_compare_function_for_data_type@@Base+0x17c>
   13f28:	b	1407c <table_get_default_compare_function_for_data_type@@Base+0x170>
   13f2c:	b	14070 <table_get_default_compare_function_for_data_type@@Base+0x164>
   13f30:	b	14064 <table_get_default_compare_function_for_data_type@@Base+0x158>
   13f34:	b	14058 <table_get_default_compare_function_for_data_type@@Base+0x14c>
   13f38:	b	1404c <table_get_default_compare_function_for_data_type@@Base+0x140>
   13f3c:	b	14040 <table_get_default_compare_function_for_data_type@@Base+0x134>
   13f40:	b	14034 <table_get_default_compare_function_for_data_type@@Base+0x128>
   13f44:	b	14028 <table_get_default_compare_function_for_data_type@@Base+0x11c>
   13f48:	b	1401c <table_get_default_compare_function_for_data_type@@Base+0x110>
   13f4c:	b	14010 <table_get_default_compare_function_for_data_type@@Base+0x104>
   13f50:	b	14004 <table_get_default_compare_function_for_data_type@@Base+0xf8>
   13f54:	b	13ff8 <table_get_default_compare_function_for_data_type@@Base+0xec>
   13f58:	b	13fec <table_get_default_compare_function_for_data_type@@Base+0xe0>
   13f5c:	b	13fe0 <table_get_default_compare_function_for_data_type@@Base+0xd4>
   13f60:	b	13fd4 <table_get_default_compare_function_for_data_type@@Base+0xc8>
   13f64:	b	13fc8 <table_get_default_compare_function_for_data_type@@Base+0xbc>
   13f68:	b	13fbc <table_get_default_compare_function_for_data_type@@Base+0xb0>
   13f6c:	b	13fb0 <table_get_default_compare_function_for_data_type@@Base+0xa4>
   13f70:	b	13fa4 <table_get_default_compare_function_for_data_type@@Base+0x98>
   13f74:	b	13f98 <table_get_default_compare_function_for_data_type@@Base+0x8c>
   13f78:	b	13f8c <table_get_default_compare_function_for_data_type@@Base+0x80>
   13f7c:	b	13f80 <table_get_default_compare_function_for_data_type@@Base+0x74>
   13f80:	ldr	r2, [pc, #292]	; 140ac <table_get_default_compare_function_for_data_type@@Base+0x1a0>
   13f84:	ldr	r0, [r3, r2]
   13f88:	bx	lr
   13f8c:	ldr	r2, [pc, #284]	; 140b0 <table_get_default_compare_function_for_data_type@@Base+0x1a4>
   13f90:	ldr	r0, [r3, r2]
   13f94:	bx	lr
   13f98:	ldr	r2, [pc, #276]	; 140b4 <table_get_default_compare_function_for_data_type@@Base+0x1a8>
   13f9c:	ldr	r0, [r3, r2]
   13fa0:	bx	lr
   13fa4:	ldr	r2, [pc, #268]	; 140b8 <table_get_default_compare_function_for_data_type@@Base+0x1ac>
   13fa8:	ldr	r0, [r3, r2]
   13fac:	bx	lr
   13fb0:	ldr	r2, [pc, #260]	; 140bc <table_get_default_compare_function_for_data_type@@Base+0x1b0>
   13fb4:	ldr	r0, [r3, r2]
   13fb8:	bx	lr
   13fbc:	ldr	r2, [pc, #252]	; 140c0 <table_get_default_compare_function_for_data_type@@Base+0x1b4>
   13fc0:	ldr	r0, [r3, r2]
   13fc4:	bx	lr
   13fc8:	ldr	r2, [pc, #244]	; 140c4 <table_get_default_compare_function_for_data_type@@Base+0x1b8>
   13fcc:	ldr	r0, [r3, r2]
   13fd0:	bx	lr
   13fd4:	ldr	r2, [pc, #236]	; 140c8 <table_get_default_compare_function_for_data_type@@Base+0x1bc>
   13fd8:	ldr	r0, [r3, r2]
   13fdc:	bx	lr
   13fe0:	ldr	r2, [pc, #228]	; 140cc <table_get_default_compare_function_for_data_type@@Base+0x1c0>
   13fe4:	ldr	r0, [r3, r2]
   13fe8:	bx	lr
   13fec:	ldr	r2, [pc, #220]	; 140d0 <table_get_default_compare_function_for_data_type@@Base+0x1c4>
   13ff0:	ldr	r0, [r3, r2]
   13ff4:	bx	lr
   13ff8:	ldr	r2, [pc, #212]	; 140d4 <table_get_default_compare_function_for_data_type@@Base+0x1c8>
   13ffc:	ldr	r0, [r3, r2]
   14000:	bx	lr
   14004:	ldr	r2, [pc, #204]	; 140d8 <table_get_default_compare_function_for_data_type@@Base+0x1cc>
   14008:	ldr	r0, [r3, r2]
   1400c:	bx	lr
   14010:	ldr	r2, [pc, #196]	; 140dc <table_get_default_compare_function_for_data_type@@Base+0x1d0>
   14014:	ldr	r0, [r3, r2]
   14018:	bx	lr
   1401c:	ldr	r2, [pc, #188]	; 140e0 <table_get_default_compare_function_for_data_type@@Base+0x1d4>
   14020:	ldr	r0, [r3, r2]
   14024:	bx	lr
   14028:	ldr	r2, [pc, #180]	; 140e4 <table_get_default_compare_function_for_data_type@@Base+0x1d8>
   1402c:	ldr	r0, [r3, r2]
   14030:	bx	lr
   14034:	ldr	r2, [pc, #172]	; 140e8 <table_get_default_compare_function_for_data_type@@Base+0x1dc>
   14038:	ldr	r0, [r3, r2]
   1403c:	bx	lr
   14040:	ldr	r2, [pc, #164]	; 140ec <table_get_default_compare_function_for_data_type@@Base+0x1e0>
   14044:	ldr	r0, [r3, r2]
   14048:	bx	lr
   1404c:	ldr	r2, [pc, #156]	; 140f0 <table_get_default_compare_function_for_data_type@@Base+0x1e4>
   14050:	ldr	r0, [r3, r2]
   14054:	bx	lr
   14058:	ldr	r2, [pc, #148]	; 140f4 <table_get_default_compare_function_for_data_type@@Base+0x1e8>
   1405c:	ldr	r0, [r3, r2]
   14060:	bx	lr
   14064:	ldr	r2, [pc, #140]	; 140f8 <table_get_default_compare_function_for_data_type@@Base+0x1ec>
   14068:	ldr	r0, [r3, r2]
   1406c:	bx	lr
   14070:	ldr	r2, [pc, #132]	; 140fc <table_get_default_compare_function_for_data_type@@Base+0x1f0>
   14074:	ldr	r0, [r3, r2]
   14078:	bx	lr
   1407c:	ldr	r2, [pc, #124]	; 14100 <table_get_default_compare_function_for_data_type@@Base+0x1f4>
   14080:	ldr	r0, [r3, r2]
   14084:	bx	lr
   14088:	ldr	r2, [pc, #116]	; 14104 <table_get_default_compare_function_for_data_type@@Base+0x1f8>
   1408c:	ldr	r0, [r3, r2]
   14090:	bx	lr
   14094:	ldr	r2, [pc, #108]	; 14108 <table_get_default_compare_function_for_data_type@@Base+0x1fc>
   14098:	ldr	r0, [r3, r2]
   1409c:	bx	lr
   140a0:	mov	r0, #0
   140a4:	bx	lr
   140a8:	andeq	r2, r1, r8, ror #1
   140ac:	andeq	r0, r0, r0, lsl #1
   140b0:	andeq	r0, r0, ip, asr r0
   140b4:	andeq	r0, r0, r8, lsr #1
   140b8:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
   140bc:	andeq	r0, r0, r0, rrx
   140c0:	andeq	r0, r0, r8, asr r0
   140c4:	andeq	r0, r0, r4, rrx
   140c8:	andeq	r0, r0, r8, rrx
   140cc:	muleq	r0, r8, r0
   140d0:	muleq	r0, r0, r0
   140d4:	muleq	r0, r4, r0
   140d8:	andeq	r0, r0, ip, lsl #1
   140dc:	andeq	r0, r0, ip, rrx
   140e0:	andeq	r0, r0, r4, ror r0
   140e4:	andeq	r0, r0, r4, lsl #1
   140e8:	andeq	r0, r0, ip, lsr #1
   140ec:	andeq	r0, r0, r0, lsr #1
   140f0:	andeq	r0, r0, r8, lsl #1
   140f4:	andeq	r0, r0, r0, ror r0
   140f8:	andeq	r0, r0, r4, lsr #1
   140fc:	muleq	r0, ip, r0
   14100:	andeq	r0, r0, r4, asr r0
   14104:	strheq	r0, [r0], -r4
   14108:	andeq	r0, r0, ip, ror r0

0001410c <table_get@@Base>:
   1410c:	push	{r4, lr}
   14110:	bl	13690 <table_get_cell_ptr@@Base>
   14114:	ldr	r0, [r0]
   14118:	pop	{r4, pc}

0001411c <table_get_bool@@Base>:
   1411c:	push	{r4, lr}
   14120:	bl	1410c <table_get@@Base>
   14124:	ldrb	r0, [r0]
   14128:	pop	{r4, pc}

0001412c <table_get_int8@@Base>:
   1412c:	push	{r4, lr}
   14130:	bl	1410c <table_get@@Base>
   14134:	ldrsb	r0, [r0]
   14138:	pop	{r4, pc}

0001413c <table_get_int32@@Base>:
   1413c:	push	{r4, lr}
   14140:	bl	1410c <table_get@@Base>
   14144:	ldr	r0, [r0]
   14148:	pop	{r4, pc}

0001414c <table_get_int@@Base>:
   1414c:	b	1413c <table_get_int32@@Base>

00014150 <table_get_uint32@@Base>:
   14150:	push	{r4, lr}
   14154:	bl	1410c <table_get@@Base>
   14158:	ldr	r0, [r0]
   1415c:	pop	{r4, pc}

00014160 <table_get_uint@@Base>:
   14160:	b	14150 <table_get_uint32@@Base>

00014164 <table_get_short@@Base>:
   14164:	push	{r4, lr}
   14168:	bl	1410c <table_get@@Base>
   1416c:	ldrsh	r0, [r0]
   14170:	pop	{r4, pc}

00014174 <table_get_int16@@Base>:
   14174:	b	14164 <table_get_short@@Base>

00014178 <table_get_ushort@@Base>:
   14178:	push	{r4, lr}
   1417c:	bl	1410c <table_get@@Base>
   14180:	ldrh	r0, [r0]
   14184:	pop	{r4, pc}

00014188 <table_get_uint16@@Base>:
   14188:	b	14178 <table_get_ushort@@Base>

0001418c <table_get_long@@Base>:
   1418c:	push	{r4, lr}
   14190:	bl	1410c <table_get@@Base>
   14194:	ldr	r0, [r0]
   14198:	pop	{r4, pc}

0001419c <table_get_ulong@@Base>:
   1419c:	push	{r4, lr}
   141a0:	bl	1410c <table_get@@Base>
   141a4:	ldr	r0, [r0]
   141a8:	pop	{r4, pc}

000141ac <table_get_llong@@Base>:
   141ac:	push	{r4, lr}
   141b0:	bl	1410c <table_get@@Base>
   141b4:	ldrd	r0, [r0]
   141b8:	pop	{r4, pc}

000141bc <table_get_int64@@Base>:
   141bc:	b	141ac <table_get_llong@@Base>

000141c0 <table_get_ullong@@Base>:
   141c0:	push	{r4, lr}
   141c4:	bl	1410c <table_get@@Base>
   141c8:	ldrd	r0, [r0]
   141cc:	pop	{r4, pc}

000141d0 <table_get_uint64@@Base>:
   141d0:	b	141c0 <table_get_ullong@@Base>

000141d4 <table_get_float@@Base>:
   141d4:	push	{r4, lr}
   141d8:	bl	1410c <table_get@@Base>
   141dc:	vldr	s0, [r0]
   141e0:	pop	{r4, pc}

000141e4 <table_get_double@@Base>:
   141e4:	push	{r4, lr}
   141e8:	bl	1410c <table_get@@Base>
   141ec:	vldr	d0, [r0]
   141f0:	pop	{r4, pc}

000141f4 <table_get_ldouble@@Base>:
   141f4:	push	{r4, lr}
   141f8:	bl	1410c <table_get@@Base>
   141fc:	vldr	d0, [r0]
   14200:	pop	{r4, pc}

00014204 <table_get_uchar@@Base>:
   14204:	push	{r4, lr}
   14208:	bl	1410c <table_get@@Base>
   1420c:	ldrb	r0, [r0]
   14210:	pop	{r4, pc}

00014214 <table_get_char@@Base>:
   14214:	b	14204 <table_get_uchar@@Base>

00014218 <table_get_uint8@@Base>:
   14218:	b	14204 <table_get_uchar@@Base>

0001421c <table_get_string@@Base>:
   1421c:	b	1410c <table_get@@Base>

00014220 <table_get_ptr@@Base>:
   14220:	b	1410c <table_get@@Base>

00014224 <table_get_row_length@@Base>:
   14224:	ldr	r0, [r0, #20]
   14228:	bx	lr

0001422c <table_get_row_ptr@@Base>:
   1422c:	ldr	r0, [r0, #16]
   14230:	add	r0, r0, r1, lsl #2
   14234:	bx	lr

00014238 <table_row_init@@Base>:
   14238:	push	{r4, r5, r6, lr}
   1423c:	mov	r5, r0
   14240:	bl	1422c <table_get_row_ptr@@Base>
   14244:	mov	r4, r0
   14248:	ldr	r0, [r5, #12]
   1424c:	lsl	r0, r0, #2
   14250:	bl	11bd4 <malloc@plt>
   14254:	str	r0, [r4]
   14258:	pop	{r4, r5, r6, pc}

0001425c <table_add_row@@Base>:
   1425c:	push	{r4, r5, r6, r7, r8, lr}
   14260:	mov	r5, r0
   14264:	bl	14224 <table_get_row_length@@Base>
   14268:	ldr	r4, [r5, #24]
   1426c:	mov	r1, r4
   14270:	bl	15204 <table_column_sort@@Base+0x4cc>
   14274:	cmp	r1, #0
   14278:	bne	14298 <table_add_row@@Base+0x3c>
   1427c:	ldr	r1, [r5, #28]
   14280:	ldr	r0, [r5, #16]
   14284:	add	r1, r4, r1
   14288:	str	r1, [r5, #28]
   1428c:	lsl	r1, r1, #2
   14290:	bl	11bb0 <realloc@plt>
   14294:	str	r0, [r5, #16]
   14298:	mov	r0, r5
   1429c:	bl	14224 <table_get_row_length@@Base>
   142a0:	mov	r6, r0
   142a4:	mov	r0, r5
   142a8:	bl	1372c <table_get_column_length@@Base>
   142ac:	mov	r1, r6
   142b0:	mov	r7, r0
   142b4:	mov	r0, r5
   142b8:	bl	14238 <table_row_init@@Base>
   142bc:	cmp	r7, #0
   142c0:	ble	142e4 <table_add_row@@Base+0x88>
   142c4:	mov	r4, #0
   142c8:	mov	r2, r4
   142cc:	mov	r1, r6
   142d0:	add	r4, r4, #1
   142d4:	mov	r0, r5
   142d8:	bl	136a8 <table_cell_init@@Base>
   142dc:	cmp	r7, r4
   142e0:	bne	142c8 <table_add_row@@Base+0x6c>
   142e4:	mov	r0, r5
   142e8:	bl	14224 <table_get_row_length@@Base>
   142ec:	mov	r3, #2
   142f0:	mvn	r2, #0
   142f4:	mov	r1, r0
   142f8:	mov	r0, r5
   142fc:	bl	12a50 <table_notify@@Base>
   14300:	ldr	r0, [r5, #20]
   14304:	add	r3, r0, #1
   14308:	str	r3, [r5, #20]
   1430c:	pop	{r4, r5, r6, r7, r8, pc}

00014310 <table_row_destroy@@Base>:
   14310:	push	{r4, r5, r6, r7, r8, lr}
   14314:	mov	r7, r1
   14318:	mov	r6, r0
   1431c:	bl	1372c <table_get_column_length@@Base>
   14320:	mov	r1, r7
   14324:	mov	r5, r0
   14328:	mov	r0, r6
   1432c:	bl	1422c <table_get_row_ptr@@Base>
   14330:	cmp	r5, #0
   14334:	movgt	r4, #0
   14338:	mov	r8, r0
   1433c:	ble	1435c <table_row_destroy@@Base+0x4c>
   14340:	mov	r2, r4
   14344:	mov	r1, r7
   14348:	add	r4, r4, #1
   1434c:	mov	r0, r6
   14350:	bl	136bc <table_cell_destroy@@Base>
   14354:	cmp	r5, r4
   14358:	bne	14340 <table_row_destroy@@Base+0x30>
   1435c:	ldr	r0, [r8]
   14360:	cmp	r0, #0
   14364:	beq	14370 <table_row_destroy@@Base+0x60>
   14368:	pop	{r4, r5, r6, r7, r8, lr}
   1436c:	b	11b98 <free@plt>
   14370:	pop	{r4, r5, r6, r7, r8, pc}

00014374 <table_remove_row@@Base>:
   14374:	push	{r4, r5, r6, r7, r8, lr}
   14378:	mov	r5, r0
   1437c:	mov	r6, r1
   14380:	bl	14224 <table_get_row_length@@Base>
   14384:	mov	r7, r0
   14388:	mov	r0, r5
   1438c:	bl	1372c <table_get_column_length@@Base>
   14390:	subs	r8, r0, #0
   14394:	movgt	r4, #0
   14398:	ble	143dc <table_remove_row@@Base+0x68>
   1439c:	mov	r1, r4
   143a0:	mov	r0, r5
   143a4:	bl	13a48 <table_get_column_data_type@@Base>
   143a8:	mov	r2, r4
   143ac:	mov	r1, r6
   143b0:	add	r4, r4, #1
   143b4:	cmp	r0, #23
   143b8:	mov	r0, r5
   143bc:	beq	143d4 <table_remove_row@@Base+0x60>
   143c0:	bl	13690 <table_get_cell_ptr@@Base>
   143c4:	ldr	r3, [r0]
   143c8:	subs	r0, r3, #0
   143cc:	beq	143d4 <table_remove_row@@Base+0x60>
   143d0:	bl	11b98 <free@plt>
   143d4:	cmp	r8, r4
   143d8:	bne	1439c <table_remove_row@@Base+0x28>
   143dc:	mov	r1, r6
   143e0:	mov	r0, r5
   143e4:	bl	1422c <table_get_row_ptr@@Base>
   143e8:	ldr	r0, [r0]
   143ec:	cmp	r0, #0
   143f0:	beq	143f8 <table_remove_row@@Base+0x84>
   143f4:	bl	11b98 <free@plt>
   143f8:	sub	r0, r7, #1
   143fc:	cmp	r6, r0
   14400:	lsllt	r2, r6, #2
   14404:	movlt	r3, r6
   14408:	bge	1442c <table_remove_row@@Base+0xb8>
   1440c:	ldr	ip, [r5, #16]
   14410:	add	r1, r2, #4
   14414:	add	r3, r3, #1
   14418:	ldr	lr, [ip, r1]
   1441c:	cmp	r3, r0
   14420:	str	lr, [ip, r2]
   14424:	mov	r2, r1
   14428:	bne	1440c <table_remove_row@@Base+0x98>
   1442c:	ldr	r3, [r5, #20]
   14430:	mov	r0, r5
   14434:	sub	r3, r3, #1
   14438:	str	r3, [r5, #20]
   1443c:	bl	14224 <table_get_row_length@@Base>
   14440:	ldr	r4, [r5, #24]
   14444:	mov	r1, r4
   14448:	bl	15204 <table_column_sort@@Base+0x4cc>
   1444c:	cmp	r1, #0
   14450:	bne	14470 <table_remove_row@@Base+0xfc>
   14454:	ldr	r1, [r5, #28]
   14458:	ldr	r0, [r5, #16]
   1445c:	sub	r1, r1, r4
   14460:	str	r1, [r5, #28]
   14464:	lsl	r1, r1, #2
   14468:	bl	11bb0 <realloc@plt>
   1446c:	str	r0, [r5, #16]
   14470:	mov	r0, r5
   14474:	mov	r1, r6
   14478:	mov	r3, #4
   1447c:	mvn	r2, #0
   14480:	bl	12a50 <table_notify@@Base>
   14484:	mov	r0, #0
   14488:	pop	{r4, r5, r6, r7, r8, pc}

0001448c <table_set_row_ptr@@Base>:
   1448c:	ldr	r3, [r0, #16]
   14490:	ldr	r2, [r2]
   14494:	str	r2, [r3, r1, lsl #2]
   14498:	bx	lr

0001449c <table_set@@Base>:
   1449c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   144a0:	mov	r5, r0
   144a4:	mov	r6, r2
   144a8:	ldr	r4, [sp, #32]
   144ac:	mov	r9, r1
   144b0:	mov	r7, r3
   144b4:	bl	13690 <table_get_cell_ptr@@Base>
   144b8:	mov	r1, r6
   144bc:	mov	r8, r0
   144c0:	mov	r0, r5
   144c4:	bl	13734 <table_get_col_ptr@@Base>
   144c8:	cmp	r4, #23
   144cc:	addls	pc, pc, r4, lsl #2
   144d0:	b	14548 <table_set@@Base+0xac>
   144d4:	b	146ec <table_set@@Base+0x250>
   144d8:	b	146dc <table_set@@Base+0x240>
   144dc:	b	146cc <table_set@@Base+0x230>
   144e0:	b	146bc <table_set@@Base+0x220>
   144e4:	b	146ac <table_set@@Base+0x210>
   144e8:	b	14688 <table_set@@Base+0x1ec>
   144ec:	b	14678 <table_set@@Base+0x1dc>
   144f0:	b	14668 <table_set@@Base+0x1cc>
   144f4:	b	1472c <table_set@@Base+0x290>
   144f8:	b	1471c <table_set@@Base+0x280>
   144fc:	b	1470c <table_set@@Base+0x270>
   14500:	b	146fc <table_set@@Base+0x260>
   14504:	b	14778 <table_set@@Base+0x2dc>
   14508:	b	14758 <table_set@@Base+0x2bc>
   1450c:	b	14768 <table_set@@Base+0x2cc>
   14510:	b	14658 <table_set@@Base+0x1bc>
   14514:	b	14634 <table_set@@Base+0x198>
   14518:	b	14624 <table_set@@Base+0x188>
   1451c:	b	145f8 <table_set@@Base+0x15c>
   14520:	b	145e8 <table_set@@Base+0x14c>
   14524:	b	145d8 <table_set@@Base+0x13c>
   14528:	b	145a0 <table_set@@Base+0x104>
   1452c:	b	1457c <table_set@@Base+0xe0>
   14530:	b	14550 <table_set@@Base+0xb4>
   14534:	bl	11bd4 <malloc@plt>
   14538:	cmp	r0, #0
   1453c:	mov	r3, r0
   14540:	str	r0, [r8]
   14544:	bne	14744 <table_set@@Base+0x2a8>
   14548:	mvn	r0, #0
   1454c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14550:	ldr	r3, [r0, #4]
   14554:	cmp	r3, #23
   14558:	bne	14548 <table_set@@Base+0xac>
   1455c:	str	r7, [r8]
   14560:	mov	r0, r5
   14564:	mov	r2, r6
   14568:	mov	r1, r9
   1456c:	mov	r3, #1
   14570:	bl	12a50 <table_notify@@Base>
   14574:	mov	r0, #0
   14578:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1457c:	ldr	r3, [r0, #4]
   14580:	cmp	r3, #22
   14584:	bne	14548 <table_set@@Base+0xac>
   14588:	ldr	r0, [r8]
   1458c:	cmp	r0, #0
   14590:	beq	147a0 <table_set@@Base+0x304>
   14594:	ldrb	r3, [r7]
   14598:	strb	r3, [r0]
   1459c:	b	14560 <table_set@@Base+0xc4>
   145a0:	ldr	r3, [r0, #4]
   145a4:	cmp	r3, #21
   145a8:	bne	14548 <table_set@@Base+0xac>
   145ac:	mov	r0, r7
   145b0:	bl	11bf8 <strlen@plt>
   145b4:	add	r1, r0, #1
   145b8:	ldr	r0, [r8]
   145bc:	bl	11bb0 <realloc@plt>
   145c0:	cmp	r0, #0
   145c4:	str	r0, [r8]
   145c8:	beq	14548 <table_set@@Base+0xac>
   145cc:	mov	r1, r7
   145d0:	bl	11bbc <strcpy@plt>
   145d4:	b	14560 <table_set@@Base+0xc4>
   145d8:	ldr	r3, [r0, #4]
   145dc:	cmp	r3, #20
   145e0:	beq	14588 <table_set@@Base+0xec>
   145e4:	b	14548 <table_set@@Base+0xac>
   145e8:	ldr	r3, [r0, #4]
   145ec:	cmp	r3, #19
   145f0:	beq	14588 <table_set@@Base+0xec>
   145f4:	b	14548 <table_set@@Base+0xac>
   145f8:	ldr	r3, [r0, #4]
   145fc:	cmp	r3, #18
   14600:	bne	14548 <table_set@@Base+0xac>
   14604:	ldr	r0, [r8]
   14608:	cmp	r0, #0
   1460c:	beq	147b8 <table_set@@Base+0x31c>
   14610:	ldr	r2, [r7]
   14614:	ldr	r3, [r7, #4]
   14618:	str	r2, [r0]
   1461c:	str	r3, [r0, #4]
   14620:	b	14560 <table_set@@Base+0xc4>
   14624:	ldr	r3, [r0, #4]
   14628:	cmp	r3, #17
   1462c:	beq	14604 <table_set@@Base+0x168>
   14630:	b	14548 <table_set@@Base+0xac>
   14634:	ldr	r3, [r0, #4]
   14638:	cmp	r3, #16
   1463c:	bne	14548 <table_set@@Base+0xac>
   14640:	ldr	r0, [r8]
   14644:	cmp	r0, #0
   14648:	beq	14788 <table_set@@Base+0x2ec>
   1464c:	ldr	r3, [r7]
   14650:	str	r3, [r0]
   14654:	b	14560 <table_set@@Base+0xc4>
   14658:	ldr	r3, [r0, #4]
   1465c:	cmp	r3, #15
   14660:	beq	14604 <table_set@@Base+0x168>
   14664:	b	14548 <table_set@@Base+0xac>
   14668:	ldr	r3, [r0, #4]
   1466c:	cmp	r3, #7
   14670:	beq	14640 <table_set@@Base+0x1a4>
   14674:	b	14548 <table_set@@Base+0xac>
   14678:	ldr	r3, [r0, #4]
   1467c:	cmp	r3, #6
   14680:	beq	14640 <table_set@@Base+0x1a4>
   14684:	b	14548 <table_set@@Base+0xac>
   14688:	ldr	r3, [r0, #4]
   1468c:	cmp	r3, #5
   14690:	bne	14548 <table_set@@Base+0xac>
   14694:	ldr	r0, [r8]
   14698:	cmp	r0, #0
   1469c:	beq	147d0 <table_set@@Base+0x334>
   146a0:	ldrh	r3, [r7]
   146a4:	strh	r3, [r0]
   146a8:	b	14560 <table_set@@Base+0xc4>
   146ac:	ldr	r3, [r0, #4]
   146b0:	cmp	r3, #4
   146b4:	beq	14694 <table_set@@Base+0x1f8>
   146b8:	b	14548 <table_set@@Base+0xac>
   146bc:	ldr	r3, [r0, #4]
   146c0:	cmp	r3, #3
   146c4:	beq	14588 <table_set@@Base+0xec>
   146c8:	b	14548 <table_set@@Base+0xac>
   146cc:	ldr	r3, [r0, #4]
   146d0:	cmp	r3, #2
   146d4:	beq	14588 <table_set@@Base+0xec>
   146d8:	b	14548 <table_set@@Base+0xac>
   146dc:	ldr	r3, [r0, #4]
   146e0:	cmp	r3, #1
   146e4:	beq	14640 <table_set@@Base+0x1a4>
   146e8:	b	14548 <table_set@@Base+0xac>
   146ec:	ldr	r3, [r0, #4]
   146f0:	cmp	r3, #0
   146f4:	beq	14640 <table_set@@Base+0x1a4>
   146f8:	b	14548 <table_set@@Base+0xac>
   146fc:	ldr	r3, [r0, #4]
   14700:	cmp	r3, #11
   14704:	beq	14694 <table_set@@Base+0x1f8>
   14708:	b	14548 <table_set@@Base+0xac>
   1470c:	ldr	r3, [r0, #4]
   14710:	cmp	r3, #10
   14714:	beq	14694 <table_set@@Base+0x1f8>
   14718:	b	14548 <table_set@@Base+0xac>
   1471c:	ldr	r3, [r0, #4]
   14720:	cmp	r3, #9
   14724:	beq	14604 <table_set@@Base+0x168>
   14728:	b	14548 <table_set@@Base+0xac>
   1472c:	ldr	r0, [r0, #4]
   14730:	cmp	r0, #8
   14734:	bne	14548 <table_set@@Base+0xac>
   14738:	ldr	r3, [r8]
   1473c:	cmp	r3, #0
   14740:	beq	14534 <table_set@@Base+0x98>
   14744:	ldr	r1, [r7]
   14748:	ldr	r2, [r7, #4]
   1474c:	str	r1, [r3]
   14750:	str	r2, [r3, #4]
   14754:	b	14560 <table_set@@Base+0xc4>
   14758:	ldr	r3, [r0, #4]
   1475c:	cmp	r3, #13
   14760:	beq	14640 <table_set@@Base+0x1a4>
   14764:	b	14548 <table_set@@Base+0xac>
   14768:	ldr	r3, [r0, #4]
   1476c:	cmp	r3, #14
   14770:	beq	14604 <table_set@@Base+0x168>
   14774:	b	14548 <table_set@@Base+0xac>
   14778:	ldr	r3, [r0, #4]
   1477c:	cmp	r3, #12
   14780:	beq	14640 <table_set@@Base+0x1a4>
   14784:	b	14548 <table_set@@Base+0xac>
   14788:	mov	r0, #4
   1478c:	bl	11bd4 <malloc@plt>
   14790:	cmp	r0, #0
   14794:	str	r0, [r8]
   14798:	bne	1464c <table_set@@Base+0x1b0>
   1479c:	b	14548 <table_set@@Base+0xac>
   147a0:	mov	r0, #1
   147a4:	bl	11bd4 <malloc@plt>
   147a8:	cmp	r0, #0
   147ac:	str	r0, [r8]
   147b0:	bne	14594 <table_set@@Base+0xf8>
   147b4:	b	14548 <table_set@@Base+0xac>
   147b8:	mov	r0, #8
   147bc:	bl	11bd4 <malloc@plt>
   147c0:	cmp	r0, #0
   147c4:	str	r0, [r8]
   147c8:	bne	14610 <table_set@@Base+0x174>
   147cc:	b	14548 <table_set@@Base+0xac>
   147d0:	mov	r0, #2
   147d4:	bl	11bd4 <malloc@plt>
   147d8:	cmp	r0, #0
   147dc:	str	r0, [r8]
   147e0:	bne	146a0 <table_set@@Base+0x204>
   147e4:	b	14548 <table_set@@Base+0xac>

000147e8 <table_set_bool@@Base>:
   147e8:	push	{lr}		; (str lr, [sp, #-4]!)
   147ec:	sub	sp, sp, #20
   147f0:	add	ip, sp, #16
   147f4:	mov	lr, #22
   147f8:	strb	r3, [ip, #-1]!
   147fc:	str	lr, [sp]
   14800:	mov	r3, ip
   14804:	bl	1449c <table_set@@Base>
   14808:	add	sp, sp, #20
   1480c:	pop	{pc}		; (ldr pc, [sp], #4)

00014810 <table_set_int@@Base>:
   14810:	push	{lr}		; (str lr, [sp, #-4]!)
   14814:	sub	sp, sp, #20
   14818:	add	ip, sp, #16
   1481c:	mov	lr, #0
   14820:	str	r3, [ip, #-4]!
   14824:	str	lr, [sp]
   14828:	mov	r3, ip
   1482c:	bl	1449c <table_set@@Base>
   14830:	add	sp, sp, #20
   14834:	pop	{pc}		; (ldr pc, [sp], #4)

00014838 <table_set_uint@@Base>:
   14838:	push	{lr}		; (str lr, [sp, #-4]!)
   1483c:	sub	sp, sp, #20
   14840:	add	ip, sp, #16
   14844:	mov	lr, #1
   14848:	str	r3, [ip, #-4]!
   1484c:	str	lr, [sp]
   14850:	mov	r3, ip
   14854:	bl	1449c <table_set@@Base>
   14858:	add	sp, sp, #20
   1485c:	pop	{pc}		; (ldr pc, [sp], #4)

00014860 <table_set_int8@@Base>:
   14860:	push	{lr}		; (str lr, [sp, #-4]!)
   14864:	sub	sp, sp, #20
   14868:	add	ip, sp, #16
   1486c:	mov	lr, #2
   14870:	strb	r3, [ip, #-1]!
   14874:	str	lr, [sp]
   14878:	mov	r3, ip
   1487c:	bl	1449c <table_set@@Base>
   14880:	add	sp, sp, #20
   14884:	pop	{pc}		; (ldr pc, [sp], #4)

00014888 <table_set_uint8@@Base>:
   14888:	push	{lr}		; (str lr, [sp, #-4]!)
   1488c:	sub	sp, sp, #20
   14890:	add	ip, sp, #16
   14894:	mov	lr, #3
   14898:	strb	r3, [ip, #-1]!
   1489c:	str	lr, [sp]
   148a0:	mov	r3, ip
   148a4:	bl	1449c <table_set@@Base>
   148a8:	add	sp, sp, #20
   148ac:	pop	{pc}		; (ldr pc, [sp], #4)

000148b0 <table_set_int16@@Base>:
   148b0:	push	{lr}		; (str lr, [sp, #-4]!)
   148b4:	sub	sp, sp, #20
   148b8:	add	ip, sp, #16
   148bc:	mov	lr, #4
   148c0:	strh	r3, [ip, #-2]!
   148c4:	str	lr, [sp]
   148c8:	mov	r3, ip
   148cc:	bl	1449c <table_set@@Base>
   148d0:	add	sp, sp, #20
   148d4:	pop	{pc}		; (ldr pc, [sp], #4)

000148d8 <table_set_uint16@@Base>:
   148d8:	push	{lr}		; (str lr, [sp, #-4]!)
   148dc:	sub	sp, sp, #20
   148e0:	add	ip, sp, #16
   148e4:	mov	lr, #5
   148e8:	strh	r3, [ip, #-2]!
   148ec:	str	lr, [sp]
   148f0:	mov	r3, ip
   148f4:	bl	1449c <table_set@@Base>
   148f8:	add	sp, sp, #20
   148fc:	pop	{pc}		; (ldr pc, [sp], #4)

00014900 <table_set_int32@@Base>:
   14900:	push	{lr}		; (str lr, [sp, #-4]!)
   14904:	sub	sp, sp, #20
   14908:	add	ip, sp, #16
   1490c:	mov	lr, #6
   14910:	str	r3, [ip, #-4]!
   14914:	str	lr, [sp]
   14918:	mov	r3, ip
   1491c:	bl	1449c <table_set@@Base>
   14920:	add	sp, sp, #20
   14924:	pop	{pc}		; (ldr pc, [sp], #4)

00014928 <table_set_uint32@@Base>:
   14928:	push	{lr}		; (str lr, [sp, #-4]!)
   1492c:	sub	sp, sp, #20
   14930:	add	ip, sp, #16
   14934:	mov	lr, #7
   14938:	str	r3, [ip, #-4]!
   1493c:	str	lr, [sp]
   14940:	mov	r3, ip
   14944:	bl	1449c <table_set@@Base>
   14948:	add	sp, sp, #20
   1494c:	pop	{pc}		; (ldr pc, [sp], #4)

00014950 <table_set_int64@@Base>:
   14950:	push	{lr}		; (str lr, [sp, #-4]!)
   14954:	sub	sp, sp, #12
   14958:	mov	r3, #8
   1495c:	str	r3, [sp]
   14960:	add	r3, sp, #16
   14964:	bl	1449c <table_set@@Base>
   14968:	add	sp, sp, #12
   1496c:	pop	{pc}		; (ldr pc, [sp], #4)

00014970 <table_set_uint64@@Base>:
   14970:	push	{lr}		; (str lr, [sp, #-4]!)
   14974:	sub	sp, sp, #12
   14978:	mov	r3, #9
   1497c:	str	r3, [sp]
   14980:	add	r3, sp, #16
   14984:	bl	1449c <table_set@@Base>
   14988:	add	sp, sp, #12
   1498c:	pop	{pc}		; (ldr pc, [sp], #4)

00014990 <table_set_short@@Base>:
   14990:	push	{lr}		; (str lr, [sp, #-4]!)
   14994:	sub	sp, sp, #20
   14998:	add	ip, sp, #16
   1499c:	mov	lr, #10
   149a0:	strh	r3, [ip, #-2]!
   149a4:	str	lr, [sp]
   149a8:	mov	r3, ip
   149ac:	bl	1449c <table_set@@Base>
   149b0:	add	sp, sp, #20
   149b4:	pop	{pc}		; (ldr pc, [sp], #4)

000149b8 <table_set_ushort@@Base>:
   149b8:	push	{lr}		; (str lr, [sp, #-4]!)
   149bc:	sub	sp, sp, #20
   149c0:	add	ip, sp, #16
   149c4:	mov	lr, #11
   149c8:	strh	r3, [ip, #-2]!
   149cc:	str	lr, [sp]
   149d0:	mov	r3, ip
   149d4:	bl	1449c <table_set@@Base>
   149d8:	add	sp, sp, #20
   149dc:	pop	{pc}		; (ldr pc, [sp], #4)

000149e0 <table_set_long@@Base>:
   149e0:	push	{lr}		; (str lr, [sp, #-4]!)
   149e4:	sub	sp, sp, #20
   149e8:	add	ip, sp, #16
   149ec:	mov	lr, #12
   149f0:	str	r3, [ip, #-4]!
   149f4:	str	lr, [sp]
   149f8:	mov	r3, ip
   149fc:	bl	1449c <table_set@@Base>
   14a00:	add	sp, sp, #20
   14a04:	pop	{pc}		; (ldr pc, [sp], #4)

00014a08 <table_set_ulong@@Base>:
   14a08:	push	{lr}		; (str lr, [sp, #-4]!)
   14a0c:	sub	sp, sp, #20
   14a10:	add	ip, sp, #16
   14a14:	mov	lr, #13
   14a18:	str	r3, [ip, #-4]!
   14a1c:	str	lr, [sp]
   14a20:	mov	r3, ip
   14a24:	bl	1449c <table_set@@Base>
   14a28:	add	sp, sp, #20
   14a2c:	pop	{pc}		; (ldr pc, [sp], #4)

00014a30 <table_set_llong@@Base>:
   14a30:	push	{lr}		; (str lr, [sp, #-4]!)
   14a34:	sub	sp, sp, #12
   14a38:	mov	r3, #14
   14a3c:	str	r3, [sp]
   14a40:	add	r3, sp, #16
   14a44:	bl	1449c <table_set@@Base>
   14a48:	add	sp, sp, #12
   14a4c:	pop	{pc}		; (ldr pc, [sp], #4)

00014a50 <table_set_ullong@@Base>:
   14a50:	push	{lr}		; (str lr, [sp, #-4]!)
   14a54:	sub	sp, sp, #12
   14a58:	mov	r3, #15
   14a5c:	str	r3, [sp]
   14a60:	add	r3, sp, #16
   14a64:	bl	1449c <table_set@@Base>
   14a68:	add	sp, sp, #12
   14a6c:	pop	{pc}		; (ldr pc, [sp], #4)

00014a70 <table_set_float@@Base>:
   14a70:	push	{lr}		; (str lr, [sp, #-4]!)
   14a74:	sub	sp, sp, #20
   14a78:	add	r3, sp, #16
   14a7c:	mov	ip, #16
   14a80:	vstmdb	r3!, {s0}
   14a84:	str	ip, [sp]
   14a88:	bl	1449c <table_set@@Base>
   14a8c:	add	sp, sp, #20
   14a90:	pop	{pc}		; (ldr pc, [sp], #4)

00014a94 <table_set_double@@Base>:
   14a94:	push	{lr}		; (str lr, [sp, #-4]!)
   14a98:	sub	sp, sp, #20
   14a9c:	add	r3, sp, #16
   14aa0:	mov	ip, #17
   14aa4:	vstmdb	r3!, {d0}
   14aa8:	str	ip, [sp]
   14aac:	bl	1449c <table_set@@Base>
   14ab0:	add	sp, sp, #20
   14ab4:	pop	{pc}		; (ldr pc, [sp], #4)

00014ab8 <table_set_ldouble@@Base>:
   14ab8:	push	{lr}		; (str lr, [sp, #-4]!)
   14abc:	sub	sp, sp, #20
   14ac0:	add	r3, sp, #16
   14ac4:	mov	ip, #18
   14ac8:	vstmdb	r3!, {d0}
   14acc:	str	ip, [sp]
   14ad0:	bl	1449c <table_set@@Base>
   14ad4:	add	sp, sp, #20
   14ad8:	pop	{pc}		; (ldr pc, [sp], #4)

00014adc <table_set_string@@Base>:
   14adc:	push	{lr}		; (str lr, [sp, #-4]!)
   14ae0:	sub	sp, sp, #12
   14ae4:	mov	ip, #21
   14ae8:	str	ip, [sp]
   14aec:	bl	1449c <table_set@@Base>
   14af0:	add	sp, sp, #12
   14af4:	pop	{pc}		; (ldr pc, [sp], #4)

00014af8 <table_set_char@@Base>:
   14af8:	push	{lr}		; (str lr, [sp, #-4]!)
   14afc:	sub	sp, sp, #20
   14b00:	add	ip, sp, #16
   14b04:	mov	lr, #19
   14b08:	strb	r3, [ip, #-1]!
   14b0c:	str	lr, [sp]
   14b10:	mov	r3, ip
   14b14:	bl	1449c <table_set@@Base>
   14b18:	add	sp, sp, #20
   14b1c:	pop	{pc}		; (ldr pc, [sp], #4)

00014b20 <table_set_uchar@@Base>:
   14b20:	push	{lr}		; (str lr, [sp, #-4]!)
   14b24:	sub	sp, sp, #20
   14b28:	add	ip, sp, #16
   14b2c:	mov	lr, #20
   14b30:	strb	r3, [ip, #-1]!
   14b34:	str	lr, [sp]
   14b38:	mov	r3, ip
   14b3c:	bl	1449c <table_set@@Base>
   14b40:	add	sp, sp, #20
   14b44:	pop	{pc}		; (ldr pc, [sp], #4)

00014b48 <table_set_ptr@@Base>:
   14b48:	push	{lr}		; (str lr, [sp, #-4]!)
   14b4c:	sub	sp, sp, #12
   14b50:	mov	ip, #23
   14b54:	str	ip, [sp]
   14b58:	bl	1449c <table_set@@Base>
   14b5c:	add	sp, sp, #12
   14b60:	pop	{pc}		; (ldr pc, [sp], #4)
   14b64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14b68:	sub	sp, sp, #36	; 0x24
   14b6c:	ldr	lr, [sp, #72]	; 0x48
   14b70:	sub	sl, lr, r3
   14b74:	cmp	sl, #0
   14b78:	ble	14d30 <table_set_ptr@@Base+0x1e8>
   14b7c:	ldr	lr, [sp, #72]	; 0x48
   14b80:	ldr	ip, [sp, #76]	; 0x4c
   14b84:	add	fp, lr, r3
   14b88:	str	ip, [sp, #4]
   14b8c:	add	fp, fp, fp, lsr #31
   14b90:	mov	r6, r1
   14b94:	asr	fp, fp, #1
   14b98:	str	fp, [sp]
   14b9c:	mov	r7, r2
   14ba0:	mov	r5, r1
   14ba4:	mov	r4, r0
   14ba8:	str	r2, [sp, #12]
   14bac:	mov	r8, r3
   14bb0:	str	r3, [sp, #24]
   14bb4:	bl	14b64 <table_set_ptr@@Base+0x1c>
   14bb8:	ldr	r3, [sp, #76]	; 0x4c
   14bbc:	add	r9, fp, #1
   14bc0:	str	r3, [sp, #4]
   14bc4:	ldr	r3, [sp, #72]	; 0x48
   14bc8:	mov	r2, r7
   14bcc:	mov	r1, r6
   14bd0:	str	r3, [sp]
   14bd4:	mov	r0, r4
   14bd8:	mov	r3, r9
   14bdc:	bl	14b64 <table_set_ptr@@Base+0x1c>
   14be0:	mov	r1, r7
   14be4:	mov	r0, r4
   14be8:	bl	13ad0 <table_get_column_compare_function@@Base>
   14bec:	mov	r7, r6
   14bf0:	str	r5, [sp, #28]
   14bf4:	mov	r6, #0
   14bf8:	ldr	r5, [sp, #76]	; 0x4c
   14bfc:	str	r0, [sp, #16]
   14c00:	b	14c80 <table_set_ptr@@Base+0x138>
   14c04:	cmp	fp, r8
   14c08:	blt	14c58 <table_set_ptr@@Base+0x110>
   14c0c:	ldr	r3, [sp, #72]	; 0x48
   14c10:	cmp	r3, r9
   14c14:	blt	14cdc <table_set_ptr@@Base+0x194>
   14c18:	ldr	r2, [sp, #12]
   14c1c:	mov	r1, r8
   14c20:	mov	r0, r4
   14c24:	bl	1410c <table_get@@Base>
   14c28:	ldr	r2, [sp, #12]
   14c2c:	mov	r1, r9
   14c30:	str	r0, [sp, #20]
   14c34:	mov	r0, r4
   14c38:	bl	1410c <table_get@@Base>
   14c3c:	ldr	r3, [sp, #20]
   14c40:	mov	r1, r0
   14c44:	mov	r0, r3
   14c48:	ldr	r3, [sp, #16]
   14c4c:	blx	r3
   14c50:	cmp	r0, #0
   14c54:	blt	14cdc <table_set_ptr@@Base+0x194>
   14c58:	mov	r1, r9
   14c5c:	mov	r0, r4
   14c60:	bl	1422c <table_get_row_ptr@@Base>
   14c64:	add	r6, r6, #1
   14c68:	cmp	sl, r6
   14c6c:	add	r9, r9, #1
   14c70:	add	r7, r7, #4
   14c74:	ldr	r3, [r0]
   14c78:	str	r3, [r7, #-4]
   14c7c:	blt	14d04 <table_set_ptr@@Base+0x1bc>
   14c80:	cmp	r5, #0
   14c84:	beq	14c04 <table_set_ptr@@Base+0xbc>
   14c88:	cmp	fp, r8
   14c8c:	blt	14c58 <table_set_ptr@@Base+0x110>
   14c90:	ldr	r3, [sp, #72]	; 0x48
   14c94:	cmp	r3, r9
   14c98:	blt	14cdc <table_set_ptr@@Base+0x194>
   14c9c:	ldr	r2, [sp, #12]
   14ca0:	mov	r1, r8
   14ca4:	mov	r0, r4
   14ca8:	bl	1410c <table_get@@Base>
   14cac:	ldr	r2, [sp, #12]
   14cb0:	mov	r1, r9
   14cb4:	str	r0, [sp, #20]
   14cb8:	mov	r0, r4
   14cbc:	bl	1410c <table_get@@Base>
   14cc0:	ldr	r3, [sp, #20]
   14cc4:	mov	r1, r0
   14cc8:	mov	r0, r3
   14ccc:	ldr	r3, [sp, #16]
   14cd0:	blx	r3
   14cd4:	cmp	r0, #0
   14cd8:	ble	14c58 <table_set_ptr@@Base+0x110>
   14cdc:	mov	r1, r8
   14ce0:	mov	r0, r4
   14ce4:	bl	1422c <table_get_row_ptr@@Base>
   14ce8:	add	r6, r6, #1
   14cec:	cmp	sl, r6
   14cf0:	add	r8, r8, #1
   14cf4:	add	r7, r7, #4
   14cf8:	ldr	r3, [r0]
   14cfc:	str	r3, [r7, #-4]
   14d00:	bge	14c80 <table_set_ptr@@Base+0x138>
   14d04:	ldr	r5, [sp, #28]
   14d08:	ldr	r7, [sp, #24]
   14d0c:	mov	r6, #0
   14d10:	mov	r2, r5
   14d14:	add	r1, r6, r7
   14d18:	mov	r0, r4
   14d1c:	add	r6, r6, #1
   14d20:	bl	1448c <table_set_row_ptr@@Base>
   14d24:	cmp	sl, r6
   14d28:	add	r5, r5, #4
   14d2c:	bge	14d10 <table_set_ptr@@Base+0x1c8>
   14d30:	add	sp, sp, #36	; 0x24
   14d34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

00014d38 <table_column_sort@@Base>:
   14d38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14d3c:	sub	sp, sp, #60	; 0x3c
   14d40:	cmp	r3, #0
   14d44:	str	r3, [sp, #52]	; 0x34
   14d48:	mov	fp, r0
   14d4c:	str	r1, [sp, #32]
   14d50:	str	r2, [sp, #44]	; 0x2c
   14d54:	ble	14f18 <table_column_sort@@Base+0x1e0>
   14d58:	mvn	r3, #0
   14d5c:	str	r3, [sp, #20]
   14d60:	mov	r3, #0
   14d64:	str	r3, [sp, #40]	; 0x28
   14d68:	ldr	r3, [sp, #32]
   14d6c:	sub	r3, r3, #4
   14d70:	str	r3, [sp, #36]	; 0x24
   14d74:	mov	r0, fp
   14d78:	bl	14224 <table_get_row_length@@Base>
   14d7c:	ldr	r3, [sp, #40]	; 0x28
   14d80:	cmp	r3, #0
   14d84:	str	r0, [sp, #24]
   14d88:	beq	14fcc <table_column_sort@@Base+0x294>
   14d8c:	ldr	r3, [sp, #36]	; 0x24
   14d90:	mov	r0, fp
   14d94:	ldr	r1, [r3]
   14d98:	bl	13ad0 <table_get_column_compare_function@@Base>
   14d9c:	ldr	r3, [sp, #24]
   14da0:	cmp	r3, #0
   14da4:	mov	r9, r0
   14da8:	ble	14ee8 <table_column_sort@@Base+0x1b0>
   14dac:	mvn	r2, #0
   14db0:	str	r2, [sp, #12]
   14db4:	str	r2, [sp, #16]
   14db8:	ldr	r2, [sp, #20]
   14dbc:	mov	r7, #0
   14dc0:	sub	r3, r3, #1
   14dc4:	lsl	r2, r2, #2
   14dc8:	str	r2, [sp, #28]
   14dcc:	str	r3, [sp, #48]	; 0x30
   14dd0:	cmp	r7, #0
   14dd4:	beq	14e44 <table_column_sort@@Base+0x10c>
   14dd8:	ldr	r3, [sp, #20]
   14ddc:	cmp	r3, #0
   14de0:	mov	r5, r3
   14de4:	blt	14e44 <table_column_sort@@Base+0x10c>
   14de8:	ldr	r3, [sp, #32]
   14dec:	ldr	r2, [sp, #28]
   14df0:	sub	r8, r7, #1
   14df4:	add	r4, r3, r2
   14df8:	b	14e04 <table_column_sort@@Base+0xcc>
   14dfc:	cmn	r5, #1
   14e00:	beq	14e60 <table_column_sort@@Base+0x128>
   14e04:	mov	sl, r4
   14e08:	mov	r1, r7
   14e0c:	ldr	r2, [r4], #-4
   14e10:	mov	r0, fp
   14e14:	bl	1410c <table_get@@Base>
   14e18:	ldr	r2, [sl]
   14e1c:	mov	r1, r8
   14e20:	sub	r5, r5, #1
   14e24:	mov	r6, r0
   14e28:	mov	r0, fp
   14e2c:	bl	1410c <table_get@@Base>
   14e30:	mov	r1, r0
   14e34:	mov	r0, r6
   14e38:	blx	r9
   14e3c:	cmp	r0, #0
   14e40:	beq	14dfc <table_column_sort@@Base+0xc4>
   14e44:	ldr	r3, [sp, #16]
   14e48:	cmn	r3, #1
   14e4c:	beq	14ed4 <table_column_sort@@Base+0x19c>
   14e50:	ldr	r3, [sp, #12]
   14e54:	cmp	r3, r7
   14e58:	bne	14f38 <table_column_sort@@Base+0x200>
   14e5c:	b	14e6c <table_column_sort@@Base+0x134>
   14e60:	ldr	r3, [sp, #16]
   14e64:	cmn	r3, #1
   14e68:	beq	14e94 <table_column_sort@@Base+0x15c>
   14e6c:	ldr	r3, [sp, #48]	; 0x30
   14e70:	cmp	r3, r7
   14e74:	beq	14f34 <table_column_sort@@Base+0x1fc>
   14e78:	ldr	r2, [sp, #24]
   14e7c:	add	r3, r7, #1
   14e80:	cmp	r2, r3
   14e84:	str	r7, [sp, #12]
   14e88:	ble	14ee8 <table_column_sort@@Base+0x1b0>
   14e8c:	mov	r7, r3
   14e90:	b	14dd0 <table_column_sort@@Base+0x98>
   14e94:	cmn	r8, #1
   14e98:	bne	14fbc <table_column_sort@@Base+0x284>
   14e9c:	mov	r3, #0
   14ea0:	str	r3, [sp, #12]
   14ea4:	ldr	r3, [sp, #24]
   14ea8:	add	r7, r0, #1
   14eac:	cmp	r3, r7
   14eb0:	ble	14ee8 <table_column_sort@@Base+0x1b0>
   14eb4:	cmp	r7, #0
   14eb8:	beq	14fc4 <table_column_sort@@Base+0x28c>
   14ebc:	ldr	r3, [sp, #20]
   14ec0:	cmp	r3, #0
   14ec4:	mov	r5, r3
   14ec8:	mvn	r3, #0
   14ecc:	str	r3, [sp, #16]
   14ed0:	bge	14de8 <table_column_sort@@Base+0xb0>
   14ed4:	mov	r0, r7
   14ed8:	ldr	r3, [sp, #24]
   14edc:	add	r7, r0, #1
   14ee0:	cmp	r3, r7
   14ee4:	bgt	14eb4 <table_column_sort@@Base+0x17c>
   14ee8:	ldr	r3, [sp, #40]	; 0x28
   14eec:	ldr	r2, [sp, #52]	; 0x34
   14ef0:	add	r3, r3, #1
   14ef4:	str	r3, [sp, #40]	; 0x28
   14ef8:	cmp	r2, r3
   14efc:	ldr	r3, [sp, #20]
   14f00:	add	r3, r3, #1
   14f04:	str	r3, [sp, #20]
   14f08:	ldr	r3, [sp, #36]	; 0x24
   14f0c:	add	r3, r3, #4
   14f10:	str	r3, [sp, #36]	; 0x24
   14f14:	bne	14d74 <table_column_sort@@Base+0x3c>
   14f18:	mvn	r2, #0
   14f1c:	mov	r0, fp
   14f20:	mov	r1, r2
   14f24:	mov	r3, #32
   14f28:	add	sp, sp, #60	; 0x3c
   14f2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14f30:	b	12a50 <table_notify@@Base>
   14f34:	str	r3, [sp, #12]
   14f38:	ldr	r3, [sp, #36]	; 0x24
   14f3c:	ldr	r8, [sp, #12]
   14f40:	ldr	sl, [sp, #16]
   14f44:	ldr	r5, [r3, #4]
   14f48:	ldr	r2, [sp, #40]	; 0x28
   14f4c:	ldr	r3, [sp, #44]	; 0x2c
   14f50:	sub	r0, r8, sl
   14f54:	mov	r1, #4
   14f58:	add	r0, r0, #1
   14f5c:	ldr	r6, [r3, r2, lsl #2]
   14f60:	bl	11b68 <calloc@plt>
   14f64:	mov	r3, sl
   14f68:	mov	r2, r5
   14f6c:	str	r6, [sp, #4]
   14f70:	str	r8, [sp]
   14f74:	add	r7, r7, #1
   14f78:	mov	r1, r0
   14f7c:	mov	r4, r0
   14f80:	mov	r0, fp
   14f84:	bl	14b64 <table_set_ptr@@Base+0x1c>
   14f88:	mov	r0, r4
   14f8c:	bl	11b98 <free@plt>
   14f90:	ldr	r3, [sp, #24]
   14f94:	cmp	r3, r7
   14f98:	ble	14ee8 <table_column_sort@@Base+0x1b0>
   14f9c:	cmp	r7, #0
   14fa0:	mvneq	r3, #0
   14fa4:	moveq	r0, #0
   14fa8:	streq	r3, [sp, #12]
   14fac:	beq	14ea4 <table_column_sort@@Base+0x16c>
   14fb0:	mvn	r3, #0
   14fb4:	str	r3, [sp, #12]
   14fb8:	b	14ebc <table_column_sort@@Base+0x184>
   14fbc:	str	r8, [sp, #16]
   14fc0:	b	14e6c <table_column_sort@@Base+0x134>
   14fc4:	mov	r0, #0
   14fc8:	b	14ea4 <table_column_sort@@Base+0x16c>
   14fcc:	ldr	r3, [sp, #32]
   14fd0:	mov	r1, #4
   14fd4:	ldr	r5, [r3]
   14fd8:	ldr	r3, [sp, #44]	; 0x2c
   14fdc:	ldr	r6, [r3]
   14fe0:	bl	11b68 <calloc@plt>
   14fe4:	ldr	r3, [sp, #24]
   14fe8:	str	r6, [sp, #4]
   14fec:	sub	r3, r3, #1
   14ff0:	str	r3, [sp]
   14ff4:	mov	r2, r5
   14ff8:	mov	r3, #0
   14ffc:	mov	r4, r0
   15000:	mov	r1, r0
   15004:	mov	r0, fp
   15008:	bl	14b64 <table_set_ptr@@Base+0x1c>
   1500c:	mov	r0, r4
   15010:	bl	11b98 <free@plt>
   15014:	b	14ee8 <table_column_sort@@Base+0x1b0>
   15018:	subs	r2, r1, #1
   1501c:	bxeq	lr
   15020:	bcc	151f8 <table_column_sort@@Base+0x4c0>
   15024:	cmp	r0, r1
   15028:	bls	151dc <table_column_sort@@Base+0x4a4>
   1502c:	tst	r1, r2
   15030:	beq	151e8 <table_column_sort@@Base+0x4b0>
   15034:	clz	r3, r0
   15038:	clz	r2, r1
   1503c:	sub	r3, r2, r3
   15040:	rsbs	r3, r3, #31
   15044:	addne	r3, r3, r3, lsl #1
   15048:	mov	r2, #0
   1504c:	addne	pc, pc, r3, lsl #2
   15050:	nop			; (mov r0, r0)
   15054:	cmp	r0, r1, lsl #31
   15058:	adc	r2, r2, r2
   1505c:	subcs	r0, r0, r1, lsl #31
   15060:	cmp	r0, r1, lsl #30
   15064:	adc	r2, r2, r2
   15068:	subcs	r0, r0, r1, lsl #30
   1506c:	cmp	r0, r1, lsl #29
   15070:	adc	r2, r2, r2
   15074:	subcs	r0, r0, r1, lsl #29
   15078:	cmp	r0, r1, lsl #28
   1507c:	adc	r2, r2, r2
   15080:	subcs	r0, r0, r1, lsl #28
   15084:	cmp	r0, r1, lsl #27
   15088:	adc	r2, r2, r2
   1508c:	subcs	r0, r0, r1, lsl #27
   15090:	cmp	r0, r1, lsl #26
   15094:	adc	r2, r2, r2
   15098:	subcs	r0, r0, r1, lsl #26
   1509c:	cmp	r0, r1, lsl #25
   150a0:	adc	r2, r2, r2
   150a4:	subcs	r0, r0, r1, lsl #25
   150a8:	cmp	r0, r1, lsl #24
   150ac:	adc	r2, r2, r2
   150b0:	subcs	r0, r0, r1, lsl #24
   150b4:	cmp	r0, r1, lsl #23
   150b8:	adc	r2, r2, r2
   150bc:	subcs	r0, r0, r1, lsl #23
   150c0:	cmp	r0, r1, lsl #22
   150c4:	adc	r2, r2, r2
   150c8:	subcs	r0, r0, r1, lsl #22
   150cc:	cmp	r0, r1, lsl #21
   150d0:	adc	r2, r2, r2
   150d4:	subcs	r0, r0, r1, lsl #21
   150d8:	cmp	r0, r1, lsl #20
   150dc:	adc	r2, r2, r2
   150e0:	subcs	r0, r0, r1, lsl #20
   150e4:	cmp	r0, r1, lsl #19
   150e8:	adc	r2, r2, r2
   150ec:	subcs	r0, r0, r1, lsl #19
   150f0:	cmp	r0, r1, lsl #18
   150f4:	adc	r2, r2, r2
   150f8:	subcs	r0, r0, r1, lsl #18
   150fc:	cmp	r0, r1, lsl #17
   15100:	adc	r2, r2, r2
   15104:	subcs	r0, r0, r1, lsl #17
   15108:	cmp	r0, r1, lsl #16
   1510c:	adc	r2, r2, r2
   15110:	subcs	r0, r0, r1, lsl #16
   15114:	cmp	r0, r1, lsl #15
   15118:	adc	r2, r2, r2
   1511c:	subcs	r0, r0, r1, lsl #15
   15120:	cmp	r0, r1, lsl #14
   15124:	adc	r2, r2, r2
   15128:	subcs	r0, r0, r1, lsl #14
   1512c:	cmp	r0, r1, lsl #13
   15130:	adc	r2, r2, r2
   15134:	subcs	r0, r0, r1, lsl #13
   15138:	cmp	r0, r1, lsl #12
   1513c:	adc	r2, r2, r2
   15140:	subcs	r0, r0, r1, lsl #12
   15144:	cmp	r0, r1, lsl #11
   15148:	adc	r2, r2, r2
   1514c:	subcs	r0, r0, r1, lsl #11
   15150:	cmp	r0, r1, lsl #10
   15154:	adc	r2, r2, r2
   15158:	subcs	r0, r0, r1, lsl #10
   1515c:	cmp	r0, r1, lsl #9
   15160:	adc	r2, r2, r2
   15164:	subcs	r0, r0, r1, lsl #9
   15168:	cmp	r0, r1, lsl #8
   1516c:	adc	r2, r2, r2
   15170:	subcs	r0, r0, r1, lsl #8
   15174:	cmp	r0, r1, lsl #7
   15178:	adc	r2, r2, r2
   1517c:	subcs	r0, r0, r1, lsl #7
   15180:	cmp	r0, r1, lsl #6
   15184:	adc	r2, r2, r2
   15188:	subcs	r0, r0, r1, lsl #6
   1518c:	cmp	r0, r1, lsl #5
   15190:	adc	r2, r2, r2
   15194:	subcs	r0, r0, r1, lsl #5
   15198:	cmp	r0, r1, lsl #4
   1519c:	adc	r2, r2, r2
   151a0:	subcs	r0, r0, r1, lsl #4
   151a4:	cmp	r0, r1, lsl #3
   151a8:	adc	r2, r2, r2
   151ac:	subcs	r0, r0, r1, lsl #3
   151b0:	cmp	r0, r1, lsl #2
   151b4:	adc	r2, r2, r2
   151b8:	subcs	r0, r0, r1, lsl #2
   151bc:	cmp	r0, r1, lsl #1
   151c0:	adc	r2, r2, r2
   151c4:	subcs	r0, r0, r1, lsl #1
   151c8:	cmp	r0, r1
   151cc:	adc	r2, r2, r2
   151d0:	subcs	r0, r0, r1
   151d4:	mov	r0, r2
   151d8:	bx	lr
   151dc:	moveq	r0, #1
   151e0:	movne	r0, #0
   151e4:	bx	lr
   151e8:	clz	r2, r1
   151ec:	rsb	r2, r2, #31
   151f0:	lsr	r0, r0, r2
   151f4:	bx	lr
   151f8:	cmp	r0, #0
   151fc:	mvnne	r0, #0
   15200:	b	15224 <table_column_sort@@Base+0x4ec>
   15204:	cmp	r1, #0
   15208:	beq	151f8 <table_column_sort@@Base+0x4c0>
   1520c:	push	{r0, r1, lr}
   15210:	bl	15018 <table_column_sort@@Base+0x2e0>
   15214:	pop	{r1, r2, lr}
   15218:	mul	r3, r2, r0
   1521c:	sub	r1, r1, r3
   15220:	bx	lr
   15224:	push	{r1, lr}
   15228:	mov	r0, #8
   1522c:	bl	11b74 <raise@plt>
   15230:	pop	{r1, pc}

00015234 <__libc_csu_init@@Base>:
   15234:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15238:	mov	r7, r0
   1523c:	ldr	r6, [pc, #72]	; 1528c <__libc_csu_init@@Base+0x58>
   15240:	ldr	r5, [pc, #72]	; 15290 <__libc_csu_init@@Base+0x5c>
   15244:	add	r6, pc, r6
   15248:	add	r5, pc, r5
   1524c:	sub	r6, r6, r5
   15250:	mov	r8, r1
   15254:	mov	r9, r2
   15258:	bl	11b48 <calloc@plt-0x20>
   1525c:	asrs	r6, r6, #2
   15260:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15264:	mov	r4, #0
   15268:	add	r4, r4, #1
   1526c:	ldr	r3, [r5], #4
   15270:	mov	r2, r9
   15274:	mov	r1, r8
   15278:	mov	r0, r7
   1527c:	blx	r3
   15280:	cmp	r6, r4
   15284:	bne	15268 <__libc_csu_init@@Base+0x34>
   15288:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1528c:	andeq	r0, r1, r4, asr #25
   15290:			; <UNDEFINED> instruction: 0x00010cbc

00015294 <__libc_csu_fini@@Base>:
   15294:	bx	lr

Disassembly of section .fini:

00015298 <.fini>:
   15298:	push	{r3, lr}
   1529c:	pop	{r3, pc}
