

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_231_20'
================================================================
* Date:           Sun Nov 13 23:03:26 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  8.000 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_231_20  |        ?|        ?|        10|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.89>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 13 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%select_ln177_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %select_ln177"   --->   Operation 14 'read' 'select_ln177_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sub387_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub387"   --->   Operation 15 'read' 'sub387_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%src_buff_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %src_buff"   --->   Operation 16 'read' 'src_buff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%current_total_num_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %current_total_num_3"   --->   Operation 17 'read' 'current_total_num_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add_ln231_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln231"   --->   Operation 18 'read' 'add_ln231_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%select_ln177_cast = zext i7 %select_ln177_read"   --->   Operation 19 'zext' 'select_ln177_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 120000, void @empty, void @empty_0, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %k"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body379"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%k_1 = load i32 %k" [top.cpp:231]   --->   Operation 23 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.47ns)   --->   "%icmp_ln231 = icmp_eq  i32 %k_1, i32 %current_total_num_3_read" [top.cpp:231]   --->   Operation 24 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.55ns)   --->   "%k_2 = add i32 %k_1, i32 1" [top.cpp:231]   --->   Operation 25 'add' 'k_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln231 = br i1 %icmp_ln231, void %for.body379.split_ifconv, void %for.inc425.loopexit.exitStub" [top.cpp:231]   --->   Operation 26 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%src_counter_31_out_load = load i32 %src_counter_31_out" [top.cpp:232]   --->   Operation 27 'load' 'src_counter_31_out_load' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%counter_22_out_load = load i32 %counter_22_out" [top.cpp:236]   --->   Operation 28 'load' 'counter_22_out_load' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln232 = sub i32 10, i32 %k_1" [top.cpp:232]   --->   Operation 29 'sub' 'sub_ln232' <Predicate = (!icmp_ln231)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln232 = add i32 %sub_ln232, i32 %src_counter_31_out_load" [top.cpp:232]   --->   Operation 30 'add' 'add_ln232' <Predicate = (!icmp_ln231)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i32 %add_ln232" [top.cpp:232]   --->   Operation 31 'zext' 'zext_ln232' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (3.52ns)   --->   "%add_ln232_1 = add i64 %zext_ln232, i64 %src_buff_read" [top.cpp:232]   --->   Operation 32 'add' 'add_ln232_1' <Predicate = (!icmp_ln231)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i8 %gmem, i64 %add_ln232_1" [top.cpp:232]   --->   Operation 33 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.47ns)   --->   "%icmp_ln234 = icmp_eq  i32 %k_1, i32 %sub387_read" [top.cpp:234]   --->   Operation 34 'icmp' 'icmp_ln234' <Predicate = (!icmp_ln231)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.55ns)   --->   "%counter = add i32 %counter_22_out_load, i32 1" [top.cpp:236]   --->   Operation 35 'add' 'counter' <Predicate = (!icmp_ln231)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.55ns)   --->   "%src_counter = add i32 %src_counter_31_out_load, i32 %select_ln177_cast" [top.cpp:237]   --->   Operation 36 'add' 'src_counter' <Predicate = (!icmp_ln231)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.69ns)   --->   "%src_counter_11 = select i1 %icmp_ln234, i32 %src_counter, i32 %src_counter_31_out_load" [top.cpp:234]   --->   Operation 37 'select' 'src_counter_11' <Predicate = (!icmp_ln231)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.69ns)   --->   "%counter_5 = select i1 %icmp_ln234, i32 %counter, i32 %counter_22_out_load" [top.cpp:234]   --->   Operation 38 'select' 'counter_5' <Predicate = (!icmp_ln231)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln231 = store i32 %k_2, i32 %k" [top.cpp:231]   --->   Operation 39 'store' 'store_ln231' <Predicate = (!icmp_ln231)> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln231 = store i32 %counter_5, i32 %counter_22_out" [top.cpp:231]   --->   Operation 40 'store' 'store_ln231' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln231 = store i32 %src_counter_11, i32 %src_counter_31_out" [top.cpp:231]   --->   Operation 41 'store' 'store_ln231' <Predicate = (!icmp_ln231)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.00>
ST_2 : Operation 42 [7/7] (8.00ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_3, i32 1" [top.cpp:232]   --->   Operation 42 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln231)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.00>
ST_3 : Operation 43 [6/7] (8.00ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_3, i32 1" [top.cpp:232]   --->   Operation 43 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln231)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.00>
ST_4 : Operation 44 [5/7] (8.00ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_3, i32 1" [top.cpp:232]   --->   Operation 44 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln231)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.00>
ST_5 : Operation 45 [4/7] (8.00ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_3, i32 1" [top.cpp:232]   --->   Operation 45 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln231)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.00>
ST_6 : Operation 46 [3/7] (8.00ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_3, i32 1" [top.cpp:232]   --->   Operation 46 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln231)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.00>
ST_7 : Operation 47 [2/7] (8.00ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_3, i32 1" [top.cpp:232]   --->   Operation 47 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln231)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.00>
ST_8 : Operation 48 [1/7] (8.00ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_3, i32 1" [top.cpp:232]   --->   Operation 48 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln231)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln231_read" [top.cpp:231]   --->   Operation 50 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 51 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (8.00ns)   --->   "%gmem_addr_3_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_3" [top.cpp:232]   --->   Operation 52 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln231)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln231)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [top.cpp:22]   --->   Operation 53 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (8.00ns)   --->   "%write_ln232 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr, i8 %gmem_addr_3_read, i1 1" [top.cpp:232]   --->   Operation 54 'write' 'write_ln232' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln231 = br void %for.body379" [top.cpp:231]   --->   Operation 55 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ add_ln231]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ current_total_num_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_buff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub387]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln177]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ counter_22_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ src_counter_31_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                        (alloca       ) [ 01000000000]
select_ln177_read        (read         ) [ 00000000000]
sub387_read              (read         ) [ 00000000000]
src_buff_read            (read         ) [ 00000000000]
current_total_num_3_read (read         ) [ 00000000000]
add_ln231_read           (read         ) [ 01111111110]
select_ln177_cast        (zext         ) [ 00000000000]
specinterface_ln0        (specinterface) [ 00000000000]
store_ln0                (store        ) [ 00000000000]
br_ln0                   (br           ) [ 00000000000]
k_1                      (load         ) [ 00000000000]
icmp_ln231               (icmp         ) [ 01111111110]
k_2                      (add          ) [ 00000000000]
br_ln231                 (br           ) [ 00000000000]
src_counter_31_out_load  (load         ) [ 00000000000]
counter_22_out_load      (load         ) [ 00000000000]
sub_ln232                (sub          ) [ 00000000000]
add_ln232                (add          ) [ 00000000000]
zext_ln232               (zext         ) [ 00000000000]
add_ln232_1              (add          ) [ 00000000000]
gmem_addr_3              (getelementptr) [ 01111111110]
icmp_ln234               (icmp         ) [ 00000000000]
counter                  (add          ) [ 00000000000]
src_counter              (add          ) [ 00000000000]
src_counter_11           (select       ) [ 00000000000]
counter_5                (select       ) [ 00000000000]
store_ln231              (store        ) [ 00000000000]
store_ln231              (store        ) [ 00000000000]
store_ln231              (store        ) [ 00000000000]
gmem_load_7_req          (readreq      ) [ 00000000000]
specbitsmap_ln0          (specbitsmap  ) [ 00000000000]
gmem_addr                (getelementptr) [ 01000000001]
specpipeline_ln0         (specpipeline ) [ 00000000000]
gmem_addr_3_read         (read         ) [ 01000000001]
specloopname_ln22        (specloopname ) [ 00000000000]
write_ln232              (write        ) [ 00000000000]
br_ln231                 (br           ) [ 00000000000]
ret_ln0                  (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln231">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln231"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="current_total_num_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_total_num_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_buff">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_buff"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sub387">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub387"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="select_ln177">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln177"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="counter_22_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_22_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="src_counter_31_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_counter_31_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="k_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="select_ln177_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="7" slack="0"/>
<pin id="68" dir="0" index="1" bw="7" slack="0"/>
<pin id="69" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln177_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sub387_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub387_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="src_buff_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_buff_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="current_total_num_3_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="current_total_num_3_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="add_ln231_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln231_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_readreq_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="1"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_7_req/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="gmem_addr_3_read_read_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="8"/>
<pin id="106" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/9 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln232_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="1"/>
<pin id="111" dir="0" index="2" bw="8" slack="1"/>
<pin id="112" dir="0" index="3" bw="1" slack="0"/>
<pin id="113" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln232/10 "/>
</bind>
</comp>

<comp id="116" class="1004" name="select_ln177_cast_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln177_cast/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln0_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="k_1_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln231_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln231/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="k_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="src_counter_31_out_load_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_counter_31_out_load/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="counter_22_out_load_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_22_out_load/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sub_ln232_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln232/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln232_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln232_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln232_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="gmem_addr_3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln234_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln234/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="counter_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="src_counter_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="7" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="src_counter/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="src_counter_11_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_counter_11/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="counter_5_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="counter_5/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln231_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln231/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln231_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln231/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln231_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln231/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="gmem_addr_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="64" slack="8"/>
<pin id="230" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/9 "/>
</bind>
</comp>

<comp id="232" class="1005" name="k_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="239" class="1005" name="add_ln231_read_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="8"/>
<pin id="241" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln231_read "/>
</bind>
</comp>

<comp id="244" class="1005" name="icmp_ln231_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln231 "/>
</bind>
</comp>

<comp id="248" class="1005" name="gmem_addr_3_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="1"/>
<pin id="250" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="254" class="1005" name="gmem_addr_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="1"/>
<pin id="256" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="259" class="1005" name="gmem_addr_3_read_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="1"/>
<pin id="261" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="44" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="107"><net_src comp="52" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="58" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="60" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="119"><net_src comp="66" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="132"><net_src comp="125" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="84" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="125" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="125" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="140" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="78" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="164" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="125" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="72" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="144" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="140" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="116" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="176" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="188" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="140" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="176" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="182" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="144" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="134" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="202" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="12" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="194" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="14" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="0" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="62" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="238"><net_src comp="232" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="242"><net_src comp="90" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="247"><net_src comp="128" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="170" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="257"><net_src comp="227" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="262"><net_src comp="103" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="108" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {10 }
	Port: counter_22_out | {1 }
	Port: src_counter_31_out | {1 }
 - Input state : 
	Port: dut_Pipeline_VITIS_LOOP_231_20 : gmem | {2 3 4 5 6 7 8 9 }
	Port: dut_Pipeline_VITIS_LOOP_231_20 : add_ln231 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_231_20 : current_total_num_3 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_231_20 : src_buff | {1 }
	Port: dut_Pipeline_VITIS_LOOP_231_20 : sub387 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_231_20 : select_ln177 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_231_20 : counter_22_out | {1 }
	Port: dut_Pipeline_VITIS_LOOP_231_20 : src_counter_31_out | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		k_1 : 1
		icmp_ln231 : 2
		k_2 : 2
		br_ln231 : 3
		sub_ln232 : 2
		add_ln232 : 3
		zext_ln232 : 4
		add_ln232_1 : 5
		gmem_addr_3 : 6
		icmp_ln234 : 2
		counter : 1
		src_counter : 1
		src_counter_11 : 2
		counter_5 : 3
		store_ln231 : 3
		store_ln231 : 4
		store_ln231 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|          |              k_2_fu_134             |    0    |    39   |
|          |           add_ln232_fu_154          |    0    |    32   |
|    add   |          add_ln232_1_fu_164         |    0    |    71   |
|          |            counter_fu_182           |    0    |    39   |
|          |          src_counter_fu_188         |    0    |    39   |
|----------|-------------------------------------|---------|---------|
|  select  |        src_counter_11_fu_194        |    0    |    32   |
|          |           counter_5_fu_202          |    0    |    32   |
|----------|-------------------------------------|---------|---------|
|   icmp   |          icmp_ln231_fu_128          |    0    |    18   |
|          |          icmp_ln234_fu_176          |    0    |    18   |
|----------|-------------------------------------|---------|---------|
|    sub   |           sub_ln232_fu_148          |    0    |    32   |
|----------|-------------------------------------|---------|---------|
|          |     select_ln177_read_read_fu_66    |    0    |    0    |
|          |        sub387_read_read_fu_72       |    0    |    0    |
|   read   |       src_buff_read_read_fu_78      |    0    |    0    |
|          | current_total_num_3_read_read_fu_84 |    0    |    0    |
|          |      add_ln231_read_read_fu_90      |    0    |    0    |
|          |     gmem_addr_3_read_read_fu_103    |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|  readreq |          grp_readreq_fu_96          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   write  |       write_ln232_write_fu_108      |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   zext   |       select_ln177_cast_fu_116      |    0    |    0    |
|          |          zext_ln232_fu_160          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |   352   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| add_ln231_read_reg_239 |   64   |
|gmem_addr_3_read_reg_259|    8   |
|   gmem_addr_3_reg_248  |    8   |
|    gmem_addr_reg_254   |    8   |
|   icmp_ln231_reg_244   |    1   |
|        k_reg_232       |   32   |
+------------------------+--------+
|          Total         |   121  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   352  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   121  |    -   |
+-----------+--------+--------+
|   Total   |   121  |   352  |
+-----------+--------+--------+
