-- VHDL for IBM SMS ALD page 11.20.10.1
-- Title: I RING MIX
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/11/2020 1:06:56 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_11_20_10_1_I_RING_MIX is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_I_RING_1_TIME_1:	 in STD_LOGIC;
		MS_I_RING_2_TIME:	 in STD_LOGIC;
		MS_I_RING_3_TIME:	 in STD_LOGIC;
		MS_I_RING_4_TIME:	 in STD_LOGIC;
		MS_I_RING_6_TIME:	 in STD_LOGIC;
		MS_I_RING_7_TIME:	 in STD_LOGIC;
		MS_I_RING_8_TIME:	 in STD_LOGIC;
		MS_I_RING_9_TIME:	 in STD_LOGIC;
		PS_I_RING_1_OR_2_OR_3_OR_4_TIME:	 out STD_LOGIC;
		PS_I_RING_6_OR_7_OR_8_OR_9_TIME:	 out STD_LOGIC);
end ALD_11_20_10_1_I_RING_MIX;

architecture behavioral of ALD_11_20_10_1_I_RING_MIX is 

	signal OUT_3A_G: STD_LOGIC;
	signal OUT_3B_K: STD_LOGIC;
	signal OUT_3D_C: STD_LOGIC;
	signal OUT_3E_C: STD_LOGIC;
	signal OUT_DOT_3A: STD_LOGIC;
	signal OUT_DOT_3D: STD_LOGIC;
begin
	OUT_3A_G <= NOT(MS_I_RING_1_TIME_1 AND MS_I_RING_2_TIME );
	OUT_3B_K <= NOT(MS_I_RING_3_TIME AND MS_I_RING_4_TIME );
	OUT_3D_C <= NOT(MS_I_RING_6_TIME AND MS_I_RING_7_TIME );
	OUT_3E_C <= NOT(MS_I_RING_8_TIME AND MS_I_RING_9_TIME );
	OUT_DOT_3A <= OUT_3A_G OR OUT_3B_K;
	OUT_DOT_3D <= OUT_3D_C OR OUT_3E_C;

	PS_I_RING_1_OR_2_OR_3_OR_4_TIME <= OUT_DOT_3A;
	PS_I_RING_6_OR_7_OR_8_OR_9_TIME <= OUT_DOT_3D;


end;
