{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1556618045460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1556618045461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 11:54:05 2019 " "Processing started: Tue Apr 30 11:54:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1556618045461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1556618045461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off my_scomp_v0_0 -c my_scomp_v0_0 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off my_scomp_v0_0 -c my_scomp_v0_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1556618045461 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_scomp_v0_0_7_1200mv_85c_slow.vho C:/Users/eleni/Desktop/DHD/DHD_Practica_1/simulation/modelsim/ simulation " "Generated file my_scomp_v0_0_7_1200mv_85c_slow.vho in folder \"C:/Users/eleni/Desktop/DHD/DHD_Practica_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1556618046427 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_scomp_v0_0_7_1200mv_0c_slow.vho C:/Users/eleni/Desktop/DHD/DHD_Practica_1/simulation/modelsim/ simulation " "Generated file my_scomp_v0_0_7_1200mv_0c_slow.vho in folder \"C:/Users/eleni/Desktop/DHD/DHD_Practica_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1556618046556 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_scomp_v0_0_min_1200mv_0c_fast.vho C:/Users/eleni/Desktop/DHD/DHD_Practica_1/simulation/modelsim/ simulation " "Generated file my_scomp_v0_0_min_1200mv_0c_fast.vho in folder \"C:/Users/eleni/Desktop/DHD/DHD_Practica_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1556618046692 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_scomp_v0_0.vho C:/Users/eleni/Desktop/DHD/DHD_Practica_1/simulation/modelsim/ simulation " "Generated file my_scomp_v0_0.vho in folder \"C:/Users/eleni/Desktop/DHD/DHD_Practica_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1556618046920 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_scomp_v0_0_7_1200mv_85c_vhd_slow.sdo C:/Users/eleni/Desktop/DHD/DHD_Practica_1/simulation/modelsim/ simulation " "Generated file my_scomp_v0_0_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/eleni/Desktop/DHD/DHD_Practica_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1556618047057 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_scomp_v0_0_7_1200mv_0c_vhd_slow.sdo C:/Users/eleni/Desktop/DHD/DHD_Practica_1/simulation/modelsim/ simulation " "Generated file my_scomp_v0_0_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/eleni/Desktop/DHD/DHD_Practica_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1556618047197 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_scomp_v0_0_min_1200mv_0c_vhd_fast.sdo C:/Users/eleni/Desktop/DHD/DHD_Practica_1/simulation/modelsim/ simulation " "Generated file my_scomp_v0_0_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/eleni/Desktop/DHD/DHD_Practica_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1556618047378 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_scomp_v0_0_vhd.sdo C:/Users/eleni/Desktop/DHD/DHD_Practica_1/simulation/modelsim/ simulation " "Generated file my_scomp_v0_0_vhd.sdo in folder \"C:/Users/eleni/Desktop/DHD/DHD_Practica_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1556618047514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1556618047648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 11:54:07 2019 " "Processing ended: Tue Apr 30 11:54:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1556618047648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1556618047648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1556618047648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1556618047648 ""}
