<dec f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.h' l='159' type='bool llvm::HexagonPacketizerList::isPureSlot0InsnWithNoSlot1Store(const llvm::MachineInstr &amp; MI)'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1827' u='c' c='_ZN4llvm21HexagonPacketizerList17shouldAddToPacketERKNS_12MachineInstrE'/>
<def f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1869' ll='1879' type='bool llvm::HexagonPacketizerList::isPureSlot0InsnWithNoSlot1Store(const llvm::MachineInstr &amp; MI)'/>
