

================================================================
== Vivado HLS Report for 'handle_read_requests'
================================================================
* Date:           Mon Mar  1 13:04:14 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     4.259|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     289|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     234|    -|
|Register         |        -|      -|     349|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     349|     523|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln700_11_fu_326_p2            |     +    |      0|  0|  55|          48|          11|
    |add_ln700_fu_362_p2               |     +    |      0|  0|  55|          48|          11|
    |add_ln701_6_fu_333_p2             |     +    |      0|  0|  39|          32|          12|
    |add_ln701_fu_369_p2               |     +    |      0|  0|  39|          32|          12|
    |tmp_psn_V_fu_444_p2               |     +    |      0|  0|  31|          24|           1|
    |ap_condition_100                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_159                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_163                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_190                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_192                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_205                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_239                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_87                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op52_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op9_read_state1      |    and   |      0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_98_p3            |    and   |      0|  0|   2|           1|           0|
    |icmp_ln895_3_fu_320_p2            |   icmp   |      0|  0|  20|          32|          11|
    |icmp_ln895_fu_350_p2              |   icmp   |      0|  0|  20|          32|          11|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 289|         263|          84|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                          |   9|          2|    1|          2|
    |ap_phi_mux_request_dma_length_V_1_phi_fu_138_p4  |  15|          3|   32|         96|
    |ap_phi_mux_request_dma_length_V_2_phi_fu_168_p4  |   9|          2|   32|         64|
    |ap_phi_mux_request_dma_length_V_3_phi_fu_207_p6  |  15|          3|   32|         96|
    |ap_phi_mux_request_vaddr_V_flag_1_phi_fu_178_p6  |  21|          4|    1|          4|
    |ap_phi_mux_request_vaddr_V_flag_phi_fu_147_p4    |  15|          3|    1|          3|
    |ap_phi_mux_request_vaddr_V_new_1_phi_fu_158_p4   |   9|          2|   48|         96|
    |ap_phi_mux_request_vaddr_V_new_2_phi_fu_193_p6   |  15|          3|   48|        144|
    |ap_phi_mux_request_vaddr_V_new_s_phi_fu_129_p4   |  15|          3|   48|        144|
    |ap_phi_reg_pp0_iter1_tmp_length_V_5_reg_218      |  15|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_tmp_length_V_reg_242        |  15|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_tmp_op_code_4_reg_229       |  15|          3|    5|         15|
    |ap_phi_reg_pp0_iter1_tmp_op_code_reg_253         |  15|          3|    2|          6|
    |request_psn_V                                    |   9|          2|   24|         48|
    |rx_readEvenFifo_V_blk_n                          |   9|          2|    1|          2|
    |rx_readEvenFifo_V_din                            |  15|          3|  135|        405|
    |rx_readRequestFifo_V_blk_n                       |   9|          2|    1|          2|
    |rx_remoteMemCmd_V_blk_n                          |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 234|         48|  476|       1321|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   1|   0|    1|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_length_V_5_reg_218  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_length_V_reg_242    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_op_code_4_reg_229   |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter1_tmp_op_code_reg_253     |   2|   0|    2|          0|
    |hrr_fsmState                                 |   1|   0|    1|          0|
    |hrr_fsmState_load_reg_477                    |   1|   0|    1|          0|
    |readAddr_V_reg_495                           |  48|   0|   48|          0|
    |readLength_V_2_reg_500                       |  32|   0|   32|          0|
    |request_dma_length_V                         |  32|   0|   32|          0|
    |request_psn_V                                |  24|   0|   24|          0|
    |request_qpn_V                                |  24|   0|   24|          0|
    |request_vaddr_V                              |  48|   0|   48|          0|
    |tmp_psn_V_6_reg_506                          |  24|   0|   24|          0|
    |tmp_qpn_V_18_reg_515                         |  16|   0|   16|          0|
    |tmp_qpn_V_19_reg_490                         |  24|   0|   24|          0|
    |tmp_reg_486                                  |   1|   0|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 349|   0|  349|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | handle_read_requests | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | handle_read_requests | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | handle_read_requests | return value |
|ap_done                       | out |    1| ap_ctrl_hs | handle_read_requests | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs | handle_read_requests | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | handle_read_requests | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | handle_read_requests | return value |
|rx_readRequestFifo_V_dout     |  in |  129|   ap_fifo  | rx_readRequestFifo_V |    pointer   |
|rx_readRequestFifo_V_empty_n  |  in |    1|   ap_fifo  | rx_readRequestFifo_V |    pointer   |
|rx_readRequestFifo_V_read     | out |    1|   ap_fifo  | rx_readRequestFifo_V |    pointer   |
|rx_remoteMemCmd_V_din         | out |  113|   ap_fifo  |   rx_remoteMemCmd_V  |    pointer   |
|rx_remoteMemCmd_V_full_n      |  in |    1|   ap_fifo  |   rx_remoteMemCmd_V  |    pointer   |
|rx_remoteMemCmd_V_write       | out |    1|   ap_fifo  |   rx_remoteMemCmd_V  |    pointer   |
|rx_readEvenFifo_V_din         | out |  135|   ap_fifo  |   rx_readEvenFifo_V  |    pointer   |
|rx_readEvenFifo_V_full_n      |  in |    1|   ap_fifo  |   rx_readEvenFifo_V  |    pointer   |
|rx_readEvenFifo_V_write       | out |    1|   ap_fifo  |   rx_readEvenFifo_V  |    pointer   |
+------------------------------+-----+-----+------------+----------------------+--------------+

