Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 12 14:09:00 2025
| Host         : Loff-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.361        0.000                      0                 2522        0.082        0.000                      0                 2522        4.020        0.000                       0                  1005  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.361        0.000                      0                 2522        0.082        0.000                      0                 2522        4.020        0.000                       0                  1005  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/indexcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/_T_1548_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 3.391ns (39.444%)  route 5.206ns (60.556%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.541     5.062    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X51Y73         FDRE                                         r  gameTop/graphicEngineVGA/indexcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.419     5.481 f  gameTop/graphicEngineVGA/indexcounter_reg[7]/Q
                         net (fo=95, routed)          1.404     6.885    gameTop/graphicEngineVGA/indexcounter_reg[7]
    SLICE_X55Y74         LUT3 (Prop_lut3_I1_O)        0.327     7.212 r  gameTop/graphicEngineVGA/_T_441__2_carry__0_i_32/O
                         net (fo=1, routed)           0.812     8.024    gameTop/graphicEngineVGA/_T_441__2_carry__0_i_32_n_0
    SLICE_X55Y74         LUT6 (Prop_lut6_I1_O)        0.332     8.356 r  gameTop/graphicEngineVGA/_T_441__2_carry__0_i_21/O
                         net (fo=1, routed)           0.599     8.955    gameTop/graphicEngineVGA/_T_441__2_carry__0_i_21_n_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.079 r  gameTop/graphicEngineVGA/_T_441__2_carry__0_i_16/O
                         net (fo=1, routed)           0.000     9.079    gameTop/graphicEngineVGA/_T_441__2_carry__0_i_16_n_0
    SLICE_X55Y75         MUXF7 (Prop_muxf7_I0_O)      0.212     9.291 r  gameTop/graphicEngineVGA/_T_441__2_carry__0_i_11/O
                         net (fo=4, routed)           0.829    10.119    gameTop/graphicEngineVGA/_GEN_2320__939__0[4]
    SLICE_X51Y76         LUT5 (Prop_lut5_I4_O)        0.327    10.446 r  gameTop/graphicEngineVGA/_T_441__2_carry__0_i_4/O
                         net (fo=1, routed)           0.510    10.956    gameTop/graphicEngineVGA/_T_441__2_carry__0_i_4_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    11.714 r  gameTop/graphicEngineVGA/_T_441__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.714    gameTop/graphicEngineVGA/_T_441__2_carry__0_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.953 f  gameTop/graphicEngineVGA/_T_441__2_carry__1/O[2]
                         net (fo=1, routed)           0.496    12.449    gameTop/graphicEngineVGA/_T_441[10]
    SLICE_X51Y77         LUT3 (Prop_lut3_I1_O)        0.327    12.776 f  gameTop/graphicEngineVGA/_T_1548_1_i_4/O
                         net (fo=1, routed)           0.557    13.333    gameTop/graphicEngineVGA/_T_1548_1_i_4_n_0
    SLICE_X51Y76         LUT6 (Prop_lut6_I2_O)        0.326    13.659 r  gameTop/graphicEngineVGA/_T_1548_1_i_1/O
                         net (fo=1, routed)           0.000    13.659    gameTop/graphicEngineVGA/_T_1548_10
    SLICE_X51Y76         FDRE                                         r  gameTop/graphicEngineVGA/_T_1548_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.427    14.768    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  gameTop/graphicEngineVGA/_T_1548_1_reg/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X51Y76         FDRE (Setup_fdre_C_D)        0.029    15.020    gameTop/graphicEngineVGA/_T_1548_1_reg
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -13.659    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/indexcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.200ns  (logic 2.319ns (32.210%)  route 4.881ns (67.790%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y74         FDRE                                         r  gameTop/graphicEngineVGA/indexcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDRE (Prop_fdre_C_Q)         0.419     5.479 r  gameTop/graphicEngineVGA/indexcounter_reg[4]/Q
                         net (fo=68, routed)          1.205     6.684    gameTop/graphicEngineVGA/indexcounter_reg[4]
    SLICE_X56Y76         LUT2 (Prop_lut2_I0_O)        0.325     7.009 f  gameTop/graphicEngineVGA/_T_441__2_carry_i_129/O
                         net (fo=1, routed)           0.611     7.620    gameTop/graphicEngineVGA/_T_441__2_carry_i_129_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I0_O)        0.328     7.948 r  gameTop/graphicEngineVGA/_T_441__2_carry_i_73/O
                         net (fo=1, routed)           0.423     8.371    gameTop/graphicEngineVGA/_T_441__2_carry_i_73_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I4_O)        0.124     8.495 r  gameTop/graphicEngineVGA/_T_441__2_carry_i_32/O
                         net (fo=1, routed)           0.432     8.927    gameTop/graphicEngineVGA/_T_441__2_carry_i_32_n_0
    SLICE_X56Y75         LUT5 (Prop_lut5_I4_O)        0.124     9.051 r  gameTop/graphicEngineVGA/_T_441__2_carry_i_13/O
                         net (fo=1, routed)           0.651     9.702    gameTop/graphicEngineVGA/_T_441__2_carry_i_13_n_0
    SLICE_X50Y75         LUT6 (Prop_lut6_I4_O)        0.124     9.826 r  gameTop/graphicEngineVGA/_T_441__2_carry_i_6/O
                         net (fo=1, routed)           0.000     9.826    gameTop/graphicEngineVGA/_T_441__2_carry_i_6_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.370 r  gameTop/graphicEngineVGA/_T_441__2_carry/O[2]
                         net (fo=1, routed)           0.839    11.209    gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/_T_441[2]
    SLICE_X48Y76         LUT3 (Prop_lut3_I1_O)        0.331    11.540 r  gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg_i_8/O
                         net (fo=1, routed)           0.720    12.260    gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg_i_8_n_0
    RAMB18_X1Y31         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.460    14.801    gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg/CLKBWRCLK
                         clock pessimism              0.258    15.059    
                         clock uncertainty           -0.035    15.024    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.769    14.255    gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.255    
                         arrival time                         -12.260    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.389ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/indexcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.799ns  (logic 1.771ns (26.048%)  route 5.028ns (73.952%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.541     5.062    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X51Y73         FDRE                                         r  gameTop/graphicEngineVGA/indexcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.419     5.481 r  gameTop/graphicEngineVGA/indexcounter_reg[7]/Q
                         net (fo=95, routed)          1.454     6.935    gameTop/graphicEngineVGA/indexcounter_reg[7]
    SLICE_X56Y77         LUT6 (Prop_lut6_I1_O)        0.299     7.234 r  gameTop/graphicEngineVGA/_T_441__2_carry_i_116/O
                         net (fo=1, routed)           0.613     7.846    gameTop/graphicEngineVGA/_T_441__2_carry_i_116_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.970 r  gameTop/graphicEngineVGA/_T_441__2_carry_i_59/O
                         net (fo=1, routed)           0.719     8.690    gameTop/graphicEngineVGA/_T_441__2_carry_i_59_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I3_O)        0.124     8.814 r  gameTop/graphicEngineVGA/_T_441__2_carry_i_25/O
                         net (fo=1, routed)           0.154     8.968    gameTop/graphicEngineVGA/_T_441__2_carry_i_25_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.124     9.092 r  gameTop/graphicEngineVGA/_T_441__2_carry_i_9/O
                         net (fo=5, routed)           1.006    10.098    gameTop/graphicEngineVGA/_GEN_2320__939__0[3]
    SLICE_X50Y75         LUT5 (Prop_lut5_I3_O)        0.124    10.222 r  gameTop/graphicEngineVGA/_T_441__2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.222    gameTop/graphicEngineVGA/_T_441__2_carry_i_3_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.477 r  gameTop/graphicEngineVGA/_T_441__2_carry/O[3]
                         net (fo=1, routed)           0.434    10.911    gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/_T_441[3]
    SLICE_X48Y75         LUT3 (Prop_lut3_I1_O)        0.302    11.213 r  gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg_i_7/O
                         net (fo=1, routed)           0.648    11.861    gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg_i_7_n_0
    RAMB18_X1Y31         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.460    14.801    gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg/CLKBWRCLK
                         clock pessimism              0.258    15.059    
                         clock uncertainty           -0.035    15.024    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.774    14.250    gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.250    
                         arrival time                         -11.861    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/indexcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.942ns  (logic 2.104ns (30.307%)  route 4.838ns (69.693%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.541     5.062    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X51Y73         FDRE                                         r  gameTop/graphicEngineVGA/indexcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.419     5.481 r  gameTop/graphicEngineVGA/indexcounter_reg[7]/Q
                         net (fo=95, routed)          1.454     6.935    gameTop/graphicEngineVGA/indexcounter_reg[7]
    SLICE_X56Y77         LUT6 (Prop_lut6_I1_O)        0.299     7.234 r  gameTop/graphicEngineVGA/_T_441__2_carry_i_116/O
                         net (fo=1, routed)           0.613     7.846    gameTop/graphicEngineVGA/_T_441__2_carry_i_116_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.970 r  gameTop/graphicEngineVGA/_T_441__2_carry_i_59/O
                         net (fo=1, routed)           0.719     8.690    gameTop/graphicEngineVGA/_T_441__2_carry_i_59_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I3_O)        0.124     8.814 r  gameTop/graphicEngineVGA/_T_441__2_carry_i_25/O
                         net (fo=1, routed)           0.154     8.968    gameTop/graphicEngineVGA/_T_441__2_carry_i_25_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.124     9.092 r  gameTop/graphicEngineVGA/_T_441__2_carry_i_9/O
                         net (fo=5, routed)           1.006    10.098    gameTop/graphicEngineVGA/_GEN_2320__939__0[3]
    SLICE_X50Y75         LUT5 (Prop_lut5_I3_O)        0.124    10.222 r  gameTop/graphicEngineVGA/_T_441__2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.222    gameTop/graphicEngineVGA/_T_441__2_carry_i_3_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.598 r  gameTop/graphicEngineVGA/_T_441__2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.598    gameTop/graphicEngineVGA/_T_441__2_carry_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.817 r  gameTop/graphicEngineVGA/_T_441__2_carry__0/O[0]
                         net (fo=1, routed)           0.316    11.133    gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/_T_441[4]
    SLICE_X48Y76         LUT3 (Prop_lut3_I1_O)        0.295    11.428 r  gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg_i_6/O
                         net (fo=1, routed)           0.577    12.004    gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg_i_6_n_0
    RAMB18_X1Y31         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.460    14.801    gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg/CLKBWRCLK
                         clock pessimism              0.258    15.059    
                         clock uncertainty           -0.035    15.024    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    14.458    gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.458    
                         arrival time                         -12.004    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             2.541ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/indexcounter_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.814ns  (logic 3.857ns (56.605%)  route 2.957ns (43.395%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.582     5.103    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    RAMB18_X1Y29         RAMB18E1                                     r  gameTop/graphicEngineVGA/indexcounter_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y29         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.557 r  gameTop/graphicEngineVGA/indexcounter_reg_rep/DOADO[2]
                         net (fo=4, routed)           1.127     8.684    gameTop/graphicEngineVGA/indexcounter_reg_rep_n_13
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.154     8.838 r  gameTop/graphicEngineVGA/_T_423__1_carry_i_1/O
                         net (fo=2, routed)           0.415     9.253    gameTop/graphicEngineVGA/_T_423__1_carry_i_1_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.327     9.580 r  gameTop/graphicEngineVGA/_T_423__1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.580    gameTop/graphicEngineVGA/_T_423__1_carry_i_3_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.981 r  gameTop/graphicEngineVGA/_T_423__1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.981    gameTop/graphicEngineVGA/_T_423__1_carry_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.203 r  gameTop/graphicEngineVGA/_T_423__1_carry__0/O[0]
                         net (fo=1, routed)           0.839    11.042    gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/_T_423[4]
    SLICE_X48Y76         LUT3 (Prop_lut3_I1_O)        0.299    11.341 r  gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg_i_11__0/O
                         net (fo=1, routed)           0.576    11.917    gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg_i_11__0_n_0
    RAMB18_X1Y31         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.460    14.801    gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg/CLKBWRCLK
                         clock pessimism              0.258    15.059    
                         clock uncertainty           -0.035    15.024    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    14.458    gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.458    
                         arrival time                         -11.917    
  -------------------------------------------------------------------
                         slack                                  2.541    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/indexcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 2.171ns (32.979%)  route 4.412ns (67.021%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y74         FDRE                                         r  gameTop/graphicEngineVGA/indexcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDRE (Prop_fdre_C_Q)         0.419     5.479 r  gameTop/graphicEngineVGA/indexcounter_reg[4]/Q
                         net (fo=68, routed)          1.205     6.684    gameTop/graphicEngineVGA/indexcounter_reg[4]
    SLICE_X56Y76         LUT2 (Prop_lut2_I0_O)        0.325     7.009 f  gameTop/graphicEngineVGA/_T_441__2_carry_i_129/O
                         net (fo=1, routed)           0.611     7.620    gameTop/graphicEngineVGA/_T_441__2_carry_i_129_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I0_O)        0.328     7.948 r  gameTop/graphicEngineVGA/_T_441__2_carry_i_73/O
                         net (fo=1, routed)           0.423     8.371    gameTop/graphicEngineVGA/_T_441__2_carry_i_73_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I4_O)        0.124     8.495 r  gameTop/graphicEngineVGA/_T_441__2_carry_i_32/O
                         net (fo=1, routed)           0.432     8.927    gameTop/graphicEngineVGA/_T_441__2_carry_i_32_n_0
    SLICE_X56Y75         LUT5 (Prop_lut5_I4_O)        0.124     9.051 r  gameTop/graphicEngineVGA/_T_441__2_carry_i_13/O
                         net (fo=1, routed)           0.651     9.702    gameTop/graphicEngineVGA/_T_441__2_carry_i_13_n_0
    SLICE_X50Y75         LUT6 (Prop_lut6_I4_O)        0.124     9.826 r  gameTop/graphicEngineVGA/_T_441__2_carry_i_6/O
                         net (fo=1, routed)           0.000     9.826    gameTop/graphicEngineVGA/_T_441__2_carry_i_6_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.253 r  gameTop/graphicEngineVGA/_T_441__2_carry/O[1]
                         net (fo=1, routed)           0.513    10.766    gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/_T_441[1]
    SLICE_X48Y75         LUT3 (Prop_lut3_I1_O)        0.300    11.066 r  gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg_i_9/O
                         net (fo=1, routed)           0.577    11.643    gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg_i_9_n_0
    RAMB18_X1Y31         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.460    14.801    gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg/CLKBWRCLK
                         clock pessimism              0.258    15.059    
                         clock uncertainty           -0.035    15.024    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.768    14.256    gameTop/graphicEngineVGA/spriteMemories_1/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                         -11.643    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 pipeResetReg_4_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/toneIndex_4_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 0.730ns (11.470%)  route 5.634ns (88.530%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.546     5.067    clock_IBUF_BUFG
    SLICE_X47Y67         FDRE                                         r  pipeResetReg_4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  pipeResetReg_4_reg/Q
                         net (fo=11, routed)          1.605     7.128    gameTop/soundEngine/_T_7[4]
    SLICE_X36Y71         LUT5 (Prop_lut5_I2_O)        0.124     7.252 r  gameTop/soundEngine/_T_15_2_i_1/O
                         net (fo=82, routed)          3.245    10.497    gameTop/soundEngine/gameTop_reset
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.150    10.647 r  gameTop/soundEngine/toneIndex_4[8]_i_1/O
                         net (fo=9, routed)           0.785    11.431    gameTop/soundEngine/toneIndex_4[8]_i_1_n_0
    SLICE_X8Y55          FDRE                                         r  gameTop/soundEngine/toneIndex_4_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.440    14.781    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  gameTop/soundEngine/toneIndex_4_reg[3]/C
                         clock pessimism              0.187    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X8Y55          FDRE (Setup_fdre_C_R)       -0.748    14.184    gameTop/soundEngine/toneIndex_4_reg[3]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                         -11.431    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 pipeResetReg_4_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/toneIndex_4_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 0.730ns (11.470%)  route 5.634ns (88.530%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.546     5.067    clock_IBUF_BUFG
    SLICE_X47Y67         FDRE                                         r  pipeResetReg_4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  pipeResetReg_4_reg/Q
                         net (fo=11, routed)          1.605     7.128    gameTop/soundEngine/_T_7[4]
    SLICE_X36Y71         LUT5 (Prop_lut5_I2_O)        0.124     7.252 r  gameTop/soundEngine/_T_15_2_i_1/O
                         net (fo=82, routed)          3.245    10.497    gameTop/soundEngine/gameTop_reset
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.150    10.647 r  gameTop/soundEngine/toneIndex_4[8]_i_1/O
                         net (fo=9, routed)           0.785    11.431    gameTop/soundEngine/toneIndex_4[8]_i_1_n_0
    SLICE_X8Y55          FDRE                                         r  gameTop/soundEngine/toneIndex_4_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.440    14.781    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  gameTop/soundEngine/toneIndex_4_reg[4]/C
                         clock pessimism              0.187    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X8Y55          FDRE (Setup_fdre_C_R)       -0.748    14.184    gameTop/soundEngine/toneIndex_4_reg[4]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                         -11.431    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 pipeResetReg_4_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/toneIndex_4_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 0.730ns (11.470%)  route 5.634ns (88.530%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.546     5.067    clock_IBUF_BUFG
    SLICE_X47Y67         FDRE                                         r  pipeResetReg_4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  pipeResetReg_4_reg/Q
                         net (fo=11, routed)          1.605     7.128    gameTop/soundEngine/_T_7[4]
    SLICE_X36Y71         LUT5 (Prop_lut5_I2_O)        0.124     7.252 r  gameTop/soundEngine/_T_15_2_i_1/O
                         net (fo=82, routed)          3.245    10.497    gameTop/soundEngine/gameTop_reset
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.150    10.647 r  gameTop/soundEngine/toneIndex_4[8]_i_1/O
                         net (fo=9, routed)           0.785    11.431    gameTop/soundEngine/toneIndex_4[8]_i_1_n_0
    SLICE_X8Y55          FDRE                                         r  gameTop/soundEngine/toneIndex_4_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.440    14.781    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  gameTop/soundEngine/toneIndex_4_reg[5]/C
                         clock pessimism              0.187    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X8Y55          FDRE (Setup_fdre_C_R)       -0.748    14.184    gameTop/soundEngine/toneIndex_4_reg[5]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                         -11.431    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 pipeResetReg_4_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/toneIndex_4_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 0.730ns (11.470%)  route 5.634ns (88.530%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.546     5.067    clock_IBUF_BUFG
    SLICE_X47Y67         FDRE                                         r  pipeResetReg_4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  pipeResetReg_4_reg/Q
                         net (fo=11, routed)          1.605     7.128    gameTop/soundEngine/_T_7[4]
    SLICE_X36Y71         LUT5 (Prop_lut5_I2_O)        0.124     7.252 r  gameTop/soundEngine/_T_15_2_i_1/O
                         net (fo=82, routed)          3.245    10.497    gameTop/soundEngine/gameTop_reset
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.150    10.647 r  gameTop/soundEngine/toneIndex_4[8]_i_1/O
                         net (fo=9, routed)           0.785    11.431    gameTop/soundEngine/toneIndex_4[8]_i_1_n_0
    SLICE_X8Y55          FDRE                                         r  gameTop/soundEngine/toneIndex_4_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.440    14.781    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  gameTop/soundEngine/toneIndex_4_reg[7]/C
                         clock pessimism              0.187    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X8Y55          FDRE (Setup_fdre_C_R)       -0.748    14.184    gameTop/soundEngine/toneIndex_4_reg[7]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                         -11.431    
  -------------------------------------------------------------------
                         slack                                  2.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 gameTop/soundEngine/toneIndex_7_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/tone_7/RamInitSpWf/RAM_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.577%)  route 0.183ns (56.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.565     1.448    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  gameTop/soundEngine/toneIndex_7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  gameTop/soundEngine/toneIndex_7_reg[6]/Q
                         net (fo=5, routed)           0.183     1.772    gameTop/soundEngine/tone_7/RamInitSpWf/Q[6]
    RAMB18_X1Y21         RAMB18E1                                     r  gameTop/soundEngine/tone_7/RamInitSpWf/RAM_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.877     2.005    gameTop/soundEngine/tone_7/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y21         RAMB18E1                                     r  gameTop/soundEngine/tone_7/RamInitSpWf/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X1Y21         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.690    gameTop/soundEngine/tone_7/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 gameTop/soundEngine/toneIndex_5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/tone_5/RamInitSpWf/RAM_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.549%)  route 0.183ns (56.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.564     1.447    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X48Y56         FDRE                                         r  gameTop/soundEngine/toneIndex_5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  gameTop/soundEngine/toneIndex_5_reg[3]/Q
                         net (fo=6, routed)           0.183     1.771    gameTop/soundEngine/tone_5/RamInitSpWf/Q[3]
    RAMB18_X1Y23         RAMB18E1                                     r  gameTop/soundEngine/tone_5/RamInitSpWf/RAM_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.876     2.004    gameTop/soundEngine/tone_5/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y23         RAMB18E1                                     r  gameTop/soundEngine/tone_5/RamInitSpWf/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.506    
    RAMB18_X1Y23         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.689    gameTop/soundEngine/tone_5/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 gameTop/soundEngine/toneIndex_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/tone_0/RamInitSpWf/RAM_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.795%)  route 0.181ns (56.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.559     1.442    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  gameTop/soundEngine/toneIndex_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  gameTop/soundEngine/toneIndex_0_reg[3]/Q
                         net (fo=6, routed)           0.181     1.764    gameTop/soundEngine/tone_0/RamInitSpWf/Q[3]
    RAMB18_X1Y27         RAMB18E1                                     r  gameTop/soundEngine/tone_0/RamInitSpWf/RAM_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.869     1.997    gameTop/soundEngine/tone_0/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  gameTop/soundEngine/tone_0/RamInitSpWf/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.499    
    RAMB18_X1Y27         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.682    gameTop/soundEngine/tone_0/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 gameTop/soundEngine/toneIndex_7_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/tone_7/RamInitSpWf/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.577%)  route 0.183ns (56.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.565     1.448    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  gameTop/soundEngine/toneIndex_7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  gameTop/soundEngine/toneIndex_7_reg[6]/Q
                         net (fo=5, routed)           0.183     1.772    gameTop/soundEngine/tone_7/RamInitSpWf/Q[6]
    RAMB18_X1Y21         RAMB18E1                                     r  gameTop/soundEngine/tone_7/RamInitSpWf/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.876     2.004    gameTop/soundEngine/tone_7/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y21         RAMB18E1                                     r  gameTop/soundEngine/tone_7/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB18_X1Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.689    gameTop/soundEngine/tone_7/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 gameTop/soundEngine/toneIndex_7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/tone_7/RamInitSpWf/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.496%)  route 0.183ns (56.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.565     1.448    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X48Y52         FDRE                                         r  gameTop/soundEngine/toneIndex_7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  gameTop/soundEngine/toneIndex_7_reg[5]/Q
                         net (fo=4, routed)           0.183     1.772    gameTop/soundEngine/tone_7/RamInitSpWf/Q[5]
    RAMB18_X1Y21         RAMB18E1                                     r  gameTop/soundEngine/tone_7/RamInitSpWf/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.876     2.004    gameTop/soundEngine/tone_7/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y21         RAMB18E1                                     r  gameTop/soundEngine/tone_7/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB18_X1Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.689    gameTop/soundEngine/tone_7/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 gameTop/soundEngine/toneIndex_5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/tone_5/RamInitSpWf/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.340%)  route 0.184ns (56.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.564     1.447    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X48Y56         FDRE                                         r  gameTop/soundEngine/toneIndex_5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  gameTop/soundEngine/toneIndex_5_reg[3]/Q
                         net (fo=6, routed)           0.184     1.773    gameTop/soundEngine/tone_5/RamInitSpWf/Q[3]
    RAMB18_X1Y23         RAMB18E1                                     r  gameTop/soundEngine/tone_5/RamInitSpWf/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.875     2.003    gameTop/soundEngine/tone_5/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y23         RAMB18E1                                     r  gameTop/soundEngine/tone_5/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.505    
    RAMB18_X1Y23         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.688    gameTop/soundEngine/tone_5/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 gameTop/soundEngine/toneIndex_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/tone_0/RamInitSpWf/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.584%)  route 0.183ns (56.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.559     1.442    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  gameTop/soundEngine/toneIndex_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  gameTop/soundEngine/toneIndex_0_reg[3]/Q
                         net (fo=6, routed)           0.183     1.766    gameTop/soundEngine/tone_0/RamInitSpWf/Q[3]
    RAMB18_X1Y27         RAMB18E1                                     r  gameTop/soundEngine/tone_0/RamInitSpWf/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.867     1.995    gameTop/soundEngine/tone_0/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  gameTop/soundEngine/tone_0/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.497    
    RAMB18_X1Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.680    gameTop/soundEngine/tone_0/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 gameTop/soundEngine/toneIndex_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.348%)  route 0.168ns (50.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.558     1.441    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X8Y67          FDRE                                         r  gameTop/soundEngine/toneIndex_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     1.605 r  gameTop/soundEngine/toneIndex_3_reg[1]/Q
                         net (fo=8, routed)           0.168     1.774    gameTop/soundEngine/tone_3/RamInitSpWf/Q[1]
    RAMB18_X0Y26         RAMB18E1                                     r  gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.869     1.997    gameTop/soundEngine/tone_3/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.499    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.682    gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 gameTop/soundEngine/toneIndex_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.118%)  route 0.170ns (50.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.558     1.441    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X8Y67          FDRE                                         r  gameTop/soundEngine/toneIndex_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     1.605 r  gameTop/soundEngine/toneIndex_3_reg[1]/Q
                         net (fo=8, routed)           0.170     1.775    gameTop/soundEngine/tone_3/RamInitSpWf/Q[1]
    RAMB18_X0Y26         RAMB18E1                                     r  gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.867     1.995    gameTop/soundEngine/tone_3/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.497    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.680    gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemories_5/RamInitSpWf/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.826%)  route 0.196ns (58.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.558     1.441    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  gameTop/graphicEngineVGA/CounterYReg_reg[3]/Q
                         net (fo=26, routed)          0.196     1.778    gameTop/graphicEngineVGA/backTileMemories_5/RamInitSpWf/ADDRARDADDR[8]
    RAMB18_X1Y33         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_5/RamInitSpWf/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.869     1.997    gameTop/graphicEngineVGA/backTileMemories_5/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y33         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_5/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB18_X1Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.682    gameTop/graphicEngineVGA/backTileMemories_5/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y29  gameTop/graphicEngineVGA/indexcounter_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38  gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y37  gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34  gameTop/graphicEngineVGA/backTileMemories_0/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y35  gameTop/graphicEngineVGA/backTileMemories_1/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y32  gameTop/graphicEngineVGA/backTileMemories_2/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34  gameTop/graphicEngineVGA/backTileMemories_3/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y33  gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y35  gameTop/graphicEngineVGA/backTileMemories_4/RamInitSpWf/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y77  gameTop/graphicEngineVGA/_T_14_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y77  gameTop/graphicEngineVGA/_T_14_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y77  gameTop/graphicEngineVGA/_T_1671_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y77  gameTop/graphicEngineVGA/_T_1671_1_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y77  gameTop/graphicEngineVGA/_T_16_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y77  gameTop/graphicEngineVGA/_T_16_1_reg_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y63  _T_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y63  _T_1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y67  _T_2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y67  _T_2_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y77  gameTop/graphicEngineVGA/_T_14_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y77  gameTop/graphicEngineVGA/_T_14_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y77  gameTop/graphicEngineVGA/_T_1671_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y77  gameTop/graphicEngineVGA/_T_1671_1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y77  gameTop/graphicEngineVGA/_T_16_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y77  gameTop/graphicEngineVGA/_T_16_1_reg_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y63  _T_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y63  _T_1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y67  _T_2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y67  _T_2_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/soundEngine/channel_4_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_soundOutput_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.468ns  (logic 4.278ns (37.303%)  route 7.190ns (62.697%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.621     5.142    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X6Y60          FDRE                                         r  gameTop/soundEngine/channel_4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  gameTop/soundEngine/channel_4_reg/Q
                         net (fo=2, routed)           1.014     6.674    gameTop/soundEngine/channel_4_reg_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I1_O)        0.124     6.798 r  gameTop/soundEngine/io_soundOutput_0_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.767     8.565    gameTop/soundEngine/io_soundOutput_0_OBUF_inst_i_2_n_0
    SLICE_X46Y65         LUT5 (Prop_lut5_I4_O)        0.124     8.689 r  gameTop/soundEngine/io_soundOutput_0_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.409    13.098    io_soundOutput_0_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.512    16.609 r  io_soundOutput_0_OBUF_inst/O
                         net (fo=0)                   0.000    16.609    io_soundOutput_0
    A16                                                               r  io_soundOutput_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_16_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.149ns  (logic 4.153ns (50.969%)  route 3.995ns (49.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.536     5.057    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y77         FDRE                                         r  gameTop/graphicEngineVGA/_T_16_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.478     5.535 r  gameTop/graphicEngineVGA/_T_16_0_reg__0/Q
                         net (fo=1, routed)           3.995     9.530    io_Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.675    13.205 r  io_Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.205    io_Vsync
    R19                                                               r  io_Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_14_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.144ns  (logic 4.146ns (50.903%)  route 3.998ns (49.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.536     5.057    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y77         FDRE                                         r  gameTop/graphicEngineVGA/_T_14_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.478     5.535 r  gameTop/graphicEngineVGA/_T_14_0_reg__0/Q
                         net (fo=1, routed)           3.998     9.533    io_Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.668    13.201 r  io_Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.201    io_Hsync
    P19                                                               r  io_Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1680_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.919ns  (logic 4.119ns (52.009%)  route 3.801ns (47.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.536     5.057    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y77         FDRE                                         r  gameTop/graphicEngineVGA/_T_1680_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.419     5.476 r  gameTop/graphicEngineVGA/_T_1680_reg[3]/Q
                         net (fo=1, routed)           3.801     9.276    io_vgaBlue_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.700    12.976 r  io_vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.976    io_vgaBlue[3]
    J18                                                               r  io_vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1680_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.786ns  (logic 3.975ns (51.050%)  route 3.811ns (48.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.536     5.057    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X37Y77         FDRE                                         r  gameTop/graphicEngineVGA/_T_1680_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  gameTop/graphicEngineVGA/_T_1680_reg[2]/Q
                         net (fo=1, routed)           3.811     9.324    io_vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.843 r  io_vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.843    io_vgaBlue[2]
    K18                                                               r  io_vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1679_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.777ns  (logic 3.977ns (51.134%)  route 3.801ns (48.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.536     5.057    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y77         FDRE                                         r  gameTop/graphicEngineVGA/_T_1679_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  gameTop/graphicEngineVGA/_T_1679_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.801     9.313    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.521    12.834 r  io_vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.834    io_vgaGreen[0]
    J17                                                               r  io_vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1679_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.594ns  (logic 3.985ns (52.476%)  route 3.609ns (47.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.536     5.057    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y77         FDRE                                         r  gameTop/graphicEngineVGA/_T_1679_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  gameTop/graphicEngineVGA/_T_1679_reg[2]/Q
                         net (fo=1, routed)           3.609     9.122    io_vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.651 r  io_vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.651    io_vgaGreen[2]
    G17                                                               r  io_vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1678_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.572ns  (logic 3.980ns (52.559%)  route 3.592ns (47.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.536     5.057    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X37Y77         FDRE                                         r  gameTop/graphicEngineVGA/_T_1678_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  gameTop/graphicEngineVGA/_T_1678_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.592     9.105    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.629 r  io_vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.629    io_vgaRed[0]
    G19                                                               r  io_vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1678_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.562ns  (logic 3.975ns (52.570%)  route 3.587ns (47.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.536     5.057    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y77         FDRE                                         r  gameTop/graphicEngineVGA/_T_1678_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  gameTop/graphicEngineVGA/_T_1678_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.587     9.100    lopt_10
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.619 r  io_vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.619    io_vgaRed[1]
    H19                                                               r  io_vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1679_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.553ns  (logic 3.961ns (52.448%)  route 3.592ns (47.552%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.537     5.058    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X40Y77         FDRE                                         r  gameTop/graphicEngineVGA/_T_1679_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     5.514 r  gameTop/graphicEngineVGA/_T_1679_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.592     9.106    lopt_6
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.611 r  io_vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.611    io_vgaGreen[1]
    H17                                                               r  io_vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_missingFrameError
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.363ns (62.186%)  route 0.829ns (37.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/Q
                         net (fo=2, routed)           0.829     2.405    io_missingFrameError_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.628 r  io_missingFrameError_OBUF_inst/O
                         net (fo=0)                   0.000     3.628    io_missingFrameError
    L1                                                                r  io_missingFrameError (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1679_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.458ns  (logic 1.372ns (55.837%)  route 1.085ns (44.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X40Y77         FDRE                                         r  gameTop/graphicEngineVGA/_T_1679_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/_T_1679_reg[3]/Q
                         net (fo=1, routed)           1.085     2.661    io_vgaGreen_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.892 r  io_vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.892    io_vgaGreen[3]
    D17                                                               r  io_vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1678_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 1.366ns (55.192%)  route 1.109ns (44.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X37Y77         FDRE                                         r  gameTop/graphicEngineVGA/_T_1678_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/_T_1678_reg[2]/Q
                         net (fo=1, routed)           1.109     2.684    io_vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.909 r  io_vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.909    io_vgaRed[2]
    J19                                                               r  io_vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1680_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.484ns  (logic 1.386ns (55.787%)  route 1.098ns (44.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y77         FDRE                                         r  gameTop/graphicEngineVGA/_T_1680_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  gameTop/graphicEngineVGA/_T_1680_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.098     2.660    lopt_2
    L18                  OBUF (Prop_obuf_I_O)         1.258     3.918 r  io_vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.918    io_vgaBlue[1]
    L18                                                               r  io_vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1678_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.345ns (52.879%)  route 1.198ns (47.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y77         FDRE                                         r  gameTop/graphicEngineVGA/_T_1678_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/_T_1678_reg[3]/Q
                         net (fo=1, routed)           1.198     2.773    io_vgaRed_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.977 r  io_vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.977    io_vgaRed[3]
    N19                                                               r  io_vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1680_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.551ns  (logic 1.338ns (52.429%)  route 1.214ns (47.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X37Y77         FDRE                                         r  gameTop/graphicEngineVGA/_T_1680_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/_T_1680_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.214     2.789    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.985 r  io_vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.985    io_vgaBlue[0]
    N18                                                               r  io_vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1678_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.366ns (53.059%)  route 1.208ns (46.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X37Y77         FDRE                                         r  gameTop/graphicEngineVGA/_T_1678_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/_T_1678_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.208     2.783    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         1.225     4.008 r  io_vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.008    io_vgaRed[0]
    G19                                                               r  io_vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1679_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.576ns  (logic 1.348ns (52.307%)  route 1.229ns (47.693%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X40Y77         FDRE                                         r  gameTop/graphicEngineVGA/_T_1679_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/_T_1679_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.229     2.804    lopt_6
    H17                  OBUF (Prop_obuf_I_O)         1.207     4.011 r  io_vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.011    io_vgaGreen[1]
    H17                                                               r  io_vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1678_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.577ns  (logic 1.361ns (52.826%)  route 1.216ns (47.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y77         FDRE                                         r  gameTop/graphicEngineVGA/_T_1678_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/_T_1678_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.216     2.791    lopt_10
    H19                  OBUF (Prop_obuf_I_O)         1.220     4.011 r  io_vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.011    io_vgaRed[1]
    H19                                                               r  io_vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1679_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.371ns (52.590%)  route 1.236ns (47.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y77         FDRE                                         r  gameTop/graphicEngineVGA/_T_1679_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/_T_1679_reg[2]/Q
                         net (fo=1, routed)           1.236     2.811    io_vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     4.041 r  io_vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.041    io_vgaGreen[2]
    G17                                                               r  io_vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/_T_15_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.005ns  (logic 1.452ns (29.022%)  route 3.552ns (70.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           3.552     5.005    gameTop/io_btnD_IBUF
    SLICE_X34Y75         FDRE                                         r  gameTop/_T_15_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.417     4.758    gameTop/clock_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  gameTop/_T_15_2_reg/C

Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/_T_13_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.943ns  (logic 1.451ns (29.357%)  route 3.492ns (70.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           3.492     4.943    gameTop/io_btnR_IBUF
    SLICE_X36Y71         FDRE                                         r  gameTop/_T_13_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.423     4.764    gameTop/clock_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  gameTop/_T_13_2_reg/C

Slack:                    inf
  Source:                 io_btnL
                            (input port)
  Destination:            gameTop/_T_11_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.870ns  (logic 1.451ns (29.802%)  route 3.418ns (70.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  io_btnL (IN)
                         net (fo=0)                   0.000     0.000    io_btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_btnL_IBUF_inst/O
                         net (fo=1, routed)           3.418     4.870    gameTop/io_btnL_IBUF
    SLICE_X35Y75         FDRE                                         r  gameTop/_T_11_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.417     4.758    gameTop/clock_IBUF_BUFG
    SLICE_X35Y75         FDRE                                         r  gameTop/_T_11_2_reg/C

Slack:                    inf
  Source:                 io_btnC
                            (input port)
  Destination:            gameTop/_T_7_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.789ns  (logic 1.441ns (30.098%)  route 3.347ns (69.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  io_btnC (IN)
                         net (fo=0)                   0.000     0.000    io_btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  io_btnC_IBUF_inst/O
                         net (fo=1, routed)           3.347     4.789    gameTop/io_btnC_IBUF
    SLICE_X34Y75         FDRE                                         r  gameTop/_T_7_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.417     4.758    gameTop/clock_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  gameTop/_T_7_2_reg/C

Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/_T_9_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.780ns  (logic 1.454ns (30.412%)  route 3.327ns (69.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           3.327     4.780    gameTop/io_btnU_IBUF
    SLICE_X34Y75         FDRE                                         r  gameTop/_T_9_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.417     4.758    gameTop/clock_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  gameTop/_T_9_2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            _T_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.278ns  (logic 1.456ns (44.424%)  route 1.822ns (55.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.822     3.278    reset_IBUF
    SLICE_X49Y63         FDRE                                         r  _T_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        1.436     4.777    clock_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  _T_1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            _T_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.224ns (22.094%)  route 0.791ns (77.906%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.791     1.015    reset_IBUF
    SLICE_X49Y63         FDRE                                         r  _T_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.828     1.956    clock_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  _T_1_reg/C

Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/_T_9_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.725ns  (logic 0.222ns (12.859%)  route 1.504ns (87.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           1.504     1.725    gameTop/io_btnU_IBUF
    SLICE_X34Y75         FDRE                                         r  gameTop/_T_9_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.812     1.940    gameTop/clock_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  gameTop/_T_9_2_reg/C

Slack:                    inf
  Source:                 io_btnC
                            (input port)
  Destination:            gameTop/_T_7_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.732ns  (logic 0.210ns (12.098%)  route 1.522ns (87.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  io_btnC (IN)
                         net (fo=0)                   0.000     0.000    io_btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  io_btnC_IBUF_inst/O
                         net (fo=1, routed)           1.522     1.732    gameTop/io_btnC_IBUF
    SLICE_X34Y75         FDRE                                         r  gameTop/_T_7_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.812     1.940    gameTop/clock_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  gameTop/_T_7_2_reg/C

Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/_T_13_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.785ns  (logic 0.219ns (12.283%)  route 1.566ns (87.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           1.566     1.785    gameTop/io_btnR_IBUF
    SLICE_X36Y71         FDRE                                         r  gameTop/_T_13_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.817     1.945    gameTop/clock_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  gameTop/_T_13_2_reg/C

Slack:                    inf
  Source:                 io_btnL
                            (input port)
  Destination:            gameTop/_T_11_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.219ns (12.088%)  route 1.595ns (87.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  io_btnL (IN)
                         net (fo=0)                   0.000     0.000    io_btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_btnL_IBUF_inst/O
                         net (fo=1, routed)           1.595     1.815    gameTop/io_btnL_IBUF
    SLICE_X35Y75         FDRE                                         r  gameTop/_T_11_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.812     1.940    gameTop/clock_IBUF_BUFG
    SLICE_X35Y75         FDRE                                         r  gameTop/_T_11_2_reg/C

Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/_T_15_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.846ns  (logic 0.221ns (11.949%)  route 1.625ns (88.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           1.625     1.846    gameTop/io_btnD_IBUF
    SLICE_X34Y75         FDRE                                         r  gameTop/_T_15_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1004, routed)        0.812     1.940    gameTop/clock_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  gameTop/_T_15_2_reg/C





