

================================================================
== Vitis HLS Report for 'main_Pipeline_loop_0_loop_1'
================================================================
* Date:           Mon Aug 12 18:53:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doitgenTriple
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.378 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   720928|   720928|  3.605 ms|  3.605 ms|  720928|  720928|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop_0_loop_1  |   720926|   720926|        42|         11|          1|  65536|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    300|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    247|    -|
|Register         |        -|    -|     691|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     691|    675|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln61_1_fu_297_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln61_fu_162_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln64_fu_239_p2       |         +|   0|  0|  14|           9|           1|
    |add_ln66_fu_209_p2       |         +|   0|  0|  23|          16|          16|
    |add_ln71_fu_215_p2       |         +|   0|  0|  24|          17|           9|
    |and_ln67_fu_314_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln61_fu_156_p2      |      icmp|   0|  0|  25|          17|          18|
    |icmp_ln64_1_fu_244_p2    |      icmp|   0|  0|  13|           9|          10|
    |icmp_ln64_fu_171_p2      |      icmp|   0|  0|  13|           9|          10|
    |icmp_ln67_1_fu_278_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln67_fu_272_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln67_fu_310_p2        |        or|   0|  0|   2|           1|           1|
    |s_3_fu_319_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln61_1_fu_287_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln61_2_fu_303_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln61_3_fu_191_p3  |    select|   0|  0|  17|           1|          17|
    |select_ln61_fu_177_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 300|         142|         133|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  65|         12|    1|         12|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten8_load  |   9|          2|   17|         34|
    |ap_sig_allocacmp_j_load                |   9|          2|    9|         18|
    |ap_sig_allocacmp_s_load                |   9|          2|   32|         64|
    |grp_fu_115_p0                          |  14|          3|   32|         96|
    |grp_fu_115_p1                          |  14|          3|   32|         96|
    |grp_fu_119_p0                          |  14|          3|   32|         96|
    |grp_fu_119_p1                          |  14|          3|   32|         96|
    |i_1_fu_68                              |   9|          2|    9|         18|
    |indvar_flatten8_fu_72                  |   9|          2|   17|         34|
    |j_fu_56                                |   9|          2|    9|         18|
    |p_fu_64                                |   9|          2|   17|         34|
    |s_fu_52                                |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 247|         52|  277|        692|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |a_reg_412                          |  32|   0|   32|          0|
    |add1_reg_440                       |  32|   0|   32|          0|
    |add_ln61_reg_383                   |  17|   0|   17|          0|
    |add_ln66_reg_407                   |  16|   0|   16|          0|
    |add_ln711_fu_60                    |  17|   0|   17|          0|
    |ap_CS_fsm                          |  11|   0|   11|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |i_1_fu_68                          |   9|   0|    9|          0|
    |icmp_ln61_reg_379                  |   1|   0|    1|          0|
    |icmp_ln64_1_reg_431                |   1|   0|    1|          0|
    |icmp_ln64_reg_388                  |   1|   0|    1|          0|
    |icmp_ln67_1_reg_450                |   1|   0|    1|          0|
    |icmp_ln67_1_reg_450_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln67_reg_445                  |   1|   0|    1|          0|
    |icmp_ln67_reg_445_pp0_iter3_reg    |   1|   0|    1|          0|
    |indvar_flatten8_fu_72              |  17|   0|   17|          0|
    |j_fu_56                            |   9|   0|    9|          0|
    |mul2_reg_435                       |  32|   0|   32|          0|
    |mul3_reg_466                       |  32|   0|   32|          0|
    |p_fu_64                            |  17|   0|   17|          0|
    |s_1_reg_477                        |  32|   0|   32|          0|
    |s_3_reg_482                        |  32|   0|   32|          0|
    |s_fu_52                            |  32|   0|   32|          0|
    |select_ln61_1_reg_460              |  32|   0|   32|          0|
    |select_ln61_2_reg_471              |   9|   0|    9|          0|
    |select_ln61_reg_395                |   9|   0|    9|          0|
    |tmp_1_reg_455                      |   1|   0|    1|          0|
    |tmp_1_reg_455_pp0_iter3_reg        |   1|   0|    1|          0|
    |wt_reg_425                         |  32|   0|   32|          0|
    |a_reg_412                          |  64|  32|   32|          0|
    |icmp_ln61_reg_379                  |  64|  32|    1|          0|
    |icmp_ln64_1_reg_431                |  64|  32|    1|          0|
    |icmp_ln64_reg_388                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 691| 128|  470|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+---------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_170_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_170_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_170_p_opcode  |  out|    2|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_170_p_dout0   |   in|   32|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_170_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_174_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_174_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_174_p_dout0   |   in|   32|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_174_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_178_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_178_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_178_p_opcode  |  out|    5|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_178_p_dout0   |   in|    1|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_178_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|B_address0           |  out|    8|   ap_memory|                            B|         array|
|B_ce0                |  out|    1|   ap_memory|                            B|         array|
|B_q0                 |   in|   32|   ap_memory|                            B|         array|
|w_address0           |  out|   16|   ap_memory|                            w|         array|
|w_ce0                |  out|    1|   ap_memory|                            w|         array|
|w_q0                 |   in|   32|   ap_memory|                            w|         array|
|sum_s_address0       |  out|    8|   ap_memory|                        sum_s|         array|
|sum_s_ce0            |  out|    1|   ap_memory|                        sum_s|         array|
|sum_s_we0            |  out|    1|   ap_memory|                        sum_s|         array|
|sum_s_d0             |  out|   32|   ap_memory|                        sum_s|         array|
+---------------------+-----+-----+------------+-----------------------------+--------------+

