In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//liblldMinGW.a_clang_-O0:

Driver.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>:
       0:	stp	x29, x30, [sp, #-32]!
       4:	str	x28, [sp, #16]
       8:	mov	x29, sp
       c:	sub	sp, sp, #0x1, lsl #12
      10:	sub	sp, sp, #0x780
      14:	sub	x8, x29, #0x19
      18:	add	x9, sp, #0x6e8
      1c:	adrp	x10, 0 <_ZN3lld8stdoutOSE>
      20:	ldr	x10, [x10]
      24:	adrp	x11, 0 <_ZN3lld8stderrOSE>
      28:	ldr	x11, [x11]
      2c:	mov	x12, #0x1                   	// #1
      30:	mov	w13, #0x1                   	// #1
      34:	adrp	x14, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
      38:	add	x14, x14, #0x0
      3c:	adrp	x15, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
      40:	add	x15, x15, #0x0
      44:	sub	x16, x29, #0x18
      48:	sub	x17, x29, #0x98
      4c:	add	x18, sp, #0x1, lsl #12
      50:	add	x18, x18, #0x580
      54:	stur	x0, [x29, #-24]
      58:	stur	x1, [x29, #-16]
      5c:	and	w13, w2, w13
      60:	strb	w13, [x8]
      64:	stur	x3, [x29, #-40]
      68:	stur	x4, [x29, #-48]
      6c:	ldur	x0, [x29, #-40]
      70:	str	x0, [x10]
      74:	ldur	x10, [x29, #-48]
      78:	str	x10, [x11]
      7c:	ldur	x10, [x29, #-48]
      80:	ldur	x11, [x29, #-48]
      84:	ldr	x0, [x11]
      88:	ldr	x0, [x0, #48]
      8c:	str	x0, [sp, #1208]
      90:	mov	x0, x11
      94:	ldr	x11, [sp, #1208]
      98:	str	x8, [sp, #1200]
      9c:	str	x9, [sp, #1192]
      a0:	str	x12, [sp, #1184]
      a4:	str	x14, [sp, #1176]
      a8:	str	x15, [sp, #1168]
      ac:	str	x16, [sp, #1160]
      b0:	str	x17, [sp, #1152]
      b4:	str	x18, [sp, #1144]
      b8:	str	x10, [sp, #1136]
      bc:	blr	x11
      c0:	ldr	x8, [sp, #1136]
      c4:	ldr	x9, [x8]
      c8:	ldr	x9, [x9, #56]
      cc:	str	w0, [sp, #1132]
      d0:	mov	x0, x8
      d4:	ldr	w2, [sp, #1132]
      d8:	and	w1, w2, #0x1
      dc:	blr	x9
      e0:	ldr	x0, [sp, #1152]
      e4:	bl	20ec <_ZN12_GLOBAL__N_113MinGWOptTableC2Ev>
      e8:	ldr	x0, [sp, #1160]
      ec:	ldr	x1, [sp, #1184]
      f0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
      f4:	str	x0, [sp, #5488]
      f8:	str	x1, [sp, #5496]
      fc:	ldr	x1, [sp, #5488]
     100:	ldr	x2, [sp, #5496]
     104:	ldr	x8, [sp, #1144]
     108:	ldr	x0, [sp, #1152]
     10c:	bl	213c <_ZN12_GLOBAL__N_113MinGWOptTable5parseEN4llvm8ArrayRefIPKcEE>
     110:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     114:	cbz	x0, 134 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x134>
     118:	mov	w8, wzr
     11c:	and	w8, w8, #0x1
     120:	ldr	x9, [sp, #1200]
     124:	strb	w8, [x9, #24]
     128:	mov	w8, #0x1                   	// #1
     12c:	str	w8, [sp, #5484]
     130:	b	20b8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x20b8>
     134:	add	x0, sp, #0x1, lsl #12
     138:	add	x0, x0, #0x580
     13c:	mov	w1, #0x16                  	// #22
     140:	bl	2404 <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0EEEbDpT_>
     144:	tbnz	w0, #0, 14c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x14c>
     148:	b	180 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x180>
     14c:	sub	x0, x29, #0x18
     150:	mov	x8, xzr
     154:	mov	x1, x8
     158:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     15c:	ldr	x0, [x0]
     160:	bl	243c <_ZL9printHelpPKc>
     164:	mov	w9, #0x1                   	// #1
     168:	and	w9, w9, #0x1
     16c:	ldr	x8, [sp, #1200]
     170:	strb	w9, [x8, #24]
     174:	mov	w9, #0x1                   	// #1
     178:	str	w9, [sp, #5484]
     17c:	b	20b8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x20b8>
     180:	add	x0, sp, #0x1, lsl #12
     184:	add	x0, x0, #0x580
     188:	mov	w1, #0x53                  	// #83
     18c:	bl	2404 <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0EEEbDpT_>
     190:	tbnz	w0, #0, 1ac <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1ac>
     194:	add	x0, sp, #0x1, lsl #12
     198:	add	x0, x0, #0x580
     19c:	mov	w1, #0x52                  	// #82
     1a0:	bl	2404 <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0EEEbDpT_>
     1a4:	tbnz	w0, #0, 1ac <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1ac>
     1a8:	b	208 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x208>
     1ac:	add	x8, sp, #0x1, lsl #12
     1b0:	add	x8, x8, #0x510
     1b4:	str	x8, [sp, #1120]
     1b8:	bl	0 <_ZN3lld13getLLDVersionB5cxx11Ev>
     1bc:	add	x8, sp, #0x1, lsl #12
     1c0:	add	x8, x8, #0x530
     1c4:	str	x8, [sp, #1112]
     1c8:	ldr	x0, [sp, #1120]
     1cc:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     1d0:	add	x1, x1, #0x0
     1d4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     1d8:	add	x8, sp, #0x1, lsl #12
     1dc:	add	x8, x8, #0x550
     1e0:	mov	x0, x8
     1e4:	ldr	x1, [sp, #1112]
     1e8:	str	x8, [sp, #1104]
     1ec:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     1f0:	ldr	x0, [sp, #1104]
     1f4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     1f8:	ldr	x0, [sp, #1112]
     1fc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     200:	ldr	x0, [sp, #1120]
     204:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     208:	add	x0, sp, #0x1, lsl #12
     20c:	add	x0, x0, #0x580
     210:	mov	w1, #0x53                  	// #83
     214:	bl	2404 <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0EEEbDpT_>
     218:	tbnz	w0, #0, 220 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x220>
     21c:	b	264 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x264>
     220:	add	x0, sp, #0x1, lsl #12
     224:	add	x0, x0, #0x580
     228:	mov	w1, #0x1                   	// #1
     22c:	bl	2404 <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0EEEbDpT_>
     230:	tbnz	w0, #0, 264 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x264>
     234:	add	x0, sp, #0x1, lsl #12
     238:	add	x0, x0, #0x580
     23c:	mov	w1, #0x1e                  	// #30
     240:	bl	2404 <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0EEEbDpT_>
     244:	tbnz	w0, #0, 264 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x264>
     248:	mov	w8, #0x1                   	// #1
     24c:	and	w8, w8, #0x1
     250:	ldr	x9, [sp, #1200]
     254:	strb	w8, [x9, #24]
     258:	mov	w8, #0x1                   	// #1
     25c:	str	w8, [sp, #5484]
     260:	b	20b8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x20b8>
     264:	add	x0, sp, #0x1, lsl #12
     268:	add	x0, x0, #0x580
     26c:	mov	w1, #0x52                  	// #82
     270:	bl	2404 <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0EEEbDpT_>
     274:	tbnz	w0, #0, 27c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x27c>
     278:	b	298 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x298>
     27c:	mov	w8, #0x1                   	// #1
     280:	and	w8, w8, #0x1
     284:	ldr	x9, [sp, #1200]
     288:	strb	w8, [x9, #24]
     28c:	mov	w8, #0x1                   	// #1
     290:	str	w8, [sp, #5484]
     294:	b	20b8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x20b8>
     298:	add	x0, sp, #0x1, lsl #12
     29c:	add	x0, x0, #0x580
     2a0:	mov	w1, #0x1                   	// #1
     2a4:	bl	2404 <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0EEEbDpT_>
     2a8:	tbnz	w0, #0, 300 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x300>
     2ac:	add	x0, sp, #0x1, lsl #12
     2b0:	add	x0, x0, #0x580
     2b4:	mov	w1, #0x1e                  	// #30
     2b8:	bl	2404 <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0EEEbDpT_>
     2bc:	tbnz	w0, #0, 300 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x300>
     2c0:	add	x8, sp, #0x1, lsl #12
     2c4:	add	x8, x8, #0x4f8
     2c8:	mov	x0, x8
     2cc:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     2d0:	add	x1, x1, #0x0
     2d4:	str	x8, [sp, #1096]
     2d8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     2dc:	ldr	x0, [sp, #1096]
     2e0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     2e4:	mov	w9, wzr
     2e8:	and	w9, w9, #0x1
     2ec:	ldr	x8, [sp, #1200]
     2f0:	strb	w9, [x8, #24]
     2f4:	mov	w9, #0x1                   	// #1
     2f8:	str	w9, [sp, #5484]
     2fc:	b	20b8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x20b8>
     300:	add	x8, sp, #0x1, lsl #12
     304:	add	x8, x8, #0x4e0
     308:	mov	x0, x8
     30c:	str	x8, [sp, #1088]
     310:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     314:	add	x8, sp, #0x1, lsl #12
     318:	add	x8, x8, #0x4d8
     31c:	ldr	x9, [sp, #1088]
     320:	str	x9, [sp, #5336]
     324:	add	x10, sp, #0x1, lsl #12
     328:	add	x10, x10, #0x4c0
     32c:	mov	x0, x10
     330:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     334:	add	x1, x1, #0x0
     338:	str	x8, [sp, #1080]
     33c:	str	x10, [sp, #1072]
     340:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     344:	ldr	x0, [sp, #1080]
     348:	ldr	x1, [sp, #1072]
     34c:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
     350:	add	x8, sp, #0x1, lsl #12
     354:	add	x8, x8, #0x4a8
     358:	mov	x0, x8
     35c:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     360:	add	x1, x1, #0x0
     364:	str	x8, [sp, #1064]
     368:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     36c:	ldr	x0, [sp, #1080]
     370:	ldr	x1, [sp, #1064]
     374:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
     378:	add	x0, sp, #0x1, lsl #12
     37c:	add	x0, x0, #0x580
     380:	mov	w1, #0x10                  	// #16
     384:	bl	25a8 <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0EEEPNS0_3ArgEDpT_>
     388:	str	x0, [sp, #5280]
     38c:	ldr	x8, [sp, #5280]
     390:	cbz	x8, 4f8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x4f8>
     394:	ldr	x0, [sp, #5280]
     398:	mov	w8, wzr
     39c:	mov	w1, w8
     3a0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     3a4:	add	x9, sp, #0x1, lsl #12
     3a8:	add	x9, x9, #0x490
     3ac:	str	x0, [sp, #1056]
     3b0:	mov	x0, x9
     3b4:	ldr	x1, [sp, #1056]
     3b8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     3bc:	add	x0, sp, #0x1, lsl #12
     3c0:	add	x0, x0, #0x47c
     3c4:	mov	w1, #0x2c                  	// #44
     3c8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     3cc:	add	x0, sp, #0x1, lsl #12
     3d0:	add	x0, x0, #0x468
     3d4:	ldr	x1, [sp, #1176]
     3d8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     3dc:	ldr	w8, [sp, #5244]
     3e0:	mov	w1, w8
     3e4:	ldr	x2, [sp, #5224]
     3e8:	ldr	x3, [sp, #5232]
     3ec:	add	x0, sp, #0x1, lsl #12
     3f0:	add	x0, x0, #0x580
     3f4:	bl	0 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE>
     3f8:	str	x0, [sp, #5248]
     3fc:	str	x1, [sp, #5256]
     400:	add	x0, sp, #0x1, lsl #12
     404:	add	x0, x0, #0x458
     408:	ldr	x1, [sp, #1168]
     40c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     410:	ldr	x0, [sp, #5248]
     414:	ldr	x1, [sp, #5256]
     418:	ldr	x2, [sp, #5208]
     41c:	ldr	x3, [sp, #5216]
     420:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     424:	mov	w8, #0x0                   	// #0
     428:	str	w8, [sp, #1052]
     42c:	tbnz	w0, #0, 434 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x434>
     430:	b	460 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x460>
     434:	add	x0, sp, #0x1, lsl #12
     438:	add	x0, x0, #0x448
     43c:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     440:	add	x1, x1, #0x0
     444:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     448:	ldr	x1, [sp, #5192]
     44c:	ldr	x2, [sp, #5200]
     450:	add	x0, sp, #0x1, lsl #12
     454:	add	x0, x0, #0x490
     458:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     45c:	str	w0, [sp, #1052]
     460:	ldr	w8, [sp, #1052]
     464:	tbnz	w8, #0, 46c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x46c>
     468:	b	4c8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x4c8>
     46c:	add	x0, sp, #0x1, lsl #12
     470:	add	x0, x0, #0x490
     474:	mov	x1, #0x1                   	// #1
     478:	mov	x2, #0xffffffffffffffff    	// #-1
     47c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     480:	add	x8, sp, #0x1, lsl #12
     484:	add	x8, x8, #0x420
     488:	str	x0, [sp, #5152]
     48c:	str	x1, [sp, #5160]
     490:	add	x9, sp, #0x1, lsl #12
     494:	add	x9, x9, #0x430
     498:	str	x8, [sp, #1040]
     49c:	mov	x8, x9
     4a0:	adrp	x0, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     4a4:	add	x0, x0, #0x0
     4a8:	ldr	x1, [sp, #1040]
     4ac:	str	x9, [sp, #1032]
     4b0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     4b4:	add	x0, sp, #0x1, lsl #12
     4b8:	add	x0, x0, #0x4d8
     4bc:	ldr	x1, [sp, #1032]
     4c0:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
     4c4:	b	4f8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x4f8>
     4c8:	add	x8, sp, #0x1, lsl #12
     4cc:	add	x8, x8, #0x408
     4d0:	str	x8, [sp, #1024]
     4d4:	adrp	x0, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     4d8:	add	x0, x0, #0x0
     4dc:	add	x1, sp, #0x1, lsl #12
     4e0:	add	x1, x1, #0x490
     4e4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     4e8:	add	x0, sp, #0x1, lsl #12
     4ec:	add	x0, x0, #0x4d8
     4f0:	ldr	x1, [sp, #1024]
     4f4:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
     4f8:	add	x0, sp, #0x1, lsl #12
     4fc:	add	x0, x0, #0x580
     500:	mov	w1, #0x21                  	// #33
     504:	mov	w2, #0x28                  	// #40
     508:	mov	w3, #0x23                  	// #35
     50c:	mov	w4, #0x2a                  	// #42
     510:	bl	267c <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0S3_S3_S3_EEEbDpT_>
     514:	tbnz	w0, #0, 51c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x51c>
     518:	b	920 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x920>
     51c:	add	x8, sp, #0x1, lsl #12
     520:	add	x8, x8, #0x580
     524:	mov	x0, x8
     528:	mov	w1, #0x21                  	// #33
     52c:	str	x8, [sp, #1016]
     530:	bl	25a8 <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0EEEPNS0_3ArgEDpT_>
     534:	str	x0, [sp, #5120]
     538:	ldr	x0, [sp, #1016]
     53c:	mov	w1, #0x28                  	// #40
     540:	bl	25a8 <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0EEEPNS0_3ArgEDpT_>
     544:	str	x0, [sp, #5112]
     548:	ldr	x0, [sp, #1016]
     54c:	mov	w1, #0x23                  	// #35
     550:	bl	25a8 <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0EEEPNS0_3ArgEDpT_>
     554:	str	x0, [sp, #5104]
     558:	ldr	x0, [sp, #1016]
     55c:	mov	w1, #0x2a                  	// #42
     560:	bl	25a8 <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0EEEPNS0_3ArgEDpT_>
     564:	str	x0, [sp, #5096]
     568:	ldr	x8, [sp, #5120]
     56c:	mov	w9, #0x0                   	// #0
     570:	str	w9, [sp, #1012]
     574:	cbz	x8, 5f0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x5f0>
     578:	ldr	x8, [sp, #5104]
     57c:	mov	w9, #0x0                   	// #0
     580:	str	w9, [sp, #1012]
     584:	cbz	x8, 5f0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x5f0>
     588:	ldr	x0, [sp, #5120]
     58c:	mov	w8, wzr
     590:	mov	w1, w8
     594:	str	w8, [sp, #1008]
     598:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     59c:	add	x9, sp, #0x1, lsl #12
     5a0:	add	x9, x9, #0x3d8
     5a4:	str	x0, [sp, #1000]
     5a8:	mov	x0, x9
     5ac:	ldr	x1, [sp, #1000]
     5b0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     5b4:	ldr	x0, [sp, #5104]
     5b8:	ldr	w1, [sp, #1008]
     5bc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     5c0:	add	x9, sp, #0x1, lsl #12
     5c4:	add	x9, x9, #0x3c8
     5c8:	str	x0, [sp, #992]
     5cc:	mov	x0, x9
     5d0:	ldr	x1, [sp, #992]
     5d4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     5d8:	ldr	x0, [sp, #5080]
     5dc:	ldr	x1, [sp, #5088]
     5e0:	ldr	x2, [sp, #5064]
     5e4:	ldr	x3, [sp, #5072]
     5e8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     5ec:	str	w0, [sp, #1012]
     5f0:	ldr	w8, [sp, #1012]
     5f4:	tbnz	w8, #0, 5fc <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x5fc>
     5f8:	b	620 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x620>
     5fc:	add	x8, sp, #0x1, lsl #12
     600:	add	x8, x8, #0x3b0
     604:	mov	x0, x8
     608:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     60c:	add	x1, x1, #0x0
     610:	str	x8, [sp, #984]
     614:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     618:	ldr	x0, [sp, #984]
     61c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     620:	ldr	x8, [sp, #5112]
     624:	mov	w9, #0x0                   	// #0
     628:	str	w9, [sp, #980]
     62c:	cbz	x8, 6a8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x6a8>
     630:	ldr	x8, [sp, #5096]
     634:	mov	w9, #0x0                   	// #0
     638:	str	w9, [sp, #980]
     63c:	cbz	x8, 6a8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x6a8>
     640:	ldr	x0, [sp, #5112]
     644:	mov	w8, wzr
     648:	mov	w1, w8
     64c:	str	w8, [sp, #976]
     650:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     654:	add	x9, sp, #0x1, lsl #12
     658:	add	x9, x9, #0x3a0
     65c:	str	x0, [sp, #968]
     660:	mov	x0, x9
     664:	ldr	x1, [sp, #968]
     668:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     66c:	ldr	x0, [sp, #5096]
     670:	ldr	w1, [sp, #976]
     674:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     678:	add	x9, sp, #0x1, lsl #12
     67c:	add	x9, x9, #0x390
     680:	str	x0, [sp, #960]
     684:	mov	x0, x9
     688:	ldr	x1, [sp, #960]
     68c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     690:	ldr	x0, [sp, #5024]
     694:	ldr	x1, [sp, #5032]
     698:	ldr	x2, [sp, #5008]
     69c:	ldr	x3, [sp, #5016]
     6a0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     6a4:	str	w0, [sp, #980]
     6a8:	ldr	w8, [sp, #980]
     6ac:	tbnz	w8, #0, 6b4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x6b4>
     6b0:	b	6d8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x6d8>
     6b4:	add	x8, sp, #0x1, lsl #12
     6b8:	add	x8, x8, #0x378
     6bc:	mov	x0, x8
     6c0:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     6c4:	add	x1, x1, #0x0
     6c8:	str	x8, [sp, #952]
     6cc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     6d0:	ldr	x0, [sp, #952]
     6d4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     6d8:	add	x0, sp, #0x1, lsl #12
     6dc:	add	x0, x0, #0x364
     6e0:	mov	w1, #0x49                  	// #73
     6e4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     6e8:	add	x0, sp, #0x1, lsl #12
     6ec:	add	x0, x0, #0x350
     6f0:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     6f4:	add	x1, x1, #0x0
     6f8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     6fc:	ldr	w8, [sp, #4964]
     700:	mov	w1, w8
     704:	ldr	x2, [sp, #4944]
     708:	ldr	x3, [sp, #4952]
     70c:	add	x0, sp, #0x1, lsl #12
     710:	add	x0, x0, #0x580
     714:	bl	0 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE>
     718:	str	x0, [sp, #4968]
     71c:	str	x1, [sp, #4976]
     720:	ldr	x9, [sp, #5120]
     724:	cbz	x9, 740 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x740>
     728:	ldr	x0, [sp, #5120]
     72c:	mov	w8, wzr
     730:	mov	w1, w8
     734:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     738:	str	x0, [sp, #944]
     73c:	b	774 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x774>
     740:	ldr	x8, [sp, #5104]
     744:	cbz	x8, 760 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x760>
     748:	ldr	x0, [sp, #5104]
     74c:	mov	w8, wzr
     750:	mov	w1, w8
     754:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     758:	str	x0, [sp, #936]
     75c:	b	76c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x76c>
     760:	adrp	x8, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     764:	add	x8, x8, #0x0
     768:	str	x8, [sp, #936]
     76c:	ldr	x8, [sp, #936]
     770:	str	x8, [sp, #944]
     774:	ldr	x8, [sp, #944]
     778:	add	x0, sp, #0x1, lsl #12
     77c:	add	x0, x0, #0x340
     780:	mov	x1, x8
     784:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     788:	ldr	x8, [sp, #5112]
     78c:	cbz	x8, 7a8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x7a8>
     790:	ldr	x0, [sp, #5112]
     794:	mov	w8, wzr
     798:	mov	w1, w8
     79c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     7a0:	str	x0, [sp, #928]
     7a4:	b	7d8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x7d8>
     7a8:	ldr	x8, [sp, #5096]
     7ac:	cbz	x8, 7c8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x7c8>
     7b0:	ldr	x0, [sp, #5096]
     7b4:	mov	w8, wzr
     7b8:	mov	w1, w8
     7bc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     7c0:	str	x0, [sp, #920]
     7c4:	b	7d0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x7d0>
     7c8:	ldr	x8, [sp, #1176]
     7cc:	str	x8, [sp, #920]
     7d0:	ldr	x8, [sp, #920]
     7d4:	str	x8, [sp, #928]
     7d8:	ldr	x8, [sp, #928]
     7dc:	add	x9, sp, #0x1, lsl #12
     7e0:	add	x9, x9, #0x330
     7e4:	mov	x0, x9
     7e8:	mov	x1, x8
     7ec:	str	x9, [sp, #912]
     7f0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     7f4:	ldr	x0, [sp, #912]
     7f8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     7fc:	adrp	x8, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     800:	add	x8, x8, #0x0
     804:	tst	w0, #0x1
     808:	ldr	x9, [sp, #1176]
     80c:	csel	x1, x9, x8, ne  // ne = any
     810:	add	x8, sp, #0x1, lsl #12
     814:	add	x8, x8, #0x320
     818:	mov	x0, x8
     81c:	str	x8, [sp, #904]
     820:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     824:	add	x8, sp, #0x1, lsl #12
     828:	add	x8, x8, #0x2a8
     82c:	str	x8, [sp, #896]
     830:	adrp	x0, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     834:	add	x0, x0, #0x0
     838:	add	x1, sp, #0x1, lsl #12
     83c:	add	x1, x1, #0x368
     840:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     844:	add	x8, sp, #0x1, lsl #12
     848:	add	x8, x8, #0x290
     84c:	mov	x0, x8
     850:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     854:	add	x1, x1, #0x0
     858:	str	x8, [sp, #888]
     85c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     860:	add	x8, sp, #0x1, lsl #12
     864:	add	x8, x8, #0x2c0
     868:	str	x8, [sp, #880]
     86c:	ldr	x0, [sp, #896]
     870:	ldr	x1, [sp, #888]
     874:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     878:	add	x8, sp, #0x1, lsl #12
     87c:	add	x8, x8, #0x278
     880:	mov	x0, x8
     884:	add	x1, sp, #0x1, lsl #12
     888:	add	x1, x1, #0x340
     88c:	str	x8, [sp, #872]
     890:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     894:	add	x8, sp, #0x1, lsl #12
     898:	add	x8, x8, #0x2d8
     89c:	str	x8, [sp, #864]
     8a0:	ldr	x0, [sp, #880]
     8a4:	ldr	x1, [sp, #872]
     8a8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     8ac:	add	x8, sp, #0x1, lsl #12
     8b0:	add	x8, x8, #0x260
     8b4:	mov	x0, x8
     8b8:	ldr	x1, [sp, #904]
     8bc:	str	x8, [sp, #856]
     8c0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     8c4:	add	x8, sp, #0x1, lsl #12
     8c8:	add	x8, x8, #0x2f0
     8cc:	str	x8, [sp, #848]
     8d0:	ldr	x0, [sp, #864]
     8d4:	ldr	x1, [sp, #856]
     8d8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     8dc:	add	x8, sp, #0x1, lsl #12
     8e0:	add	x8, x8, #0x248
     8e4:	mov	x0, x8
     8e8:	ldr	x1, [sp, #912]
     8ec:	str	x8, [sp, #840]
     8f0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     8f4:	add	x8, sp, #0x1, lsl #12
     8f8:	add	x8, x8, #0x308
     8fc:	str	x8, [sp, #832]
     900:	ldr	x0, [sp, #848]
     904:	ldr	x1, [sp, #840]
     908:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     90c:	add	x0, sp, #0x1, lsl #12
     910:	add	x0, x0, #0x4d8
     914:	ldr	x1, [sp, #832]
     918:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
     91c:	b	998 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x998>
     920:	add	x0, sp, #0x1, lsl #12
     924:	add	x0, x0, #0x580
     928:	mov	w1, #0x49                  	// #73
     92c:	bl	25a8 <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0EEEPNS0_3ArgEDpT_>
     930:	str	x0, [sp, #4672]
     934:	ldr	x8, [sp, #4672]
     938:	cbz	x8, 998 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x998>
     93c:	ldr	x0, [sp, #4672]
     940:	mov	w8, wzr
     944:	mov	w1, w8
     948:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     94c:	add	x9, sp, #0x1, lsl #12
     950:	add	x9, x9, #0x218
     954:	str	x0, [sp, #824]
     958:	mov	x0, x9
     95c:	ldr	x1, [sp, #824]
     960:	str	x9, [sp, #816]
     964:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     968:	add	x9, sp, #0x1, lsl #12
     96c:	add	x9, x9, #0x228
     970:	mov	x8, x9
     974:	adrp	x0, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     978:	add	x0, x0, #0x0
     97c:	ldr	x1, [sp, #816]
     980:	str	x9, [sp, #808]
     984:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     988:	add	x0, sp, #0x1, lsl #12
     98c:	add	x0, x0, #0x4d8
     990:	ldr	x1, [sp, #808]
     994:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
     998:	add	x0, sp, #0x1, lsl #12
     99c:	add	x0, x0, #0x580
     9a0:	mov	w1, #0x33                  	// #51
     9a4:	bl	25a8 <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0EEEPNS0_3ArgEDpT_>
     9a8:	str	x0, [sp, #4624]
     9ac:	ldr	x8, [sp, #4624]
     9b0:	cbz	x8, a10 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xa10>
     9b4:	ldr	x0, [sp, #4624]
     9b8:	mov	w8, wzr
     9bc:	mov	w1, w8
     9c0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     9c4:	add	x9, sp, #0x1, lsl #12
     9c8:	add	x9, x9, #0x1e8
     9cc:	str	x0, [sp, #800]
     9d0:	mov	x0, x9
     9d4:	ldr	x1, [sp, #800]
     9d8:	str	x9, [sp, #792]
     9dc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     9e0:	add	x9, sp, #0x1, lsl #12
     9e4:	add	x9, x9, #0x1f8
     9e8:	mov	x8, x9
     9ec:	adrp	x0, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     9f0:	add	x0, x0, #0x0
     9f4:	ldr	x1, [sp, #792]
     9f8:	str	x9, [sp, #784]
     9fc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     a00:	add	x0, sp, #0x1, lsl #12
     a04:	add	x0, x0, #0x4d8
     a08:	ldr	x1, [sp, #784]
     a0c:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
     a10:	add	x0, sp, #0x1, lsl #12
     a14:	add	x0, x0, #0x580
     a18:	mov	w1, #0x44                  	// #68
     a1c:	bl	25a8 <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0EEEPNS0_3ArgEDpT_>
     a20:	str	x0, [sp, #4576]
     a24:	ldr	x8, [sp, #4576]
     a28:	cbz	x8, a88 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xa88>
     a2c:	ldr	x0, [sp, #4576]
     a30:	mov	w8, wzr
     a34:	mov	w1, w8
     a38:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     a3c:	add	x9, sp, #0x1, lsl #12
     a40:	add	x9, x9, #0x1b8
     a44:	str	x0, [sp, #776]
     a48:	mov	x0, x9
     a4c:	ldr	x1, [sp, #776]
     a50:	str	x9, [sp, #768]
     a54:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     a58:	add	x9, sp, #0x1, lsl #12
     a5c:	add	x9, x9, #0x1c8
     a60:	mov	x8, x9
     a64:	adrp	x0, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     a68:	add	x0, x0, #0x0
     a6c:	ldr	x1, [sp, #768]
     a70:	str	x9, [sp, #760]
     a74:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     a78:	add	x0, sp, #0x1, lsl #12
     a7c:	add	x0, x0, #0x4d8
     a80:	ldr	x1, [sp, #760]
     a84:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
     a88:	add	x0, sp, #0x1, lsl #12
     a8c:	add	x0, x0, #0x580
     a90:	mov	w1, #0x35                  	// #53
     a94:	bl	25a8 <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0EEEPNS0_3ArgEDpT_>
     a98:	str	x0, [sp, #4528]
     a9c:	ldr	x8, [sp, #4528]
     aa0:	cbz	x8, b00 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xb00>
     aa4:	ldr	x0, [sp, #4528]
     aa8:	mov	w8, wzr
     aac:	mov	w1, w8
     ab0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     ab4:	add	x9, sp, #0x1, lsl #12
     ab8:	add	x9, x9, #0x188
     abc:	str	x0, [sp, #752]
     ac0:	mov	x0, x9
     ac4:	ldr	x1, [sp, #752]
     ac8:	str	x9, [sp, #744]
     acc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     ad0:	add	x9, sp, #0x1, lsl #12
     ad4:	add	x9, x9, #0x198
     ad8:	mov	x8, x9
     adc:	adrp	x0, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     ae0:	add	x0, x0, #0x0
     ae4:	ldr	x1, [sp, #744]
     ae8:	str	x9, [sp, #736]
     aec:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     af0:	add	x0, sp, #0x1, lsl #12
     af4:	add	x0, x0, #0x4d8
     af8:	ldr	x1, [sp, #736]
     afc:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
     b00:	add	x0, sp, #0x1, lsl #12
     b04:	add	x0, x0, #0x580
     b08:	mov	w1, #0x19                  	// #25
     b0c:	bl	25a8 <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0EEEPNS0_3ArgEDpT_>
     b10:	str	x0, [sp, #4480]
     b14:	ldr	x8, [sp, #4480]
     b18:	cbz	x8, b78 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xb78>
     b1c:	ldr	x0, [sp, #4480]
     b20:	mov	w8, wzr
     b24:	mov	w1, w8
     b28:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     b2c:	add	x9, sp, #0x1, lsl #12
     b30:	add	x9, x9, #0x158
     b34:	str	x0, [sp, #728]
     b38:	mov	x0, x9
     b3c:	ldr	x1, [sp, #728]
     b40:	str	x9, [sp, #720]
     b44:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     b48:	add	x9, sp, #0x1, lsl #12
     b4c:	add	x9, x9, #0x168
     b50:	mov	x8, x9
     b54:	adrp	x0, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     b58:	add	x0, x0, #0x0
     b5c:	ldr	x1, [sp, #720]
     b60:	str	x9, [sp, #712]
     b64:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     b68:	add	x0, sp, #0x1, lsl #12
     b6c:	add	x0, x0, #0x4d8
     b70:	ldr	x1, [sp, #712]
     b74:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
     b78:	add	x0, sp, #0x1, lsl #12
     b7c:	add	x0, x0, #0x580
     b80:	mov	w1, #0x25                  	// #37
     b84:	bl	25a8 <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0EEEPNS0_3ArgEDpT_>
     b88:	str	x0, [sp, #4432]
     b8c:	ldr	x8, [sp, #4432]
     b90:	cbz	x8, bf0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xbf0>
     b94:	ldr	x0, [sp, #4432]
     b98:	mov	w8, wzr
     b9c:	mov	w1, w8
     ba0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     ba4:	add	x9, sp, #0x1, lsl #12
     ba8:	add	x9, x9, #0x128
     bac:	str	x0, [sp, #704]
     bb0:	mov	x0, x9
     bb4:	ldr	x1, [sp, #704]
     bb8:	str	x9, [sp, #696]
     bbc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     bc0:	add	x9, sp, #0x1, lsl #12
     bc4:	add	x9, x9, #0x138
     bc8:	mov	x8, x9
     bcc:	adrp	x0, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     bd0:	add	x0, x0, #0x0
     bd4:	ldr	x1, [sp, #696]
     bd8:	str	x9, [sp, #688]
     bdc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     be0:	add	x0, sp, #0x1, lsl #12
     be4:	add	x0, x0, #0x4d8
     be8:	ldr	x1, [sp, #688]
     bec:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
     bf0:	add	x0, sp, #0x1, lsl #12
     bf4:	add	x0, x0, #0x580
     bf8:	mov	w1, #0x40                  	// #64
     bfc:	bl	25a8 <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0EEEPNS0_3ArgEDpT_>
     c00:	str	x0, [sp, #4384]
     c04:	ldr	x8, [sp, #4384]
     c08:	cbz	x8, c68 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xc68>
     c0c:	ldr	x0, [sp, #4384]
     c10:	mov	w8, wzr
     c14:	mov	w1, w8
     c18:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     c1c:	add	x9, sp, #0x1, lsl #12
     c20:	add	x9, x9, #0xf8
     c24:	str	x0, [sp, #680]
     c28:	mov	x0, x9
     c2c:	ldr	x1, [sp, #680]
     c30:	str	x9, [sp, #672]
     c34:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     c38:	add	x9, sp, #0x1, lsl #12
     c3c:	add	x9, x9, #0x108
     c40:	mov	x8, x9
     c44:	adrp	x0, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     c48:	add	x0, x0, #0x0
     c4c:	ldr	x1, [sp, #672]
     c50:	str	x9, [sp, #664]
     c54:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     c58:	add	x0, sp, #0x1, lsl #12
     c5c:	add	x0, x0, #0x4d8
     c60:	ldr	x1, [sp, #664]
     c64:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
     c68:	add	x0, sp, #0x1, lsl #12
     c6c:	add	x0, x0, #0x580
     c70:	mov	w1, #0x37                  	// #55
     c74:	bl	25a8 <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0EEEPNS0_3ArgEDpT_>
     c78:	str	x0, [sp, #4336]
     c7c:	ldr	x8, [sp, #4336]
     c80:	cbz	x8, ce4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xce4>
     c84:	ldr	x0, [sp, #4336]
     c88:	mov	w8, wzr
     c8c:	mov	w1, w8
     c90:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     c94:	add	x9, sp, #0x1, lsl #12
     c98:	add	x9, x9, #0xc8
     c9c:	str	x0, [sp, #656]
     ca0:	mov	x0, x9
     ca4:	ldr	x1, [sp, #656]
     ca8:	str	x9, [sp, #648]
     cac:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     cb0:	add	x9, sp, #0x1, lsl #12
     cb4:	add	x9, x9, #0xd8
     cb8:	mov	x8, x9
     cbc:	adrp	x0, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     cc0:	add	x0, x0, #0x0
     cc4:	ldr	x1, [sp, #648]
     cc8:	str	x9, [sp, #640]
     ccc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     cd0:	add	x0, sp, #0x1, lsl #12
     cd4:	add	x0, x0, #0x4d8
     cd8:	ldr	x1, [sp, #640]
     cdc:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
     ce0:	b	d58 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xd58>
     ce4:	add	x0, sp, #0x1, lsl #12
     ce8:	add	x0, x0, #0x580
     cec:	mov	w1, #0x43                  	// #67
     cf0:	bl	2404 <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0EEEbDpT_>
     cf4:	tbnz	w0, #0, cfc <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xcfc>
     cf8:	b	d2c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xd2c>
     cfc:	add	x8, sp, #0x1, lsl #12
     d00:	add	x8, x8, #0xb0
     d04:	mov	x0, x8
     d08:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     d0c:	add	x1, x1, #0x0
     d10:	str	x8, [sp, #632]
     d14:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     d18:	add	x0, sp, #0x1, lsl #12
     d1c:	add	x0, x0, #0x4d8
     d20:	ldr	x1, [sp, #632]
     d24:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
     d28:	b	d58 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xd58>
     d2c:	add	x8, sp, #0x1, lsl #12
     d30:	add	x8, x8, #0x98
     d34:	mov	x0, x8
     d38:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     d3c:	add	x1, x1, #0x0
     d40:	str	x8, [sp, #624]
     d44:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     d48:	add	x0, sp, #0x1, lsl #12
     d4c:	add	x0, x0, #0x4d8
     d50:	ldr	x1, [sp, #624]
     d54:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
     d58:	add	x0, sp, #0x1, lsl #12
     d5c:	add	x0, x0, #0x580
     d60:	mov	w1, #0x39                  	// #57
     d64:	bl	25a8 <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0EEEPNS0_3ArgEDpT_>
     d68:	str	x0, [sp, #4240]
     d6c:	ldr	x8, [sp, #4240]
     d70:	cbz	x8, e0c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xe0c>
     d74:	add	x8, sp, #0x1, lsl #12
     d78:	add	x8, x8, #0x78
     d7c:	mov	x0, x8
     d80:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     d84:	add	x1, x1, #0x0
     d88:	str	x8, [sp, #616]
     d8c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     d90:	add	x0, sp, #0x1, lsl #12
     d94:	add	x0, x0, #0x4d8
     d98:	ldr	x1, [sp, #616]
     d9c:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
     da0:	ldr	x0, [sp, #4240]
     da4:	mov	w9, wzr
     da8:	mov	w1, w9
     dac:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     db0:	add	x8, sp, #0x1, lsl #12
     db4:	add	x8, x8, #0x68
     db8:	str	x0, [sp, #608]
     dbc:	mov	x0, x8
     dc0:	ldr	x1, [sp, #608]
     dc4:	str	x8, [sp, #600]
     dc8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     dcc:	ldr	x0, [sp, #600]
     dd0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     dd4:	tbnz	w0, #0, e08 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xe08>
     dd8:	add	x8, sp, #0x1, lsl #12
     ddc:	add	x8, x8, #0x50
     de0:	str	x8, [sp, #592]
     de4:	adrp	x0, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     de8:	add	x0, x0, #0x0
     dec:	add	x1, sp, #0x1, lsl #12
     df0:	add	x1, x1, #0x68
     df4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     df8:	add	x0, sp, #0x1, lsl #12
     dfc:	add	x0, x0, #0x4d8
     e00:	ldr	x1, [sp, #592]
     e04:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
     e08:	b	e94 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xe94>
     e0c:	add	x0, sp, #0x1, lsl #12
     e10:	add	x0, x0, #0x580
     e14:	mov	w1, #0x47                  	// #71
     e18:	bl	2404 <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0EEEbDpT_>
     e1c:	tbnz	w0, #0, e24 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xe24>
     e20:	b	e54 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xe54>
     e24:	add	x8, sp, #0x1, lsl #12
     e28:	add	x8, x8, #0x38
     e2c:	mov	x0, x8
     e30:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     e34:	add	x1, x1, #0x0
     e38:	str	x8, [sp, #584]
     e3c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     e40:	add	x0, sp, #0x1, lsl #12
     e44:	add	x0, x0, #0x4d8
     e48:	ldr	x1, [sp, #584]
     e4c:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
     e50:	b	e94 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xe94>
     e54:	add	x0, sp, #0x1, lsl #12
     e58:	add	x0, x0, #0x580
     e5c:	mov	w1, #0x46                  	// #70
     e60:	bl	2404 <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0EEEbDpT_>
     e64:	tbnz	w0, #0, e94 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xe94>
     e68:	add	x8, sp, #0x1, lsl #12
     e6c:	add	x8, x8, #0x20
     e70:	mov	x0, x8
     e74:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     e78:	add	x1, x1, #0x0
     e7c:	str	x8, [sp, #576]
     e80:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     e84:	add	x0, sp, #0x1, lsl #12
     e88:	add	x0, x0, #0x4d8
     e8c:	ldr	x1, [sp, #576]
     e90:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
     e94:	add	x0, sp, #0x1, lsl #12
     e98:	add	x0, x0, #0x580
     e9c:	mov	w1, #0x43                  	// #67
     ea0:	bl	2404 <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0EEEbDpT_>
     ea4:	tbnz	w0, #0, eac <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xeac>
     ea8:	b	ed8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xed8>
     eac:	add	x8, sp, #0x1, lsl #12
     eb0:	add	x8, x8, #0x8
     eb4:	mov	x0, x8
     eb8:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     ebc:	add	x1, x1, #0x0
     ec0:	str	x8, [sp, #568]
     ec4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     ec8:	add	x0, sp, #0x1, lsl #12
     ecc:	add	x0, x0, #0x4d8
     ed0:	ldr	x1, [sp, #568]
     ed4:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
     ed8:	add	x0, sp, #0x1, lsl #12
     edc:	add	x0, x0, #0x580
     ee0:	mov	w1, #0x51                  	// #81
     ee4:	bl	2404 <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0EEEbDpT_>
     ee8:	tbnz	w0, #0, ef0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xef0>
     eec:	b	f18 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xf18>
     ef0:	add	x8, sp, #0xff0
     ef4:	mov	x0, x8
     ef8:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     efc:	add	x1, x1, #0x0
     f00:	str	x8, [sp, #560]
     f04:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     f08:	add	x0, sp, #0x1, lsl #12
     f0c:	add	x0, x0, #0x4d8
     f10:	ldr	x1, [sp, #560]
     f14:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
     f18:	add	x0, sp, #0x1, lsl #12
     f1c:	add	x0, x0, #0x580
     f20:	mov	w1, #0x11                  	// #17
     f24:	bl	2404 <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0EEEbDpT_>
     f28:	tbnz	w0, #0, f30 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xf30>
     f2c:	b	f58 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xf58>
     f30:	add	x8, sp, #0xfd8
     f34:	mov	x0, x8
     f38:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     f3c:	add	x1, x1, #0x0
     f40:	str	x8, [sp, #552]
     f44:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     f48:	add	x0, sp, #0x1, lsl #12
     f4c:	add	x0, x0, #0x4d8
     f50:	ldr	x1, [sp, #552]
     f54:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
     f58:	add	x0, sp, #0x1, lsl #12
     f5c:	add	x0, x0, #0x580
     f60:	mov	w1, #0x12                  	// #18
     f64:	bl	2404 <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0EEEbDpT_>
     f68:	tbnz	w0, #0, f70 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xf70>
     f6c:	b	f98 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xf98>
     f70:	add	x8, sp, #0xfc0
     f74:	mov	x0, x8
     f78:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     f7c:	add	x1, x1, #0x0
     f80:	str	x8, [sp, #544]
     f84:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     f88:	add	x0, sp, #0x1, lsl #12
     f8c:	add	x0, x0, #0x4d8
     f90:	ldr	x1, [sp, #544]
     f94:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
     f98:	add	x0, sp, #0x1, lsl #12
     f9c:	add	x0, x0, #0x580
     fa0:	mov	w1, #0x1c                  	// #28
     fa4:	bl	2404 <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0EEEbDpT_>
     fa8:	tbnz	w0, #0, fb0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xfb0>
     fac:	b	fd8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xfd8>
     fb0:	add	x8, sp, #0xfa8
     fb4:	mov	x0, x8
     fb8:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     fbc:	add	x1, x1, #0x0
     fc0:	str	x8, [sp, #536]
     fc4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     fc8:	add	x0, sp, #0x1, lsl #12
     fcc:	add	x0, x0, #0x4d8
     fd0:	ldr	x1, [sp, #536]
     fd4:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
     fd8:	add	x0, sp, #0x1, lsl #12
     fdc:	add	x0, x0, #0x580
     fe0:	mov	w1, #0x1b                  	// #27
     fe4:	bl	2404 <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0EEEbDpT_>
     fe8:	tbnz	w0, #0, ff0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xff0>
     fec:	b	1018 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1018>
     ff0:	add	x8, sp, #0xf90
     ff4:	mov	x0, x8
     ff8:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
     ffc:	add	x1, x1, #0x0
    1000:	str	x8, [sp, #528]
    1004:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1008:	add	x0, sp, #0x1, lsl #12
    100c:	add	x0, x0, #0x4d8
    1010:	ldr	x1, [sp, #528]
    1014:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
    1018:	add	x0, sp, #0x1, lsl #12
    101c:	add	x0, x0, #0x580
    1020:	mov	w1, #0x4                   	// #4
    1024:	bl	2404 <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0EEEbDpT_>
    1028:	tbnz	w0, #0, 1030 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1030>
    102c:	b	1058 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1058>
    1030:	add	x8, sp, #0xf78
    1034:	mov	x0, x8
    1038:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    103c:	add	x1, x1, #0x0
    1040:	str	x8, [sp, #520]
    1044:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1048:	add	x0, sp, #0x1, lsl #12
    104c:	add	x0, x0, #0x4d8
    1050:	ldr	x1, [sp, #520]
    1054:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
    1058:	add	x0, sp, #0xf64
    105c:	mov	w1, #0x2c                  	// #44
    1060:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1064:	add	x0, sp, #0xf50
    1068:	ldr	x1, [sp, #1176]
    106c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1070:	ldr	w8, [sp, #3940]
    1074:	mov	w1, w8
    1078:	ldr	x2, [sp, #3920]
    107c:	ldr	x3, [sp, #3928]
    1080:	add	x0, sp, #0x1, lsl #12
    1084:	add	x0, x0, #0x580
    1088:	bl	0 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE>
    108c:	str	x0, [sp, #3944]
    1090:	str	x1, [sp, #3952]
    1094:	add	x0, sp, #0xf40
    1098:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    109c:	add	x1, x1, #0x0
    10a0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    10a4:	ldr	x0, [sp, #3944]
    10a8:	ldr	x1, [sp, #3952]
    10ac:	ldr	x2, [sp, #3904]
    10b0:	ldr	x3, [sp, #3912]
    10b4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    10b8:	mov	w8, #0x0                   	// #0
    10bc:	str	w8, [sp, #516]
    10c0:	tbnz	w0, #0, 10c8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x10c8>
    10c4:	b	1150 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1150>
    10c8:	add	x0, sp, #0xf2c
    10cc:	mov	w1, #0x2c                  	// #44
    10d0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    10d4:	add	x0, sp, #0xf18
    10d8:	ldr	x1, [sp, #1176]
    10dc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    10e0:	ldr	w8, [sp, #3884]
    10e4:	mov	w1, w8
    10e8:	ldr	x2, [sp, #3864]
    10ec:	ldr	x3, [sp, #3872]
    10f0:	add	x0, sp, #0x1, lsl #12
    10f4:	add	x0, x0, #0x580
    10f8:	bl	0 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE>
    10fc:	str	x0, [sp, #3888]
    1100:	str	x1, [sp, #3896]
    1104:	add	x0, sp, #0xf08
    1108:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    110c:	add	x1, x1, #0x0
    1110:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1114:	ldr	x0, [sp, #3888]
    1118:	ldr	x1, [sp, #3896]
    111c:	ldr	x2, [sp, #3848]
    1120:	ldr	x3, [sp, #3856]
    1124:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1128:	mov	w8, #0x0                   	// #0
    112c:	str	w8, [sp, #516]
    1130:	tbnz	w0, #0, 1138 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1138>
    1134:	b	1150 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1150>
    1138:	add	x0, sp, #0x1, lsl #12
    113c:	add	x0, x0, #0x580
    1140:	mov	w1, #0xb                   	// #11
    1144:	bl	2404 <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0EEEbDpT_>
    1148:	eor	w8, w0, #0x1
    114c:	str	w8, [sp, #516]
    1150:	ldr	w8, [sp, #516]
    1154:	tbnz	w8, #0, 115c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x115c>
    1158:	b	1184 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1184>
    115c:	add	x8, sp, #0xef0
    1160:	mov	x0, x8
    1164:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1168:	add	x1, x1, #0x0
    116c:	str	x8, [sp, #504]
    1170:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1174:	add	x0, sp, #0x1, lsl #12
    1178:	add	x0, x0, #0x4d8
    117c:	ldr	x1, [sp, #504]
    1180:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
    1184:	add	x0, sp, #0xeec
    1188:	mov	w1, #0x2e                  	// #46
    118c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1190:	add	x0, sp, #0xee8
    1194:	mov	w1, #0x1a                  	// #26
    1198:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    119c:	ldr	w8, [sp, #3820]
    11a0:	mov	w1, w8
    11a4:	ldr	w8, [sp, #3816]
    11a8:	mov	w2, w8
    11ac:	add	x0, sp, #0x1, lsl #12
    11b0:	add	x0, x0, #0x580
    11b4:	mov	w8, wzr
    11b8:	and	w3, w8, #0x1
    11bc:	bl	0 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b>
    11c0:	tbnz	w0, #0, 11c8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x11c8>
    11c4:	b	11f0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x11f0>
    11c8:	add	x8, sp, #0xed0
    11cc:	mov	x0, x8
    11d0:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    11d4:	add	x1, x1, #0x0
    11d8:	str	x8, [sp, #496]
    11dc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    11e0:	add	x0, sp, #0x1, lsl #12
    11e4:	add	x0, x0, #0x4d8
    11e8:	ldr	x1, [sp, #496]
    11ec:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
    11f0:	add	x0, sp, #0xecc
    11f4:	mov	w1, #0x15                  	// #21
    11f8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    11fc:	add	x0, sp, #0xec8
    1200:	mov	w1, #0x2d                  	// #45
    1204:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1208:	ldr	w8, [sp, #3788]
    120c:	mov	w1, w8
    1210:	ldr	w8, [sp, #3784]
    1214:	mov	w2, w8
    1218:	add	x0, sp, #0x1, lsl #12
    121c:	add	x0, x0, #0x580
    1220:	mov	w8, wzr
    1224:	and	w3, w8, #0x1
    1228:	bl	0 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b>
    122c:	tbnz	w0, #0, 1234 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1234>
    1230:	b	1260 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1260>
    1234:	add	x8, sp, #0xeb0
    1238:	mov	x0, x8
    123c:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1240:	add	x1, x1, #0x0
    1244:	str	x8, [sp, #488]
    1248:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    124c:	add	x0, sp, #0x1, lsl #12
    1250:	add	x0, x0, #0x4d8
    1254:	ldr	x1, [sp, #488]
    1258:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
    125c:	b	1288 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1288>
    1260:	add	x8, sp, #0xe98
    1264:	mov	x0, x8
    1268:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    126c:	add	x1, x1, #0x0
    1270:	str	x8, [sp, #480]
    1274:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1278:	add	x0, sp, #0x1, lsl #12
    127c:	add	x0, x0, #0x4d8
    1280:	ldr	x1, [sp, #480]
    1284:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
    1288:	add	x0, sp, #0x1, lsl #12
    128c:	add	x0, x0, #0x580
    1290:	mov	w1, #0x18                  	// #24
    1294:	bl	25a8 <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0EEEPNS0_3ArgEDpT_>
    1298:	str	x0, [sp, #3728]
    129c:	ldr	x8, [sp, #3728]
    12a0:	cbz	x8, 13ec <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x13ec>
    12a4:	ldr	x0, [sp, #3728]
    12a8:	mov	w8, wzr
    12ac:	mov	w1, w8
    12b0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    12b4:	add	x9, sp, #0xe80
    12b8:	str	x0, [sp, #472]
    12bc:	mov	x0, x9
    12c0:	ldr	x1, [sp, #472]
    12c4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    12c8:	ldr	q0, [sp, #3712]
    12cc:	str	q0, [sp, #3696]
    12d0:	add	x0, sp, #0xe60
    12d4:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    12d8:	add	x1, x1, #0x0
    12dc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    12e0:	ldr	x0, [sp, #3696]
    12e4:	ldr	x1, [sp, #3704]
    12e8:	ldr	x2, [sp, #3680]
    12ec:	ldr	x3, [sp, #3688]
    12f0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    12f4:	tbnz	w0, #0, 12fc <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x12fc>
    12f8:	b	1328 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1328>
    12fc:	add	x8, sp, #0xe48
    1300:	mov	x0, x8
    1304:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1308:	add	x1, x1, #0x0
    130c:	str	x8, [sp, #464]
    1310:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1314:	add	x0, sp, #0x1, lsl #12
    1318:	add	x0, x0, #0x4d8
    131c:	ldr	x1, [sp, #464]
    1320:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
    1324:	b	13e8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x13e8>
    1328:	ldr	q0, [sp, #3712]
    132c:	str	q0, [sp, #3632]
    1330:	add	x0, sp, #0xe20
    1334:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1338:	add	x1, x1, #0x0
    133c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1340:	ldr	x0, [sp, #3632]
    1344:	ldr	x1, [sp, #3640]
    1348:	ldr	x2, [sp, #3616]
    134c:	ldr	x3, [sp, #3624]
    1350:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1354:	mov	w8, #0x1                   	// #1
    1358:	str	w8, [sp, #460]
    135c:	tbnz	w0, #0, 1390 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1390>
    1360:	ldr	q0, [sp, #3712]
    1364:	str	q0, [sp, #3600]
    1368:	add	x0, sp, #0xe00
    136c:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1370:	add	x1, x1, #0x0
    1374:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1378:	ldr	x0, [sp, #3600]
    137c:	ldr	x1, [sp, #3608]
    1380:	ldr	x2, [sp, #3584]
    1384:	ldr	x3, [sp, #3592]
    1388:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    138c:	str	w0, [sp, #460]
    1390:	ldr	w8, [sp, #460]
    1394:	tbnz	w8, #0, 139c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x139c>
    1398:	b	13c8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x13c8>
    139c:	add	x8, sp, #0xde8
    13a0:	mov	x0, x8
    13a4:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    13a8:	add	x1, x1, #0x0
    13ac:	str	x8, [sp, #448]
    13b0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    13b4:	add	x0, sp, #0x1, lsl #12
    13b8:	add	x0, x0, #0x4d8
    13bc:	ldr	x1, [sp, #448]
    13c0:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
    13c4:	b	13e8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x13e8>
    13c8:	add	x8, sp, #0xdd0
    13cc:	str	x8, [sp, #440]
    13d0:	adrp	x0, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    13d4:	add	x0, x0, #0x0
    13d8:	add	x1, sp, #0xe80
    13dc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    13e0:	ldr	x0, [sp, #440]
    13e4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    13e8:	b	1414 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1414>
    13ec:	add	x8, sp, #0xdb8
    13f0:	mov	x0, x8
    13f4:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    13f8:	add	x1, x1, #0x0
    13fc:	str	x8, [sp, #432]
    1400:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1404:	add	x0, sp, #0x1, lsl #12
    1408:	add	x0, x0, #0x4d8
    140c:	ldr	x1, [sp, #432]
    1410:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
    1414:	add	x0, sp, #0x1, lsl #12
    1418:	add	x0, x0, #0x580
    141c:	mov	w1, #0x2c                  	// #44
    1420:	bl	25a8 <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0EEEPNS0_3ArgEDpT_>
    1424:	str	x0, [sp, #3504]
    1428:	ldr	x8, [sp, #3504]
    142c:	cbz	x8, 15f0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x15f0>
    1430:	ldr	x0, [sp, #3504]
    1434:	mov	w8, wzr
    1438:	mov	w1, w8
    143c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1440:	add	x9, sp, #0xda0
    1444:	str	x0, [sp, #424]
    1448:	mov	x0, x9
    144c:	ldr	x1, [sp, #424]
    1450:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1454:	ldr	q0, [sp, #3488]
    1458:	str	q0, [sp, #3472]
    145c:	add	x0, sp, #0xd80
    1460:	ldr	x1, [sp, #1168]
    1464:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1468:	ldr	x0, [sp, #3472]
    146c:	ldr	x1, [sp, #3480]
    1470:	ldr	x2, [sp, #3456]
    1474:	ldr	x3, [sp, #3464]
    1478:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    147c:	tbnz	w0, #0, 1484 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1484>
    1480:	b	14b0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x14b0>
    1484:	add	x8, sp, #0xd68
    1488:	mov	x0, x8
    148c:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1490:	add	x1, x1, #0x0
    1494:	str	x8, [sp, #416]
    1498:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    149c:	add	x0, sp, #0x1, lsl #12
    14a0:	add	x0, x0, #0x4d8
    14a4:	ldr	x1, [sp, #416]
    14a8:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
    14ac:	b	15f0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x15f0>
    14b0:	ldr	q0, [sp, #3488]
    14b4:	str	q0, [sp, #3408]
    14b8:	add	x0, sp, #0xd40
    14bc:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    14c0:	add	x1, x1, #0x0
    14c4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    14c8:	ldr	x0, [sp, #3408]
    14cc:	ldr	x1, [sp, #3416]
    14d0:	ldr	x2, [sp, #3392]
    14d4:	ldr	x3, [sp, #3400]
    14d8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    14dc:	tbnz	w0, #0, 14e4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x14e4>
    14e0:	b	1510 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1510>
    14e4:	add	x8, sp, #0xd28
    14e8:	mov	x0, x8
    14ec:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    14f0:	add	x1, x1, #0x0
    14f4:	str	x8, [sp, #408]
    14f8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    14fc:	add	x0, sp, #0x1, lsl #12
    1500:	add	x0, x0, #0x4d8
    1504:	ldr	x1, [sp, #408]
    1508:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
    150c:	b	15f0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x15f0>
    1510:	ldr	q0, [sp, #3488]
    1514:	str	q0, [sp, #3344]
    1518:	add	x0, sp, #0xd00
    151c:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1520:	add	x1, x1, #0x0
    1524:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1528:	ldr	x0, [sp, #3344]
    152c:	ldr	x1, [sp, #3352]
    1530:	ldr	x2, [sp, #3328]
    1534:	ldr	x3, [sp, #3336]
    1538:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    153c:	tbnz	w0, #0, 1544 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1544>
    1540:	b	1570 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1570>
    1544:	add	x8, sp, #0xce8
    1548:	mov	x0, x8
    154c:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1550:	add	x1, x1, #0x0
    1554:	str	x8, [sp, #400]
    1558:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    155c:	add	x0, sp, #0x1, lsl #12
    1560:	add	x0, x0, #0x4d8
    1564:	ldr	x1, [sp, #400]
    1568:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
    156c:	b	15f0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x15f0>
    1570:	ldr	q0, [sp, #3488]
    1574:	str	q0, [sp, #3280]
    1578:	add	x0, sp, #0xcc0
    157c:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1580:	add	x1, x1, #0x0
    1584:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1588:	ldr	x0, [sp, #3280]
    158c:	ldr	x1, [sp, #3288]
    1590:	ldr	x2, [sp, #3264]
    1594:	ldr	x3, [sp, #3272]
    1598:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    159c:	tbnz	w0, #0, 15a4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x15a4>
    15a0:	b	15d0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x15d0>
    15a4:	add	x8, sp, #0xca8
    15a8:	mov	x0, x8
    15ac:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    15b0:	add	x1, x1, #0x0
    15b4:	str	x8, [sp, #392]
    15b8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    15bc:	add	x0, sp, #0x1, lsl #12
    15c0:	add	x0, x0, #0x4d8
    15c4:	ldr	x1, [sp, #392]
    15c8:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
    15cc:	b	15f0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x15f0>
    15d0:	add	x8, sp, #0xc90
    15d4:	str	x8, [sp, #384]
    15d8:	adrp	x0, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    15dc:	add	x0, x0, #0x0
    15e0:	add	x1, sp, #0xda0
    15e4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    15e8:	ldr	x0, [sp, #384]
    15ec:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    15f0:	add	x8, sp, #0xc58
    15f4:	str	x8, [sp, #376]
    15f8:	add	x0, sp, #0x1, lsl #12
    15fc:	add	x0, x0, #0x580
    1600:	mov	w1, #0x2b                  	// #43
    1604:	bl	26cc <_ZNK4llvm3opt7ArgList8filteredIJ3$_0EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
    1608:	ldr	x8, [sp, #376]
    160c:	str	x8, [sp, #3208]
    1610:	ldr	x0, [sp, #3208]
    1614:	add	x8, sp, #0xc40
    1618:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    161c:	ldr	x0, [sp, #3208]
    1620:	add	x8, sp, #0xc28
    1624:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1628:	ldr	q0, [sp, #3136]
    162c:	add	x0, sp, #0xc10
    1630:	str	q0, [sp, #3088]
    1634:	ldr	x8, [sp, #3152]
    1638:	str	x8, [sp, #3104]
    163c:	ldr	x8, [sp, #1192]
    1640:	ldr	q0, [x8, #1344]
    1644:	add	x1, sp, #0xbf0
    1648:	str	q0, [sp, #3056]
    164c:	ldr	x9, [sp, #3128]
    1650:	str	x9, [sp, #3072]
    1654:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1658:	tbnz	w0, #0, 1660 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1660>
    165c:	b	16cc <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x16cc>
    1660:	add	x0, sp, #0xc40
    1664:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1668:	ldr	x8, [x0]
    166c:	str	x8, [sp, #3048]
    1670:	ldr	x0, [sp, #3048]
    1674:	mov	w9, wzr
    1678:	mov	w1, w9
    167c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1680:	add	x8, sp, #0xbc0
    1684:	str	x0, [sp, #368]
    1688:	mov	x0, x8
    168c:	ldr	x1, [sp, #368]
    1690:	str	x8, [sp, #360]
    1694:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1698:	add	x8, sp, #0xbd0
    169c:	str	x8, [sp, #352]
    16a0:	adrp	x0, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    16a4:	add	x0, x0, #0x0
    16a8:	ldr	x1, [sp, #360]
    16ac:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    16b0:	add	x0, sp, #0x1, lsl #12
    16b4:	add	x0, x0, #0x4d8
    16b8:	ldr	x1, [sp, #352]
    16bc:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
    16c0:	add	x0, sp, #0xc40
    16c4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    16c8:	b	1628 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1628>
    16cc:	add	x8, sp, #0xb88
    16d0:	str	x8, [sp, #344]
    16d4:	add	x0, sp, #0x1, lsl #12
    16d8:	add	x0, x0, #0x580
    16dc:	mov	w1, #0x55                  	// #85
    16e0:	bl	26cc <_ZNK4llvm3opt7ArgList8filteredIJ3$_0EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
    16e4:	ldr	x8, [sp, #344]
    16e8:	str	x8, [sp, #3000]
    16ec:	ldr	x0, [sp, #3000]
    16f0:	add	x8, sp, #0xb70
    16f4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    16f8:	ldr	x0, [sp, #3000]
    16fc:	add	x8, sp, #0xb58
    1700:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1704:	ldr	q0, [sp, #2928]
    1708:	add	x0, sp, #0xb40
    170c:	str	q0, [sp, #2880]
    1710:	ldr	x8, [sp, #2944]
    1714:	str	x8, [sp, #2896]
    1718:	ldr	x8, [sp, #1192]
    171c:	ldr	q0, [x8, #1136]
    1720:	add	x1, sp, #0xb20
    1724:	str	q0, [sp, #2848]
    1728:	ldr	x9, [sp, #2920]
    172c:	str	x9, [sp, #2864]
    1730:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1734:	tbnz	w0, #0, 173c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x173c>
    1738:	b	1790 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1790>
    173c:	add	x0, sp, #0xb70
    1740:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1744:	ldr	x8, [x0]
    1748:	str	x8, [sp, #2840]
    174c:	ldr	x0, [sp, #2840]
    1750:	mov	w9, wzr
    1754:	mov	w1, w9
    1758:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    175c:	add	x8, sp, #0xb00
    1760:	str	x0, [sp, #336]
    1764:	mov	x0, x8
    1768:	ldr	x1, [sp, #336]
    176c:	str	x8, [sp, #328]
    1770:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1774:	add	x0, sp, #0x1, lsl #12
    1778:	add	x0, x0, #0x4d8
    177c:	ldr	x1, [sp, #328]
    1780:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
    1784:	add	x0, sp, #0xb70
    1788:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    178c:	b	1704 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1704>
    1790:	add	x0, sp, #0xaec
    1794:	mov	w1, #0x2c                  	// #44
    1798:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    179c:	add	x0, sp, #0xad8
    17a0:	ldr	x1, [sp, #1176]
    17a4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    17a8:	ldr	w8, [sp, #2796]
    17ac:	mov	w1, w8
    17b0:	ldr	x2, [sp, #2776]
    17b4:	ldr	x3, [sp, #2784]
    17b8:	add	x0, sp, #0x1, lsl #12
    17bc:	add	x0, x0, #0x580
    17c0:	bl	0 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE>
    17c4:	str	x0, [sp, #2800]
    17c8:	str	x1, [sp, #2808]
    17cc:	add	x0, sp, #0xac8
    17d0:	ldr	x1, [sp, #1168]
    17d4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    17d8:	ldr	x0, [sp, #2800]
    17dc:	ldr	x1, [sp, #2808]
    17e0:	ldr	x2, [sp, #2760]
    17e4:	ldr	x3, [sp, #2768]
    17e8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    17ec:	tbnz	w0, #0, 17f4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x17f4>
    17f0:	b	1820 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1820>
    17f4:	add	x8, sp, #0xab0
    17f8:	mov	x0, x8
    17fc:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1800:	add	x1, x1, #0x0
    1804:	str	x8, [sp, #320]
    1808:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    180c:	add	x0, sp, #0x1, lsl #12
    1810:	add	x0, x0, #0x4d8
    1814:	ldr	x1, [sp, #320]
    1818:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
    181c:	b	1848 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1848>
    1820:	add	x8, sp, #0xa98
    1824:	mov	x0, x8
    1828:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    182c:	add	x1, x1, #0x0
    1830:	str	x8, [sp, #312]
    1834:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1838:	add	x0, sp, #0x1, lsl #12
    183c:	add	x0, x0, #0x4d8
    1840:	ldr	x1, [sp, #312]
    1844:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
    1848:	add	x8, sp, #0xa60
    184c:	str	x8, [sp, #304]
    1850:	add	x0, sp, #0x1, lsl #12
    1854:	add	x0, x0, #0x580
    1858:	mov	w1, #0x42                  	// #66
    185c:	bl	26cc <_ZNK4llvm3opt7ArgList8filteredIJ3$_0EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
    1860:	ldr	x8, [sp, #304]
    1864:	str	x8, [sp, #2704]
    1868:	ldr	x0, [sp, #2704]
    186c:	add	x8, sp, #0xa48
    1870:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1874:	ldr	x0, [sp, #2704]
    1878:	add	x8, sp, #0xa30
    187c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1880:	ldr	x8, [sp, #1192]
    1884:	ldr	q0, [x8, #864]
    1888:	add	x0, sp, #0xa10
    188c:	str	q0, [sp, #2576]
    1890:	ldr	x9, [sp, #2648]
    1894:	str	x9, [sp, #2592]
    1898:	ldr	q0, [sp, #2608]
    189c:	add	x1, sp, #0x9f0
    18a0:	str	q0, [sp, #2544]
    18a4:	ldr	x9, [sp, #2624]
    18a8:	str	x9, [sp, #2560]
    18ac:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    18b0:	tbnz	w0, #0, 18b8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x18b8>
    18b4:	b	1924 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1924>
    18b8:	add	x0, sp, #0xa48
    18bc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    18c0:	ldr	x8, [x0]
    18c4:	str	x8, [sp, #2536]
    18c8:	ldr	x0, [sp, #2536]
    18cc:	mov	w9, wzr
    18d0:	mov	w1, w9
    18d4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    18d8:	add	x8, sp, #0x9c0
    18dc:	str	x0, [sp, #296]
    18e0:	mov	x0, x8
    18e4:	ldr	x1, [sp, #296]
    18e8:	str	x8, [sp, #288]
    18ec:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    18f0:	add	x8, sp, #0x9d0
    18f4:	str	x8, [sp, #280]
    18f8:	adrp	x0, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    18fc:	add	x0, x0, #0x0
    1900:	ldr	x1, [sp, #288]
    1904:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1908:	add	x0, sp, #0x1, lsl #12
    190c:	add	x0, x0, #0x4d8
    1910:	ldr	x1, [sp, #280]
    1914:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
    1918:	add	x0, sp, #0xa48
    191c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1920:	b	1880 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1880>
    1924:	add	x8, sp, #0x988
    1928:	str	x8, [sp, #272]
    192c:	add	x0, sp, #0x1, lsl #12
    1930:	add	x0, x0, #0x580
    1934:	mov	w1, #0x4f                  	// #79
    1938:	bl	26cc <_ZNK4llvm3opt7ArgList8filteredIJ3$_0EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
    193c:	ldr	x8, [sp, #272]
    1940:	str	x8, [sp, #2488]
    1944:	ldr	x0, [sp, #2488]
    1948:	add	x8, sp, #0x970
    194c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1950:	ldr	x0, [sp, #2488]
    1954:	add	x8, sp, #0x958
    1958:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    195c:	ldr	q0, [sp, #2416]
    1960:	add	x0, sp, #0x940
    1964:	str	q0, [sp, #2368]
    1968:	ldr	x8, [sp, #2432]
    196c:	str	x8, [sp, #2384]
    1970:	ldr	x8, [sp, #1192]
    1974:	ldr	q0, [x8, #624]
    1978:	add	x1, sp, #0x920
    197c:	str	q0, [sp, #2336]
    1980:	ldr	x9, [sp, #2408]
    1984:	str	x9, [sp, #2352]
    1988:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    198c:	tbnz	w0, #0, 1994 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1994>
    1990:	b	1a00 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1a00>
    1994:	add	x0, sp, #0x970
    1998:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    199c:	ldr	x8, [x0]
    19a0:	str	x8, [sp, #2328]
    19a4:	ldr	x0, [sp, #2328]
    19a8:	mov	w9, wzr
    19ac:	mov	w1, w9
    19b0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    19b4:	add	x8, sp, #0x8f0
    19b8:	str	x0, [sp, #264]
    19bc:	mov	x0, x8
    19c0:	ldr	x1, [sp, #264]
    19c4:	str	x8, [sp, #256]
    19c8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    19cc:	add	x8, sp, #0x900
    19d0:	str	x8, [sp, #248]
    19d4:	adrp	x0, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    19d8:	add	x0, x0, #0x0
    19dc:	ldr	x1, [sp, #256]
    19e0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    19e4:	add	x0, sp, #0x1, lsl #12
    19e8:	add	x0, x0, #0x4d8
    19ec:	ldr	x1, [sp, #248]
    19f0:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
    19f4:	add	x0, sp, #0x970
    19f8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    19fc:	b	195c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x195c>
    1a00:	add	x8, sp, #0x8b8
    1a04:	str	x8, [sp, #240]
    1a08:	add	x0, sp, #0x1, lsl #12
    1a0c:	add	x0, x0, #0x580
    1a10:	mov	w1, #0x9                   	// #9
    1a14:	bl	26cc <_ZNK4llvm3opt7ArgList8filteredIJ3$_0EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
    1a18:	ldr	x8, [sp, #240]
    1a1c:	str	x8, [sp, #2280]
    1a20:	ldr	x0, [sp, #2280]
    1a24:	add	x8, sp, #0x8a0
    1a28:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1a2c:	ldr	x0, [sp, #2280]
    1a30:	add	x8, sp, #0x888
    1a34:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1a38:	ldr	q0, [sp, #2208]
    1a3c:	add	x0, sp, #0x870
    1a40:	str	q0, [sp, #2160]
    1a44:	ldr	x8, [sp, #2224]
    1a48:	str	x8, [sp, #2176]
    1a4c:	ldr	x8, [sp, #1192]
    1a50:	ldr	q0, [x8, #416]
    1a54:	add	x1, sp, #0x850
    1a58:	str	q0, [sp, #2128]
    1a5c:	ldr	x9, [sp, #2200]
    1a60:	str	x9, [sp, #2144]
    1a64:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1a68:	tbnz	w0, #0, 1a70 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1a70>
    1a6c:	b	1adc <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1adc>
    1a70:	add	x0, sp, #0x8a0
    1a74:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1a78:	ldr	x8, [x0]
    1a7c:	str	x8, [sp, #2120]
    1a80:	ldr	x0, [sp, #2120]
    1a84:	mov	w9, wzr
    1a88:	mov	w1, w9
    1a8c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1a90:	add	x8, sp, #0x820
    1a94:	str	x0, [sp, #232]
    1a98:	mov	x0, x8
    1a9c:	ldr	x1, [sp, #232]
    1aa0:	str	x8, [sp, #224]
    1aa4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1aa8:	add	x8, sp, #0x830
    1aac:	str	x8, [sp, #216]
    1ab0:	adrp	x0, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1ab4:	add	x0, x0, #0x0
    1ab8:	ldr	x1, [sp, #224]
    1abc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1ac0:	add	x0, sp, #0x1, lsl #12
    1ac4:	add	x0, x0, #0x4d8
    1ac8:	ldr	x1, [sp, #216]
    1acc:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
    1ad0:	add	x0, sp, #0x8a0
    1ad4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1ad8:	b	1a38 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1a38>
    1adc:	add	x0, sp, #0x808
    1ae0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1ae4:	add	x8, sp, #0x7d0
    1ae8:	str	x8, [sp, #208]
    1aec:	add	x0, sp, #0x1, lsl #12
    1af0:	add	x0, x0, #0x580
    1af4:	mov	w1, #0x1d                  	// #29
    1af8:	bl	26cc <_ZNK4llvm3opt7ArgList8filteredIJ3$_0EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
    1afc:	ldr	x8, [sp, #208]
    1b00:	str	x8, [sp, #2048]
    1b04:	ldr	x0, [sp, #2048]
    1b08:	add	x8, sp, #0x7b8
    1b0c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1b10:	ldr	x0, [sp, #2048]
    1b14:	add	x8, sp, #0x7a0
    1b18:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1b1c:	ldr	x8, [sp, #1192]
    1b20:	ldr	q0, [x8, #208]
    1b24:	add	x0, sp, #0x780
    1b28:	str	q0, [sp, #1920]
    1b2c:	ldr	x9, [sp, #1992]
    1b30:	str	x9, [sp, #1936]
    1b34:	ldr	q0, [sp, #1952]
    1b38:	add	x1, sp, #0x760
    1b3c:	str	q0, [sp, #1888]
    1b40:	ldr	x9, [sp, #1968]
    1b44:	str	x9, [sp, #1904]
    1b48:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1b4c:	tbnz	w0, #0, 1b54 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1b54>
    1b50:	b	1bf4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1bf4>
    1b54:	add	x0, sp, #0x7b8
    1b58:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1b5c:	ldr	x8, [x0]
    1b60:	str	x8, [sp, #1880]
    1b64:	ldr	x0, [sp, #1880]
    1b68:	mov	w9, wzr
    1b6c:	mov	w1, w9
    1b70:	str	w9, [sp, #204]
    1b74:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1b78:	add	x8, sp, #0x748
    1b7c:	str	x0, [sp, #192]
    1b80:	mov	x0, x8
    1b84:	ldr	x1, [sp, #192]
    1b88:	str	x8, [sp, #184]
    1b8c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1b90:	add	x0, sp, #0x808
    1b94:	ldr	x1, [sp, #184]
    1b98:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1b9c:	ldr	x0, [sp, #1880]
    1ba0:	ldr	w1, [sp, #204]
    1ba4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1ba8:	add	x8, sp, #0x720
    1bac:	str	x0, [sp, #176]
    1bb0:	mov	x0, x8
    1bb4:	ldr	x1, [sp, #176]
    1bb8:	str	x8, [sp, #168]
    1bbc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1bc0:	add	x8, sp, #0x730
    1bc4:	str	x8, [sp, #160]
    1bc8:	adrp	x0, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1bcc:	add	x0, x0, #0x0
    1bd0:	ldr	x1, [sp, #168]
    1bd4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1bd8:	add	x0, sp, #0x1, lsl #12
    1bdc:	add	x0, x0, #0x4d8
    1be0:	ldr	x1, [sp, #160]
    1be4:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
    1be8:	add	x0, sp, #0x7b8
    1bec:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1bf0:	b	1b1c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1b1c>
    1bf4:	add	x0, sp, #0x710
    1bf8:	ldr	x1, [sp, #1176]
    1bfc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1c00:	mov	w8, #0x0                   	// #0
    1c04:	strb	w8, [sp, #1807]
    1c08:	add	x9, sp, #0x1, lsl #12
    1c0c:	add	x9, x9, #0x580
    1c10:	str	x9, [sp, #1792]
    1c14:	ldr	x0, [sp, #1792]
    1c18:	add	x8, sp, #0x6e8
    1c1c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1c20:	ldr	x0, [sp, #1792]
    1c24:	add	x8, sp, #0x6d0
    1c28:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1c2c:	ldr	x8, [sp, #1192]
    1c30:	ldr	q0, [x8]
    1c34:	add	x0, sp, #0x6b0
    1c38:	str	q0, [sp, #1712]
    1c3c:	ldr	x9, [sp, #1784]
    1c40:	str	x9, [sp, #1728]
    1c44:	ldr	q0, [sp, #1744]
    1c48:	add	x1, sp, #0x690
    1c4c:	str	q0, [sp, #1680]
    1c50:	ldr	x9, [sp, #1760]
    1c54:	str	x9, [sp, #1696]
    1c58:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1c5c:	tbnz	w0, #0, 1c64 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1c64>
    1c60:	b	1f00 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1f00>
    1c64:	add	x0, sp, #0x6e8
    1c68:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1c6c:	ldr	x8, [x0]
    1c70:	str	x8, [sp, #1672]
    1c74:	ldr	x0, [sp, #1672]
    1c78:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1c7c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1c80:	cmp	w0, #0x1
    1c84:	str	w0, [sp, #156]
    1c88:	b.eq	1ce0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1ce0>  // b.none
    1c8c:	b	1c90 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1c90>
    1c90:	ldr	w8, [sp, #156]
    1c94:	cmp	w8, #0x5
    1c98:	b.eq	1eec <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1eec>  // b.none
    1c9c:	b	1ca0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1ca0>
    1ca0:	ldr	w8, [sp, #156]
    1ca4:	cmp	w8, #0x6
    1ca8:	b.eq	1ee0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1ee0>  // b.none
    1cac:	b	1cb0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1cb0>
    1cb0:	ldr	w8, [sp, #156]
    1cb4:	cmp	w8, #0x1e
    1cb8:	b.eq	1e00 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1e00>  // b.none
    1cbc:	b	1cc0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1cc0>
    1cc0:	ldr	w8, [sp, #156]
    1cc4:	cmp	w8, #0x30
    1cc8:	b.eq	1ec8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1ec8>  // b.none
    1ccc:	b	1cd0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1cd0>
    1cd0:	ldr	w8, [sp, #156]
    1cd4:	cmp	w8, #0x54
    1cd8:	b.eq	1eac <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1eac>  // b.none
    1cdc:	b	1ef4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1ef4>
    1ce0:	ldr	x0, [sp, #1672]
    1ce4:	mov	w8, wzr
    1ce8:	mov	w1, w8
    1cec:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1cf0:	add	x9, sp, #0x678
    1cf4:	str	x0, [sp, #144]
    1cf8:	mov	x0, x9
    1cfc:	ldr	x1, [sp, #144]
    1d00:	str	x9, [sp, #136]
    1d04:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1d08:	add	x0, sp, #0x668
    1d0c:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1d10:	add	x1, x1, #0x0
    1d14:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1d18:	ldr	x1, [sp, #1640]
    1d1c:	ldr	x2, [sp, #1648]
    1d20:	ldr	x0, [sp, #136]
    1d24:	bl	0 <_ZNK4llvm9StringRef14endswith_lowerES0_>
    1d28:	tbnz	w0, #0, 1d30 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1d30>
    1d2c:	b	1d88 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1d88>
    1d30:	ldr	x0, [sp, #1672]
    1d34:	mov	w8, wzr
    1d38:	mov	w1, w8
    1d3c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1d40:	add	x9, sp, #0x640
    1d44:	str	x0, [sp, #128]
    1d48:	mov	x0, x9
    1d4c:	ldr	x1, [sp, #128]
    1d50:	str	x9, [sp, #120]
    1d54:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1d58:	add	x9, sp, #0x650
    1d5c:	mov	x8, x9
    1d60:	adrp	x0, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1d64:	add	x0, x0, #0x0
    1d68:	ldr	x1, [sp, #120]
    1d6c:	str	x9, [sp, #112]
    1d70:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1d74:	add	x0, sp, #0x1, lsl #12
    1d78:	add	x0, x0, #0x4d8
    1d7c:	ldr	x1, [sp, #112]
    1d80:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
    1d84:	b	1dfc <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1dfc>
    1d88:	add	x8, sp, #0x610
    1d8c:	mov	x0, x8
    1d90:	add	x1, sp, #0x710
    1d94:	str	x8, [sp, #104]
    1d98:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1d9c:	ldr	x0, [sp, #1672]
    1da0:	mov	w9, wzr
    1da4:	mov	w1, w9
    1da8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1dac:	add	x8, sp, #0x5e8
    1db0:	str	x0, [sp, #96]
    1db4:	mov	x0, x8
    1db8:	ldr	x1, [sp, #96]
    1dbc:	str	x8, [sp, #88]
    1dc0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1dc4:	add	x8, sp, #0x5f8
    1dc8:	mov	x0, x8
    1dcc:	ldr	x1, [sp, #88]
    1dd0:	str	x8, [sp, #80]
    1dd4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1dd8:	add	x8, sp, #0x628
    1ddc:	str	x8, [sp, #72]
    1de0:	ldr	x0, [sp, #104]
    1de4:	ldr	x1, [sp, #80]
    1de8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1dec:	add	x0, sp, #0x1, lsl #12
    1df0:	add	x0, x0, #0x4d8
    1df4:	ldr	x1, [sp, #72]
    1df8:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
    1dfc:	b	1ef4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1ef4>
    1e00:	add	x8, sp, #0x5b8
    1e04:	mov	x0, x8
    1e08:	add	x1, sp, #0x710
    1e0c:	str	x8, [sp, #64]
    1e10:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1e14:	ldr	x0, [sp, #1672]
    1e18:	mov	w9, wzr
    1e1c:	mov	w1, w9
    1e20:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1e24:	add	x8, sp, #0x570
    1e28:	str	x0, [sp, #56]
    1e2c:	mov	x0, x8
    1e30:	ldr	x1, [sp, #56]
    1e34:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1e38:	add	x0, sp, #0x560
    1e3c:	add	x1, sp, #0x808
    1e40:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1e44:	ldrb	w9, [sp, #1807]
    1e48:	ldr	x0, [sp, #1392]
    1e4c:	ldr	x1, [sp, #1400]
    1e50:	ldr	x2, [sp, #1376]
    1e54:	ldr	x3, [sp, #1384]
    1e58:	add	x8, sp, #0x580
    1e5c:	str	x8, [sp, #48]
    1e60:	and	w4, w9, #0x1
    1e64:	bl	286c <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb>
    1e68:	add	x8, sp, #0x5a0
    1e6c:	mov	x0, x8
    1e70:	ldr	x1, [sp, #48]
    1e74:	str	x8, [sp, #40]
    1e78:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1e7c:	add	x8, sp, #0x5d0
    1e80:	str	x8, [sp, #32]
    1e84:	ldr	x0, [sp, #64]
    1e88:	ldr	x1, [sp, #40]
    1e8c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1e90:	add	x0, sp, #0x1, lsl #12
    1e94:	add	x0, x0, #0x4d8
    1e98:	ldr	x1, [sp, #32]
    1e9c:	bl	2554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>
    1ea0:	ldr	x0, [sp, #48]
    1ea4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    1ea8:	b	1ef4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1ef4>
    1eac:	add	x0, sp, #0x550
    1eb0:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1eb4:	add	x1, x1, #0x0
    1eb8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1ebc:	ldr	q0, [sp, #1360]
    1ec0:	str	q0, [sp, #1808]
    1ec4:	b	1ef4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1ef4>
    1ec8:	add	x0, sp, #0x540
    1ecc:	ldr	x1, [sp, #1176]
    1ed0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1ed4:	ldr	q0, [sp, #1344]
    1ed8:	str	q0, [sp, #1808]
    1edc:	b	1ef4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1ef4>
    1ee0:	mov	w8, #0x1                   	// #1
    1ee4:	strb	w8, [sp, #1807]
    1ee8:	b	1ef4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1ef4>
    1eec:	mov	w8, #0x0                   	// #0
    1ef0:	strb	w8, [sp, #1807]
    1ef4:	add	x0, sp, #0x6e8
    1ef8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1efc:	b	1c2c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1c2c>
    1f00:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1f04:	cbz	x0, 1f24 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1f24>
    1f08:	mov	w8, wzr
    1f0c:	and	w8, w8, #0x1
    1f10:	ldr	x9, [sp, #1200]
    1f14:	strb	w8, [x9, #24]
    1f18:	mov	w8, #0x1                   	// #1
    1f1c:	str	w8, [sp, #5484]
    1f20:	b	20a4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x20a4>
    1f24:	add	x0, sp, #0x1, lsl #12
    1f28:	add	x0, x0, #0x580
    1f2c:	mov	w1, #0x51                  	// #81
    1f30:	bl	2404 <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0EEEbDpT_>
    1f34:	tbnz	w0, #0, 1f50 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1f50>
    1f38:	add	x0, sp, #0x1, lsl #12
    1f3c:	add	x0, x0, #0x580
    1f40:	mov	w1, #0x3                   	// #3
    1f44:	bl	2404 <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0EEEbDpT_>
    1f48:	tbnz	w0, #0, 1f50 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1f50>
    1f4c:	b	1fac <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1fac>
    1f50:	bl	0 <_ZN3lld4outsEv>
    1f54:	add	x8, sp, #0x510
    1f58:	str	x0, [sp, #24]
    1f5c:	mov	x0, x8
    1f60:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1f64:	add	x1, x1, #0x0
    1f68:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1f6c:	ldr	x1, [sp, #1296]
    1f70:	ldr	x2, [sp, #1304]
    1f74:	add	x8, sp, #0x520
    1f78:	str	x8, [sp, #16]
    1f7c:	add	x0, sp, #0x1, lsl #12
    1f80:	add	x0, x0, #0x4e0
    1f84:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1f88:	ldr	x0, [sp, #24]
    1f8c:	ldr	x1, [sp, #16]
    1f90:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1f94:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1f98:	add	x1, x1, #0x0
    1f9c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1fa0:	ldr	x8, [sp, #16]
    1fa4:	mov	x0, x8
    1fa8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    1fac:	add	x0, sp, #0x1, lsl #12
    1fb0:	add	x0, x0, #0x580
    1fb4:	mov	w1, #0x3                   	// #3
    1fb8:	bl	2404 <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0EEEbDpT_>
    1fbc:	tbnz	w0, #0, 1fc4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1fc4>
    1fc0:	b	1fe0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1fe0>
    1fc4:	mov	w8, #0x1                   	// #1
    1fc8:	and	w8, w8, #0x1
    1fcc:	ldr	x9, [sp, #1200]
    1fd0:	strb	w8, [x9, #24]
    1fd4:	mov	w8, #0x1                   	// #1
    1fd8:	str	w8, [sp, #5484]
    1fdc:	b	20a4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x20a4>
    1fe0:	add	x0, sp, #0x4f8
    1fe4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1fe8:	add	x8, sp, #0x1, lsl #12
    1fec:	add	x8, x8, #0x4e0
    1ff0:	str	x8, [sp, #1264]
    1ff4:	ldr	x0, [sp, #1264]
    1ff8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    1ffc:	str	x0, [sp, #1256]
    2000:	ldr	x0, [sp, #1264]
    2004:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2008:	str	x0, [sp, #1248]
    200c:	add	x0, sp, #0x4e8
    2010:	add	x1, sp, #0x4e0
    2014:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2018:	tbnz	w0, #0, 2020 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x2020>
    201c:	b	2050 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x2050>
    2020:	add	x0, sp, #0x4e8
    2024:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2028:	str	x0, [sp, #1240]
    202c:	ldr	x0, [sp, #1240]
    2030:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
    2034:	add	x1, sp, #0x4d0
    2038:	str	x0, [sp, #1232]
    203c:	add	x0, sp, #0x4f8
    2040:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2044:	add	x0, sp, #0x4e8
    2048:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    204c:	b	200c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x200c>
    2050:	add	x0, sp, #0x4c0
    2054:	add	x8, sp, #0x4f8
    2058:	mov	x1, x8
    205c:	str	x8, [sp, #8]
    2060:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2064:	ldur	x3, [x29, #-40]
    2068:	ldur	x4, [x29, #-48]
    206c:	ldr	x0, [sp, #1216]
    2070:	ldr	x1, [sp, #1224]
    2074:	mov	w9, #0x1                   	// #1
    2078:	and	w2, w9, #0x1
    207c:	str	w9, [sp, #4]
    2080:	bl	0 <_ZN3lld4coff4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2084:	ldr	w9, [sp, #4]
    2088:	and	w10, w0, w9
    208c:	ldr	x8, [sp, #1200]
    2090:	strb	w10, [x8, #24]
    2094:	mov	w10, #0x1                   	// #1
    2098:	str	w10, [sp, #5484]
    209c:	ldr	x0, [sp, #8]
    20a0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    20a4:	add	x0, sp, #0x808
    20a8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    20ac:	add	x0, sp, #0x1, lsl #12
    20b0:	add	x0, x0, #0x4e0
    20b4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    20b8:	add	x0, sp, #0x1, lsl #12
    20bc:	add	x0, x0, #0x580
    20c0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    20c4:	sub	x0, x29, #0x98
    20c8:	bl	308c <_ZN12_GLOBAL__N_113MinGWOptTableD2Ev>
    20cc:	ldr	x8, [sp, #1200]
    20d0:	ldrb	w9, [x8, #24]
    20d4:	and	w0, w9, #0x1
    20d8:	add	sp, sp, #0x1, lsl #12
    20dc:	add	sp, sp, #0x780
    20e0:	ldr	x28, [sp, #16]
    20e4:	ldp	x29, x30, [sp], #32
    20e8:	ret

00000000000020ec <_ZN12_GLOBAL__N_113MinGWOptTableC2Ev>:
    20ec:	sub	sp, sp, #0x30
    20f0:	stp	x29, x30, [sp, #32]
    20f4:	add	x29, sp, #0x20
    20f8:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    20fc:	add	x1, x1, #0x0
    2100:	add	x8, sp, #0x8
    2104:	stur	x0, [x29, #-8]
    2108:	ldur	x0, [x29, #-8]
    210c:	str	x0, [sp]
    2110:	mov	x0, x8
    2114:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2118:	ldr	x1, [sp, #8]
    211c:	ldr	x2, [sp, #16]
    2120:	ldr	x0, [sp]
    2124:	mov	w9, wzr
    2128:	and	w3, w9, #0x1
    212c:	bl	0 <_ZN4llvm3opt8OptTableC2ENS_8ArrayRefINS1_4InfoEEEb>
    2130:	ldp	x29, x30, [sp, #32]
    2134:	add	sp, sp, #0x30
    2138:	ret

000000000000213c <_ZN12_GLOBAL__N_113MinGWOptTable5parseEN4llvm8ArrayRefIPKcEE>:
    213c:	stp	x29, x30, [sp, #-32]!
    2140:	str	x28, [sp, #16]
    2144:	mov	x29, sp
    2148:	sub	sp, sp, #0xa60
    214c:	mov	w9, #0x1                   	// #1
    2150:	adrp	x10, 0 <_ZN3lld5saverE>
    2154:	ldr	x10, [x10]
    2158:	mov	w11, wzr
    215c:	sub	x12, x29, #0x18
    2160:	sub	x3, x29, #0x24
    2164:	sub	x4, x29, #0x28
    2168:	add	x13, sp, #0x228
    216c:	add	x14, sp, #0x220
    2170:	add	x15, sp, #0x208
    2174:	add	x16, sp, #0x1f0
    2178:	stur	x8, [x29, #-8]
    217c:	stur	x1, [x29, #-24]
    2180:	mov	x17, #0x8                   	// #8
    2184:	stur	x2, [x29, #-16]
    2188:	stur	x0, [x29, #-32]
    218c:	ldur	x0, [x29, #-32]
    2190:	str	x0, [sp, #184]
    2194:	mov	x0, x12
    2198:	str	x8, [sp, #176]
    219c:	str	w9, [sp, #172]
    21a0:	str	x10, [sp, #160]
    21a4:	str	w11, [sp, #156]
    21a8:	str	x12, [sp, #144]
    21ac:	str	x3, [sp, #136]
    21b0:	str	x4, [sp, #128]
    21b4:	str	x13, [sp, #120]
    21b8:	str	x14, [sp, #112]
    21bc:	str	x15, [sp, #104]
    21c0:	str	x16, [sp, #96]
    21c4:	str	x17, [sp, #88]
    21c8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    21cc:	ldr	x8, [sp, #144]
    21d0:	str	x0, [sp, #80]
    21d4:	mov	x0, x8
    21d8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    21dc:	ldr	x8, [sp, #144]
    21e0:	str	x0, [sp, #72]
    21e4:	mov	x0, x8
    21e8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    21ec:	ldr	x8, [sp, #88]
    21f0:	mul	x10, x8, x0
    21f4:	ldr	x12, [sp, #72]
    21f8:	add	x2, x12, x10
    21fc:	ldr	x0, [sp, #120]
    2200:	ldr	x1, [sp, #80]
    2204:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2208:	bl	30b0 <_ZL15getQuotingStylev>
    220c:	ldr	x8, [sp, #112]
    2210:	str	x0, [sp, #64]
    2214:	bl	0 <_ZN4llvm3vfs17getRealFileSystemEv>
    2218:	ldr	x0, [sp, #112]
    221c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2220:	ldr	x8, [sp, #104]
    2224:	str	x0, [sp, #56]
    2228:	mov	x0, x8
    222c:	ldr	w1, [sp, #172]
    2230:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2234:	ldr	x0, [sp, #160]
    2238:	ldr	x1, [sp, #64]
    223c:	ldr	x2, [sp, #120]
    2240:	ldr	w9, [sp, #156]
    2244:	and	w3, w9, #0x1
    2248:	and	w4, w9, #0x1
    224c:	ldr	x5, [sp, #56]
    2250:	ldr	x6, [sp, #104]
    2254:	bl	0 <_ZN4llvm2cl19ExpandResponseFilesERNS_11StringSaverEPFvNS_9StringRefES2_RNS_15SmallVectorImplIPKcEEbES8_bbRNS_3vfs10FileSystemENS_8OptionalIS3_EE>
    2258:	ldr	x8, [sp, #112]
    225c:	mov	x0, x8
    2260:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2264:	ldr	w9, [sp, #156]
    2268:	ldr	w11, [sp, #172]
    226c:	and	w18, w9, w11
    2270:	strb	w18, [sp, #519]
    2274:	ldr	x0, [sp, #96]
    2278:	ldr	x1, [sp, #120]
    227c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2280:	ldr	x1, [sp, #496]
    2284:	ldr	x2, [sp, #504]
    2288:	ldr	x8, [sp, #176]
    228c:	ldr	x0, [sp, #184]
    2290:	ldr	x3, [sp, #136]
    2294:	ldr	x4, [sp, #128]
    2298:	ldr	w5, [sp, #156]
    229c:	ldr	w6, [sp, #156]
    22a0:	bl	0 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj>
    22a4:	ldur	w9, [x29, #-40]
    22a8:	cbz	w9, 22f0 <_ZN12_GLOBAL__N_113MinGWOptTable5parseEN4llvm8ArrayRefIPKcEE+0x1b4>
    22ac:	ldur	w1, [x29, #-36]
    22b0:	ldr	x0, [sp, #176]
    22b4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    22b8:	add	x8, sp, #0x1c8
    22bc:	str	x0, [sp, #48]
    22c0:	mov	x0, x8
    22c4:	ldr	x1, [sp, #48]
    22c8:	str	x8, [sp, #40]
    22cc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    22d0:	add	x8, sp, #0x1d8
    22d4:	str	x8, [sp, #32]
    22d8:	ldr	x0, [sp, #40]
    22dc:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    22e0:	add	x1, x1, #0x0
    22e4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    22e8:	ldr	x0, [sp, #32]
    22ec:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    22f0:	add	x8, sp, #0x190
    22f4:	str	x8, [sp, #24]
    22f8:	ldr	x0, [sp, #176]
    22fc:	mov	w1, #0x2                   	// #2
    2300:	bl	26cc <_ZNK4llvm3opt7ArgList8filteredIJ3$_0EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
    2304:	ldr	x8, [sp, #24]
    2308:	str	x8, [sp, #448]
    230c:	ldr	x0, [sp, #448]
    2310:	add	x8, sp, #0x178
    2314:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2318:	ldr	x0, [sp, #448]
    231c:	add	x8, sp, #0x160
    2320:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2324:	add	x8, sp, #0x79
    2328:	ldur	q0, [x8, #255]
    232c:	add	x0, sp, #0x140
    2330:	str	q0, [sp, #320]
    2334:	ldr	x8, [sp, #392]
    2338:	str	x8, [sp, #336]
    233c:	ldr	q0, [sp, #352]
    2340:	add	x1, sp, #0x120
    2344:	str	q0, [sp, #288]
    2348:	ldr	x8, [sp, #368]
    234c:	str	x8, [sp, #304]
    2350:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2354:	tbnz	w0, #0, 235c <_ZN12_GLOBAL__N_113MinGWOptTable5parseEN4llvm8ArrayRefIPKcEE+0x220>
    2358:	b	23d0 <_ZN12_GLOBAL__N_113MinGWOptTable5parseEN4llvm8ArrayRefIPKcEE+0x294>
    235c:	add	x0, sp, #0x178
    2360:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2364:	ldr	x8, [x0]
    2368:	str	x8, [sp, #280]
    236c:	ldr	x0, [sp, #280]
    2370:	add	x8, sp, #0xc0
    2374:	str	x8, [sp, #16]
    2378:	ldr	x1, [sp, #176]
    237c:	bl	0 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE>
    2380:	add	x8, sp, #0xe0
    2384:	str	x8, [sp, #8]
    2388:	adrp	x0, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    238c:	add	x0, x0, #0x0
    2390:	ldr	x1, [sp, #16]
    2394:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2398:	add	x8, sp, #0x100
    239c:	mov	x0, x8
    23a0:	ldr	x1, [sp, #8]
    23a4:	str	x8, [sp]
    23a8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    23ac:	ldr	x0, [sp]
    23b0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    23b4:	ldr	x0, [sp, #8]
    23b8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    23bc:	ldr	x0, [sp, #16]
    23c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    23c4:	add	x0, sp, #0x178
    23c8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    23cc:	b	2324 <_ZN12_GLOBAL__N_113MinGWOptTable5parseEN4llvm8ArrayRefIPKcEE+0x1e8>
    23d0:	mov	w8, #0x1                   	// #1
    23d4:	and	w8, w8, #0x1
    23d8:	strb	w8, [sp, #519]
    23dc:	ldrb	w8, [sp, #519]
    23e0:	tbnz	w8, #0, 23ec <_ZN12_GLOBAL__N_113MinGWOptTable5parseEN4llvm8ArrayRefIPKcEE+0x2b0>
    23e4:	ldr	x0, [sp, #176]
    23e8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    23ec:	add	x0, sp, #0x228
    23f0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    23f4:	add	sp, sp, #0xa60
    23f8:	ldr	x28, [sp, #16]
    23fc:	ldp	x29, x30, [sp], #32
    2400:	ret

0000000000002404 <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0EEEbDpT_>:
    2404:	sub	sp, sp, #0x20
    2408:	stp	x29, x30, [sp, #16]
    240c:	add	x29, sp, #0x10
    2410:	str	x0, [sp, #8]
    2414:	str	w1, [sp, #4]
    2418:	ldr	x0, [sp, #8]
    241c:	ldr	w1, [sp, #4]
    2420:	bl	25a8 <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0EEEPNS0_3ArgEDpT_>
    2424:	cmp	x0, #0x0
    2428:	cset	w8, ne  // ne = any
    242c:	and	w0, w8, #0x1
    2430:	ldp	x29, x30, [sp, #16]
    2434:	add	sp, sp, #0x20
    2438:	ret

000000000000243c <_ZL9printHelpPKc>:
    243c:	sub	sp, sp, #0x130
    2440:	stp	x29, x30, [sp, #272]
    2444:	str	x28, [sp, #288]
    2448:	add	x29, sp, #0x110
    244c:	sub	x8, x29, #0x8
    2450:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2454:	add	x1, x1, #0x0
    2458:	adrp	x3, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    245c:	add	x3, x3, #0x0
    2460:	adrp	x9, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2464:	add	x9, x9, #0x0
    2468:	sub	x10, x29, #0x70
    246c:	add	x11, sp, #0x80
    2470:	add	x12, sp, #0x60
    2474:	add	x13, sp, #0x5f
    2478:	str	x0, [x8]
    247c:	mov	x0, x10
    2480:	str	x8, [sp, #80]
    2484:	str	x1, [sp, #72]
    2488:	str	x3, [sp, #64]
    248c:	str	x9, [sp, #56]
    2490:	str	x10, [sp, #48]
    2494:	str	x11, [sp, #40]
    2498:	str	x12, [sp, #32]
    249c:	str	x13, [sp, #24]
    24a0:	bl	20ec <_ZN12_GLOBAL__N_113MinGWOptTableC2Ev>
    24a4:	bl	0 <_ZN3lld4outsEv>
    24a8:	ldr	x8, [sp, #80]
    24ac:	ldr	x1, [x8]
    24b0:	ldr	x9, [sp, #24]
    24b4:	str	x0, [sp, #16]
    24b8:	mov	x0, x9
    24bc:	str	x1, [sp, #8]
    24c0:	bl	0 <_ZNSaIcEC1Ev>
    24c4:	ldr	x0, [sp, #32]
    24c8:	ldr	x1, [sp, #8]
    24cc:	ldr	x2, [sp, #24]
    24d0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
    24d4:	ldr	x8, [sp, #40]
    24d8:	ldr	x0, [sp, #32]
    24dc:	ldr	x1, [sp, #72]
    24e0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    24e4:	ldr	x0, [sp, #40]
    24e8:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
    24ec:	ldr	x8, [sp, #48]
    24f0:	str	x0, [sp]
    24f4:	mov	x0, x8
    24f8:	ldr	x1, [sp, #16]
    24fc:	ldr	x2, [sp]
    2500:	ldr	x3, [sp, #64]
    2504:	mov	w14, #0x1                   	// #1
    2508:	mov	w15, wzr
    250c:	and	w4, w15, #0x1
    2510:	and	w5, w14, #0x1
    2514:	bl	0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_bb>
    2518:	ldr	x0, [sp, #40]
    251c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    2520:	ldr	x0, [sp, #32]
    2524:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    2528:	ldr	x0, [sp, #24]
    252c:	bl	0 <_ZNSaIcED1Ev>
    2530:	ldr	x0, [sp, #48]
    2534:	bl	308c <_ZN12_GLOBAL__N_113MinGWOptTableD2Ev>
    2538:	bl	0 <_ZN3lld4outsEv>
    253c:	ldr	x1, [sp, #56]
    2540:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2544:	ldr	x28, [sp, #288]
    2548:	ldp	x29, x30, [sp, #272]
    254c:	add	sp, sp, #0x130
    2550:	ret

0000000000002554 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENK3$_1clERKNS1_5TwineE>:
    2554:	sub	sp, sp, #0x50
    2558:	stp	x29, x30, [sp, #64]
    255c:	add	x29, sp, #0x40
    2560:	add	x8, sp, #0x10
    2564:	stur	x0, [x29, #-8]
    2568:	stur	x1, [x29, #-16]
    256c:	ldur	x9, [x29, #-8]
    2570:	ldr	x0, [x9]
    2574:	ldur	x9, [x29, #-16]
    2578:	str	x8, [sp, #8]
    257c:	str	x0, [sp]
    2580:	mov	x0, x9
    2584:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
    2588:	ldr	x0, [sp]
    258c:	ldr	x1, [sp, #8]
    2590:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2594:	ldr	x0, [sp, #8]
    2598:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    259c:	ldp	x29, x30, [sp, #64]
    25a0:	add	sp, sp, #0x50
    25a4:	ret

00000000000025a8 <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0EEEPNS0_3ArgEDpT_>:
    25a8:	sub	sp, sp, #0xf0
    25ac:	stp	x29, x30, [sp, #224]
    25b0:	add	x29, sp, #0xe0
    25b4:	mov	x8, xzr
    25b8:	sub	x9, x29, #0x50
    25bc:	sub	x10, x29, #0x68
    25c0:	add	x11, sp, #0x60
    25c4:	stur	x0, [x29, #-8]
    25c8:	stur	w1, [x29, #-12]
    25cc:	ldur	x0, [x29, #-8]
    25d0:	stur	x8, [x29, #-24]
    25d4:	ldur	w1, [x29, #-12]
    25d8:	mov	x8, x9
    25dc:	str	x9, [sp, #16]
    25e0:	str	x10, [sp, #8]
    25e4:	str	x11, [sp]
    25e8:	bl	26cc <_ZNK4llvm3opt7ArgList8filteredIJ3$_0EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
    25ec:	ldr	x8, [sp, #16]
    25f0:	stur	x8, [x29, #-32]
    25f4:	ldur	x0, [x29, #-32]
    25f8:	ldr	x8, [sp, #8]
    25fc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2600:	ldur	x0, [x29, #-32]
    2604:	ldr	x8, [sp]
    2608:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    260c:	ldur	q0, [x29, #-104]
    2610:	add	x0, sp, #0x40
    2614:	str	q0, [sp, #64]
    2618:	ldur	x8, [x29, #-88]
    261c:	str	x8, [sp, #80]
    2620:	ldr	q0, [sp, #96]
    2624:	add	x1, sp, #0x20
    2628:	str	q0, [sp, #32]
    262c:	ldr	x8, [sp, #112]
    2630:	str	x8, [sp, #48]
    2634:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2638:	tbnz	w0, #0, 2640 <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0EEEPNS0_3ArgEDpT_+0x98>
    263c:	b	266c <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0EEEPNS0_3ArgEDpT_+0xc4>
    2640:	sub	x0, x29, #0x68
    2644:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2648:	ldr	x8, [x0]
    264c:	str	x8, [sp, #24]
    2650:	ldr	x8, [sp, #24]
    2654:	stur	x8, [x29, #-24]
    2658:	ldur	x0, [x29, #-24]
    265c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2660:	sub	x0, x29, #0x68
    2664:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2668:	b	260c <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0EEEPNS0_3ArgEDpT_+0x64>
    266c:	ldur	x0, [x29, #-24]
    2670:	ldp	x29, x30, [sp, #224]
    2674:	add	sp, sp, #0xf0
    2678:	ret

000000000000267c <_ZNK4llvm3opt7ArgList6hasArgIJ3$_0S3_S3_S3_EEEbDpT_>:
    267c:	sub	sp, sp, #0x30
    2680:	stp	x29, x30, [sp, #32]
    2684:	add	x29, sp, #0x20
    2688:	stur	x0, [x29, #-8]
    268c:	stur	w1, [x29, #-12]
    2690:	str	w2, [sp, #16]
    2694:	str	w3, [sp, #12]
    2698:	str	w4, [sp, #8]
    269c:	ldur	x0, [x29, #-8]
    26a0:	ldur	w1, [x29, #-12]
    26a4:	ldr	w2, [sp, #16]
    26a8:	ldr	w3, [sp, #12]
    26ac:	ldr	w4, [sp, #8]
    26b0:	bl	32a0 <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0S3_S3_S3_EEEPNS0_3ArgEDpT_>
    26b4:	cmp	x0, #0x0
    26b8:	cset	w8, ne  // ne = any
    26bc:	and	w0, w8, #0x1
    26c0:	ldp	x29, x30, [sp, #32]
    26c4:	add	sp, sp, #0x30
    26c8:	ret

00000000000026cc <_ZNK4llvm3opt7ArgList8filteredIJ3$_0EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>:
    26cc:	sub	sp, sp, #0x120
    26d0:	stp	x29, x30, [sp, #256]
    26d4:	str	x28, [sp, #272]
    26d8:	add	x29, sp, #0x100
    26dc:	mov	x9, #0x1                   	// #1
    26e0:	sub	x10, x29, #0x2c
    26e4:	sub	x11, x29, #0x30
    26e8:	sub	x12, x29, #0x58
    26ec:	sub	x3, x29, #0x5c
    26f0:	sub	x13, x29, #0x60
    26f4:	sub	x14, x29, #0x78
    26f8:	sub	x15, x29, #0x7c
    26fc:	add	x16, sp, #0x80
    2700:	stur	x0, [x29, #-8]
    2704:	stur	w1, [x29, #-12]
    2708:	ldur	x17, [x29, #-8]
    270c:	ldur	w1, [x29, #-12]
    2710:	mov	x0, x11
    2714:	str	x8, [sp, #120]
    2718:	str	x9, [sp, #112]
    271c:	str	x10, [sp, #104]
    2720:	str	x12, [sp, #96]
    2724:	str	x3, [sp, #88]
    2728:	str	x13, [sp, #80]
    272c:	str	x14, [sp, #72]
    2730:	str	x15, [sp, #64]
    2734:	str	x16, [sp, #56]
    2738:	str	x17, [sp, #48]
    273c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2740:	ldur	w18, [x29, #-48]
    2744:	mov	w0, w18
    2748:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    274c:	stur	w0, [x29, #-44]
    2750:	ldr	x8, [sp, #104]
    2754:	stur	x8, [x29, #-40]
    2758:	mov	x9, #0x8                   	// #8
    275c:	ldr	x10, [sp, #112]
    2760:	stur	x10, [x29, #-32]
    2764:	ldur	x1, [x29, #-40]
    2768:	ldur	x2, [x29, #-32]
    276c:	ldr	x0, [sp, #48]
    2770:	str	x9, [sp, #40]
    2774:	bl	0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
    2778:	stur	x0, [x29, #-20]
    277c:	ldr	x8, [sp, #48]
    2780:	add	x0, x8, #0x8
    2784:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2788:	ldur	w18, [x29, #-20]
    278c:	mov	w8, w18
    2790:	ldr	x9, [sp, #40]
    2794:	mul	x8, x9, x8
    2798:	add	x8, x0, x8
    279c:	stur	x8, [x29, #-56]
    27a0:	ldr	x8, [sp, #48]
    27a4:	add	x0, x8, #0x8
    27a8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    27ac:	ldur	w18, [x29, #-16]
    27b0:	mov	w8, w18
    27b4:	ldr	x9, [sp, #40]
    27b8:	mul	x8, x9, x8
    27bc:	add	x8, x0, x8
    27c0:	stur	x8, [x29, #-64]
    27c4:	ldur	x1, [x29, #-56]
    27c8:	ldur	x2, [x29, #-64]
    27cc:	ldur	w18, [x29, #-12]
    27d0:	ldr	x0, [sp, #80]
    27d4:	str	x1, [sp, #32]
    27d8:	mov	w1, w18
    27dc:	str	x2, [sp, #24]
    27e0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    27e4:	ldur	w18, [x29, #-96]
    27e8:	mov	w0, w18
    27ec:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    27f0:	stur	w0, [x29, #-92]
    27f4:	ldr	x0, [sp, #96]
    27f8:	ldr	x1, [sp, #32]
    27fc:	ldr	x2, [sp, #24]
    2800:	ldr	x3, [sp, #88]
    2804:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2808:	ldur	x1, [x29, #-64]
    280c:	ldur	x2, [x29, #-64]
    2810:	ldur	w18, [x29, #-12]
    2814:	ldr	x0, [sp, #56]
    2818:	str	x1, [sp, #16]
    281c:	mov	w1, w18
    2820:	str	x2, [sp, #8]
    2824:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2828:	ldr	w18, [sp, #128]
    282c:	mov	w0, w18
    2830:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2834:	stur	w0, [x29, #-124]
    2838:	ldr	x0, [sp, #72]
    283c:	ldr	x1, [sp, #16]
    2840:	ldr	x2, [sp, #8]
    2844:	ldr	x3, [sp, #64]
    2848:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    284c:	ldr	x8, [sp, #120]
    2850:	ldr	x0, [sp, #96]
    2854:	ldr	x1, [sp, #72]
    2858:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    285c:	ldr	x28, [sp, #272]
    2860:	ldp	x29, x30, [sp, #256]
    2864:	add	sp, sp, #0x120
    2868:	ret

000000000000286c <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb>:
    286c:	stp	x29, x30, [sp, #-32]!
    2870:	str	x28, [sp, #16]
    2874:	mov	x29, sp
    2878:	sub	sp, sp, #0x5f0
    287c:	add	x9, sp, #0x200
    2880:	adrp	x10, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2884:	add	x10, x10, #0x0
    2888:	adrp	x11, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    288c:	add	x11, x11, #0x0
    2890:	adrp	x12, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2894:	add	x12, x12, #0x0
    2898:	mov	w13, #0x1                   	// #1
    289c:	sub	x14, x29, #0x18
    28a0:	sub	x15, x29, #0x40
    28a4:	str	x8, [x9, #1000]
    28a8:	str	x0, [x9, #984]
    28ac:	str	x1, [x9, #992]
    28b0:	str	x2, [x9, #968]
    28b4:	str	x3, [x9, #976]
    28b8:	and	w13, w4, w13
    28bc:	sturb	w13, [x29, #-41]
    28c0:	mov	x0, x15
    28c4:	mov	x1, x10
    28c8:	str	x9, [sp, #352]
    28cc:	str	x8, [sp, #344]
    28d0:	str	x11, [sp, #336]
    28d4:	str	x12, [sp, #328]
    28d8:	str	x14, [sp, #320]
    28dc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    28e0:	ldr	x8, [sp, #352]
    28e4:	ldr	x1, [x8, #944]
    28e8:	ldr	x2, [x8, #952]
    28ec:	ldr	x0, [sp, #320]
    28f0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    28f4:	tbnz	w0, #0, 28fc <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x90>
    28f8:	b	2a68 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x1fc>
    28fc:	sub	x8, x29, #0x28
    2900:	ldr	x9, [sp, #352]
    2904:	str	x8, [x9, #936]
    2908:	ldr	x0, [x9, #936]
    290c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2910:	ldr	x8, [sp, #352]
    2914:	str	x0, [x8, #928]
    2918:	ldr	x0, [x8, #936]
    291c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2920:	ldr	x8, [sp, #352]
    2924:	str	x0, [x8, #920]
    2928:	ldr	x8, [sp, #352]
    292c:	ldr	x9, [x8, #928]
    2930:	ldr	x10, [x8, #920]
    2934:	cmp	x9, x10
    2938:	b.eq	2a1c <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x1b0>  // b.none
    293c:	ldr	x8, [sp, #352]
    2940:	ldr	x9, [x8, #928]
    2944:	ldr	q0, [x9]
    2948:	str	q0, [x8, #896]
    294c:	ldr	q0, [x8, #896]
    2950:	str	q0, [x8, #832]
    2954:	sub	x0, x29, #0x18
    2958:	mov	x1, #0x1                   	// #1
    295c:	mov	x2, #0xffffffffffffffff    	// #-1
    2960:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2964:	sub	x8, x29, #0xd8
    2968:	ldr	x9, [sp, #352]
    296c:	str	x0, [x9, #792]
    2970:	str	x1, [x9, #800]
    2974:	sub	x10, x29, #0xc8
    2978:	mov	x0, x10
    297c:	mov	x1, x8
    2980:	str	x10, [sp, #312]
    2984:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2988:	ldr	x8, [sp, #352]
    298c:	ldr	x0, [x8, #832]
    2990:	ldr	x1, [x8, #840]
    2994:	sub	x9, x29, #0x98
    2998:	mov	x8, x9
    299c:	ldr	x2, [sp, #312]
    29a0:	str	x9, [sp, #304]
    29a4:	bl	314c <_ZL8findFileB5cxx11N4llvm9StringRefERKNS_5TwineE>
    29a8:	ldr	x0, [sp, #304]
    29ac:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    29b0:	tbnz	w0, #0, 29b8 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x14c>
    29b4:	b	29e4 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x178>
    29b8:	sub	x0, x29, #0x98
    29bc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    29c0:	ldr	x8, [sp, #344]
    29c4:	str	x0, [sp, #296]
    29c8:	mov	x0, x8
    29cc:	ldr	x1, [sp, #296]
    29d0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
    29d4:	mov	w9, #0x1                   	// #1
    29d8:	ldr	x8, [sp, #352]
    29dc:	str	w9, [x8, #788]
    29e0:	b	29ec <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x180>
    29e4:	ldr	x8, [sp, #352]
    29e8:	str	wzr, [x8, #788]
    29ec:	sub	x0, x29, #0x98
    29f0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    29f4:	ldr	x8, [sp, #352]
    29f8:	ldr	w9, [x8, #788]
    29fc:	cbz	w9, 2a08 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x19c>
    2a00:	b	2a04 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x198>
    2a04:	b	307c <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x810>
    2a08:	ldr	x8, [sp, #352]
    2a0c:	ldr	x9, [x8, #928]
    2a10:	add	x9, x9, #0x10
    2a14:	str	x9, [x8, #928]
    2a18:	b	2928 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0xbc>
    2a1c:	sub	x8, x29, #0xf8
    2a20:	str	x8, [sp, #288]
    2a24:	adrp	x0, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2a28:	add	x0, x0, #0x0
    2a2c:	sub	x1, x29, #0x18
    2a30:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2a34:	ldr	x0, [sp, #288]
    2a38:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2a3c:	sub	x8, x29, #0xf9
    2a40:	mov	x0, x8
    2a44:	str	x8, [sp, #280]
    2a48:	bl	0 <_ZNSaIcEC1Ev>
    2a4c:	ldr	x0, [sp, #344]
    2a50:	ldr	x1, [sp, #336]
    2a54:	ldr	x2, [sp, #280]
    2a58:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
    2a5c:	ldr	x0, [sp, #280]
    2a60:	bl	0 <_ZNSaIcED1Ev>
    2a64:	b	307c <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x810>
    2a68:	sub	x8, x29, #0x28
    2a6c:	ldr	x9, [sp, #352]
    2a70:	str	x8, [x9, #744]
    2a74:	ldr	x0, [x9, #744]
    2a78:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2a7c:	ldr	x8, [sp, #352]
    2a80:	str	x0, [x8, #736]
    2a84:	ldr	x0, [x8, #744]
    2a88:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2a8c:	ldr	x8, [sp, #352]
    2a90:	str	x0, [x8, #728]
    2a94:	ldr	x8, [sp, #352]
    2a98:	ldr	x9, [x8, #736]
    2a9c:	ldr	x10, [x8, #728]
    2aa0:	cmp	x9, x10
    2aa4:	b.eq	3034 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x7c8>  // b.none
    2aa8:	ldr	x8, [sp, #352]
    2aac:	ldr	x9, [x8, #736]
    2ab0:	ldr	q0, [x9]
    2ab4:	str	q0, [x8, #704]
    2ab8:	ldurb	w10, [x29, #-41]
    2abc:	tbnz	w10, #0, 2c38 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x3cc>
    2ac0:	ldr	x8, [sp, #352]
    2ac4:	ldr	q0, [x8, #704]
    2ac8:	str	q0, [x8, #640]
    2acc:	add	x9, sp, #0x450
    2ad0:	mov	x8, x9
    2ad4:	ldr	x0, [sp, #328]
    2ad8:	sub	x1, x29, #0x18
    2adc:	str	x9, [sp, #272]
    2ae0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2ae4:	add	x8, sp, #0x438
    2ae8:	mov	x0, x8
    2aec:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2af0:	add	x1, x1, #0x0
    2af4:	str	x8, [sp, #264]
    2af8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2afc:	add	x8, sp, #0x468
    2b00:	str	x8, [sp, #256]
    2b04:	ldr	x0, [sp, #272]
    2b08:	ldr	x1, [sp, #264]
    2b0c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2b10:	ldr	x8, [sp, #352]
    2b14:	ldr	x0, [x8, #640]
    2b18:	ldr	x1, [x8, #648]
    2b1c:	add	x9, sp, #0x498
    2b20:	mov	x8, x9
    2b24:	ldr	x2, [sp, #256]
    2b28:	str	x9, [sp, #248]
    2b2c:	bl	314c <_ZL8findFileB5cxx11N4llvm9StringRefERKNS_5TwineE>
    2b30:	ldr	x0, [sp, #248]
    2b34:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2b38:	tbnz	w0, #0, 2b40 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x2d4>
    2b3c:	b	2b6c <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x300>
    2b40:	add	x0, sp, #0x498
    2b44:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2b48:	ldr	x8, [sp, #344]
    2b4c:	str	x0, [sp, #240]
    2b50:	mov	x0, x8
    2b54:	ldr	x1, [sp, #240]
    2b58:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
    2b5c:	mov	w9, #0x1                   	// #1
    2b60:	ldr	x8, [sp, #352]
    2b64:	str	w9, [x8, #788]
    2b68:	b	2b74 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x308>
    2b6c:	ldr	x8, [sp, #352]
    2b70:	str	wzr, [x8, #788]
    2b74:	add	x0, sp, #0x498
    2b78:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2b7c:	ldr	x8, [sp, #352]
    2b80:	ldr	w9, [x8, #788]
    2b84:	cbz	w9, 2b90 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x324>
    2b88:	b	2b8c <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x320>
    2b8c:	b	307c <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x810>
    2b90:	ldr	x8, [sp, #352]
    2b94:	ldr	q0, [x8, #704]
    2b98:	str	q0, [x8, #512]
    2b9c:	add	x9, sp, #0x3e8
    2ba0:	mov	x8, x9
    2ba4:	sub	x0, x29, #0x18
    2ba8:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2bac:	add	x1, x1, #0x0
    2bb0:	str	x9, [sp, #232]
    2bb4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2bb8:	ldr	x8, [sp, #352]
    2bbc:	ldr	x0, [x8, #512]
    2bc0:	ldr	x1, [x8, #520]
    2bc4:	add	x9, sp, #0x410
    2bc8:	mov	x8, x9
    2bcc:	ldr	x2, [sp, #232]
    2bd0:	str	x9, [sp, #224]
    2bd4:	bl	314c <_ZL8findFileB5cxx11N4llvm9StringRefERKNS_5TwineE>
    2bd8:	ldr	x0, [sp, #224]
    2bdc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2be0:	tbnz	w0, #0, 2be8 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x37c>
    2be4:	b	2c14 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x3a8>
    2be8:	add	x0, sp, #0x410
    2bec:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2bf0:	ldr	x8, [sp, #344]
    2bf4:	str	x0, [sp, #216]
    2bf8:	mov	x0, x8
    2bfc:	ldr	x1, [sp, #216]
    2c00:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
    2c04:	mov	w9, #0x1                   	// #1
    2c08:	ldr	x8, [sp, #352]
    2c0c:	str	w9, [x8, #788]
    2c10:	b	2c1c <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x3b0>
    2c14:	ldr	x8, [sp, #352]
    2c18:	str	wzr, [x8, #788]
    2c1c:	add	x0, sp, #0x410
    2c20:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2c24:	ldr	x8, [sp, #352]
    2c28:	ldr	w9, [x8, #788]
    2c2c:	cbz	w9, 2c38 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x3cc>
    2c30:	b	2c34 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x3c8>
    2c34:	b	307c <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x810>
    2c38:	ldr	x8, [sp, #352]
    2c3c:	ldr	q0, [x8, #704]
    2c40:	str	q0, [x8, #432]
    2c44:	add	x9, sp, #0x380
    2c48:	mov	x8, x9
    2c4c:	ldr	x0, [sp, #328]
    2c50:	sub	x1, x29, #0x18
    2c54:	str	x9, [sp, #208]
    2c58:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2c5c:	add	x8, sp, #0x368
    2c60:	mov	x0, x8
    2c64:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2c68:	add	x1, x1, #0x0
    2c6c:	str	x8, [sp, #200]
    2c70:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2c74:	add	x8, sp, #0x398
    2c78:	str	x8, [sp, #192]
    2c7c:	ldr	x0, [sp, #208]
    2c80:	ldr	x1, [sp, #200]
    2c84:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2c88:	ldr	x8, [sp, #352]
    2c8c:	ldr	x0, [x8, #432]
    2c90:	ldr	x1, [x8, #440]
    2c94:	add	x9, sp, #0x3c0
    2c98:	mov	x8, x9
    2c9c:	ldr	x2, [sp, #192]
    2ca0:	str	x9, [sp, #184]
    2ca4:	bl	314c <_ZL8findFileB5cxx11N4llvm9StringRefERKNS_5TwineE>
    2ca8:	ldr	x0, [sp, #184]
    2cac:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2cb0:	tbnz	w0, #0, 2cb8 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x44c>
    2cb4:	b	2ce4 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x478>
    2cb8:	add	x0, sp, #0x3c0
    2cbc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2cc0:	ldr	x8, [sp, #344]
    2cc4:	str	x0, [sp, #176]
    2cc8:	mov	x0, x8
    2ccc:	ldr	x1, [sp, #176]
    2cd0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
    2cd4:	mov	w9, #0x1                   	// #1
    2cd8:	ldr	x8, [sp, #352]
    2cdc:	str	w9, [x8, #788]
    2ce0:	b	2cec <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x480>
    2ce4:	ldr	x8, [sp, #352]
    2ce8:	str	wzr, [x8, #788]
    2cec:	add	x0, sp, #0x3c0
    2cf0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2cf4:	ldr	x8, [sp, #352]
    2cf8:	ldr	w9, [x8, #788]
    2cfc:	cbz	w9, 2d08 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x49c>
    2d00:	b	2d04 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x498>
    2d04:	b	307c <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x810>
    2d08:	ldurb	w8, [x29, #-41]
    2d0c:	tbnz	w8, #0, 3020 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x7b4>
    2d10:	ldr	x8, [sp, #352]
    2d14:	ldr	q0, [x8, #704]
    2d18:	str	q0, [x8, #304]
    2d1c:	add	x9, sp, #0x318
    2d20:	mov	x8, x9
    2d24:	sub	x0, x29, #0x18
    2d28:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2d2c:	add	x1, x1, #0x0
    2d30:	str	x9, [sp, #168]
    2d34:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2d38:	ldr	x8, [sp, #352]
    2d3c:	ldr	x0, [x8, #304]
    2d40:	ldr	x1, [x8, #312]
    2d44:	add	x9, sp, #0x340
    2d48:	mov	x8, x9
    2d4c:	ldr	x2, [sp, #168]
    2d50:	str	x9, [sp, #160]
    2d54:	bl	314c <_ZL8findFileB5cxx11N4llvm9StringRefERKNS_5TwineE>
    2d58:	ldr	x0, [sp, #160]
    2d5c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2d60:	tbnz	w0, #0, 2d68 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x4fc>
    2d64:	b	2d94 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x528>
    2d68:	add	x0, sp, #0x340
    2d6c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2d70:	ldr	x8, [sp, #344]
    2d74:	str	x0, [sp, #152]
    2d78:	mov	x0, x8
    2d7c:	ldr	x1, [sp, #152]
    2d80:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
    2d84:	mov	w9, #0x1                   	// #1
    2d88:	ldr	x8, [sp, #352]
    2d8c:	str	w9, [x8, #788]
    2d90:	b	2d9c <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x530>
    2d94:	ldr	x8, [sp, #352]
    2d98:	str	wzr, [x8, #788]
    2d9c:	add	x0, sp, #0x340
    2da0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2da4:	ldr	x8, [sp, #352]
    2da8:	ldr	w9, [x8, #788]
    2dac:	cbz	w9, 2db8 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x54c>
    2db0:	b	2db4 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x548>
    2db4:	b	307c <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x810>
    2db8:	ldr	x8, [sp, #352]
    2dbc:	ldr	q0, [x8, #704]
    2dc0:	str	q0, [x8, #224]
    2dc4:	add	x9, sp, #0x2b0
    2dc8:	mov	x8, x9
    2dcc:	ldr	x0, [sp, #328]
    2dd0:	sub	x1, x29, #0x18
    2dd4:	str	x9, [sp, #144]
    2dd8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2ddc:	add	x8, sp, #0x298
    2de0:	mov	x0, x8
    2de4:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2de8:	add	x1, x1, #0x0
    2dec:	str	x8, [sp, #136]
    2df0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2df4:	add	x8, sp, #0x2c8
    2df8:	str	x8, [sp, #128]
    2dfc:	ldr	x0, [sp, #144]
    2e00:	ldr	x1, [sp, #136]
    2e04:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2e08:	ldr	x8, [sp, #352]
    2e0c:	ldr	x0, [x8, #224]
    2e10:	ldr	x1, [x8, #232]
    2e14:	add	x9, sp, #0x2f0
    2e18:	mov	x8, x9
    2e1c:	ldr	x2, [sp, #128]
    2e20:	str	x9, [sp, #120]
    2e24:	bl	314c <_ZL8findFileB5cxx11N4llvm9StringRefERKNS_5TwineE>
    2e28:	ldr	x0, [sp, #120]
    2e2c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2e30:	tbnz	w0, #0, 2e38 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x5cc>
    2e34:	b	2edc <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x670>
    2e38:	add	x0, sp, #0x2f0
    2e3c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2e40:	add	x8, sp, #0x240
    2e44:	str	x8, [sp, #112]
    2e48:	adrp	x9, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2e4c:	add	x9, x9, #0x0
    2e50:	str	x0, [sp, #104]
    2e54:	mov	x0, x9
    2e58:	ldr	x1, [sp, #104]
    2e5c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2e60:	add	x8, sp, #0x260
    2e64:	str	x8, [sp, #96]
    2e68:	ldr	x0, [sp, #112]
    2e6c:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2e70:	add	x1, x1, #0x0
    2e74:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2e78:	add	x8, sp, #0x280
    2e7c:	mov	x0, x8
    2e80:	ldr	x1, [sp, #96]
    2e84:	str	x8, [sp, #88]
    2e88:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2e8c:	ldr	x0, [sp, #88]
    2e90:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2e94:	ldr	x0, [sp, #96]
    2e98:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    2e9c:	ldr	x0, [sp, #112]
    2ea0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    2ea4:	add	x8, sp, #0x23f
    2ea8:	mov	x0, x8
    2eac:	str	x8, [sp, #80]
    2eb0:	bl	0 <_ZNSaIcEC1Ev>
    2eb4:	ldr	x0, [sp, #344]
    2eb8:	ldr	x1, [sp, #336]
    2ebc:	ldr	x2, [sp, #80]
    2ec0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
    2ec4:	ldr	x0, [sp, #80]
    2ec8:	bl	0 <_ZNSaIcED1Ev>
    2ecc:	mov	w10, #0x1                   	// #1
    2ed0:	ldr	x8, [sp, #352]
    2ed4:	str	w10, [x8, #788]
    2ed8:	b	2ee4 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x678>
    2edc:	ldr	x8, [sp, #352]
    2ee0:	str	wzr, [x8, #788]
    2ee4:	add	x0, sp, #0x2f0
    2ee8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2eec:	ldr	x8, [sp, #352]
    2ef0:	ldr	w9, [x8, #788]
    2ef4:	cbz	w9, 2f00 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x694>
    2ef8:	b	2efc <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x690>
    2efc:	b	307c <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x810>
    2f00:	ldr	x8, [sp, #352]
    2f04:	ldr	q0, [x8, #704]
    2f08:	str	q0, [x8]
    2f0c:	add	x9, sp, #0x1e8
    2f10:	mov	x8, x9
    2f14:	sub	x0, x29, #0x18
    2f18:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2f1c:	add	x1, x1, #0x0
    2f20:	str	x9, [sp, #72]
    2f24:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2f28:	ldr	x8, [sp, #352]
    2f2c:	ldr	x0, [x8]
    2f30:	ldr	x1, [x8, #8]
    2f34:	add	x9, sp, #0x210
    2f38:	mov	x8, x9
    2f3c:	ldr	x2, [sp, #72]
    2f40:	str	x9, [sp, #64]
    2f44:	bl	314c <_ZL8findFileB5cxx11N4llvm9StringRefERKNS_5TwineE>
    2f48:	ldr	x0, [sp, #64]
    2f4c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2f50:	tbnz	w0, #0, 2f58 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x6ec>
    2f54:	b	2ffc <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x790>
    2f58:	add	x0, sp, #0x210
    2f5c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2f60:	add	x8, sp, #0x190
    2f64:	str	x8, [sp, #56]
    2f68:	adrp	x9, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2f6c:	add	x9, x9, #0x0
    2f70:	str	x0, [sp, #48]
    2f74:	mov	x0, x9
    2f78:	ldr	x1, [sp, #48]
    2f7c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2f80:	add	x8, sp, #0x1b0
    2f84:	str	x8, [sp, #40]
    2f88:	ldr	x0, [sp, #56]
    2f8c:	adrp	x1, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2f90:	add	x1, x1, #0x0
    2f94:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2f98:	add	x8, sp, #0x1d0
    2f9c:	mov	x0, x8
    2fa0:	ldr	x1, [sp, #40]
    2fa4:	str	x8, [sp, #32]
    2fa8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2fac:	ldr	x0, [sp, #32]
    2fb0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    2fb4:	ldr	x0, [sp, #40]
    2fb8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    2fbc:	ldr	x0, [sp, #56]
    2fc0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    2fc4:	add	x8, sp, #0x18f
    2fc8:	mov	x0, x8
    2fcc:	str	x8, [sp, #24]
    2fd0:	bl	0 <_ZNSaIcEC1Ev>
    2fd4:	ldr	x0, [sp, #344]
    2fd8:	ldr	x1, [sp, #336]
    2fdc:	ldr	x2, [sp, #24]
    2fe0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
    2fe4:	ldr	x0, [sp, #24]
    2fe8:	bl	0 <_ZNSaIcED1Ev>
    2fec:	mov	w10, #0x1                   	// #1
    2ff0:	ldr	x8, [sp, #352]
    2ff4:	str	w10, [x8, #788]
    2ff8:	b	3004 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x798>
    2ffc:	ldr	x8, [sp, #352]
    3000:	str	wzr, [x8, #788]
    3004:	add	x0, sp, #0x210
    3008:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    300c:	ldr	x8, [sp, #352]
    3010:	ldr	w9, [x8, #788]
    3014:	cbz	w9, 3020 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x7b4>
    3018:	b	301c <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x7b0>
    301c:	b	307c <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x810>
    3020:	ldr	x8, [sp, #352]
    3024:	ldr	x9, [x8, #736]
    3028:	add	x9, x9, #0x10
    302c:	str	x9, [x8, #736]
    3030:	b	2a94 <_ZL13searchLibraryB5cxx11N4llvm9StringRefENS_8ArrayRefIS0_EEb+0x228>
    3034:	add	x8, sp, #0x170
    3038:	str	x8, [sp, #16]
    303c:	adrp	x0, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3040:	add	x0, x0, #0x0
    3044:	sub	x1, x29, #0x18
    3048:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    304c:	ldr	x0, [sp, #16]
    3050:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3054:	add	x8, sp, #0x16f
    3058:	mov	x0, x8
    305c:	str	x8, [sp, #8]
    3060:	bl	0 <_ZNSaIcEC1Ev>
    3064:	ldr	x0, [sp, #344]
    3068:	ldr	x1, [sp, #336]
    306c:	ldr	x2, [sp, #8]
    3070:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
    3074:	ldr	x0, [sp, #8]
    3078:	bl	0 <_ZNSaIcED1Ev>
    307c:	add	sp, sp, #0x5f0
    3080:	ldr	x28, [sp, #16]
    3084:	ldp	x29, x30, [sp], #32
    3088:	ret

000000000000308c <_ZN12_GLOBAL__N_113MinGWOptTableD2Ev>:
    308c:	sub	sp, sp, #0x20
    3090:	stp	x29, x30, [sp, #16]
    3094:	add	x29, sp, #0x10
    3098:	str	x0, [sp, #8]
    309c:	ldr	x0, [sp, #8]
    30a0:	bl	0 <_ZN4llvm3opt8OptTableD2Ev>
    30a4:	ldp	x29, x30, [sp, #16]
    30a8:	add	sp, sp, #0x20
    30ac:	ret

00000000000030b0 <_ZL15getQuotingStylev>:
    30b0:	sub	sp, sp, #0xb0
    30b4:	stp	x29, x30, [sp, #160]
    30b8:	add	x29, sp, #0xa0
    30bc:	sub	x8, x29, #0x40
    30c0:	add	x9, sp, #0x48
    30c4:	add	x10, sp, #0x28
    30c8:	str	x8, [sp, #32]
    30cc:	mov	x8, x10
    30d0:	str	x9, [sp, #24]
    30d4:	str	x10, [sp, #16]
    30d8:	bl	0 <_ZN4llvm3sys16getProcessTripleB5cxx11Ev>
    30dc:	ldr	x0, [sp, #24]
    30e0:	ldr	x1, [sp, #16]
    30e4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    30e8:	ldr	x0, [sp, #32]
    30ec:	ldr	x1, [sp, #24]
    30f0:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
    30f4:	ldr	x0, [sp, #32]
    30f8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    30fc:	ldr	x8, [sp, #32]
    3100:	str	w0, [sp, #12]
    3104:	mov	x0, x8
    3108:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    310c:	ldr	x0, [sp, #16]
    3110:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    3114:	ldr	w11, [sp, #12]
    3118:	cmp	w11, #0xf
    311c:	b.ne	3130 <_ZL15getQuotingStylev+0x80>  // b.any
    3120:	adrp	x8, 0 <_ZN4llvm2cl26TokenizeWindowsCommandLineENS_9StringRefERNS_11StringSaverERNS_15SmallVectorImplIPKcEEb>
    3124:	ldr	x8, [x8]
    3128:	stur	x8, [x29, #-8]
    312c:	b	313c <_ZL15getQuotingStylev+0x8c>
    3130:	adrp	x8, 0 <_ZN4llvm2cl22TokenizeGNUCommandLineENS_9StringRefERNS_11StringSaverERNS_15SmallVectorImplIPKcEEb>
    3134:	ldr	x8, [x8]
    3138:	stur	x8, [x29, #-8]
    313c:	ldur	x0, [x29, #-8]
    3140:	ldp	x29, x30, [sp, #160]
    3144:	add	sp, sp, #0xb0
    3148:	ret

000000000000314c <_ZL8findFileB5cxx11N4llvm9StringRefERKNS_5TwineE>:
    314c:	sub	sp, sp, #0x1d0
    3150:	stp	x29, x30, [sp, #432]
    3154:	str	x28, [sp, #448]
    3158:	add	x29, sp, #0x1b0
    315c:	sub	x9, x29, #0x20
    3160:	adrp	x10, 0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3164:	add	x10, x10, #0x0
    3168:	sub	x11, x29, #0x18
    316c:	sub	x12, x29, #0xb0
    3170:	sub	x13, x29, #0xc8
    3174:	add	x14, sp, #0xd0
    3178:	add	x15, sp, #0xb8
    317c:	add	x16, sp, #0xa0
    3180:	str	x8, [x9, #24]
    3184:	str	x0, [x9, #8]
    3188:	str	x1, [x9, #16]
    318c:	str	x2, [x9]
    3190:	mov	x0, x12
    3194:	str	x9, [sp, #96]
    3198:	str	x8, [sp, #88]
    319c:	str	x10, [sp, #80]
    31a0:	str	x11, [sp, #72]
    31a4:	str	x12, [sp, #64]
    31a8:	str	x13, [sp, #56]
    31ac:	str	x14, [sp, #48]
    31b0:	str	x15, [sp, #40]
    31b4:	str	x16, [sp, #32]
    31b8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    31bc:	ldr	x0, [sp, #56]
    31c0:	ldr	x1, [sp, #72]
    31c4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    31c8:	ldr	x8, [sp, #96]
    31cc:	ldr	x2, [x8]
    31d0:	ldr	x0, [sp, #48]
    31d4:	ldr	x1, [sp, #80]
    31d8:	str	x2, [sp, #24]
    31dc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    31e0:	ldr	x0, [sp, #40]
    31e4:	ldr	x1, [sp, #80]
    31e8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    31ec:	ldr	x0, [sp, #64]
    31f0:	ldr	x1, [sp, #56]
    31f4:	ldr	x2, [sp, #24]
    31f8:	ldr	x3, [sp, #48]
    31fc:	ldr	x4, [sp, #40]
    3200:	bl	0 <_ZN4llvm3sys4path6appendERNS_15SmallVectorImplIcEERKNS_5TwineES7_S7_S7_>
    3204:	ldr	x0, [sp, #32]
    3208:	ldr	x1, [sp, #64]
    320c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3210:	ldr	x0, [sp, #32]
    3214:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3218:	tbnz	w0, #0, 3220 <_ZL8findFileB5cxx11N4llvm9StringRefERKNS_5TwineE+0xd4>
    321c:	b	326c <_ZL8findFileB5cxx11N4llvm9StringRefERKNS_5TwineE+0x120>
    3220:	sub	x0, x29, #0xb0
    3224:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3228:	add	x8, sp, #0x70
    322c:	str	x0, [sp, #112]
    3230:	str	x1, [sp, #120]
    3234:	add	x9, sp, #0x80
    3238:	str	x8, [sp, #16]
    323c:	mov	x8, x9
    3240:	ldr	x0, [sp, #16]
    3244:	str	x9, [sp, #8]
    3248:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    324c:	ldr	x0, [sp, #88]
    3250:	ldr	x1, [sp, #8]
    3254:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3258:	ldr	x0, [sp, #8]
    325c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    3260:	mov	w10, #0x1                   	// #1
    3264:	str	w10, [sp, #108]
    3268:	b	3288 <_ZL8findFileB5cxx11N4llvm9StringRefERKNS_5TwineE+0x13c>
    326c:	ldr	x0, [sp, #88]
    3270:	mov	w8, #0x1                   	// #1
    3274:	mov	w1, w8
    3278:	str	w8, [sp, #4]
    327c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3280:	ldr	w8, [sp, #4]
    3284:	str	w8, [sp, #108]
    3288:	sub	x0, x29, #0xb0
    328c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3290:	ldr	x28, [sp, #448]
    3294:	ldp	x29, x30, [sp, #432]
    3298:	add	sp, sp, #0x1d0
    329c:	ret

00000000000032a0 <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0S3_S3_S3_EEEPNS0_3ArgEDpT_>:
    32a0:	sub	sp, sp, #0x130
    32a4:	stp	x29, x30, [sp, #272]
    32a8:	str	x28, [sp, #288]
    32ac:	add	x29, sp, #0x110
    32b0:	mov	x8, xzr
    32b4:	sub	x9, x29, #0x68
    32b8:	add	x10, sp, #0x88
    32bc:	add	x11, sp, #0x68
    32c0:	stur	x0, [x29, #-8]
    32c4:	stur	w1, [x29, #-12]
    32c8:	stur	w2, [x29, #-16]
    32cc:	stur	w3, [x29, #-20]
    32d0:	stur	w4, [x29, #-24]
    32d4:	ldur	x0, [x29, #-8]
    32d8:	stur	x8, [x29, #-32]
    32dc:	ldur	w1, [x29, #-12]
    32e0:	ldur	w2, [x29, #-16]
    32e4:	ldur	w3, [x29, #-20]
    32e8:	ldur	w4, [x29, #-24]
    32ec:	mov	x8, x9
    32f0:	str	x9, [sp, #16]
    32f4:	str	x10, [sp, #8]
    32f8:	str	x11, [sp]
    32fc:	bl	3394 <_ZNK4llvm3opt7ArgList8filteredIJ3$_0S3_S3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
    3300:	ldr	x8, [sp, #16]
    3304:	stur	x8, [x29, #-40]
    3308:	ldur	x0, [x29, #-40]
    330c:	ldr	x8, [sp, #8]
    3310:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3314:	ldur	x0, [x29, #-40]
    3318:	ldr	x8, [sp]
    331c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3320:	ldur	q0, [sp, #136]
    3324:	add	x0, sp, #0x40
    3328:	str	q0, [sp, #64]
    332c:	ldur	q0, [sp, #152]
    3330:	str	q0, [sp, #80]
    3334:	ldur	q0, [sp, #104]
    3338:	add	x1, sp, #0x20
    333c:	str	q0, [sp, #32]
    3340:	ldur	q0, [sp, #120]
    3344:	str	q0, [sp, #48]
    3348:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    334c:	tbnz	w0, #0, 3354 <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0S3_S3_S3_EEEPNS0_3ArgEDpT_+0xb4>
    3350:	b	3380 <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0S3_S3_S3_EEEPNS0_3ArgEDpT_+0xe0>
    3354:	add	x0, sp, #0x88
    3358:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    335c:	ldr	x8, [x0]
    3360:	str	x8, [sp, #24]
    3364:	ldr	x8, [sp, #24]
    3368:	stur	x8, [x29, #-32]
    336c:	ldur	x0, [x29, #-32]
    3370:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3374:	add	x0, sp, #0x88
    3378:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    337c:	b	3320 <_ZNK4llvm3opt7ArgList10getLastArgIJ3$_0S3_S3_S3_EEEPNS0_3ArgEDpT_+0x80>
    3380:	ldur	x0, [x29, #-32]
    3384:	ldr	x28, [sp, #288]
    3388:	ldp	x29, x30, [sp, #272]
    338c:	add	sp, sp, #0x130
    3390:	ret

0000000000003394 <_ZNK4llvm3opt7ArgList8filteredIJ3$_0S3_S3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>:
    3394:	sub	sp, sp, #0x1e0
    3398:	stp	x29, x30, [sp, #416]
    339c:	stp	x28, x23, [sp, #432]
    33a0:	stp	x22, x21, [sp, #448]
    33a4:	stp	x20, x19, [sp, #464]
    33a8:	add	x29, sp, #0x1a0
    33ac:	mov	x9, #0x4                   	// #4
    33b0:	sub	x10, x29, #0x40
    33b4:	sub	x11, x29, #0x44
    33b8:	sub	x12, x29, #0x48
    33bc:	sub	x13, x29, #0x4c
    33c0:	sub	x14, x29, #0x50
    33c4:	sub	x15, x29, #0x80
    33c8:	sub	x16, x29, #0x90
    33cc:	sub	x17, x29, #0x94
    33d0:	sub	x18, x29, #0x98
    33d4:	sub	x5, x29, #0x9c
    33d8:	sub	x6, x29, #0xa0
    33dc:	sub	x7, x29, #0xc0
    33e0:	add	x19, sp, #0xd0
    33e4:	add	x20, sp, #0xcc
    33e8:	add	x21, sp, #0xc8
    33ec:	add	x22, sp, #0xc4
    33f0:	add	x23, sp, #0xc0
    33f4:	stur	x0, [x29, #-8]
    33f8:	stur	w1, [x29, #-12]
    33fc:	stur	w2, [x29, #-16]
    3400:	stur	w3, [x29, #-20]
    3404:	stur	w4, [x29, #-24]
    3408:	ldur	x0, [x29, #-8]
    340c:	ldur	w1, [x29, #-12]
    3410:	str	x0, [sp, #184]
    3414:	mov	x0, x11
    3418:	str	x8, [sp, #176]
    341c:	str	x9, [sp, #168]
    3420:	str	x10, [sp, #160]
    3424:	str	x12, [sp, #152]
    3428:	str	x13, [sp, #144]
    342c:	str	x14, [sp, #136]
    3430:	str	x15, [sp, #128]
    3434:	str	x16, [sp, #120]
    3438:	str	x17, [sp, #112]
    343c:	str	x18, [sp, #104]
    3440:	str	x5, [sp, #96]
    3444:	str	x6, [sp, #88]
    3448:	str	x7, [sp, #80]
    344c:	str	x19, [sp, #72]
    3450:	str	x20, [sp, #64]
    3454:	str	x21, [sp, #56]
    3458:	str	x22, [sp, #48]
    345c:	str	x23, [sp, #40]
    3460:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3464:	ldur	w1, [x29, #-68]
    3468:	mov	w0, w1
    346c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3470:	stur	w0, [x29, #-64]
    3474:	ldur	w1, [x29, #-16]
    3478:	ldr	x0, [sp, #152]
    347c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3480:	ldur	w1, [x29, #-72]
    3484:	mov	w0, w1
    3488:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    348c:	stur	w0, [x29, #-60]
    3490:	ldur	w1, [x29, #-20]
    3494:	ldr	x0, [sp, #144]
    3498:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    349c:	ldur	w1, [x29, #-76]
    34a0:	mov	w0, w1
    34a4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    34a8:	stur	w0, [x29, #-56]
    34ac:	ldur	w1, [x29, #-24]
    34b0:	ldr	x0, [sp, #136]
    34b4:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    34b8:	ldur	w1, [x29, #-80]
    34bc:	mov	w0, w1
    34c0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    34c4:	stur	w0, [x29, #-52]
    34c8:	ldr	x8, [sp, #160]
    34cc:	stur	x8, [x29, #-48]
    34d0:	mov	x9, #0x8                   	// #8
    34d4:	ldr	x10, [sp, #168]
    34d8:	stur	x10, [x29, #-40]
    34dc:	ldur	x1, [x29, #-48]
    34e0:	ldur	x2, [x29, #-40]
    34e4:	ldr	x0, [sp, #184]
    34e8:	str	x9, [sp, #32]
    34ec:	bl	0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
    34f0:	stur	x0, [x29, #-32]
    34f4:	ldr	x8, [sp, #184]
    34f8:	add	x0, x8, #0x8
    34fc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3500:	ldur	w3, [x29, #-32]
    3504:	mov	w8, w3
    3508:	ldr	x9, [sp, #32]
    350c:	mul	x8, x9, x8
    3510:	add	x8, x0, x8
    3514:	stur	x8, [x29, #-88]
    3518:	ldr	x8, [sp, #184]
    351c:	add	x0, x8, #0x8
    3520:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3524:	ldur	w3, [x29, #-28]
    3528:	mov	w8, w3
    352c:	ldr	x9, [sp, #32]
    3530:	mul	x8, x9, x8
    3534:	add	x8, x0, x8
    3538:	stur	x8, [x29, #-96]
    353c:	ldur	x1, [x29, #-88]
    3540:	ldur	x2, [x29, #-96]
    3544:	ldur	w3, [x29, #-12]
    3548:	ldr	x0, [sp, #112]
    354c:	str	x1, [sp, #24]
    3550:	mov	w1, w3
    3554:	str	x2, [sp, #16]
    3558:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    355c:	ldur	w1, [x29, #-148]
    3560:	mov	w0, w1
    3564:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3568:	stur	w0, [x29, #-144]
    356c:	ldur	w1, [x29, #-16]
    3570:	ldr	x0, [sp, #104]
    3574:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3578:	ldur	w1, [x29, #-152]
    357c:	mov	w0, w1
    3580:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3584:	stur	w0, [x29, #-140]
    3588:	ldur	w1, [x29, #-20]
    358c:	ldr	x0, [sp, #96]
    3590:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3594:	ldur	w1, [x29, #-156]
    3598:	mov	w0, w1
    359c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    35a0:	stur	w0, [x29, #-136]
    35a4:	ldur	w1, [x29, #-24]
    35a8:	ldr	x0, [sp, #88]
    35ac:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    35b0:	ldur	w1, [x29, #-160]
    35b4:	mov	w0, w1
    35b8:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    35bc:	stur	w0, [x29, #-132]
    35c0:	ldr	x0, [sp, #128]
    35c4:	ldr	x1, [sp, #24]
    35c8:	ldr	x2, [sp, #16]
    35cc:	ldr	x3, [sp, #120]
    35d0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    35d4:	ldur	x1, [x29, #-96]
    35d8:	ldur	x2, [x29, #-96]
    35dc:	ldur	w4, [x29, #-12]
    35e0:	ldr	x0, [sp, #64]
    35e4:	str	x1, [sp, #8]
    35e8:	mov	w1, w4
    35ec:	str	x2, [sp]
    35f0:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    35f4:	ldr	w1, [sp, #204]
    35f8:	mov	w0, w1
    35fc:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3600:	str	w0, [sp, #208]
    3604:	ldur	w1, [x29, #-16]
    3608:	ldr	x0, [sp, #56]
    360c:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3610:	ldr	w1, [sp, #200]
    3614:	mov	w0, w1
    3618:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    361c:	str	w0, [sp, #212]
    3620:	ldur	w1, [x29, #-20]
    3624:	ldr	x0, [sp, #48]
    3628:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    362c:	ldr	w1, [sp, #196]
    3630:	mov	w0, w1
    3634:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3638:	str	w0, [sp, #216]
    363c:	ldur	w1, [x29, #-24]
    3640:	ldr	x0, [sp, #40]
    3644:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3648:	ldr	w1, [sp, #192]
    364c:	mov	w0, w1
    3650:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    3654:	str	w0, [sp, #220]
    3658:	ldr	x0, [sp, #80]
    365c:	ldr	x1, [sp, #8]
    3660:	ldr	x2, [sp]
    3664:	ldr	x3, [sp, #72]
    3668:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    366c:	ldr	x8, [sp, #176]
    3670:	ldr	x0, [sp, #128]
    3674:	ldr	x1, [sp, #80]
    3678:	bl	0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    367c:	ldp	x20, x19, [sp, #464]
    3680:	ldp	x22, x21, [sp, #448]
    3684:	ldp	x28, x23, [sp, #432]
    3688:	ldp	x29, x30, [sp, #416]
    368c:	add	sp, sp, #0x1e0
    3690:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIPKcE5sliceEm:

0000000000000000 <_ZNK4llvm8ArrayRefIPKcE5sliceEm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	str	x0, [sp, #24]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #24]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x1, [sp]
  28:	bl	0 <_ZNK4llvm8ArrayRefIPKcE5sliceEm>
  2c:	ldr	x8, [sp, #16]
  30:	subs	x2, x0, x8
  34:	ldr	x0, [sp, #8]
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZNK4llvm8ArrayRefIPKcE5sliceEm>
  40:	stur	x0, [x29, #-16]
  44:	stur	x1, [x29, #-8]
  48:	ldur	x0, [x29, #-16]
  4c:	ldur	x1, [x29, #-8]
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZN3lld10errorCountEv:

0000000000000000 <_ZN3lld10errorCountEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN3lld12errorHandlerEv>
   c:	ldr	x0, [x0]
  10:	ldp	x29, x30, [sp], #16
  14:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIPKcEixEm:

0000000000000000 <_ZNK4llvm8ArrayRefIPKcEixEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	ldr	x10, [x8, #8]
  20:	mov	w11, #0x0                   	// #0
  24:	cmp	x9, x10
  28:	str	x8, [sp, #8]
  2c:	str	w11, [sp, #4]
  30:	b.cs	3c <_ZNK4llvm8ArrayRefIPKcEixEm+0x3c>  // b.hs, b.nlast
  34:	mov	w8, #0x1                   	// #1
  38:	str	w8, [sp, #4]
  3c:	ldr	w8, [sp, #4]
  40:	tbnz	w8, #0, 48 <_ZNK4llvm8ArrayRefIPKcEixEm+0x48>
  44:	b	4c <_ZNK4llvm8ArrayRefIPKcEixEm+0x4c>
  48:	b	6c <_ZNK4llvm8ArrayRefIPKcEixEm+0x6c>
  4c:	adrp	x0, 0 <_ZNK4llvm8ArrayRefIPKcEixEm>
  50:	add	x0, x0, #0x0
  54:	adrp	x1, 0 <_ZNK4llvm8ArrayRefIPKcEixEm>
  58:	add	x1, x1, #0x0
  5c:	mov	w2, #0xfa                  	// #250
  60:	adrp	x3, 0 <_ZNK4llvm8ArrayRefIPKcEixEm>
  64:	add	x3, x3, #0x0
  68:	bl	0 <__assert_fail>
  6c:	ldr	x8, [sp, #8]
  70:	ldr	x9, [x8]
  74:	ldr	x10, [sp, #16]
  78:	mov	x11, #0x8                   	// #8
  7c:	mul	x10, x11, x10
  80:	add	x0, x9, x10
  84:	ldp	x29, x30, [sp, #32]
  88:	add	sp, sp, #0x30
  8c:	ret

Disassembly of section .text._ZN3lld7messageERKN4llvm5TwineE:

0000000000000000 <_ZN3lld7messageERKN4llvm5TwineE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	bl	0 <_ZN3lld12errorHandlerEv>
  14:	ldr	x1, [sp, #8]
  18:	bl	0 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_:

0000000000000000 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	ldur	x0, [x29, #-16]
  1c:	ldr	x1, [sp, #24]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
  28:	bl	0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x4                   	// #4
  14:	mov	w10, #0x1                   	// #1
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x11, [x29, #-8]
  24:	str	x8, [x11]
  28:	str	x8, [x11, #8]
  2c:	strb	w9, [x11, #16]
  30:	strb	w10, [x11, #17]
  34:	ldr	x8, [sp, #16]
  38:	str	x8, [x11]
  3c:	mov	x0, x11
  40:	bl	0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  44:	mov	w9, #0x0                   	// #0
  48:	str	w9, [sp, #12]
  4c:	tbnz	w0, #0, 54 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x54>
  50:	b	5c <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #12]
  5c:	ldr	w8, [sp, #12]
  60:	tbnz	w8, #0, 68 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x68>
  64:	b	6c <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6c>
  68:	b	8c <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x8c>
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  70:	add	x0, x0, #0x0
  74:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0x11b                 	// #283
  80:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  84:	add	x3, x3, #0x0
  88:	bl	0 <__assert_fail>
  8c:	ldp	x29, x30, [sp, #32]
  90:	add	sp, sp, #0x30
  94:	ret

Disassembly of section .text._ZN3lld5errorERKN4llvm5TwineE:

0000000000000000 <_ZN3lld5errorERKN4llvm5TwineE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	bl	0 <_ZN3lld12errorHandlerEv>
  14:	ldr	x1, [sp, #8]
  18:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x1                   	// #1
  14:	stur	x0, [x29, #-8]
  18:	str	x1, [sp, #16]
  1c:	ldur	x10, [x29, #-8]
  20:	str	x8, [x10]
  24:	str	x8, [x10, #8]
  28:	strb	w9, [x10, #16]
  2c:	strb	w9, [x10, #17]
  30:	ldr	x8, [sp, #16]
  34:	ldrb	w9, [x8]
  38:	str	x10, [sp, #8]
  3c:	cbz	w9, 58 <_ZN4llvm5TwineC2EPKc+0x58>
  40:	ldr	x8, [sp, #16]
  44:	ldr	x9, [sp, #8]
  48:	str	x8, [x9]
  4c:	mov	w10, #0x3                   	// #3
  50:	strb	w10, [x9, #16]
  54:	b	64 <_ZN4llvm5TwineC2EPKc+0x64>
  58:	mov	w8, #0x1                   	// #1
  5c:	ldr	x9, [sp, #8]
  60:	strb	w8, [x9, #16]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm5TwineC2EPKc>
  6c:	mov	w8, #0x0                   	// #0
  70:	str	w8, [sp, #4]
  74:	tbnz	w0, #0, 7c <_ZN4llvm5TwineC2EPKc+0x7c>
  78:	b	84 <_ZN4llvm5TwineC2EPKc+0x84>
  7c:	mov	w8, #0x1                   	// #1
  80:	str	w8, [sp, #4]
  84:	ldr	w8, [sp, #4]
  88:	tbnz	w8, #0, 90 <_ZN4llvm5TwineC2EPKc+0x90>
  8c:	b	94 <_ZN4llvm5TwineC2EPKc+0x94>
  90:	b	b4 <_ZN4llvm5TwineC2EPKc+0xb4>
  94:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKc>
  98:	add	x0, x0, #0x0
  9c:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKc>
  a0:	add	x1, x1, #0x0
  a4:	mov	w2, #0x112                 	// #274
  a8:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKc>
  ac:	add	x3, x3, #0x0
  b0:	bl	0 <__assert_fail>
  b4:	ldp	x29, x30, [sp, #32]
  b8:	add	sp, sp, #0x30
  bc:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg8getValueEj:

0000000000000000 <_ZNK4llvm3opt3Arg8getValueEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x8, [sp, #8]
  18:	add	x0, x8, #0x30
  1c:	ldr	w9, [sp, #4]
  20:	mov	w1, w9
  24:	bl	0 <_ZNK4llvm3opt3Arg8getValueEj>
  28:	ldr	x0, [x0]
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	str	x9, [x8]
  20:	ldr	x9, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	cbz	x9, 3c <_ZN4llvm9StringRefC2EPKc+0x3c>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm9StringRefC2EPKc>
  34:	str	x0, [sp]
  38:	b	44 <_ZN4llvm9StringRefC2EPKc+0x44>
  3c:	mov	x8, xzr
  40:	str	x8, [sp]
  44:	ldr	x8, [sp]
  48:	ldr	x9, [sp, #8]
  4c:	str	x8, [x9, #8]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvmeqENS_9StringRefES0_:

0000000000000000 <_ZN4llvmeqENS_9StringRefES0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-8]
  18:	str	x2, [sp, #16]
  1c:	str	x3, [sp, #24]
  20:	ldr	q0, [sp, #16]
  24:	str	q0, [sp]
  28:	ldr	x1, [sp]
  2c:	ldr	x2, [sp, #8]
  30:	mov	x0, x8
  34:	bl	0 <_ZN4llvmeqENS_9StringRefES0_>
  38:	and	w0, w0, #0x1
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZN4llvm3opt12OptSpecifierC2Ej:

0000000000000000 <_ZN4llvm3opt12OptSpecifierC2Ej>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	str	w9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm9StringRef10startswithES0_:

0000000000000000 <_ZNK4llvm9StringRef10startswithES0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x1, [x29, #-16]
  10:	stur	x2, [x29, #-8]
  14:	str	x0, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	ldr	x9, [x8, #8]
  20:	ldur	x10, [x29, #-8]
  24:	mov	w11, #0x0                   	// #0
  28:	cmp	x9, x10
  2c:	str	x8, [sp, #16]
  30:	str	w11, [sp, #12]
  34:	b.cc	58 <_ZNK4llvm9StringRef10startswithES0_+0x58>  // b.lo, b.ul, b.last
  38:	ldr	x8, [sp, #16]
  3c:	ldr	x0, [x8]
  40:	ldur	x1, [x29, #-16]
  44:	ldur	x2, [x29, #-8]
  48:	bl	0 <_ZNK4llvm9StringRef10startswithES0_>
  4c:	cmp	w0, #0x0
  50:	cset	w9, eq  // eq = none
  54:	str	w9, [sp, #12]
  58:	ldr	w8, [sp, #12]
  5c:	and	w0, w8, #0x1
  60:	ldp	x29, x30, [sp, #48]
  64:	add	sp, sp, #0x40
  68:	ret

Disassembly of section .text._ZN4llvmplEPKcRKNS_9StringRefE:

0000000000000000 <_ZN4llvmplEPKcRKNS_9StringRefE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x1, [sp, #8]
  18:	ldr	x2, [sp]
  1c:	mov	x0, x8
  20:	bl	0 <_ZN4llvmplEPKcRKNS_9StringRefE>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm9StringRef6substrEmm:

0000000000000000 <_ZNK4llvm9StringRef6substrEmm>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	sub	x8, x29, #0x10
  10:	sub	x9, x29, #0x20
  14:	sub	x10, x29, #0x28
  18:	add	x11, sp, #0x30
  1c:	stur	x0, [x29, #-24]
  20:	stur	x1, [x29, #-32]
  24:	stur	x2, [x29, #-40]
  28:	ldur	x12, [x29, #-24]
  2c:	add	x1, x12, #0x8
  30:	mov	x0, x9
  34:	str	x8, [sp, #40]
  38:	str	x10, [sp, #32]
  3c:	str	x11, [sp, #24]
  40:	str	x12, [sp, #16]
  44:	bl	0 <_ZNK4llvm9StringRef6substrEmm>
  48:	ldr	x8, [x0]
  4c:	stur	x8, [x29, #-32]
  50:	ldr	x8, [sp, #16]
  54:	ldr	x9, [x8]
  58:	ldur	x10, [x29, #-32]
  5c:	add	x1, x9, x10
  60:	ldr	x9, [x8, #8]
  64:	ldur	x10, [x29, #-32]
  68:	subs	x9, x9, x10
  6c:	str	x9, [sp, #48]
  70:	ldr	x0, [sp, #32]
  74:	ldr	x9, [sp, #24]
  78:	str	x1, [sp, #8]
  7c:	mov	x1, x9
  80:	bl	0 <_ZNK4llvm9StringRef6substrEmm>
  84:	ldr	x2, [x0]
  88:	ldr	x0, [sp, #40]
  8c:	ldr	x1, [sp, #8]
  90:	bl	0 <_ZNK4llvm9StringRef6substrEmm>
  94:	ldur	x0, [x29, #-16]
  98:	ldur	x1, [x29, #-8]
  9c:	ldp	x29, x30, [sp, #96]
  a0:	add	sp, sp, #0x70
  a4:	ret

Disassembly of section .text._ZN4llvmneENS_9StringRefES0_:

0000000000000000 <_ZN4llvmneENS_9StringRefES0_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-8]
  14:	str	x2, [sp, #32]
  18:	str	x3, [sp, #40]
  1c:	ldur	q0, [x29, #-16]
  20:	str	q0, [sp, #16]
  24:	ldr	q0, [sp, #32]
  28:	str	q0, [sp]
  2c:	ldr	x0, [sp, #16]
  30:	ldr	x1, [sp, #24]
  34:	ldr	x2, [sp]
  38:	ldr	x3, [sp, #8]
  3c:	bl	0 <_ZN4llvmneENS_9StringRefES0_>
  40:	eor	w8, w0, #0x1
  44:	and	w0, w8, #0x1
  48:	ldp	x29, x30, [sp, #64]
  4c:	add	sp, sp, #0x50
  50:	ret

Disassembly of section .text._ZN3lld4warnERKN4llvm5TwineE:

0000000000000000 <_ZN3lld4warnERKN4llvm5TwineE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	bl	0 <_ZN3lld12errorHandlerEv>
  14:	ldr	x1, [sp, #8]
  18:	bl	0 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm9StringRef5emptyEv:

0000000000000000 <_ZNK4llvm9StringRef5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8, #8]
  10:	cmp	x8, #0x0
  14:	cset	w9, eq  // eq = none
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvmplERKNS_5TwineES2_:

0000000000000000 <_ZN4llvmplERKNS_5TwineES2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvmplERKNS_5TwineES2_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x5                   	// #5
  14:	mov	w10, #0x1                   	// #1
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x11, [x29, #-8]
  24:	str	x8, [x11]
  28:	str	x8, [x11, #8]
  2c:	strb	w9, [x11, #16]
  30:	strb	w10, [x11, #17]
  34:	ldr	x8, [sp, #16]
  38:	str	x8, [x11]
  3c:	mov	x0, x11
  40:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  44:	mov	w9, #0x0                   	// #0
  48:	str	w9, [sp, #12]
  4c:	tbnz	w0, #0, 54 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x54>
  50:	b	5c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #12]
  5c:	ldr	w8, [sp, #12]
  60:	tbnz	w8, #0, 68 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x68>
  64:	b	6c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x6c>
  68:	b	8c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x8c>
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  70:	add	x0, x0, #0x0
  74:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0x121                 	// #289
  80:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  84:	add	x3, x3, #0x0
  88:	bl	0 <__assert_fail>
  8c:	ldp	x29, x30, [sp, #32]
  90:	add	sp, sp, #0x30
  94:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEE5beginEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x9, [sp, #8]
   c:	ldr	q0, [x9]
  10:	str	q0, [x8]
  14:	ldr	x9, [x9, #16]
  18:	str	x9, [x8, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEE3endEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x9, [sp, #8]
   c:	ldur	q0, [x9, #24]
  10:	str	q0, [x8]
  14:	ldr	x9, [x9, #40]
  18:	str	x9, [x8, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj1EEES6_:

0000000000000000 <_ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj1EEES6_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x8, sp, #0x20
  10:	mov	x9, sp
  14:	ldr	q0, [x0]
  18:	str	q0, [sp, #32]
  1c:	ldr	x10, [x0, #16]
  20:	str	x10, [sp, #48]
  24:	ldr	q0, [x1]
  28:	str	q0, [sp]
  2c:	ldr	x10, [x1, #16]
  30:	str	x10, [sp, #16]
  34:	mov	x0, x8
  38:	mov	x1, x9
  3c:	bl	0 <_ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj1EEES6_>
  40:	eor	w11, w0, #0x1
  44:	and	w0, w11, #0x1
  48:	ldp	x29, x30, [sp, #64]
  4c:	add	sp, sp, #0x50
  50:	ret

Disassembly of section .text._ZNK4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEdeEv:

0000000000000000 <_ZNK4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEppEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEppEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	add	x9, x9, #0x8
  1c:	str	x9, [x8]
  20:	mov	x0, x8
  24:	str	x8, [sp]
  28:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEppEv>
  2c:	ldr	x0, [sp]
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EEC2Ev:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE9push_backEOS1_:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE9push_backEOS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE9push_backEOS1_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE9push_backEOS1_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm3opt7ArgList5beginEv:

0000000000000000 <_ZN4llvm3opt7ArgList5beginEv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x9, x29, #0xc
  10:	stur	x0, [x29, #-8]
  14:	ldur	x10, [x29, #-8]
  18:	add	x0, x10, #0x8
  1c:	stur	x8, [x29, #-24]
  20:	stur	x9, [x29, #-32]
  24:	str	x10, [sp, #40]
  28:	bl	0 <_ZN4llvm3opt7ArgList5beginEv>
  2c:	ldr	x8, [sp, #40]
  30:	add	x9, x8, #0x8
  34:	str	x0, [sp, #32]
  38:	mov	x0, x9
  3c:	bl	0 <_ZN4llvm3opt7ArgList5beginEv>
  40:	ldur	x8, [x29, #-32]
  44:	add	x9, x8, #0x4
  48:	str	x0, [sp, #24]
  4c:	str	x9, [sp, #16]
  50:	str	x8, [sp, #8]
  54:	ldr	x8, [sp, #8]
  58:	str	wzr, [x8]
  5c:	mov	x0, x8
  60:	str	x8, [sp]
  64:	bl	0 <_ZN4llvm3opt7ArgList5beginEv>
  68:	ldr	x8, [sp]
  6c:	add	x9, x8, #0x4
  70:	ldr	x10, [sp, #16]
  74:	cmp	x9, x10
  78:	str	x9, [sp, #8]
  7c:	b.ne	54 <_ZN4llvm3opt7ArgList5beginEv+0x54>  // b.any
  80:	ldur	x0, [x29, #-24]
  84:	ldr	x1, [sp, #32]
  88:	ldr	x2, [sp, #24]
  8c:	sub	x3, x29, #0xc
  90:	bl	0 <_ZN4llvm3opt7ArgList5beginEv>
  94:	ldp	x29, x30, [sp, #80]
  98:	add	sp, sp, #0x60
  9c:	ret

Disassembly of section .text._ZN4llvm3opt7ArgList3endEv:

0000000000000000 <_ZN4llvm3opt7ArgList3endEv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x9, x29, #0xc
  10:	stur	x0, [x29, #-8]
  14:	ldur	x10, [x29, #-8]
  18:	add	x0, x10, #0x8
  1c:	stur	x8, [x29, #-24]
  20:	stur	x9, [x29, #-32]
  24:	str	x10, [sp, #40]
  28:	bl	0 <_ZN4llvm3opt7ArgList3endEv>
  2c:	ldr	x8, [sp, #40]
  30:	add	x9, x8, #0x8
  34:	str	x0, [sp, #32]
  38:	mov	x0, x9
  3c:	bl	0 <_ZN4llvm3opt7ArgList3endEv>
  40:	ldur	x8, [x29, #-32]
  44:	add	x9, x8, #0x4
  48:	str	x0, [sp, #24]
  4c:	str	x9, [sp, #16]
  50:	str	x8, [sp, #8]
  54:	ldr	x8, [sp, #8]
  58:	str	wzr, [x8]
  5c:	mov	x0, x8
  60:	str	x8, [sp]
  64:	bl	0 <_ZN4llvm3opt7ArgList3endEv>
  68:	ldr	x8, [sp]
  6c:	add	x9, x8, #0x4
  70:	ldr	x10, [sp, #16]
  74:	cmp	x9, x10
  78:	str	x9, [sp, #8]
  7c:	b.ne	54 <_ZN4llvm3opt7ArgList3endEv+0x54>  // b.any
  80:	ldur	x0, [x29, #-24]
  84:	ldr	x1, [sp, #32]
  88:	ldr	x2, [sp, #24]
  8c:	sub	x3, x29, #0xc
  90:	bl	0 <_ZN4llvm3opt7ArgList3endEv>
  94:	ldp	x29, x30, [sp, #80]
  98:	add	sp, sp, #0x60
  9c:	ret

Disassembly of section .text._ZN4llvm3optneENS0_12arg_iteratorIPPNS0_3ArgELj0EEES5_:

0000000000000000 <_ZN4llvm3optneENS0_12arg_iteratorIPPNS0_3ArgELj0EEES5_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x8, sp, #0x20
  10:	mov	x9, sp
  14:	ldr	q0, [x0]
  18:	str	q0, [sp, #32]
  1c:	ldr	x10, [x0, #16]
  20:	str	x10, [sp, #48]
  24:	ldr	q0, [x1]
  28:	str	q0, [sp]
  2c:	ldr	x10, [x1, #16]
  30:	str	x10, [sp, #16]
  34:	mov	x0, x8
  38:	mov	x1, x9
  3c:	bl	0 <_ZN4llvm3optneENS0_12arg_iteratorIPPNS0_3ArgELj0EEES5_>
  40:	eor	w11, w0, #0x1
  44:	and	w0, w11, #0x1
  48:	ldp	x29, x30, [sp, #64]
  4c:	add	sp, sp, #0x50
  50:	ret

Disassembly of section .text._ZNK4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEdeEv:

0000000000000000 <_ZNK4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg9getOptionEv:

0000000000000000 <_ZNK4llvm3opt3Arg9getOptionEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm3opt6Option5getIDEv:

0000000000000000 <_ZNK4llvm3opt6Option5getIDEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8]
  18:	mov	w10, #0x0                   	// #0
  1c:	str	x8, [sp, #16]
  20:	str	w10, [sp, #12]
  24:	cbz	x9, 30 <_ZNK4llvm3opt6Option5getIDEv+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #12]
  30:	ldr	w8, [sp, #12]
  34:	tbnz	w8, #0, 3c <_ZNK4llvm3opt6Option5getIDEv+0x3c>
  38:	b	40 <_ZNK4llvm3opt6Option5getIDEv+0x40>
  3c:	b	60 <_ZNK4llvm3opt6Option5getIDEv+0x60>
  40:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0x58                  	// #88
  54:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x9, [x8]
  68:	ldr	w0, [x9, #32]
  6c:	ldp	x29, x30, [sp, #32]
  70:	add	sp, sp, #0x30
  74:	ret

Disassembly of section .text._ZN4llvm8ArrayRefINS_9StringRefEEC2ISaIS1_EEERKSt6vectorIS1_T_E:

0000000000000000 <_ZN4llvm8ArrayRefINS_9StringRefEEC2ISaIS1_EEERKSt6vectorIS1_T_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm8ArrayRefINS_9StringRefEEC2ISaIS1_EEERKSt6vectorIS1_T_E>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [x8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm8ArrayRefINS_9StringRefEEC2ISaIS1_EEERKSt6vectorIS1_T_E>
  34:	ldr	x8, [sp, #8]
  38:	str	x0, [x8, #8]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEppEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEppEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	add	x9, x9, #0x8
  1c:	str	x9, [x8]
  20:	mov	x0, x8
  24:	str	x8, [sp]
  28:	bl	0 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEppEv>
  2c:	ldr	x0, [sp]
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #24]
  20:	mov	x0, x8
  24:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
  38:	ldr	x8, [sp, #24]
  3c:	str	x0, [sp, #8]
  40:	mov	x0, x8
  44:	ldr	x1, [sp, #16]
  48:	ldr	x2, [sp, #8]
  4c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZN4llvm4joinIRSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS7_EEEES7_OT_NS_9StringRefE:

0000000000000000 <_ZN4llvm4joinIRSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS7_EEEES7_OT_NS_9StringRefE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x8, [x29, #-8]
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-16]
  18:	stur	x0, [x29, #-32]
  1c:	ldur	x0, [x29, #-32]
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZN4llvm4joinIRSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS7_EEEES7_OT_NS_9StringRefE>
  28:	str	x0, [sp, #40]
  2c:	ldur	x0, [x29, #-32]
  30:	bl	0 <_ZN4llvm4joinIRSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS7_EEEES7_OT_NS_9StringRefE>
  34:	str	x0, [sp, #32]
  38:	ldur	q0, [x29, #-24]
  3c:	str	q0, [sp, #16]
  40:	ldr	x0, [sp, #40]
  44:	ldr	x1, [sp, #32]
  48:	ldr	x2, [sp, #16]
  4c:	ldr	x3, [sp, #24]
  50:	ldr	x8, [sp, #8]
  54:	bl	0 <_ZN4llvm4joinIRSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS7_EEEES7_OT_NS_9StringRefE>
  58:	ldp	x29, x30, [sp, #80]
  5c:	add	sp, sp, #0x60
  60:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  2c:	ldr	x1, [sp, #16]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZNSt6vectorIPKcSaIS1_EEC2Ev:

0000000000000000 <_ZNSt6vectorIPKcSaIS1_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt6vectorIPKcSaIS1_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxxneIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESG_:

0000000000000000 <_ZN9__gnu_cxxneIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESG_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZN9__gnu_cxxneIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESG_>
  1c:	ldr	x8, [x0]
  20:	ldr	x0, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZN9__gnu_cxxneIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESG_>
  2c:	ldr	x8, [x0]
  30:	ldr	x9, [sp, #8]
  34:	cmp	x9, x8
  38:	cset	w10, ne  // ne = any
  3c:	and	w0, w10, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEdeEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt6vectorIPKcSaIS1_EE9push_backEOS1_:

0000000000000000 <_ZNSt6vectorIPKcSaIS1_EE9push_backEOS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE9push_backEOS1_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE9push_backEOS1_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEppEv:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x20
  14:	str	x9, [x8]
  18:	mov	x0, x8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIPKcEC2ISaIS2_EEERKSt6vectorIS2_T_E:

0000000000000000 <_ZN4llvm8ArrayRefIPKcEC2ISaIS2_EEERKSt6vectorIS2_T_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm8ArrayRefIPKcEC2ISaIS2_EEERKSt6vectorIS2_T_E>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [x8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm8ArrayRefIPKcEC2ISaIS2_EEERKSt6vectorIS2_T_E>
  34:	ldr	x8, [sp, #8]
  38:	str	x0, [x8, #8]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt6vectorIPKcSaIS1_EED2Ev:

0000000000000000 <_ZNSt6vectorIPKcSaIS1_EED2Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x0, [x8]
  18:	ldr	x1, [x8, #8]
  1c:	stur	x0, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	str	x1, [sp, #16]
  2c:	bl	0 <_ZNSt6vectorIPKcSaIS1_EED2Ev>
  30:	ldur	x8, [x29, #-16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZNSt6vectorIPKcSaIS1_EED2Ev>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt6vectorIPKcSaIS1_EED2Ev>
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EED2Ev:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EED2Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x0, [x8]
  18:	ldr	x1, [x8, #8]
  1c:	stur	x0, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	str	x1, [sp, #16]
  2c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EED2Ev>
  30:	ldur	x8, [x29, #-16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EED2Ev>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EED2Ev>
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x0, [x8]
  18:	ldr	x1, [x8, #8]
  1c:	stur	x0, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	str	x1, [sp, #16]
  2c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  30:	ldur	x8, [x29, #-16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZN4llvm3opt12InputArgListD2Ev:

0000000000000000 <_ZN4llvm3opt12InputArgListD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	adrp	x8, 0 <_ZTVN4llvm3opt12InputArgListE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	str	x0, [sp, #8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x8, [x9]
  24:	mov	x0, x9
  28:	str	x9, [sp]
  2c:	bl	0 <_ZN4llvm3opt12InputArgList13releaseMemoryEv>
  30:	ldr	x8, [sp]
  34:	add	x0, x8, #0x148
  38:	bl	0 <_ZN4llvm3opt12InputArgListD2Ev>
  3c:	ldr	x8, [sp]
  40:	add	x0, x8, #0xb8
  44:	bl	0 <_ZN4llvm3opt12InputArgListD2Ev>
  48:	ldr	x0, [sp]
  4c:	bl	0 <_ZN4llvm3opt12InputArgListD2Ev>
  50:	ldp	x29, x30, [sp, #16]
  54:	add	sp, sp, #0x20
  58:	ret

Disassembly of section .text._ZN4llvm8ArrayRefINS_3opt8OptTable4InfoEEC2ILm85EEERAT__KS3_:

0000000000000000 <_ZN4llvm8ArrayRefINS_3opt8OptTable4InfoEEC2ILm85EEERAT__KS3_>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x55                  	// #85
   8:	str	x0, [sp, #8]
   c:	str	x1, [sp]
  10:	ldr	x9, [sp, #8]
  14:	ldr	x10, [sp]
  18:	str	x10, [x9]
  1c:	str	x8, [x9, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIPKcE4dataEv:

0000000000000000 <_ZNK4llvm8ArrayRefIPKcE4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIPKcE4sizeEv:

0000000000000000 <_ZNK4llvm8ArrayRefIPKcE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPKcLj256EEC2IPKS2_vEET_S7_:

0000000000000000 <_ZN4llvm11SmallVectorIPKcLj256EEC2IPKS2_vEET_S7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x100                 	// #256
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	ldur	x9, [x29, #-8]
  20:	mov	x0, x9
  24:	mov	w1, w8
  28:	str	x9, [sp]
  2c:	bl	0 <_ZN4llvm11SmallVectorIPKcLj256EEC2IPKS2_vEET_S7_>
  30:	ldr	x1, [sp, #16]
  34:	ldr	x2, [sp, #8]
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZN4llvm11SmallVectorIPKcLj256EEC2IPKS2_vEET_S7_>
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm18IntrusiveRefCntPtrINS_3vfs10FileSystemEEdeEv:

0000000000000000 <_ZNK4llvm18IntrusiveRefCntPtrINS_3vfs10FileSystemEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_9StringRefEEC2ENS_8NoneTypeE:

0000000000000000 <_ZN4llvm8OptionalINS_9StringRefEEC2ENS_8NoneTypeE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm8OptionalINS_9StringRefEEC2ENS_8NoneTypeE>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm18IntrusiveRefCntPtrINS_3vfs10FileSystemEED2Ev:

0000000000000000 <_ZN4llvm18IntrusiveRefCntPtrINS_3vfs10FileSystemEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm18IntrusiveRefCntPtrINS_3vfs10FileSystemEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIPKcEC2IvEERKNS_25SmallVectorTemplateCommonIS2_T_EE:

0000000000000000 <_ZN4llvm8ArrayRefIPKcEC2IvEERKNS_25SmallVectorTemplateCommonIS2_T_EE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm8ArrayRefIPKcEC2IvEERKNS_25SmallVectorTemplateCommonIS2_T_EE>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [x8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm8ArrayRefIPKcEC2IvEERKNS_25SmallVectorTemplateCommonIS2_T_EE>
  34:	ldr	x8, [sp, #8]
  38:	str	x0, [x8, #8]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvmplERKNS_9StringRefEPKc:

0000000000000000 <_ZN4llvmplERKNS_9StringRefEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x1, [sp, #8]
  18:	ldr	x2, [sp]
  1c:	mov	x0, x8
  20:	bl	0 <_ZN4llvmplERKNS_9StringRefEPKc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm3opt12InputArgList12getArgStringEj:

0000000000000000 <_ZNK4llvm3opt12InputArgList12getArgStringEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x8, [sp, #8]
  18:	add	x0, x8, #0xb8
  1c:	ldr	w9, [sp, #4]
  20:	mov	w1, w9
  24:	bl	0 <_ZNK4llvm3opt12InputArgList12getArgStringEj>
  28:	ldr	x0, [x0]
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_:

0000000000000000 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x9, xzr
  10:	stur	x8, [x29, #-8]
  14:	stur	x0, [x29, #-16]
  18:	str	x1, [sp, #24]
  1c:	ldr	x0, [sp, #24]
  20:	ldur	x2, [x29, #-16]
  24:	mov	x1, x9
  28:	str	x8, [sp, #16]
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEmPKc>
  30:	bl	0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPKcLj256EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPKcLj256EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIPKcLj256EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIPKcLj256EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIPKcLj256EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIPKcLj256EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	x0, [x29, #-16]
  20:	ldur	x1, [x29, #-24]
  24:	str	x8, [sp, #40]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  2c:	stur	x0, [x29, #-32]
  30:	ldur	x8, [x29, #-32]
  34:	ldr	x0, [sp, #40]
  38:	str	x8, [sp, #32]
  3c:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  40:	ldr	x8, [sp, #40]
  44:	str	x0, [sp, #24]
  48:	mov	x0, x8
  4c:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  50:	ldr	x8, [sp, #24]
  54:	subs	x9, x8, x0
  58:	ldr	x10, [sp, #32]
  5c:	cmp	x10, x9
  60:	b.ls	7c <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_+0x7c>  // b.plast
  64:	ldr	x0, [sp, #40]
  68:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  6c:	ldur	x8, [x29, #-32]
  70:	add	x1, x0, x8
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  7c:	ldur	x0, [x29, #-16]
  80:	ldur	x1, [x29, #-24]
  84:	ldr	x8, [sp, #40]
  88:	str	x0, [sp, #16]
  8c:	mov	x0, x8
  90:	str	x1, [sp, #8]
  94:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  98:	ldr	x8, [sp, #16]
  9c:	str	x0, [sp]
  a0:	mov	x0, x8
  a4:	ldr	x1, [sp, #8]
  a8:	ldr	x2, [sp]
  ac:	mov	x9, xzr
  b0:	mov	x3, x9
  b4:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  b8:	ldr	x0, [sp, #40]
  bc:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  c0:	ldur	x8, [x29, #-32]
  c4:	add	x1, x0, x8
  c8:	ldr	x0, [sp, #40]
  cc:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  d0:	ldp	x29, x30, [sp, #80]
  d4:	add	sp, sp, #0x60
  d8:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC2EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	str	wzr, [x8, #8]
  20:	ldr	x9, [sp, #8]
  24:	str	w9, [x8, #12]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZSt8distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_:

0000000000000000 <_ZSt8distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZSt8distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_>
  30:	ldurb	w2, [x29, #-17]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZSt8distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #12]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE18uninitialized_copyIKS2_S2_EEvPT_S7_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS6_E4typeES8_EE5valueEvE4typeE:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE18uninitialized_copyIKS2_S2_EEvPT_S7_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS6_E4typeES8_EE5valueEvE4typeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldur	x8, [x29, #-8]
  20:	ldr	x9, [sp, #16]
  24:	cmp	x8, x9
  28:	b.eq	50 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE18uninitialized_copyIKS2_S2_EEvPT_S7_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS6_E4typeES8_EE5valueEvE4typeE+0x50>  // b.none
  2c:	ldr	x0, [sp, #8]
  30:	ldur	x1, [x29, #-8]
  34:	ldr	x8, [sp, #16]
  38:	ldur	x9, [x29, #-8]
  3c:	subs	x8, x8, x9
  40:	mov	x9, #0x8                   	// #8
  44:	sdiv	x8, x8, x9
  48:	mul	x2, x8, x9
  4c:	bl	0 <memcpy>
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.hi	3c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x3c>  // b.pmore
  38:	b	5c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x43                  	// #67
  50:	adrp	x3, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x8, [sp, #16]
  60:	ldr	x9, [sp, #8]
  64:	str	w8, [x9, #8]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x30
  70:	ret

Disassembly of section .text._ZSt10__distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	mov	x8, #0x8                   	// #8
   8:	strb	w2, [sp, #31]
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x10, [sp, #16]
  1c:	subs	x9, x9, x10
  20:	sdiv	x0, x9, x8
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPKPKcENSt15iterator_traitsIT_E17iterator_categoryERKS5_:

0000000000000000 <_ZSt19__iterator_categoryIPKPKcENSt15iterator_traitsIT_E17iterator_categoryERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm6Triple5getOSEv:

0000000000000000 <_ZNK4llvm6Triple5getOSEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #44]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm6TripleD2Ev:

0000000000000000 <_ZN4llvm6TripleD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_9StringRefELb1EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_9StringRefELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x0                   	// #0
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	strb	w8, [x9]
  14:	strb	w8, [x9, #16]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm18IntrusiveRefCntPtrINS_3vfs10FileSystemEE7releaseEv:

0000000000000000 <_ZN4llvm18IntrusiveRefCntPtrINS_3vfs10FileSystemEE7releaseEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	str	x8, [sp]
  1c:	cbz	x9, 2c <_ZN4llvm18IntrusiveRefCntPtrINS_3vfs10FileSystemEE7releaseEv+0x2c>
  20:	ldr	x8, [sp]
  24:	ldr	x0, [x8]
  28:	bl	0 <_ZN4llvm18IntrusiveRefCntPtrINS_3vfs10FileSystemEE7releaseEv>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm22IntrusiveRefCntPtrInfoINS_3vfs10FileSystemEE7releaseEPS2_:

0000000000000000 <_ZN4llvm22IntrusiveRefCntPtrInfoINS_3vfs10FileSystemEE7releaseEPS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x8
  18:	bl	0 <_ZN4llvm22IntrusiveRefCntPtrInfoINS_3vfs10FileSystemEE7releaseEPS2_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv:

0000000000000000 <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	mov	w8, #0x1                   	// #1
  10:	mov	w9, #0x4                   	// #4
  14:	stur	x0, [x29, #-32]
  18:	ldur	x10, [x29, #-32]
  1c:	stur	x10, [x29, #-8]
  20:	stur	w8, [x29, #-12]
  24:	stur	w9, [x29, #-16]
  28:	ldur	x11, [x29, #-8]
  2c:	ldur	w8, [x29, #-16]
  30:	ldur	w9, [x29, #-12]
  34:	stur	w9, [x29, #-20]
  38:	subs	w8, w8, #0x1
  3c:	mov	w12, w8
  40:	ubfx	x12, x12, #0, #32
  44:	cmp	x12, #0x4
  48:	stur	x10, [x29, #-48]
  4c:	stur	x11, [x29, #-56]
  50:	str	x12, [sp, #64]
  54:	b.hi	70 <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv+0x70>  // b.pmore
  58:	adrp	x8, 0 <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv>
  5c:	add	x8, x8, #0x0
  60:	ldr	x11, [sp, #64]
  64:	ldrsw	x10, [x8, x11, lsl #2]
  68:	add	x9, x8, x10
  6c:	br	x9
  70:	ldur	w8, [x29, #-20]
  74:	str	w8, [sp, #60]
  78:	ldur	x8, [x29, #-56]
  7c:	ldxr	w9, [x8]
  80:	mov	w10, w9
  84:	ldr	w9, [sp, #60]
  88:	subs	w11, w10, w9
  8c:	stxr	w12, w11, [x8]
  90:	str	w10, [sp, #56]
  94:	cbnz	w12, 78 <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv+0x78>
  98:	ldr	w8, [sp, #56]
  9c:	stur	w8, [x29, #-24]
  a0:	b	170 <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv+0x170>
  a4:	ldur	w8, [x29, #-20]
  a8:	str	w8, [sp, #52]
  ac:	ldur	x8, [x29, #-56]
  b0:	ldaxr	w9, [x8]
  b4:	mov	w10, w9
  b8:	ldr	w9, [sp, #52]
  bc:	subs	w11, w10, w9
  c0:	stxr	w12, w11, [x8]
  c4:	str	w10, [sp, #48]
  c8:	cbnz	w12, ac <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv+0xac>
  cc:	ldr	w8, [sp, #48]
  d0:	stur	w8, [x29, #-24]
  d4:	b	170 <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv+0x170>
  d8:	ldur	w8, [x29, #-20]
  dc:	str	w8, [sp, #44]
  e0:	ldur	x8, [x29, #-56]
  e4:	ldxr	w9, [x8]
  e8:	mov	w10, w9
  ec:	ldr	w9, [sp, #44]
  f0:	subs	w11, w10, w9
  f4:	stlxr	w12, w11, [x8]
  f8:	str	w10, [sp, #40]
  fc:	cbnz	w12, e0 <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv+0xe0>
 100:	ldr	w8, [sp, #40]
 104:	stur	w8, [x29, #-24]
 108:	b	170 <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv+0x170>
 10c:	ldur	w8, [x29, #-20]
 110:	str	w8, [sp, #36]
 114:	ldur	x8, [x29, #-56]
 118:	ldaxr	w9, [x8]
 11c:	mov	w10, w9
 120:	ldr	w9, [sp, #36]
 124:	subs	w11, w10, w9
 128:	stlxr	w12, w11, [x8]
 12c:	str	w10, [sp, #32]
 130:	cbnz	w12, 114 <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv+0x114>
 134:	ldr	w8, [sp, #32]
 138:	stur	w8, [x29, #-24]
 13c:	b	170 <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv+0x170>
 140:	ldur	w8, [x29, #-20]
 144:	str	w8, [sp, #28]
 148:	ldur	x8, [x29, #-56]
 14c:	ldaxr	w9, [x8]
 150:	mov	w10, w9
 154:	ldr	w9, [sp, #28]
 158:	subs	w11, w10, w9
 15c:	stlxr	w12, w11, [x8]
 160:	str	w10, [sp, #24]
 164:	cbnz	w12, 148 <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv+0x148>
 168:	ldr	w8, [sp, #24]
 16c:	stur	w8, [x29, #-24]
 170:	ldur	w8, [x29, #-24]
 174:	subs	w8, w8, #0x1
 178:	stur	w8, [x29, #-36]
 17c:	ldur	w8, [x29, #-36]
 180:	cmp	w8, #0x0
 184:	cset	w8, lt  // lt = tstop
 188:	mov	w9, #0x0                   	// #0
 18c:	str	w9, [sp, #20]
 190:	tbnz	w8, #0, 19c <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv+0x19c>
 194:	mov	w8, #0x1                   	// #1
 198:	str	w8, [sp, #20]
 19c:	ldr	w8, [sp, #20]
 1a0:	tbnz	w8, #0, 1a8 <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv+0x1a8>
 1a4:	b	1ac <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv+0x1ac>
 1a8:	b	1cc <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv+0x1cc>
 1ac:	adrp	x0, 0 <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv>
 1b0:	add	x0, x0, #0x0
 1b4:	adrp	x1, 0 <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv>
 1b8:	add	x1, x1, #0x0
 1bc:	mov	w2, #0x62                  	// #98
 1c0:	adrp	x3, 0 <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv>
 1c4:	add	x3, x3, #0x0
 1c8:	bl	0 <__assert_fail>
 1cc:	ldur	w8, [x29, #-36]
 1d0:	cbnz	w8, 1fc <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv+0x1fc>
 1d4:	mov	x8, #0xfffffffffffffff8    	// #-8
 1d8:	ldur	x9, [x29, #-48]
 1dc:	add	x8, x9, x8
 1e0:	str	x8, [sp, #8]
 1e4:	cbz	x8, 1fc <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv+0x1fc>
 1e8:	ldr	x8, [sp, #8]
 1ec:	ldr	x9, [x8]
 1f0:	ldr	x9, [x9, #8]
 1f4:	mov	x0, x8
 1f8:	blr	x9
 1fc:	ldp	x29, x30, [sp, #128]
 200:	add	sp, sp, #0x90
 204:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE4dataEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE4dataEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE4dataEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefEPKc:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x5                   	// #5
  14:	mov	w10, #0x3                   	// #3
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	str	x2, [sp, #8]
  24:	ldur	x11, [x29, #-8]
  28:	str	x8, [x11]
  2c:	str	x8, [x11, #8]
  30:	strb	w9, [x11, #16]
  34:	strb	w10, [x11, #17]
  38:	ldr	x8, [sp, #16]
  3c:	str	x8, [x11]
  40:	ldr	x8, [sp, #8]
  44:	str	x8, [x11, #8]
  48:	mov	x0, x11
  4c:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>
  50:	mov	w9, #0x0                   	// #0
  54:	str	w9, [sp, #4]
  58:	tbnz	w0, #0, 60 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc+0x60>
  5c:	b	68 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc+0x68>
  60:	mov	w8, #0x1                   	// #1
  64:	str	w8, [sp, #4]
  68:	ldr	w8, [sp, #4]
  6c:	tbnz	w8, #0, 74 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc+0x74>
  70:	b	78 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc+0x78>
  74:	b	98 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc+0x98>
  78:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>
  7c:	add	x0, x0, #0x0
  80:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>
  84:	add	x1, x1, #0x0
  88:	mov	w2, #0x171                 	// #369
  8c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>
  90:	add	x3, x3, #0x0
  94:	bl	0 <__assert_fail>
  98:	ldp	x29, x30, [sp, #32]
  9c:	add	sp, sp, #0x30
  a0:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm5Twine7isValidEv+0x28>
  24:	b	4c <_ZNK4llvm5Twine7isValidEv+0x4c>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  30:	and	w8, w0, #0xff
  34:	cmp	w8, #0x1
  38:	b.eq	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.none
  3c:	mov	w8, wzr
  40:	and	w8, w8, #0x1
  44:	sturb	w8, [x29, #-1]
  48:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  4c:	ldr	x0, [sp, #8]
  50:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  54:	and	w8, w0, #0xff
  58:	cbnz	w8, 6c <_ZNK4llvm5Twine7isValidEv+0x6c>
  5c:	mov	w8, wzr
  60:	and	w8, w8, #0x1
  64:	sturb	w8, [x29, #-1]
  68:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  74:	and	w8, w0, #0xff
  78:	cmp	w8, #0x1
  7c:	b.eq	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.none
  80:	ldr	x0, [sp, #8]
  84:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  88:	and	w8, w0, #0xff
  8c:	cmp	w8, #0x1
  90:	b.ne	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.any
  94:	mov	w8, wzr
  98:	and	w8, w8, #0x1
  9c:	sturb	w8, [x29, #-1]
  a0:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  a4:	ldr	x0, [sp, #8]
  a8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  ac:	and	w8, w0, #0xff
  b0:	cmp	w8, #0x2
  b4:	b.ne	d8 <_ZNK4llvm5Twine7isValidEv+0xd8>  // b.any
  b8:	ldr	x8, [sp, #8]
  bc:	ldr	x0, [x8]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	tbnz	w0, #0, d8 <_ZNK4llvm5Twine7isValidEv+0xd8>
  c8:	mov	w8, wzr
  cc:	and	w8, w8, #0x1
  d0:	sturb	w8, [x29, #-1]
  d4:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  d8:	ldr	x0, [sp, #8]
  dc:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  e0:	and	w8, w0, #0xff
  e4:	cmp	w8, #0x2
  e8:	b.ne	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.any
  ec:	ldr	x8, [sp, #8]
  f0:	ldr	x0, [x8, #8]
  f4:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  f8:	tbnz	w0, #0, 10c <_ZNK4llvm5Twine7isValidEv+0x10c>
  fc:	mov	w8, wzr
 100:	and	w8, w8, #0x1
 104:	sturb	w8, [x29, #-1]
 108:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
 10c:	mov	w8, #0x1                   	// #1
 110:	and	w8, w8, #0x1
 114:	sturb	w8, [x29, #-1]
 118:	ldurb	w8, [x29, #-1]
 11c:	and	w0, w8, #0x1
 120:	ldp	x29, x30, [sp, #32]
 124:	add	sp, sp, #0x30
 128:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  20:	mov	w9, #0x1                   	// #1
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 38 <_ZNK4llvm5Twine9isNullaryEv+0x38>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  34:	str	w0, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	and	w0, w8, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  20:	and	w9, w0, #0xff
  24:	mov	w10, #0x0                   	// #0
  28:	str	w10, [sp, #12]
  2c:	cbz	w9, 48 <_ZNK4llvm5Twine8isBinaryEv+0x48>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  38:	and	w8, w0, #0xff
  3c:	cmp	w8, #0x1
  40:	cset	w8, ne  // ne = any
  44:	str	w8, [sp, #12]
  48:	ldr	w8, [sp, #12]
  4c:	and	w0, w8, #0x1
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  18:	tst	w0, #0xff
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  18:	and	w8, w0, #0xff
  1c:	cmp	w8, #0x1
  20:	cset	w8, eq  // eq = none
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.cs	3c <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm+0x3c>  // b.hs, b.nlast
  38:	b	5c <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x95                  	// #149
  50:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x0, [sp, #8]
  60:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  64:	ldr	x8, [sp, #16]
  68:	mov	x9, #0x8                   	// #8
  6c:	mul	x8, x9, x8
  70:	add	x0, x0, x8
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE13destroy_rangeEPS2_S4_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE13destroy_rangeEPS2_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIPKcED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplIPKcED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIPKcED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_Vector_impl_dataC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	x8, [x9, #8]
  18:	str	x8, [x9, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [x8, #8]
  1c:	ldr	x10, [x8, #16]
  20:	cmp	x9, x10
  24:	str	x8, [sp, #32]
  28:	b.eq	6c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x6c>  // b.none
  2c:	ldr	x8, [sp, #32]
  30:	ldr	x1, [x8, #8]
  34:	ldur	x0, [x29, #-16]
  38:	str	x1, [sp, #24]
  3c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  40:	ldr	x8, [sp, #32]
  44:	str	x0, [sp, #16]
  48:	mov	x0, x8
  4c:	ldr	x1, [sp, #24]
  50:	ldr	x2, [sp, #16]
  54:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  58:	ldr	x8, [sp, #32]
  5c:	ldr	x9, [x8, #8]
  60:	add	x9, x9, #0x20
  64:	str	x9, [x8, #8]
  68:	b	98 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x98>
  6c:	ldr	x0, [sp, #32]
  70:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  74:	stur	x0, [x29, #-24]
  78:	ldur	x0, [x29, #-16]
  7c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  80:	ldur	x1, [x29, #-24]
  84:	ldr	x8, [sp, #32]
  88:	str	x0, [sp, #8]
  8c:	mov	x0, x8
  90:	ldr	x2, [sp, #8]
  94:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  98:	ldp	x29, x30, [sp, #64]
  9c:	add	sp, sp, #0x50
  a0:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x8, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #8]
  30:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE:

0000000000000000 <_ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #208]
   8:	add	x29, sp, #0xd0
   c:	mov	x8, #0x1                   	// #1
  10:	adrp	x9, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  14:	add	x9, x9, #0x0
  18:	mov	x10, xzr
  1c:	mov	x11, #0x20                  	// #32
  20:	sub	x12, x29, #0x8
  24:	sub	x13, x29, #0x40
  28:	stur	x1, [x29, #-8]
  2c:	stur	x0, [x29, #-16]
  30:	stur	x2, [x29, #-24]
  34:	ldur	x14, [x29, #-16]
  38:	mov	x0, x14
  3c:	mov	x1, x8
  40:	mov	x2, x9
  44:	stur	x10, [x29, #-88]
  48:	stur	x11, [x29, #-96]
  4c:	str	x12, [sp, #104]
  50:	str	x13, [sp, #96]
  54:	str	x14, [sp, #88]
  58:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  5c:	stur	x0, [x29, #-32]
  60:	ldr	x8, [sp, #88]
  64:	ldr	x9, [x8]
  68:	stur	x9, [x29, #-40]
  6c:	ldr	x9, [x8, #8]
  70:	stur	x9, [x29, #-48]
  74:	mov	x0, x8
  78:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  7c:	stur	x0, [x29, #-64]
  80:	ldr	x0, [sp, #104]
  84:	ldr	x1, [sp, #96]
  88:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  8c:	stur	x0, [x29, #-56]
  90:	ldur	x1, [x29, #-32]
  94:	ldr	x0, [sp, #88]
  98:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  9c:	stur	x0, [x29, #-72]
  a0:	ldur	x8, [x29, #-72]
  a4:	stur	x8, [x29, #-80]
  a8:	ldur	x8, [x29, #-72]
  ac:	ldur	x9, [x29, #-56]
  b0:	mov	x10, #0x20                  	// #32
  b4:	mul	x9, x10, x9
  b8:	add	x1, x8, x9
  bc:	ldur	x0, [x29, #-24]
  c0:	str	x10, [sp, #80]
  c4:	str	x1, [sp, #72]
  c8:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  cc:	ldr	x8, [sp, #88]
  d0:	str	x0, [sp, #64]
  d4:	mov	x0, x8
  d8:	ldr	x1, [sp, #72]
  dc:	ldr	x2, [sp, #64]
  e0:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  e4:	ldur	x8, [x29, #-88]
  e8:	stur	x8, [x29, #-80]
  ec:	ldur	x0, [x29, #-40]
  f0:	ldr	x9, [sp, #104]
  f4:	str	x0, [sp, #56]
  f8:	mov	x0, x9
  fc:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 100:	ldr	x1, [x0]
 104:	ldur	x2, [x29, #-72]
 108:	ldr	x0, [sp, #88]
 10c:	str	x1, [sp, #48]
 110:	str	x2, [sp, #40]
 114:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 118:	ldr	x8, [sp, #56]
 11c:	str	x0, [sp, #32]
 120:	mov	x0, x8
 124:	ldr	x1, [sp, #48]
 128:	ldr	x2, [sp, #40]
 12c:	ldr	x3, [sp, #32]
 130:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 134:	stur	x0, [x29, #-80]
 138:	ldur	x8, [x29, #-80]
 13c:	add	x8, x8, #0x20
 140:	stur	x8, [x29, #-80]
 144:	ldr	x0, [sp, #104]
 148:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 14c:	ldr	x0, [x0]
 150:	ldur	x1, [x29, #-48]
 154:	ldur	x2, [x29, #-80]
 158:	ldr	x8, [sp, #88]
 15c:	str	x0, [sp, #24]
 160:	mov	x0, x8
 164:	str	x1, [sp, #16]
 168:	str	x2, [sp, #8]
 16c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 170:	ldr	x8, [sp, #24]
 174:	str	x0, [sp]
 178:	mov	x0, x8
 17c:	ldr	x1, [sp, #16]
 180:	ldr	x2, [sp, #8]
 184:	ldr	x3, [sp]
 188:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 18c:	stur	x0, [x29, #-80]
 190:	ldur	x1, [x29, #-40]
 194:	ldr	x8, [sp, #88]
 198:	ldr	x9, [x8, #16]
 19c:	ldur	x10, [x29, #-40]
 1a0:	subs	x9, x9, x10
 1a4:	ldur	x10, [x29, #-96]
 1a8:	sdiv	x2, x9, x10
 1ac:	mov	x0, x8
 1b0:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 1b4:	ldur	x8, [x29, #-72]
 1b8:	ldr	x9, [sp, #88]
 1bc:	str	x8, [x9]
 1c0:	ldur	x8, [x29, #-80]
 1c4:	str	x8, [x9, #8]
 1c8:	ldur	x8, [x29, #-72]
 1cc:	ldur	x10, [x29, #-32]
 1d0:	ldr	x11, [sp, #80]
 1d4:	mul	x10, x11, x10
 1d8:	add	x8, x8, x10
 1dc:	str	x8, [x9, #16]
 1e0:	ldp	x29, x30, [sp, #208]
 1e4:	add	sp, sp, #0xe0
 1e8:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JS6_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JS6_EEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-16]
  1c:	ldr	x8, [sp, #24]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JS6_EEEvPT_DpOT0_>
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #48]
  24:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  28:	ldr	x8, [sp, #48]
  2c:	str	x0, [sp, #40]
  30:	mov	x0, x8
  34:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  38:	ldr	x8, [sp, #40]
  3c:	subs	x9, x8, x0
  40:	ldur	x10, [x29, #-16]
  44:	cmp	x9, x10
  48:	b.cs	54 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0x54>  // b.hs, b.nlast
  4c:	ldur	x0, [x29, #-24]
  50:	bl	0 <_ZSt20__throw_length_errorPKc>
  54:	ldr	x0, [sp, #48]
  58:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  5c:	ldr	x8, [sp, #48]
  60:	str	x0, [sp, #32]
  64:	mov	x0, x8
  68:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  6c:	sub	x8, x29, #0x28
  70:	stur	x0, [x29, #-40]
  74:	mov	x0, x8
  78:	sub	x1, x29, #0x10
  7c:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  80:	ldr	x8, [x0]
  84:	ldr	x9, [sp, #32]
  88:	add	x8, x9, x8
  8c:	stur	x8, [x29, #-32]
  90:	ldur	x8, [x29, #-32]
  94:	ldr	x0, [sp, #48]
  98:	str	x8, [sp, #24]
  9c:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  a0:	ldr	x8, [sp, #24]
  a4:	cmp	x8, x0
  a8:	b.cc	c8 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0xc8>  // b.lo, b.ul, b.last
  ac:	ldur	x8, [x29, #-32]
  b0:	ldr	x0, [sp, #48]
  b4:	str	x8, [sp, #16]
  b8:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  bc:	ldr	x8, [sp, #16]
  c0:	cmp	x8, x0
  c4:	b.ls	d8 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0xd8>  // b.plast
  c8:	ldr	x0, [sp, #48]
  cc:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  d0:	str	x0, [sp, #8]
  d4:	b	e0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0xe0>
  d8:	ldur	x8, [x29, #-32]
  dc:	str	x8, [sp, #8]
  e0:	ldr	x8, [sp, #8]
  e4:	mov	x0, x8
  e8:	ldp	x29, x30, [sp, #96]
  ec:	add	sp, sp, #0x70
  f0:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_:

0000000000000000 <_ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x20                  	// #32
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_>
  24:	ldr	x8, [x0]
  28:	ldr	x0, [sp, #16]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_>
  34:	ldr	x8, [x0]
  38:	ldr	x9, [sp]
  3c:	subs	x8, x9, x8
  40:	ldr	x10, [sp, #8]
  44:	sdiv	x0, x8, x10
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	cbz	x8, 38 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x38>
  24:	ldr	x1, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm>
  30:	str	x0, [sp]
  34:	b	40 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x40>
  38:	mov	x8, xzr
  3c:	str	x8, [sp]
  40:	ldr	x8, [sp]
  44:	mov	x0, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_relocateEPS5_S8_S8_RS6_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_relocateEPS5_S8_S8_RS6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x3, [sp, #16]
  2c:	ldrb	w4, [sp, #15]
  30:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_relocateEPS5_S8_S8_RS6_>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv>
  18:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x20                  	// #32
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x10, [x9, #8]
  14:	ldr	x9, [x9]
  18:	subs	x9, x10, x9
  1c:	sdiv	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZSt3maxImERKT_S2_S2_:

0000000000000000 <_ZSt3maxImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #16]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	b.cs	30 <_ZSt3maxImERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3maxImERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
  10:	sub	x9, x29, #0x10
  14:	add	x1, sp, #0x18
  18:	stur	x0, [x29, #-8]
  1c:	stur	x8, [x29, #-16]
  20:	ldur	x0, [x29, #-8]
  24:	str	x9, [sp, #16]
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>
  30:	str	x0, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>
  40:	ldr	x0, [x0]
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNKSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeERKS6_:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeERKS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeERKS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3minImERKT_S2_S2_:

0000000000000000 <_ZSt3minImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp, #16]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	b.cs	30 <_ZSt3minImERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3minImERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
   8:	str	x0, [sp, #8]
   c:	mov	x0, x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x20                  	// #32
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_S_do_relocateEPS5_S8_S8_RS6_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_S_do_relocateEPS5_S8_S8_RS6_St17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sturb	w4, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	str	x2, [sp, #16]
  1c:	str	x3, [sp, #8]
  20:	ldur	x0, [x29, #-16]
  24:	ldr	x1, [sp, #24]
  28:	ldr	x2, [sp, #16]
  2c:	ldr	x3, [sp, #8]
  30:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_S_do_relocateEPS5_S8_S8_RS6_St17integral_constantIbLb1EE>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_:

0000000000000000 <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x0, [x29, #-8]
  20:	bl	0 <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  24:	ldur	x8, [x29, #-16]
  28:	str	x0, [sp, #24]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  34:	ldur	x8, [x29, #-24]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	bl	0 <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  44:	ldr	x3, [sp, #32]
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_:

0000000000000000 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x8, [x29, #-24]
  20:	str	x8, [sp, #24]
  24:	ldur	x8, [x29, #-8]
  28:	ldur	x9, [x29, #-16]
  2c:	cmp	x8, x9
  30:	b.eq	80 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_+0x80>  // b.none
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  3c:	ldur	x8, [x29, #-8]
  40:	str	x0, [sp, #16]
  44:	mov	x0, x8
  48:	bl	0 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  4c:	ldr	x2, [sp, #32]
  50:	ldr	x1, [sp, #16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x1
  5c:	ldr	x1, [sp, #8]
  60:	bl	0 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  64:	ldur	x8, [x29, #-8]
  68:	add	x8, x8, #0x20
  6c:	stur	x8, [x29, #-8]
  70:	ldr	x8, [sp, #24]
  74:	add	x8, x8, #0x20
  78:	str	x8, [sp, #24]
  7c:	b	24 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_+0x24>
  80:	ldr	x0, [sp, #24]
  84:	ldp	x29, x30, [sp, #64]
  88:	add	sp, sp, #0x50
  8c:	ret

Disassembly of section .text._ZSt12__niter_baseIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S7_:

0000000000000000 <_ZSt12__niter_baseIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_:

0000000000000000 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x0, [x29, #-24]
  1c:	ldur	x1, [x29, #-8]
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #32]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #24]
  30:	bl	0 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>
  34:	ldr	x8, [sp, #32]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #24]
  44:	ldr	x2, [sp, #16]
  48:	bl	0 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>
  4c:	ldur	x0, [x29, #-24]
  50:	ldur	x8, [x29, #-16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x8
  5c:	bl	0 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>
  60:	ldr	x8, [sp, #8]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_:

0000000000000000 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS5_EEvRS6_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS5_EEvRS6_PT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS5_EEvRS6_PT_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7destroyIS6_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7destroyIS6_EEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.cs	3c <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm+0x3c>  // b.hs, b.nlast
  38:	b	5c <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm+0x5c>
  3c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x99                  	// #153
  50:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x0, [sp, #8]
  60:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  64:	ldr	x8, [sp, #16]
  68:	mov	x9, #0x8                   	// #8
  6c:	mul	x8, x9, x8
  70:	add	x0, x0, x8
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <strlen>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm9StringRef6equalsES0_:

0000000000000000 <_ZNK4llvm9StringRef6equalsES0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x1, [x29, #-16]
  10:	stur	x2, [x29, #-8]
  14:	str	x0, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	ldr	x9, [x8, #8]
  20:	ldur	x10, [x29, #-8]
  24:	mov	w11, #0x0                   	// #0
  28:	cmp	x9, x10
  2c:	str	x8, [sp, #16]
  30:	str	w11, [sp, #12]
  34:	b.ne	58 <_ZNK4llvm9StringRef6equalsES0_+0x58>  // b.any
  38:	ldr	x8, [sp, #16]
  3c:	ldr	x0, [x8]
  40:	ldur	x1, [x29, #-16]
  44:	ldur	x2, [x29, #-8]
  48:	bl	0 <_ZNK4llvm9StringRef6equalsES0_>
  4c:	cmp	w0, #0x0
  50:	cset	w9, eq  // eq = none
  54:	str	w9, [sp, #12]
  58:	ldr	w8, [sp, #12]
  5c:	and	w0, w8, #0x1
  60:	ldp	x29, x30, [sp, #48]
  64:	add	sp, sp, #0x40
  68:	ret

Disassembly of section .text._ZN4llvm9StringRef13compareMemoryEPKcS2_m:

0000000000000000 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	str	x2, [sp]
  18:	ldr	x8, [sp]
  1c:	cbnz	x8, 28 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x28>
  20:	stur	wzr, [x29, #-4]
  24:	b	3c <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x3c>
  28:	ldr	x0, [sp, #16]
  2c:	ldr	x1, [sp, #8]
  30:	ldr	x2, [sp]
  34:	bl	0 <memcmp>
  38:	stur	w0, [x29, #-4]
  3c:	ldur	w0, [x29, #-4]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm5TwineC2EPKcRKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x3                   	// #3
  14:	mov	w10, #0x5                   	// #5
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	str	x2, [sp, #8]
  24:	ldur	x11, [x29, #-8]
  28:	str	x8, [x11]
  2c:	str	x8, [x11, #8]
  30:	strb	w9, [x11, #16]
  34:	strb	w10, [x11, #17]
  38:	ldr	x8, [sp, #16]
  3c:	str	x8, [x11]
  40:	ldr	x8, [sp, #8]
  44:	str	x8, [x11, #8]
  48:	mov	x0, x11
  4c:	bl	0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  50:	mov	w9, #0x0                   	// #0
  54:	str	w9, [sp, #4]
  58:	tbnz	w0, #0, 60 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE+0x60>
  5c:	b	68 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE+0x68>
  60:	mov	w8, #0x1                   	// #1
  64:	str	w8, [sp, #4]
  68:	ldr	w8, [sp, #4]
  6c:	tbnz	w8, #0, 74 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE+0x74>
  70:	b	78 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE+0x78>
  74:	b	98 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE+0x98>
  78:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  7c:	add	x0, x0, #0x0
  80:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  84:	add	x1, x1, #0x0
  88:	mov	w2, #0x169                 	// #361
  8c:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  90:	add	x3, x3, #0x0
  94:	bl	0 <__assert_fail>
  98:	ldp	x29, x30, [sp, #32]
  9c:	add	sp, sp, #0x30
  a0:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKcm:

0000000000000000 <_ZN4llvm9StringRefC2EPKcm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x9, [x8, #8]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine6concatERKS0_:

0000000000000000 <_ZNK4llvm5Twine6concatERKS0_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #16]
  20:	str	x9, [sp, #8]
  24:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  28:	tbnz	w0, #0, 3c <_ZNK4llvm5Twine6concatERKS0_+0x3c>
  2c:	ldur	x0, [x29, #-16]
  30:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  34:	tbnz	w0, #0, 3c <_ZNK4llvm5Twine6concatERKS0_+0x3c>
  38:	b	50 <_ZNK4llvm5Twine6concatERKS0_+0x50>
  3c:	ldr	x0, [sp, #16]
  40:	mov	w8, wzr
  44:	mov	w1, w8
  48:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  4c:	b	13c <_ZNK4llvm5Twine6concatERKS0_+0x13c>
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  58:	tbnz	w0, #0, 60 <_ZNK4llvm5Twine6concatERKS0_+0x60>
  5c:	b	7c <_ZNK4llvm5Twine6concatERKS0_+0x7c>
  60:	ldur	x8, [x29, #-16]
  64:	ldr	q0, [x8]
  68:	ldr	x9, [sp, #16]
  6c:	str	q0, [x9]
  70:	ldr	x8, [x8, #16]
  74:	str	x8, [x9, #16]
  78:	b	13c <_ZNK4llvm5Twine6concatERKS0_+0x13c>
  7c:	ldur	x0, [x29, #-16]
  80:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  84:	tbnz	w0, #0, 8c <_ZNK4llvm5Twine6concatERKS0_+0x8c>
  88:	b	a8 <_ZNK4llvm5Twine6concatERKS0_+0xa8>
  8c:	ldr	x8, [sp, #8]
  90:	ldr	q0, [x8]
  94:	ldr	x9, [sp, #16]
  98:	str	q0, [x9]
  9c:	ldr	x10, [x8, #16]
  a0:	str	x10, [x9, #16]
  a4:	b	13c <_ZNK4llvm5Twine6concatERKS0_+0x13c>
  a8:	ldr	x8, [sp, #8]
  ac:	stur	x8, [x29, #-24]
  b0:	ldur	x9, [x29, #-16]
  b4:	stur	x9, [x29, #-32]
  b8:	mov	w10, #0x2                   	// #2
  bc:	sturb	w10, [x29, #-33]
  c0:	sturb	w10, [x29, #-34]
  c4:	mov	x0, x8
  c8:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  cc:	tbnz	w0, #0, d4 <_ZNK4llvm5Twine6concatERKS0_+0xd4>
  d0:	b	ec <_ZNK4llvm5Twine6concatERKS0_+0xec>
  d4:	ldr	x8, [sp, #8]
  d8:	ldr	x9, [x8]
  dc:	stur	x9, [x29, #-24]
  e0:	mov	x0, x8
  e4:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  e8:	sturb	w0, [x29, #-33]
  ec:	ldur	x0, [x29, #-16]
  f0:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  f4:	tbnz	w0, #0, fc <_ZNK4llvm5Twine6concatERKS0_+0xfc>
  f8:	b	114 <_ZNK4llvm5Twine6concatERKS0_+0x114>
  fc:	ldur	x8, [x29, #-16]
 100:	ldr	x8, [x8]
 104:	stur	x8, [x29, #-32]
 108:	ldur	x0, [x29, #-16]
 10c:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 110:	sturb	w0, [x29, #-34]
 114:	ldur	x8, [x29, #-24]
 118:	str	x8, [sp, #32]
 11c:	ldurb	w2, [x29, #-33]
 120:	ldur	x8, [x29, #-32]
 124:	str	x8, [sp, #24]
 128:	ldurb	w4, [x29, #-34]
 12c:	ldr	x1, [sp, #32]
 130:	ldr	x3, [sp, #24]
 134:	ldr	x0, [sp, #16]
 138:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 13c:	ldp	x29, x30, [sp, #80]
 140:	add	sp, sp, #0x60
 144:	ret

Disassembly of section .text._ZN4llvm5TwineC2ENS0_8NodeKindE:

0000000000000000 <_ZN4llvm5TwineC2ENS0_8NodeKindE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	mov	w9, #0x1                   	// #1
  14:	str	x0, [sp, #8]
  18:	strb	w1, [sp, #7]
  1c:	ldr	x10, [sp, #8]
  20:	str	x8, [x10]
  24:	str	x8, [x10, #8]
  28:	ldrb	w11, [sp, #7]
  2c:	strb	w11, [x10, #16]
  30:	strb	w9, [x10, #17]
  34:	mov	x0, x10
  38:	bl	0 <_ZN4llvm5TwineC2ENS0_8NodeKindE>
  3c:	mov	w9, #0x0                   	// #0
  40:	str	w9, [sp]
  44:	tbnz	w0, #0, 4c <_ZN4llvm5TwineC2ENS0_8NodeKindE+0x4c>
  48:	b	54 <_ZN4llvm5TwineC2ENS0_8NodeKindE+0x54>
  4c:	mov	w8, #0x1                   	// #1
  50:	str	w8, [sp]
  54:	ldr	w8, [sp]
  58:	tbnz	w8, #0, 60 <_ZN4llvm5TwineC2ENS0_8NodeKindE+0x60>
  5c:	b	64 <_ZN4llvm5TwineC2ENS0_8NodeKindE+0x64>
  60:	b	84 <_ZN4llvm5TwineC2ENS0_8NodeKindE+0x84>
  64:	adrp	x0, 0 <_ZN4llvm5TwineC2ENS0_8NodeKindE>
  68:	add	x0, x0, #0x0
  6c:	adrp	x1, 0 <_ZN4llvm5TwineC2ENS0_8NodeKindE>
  70:	add	x1, x1, #0x0
  74:	mov	w2, #0xaa                  	// #170
  78:	adrp	x3, 0 <_ZN4llvm5TwineC2ENS0_8NodeKindE>
  7c:	add	x3, x3, #0x0
  80:	bl	0 <__assert_fail>
  84:	ldp	x29, x30, [sp, #16]
  88:	add	sp, sp, #0x20
  8c:	ret

Disassembly of section .text._ZNK4llvm5Twine7isUnaryEv:

0000000000000000 <_ZNK4llvm5Twine7isUnaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine7isUnaryEv>
  20:	and	w9, w0, #0xff
  24:	mov	w10, #0x0                   	// #0
  28:	cmp	w9, #0x1
  2c:	str	w10, [sp, #12]
  30:	b.ne	44 <_ZNK4llvm5Twine7isUnaryEv+0x44>  // b.any
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZNK4llvm5Twine7isUnaryEv>
  3c:	eor	w8, w0, #0x1
  40:	str	w8, [sp, #12]
  44:	ldr	w8, [sp, #12]
  48:	and	w0, w8, #0x1
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_:

0000000000000000 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x1, [x29, #-8]
  10:	str	x3, [sp, #16]
  14:	str	x0, [sp, #8]
  18:	strb	w2, [sp, #7]
  1c:	strb	w4, [sp, #6]
  20:	ldr	x8, [sp, #8]
  24:	ldur	x9, [x29, #-8]
  28:	str	x9, [x8]
  2c:	ldr	x9, [sp, #16]
  30:	str	x9, [x8, #8]
  34:	ldrb	w10, [sp, #7]
  38:	strb	w10, [x8, #16]
  3c:	ldrb	w10, [sp, #6]
  40:	strb	w10, [x8, #17]
  44:	mov	x0, x8
  48:	bl	0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  4c:	mov	w10, #0x0                   	// #0
  50:	str	w10, [sp]
  54:	tbnz	w0, #0, 5c <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x5c>
  58:	b	64 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x64>
  5c:	mov	w8, #0x1                   	// #1
  60:	str	w8, [sp]
  64:	ldr	w8, [sp]
  68:	tbnz	w8, #0, 70 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x70>
  6c:	b	74 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x74>
  70:	b	94 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x94>
  74:	adrp	x0, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  78:	add	x0, x0, #0x0
  7c:	adrp	x1, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  80:	add	x1, x1, #0x0
  84:	mov	w2, #0xb8                  	// #184
  88:	adrp	x3, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  8c:	add	x3, x3, #0x0
  90:	bl	0 <__assert_fail>
  94:	ldp	x29, x30, [sp, #32]
  98:	add	sp, sp, #0x30
  9c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EEC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE12_Vector_implC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE12_Vector_implC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE12_Vector_implC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE12_Vector_implC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSaIN4llvm9StringRefEEC2Ev:

0000000000000000 <_ZNSaIN4llvm9StringRefEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaIN4llvm9StringRefEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE17_Vector_impl_dataC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	x8, [x9, #8]
  18:	str	x8, [x9, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm3opt12OptSpecifierC2Ev:

0000000000000000 <_ZN4llvm3opt12OptSpecifierC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	str	wzr, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEC2ES4_S4_RA1_KNS0_12OptSpecifierE:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEC2ES4_S4_RA1_KNS0_12OptSpecifierE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	ldur	x8, [x29, #-8]
  20:	ldur	x9, [x29, #-16]
  24:	str	x9, [x8]
  28:	ldur	x9, [x29, #-24]
  2c:	str	x9, [x8, #8]
  30:	add	x9, x8, #0x10
  34:	add	x10, x8, #0x14
  38:	str	x8, [sp, #32]
  3c:	str	x10, [sp, #24]
  40:	str	x9, [sp, #16]
  44:	ldr	x8, [sp, #16]
  48:	mov	x0, x8
  4c:	str	x8, [sp, #8]
  50:	bl	0 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEC2ES4_S4_RA1_KNS0_12OptSpecifierE>
  54:	ldr	x8, [sp, #8]
  58:	add	x9, x8, #0x4
  5c:	ldr	x10, [sp, #24]
  60:	cmp	x9, x10
  64:	str	x9, [sp, #16]
  68:	b.ne	44 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEC2ES4_S4_RA1_KNS0_12OptSpecifierE+0x44>  // b.any
  6c:	stur	wzr, [x29, #-36]
  70:	ldur	w8, [x29, #-36]
  74:	cbz	w8, ac <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEC2ES4_S4_RA1_KNS0_12OptSpecifierE+0xac>
  78:	ldur	x8, [x29, #-32]
  7c:	ldur	w9, [x29, #-36]
  80:	mov	w10, w9
  84:	ldr	x11, [sp, #32]
  88:	add	x12, x11, #0x10
  8c:	ldur	w9, [x29, #-36]
  90:	mov	w13, w9
  94:	ldr	w9, [x8, x10, lsl #2]
  98:	str	w9, [x12, x13, lsl #2]
  9c:	ldur	w8, [x29, #-36]
  a0:	add	w8, w8, #0x1
  a4:	stur	w8, [x29, #-36]
  a8:	b	70 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEC2ES4_S4_RA1_KNS0_12OptSpecifierE+0x70>
  ac:	ldr	x0, [sp, #32]
  b0:	bl	0 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEC2ES4_S4_RA1_KNS0_12OptSpecifierE>
  b4:	ldp	x29, x30, [sp, #80]
  b8:	add	sp, sp, #0x60
  bc:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	ldr	x8, [sp, #24]
   c:	str	x8, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	ldr	x10, [x8, #8]
  1c:	cmp	x9, x10
  20:	b.eq	50 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv+0x50>  // b.none
  24:	ldr	x8, [sp, #8]
  28:	ldr	x9, [x8]
  2c:	ldr	x9, [x9]
  30:	cbnz	x9, 38 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv+0x38>
  34:	b	3c <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv+0x3c>
  38:	b	50 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv+0x50>
  3c:	ldr	x8, [sp, #8]
  40:	ldr	x9, [x8]
  44:	add	x9, x9, #0x8
  48:	str	x9, [x8]
  4c:	b	10 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv+0x10>
  50:	add	sp, sp, #0x20
  54:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_9StringRefEE5beginEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_9StringRefEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_9StringRefEE3endEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_9StringRefEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	ldr	x8, [x8, #8]
  14:	mov	x10, #0x10                  	// #16
  18:	mul	x8, x10, x8
  1c:	add	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEcvbEv:

0000000000000000 <_ZNK4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEcvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEcvbEv>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNR4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv:

0000000000000000 <_ZNR4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNR4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_:

0000000000000000 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #16]
  20:	bl	0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_>
  24:	str	x0, [sp, #32]
  28:	mov	w9, wzr
  2c:	mov	w10, #0x1                   	// #1
  30:	and	w9, w9, #0x1
  34:	strb	w9, [sp, #31]
  38:	ldr	x0, [sp, #16]
  3c:	str	w10, [sp, #12]
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  44:	ldr	x8, [sp, #32]
  48:	ldur	x0, [x29, #-24]
  4c:	str	x8, [sp]
  50:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
  54:	ldr	x8, [sp]
  58:	add	x1, x8, x0
  5c:	ldr	x0, [sp, #16]
  60:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEm>
  64:	ldur	x1, [x29, #-16]
  68:	ldr	x2, [sp, #32]
  6c:	ldr	x0, [sp, #16]
  70:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcm>
  74:	ldur	x1, [x29, #-24]
  78:	ldr	x8, [sp, #16]
  7c:	mov	x0, x8
  80:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
  84:	ldr	w9, [sp, #12]
  88:	and	w10, w9, w9
  8c:	strb	w10, [sp, #31]
  90:	ldrb	w10, [sp, #31]
  94:	tbnz	w10, #0, a0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_+0xa0>
  98:	ldr	x0, [sp, #16]
  9c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  a0:	ldp	x29, x30, [sp, #64]
  a4:	add	sp, sp, #0x50
  a8:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj128EEC2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj128EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11SmallStringILj128EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm3sys2fs6existsERKNS_5TwineE:

0000000000000000 <_ZN4llvm3sys2fs6existsERKNS_5TwineE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, wzr
  10:	add	x9, sp, #0x8
  14:	stur	x0, [x29, #-8]
  18:	ldur	x0, [x29, #-8]
  1c:	mov	w1, w8
  20:	str	x9, [sp]
  24:	bl	0 <_ZN4llvm3sys2fs6accessERKNS_5TwineENS1_10AccessModeE>
  28:	str	x0, [sp, #8]
  2c:	str	x1, [sp, #16]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZN4llvm3sys2fs6existsERKNS_5TwineE>
  38:	eor	w8, w0, #0x1
  3c:	and	w0, w8, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x6                   	// #6
  14:	mov	w10, #0x1                   	// #1
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x11, [x29, #-8]
  24:	str	x8, [x11]
  28:	str	x8, [x11, #8]
  2c:	strb	w9, [x11, #16]
  30:	strb	w10, [x11, #17]
  34:	ldr	x8, [sp, #16]
  38:	str	x8, [x11]
  3c:	mov	x0, x11
  40:	bl	0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  44:	mov	w9, #0x0                   	// #0
  48:	str	w9, [sp, #12]
  4c:	tbnz	w0, #0, 54 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE+0x54>
  50:	b	5c <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #12]
  5c:	ldr	w8, [sp, #12]
  60:	tbnz	w8, #0, 68 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE+0x68>
  64:	b	6c <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE+0x6c>
  68:	b	8c <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE+0x8c>
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  70:	add	x0, x0, #0x0
  74:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0x128                 	// #296
  80:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  84:	add	x3, x3, #0x0
  88:	bl	0 <__assert_fail>
  8c:	ldp	x29, x30, [sp, #32]
  90:	add	sp, sp, #0x30
  94:	ret

Disassembly of section .text._ZNK4llvm11SmallStringILj128EE3strEv:

0000000000000000 <_ZNK4llvm11SmallStringILj128EE3strEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-24]
  14:	ldur	x9, [x29, #-24]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #32]
  20:	str	x9, [sp, #24]
  24:	bl	0 <_ZNK4llvm11SmallStringILj128EE3strEv>
  28:	ldr	x8, [sp, #24]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNK4llvm11SmallStringILj128EE3strEv>
  38:	ldr	x8, [sp, #32]
  3c:	str	x0, [sp, #8]
  40:	mov	x0, x8
  44:	ldr	x1, [sp, #16]
  48:	ldr	x2, [sp, #8]
  4c:	bl	0 <_ZNK4llvm11SmallStringILj128EE3strEv>
  50:	ldur	x0, [x29, #-16]
  54:	ldur	x1, [x29, #-8]
  58:	ldp	x29, x30, [sp, #64]
  5c:	add	sp, sp, #0x50
  60:	ret

Disassembly of section .text._ZNK4llvm9StringRef3strB5cxx11Ev:

0000000000000000 <_ZNK4llvm9StringRef3strB5cxx11Ev>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	ldur	x9, [x29, #-16]
  18:	ldr	x10, [x9]
  1c:	str	x8, [sp, #32]
  20:	str	x9, [sp, #24]
  24:	cbnz	x10, 34 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x34>
  28:	ldr	x0, [sp, #32]
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  30:	b	74 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x74>
  34:	ldr	x8, [sp, #24]
  38:	ldr	x1, [x8]
  3c:	ldr	x2, [x8, #8]
  40:	sub	x9, x29, #0x11
  44:	mov	x0, x9
  48:	str	x1, [sp, #16]
  4c:	str	x2, [sp, #8]
  50:	str	x9, [sp]
  54:	bl	0 <_ZNSaIcEC1Ev>
  58:	ldr	x0, [sp, #32]
  5c:	ldr	x1, [sp, #16]
  60:	ldr	x2, [sp, #8]
  64:	ldr	x3, [sp]
  68:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcmRKS3_>
  6c:	ldr	x0, [sp]
  70:	bl	0 <_ZNSaIcED1Ev>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2EOS6_:

0000000000000000 <_ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2EOS6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #16]
  20:	mov	x0, x8
  24:	bl	0 <_ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2EOS6_>
  28:	ldurb	w1, [x29, #-17]
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x2, [sp, #8]
  3c:	bl	0 <_ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2EOS6_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2ENS_8NoneTypeE:

0000000000000000 <_ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2ENS_8NoneTypeE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2ENS_8NoneTypeE>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj128EED2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj128EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11SmallStringILj128EED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj128EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj128EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x80                  	// #128
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIcLj128EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIcEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIcEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt10error_codecvbEv:

0000000000000000 <_ZNKSt10error_codecvbEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8]
  10:	cmp	w9, #0x0
  14:	cset	w9, ne  // ne = any
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EEC2IJS7_EEENS0_10in_place_tEDpOT_:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EEC2IJS7_EEENS0_10in_place_tEDpOT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x1                   	// #1
  10:	sturb	w1, [x29, #-1]
  14:	stur	x0, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x9, [x29, #-16]
  20:	ldr	x0, [sp, #24]
  24:	str	w8, [sp, #20]
  28:	str	x9, [sp, #8]
  2c:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EEC2IJS7_EEENS0_10in_place_tEDpOT_>
  30:	ldr	x9, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x9
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  44:	ldr	w8, [sp, #20]
  48:	ldr	x9, [sp, #8]
  4c:	strb	w8, [x9, #32]
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x0                   	// #0
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	strb	w8, [x9]
  14:	strb	w8, [x9, #32]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj128EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj128EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIcLj128EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIcLj128EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIcLj128EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIcLj128EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  30:	ldr	x8, [sp, #8]
  34:	add	x0, x8, x0
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIcED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIcED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplIcED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIcED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8hasValueEv:

0000000000000000 <_ZNK4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8hasValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8hasValueEv>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE8hasValueEv:

0000000000000000 <_ZNK4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE8hasValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8, #32]
  10:	and	w0, w9, #0x1
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNR4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8getValueEv:

0000000000000000 <_ZNR4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8getValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNR4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8getValueEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNR4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE8getValueEv:

0000000000000000 <_ZNR4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE8getValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldrb	w9, [x8, #32]
  18:	str	x8, [sp]
  1c:	tbnz	w9, #0, 24 <_ZNR4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE8getValueEv+0x24>
  20:	b	28 <_ZNR4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE8getValueEv+0x28>
  24:	b	48 <_ZNR4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE8getValueEv+0x48>
  28:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE8getValueEv>
  2c:	add	x0, x0, #0x0
  30:	adrp	x1, 0 <_ZNR4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE8getValueEv>
  34:	add	x1, x1, #0x0
  38:	mov	w2, #0x49                  	// #73
  3c:	adrp	x3, 0 <_ZNR4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE8getValueEv>
  40:	add	x3, x3, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp]
  4c:	ldp	x29, x30, [sp, #16]
  50:	add	sp, sp, #0x20
  54:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EED2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE5resetEv:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE5resetEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldrb	w9, [x8, #32]
  18:	str	x8, [sp]
  1c:	tbnz	w9, #0, 24 <_ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE5resetEv+0x24>
  20:	b	38 <_ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE5resetEv+0x38>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  2c:	mov	w8, #0x0                   	// #0
  30:	ldr	x9, [sp]
  34:	strb	w8, [x9, #32]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNSt11char_traitsIcE6lengthEPKc:

0000000000000000 <_ZNSt11char_traitsIcE6lengthEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <strlen>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x8, x29, #0x18
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-16]
  18:	stur	x0, [x29, #-32]
  1c:	ldur	x9, [x29, #-32]
  20:	mov	x0, x8
  24:	str	x9, [sp, #32]
  28:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  2c:	str	x0, [sp, #40]
  30:	ldr	x8, [sp, #40]
  34:	ldr	x9, [sp, #32]
  38:	ldr	x10, [x9, #16]
  3c:	ldr	x11, [x9, #24]
  40:	subs	x10, x10, x11
  44:	cmp	x8, x10
  48:	b.ls	74 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x74>  // b.plast
  4c:	sub	x0, x29, #0x18
  50:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  54:	ldr	x2, [sp, #40]
  58:	ldr	x8, [sp, #32]
  5c:	str	x0, [sp, #24]
  60:	mov	x0, x8
  64:	ldr	x1, [sp, #24]
  68:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  6c:	stur	x0, [x29, #-8]
  70:	b	c8 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xc8>
  74:	ldr	x8, [sp, #40]
  78:	cbz	x8, c0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xc0>
  7c:	ldr	x8, [sp, #32]
  80:	ldr	x0, [x8, #24]
  84:	sub	x9, x29, #0x18
  88:	str	x0, [sp, #16]
  8c:	mov	x0, x9
  90:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  94:	ldr	x2, [sp, #40]
  98:	ldr	x8, [sp, #16]
  9c:	str	x0, [sp, #8]
  a0:	mov	x0, x8
  a4:	ldr	x1, [sp, #8]
  a8:	bl	0 <memcpy>
  ac:	ldr	x8, [sp, #40]
  b0:	ldr	x9, [sp, #32]
  b4:	ldr	x10, [x9, #24]
  b8:	add	x8, x10, x8
  bc:	str	x8, [x9, #24]
  c0:	ldr	x8, [sp, #32]
  c4:	stur	x8, [x29, #-8]
  c8:	ldur	x0, [x29, #-8]
  cc:	ldp	x29, x30, [sp, #80]
  d0:	add	sp, sp, #0x60
  d4:	ret

Disassembly of section .text._ZNK4llvm9StringRef4sizeEv:

0000000000000000 <_ZNK4llvm9StringRef4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef4dataEv:

0000000000000000 <_ZNK4llvm9StringRef4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPKcSaIS1_EEC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPKcSaIS1_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseIPKcSaIS1_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPKcSaIS1_EE12_Vector_implC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPKcSaIS1_EE12_Vector_implC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt12_Vector_baseIPKcSaIS1_EE12_Vector_implC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt12_Vector_baseIPKcSaIS1_EE12_Vector_implC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSaIPKcEC2Ev:

0000000000000000 <_ZNSaIPKcEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaIPKcEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPKcSaIS1_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPKcSaIS1_EE17_Vector_impl_dataC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	x8, [x9, #8]
  18:	str	x8, [x9, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPKcEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPKcEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPKcLj16EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPKcLj16EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm3opt7ArgListD2Ev:

0000000000000000 <_ZN4llvm3opt7ArgListD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	adrp	x8, 0 <_ZN4llvm3opt7ArgListD2Ev>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	str	x0, [sp, #8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x8, [x9]
  24:	add	x0, x9, #0x98
  28:	str	x9, [sp]
  2c:	bl	0 <_ZN4llvm3opt7ArgListD2Ev>
  30:	ldr	x8, [sp]
  34:	add	x0, x8, #0x8
  38:	bl	0 <_ZN4llvm3opt7ArgListD2Ev>
  3c:	ldp	x29, x30, [sp, #16]
  40:	add	sp, sp, #0x20
  44:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8_M_clearEv:

0000000000000000 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8_M_clearEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8]
  18:	stur	x9, [x29, #-16]
  1c:	str	x8, [sp, #8]
  20:	ldur	x8, [x29, #-16]
  24:	ldr	x9, [sp, #8]
  28:	cmp	x8, x9
  2c:	b.eq	70 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8_M_clearEv+0x70>  // b.none
  30:	ldur	x8, [x29, #-16]
  34:	str	x8, [sp, #24]
  38:	ldr	x8, [sp, #24]
  3c:	ldr	x8, [x8]
  40:	stur	x8, [x29, #-16]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8_M_clearEv>
  4c:	str	x0, [sp, #16]
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8_M_clearEv>
  58:	ldr	x1, [sp, #16]
  5c:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8_M_clearEv>
  60:	ldr	x1, [sp, #24]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8_M_clearEv>
  6c:	b	20 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8_M_clearEv+0x20>
  70:	ldp	x29, x30, [sp, #48]
  74:	add	sp, sp, #0x40
  78:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE10_List_implD2Ev:

0000000000000000 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE10_List_implD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE10_List_implD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9_M_valptrEv:

0000000000000000 <_ZNSt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9_M_valptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x10
  18:	bl	0 <_ZNSt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9_M_valptrEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE7destroyIS6_EEvRS8_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE7destroyIS6_EEvRS8_PT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE7destroyIS6_EEvRS8_PT_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE21_M_get_Node_allocatorEv:

0000000000000000 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE21_M_get_Node_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_put_nodeEPSt10_List_nodeIS5_E:

0000000000000000 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_put_nodeEPSt10_List_nodeIS5_E>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x1                   	// #1
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_put_nodeEPSt10_List_nodeIS5_E>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6_M_ptrEv:

0000000000000000 <_ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7_M_addrEv:

0000000000000000 <_ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7_M_addrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS7_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS7_EEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE10deallocateERS8_PS7_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE10deallocateERS8_PS7_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE10deallocateERS8_PS7_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateEPS8_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateEPS8_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNSaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEED2Ev:

0000000000000000 <_ZNSaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEED2Ev:

0000000000000000 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0xc                   	// #12
  10:	mov	x2, #0x4                   	// #4
  14:	stur	x0, [x29, #-8]
  18:	ldur	x9, [x29, #-8]
  1c:	mov	x0, x9
  20:	str	x8, [sp, #16]
  24:	str	x2, [sp, #8]
  28:	str	x9, [sp]
  2c:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEED2Ev>
  30:	ldr	x8, [sp]
  34:	ldr	x0, [x8, #8]
  38:	ldr	w10, [x8, #24]
  3c:	mov	w9, w10
  40:	ldr	x11, [sp, #16]
  44:	mul	x1, x11, x9
  48:	ldr	x2, [sp, #8]
  4c:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEED2Ev>
  50:	ldr	x0, [sp]
  54:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEED2Ev>
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPNS_3opt3ArgELj16EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPNS_3opt3ArgELj16EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIPNS_3opt3ArgELj16EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIPNS_3opt3ArgELj16EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIPNS_3opt3ArgELj16EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIPNS_3opt3ArgELj16EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  20:	cbnz	w0, 28 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv+0x28>
  24:	b	a8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv+0xa8>
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  2c:	stur	w0, [x29, #-12]
  30:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  34:	stur	w0, [x29, #-16]
  38:	ldr	x0, [sp, #8]
  3c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  40:	str	x0, [sp, #24]
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  4c:	str	x0, [sp, #16]
  50:	ldr	x8, [sp, #24]
  54:	ldr	x9, [sp, #16]
  58:	cmp	x8, x9
  5c:	b.eq	a8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv+0xa8>  // b.none
  60:	ldr	x0, [sp, #24]
  64:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  68:	sub	x1, x29, #0xc
  6c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  70:	tbnz	w0, #0, 90 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv+0x90>
  74:	ldr	x0, [sp, #24]
  78:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  7c:	sub	x1, x29, #0x10
  80:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  84:	tbnz	w0, #0, 90 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv+0x90>
  88:	ldr	x0, [sp, #24]
  8c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  90:	ldr	x0, [sp, #24]
  94:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  98:	ldr	x8, [sp, #24]
  9c:	add	x8, x8, #0xc
  a0:	str	x8, [sp, #24]
  a4:	b	50 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv+0x50>
  a8:	ldp	x29, x30, [sp, #48]
  ac:	add	sp, sp, #0x40
  b0:	ret

Disassembly of section .text._ZN4llvm17deallocate_bufferEPvmm:

0000000000000000 <_ZN4llvm17deallocate_bufferEPvmm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_ED2Ev:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_ED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_ED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getNumBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getNumBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getNumBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11getEmptyKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11getEmptyKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15getTombstoneKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15getTombstoneKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10getBucketsEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10getBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10getBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv>
  30:	mov	w8, w0
  34:	ubfx	x8, x8, #0, #32
  38:	mov	x9, #0xc                   	// #12
  3c:	mul	x8, x9, x8
  40:	ldr	x9, [sp, #8]
  44:	add	x0, x9, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE7isEqualERKjS3_:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE7isEqualERKjS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [x8]
  14:	ldr	x8, [sp]
  18:	ldr	w10, [x8]
  1c:	cmp	w9, w10
  20:	cset	w9, eq  // eq = none
  24:	and	w0, w9, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairIjSt4pairIjjEE8getFirstEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairIjSt4pairIjjEE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairIjSt4pairIjjEE9getSecondEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairIjSt4pairIjjEE9getSecondEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x4
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE13getNumBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE13getNumBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE11getEmptyKeyEv>:
   0:	mov	w0, #0xffffffff            	// #-1
   4:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE15getTombstoneKeyEv>:
   0:	mov	w0, #0xfffffffe            	// #-2
   4:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE10getBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE10getBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBaseD2Ev:

0000000000000000 <_ZN4llvm14DebugEpochBaseD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm14DebugEpochBaseD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBase14incrementEpochEv:

0000000000000000 <_ZN4llvm14DebugEpochBase14incrementEpochEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x1
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE13destroy_rangeEPS3_S5_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE13destroy_rangeEPS3_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_3opt3ArgEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_3opt3ArgEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_3opt3ArgEED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplIPNS_3opt3ArgEED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_3opt3ArgEED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm9StringRefES1_EvT_S3_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPN4llvm9StringRefES1_EvT_S3_RSaIT0_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	bl	0 <_ZSt8_DestroyIPN4llvm9StringRefES1_EvT_S3_RSaIT0_E>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, #0x10                  	// #16
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x1, [x9]
  1c:	ldr	x10, [x9, #16]
  20:	ldr	x11, [x9]
  24:	subs	x10, x10, x11
  28:	sdiv	x2, x10, x8
  2c:	mov	x0, x9
  30:	str	x9, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EED2Ev>
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EED2Ev>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm9StringRefEEvT_S3_:

0000000000000000 <_ZSt8_DestroyIPN4llvm9StringRefEEvT_S3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZSt8_DestroyIPN4llvm9StringRefEEvT_S3_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb1EE9__destroyIPN4llvm9StringRefEEEvT_S5_:

0000000000000000 <_ZNSt12_Destroy_auxILb1EE9__destroyIPN4llvm9StringRefEEEvT_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE13_M_deallocateEPS1_m:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE13_M_deallocateEPS1_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE13_M_deallocateEPS1_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE13_M_deallocateEPS1_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE12_Vector_implD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE12_Vector_implD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm9StringRefEEE10deallocateERS2_PS1_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE10deallocateERS2_PS1_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE10deallocateERS2_PS1_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE10deallocateEPS2_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE10deallocateEPS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNSaIN4llvm9StringRefEED2Ev:

0000000000000000 <_ZNSaIN4llvm9StringRefEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaIN4llvm9StringRefEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE12emplace_backIJS1_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE12emplace_backIJS1_EEEvDpOT_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [x8, #8]
  1c:	ldr	x10, [x8, #16]
  20:	cmp	x9, x10
  24:	str	x8, [sp, #32]
  28:	b.eq	6c <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE12emplace_backIJS1_EEEvDpOT_+0x6c>  // b.none
  2c:	ldr	x8, [sp, #32]
  30:	ldr	x1, [x8, #8]
  34:	ldur	x0, [x29, #-16]
  38:	str	x1, [sp, #24]
  3c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE12emplace_backIJS1_EEEvDpOT_>
  40:	ldr	x8, [sp, #32]
  44:	str	x0, [sp, #16]
  48:	mov	x0, x8
  4c:	ldr	x1, [sp, #24]
  50:	ldr	x2, [sp, #16]
  54:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE12emplace_backIJS1_EEEvDpOT_>
  58:	ldr	x8, [sp, #32]
  5c:	ldr	x9, [x8, #8]
  60:	add	x9, x9, #0x10
  64:	str	x9, [x8, #8]
  68:	b	98 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE12emplace_backIJS1_EEEvDpOT_+0x98>
  6c:	ldr	x0, [sp, #32]
  70:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE12emplace_backIJS1_EEEvDpOT_>
  74:	stur	x0, [x29, #-24]
  78:	ldur	x0, [x29, #-16]
  7c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE12emplace_backIJS1_EEEvDpOT_>
  80:	ldur	x1, [x29, #-24]
  84:	ldr	x8, [sp, #32]
  88:	str	x0, [sp, #8]
  8c:	mov	x0, x8
  90:	ldr	x2, [sp, #8]
  94:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE12emplace_backIJS1_EEEvDpOT_>
  98:	ldp	x29, x30, [sp, #64]
  9c:	add	sp, sp, #0x50
  a0:	ret

Disassembly of section .text._ZSt4moveIRN4llvm9StringRefEEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRN4llvm9StringRefEEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm9StringRefEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x8, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #8]
  30:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZSt7forwardIN4llvm9StringRefEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm9StringRefEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #208]
   8:	add	x29, sp, #0xd0
   c:	mov	x8, #0x1                   	// #1
  10:	adrp	x9, 0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  14:	add	x9, x9, #0x0
  18:	mov	x10, xzr
  1c:	mov	x11, #0x10                  	// #16
  20:	sub	x12, x29, #0x8
  24:	sub	x13, x29, #0x40
  28:	stur	x1, [x29, #-8]
  2c:	stur	x0, [x29, #-16]
  30:	stur	x2, [x29, #-24]
  34:	ldur	x14, [x29, #-16]
  38:	mov	x0, x14
  3c:	mov	x1, x8
  40:	mov	x2, x9
  44:	stur	x10, [x29, #-88]
  48:	stur	x11, [x29, #-96]
  4c:	str	x12, [sp, #104]
  50:	str	x13, [sp, #96]
  54:	str	x14, [sp, #88]
  58:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  5c:	stur	x0, [x29, #-32]
  60:	ldr	x8, [sp, #88]
  64:	ldr	x9, [x8]
  68:	stur	x9, [x29, #-40]
  6c:	ldr	x9, [x8, #8]
  70:	stur	x9, [x29, #-48]
  74:	mov	x0, x8
  78:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  7c:	stur	x0, [x29, #-64]
  80:	ldr	x0, [sp, #104]
  84:	ldr	x1, [sp, #96]
  88:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  8c:	stur	x0, [x29, #-56]
  90:	ldur	x1, [x29, #-32]
  94:	ldr	x0, [sp, #88]
  98:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  9c:	stur	x0, [x29, #-72]
  a0:	ldur	x8, [x29, #-72]
  a4:	stur	x8, [x29, #-80]
  a8:	ldur	x8, [x29, #-72]
  ac:	ldur	x9, [x29, #-56]
  b0:	mov	x10, #0x10                  	// #16
  b4:	mul	x9, x10, x9
  b8:	add	x1, x8, x9
  bc:	ldur	x0, [x29, #-24]
  c0:	str	x10, [sp, #80]
  c4:	str	x1, [sp, #72]
  c8:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  cc:	ldr	x8, [sp, #88]
  d0:	str	x0, [sp, #64]
  d4:	mov	x0, x8
  d8:	ldr	x1, [sp, #72]
  dc:	ldr	x2, [sp, #64]
  e0:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  e4:	ldur	x8, [x29, #-88]
  e8:	stur	x8, [x29, #-80]
  ec:	ldur	x0, [x29, #-40]
  f0:	ldr	x9, [sp, #104]
  f4:	str	x0, [sp, #56]
  f8:	mov	x0, x9
  fc:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 100:	ldr	x1, [x0]
 104:	ldur	x2, [x29, #-72]
 108:	ldr	x0, [sp, #88]
 10c:	str	x1, [sp, #48]
 110:	str	x2, [sp, #40]
 114:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 118:	ldr	x8, [sp, #56]
 11c:	str	x0, [sp, #32]
 120:	mov	x0, x8
 124:	ldr	x1, [sp, #48]
 128:	ldr	x2, [sp, #40]
 12c:	ldr	x3, [sp, #32]
 130:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 134:	stur	x0, [x29, #-80]
 138:	ldur	x8, [x29, #-80]
 13c:	add	x8, x8, #0x10
 140:	stur	x8, [x29, #-80]
 144:	ldr	x0, [sp, #104]
 148:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 14c:	ldr	x0, [x0]
 150:	ldur	x1, [x29, #-48]
 154:	ldur	x2, [x29, #-80]
 158:	ldr	x8, [sp, #88]
 15c:	str	x0, [sp, #24]
 160:	mov	x0, x8
 164:	str	x1, [sp, #16]
 168:	str	x2, [sp, #8]
 16c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 170:	ldr	x8, [sp, #24]
 174:	str	x0, [sp]
 178:	mov	x0, x8
 17c:	ldr	x1, [sp, #16]
 180:	ldr	x2, [sp, #8]
 184:	ldr	x3, [sp]
 188:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 18c:	stur	x0, [x29, #-80]
 190:	ldur	x1, [x29, #-40]
 194:	ldr	x8, [sp, #88]
 198:	ldr	x9, [x8, #16]
 19c:	ldur	x10, [x29, #-40]
 1a0:	subs	x9, x9, x10
 1a4:	ldur	x10, [x29, #-96]
 1a8:	sdiv	x2, x9, x10
 1ac:	mov	x0, x8
 1b0:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 1b4:	ldur	x8, [x29, #-72]
 1b8:	ldr	x9, [sp, #88]
 1bc:	str	x8, [x9]
 1c0:	ldur	x8, [x29, #-80]
 1c4:	str	x8, [x9, #8]
 1c8:	ldur	x8, [x29, #-72]
 1cc:	ldur	x10, [x29, #-32]
 1d0:	ldr	x11, [sp, #80]
 1d4:	mul	x10, x11, x10
 1d8:	add	x8, x8, x10
 1dc:	str	x8, [x9, #16]
 1e0:	ldp	x29, x30, [sp, #208]
 1e4:	add	sp, sp, #0xe0
 1e8:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE3endEv:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE9constructIS2_JS2_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE9constructIS2_JS2_EEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x8, [sp, #16]
  1c:	ldr	x0, [sp, #8]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE9constructIS2_JS2_EEEvPT_DpOT0_>
  28:	ldr	q0, [x0]
  2c:	ldr	x8, [sp]
  30:	str	q0, [x8]
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #48]
  24:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  28:	ldr	x8, [sp, #48]
  2c:	str	x0, [sp, #40]
  30:	mov	x0, x8
  34:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  38:	ldr	x8, [sp, #40]
  3c:	subs	x9, x8, x0
  40:	ldur	x10, [x29, #-16]
  44:	cmp	x9, x10
  48:	b.cs	54 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc+0x54>  // b.hs, b.nlast
  4c:	ldur	x0, [x29, #-24]
  50:	bl	0 <_ZSt20__throw_length_errorPKc>
  54:	ldr	x0, [sp, #48]
  58:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  5c:	ldr	x8, [sp, #48]
  60:	str	x0, [sp, #32]
  64:	mov	x0, x8
  68:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  6c:	sub	x8, x29, #0x28
  70:	stur	x0, [x29, #-40]
  74:	mov	x0, x8
  78:	sub	x1, x29, #0x10
  7c:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  80:	ldr	x8, [x0]
  84:	ldr	x9, [sp, #32]
  88:	add	x8, x9, x8
  8c:	stur	x8, [x29, #-32]
  90:	ldur	x8, [x29, #-32]
  94:	ldr	x0, [sp, #48]
  98:	str	x8, [sp, #24]
  9c:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  a0:	ldr	x8, [sp, #24]
  a4:	cmp	x8, x0
  a8:	b.cc	c8 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc+0xc8>  // b.lo, b.ul, b.last
  ac:	ldur	x8, [x29, #-32]
  b0:	ldr	x0, [sp, #48]
  b4:	str	x8, [sp, #16]
  b8:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  bc:	ldr	x8, [sp, #16]
  c0:	cmp	x8, x0
  c4:	b.ls	d8 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc+0xd8>  // b.plast
  c8:	ldr	x0, [sp, #48]
  cc:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  d0:	str	x0, [sp, #8]
  d4:	b	e0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc+0xe0>
  d8:	ldur	x8, [x29, #-32]
  dc:	str	x8, [sp, #8]
  e0:	ldr	x8, [sp, #8]
  e4:	mov	x0, x8
  e8:	ldp	x29, x30, [sp, #96]
  ec:	add	sp, sp, #0x70
  f0:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPN4llvm9StringRefESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_:

0000000000000000 <_ZN9__gnu_cxxmiIPN4llvm9StringRefESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x10                  	// #16
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN9__gnu_cxxmiIPN4llvm9StringRefESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
  24:	ldr	x8, [x0]
  28:	ldr	x0, [sp, #16]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZN9__gnu_cxxmiIPN4llvm9StringRefESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
  34:	ldr	x8, [x0]
  38:	ldr	x9, [sp]
  3c:	subs	x8, x9, x8
  40:	ldr	x10, [sp, #8]
  44:	sdiv	x0, x8, x10
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE5beginEv:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE5beginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	cbz	x8, 38 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm+0x38>
  24:	ldr	x1, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm>
  30:	str	x0, [sp]
  34:	b	40 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm+0x40>
  38:	mov	x8, xzr
  3c:	str	x8, [sp]
  40:	ldr	x8, [sp]
  44:	mov	x0, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x3, [sp, #16]
  2c:	ldrb	w4, [sp, #15]
  30:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPN4llvm9StringRefESt6vectorIS2_SaIS2_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPN4llvm9StringRefESt6vectorIS2_SaIS2_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm9StringRefESaIS1_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE8max_sizeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE8max_sizeEv>
  18:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE8max_sizeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm9StringRefESaIS1_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x10                  	// #16
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x10, [x9, #8]
  14:	ldr	x9, [x9]
  18:	subs	x9, x10, x9
  1c:	sdiv	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_max_sizeERKS2_:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_max_sizeERKS2_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x7ffffffffffffff     	// #576460752303423487
  10:	sub	x9, x29, #0x10
  14:	add	x1, sp, #0x18
  18:	stur	x0, [x29, #-8]
  1c:	stur	x8, [x29, #-16]
  20:	ldur	x0, [x29, #-8]
  24:	str	x9, [sp, #16]
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_max_sizeERKS2_>
  30:	str	x0, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_max_sizeERKS2_>
  40:	ldr	x0, [x0]
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNKSt12_Vector_baseIN4llvm9StringRefESaIS1_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseIN4llvm9StringRefESaIS1_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm9StringRefEEE8max_sizeERKS2_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE8max_sizeERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE8max_sizeERKS2_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorIN4llvm9StringRefEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorIN4llvm9StringRefEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x7ffffffffffffff     	// #576460752303423487
   8:	str	x0, [sp, #8]
   c:	mov	x0, x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPN4llvm9StringRefESt6vectorIS2_SaIS2_EEEC2ERKS3_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPN4llvm9StringRefESt6vectorIS2_SaIS2_EEEC2ERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm9StringRefEEE8allocateERS2_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE8allocateERS2_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE8allocateERS2_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x10                  	// #16
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sturb	w4, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	str	x2, [sp, #16]
  1c:	str	x3, [sp, #8]
  20:	ldur	x0, [x29, #-16]
  24:	ldr	x1, [sp, #24]
  28:	ldr	x2, [sp, #16]
  2c:	ldr	x3, [sp, #8]
  30:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZSt12__relocate_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_:

0000000000000000 <_ZSt12__relocate_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x0, [x29, #-8]
  20:	bl	0 <_ZSt12__relocate_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  24:	ldur	x8, [x29, #-16]
  28:	str	x0, [sp, #24]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt12__relocate_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  34:	ldur	x8, [x29, #-24]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	bl	0 <_ZSt12__relocate_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  44:	ldr	x3, [sp, #32]
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt12__relocate_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_:

0000000000000000 <_ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x8, [x29, #-24]
  20:	str	x8, [sp, #24]
  24:	ldur	x8, [x29, #-8]
  28:	ldur	x9, [x29, #-16]
  2c:	cmp	x8, x9
  30:	b.eq	80 <_ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_+0x80>  // b.none
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  3c:	ldur	x8, [x29, #-8]
  40:	str	x0, [sp, #16]
  44:	mov	x0, x8
  48:	bl	0 <_ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  4c:	ldr	x2, [sp, #32]
  50:	ldr	x1, [sp, #16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x1
  5c:	ldr	x1, [sp, #8]
  60:	bl	0 <_ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  64:	ldur	x8, [x29, #-8]
  68:	add	x8, x8, #0x10
  6c:	stur	x8, [x29, #-8]
  70:	ldr	x8, [sp, #24]
  74:	add	x8, x8, #0x10
  78:	str	x8, [sp, #24]
  7c:	b	24 <_ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_+0x24>
  80:	ldr	x0, [sp, #24]
  84:	ldp	x29, x30, [sp, #64]
  88:	add	sp, sp, #0x50
  8c:	ret

Disassembly of section .text._ZSt12__niter_baseIPN4llvm9StringRefEET_S3_:

0000000000000000 <_ZSt12__niter_baseIPN4llvm9StringRefEET_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt19__relocate_object_aIN4llvm9StringRefES1_SaIS1_EEvPT_PT0_RT1_:

0000000000000000 <_ZSt19__relocate_object_aIN4llvm9StringRefES1_SaIS1_EEvPT_PT0_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x0, [x29, #-24]
  1c:	ldur	x1, [x29, #-8]
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #32]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #24]
  30:	bl	0 <_ZSt19__relocate_object_aIN4llvm9StringRefES1_SaIS1_EEvPT_PT0_RT1_>
  34:	ldr	x8, [sp, #32]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #24]
  44:	ldr	x2, [sp, #16]
  48:	bl	0 <_ZSt19__relocate_object_aIN4llvm9StringRefES1_SaIS1_EEvPT_PT0_RT1_>
  4c:	ldur	x0, [x29, #-24]
  50:	ldur	x8, [x29, #-16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x8
  5c:	bl	0 <_ZSt19__relocate_object_aIN4llvm9StringRefES1_SaIS1_EEvPT_PT0_RT1_>
  60:	ldr	x8, [sp, #8]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt19__relocate_object_aIN4llvm9StringRefES1_SaIS1_EEvPT_PT0_RT1_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZSt11__addressofIN4llvm9StringRefEEPT_RS2_:

0000000000000000 <_ZSt11__addressofIN4llvm9StringRefEEPT_RS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm9StringRefEEE7destroyIS1_EEvRS2_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE7destroyIS1_EEvRS2_PT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE7destroyIS1_EEvRS2_PT_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE7destroyIS2_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE7destroyIS2_EEvPT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm3opt7ArgList14toOptSpecifierENS0_12OptSpecifierE:

0000000000000000 <_ZN4llvm3opt7ArgList14toOptSpecifierENS0_12OptSpecifierE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #8]
   8:	ldr	w8, [sp, #8]
   c:	str	w8, [sp, #12]
  10:	ldr	w8, [sp, #12]
  14:	mov	w0, w8
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEENS_14iterator_rangeIT_EES9_S9_:

0000000000000000 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEENS_14iterator_rangeIT_EES9_S9_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	sub	x9, x29, #0x20
  10:	add	x2, sp, #0x20
  14:	str	x8, [sp, #24]
  18:	str	x1, [sp, #16]
  1c:	str	x9, [sp, #8]
  20:	str	x2, [sp]
  24:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEENS_14iterator_rangeIT_EES9_S9_>
  28:	ldr	q0, [x0]
  2c:	stur	q0, [x29, #-32]
  30:	ldr	x8, [x0, #16]
  34:	stur	x8, [x29, #-16]
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEENS_14iterator_rangeIT_EES9_S9_>
  40:	ldr	q0, [x0]
  44:	str	q0, [sp, #32]
  48:	ldr	x8, [x0, #16]
  4c:	str	x8, [sp, #48]
  50:	ldr	x0, [sp, #24]
  54:	ldr	x1, [sp, #8]
  58:	ldr	x2, [sp]
  5c:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEENS_14iterator_rangeIT_EES9_S9_>
  60:	ldp	x29, x30, [sp, #96]
  64:	add	sp, sp, #0x70
  68:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEC2ES5_S5_RA1_KNS0_12OptSpecifierE:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEC2ES5_S5_RA1_KNS0_12OptSpecifierE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	ldur	x8, [x29, #-8]
  20:	ldur	x9, [x29, #-16]
  24:	str	x9, [x8]
  28:	ldur	x9, [x29, #-24]
  2c:	str	x9, [x8, #8]
  30:	add	x9, x8, #0x10
  34:	add	x10, x8, #0x14
  38:	str	x8, [sp, #32]
  3c:	str	x10, [sp, #24]
  40:	str	x9, [sp, #16]
  44:	ldr	x8, [sp, #16]
  48:	mov	x0, x8
  4c:	str	x8, [sp, #8]
  50:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEC2ES5_S5_RA1_KNS0_12OptSpecifierE>
  54:	ldr	x8, [sp, #8]
  58:	add	x9, x8, #0x4
  5c:	ldr	x10, [sp, #24]
  60:	cmp	x9, x10
  64:	str	x9, [sp, #16]
  68:	b.ne	44 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEC2ES5_S5_RA1_KNS0_12OptSpecifierE+0x44>  // b.any
  6c:	stur	wzr, [x29, #-36]
  70:	ldur	w8, [x29, #-36]
  74:	cmp	w8, #0x1
  78:	b.eq	b0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEC2ES5_S5_RA1_KNS0_12OptSpecifierE+0xb0>  // b.none
  7c:	ldur	x8, [x29, #-32]
  80:	ldur	w9, [x29, #-36]
  84:	mov	w10, w9
  88:	ldr	x11, [sp, #32]
  8c:	add	x12, x11, #0x10
  90:	ldur	w9, [x29, #-36]
  94:	mov	w13, w9
  98:	ldr	w9, [x8, x10, lsl #2]
  9c:	str	w9, [x12, x13, lsl #2]
  a0:	ldur	w8, [x29, #-36]
  a4:	add	w8, w8, #0x1
  a8:	stur	w8, [x29, #-36]
  ac:	b	70 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEC2ES5_S5_RA1_KNS0_12OptSpecifierE+0x70>
  b0:	ldr	x0, [sp, #32]
  b4:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEC2ES5_S5_RA1_KNS0_12OptSpecifierE>
  b8:	ldp	x29, x30, [sp, #80]
  bc:	add	sp, sp, #0x60
  c0:	ret

Disassembly of section .text._ZSt4moveIRN4llvm3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEONSt16remove_referenceIT_E4typeEOSA_:

0000000000000000 <_ZSt4moveIRN4llvm3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEONSt16remove_referenceIT_E4typeEOSA_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEC2ES7_S7_:

0000000000000000 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEC2ES7_S7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x1
  18:	str	x2, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEC2ES7_S7_>
  24:	ldr	q0, [x0]
  28:	ldr	x8, [sp, #8]
  2c:	str	q0, [x8]
  30:	ldr	x9, [x0, #16]
  34:	str	x9, [x8, #16]
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEC2ES7_S7_>
  40:	ldr	q0, [x0]
  44:	ldr	x8, [sp, #8]
  48:	stur	q0, [x8, #24]
  4c:	ldr	x9, [x0, #16]
  50:	str	x9, [x8, #40]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	ldr	x9, [x8]
  20:	ldr	x10, [x8, #8]
  24:	cmp	x9, x10
  28:	b.eq	e8 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xe8>  // b.none
  2c:	ldr	x8, [sp, #8]
  30:	ldr	x9, [x8]
  34:	ldr	x9, [x9]
  38:	cbnz	x9, 40 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x40>
  3c:	b	d4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xd4>
  40:	ldr	x8, [sp, #8]
  44:	ldr	x9, [x8]
  48:	ldr	x0, [x9]
  4c:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv>
  50:	stur	x0, [x29, #-16]
  54:	ldr	x8, [sp, #8]
  58:	add	x9, x8, #0x10
  5c:	stur	x9, [x29, #-24]
  60:	ldur	x9, [x29, #-24]
  64:	str	x9, [sp, #32]
  68:	ldur	x9, [x29, #-24]
  6c:	add	x9, x9, #0x4
  70:	str	x9, [sp, #24]
  74:	ldr	x8, [sp, #32]
  78:	ldr	x9, [sp, #24]
  7c:	cmp	x8, x9
  80:	b.eq	d4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xd4>  // b.none
  84:	ldr	x8, [sp, #32]
  88:	ldr	w9, [x8]
  8c:	add	x0, sp, #0x14
  90:	str	w9, [sp, #20]
  94:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv>
  98:	tbnz	w0, #0, a0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xa0>
  9c:	b	d4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xd4>
  a0:	ldur	x0, [x29, #-16]
  a4:	ldr	w8, [sp, #20]
  a8:	str	w8, [sp, #16]
  ac:	ldr	w8, [sp, #16]
  b0:	mov	w1, w8
  b4:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  b8:	tbnz	w0, #0, c0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xc0>
  bc:	b	c4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xc4>
  c0:	b	e8 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xe8>
  c4:	ldr	x8, [sp, #32]
  c8:	add	x8, x8, #0x4
  cc:	str	x8, [sp, #32]
  d0:	b	74 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x74>
  d4:	ldr	x8, [sp, #8]
  d8:	ldr	x9, [x8]
  dc:	add	x9, x9, #0x8
  e0:	str	x9, [x8]
  e4:	b	18 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x18>
  e8:	ldp	x29, x30, [sp, #64]
  ec:	add	sp, sp, #0x50
  f0:	ret

Disassembly of section .text._ZNK4llvm3opt12OptSpecifier7isValidEv:

0000000000000000 <_ZNK4llvm3opt12OptSpecifier7isValidEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8]
  10:	cmp	w9, #0x0
  14:	cset	w9, ne  // ne = any
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm3opteqENS0_12arg_iteratorIPKPNS0_3ArgELj1EEES6_:

0000000000000000 <_ZN4llvm3opteqENS0_12arg_iteratorIPKPNS0_3ArgELj1EEES6_>:
   0:	ldr	x8, [x0]
   4:	ldr	x9, [x1]
   8:	cmp	x8, x9
   c:	cset	w10, eq  // eq = none
  10:	and	w0, w10, #0x1
  14:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIPKcE5sliceEmm:

0000000000000000 <_ZNK4llvm8ArrayRefIPKcE5sliceEmm>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-24]
  10:	str	x1, [sp, #32]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-24]
  1c:	ldr	x9, [sp, #32]
  20:	ldr	x10, [sp, #24]
  24:	add	x9, x9, x10
  28:	mov	x0, x8
  2c:	str	x8, [sp, #16]
  30:	str	x9, [sp, #8]
  34:	bl	0 <_ZNK4llvm8ArrayRefIPKcE5sliceEmm>
  38:	mov	w11, #0x0                   	// #0
  3c:	ldr	x8, [sp, #8]
  40:	cmp	x8, x0
  44:	str	w11, [sp, #4]
  48:	b.hi	54 <_ZNK4llvm8ArrayRefIPKcE5sliceEmm+0x54>  // b.pmore
  4c:	mov	w8, #0x1                   	// #1
  50:	str	w8, [sp, #4]
  54:	ldr	w8, [sp, #4]
  58:	tbnz	w8, #0, 60 <_ZNK4llvm8ArrayRefIPKcE5sliceEmm+0x60>
  5c:	b	64 <_ZNK4llvm8ArrayRefIPKcE5sliceEmm+0x64>
  60:	b	84 <_ZNK4llvm8ArrayRefIPKcE5sliceEmm+0x84>
  64:	adrp	x0, 0 <_ZNK4llvm8ArrayRefIPKcE5sliceEmm>
  68:	add	x0, x0, #0x0
  6c:	adrp	x1, 0 <_ZNK4llvm8ArrayRefIPKcE5sliceEmm>
  70:	add	x1, x1, #0x0
  74:	mov	w2, #0xbd                  	// #189
  78:	adrp	x3, 0 <_ZNK4llvm8ArrayRefIPKcE5sliceEmm>
  7c:	add	x3, x3, #0x0
  80:	bl	0 <__assert_fail>
  84:	ldr	x0, [sp, #16]
  88:	bl	0 <_ZNK4llvm8ArrayRefIPKcE5sliceEmm>
  8c:	ldr	x8, [sp, #32]
  90:	mov	x9, #0x8                   	// #8
  94:	mul	x8, x9, x8
  98:	add	x1, x0, x8
  9c:	ldr	x2, [sp, #24]
  a0:	sub	x0, x29, #0x10
  a4:	bl	0 <_ZNK4llvm8ArrayRefIPKcE5sliceEmm>
  a8:	ldur	x0, [x29, #-16]
  ac:	ldur	x1, [x29, #-8]
  b0:	ldp	x29, x30, [sp, #64]
  b4:	add	sp, sp, #0x50
  b8:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIPKcEC2EPKS2_m:

0000000000000000 <_ZN4llvm8ArrayRefIPKcEC2EPKS2_m>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x9, [x8, #8]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	bl	0 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, #0x20                  	// #32
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x1, [x9]
  1c:	ldr	x10, [x9, #16]
  20:	ldr	x11, [x9]
  24:	subs	x10, x10, x11
  28:	sdiv	x2, x10, x8
  2c:	mov	x0, x9
  30:	str	x9, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_:

0000000000000000 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_:

0000000000000000 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	cmp	x8, x9
  20:	b.eq	40 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x40>  // b.none
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  2c:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  30:	ldr	x8, [sp, #8]
  34:	add	x8, x8, #0x20
  38:	str	x8, [sp, #8]
  3c:	b	14 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x14>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_:

0000000000000000 <_ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg5claimEv:

0000000000000000 <_ZNK4llvm3opt3Arg5claimEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm3opt3Arg5claimEv>
  18:	ldrb	w8, [x0, #44]
  1c:	and	w8, w8, #0xfffffffe
  20:	orr	w8, w8, #0x1
  24:	strb	w8, [x0, #44]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg10getBaseArgEv:

0000000000000000 <_ZNK4llvm3opt3Arg10getBaseArgEv>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	ldr	x8, [sp, #24]
   c:	ldr	x9, [x8, #16]
  10:	str	x8, [sp, #16]
  14:	cbz	x9, 28 <_ZNK4llvm3opt3Arg10getBaseArgEv+0x28>
  18:	ldr	x8, [sp, #16]
  1c:	ldr	x9, [x8, #16]
  20:	str	x9, [sp, #8]
  24:	b	30 <_ZNK4llvm3opt3Arg10getBaseArgEv+0x30>
  28:	ldr	x8, [sp, #16]
  2c:	str	x8, [sp, #8]
  30:	ldr	x8, [sp, #8]
  34:	mov	x0, x8
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEE5beginEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x9, [sp, #8]
   c:	ldr	q0, [x9]
  10:	str	q0, [x8]
  14:	ldr	q0, [x9, #16]
  18:	str	q0, [x8, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEE3endEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x9, [sp, #8]
   c:	ldr	q0, [x9, #32]
  10:	str	q0, [x8]
  14:	ldr	q0, [x9, #48]
  18:	str	q0, [x8, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj4EEES6_:

0000000000000000 <_ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj4EEES6_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x8, sp, #0x20
  10:	mov	x9, sp
  14:	ldr	q0, [x0]
  18:	str	q0, [sp, #32]
  1c:	ldr	q0, [x0, #16]
  20:	str	q0, [sp, #48]
  24:	ldr	q0, [x1]
  28:	str	q0, [sp]
  2c:	ldr	q0, [x1, #16]
  30:	str	q0, [sp, #16]
  34:	mov	x0, x8
  38:	mov	x1, x9
  3c:	bl	0 <_ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj4EEES6_>
  40:	eor	w10, w0, #0x1
  44:	and	w0, w10, #0x1
  48:	ldp	x29, x30, [sp, #64]
  4c:	add	sp, sp, #0x50
  50:	ret

Disassembly of section .text._ZNK4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EEdeEv:

0000000000000000 <_ZNK4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EEppEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EEppEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	add	x9, x9, #0x8
  1c:	str	x9, [x8]
  20:	mov	x0, x8
  24:	str	x8, [sp]
  28:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EEppEv>
  2c:	ldr	x0, [sp]
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEEENS_14iterator_rangeIT_EES9_S9_:

0000000000000000 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEEENS_14iterator_rangeIT_EES9_S9_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	sub	x9, x29, #0x20
  10:	add	x2, sp, #0x20
  14:	str	x8, [sp, #24]
  18:	str	x1, [sp, #16]
  1c:	str	x9, [sp, #8]
  20:	str	x2, [sp]
  24:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEEENS_14iterator_rangeIT_EES9_S9_>
  28:	ldr	q0, [x0]
  2c:	stur	q0, [x29, #-32]
  30:	ldr	q0, [x0, #16]
  34:	stur	q0, [x29, #-16]
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEEENS_14iterator_rangeIT_EES9_S9_>
  40:	ldr	q0, [x0]
  44:	str	q0, [sp, #32]
  48:	ldr	q0, [x0, #16]
  4c:	str	q0, [sp, #48]
  50:	ldr	x0, [sp, #24]
  54:	ldr	x1, [sp, #8]
  58:	ldr	x2, [sp]
  5c:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEEENS_14iterator_rangeIT_EES9_S9_>
  60:	ldp	x29, x30, [sp, #96]
  64:	add	sp, sp, #0x70
  68:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EEC2ES5_S5_RA4_KNS0_12OptSpecifierE:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EEC2ES5_S5_RA4_KNS0_12OptSpecifierE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	ldur	x8, [x29, #-8]
  20:	ldur	x9, [x29, #-16]
  24:	str	x9, [x8]
  28:	ldur	x9, [x29, #-24]
  2c:	str	x9, [x8, #8]
  30:	add	x9, x8, #0x10
  34:	add	x10, x8, #0x20
  38:	str	x8, [sp, #32]
  3c:	str	x10, [sp, #24]
  40:	str	x9, [sp, #16]
  44:	ldr	x8, [sp, #16]
  48:	mov	x0, x8
  4c:	str	x8, [sp, #8]
  50:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EEC2ES5_S5_RA4_KNS0_12OptSpecifierE>
  54:	ldr	x8, [sp, #8]
  58:	add	x9, x8, #0x4
  5c:	ldr	x10, [sp, #24]
  60:	cmp	x9, x10
  64:	str	x9, [sp, #16]
  68:	b.ne	44 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EEC2ES5_S5_RA4_KNS0_12OptSpecifierE+0x44>  // b.any
  6c:	stur	wzr, [x29, #-36]
  70:	ldur	w8, [x29, #-36]
  74:	cmp	w8, #0x4
  78:	b.eq	b0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EEC2ES5_S5_RA4_KNS0_12OptSpecifierE+0xb0>  // b.none
  7c:	ldur	x8, [x29, #-32]
  80:	ldur	w9, [x29, #-36]
  84:	mov	w10, w9
  88:	ldr	x11, [sp, #32]
  8c:	add	x12, x11, #0x10
  90:	ldur	w9, [x29, #-36]
  94:	mov	w13, w9
  98:	ldr	w9, [x8, x10, lsl #2]
  9c:	str	w9, [x12, x13, lsl #2]
  a0:	ldur	w8, [x29, #-36]
  a4:	add	w8, w8, #0x1
  a8:	stur	w8, [x29, #-36]
  ac:	b	70 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EEC2ES5_S5_RA4_KNS0_12OptSpecifierE+0x70>
  b0:	ldr	x0, [sp, #32]
  b4:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EEC2ES5_S5_RA4_KNS0_12OptSpecifierE>
  b8:	ldp	x29, x30, [sp, #80]
  bc:	add	sp, sp, #0x60
  c0:	ret

Disassembly of section .text._ZSt4moveIRN4llvm3opt12arg_iteratorIPKPNS1_3ArgELj4EEEEONSt16remove_referenceIT_E4typeEOSA_:

0000000000000000 <_ZSt4moveIRN4llvm3opt12arg_iteratorIPKPNS1_3ArgELj4EEEEONSt16remove_referenceIT_E4typeEOSA_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEEC2ES7_S7_:

0000000000000000 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEEC2ES7_S7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x1
  18:	str	x2, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEEC2ES7_S7_>
  24:	ldr	q0, [x0]
  28:	ldr	x8, [sp, #8]
  2c:	str	q0, [x8]
  30:	ldr	q0, [x0, #16]
  34:	str	q0, [x8, #16]
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEEC2ES7_S7_>
  40:	ldr	q0, [x0]
  44:	ldr	x8, [sp, #8]
  48:	str	q0, [x8, #32]
  4c:	ldr	q0, [x0, #16]
  50:	str	q0, [x8, #48]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	ldr	x9, [x8]
  20:	ldr	x10, [x8, #8]
  24:	cmp	x9, x10
  28:	b.eq	e8 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv+0xe8>  // b.none
  2c:	ldr	x8, [sp, #8]
  30:	ldr	x9, [x8]
  34:	ldr	x9, [x9]
  38:	cbnz	x9, 40 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv+0x40>
  3c:	b	d4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv+0xd4>
  40:	ldr	x8, [sp, #8]
  44:	ldr	x9, [x8]
  48:	ldr	x0, [x9]
  4c:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv>
  50:	stur	x0, [x29, #-16]
  54:	ldr	x8, [sp, #8]
  58:	add	x9, x8, #0x10
  5c:	stur	x9, [x29, #-24]
  60:	ldur	x9, [x29, #-24]
  64:	str	x9, [sp, #32]
  68:	ldur	x9, [x29, #-24]
  6c:	add	x9, x9, #0x10
  70:	str	x9, [sp, #24]
  74:	ldr	x8, [sp, #32]
  78:	ldr	x9, [sp, #24]
  7c:	cmp	x8, x9
  80:	b.eq	d4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv+0xd4>  // b.none
  84:	ldr	x8, [sp, #32]
  88:	ldr	w9, [x8]
  8c:	add	x0, sp, #0x14
  90:	str	w9, [sp, #20]
  94:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv>
  98:	tbnz	w0, #0, a0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv+0xa0>
  9c:	b	d4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv+0xd4>
  a0:	ldur	x0, [x29, #-16]
  a4:	ldr	w8, [sp, #20]
  a8:	str	w8, [sp, #16]
  ac:	ldr	w8, [sp, #16]
  b0:	mov	w1, w8
  b4:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  b8:	tbnz	w0, #0, c0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv+0xc0>
  bc:	b	c4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv+0xc4>
  c0:	b	e8 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv+0xe8>
  c4:	ldr	x8, [sp, #32]
  c8:	add	x8, x8, #0x4
  cc:	str	x8, [sp, #32]
  d0:	b	74 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv+0x74>
  d4:	ldr	x8, [sp, #8]
  d8:	ldr	x9, [x8]
  dc:	add	x9, x9, #0x8
  e0:	str	x9, [x8]
  e4:	b	18 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv+0x18>
  e8:	ldp	x29, x30, [sp, #64]
  ec:	add	sp, sp, #0x50
  f0:	ret

Disassembly of section .text._ZN4llvm3opteqENS0_12arg_iteratorIPKPNS0_3ArgELj4EEES6_:

0000000000000000 <_ZN4llvm3opteqENS0_12arg_iteratorIPKPNS0_3ArgELj4EEES6_>:
   0:	ldr	x8, [x0]
   4:	ldr	x9, [x1]
   8:	cmp	x8, x9
   c:	cset	w10, eq  // eq = none
  10:	and	w0, w10, #0x1
  14:	ret

Disassembly of section .text._ZN4llvm3opteqENS0_12arg_iteratorIPPNS0_3ArgELj0EEES5_:

0000000000000000 <_ZN4llvm3opteqENS0_12arg_iteratorIPPNS0_3ArgELj0EEES5_>:
   0:	ldr	x8, [x0]
   4:	ldr	x9, [x1]
   8:	cmp	x8, x9
   c:	cset	w10, eq  // eq = none
  10:	and	w0, w10, #0x1
  14:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm9StringRefESaIS1_EE4dataEv:

0000000000000000 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE4dataEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x1, [x8]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE4dataEv>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm9StringRefESaIS1_EE11_M_data_ptrIS1_EEPT_S6_:

0000000000000000 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE11_M_data_ptrIS1_EEPT_S6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm4joinIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS8_SaIS8_EEEEEES8_T_SE_NS_9StringRefE:

0000000000000000 <_ZN4llvm4joinIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS8_SaIS8_EEEEEES8_T_SE_NS_9StringRefE>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	stur	x2, [x29, #-40]
  1c:	stur	x3, [x29, #-32]
  20:	ldur	x9, [x29, #-16]
  24:	str	x9, [sp, #48]
  28:	ldur	x9, [x29, #-24]
  2c:	str	x9, [sp, #40]
  30:	ldur	q0, [x29, #-40]
  34:	str	q0, [sp, #16]
  38:	ldr	x0, [sp, #48]
  3c:	ldr	x1, [sp, #40]
  40:	ldr	x2, [sp, #16]
  44:	ldr	x3, [sp, #24]
  48:	ldrb	w4, [sp, #15]
  4c:	bl	0 <_ZN4llvm4joinIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS8_SaIS8_EEEEEES8_T_SE_NS_9StringRefE>
  50:	ldp	x29, x30, [sp, #96]
  54:	add	sp, sp, #0x70
  58:	ret

Disassembly of section .text._ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag:

0000000000000000 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #144]
   8:	add	x29, sp, #0x90
   c:	mov	w9, #0x1                   	// #1
  10:	sub	x10, x29, #0x10
  14:	sub	x11, x29, #0x18
  18:	stur	x8, [x29, #-8]
  1c:	stur	x0, [x29, #-16]
  20:	stur	x1, [x29, #-24]
  24:	stur	x2, [x29, #-40]
  28:	stur	x3, [x29, #-32]
  2c:	sturb	w4, [x29, #-41]
  30:	mov	w12, wzr
  34:	and	w9, w12, w9
  38:	sturb	w9, [x29, #-42]
  3c:	mov	x0, x8
  40:	str	x8, [sp, #40]
  44:	str	x10, [sp, #32]
  48:	str	x11, [sp, #24]
  4c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  50:	ldr	x0, [sp, #32]
  54:	ldr	x1, [sp, #24]
  58:	bl	0 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag>
  5c:	tbnz	w0, #0, 64 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag+0x64>
  60:	b	7c <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag+0x7c>
  64:	mov	w8, #0x1                   	// #1
  68:	and	w8, w8, #0x1
  6c:	sturb	w8, [x29, #-42]
  70:	mov	w8, #0x1                   	// #1
  74:	stur	w8, [x29, #-48]
  78:	b	184 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag+0x184>
  7c:	ldur	x8, [x29, #-16]
  80:	stur	x8, [x29, #-64]
  84:	ldur	x8, [x29, #-24]
  88:	str	x8, [sp, #72]
  8c:	ldur	x0, [x29, #-64]
  90:	ldr	x1, [sp, #72]
  94:	bl	0 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag>
  98:	subs	x8, x0, #0x1
  9c:	sub	x0, x29, #0x28
  a0:	str	x8, [sp, #16]
  a4:	bl	0 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag>
  a8:	ldr	x8, [sp, #16]
  ac:	mul	x9, x8, x0
  b0:	stur	x9, [x29, #-56]
  b4:	ldur	x9, [x29, #-16]
  b8:	str	x9, [sp, #64]
  bc:	add	x0, sp, #0x40
  c0:	sub	x1, x29, #0x18
  c4:	bl	0 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag>
  c8:	tbnz	w0, #0, d0 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag+0xd0>
  cc:	b	f4 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag+0xf4>
  d0:	sub	x0, x29, #0x10
  d4:	bl	0 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag>
  d8:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
  dc:	ldur	x8, [x29, #-56]
  e0:	add	x8, x8, x0
  e4:	stur	x8, [x29, #-56]
  e8:	add	x0, sp, #0x40
  ec:	bl	0 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag>
  f0:	b	bc <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag+0xbc>
  f4:	ldur	x1, [x29, #-56]
  f8:	ldr	x0, [sp, #40]
  fc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEm>
 100:	sub	x0, x29, #0x10
 104:	bl	0 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag>
 108:	ldr	x8, [sp, #40]
 10c:	str	x0, [sp, #8]
 110:	mov	x0, x8
 114:	ldr	x1, [sp, #8]
 118:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLERKS4_>
 11c:	sub	x0, x29, #0x10
 120:	bl	0 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag>
 124:	sub	x1, x29, #0x18
 128:	bl	0 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag>
 12c:	tbnz	w0, #0, 134 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag+0x134>
 130:	b	170 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag+0x170>
 134:	ldur	q0, [x29, #-40]
 138:	str	q0, [sp, #48]
 13c:	ldr	x1, [sp, #48]
 140:	ldr	x2, [sp, #56]
 144:	ldr	x0, [sp, #40]
 148:	bl	0 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag>
 14c:	sub	x8, x29, #0x10
 150:	mov	x0, x8
 154:	bl	0 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag>
 158:	ldr	x8, [sp, #40]
 15c:	str	x0, [sp]
 160:	mov	x0, x8
 164:	ldr	x1, [sp]
 168:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLERKS4_>
 16c:	b	11c <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag+0x11c>
 170:	mov	w8, #0x1                   	// #1
 174:	and	w8, w8, #0x1
 178:	sturb	w8, [x29, #-42]
 17c:	mov	w8, #0x1                   	// #1
 180:	stur	w8, [x29, #-48]
 184:	ldurb	w8, [x29, #-42]
 188:	tbnz	w8, #0, 194 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag+0x194>
 18c:	ldr	x0, [sp, #40]
 190:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 194:	ldp	x29, x30, [sp, #144]
 198:	add	sp, sp, #0xa0
 19c:	ret

Disassembly of section .text._ZN9__gnu_cxxeqIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESG_:

0000000000000000 <_ZN9__gnu_cxxeqIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESG_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZN9__gnu_cxxeqIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESG_>
  1c:	ldr	x8, [x0]
  20:	ldr	x0, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZN9__gnu_cxxeqIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESG_>
  2c:	ldr	x8, [x0]
  30:	ldr	x9, [sp, #8]
  34:	cmp	x9, x8
  38:	cset	w10, eq  // eq = none
  3c:	and	w0, w10, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt8distanceIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEENSt15iterator_traitsIT_E15difference_typeESE_SE_:

0000000000000000 <_ZSt8distanceIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEENSt15iterator_traitsIT_E15difference_typeESE_SE_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	str	x9, [sp, #24]
  20:	ldur	x9, [x29, #-16]
  24:	str	x9, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt8distanceIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEENSt15iterator_traitsIT_E15difference_typeESE_SE_>
  30:	ldr	x0, [sp, #24]
  34:	ldr	x1, [sp, #16]
  38:	ldrb	w2, [sp, #15]
  3c:	bl	0 <_ZSt8distanceIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEENSt15iterator_traitsIT_E15difference_typeESE_SE_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN4llvmpLERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_9StringRefE:

0000000000000000 <_ZN4llvmpLERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_9StringRefE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-8]
  18:	stur	x0, [x29, #-24]
  1c:	ldur	x0, [x29, #-24]
  20:	str	x0, [sp, #32]
  24:	mov	x0, x8
  28:	str	x8, [sp, #24]
  2c:	bl	0 <_ZN4llvmpLERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_9StringRefE>
  30:	ldr	x8, [sp, #24]
  34:	str	x0, [sp, #16]
  38:	mov	x0, x8
  3c:	bl	0 <_ZN4llvmpLERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_9StringRefE>
  40:	ldr	x8, [sp, #32]
  44:	str	x0, [sp, #8]
  48:	mov	x0, x8
  4c:	ldr	x1, [sp, #16]
  50:	ldr	x2, [sp, #8]
  54:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcm>
  58:	ldp	x29, x30, [sp, #64]
  5c:	add	sp, sp, #0x50
  60:	ret

Disassembly of section .text._ZSt10__distanceIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEENSt15iterator_traitsIT_E15difference_typeESE_SE_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEENSt15iterator_traitsIT_E15difference_typeESE_SE_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sub	x8, x29, #0x8
  10:	add	x9, sp, #0x10
  14:	stur	x0, [x29, #-8]
  18:	str	x1, [sp, #16]
  1c:	strb	w2, [sp, #15]
  20:	mov	x0, x9
  24:	mov	x1, x8
  28:	bl	0 <_ZSt10__distanceIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEENSt15iterator_traitsIT_E15difference_typeESE_SE_St26random_access_iterator_tag>
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZSt19__iterator_categoryIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEENSt15iterator_traitsIT_E17iterator_categoryERKSE_:

0000000000000000 <_ZSt19__iterator_categoryIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEENSt15iterator_traitsIT_E17iterator_categoryERKSE_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZSt8_DestroyIPPKcS1_EvT_S3_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPPKcS1_EvT_S3_RSaIT0_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	bl	0 <_ZSt8_DestroyIPPKcS1_EvT_S3_RSaIT0_E>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPKcSaIS1_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseIPKcSaIS1_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPKcSaIS1_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPKcSaIS1_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x1, [x9]
  1c:	ldr	x10, [x9, #16]
  20:	ldr	x11, [x9]
  24:	subs	x10, x10, x11
  28:	sdiv	x2, x10, x8
  2c:	mov	x0, x9
  30:	str	x9, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIPKcSaIS1_EED2Ev>
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZNSt12_Vector_baseIPKcSaIS1_EED2Ev>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyIPPKcEvT_S3_:

0000000000000000 <_ZSt8_DestroyIPPKcEvT_S3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZSt8_DestroyIPPKcEvT_S3_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb1EE9__destroyIPPKcEEvT_S5_:

0000000000000000 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPKcEEvT_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPKcSaIS1_EE13_M_deallocateEPS1_m:

0000000000000000 <_ZNSt12_Vector_baseIPKcSaIS1_EE13_M_deallocateEPS1_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseIPKcSaIS1_EE13_M_deallocateEPS1_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIPKcSaIS1_EE13_M_deallocateEPS1_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPKcSaIS1_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPKcSaIS1_EE12_Vector_implD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseIPKcSaIS1_EE12_Vector_implD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIPKcEE10deallocateERS2_PS1_m:

0000000000000000 <_ZNSt16allocator_traitsISaIPKcEE10deallocateERS2_PS1_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaIPKcEE10deallocateERS2_PS1_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPKcE10deallocateEPS2_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPKcE10deallocateEPS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNSaIPKcED2Ev:

0000000000000000 <_ZNSaIPKcED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaIPKcED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPKcED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPKcED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEC2ERKS7_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEC2ERKS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt6vectorIPKcSaIS1_EE12emplace_backIJS1_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorIPKcSaIS1_EE12emplace_backIJS1_EEEvDpOT_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [x8, #8]
  1c:	ldr	x10, [x8, #16]
  20:	cmp	x9, x10
  24:	str	x8, [sp, #32]
  28:	b.eq	6c <_ZNSt6vectorIPKcSaIS1_EE12emplace_backIJS1_EEEvDpOT_+0x6c>  // b.none
  2c:	ldr	x8, [sp, #32]
  30:	ldr	x1, [x8, #8]
  34:	ldur	x0, [x29, #-16]
  38:	str	x1, [sp, #24]
  3c:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE12emplace_backIJS1_EEEvDpOT_>
  40:	ldr	x8, [sp, #32]
  44:	str	x0, [sp, #16]
  48:	mov	x0, x8
  4c:	ldr	x1, [sp, #24]
  50:	ldr	x2, [sp, #16]
  54:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE12emplace_backIJS1_EEEvDpOT_>
  58:	ldr	x8, [sp, #32]
  5c:	ldr	x9, [x8, #8]
  60:	add	x9, x9, #0x8
  64:	str	x9, [x8, #8]
  68:	b	98 <_ZNSt6vectorIPKcSaIS1_EE12emplace_backIJS1_EEEvDpOT_+0x98>
  6c:	ldr	x0, [sp, #32]
  70:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE12emplace_backIJS1_EEEvDpOT_>
  74:	stur	x0, [x29, #-24]
  78:	ldur	x0, [x29, #-16]
  7c:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE12emplace_backIJS1_EEEvDpOT_>
  80:	ldur	x1, [x29, #-24]
  84:	ldr	x8, [sp, #32]
  88:	str	x0, [sp, #8]
  8c:	mov	x0, x8
  90:	ldr	x2, [sp, #8]
  94:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE12emplace_backIJS1_EEEvDpOT_>
  98:	ldp	x29, x30, [sp, #64]
  9c:	add	sp, sp, #0x50
  a0:	ret

Disassembly of section .text._ZSt4moveIRPKcEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRPKcEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIPKcEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaIPKcEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x8, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #8]
  30:	bl	0 <_ZNSt16allocator_traitsISaIPKcEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt16allocator_traitsISaIPKcEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZSt7forwardIPKcEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIPKcEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #208]
   8:	add	x29, sp, #0xd0
   c:	mov	x8, #0x1                   	// #1
  10:	adrp	x9, 0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  14:	add	x9, x9, #0x0
  18:	mov	x10, xzr
  1c:	mov	x11, #0x8                   	// #8
  20:	sub	x12, x29, #0x8
  24:	sub	x13, x29, #0x40
  28:	stur	x1, [x29, #-8]
  2c:	stur	x0, [x29, #-16]
  30:	stur	x2, [x29, #-24]
  34:	ldur	x14, [x29, #-16]
  38:	mov	x0, x14
  3c:	mov	x1, x8
  40:	mov	x2, x9
  44:	stur	x10, [x29, #-88]
  48:	stur	x11, [x29, #-96]
  4c:	str	x12, [sp, #104]
  50:	str	x13, [sp, #96]
  54:	str	x14, [sp, #88]
  58:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  5c:	stur	x0, [x29, #-32]
  60:	ldr	x8, [sp, #88]
  64:	ldr	x9, [x8]
  68:	stur	x9, [x29, #-40]
  6c:	mov	x9, #0x8                   	// #8
  70:	ldr	x10, [x8, #8]
  74:	stur	x10, [x29, #-48]
  78:	mov	x0, x8
  7c:	str	x9, [sp, #80]
  80:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  84:	stur	x0, [x29, #-64]
  88:	ldr	x0, [sp, #104]
  8c:	ldr	x1, [sp, #96]
  90:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  94:	stur	x0, [x29, #-56]
  98:	ldur	x1, [x29, #-32]
  9c:	ldr	x0, [sp, #88]
  a0:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  a4:	stur	x0, [x29, #-72]
  a8:	ldur	x8, [x29, #-72]
  ac:	stur	x8, [x29, #-80]
  b0:	ldur	x8, [x29, #-72]
  b4:	ldur	x9, [x29, #-56]
  b8:	ldr	x10, [sp, #80]
  bc:	mul	x9, x10, x9
  c0:	add	x1, x8, x9
  c4:	ldur	x0, [x29, #-24]
  c8:	str	x1, [sp, #72]
  cc:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  d0:	ldr	x8, [sp, #88]
  d4:	str	x0, [sp, #64]
  d8:	mov	x0, x8
  dc:	ldr	x1, [sp, #72]
  e0:	ldr	x2, [sp, #64]
  e4:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  e8:	ldur	x8, [x29, #-88]
  ec:	stur	x8, [x29, #-80]
  f0:	ldur	x0, [x29, #-40]
  f4:	ldr	x9, [sp, #104]
  f8:	str	x0, [sp, #56]
  fc:	mov	x0, x9
 100:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 104:	ldr	x1, [x0]
 108:	ldur	x2, [x29, #-72]
 10c:	ldr	x0, [sp, #88]
 110:	str	x1, [sp, #48]
 114:	str	x2, [sp, #40]
 118:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 11c:	ldr	x8, [sp, #56]
 120:	str	x0, [sp, #32]
 124:	mov	x0, x8
 128:	ldr	x1, [sp, #48]
 12c:	ldr	x2, [sp, #40]
 130:	ldr	x3, [sp, #32]
 134:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 138:	stur	x0, [x29, #-80]
 13c:	ldur	x8, [x29, #-80]
 140:	add	x8, x8, #0x8
 144:	stur	x8, [x29, #-80]
 148:	ldr	x0, [sp, #104]
 14c:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 150:	ldr	x0, [x0]
 154:	ldur	x1, [x29, #-48]
 158:	ldur	x2, [x29, #-80]
 15c:	ldr	x8, [sp, #88]
 160:	str	x0, [sp, #24]
 164:	mov	x0, x8
 168:	str	x1, [sp, #16]
 16c:	str	x2, [sp, #8]
 170:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 174:	ldr	x8, [sp, #24]
 178:	str	x0, [sp]
 17c:	mov	x0, x8
 180:	ldr	x1, [sp, #16]
 184:	ldr	x2, [sp, #8]
 188:	ldr	x3, [sp]
 18c:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 190:	stur	x0, [x29, #-80]
 194:	ldur	x1, [x29, #-40]
 198:	ldr	x8, [sp, #88]
 19c:	ldr	x9, [x8, #16]
 1a0:	ldur	x10, [x29, #-40]
 1a4:	subs	x9, x9, x10
 1a8:	ldur	x10, [x29, #-96]
 1ac:	sdiv	x2, x9, x10
 1b0:	mov	x0, x8
 1b4:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 1b8:	ldur	x8, [x29, #-72]
 1bc:	ldr	x9, [sp, #88]
 1c0:	str	x8, [x9]
 1c4:	ldur	x8, [x29, #-80]
 1c8:	str	x8, [x9, #8]
 1cc:	ldur	x8, [x29, #-72]
 1d0:	ldur	x10, [x29, #-32]
 1d4:	ldr	x11, [sp, #80]
 1d8:	mul	x10, x11, x10
 1dc:	add	x8, x8, x10
 1e0:	str	x8, [x9, #16]
 1e4:	ldp	x29, x30, [sp, #208]
 1e8:	add	sp, sp, #0xe0
 1ec:	ret

Disassembly of section .text._ZNSt6vectorIPKcSaIS1_EE3endEv:

0000000000000000 <_ZNSt6vectorIPKcSaIS1_EE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPKcE9constructIS2_JS2_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPKcE9constructIS2_JS2_EEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x8, [sp, #16]
  1c:	ldr	x0, [sp, #8]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorIPKcE9constructIS2_JS2_EEEvPT_DpOT0_>
  28:	ldr	x8, [x0]
  2c:	ldr	x9, [sp]
  30:	str	x8, [x9]
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_:

0000000000000000 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #48]
  24:	bl	0 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_>
  28:	ldr	x8, [sp, #48]
  2c:	str	x0, [sp, #40]
  30:	mov	x0, x8
  34:	bl	0 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_>
  38:	ldr	x8, [sp, #40]
  3c:	subs	x9, x8, x0
  40:	ldur	x10, [x29, #-16]
  44:	cmp	x9, x10
  48:	b.cs	54 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_+0x54>  // b.hs, b.nlast
  4c:	ldur	x0, [x29, #-24]
  50:	bl	0 <_ZSt20__throw_length_errorPKc>
  54:	ldr	x0, [sp, #48]
  58:	bl	0 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_>
  5c:	ldr	x8, [sp, #48]
  60:	str	x0, [sp, #32]
  64:	mov	x0, x8
  68:	bl	0 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_>
  6c:	sub	x8, x29, #0x28
  70:	stur	x0, [x29, #-40]
  74:	mov	x0, x8
  78:	sub	x1, x29, #0x10
  7c:	bl	0 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_>
  80:	ldr	x8, [x0]
  84:	ldr	x9, [sp, #32]
  88:	add	x8, x9, x8
  8c:	stur	x8, [x29, #-32]
  90:	ldur	x8, [x29, #-32]
  94:	ldr	x0, [sp, #48]
  98:	str	x8, [sp, #24]
  9c:	bl	0 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_>
  a0:	ldr	x8, [sp, #24]
  a4:	cmp	x8, x0
  a8:	b.cc	c8 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_+0xc8>  // b.lo, b.ul, b.last
  ac:	ldur	x8, [x29, #-32]
  b0:	ldr	x0, [sp, #48]
  b4:	str	x8, [sp, #16]
  b8:	bl	0 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_>
  bc:	ldr	x8, [sp, #16]
  c0:	cmp	x8, x0
  c4:	b.ls	d8 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_+0xd8>  // b.plast
  c8:	ldr	x0, [sp, #48]
  cc:	bl	0 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_>
  d0:	str	x0, [sp, #8]
  d4:	b	e0 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_+0xe0>
  d8:	ldur	x8, [x29, #-32]
  dc:	str	x8, [sp, #8]
  e0:	ldr	x8, [sp, #8]
  e4:	mov	x0, x8
  e8:	ldp	x29, x30, [sp, #96]
  ec:	add	sp, sp, #0x70
  f0:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPPKcSt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_:

0000000000000000 <_ZN9__gnu_cxxmiIPPKcSt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x8                   	// #8
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN9__gnu_cxxmiIPPKcSt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
  24:	ldr	x8, [x0]
  28:	ldr	x0, [sp, #16]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZN9__gnu_cxxmiIPPKcSt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
  34:	ldr	x8, [x0]
  38:	ldr	x9, [sp]
  3c:	subs	x8, x9, x8
  40:	ldr	x10, [sp, #8]
  44:	sdiv	x0, x8, x10
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorIPKcSaIS1_EE5beginEv:

0000000000000000 <_ZNSt6vectorIPKcSaIS1_EE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE5beginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPKcSaIS1_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIPKcSaIS1_EE11_M_allocateEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	cbz	x8, 38 <_ZNSt12_Vector_baseIPKcSaIS1_EE11_M_allocateEm+0x38>
  24:	ldr	x1, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseIPKcSaIS1_EE11_M_allocateEm>
  30:	str	x0, [sp]
  34:	b	40 <_ZNSt12_Vector_baseIPKcSaIS1_EE11_M_allocateEm+0x40>
  38:	mov	x8, xzr
  3c:	str	x8, [sp]
  40:	ldr	x8, [sp]
  44:	mov	x0, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorIPKcSaIS1_EE11_S_relocateEPS1_S4_S4_RS2_:

0000000000000000 <_ZNSt6vectorIPKcSaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x3, [sp, #16]
  2c:	ldrb	w4, [sp, #15]
  30:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPPKcSt6vectorIS2_SaIS2_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPPKcSt6vectorIS2_SaIS2_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt6vectorIPKcSaIS1_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorIPKcSaIS1_EE8max_sizeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt6vectorIPKcSaIS1_EE8max_sizeEv>
  18:	bl	0 <_ZNKSt6vectorIPKcSaIS1_EE8max_sizeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNKSt6vectorIPKcSaIS1_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorIPKcSaIS1_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x8                   	// #8
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x10, [x9, #8]
  14:	ldr	x9, [x9]
  18:	subs	x9, x10, x9
  1c:	sdiv	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNSt6vectorIPKcSaIS1_EE11_S_max_sizeERKS2_:

0000000000000000 <_ZNSt6vectorIPKcSaIS1_EE11_S_max_sizeERKS2_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  10:	sub	x9, x29, #0x10
  14:	add	x1, sp, #0x18
  18:	stur	x0, [x29, #-8]
  1c:	stur	x8, [x29, #-16]
  20:	ldur	x0, [x29, #-8]
  24:	str	x9, [sp, #16]
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE11_S_max_sizeERKS2_>
  30:	str	x0, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE11_S_max_sizeERKS2_>
  40:	ldr	x0, [x0]
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNKSt12_Vector_baseIPKcSaIS1_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseIPKcSaIS1_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIPKcEE8max_sizeERKS2_:

0000000000000000 <_ZNSt16allocator_traitsISaIPKcEE8max_sizeERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt16allocator_traitsISaIPKcEE8max_sizeERKS2_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorIPKcE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorIPKcE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
   8:	str	x0, [sp, #8]
   c:	mov	x0, x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPPKcSt6vectorIS2_SaIS2_EEEC2ERKS3_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPPKcSt6vectorIS2_SaIS2_EEEC2ERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIPKcEE8allocateERS2_m:

0000000000000000 <_ZNSt16allocator_traitsISaIPKcEE8allocateERS2_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaIPKcEE8allocateERS2_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPKcE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPKcE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorIPKcE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorIPKcE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x8                   	// #8
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorIPKcSaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorIPKcSaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sturb	w4, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	str	x2, [sp, #16]
  1c:	str	x3, [sp, #8]
  20:	ldur	x0, [x29, #-16]
  24:	ldr	x1, [sp, #24]
  28:	ldr	x2, [sp, #16]
  2c:	ldr	x3, [sp, #8]
  30:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZSt12__relocate_aIPPKcS2_SaIS1_EET0_T_S5_S4_RT1_:

0000000000000000 <_ZSt12__relocate_aIPPKcS2_SaIS1_EET0_T_S5_S4_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x0, [x29, #-8]
  20:	bl	0 <_ZSt12__relocate_aIPPKcS2_SaIS1_EET0_T_S5_S4_RT1_>
  24:	ldur	x8, [x29, #-16]
  28:	str	x0, [sp, #24]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt12__relocate_aIPPKcS2_SaIS1_EET0_T_S5_S4_RT1_>
  34:	ldur	x8, [x29, #-24]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	bl	0 <_ZSt12__relocate_aIPPKcS2_SaIS1_EET0_T_S5_S4_RT1_>
  44:	ldr	x3, [sp, #32]
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt12__relocate_aIPPKcS2_SaIS1_EET0_T_S5_S4_RT1_>
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPKcS1_ENSt9enable_ifIXsr3std24__is_bitwise_relocatableIT_EE5valueEPS3_E4typeES4_S4_S4_RSaIT0_E:

0000000000000000 <_ZSt14__relocate_a_1IPKcS1_ENSt9enable_ifIXsr3std24__is_bitwise_relocatableIT_EE5valueEPS3_E4typeES4_S4_S4_RSaIT0_E>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x8                   	// #8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	str	x3, [sp, #16]
  20:	ldur	x9, [x29, #-16]
  24:	ldur	x10, [x29, #-8]
  28:	subs	x9, x9, x10
  2c:	sdiv	x8, x9, x8
  30:	str	x8, [sp, #8]
  34:	ldr	x8, [sp, #8]
  38:	cmp	x8, #0x0
  3c:	cset	w11, le
  40:	tbnz	w11, #0, 5c <_ZSt14__relocate_a_1IPKcS1_ENSt9enable_ifIXsr3std24__is_bitwise_relocatableIT_EE5valueEPS3_E4typeES4_S4_S4_RSaIT0_E+0x5c>
  44:	ldr	x0, [sp, #24]
  48:	ldur	x1, [x29, #-8]
  4c:	ldr	x8, [sp, #8]
  50:	mov	x9, #0x8                   	// #8
  54:	mul	x2, x8, x9
  58:	bl	0 <memmove>
  5c:	ldr	x8, [sp, #24]
  60:	ldr	x9, [sp, #8]
  64:	mov	x10, #0x8                   	// #8
  68:	mul	x9, x10, x9
  6c:	add	x0, x8, x9
  70:	ldp	x29, x30, [sp, #48]
  74:	add	sp, sp, #0x40
  78:	ret

Disassembly of section .text._ZSt12__niter_baseIPPKcET_S3_:

0000000000000000 <_ZSt12__niter_baseIPPKcET_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt6vectorIPKcSaIS1_EE4dataEv:

0000000000000000 <_ZNKSt6vectorIPKcSaIS1_EE4dataEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x1, [x8]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNKSt6vectorIPKcSaIS1_EE4dataEv>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNKSt6vectorIPKcSaIS1_EE11_M_data_ptrIS1_EEPT_S6_:

0000000000000000 <_ZNKSt6vectorIPKcSaIS1_EE11_M_data_ptrIS1_EEPT_S6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret
