`timescale 1ns / 1ps


module cpu (
    input clk,
    input rst_n
);
  wire rst = ~rst_n;

  wire [31:0] df_pc_jump;
  wire df_jump;
  wire stall;
  wire [31:0] fd_pcp4;
  wire [31:0] fd_inst;

  fetch FETCH (
      .clk(clk),
      .rst(rst),
      ._pc_jump(df_pc_jump),
      ._jump(df_jump),
      ._stall(stall),
      .pcp4(fd_pcp4),
      .inst(fd_inst)
  );

  wire [31:0] de_rd1, de_rd2;
  wire [31:0] de_imm_ext;

  wire [3:0] de_alu_op;
  wire de_alu_src;
  wire [31:0] de_pcp8;

  wire de_reg_we, de_mem_we;
  wire [4:0] de_reg_wa;
  wire [2:0] de_wd_mux;
  wire [2:0] de_jump_op;
  wire [1:0] de_extend_op;
  wire [1:0] de_wb_dst_mux;
  wire [2:0] de_wb_src_mux;

  wire [4:0] de_shamt;

  // for hazard unit
  wire ed_we, md_we, wd_we;
  wire [4:0] ed_wa, md_wa, wd_wa;
  wire [31:0] ed_wd, md_wd, wd_wd;

  wire [5:0] de_opcode;

  decode DECODE (
      .clk(clk),
      .rst(rst),
      ._pcp4(fd_pcp4),
      ._inst(fd_inst),
      //**************************Hazard Unit**************************************  
      ._exe_we(ed_we),
      ._exe_wa(ed_wa),
      ._exe_wd(ed_wd),
      ._mem_we(md_we),
      ._mem_wa(md_wa),
      ._mem_wd(md_wd),
      ._writeback_we(wd_we),
      ._writeback_wa(wd_wa),
      ._writeback_wd(wd_wd),
      //**************************Hazard Unit**************************************  
      .rd1(de_rd1),  // ä»å¯„å­˜å™¨å †è¾“å‡ºçš„ç¬¬ä¸€ä¸ªdata
      .rd2(de_rd2),  // ä»å¯„å­˜å™¨å †è¾“å‡ºçš„ç¬¬äºŒä¸ªdata
      .imm_ext(de_imm_ext), // æ‰©å±•åçš„immï¼Œåœ¨executeé‡Œé?‰æ‹©åˆ°åº•ç”¨immè¿˜æ˜¯rd2æ”¾åˆ°alué‡?
      .alu_op(de_alu_op),  // aluåšä»€ä¹ˆè¿ç®?
      .alu_src(de_alu_src),  // é€‰æ‹©å“ªä¸ªæ˜¯aluçš„æ“ä½œæ•°
      .pcp8(de_pcp8),  // è¾“å‡ºçš„pc + 8ï¼Œç”¨äºlinkå†™å…¥$31
      .reg_we(de_reg_we),  // å†™å…¥regçš„ä½¿èƒ?
      .mem_we(de_mem_we),  // å†™å…¥å†…å­˜çš„ä½¿èƒ?
      .reg_write_addr(de_reg_wa),  // å†™å›å“ªä¸ªå¯„å­˜å™?
      .reg_wd_mux(de_wd_mux),  // å†™å›çš„æ•°æ®æ¥æºï¼Œé€‰å“ªæ¡è·¯
      // To instruction fetch
      .pc_jump(df_pc_jump),
      .jump(df_jump),
      .opcode(de_opcode),
      .stall(stall)
  );

  wire [31:0] em_res;
  wire [2:0] em_wb_dst_mux;
  wire [31:0] em_mem_wd;

  wire overflow;  // è¿™ç©æ„ï¼Œç°åœ¨ä¸è¾“å‡ºç»™ä»»ä½•äº?

  wire em_reg_we, em_mem_we;
  wire [ 4:0] em_reg_wa;
  wire [31:0] em_imm_ext;
  wire [31:0] em_alu_res;
  wire [31:0] em_rd2;
  wire [ 2:0] em_wd_mux;
  wire [ 5:0] em_opcode;
  wire [31:0] em_pcp8;

  execute EXECUTE (
      .clk(clk),
      .rst(rst),
      ._alu_op(de_alu_op),
      ._alu_src(de_alu_src),
      ._rd1(de_rd1),
      ._rd2(de_rd2),
      ._imm_ext(de_imm_ext),
      ._pcp8(de_pcp8),
      ._reg_write_addr(de_reg_wa),  // å¯„å­˜å™¨å†™å…¥åœ°å?ï¼Œåœ¨decodeä¸­å·²è¢«è®¡ç®?
      ._op_code(de_opcode),  // æ“ä½œç ï¼Œç”¨äºlbç­‰è®¿å­˜æ“ä½?
      ._reg_wd_mux(de_wd_mux),  // regå†™å›çš„æ•°æ®æ¥æº?
      ._reg_we(de_reg_we),  // æ–°æ¥çš„æŒ‡ä»¤è¦ä¸è¦å†™å…¥å¯„å­˜å™?
      ._mem_we(de_mem_we),  // æ–°æ¥çš„æŒ‡ä»¤è¦ä¸è¦å†™å…¥data mem
      ._stall(stall),
      .reg_write_addr(em_reg_wa),  // ï¼ˆä¼ é€’ï¼‰å¯„å­˜å™¨å†™å…¥åœ°å?ï¼Œåœ¨decodeä¸­å·²è¢«è®¡ç®?
      .imm_ext(em_imm_ext),  // ï¼ˆä¼ é€’ï¼‰æ‰©å¼ çš„ç«‹å³æ•°
      .alu_res(em_alu_res),  // aluè¿ç®—ç»“æœã€‚æ”¯æŒä¹˜æ³•é™¤æ³•çš„è¯ï¼Œåº”è¯¥æ”¹æˆ64ä½?
      .rd2(em_rd2),  // ï¼ˆä¼ é€’ï¼‰å¯èƒ½ç»™reg_wd
      .reg_wd_mux(em_wd_mux),  // ï¼ˆä¼ é€’ï¼‰regå†™å›çš„æ•°æ®æ¥æº?
      .op_code(em_opcode),  // ï¼ˆä¼ é€’ï¼‰æ“ä½œç ï¼Œç”¨äºlbç­‰è®¿å­˜æ“ä½?
      .pcp8(em_pcp8),
      .overflow(overflow),
      .reg_we(em_reg_we),
      .mem_we(em_mem_we)
  );

  wire [31:0] mw_mem_data;

  wire [31:0] mw_alu_res;
  wire [31:0] mw_imm_ext;
  wire mw_reg_we;
  wire [2:0] mw_wd_mux;
  wire [4:0] mw_reg_wa;
  wire [31:0] mw_pcp8;

  memory MEMORY (
      .clk(clk),
      .rst(rst),
      ._rd2(em_rd2),
      ._reg_write_addr(em_reg_wa),
      ._reg_wd_mux(em_wd_mux),
      ._alu_res(em_alu_res),
      ._mem_we(em_mem_we),
      ._reg_we(em_reg_we),
      ._imm_ext(em_imm_ext),
      ._pcp8(em_pcp8),
      ._op_code(em_opcode),
      .reg_we(mb_reg_we),
      .mem_data(mw_mem_data),
      .alu_res(mw_alu_res),
      .imm_ext(mw_imm_ext),
      .reg_wd_mux(mw_wd_mux),
      .reg_write_addr(mw_reg_wa),
      .pcp8(mw_pcp8)
  );

  writeback WRITEBACK (
      .clk(clk),
      .rst(rst),
      ._mem_data(mw_mem_data),  // ä»å†…å­˜ä¸­è¯»å‡ºçš„æ•°æ?
      ._alu_res(mw_alu_res),  // ä»aluå¾—åˆ°çš„ç»“æ?
      ._imm_ext(mw_imm_ext),  // luiçš„ç«‹å³æ•°
      ._pcp8(mw_pcp8),  // è·³è½¬çš„link addr
      ._reg_wd_mux(mw_wd_mux),  // cuçš„srcRegï¼Œç”¨ä¸Šé¢å“ªä¸ªæ•°æ®å†™å›
      ._reg_write_addr(mw_reg_wa),  // å†™åˆ°å“ªä¸ªå¯„å­˜å™?
      ._reg_we(mb_reg_we),  // write enable
      .reg_we(wd_we),
      .reg_write_addr(wd_wa),  // åŒä¸Šï¼Œä½†æ…¢ä¸€ä¸ªå‘¨æœ?
      .reg_write_data(wd_wd)
  );
endmodule
