// Seed: 797645998
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  inout wire id_2;
  output tri id_1;
  assign id_1 = id_3 < id_4;
endmodule
module module_2 (
    input supply1 id_0,
    input tri id_1,
    input uwire id_2,
    input wor id_3,
    input tri1 id_4,
    output logic id_5
);
  always @(posedge id_0 or negedge 1) for (id_5 = 1; id_1; id_5 = -1) @(-1);
  module_0 modCall_1 ();
endmodule
