[["The Optimum Pipeline Depth for a Microprocessor.", ["Allan Hartstein", "Thomas R. Puzak"], "https://doi.org/10.1109/ISCA.2002.1003557", 7], ["The Optimal Logic Depth Per Pipeline Stage is 6 to 8 FO4 Inverter Delays.", ["M. S. Hrishikesh", "Doug Burger", "Stephen W. Keckler", "Premkishore Shivakumar", "Norman P. Jouppi", "Keith I. Farkas"], "https://doi.org/10.1109/ISCA.2002.1003558", 11], ["Increasing Processor Performance by Implementing Deeper Pipelines.", ["Eric Sprangle", "Doug Carmean"], "https://doi.org/10.1109/ISCA.2002.1003559", 0], ["Efficient Dynamic Scheduling Through Tag Elimination.", ["Dan Ernst", "Todd M. Austin"], "https://doi.org/10.1109/ISCA.2002.1003560", 10], ["Slack: Maximizing Performance Under Technological Constraints.", ["Brian A. Fields", "Rastislav Bodik", "Mark D. Hill"], "https://doi.org/10.1109/ISCA.2002.1003561", 12], ["A Large, Fast Instruction Window for Tolerating Cache Misses.", ["Alvin R. Lebeck", "Tong Li", "Eric Rotenberg", "Jinson Koppanalil", "Jaidev P. Patwardhan"], "https://doi.org/10.1109/ISCA.2002.1003562", 12], ["An Instruction Set and Microarchitecture for Instruction Level Distributed Processing.", ["Ho-Seop Kim", "James E. Smith"], "https://doi.org/10.1109/ISCA.2002.1003563", 0], ["Transient-Fault Recovery Using Simultaneous Multithreading.", ["T. N. Vijaykumar", "Irith Pomeranz", "Karl Cheng"], "https://doi.org/10.1109/ISCA.2002.1003565", 12], ["Detailed Design and Evaluation of Redundant Multithreading Alternatives.", ["Shubhendu S. Mukherjee", "Michael Kontz", "Steven K. Reinhardt"], "https://doi.org/10.1109/ISCA.2002.1003566", 12], ["ReVive: Cost-Effective Architectural Support for Rollback Recovery in Shared-Memory Multiprocessors.", ["Milos Prvulovic", "Josep Torrellas", "Zheng Zhang"], "https://doi.org/10.1109/ISCA.2002.1003567", 12], ["SafetyNet: Improving the Availability of Shared Memory Multiprocessors with Global Checkpoint/Recovery.", ["Daniel J. Sorin", "Milo M. K. Martin", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/ISCA.2002.1003568", 0], ["Dynamic Fine-Grain Leakage Reduction Using Leakage-Biased Bitlines.", ["Seongmoo Heo", "Kenneth C. Barr", "Mark Hampton", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2002.1003571", 11], ["Drowsy Caches: Simple Techniques for Reducing Leakage Power.", ["Krisztian Flautner", "Nam Sung Kim", "Steven M. Martin", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1109/ISCA.2002.1003572", 10], ["Power and Performance Evaluation of Globally Asynchronous Locally Synchronous Processors.", ["Anoop Iyer", "Diana Marculescu"], "https://doi.org/10.1109/ISCA.2002.1003573", 0], ["Using a User-Level Memory Thread for Correlation Prefetching.", ["Yan Solihin", "Josep Torrellas", "Jaejin Lee"], "https://doi.org/10.1109/ISCA.2002.1003576", 12], ["Avoiding Initialization Misses to the Heap.", ["Jarrod A. Lewis", "Mikko H. Lipasti", "Bryan Black"], "https://doi.org/10.1109/ISCA.2002.1003577", 12], ["Going the Distance for TLB Prefetching: An Application-Driven Study.", ["Gokul B. Kandiraju", "Anand Sivasubramaniam"], "https://doi.org/10.1109/ISCA.2002.1003578", 0], ["Timekeeping in the Memory System: Predicting and Optimizing Memory Behavior.", ["Zhigang Hu", "Margaret Martonosi", "Stefanos Kaxiras"], "https://doi.org/10.1109/ISCA.2002.1003579", 12], ["Implementing Optimizations at Decode Time.", ["Ilhyun Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/ISCA.2002.1003580", 12], ["Managing Multi-Configuration Hardware via Dynamic Working Set Analysis.", ["Ashutosh S. Dhodapkar", "James E. Smith"], "https://doi.org/10.1109/ISCA.2002.1003581", 0], ["Queue Pair IP: A Hybrid Architecture for System Area Networks.", ["Philip Buonadonna", "David E. Culler"], "https://doi.org/10.1109/ISCA.2002.1003583", 10], ["Experiences with VI Communication for Database Storage.", ["Yuanyuan Zhou", "Kai Li", "Angelos Bilas", "Suresh Jagannathan", "Cezary Dubnicki", "James Philbin"], "https://doi.org/10.1109/ISCA.2002.1003584", 0], ["Speculative Dynamic Vectorization.", ["Alex Pajuelo", "Antonio Gonzalez", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2002.1003585", 10], ["Tarantula: A Vector Extension to the Alpha Architecture.", ["Roger Espasa", "Federico Ardanaz", "Julio Gago", "Roger Gramunt", "Isaac Hernandez", "Toni Juan", "Joel S. Emer", "Stephen Felix", "P. Geoffrey Lowney", "Matthew Mattina", "Andre Seznec"], "https://doi.org/10.1109/ISCA.2002.1003586", 0], ["Design Tradeoffs for the Alpha EV8 Conditional Branch Predictor.", ["Andre Seznec", "Stephen Felix", "Venkata Krishnan", "Yiannakis Sazeides"], "https://doi.org/10.1109/ISCA.2002.1003587", 12], ["Difficult-Path Branch Prediction Using Subordinate Microthreads.", ["Robert S. Chappell", "Francis Tseng", "Yale N. Patt", "Adi Yoaz"], "https://doi.org/10.1109/ISCA.2002.1003588", 11], ["A Scalable Instruction Queue Design Using Dependence Chains.", ["Steven E. Raasch", "Nathan L. Binkert", "Steven K. Reinhardt"], "https://doi.org/10.1109/ISCA.2002.1003589", 0]]