$date
	Sun Oct 23 03:22:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#271108
b11 !
1"
#271110
b11 &
b11 %
1$
#271111
0"
#271114
b1010 &
b1010 %
#271118
b101 &
b101 %
#271122
b10000 &
b10000 %
#271126
b1000 &
b1000 %
#271130
b100 &
b100 %
#271134
b10 &
b10 %
#271138
b1 &
b1 %
1#
#271142
b0 &
0#
b0 %
0$
#1356552
b1010 !
1"
#1356554
b1010 &
b1010 %
1$
#1356555
0"
#1356558
b101 &
b101 %
#1356562
b10000 &
b10000 %
#1356566
b1000 &
b1000 %
#1356570
b100 &
b100 %
#1356574
b10 &
b10 %
#1356578
b1 &
b1 %
1#
#1356582
b0 &
0#
b0 %
0$
#2297283
b1011 !
1"
#2297286
b1011 &
b1011 %
1$
#2297287
0"
#2297290
b100010 &
b100010 %
#2297294
b10001 &
b10001 %
#2297298
b110100 &
b110100 %
#2297302
b11010 &
b11010 %
#2297306
b1101 &
b1101 %
#2297310
b101000 &
b101000 %
#2297314
b10100 &
b10100 %
#2297318
b1010 &
b1010 %
#2297322
b101 &
b101 %
#2297326
b10000 &
b10000 %
#2297330
b1000 &
b1000 %
#2297334
b100 &
b100 %
#2297338
b10 &
b10 %
#2297342
b1 &
1#
b1 %
#2297346
b0 &
b0 %
0#
0$
#4500012
