# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wno-fatal -O3 --cc /home/sreejita/litex-env/lib/python3.12/site-packages/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v --cc /mnt/c/Users/sreej/OneDrive/Documents/GitHub/Team94_L1/LP_Constraint_Env_Sim/build/sim/gateware/sim.v --top-module sim --exe -DPRINTF_COND=0 sim_init.cpp /mnt/c/Users/sreej/OneDrive/Documents/GitHub/Team94_L1/LP_Constraint_Env_Sim/litex/litex/build/sim/core/veril.cpp libdylib.o modules.o pads.o parse.o sim.o --top-module sim -CFLAGS -ggdb -Wall -O3    -I/mnt/c/Users/sreej/OneDrive/Documents/GitHub/Team94_L1/LP_Constraint_Env_Sim/litex/litex/build/sim/core -LDFLAGS -lpthread -Wl,--no-as-needed -ljson-c -lz -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  --trace --unroll-count 256 --output-split 5000 --output-split-cfuncs 500 --output-split-ctrace 500 -Wno-BLKANDNBLK -Wno-WIDTH -Wno-COMBDLY -Wno-CASEINCOMPLETE --relative-includes"
S    342515    79953  1764689469   235142495  1764689469   235142495 "/home/sreejita/litex-env/lib/python3.12/site-packages/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v"
S     67351 7318349394798050  1764696482   187313400  1764696482   187313400 "/mnt/c/Users/sreej/OneDrive/Documents/GitHub/Team94_L1/LP_Constraint_Env_Sim/build/sim/gateware/sim.v"
S  10993608    68943  1764676023   730469729  1705136080           0 "/usr/bin/verilator_bin"
S      4942    69105  1764676023   794620025  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
T      5109 12666373952735800  1764696486   269198500  1764696486   269198500 "obj_dir/Vsim.cpp"
T      3542 8162774325365301  1764696486   265843300  1764696486   265843300 "obj_dir/Vsim.h"
T      2400 5629499534981716  1764696486   441055800  1764696486   441055800 "obj_dir/Vsim.mk"
T     40775 7599824371944999  1764696486   286864100  1764696486   286864100 "obj_dir/Vsim_VexRiscv.h"
T    155865 4785074604849656  1764696486   393324400  1764696486   393324400 "obj_dir/Vsim_VexRiscv__DepSet_h9f7c89a9__0.cpp"
T     17553 5348024558270923  1764696486   372258500  1764696486   372258500 "obj_dir/Vsim_VexRiscv__DepSet_h9f7c89a9__0__Slow.cpp"
T     19679 5066549581560334  1764696486   399051500  1764696486   399051500 "obj_dir/Vsim_VexRiscv__DepSet_h9f7c89a9__1.cpp"
T     71082 4503599628138992  1764696486   381689900  1764696486   381689900 "obj_dir/Vsim_VexRiscv__DepSet_hda50bfa8__0.cpp"
T    163221 6755399441823791  1764696486   361541200  1764696486   361541200 "obj_dir/Vsim_VexRiscv__DepSet_hda50bfa8__0__Slow.cpp"
T     10953 4785074604849282  1764696486   367756300  1764696486   367756300 "obj_dir/Vsim_VexRiscv__DepSet_hda50bfa8__1__Slow.cpp"
T       604 6473924465113005  1764696486   350640200  1764696486   350640200 "obj_dir/Vsim_VexRiscv__Slow.cpp"
T      5583 5910974511671451  1764696486   262257100  1764696486   262257100 "obj_dir/Vsim__ConstPool_0.cpp"
T       669 5629499534960727  1764696486   257259900  1764696486   257259900 "obj_dir/Vsim__Dpi.cpp"
T       520 6473924465060408  1764696486   253515400  1764696486   253515400 "obj_dir/Vsim__Dpi.h"
T      3527 5066549581488501  1764696486   246151000  1764696486   246151000 "obj_dir/Vsim__Syms.cpp"
T      1358 6192449488334333  1764696486   251001100  1764696486   251001100 "obj_dir/Vsim__Syms.h"
T       290 5066549581560381  1764696486   424110700  1764696486   424110700 "obj_dir/Vsim__TraceDecls__0__Slow.cpp"
T    148877 5066549581560399  1764696486   432516400  1764696486   432516400 "obj_dir/Vsim__Trace__0.cpp"
T    418861 5910974511692303  1764696486   419652300  1764696486   419652300 "obj_dir/Vsim__Trace__0__Slow.cpp"
T      5706 5066549581560397  1764696486   422674300  1764696486   422674300 "obj_dir/Vsim__Trace__1__Slow.cpp"
T      1373 5910974511680101  1764696486   276738100  1764696486   276738100 "obj_dir/Vsim___024root.h"
T      7291 4503599628130116  1764696486   311840800  1764696486   311840800 "obj_dir/Vsim___024root__DepSet_h104c642d__0.cpp"
T      5280 10696049115763411  1764696486   295340300  1764696486   295340300 "obj_dir/Vsim___024root__DepSet_h104c642d__0__Slow.cpp"
T      5852 4503599628130271  1764696486   317315800  1764696486   317315800 "obj_dir/Vsim___024root__DepSet_hb1836b75__0.cpp"
T      6005 5629499534972628  1764696486   304858400  1764696486   304858400 "obj_dir/Vsim___024root__DepSet_hb1836b75__0__Slow.cpp"
T       613 9851624185630930  1764696486   290183000  1764696486   290183000 "obj_dir/Vsim___024root__Slow.cpp"
T       711 5629499534969417  1764696486   272737700  1764696486   272737700 "obj_dir/Vsim__pch.h"
T      1503 3940649674717785  1764696486   445032900  1764696486   445032900 "obj_dir/Vsim__ver.d"
T         0        0  1764696486   447032900  1764696486   447032900 "obj_dir/Vsim__verFiles.dat"
T      2217 5066549581560402  1764696486   437037100  1764696486   437037100 "obj_dir/Vsim_classes.mk"
T     11975 8725724278787433  1764696486   281418000  1764696486   281418000 "obj_dir/Vsim_sim.h"
T     27057 4503599628138222  1764696486   346355200  1764696486   346355200 "obj_dir/Vsim_sim__DepSet_h40728c06__0.cpp"
T     28550 4785074604841090  1764696486   334118800  1764696486   334118800 "obj_dir/Vsim_sim__DepSet_h40728c06__0__Slow.cpp"
T     29516 10696049115764877  1764696486   340355500  1764696486   340355500 "obj_dir/Vsim_sim__DepSet_h837b84dc__0.cpp"
T     19700 5066549581551745  1764696486   328122700  1764696486   328122700 "obj_dir/Vsim_sim__DepSet_h837b84dc__0__Slow.cpp"
T       559 5629499534972934  1764696486   321951400  1764696486   321951400 "obj_dir/Vsim_sim__Slow.cpp"
