# Multicycle_RV32IM
This is an implementation of Multicycle_RISCV architecture pipeline, support data forwarding, hazard control using verilog, handle all of the IM instruction
