Vivado Simulator v2021.2.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_EX7_behav xil_defaultlib.tb_EX7 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 17 for port 'din' [G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_top.v:65]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 17 for port 'dout' [G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_top.v:66]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 17 for port 'din' [G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 17 for port 'dout' [G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_top.v:73]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_top.v" Line 10. Module FIFO_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_RAM.v" Line 1. Module FIFO_RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_ReadEmpty.v" Line 1. Module FIFO_ReadEmpty doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_WriteFull.v" Line 20. Module FIFO_WriteFull doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_Synchronization.v" Line 22. Module FIFO_Synchronization doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_Synchronization.v" Line 22. Module FIFO_Synchronization doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_top.v" Line 10. Module FIFO_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_RAM.v" Line 1. Module FIFO_RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_ReadEmpty.v" Line 1. Module FIFO_ReadEmpty doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_WriteFull.v" Line 20. Module FIFO_WriteFull doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_Synchronization.v" Line 22. Module FIFO_Synchronization doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_Synchronization.v" Line 22. Module FIFO_Synchronization doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_RAM
Compiling module xil_defaultlib.FIFO_ReadEmpty
Compiling module xil_defaultlib.FIFO_WriteFull
Compiling module xil_defaultlib.FIFO_Synchronization
Compiling module xil_defaultlib.FIFO_top
Compiling module xil_defaultlib.tb_EX7
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_EX7_behav
