/*
 * Copyright (c) 2016 Fuzhou Rockchip Electronics Co., Ltd
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 *  a) This library is free software; you can redistribute it and/or
 *     modify it under the terms of the GNU General Public License as
 *     published by the Free Software Foundation; either version 2 of the
 *     License, or (at your option) any later version.
 *
 *     This library is distributed in the hope that it will be useful,
 *     but WITHOUT ANY WARRANTY; without even the implied warranty of
 *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *     GNU General Public License for more details.
 *
 * Or, alternatively,
 *
 *  b) Permission is hereby granted, free of charge, to any person
 *     obtaining a copy of this software and associated documentation
 *     files (the "Software"), to deal in the Software without
 *     restriction, including without limitation the rights to use,
 *     copy, modify, merge, publish, distribute, sublicense, and/or
 *     sell copies of the Software, and to permit persons to whom the
 *     Software is furnished to do so, subject to the following
 *     conditions:
 *
 *     The above copyright notice and this permission notice shall be
 *     included in all copies or substantial portions of the Software.
 *
 *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
 *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
 *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
 *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 *     OTHER DEALINGS IN THE SOFTWARE.
 */

#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/pinctrl/rockchip.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/sensor-dev.h>
#include <dt-bindings/clock/rk_system_status.h>
#include "rk322xh-clocks.dtsi"

/ {
	compatible = "rockchip,rk322xh";

	rockchip,sram = <&sram>;
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		serial2 = &uart_dbg;
	};

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			reg = <0x0 0x0>;
			enable-method = "psci";
		};
		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			reg = <0x0 0x1>;
			enable-method = "psci";
		};
		cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			reg = <0x0 0x2>;
			enable-method = "psci";
		};
		cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			reg = <0x0 0x3>;
			enable-method = "psci";
		};
	};

	arm-pmu {
		compatible = "arm,armv8-pmuv3";
		interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_HIGH)>,
			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_HIGH)>,
			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_HIGH)>,
			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_HIGH)>;
		clock-frequency = <24000000>;
	};

	fiq-debugger {
		compatible = "rockchip,fiq-debugger";
		rockchip,serial-id = <2>;
		rockchip,signal-irq = <186>;
		rockchip,wake-irq = <0>;
		rockchip,irq-mode-enable = <1>;  /* If enable uart uses irq instead of fiq */
		rockchip,baudrate = <1500000>;  /* Only 115200 and 1500000 */
		status = "disabled";
	};

	rockchip_clocks_init: clocks-init {
		compatible = "rockchip,clocks-init";
		rockchip,clocks-init-parent =
			<&clk_i2s0_pll &clk_cpll>, <&clk_i2s1_pll &clk_cpll>,
			<&clk_i2s2_pll &clk_cpll>, <&clk_spdif_pll &clk_cpll>,
			<&hdmi_phy_clk &hdmiphy_out>, <&usb480m &usbphy_480m>;
		rockchip,clocks-init-rate =
			<&clk_gpll 983040000>, <&clk_core 600000000>,
			<&clk_cpll 1200000000>, <&aclk_bus 150000000>,
			<&hclk_bus 75000000>, <&pclk_bus 75000000>,
			<&clk_crypto 150000000>, <&aclk_peri 150000000>,
			<&hclk_peri 75000000>, <&pclk_peri 75000000>,
			<&aclk_vio 200000000>, <&hclk_vio 100000000>,
			<&aclk_rga 200000000>, <&clk_rga 200000000>,
			<&aclk_vop 300000000>, <&aclk_rkvdec 400000000>,
			<&aclk_rkvenc 200000000>, <&aclk_vpu 300000000>,
			<&clk_vdec_cabac 300000000>, <&clk_vdec_core 200000000>,
			<&clk_venc_core 200000000>, <&clk_venc_dsp 100000000>,
			<&clk_efuse 24000000>, <&clk_pdm 61440000>;
		/*rockchip,clocks-uboot-has-init =
			<&dclk_vop>, <&dclk_vop_pll>;*/
		rockchip,set_div_for_pll_init;
	};

	rockchip_clocks_enable: clocks-enable {
		compatible = "rockchip,clocks-enable";
		clocks =
			/* PLL */
			<&clk_apll>,
			<&clk_dpll>,
			<&clk_gpll>,
			<&clk_cpll>,

			/* PD_CORE */
			<&clk_gates13 0>, /* aclk_core_noc */
			<&clk_gates13 1>, /* aclk_gic */

			/* PD_BUS */
			<&aclk_bus>,
			<&hclk_bus>,
			<&pclk_bus>,
			<&clk_gates15 0>, /* aclk_intmem */
			<&clk_gates15 12>, /* aclk_bus_noc */
			<&clk_gates15 1>, /* aclk_dmac_bus */
			<&clk_gates15 2>, /* hclk_rom */
			<&clk_gates15 13>, /* hclk_bus_noc */
			<&clk_gates15 14>, /* pclk_bus_noc */
			<&clk_gates15 9>, /* pclk_efuse */
			<&clk_gates28 4>, /* pclk_otp */
			<&clk_gates17 0>, /* pclk_grf */
			<&clk_gates17 4>, /* pclk_cru */
			<&clk_gates17 6>, /* pclk_sgrf */
			<&clk_gates17 10>, /* pclk_sim */
			<&clk_gates28 1>, /* pclk_pmu */
			<&clk_gates17 14>, /* pclk_usb2grf */
			<&clk_gates17 2>, /* pclk_usb3grf */
			<&clk_gates17 3>, /* pclk_ddrphy */
			<&clk_gates15 15>, /* pclk_phy_niu */
			<&clk_gates16 3>, /* pclk_timer0 */
			<&clk_gates16 4>, /* pclk_stimer */

			/* PD_PERI */
			<&aclk_peri>,
			<&hclk_peri>,
			<&pclk_peri>,
			<&clk_gates19 11>, /* aclk_peri_noc */
			<&clk_gates19 7>, /* hclk_host0_arb */
			<&clk_gates19 12>, /* hclk_peri_noc */
			<&clk_gates19 13>, /* pclk_peri_noc */
			<&clk_gates19 9>, /* hclk_otg_pmu */

			/* PD_DDR */
			<&clk_gates18 1>, /* pclk_ddrctrl */
			<&clk_gates18 2>, /* pclk_ddr_msch */
			<&clk_gates18 3>, /* pclk_ddr_mon */
			<&clk_gates18 9>, /* pclk_ddr_grf */

			/* PD_GMAC */
			<&clk_gates26 4>, /* aclk_gmac_niu */
			<&clk_gates26 5>, /* pclk_gmac_niu */

			/* PD_VIO */
			<&clk_gates22 3>, /* aclk_rga_niu */
			<&clk_gates21 4>, /* aclk_vop_niu */
			<&clk_gates22 2>, /* aclk_vio_niu */
			<&clk_gates21 5>, /* hclk_vop_niu */
			<&clk_gates21 12>, /* hclk_ahb1tom */
			<&clk_gates22 0>, /* hclk_hdcp_mmu */
			<&clk_gates22 1>, /* hclk_vio_noc */

			/* PD_VIDEO */
			<&clk_gates23 2>, /* aclk_vpu_noc */
			<&clk_gates23 3>, /* hclk_vpu_noc */
			<&clk_gates24 2>, /* aclk_rkvdec_noc */
			<&clk_gates24 3>, /* hclk_rkvdec_noc */
			<&clk_gates25 0>, /* aclk_rkvenc_noc */
			<&clk_gates25 1>, /* hclk_rkvenc_noc */

			<&clk_gates14 1>, /* clk_gpu_noc */
			<&clk_gates7 2>; /* clk_jtag */
	};

	sram: sram@ff090000 {
		compatible = "mmio-sram";
		reg = <0x0 0xff090000 0x0 0x9000>; /* 36KB */
		map-exec;
	};

	grf: syscon@ff100000 {
		compatible = "rockchip,rk322xh-grf", "rockchip,grf", "syscon";
		reg = <0x0 0xff100000 0x0 0x1000>;
	};

	uart_dbg: serial@ff130000 {
		compatible = "rockchip,serial";
		reg = <0x0 0xff130000 0x0 0x100>;
		interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <24000000>;
		clocks = <&clk_uart2>, <&clk_gates16 13>;
		clock-names = "sclk_uart", "pclk_uart";
		reg-shift = <2>;
		reg-io-width = <4>;
		status = "disabled";
	};

	pmu: syscon@ff140000 {
		compatible = "rockchip,rk322xh-pmu", "rockchip,pmu", "syscon";
		reg = <0x0 0xff140000 0x0 0x1000>;
	};

	timer@ff1c0000 {
		compatible = "rockchip,timer";
		reg = <0x0 0xff1c0000 0x0 0x20>;
		interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
		rockchip,broadcast = <1>;
	};

	cru: syscon@ff440000 {
		compatible = "rockchip,rk322xh-cru", "rockchip,cru", "syscon";
		reg = <0x0 0xff440000 0x0 0x1000>;
	};

	msch: syscon@ff720000 {
		compatible = "rockchip,rk322xh-msch", "rockchip,msch", "syscon";
		reg = <0x0 0xff720000 0x0 0x3000>;
	};

	gic: interrupt-controller@ffb70000 {
		compatible = "arm,cortex-a15-gic";
		#interrupt-cells = <3>;
		#address-cells = <0>;
		interrupt-controller;
		reg = <0x0 0xff811000 0 0x1000>,
		      <0x0 0xff812000 0 0x1000>;
	};
};
