---
layout: default
title: Edusemi-v4x/index.md
---

# ğŸ“ **Edusemi-v4xï½œåŠå°ä½“ãƒ—ãƒ­ãƒ€ã‚¯ãƒˆé–‹ç™ºã®ãŸã‚ã®åŸºç¤æ•™è‚²æ•™æ**  
ğŸ‡ºğŸ‡¸ *Foundational Educational Materials for Semiconductor Product Development*

---

## ğŸ”— å…¬å¼ãƒªãƒ³ã‚¯ | Official Links

| è¨€èª / Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|-----------------|----------------|-----------|
| ğŸ‡¯ğŸ‡µ Japanese | [![ğŸŒ GitHub Pages JP](https://img.shields.io/badge/GitHub%20Pages-æ—¥æœ¬èªç‰ˆ-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/) | [![ğŸ’» GitHub Repo JP](https://img.shields.io/badge/GitHub-æ—¥æœ¬èªç‰ˆ-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x) |
| ğŸ‡ºğŸ‡¸ English | [![ğŸŒ GitHub Pages EN](https://img.shields.io/badge/GitHub%20Pages-English-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/en/) | [![ğŸ’» GitHub Repo EN](https://img.shields.io/badge/GitHub-English-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/en) |

---

## ğŸ“‘ **ç›®æ¬¡ | Table of Contents**

1. [âœï¸ ã¯ã˜ã‚ã« / Introduction](#-ã¯ã˜ã‚ã«--introduction)
2. [ğŸ“˜ ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆæ¦‚è¦ / Project Overview](#-ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆæ¦‚è¦--project-overview)
3. [ğŸ§­ åŸºç¤ç·¨ / Fundamentals](#-åŸºç¤ç·¨--fundamentals)
4. [ğŸ§© å¿œç”¨ç·¨ / Applications](#-å¿œç”¨ç·¨--applications)
5. [ğŸ›  å®Ÿè·µç·¨ / Practice](#-å®Ÿè·µç·¨--practice)
6. [ğŸ“¦ ç‰¹åˆ¥ç·¨ / Special Topics](#-ç‰¹åˆ¥ç·¨--special-topics)
7. [ğŸ”— é–¢é€£ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆ / Related Projects](#-é–¢é€£ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆ--related-projects)
8. [ğŸ‘¤ åŸ·ç­†è€…æƒ…å ± / Author](#-åŸ·ç­†è€…æƒ…å ±--author)
9. [ğŸ“„ ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License](#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)
10. [ğŸ’¬ ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ / Feedback](#-ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯--feedback)

---

## âœï¸ **ã¯ã˜ã‚ã« | Introduction**

åŠå°ä½“æŠ€è¡“ã¯ **ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã®ç™ºæ˜** ã«å§‹ã¾ã‚Šã€**MOSæ§‹é€ ** ã«ã‚ˆã£ã¦é£›èºçš„ã«ç™ºå±•ã—ã¾ã—ãŸã€‚  
*Semiconductor technology began with the **invention of the transistor** and advanced rapidly with the **MOS structure**.*

**å¾®ç´°åŒ–ã¨é«˜é›†ç©åŒ–** ã¯ãƒ ãƒ¼ã‚¢ã®æ³•å‰‡ã«æ²¿ã£ã¦é€²ã¿ã€LSIã¯ç¤¾ä¼šã®ã‚ã‚‰ã‚†ã‚‹åˆ†é‡ã‚’æ”¯ãˆã¦ã„ã¾ã™ã€‚  
*Driven by Mooreâ€™s Law, miniaturization and integration have made LSIs ubiquitous.*

ä¸€æ–¹ã§ã€æ•™è‚²ç¾å ´ã§ã¯ **ç‰©æ€§ãƒ»å›è·¯ãƒ»ãƒ—ãƒ­ã‚»ã‚¹ãƒ»ãƒ†ã‚¹ãƒˆ** ãŒåˆ†æ–­ã—ã¦æ•™ãˆã‚‰ã‚Œã‚‹ã“ã¨ãŒå°‘ãªãã‚ã‚Šã¾ã›ã‚“ã€‚  
*However, education often treats **device physics, circuits, processes, and testing** as separate topics.*

å®Ÿå‹™ã§ã¯ã€ã“ã‚Œã‚‰ã¯ä¸å¯åˆ†ã§ã™ã€‚  
**å›è·¯ã¯ãƒ‡ãƒã‚¤ã‚¹åŸç†ã«ä¾å­˜ã—ã€è¨­è¨ˆã¯ãƒ—ãƒ­ã‚»ã‚¹ã¨ä¿¡é ¼æ€§ã«æ”¯ãˆã‚‰ã‚Œã¦ã„ã¾ã™ã€‚**  
*In practice, circuits depend on device physics, and designs are grounded in process technology and reliability.*

**Edusemi** ã¯ã€ã“ã†ã—ãŸ **åŸºç¤æŠ€è¡“ã®ã¤ãªãŒã‚Š** ã‚’è»¸ã«ã€å¿œç”¨ã«ã¤ãªãŒã‚‹ **æ§‹é€ çš„ç†è§£** ã‚’è‚²ã¦ã‚‹æ•™æã§ã™ã€‚  
***Edusemi** focuses on the **structural connections between fundamentals**, fostering understanding that leads to real applications.*

> ğŸ’¡ **Design follows physics. Productization follows verification.**  
> *ç‰©æ€§ â†’ å›è·¯ â†’ å®Ÿè£… â†’ æ¤œè¨¼* ã®æµã‚Œã‚’å¯è¦–åŒ–ã—ã¾ã™ã€‚  
> *Visualizing the flow: Physics â†’ Circuits â†’ Implementation â†’ Verification*

---

## ğŸ“˜ **ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆæ¦‚è¦ | Project Overview**

**Edusemi-v4x** ã¯ã€**è¨­è¨ˆãƒ»è£½é€ ãƒ»æ¤œæŸ»ãƒ»å“è³ªä¿è¨¼** ã‚’ä¸€è²«ã—ã¦å­¦ã¶ãŸã‚ã® **ã‚ªãƒ¼ãƒ—ãƒ³æ•™æ** ã§ã™ã€‚  
***Edusemi-v4x** is an *open educational resource* for integrated learning of **design, manufacturing, testing, and quality assurance**.*

- ğŸ¯ **å¯¾è±¡ / Target**  
  å·¥å­¦ç³»å­¦ç”Ÿãƒ»è‹¥æ‰‹æŠ€è¡“è€…ãƒ»æ•™è‚²è€…  
  *Engineering students, junior engineers, and educators*

- â­ **ç‰¹å¾´ / Features**  
  åŸºç¤ã®ã¤ãªãŒã‚Šã‚’é‡è¦–ã—ã€è¨­è¨ˆã‹ã‚‰é‡ç”£æ¤œæŸ»ã¾ã§ã‚’ä½“ç³»åŒ–  
  *Emphasizes foundational connections, from design to mass-production testing*

- ğŸ§ª **å®Ÿç¿’ / Practice**  
  Sky130 / OpenLane / Python / GitHub / ChatGPT  
  *Hands-on practice with Sky130, OpenLane, Python, GitHub, and ChatGPT*
  
---

## ğŸ§­ **åŸºç¤ç·¨ | Fundamentals**
> åŠå°ä½“ã®**ç‰©æ€§ãƒ»è«–ç†å›è·¯ãƒ»ãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“**ãªã©ã€ã™ã¹ã¦ã®å¿œç”¨ã®åœŸå°ã¨ãªã‚‹åŸºç¤é ˜åŸŸã‚’ä½“ç³»çš„ã«å­¦ã³ã¾ã™ã€‚  
> *Covers semiconductor physics, logic design, and process fundamentals essential for all applications.*

| ğŸ“– ç«  / Chapter | ğŸ“š ã‚¿ã‚¤ãƒˆãƒ« / Title | ğŸ“ æ¦‚è¦ / Summary |
|----|------------|----------------|
| ğŸ§­ **ç¬¬1ç«  / Chapter1**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/chapter1_materials/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/chapter1_materials) | **åŠå°ä½“ç‰©æ€§ã¨MOSæ§‹é€ ã®åŸºç¤**<br>*Fundamentals of Semiconductor Physics and MOS Structure* | **MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ãƒ»CMOSå›è·¯è¨­è¨ˆã®ç‰©ç†åŸºç›¤**ã‚’ã€ãƒãƒ³ãƒ‰æ§‹é€ ã‹ã‚‰CMOSã‚¤ãƒ³ãƒãƒ¼ã‚¿ã¾ã§æ®µéšçš„ã«å­¦ã¶ã€‚<br>*Learn the semiconductor physics underlying MOS transistors and CMOS circuit design, from band structure to CMOS inverters, step by step.* |
| ğŸ§­ **ç¬¬2ç«  / Chapter2**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/chapter2_comb_logic/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/chapter2_comb_logic) | **ãƒ‡ã‚¸ã‚¿ãƒ«è«–ç†ã¨è«–ç†å›è·¯è¨­è¨ˆ**<br>*Digital Logic and Logic Circuit Design* | **åŸºæœ¬è«–ç†ã‚²ãƒ¼ãƒˆãƒ»è¤‡åˆè«–ç†ãƒ»MUXãƒ»åŠ ç®—å™¨ãƒ»FSMè¨­è¨ˆ**ã‚’é€šã˜ã¦ã€CMOSè«–ç†å›è·¯è¨­è¨ˆã®åŸºç¤ã‚’å­¦ã¶ã€‚<br>*Covers the fundamentals of CMOS logic circuit design, from basic logic gates to complex logic, multiplexers, adders, and FSM design.* |
| ğŸ§­ **ç¬¬3ç«  / Chapter3**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/chapter3_process_evolution/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/chapter3_process_evolution) | **ãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ã¨è¨­è¨ˆé™ç•Œã®ç†è§£**<br>*Process Evolution and Design Limits in CMOS* | **CMOSå¾®ç´°åŒ–ãƒ»ç‰©ç†é™ç•Œãƒ»è¨­è¨ˆåˆ¶ç´„**ãŒå›è·¯è¨­è¨ˆã«ä¸ãˆã‚‹å½±éŸ¿ã‚’ã€0.5Âµmã‹ã‚‰90nmä¸–ä»£ã¾ã§ä½“ç³»çš„ã«å­¦ã¶ã€‚<br>*Learn the evolution of CMOS technology from 0.5Âµm to 90nm and the impact of physical limits on circuit design.* |
| ğŸ§­ **ç¬¬4ç«  / Chapter4**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/chapter4_mos_characteristics/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/chapter4_mos_characteristics) | **MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ç‰¹æ€§ã¨è¨­è¨ˆåŸºç›¤**<br>*MOS Transistor Characteristics and Design Infrastructure* | **MOSFETã®ç‰©ç†ãƒ»å¯¸æ³•ãƒ»è¨­è¨ˆãƒ«ãƒ¼ãƒ«ãƒ»PDKæ§‹é€ **ã‚’æ•´ç†ã—ã€è¨­è¨ˆè€…è¦–ç‚¹ã§ã®å‹•ä½œãƒ»ä¿¡é ¼æ€§ãƒ»é™ç•Œã‚’ç†è§£ã™ã‚‹ã€‚<br>*Organize the physics, dimensions, design rules, and PDK structure of MOSFETs to understand their operation, reliability, and limits from a designerâ€™s perspective.* |
| ğŸ§­ **ç¬¬5aç«  / Chapter5a**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/chapter5a_spec_module_if/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/chapter5a_spec_module_if) | **ä»•æ§˜ç­–å®šã¨IFè¨­è¨ˆ**<br>*Spec Definition & Interface Design* | **ä¸Šæµå·¥ç¨‹ãƒ»ä»•æ§˜ç­–å®šãƒ»ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é¸å®šãƒ»PoCæ¥ç¶š**ã‚’é€šã˜ã¦ã€SoCè¨­è¨ˆã®å‡ºç™ºç‚¹ã‚’å­¦ã¶ã€‚<br>*Covers upstream design, specification definition, module selection, and PoC integration.* |
| ğŸ§­ **ç¬¬5ç«  / Chapter5**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/chapter5_soc_design_flow/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/chapter5_soc_design_flow) | **SoCè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã¨EDAãƒ„ãƒ¼ãƒ«**<br>*SoC Design Flows and EDA Tools* | **SoCé–‹ç™ºãƒ•ãƒ­ãƒ¼ãƒ»æ¨™æº–ã‚»ãƒ«è¨­è¨ˆãƒ»ç‰©ç†è¨­è¨ˆãƒ»STAãƒ»DFT**ãªã©ã€é‡ç”£è¨­è¨ˆã«å¿…è¦ãªåŸºç¤ã‚’ä½“ç³»çš„ã«å­¦ã¶ã€‚<br>*Learn the full SoC development flow, the connection points between standard cell and physical design, and the basics of STA and DFT verification.* |
| ğŸ§­ **ç¬¬6ç«  / Chapter6**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/chapter6_test_and_package/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/chapter6_test_and_package) | **ãƒ†ã‚¹ãƒˆãƒ»ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ»è£½å“åŒ–**<br>*Test, Packaging, and Productization* | **æ¤œæŸ»ãƒ»ãƒ¢ãƒ‹ã‚¿ãƒªãƒ³ã‚°ãƒ»ä¿¡é ¼æ€§ç¢ºèªãƒ»å‡ºè·åˆ¤å®š**ã‚’é€šã˜ã¦ã€é‡ç”£å“è³ªã¨å¸‚å ´è²¬ä»»ã‚’ç†è§£ã™ã‚‹ã€‚<br>*Understand mass production processes (inspection, monitoring, reliability checks, shipment decisions) to prevent defective products from reaching the market.* |
| ğŸ§­ **ç¬¬7ç«  / Chapter7**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/chapter7_design_review_and_org/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/chapter7_design_review_and_org) | **ãƒ‡ã‚¶ã‚¤ãƒ³ãƒ¬ãƒ“ãƒ¥ãƒ¼ã¨é–‹ç™ºçµ„ç¹”é€£æº**<br>*Design Review and Cross-Functional Collaboration* | **Design Reviewï¼ˆDRï¼‰ãƒ»å¤šéƒ¨é–€å”åƒãƒ»çµ„ç¹”é€£æºæ§‹é€ **ã‚’ç†è§£ã—ã€åŠå°ä½“è£½å“é–‹ç™ºã®å®Ÿå‹™ã‚’ä¿¯ç°ã™ã‚‹ã€‚<br>*Gain a systematic understanding of the purpose, structure, and cross-functional collaboration mechanisms of Design Reviews in semiconductor product development.* |

---

## ğŸ§© **å¿œç”¨ç·¨ | Applications**
> åŠå°ä½“ã®å¿œç”¨æŠ€è¡“ã‚„ç‰¹æ®Šè¨­è¨ˆé ˜åŸŸã‚’æ·±ãæ˜ã‚Šä¸‹ã’ã€å®Ÿç”¨ãƒ¬ãƒ™ãƒ«ã®è¨­è¨ˆåŠ›ã‚’é¤Šã„ã¾ã™ã€‚  
> *Delves into applied semiconductor technologies and specialized design fields to develop practical design skills.*

| ğŸ“– ç«  / Chapter | ğŸ“š ã‚¿ã‚¤ãƒˆãƒ« / Title | ğŸ“ æ¦‚è¦ / Summary |
|----|------------|----------------|
| ğŸ§© **ç¬¬1ç«  / Chapter1**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter1_memory_technologies/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter1_memory_technologies) | **ãƒ¡ãƒ¢ãƒªæŠ€è¡“ã®æ§‹é€ ã¨é¸å®šæŒ‡é‡**<br>*Memory Technologies â€“ Structure and Selection Guidelines* | **SRAMãƒ»DRAMãƒ»FeRAMãƒ»MRAMãƒ»NAND**ã®æ§‹é€ ã¨å‹•ä½œåŸç†ã‚’ç†è§£ã—ã€é€Ÿåº¦ãƒ»ä¸æ®ç™ºæ€§ãƒ»è€ä¹…æ€§ãƒ»é¢ç©åŠ¹ç‡ãƒ»æ¶ˆè²»é›»åŠ›ã®è©•ä¾¡è»¸ã§æ¯”è¼ƒã—ã€**SoCè¨­è¨ˆã«ãŠã‘ã‚‹çµ±åˆãƒ»é¸æŠãƒ»æ¥ç¶šæ–¹æ³•**ã‚’å­¦ã¶ã€‚<br>*Understand the structure and operation of SRAM, DRAM, FeRAM, MRAM, and NAND; learn to compare them based on speed, non-volatility, endurance, area efficiency, and power consumption; and master integration, selection, and connection methods in SoC design.* |
| ğŸ§© **ç¬¬2ç«  / Chapter2**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter2_high_voltage_devices/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter2_high_voltage_devices) | **é«˜è€åœ§ãƒ‡ãƒã‚¤ã‚¹**<br>*High Voltage Devices* | **HV-CMOSãƒ»LDMOS**ã®æ§‹é€ ã¨ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¨­è¨ˆæŠ€è¡“ã‚’å­¦ã³ã€**ãƒ‘ãƒ¯ãƒ¼åˆ¶å¾¡ãƒ»ã‚»ãƒ³ã‚µIFãƒ»é«˜é›»åœ§ãƒ‰ãƒ©ã‚¤ãƒå›è·¯**ã¸ã®å¿œç”¨ã‚’ç†è§£ã™ã‚‹ã€‚<br>*Learn the structure and layout design techniques of HV-CMOS and LDMOS devices, and understand their applications in power control, sensor interfaces, and high-voltage driver circuits.* |
| ğŸ§© **ç¬¬3ç«  / Chapter3**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter3_esd_protection_design/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter3_esd_protection_design) | **ESDè¨­è¨ˆ**<br>*ESD Protection Design* | **ESDä¿¡é ¼æ€§ãƒªã‚¹ã‚¯ãƒ»ä¿è­·ç´ å­æ§‹é€ ãƒ»ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆæˆ¦ç•¥ãƒ»è©¦é¨“è¦æ ¼ãƒ»ç ´å£Šè§£æ**ã‚’ä½“ç³»çš„ã«å­¦ã³ã€ICã®ä¿¡é ¼æ€§è¨­è¨ˆåŠ›ã‚’é¤Šã†ã€‚<br>*Understand ESD reliability risks in semiconductor ICs, and systematically learn protection device structures, layout strategies, test standards, and failure analysis.* |
| ğŸ§© **ç¬¬4ç«  / Chapter4**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter4_layout_optimization/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter4_layout_optimization) | **ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¨­è¨ˆã¨æœ€é©åŒ–**<br>*Layout Design and Optimization* | **é…ç½®ãƒ»é…ç·šãƒ»å¹¾ä½•æ§‹é€ ã®æœ€é©åŒ–**ã«ã‚ˆã‚Šã€**æ€§èƒ½ãƒ»ä¿¡é ¼æ€§ãƒ»è£½é€ é©åˆæ€§ï¼ˆDFMï¼‰**ã‚’ç¢ºä¿ã™ã‚‹è¨­è¨ˆæ‰‹æ³•ã‚’å­¦ã¶ã€‚<br>*Learn methods for optimizing placement, routing, and geometric structures in IC layouts to ensure performance, reliability, and manufacturability.* |
| ğŸ§© **ç¬¬5ç«  / Chapter5**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter5_analog_mixed_signal/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter5_analog_mixed_signal) | **ã‚¢ãƒŠãƒ­ã‚°ï¼ãƒŸãƒƒã‚¯ã‚¹ãƒ‰ã‚·ã‚°ãƒŠãƒ«**<br>*Analog / Mixed-Signal Design* | **ã‚ªãƒšã‚¢ãƒ³ãƒ—ãƒ»ã‚³ãƒ³ãƒ‘ãƒ¬ãƒ¼ã‚¿**ãªã©ã®åŸºæœ¬å›è·¯ã‹ã‚‰ã€**ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¨­è¨ˆãƒ»ãƒã‚¤ã‚ºå¯¾ç­–ãƒ»ADC/DACæ··è¼‰èª²é¡Œ**ã¾ã§ã€AMSè¨­è¨ˆå…¨ä½“åƒã‚’å­¦ã¶ã€‚<br>*Understand the overall scope of AMS design, from basic circuits such as op-amps and comparators to layout design, noise countermeasures, and integration challenges with ADC/DAC.* |
| ğŸ§© **ç¬¬5aç«  / Chapter5a**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter5a_analog_mixed_signal/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter5a_analog_mixed_signal) | **0.18Âµm AMSè¨­è¨ˆæŠ€æ³•**<br>*0.18Âµm AMS Design Techniques* | **ã°ã‚‰ã¤ããƒ»ãƒã‚¤ã‚ºãƒ»å¯„ç”Ÿè¦ç´ å¯¾ç­–**ã‚’ä¸­å¿ƒã«ã€**åºƒã„é›»æºé›»åœ§ãƒ»å‘¨æ³¢æ•°å¸¯åŸŸ**ã«å¯¾å¿œå¯èƒ½ãªAMSè¨­è¨ˆæ‰‹æ³•ã‚’ç¿’å¾—ã™ã‚‹ã€‚<br>*Learn countermeasures for variability, noise, and parasitics in 0.18Âµm AMS circuit design, and acquire techniques adaptable to a wide range of supply voltages and frequency bands.* |
| ğŸ§© **ç¬¬5bç«  / Chapter5b**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter5b_ams_block_and_pdk/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter5b_ams_block_and_pdk) | **è£½é€ æŠ€è¡“ã§åˆ‡ã‚Šæ‹“ãã‚¢ãƒŠãƒ­ã‚°å·®åˆ¥åŒ–**<br>*Differentiated Analog Modules via Manufacturing Technology* | **1/fãƒã‚¤ã‚º50%ä»¥ä¸Šä½æ¸›**ã‚’å®Ÿç¾ã™ã‚‹ãŸã‚ã®ã€**ä½ãƒã‚¤ã‚ºMOSç´ å­è¨­è¨ˆãƒ»è£½é€ ãƒ—ãƒ­ã‚»ã‚¹æ´»ç”¨æˆ¦ç•¥**ã‚’å­¦ã¶ã€‚<br>*Learn design and manufacturing strategies to leverage fabrication processes for reducing 1/f noise by over 50% and achieving low-noise MOS devices.* |
| ğŸ§© **ç¬¬6ç«  / Chapter6**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter6_pdk_and_eda_environment/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter6_pdk_and_eda_environment) | **PDKã¨EDAç’°å¢ƒ**<br>*PDK and EDA Environment* | **PDKæ§‹æˆè¦ç´ ãƒ»EDAé€£æºãƒ»DRCãƒ»ãƒ—ãƒ­ã‚»ã‚¹äº’æ›æ€§ãƒ»BSIMãƒ¢ãƒ‡ãƒ«**ã®é–¢ä¿‚ã‚’ç†è§£ã™ã‚‹ã€‚<br>*Understand the components of a PDK, its integration with EDA tools, design rule checking, process compatibility, and the relationship with BSIM models.* |
| ğŸ§© **ç¬¬7ç«  / Chapter7**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter7_automation_and_verification/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter7_automation_and_verification) | **è‡ªå‹•åŒ–ã¨å®Ÿè£…æ¤œè¨¼æŠ€è¡“**<br>*Automation and Implementation Verification* | **Lintãƒ»DRCãƒ»LVSãƒ»STA**ã«åŠ ãˆã€**RTLã€œç‰©ç†æ¤œè¨¼ã®è‡ªå‹•åŒ–ãƒ»CI/CDæ¤œè¨¼ãƒ•ãƒ­ãƒ¼æ§‹ç¯‰**ã‚’å­¦ã¶ã€‚<br>*Learn automation techniques from RTL design to physical layout verification, and master CI/CD verification flows alongside Lint, DRC, LVS, and STA.* |
| ğŸ§© **ç¬¬8ç«  / Chapter8**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter8_fsm_design_basics/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter8_fsm_design_basics) | **FSMè¨­è¨ˆï¼ˆæœ‰é™çŠ¶æ…‹æ©Ÿæ¢°ï¼‰**<br>*FSM Design (Finite State Machine)* | **Mooreå‹ï¼Mealyå‹FSMãƒ»çŠ¶æ…‹é·ç§»å›³ãƒ»Verilogä¸‰æ®µéšè¨˜è¿°**ã‚’ç†è§£ã—ã€åˆ¶å¾¡è¨­è¨ˆã®åŸºç¤ã‚’å›ºã‚ã‚‹ã€‚<br>*Understand the structure and operation of Moore and Mealy FSMs, and learn three-stage description methods in Verilog with state diagrams.* |
| ğŸ§© **ç¬¬9ç«  / Chapter9**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter9_pll_and_clock_design/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter9_pll_and_clock_design) | **PLLã¨ã‚¯ãƒ­ãƒƒã‚¯è¨­è¨ˆ**<br>*PLL and Clock Design* | **PLLå‹•ä½œåŸç†ãƒ»ã‚¹ã‚­ãƒ¥ãƒ¼ï¼ã‚¸ãƒƒã‚¿å¯¾ç­–ãƒ»ã‚¯ãƒ­ãƒƒã‚¯ãƒ„ãƒªãƒ¼è¨­è¨ˆ**ã‚’ä½“ç³»çš„ã«å­¦ã³ã€é«˜ç²¾åº¦ã‚¯ãƒ­ãƒƒã‚¯è¨­è¨ˆæŠ€è¡“ã‚’ç¿’å¾—ã™ã‚‹ã€‚<br>*Learn PLL principles, skew/jitter countermeasures, and clock tree design to acquire high-precision clock generation and distribution techniques.* |

---

## ğŸ›  **å®Ÿè·µç·¨ | Practice**
> Pythonè‡ªå‹•åŒ–ãƒ»Sky130å®Ÿé¨“ãƒ»OpenLaneè¨­è¨ˆãªã©ã€å®Ÿå‹™ã«è¿‘ã„æ¼”ç¿’ã‚’é€šã˜ã¦ã‚¹ã‚­ãƒ«ã‚’å®šç€ã•ã›ã¾ã™ã€‚  
> *Hands-on exercises with Python automation, Sky130 experiments, and OpenLane design to solidify skills.*

| ğŸ“– ç«  / Chapter | ğŸ“š ã‚¿ã‚¤ãƒˆãƒ« / Title | ğŸ“ æ¦‚è¦ / Summary |
|----|------------|----------------|
| ğŸ›  **ç¬¬0ç«  / Chapter0**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/e_chapter0_environment_setup/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/e_chapter0_environment_setup) | **ç’°å¢ƒæ§‹ç¯‰ã¨ãƒ„ãƒ¼ãƒ«ã‚»ãƒƒãƒˆã®æº–å‚™**<br>*Environment Setup and Toolchain Preparation* | **Pythonãƒ»VS Codeãƒ»Gitãƒ»ngspiceãƒ»Sky130 PDKãƒ»OpenLaneãƒ»Magicãƒ»Netgenãƒ»KLayoutãƒ»Dockerãƒ»WSL2**ãªã©ã€**å®Ÿè·µç·¨ï¼ˆç¬¬1ã€œ6ç« ï¼‰ã‚’é€²ã‚ã‚‹ãŸã‚ã®ãƒ•ãƒ«ãƒ„ãƒ¼ãƒ«ãƒã‚§ãƒ¼ãƒ³**ã‚’ã‚»ãƒƒãƒˆã‚¢ãƒƒãƒ—ã™ã‚‹ã€‚<br>*Set up the full toolchain required for subsequent chapters, including Python, VS Code, Git, ngspice, Sky130 PDK, OpenLane, Magic, Netgen, KLayout, Docker, and WSL2.* |
| ğŸ›  **ç¬¬1ç«  / Chapter1**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/e_chapter1_python_automation_tools/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/e_chapter1_python_automation_tools) | **Pythonã«ã‚ˆã‚‹è‡ªå‹•åŒ–ãƒ„ãƒ¼ãƒ«ç¾¤**<br>*Python-Based Automation Tools for Semiconductor Design* | **Sky130 PDKãƒ»OpenLaneãƒ•ãƒ­ãƒ¼**ã¨é€£æºã—ã€**SPICEã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ãƒ»ä¿¡é ¼æ€§ãƒ¢ãƒ‡ãƒ«è©•ä¾¡ãƒ»ãƒ¬ãƒãƒ¼ãƒˆè§£æ**ã‚’è‡ªå‹•åŒ–ã™ã‚‹Pythonã‚¹ã‚¯ãƒªãƒ—ãƒˆç¾¤ã‚’æ§‹ç¯‰ã™ã‚‹ã€‚<br>*Develop Python scripts to automate SPICE simulations, reliability model evaluations, and report analysis in conjunction with the Sky130 PDK and OpenLane flow.* |
| ğŸ›  **ç¬¬2ç«  / Chapter2**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/e_chapter2_sky130_experiments/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/e_chapter2_sky130_experiments) | **Sky130å®Ÿé¨“ã¨SPICEç‰¹æ€§è©•ä¾¡**<br>*Sky130 Experiments and SPICE-Based Characterization* | **MOSç‰¹æ€§ï¼ˆVgâ€“Idã‚«ãƒ¼ãƒ–ãƒ»VthæŠ½å‡ºï¼‰ãƒ»BTI/TDBBäºˆæ¸¬**ã‚’è¡Œã„ã€**SPICEãƒ™ãƒ¼ã‚¹ã®è¨­è¨ˆæ¤œè¨¼**ã‚’å®Ÿè·µã™ã‚‹ã€‚<br>*Use the SkyWater Sky130 PDK to evaluate MOS characteristics (Vgâ€“Id curves, Vth extraction) and predict BTI/TDBB, performing SPICE-based design verification.* |
| ğŸ›  **ç¬¬3ç«  / Chapter3**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/e_chapter3_openlane_practice/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/e_chapter3_openlane_practice) | **OpenLaneã«ã‚ˆã‚‹ãƒ‡ã‚¸ã‚¿ãƒ«è¨­è¨ˆå®Ÿç¿’**<br>*Digital Design Practice Using OpenLane* | **Verilog RTLã€œGDSç”Ÿæˆ**ã¾ã§ã®LSIè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã‚’ä½“é¨“ã—ã€**åˆæˆãƒ»é…ç½®ãƒ»é…ç·šãƒ»DRC**ãªã©å„æ®µéšã®ç›®çš„ã¨ãƒ„ãƒ¼ãƒ«ã‚’ç†è§£ã™ã‚‹ã€‚<br>*Experience the LSI design flow from Verilog RTL to GDS generation, understanding the objectives and tools for synthesis, placement, routing, and DRC.* |

---

## ğŸ“¦ **ç‰¹åˆ¥ç·¨ | Special Topics**
> å…ˆç«¯ãƒãƒ¼ãƒ‰ãƒ»ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆãƒ»çµ±åˆåˆ¶å¾¡SoCãªã©ã€æœ€å…ˆç«¯ãƒ†ãƒ¼ãƒã‚’æ‰±ã„ã¾ã™ã€‚  
> *Focuses on cutting-edge topics such as advanced nodes, chiplets, and integrated control SoCs.*

| ğŸ“– ç«  / Chapter | ğŸ“š ã‚¿ã‚¤ãƒˆãƒ« / Title | ğŸ“ æ¦‚è¦ / Summary |
|----|------------|----------------|
| ğŸ“¦ **ç¬¬1ç«  / Chapter1**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/f_chapter1_finfet_gaa/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/f_chapter1_finfet_gaa) | **å…ˆç«¯ãƒãƒ¼ãƒ‰æŠ€è¡“ï¼ˆFinFETãƒ»GAAãƒ»CFETï¼‰**<br>*Advanced Node Technologies â€“ FinFET, GAA & CFET* | **FinFETãƒ»GAAãƒ»CFETæ§‹é€ **ã®**ç‰©ç†ç‰¹æ€§ãƒ»é›»æ°—ç‰¹æ€§ãƒ»è¨­è¨ˆå½±éŸ¿**ã‚’ä½“ç³»çš„ã«è§£èª¬ã—ã€**ãƒ—ãƒ¬ãƒ¼ãƒŠMOSã®é™ç•Œã‚’è¶…ãˆã‚‹å…ˆç«¯CMOSæŠ€è¡“**ã‚’ç†è§£ã™ã‚‹ã€‚<br>*Comprehensively explains the physical and electrical characteristics and design impacts of FinFET, GAA, and CFET structures, introducing advanced CMOS technologies beyond planar MOS limits.* |
| ğŸ“¦ **ç¬¬2ç«  / Chapter2**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/f_chapter2_chiplet_pkg/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/f_chapter2_chiplet_pkg) | **ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆã¨å…ˆç«¯ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸æŠ€è¡“**<br>*Chiplets and Advanced Packaging* | **2.5Dï¼3Då®Ÿè£…ãƒ»TSVãƒ»ç•°ç¨®é›†ç©**ã«ã‚ˆã‚‹**ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã®è¨­è¨ˆãƒ»å®Ÿè£…ãƒ»ä¿¡é ¼æ€§**ã‚’å­¦ã³ã€**æŸ”è»Ÿãªè¨­è¨ˆã¨ã‚¹ã‚±ãƒ¼ãƒ©ãƒ“ãƒªãƒ†ã‚£**ã‚’å¯èƒ½ã«ã™ã‚‹æŠ€è¡“ã‚’ç†è§£ã™ã‚‹ã€‚<br>*Covers 2.5D/3D integration, TSV, and heterogeneous integration for chiplet architecture design, implementation, and reliability, enabling flexible design and scalability.* |
| ğŸ“¦ **ç¬¬2aç«  / Chapter2a**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/f_chapter2a_systemdk/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/f_chapter2a_systemdk) | **SystemDKã«ãŠã‘ã‚‹ç‰©ç†åˆ¶ç´„è¨­è¨ˆå¯¾å¿œ**<br>*Design Handling of Thermal, Stress, and Noise Constraints in SystemDK* | **SystemDKæ¦‚å¿µãƒ»SI/PIãƒ»ç†±ãƒ»å¿œåŠ›ãƒ»EMI/EMC**ã¨ã„ã£ãŸ**ç‰©ç†åˆ¶ç´„ã‚’è¨­è¨ˆçš„ã«æ‰±ã†æ‰‹æ³•**ã‚’å­¦ã³ã€SoCã€œã‚·ã‚¹ãƒ†ãƒ ãƒ¬ãƒ™ãƒ«ã§ã®çµ±åˆè¨­è¨ˆåŠ›ã‚’é¤Šã†ã€‚<br>*Explains the concept of SystemDK and methods for addressing physical constraints such as SI/PI, thermal, stress, and EMI/EMC in design.* |

---

## ğŸ”— é–¢é€£ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆä¸€è¦§ | Related Projects

> æœ¬æ•™æä½“ç³»ã¨é€£å‹•ã™ã‚‹æ‹¡å¼µãƒ»å¿œç”¨ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆã®ä¸€è¦§ã§ã™ã€‚  
> *A list of extension and application projects linked to this educational framework.*

| ğŸŒ ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆ / Project | æ¦‚è¦ / Overview | ä¸»ãªç‰¹å¾´ãƒ»å†…å®¹ / Key Features |
|---|---|---|
| â• **Edusemi-Plus**<br>[![ğŸŒ View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-Plus/) [![ğŸ’» View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus) | **åœ°æ”¿å­¦ãƒ»è£½å“æˆ¦ç•¥ãƒ»AIãƒ»é‡å­ãƒ»æŠ•è³‡**ãªã©ã‚’é€šã˜ã¦ã€**åŠå°ä½“ç”£æ¥­æ§‹é€ ã‚’èª­ã¿è§£ãå¿œç”¨æ•™æ**ã€‚<br>*Applied learning materials analyzing geopolitics, product strategy, AI, quantum, and investment.* | - **Apple Siliconãƒ»CHIPSæ³•ãƒ»Cryo-CMOS**ã®å®Ÿä¾‹è§£èª¬<br>- **æŠ€è¡“ã¨ç¤¾ä¼šãƒ»æ”¿ç­–ãƒ»å¸‚å ´ã®æ¥ç‚¹**ã‚’å¤šè§’çš„ã«æ¢ç©¶ |
| ğŸ›ï¸ **EduController**<br>[![ğŸŒ View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/EduController/) [![ğŸ’» View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/EduController) | **åˆ¶å¾¡ç†è«–ï¼ˆPIDãƒ»çŠ¶æ…‹ç©ºé–“ï¼‰ã‹ã‚‰AIåˆ¶å¾¡ï¼ˆNNãƒ»RLãƒ»LLMï¼‰ã¾ã§**ã‚’ä½“ç³»çš„ã«ç¶²ç¾…ã€‚<br>*Covers control theory (PID, state-space) to AI control (NN, RL, LLM).* | - **PoCè¨­è¨ˆãƒ»OpenLaneåˆ¶å¾¡å®Ÿè£…**ã¨ã®é€£å‹•<br>- **Pythonè¨­è¨ˆæ¼”ç¿’ãƒ»RTLæ¤œè¨¼ãƒ»FSMç”Ÿæˆæ”¯æ´** |

---

## ğŸ‘¤ **åŸ·ç­†è€…æƒ…å ± | Author**
> æœ¬æ•™æã®ä¼ç”»ãƒ»åŸ·ç­†è€…ã€‚åŠå°ä½“ãƒ»ã‚¤ãƒ³ã‚¯ã‚¸ã‚§ãƒƒãƒˆåˆ†é‡ã§ã®å®Ÿå‹™çµŒé¨“ã‚’æŒã¡ã€**æ•™è‚²ã¨å®Ÿè£…ã‚’èåˆã—ãŸæ•™æé–‹ç™º**ã‚’è¡Œã†ã€‚  
> *Author with professional background in semiconductors and inkjet actuators, creating materials integrating theory and practice.*

| ğŸ“Œ é …ç›® / Item | å†…å®¹ / Details |
|------|------|
| **æ°å / Name** | **ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰**<br>*Shinichi Samizo* |
| **çµŒé¨“é ˜åŸŸ / Expertise** | **åŠå°ä½“ãƒ‡ãƒã‚¤ã‚¹ï¼ˆãƒ­ã‚¸ãƒƒã‚¯ãƒ»ãƒ¡ãƒ¢ãƒªãƒ»é«˜è€åœ§æ··è¼‰ï¼‰**<br>*Semiconductor devices (logic, memory, high-voltage mixed integration)*<br>**ã‚¤ãƒ³ã‚¯ã‚¸ã‚§ãƒƒãƒˆè–„è†œãƒ”ã‚¨ã‚¾ã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿**<br>*Inkjet thin-film piezo actuators*<br>**PrecisionCoreãƒ—ãƒªãƒ³ãƒˆãƒ˜ãƒƒãƒ‰è£½å“åŒ–ãƒ»BOMç®¡ç†ãƒ»ISOæ•™è‚²**<br>*Productization of PrecisionCore printheads, BOM management, and ISO training* |
| **ğŸ’» GitHub** | **Samizo-AITL**<br>[![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |

---

## ğŸ“„ **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ | License**
[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](https://samizo-aitl.github.io/Edusemi-v4x/#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)
> æ•™æãƒ»ã‚³ãƒ¼ãƒ‰ãƒ»å›³è¡¨ã®æ€§è³ªã«å¿œã˜ãŸãƒã‚¤ãƒ–ãƒªãƒƒãƒ‰ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ã‚’æ¡ç”¨ã€‚  
> *Hybrid licensing based on the nature of the materials, code, and diagrams.*

| ğŸ“Œ é …ç›® / Item | ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License | èª¬æ˜ / Description |
|------|------|------|
| **ã‚³ãƒ¼ãƒ‰ï¼ˆCodeï¼‰** | [**MIT License**](https://opensource.org/licenses/MIT) | è‡ªç”±ã«ä½¿ç”¨ãƒ»æ”¹å¤‰ãƒ»å†é…å¸ƒãŒå¯èƒ½<br>*Free to use, modify, and redistribute* |
| **æ•™æãƒ†ã‚­ã‚¹ãƒˆï¼ˆText materialsï¼‰** | [**CC BY 4.0**](https://creativecommons.org/licenses/by/4.0/) ã¾ãŸã¯ [**CC BY-SA 4.0**](https://creativecommons.org/licenses/by-sa/4.0/) | è‘—è€…è¡¨ç¤ºå¿…é ˆã€ç¶™æ‰¿æ¡ä»¶ã‚ã‚Šï¼ˆBY-SAã®å ´åˆï¼‰<br>*Attribution required, share-alike for BY-SA* |
| **å›³è¡¨ãƒ»ã‚¤ãƒ©ã‚¹ãƒˆï¼ˆFigures & diagramsï¼‰** | [**CC BY-NC 4.0**](https://creativecommons.org/licenses/by-nc/4.0/) | éå•†ç”¨åˆ©ç”¨ã®ã¿è¨±å¯<br>*Non-commercial use only* |
| **å¤–éƒ¨å¼•ç”¨ï¼ˆExternal referencesï¼‰** | å…ƒãƒ©ã‚¤ã‚»ãƒ³ã‚¹ã«å¾“ã†<br>*Follow the original license* | å¼•ç”¨å…ƒã‚’æ˜è¨˜<br>*Cite the original source* |

---

## ğŸ’¬ **ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ | Feedback**
> æ”¹å–„ææ¡ˆã‚„è­°è«–ã¯GitHub Discussionsã‹ã‚‰ãŠé¡˜ã„ã—ã¾ã™ã€‚  
> *Propose improvements or start discussions via GitHub Discussions.*

[![ğŸ’¬ GitHub Discussions](https://img.shields.io/badge/ğŸ’¬%20GitHub-Discussions-brightgreen?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/discussions)
