5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (bassign2.vcd) 2 -o (bassign2.cdd) 2 -v (bassign2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 bassign2.v 1 20 1
2 1 3d 5 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 3 107000b 1 0 31 0 32 17 0 ffffffff 0 0 0 0
1 b 2 3 107000e 1 0 31 0 32 17 0 ffffffff 0 2 0 0
4 1 5 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 bassign2.v 0 9 1
2 2 0 6 80008 1 1008 0 0 32 48 1 0
2 3 1 6 10001 0 1410 0 0 32 1 a
2 4 37 6 10008 1 1a 2 3
2 5 0 7 f000f 1 1004 0 0 32 48 0 0
2 6 1 7 80008 0 1410 0 0 32 1 b
2 7 37 7 8000f 1 16 5 6
2 8 0 8 80008 1 1008 0 0 32 48 1 0
2 9 1 8 30003 1 1408 0 0 32 1 a
2 10 23 8 10004 0 1410 0 9 1 18 0 1 0 0 0 0 b
2 11 37 8 10008 1 1a 8 10
4 4 6 1 11 7 7 4
4 7 7 8 0 11 11 4
4 11 8 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 bassign2.v 0 18 1
