module testbench_4bit_adder();
reg [3:0]a,b;
 reg cin;
wire s;
wire cout;
ripple_4bit uut (a,b,cin,cout,s);
initial
begin
a=4'b0000;b=4'b0010;cin=1;
#10;
a=4'b0010;b=4'b1001;cin=1;
#10;
a=4'b0100;b=4'b1000;cin=0;
#10;
a=4'b1000;b=4'b0001;cin=0;
#10;
a=4'b1100;b=4'b1001;cin=1;
#10;
a=4'b1010;b=4'b0110;cin=1;
#10;
a=4'b0000;b=4'b1111;cin=0;
#10;
end 
initial
begin

end 
endmodule
