#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Jul 26 10:23:34 2019
# Process ID: 13420
# Current directory: /home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_csi_to_axis_0_0_synth_1
# Command line: vivado -log zsys_csi_to_axis_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zsys_csi_to_axis_0_0.tcl
# Log file: /home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_csi_to_axis_0_0_synth_1/zsys_csi_to_axis_0_0.vds
# Journal file: /home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_csi_to_axis_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source zsys_csi_to_axis_0_0.tcl -notrace
Command: synth_design -top zsys_csi_to_axis_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13501 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1142.375 ; gain = 59.000 ; free physical = 1424 ; free virtual = 4380
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zsys_csi_to_axis_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_csi_to_axis_0_0/synth/zsys_csi_to_axis_0_0.vhd:85]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'csi_to_axis_v1_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/csi_to_axis_v1_0.vhd:11' bound to instance 'U0' of component 'csi_to_axis_v1_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_csi_to_axis_0_0/synth/zsys_csi_to_axis_0_0.vhd:159]
INFO: [Synth 8-638] synthesizing module 'csi_to_axis_v1_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/csi_to_axis_v1_0.vhd:78]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'lane_align' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/lane_align.vhd:9' bound to instance 'lane_align_inst' of component 'lane_align' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/csi_to_axis_v1_0.vhd:191]
INFO: [Synth 8-638] synthesizing module 'lane_align' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/lane_align.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'lane_align' (1#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'lane_merge' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/lane_merge.vhd:9' bound to instance 'lane_merge_inst' of component 'lane_merge' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/csi_to_axis_v1_0.vhd:207]
INFO: [Synth 8-638] synthesizing module 'lane_merge' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element valid_dl_reg was removed.  [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/lane_merge.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'lane_merge' (2#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'csi2_parser' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/csi2_parser.vhd:9' bound to instance 'parser_inst' of component 'csi2_parser' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/csi_to_axis_v1_0.vhd:223]
INFO: [Synth 8-638] synthesizing module 'csi2_parser' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/csi2_parser.vhd:33]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 's_axis_tvalid' is read in the process but is not in the sensitivity list [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-614] signal 's_axis_tdata' is read in the process but is not in the sensitivity list [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element packet_cs_reg was removed.  [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/csi2_parser.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'csi2_parser' (3#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/csi2_parser.vhd:33]
WARNING: [Synth 8-3848] Net dl2_enable in module/entity csi_to_axis_v1_0 does not have driver. [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/csi_to_axis_v1_0.vhd:35]
WARNING: [Synth 8-3848] Net dl3_enable in module/entity csi_to_axis_v1_0 does not have driver. [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/csi_to_axis_v1_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'csi_to_axis_v1_0' (4#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/csi_to_axis_v1_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'zsys_csi_to_axis_0_0' (5#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_csi_to_axis_0_0/synth/zsys_csi_to_axis_0_0.vhd:85]
WARNING: [Synth 8-3331] design lane_align has unconnected port err_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1182.875 ; gain = 99.500 ; free physical = 1405 ; free virtual = 4364
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1182.875 ; gain = 99.500 ; free physical = 1369 ; free virtual = 4337
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_csi_to_axis_0_0/hdl/csi_to_axis.xdc] for cell 'U0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_csi_to_axis_0_0/hdl/csi_to_axis.xdc] for cell 'U0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_csi_to_axis_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_csi_to_axis_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1535.090 ; gain = 0.000 ; free physical = 431 ; free virtual = 3407
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1535.090 ; gain = 451.715 ; free physical = 280 ; free virtual = 3257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1535.090 ; gain = 451.715 ; free physical = 280 ; free virtual = 3257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_csi_to_axis_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1535.090 ; gain = 451.715 ; free physical = 281 ; free virtual = 3257
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "data_shift_det[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_shift_det[1]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element to_cnt_reg[0] was removed.  [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/lane_align.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element to_cnt_reg[1] was removed.  [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/lane_align.vhd:87]
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sm_state_reg' in module 'csi2_parser'
WARNING: [Synth 8-6014] Unused sequential element sm_state_reg was removed.  [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/csi2_parser.vhd:60]
INFO: [Synth 8-5546] ROM "packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_of_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sm_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element sm_state_reg was removed.  [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/csi2_parser.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element sm_state_reg was removed.  [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/csi2_parser.vhd:60]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                           000001 |                              000
                 st_hdra |                           000010 |                              001
                 st_hdrb |                           000100 |                              010
             st_transfer |                           001000 |                              011
               st_resync |                           010000 |                              100
                  iSTATE |                           100000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_state_reg' using encoding 'one-hot' in module 'csi2_parser'
WARNING: [Synth 8-6014] Unused sequential element sm_state_reg was removed.  [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/csi2_parser.vhd:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1535.090 ; gain = 451.715 ; free physical = 217 ; free virtual = 3193
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  13 Input      6 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lane_align 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module lane_merge 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module csi2_parser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	  13 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element parser_inst/start_of_line_reg was removed.  [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/csi2_parser.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element parser_inst/packet_id_dbg_reg was removed.  [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/csi2_parser.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element parser_inst/packet_id_upd_reg was removed.  [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/csi2_parser.vhd:64]
INFO: [Synth 8-5546] ROM "lane_align_inst/sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/start_of_frame" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element lane_align_inst/to_cnt_reg[0] was removed.  [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/lane_align.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element lane_align_inst/to_cnt_reg[1] was removed.  [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/29b4/hdl/lane_align.vhd:87]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1535.090 ; gain = 451.715 ; free physical = 125 ; free virtual = 3050
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1535.090 ; gain = 451.715 ; free physical = 809 ; free virtual = 3572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1535.090 ; gain = 451.715 ; free physical = 794 ; free virtual = 3558
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1535.090 ; gain = 451.715 ; free physical = 847 ; free virtual = 3611
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin lane_align_inst/err_ack_i_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1535.090 ; gain = 451.715 ; free physical = 809 ; free virtual = 3573
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1535.090 ; gain = 451.715 ; free physical = 806 ; free virtual = 3570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1535.090 ; gain = 451.715 ; free physical = 812 ; free virtual = 3576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1535.090 ; gain = 451.715 ; free physical = 813 ; free virtual = 3577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1535.090 ; gain = 451.715 ; free physical = 808 ; free virtual = 3572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1535.090 ; gain = 451.715 ; free physical = 807 ; free virtual = 3571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |    36|
|3     |LUT2   |    29|
|4     |LUT3   |    33|
|5     |LUT4   |    68|
|6     |LUT5   |    32|
|7     |LUT6   |    68|
|8     |FDRE   |   215|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-----------------+------+
|      |Instance            |Module           |Cells |
+------+--------------------+-----------------+------+
|1     |top                 |                 |   493|
|2     |  U0                |csi_to_axis_v1_0 |   493|
|3     |    lane_align_inst |lane_align       |   273|
|4     |    lane_merge_inst |lane_merge       |    71|
|5     |    parser_inst     |csi2_parser      |   149|
+------+--------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1535.090 ; gain = 451.715 ; free physical = 804 ; free virtual = 3568
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1535.090 ; gain = 99.500 ; free physical = 855 ; free virtual = 3619
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1535.090 ; gain = 451.715 ; free physical = 855 ; free virtual = 3619
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

48 Infos, 85 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1543.098 ; gain = 472.305 ; free physical = 1807 ; free virtual = 4572
INFO: [Common 17-1381] The checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_csi_to_axis_0_0_synth_1/zsys_csi_to_axis_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_csi_to_axis_0_0/zsys_csi_to_axis_0_0.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_csi_to_axis_0_0_synth_1/zsys_csi_to_axis_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1567.109 ; gain = 0.000 ; free physical = 2238 ; free virtual = 5004
INFO: [Common 17-206] Exiting Vivado at Fri Jul 26 10:24:34 2019...
