$comment
	File created using the following command:
		vcd file TestStateMach.msim.vcd -direction
$end
$date
	Wed Nov 06 19:11:17 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module TestStateMach_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # clock $end
$var reg 1 $ reset $end
$var wire 1 % z $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - b~input_o $end
$var wire 1 . clock~input_o $end
$var wire 1 / z~output_o $end
$var wire 1 0 reset~input_o $end
$var wire 1 1 a~input_o $end
$var wire 1 2 reg_fstate~0_combout $end
$var wire 1 3 fstate~q $end
$var wire 1 4 z~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
10
01
02
03
14
$end
#20000
1#
1.
0&
#40000
0$
0#
00
0.
1&
04
1/
1%
#50000
1!
11
0&
12
#60000
1#
1.
1&
13
14
0/
0%
#70000
0!
01
0&
02
#80000
0#
0.
1&
#90000
1"
1!
1-
11
0&
12
#100000
1#
1.
1&
#110000
0"
0!
0-
01
0&
02
#120000
0#
0.
1&
#130000
1!
11
0&
12
#140000
1#
1.
1&
#150000
0!
01
0&
02
#160000
0#
0.
1&
#170000
1"
1-
0&
#180000
1#
1.
1&
03
04
1/
1%
#190000
0"
0-
0&
#200000
0#
0.
1&
#220000
1#
1.
0&
#240000
0#
0.
1&
#260000
1#
1.
0&
#280000
0#
0.
1&
#300000
1#
1.
0&
#320000
0#
0.
1&
#340000
1#
1.
0&
#360000
0#
0.
1&
#380000
1#
1.
0&
#400000
0#
0.
1&
#420000
1#
1.
0&
#440000
0#
0.
1&
#460000
1#
1.
0&
#480000
0#
0.
1&
#500000
1#
1.
0&
#520000
0#
0.
1&
#540000
1#
1.
0&
#560000
0#
0.
1&
#580000
1#
1.
0&
#600000
0#
0.
1&
#620000
1#
1.
0&
#640000
0#
0.
1&
#660000
1#
1.
0&
#680000
0#
0.
1&
#700000
1#
1.
0&
#720000
0#
0.
1&
#740000
1#
1.
0&
#760000
0#
0.
1&
#780000
1#
1.
0&
#800000
0#
0.
1&
#820000
1#
1.
0&
#840000
0#
0.
1&
#860000
1#
1.
0&
#880000
0#
0.
1&
#900000
1#
1.
0&
#920000
0#
0.
1&
#940000
1#
1.
0&
#960000
0#
0.
1&
#980000
1#
1.
0&
#1000000
