#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000004303c90 .scope module, "decoder" "decoder" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in"
    .port_info 1 /OUTPUT 7 "out"
o00000000043296d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000000042eca40_0 .net "in", 3 0, o00000000043296d8;  0 drivers
v00000000042ebfa0_0 .var "out", 6 0;
E_00000000042f6d20 .event edge, v00000000042eca40_0;
S_000000000425b8d0 .scope module, "processor" "processor" 3 20;
 .timescale 0 0;
v000000000437d5a0_0 .net "ALUControlOutput", 3 0, v00000000042eaec0_0;  1 drivers
v000000000437e540_0 .net "ALUPCPlus4Output", 31 0, v00000000042ec180_0;  1 drivers
v000000000437d460_0 .net "ALUSrcOutput", 31 0, v00000000042ec5e0_0;  1 drivers
v000000000437d6e0_0 .net "CSignal_ALUOp", 1 0, L_000000000438df40;  1 drivers
v000000000437e4a0_0 .net "CSignal_ALUOp_HazardMUX", 1 0, L_000000000438d0e0;  1 drivers
v000000000437cc40_0 .net "CSignal_ALUSrc", 0 0, v00000000043771e0_0;  1 drivers
v000000000437c880_0 .net "CSignal_ALUSrc_HazardMUX", 0 0, v000000000437df00_0;  1 drivers
v000000000437c920_0 .net "CSignal_Branch", 0 0, v0000000004376600_0;  1 drivers
v000000000437d1e0_0 .net "CSignal_Branch_HazardMUX", 0 0, v000000000437cd80_0;  1 drivers
v000000000437d280_0 .net "CSignal_ForwardingMUX_ALUi0", 1 0, v0000000004376420_0;  1 drivers
v000000000437d640_0 .net "CSignal_ForwardingMUX_ALUi1", 1 0, v00000000043761a0_0;  1 drivers
v000000000437db40_0 .net "CSignal_MemRead", 0 0, v0000000004376920_0;  1 drivers
v000000000437dbe0_0 .net "CSignal_MemRead_HazardMUX", 0 0, v000000000437d500_0;  1 drivers
v000000000437c9c0_0 .net "CSignal_MemWrite", 0 0, v0000000004375b60_0;  1 drivers
v000000000437dc80_0 .net "CSignal_MemWrite_HazardMUX", 0 0, v000000000437cec0_0;  1 drivers
v000000000437dd20_0 .net "CSignal_MemtoReg", 0 0, v0000000004375d40_0;  1 drivers
v000000000437ad00_0 .net "CSignal_MemtoReg_HazardMUX", 0 0, v000000000437d320_0;  1 drivers
v0000000004387980_0 .net "CSignal_RegDst", 0 0, v0000000004376ce0_0;  1 drivers
v0000000004387ca0_0 .net "CSignal_RegDst_HazardMUX", 0 0, v000000000437ce20_0;  1 drivers
v0000000004386d00_0 .net "CSignal_RegWrite", 0 0, v0000000004377280_0;  1 drivers
v0000000004387480_0 .net "CSignal_RegWrite_HazardMUX", 0 0, v000000000437c7e0_0;  1 drivers
v0000000004387700_0 .net "IF_ID_Write", 0 0, v000000000437e2c0_0;  1 drivers
v00000000043869e0_0 .net "MUX_ID_EX_Write", 0 0, v000000000437e360_0;  1 drivers
v0000000004388100_0 .net "PCOutput", 31 0, v000000000437b0c0_0;  1 drivers
v00000000043881a0_0 .net "PCSrcInput", 31 0, v000000000437b340_0;  1 drivers
v0000000004388600_0 .net "PCWrite", 0 0, v000000000437e680_0;  1 drivers
v0000000004387020_0 .net "PIPE_EXMEM_OUT_BranchALUOutput", 31 0, v0000000004376c40_0;  1 drivers
v00000000043868a0_0 .net "PIPE_EXMEM_OUT_CSignal_MEM_Branch", 0 0, v00000000043769c0_0;  1 drivers
v0000000004387ac0_0 .net "PIPE_EXMEM_OUT_CSignal_MEM_MRead", 0 0, v00000000043767e0_0;  1 drivers
v0000000004386800_0 .net "PIPE_EXMEM_OUT_CSignal_MEM_MWrite", 0 0, v0000000004375fc0_0;  1 drivers
v0000000004386b20_0 .net "PIPE_EXMEM_OUT_CSignal_WB_MemtoReg", 0 0, v0000000004375840_0;  1 drivers
v0000000004388560_0 .net "PIPE_EXMEM_OUT_CSignal_WB_RegWrite", 0 0, v00000000043764c0_0;  1 drivers
v0000000004386da0_0 .net "PIPE_EXMEM_OUT_MainALUOutput", 31 0, v0000000004375de0_0;  1 drivers
v0000000004388380_0 .net "PIPE_EXMEM_OUT_ReadData2", 31 0, v0000000004376380_0;  1 drivers
v00000000043877a0_0 .net "PIPE_EXMEM_OUT_RegDstOutput", 4 0, v00000000043757a0_0;  1 drivers
v00000000043882e0_0 .net "PIPE_EXMEM_OUT_Zero", 0 0, v0000000004376b00_0;  1 drivers
v0000000004387c00_0 .net "PIPE_IDEX_OUT_ALUPCPlus4Output", 31 0, v0000000004377990_0;  1 drivers
v0000000004386c60_0 .net "PIPE_IDEX_OUT_CSignal_EX_ALUOp", 1 0, v0000000004378610_0;  1 drivers
v0000000004387160_0 .net "PIPE_IDEX_OUT_CSignal_EX_ALUSrc", 0 0, v0000000004378ed0_0;  1 drivers
v0000000004387a20_0 .net "PIPE_IDEX_OUT_CSignal_EX_RegDst", 0 0, v0000000004378f70_0;  1 drivers
v00000000043873e0_0 .net "PIPE_IDEX_OUT_CSignal_MEM_Branch", 0 0, v0000000004377ad0_0;  1 drivers
v0000000004386a80_0 .net "PIPE_IDEX_OUT_CSignal_MEM_MRead", 0 0, v00000000043793d0_0;  1 drivers
v0000000004388420_0 .net "PIPE_IDEX_OUT_CSignal_MEM_MWrite", 0 0, v0000000004379290_0;  1 drivers
v00000000043870c0_0 .net "PIPE_IDEX_OUT_CSignal_WB_MemtoReg", 0 0, v0000000004377cb0_0;  1 drivers
v0000000004387840_0 .net "PIPE_IDEX_OUT_CSignal_WB_RegWrite", 0 0, v0000000004378430_0;  1 drivers
v0000000004386e40_0 .net "PIPE_IDEX_OUT_RD", 4 0, v00000000043778f0_0;  1 drivers
v0000000004387200_0 .net "PIPE_IDEX_OUT_RS", 4 0, v0000000004377fd0_0;  1 drivers
v0000000004386ee0_0 .net "PIPE_IDEX_OUT_RT", 4 0, v0000000004377d50_0;  1 drivers
v00000000043884c0_0 .net "PIPE_IDEX_OUT_ReadData1", 31 0, v0000000004379510_0;  1 drivers
v0000000004388060_0 .net "PIPE_IDEX_OUT_ReadData2", 31 0, v0000000004378930_0;  1 drivers
v00000000043872a0_0 .net "PIPE_IDEX_OUT_SignExt", 31 0, v0000000004377c10_0;  1 drivers
v0000000004387520_0 .net "PIPE_IFID_ALUPCPlus4Output", 31 0, v0000000004377a30_0;  1 drivers
v0000000004388240_0 .net "PIPE_IFID_Instruction", 31 0, v0000000004379650_0;  1 drivers
v0000000004386bc0_0 .net "PIPE_MEMWB_DataMemoryOutput", 31 0, v00000000043790b0_0;  1 drivers
v0000000004386f80_0 .net "PIPE_MEMWB_MainALUOutput", 31 0, v00000000043786b0_0;  1 drivers
v0000000004387d40_0 .net "PIPE_MEMWB_OUT_CSignal_MemtoReg", 0 0, v0000000004378b10_0;  1 drivers
v00000000043886a0_0 .net "PIPE_MEMWB_OUT_CSignal_RegWrite", 0 0, v0000000004378c50_0;  1 drivers
v0000000004387b60_0 .net "PIPE_MEMWB_RegDstOutput", 4 0, v0000000004378570_0;  1 drivers
v00000000043878e0_0 .net "branchALUOutput", 31 0, v000000000437a800_0;  1 drivers
v0000000004386940_0 .net "branchGateOutput", 0 0, v000000000437ac60_0;  1 drivers
v0000000004387de0_0 .var "clk", 0 0;
v0000000004387e80_0 .net "dataMemoryOutput", 31 0, v000000000437a9e0_0;  1 drivers
v0000000004387340_0 .var/i "f", 31 0;
v00000000043875c0_0 .net "forwardingMUXALUi0", 31 0, v00000000042d95e0_0;  1 drivers
v0000000004387660_0 .net "forwardingMUXALUi1", 31 0, v00000000043770a0_0;  1 drivers
v0000000004387f20_0 .net "instruction", 31 0, v0000000004379010_0;  1 drivers
v0000000004387fc0_0 .net "mainALUOutput", 31 0, v000000000437cb00_0;  1 drivers
v000000000438d5e0_0 .net "memtoRegOutput", 31 0, v000000000437b020_0;  1 drivers
v000000000438e580_0 .var "pcInManual", 31 0;
v000000000438da40_0 .net "readData1", 31 0, v000000000437b520_0;  1 drivers
v000000000438dc20_0 .net "readData2", 31 0, v0000000004379860_0;  1 drivers
v000000000438e620_0 .net "regDstOutput", 4 0, v000000000437d8c0_0;  1 drivers
v000000000438cbe0_0 .var "resetManual", 0 0;
v000000000438de00_0 .net "signExtendOutput", 31 0, v000000000437a580_0;  1 drivers
v000000000438d7c0_0 .net "sllOutput", 31 0, v0000000004379d60_0;  1 drivers
v000000000438cfa0_0 .net "zero", 0 0, L_000000000438e120;  1 drivers
L_000000000438cd20 .part v0000000004379650_0, 21, 5;
L_000000000438e3a0 .part v0000000004379650_0, 16, 5;
L_000000000438e6c0 .part v0000000004379650_0, 26, 6;
L_000000000438df40 .concat8 [ 1 1 0 0], v0000000004377320_0, v00000000043773c0_0;
L_000000000438e300 .part L_000000000438df40, 1, 1;
L_000000000438d360 .part L_000000000438df40, 0, 1;
L_000000000438d0e0 .concat8 [ 1 1 0 0], v000000000437ada0_0, v000000000437aee0_0;
L_000000000438d860 .part v0000000004379650_0, 21, 5;
L_000000000438cdc0 .part v0000000004379650_0, 16, 5;
L_000000000438db80 .part v0000000004379650_0, 0, 16;
L_000000000438cb40 .part v0000000004379650_0, 21, 5;
L_000000000438d9a0 .part v0000000004379650_0, 16, 5;
L_000000000438d900 .part v0000000004379650_0, 11, 5;
L_000000000438c820 .part v0000000004377c10_0, 0, 6;
S_000000000425ba50 .scope module, "ALUControl" "alu_control" 3 229, 4 1 0, S_000000000425b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp"
    .port_info 1 /INPUT 6 "funcCode"
    .port_info 2 /OUTPUT 4 "aluCtrlOut"
v00000000042ecb80_0 .net "ALUOp", 1 0, v0000000004378610_0;  alias, 1 drivers
v00000000042eaec0_0 .var "aluCtrlOut", 3 0;
v00000000042ec040_0 .var "dontcare", 3 0;
v00000000042ec0e0_0 .net "funcCode", 5 0, L_000000000438c820;  1 drivers
E_00000000042f7ce0 .event edge, v00000000042ec0e0_0, v00000000042ecb80_0;
S_000000000425cce0 .scope module, "ALUPCPlus4" "arithmeticlogicunit" 3 129, 5 1 0, S_000000000425b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "OP"
    .port_info 3 /OUTPUT 32 "OUT"
    .port_info 4 /OUTPUT 1 "zero"
v00000000042eb140_0 .net "A", 31 0, v000000000437b0c0_0;  alias, 1 drivers
L_000000000438e830 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000042ec540_0 .net "B", 31 0, L_000000000438e830;  1 drivers
L_000000000438e878 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v00000000042eaf60_0 .net "OP", 3 0, L_000000000438e878;  1 drivers
v00000000042ec180_0 .var "OUT", 31 0;
L_000000000438e7e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000042eb0a0_0 .net/2u *"_s0", 31 0, L_000000000438e7e8;  1 drivers
v00000000042eb280_0 .var "dontcare", 31 0;
v00000000042ec360_0 .net "zero", 0 0, L_000000000438cf00;  1 drivers
E_00000000042f75e0 .event edge, v00000000042eaf60_0, v00000000042ec540_0, v00000000042eb140_0;
L_000000000438cf00 .cmp/eq 32, v00000000042ec180_0, L_000000000438e7e8;
S_000000000425ce60 .scope module, "ALUSrcMux" "multiplexorALUSrc" 3 225, 6 16 0, S_000000000425b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /INPUT 32 "i1"
    .port_info 2 /INPUT 1 "control"
    .port_info 3 /OUTPUT 32 "out"
v00000000042eb780_0 .net "control", 0 0, v0000000004378ed0_0;  alias, 1 drivers
v00000000042ebaa0_0 .net "i0", 31 0, v00000000043770a0_0;  alias, 1 drivers
v00000000042ebb40_0 .net "i1", 31 0, v0000000004377c10_0;  alias, 1 drivers
v00000000042ec5e0_0 .var "out", 31 0;
E_00000000042f73a0 .event edge, v00000000042eb780_0, v00000000042ebb40_0, v00000000042ebaa0_0;
S_0000000004251470 .scope module, "ALUi0" "mainALUForwardingMUX" 3 221, 6 62 0, S_000000000425b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /INPUT 32 "i1"
    .port_info 2 /INPUT 32 "i2"
    .port_info 3 /INPUT 2 "control"
    .port_info 4 /OUTPUT 32 "out"
v00000000042ec680_0 .net "control", 1 0, v0000000004376420_0;  alias, 1 drivers
v00000000042ec720_0 .net "i0", 31 0, v0000000004379510_0;  alias, 1 drivers
v00000000042ec7c0_0 .net "i1", 31 0, v000000000437b020_0;  alias, 1 drivers
v00000000042d8e60_0 .net "i2", 31 0, v0000000004375de0_0;  alias, 1 drivers
v00000000042d95e0_0 .var "out", 31 0;
E_00000000042f7820 .event edge, v00000000042ec680_0, v00000000042ec720_0, v00000000042ec7c0_0, v00000000042d8e60_0;
S_00000000042515f0 .scope module, "ALUi1" "mainALUForwardingMUX" 3 223, 6 62 0, S_000000000425b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /INPUT 32 "i1"
    .port_info 2 /INPUT 32 "i2"
    .port_info 3 /INPUT 2 "control"
    .port_info 4 /OUTPUT 32 "out"
v0000000004375ac0_0 .net "control", 1 0, v00000000043761a0_0;  alias, 1 drivers
v0000000004377000_0 .net "i0", 31 0, v0000000004378930_0;  alias, 1 drivers
v0000000004376ba0_0 .net "i1", 31 0, v000000000437b020_0;  alias, 1 drivers
v0000000004376a60_0 .net "i2", 31 0, v0000000004375de0_0;  alias, 1 drivers
v00000000043770a0_0 .var "out", 31 0;
E_00000000042f7b60 .event edge, v0000000004375ac0_0, v0000000004377000_0, v00000000042ec7c0_0, v00000000042d8e60_0;
S_0000000004250450 .scope module, "ControlUnit" "maincontrolunit" 3 145, 7 1 0, S_000000000425b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /OUTPUT 1 "regDst"
    .port_info 2 /OUTPUT 1 "ALUSrc"
    .port_info 3 /OUTPUT 1 "memtoReg"
    .port_info 4 /OUTPUT 1 "regWrite"
    .port_info 5 /OUTPUT 1 "memRead"
    .port_info 6 /OUTPUT 1 "memWrite"
    .port_info 7 /OUTPUT 1 "branch"
    .port_info 8 /OUTPUT 1 "ALUOp1"
    .port_info 9 /OUTPUT 1 "ALUOp0"
v0000000004377320_0 .var "ALUOp0", 0 0;
v00000000043773c0_0 .var "ALUOp1", 0 0;
v00000000043771e0_0 .var "ALUSrc", 0 0;
v0000000004376600_0 .var "branch", 0 0;
v0000000004377140_0 .var "dontcare", 0 0;
v0000000004376920_0 .var "memRead", 0 0;
v0000000004375b60_0 .var "memWrite", 0 0;
v0000000004375d40_0 .var "memtoReg", 0 0;
v00000000043758e0_0 .net "op", 5 0, L_000000000438e6c0;  1 drivers
v0000000004376ce0_0 .var "regDst", 0 0;
v0000000004377280_0 .var "regWrite", 0 0;
E_00000000042f7ba0 .event edge, v00000000043758e0_0;
S_00000000042505d0 .scope module, "EX_MEM" "PIPE_EX_MEM" 3 233, 8 80 0, S_000000000425b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "PIPEIN_MEM_Branch"
    .port_info 2 /INPUT 1 "PIPEIN_MEM_MRead"
    .port_info 3 /INPUT 1 "PIPEIN_MEM_MWrite"
    .port_info 4 /OUTPUT 1 "PIPEOUT_MEM_Branch"
    .port_info 5 /OUTPUT 1 "PIPEOUT_MEM_MRead"
    .port_info 6 /OUTPUT 1 "PIPEOUT_MEM_MWrite"
    .port_info 7 /INPUT 1 "PIPEIN_WB_RegWrite"
    .port_info 8 /INPUT 1 "PIPEIN_WB_MemtoReg"
    .port_info 9 /OUTPUT 1 "PIPEOUT_WB_RegWrite"
    .port_info 10 /OUTPUT 1 "PIPEOUT_WB_MemtoReg"
    .port_info 11 /INPUT 32 "PIPEIN_BranchALUOutput"
    .port_info 12 /INPUT 1 "PIPEIN_Zero"
    .port_info 13 /INPUT 32 "PIPEIN_ALUResult"
    .port_info 14 /INPUT 32 "PIPEIN_ReadData2"
    .port_info 15 /INPUT 5 "PIPEIN_RegDstOutput"
    .port_info 16 /OUTPUT 32 "PIPEOUT_BranchALUOutput"
    .port_info 17 /OUTPUT 1 "PIPEOUT_Zero"
    .port_info 18 /OUTPUT 32 "PIPEOUT_ALUResult"
    .port_info 19 /OUTPUT 32 "PIPEOUT_ReadData2"
    .port_info 20 /OUTPUT 5 "PIPEOUT_RegDstOutput"
v0000000004377460_0 .net "PIPEIN_ALUResult", 31 0, v000000000437cb00_0;  alias, 1 drivers
v0000000004376740_0 .net "PIPEIN_BranchALUOutput", 31 0, v000000000437a800_0;  alias, 1 drivers
v0000000004377500_0 .net "PIPEIN_MEM_Branch", 0 0, v0000000004377ad0_0;  alias, 1 drivers
v0000000004375980_0 .net "PIPEIN_MEM_MRead", 0 0, v00000000043793d0_0;  alias, 1 drivers
v00000000043775a0_0 .net "PIPEIN_MEM_MWrite", 0 0, v0000000004379290_0;  alias, 1 drivers
v0000000004376d80_0 .net "PIPEIN_ReadData2", 31 0, v0000000004378930_0;  alias, 1 drivers
v0000000004377640_0 .net "PIPEIN_RegDstOutput", 4 0, v000000000437d8c0_0;  alias, 1 drivers
v00000000043766a0_0 .net "PIPEIN_WB_MemtoReg", 0 0, v0000000004377cb0_0;  alias, 1 drivers
v0000000004375e80_0 .net "PIPEIN_WB_RegWrite", 0 0, v0000000004378430_0;  alias, 1 drivers
v0000000004375f20_0 .net "PIPEIN_Zero", 0 0, L_000000000438e120;  alias, 1 drivers
v0000000004375de0_0 .var "PIPEOUT_ALUResult", 31 0;
v0000000004376c40_0 .var "PIPEOUT_BranchALUOutput", 31 0;
v00000000043769c0_0 .var "PIPEOUT_MEM_Branch", 0 0;
v00000000043767e0_0 .var "PIPEOUT_MEM_MRead", 0 0;
v0000000004375fc0_0 .var "PIPEOUT_MEM_MWrite", 0 0;
v0000000004376380_0 .var "PIPEOUT_ReadData2", 31 0;
v00000000043757a0_0 .var "PIPEOUT_RegDstOutput", 4 0;
v0000000004375840_0 .var "PIPEOUT_WB_MemtoReg", 0 0;
v00000000043764c0_0 .var "PIPEOUT_WB_RegWrite", 0 0;
v0000000004376b00_0 .var "PIPEOUT_Zero", 0 0;
v0000000004376560_0 .net "clk", 0 0, v0000000004387de0_0;  1 drivers
E_00000000042f7860 .event edge, v0000000004376560_0;
S_000000000423eb60 .scope module, "ForwardingUnit" "forwarding_unit" 3 263, 9 1 0, S_000000000425b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "EX_MEM_RegWrite"
    .port_info 2 /INPUT 1 "MEM_WB_RegWrite"
    .port_info 3 /INPUT 5 "ID_EX_Rs"
    .port_info 4 /INPUT 5 "ID_EX_Rt"
    .port_info 5 /INPUT 5 "EX_MEM_Rd"
    .port_info 6 /INPUT 5 "MEM_WB_Rd"
    .port_info 7 /OUTPUT 2 "ForwardA"
    .port_info 8 /OUTPUT 2 "ForwardB"
v0000000004375c00_0 .net "EX_MEM_Rd", 4 0, v00000000043757a0_0;  alias, 1 drivers
v0000000004375ca0_0 .net "EX_MEM_RegWrite", 0 0, v00000000043764c0_0;  alias, 1 drivers
v0000000004376420_0 .var "ForwardA", 1 0;
v00000000043761a0_0 .var "ForwardB", 1 0;
v0000000004376060_0 .net "ID_EX_Rs", 4 0, v0000000004377fd0_0;  alias, 1 drivers
v0000000004376100_0 .net "ID_EX_Rt", 4 0, v0000000004377d50_0;  alias, 1 drivers
v0000000004376e20_0 .net "MEM_WB_Rd", 4 0, v0000000004378570_0;  alias, 1 drivers
v0000000004376240_0 .net "MEM_WB_RegWrite", 0 0, v0000000004378c50_0;  alias, 1 drivers
v00000000043762e0_0 .net "clk", 0 0, v0000000004387de0_0;  alias, 1 drivers
S_0000000004245c70 .scope module, "ID_EX" "PIPE_ID_EX" 3 174, 8 19 0, S_000000000425b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "PIPEIN_EX_ALUSrc"
    .port_info 2 /INPUT 2 "PIPEIN_EX_ALUOp"
    .port_info 3 /INPUT 1 "PIPEIN_EX_RegDst"
    .port_info 4 /OUTPUT 1 "PIPEOUT_EX_ALUSrc"
    .port_info 5 /OUTPUT 2 "PIPEOUT_EX_ALUOp"
    .port_info 6 /OUTPUT 1 "PIPEOUT_EX_RegDst"
    .port_info 7 /INPUT 1 "PIPEIN_MEM_Branch"
    .port_info 8 /INPUT 1 "PIPEIN_MEM_MRead"
    .port_info 9 /INPUT 1 "PIPEIN_MEM_MWrite"
    .port_info 10 /OUTPUT 1 "PIPEOUT_MEM_Branch"
    .port_info 11 /OUTPUT 1 "PIPEOUT_MEM_MRead"
    .port_info 12 /OUTPUT 1 "PIPEOUT_MEM_MWrite"
    .port_info 13 /INPUT 1 "PIPEIN_WB_RegWrite"
    .port_info 14 /INPUT 1 "PIPEIN_WB_MemtoReg"
    .port_info 15 /OUTPUT 1 "PIPEOUT_WB_RegWrite"
    .port_info 16 /OUTPUT 1 "PIPEOUT_WB_MemtoReg"
    .port_info 17 /INPUT 32 "PIPEIN_PCPlus4"
    .port_info 18 /INPUT 32 "PIPEIN_ReadData1"
    .port_info 19 /INPUT 32 "PIPEIN_ReadData2"
    .port_info 20 /INPUT 32 "PIPEIN_SignExt"
    .port_info 21 /INPUT 5 "PIPEIN_RS"
    .port_info 22 /INPUT 5 "PIPEIN_RT"
    .port_info 23 /INPUT 5 "PIPEIN_RD"
    .port_info 24 /OUTPUT 32 "PIPEOUT_PCPlus4"
    .port_info 25 /OUTPUT 32 "PIPEOUT_ReadData1"
    .port_info 26 /OUTPUT 32 "PIPEOUT_ReadData2"
    .port_info 27 /OUTPUT 32 "PIPEOUT_SignExt"
    .port_info 28 /OUTPUT 5 "PIPEOUT_RS"
    .port_info 29 /OUTPUT 5 "PIPEOUT_RT"
    .port_info 30 /OUTPUT 5 "PIPEOUT_RD"
v0000000004376880_0 .net "PIPEIN_EX_ALUOp", 1 0, L_000000000438d0e0;  alias, 1 drivers
v0000000004376ec0_0 .net "PIPEIN_EX_ALUSrc", 0 0, v000000000437df00_0;  alias, 1 drivers
v0000000004376f60_0 .net "PIPEIN_EX_RegDst", 0 0, v000000000437ce20_0;  alias, 1 drivers
v0000000004378bb0_0 .net "PIPEIN_MEM_Branch", 0 0, v000000000437cd80_0;  alias, 1 drivers
v00000000043795b0_0 .net "PIPEIN_MEM_MRead", 0 0, v000000000437d500_0;  alias, 1 drivers
v0000000004377b70_0 .net "PIPEIN_MEM_MWrite", 0 0, v000000000437cec0_0;  alias, 1 drivers
v0000000004378d90_0 .net "PIPEIN_PCPlus4", 31 0, v0000000004377a30_0;  alias, 1 drivers
v0000000004378750_0 .net "PIPEIN_RD", 4 0, L_000000000438d900;  1 drivers
v0000000004377f30_0 .net "PIPEIN_RS", 4 0, L_000000000438cb40;  1 drivers
v0000000004378e30_0 .net "PIPEIN_RT", 4 0, L_000000000438d9a0;  1 drivers
v0000000004377850_0 .net "PIPEIN_ReadData1", 31 0, v000000000437b520_0;  alias, 1 drivers
v00000000043781b0_0 .net "PIPEIN_ReadData2", 31 0, v0000000004379860_0;  alias, 1 drivers
v0000000004379470_0 .net "PIPEIN_SignExt", 31 0, v000000000437a580_0;  alias, 1 drivers
v0000000004378390_0 .net "PIPEIN_WB_MemtoReg", 0 0, v000000000437d320_0;  alias, 1 drivers
v0000000004379330_0 .net "PIPEIN_WB_RegWrite", 0 0, v000000000437c7e0_0;  alias, 1 drivers
v0000000004378610_0 .var "PIPEOUT_EX_ALUOp", 1 0;
v0000000004378ed0_0 .var "PIPEOUT_EX_ALUSrc", 0 0;
v0000000004378f70_0 .var "PIPEOUT_EX_RegDst", 0 0;
v0000000004377ad0_0 .var "PIPEOUT_MEM_Branch", 0 0;
v00000000043793d0_0 .var "PIPEOUT_MEM_MRead", 0 0;
v0000000004379290_0 .var "PIPEOUT_MEM_MWrite", 0 0;
v0000000004377990_0 .var "PIPEOUT_PCPlus4", 31 0;
v00000000043778f0_0 .var "PIPEOUT_RD", 4 0;
v0000000004377fd0_0 .var "PIPEOUT_RS", 4 0;
v0000000004377d50_0 .var "PIPEOUT_RT", 4 0;
v0000000004379510_0 .var "PIPEOUT_ReadData1", 31 0;
v0000000004378930_0 .var "PIPEOUT_ReadData2", 31 0;
v0000000004377c10_0 .var "PIPEOUT_SignExt", 31 0;
v0000000004377cb0_0 .var "PIPEOUT_WB_MemtoReg", 0 0;
v0000000004378430_0 .var "PIPEOUT_WB_RegWrite", 0 0;
v0000000004377df0_0 .net "clk", 0 0, v0000000004387de0_0;  alias, 1 drivers
S_00000000042417b0 .scope module, "IF_ID" "PIPE_IF_ID" 3 131, 8 1 0, S_000000000425b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "IF_ID_Write"
    .port_info 2 /INPUT 32 "PIPEIN_PCPlus4"
    .port_info 3 /INPUT 32 "PIPEIN_InsMemory"
    .port_info 4 /OUTPUT 32 "PIPEOUT_PCPlus4"
    .port_info 5 /OUTPUT 32 "PIPEOUT_InsMemory"
v0000000004379150_0 .net "IF_ID_Write", 0 0, v000000000437e2c0_0;  alias, 1 drivers
v00000000043789d0_0 .net "PIPEIN_InsMemory", 31 0, v0000000004379010_0;  alias, 1 drivers
v0000000004377e90_0 .net "PIPEIN_PCPlus4", 31 0, v00000000042ec180_0;  alias, 1 drivers
v0000000004379650_0 .var "PIPEOUT_InsMemory", 31 0;
v0000000004377a30_0 .var "PIPEOUT_PCPlus4", 31 0;
v00000000043791f0_0 .net "clk", 0 0, v0000000004387de0_0;  alias, 1 drivers
S_0000000004241930 .scope module, "InstructionMemory" "instructionmemory" 3 127, 10 1 0, S_000000000425b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "instruction"
v00000000043777b0_0 .net "addr", 31 0, v000000000437b0c0_0;  alias, 1 drivers
v0000000004379010_0 .var "instruction", 31 0;
v0000000004378070 .array "memory", 63 0, 31 0;
E_00000000042f78a0 .event edge, v00000000042eb140_0;
S_00000000042400c0 .scope module, "MEM_WB" "PIPE_MEM_WB" 3 280, 8 128 0, S_000000000425b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "PIPEIN_WB_RegWrite"
    .port_info 2 /INPUT 1 "PIPEIN_WB_MemtoReg"
    .port_info 3 /OUTPUT 1 "PIPEOUT_WB_RegWrite"
    .port_info 4 /OUTPUT 1 "PIPEOUT_WB_MemtoReg"
    .port_info 5 /INPUT 32 "PIPEIN_DataMemoryOutput"
    .port_info 6 /INPUT 32 "PIPEIN_MainALUOutput"
    .port_info 7 /INPUT 5 "PIPEIN_RegDstOutput"
    .port_info 8 /OUTPUT 32 "PIPEOUT_DataMemoryOutput"
    .port_info 9 /OUTPUT 32 "PIPEOUT_MainALUOutput"
    .port_info 10 /OUTPUT 5 "PIPEOUT_RegDstOutput"
v0000000004378110_0 .net "PIPEIN_DataMemoryOutput", 31 0, v000000000437a9e0_0;  alias, 1 drivers
v0000000004378250_0 .net "PIPEIN_MainALUOutput", 31 0, v0000000004375de0_0;  alias, 1 drivers
v0000000004378a70_0 .net "PIPEIN_RegDstOutput", 4 0, v00000000043757a0_0;  alias, 1 drivers
v00000000043782f0_0 .net "PIPEIN_WB_MemtoReg", 0 0, v0000000004375840_0;  alias, 1 drivers
v00000000043784d0_0 .net "PIPEIN_WB_RegWrite", 0 0, v00000000043764c0_0;  alias, 1 drivers
v00000000043790b0_0 .var "PIPEOUT_DataMemoryOutput", 31 0;
v00000000043786b0_0 .var "PIPEOUT_MainALUOutput", 31 0;
v0000000004378570_0 .var "PIPEOUT_RegDstOutput", 4 0;
v0000000004378b10_0 .var "PIPEOUT_WB_MemtoReg", 0 0;
v0000000004378c50_0 .var "PIPEOUT_WB_RegWrite", 0 0;
v00000000043787f0_0 .net "clk", 0 0, v0000000004387de0_0;  alias, 1 drivers
S_0000000004240240 .scope module, "MemtoReg" "multiplexorMemtoReg" 3 301, 6 32 0, S_000000000425b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /INPUT 32 "i1"
    .port_info 2 /INPUT 1 "control"
    .port_info 3 /OUTPUT 32 "out"
v0000000004378890_0 .net "control", 0 0, v0000000004378b10_0;  alias, 1 drivers
v0000000004378cf0_0 .net "i0", 31 0, v00000000043786b0_0;  alias, 1 drivers
v000000000437a1c0_0 .net "i1", 31 0, v00000000043790b0_0;  alias, 1 drivers
v000000000437b020_0 .var "out", 31 0;
E_00000000042f7760 .event edge, v0000000004378b10_0, v00000000043790b0_0, v00000000043786b0_0;
S_0000000004233530 .scope module, "PC" "programcounter" 3 125, 11 1 0, S_000000000425b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "PCWrite"
    .port_info 2 /INPUT 32 "in"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 32 "out"
v000000000437a300_0 .net "PCWrite", 0 0, v000000000437e680_0;  alias, 1 drivers
v000000000437b480_0 .net "clock", 0 0, v0000000004387de0_0;  alias, 1 drivers
v0000000004379fe0_0 .net "in", 31 0, v000000000438e580_0;  1 drivers
v000000000437b0c0_0 .var "out", 31 0;
v000000000437a6c0_0 .net "reset", 0 0, v000000000438cbe0_0;  1 drivers
E_00000000042f7ea0 .event edge, v000000000437a300_0, v0000000004376560_0;
S_00000000042336b0 .scope module, "PCSrc" "multiplexorPCSrc" 3 123, 6 47 0, S_000000000425b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /INPUT 32 "i1"
    .port_info 2 /INPUT 1 "control"
    .port_info 3 /OUTPUT 32 "out"
v000000000437b200_0 .net "control", 0 0, v000000000437ac60_0;  alias, 1 drivers
v000000000437a440_0 .net "i0", 31 0, v00000000042ec180_0;  alias, 1 drivers
v000000000437b5c0_0 .net "i1", 31 0, v0000000004376c40_0;  alias, 1 drivers
v000000000437b340_0 .var "out", 31 0;
E_00000000042f7fa0 .event edge, v000000000437b200_0, v0000000004376c40_0, v00000000042ec180_0;
S_000000000437b950 .scope module, "RegisterFile" "registerfile" 3 169, 12 1 0, S_000000000425b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "reg1addr"
    .port_info 2 /INPUT 5 "reg2addr"
    .port_info 3 /INPUT 5 "writeRegister"
    .port_info 4 /INPUT 32 "writeData"
    .port_info 5 /INPUT 1 "regWrite"
    .port_info 6 /OUTPUT 32 "reg1content"
    .port_info 7 /OUTPUT 32 "reg2content"
v000000000437aa80_0 .net "clk", 0 0, v0000000004387de0_0;  alias, 1 drivers
v000000000437a4e0_0 .net "reg1addr", 4 0, L_000000000438d860;  1 drivers
v000000000437b520_0 .var "reg1content", 31 0;
v000000000437a080_0 .net "reg2addr", 4 0, L_000000000438cdc0;  1 drivers
v0000000004379860_0 .var "reg2content", 31 0;
v00000000043797c0_0 .net "regWrite", 0 0, v0000000004378c50_0;  alias, 1 drivers
v0000000004379ae0 .array "registers", 31 0, 31 0;
v000000000437b660_0 .var "update", 0 0;
v0000000004379900_0 .net "writeData", 31 0, v000000000437b020_0;  alias, 1 drivers
v0000000004379a40_0 .net "writeRegister", 4 0, v0000000004378570_0;  alias, 1 drivers
E_00000000042f7660 .event edge, v000000000437b660_0, v000000000437a080_0;
E_00000000042f7f60 .event edge, v000000000437a4e0_0;
S_000000000437b7d0 .scope module, "SLL" "shiftlogicalleft" 3 217, 13 1 0, S_000000000425b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /OUTPUT 32 "out"
v0000000004379ea0_0 .net "i0", 31 0, v0000000004377c10_0;  alias, 1 drivers
v0000000004379d60_0 .var "out", 31 0;
E_00000000042f7d20 .event edge, v00000000042ebb40_0;
S_000000000437bc50 .scope module, "SignExt" "signext" 3 171, 14 1 0, S_000000000425b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i0"
    .port_info 1 /OUTPUT 32 "out"
v000000000437a760_0 .var "dontcare", 31 0;
v000000000437a120_0 .net "i0", 15 0, L_000000000438db80;  1 drivers
v000000000437a580_0 .var "out", 31 0;
E_00000000042f7b20 .event edge, v000000000437a120_0;
S_000000000437c3d0 .scope module, "branchALU" "arithmeticlogicunit" 3 219, 5 1 0, S_000000000425b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "OP"
    .port_info 3 /OUTPUT 32 "OUT"
    .port_info 4 /OUTPUT 1 "zero"
v000000000437a260_0 .net "A", 31 0, v0000000004377990_0;  alias, 1 drivers
v000000000437a3a0_0 .net "B", 31 0, v0000000004379d60_0;  alias, 1 drivers
L_000000000438e908 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000000000437a620_0 .net "OP", 3 0, L_000000000438e908;  1 drivers
v000000000437a800_0 .var "OUT", 31 0;
L_000000000438e8c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000437af80_0 .net/2u *"_s0", 31 0, L_000000000438e8c0;  1 drivers
v0000000004379cc0_0 .var "dontcare", 31 0;
v0000000004379b80_0 .net "zero", 0 0, L_000000000438dfe0;  1 drivers
E_00000000042f73e0 .event edge, v000000000437a620_0, v0000000004379d60_0, v0000000004377990_0;
L_000000000438dfe0 .cmp/eq 32, v000000000437a800_0, L_000000000438e8c0;
S_000000000437bdd0 .scope module, "datamem" "datamemory" 3 278, 15 1 0, S_000000000425b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /INPUT 32 "writeData"
    .port_info 3 /INPUT 1 "memRead"
    .port_info 4 /INPUT 1 "memWrite"
    .port_info 5 /OUTPUT 32 "readData"
v00000000043799a0_0 .net "addr", 31 0, v0000000004375de0_0;  alias, 1 drivers
v0000000004379c20_0 .net "clk", 0 0, v0000000004387de0_0;  alias, 1 drivers
v000000000437a8a0_0 .var "dontcare", 31 0;
v000000000437a940_0 .net "memRead", 0 0, v00000000043767e0_0;  alias, 1 drivers
v0000000004379e00_0 .net "memWrite", 0 0, v0000000004375fc0_0;  alias, 1 drivers
v0000000004379f40 .array "memory", 63 0, 31 0;
v000000000437a9e0_0 .var "readData", 31 0;
v000000000437ab20_0 .net "writeData", 31 0, v0000000004376380_0;  alias, 1 drivers
E_00000000042f74e0 .event edge, v00000000043767e0_0, v0000000004376380_0, v00000000042d8e60_0;
S_000000000437bf50 .scope module, "gate" "andgate" 3 276, 16 1 0, S_000000000425b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0"
    .port_info 1 /INPUT 1 "i1"
    .port_info 2 /OUTPUT 1 "out"
v000000000437abc0_0 .net "i0", 0 0, v00000000043769c0_0;  alias, 1 drivers
v000000000437b160_0 .net "i1", 0 0, v0000000004376b00_0;  alias, 1 drivers
v000000000437ac60_0 .var "out", 0 0;
E_00000000042f7de0 .event edge, v0000000004376b00_0, v00000000043769c0_0;
S_000000000437bad0 .scope module, "hazardMUX" "controlMUX" 3 147, 6 78 0, S_000000000425b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "control"
    .port_info 1 /INPUT 1 "regDstIn"
    .port_info 2 /INPUT 1 "ALUSrcIn"
    .port_info 3 /INPUT 1 "memtoRegIn"
    .port_info 4 /INPUT 1 "regWriteIn"
    .port_info 5 /INPUT 1 "memReadIn"
    .port_info 6 /INPUT 1 "memWriteIn"
    .port_info 7 /INPUT 1 "branchIn"
    .port_info 8 /INPUT 1 "ALUOp1In"
    .port_info 9 /INPUT 1 "ALUOp0In"
    .port_info 10 /OUTPUT 1 "regDstOut"
    .port_info 11 /OUTPUT 1 "ALUSrcOut"
    .port_info 12 /OUTPUT 1 "memtoRegOut"
    .port_info 13 /OUTPUT 1 "regWriteOut"
    .port_info 14 /OUTPUT 1 "memReadOut"
    .port_info 15 /OUTPUT 1 "memWriteOut"
    .port_info 16 /OUTPUT 1 "branchOut"
    .port_info 17 /OUTPUT 1 "ALUOp1Out"
    .port_info 18 /OUTPUT 1 "ALUOp0Out"
v000000000437b3e0_0 .net "ALUOp0In", 0 0, L_000000000438d360;  1 drivers
v000000000437ada0_0 .var "ALUOp0Out", 0 0;
v000000000437ae40_0 .net "ALUOp1In", 0 0, L_000000000438e300;  1 drivers
v000000000437aee0_0 .var "ALUOp1Out", 0 0;
v000000000437b2a0_0 .net "ALUSrcIn", 0 0, v00000000043771e0_0;  alias, 1 drivers
v000000000437df00_0 .var "ALUSrcOut", 0 0;
v000000000437d0a0_0 .net "branchIn", 0 0, v0000000004376600_0;  alias, 1 drivers
v000000000437cd80_0 .var "branchOut", 0 0;
v000000000437d3c0_0 .net "control", 0 0, v000000000437e360_0;  alias, 1 drivers
v000000000437e220_0 .net "memReadIn", 0 0, v0000000004376920_0;  alias, 1 drivers
v000000000437d500_0 .var "memReadOut", 0 0;
v000000000437d780_0 .net "memWriteIn", 0 0, v0000000004375b60_0;  alias, 1 drivers
v000000000437cec0_0 .var "memWriteOut", 0 0;
v000000000437e0e0_0 .net "memtoRegIn", 0 0, v0000000004375d40_0;  alias, 1 drivers
v000000000437d320_0 .var "memtoRegOut", 0 0;
v000000000437cf60_0 .net "regDstIn", 0 0, v0000000004376ce0_0;  alias, 1 drivers
v000000000437ce20_0 .var "regDstOut", 0 0;
v000000000437ddc0_0 .net "regWriteIn", 0 0, v0000000004377280_0;  alias, 1 drivers
v000000000437c7e0_0 .var "regWriteOut", 0 0;
E_00000000042f7960/0 .event edge, v000000000437d3c0_0, v0000000004376ce0_0, v00000000043771e0_0, v0000000004375d40_0;
E_00000000042f7960/1 .event edge, v0000000004377280_0, v0000000004376920_0, v0000000004375b60_0, v0000000004376600_0;
E_00000000042f7960/2 .event edge, v000000000437ae40_0, v000000000437b3e0_0;
E_00000000042f7960 .event/or E_00000000042f7960/0, E_00000000042f7960/1, E_00000000042f7960/2;
S_000000000437c0d0 .scope module, "hazardUnit" "hazard_detection_unit" 3 134, 17 1 0, S_000000000425b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ID_EX_MemRead"
    .port_info 2 /INPUT 5 "ID_EX_RegisterRt"
    .port_info 3 /INPUT 5 "IF_ID_RegisterRs"
    .port_info 4 /INPUT 5 "IF_ID_RegisterRt"
    .port_info 5 /OUTPUT 1 "PCWrite"
    .port_info 6 /OUTPUT 1 "IF_ID_Write"
    .port_info 7 /OUTPUT 1 "MUX_ID_EX_Write"
v000000000437dfa0_0 .net "ID_EX_MemRead", 0 0, v00000000043793d0_0;  alias, 1 drivers
v000000000437daa0_0 .net "ID_EX_RegisterRt", 4 0, v0000000004377d50_0;  alias, 1 drivers
v000000000437de60_0 .net "IF_ID_RegisterRs", 4 0, L_000000000438cd20;  1 drivers
v000000000437e5e0_0 .net "IF_ID_RegisterRt", 4 0, L_000000000438e3a0;  1 drivers
v000000000437e2c0_0 .var "IF_ID_Write", 0 0;
v000000000437e360_0 .var "MUX_ID_EX_Write", 0 0;
v000000000437e680_0 .var "PCWrite", 0 0;
v000000000437ca60_0 .net "clk", 0 0, v0000000004387de0_0;  alias, 1 drivers
E_00000000042f72e0/0 .event edge, v000000000437e5e0_0, v000000000437de60_0, v0000000004376100_0, v0000000004375980_0;
E_00000000042f72e0/1 .event edge, v0000000004376560_0;
E_00000000042f72e0 .event/or E_00000000042f72e0/0, E_00000000042f72e0/1;
S_000000000437c250 .scope module, "mainALU" "arithmeticlogicunit" 3 227, 5 1 0, S_000000000425b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "OP"
    .port_info 3 /OUTPUT 32 "OUT"
    .port_info 4 /OUTPUT 1 "zero"
v000000000437d000_0 .net "A", 31 0, v00000000042d95e0_0;  alias, 1 drivers
v000000000437e400_0 .net "B", 31 0, v00000000042ec5e0_0;  alias, 1 drivers
v000000000437d140_0 .net "OP", 3 0, v00000000042eaec0_0;  alias, 1 drivers
v000000000437cb00_0 .var "OUT", 31 0;
L_000000000438e950 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000437d960_0 .net/2u *"_s0", 31 0, L_000000000438e950;  1 drivers
v000000000437cce0_0 .var "dontcare", 31 0;
v000000000437e040_0 .net "zero", 0 0, L_000000000438e120;  alias, 1 drivers
E_00000000042f7c60 .event edge, v00000000042eaec0_0, v00000000042ec5e0_0, v00000000042d95e0_0;
L_000000000438e120 .cmp/eq 32, v000000000437cb00_0, L_000000000438e950;
S_000000000437c550 .scope module, "regDstMUX" "multiplexorRegDst" 3 231, 6 1 0, S_000000000425b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i0"
    .port_info 1 /INPUT 5 "i1"
    .port_info 2 /INPUT 1 "control"
    .port_info 3 /OUTPUT 5 "out"
v000000000437cba0_0 .net "control", 0 0, v0000000004378f70_0;  alias, 1 drivers
v000000000437e180_0 .net "i0", 4 0, v0000000004377d50_0;  alias, 1 drivers
v000000000437d820_0 .net "i1", 4 0, v00000000043778f0_0;  alias, 1 drivers
v000000000437d8c0_0 .var "out", 4 0;
E_00000000042f7e20 .event edge, v0000000004378f70_0, v00000000043778f0_0, v0000000004376100_0;
    .scope S_0000000004303c90;
T_0 ;
    %wait E_00000000042f6d20;
    %load/vec4 v00000000042eca40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v00000000042ebfa0_0, 0, 7;
    %jmp T_0.16;
T_0.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v00000000042ebfa0_0, 0, 7;
    %jmp T_0.16;
T_0.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v00000000042ebfa0_0, 0, 7;
    %jmp T_0.16;
T_0.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v00000000042ebfa0_0, 0, 7;
    %jmp T_0.16;
T_0.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v00000000042ebfa0_0, 0, 7;
    %jmp T_0.16;
T_0.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v00000000042ebfa0_0, 0, 7;
    %jmp T_0.16;
T_0.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v00000000042ebfa0_0, 0, 7;
    %jmp T_0.16;
T_0.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v00000000042ebfa0_0, 0, 7;
    %jmp T_0.16;
T_0.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000000042ebfa0_0, 0, 7;
    %jmp T_0.16;
T_0.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v00000000042ebfa0_0, 0, 7;
    %jmp T_0.16;
T_0.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v00000000042ebfa0_0, 0, 7;
    %jmp T_0.16;
T_0.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000000042ebfa0_0, 0, 7;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v00000000042ebfa0_0, 0, 7;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v00000000042ebfa0_0, 0, 7;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v00000000042ebfa0_0, 0, 7;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v00000000042ebfa0_0, 0, 7;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000042336b0;
T_1 ;
    %wait E_00000000042f7fa0;
    %load/vec4 v000000000437b200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000000000437b340_0, 0;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v000000000437a440_0;
    %assign/vec4 v000000000437b340_0, 0;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v000000000437b5c0_0;
    %assign/vec4 v000000000437b340_0, 0;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000004233530;
T_2 ;
    %wait E_00000000042f7ea0;
    %load/vec4 v000000000437a300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000000000437a6c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0000000004379fe0_0;
    %assign/vec4 v000000000437b0c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000437b0c0_0, 0;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000004241930;
T_3 ;
    %pushi/vec4 17399840, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000004378070, 0, 4;
    %pushi/vec4 34244642, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000004378070, 0, 4;
    %pushi/vec4 34705440, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000004378070, 0, 4;
    %pushi/vec4 2886467588, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000004378070, 0, 4;
    %pushi/vec4 2349662212, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000004378070, 0, 4;
    %pushi/vec4 27885600, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000004378070, 0, 4;
    %end;
    .thread T_3;
    .scope S_0000000004241930;
T_4 ;
    %wait E_00000000042f78a0;
    %ix/getv 4, v00000000043777b0_0;
    %load/vec4a v0000000004378070, 4;
    %store/vec4 v0000000004379010_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000425cce0;
T_5 ;
    %wait E_00000000042f75e0;
    %load/vec4 v00000000042eaf60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %load/vec4 v00000000042eb280_0;
    %store/vec4 v00000000042ec180_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v00000000042eb140_0;
    %load/vec4 v00000000042ec540_0;
    %and;
    %store/vec4 v00000000042ec180_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v00000000042eb140_0;
    %load/vec4 v00000000042ec540_0;
    %or;
    %store/vec4 v00000000042ec180_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v00000000042eb140_0;
    %load/vec4 v00000000042ec540_0;
    %add;
    %store/vec4 v00000000042ec180_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v00000000042eb140_0;
    %load/vec4 v00000000042ec540_0;
    %sub;
    %store/vec4 v00000000042ec180_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v00000000042eb140_0;
    %load/vec4 v00000000042ec540_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v00000000042ec180_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000042417b0;
T_6 ;
    %wait E_00000000042f7860;
    %load/vec4 v0000000004379150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0000000004377e90_0;
    %assign/vec4 v0000000004377a30_0, 0;
    %load/vec4 v00000000043789d0_0;
    %assign/vec4 v0000000004379650_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000000000437c0d0;
T_7 ;
    %wait E_00000000042f72e0;
    %load/vec4 v000000000437dfa0_0;
    %load/vec4 v000000000437e5e0_0;
    %load/vec4 v000000000437daa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000437de60_0;
    %load/vec4 v000000000437daa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000437e680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000437e2c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000437e360_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000437e680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000437e2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000437e360_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000004250450;
T_8 ;
    %wait E_00000000042f7ba0;
    %load/vec4 v00000000043758e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %load/vec4 v0000000004377140_0;
    %assign/vec4 v0000000004376ce0_0, 0;
    %load/vec4 v0000000004377140_0;
    %assign/vec4 v00000000043771e0_0, 0;
    %load/vec4 v0000000004377140_0;
    %assign/vec4 v0000000004375d40_0, 0;
    %load/vec4 v0000000004377140_0;
    %assign/vec4 v0000000004377280_0, 0;
    %load/vec4 v0000000004377140_0;
    %assign/vec4 v0000000004376920_0, 0;
    %load/vec4 v0000000004377140_0;
    %assign/vec4 v0000000004375b60_0, 0;
    %load/vec4 v0000000004377140_0;
    %assign/vec4 v0000000004376600_0, 0;
    %load/vec4 v0000000004377140_0;
    %assign/vec4 v00000000043773c0_0, 0;
    %load/vec4 v0000000004377140_0;
    %assign/vec4 v0000000004377320_0, 0;
    %jmp T_8.5;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004376ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000043771e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004375d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004377280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004376920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004375b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004376600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000043773c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004377320_0, 0;
    %jmp T_8.5;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004376ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000043771e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004375d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004377280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004376920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004375b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004376600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000043773c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004377320_0, 0;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004376ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000043771e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004375d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004377280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004376920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004375b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004376600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000043773c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004377320_0, 0;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004376ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000043771e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004375d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004377280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004376920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004375b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004376600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000043773c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004377320_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000437bad0;
T_9 ;
    %wait E_00000000042f7960;
    %load/vec4 v000000000437d3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000437ce20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000437df00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000437d320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000437c7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000437d500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000437cec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000437cd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000437aee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000437ada0_0, 0;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v000000000437cf60_0;
    %assign/vec4 v000000000437ce20_0, 0;
    %load/vec4 v000000000437b2a0_0;
    %assign/vec4 v000000000437df00_0, 0;
    %load/vec4 v000000000437e0e0_0;
    %assign/vec4 v000000000437d320_0, 0;
    %load/vec4 v000000000437ddc0_0;
    %assign/vec4 v000000000437c7e0_0, 0;
    %load/vec4 v000000000437e220_0;
    %assign/vec4 v000000000437d500_0, 0;
    %load/vec4 v000000000437d780_0;
    %store/vec4 v000000000437cec0_0, 0, 1;
    %load/vec4 v000000000437d0a0_0;
    %assign/vec4 v000000000437cd80_0, 0;
    %load/vec4 v000000000437ae40_0;
    %assign/vec4 v000000000437aee0_0, 0;
    %load/vec4 v000000000437b3e0_0;
    %assign/vec4 v000000000437ada0_0, 0;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000000000437b950;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000004379ae0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000004379ae0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000004379ae0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000004379ae0, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000004379ae0, 4, 0;
    %pushi/vec4 132, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000004379ae0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000004379ae0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000004379ae0, 4, 0;
    %end;
    .thread T_10;
    .scope S_000000000437b950;
T_11 ;
    %wait E_00000000042f7f60;
    %load/vec4 v000000000437a4e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000004379ae0, 4;
    %assign/vec4 v000000000437b520_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000000000437b950;
T_12 ;
    %wait E_00000000042f7660;
    %load/vec4 v000000000437a080_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000004379ae0, 4;
    %assign/vec4 v0000000004379860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000437b660_0, 0;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000000000437b950;
T_13 ;
    %wait E_00000000042f7860;
    %load/vec4 v00000000043797c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0000000004379900_0;
    %load/vec4 v0000000004379a40_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000004379ae0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000437b660_0, 0, 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000000000437bc50;
T_14 ;
    %wait E_00000000042f7b20;
    %load/vec4 v000000000437a120_0;
    %parti/s 1, 15, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %load/vec4 v000000000437a760_0;
    %store/vec4 v000000000437a580_0, 0, 32;
    %jmp T_14.3;
T_14.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000437a580_0, 0, 32;
    %load/vec4 v000000000437a120_0;
    %pad/u 32;
    %store/vec4 v000000000437a580_0, 0, 32;
    %jmp T_14.3;
T_14.1 ;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000437a580_0, 4, 16;
    %load/vec4 v000000000437a120_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000437a580_0, 4, 16;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000004245c70;
T_15 ;
    %wait E_00000000042f7860;
    %load/vec4 v0000000004376ec0_0;
    %assign/vec4 v0000000004378ed0_0, 0;
    %load/vec4 v0000000004376880_0;
    %assign/vec4 v0000000004378610_0, 0;
    %load/vec4 v0000000004376f60_0;
    %assign/vec4 v0000000004378f70_0, 0;
    %load/vec4 v0000000004378bb0_0;
    %assign/vec4 v0000000004377ad0_0, 0;
    %load/vec4 v00000000043795b0_0;
    %assign/vec4 v00000000043793d0_0, 0;
    %load/vec4 v0000000004377b70_0;
    %assign/vec4 v0000000004379290_0, 0;
    %load/vec4 v0000000004379330_0;
    %assign/vec4 v0000000004378430_0, 0;
    %load/vec4 v0000000004378390_0;
    %assign/vec4 v0000000004377cb0_0, 0;
    %load/vec4 v0000000004378d90_0;
    %assign/vec4 v0000000004377990_0, 0;
    %load/vec4 v0000000004377850_0;
    %assign/vec4 v0000000004379510_0, 0;
    %load/vec4 v00000000043781b0_0;
    %assign/vec4 v0000000004378930_0, 0;
    %load/vec4 v0000000004379470_0;
    %assign/vec4 v0000000004377c10_0, 0;
    %load/vec4 v0000000004377f30_0;
    %assign/vec4 v0000000004377fd0_0, 0;
    %load/vec4 v0000000004378e30_0;
    %assign/vec4 v0000000004377d50_0, 0;
    %load/vec4 v0000000004378750_0;
    %assign/vec4 v00000000043778f0_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000000000437b7d0;
T_16 ;
    %wait E_00000000042f7d20;
    %load/vec4 v0000000004379ea0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000004379d60_0, 0, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000000000437c3d0;
T_17 ;
    %wait E_00000000042f73e0;
    %load/vec4 v000000000437a620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %load/vec4 v0000000004379cc0_0;
    %store/vec4 v000000000437a800_0, 0, 32;
    %jmp T_17.6;
T_17.0 ;
    %load/vec4 v000000000437a260_0;
    %load/vec4 v000000000437a3a0_0;
    %and;
    %store/vec4 v000000000437a800_0, 0, 32;
    %jmp T_17.6;
T_17.1 ;
    %load/vec4 v000000000437a260_0;
    %load/vec4 v000000000437a3a0_0;
    %or;
    %store/vec4 v000000000437a800_0, 0, 32;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v000000000437a260_0;
    %load/vec4 v000000000437a3a0_0;
    %add;
    %store/vec4 v000000000437a800_0, 0, 32;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v000000000437a260_0;
    %load/vec4 v000000000437a3a0_0;
    %sub;
    %store/vec4 v000000000437a800_0, 0, 32;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v000000000437a260_0;
    %load/vec4 v000000000437a3a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000000000437a800_0, 0, 32;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000004251470;
T_18 ;
    %wait E_00000000042f7820;
    %load/vec4 v00000000042ec680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v00000000042d95e0_0, 0;
    %jmp T_18.4;
T_18.0 ;
    %load/vec4 v00000000042ec720_0;
    %assign/vec4 v00000000042d95e0_0, 0;
    %jmp T_18.4;
T_18.1 ;
    %load/vec4 v00000000042ec7c0_0;
    %assign/vec4 v00000000042d95e0_0, 0;
    %jmp T_18.4;
T_18.2 ;
    %load/vec4 v00000000042d8e60_0;
    %assign/vec4 v00000000042d95e0_0, 0;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000000042515f0;
T_19 ;
    %wait E_00000000042f7b60;
    %load/vec4 v0000000004375ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v00000000043770a0_0, 0;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v0000000004377000_0;
    %assign/vec4 v00000000043770a0_0, 0;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0000000004376ba0_0;
    %assign/vec4 v00000000043770a0_0, 0;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0000000004376a60_0;
    %assign/vec4 v00000000043770a0_0, 0;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000000000425ce60;
T_20 ;
    %wait E_00000000042f73a0;
    %load/vec4 v00000000042eb780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v00000000042ec5e0_0, 0;
    %jmp T_20.3;
T_20.0 ;
    %load/vec4 v00000000042ebaa0_0;
    %assign/vec4 v00000000042ec5e0_0, 0;
    %jmp T_20.3;
T_20.1 ;
    %load/vec4 v00000000042ebb40_0;
    %assign/vec4 v00000000042ec5e0_0, 0;
    %jmp T_20.3;
T_20.3 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000000000437c250;
T_21 ;
    %wait E_00000000042f7c60;
    %load/vec4 v000000000437d140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %load/vec4 v000000000437cce0_0;
    %store/vec4 v000000000437cb00_0, 0, 32;
    %jmp T_21.6;
T_21.0 ;
    %load/vec4 v000000000437d000_0;
    %load/vec4 v000000000437e400_0;
    %and;
    %store/vec4 v000000000437cb00_0, 0, 32;
    %jmp T_21.6;
T_21.1 ;
    %load/vec4 v000000000437d000_0;
    %load/vec4 v000000000437e400_0;
    %or;
    %store/vec4 v000000000437cb00_0, 0, 32;
    %jmp T_21.6;
T_21.2 ;
    %load/vec4 v000000000437d000_0;
    %load/vec4 v000000000437e400_0;
    %add;
    %store/vec4 v000000000437cb00_0, 0, 32;
    %jmp T_21.6;
T_21.3 ;
    %load/vec4 v000000000437d000_0;
    %load/vec4 v000000000437e400_0;
    %sub;
    %store/vec4 v000000000437cb00_0, 0, 32;
    %jmp T_21.6;
T_21.4 ;
    %load/vec4 v000000000437d000_0;
    %load/vec4 v000000000437e400_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000000000437cb00_0, 0, 32;
    %jmp T_21.6;
T_21.6 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000000000425ba50;
T_22 ;
    %wait E_00000000042f7ce0;
    %load/vec4 v00000000042ecb80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %load/vec4 v00000000042ec040_0;
    %store/vec4 v00000000042eaec0_0, 0, 4;
    %jmp T_22.4;
T_22.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000042eaec0_0, 0, 4;
    %jmp T_22.4;
T_22.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000042eaec0_0, 0, 4;
    %jmp T_22.4;
T_22.2 ;
    %load/vec4 v00000000042ec0e0_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %jmp T_22.10;
T_22.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000042eaec0_0, 0, 4;
    %jmp T_22.10;
T_22.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000000042eaec0_0, 0, 4;
    %jmp T_22.10;
T_22.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000042eaec0_0, 0, 4;
    %jmp T_22.10;
T_22.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000000042eaec0_0, 0, 4;
    %jmp T_22.10;
T_22.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000042eaec0_0, 0, 4;
    %jmp T_22.10;
T_22.10 ;
    %pop/vec4 1;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000000000437c550;
T_23 ;
    %wait E_00000000042f7e20;
    %load/vec4 v000000000437cba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %pushi/vec4 31, 31, 5;
    %assign/vec4 v000000000437d8c0_0, 0;
    %jmp T_23.3;
T_23.0 ;
    %load/vec4 v000000000437e180_0;
    %assign/vec4 v000000000437d8c0_0, 0;
    %jmp T_23.3;
T_23.1 ;
    %load/vec4 v000000000437d820_0;
    %assign/vec4 v000000000437d8c0_0, 0;
    %jmp T_23.3;
T_23.3 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000000042505d0;
T_24 ;
    %wait E_00000000042f7860;
    %load/vec4 v0000000004377500_0;
    %assign/vec4 v00000000043769c0_0, 0;
    %load/vec4 v0000000004375980_0;
    %assign/vec4 v00000000043767e0_0, 0;
    %load/vec4 v00000000043775a0_0;
    %assign/vec4 v0000000004375fc0_0, 0;
    %load/vec4 v0000000004375e80_0;
    %assign/vec4 v00000000043764c0_0, 0;
    %load/vec4 v00000000043766a0_0;
    %assign/vec4 v0000000004375840_0, 0;
    %load/vec4 v0000000004376740_0;
    %assign/vec4 v0000000004376c40_0, 0;
    %load/vec4 v0000000004375f20_0;
    %assign/vec4 v0000000004376b00_0, 0;
    %load/vec4 v0000000004377460_0;
    %assign/vec4 v0000000004375de0_0, 0;
    %load/vec4 v0000000004376d80_0;
    %assign/vec4 v0000000004376380_0, 0;
    %load/vec4 v0000000004377640_0;
    %assign/vec4 v00000000043757a0_0, 0;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000000000423eb60;
T_25 ;
    %wait E_00000000042f7860;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000004376420_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000043761a0_0, 0;
    %delay 10, 0;
    %load/vec4 v0000000004375ca0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000004375c00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000000004375c00_0;
    %load/vec4 v0000000004376060_0;
    %cmp/e;
    %jmp/0xz  T_25.2, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000004376420_0, 0;
T_25.2 ;
    %load/vec4 v0000000004375c00_0;
    %load/vec4 v0000000004376100_0;
    %cmp/e;
    %jmp/0xz  T_25.4, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000000043761a0_0, 0;
T_25.4 ;
T_25.0 ;
    %load/vec4 v0000000004376240_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000004376e20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0000000004375ca0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000004375c00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0000000004375c00_0;
    %load/vec4 v0000000004376060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %load/vec4 v0000000004376e20_0;
    %load/vec4 v0000000004376060_0;
    %cmp/e;
    %jmp/0xz  T_25.10, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000004376420_0, 0;
T_25.10 ;
T_25.8 ;
    %load/vec4 v0000000004375ca0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000004375c00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0000000004375c00_0;
    %load/vec4 v0000000004376100_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.12, 8;
    %load/vec4 v0000000004376e20_0;
    %load/vec4 v0000000004376100_0;
    %cmp/e;
    %jmp/0xz  T_25.14, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000043761a0_0, 0;
T_25.14 ;
T_25.12 ;
T_25.6 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000000000437bf50;
T_26 ;
    %wait E_00000000042f7de0;
    %load/vec4 v000000000437abc0_0;
    %load/vec4 v000000000437b160_0;
    %and;
    %store/vec4 v000000000437ac60_0, 0, 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000000000437bdd0;
T_27 ;
    %wait E_00000000042f74e0;
    %load/vec4 v000000000437a940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %ix/getv 4, v00000000043799a0_0;
    %load/vec4a v0000000004379f40, 4;
    %assign/vec4 v000000000437a9e0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000000000437a8a0_0;
    %assign/vec4 v000000000437a9e0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000000000437bdd0;
T_28 ;
    %wait E_00000000042f7860;
    %load/vec4 v0000000004379e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v000000000437ab20_0;
    %ix/getv 3, v00000000043799a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000004379f40, 0, 4;
T_28.0 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_00000000042400c0;
T_29 ;
    %wait E_00000000042f7860;
    %load/vec4 v00000000043784d0_0;
    %assign/vec4 v0000000004378c50_0, 0;
    %load/vec4 v00000000043782f0_0;
    %assign/vec4 v0000000004378b10_0, 0;
    %load/vec4 v0000000004378110_0;
    %assign/vec4 v00000000043790b0_0, 0;
    %load/vec4 v0000000004378250_0;
    %assign/vec4 v00000000043786b0_0, 0;
    %load/vec4 v0000000004378a70_0;
    %assign/vec4 v0000000004378570_0, 0;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000000004240240;
T_30 ;
    %wait E_00000000042f7760;
    %load/vec4 v0000000004378890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000000000437b020_0, 0;
    %jmp T_30.3;
T_30.0 ;
    %load/vec4 v0000000004378cf0_0;
    %assign/vec4 v000000000437b020_0, 0;
    %jmp T_30.3;
T_30.1 ;
    %load/vec4 v000000000437a1c0_0;
    %assign/vec4 v000000000437b020_0, 0;
    %jmp T_30.3;
T_30.3 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000000000425b8d0;
T_31 ;
    %vpi_func 3 311 "$fopen" 32, "output.txt", "w" {0 0 0};
    %store/vec4 v0000000004387340_0, 0, 32;
    %vpi_call 3 312 "$fclose", v0000000004387340_0 {0 0 0};
    %end;
    .thread T_31;
    .scope S_000000000425b8d0;
T_32 ;
    %wait E_00000000042f7860;
    %delay 50, 0;
    %vpi_func 3 317 "$fopen" 32, "output.txt", "a" {0 0 0};
    %store/vec4 v0000000004387340_0, 0, 32;
    %vpi_call 3 319 "$fwrite", v0000000004387340_0, "\012******************************************************************\012" {0 0 0};
    %vpi_call 3 320 "$fwrite", v0000000004387340_0, "ForwardingUnit      :        ForwardA      | %b\012", v000000000437d280_0 {0 0 0};
    %vpi_call 3 321 "$fwrite", v0000000004387340_0, "ForwardingUnit      :        ForwardB      | %b\012\012", v000000000437d640_0 {0 0 0};
    %vpi_call 3 322 "$fwrite", v0000000004387340_0, "Clock               :          Clock       | %b\012", v0000000004387de0_0 {0 0 0};
    %vpi_call 3 323 "$fwrite", v0000000004387340_0, "Stage IF:           :           PC         | %b\012", v0000000004388100_0 {0 0 0};
    %vpi_call 3 324 "$fwrite", v0000000004387340_0, "Stage IF:           :         PC + 4       | %b\012", v000000000437e540_0 {0 0 0};
    %vpi_call 3 325 "$fwrite", v0000000004387340_0, "Stage IF:           :       Instruction    | %b\012\012", v0000000004387f20_0 {0 0 0};
    %vpi_call 3 327 "$fwrite", v0000000004387340_0, "Stage ID:           :        PC Write      | %b\012", v0000000004388600_0 {0 0 0};
    %vpi_call 3 328 "$fwrite", v0000000004387340_0, "Stage ID:           :       IFID Write     | %b\012", v0000000004387700_0 {0 0 0};
    %vpi_call 3 329 "$fwrite", v0000000004387340_0, "Stage ID:           :        hazardMux OP  | %b\012", v00000000043869e0_0 {0 0 0};
    %vpi_call 3 330 "$fwrite", v0000000004387340_0, "Stage ID:           :         PC + 4       | %b\012", v0000000004387520_0 {0 0 0};
    %vpi_call 3 331 "$fwrite", v0000000004387340_0, "Stage ID:           :       Instruction    | %b\012", v0000000004388240_0 {0 0 0};
    %vpi_call 3 332 "$fwrite", v0000000004387340_0, "Stage ID:           :       Read Data 1    | %b\012", v000000000438da40_0 {0 0 0};
    %vpi_call 3 333 "$fwrite", v0000000004387340_0, "Stage ID:           :       Read Data 2    | %b\012", v000000000438dc20_0 {0 0 0};
    %vpi_call 3 334 "$fwrite", v0000000004387340_0, "Stage ID:           :       Sign Extend    | %b\012", v000000000438de00_0 {0 0 0};
    %vpi_call 3 335 "$fwrite", v0000000004387340_0, "Stage ID:           :            RS        | %b\012", &PV<v0000000004388240_0, 21, 5> {0 0 0};
    %vpi_call 3 336 "$fwrite", v0000000004387340_0, "Stage ID:           :            RT        | %b\012", &PV<v0000000004388240_0, 16, 5> {0 0 0};
    %vpi_call 3 337 "$fwrite", v0000000004387340_0, "Stage ID:           :            RD        | %b\012", &PV<v0000000004388240_0, 11, 5> {0 0 0};
    %vpi_call 3 338 "$fwrite", v0000000004387340_0, "Stage ID:           :    C_Signal RegDst   | %b\012", v0000000004387980_0 {0 0 0};
    %vpi_call 3 339 "$fwrite", v0000000004387340_0, "Stage ID:           :    C_Signal ALUSrc   | %b\012", v000000000437cc40_0 {0 0 0};
    %vpi_call 3 340 "$fwrite", v0000000004387340_0, "Stage ID:           :    C_Signal MemtoReg | %b\012", v000000000437dd20_0 {0 0 0};
    %vpi_call 3 341 "$fwrite", v0000000004387340_0, "Stage ID:           :    C_Signal RegWrite | %b\012", v0000000004386d00_0 {0 0 0};
    %vpi_call 3 342 "$fwrite", v0000000004387340_0, "Stage ID:           :    C_Signal MemRead  | %b\012", v000000000437db40_0 {0 0 0};
    %vpi_call 3 343 "$fwrite", v0000000004387340_0, "Stage ID:           :    C_Signal MemWrite | %b\012", v000000000437c9c0_0 {0 0 0};
    %vpi_call 3 344 "$fwrite", v0000000004387340_0, "Stage ID:           :    C_Signal Branch   | %b\012", v000000000437c920_0 {0 0 0};
    %vpi_call 3 345 "$fwrite", v0000000004387340_0, "Stage ID:           :    C_Signal ALUOp    | %b\012\012", v000000000437d6e0_0 {0 0 0};
    %vpi_call 3 347 "$fwrite", v0000000004387340_0, "Stage EX:           :         PC + 4       | %b\012", v0000000004387c00_0 {0 0 0};
    %vpi_call 3 348 "$fwrite", v0000000004387340_0, "Stage EX:           :       ReadData1      | %b\012", v00000000043884c0_0 {0 0 0};
    %vpi_call 3 349 "$fwrite", v0000000004387340_0, "Stage EX:           :       ReadData2      | %b\012", v0000000004388060_0 {0 0 0};
    %vpi_call 3 350 "$fwrite", v0000000004387340_0, "Stage EX:           :       SignExtend     | %b\012", v00000000043872a0_0 {0 0 0};
    %vpi_call 3 351 "$fwrite", v0000000004387340_0, "Stage EX:           :           RS         | %b\012", v0000000004387200_0 {0 0 0};
    %vpi_call 3 352 "$fwrite", v0000000004387340_0, "Stage EX:           :           RT         | %b\012", v0000000004386ee0_0 {0 0 0};
    %vpi_call 3 353 "$fwrite", v0000000004387340_0, "Stage EX:           :           RD         | %b\012", v0000000004386e40_0 {0 0 0};
    %vpi_call 3 354 "$fwrite", v0000000004387340_0, "Stage EX:           :           SLL        | %b\012", v000000000438d7c0_0 {0 0 0};
    %vpi_call 3 355 "$fwrite", v0000000004387340_0, "Stage EX:           :       Branch ALU     | %b\012", v00000000043878e0_0 {0 0 0};
    %vpi_call 3 356 "$fwrite", v0000000004387340_0, "Stage EX:           :       MUX ALU Src    | %b\012", v000000000437d460_0 {0 0 0};
    %vpi_call 3 357 "$fwrite", v0000000004387340_0, "Stage EX:           :     MUX Forward i0   | %b\012", v00000000043875c0_0 {0 0 0};
    %vpi_call 3 358 "$fwrite", v0000000004387340_0, "Stage EX:           :     MUX Forward i1   | %b\012", v0000000004387660_0 {0 0 0};
    %vpi_call 3 359 "$fwrite", v0000000004387340_0, "Stage EX:           :       Main ALU       | %b\012", v0000000004387fc0_0 {0 0 0};
    %vpi_call 3 360 "$fwrite", v0000000004387340_0, "Stage EX:           :          Zero        | %b\012", v000000000438cfa0_0 {0 0 0};
    %vpi_call 3 361 "$fwrite", v0000000004387340_0, "Stage EX:           :  ALU Control Output  | %b\012", v000000000437d5a0_0 {0 0 0};
    %vpi_call 3 362 "$fwrite", v0000000004387340_0, "Stage EX:           :       MUX RegDst     | %b\012", v000000000438e620_0 {0 0 0};
    %vpi_call 3 363 "$fwrite", v0000000004387340_0, "Stage EX:           :   C_Signal RegDst    | %b\012", v0000000004387a20_0 {0 0 0};
    %vpi_call 3 364 "$fwrite", v0000000004387340_0, "Stage EX:           :   C_Signal ALUSrc    | %b\012", v0000000004387160_0 {0 0 0};
    %vpi_call 3 365 "$fwrite", v0000000004387340_0, "Stage EX:           :   C_Signal MemtoReg  | %b\012", v00000000043870c0_0 {0 0 0};
    %vpi_call 3 366 "$fwrite", v0000000004387340_0, "Stage EX:           :   C_Signal RegWrite  | %b\012", v0000000004387840_0 {0 0 0};
    %vpi_call 3 367 "$fwrite", v0000000004387340_0, "Stage EX:           :   C_Signal MemRead   | %b\012", v0000000004386a80_0 {0 0 0};
    %vpi_call 3 368 "$fwrite", v0000000004387340_0, "Stage EX:           :   C_Signal MemWrite  | %b\012", v0000000004388420_0 {0 0 0};
    %vpi_call 3 369 "$fwrite", v0000000004387340_0, "Stage EX:           :   C_Signal Branch    | %b\012", v00000000043873e0_0 {0 0 0};
    %vpi_call 3 370 "$fwrite", v0000000004387340_0, "Stage EX:           :   C_Signal ALUOp     | %b\012\012", v0000000004386c60_0 {0 0 0};
    %vpi_call 3 372 "$fwrite", v0000000004387340_0, "Stage MEM:           :   C_Signal MemtoReg  | %b\012", v0000000004386b20_0 {0 0 0};
    %vpi_call 3 373 "$fwrite", v0000000004387340_0, "Stage MEM:           :   C_Signal RegWrite  | %b\012", v0000000004388560_0 {0 0 0};
    %vpi_call 3 374 "$fwrite", v0000000004387340_0, "Stage MEM:           :   C_Signal MemRead   | %b\012", v0000000004387ac0_0 {0 0 0};
    %vpi_call 3 375 "$fwrite", v0000000004387340_0, "Stage MEM:           :   C_Signal MemWrite  | %b\012", v0000000004386800_0 {0 0 0};
    %vpi_call 3 376 "$fwrite", v0000000004387340_0, "Stage MEM:           :   C_Signal Branch    | %b\012", v00000000043868a0_0 {0 0 0};
    %vpi_call 3 377 "$fwrite", v0000000004387340_0, "Stage MEM:           :   BranchALUOutput    | %b\012", v0000000004387020_0 {0 0 0};
    %vpi_call 3 378 "$fwrite", v0000000004387340_0, "Stage MEM:           :   Zero               | %b\012", v00000000043882e0_0 {0 0 0};
    %vpi_call 3 379 "$fwrite", v0000000004387340_0, "Stage MEM:           :   MainALUOutput      | %b\012", v0000000004386da0_0 {0 0 0};
    %vpi_call 3 380 "$fwrite", v0000000004387340_0, "Stage MEM:           :   ReadData2          | %b\012", v0000000004388380_0 {0 0 0};
    %vpi_call 3 381 "$fwrite", v0000000004387340_0, "Stage MEM:           :   RegDstOutput       | %b\012", v00000000043877a0_0 {0 0 0};
    %vpi_call 3 382 "$fwrite", v0000000004387340_0, "Stage MEM:           :   Data Memory Output | %b\012", v0000000004387e80_0 {0 0 0};
    %vpi_call 3 383 "$fwrite", v0000000004387340_0, "Stage MEM:           :   Branch Gate Output | %b\012\012", v0000000004386940_0 {0 0 0};
    %vpi_call 3 385 "$fwrite", v0000000004387340_0, "Stage WB:           :   C_Signal MemtoReg   | %b\012", v0000000004387d40_0 {0 0 0};
    %vpi_call 3 386 "$fwrite", v0000000004387340_0, "Stage WB:           :   C_Signal RegWrite   | %b\012", v00000000043886a0_0 {0 0 0};
    %vpi_call 3 387 "$fwrite", v0000000004387340_0, "Stage WB:           :   Data Memory Output  | %b\012", v0000000004386bc0_0 {0 0 0};
    %vpi_call 3 388 "$fwrite", v0000000004387340_0, "Stage WB:           :     Main ALU Result   | %b\012", v0000000004386f80_0 {0 0 0};
    %vpi_call 3 389 "$fwrite", v0000000004387340_0, "Stage WB:           :     Reg Dst Output    | %b\012", v0000000004387b60_0 {0 0 0};
    %vpi_call 3 390 "$fwrite", v0000000004387340_0, "Stage WB:           :   Mem to Reg Output   | %b\012\012", v000000000438d5e0_0 {0 0 0};
    %vpi_call 3 392 "$fclose", v0000000004387340_0 {0 0 0};
    %jmp T_32;
    .thread T_32, $push;
    .scope S_000000000425b8d0;
T_33 ;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000438cbe0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000438e580_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004387de0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000000000438e580_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004387de0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000000000438e580_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004387de0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000000000438e580_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004387de0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004387de0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004387de0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v000000000438e580_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004387de0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000000000438e580_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004387de0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004387de0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004387de0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004387de0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000000000438e580_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004387de0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000000000438e580_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004387de0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000000000438e580_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004387de0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004387de0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004387de0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004387de0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004387de0_0, 0, 1;
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "./decoder.v";
    "processor.v";
    "./alu_control.v";
    "./arithmeticlogicunit.v";
    "./multiplexor.v";
    "./maincontrolunit.v";
    "./pipelinestages.v";
    "./forwarding_unit.v";
    "./instructionmemory.v";
    "./programcounter.v";
    "./registerfile.v";
    "./sll.v";
    "./signext.v";
    "./datamemory.v";
    "./andgate.v";
    "./hazard_detection_unit.v";
