// Seed: 4037161753
module module_0 (
    output wand id_0,
    input  tri0 id_1,
    output tri  id_2,
    output wire id_3
);
  wire id_5;
  assign id_0 = id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output uwire id_2,
    output wor id_3,
    input tri1 id_4,
    input tri id_5,
    inout uwire id_6,
    input supply0 id_7,
    output wand id_8
    , id_11,
    output supply1 id_9
);
  assign id_6 = -1;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_2,
      id_9
  );
endmodule
module module_2 (
    input uwire id_0,
    input wor id_1,
    output supply1 id_2
);
  logic id_4 = id_1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
  logic [1 : -1 'h0] id_5;
  ;
  always disable id_6;
endmodule
