<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-failed">
description: expression short circuiting test
rc: 10 (means success: 0)
should_fail: 0
tags: 11.3.5
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-11
top_module: 
type: simulation parsing
mode: simulation
files: <a href="../../../tests/chapter-11/11.3.5--expr_short_circuit.sv.html" target="file-frame">tests/chapter-11/11.3.5--expr_short_circuit.sv</a>
defines: 
time_elapsed: 1.664s
ram usage: 41344 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp1ykveen0/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-11 <a href="../../../tests/chapter-11/11.3.5--expr_short_circuit.sv.html" target="file-frame">tests/chapter-11/11.3.5--expr_short_circuit.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-11/11.3.5--expr_short_circuit.sv.html#l-7" target="file-frame">tests/chapter-11/11.3.5--expr_short_circuit.sv:7</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-11/11.3.5--expr_short_circuit.sv.html#l-7" target="file-frame">tests/chapter-11/11.3.5--expr_short_circuit.sv:7</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-11/11.3.5--expr_short_circuit.sv.html#l-7" target="file-frame">tests/chapter-11/11.3.5--expr_short_circuit.sv:7</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@top), id:32
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, id:33, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:34
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:35
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:36
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:37
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@top, id:38, file:<a href="../../../tests/chapter-11/11.3.5--expr_short_circuit.sv.html" target="file-frame">tests/chapter-11/11.3.5--expr_short_circuit.sv</a>, line:7, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiProcess:
  \_initial: , id:9
    |vpiStmt:
    \_begin: , id:10, line:19
      |vpiFullName:work@top
      |vpiStmt:
      \_assignment: , id:18, line:20
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (d), id:11, line:20
          |vpiName:d
          |vpiFullName:work@top.d
        |vpiRhs:
        \_operation: , id:13, line:20
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (a), id:12, line:20
            |vpiName:a
            |vpiFullName:work@top.a
          |vpiOperand:
          \_operation: , id:15, line:20
            |vpiOpType:27
            |vpiOperand:
            \_ref_obj: (b), id:14, line:20
              |vpiName:b
              |vpiFullName:work@top.b
            |vpiOperand:
            \_func_call: (fun), id:16, line:20
              |vpiName:fun
              |vpiFunction:
              \_function: (fun), id:0, line:14
                |vpiName:fun
                |vpiFullName:work@top.fun
                |vpiReturn:
                \_int_var: , id:1, line:14
                |vpiIODecl:
                \_io_decl: (a), id:2
                  |vpiName:a
                  |vpiDirection:5
                  |vpiExpr:
                  \_logic_var: , id:3, line:14, parent:a
                    |vpiFullName:a
                |vpiStmt:
                \_begin: , id:4, parent:fun
                  |vpiFullName:work@top.fun
                  |vpiStmt:
                  \_sys_func_call: ($display), id:5, line:15
                    |vpiName:$display
                    |vpiArgument:
                    \_constant: , id:6, line:15
                      |vpiConstType:6
                      |vpiSize:18
                      |STRING:&#34;:assert: (False)&#34;
                  |vpiStmt:
                  \_return_stmt: , id:7, line:16
                    |vpiCondition:
                    \_ref_obj: (a), id:8, line:16
                      |vpiName:a
                      |vpiFullName:work@top.fun.a
              |vpiArgument:
              \_ref_obj: (c), id:17, line:20
                |vpiName:c
      |vpiStmt:
      \_sys_func_call: ($display), id:19, line:21
        |vpiName:$display
        |vpiArgument:
        \_constant: , id:20, line:21
          |vpiConstType:6
          |vpiSize:20
          |STRING:&#34;:assert: (1 == %d)&#34;
        |vpiArgument:
        \_ref_obj: (d), id:21, line:21
          |vpiName:d
  |vpiTaskFunc:
  \_function: (fun), id:0, line:14
  |vpiNet:
  \_logic_net: (a), id:39, line:9
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (b), id:40, line:10
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (c), id:41, line:11
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (d), id:42, line:12
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiNetType:36
|uhdmtopModules:
\_module: work@top (work@top), id:43, file:<a href="../../../tests/chapter-11/11.3.5--expr_short_circuit.sv.html" target="file-frame">tests/chapter-11/11.3.5--expr_short_circuit.sv</a>, line:7
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiNet:
  \_logic_net: (d), id:31, line:12, parent:work@top
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiNetType:36
  |vpiRegArray:
  \_array_var: , id:22
    |vpiReg:
    \_logic_var: (a), id:23, line:9
      |vpiName:a
      |vpiExpr:
      \_constant: , id:24, line:9
        |vpiConstType:7
        |vpiSize:32
        |INT:1
  |vpiRegArray:
  \_array_var: , id:25
    |vpiReg:
    \_logic_var: (b), id:26, line:10
      |vpiName:b
      |vpiExpr:
      \_constant: , id:27, line:10
        |vpiConstType:7
        |vpiSize:32
        |INT:1
  |vpiRegArray:
  \_array_var: , id:28
    |vpiReg:
    \_logic_var: (c), id:29, line:11
      |vpiName:c
      |vpiExpr:
      \_constant: , id:30, line:11
        |vpiConstType:7
        |vpiSize:32
        |INT:0

Object: work_top of type 32 @ 7
Object:  of type 24 @ 0
Object: work_top of type 4 @ 19
Object:  of type 3 @ 20
Object:  of type 39 @ 20
Object: a of type 608 @ 20
Object:  of type 39 @ 20
Object: b of type 608 @ 20
Object: fun of type 19 @ 20
Object: c of type 608 @ 20
Object: d of type 608 @ 20
Object: $display of type 56 @ 21
Object:  of type 7 @ 21
Object: d of type 608 @ 21
%Error: 	! Encountered unhandled SysFuncCall: $display
Object: fun of type 20 @ 14
VPI ERROR: Bad usage of vpi_iterate
Object: a of type 28 @ 0
Object: work_top.fun of type 4 @ 0
Object: $display of type 56 @ 15
Object:  of type 7 @ 15
Object:  of type 666 @ 16
%Error: 	! Unhandled type: 666
Object: builtin of type 600 @ 0
Object: work_top of type 32 @ 7
Object: d of type 36 @ 12
%Error: Exiting due to 2 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>