
istflow -prj "/home/diamond/SharedFolder/DiamondProjFolder/test43.rvl" -design "test403_impl3.rvp" 
all messages logged in file /home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_error.log

Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/standard.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/standard.vhd(9): " arg1="standard" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/standard.vhd" arg3="9"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd(15): " arg1="std_logic_1164" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd" arg3="15"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd(178): " arg1="std_logic_1164" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd" arg3="178"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd(18): " arg1="qsim_logic" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd" arg3="18"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd(753): " arg1="qsim_logic" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd" arg3="753"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd(54): " arg1="numeric_bit" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd" arg3="54"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd(834): " arg1="numeric_bit" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd" arg3="834"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd(57): " arg1="numeric_std" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd" arg3="57"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd(874): " arg1="numeric_std" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd" arg3="874"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd(13): " arg1="textio" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd" arg3="13"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd(114): " arg1="textio" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd" arg3="114"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd(26): " arg1="std_logic_textio" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd" arg3="26"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd(72): " arg1="std_logic_textio" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd" arg3="72"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd(30): " arg1="std_logic_misc" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd" arg3="30"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd(182): " arg1="std_logic_misc" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd" arg3="182"  />
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="./.__tmp_vxr_0_(56): " arg1="math_real" arg2="./.__tmp_vxr_0_" arg3="56"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="./.__tmp_vxr_0_(685): " arg1="math_real" arg2="./.__tmp_vxr_0_" arg3="685"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9): " arg1="vl_types" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg3="9"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88): " arg1="vl_types" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg3="88"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd(25): " arg1="std_logic_arith" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd" arg3="25"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd(206): " arg1="std_logic_arith" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd" arg3="206"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_attr.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_attr.vhd(39): " arg1="attributes" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_attr.vhd" arg3="39"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd(35): " arg1="std_logic_signed" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd" arg3="35"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd(96): " arg1="std_logic_signed" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd" arg3="96"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd(35): " arg1="std_logic_unsigned" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd" arg3="35"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd(94): " arg1="std_logic_unsigned" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd" arg3="94"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp3.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp3.vhd(27): " arg1="components" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp3.vhd" arg3="27"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/orca4.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/orca4.vhd(35): " arg1="orcacomp" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/orca4.vhd" arg3="35"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/synattr.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/synattr.vhd(50): " arg1="attributes" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/synattr.vhd" arg3="50"  />
Analyzing VHDL file /home/diamond/SharedFolder/DiamondProjFolder/TOP.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/TOP.vhd(6): " arg1="top" arg2="/home/diamond/SharedFolder/DiamondProjFolder/TOP.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/TOP.vhd(22): " arg1="rtl" arg2="/home/diamond/SharedFolder/DiamondProjFolder/TOP.vhd" arg3="22"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/TOP.vhd(6): " arg1="Top" arg2="rtl" arg3="/home/diamond/SharedFolder/DiamondProjFolder/TOP.vhd" arg4="6"  />
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="4"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.
No optional files required.
IP template generation completed ok.

Finished running Tcl command: "/usr/local/diamond/3.11_x64/tcltk/bin/tclsh" "/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/test43_generate.tcl".
all messages logged in file /home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_error.log

Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd(9): " arg1="standard" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd" arg3="9"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd(15): " arg1="std_logic_1164" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd" arg3="15"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd(178): " arg1="std_logic_1164" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd" arg3="178"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18): " arg1="qsim_logic" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg3="18"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753): " arg1="qsim_logic" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg3="753"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54): " arg1="numeric_bit" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg3="54"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834): " arg1="numeric_bit" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg3="834"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd(57): " arg1="numeric_std" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg3="57"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd(874): " arg1="numeric_std" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg3="874"  />
Analyzing VHDL file /home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/test43/top_la0_sim.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/test43/top_la0_sim.vhd(13): " arg1="top_la0" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/test43/top_la0_sim.vhd" arg3="13"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/test43/top_la0_sim.vhd(32): " arg1="top_la0_u" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/test43/top_la0_sim.vhd" arg3="32"  />
all messages logged in file /home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_error.log

Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd(9): " arg1="standard" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd" arg3="9"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd(15): " arg1="std_logic_1164" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd" arg3="15"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd(178): " arg1="std_logic_1164" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd" arg3="178"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18): " arg1="qsim_logic" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg3="18"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753): " arg1="qsim_logic" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg3="753"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54): " arg1="numeric_bit" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg3="54"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834): " arg1="numeric_bit" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg3="834"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd(57): " arg1="numeric_std" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg3="57"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd(874): " arg1="numeric_std" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg3="874"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd(13): " arg1="textio" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd" arg3="13"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd(114): " arg1="textio" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd" arg3="114"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26): " arg1="std_logic_textio" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd" arg3="26"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72): " arg1="std_logic_textio" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd" arg3="72"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd(30): " arg1="std_logic_misc" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd" arg3="30"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd(182): " arg1="std_logic_misc" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd" arg3="182"  />
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="./.__tmp_vxr_0_(56): " arg1="math_real" arg2="./.__tmp_vxr_0_" arg3="56"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="./.__tmp_vxr_0_(685): " arg1="math_real" arg2="./.__tmp_vxr_0_" arg3="685"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9): " arg1="vl_types" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg3="9"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88): " arg1="vl_types" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg3="88"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd(25): " arg1="std_logic_arith" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd" arg3="25"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd(206): " arg1="std_logic_arith" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd" arg3="206"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_attr.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_attr.vhd(39): " arg1="attributes" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_attr.vhd" arg3="39"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd(35): " arg1="std_logic_signed" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd" arg3="35"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd(96): " arg1="std_logic_signed" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd" arg3="96"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35): " arg1="std_logic_unsigned" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd" arg3="35"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94): " arg1="std_logic_unsigned" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd" arg3="94"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp3.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp3.vhd(27): " arg1="components" arg2="/usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp3.vhd" arg3="27"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/orca4.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/orca4.vhd(35): " arg1="orcacomp" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/orca4.vhd" arg3="35"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/synattr.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/synattr.vhd(50): " arg1="attributes" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/synattr.vhd" arg3="50"  />
Analyzing VHDL file /home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd(6): " arg1="reveal_coretop" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd(22): " arg1="one" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd" arg3="22"  />
Analyzing VHDL file /home/diamond/SharedFolder/DiamondProjFolder/TOP.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/TOP.vhd(6): " arg1="top" arg2="/home/diamond/SharedFolder/DiamondProjFolder/TOP.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/TOP.vhd(22): " arg1="rtl" arg2="/home/diamond/SharedFolder/DiamondProjFolder/TOP.vhd" arg3="22"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/TOP.vhd(6): " arg1="Top" arg2="rtl" arg3="/home/diamond/SharedFolder/DiamondProjFolder/TOP.vhd" arg4="6"  />
    <postMsg mid="35929000" type="Info"    dynamic="2" navigation="0" arg0="" arg1="clk"  />
    <postMsg mid="35921259" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd(8): " arg1="clk" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd" arg3="8"  />
    <postMsg mid="35929000" type="Info"    dynamic="2" navigation="0" arg0="" arg1="reset_n"  />
    <postMsg mid="35921259" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd(9): " arg1="reset_n" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd" arg3="9"  />
    <postMsg mid="35929000" type="Info"    dynamic="2" navigation="0" arg0="" arg1="trigger_din"  />
    <postMsg mid="35921259" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd(10): " arg1="trigger_din" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd" arg3="10"  />
    <postMsg mid="35929000" type="Info"    dynamic="2" navigation="0" arg0="" arg1="trigger_en"  />
    <postMsg mid="35921259" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd(11): " arg1="trigger_en" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd" arg3="11"  />
    <postMsg mid="35929000" type="Info"    dynamic="2" navigation="0" arg0="" arg1="trace_din"  />
    <postMsg mid="35921259" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd(13): " arg1="trace_din" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd" arg3="13"  />
Pretty printing all units in library work to file /home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_rvl_top.vhd. VHDL-1490
Lpf file '/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf' is updated.

synthesis -f "test403_impl3_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.11.3.469

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Mon Mar 29 18:17:29 2021


Command Line:  synthesis -f test403_impl3_lattice.synproj -gui -msgset /home/diamond/SharedFolder/DiamondProjFolder/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is LatticeECP3.
The -s option is 7.
The -t option is FPBGA672.
The -d option is LFE3-70EA.
Using package FPBGA672.
Using performance grade 7.
                                                          

##########################################################

### Lattice Family : LatticeECP3

### Device  : LFE3-70EA

### Package : FPBGA672

### Speed   : 7

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Timing
Top-level module name = Top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /usr/local/diamond/3.11_x64/ispfpga/ep5c00/data (searchpath added)
-p /home/diamond/SharedFolder/DiamondProjFolder/impl3 (searchpath added)
-p /home/diamond/SharedFolder/DiamondProjFolder (searchpath added)
-p /home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/test43 (searchpath added)
Key file = /usr/local/diamond/3.11_x64/module/reveal/document/reveal_test.dat
Mixed language design
File /usr/local/diamond/3.11_x64/module/reveal/src/ertl/ertl.v is encrypted

File /usr/local/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v is encrypted

File /usr/local/diamond/3.11_x64/module/reveal/src/ertl/JTAG_SOFT.v is encrypted

Verilog design file = /usr/local/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v
Verilog design file = /usr/local/diamond/3.11_x64/module/reveal/src/ertl/ertl.v
Verilog design file = /usr/local/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v
Verilog design file = /usr/local/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/wb2sci.v
Verilog design file = /usr/local/diamond/3.11_x64/module/reveal/src/ertl/JTAG_SOFT.v
Verilog design file = /home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/top_la0_trig_gen.v
Verilog design file = /home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/top_la0_gen.v
VHDL library = work
VHDL design file = /home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_rvl_top.vhd
NGD file = test403_impl3.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Analyzing Verilog file /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp3.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file /usr/local/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v. VERI-1482
Analyzing Verilog file /usr/local/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/wb2sci.v. VERI-1482
Analyzing Verilog file /home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/top_la0_trig_gen.v. VERI-1482
Analyzing Verilog file /home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/top_la0_gen.v. VERI-1482
Analyzing Verilog file .__ydixd0.v. VERI-1482
Analyzing Verilog file .__ydixd0.v. VERI-1482
Analyzing VHDL file /home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_rvl_top.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_rvl_top.vhd(4): " arg1="reveal_coretop" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_rvl_top.vhd" arg3="4"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_rvl_top.vhd(18): " arg1="one" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_rvl_top.vhd" arg3="18"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_rvl_top.vhd(69): " arg1="top" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_rvl_top.vhd" arg3="69"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_rvl_top.vhd(90): " arg1="rtl" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_rvl_top.vhd" arg3="90"  />
unit Top is not yet analyzed. VHDL-1485
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="/home/diamond/SharedFolder/DiamondProjFolder/impl3"  />
Top module language type = VHDL.
unit Top is not yet analyzed. VHDL-1485
/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_rvl_top.vhd(69): executing Top(rtl)

    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_rvl_top.vhd(88): " arg1="Top" arg2="rtl" arg3="/home/diamond/SharedFolder/DiamondProjFolder/impl3/reveal_workspace/tmpreveal/Top_rvl_top.vhd" arg4="88"  />
Top module name (VHDL, mixed language): Top
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/ep5c00a/data/ec5alib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/ep5c00/data/ep5clib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'ec5a97x146.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.3.
Top-level module name = Top.
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[22]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[21]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[20]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[19]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[18]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[17]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[16]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[15]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[14]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[13]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[12]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[11]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[10]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[9]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[8]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[7]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[6]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[5]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[4]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[3]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[2]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[1]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[0]"  />



    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[22]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[21]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[20]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[19]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[18]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[17]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[16]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[15]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[14]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[13]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[12]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[11]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[10]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[9]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[8]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[7]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[6]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[5]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[4]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[3]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[2]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[1]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PinDat[0]"  />
######## GSR will not be inferred because the gsr attribute is present in either the top or sub module or because an instantiated GSR is present.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Top_prim.v file will not be written because encrypted design file is being used

Results of NGD DRC are available in Top_drc.log.
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/ep5c00a/data/ec5alib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/ep5c00/data/ep5clib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/data/neoprims.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/data/neomacro.ngl'...
Loading NGO design 'lngotmp/pmi_ram_dpebnonesadr112112115216de.ngo'...
Loading NGO design 'lngotmp/pmi_ram_dpebnonesadr314163843141638412067ab1.ngo'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design '/usr/local/diamond/3.11_x64/ispfpga/ep5c00/data/ep5chub.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PinDat[23]" arg2="PinDat[23]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[23]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PinDat[22]" arg2="PinDat[22]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[22]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PinDat[21]" arg2="PinDat[21]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[21]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PinDat[20]" arg2="PinDat[20]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[20]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PinDat[19]" arg2="PinDat[19]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[19]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PinDat[18]" arg2="PinDat[18]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[18]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PinDat[17]" arg2="PinDat[17]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[17]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PinDat[16]" arg2="PinDat[16]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[16]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PinDat[15]" arg2="PinDat[15]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PinDat[14]" arg2="PinDat[14]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[14]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PinDat[13]" arg2="PinDat[13]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PinDat[12]" arg2="PinDat[12]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[12]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PinDat[11]" arg2="PinDat[11]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PinDat[10]" arg2="PinDat[10]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[10]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PinDat[9]" arg2="PinDat[9]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PinDat[8]" arg2="PinDat[8]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[8]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PinDat[7]" arg2="PinDat[7]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PinDat[6]" arg2="PinDat[6]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PinDat[5]" arg2="PinDat[5]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PinDat[4]" arg2="PinDat[4]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PinDat[3]" arg2="PinDat[3]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PinDat[2]" arg2="PinDat[2]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PinDat[1]" arg2="PinDat[1]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PinDat[0]" arg2="PinDat[0]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/jupdate[0]" arg2="top_reveal_coretop_instance/jupdate[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/tdoa" arg2="ep5chub/tdoa"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/cdn" arg2="ep5chub/cdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/ip_enable_15" arg2="ep5chub/ip_enable_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/genblk5_un1_jtage_u_1" arg2="ep5chub/genblk5_un1_jtage_u_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/genblk5_un1_jtage_u" arg2="ep5chub/genblk5_un1_jtage_u"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="54"  />

Design Results:
   1155 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file test403_impl3.ngd.

################### Begin Area Report (Top)######################
Number of register bits => 383 of 52176 (0 % )
CCU2C => 58
FD1P3AX => 24
FD1P3BX => 34
FD1P3DX => 260
FD1S3AX => 1
FD1S3DX => 40
FD1S3IX => 24
GSR => 1
IB => 5
INV => 1
L6MUX21 => 2
LUT4 => 551
OB => 1
PFUMX => 37
pmi_ram_dpEbnonesadr112112115216de => 1
pmi_ram_dpEbnonesadr314163843141638412067ab1 => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
jtagconn16 => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : Clk_N, loads : 188
  Net : Clk_FPGA_c, loads : 25
  Net : top_reveal_coretop_instance/jtck[0], loads : 1
Clock Enable Nets
Number of Clock Enables: 50
Top 10 highest fanout Clock Enables:
  Net : top_reveal_coretop_instance/core0/jtag_int_u/jtck_N_90_enable_112, loads : 21
  Net : top_reveal_coretop_instance/core0/tm_u/sample_en_d, loads : 18
  Net : top_reveal_coretop_instance/core0/jtag_int_u/jtck_N_90_enable_32, loads : 16
  Net : top_reveal_coretop_instance/core0/jtag_int_u/jtck_N_90_enable_127, loads : 16
  Net : top_reveal_coretop_instance/core0/trig_u/te_0/jtck_N_90_enable_77, loads : 16
  Net : top_reveal_coretop_instance/core0/tm_u/trace_dout_int_2__N_869, loads : 15
  Net : top_reveal_coretop_instance/core0/jtag_int_u/jtck_N_90_enable_91, loads : 15
  Net : top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_89, loads : 14
  Net : top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_63, loads : 14
  Net : top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_76, loads : 14
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : top_reveal_coretop_instance/jtck_N_90, loads : 174
  Net : top_reveal_coretop_instance/reset_n_N_112, loads : 171
  Net : top_reveal_coretop_instance/core0/trig_u/te_0/jrstn_N_88, loads : 163
  Net : top_reveal_coretop_instance/core0/jtag_int_u/addr[0], loads : 65
  Net : top_reveal_coretop_instance/core0/jtag_int_u/addr[1], loads : 58
  Net : top_reveal_coretop_instance/ip_enable[0], loads : 44
  Net : top_reveal_coretop_instance/core0/tm_u/armed, loads : 41
  Net : top_reveal_coretop_instance/core0/jtag_int_u/addr_15, loads : 35
  Net : top_reveal_coretop_instance/core0/jtag_int_u/addr[2], loads : 33
  Net : top_reveal_coretop_instance/n9428, loads : 30
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets Clk_FPGA_c]              |  200.000 MHz|  121.139 MHz|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets                          |             |             |
\top_reveal_coretop_instance/jtck[0]]   |  200.000 MHz|   78.678 MHz|     9 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets Clk_N]                   |  200.000 MHz|  104.668 MHz|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


3 constraints not met.


Peak Memory Usage: 315.711  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 6.102  secs
--------------------------------------------------------------

map -a "LatticeECP3" -p LFE3-70EA -t FPBGA672 -s 7 -oc Commercial   "test403_impl3.ngd" -o "test403_impl3_map.ncd" -pr "test403_impl3.prf" -mp "test403_impl3.mrp" -lpf "/home/diamond/SharedFolder/DiamondProjFolder/impl3/test403_impl3.lpf" -lpf "/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf"            
map:  version Diamond (64-bit) 3.11.3.469

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: test403_impl3.ngd
   Picdevice="LFE3-70EA"

   Pictype="FPBGA672"

   Picspeed=7

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE3-70EAFPBGA672, Performance used: 7.

Your license expires in 3 days.

A new map free license can be generated from the Lattice website. A map subscription license can be purchased from your local Lattice sales representative or from the Lattice website. For more information on map software refer to http://www.latticesemi.com/latticediamond .
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(15): Semantic error in &quot;LOCATE COMP &quot;Clkn&quot; SITE &quot;U19&quot; ;&quot;: " arg1="Clkn" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="15"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(16): Semantic error in &quot;IOBUF PORT &quot;Clkn&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="Clkn" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="16"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(35): Semantic error in &quot;IOBUF PORT &quot;PinDat[0]&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="PinDat[0]" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="35"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(37): Semantic error in &quot;IOBUF PORT &quot;PinDat[1]&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="PinDat[1]" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="37"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(39): Semantic error in &quot;IOBUF PORT &quot;PinDat[2]&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="PinDat[2]" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="39"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(41): Semantic error in &quot;IOBUF PORT &quot;PinDat[3]&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="PinDat[3]" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="41"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(43): Semantic error in &quot;IOBUF PORT &quot;PinDat[4]&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="PinDat[4]" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="43"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(45): Semantic error in &quot;IOBUF PORT &quot;PinDat[5]&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="PinDat[5]" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="45"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(47): Semantic error in &quot;IOBUF PORT &quot;PinDat[6]&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="PinDat[6]" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="47"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(49): Semantic error in &quot;IOBUF PORT &quot;PinDat[7]&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="PinDat[7]" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="49"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(51): Semantic error in &quot;IOBUF PORT &quot;PinDat[8]&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="PinDat[8]" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="51"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(53): Semantic error in &quot;IOBUF PORT &quot;PinDat[9]&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="PinDat[9]" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="53"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(55): Semantic error in &quot;IOBUF PORT &quot;PinDat[10]&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="PinDat[10]" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="55"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(57): Semantic error in &quot;IOBUF PORT &quot;PinDat[11]&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="PinDat[11]" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="57"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(59): Semantic error in &quot;IOBUF PORT &quot;PinDat[12]&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="PinDat[12]" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="59"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(61): Semantic error in &quot;IOBUF PORT &quot;PinDat[13]&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="PinDat[13]" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="61"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(63): Semantic error in &quot;IOBUF PORT &quot;PinDat[14]&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="PinDat[14]" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="63"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(65): Semantic error in &quot;IOBUF PORT &quot;PinDat[15]&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="PinDat[15]" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="65"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(71): Semantic error in &quot;IOBUF PORT &quot;PinDat[16]&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="PinDat[16]" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="71"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(73): Semantic error in &quot;IOBUF PORT &quot;PinDat[17]&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="PinDat[17]" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="73"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(75): Semantic error in &quot;IOBUF PORT &quot;PinDat[18]&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="PinDat[18]" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="75"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(77): Semantic error in &quot;IOBUF PORT &quot;PinDat[19]&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="PinDat[19]" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="77"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(79): Semantic error in &quot;IOBUF PORT &quot;PinDat[20]&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="PinDat[20]" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="79"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(81): Semantic error in &quot;IOBUF PORT &quot;PinDat[21]&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="PinDat[21]" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="81"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(83): Semantic error in &quot;IOBUF PORT &quot;PinDat[22]&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="PinDat[22]" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="83"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf(85): Semantic error in &quot;IOBUF PORT &quot;PinDat[23]&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="PinDat[23]" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test403.lpf" arg3="85"  />
Loading device for application map from file 'ec5a97x146.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.3.
Running general design DRC...

    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[23]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[22]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[21]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[20]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[19]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[18]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[17]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[16]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[15]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[14]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[13]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[12]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[11]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[10]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[9]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[8]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[7]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[6]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[5]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[4]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[3]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[2]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[1]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PinDat[0]"  />
Removing unused logic...

Optimizing...

286 CCU2 constant inputs absorbed.

logic VCC cell i2 is replaced by device VCC cell VCC_INST

logic VCC cell ep5chub/VCC_0 is replaced by device VCC cell VCC_INST

    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23:0](23)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23:0](22)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23:0](21)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23:0](20)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23:0](19)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23:0](18)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23:0](17)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23:0](16)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23:0](15)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23:0](14)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23:0](13)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23:0](12)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23:0](11)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23:0](10)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23:0](9)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23:0](8)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23:0](7)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23:0](6)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23:0](5)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23:0](4)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23:0](3)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23:0](2)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23:0](1)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PinDat[23:0](0)"  />



Design Summary:
   Number of registers:    433 out of 52176 (1%)
      PFU registers:          433 out of 49896 (1%)
      PIO registers:            0 out of  2280 (0%)
   Number of SLICEs:       500 out of 33264 (2%)
      SLICEs as Logic/ROM:    500 out of 33264 (2%)
      SLICEs as RAM:            0 out of  6804 (0%)
      SLICEs as Carry:         66 out of 33264 (0%)
   Number of LUT4s:        701 out of 66528 (1%)
      Number used as logic LUTs:        569
      Number used as distributed RAM:     0
      Number used as ripple logic:      132
      Number used as shift registers:     0
   Number of PIO sites used: 6 out of 380 (2%)
   Number of PIO FIXEDDELAY:    0
   Number of PCS (SerDes):  0 out of 2 (0%) with bonded PIO sites
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  0 out of 10 (0%)
   Number of DLLs:  0 out of 2 (0%)
   Number of block RAMs:  4 out of 240 (2%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      Yes
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18C          0
   MULT9X9C            0
   ALU54A              0
   ALU24A              0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 256 (0 %)
   Number of Used DSP ALU Sites:  0 out of 128 (0 %)
   Number of clocks:  3
     Net Clk_FPGA_c: 14 loads, 14 rising, 0 falling (Driver: PIO Clk_FPGA )
     Net Clk_N: 120 loads, 120 rising, 0 falling (Driver: PIO Clk )
     Net jtaghub16_jtck: 146 loads, 0 rising, 146 falling (Driver: ep5chub/genblk5_jtage_u )
   Number of Clock Enables:  53
     Net clk_N_keep_enable_37: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/clk_N_keep_enable_32: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/clk_N_keep_enable_130: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/clk_N_keep_enable_35: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/jtck_N_90_enable_42: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/jtck_N_90_enable_48: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/jtck_N_90_enable_40: 4 loads, 4 LSLICEs
     Net jtaghub16_jupdate: 8 loads, 8 LSLICEs
     Net jtaghub16_ip_enable0: 16 loads, 16 LSLICEs
     Net top_reveal_coretop_instance/jtck_N_90_enable_34: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/tu_0/clk_N_keep_enable_138: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/op_code_2__N_422: 3 loads, 3 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/tu_0/clk_N_keep_enable_34: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/te_0/clk_N_keep_enable_133: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/te_0/jtck_N_90_enable_77: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/te_0/clk_N_keep_enable_30: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/te_0/clk_N_keep_enable_137: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/clk_N_keep_enable_134: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/core0/clk_N_keep_enable_132: 3 loads, 3 LSLICEs
     Net top_reveal_coretop_instance/core0/reg0_read_N_727: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/jtck_N_90_enable_5: 3 loads, 3 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/sample_en_d: 5 loads, 5 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_136: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/clk_N_keep_enable_15: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/core0/jtck_N_90_enable_33: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_50: 7 loads, 7 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/jtck_N_90_enable_11: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/jtck_N_90_enable_14: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_63: 7 loads, 7 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/trace_dout_int_2__N_869: 7 loads, 7 LSLICEs
     Net top_reveal_coretop_instance/core0/jtck_N_90_enable_62: 7 loads, 7 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_76: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_89: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_102: 7 loads, 7 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_115: 7 loads, 7 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_24: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_25: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_135: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_29: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_33: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_36: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/core0/jtck_N_90_enable_130: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_139: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/jtck_N_90_enable_32: 9 loads, 9 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/jtck_N_90_enable_91: 15 loads, 15 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/jtck_N_90_enable_127: 9 loads, 9 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/jtck_N_90_enable_129: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/jupdate_d1: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/jtck_N_90_enable_46: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/jtck_N_90_enable_49: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/jtck_N_90_enable_112: 13 loads, 13 LSLICEs
     Net ep5chub/id_enable_0_sqmuxa: 1 loads, 1 LSLICEs
     Net ep5chub/N_5_i: 10 loads, 10 LSLICEs
   Number of LSRs:  3
     Net cpt_23__N_49: 13 loads, 13 LSLICEs
     Net top_reveal_coretop_instance/reset_n_N_112: 113 loads, 107 LSLICEs
     Net jtaghub16_jrstn: 137 loads, 137 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net jtaghub16_jrstn: 142 loads
     Net top_reveal_coretop_instance/reset_n_N_112: 114 loads
     Net VCC_net: 108 loads
     Net addr[0]: 68 loads
     Net addr[1]: 61 loads
     Net top_reveal_coretop_instance/core0/tm_u/armed: 41 loads
     Net top_reveal_coretop_instance/core0/addr_15: 36 loads
     Net top_reveal_coretop_instance/addr[2]: 35 loads
     Net jtaghub16_ip_enable0: 34 loads
     Net jtaghub16_jshift: 34 loads
 

   Number of warnings:  74
   Number of errors:    0



Total CPU Time: 2 secs  
Total REAL Time: 4 secs  
Peak Memory Usage: 559 MB

Dumping design to file test403_impl3_map.ncd.

ncd2vdb "test403_impl3_map.ncd" ".vdbs/test403_impl3_map.vdb"

Loading device for application ncd2vdb from file 'ec5a97x146.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.

trce -f "test403_impl3.mt" -o "test403_impl3.tw1" "test403_impl3_map.ncd" "test403_impl3.prf"
trce:  version Diamond (64-bit) 3.11.3.469

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file test403_impl3_map.ncd.
Design name: Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70EA
Package:     FPBGA672
Performance: 7
Loading device for application trce from file 'ec5a97x146.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.3.
Performance Hardware Data Status:   Final          Version 36.22.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.3.469
Mon Mar 29 18:17:47 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o test403_impl3.tw1 -gui -msgset /home/diamond/SharedFolder/DiamondProjFolder/promote.xml test403_impl3_map.ncd test403_impl3.prf 
Design file:     test403_impl3_map.ncd
Preference file: test403_impl3.prf
Device,speed:    LFE3-70EA,7
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 553 paths, 1 nets, and 2398 connections (66.43% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.3.469
Mon Mar 29 18:17:47 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o test403_impl3.tw1 -gui -msgset /home/diamond/SharedFolder/DiamondProjFolder/promote.xml test403_impl3_map.ncd test403_impl3.prf 
Design file:     test403_impl3_map.ncd
Preference file: test403_impl3.prf
Device,speed:    LFE3-70EA,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 553 paths, 1 nets, and 2398 connections (66.43% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 3 secs 
Total REAL Time: 4 secs 
Peak Memory Usage: 512 MB


mpartrce -p "test403_impl3.p2t" -f "test403_impl3.p3t" -tf "test403_impl3.pt" "test403_impl3_map.ncd" "test403_impl3.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "test403_impl3_map.ncd"
Mon Mar 29 18:17:48 2021

PAR: Place And Route Diamond (64-bit) 3.11.3.469.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset /home/diamond/SharedFolder/DiamondProjFolder/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF test403_impl3_map.ncd test403_impl3.dir/5_1.ncd test403_impl3.prf
Preference file: test403_impl3.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file test403_impl3_map.ncd.
Design name: Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70EA
Package:     FPBGA672
Performance: 7
Loading device for application par from file 'ec5a97x146.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.3.
Performance Hardware Data Status:   Final          Version 36.22.
Your license expires in 3 days.

A new par free license can be generated from the Lattice website. A par subscription license can be purchased from your local Lattice sales representative or from the Lattice website. For more information on par software refer to http://www.latticesemi.com/latticediamond .
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)       6/524           1% used
                      6/380           1% bonded

   SLICE            500/33264         1% used

   JTAG               1/1           100% used
   EBR                4/240           1% used


Set delay estimator push_ratio: 95
Number of Signals: 1161
Number of Connections: 3610

Pin Constraint Summary:
   6 out of 6 pins locked (100% locked).

The following 3 signals are selected to use the primary clock routing resources:
    jtaghub16_jtck (driver: ep5chub/genblk5_jtage_u, clk load #: 149)
    Clk_N (driver: Clk, clk load #: 125)
    Clk_FPGA_c (driver: Clk_FPGA, clk load #: 14)


The following 2 signals are selected to use the secondary clock routing resources:
    jtaghub16_jrstn (driver: ep5chub/genblk5_jtage_u, clk load #: 0, sr load #: 137, ce load #: 0)
    top_reveal_coretop_instance/reset_n_N_112 (driver: SLICE_439, clk load #: 0, sr load #: 113, ce load #: 0)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 8 secs 

Starting Placer Phase 1.
.......................
Placer score = 242083.
Finished Placer Phase 1.  REAL time: 19 secs 

Starting Placer Phase 2.
.
Starting Placer Optimization. REAL time: 19 secs 
..  ..
Placer score =  713886
Finished Placer Phase 2.  REAL time: 20 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 6 (16%)
  General PIO: 1 out of 520 (0%)
  PLL        : 0 out of 10 (0%)
  DCS        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "jtaghub16_jtck" from JTCK on comp "ep5chub/genblk5_jtage_u" on site "JTAG", clk load = 149
  PRIMARY "Clk_N" from comp "Clk" on CLK_PIN site "U20 (PR46A)", clk load = 125
  PRIMARY "Clk_FPGA_c" from comp "Clk_FPGA" on PIO site "M3 (PL43E_C)", clk load = 14
  SECONDARY "jtaghub16_jrstn" from JRSTN on comp "ep5chub/genblk5_jtage_u" on site "JTAG", clk load = 0, ce load = 0, sr load = 137
  SECONDARY "top_reveal_coretop_instance/reset_n_N_112" from F0 on comp "SLICE_439" on site "R2C75A", clk load = 0, ce load = 0, sr load = 113

  PRIMARY  : 3 out of 8 (37%)
     DCS   : 0 out of 2 (0%)
     DCC   : 3 out of 6 (50%)
  SECONDARY: 2 out of 8 (25%)

Edge Clocks:
  No edge clock selected.

Regional Secondary Clocks:
  No regional secondary clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   6 out of 524 (1.1%) PIO sites used.
   6 out of 380 (1.6%) bonded PIO sites used.
   Number of PIO comps: 6; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
----------+------------------+-------+-----------------+----------------
 I/O Bank | Usage            | Vccio |  Vref1 / Vref2  |  Vtt
----------+------------------+-------+-----------------+----------------
    0     |   0 / 60  (  0%) |  OFF  |    OFF / OFF    |               
    1     |   0 / 48  (  0%) |  OFF  |    OFF / OFF    |               
    2     |   0 / 42  (  0%) |  OFF  |    OFF / OFF    |               
    3     |   1 / 71  (  1%) | 3.3V  |    OFF / OFF    |               
    6     |   3 / 79  (  3%) | 3.3V  |    OFF / OFF    |               
    7     |   1 / 56  (  1%) | 3.3V  |    OFF / OFF    |               
    8     |   1 / 24  (  4%) | 3.3V  |    OFF / OFF    |               
----------+------------------+-------+-----------------+----------------

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
# of MULT9X9C                                                                                                        
# of MULT18X18C                                                                                                      
# of ALU24A                                                                                                          
# of ALU54A                                                                                                          

DSP Slice #:          33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
# of MULT9X9C                                                                                                        
# of MULT18X18C                                                                                                      
# of ALU24A                                                                                                          
# of ALU54A                                                                                                          

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 20 secs 

Dumping design to file test403_impl3.dir/5_1.ncd.

0 connections routed; 3610 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 45 secs 

Start NBR router at Mon Mar 29 18:18:33 UTC 2021

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at Mon Mar 29 18:18:33 UTC 2021

Start NBR section for initial routing at Mon Mar 29 18:18:33 UTC 2021
Level 1, iteration 1
3(0.00%) conflicts; 2749(76.15%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.126ns/0.000ns; real time: 46 secs 
Level 2, iteration 1
0(0.00%) conflict; 2751(76.20%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.760ns/0.000ns; real time: 46 secs 
Level 3, iteration 1
0(0.00%) conflict; 2731(75.65%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.795ns/0.000ns; real time: 46 secs 
Level 4, iteration 1
155(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.782ns/0.000ns; real time: 47 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Mon Mar 29 18:18:35 UTC 2021
Level 1, iteration 1
0(0.00%) conflict; 224(6.20%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.782ns/0.000ns; real time: 47 secs 
Level 4, iteration 1
87(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.782ns/0.000ns; real time: 47 secs 
Level 4, iteration 2
33(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.782ns/0.000ns; real time: 47 secs 
Level 4, iteration 3
16(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.782ns/0.000ns; real time: 47 secs 
Level 4, iteration 4
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.782ns/0.000ns; real time: 47 secs 
Level 4, iteration 5
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.782ns/0.000ns; real time: 47 secs 
Level 4, iteration 6
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.782ns/0.000ns; real time: 47 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at Mon Mar 29 18:18:35 UTC 2021

Start NBR section for re-routing at Mon Mar 29 18:18:36 UTC 2021
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.782ns/0.000ns; real time: 48 secs 

Start NBR section for post-routing at Mon Mar 29 18:18:36 UTC 2021

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 3.782ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 49 secs 
Total REAL time: 49 secs 
Completely routed.
End of route.  3610 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file test403_impl3.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 3.782
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.236
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 50 secs 
Total REAL time to completion: 51 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "test403_impl3.pt" -o "test403_impl3.twr" "test403_impl3.ncd" "test403_impl3.prf"
trce:  version Diamond (64-bit) 3.11.3.469

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file test403_impl3.ncd.
Design name: Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70EA
Package:     FPBGA672
Performance: 7
Loading device for application trce from file 'ec5a97x146.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.3.
Performance Hardware Data Status:   Final          Version 36.22.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.3.469
Mon Mar 29 18:18:45 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 7 -sphld m -o test403_impl3.twr -gui -msgset /home/diamond/SharedFolder/DiamondProjFolder/promote.xml test403_impl3.ncd test403_impl3.prf 
Design file:     test403_impl3.ncd
Preference file: test403_impl3.prf
Device,speed:    LFE3-70EA,7
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 553 paths, 1 nets, and 2398 connections (66.43% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.3.469
Mon Mar 29 18:18:46 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 7 -sphld m -o test403_impl3.twr -gui -msgset /home/diamond/SharedFolder/DiamondProjFolder/promote.xml test403_impl3.ncd test403_impl3.prf 
Design file:     test403_impl3.ncd
Preference file: test403_impl3.prf
Device,speed:    LFE3-70EA,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 553 paths, 1 nets, and 2398 connections (66.43% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 4 secs 
Total REAL Time: 4 secs 
Peak Memory Usage: 513 MB


ltxt2ptxt  -path "/home/diamond/SharedFolder/DiamondProjFolder" "test403_impl3.ncd"

Loading design for application ltxt2ptxt from file test403_impl3.ncd.
Design name: Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70EA
Package:     FPBGA672
Performance: 7
Loading device for application ltxt2ptxt from file 'ec5a97x146.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.3.
Performance Hardware Data Status:   Final          Version 36.22.

tmcheck -par "test403_impl3.par" 

bitgen -w "test403_impl3.ncd" -f "test403_impl3.t2b" -e -s "/home/diamond/SharedFolder/DiamondProjFolder/test403.sec" -k "/home/diamond/SharedFolder/DiamondProjFolder/test403.bek" "test403_impl3.prf"
Your license expires in 3 days.

A new bitgen free license can be generated from the Lattice website. A bitgen subscription license can be purchased from your local Lattice sales representative or from the Lattice website. For more information on bitgen software refer to http://www.latticesemi.com/latticediamond .


BITGEN: Bitstream Generator Diamond (64-bit) 3.11.3.469
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file test403_impl3.ncd.
Design name: Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70EA
Package:     FPBGA672
Performance: 7
Loading device for application Bitgen from file 'ec5a97x146.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.3.
Performance Hardware Data Status:   Final          Version 36.22.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from test403_impl3.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.5**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                          SPI**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                     PERSISTENT  |                          OFF**  |
+---------------------------------+---------------------------------+
|                   WAKE_ON_LOCK  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     ENABLE_NDR  |                          OFF**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                          2.5**  |
+---------------------------------+---------------------------------+
|                         STRTUP  |                     EXTERNAL**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.40.
 
Saving bit stream in "test403_impl3.bit".
Total CPU Time: 36 secs 
Total REAL Time: 37 secs 
Peak Memory Usage: 1442 MB
