/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_spdif_rcvr_ctrl.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/17/12 5:09p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Jan 17 13:26:48 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b2/bchp_spdif_rcvr_ctrl.h $
 * 
 * Hydra_Software_Devel/1   1/17/12 5:09p vanessah
 * SW7425-2202: add B2 headers
 *
 ***************************************************************************/

#ifndef BCHP_SPDIF_RCVR_CTRL_H__
#define BCHP_SPDIF_RCVR_CTRL_H__

/***************************************************************************
 *SPDIF_RCVR_CTRL - Audio SPDIF Control
 ***************************************************************************/
#define BCHP_SPDIF_RCVR_CTRL_REVISION            0x00c99000 /* SPDIF/HDMI receiver revision ID */
#define BCHP_SPDIF_RCVR_CTRL_CONFIG              0x00c99004 /* SPDIF/HDMI receiver configuration */
#define BCHP_SPDIF_RCVR_CTRL_ADJUST              0x00c99008 /* Processing adjustments */
#define BCHP_SPDIF_RCVR_CTRL_STATUS              0x00c99010 /* Input status */
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT          0x00c99014 /* MAI format word from HDMI input */
#define BCHP_SPDIF_RCVR_CTRL_PLL_RANGE_CTRL      0x00c99018 /* PLL_RANGE control */
#define BCHP_SPDIF_RCVR_CTRL_RAW_RATE            0x00c9901c /* Raw sample rate */
#define BCHP_SPDIF_RCVR_CTRL_PPM_CTRL            0x00c99020 /* Rate change control */
#define BCHP_SPDIF_RCVR_CTRL_RATE_PPM            0x00c99024 /* Clock rate relative to system clock */
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_CTRL      0x00c99028 /* Channel status control */
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_MASK0     0x00c9902c /* Channel status mask 0 to 31 */
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_MASK1     0x00c99030 /* Channel status mask 32 to 55 */
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_L0        0x00c99034 /* Left channel status 0 to 31 */
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_R0        0x00c99038 /* Right channel status 0 to 31 */
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT1          0x00c9903c /* Channel status 32 to 41 */
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT2          0x00c99040 /* Channel status 42 to 55 */
#define BCHP_SPDIF_RCVR_CTRL_RATE_MISMATCH       0x00c99044 /* Input rate mismatch count */
#define BCHP_SPDIF_RCVR_CTRL_PBIT_MISMATCH       0x00c99048 /* Parity mismatch count */
#define BCHP_SPDIF_RCVR_CTRL_VBIT_MISMATCH       0x00c9904c /* Validity bit mismatch count */
#define BCHP_SPDIF_RCVR_CTRL_CBIT_MISMATCH       0x00c99050 /* Channel status mismatch count */
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL       0x00c99054 /* FIFO threshold control */
#define BCHP_SPDIF_RCVR_CTRL_CLKS_PER_SAMP       0x00c99058 /* FIFO threshold control */
#define BCHP_SPDIF_RCVR_CTRL_INTR_THRESHOLD      0x00c9905c /* Interrupts threshold count */
#define BCHP_SPDIF_RCVR_CTRL_DIAG                0x00c9907c /* Diagnostics */

/***************************************************************************
 *REVISION - SPDIF/HDMI receiver revision ID
 ***************************************************************************/
/* SPDIF_RCVR_CTRL :: REVISION :: reserved0 [31:16] */
#define BCHP_SPDIF_RCVR_CTRL_REVISION_reserved0_MASK               0xffff0000
#define BCHP_SPDIF_RCVR_CTRL_REVISION_reserved0_SHIFT              16

/* SPDIF_RCVR_CTRL :: REVISION :: MAJOR [15:08] */
#define BCHP_SPDIF_RCVR_CTRL_REVISION_MAJOR_MASK                   0x0000ff00
#define BCHP_SPDIF_RCVR_CTRL_REVISION_MAJOR_SHIFT                  8
#define BCHP_SPDIF_RCVR_CTRL_REVISION_MAJOR_DEFAULT                0x00000005

/* SPDIF_RCVR_CTRL :: REVISION :: MINOR [07:00] */
#define BCHP_SPDIF_RCVR_CTRL_REVISION_MINOR_MASK                   0x000000ff
#define BCHP_SPDIF_RCVR_CTRL_REVISION_MINOR_SHIFT                  0
#define BCHP_SPDIF_RCVR_CTRL_REVISION_MINOR_DEFAULT                0x00000000

/***************************************************************************
 *CONFIG - SPDIF/HDMI receiver configuration
 ***************************************************************************/
/* SPDIF_RCVR_CTRL :: CONFIG :: SAMPLED_SPDIF_IN [31:31] */
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SAMPLED_SPDIF_IN_MASK          0x80000000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SAMPLED_SPDIF_IN_SHIFT         31
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SAMPLED_SPDIF_IN_DEFAULT       0x00000000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SAMPLED_SPDIF_IN_Allow_sampled_spdif_input 1
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SAMPLED_SPDIF_IN_Allow_unsampled_spdif_input 0

/* SPDIF_RCVR_CTRL :: CONFIG :: ALLOW_PES_HDR_STUFFING [30:30] */
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_ALLOW_PES_HDR_STUFFING_MASK    0x40000000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_ALLOW_PES_HDR_STUFFING_SHIFT   30
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_ALLOW_PES_HDR_STUFFING_DEFAULT 0x00000001
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_ALLOW_PES_HDR_STUFFING_Allow_128byte_align_hdr_stuffing 1
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_ALLOW_PES_HDR_STUFFING_No_hdr_stuffing 0

/* SPDIF_RCVR_CTRL :: CONFIG :: ALLOW_NZ_STUFFING [29:29] */
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_ALLOW_NZ_STUFFING_MASK         0x20000000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_ALLOW_NZ_STUFFING_SHIFT        29
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_ALLOW_NZ_STUFFING_DEFAULT      0x00000000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_ALLOW_NZ_STUFFING_Nonzero_OK   1
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_ALLOW_NZ_STUFFING_Zero_only    0

/* SPDIF_RCVR_CTRL :: CONFIG :: COMP_FE_DISA [28:28] */
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_COMP_FE_DISA_MASK              0x10000000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_COMP_FE_DISA_SHIFT             28
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_COMP_FE_DISA_DEFAULT           0x00000000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_COMP_FE_DISA_FE_Disable        1
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_COMP_FE_DISA_FE_Enable         0

/* SPDIF_RCVR_CTRL :: CONFIG :: HDMI_SEL [27:27] */
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_HDMI_SEL_MASK                  0x08000000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_HDMI_SEL_SHIFT                 27
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_HDMI_SEL_DEFAULT               0x00000000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_HDMI_SEL_HDMI1                 1
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_HDMI_SEL_HDMI0                 0

/* SPDIF_RCVR_CTRL :: CONFIG :: TIMEBASE_SEL [26:24] */
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_TIMEBASE_SEL_MASK              0x07000000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_TIMEBASE_SEL_SHIFT             24
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_TIMEBASE_SEL_DEFAULT           0x00000000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_TIMEBASE_SEL_Timebase0         0
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_TIMEBASE_SEL_Timebase1         1
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_TIMEBASE_SEL_Timebase2         2
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_TIMEBASE_SEL_Timebase3         3
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_TIMEBASE_SEL_Timebase4         4
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_TIMEBASE_SEL_Timebase5         5
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_TIMEBASE_SEL_Timebase6         6
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_TIMEBASE_SEL_Timebase7         7

/* SPDIF_RCVR_CTRL :: CONFIG :: OUTFIFO_GOOD_ENA [23:23] */
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_OUTFIFO_GOOD_ENA_MASK          0x00800000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_OUTFIFO_GOOD_ENA_SHIFT         23
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_OUTFIFO_GOOD_ENA_DEFAULT       0x00000000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_OUTFIFO_GOOD_ENA_Enable        1
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_OUTFIFO_GOOD_ENA_Disable       0

/* SPDIF_RCVR_CTRL :: CONFIG :: OUTFIFO_ENA [22:22] */
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_OUTFIFO_ENA_MASK               0x00400000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_OUTFIFO_ENA_SHIFT              22
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_OUTFIFO_ENA_DEFAULT            0x00000000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_OUTFIFO_ENA_Enable             1
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_OUTFIFO_ENA_Disable            0

/* SPDIF_RCVR_CTRL :: CONFIG :: BAD_IND_ENA [21:21] */
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_BAD_IND_ENA_MASK               0x00200000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_BAD_IND_ENA_SHIFT              21
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_BAD_IND_ENA_DEFAULT            0x00000000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_BAD_IND_ENA_Enable             1
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_BAD_IND_ENA_Disable            0

/* SPDIF_RCVR_CTRL :: CONFIG :: MANUAL_RESTART [20:20] */
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_MANUAL_RESTART_MASK            0x00100000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_MANUAL_RESTART_SHIFT           20
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_MANUAL_RESTART_DEFAULT         0x00000000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_MANUAL_RESTART_Manual          1
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_MANUAL_RESTART_Auto            0

/* SPDIF_RCVR_CTRL :: CONFIG :: BITS_PER_SAMP [19:18] */
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_BITS_PER_SAMP_MASK             0x000c0000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_BITS_PER_SAMP_SHIFT            18
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_BITS_PER_SAMP_DEFAULT          0x00000001
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_BITS_PER_SAMP_Bits_32          0
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_BITS_PER_SAMP_Bits_24          1
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_BITS_PER_SAMP_Bits_16          2
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_BITS_PER_SAMP_Reserved         3

/* SPDIF_RCVR_CTRL :: CONFIG :: SCLK_HOLD_TIME [17:16] */
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SCLK_HOLD_TIME_MASK            0x00030000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SCLK_HOLD_TIME_SHIFT           16
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SCLK_HOLD_TIME_DEFAULT         0x00000000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SCLK_HOLD_TIME_One             0
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SCLK_HOLD_TIME_Two             1
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SCLK_HOLD_TIME_Four            2
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SCLK_HOLD_TIME_Eight           3

/* SPDIF_RCVR_CTRL :: CONFIG :: SAMPLE_RATE [15:12] */
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SAMPLE_RATE_MASK               0x0000f000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SAMPLE_RATE_SHIFT              12
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SAMPLE_RATE_DEFAULT            0x00000004
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SAMPLE_RATE_SR_16000Hz         0
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SAMPLE_RATE_SR_22050Hz         1
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SAMPLE_RATE_SR_24000Hz         2
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SAMPLE_RATE_SR_32000Hz         3
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SAMPLE_RATE_SR_44100Hz         4
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SAMPLE_RATE_SR_48000Hz         5
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SAMPLE_RATE_SR_64000Hz         6
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SAMPLE_RATE_SR_88200Hz         7
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SAMPLE_RATE_SR_96000Hz         8
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SAMPLE_RATE_SR_128000Hz        9
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SAMPLE_RATE_SR_176400Hz        10
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SAMPLE_RATE_SR_192000Hz        11

/* SPDIF_RCVR_CTRL :: CONFIG :: FORCE_RATE [11:11] */
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_FORCE_RATE_MASK                0x00000800
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_FORCE_RATE_SHIFT               11
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_FORCE_RATE_DEFAULT             0x00000000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_FORCE_RATE_Force               1
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_FORCE_RATE_Autodetect          0

/* SPDIF_RCVR_CTRL :: CONFIG :: IGNORE_SIG_PRES [10:10] */
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_IGNORE_SIG_PRES_MASK           0x00000400
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_IGNORE_SIG_PRES_SHIFT          10
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_IGNORE_SIG_PRES_DEFAULT        0x00000000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_IGNORE_SIG_PRES_Ignore         1
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_IGNORE_SIG_PRES_Dont_ignore    0

/* SPDIF_RCVR_CTRL :: CONFIG :: IGNORE_BI_ERR [09:09] */
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_IGNORE_BI_ERR_MASK             0x00000200
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_IGNORE_BI_ERR_SHIFT            9
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_IGNORE_BI_ERR_DEFAULT          0x00000001
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_IGNORE_BI_ERR_Ignore           1
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_IGNORE_BI_ERR_Dont_ignore      0

/* SPDIF_RCVR_CTRL :: CONFIG :: VALID_POLARITY [08:08] */
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_VALID_POLARITY_MASK            0x00000100
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_VALID_POLARITY_SHIFT           8
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_VALID_POLARITY_DEFAULT         0x00000000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_VALID_POLARITY_High_means_valid 1
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_VALID_POLARITY_Low_means_valid 0

/* SPDIF_RCVR_CTRL :: CONFIG :: INSERT_MODE [07:06] */
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_INSERT_MODE_MASK               0x000000c0
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_INSERT_MODE_SHIFT              6
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_INSERT_MODE_DEFAULT            0x00000000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_INSERT_MODE_Reserved           3
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_INSERT_MODE_Insert_repeat      2
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_INSERT_MODE_Insert_zero        1
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_INSERT_MODE_No_insert          0

/* SPDIF_RCVR_CTRL :: CONFIG :: IGNORE_VALID_PCM [05:05] */
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_IGNORE_VALID_PCM_MASK          0x00000020
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_IGNORE_VALID_PCM_SHIFT         5
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_IGNORE_VALID_PCM_DEFAULT       0x00000001
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_IGNORE_VALID_PCM_Ignore        1
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_IGNORE_VALID_PCM_Dont_ignore   0

/* SPDIF_RCVR_CTRL :: CONFIG :: IGNORE_PERR_PCM [04:04] */
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_IGNORE_PERR_PCM_MASK           0x00000010
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_IGNORE_PERR_PCM_SHIFT          4
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_IGNORE_PERR_PCM_DEFAULT        0x00000001
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_IGNORE_PERR_PCM_Ignore         1
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_IGNORE_PERR_PCM_Dont_ignore    0

/* SPDIF_RCVR_CTRL :: CONFIG :: IGNORE_PERR_COMP [03:03] */
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_IGNORE_PERR_COMP_MASK          0x00000008
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_IGNORE_PERR_COMP_SHIFT         3
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_IGNORE_PERR_COMP_DEFAULT       0x00000001
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_IGNORE_PERR_COMP_Ignore        1
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_IGNORE_PERR_COMP_Dont_ignore   0

/* SPDIF_RCVR_CTRL :: CONFIG :: SOURCE_SEL [02:02] */
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SOURCE_SEL_MASK                0x00000004
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SOURCE_SEL_SHIFT               2
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SOURCE_SEL_DEFAULT             0x00000000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SOURCE_SEL_MAI                 1
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_SOURCE_SEL_SPDIF               0

/* SPDIF_RCVR_CTRL :: CONFIG :: OUT_FORMAT_ENA [01:00] */
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_OUT_FORMAT_ENA_MASK            0x00000003
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_OUT_FORMAT_ENA_SHIFT           0
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_OUT_FORMAT_ENA_DEFAULT         0x00000000
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_OUT_FORMAT_ENA_ALL             3
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_OUT_FORMAT_ENA_COMP            2
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_OUT_FORMAT_ENA_PES             1
#define BCHP_SPDIF_RCVR_CTRL_CONFIG_OUT_FORMAT_ENA_PCM             0

/***************************************************************************
 *ADJUST - Processing adjustments
 ***************************************************************************/
/* SPDIF_RCVR_CTRL :: ADJUST :: TESTMODE [31:24] */
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_TESTMODE_MASK                  0xff000000
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_TESTMODE_SHIFT                 24
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_TESTMODE_DEFAULT               0x0000001e
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_TESTMODE_Normal                30

/* SPDIF_RCVR_CTRL :: ADJUST :: DIAG_SEL [23:20] */
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_DIAG_SEL_MASK                  0x00f00000
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_DIAG_SEL_SHIFT                 20
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_DIAG_SEL_DEFAULT               0x00000000

/* SPDIF_RCVR_CTRL :: ADJUST :: RESET_HIST [19:19] */
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_RESET_HIST_MASK                0x00080000
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_RESET_HIST_SHIFT               19
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_RESET_HIST_DEFAULT             0x00000000

/* SPDIF_RCVR_CTRL :: ADJUST :: reserved0 [18:17] */
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_reserved0_MASK                 0x00060000
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_reserved0_SHIFT                17

/* SPDIF_RCVR_CTRL :: ADJUST :: RATE_CHOOSER [16:16] */
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_RATE_CHOOSER_MASK              0x00010000
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_RATE_CHOOSER_SHIFT             16
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_RATE_CHOOSER_DEFAULT           0x00000000
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_RATE_CHOOSER_Approx            1
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_RATE_CHOOSER_Biphase           0

/* SPDIF_RCVR_CTRL :: ADJUST :: reserved1 [15:15] */
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_reserved1_MASK                 0x00008000
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_reserved1_SHIFT                15

/* SPDIF_RCVR_CTRL :: ADJUST :: LOCK_ADJ [14:12] */
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_LOCK_ADJ_MASK                  0x00007000
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_LOCK_ADJ_SHIFT                 12
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_LOCK_ADJ_DEFAULT               0x00000002

/* SPDIF_RCVR_CTRL :: ADJUST :: reserved2 [11:10] */
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_reserved2_MASK                 0x00000c00
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_reserved2_SHIFT                10

/* SPDIF_RCVR_CTRL :: ADJUST :: PIPELINE_DLY [09:08] */
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_PIPELINE_DLY_MASK              0x00000300
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_PIPELINE_DLY_SHIFT             8
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_PIPELINE_DLY_DEFAULT           0x00000001

/* SPDIF_RCVR_CTRL :: ADJUST :: LPF_GAIN_ADJ [07:04] */
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_LPF_GAIN_ADJ_MASK              0x000000f0
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_LPF_GAIN_ADJ_SHIFT             4
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_LPF_GAIN_ADJ_DEFAULT           0x00000003

/* SPDIF_RCVR_CTRL :: ADJUST :: reserved3 [03:03] */
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_reserved3_MASK                 0x00000008
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_reserved3_SHIFT                3

/* SPDIF_RCVR_CTRL :: ADJUST :: ACC_GAIN_ADJ [02:00] */
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_ACC_GAIN_ADJ_MASK              0x00000007
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_ACC_GAIN_ADJ_SHIFT             0
#define BCHP_SPDIF_RCVR_CTRL_ADJUST_ACC_GAIN_ADJ_DEFAULT           0x00000000

/***************************************************************************
 *STATUS - Input status
 ***************************************************************************/
/* SPDIF_RCVR_CTRL :: STATUS :: BURST_PREAM_C [31:16] */
#define BCHP_SPDIF_RCVR_CTRL_STATUS_BURST_PREAM_C_MASK             0xffff0000
#define BCHP_SPDIF_RCVR_CTRL_STATUS_BURST_PREAM_C_SHIFT            16
#define BCHP_SPDIF_RCVR_CTRL_STATUS_BURST_PREAM_C_DEFAULT          0x00000000

/* SPDIF_RCVR_CTRL :: STATUS :: BPC_VALID [15:15] */
#define BCHP_SPDIF_RCVR_CTRL_STATUS_BPC_VALID_MASK                 0x00008000
#define BCHP_SPDIF_RCVR_CTRL_STATUS_BPC_VALID_SHIFT                15
#define BCHP_SPDIF_RCVR_CTRL_STATUS_BPC_VALID_DEFAULT              0x00000000

/* SPDIF_RCVR_CTRL :: STATUS :: reserved0 [14:09] */
#define BCHP_SPDIF_RCVR_CTRL_STATUS_reserved0_MASK                 0x00007e00
#define BCHP_SPDIF_RCVR_CTRL_STATUS_reserved0_SHIFT                9

/* SPDIF_RCVR_CTRL :: STATUS :: GOOD_BIPHASE [08:08] */
#define BCHP_SPDIF_RCVR_CTRL_STATUS_GOOD_BIPHASE_MASK              0x00000100
#define BCHP_SPDIF_RCVR_CTRL_STATUS_GOOD_BIPHASE_SHIFT             8
#define BCHP_SPDIF_RCVR_CTRL_STATUS_GOOD_BIPHASE_DEFAULT           0x00000000

/* SPDIF_RCVR_CTRL :: STATUS :: STREAM_TYPE [07:07] */
#define BCHP_SPDIF_RCVR_CTRL_STATUS_STREAM_TYPE_MASK               0x00000080
#define BCHP_SPDIF_RCVR_CTRL_STATUS_STREAM_TYPE_SHIFT              7
#define BCHP_SPDIF_RCVR_CTRL_STATUS_STREAM_TYPE_DEFAULT            0x00000000
#define BCHP_SPDIF_RCVR_CTRL_STATUS_STREAM_TYPE_Compressed         1
#define BCHP_SPDIF_RCVR_CTRL_STATUS_STREAM_TYPE_Linear             0

/* SPDIF_RCVR_CTRL :: STATUS :: VALIDITY_R [06:06] */
#define BCHP_SPDIF_RCVR_CTRL_STATUS_VALIDITY_R_MASK                0x00000040
#define BCHP_SPDIF_RCVR_CTRL_STATUS_VALIDITY_R_SHIFT               6
#define BCHP_SPDIF_RCVR_CTRL_STATUS_VALIDITY_R_DEFAULT             0x00000000

/* SPDIF_RCVR_CTRL :: STATUS :: VALIDITY_L [05:05] */
#define BCHP_SPDIF_RCVR_CTRL_STATUS_VALIDITY_L_MASK                0x00000020
#define BCHP_SPDIF_RCVR_CTRL_STATUS_VALIDITY_L_SHIFT               5
#define BCHP_SPDIF_RCVR_CTRL_STATUS_VALIDITY_L_DEFAULT             0x00000000

/* SPDIF_RCVR_CTRL :: STATUS :: SIGNAL_PRESENT [04:04] */
#define BCHP_SPDIF_RCVR_CTRL_STATUS_SIGNAL_PRESENT_MASK            0x00000010
#define BCHP_SPDIF_RCVR_CTRL_STATUS_SIGNAL_PRESENT_SHIFT           4
#define BCHP_SPDIF_RCVR_CTRL_STATUS_SIGNAL_PRESENT_DEFAULT         0x00000000
#define BCHP_SPDIF_RCVR_CTRL_STATUS_SIGNAL_PRESENT_Locked          1
#define BCHP_SPDIF_RCVR_CTRL_STATUS_SIGNAL_PRESENT_Unlocked        0

/* SPDIF_RCVR_CTRL :: STATUS :: SAMPLE_RATE [03:00] */
#define BCHP_SPDIF_RCVR_CTRL_STATUS_SAMPLE_RATE_MASK               0x0000000f
#define BCHP_SPDIF_RCVR_CTRL_STATUS_SAMPLE_RATE_SHIFT              0
#define BCHP_SPDIF_RCVR_CTRL_STATUS_SAMPLE_RATE_DEFAULT            0x00000004
#define BCHP_SPDIF_RCVR_CTRL_STATUS_SAMPLE_RATE_SR_16000Hz         0
#define BCHP_SPDIF_RCVR_CTRL_STATUS_SAMPLE_RATE_SR_22050Hz         1
#define BCHP_SPDIF_RCVR_CTRL_STATUS_SAMPLE_RATE_SR_24000Hz         2
#define BCHP_SPDIF_RCVR_CTRL_STATUS_SAMPLE_RATE_SR_32000Hz         3
#define BCHP_SPDIF_RCVR_CTRL_STATUS_SAMPLE_RATE_SR_44100Hz         4
#define BCHP_SPDIF_RCVR_CTRL_STATUS_SAMPLE_RATE_SR_48000Hz         5
#define BCHP_SPDIF_RCVR_CTRL_STATUS_SAMPLE_RATE_SR_64000Hz         6
#define BCHP_SPDIF_RCVR_CTRL_STATUS_SAMPLE_RATE_SR_88200Hz         7
#define BCHP_SPDIF_RCVR_CTRL_STATUS_SAMPLE_RATE_SR_96000Hz         8
#define BCHP_SPDIF_RCVR_CTRL_STATUS_SAMPLE_RATE_SR_128000Hz        9
#define BCHP_SPDIF_RCVR_CTRL_STATUS_SAMPLE_RATE_SR_176400Hz        10
#define BCHP_SPDIF_RCVR_CTRL_STATUS_SAMPLE_RATE_SR_192000Hz        11

/***************************************************************************
 *MAI_FORMAT - MAI format word from HDMI input
 ***************************************************************************/
/* SPDIF_RCVR_CTRL :: MAI_FORMAT :: RESERVED [31:30] */
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_RESERVED_MASK              0xc0000000
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_RESERVED_SHIFT             30
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_RESERVED_DEFAULT           0x00000000

/* SPDIF_RCVR_CTRL :: MAI_FORMAT :: AV_MUTE [29:29] */
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_AV_MUTE_MASK               0x20000000
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_AV_MUTE_SHIFT              29
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_AV_MUTE_DEFAULT            0x00000000
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_AV_MUTE_AV_mute            1
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_AV_MUTE_AV_unmute          0

/* SPDIF_RCVR_CTRL :: MAI_FORMAT :: SAMPLE_WIDTH [28:24] */
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_SAMPLE_WIDTH_MASK          0x1f000000
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_SAMPLE_WIDTH_SHIFT         24
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_SAMPLE_WIDTH_DEFAULT       0x00000000

/* SPDIF_RCVR_CTRL :: MAI_FORMAT :: AUDIO_FORMAT [23:16] */
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_AUDIO_FORMAT_MASK          0x00ff0000
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_AUDIO_FORMAT_SHIFT         16
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_AUDIO_FORMAT_DEFAULT       0x00000000
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_AUDIO_FORMAT_Idle          0
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_AUDIO_FORMAT_Mono          1
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_AUDIO_FORMAT_PCM_stereo    2
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_AUDIO_FORMAT_PCM_3_channel 3
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_AUDIO_FORMAT_PCM_5p1_channel 6
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_AUDIO_FORMAT_SPDIF_linearPCM_stereo 130
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_AUDIO_FORMAT_SPDIF_linearPCM_6_channel 134
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_AUDIO_FORMAT_SPDIF_linearPCM_8_channel 136
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_AUDIO_FORMAT_HBR_compressed_8_channel 200
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_AUDIO_FORMAT_HDMI_one_bit  224
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_AUDIO_FORMAT_HDMI_direct_stream_transfer 225
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_AUDIO_FORMAT_HDMI_linearPCM_stereo 252
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_AUDIO_FORMAT_HDMI_nonlinearPCM 253
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_AUDIO_FORMAT_SPDIF_linearPCM 254
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_AUDIO_FORMAT_SPDIF_nonlinearPCM 255

/* SPDIF_RCVR_CTRL :: MAI_FORMAT :: SAMPLE_RATE [15:08] */
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_SAMPLE_RATE_MASK           0x0000ff00
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_SAMPLE_RATE_SHIFT          8
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_SAMPLE_RATE_DEFAULT        0x00000000
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_SAMPLE_RATE_Not_indicated  0
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_8000Hz    1
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_11025Hz   2
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_12000Hz   3
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_16000Hz   4
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_22050Hz   5
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_24000Hz   6
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_32000Hz   7
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_44100Hz   8
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_48000Hz   9
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_64000Hz   10
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_88200Hz   11
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_96000Hz   12
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_12800Hz   13
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_17640Hz   14
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_19200Hz   15

/* SPDIF_RCVR_CTRL :: MAI_FORMAT :: STREAM_ID [07:04] */
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_STREAM_ID_MASK             0x000000f0
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_STREAM_ID_SHIFT            4
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_STREAM_ID_DEFAULT          0x00000000

/* SPDIF_RCVR_CTRL :: MAI_FORMAT :: MAI_VERSION [03:00] */
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_MAI_VERSION_MASK           0x0000000f
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_MAI_VERSION_SHIFT          0
#define BCHP_SPDIF_RCVR_CTRL_MAI_FORMAT_MAI_VERSION_DEFAULT        0x00000000

/***************************************************************************
 *PLL_RANGE_CTRL - PLL_RANGE control
 ***************************************************************************/
/* SPDIF_RCVR_CTRL :: PLL_RANGE_CTRL :: reserved0 [31:21] */
#define BCHP_SPDIF_RCVR_CTRL_PLL_RANGE_CTRL_reserved0_MASK         0xffe00000
#define BCHP_SPDIF_RCVR_CTRL_PLL_RANGE_CTRL_reserved0_SHIFT        21

/* SPDIF_RCVR_CTRL :: PLL_RANGE_CTRL :: THRESHOLD [20:16] */
#define BCHP_SPDIF_RCVR_CTRL_PLL_RANGE_CTRL_THRESHOLD_MASK         0x001f0000
#define BCHP_SPDIF_RCVR_CTRL_PLL_RANGE_CTRL_THRESHOLD_SHIFT        16
#define BCHP_SPDIF_RCVR_CTRL_PLL_RANGE_CTRL_THRESHOLD_DEFAULT      0x00000010

/* SPDIF_RCVR_CTRL :: PLL_RANGE_CTRL :: reserved1 [15:13] */
#define BCHP_SPDIF_RCVR_CTRL_PLL_RANGE_CTRL_reserved1_MASK         0x0000e000
#define BCHP_SPDIF_RCVR_CTRL_PLL_RANGE_CTRL_reserved1_SHIFT        13

/* SPDIF_RCVR_CTRL :: PLL_RANGE_CTRL :: EXP_CLKS_PER_SAMP [12:00] */
#define BCHP_SPDIF_RCVR_CTRL_PLL_RANGE_CTRL_EXP_CLKS_PER_SAMP_MASK 0x00001fff
#define BCHP_SPDIF_RCVR_CTRL_PLL_RANGE_CTRL_EXP_CLKS_PER_SAMP_SHIFT 0
#define BCHP_SPDIF_RCVR_CTRL_PLL_RANGE_CTRL_EXP_CLKS_PER_SAMP_DEFAULT 0x00000991

/***************************************************************************
 *RAW_RATE - Raw sample rate
 ***************************************************************************/
/* SPDIF_RCVR_CTRL :: RAW_RATE :: reserved0 [31:13] */
#define BCHP_SPDIF_RCVR_CTRL_RAW_RATE_reserved0_MASK               0xffffe000
#define BCHP_SPDIF_RCVR_CTRL_RAW_RATE_reserved0_SHIFT              13

/* SPDIF_RCVR_CTRL :: RAW_RATE :: CLKS_PER_SAMPLE [12:00] */
#define BCHP_SPDIF_RCVR_CTRL_RAW_RATE_CLKS_PER_SAMPLE_MASK         0x00001fff
#define BCHP_SPDIF_RCVR_CTRL_RAW_RATE_CLKS_PER_SAMPLE_SHIFT        0
#define BCHP_SPDIF_RCVR_CTRL_RAW_RATE_CLKS_PER_SAMPLE_DEFAULT      0x00000000

/***************************************************************************
 *PPM_CTRL - Rate change control
 ***************************************************************************/
/* SPDIF_RCVR_CTRL :: PPM_CTRL :: THRESHOLD [31:22] */
#define BCHP_SPDIF_RCVR_CTRL_PPM_CTRL_THRESHOLD_MASK               0xffc00000
#define BCHP_SPDIF_RCVR_CTRL_PPM_CTRL_THRESHOLD_SHIFT              22
#define BCHP_SPDIF_RCVR_CTRL_PPM_CTRL_THRESHOLD_DEFAULT            0x00000010

/* SPDIF_RCVR_CTRL :: PPM_CTRL :: reserved0 [21:21] */
#define BCHP_SPDIF_RCVR_CTRL_PPM_CTRL_reserved0_MASK               0x00200000
#define BCHP_SPDIF_RCVR_CTRL_PPM_CTRL_reserved0_SHIFT              21

/* SPDIF_RCVR_CTRL :: PPM_CTRL :: EXP_CLKS_PER_256 [20:00] */
#define BCHP_SPDIF_RCVR_CTRL_PPM_CTRL_EXP_CLKS_PER_256_MASK        0x001fffff
#define BCHP_SPDIF_RCVR_CTRL_PPM_CTRL_EXP_CLKS_PER_256_SHIFT       0
#define BCHP_SPDIF_RCVR_CTRL_PPM_CTRL_EXP_CLKS_PER_256_DEFAULT     0x00000991

/***************************************************************************
 *RATE_PPM - Clock rate relative to system clock
 ***************************************************************************/
/* SPDIF_RCVR_CTRL :: RATE_PPM :: reserved0 [31:21] */
#define BCHP_SPDIF_RCVR_CTRL_RATE_PPM_reserved0_MASK               0xffe00000
#define BCHP_SPDIF_RCVR_CTRL_RATE_PPM_reserved0_SHIFT              21

/* SPDIF_RCVR_CTRL :: RATE_PPM :: CLKS_PER_256 [20:00] */
#define BCHP_SPDIF_RCVR_CTRL_RATE_PPM_CLKS_PER_256_MASK            0x001fffff
#define BCHP_SPDIF_RCVR_CTRL_RATE_PPM_CLKS_PER_256_SHIFT           0
#define BCHP_SPDIF_RCVR_CTRL_RATE_PPM_CLKS_PER_256_DEFAULT         0x00000000

/***************************************************************************
 *CHAN_STAT_CTRL - Channel status control
 ***************************************************************************/
/* SPDIF_RCVR_CTRL :: CHAN_STAT_CTRL :: reserved0 [31:03] */
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_CTRL_reserved0_MASK         0xfffffff8
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_CTRL_reserved0_SHIFT        3

/* SPDIF_RCVR_CTRL :: CHAN_STAT_CTRL :: SOURCE_SEL [02:01] */
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_CTRL_SOURCE_SEL_MASK        0x00000006
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_CTRL_SOURCE_SEL_SHIFT       1
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_CTRL_SOURCE_SEL_DEFAULT     0x00000000
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_CTRL_SOURCE_SEL_Pair_3      3
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_CTRL_SOURCE_SEL_Pair_2      2
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_CTRL_SOURCE_SEL_Pair_1      1
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_CTRL_SOURCE_SEL_Pair_0      0

/* SPDIF_RCVR_CTRL :: CHAN_STAT_CTRL :: HOLD [00:00] */
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_CTRL_HOLD_MASK              0x00000001
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_CTRL_HOLD_SHIFT             0
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_CTRL_HOLD_DEFAULT           0x00000000
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_CTRL_HOLD_No_update         1
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_CTRL_HOLD_Update            0

/***************************************************************************
 *CHAN_STAT_MASK0 - Channel status mask 0 to 31
 ***************************************************************************/
/* SPDIF_RCVR_CTRL :: CHAN_STAT_MASK0 :: BITS_0_TO_31 [31:00] */
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_MASK0_BITS_0_TO_31_MASK     0xffffffff
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_MASK0_BITS_0_TO_31_SHIFT    0
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_MASK0_BITS_0_TO_31_DEFAULT  0x00000000

/***************************************************************************
 *CHAN_STAT_MASK1 - Channel status mask 32 to 55
 ***************************************************************************/
/* SPDIF_RCVR_CTRL :: CHAN_STAT_MASK1 :: reserved0 [31:24] */
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_MASK1_reserved0_MASK        0xff000000
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_MASK1_reserved0_SHIFT       24

/* SPDIF_RCVR_CTRL :: CHAN_STAT_MASK1 :: BITS_32_TO_55 [23:00] */
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_MASK1_BITS_32_TO_55_MASK    0x00ffffff
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_MASK1_BITS_32_TO_55_SHIFT   0
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_MASK1_BITS_32_TO_55_DEFAULT 0x00000000

/***************************************************************************
 *CHAN_STAT_L0 - Left channel status 0 to 31
 ***************************************************************************/
/* SPDIF_RCVR_CTRL :: CHAN_STAT_L0 :: BITS_0_TO_31 [31:00] */
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_L0_BITS_0_TO_31_MASK        0xffffffff
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_L0_BITS_0_TO_31_SHIFT       0
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_L0_BITS_0_TO_31_DEFAULT     0x00000000

/***************************************************************************
 *CHAN_STAT_R0 - Right channel status 0 to 31
 ***************************************************************************/
/* SPDIF_RCVR_CTRL :: CHAN_STAT_R0 :: BITS_0_TO_31 [31:00] */
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_R0_BITS_0_TO_31_MASK        0xffffffff
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_R0_BITS_0_TO_31_SHIFT       0
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT_R0_BITS_0_TO_31_DEFAULT     0x00000000

/***************************************************************************
 *CHAN_STAT1 - Channel status 32 to 41
 ***************************************************************************/
/* SPDIF_RCVR_CTRL :: CHAN_STAT1 :: VALID [31:31] */
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT1_VALID_MASK                 0x80000000
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT1_VALID_SHIFT                31
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT1_VALID_DEFAULT              0x00000000

/* SPDIF_RCVR_CTRL :: CHAN_STAT1 :: reserved0 [30:20] */
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT1_reserved0_MASK             0x7ff00000
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT1_reserved0_SHIFT            20

/* SPDIF_RCVR_CTRL :: CHAN_STAT1 :: RIGHT_32_TO_41 [19:10] */
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT1_RIGHT_32_TO_41_MASK        0x000ffc00
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT1_RIGHT_32_TO_41_SHIFT       10
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT1_RIGHT_32_TO_41_DEFAULT     0x00000000

/* SPDIF_RCVR_CTRL :: CHAN_STAT1 :: LEFT_32_TO_41 [09:00] */
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT1_LEFT_32_TO_41_MASK         0x000003ff
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT1_LEFT_32_TO_41_SHIFT        0
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT1_LEFT_32_TO_41_DEFAULT      0x00000000

/***************************************************************************
 *CHAN_STAT2 - Channel status 42 to 55
 ***************************************************************************/
/* SPDIF_RCVR_CTRL :: CHAN_STAT2 :: reserved0 [31:28] */
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT2_reserved0_MASK             0xf0000000
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT2_reserved0_SHIFT            28

/* SPDIF_RCVR_CTRL :: CHAN_STAT2 :: RIGHT_42_TO_55 [27:14] */
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT2_RIGHT_42_TO_55_MASK        0x0fffc000
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT2_RIGHT_42_TO_55_SHIFT       14
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT2_RIGHT_42_TO_55_DEFAULT     0x00000000

/* SPDIF_RCVR_CTRL :: CHAN_STAT2 :: LEFT_42_TO_55 [13:00] */
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT2_LEFT_42_TO_55_MASK         0x00003fff
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT2_LEFT_42_TO_55_SHIFT        0
#define BCHP_SPDIF_RCVR_CTRL_CHAN_STAT2_LEFT_42_TO_55_DEFAULT      0x00000000

/***************************************************************************
 *RATE_MISMATCH - Input rate mismatch count
 ***************************************************************************/
/* SPDIF_RCVR_CTRL :: RATE_MISMATCH :: reserved0 [31:08] */
#define BCHP_SPDIF_RCVR_CTRL_RATE_MISMATCH_reserved0_MASK          0xffffff00
#define BCHP_SPDIF_RCVR_CTRL_RATE_MISMATCH_reserved0_SHIFT         8

/* SPDIF_RCVR_CTRL :: RATE_MISMATCH :: COUNT [07:00] */
#define BCHP_SPDIF_RCVR_CTRL_RATE_MISMATCH_COUNT_MASK              0x000000ff
#define BCHP_SPDIF_RCVR_CTRL_RATE_MISMATCH_COUNT_SHIFT             0
#define BCHP_SPDIF_RCVR_CTRL_RATE_MISMATCH_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *PBIT_MISMATCH - Parity mismatch count
 ***************************************************************************/
/* SPDIF_RCVR_CTRL :: PBIT_MISMATCH :: reserved0 [31:20] */
#define BCHP_SPDIF_RCVR_CTRL_PBIT_MISMATCH_reserved0_MASK          0xfff00000
#define BCHP_SPDIF_RCVR_CTRL_PBIT_MISMATCH_reserved0_SHIFT         20

/* SPDIF_RCVR_CTRL :: PBIT_MISMATCH :: COUNT [19:00] */
#define BCHP_SPDIF_RCVR_CTRL_PBIT_MISMATCH_COUNT_MASK              0x000fffff
#define BCHP_SPDIF_RCVR_CTRL_PBIT_MISMATCH_COUNT_SHIFT             0
#define BCHP_SPDIF_RCVR_CTRL_PBIT_MISMATCH_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *VBIT_MISMATCH - Validity bit mismatch count
 ***************************************************************************/
/* SPDIF_RCVR_CTRL :: VBIT_MISMATCH :: reserved0 [31:08] */
#define BCHP_SPDIF_RCVR_CTRL_VBIT_MISMATCH_reserved0_MASK          0xffffff00
#define BCHP_SPDIF_RCVR_CTRL_VBIT_MISMATCH_reserved0_SHIFT         8

/* SPDIF_RCVR_CTRL :: VBIT_MISMATCH :: COUNT [07:00] */
#define BCHP_SPDIF_RCVR_CTRL_VBIT_MISMATCH_COUNT_MASK              0x000000ff
#define BCHP_SPDIF_RCVR_CTRL_VBIT_MISMATCH_COUNT_SHIFT             0
#define BCHP_SPDIF_RCVR_CTRL_VBIT_MISMATCH_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *CBIT_MISMATCH - Channel status mismatch count
 ***************************************************************************/
/* SPDIF_RCVR_CTRL :: CBIT_MISMATCH :: reserved0 [31:08] */
#define BCHP_SPDIF_RCVR_CTRL_CBIT_MISMATCH_reserved0_MASK          0xffffff00
#define BCHP_SPDIF_RCVR_CTRL_CBIT_MISMATCH_reserved0_SHIFT         8

/* SPDIF_RCVR_CTRL :: CBIT_MISMATCH :: COUNT [07:00] */
#define BCHP_SPDIF_RCVR_CTRL_CBIT_MISMATCH_COUNT_MASK              0x000000ff
#define BCHP_SPDIF_RCVR_CTRL_CBIT_MISMATCH_COUNT_SHIFT             0
#define BCHP_SPDIF_RCVR_CTRL_CBIT_MISMATCH_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *OUT_RATE_CTRL - FIFO threshold control
 ***************************************************************************/
/* SPDIF_RCVR_CTRL :: OUT_RATE_CTRL :: reserved0 [31:18] */
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_reserved0_SHIFT         18

/* SPDIF_RCVR_CTRL :: OUT_RATE_CTRL :: FIFO_MAX [17:12] */
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_FIFO_MAX_MASK           0x0003f000
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_FIFO_MAX_SHIFT          12
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_FIFO_MAX_DEFAULT        0x00000010

/* SPDIF_RCVR_CTRL :: OUT_RATE_CTRL :: reserved1 [11:10] */
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_reserved1_MASK          0x00000c00
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_reserved1_SHIFT         10

/* SPDIF_RCVR_CTRL :: OUT_RATE_CTRL :: FIFO_MIN [09:04] */
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_FIFO_MIN_MASK           0x000003f0
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_FIFO_MIN_SHIFT          4
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_FIFO_MIN_DEFAULT        0x0000000f

/* SPDIF_RCVR_CTRL :: OUT_RATE_CTRL :: FIFO_AUTOINIT [03:03] */
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_FIFO_AUTOINIT_MASK      0x00000008
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_FIFO_AUTOINIT_SHIFT     3
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_FIFO_AUTOINIT_DEFAULT   0x00000001
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_FIFO_AUTOINIT_Enable    1
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_FIFO_AUTOINIT_Disable   0

/* SPDIF_RCVR_CTRL :: OUT_RATE_CTRL :: UFLOW_INS_TYPE [02:02] */
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_UFLOW_INS_TYPE_MASK     0x00000004
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_UFLOW_INS_TYPE_SHIFT    2
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_UFLOW_INS_TYPE_DEFAULT  0x00000001
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_UFLOW_INS_TYPE_Repeat   1
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_UFLOW_INS_TYPE_Zero     0

/* SPDIF_RCVR_CTRL :: OUT_RATE_CTRL :: MODE [01:00] */
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_MODE_MASK               0x00000003
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_MODE_SHIFT              0
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_MODE_DEFAULT            0x00000000
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_MODE_Keep_empty         0
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_MODE_Keep_part_full     1
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_MODE_Locked             2
#define BCHP_SPDIF_RCVR_CTRL_OUT_RATE_CTRL_MODE_Always_ack         3

/***************************************************************************
 *CLKS_PER_SAMP - FIFO threshold control
 ***************************************************************************/
/* SPDIF_RCVR_CTRL :: CLKS_PER_SAMP :: FAST [31:16] */
#define BCHP_SPDIF_RCVR_CTRL_CLKS_PER_SAMP_FAST_MASK               0xffff0000
#define BCHP_SPDIF_RCVR_CTRL_CLKS_PER_SAMP_FAST_SHIFT              16
#define BCHP_SPDIF_RCVR_CTRL_CLKS_PER_SAMP_FAST_DEFAULT            0x0000089c

/* SPDIF_RCVR_CTRL :: CLKS_PER_SAMP :: SLOW [15:00] */
#define BCHP_SPDIF_RCVR_CTRL_CLKS_PER_SAMP_SLOW_MASK               0x0000ffff
#define BCHP_SPDIF_RCVR_CTRL_CLKS_PER_SAMP_SLOW_SHIFT              0
#define BCHP_SPDIF_RCVR_CTRL_CLKS_PER_SAMP_SLOW_DEFAULT            0x000008f8

/***************************************************************************
 *INTR_THRESHOLD - Interrupts threshold count
 ***************************************************************************/
/* SPDIF_RCVR_CTRL :: INTR_THRESHOLD :: reserved0 [31:16] */
#define BCHP_SPDIF_RCVR_CTRL_INTR_THRESHOLD_reserved0_MASK         0xffff0000
#define BCHP_SPDIF_RCVR_CTRL_INTR_THRESHOLD_reserved0_SHIFT        16

/* SPDIF_RCVR_CTRL :: INTR_THRESHOLD :: GOOD_FMT_COUNT [15:00] */
#define BCHP_SPDIF_RCVR_CTRL_INTR_THRESHOLD_GOOD_FMT_COUNT_MASK    0x0000ffff
#define BCHP_SPDIF_RCVR_CTRL_INTR_THRESHOLD_GOOD_FMT_COUNT_SHIFT   0
#define BCHP_SPDIF_RCVR_CTRL_INTR_THRESHOLD_GOOD_FMT_COUNT_DEFAULT 0x00000008

/***************************************************************************
 *DIAG - Diagnostics
 ***************************************************************************/
/* SPDIF_RCVR_CTRL :: DIAG :: DATA [31:00] */
#define BCHP_SPDIF_RCVR_CTRL_DIAG_DATA_MASK                        0xffffffff
#define BCHP_SPDIF_RCVR_CTRL_DIAG_DATA_SHIFT                       0
#define BCHP_SPDIF_RCVR_CTRL_DIAG_DATA_DEFAULT                     0x00000000

#endif /* #ifndef BCHP_SPDIF_RCVR_CTRL_H__ */

/* End of File */
