          0 :                            cpu     6805
          0 :                            include "mc6805.inc"
(1)       0 :                    ;;; -*- mode: asm; mode: flyspell-prog; -*-
(1)       0 :
(1)       0 :                    ;;; MC6805
(1)       0 :                    ;;; Condition Code Register (CC)
(1)       0 : =1                 CC_CARRY      equ  %00000001   ; set to 1 if carry occurred
(1)       0 : =2                 CC_ZERO       equ  %00000010   ; set to 1 if result is zero
(1)       0 : =4                 CC_NEGATIVE   equ  %00000100   ; set to 1 if result is negative
(1)       0 : =8                 CC_IRQ        equ  %00001000   ; if 1, IRQ is masked
(1)       0 : =10                CC_HALF_CARRY equ  %00010000   ; if 1, decimal carry from least digit occurred
(1)       0 :
(1)       0 :                    ;;; Internal Register Area
(1)       0 : =0                 PORTA:  equ     $00          ; $00: Port A Data Register
(1)       0 : =1                 PORTB:  equ     $01          ; $01: Port B Data Register
(1)       0 : =4                 DDRA:   equ     $04          ; $04: Port A Data Direction Register
(1)       0 : =5                 DDRB:   equ     $05          ; $05: Port B Data Direction Register
(1)       0 : =8                 TDR:    equ     $08          ; $08: Timer Data Register
(1)       0 : =9                 TCR:    equ     $09          ; $09: Timer Control Register
(1)       0 :
(1)       0 :                    ;;; Port 2 Data Register
(1)       0 :
(1)       0 :                    ;;; Timer Control Register
(1)       0 : =7                 TCR_SCALER_gm:  equ     %00000111 ; Prescaler
(1)       0 : =0                 TCR_DIV1_gc:    equ     %00000000 ; - 1/1
(1)       0 : =1                 TCR_DIV2_gc:    equ     %00000001 ; - 1/2
(1)       0 : =2                 TCR_DIV4_gc:    equ     %00000010 ; - 1/4
(1)       0 : =3                 TCR_DIV8_gc:    equ     %00000011 ; - 1/8
(1)       0 : =4                 TCR_DIV16_gc:   equ     %00000100 ; - 1/16
(1)       0 : =5                 TCR_DIV32_gc:   equ     %00000101 ; - 1/32
(1)       0 : =6                 TCR_DIV64_gc:   equ     %00000110 ; - 1/64
(1)       0 : =7                 TCR_DIV128_gc:  equ     %00000111 ; - 1/128
(1)       0 : =18                TCR_CS_gm:      equ     %00011000 ; Timer clock source
(1)       0 : =0                 TCR_AS_gc:      equ     %00000000 ; - Internal Clock (AS)
(1)       0 : =8                 TCR_AS_AND_gc:  equ     %00001000 ; - Internal Clock (AS) AND TIMER input
(1)       0 : =10                TCR_DISABLE_gc: equ     %00010000 ; - Timer input is disabled
(1)       0 : =18                TCR_TIMER_gc:   equ     %00011000 ; - TIMER input
(1)       0 : =20                TCR_TOF_bm:     equ     %00100000 ; Timer Overflow Flag
(1)       0 : =40                TCR_IM_bm:      equ     %01000000 ; Timer interrupt mask
(1)       0 : =80                TCR_IF_bm:      equ     %10000000 ; Timer interrupt request flag
(1)       0 :
(1)       0 :                    ;;; Vector
(1)       0 : =1FFA              VEC_IRQ:        equ     $1FFA  ; $1FFA: Maskable Interrupt Request
(1)       0 : =1FFC              VEC_SWI:        equ     $1FFC  ; $1FFC: Software Interrupt
(1)       0 : =1FFE              VEC_RESET:      equ     $1FFE  ; $1FFE: Reset
          0 :
          0 :                    ;;; MC6850 Asynchronous Communication Interface Adapter
          0 : =17F8              ACIA:   equ     $17F8
          0 :                            include "mc6850.inc"
(1)       0 :                    ;;; -*- mode: asm; mode: flyspell-prog; -*-
(1)       0 :
(1)       0 :                    ;;; MC6850
(1)       0 :                    ;;; Asynchronous Communication Interface Adapter
(1)       0 :
(1)       0 :                    ;;; Control register
(1)       0 : =17F8              ACIA_control:   equ     ACIA+0
(1)       0 :                            ;; Counter Divider Select Bits
(1)       0 : =3                 CDS_gm:         equ     %11    ; Group mask
(1)       0 : =0                 CDS_DIV1_gc:    equ     %00000000 ; /1
(1)       0 : =1                 CDS_DIV16_gc:   equ     %00000001 ; /16
(1)       0 : =2                 CDS_DIV64_gc:   equ     %00000010 ; /64
(1)       0 : =3                 CDS_RESET_gc:   equ     %00000011 ; Master Reset
(1)       0 :                            ;; Word Select Bits
(1)       0 : =1C                WSB_gm:         equ     %00011100 ; Group mask
(1)       0 : =0                 WSB_7E2_gc:     equ     %00000000 ; 7 Bits + Even Parity + 2 Stop Bits
(1)       0 : =4                 WSB_7O2_gc:     equ     %00000100 ; 7 bits + Odd Parity  + 2 Stop Bits
(1)       0 : =8                 WSB_7E1_gc:     equ     %00001000 ; 7 bits + Even Parity + 1 Stop Bits
(1)       0 : =C                 WSB_7O1_gc:     equ     %00001100 ; 7 bits + Odd Parity  + 1 Stop Bits
(1)       0 : =10                WSB_8N2_gc:     equ     %00010000 ; 8 bits + No Parity   + 2 Stop Bits
(1)       0 : =14                WSB_8N1_gc:     equ     %00010100 ; 8 bits + No Parity   + 1 Stop Bits
(1)       0 : =18                WSB_8E1_gc:     equ     %00011000 ; 8 bits + Even Parity + 1 Stop Bits
(1)       0 : =1C                WSB_8O1_gc:     equ     %00011100 ; 8 bits + Odd Parity  + 1 Stop Bits
(1)       0 :                            ;; Transmit Control Bits
(1)       0 : =60                TCB_gm:         equ     %01100000 ; Group mask
(1)       0 : =0                 TCB_DI_gc:      equ     %00000000 ; RTS=Low,  Tx Interrupt Disabled
(1)       0 : =20                TCB_EI_gc:      equ     %00100000 ; RTS=Low,  Tx Interrupt Enabled
(1)       0 : =40                TCB_RTS_gc:     equ     %01000000 ; RTS=High, Tx Interrupt Disabled
(1)       0 : =60                TCB_BREAK_gc:   equ     %01100000 ; RTS=Low,  Tx Interrupt Disabled
(1)       0 :                                                      ; Transmit Break Level
(1)       0 : =80                RIEB_bm:        equ     %10000000 ; Receive Interrupt Enable Bit mask
(1)       0 :
(1)       0 :                    ;;; Status register
(1)       0 : =17F8              ACIA_status:    equ     ACIA+0
(1)       0 : =1                 RDRF_bm:        equ     %00000001 ; Receive Data Register Full
(1)       0 : =2                 TDRE_bm:        equ     %00000010 ; Transmit Data Register Empty
(1)       0 : =4                 DCDF_bm:        equ     %00000100 ; Data Carrier Detect Flag
(1)       0 : =8                 CTSF_bm:        equ     %00001000 ; Clear To Send Flag
(1)       0 : =10                FERR_bm:        equ     %00010000 ; Frame Error Flag
(1)       0 : =20                OVRN_bm:        equ     %00100000 ; Receiver Overrun Flag
(1)       0 : =40                PERR_bm:        equ     %01000000 ; Parity Error Flag
(1)       0 : =80                IRQF_bm:        equ     %10000000 ; Interrupt Request Flag
(1)       0 :
(1)       0 :                    ;;; Data register
(1)       0 : =17F9              ACIA_data:      equ     ACIA+1          ; Data register
          0 :
          0 : =10                rx_queue_size:  equ     16
          0 : =20                tx_queue_size:  equ     32
          0 : =94                RX_INT_TX_NO:   equ     WSB_8N1_gc|RIEB_bm
          0 : =B4                RX_INT_TX_INT:  equ     WSB_8N1_gc|RIEB_bm|TCB_EI_gc
          0 :
         20 :                            org     $20
         20 :                    save_a:
         20 :                            rmb     1
         21 :                    rx_queue:
         21 :                            rmb     rx_queue_size
         31 :                    tx_queue:
         31 :                            rmb     tx_queue_size
         51 :                    tx_int_control:
         51 :                            rmb     1
         52 :                    isr_irq_work:
         52 :                            rmb     1
         53 :
        100 :                            org     $0100
        100 :                    initialize:
        100 : AE 21                      ldx     #rx_queue
        102 : A6 10                      lda     #rx_queue_size
        104 : CD 01 A1                   jsr     queue_init
        107 : AE 31                      ldx     #tx_queue
        109 : A6 20                      lda     #tx_queue_size
        10B : CD 01 A1                   jsr     queue_init
        10E :                            ;; initialize ACIA
        10E : A6 03                      lda     #CDS_RESET_gc   ; master reset
        110 : C7 17 F8                   sta     ACIA_control
        113 : A6 94                      lda     #RX_INT_TX_NO
        115 : C7 17 F8                   sta     ACIA_control
        118 : 3F 51                      clr     tx_int_control  ; disable Tx interrupt
        11A : 9A                         cli                     ; enable IRQ
        11B :
        11B :                    loop:
        11B : AD 65                      bsr     getchar
        11D : 24 FC                      bcc     loop
        11F : B7 20                      sta     save_a
        121 : AD 67                      bsr     putchar         ; echo
        123 : A6 20                      lda     #' '            ; space
        125 : AD 63                      bsr     putchar
        127 : B6 20                      lda     save_a
        129 : AD 14                      bsr     put_hex8        ; print in hex
        12B : A6 20                      lda     #' '            ; space
        12D : AD 5B                      bsr     putchar
        12F : B6 20                      lda     save_a
        131 : AD 2E                      bsr     put_bin8        ; print in binary
        133 : AD 02                      bsr     newline
        135 : 20 E4                      bra     loop
        137 :
        137 :                    ;;; Put newline
        137 :                    ;;; @clobber A
        137 :                    newline:
        137 : A6 0D                      lda     #$0D
        139 : AD 4F                      bsr     putchar
        13B : A6 0A                      lda     #$0A
        13D : 20 4B                      bra     putchar
        13F :
        13F :                    ;;; Print uint8_t in hex
        13F :                    ;;; @param A(save_a) uint8_t value to be printed in hex.
        13F :                    put_hex8:
        13F : B7 20                      sta     save_a
        141 : A6 30                      lda     #'0'
        143 : AD 45                      bsr     putchar
        145 : A6 78                      lda     #'x'
        147 : AD 41                      bsr     putchar
        149 : B6 20                      lda     save_a
        14B : 44                         lsra
        14C : 44                         lsra
        14D : 44                         lsra
        14E : 44                         lsra
        14F : AD 02                      bsr     put_hex4
        151 : B6 20                      lda     save_a
        153 :                    put_hex4:
        153 : A4 0F                      and     #$0f
        155 : A1 0A                      cmp     #10
        157 : 25 04                      blo     put_hex8_dec
        159 : AB 37                      add     #'A'-10
        15B : 20 2D                      bra     putchar
        15D :                    put_hex8_dec:
        15D : AB 30                      add     #'0'
        15F : 20 29                      bra     putchar
        161 :
        161 :                    ;;; Print uint8_t in binary
        161 :                    ;;; @param A(save_a) uint8_t value to be printed in binary.
        161 :                    put_bin8:
        161 : B7 20                      sta     save_a
        163 : A6 30                      lda     #'0'
        165 : AD 23                      bsr     putchar
        167 : A6 62                      lda     #'b'
        169 : AD 1F                      bsr     putchar
        16B : AD 05                      bsr     put_bin4
        16D : AD 03                      bsr     put_bin4
        16F : B6 20                      lda     save_a
        171 : 81                         rts
        172 :                    put_bin4:
        172 : AD 00                      bsr     put_bin2
        174 :                    put_bin2:
        174 : AD 00                      bsr     put_bin1
        176 :                    put_bin1:
        176 : 98                         clc
        177 : A6 30                      lda     #'0'
        179 : 38 20                      lsl     save_a
        17B : 24 03                      bcc     put_bin0
        17D : 3C 20                      inc     save_a          ; rotate save_a
        17F : 4C                         inca
        180 :                    put_bin0:
        180 : 20 08                      bra     putchar
        182 :
        182 :                    ;;; Get character
        182 :                    ;;; @clobber X
        182 :                    ;;; @return A
        182 :                    ;;; @return CC.C 0 if no char received
        182 :                    getchar:
        182 : AE 21                      ldx     #rx_queue
        184 : 9B                         sei                     ; disable IRQ
        185 : CD 01 D8                   jsr     queue_remove
        188 : 9A                         cli                     ; enable IRQ
        189 : 81                         rts
        18A :
        18A :                    ;;; Put character
        18A :                    ;;; @param A
        18A :                    ;;; @clobber A,X
        18A :                    putchar:
        18A : AE 31                      ldx     #tx_queue
        18C :                    putchar_retry:
        18C : 9B                         sei                     ; disable IRQ
        18D : CD 01 AD                   jsr     queue_add
        190 : 9A                         cli                     ; enable IRQ
        191 : 24 F9                      bcc     putchar_retry   ; branch if queue is full
        193 : 9B                         sei                     ; disable IRQ
        194 : 3D 51                      tst     tx_int_control
        196 : 26 07                      bne     putchar_exit
        198 : A6 B4                      lda     #RX_INT_TX_INT  ; enable Tx interrupt
        19A : C7 17 F8                   sta     ACIA_control
        19D : 33 51                      com     tx_int_control
        19F :                    putchar_exit:
        19F : 9A                         cli                     ; enable IRQ
        1A0 : 81                         rts
        1A1 :
        1A1 :                            include "queue.inc"
(1)     1A1 :                    ;;; [queue] queue structure
(1)     1A1 : =0                 queue_len:      equ     0       ; queue length
(1)     1A1 : =1                 queue_size:     equ     1       ; buffer size
(1)     1A1 : =2                 queue_put:      equ     2       ; queue put index
(1)     1A1 : =3                 queue_get:      equ     3       ; queue get index
(1)     1A1 : =4                 queue_buf:      equ     4       ; buffer start offset
(1)     1A1 :
(1)     1A1 :                    ;;; [queue] Initialize queue
(1)     1A1 :                    ;;; @param X queue work space pointer
(1)     1A1 :                    ;;; @param A queue work space size
(1)     1A1 :                    ;;; @clobber A
(1)     1A1 :                    queue_init:
(1)     1A1 : 7F                         clr     queue_len,x
(1)     1A2 : 6F 02                      clr     queue_put,x
(1)     1A4 : 6F 03                      clr     queue_get,x
(1)     1A6 : A0 04                      sub     #queue_buf
(1)     1A8 : E7 01                      sta     queue_size,x
(1)     1AA : 81                         rts
(1)     1AB :
(1)     1AB :                    ;;; [queue] Add an element to queue
(1)     1AB :                    ;;; @param X queue work space pointer
(1)     1AB :                    ;;; @param A an element
(1)     1AB :                    ;;; @return CC.C 0 if queue is full
(1)     1AB :                    queue_add_X:
(1)     1AB :                            rmb     1               ; save X
(1)     1AC :                    queue_add_A:
(1)     1AC :                            rmb     1               ; save X
(1)     1AD :                    queue_add:
(1)     1AD : C7 01 AC                   sta     queue_add_A     ; save A
(1)     1B0 : F6                         lda     queue_len,x
(1)     1B1 : E1 01                      cmp     queue_size,x
(1)     1B3 : 24 1E                      bhs     queue_add_return ; carry is cleared
(1)     1B5 : 7C                         inc     queue_len,x      ; increment queue length
(1)     1B6 : E6 02                      lda     queue_put,x      ; 8 bits offset
(1)     1B8 : 4C                         inca
(1)     1B9 : E7 02                      sta     queue_put,x     ; update put pointer
(1)     1BB : E1 01                      cmp     queue_size,x
(1)     1BD : 25 02                      blo     queue_add_elem
(1)     1BF : 6F 02                      clr     queue_put,x
(1)     1C1 :                    queue_add_elem:
(1)     1C1 : 4A                         deca                    ; restore put pointer
(1)     1C2 : AB 04                      add     #queue_buf
(1)     1C4 : CF 01 AB                   stx     queue_add_X     ; save X
(1)     1C7 : CB 01 AB                   add     queue_add_X
(1)     1CA : 97                         tax
(1)     1CB : C6 01 AC                   lda     queue_add_A
(1)     1CE : F7                         sta     ,x              ; put element
(1)     1CF : CE 01 AB                   ldx     queue_add_X     ; restore X
(1)     1D2 : 99                         sec                     ; set carry
(1)     1D3 :                    queue_add_return:
(1)     1D3 : C6 01 AC                   lda     queue_add_A     ; restore A
(1)     1D6 : 81                         rts
(1)     1D7 :
(1)     1D7 :                    ;;; [queue] Remove an element from queue
(1)     1D7 :                    ;;; @param X queue work space pointer
(1)     1D7 :                    ;;; @return A an element
(1)     1D7 :                    ;;; @return CC.C 0 if queue is empty
(1)     1D7 :                    queue_remove_X:
(1)     1D7 :                            rmb     1
(1)     1D8 :                    queue_remove:
(1)     1D8 : 7D                         tst     queue_len,x
(1)     1D9 : 26 02                      bne     queue_remove_has_elem
(1)     1DB : 98                         clc                     ; clear carry
(1)     1DC : 81                         rts
(1)     1DD :                    queue_remove_has_elem:
(1)     1DD : 7A                         dec     queue_len,x     ; decrement queue length
(1)     1DE : E6 03                      lda     queue_get,x     ; 8 bits offset
(1)     1E0 : 4C                         inca
(1)     1E1 : E7 03                      sta     queue_get,x     ; update get pointer
(1)     1E3 : E1 01                      cmp     queue_size,x
(1)     1E5 : 25 02                      blo     queue_remove_elem
(1)     1E7 : 6F 03                      clr     queue_get,x
(1)     1E9 :                    queue_remove_elem:
(1)     1E9 : 4A                         deca                    ; restore get pointer
(1)     1EA : AB 04                      add     #queue_buf
(1)     1EC : CF 01 D7                   stx     queue_remove_X  ; save X
(1)     1EF : CB 01 D7                   add     queue_remove_X
(1)     1F2 : 97                         tax
(1)     1F3 : F6                         lda     ,x              ; get element
(1)     1F4 : CE 01 D7                   ldx     queue_remove_X  ; restore X
(1)     1F7 : 99                         sec                     ; set carry
(1)     1F8 :                    queue_remove_return:
(1)     1F8 : 81                         rts
(1)     1F9 :
(1)     1F9 :                    ;;; Local Variables:
(1)     1F9 :                    ;;; mode: asm
(1)     1F9 :                    ;;; End:
(1)     1F9 :                    ;;; vim: set ft=asm et ts=4 sw=4:
        1F9 :
        1F9 :                    isr_irq:
        1F9 : C6 17 F8                   lda     ACIA_status
        1FC : B7 52                      sta     isr_irq_work
        1FE : A5 80                      bit     #IRQF_bm
        200 : 27 25                      beq     isr_irq_exit
        202 : A5 70                      bit     #FERR_bm|OVRN_bm|PERR_bm
        204 : 27 03                      beq     isr_irq_receive
        206 : C6 17 F9                   lda     ACIA_data       ; reset error flags
        209 :                    isr_irq_receive:
        209 : B6 52                      lda     isr_irq_work
        20B : A5 01                      bit     #RDRF_bm
        20D : 27 08                      beq     isr_irq_send
        20F : C6 17 F9                   lda     ACIA_data       ; receive character
        212 : AE 21                      ldx     #rx_queue
        214 : CD 01 AD                   jsr     queue_add
        217 :                    isr_irq_send:
        217 : B6 52                      lda     isr_irq_work
        219 : A5 02                      bit     #TDRE_bm
        21B : 27 0A                      beq     isr_irq_exit
        21D : AE 31                      ldx     #tx_queue
        21F : CD 01 D8                   jsr     queue_remove
        222 : 24 04                      bcc     isr_irq_send_empty
        224 : C7 17 F9                   sta     ACIA_data       ; send character
        227 :                    isr_irq_exit:
        227 : 80                         rti
        228 :                    isr_irq_send_empty:
        228 : A6 94                      lda     #RX_INT_TX_NO
        22A : C7 17 F8                   sta     ACIA_control    ; disable Tx interrupt
        22D : 3F 51                      clr     tx_int_control
        22F : 80                         rti
        230 :
       1FFA :                            org     VEC_IRQ
       1FFA : 01 F9                      fdb     isr_irq
       1FFC :
       1FFE :                            org     VEC_RESET
       1FFE : 01 00                      fdb     initialize
