{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701700441137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701700441137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 09:34:00 2023 " "Processing started: Mon Dec 04 09:34:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701700441137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700441137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FINAL -c FINAL " "Command: quartus_map --read_settings_files=on --write_settings_files=off FINAL -c FINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700441137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701700442682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701700442682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arch " "Found design unit 1: top-arch" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700473408 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700473408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700473408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file driver8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 driver8-behavioral " "Found design unit 1: driver8-behavioral" {  } { { "driver8.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/driver8.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700473438 ""} { "Info" "ISGN_ENTITY_NAME" "1 driver8 " "Found entity 1: driver8" {  } { { "driver8.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/driver8.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700473438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700473438 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701700474089 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "time_till_reaction top.vhd(61) " "VHDL Signal Declaration warning at top.vhd(61): used explicit default value for signal \"time_till_reaction\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701700474089 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "maxTime top.vhd(62) " "VHDL Signal Declaration warning at top.vhd(62): used explicit default value for signal \"maxTime\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701700474089 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count top.vhd(210) " "VHDL Process Statement warning at top.vhd(210): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxTime top.vhd(210) " "VHDL Process Statement warning at top.vhd(210): signal \"maxTime\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_till_reaction top.vhd(210) " "VHDL Process Statement warning at top.vhd(210): signal \"time_till_reaction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count top.vhd(216) " "VHDL Process Statement warning at top.vhd(216): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_till_reaction top.vhd(216) " "VHDL Process Statement warning at top.vhd(216): signal \"time_till_reaction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count top.vhd(219) " "VHDL Process Statement warning at top.vhd(219): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count top.vhd(226) " "VHDL Process Statement warning at top.vhd(226): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count top.vhd(232) " "VHDL Process Statement warning at top.vhd(232): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_till_reaction top.vhd(232) " "VHDL Process Statement warning at top.vhd(232): signal \"time_till_reaction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerA top.vhd(248) " "VHDL Process Statement warning at top.vhd(248): signal \"playerA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerACountWins top.vhd(250) " "VHDL Process Statement warning at top.vhd(250): signal \"playerACountWins\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count top.vhd(251) " "VHDL Process Statement warning at top.vhd(251): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_till_reaction top.vhd(251) " "VHDL Process Statement warning at top.vhd(251): signal \"time_till_reaction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerB top.vhd(253) " "VHDL Process Statement warning at top.vhd(253): signal \"playerB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerBCountWins top.vhd(254) " "VHDL Process Statement warning at top.vhd(254): signal \"playerBCountWins\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count top.vhd(256) " "VHDL Process Statement warning at top.vhd(256): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_till_reaction top.vhd(256) " "VHDL Process Statement warning at top.vhd(256): signal \"time_till_reaction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count top.vhd(259) " "VHDL Process Statement warning at top.vhd(259): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_till_reaction top.vhd(259) " "VHDL Process Statement warning at top.vhd(259): signal \"time_till_reaction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count top.vhd(273) " "VHDL Process Statement warning at top.vhd(273): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "winner top.vhd(201) " "VHDL Process Statement warning at top.vhd(201): inferring latch(es) for signal or variable \"winner\", which holds its previous value in one or more paths through the process" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "winningTime top.vhd(201) " "VHDL Process Statement warning at top.vhd(201): inferring latch(es) for signal or variable \"winningTime\", which holds its previous value in one or more paths through the process" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "buzzerOut top.vhd(201) " "VHDL Process Statement warning at top.vhd(201): inferring latch(es) for signal or variable \"buzzerOut\", which holds its previous value in one or more paths through the process" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nx_state top.vhd(201) " "VHDL Process Statement warning at top.vhd(201): inferring latch(es) for signal or variable \"nx_state\", which holds its previous value in one or more paths through the process" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "playerACountWins top.vhd(201) " "VHDL Process Statement warning at top.vhd(201): inferring latch(es) for signal or variable \"playerACountWins\", which holds its previous value in one or more paths through the process" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "playerBCountWins top.vhd(201) " "VHDL Process Statement warning at top.vhd(201): inferring latch(es) for signal or variable \"playerBCountWins\", which holds its previous value in one or more paths through the process" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701700474099 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.s5 top.vhd(201) " "Inferred latch for \"nx_state.s5\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700474109 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.s4 top.vhd(201) " "Inferred latch for \"nx_state.s4\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700474109 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.s3 top.vhd(201) " "Inferred latch for \"nx_state.s3\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700474109 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.s2 top.vhd(201) " "Inferred latch for \"nx_state.s2\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700474109 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.s1 top.vhd(201) " "Inferred latch for \"nx_state.s1\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700474109 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.s0 top.vhd(201) " "Inferred latch for \"nx_state.s0\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700474109 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzzerOut top.vhd(201) " "Inferred latch for \"buzzerOut\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700474109 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[0\] top.vhd(201) " "Inferred latch for \"winningTime\[0\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700474109 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[1\] top.vhd(201) " "Inferred latch for \"winningTime\[1\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700474109 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[2\] top.vhd(201) " "Inferred latch for \"winningTime\[2\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700474109 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[3\] top.vhd(201) " "Inferred latch for \"winningTime\[3\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700474109 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[4\] top.vhd(201) " "Inferred latch for \"winningTime\[4\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700474109 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[5\] top.vhd(201) " "Inferred latch for \"winningTime\[5\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700474109 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[6\] top.vhd(201) " "Inferred latch for \"winningTime\[6\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700474109 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[7\] top.vhd(201) " "Inferred latch for \"winningTime\[7\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700474109 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[8\] top.vhd(201) " "Inferred latch for \"winningTime\[8\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700474109 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[9\] top.vhd(201) " "Inferred latch for \"winningTime\[9\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700474109 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[10\] top.vhd(201) " "Inferred latch for \"winningTime\[10\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700474109 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[11\] top.vhd(201) " "Inferred latch for \"winningTime\[11\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700474109 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[12\] top.vhd(201) " "Inferred latch for \"winningTime\[12\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700474109 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[13\] top.vhd(201) " "Inferred latch for \"winningTime\[13\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700474109 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner top.vhd(201) " "Inferred latch for \"winner\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700474109 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver8 driver8:display_3 " "Elaborating entity \"driver8\" for hierarchy \"driver8:display_3\"" {  } { { "top.vhd" "display_3" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701700474159 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "top.vhd" "Mod0" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 142 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701700474865 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "top.vhd" "Mod1" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 145 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701700474865 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "top.vhd" "Mod2" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 148 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701700474865 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "top.vhd" "Div2" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 147 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701700474865 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "top.vhd" "Div1" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 144 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701700474865 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "top.vhd" "Div0" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 141 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701700474865 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "top.vhd" "Mod3" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 273 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701700474865 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701700474865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701700475237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700475237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700475237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700475237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700475237 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701700475237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/lpm_divide_65m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700475387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700475387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700475457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700475457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p2f " "Found entity 1: alt_u_div_p2f" {  } { { "db/alt_u_div_p2f.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/alt_u_div_p2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700475547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700475547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 145 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701700475632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700475632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700475632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700475632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700475632 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 145 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701700475632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 148 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701700475652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700475652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700475652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700475652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700475652 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 148 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701700475652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 147 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701700475692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700475692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700475692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700475692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700475692 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 147 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701700475692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/lpm_divide_ibm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700475802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700475802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700475932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700475932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/alt_u_div_mve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700476032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700476032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 144 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701700476102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700476102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700476102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700476102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700476102 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 144 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701700476102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/lpm_divide_lbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700476202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700476202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700476272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700476272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/alt_u_div_sve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700476378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700476378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 141 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701700476438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700476438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700476438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700476438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700476438 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 141 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701700476438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/lpm_divide_vcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700476538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700476538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700476608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700476608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/alt_u_div_g2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700476688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700476688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod3 " "Elaborated megafunction instantiation \"lpm_divide:Mod3\"" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 273 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701700476768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod3 " "Instantiated megafunction \"lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700476768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700476768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700476768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700476768 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 273 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701700476768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c5m " "Found entity 1: lpm_divide_c5m" {  } { { "db/lpm_divide_c5m.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/lpm_divide_c5m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700476878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700476878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fnh " "Found entity 1: sign_div_unsign_fnh" {  } { { "db/sign_div_unsign_fnh.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/sign_div_unsign_fnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700476958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700476958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_43f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_43f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_43f " "Found entity 1: alt_u_div_43f" {  } { { "db/alt_u_div_43f.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/alt_u_div_43f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700477078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700477078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner\$latch " "Latch winner\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA playerA " "Ports D and ENA on the latch are fed by the same signal playerA" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701700477709 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701700477709 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701700477709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "buzzerOut\$latch " "Latch buzzerOut\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701700477709 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701700477709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[2\] " "Latch winningTime\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701700477709 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701700477709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[3\] " "Latch winningTime\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701700477709 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701700477709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[0\] " "Latch winningTime\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701700477709 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701700477709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[1\] " "Latch winningTime\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701700477709 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701700477709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nx_state.s0_769 " "Latch nx_state.s0_769 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[16\] " "Ports D and ENA on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701700477709 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701700477709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nx_state.s4_721 " "Latch nx_state.s4_721 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[16\] " "Ports D and ENA on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701700477719 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701700477719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nx_state.s1_757 " "Latch nx_state.s1_757 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[16\] " "Ports D and ENA on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701700477719 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701700477719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nx_state.s2_745 " "Latch nx_state.s2_745 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[16\] " "Ports D and ENA on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701700477719 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701700477719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nx_state.s3_733 " "Latch nx_state.s3_733 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[16\] " "Ports D and ENA on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701700477719 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701700477719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nx_state.s5_709 " "Latch nx_state.s5_709 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[16\] " "Ports D and ENA on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701700477719 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701700477719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[13\] " "Latch winningTime\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701700477719 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701700477719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[6\] " "Latch winningTime\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701700477719 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701700477719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[7\] " "Latch winningTime\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701700477719 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701700477719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[4\] " "Latch winningTime\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701700477719 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701700477719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[5\] " "Latch winningTime\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701700477719 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701700477719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[9\] " "Latch winningTime\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701700477719 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701700477719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[10\] " "Latch winningTime\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701700477719 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701700477719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[8\] " "Latch winningTime\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701700477719 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701700477719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[12\] " "Latch winningTime\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701700477719 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701700477719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[11\] " "Latch winningTime\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701700477719 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701700477719 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701700488066 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701700489663 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701700489663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1485 " "Implemented 1485 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701700490134 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701700490134 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1447 " "Implemented 1447 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701700490134 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701700490134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4957 " "Peak virtual memory: 4957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701700490226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 09:34:50 2023 " "Processing ended: Mon Dec 04 09:34:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701700490226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701700490226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701700490226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701700490226 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701700493947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701700493947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 09:34:51 2023 " "Processing started: Mon Dec 04 09:34:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701700493947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701700493947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FINAL -c FINAL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FINAL -c FINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701700493947 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701700494472 ""}
{ "Info" "0" "" "Project  = FINAL" {  } {  } 0 0 "Project  = FINAL" 0 0 "Fitter" 0 0 1701700494472 ""}
{ "Info" "0" "" "Revision = FINAL" {  } {  } 0 0 "Revision = FINAL" 0 0 "Fitter" 0 0 1701700494472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701700494810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701700494810 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FINAL 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"FINAL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701700494850 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1701700494937 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1701700494937 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701700495699 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701700495769 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701700496448 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1701700514350 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clockIN~inputCLKENA0 32 global CLKCTRL_G6 " "clockIN~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1701700514530 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1701700514530 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701700514530 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701700514591 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701700514591 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701700514591 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701700514591 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701700514591 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701700514591 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701700514591 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701700514591 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701700514591 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701700514822 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "The Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701700525724 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FINAL.sdc " "Synopsys Design Constraints File file not found: 'FINAL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701700525724 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701700525724 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701700525744 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701700525744 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701700525744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701700525796 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1701700526105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:58 " "Fitter placement preparation operations ending: elapsed time is 00:00:58" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701700583511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701700684955 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701700694864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701700694864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701700697018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/Users/m260516/Documents/ECE Projects/FINAL/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701700704657 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701700704657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701700724267 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701700724267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701700724274 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.55 " "Total time spent on timing analysis during the Fitter is 3.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701700729854 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701700729933 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701700731053 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701700731053 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701700732125 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701700738998 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/m260516/Documents/ECE Projects/FINAL/output_files/FINAL.fit.smsg " "Generated suppressed messages file C:/Users/m260516/Documents/ECE Projects/FINAL/output_files/FINAL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701700739798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7794 " "Peak virtual memory: 7794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701700741578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 09:39:01 2023 " "Processing ended: Mon Dec 04 09:39:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701700741578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:10 " "Elapsed time: 00:04:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701700741578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:21:31 " "Total CPU time (on all processors): 00:21:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701700741578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701700741578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701700744359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701700744359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 09:39:04 2023 " "Processing started: Mon Dec 04 09:39:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701700744359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701700744359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FINAL -c FINAL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FINAL -c FINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701700744359 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701700746721 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701700757817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701700758750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 09:39:18 2023 " "Processing ended: Mon Dec 04 09:39:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701700758750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701700758750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701700758750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701700758750 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701700759564 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701700761814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701700761821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 09:39:20 2023 " "Processing started: Mon Dec 04 09:39:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701700761821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701700761821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FINAL -c FINAL " "Command: quartus_sta FINAL -c FINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701700761821 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701700762345 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701700764146 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701700764146 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1701700764240 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1701700764240 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "The Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701700765279 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FINAL.sdc " "Synopsys Design Constraints File file not found: 'FINAL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701700765429 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701700765429 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count\[0\] count\[0\] " "create_clock -period 1.000 -name count\[0\] count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701700765442 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701700765442 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockIN clockIN " "create_clock -period 1.000 -name clockIN clockIN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701700765442 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701700765442 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701700765445 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701700765455 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701700765455 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701700765492 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701700765621 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701700765621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.541 " "Worst-case setup slack is -21.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700765627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700765627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.541            -255.929 count\[0\]  " "  -21.541            -255.929 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700765627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.323            -113.131 clockIN  " "   -5.323            -113.131 clockIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700765627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.969             -61.125 clock  " "   -2.969             -61.125 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700765627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701700765627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.087 " "Worst-case hold slack is 0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700765659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700765659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 clock  " "    0.087               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700765659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clockIN  " "    0.452               0.000 clockIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700765659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.770               0.000 count\[0\]  " "    0.770               0.000 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700765659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701700765659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.307 " "Worst-case recovery slack is -8.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700765675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700765675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.307            -125.808 count\[0\]  " "   -8.307            -125.808 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700765675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701700765675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.389 " "Worst-case removal slack is 1.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700765691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700765691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.389               0.000 count\[0\]  " "    1.389               0.000 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700765691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701700765691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700765709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700765709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -23.585 clockIN  " "   -0.394             -23.585 clockIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700765709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -15.464 clock  " "   -0.394             -15.464 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700765709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 count\[0\]  " "    0.255               0.000 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700765709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701700765709 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701700765741 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701700765807 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701700767911 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701700768148 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701700768180 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701700768180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.028 " "Worst-case setup slack is -22.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700768195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700768195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.028            -254.614 count\[0\]  " "  -22.028            -254.614 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700768195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.398            -110.554 clockIN  " "   -5.398            -110.554 clockIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700768195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.865             -59.931 clock  " "   -2.865             -59.931 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700768195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701700768195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.131 " "Worst-case hold slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700768210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700768210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 clock  " "    0.131               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700768210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clockIN  " "    0.453               0.000 clockIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700768210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524               0.000 count\[0\]  " "    0.524               0.000 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700768210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701700768210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.922 " "Worst-case recovery slack is -7.922" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700768226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700768226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.922            -120.779 count\[0\]  " "   -7.922            -120.779 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700768226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701700768226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.971 " "Worst-case removal slack is 0.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700768250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700768250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.971               0.000 count\[0\]  " "    0.971               0.000 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700768250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701700768250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.418 " "Worst-case minimum pulse width slack is -0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700768268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700768268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.418             -25.451 clockIN  " "   -0.418             -25.451 clockIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700768268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -15.056 clock  " "   -0.394             -15.056 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700768268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 count\[0\]  " "    0.377               0.000 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700768268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701700768268 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701700768312 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701700768673 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701700770429 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701700770680 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701700770688 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701700770688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.999 " "Worst-case setup slack is -11.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700770705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700770705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.999            -158.764 count\[0\]  " "  -11.999            -158.764 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700770705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.660             -49.174 clockIN  " "   -3.660             -49.174 clockIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700770705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.514             -31.408 clock  " "   -1.514             -31.408 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700770705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701700770705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.126 " "Worst-case hold slack is -0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700770735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700770735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.126              -0.677 clock  " "   -0.126              -0.677 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700770735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 clockIN  " "    0.248               0.000 clockIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700770735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 count\[0\]  " "    0.589               0.000 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700770735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701700770735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.587 " "Worst-case recovery slack is -5.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700770755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700770755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.587             -83.296 count\[0\]  " "   -5.587             -83.296 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700770755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701700770755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.869 " "Worst-case removal slack is 0.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700770767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700770767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.869               0.000 count\[0\]  " "    0.869               0.000 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700770767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701700770767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.445 " "Worst-case minimum pulse width slack is -0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700770783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700770783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445              -4.360 clockIN  " "   -0.445              -4.360 clockIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700770783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.062              -1.091 clock  " "   -0.062              -1.091 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700770783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 count\[0\]  " "    0.316               0.000 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700770783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701700770783 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701700770823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701700771256 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701700771256 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701700771256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.230 " "Worst-case setup slack is -11.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700771289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700771289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.230            -143.304 count\[0\]  " "  -11.230            -143.304 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700771289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.096             -42.230 clockIN  " "   -3.096             -42.230 clockIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700771289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.318             -27.595 clock  " "   -1.318             -27.595 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700771289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701700771289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.129 " "Worst-case hold slack is -0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700771316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700771316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.129              -0.756 clock  " "   -0.129              -0.756 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700771316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clockIN  " "    0.234               0.000 clockIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700771316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 count\[0\]  " "    0.430               0.000 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700771316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701700771316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.879 " "Worst-case recovery slack is -4.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700771340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700771340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.879             -72.927 count\[0\]  " "   -4.879             -72.927 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700771340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701700771340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.658 " "Worst-case removal slack is 0.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700771373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700771373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 count\[0\]  " "    0.658               0.000 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700771373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701700771373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.459 " "Worst-case minimum pulse width slack is -0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700771399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700771399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.459              -4.344 clockIN  " "   -0.459              -4.344 clockIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700771399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010              -0.159 clock  " "   -0.010              -0.159 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700771399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 count\[0\]  " "    0.360               0.000 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701700771399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701700771399 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701700774685 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701700774705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5305 " "Peak virtual memory: 5305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701700774935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 09:39:34 2023 " "Processing ended: Mon Dec 04 09:39:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701700774935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701700774935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701700774935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701700774935 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 87 s " "Quartus Prime Full Compilation was successful. 0 errors, 87 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701700776019 ""}
