<?xml version="1.0"?>
<testlist version="2.0">

<!--              @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@                -->
<!--              CAM scientifically supported COMPSETS                 -->
<!--              @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@                -->

  <test compset="F2000climo" grid="f09_f09_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cime_baselines"/>
      <machine name="derecho" compiler="intel" category="prealpha"/>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="aux_cam_short"/>
      <machine name="derecho" compiler="intel" category="aux_cam_one"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="F2000climo" grid="f09_f09_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="izumi"    compiler="nag" category="aux_cam_one"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="F2010climo" grid="f09_f09_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="prealpha"/>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="F2000climo" grid="f10_f10_mg37" name="SMS_Lm13_Vnuopc" testmods="cam/outfrq1m" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
       <option name="wallclock">03:00:00</option>
    </options>
  </test>
  <test compset="F2000climo" grid="f09_f09_mg17" name="PFS_Vnuopc">
    <machines>
      <machine name="derecho" compiler="gnu" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>

  <test compset="FHIST" grid="f09_f09_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cime_baselines"/>
      <machine name="derecho" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>

  <test compset="FHIST_BGC" grid="f09_f09_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cime_baselines"/>
      <machine name="derecho" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>

  <test compset="FHIST_BDRD" grid="f09_f09_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="aux_cam_short"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>

  <test compset="F1850" grid="f09_f09_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cime_baselines"/>
      <machine name="derecho" compiler="intel" category="prealpha"/>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="aux_cam_short"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>

  <test compset="FHIST" grid="f19_f19_mg17" name="SMS_Ln9_Vnuopc" testmods="cam/outfrq9s_nochem">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>

<!--              @@@@@@@@@@@@@@@@@@@@@@@@@@@                 -->
<!--              CAM test-supported COMPSETS                 -->
<!--              @@@@@@@@@@@@@@@@@@@@@@@@@@@                 -->

<!--              CAM Tests at non-scientific resolutions     -->
  <test compset="F2000climo" grid="f19_f19_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/cosp">
    <machines>
      <machine name="derecho" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="F2000climo" grid="f19_f19_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="gnu" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="F2000climo" grid="ne30_ne30_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>

  <test compset="F2010climo" grid="f09_f09_mg17" name="SMS_Ln9_Vnuopc" testmods="cam/nudging">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="cam_nudging"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>

  <test compset="F2000climo" grid="f19_f19" name="SMS_Ln9_Vnuopc" testmods="cam/silhs">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="cam_silhs"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>

  <test compset="F2000climo" grid="C96_C96_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s_mg3">
    <machines>
      <machine name="derecho" compiler="intel" category="prebeta"/>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="fv3_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>

<!--              CAM Aquaplanet COMPSETS                 -->

  <test compset="QPC6" grid="f19_f19_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cime_baselines"/>
      <machine name="derecho" compiler="intel" category="prealpha"/>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QPC6" grid="f09_f09_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QPC6" grid="ne30_ne30_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QPC6" grid="ne5pg3_ne5pg3_mg37" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s_clubbmf">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QPRCEMIP" grid="ne30_ne30_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QPC5" grid="f19_f19_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QPC4" grid="f19_f19_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QPC5" grid="ne5_ne5_mg37" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="izumi" compiler="gnu" category="aux_cam"/>
    </machines>
  </test>

  <test compset="QSC6" grid="f19_f19_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QSC6" grid="f09_f09_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cime_baselines"/>
      <machine name="derecho" compiler="intel" category="prealpha"/>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QPC6" grid="ne30_ne30_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QSC5" grid="f19_f19_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QSC4" grid="f19_f19_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>

  <test compset="QPC6" grid="C48_C48_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="prealpha"/>
      <machine name="derecho" compiler="intel" category="fv3_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QPC5" grid="C48_C48_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="fv3_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QPC4" grid="C48_C48_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="fv3_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>

<!--              CAM Stand alone                          -->
<!--     012        -->
  <test compset="PC4" grid="f19_f19_mg17" name="SMS_D_Ld5_Vnuopc" testmods="cam/cam4_port5d">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
      <option name="comment" >012 tsm</option>
    </options>
  </test>
<!--              111 tsm, ter, tbr, tbl, changed to QPC6/f19      -->
  <test compset="QPC6" grid="f19_f19_mg17" name="ERI_D_Ln18_Vnuopc" testmods="cam/ghgrmp_e8">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >111 tsm, ter, tbr</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              111 tmc                                             -->
  <test compset="QPC5" grid="T5_T5_mg37" name="TMC_D_Vnuopc" testmods="cam/ghgrmp_e8">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >111 tmc</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              113 tsm, ter, T8                              -->
  <test compset="QPC4" grid="T5_T5_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s_usecase">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >113 tsm, ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              114 tsm, ter, tbr, tbl                             -->
  <test compset="QPC4" grid="T5_T5_mg37" name="ERI_D_Ln18_Vnuopc" testmods="cam/co2rmp">
    <machines>
      <machine name="izumi" compiler="gnu" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >114 tsm, ter, tbr</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              221 tsm, ter                         -->
  <test compset="QSPCAMS" grid="f10_f10_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >221 tsm, ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              222 tsm, ter                         -->
  <test compset="QPSPCAMM" grid="f10_f10_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s">
    <machines>
      <machine name="izumi" compiler="gnu" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >222 tsm, ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              311                         -->
  <test compset="QPC5" grid="f10_f10_mg37" name="ERI_D_Ln18_Vnuopc" testmods="cam/outfrq3s_eoyttrac">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >311 tsm, ter, tbr</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              311 tmc                        -->
  <test compset="QPC5" grid="f10_f10_mg37" name="TMC_D_Vnuopc" testmods="cam/outfrq3s_eoyttrac">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >311 tmc</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              301                         -->
  <test compset="QPC5" grid="f10_f10_mg37" name="PLB_D_Ln9_Vnuopc" testmods="cam/ttrac_loadbal1">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >301 plb</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              303                         -->
  <test compset="QPC5" grid="f10_f10_mg37" name="PLB_D_Ln9_Vnuopc" testmods="cam/ttrac_loadbal3">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >303 plb</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              304                         -->
  <test compset="QPC5" grid="f10_f10_mg37" name="PLB_D_Ln9_Vnuopc" testmods="cam/ttrac_loadbal0">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >304 plb</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              314 tsm ter tbl             -->
  <test compset="QPC4" grid="f10_f10_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s_diags">
    <machines>
      <machine name="izumi" compiler="gnu" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >314 tsm ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              317                         -->
  <test compset="QPC5" grid="f10_f10_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s_cosp">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >317 tsm ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              318                         -->
  <test compset="QPC6" grid="f10_f10_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s_cospsathist">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >318 tsm ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              320 tsm ter tbl                        -->
  <test compset="QPC5" grid="f10_f10_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/rad_diag">
    <machines>
      <machine name="izumi" compiler="gnu" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >320 tsm ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              325                         -->
  <test compset="QPC5" grid="f10_f10_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s_subcol">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >325 tsm ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              eq325                         -->
  <test compset="QPC5" grid="f10_f10_mg37" name="SUB_D_Ln9_Vnuopc" testmods="cam/outfrq3s">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >325 eq</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              334 tsm ter tbl                        -->
  <test compset="QPC5" grid="f10_f10_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s_unicon">
    <machines>
      <machine name="izumi" compiler="gnu" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >334 tsm, ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              338                         -->
  <test compset="QPC5" grid="f10_f10_mg37" name="SMS_D_Ln9_Vnuopc" testmods="cam/rad_diag_mam">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >338 tsm</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              339 tsm ter tbl                        -->
  <test compset="FADIAB" grid="f10_f10_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/terminator">
    <machines>
      <machine name="izumi" compiler="gnu" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >339 tsm, ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              368                         -->
  <test compset="QPC6" grid="f10_f10_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >368 tsm, ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              369                         -->
  <test compset="QPC6" grid="f10_f10_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s_am">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >369 tsm, ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              381                         -->
  <test compset="QPC6HIST" grid="f09_f09_mg17" name="SMS_P48x1_D_Ln3_Vnuopc" testmods="cam/outfrq3s_co2cycle_usecase">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >381 tsm</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="QPC4X" grid="ne5_ne5_mg37" name="SMS_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="izumi" compiler="gnu" category="waccmx"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="QPX2000" grid="ne5pg3_ne5pg3_mg37" name="SMS_D_Ln3_Vnuopc" testmods="cam/outfrq3s">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
      <machine name="izumi" compiler="nag" category="waccmx"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="QPX2000" grid="ne5pg3_ne5pg3_mg37" name="SMS_D_Ln3_Vnuopc" testmods="cam/outfrq3s_edyngrid_160x193">
    <machines>
      <machine name="izumi" compiler="nag" category="waccmx"/>
    </machines>
    <options>
      <option name="wallclock">00:40:00</option>
    </options>
  </test>
  <test compset="QPX2000" grid="ne5_ne5_mg37" name="SMS_D_Ln3_Vnuopc" testmods="cam/outfrq3s_edyngrid_320x385">
    <machines>
      <machine name="izumi" compiler="nag" category="waccmx"/>
    </machines>
    <options>
      <option name="wallclock">00:40:00</option>
    </options>
  </test>
<!--              carma dust              -->
  <test compset="F2000climo" grid="f10_f10_mg37" name="ERS_D_Ln9_Vnuopc" testmods="cam/carma_dust">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
      <machine name="derecho" compiler="intel" category="carma"/>
    </machines>
    <options>
      <option name="comment" >CARMA dust test</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="F2000climo" grid="ne30pg3_ne30pg3_mg17" name="ERS_D_Ln9_Vnuopc" testmods="cam/carma_dust">
    <machines>
      <machine name="derecho" compiler="intel" category="carma"/>
    </machines>
    <options>
      <option name="comment" >CARMA dust test</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              carma sea_salt          -->
  <test compset="QPC5" grid="f10_f10_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/carma_sea_salt">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="carma"/>
    </machines>
    <options>
      <option name="comment" >CARMA sea salt test</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              carma meteor_smoke      -->
  <test compset="QPWmaC6" grid="f10_f10_mg37" name="ERS_D_Ln9_Vnuopc" testmods="cam/carma_meteor_smoke">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
      <machine name="derecho" compiler="intel" category="carma"/>
    </machines>
    <options>
      <option name="comment" >CARMA test of aerosol from meteor smoke</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              carma meteor_impact     -->
  <test compset="QPWmaC6" grid="f10_f10_mg37" name="ERS_D_Ln9_Vnuopc" testmods="cam/carma_meteor_impact">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
      <machine name="derecho" compiler="intel" category="carma"/>
    </machines>
    <options>
      <option name="comment" >CARMA test of aerosols from meteor impact</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              carma pmc               -->
  <test compset="QPWmaC6" grid="f10_f10_mg37" name="ERS_D_Ln9_Vnuopc" testmods="cam/carma_pmc">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
      <machine name="derecho" compiler="intel" category="carma"/>
    </machines>
    <options>
      <option name="comment" >CARMA Test of Polar Mesospheric Clouds (pmc)</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              carma test_radiative    -->
  <test compset="QPC5" grid="f10_f10_mg37" name="ERS_D_Ln9_Vnuopc" testmods="cam/carma_test_radiative">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
      <machine name="derecho" compiler="intel" category="carma"/>
    </machines>
    <options>
      <option name="comment" >CARMA radiation test</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              carma test_tracers      -->
  <test compset="QPC5" grid="f10_f10_mg37" name="ERS_D_Ln9_Vnuopc" testmods="cam/carma_test_tracers">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
      <machine name="derecho" compiler="intel" category="carma"/>
    </machines>
    <options>
      <option name="comment" >CARMA tracers test</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--             carma test_tracers2      -->
  <test compset="QPC5" grid="f10_f10_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/carma_test_tracers2">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
      <machine name="derecho" compiler="intel" category="carma"/>
    </machines>
    <options>
      <option name="comment" >CARMA tracers2 test</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--               carma test_passive      -->
  <test compset="QPC5" grid="f10_f10_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/carma_test_passive">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
      <machine name="derecho" compiler="intel" category="carma"/>
    </machines>
    <options>
      <option name="comment" >CARMA passive test</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              carma test_swelling     -->
  <test compset="QPC5" grid="f10_f10_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/carma_test_swelling">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
      <machine name="derecho" compiler="intel" category="carma"/>
    </machines>
    <options>
      <option name="comment" >CARMA particle swelling test</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!-- TEM diagnostics and zonal-average output -->
  <test compset="QPWmaC4" grid="ne5_ne5_mg37" name="SMS_D_Ln6_Vnuopc" testmods="cam/outfrq3s_physgrid_tem">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
      <machine name="izumi" compiler="nag" category="waccm"/>
      <machine name="derecho" compiler="intel" category="waccm"/>
      <machine name="izumi" compiler="nag" category="tem_diags"/>
      <machine name="derecho" compiler="intel" category="tem_diags"/>
    </machines>
    <options>
      <option name="comment" >TEM diagnostics and zonal-average output</option>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FWsc2000climo" grid="mpasa120_mpasa120" name="ERS_Ld3" testmods="cam/outfrq1d_physgrid_tem_mpasa120_wcmsc">
    <machines>
      <machine name="derecho" compiler="intel" category="prealpha"/>
      <machine name="derecho" compiler="intel" category="waccm"/>
      <machine name="derecho" compiler="intel" category="frontogw_mpas"/>
      <machine name="derecho" compiler="intel" category="tem_diags"/>
   </machines>
    <options>
      <option name="comment" >TEM diagnostics and zonal-average output</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="FWsc2000climo" grid="f09_f09_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s_physgrid_tem_1deg">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
      <machine name="derecho" compiler="intel" category="tem_diags"/>
    </machines>
    <options>
      <option name="comment" >TEM diagnostics and zonal-average output</option>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
<!--              carma sulfate           -->
  <test compset="FW4ma2000" grid="f10_f10_mg37" name="SMS_D_Ln9_Vnuopc" testmods="cam/carma_sulfate">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
      <machine name="derecho" compiler="intel" category="carma"/>
   </machines>
    <options>
      <option name="comment" >CARMA pure sulfate test</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              carma mixed sulfate           -->
  <test compset="FW4ma2000" grid="f10_f10_mg37" name="ERS_D_Ln9_Vnuopc" testmods="cam/carma_mixed_sulfate">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
      <machine name="derecho" compiler="intel" category="carma"/>
   </machines>
    <options>
      <option name="comment" >CARMA mixed sulfate test</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              carma test_growth       -->
  <test compset="QPC5" grid="f10_f10_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/carma_test_growth">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
      <machine name="derecho" compiler="intel" category="carma"/>
    </machines>
    <options>
      <option name="comment" >CARMA particle growth test</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="F2000climo" grid="ne5pg3_ne5pg3_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/carma_dust">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
    </machines>
    <options>
      <option name="comment" >Low-res unstructured grid CARMA dust test</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="QPC5" grid="ne5_ne5_mg37" name="SMS_D_Ln9_Vnuopc" testmods="cam/carma_sea_salt">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
      <machine name="derecho" compiler="intel" category="carma"/>
    </machines>
    <options>
      <option name="comment" >Low-res unstructured grid CARMA sea salt test</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="QPC5" grid="ne5_ne5_mg37" name="SMS_D_Ln9_Vnuopc" testmods="cam/carma_test_growth">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
      <machine name="derecho" compiler="intel" category="carma"/>
    </machines>
    <options>
      <option name="comment" >Low-res unstructured grid CARMA growth test</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="QPC5" grid="ne5_ne5_mg37" name="SMS_D_Ln9_Vnuopc" testmods="cam/carma_test_passive">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
      <machine name="derecho" compiler="intel" category="carma"/>
    </machines>
    <options>
      <option name="comment" >Low-res unstructured grid CARMA passive test</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="QPC5" grid="ne5_ne5_mg37" name="SMS_D_Ln9_Vnuopc" testmods="cam/carma_test_swelling">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
      <machine name="derecho" compiler="intel" category="carma"/>
    </machines>
    <options>
      <option name="comment" >Low-res unstructured grid CARMA swelling test</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="QPC5" grid="ne5_ne5_mg37" name="SMS_D_Ln9_Vnuopc" testmods="cam/carma_test_tracers2">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
      <machine name="derecho" compiler="intel" category="carma"/>
    </machines>
    <options>
      <option name="comment" >Low-res unstructured grid CARMA tracers2 test</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="QPC5" grid="ne5_ne5_mg37" name="SMS_D_Ln9_Vnuopc" testmods="cam/carma_test_radiative">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
      <machine name="derecho" compiler="intel" category="carma"/>
    </machines>
    <options>
      <option name="comment" >Low-res unstructured grid CARMA radiative test</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="QPC5" grid="ne5_ne5_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/carma_test_tracers">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
      <machine name="derecho" compiler="intel" category="carma"/>
    </machines>
    <options>
      <option name="comment" >Low-res unstructured grid CARMA test-tracers test</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="QPWmaC6" grid="ne5pg3_ne5pg3_mg37" name="SMS_D_Ln9_Vnuopc" testmods="cam/carma_meteor_impact">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
      <machine name="derecho" compiler="intel" category="carma"/>
    </machines>
    <options>
      <option name="comment" >Low-res unstructured grid CARMA meteor impact test</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="QPWmaC6" grid="ne5pg3_ne5pg3_mg37" name="SMS_D_Ln9_Vnuopc" testmods="cam/carma_meteor_smoke">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
      <machine name="derecho" compiler="intel" category="carma"/>
    </machines>
    <options>
      <option name="comment" >Low-res unstructured grid CARMA smoke test</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="QPWmaC6" grid="ne5pg3_ne5pg3_mg37" name="SMS_D_Ln9_Vnuopc" testmods="cam/carma_pmc">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
      <machine name="derecho" compiler="intel" category="carma"/>
    </machines>
    <options>
      <option name="comment" >Low-res unstructured grid CARMA PMC test</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="QPWmaC4" grid="ne5pg3_ne5pg3_mg37" name="SMS_D_Ln9_Vnuopc" testmods="cam/carma_mixed_sulfate">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
      <machine name="derecho" compiler="intel" category="carma"/>
    </machines>
    <options>
      <option name="comment" >Low-res unstructured grid CARMA mixed sulfate test</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="QPWmaC4" grid="ne5pg3_ne5pg3_mg37" name="SMS_D_Ln9_Vnuopc" testmods="cam/carma_sulfate">
    <machines>
      <machine name="izumi" compiler="nag" category="carma"/>
      <machine name="derecho" compiler="intel" category="carma"/>
    </machines>
    <options>
      <option name="comment" >Low-res unstructured grid CARMA sulfate test</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              471                         -->
  <test compset="QPWmaC6" grid="f10_f10_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s" supported="false">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
      <machine name="izumi" compiler="nag" category="waccm"/>
    </machines>
    <options>
      <option name="comment" >471 tsm, ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="QPWmaC4" grid="f10_f10_mg37" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s_apmee" supported="false">
    <machines>
      <machine name="izumi" compiler="gnu" category="aux_cam"/>
      <machine name="izumi" compiler="nag" category="waccm"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="QPWmaC6" grid="f10_f10_mg37" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s_mee_fluxes" supported="false">
    <machines>
      <machine name="izumi" compiler="nag" category="waccm"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="QPWmaC4" grid="f45_f45_mg37" name="SMS_D_Ln9_P24x3_Vnuopc" testmods="cam/outfrq9s_apmee" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="QPWmaC6" grid="f45_f45_mg37" name="ERP_Ln9_P24x3_Vnuopc" testmods="cam/outfrq9s_mee_fluxes" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
<!--              700                         -->
  <test compset="FADIAB" grid="ne5_ne5_mg37" name="ERI_D_Ln18_Vnuopc" testmods="cam/outfrq3s_bwic">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >700 tsm, ter, tbr</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              702                        -->
  <test compset="FADIAB" grid="ne5pg3_ne5pg3_mg37" name="ERI_D_Ln18_Vnuopc" testmods="cam/outfrq3s_bwic">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >702 tsm, ter, tbr</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              704 tsm  ter tbl                       -->
  <test compset="FADIAB" grid="ne5pg4_ne5pg4_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s">
    <machines>
      <machine name="izumi" compiler="gnu" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >704 tsm, ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              705 tsm                        -->
  <test compset="FADIAB" grid="ne5_ne5_mg37" name="SMS_D_Ln9_P1x1_Vnuopc" testmods="cam/outfrq3s">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >705 tsm</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              705 teq                        -->
  <test compset="FADIAB" grid="ne5_ne5_mg37" name="PEM_D_Ln9_Vnuopc" testmods="cam/outfrq3s">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >705 teq</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              706  tsm teq                      -->
  <test compset="FADIAB" grid="ne5pg3_ne5pg3_mg37" name="PEM_D_Ln9_Vnuopc" testmods="cam/outfrq3s">
    <machines>
      <machine name="izumi" compiler="gnu" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >706 tsm, teq</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              707  tsm teq                      -->
  <test compset="FADIAB" grid="ne5pg2_ne5pg2_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s">
    <machines>
      <machine name="izumi" compiler="gnu" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >707 tsm, ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              711    ter                    -->
  <test compset="QPC5" grid="ne5_ne5_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s_ttrac">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >711 tsm, ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              714  sms                      -->
  <test compset="QPC5" grid="ne5pg3_ne5pg3_mg37" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq3s_ttrac">
    <machines>
      <machine name="izumi" compiler="gnu" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >714 tsm, ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              712                        -->
  <test compset="QPC5" grid="ne5_ne5_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s_ba">
    <machines>
      <machine name="izumi" compiler="gnu" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >712 tsm, ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              701                        -->
  <test compset="QPC5" grid="ne5_ne5_mg37" name="PLB_D_Ln9_Vnuopc" testmods="cam/ttrac_loadbal0">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >701 teq</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              702                        -->
  <test compset="QPC5" grid="ne5_ne5_mg37" name="PLB_D_Ln9_Vnuopc" testmods="cam/ttrac_loadbal1">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >702 teq</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              703                        -->
  <test compset="QPC5" grid="ne5_ne5_mg37" name="PLB_D_Ln9_Vnuopc" testmods="cam/ttrac_loadbal3">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >703 teq</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              711 teq                       -->
  <test compset="QPC5" grid="ne5pg3_ne5pg3_mg37" name="PLB_D_Ln9_Vnuopc" testmods="cam/ttrac_loadbal0">
    <machines>
      <machine name="izumi" compiler="gnu" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >711 teq</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              712 teq                       -->
  <test compset="QPC5" grid="ne5pg3_ne5pg3_mg37" name="PLB_D_Ln9_Vnuopc" testmods="cam/ttrac_loadbal1">
    <machines>
      <machine name="izumi" compiler="gnu" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >712 teq</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              713 teq                       -->
  <test compset="QPC5" grid="ne5pg3_ne5pg3_mg37" name="PLB_D_Ln9_Vnuopc" testmods="cam/ttrac_loadbal3">
    <machines>
      <machine name="izumi" compiler="gnu" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >713 teq</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              720                        -->
  <test compset="QPC4" grid="ne16_ne16_mg17" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s_usecase">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >720 tsm, ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              721     -->
  <test compset="QPC4" grid="ne16pg3_ne16pg3_mg17" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s_usecase">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >721 tsm, ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              011                        -->
  <test compset="PC5" grid="f45_f45_mg37" name="SMS_D_Ld2_Vnuopc" testmods="cam/outfrq24h_port">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >011 tsm</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              002 tsc                       -->
  <test compset="QPC4" grid="T42_T42_mg17" name="SCT_D_Ln7_Vnuopc" testmods="cam/scm_prep">
    <machines>
      <machine name="izumi" compiler="gnu" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >002 tsc</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              sc004 tsc                       -->
  <test compset="QPC6" grid="T42_T42_mg17" name="SCT_D_Ln7_Vnuopc" testmods="cam/scm_prep_c6">
    <machines>
      <machine name="izumi" compiler="gnu" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >004 tsc</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="QPC6" grid="f10_f10_mg37" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq3s_ba">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >cam6 physics with prescribed bulk aerosols</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              003                        -->
  <test compset="QPSCAMC5" grid="T42_T42_mg17" name="SMS_D_Ln7_Vnuopc" testmods="cam/scmarm">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >003 tsm</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              150                        -->
  <test compset="FDABIP04" grid="T42_T42_mg17" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s_usecase">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >150 tsm, ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              151                        -->
  <test compset="FHS94" grid="T42_T42_mg17" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s_usecase">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >151 tsm, ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              331                        -->
  <test compset="QPC41850" grid="f45_f45_mg37" name="ERI_D_Ln18_Vnuopc" testmods="cam/co2rmp_usecase">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >331 tsm, ter, tbr</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>

  <test compset="QPMOZ" grid="f10_f10_mg37" name="SMS_D_Ln3_Vnuopc" testmods="cam/outfrq3s_chemproc">
    <machines>
      <machine name="izumi" compiler="gnu" category="aux_cam"/>
      <machine name="izumi" compiler="gnu" category="camchem"/>
      <machine name="derecho" compiler="intel" category="camchem"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>

  <test compset="QPMOZ" grid="f19_f19_mg17" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="camchem"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="QPC5M7" grid="f19_f19_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
<!--              360                        -->
  <test compset="QPC5HIST" grid="f19_f19_mg17" name="SMS_D_Ld2_Vnuopc" testmods="cam/volc_usecase">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >360 tsm</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              370                        -->
  <test compset="QPC2000climo" grid="f19_f19_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq3s_usecase">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >370 tsm</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              380                        -->
  <test compset="QPC6" grid="f19_f19_mg17" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s_cosp">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >380 tsm, ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              391                        -->
  <test compset="QPX2000" grid="f19_f19_mg17" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="waccmx"/>
    </machines>
    <options>
      <option name="comment" >391 tsm, ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="QPX2000" grid="ne16_ne16_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="waccmx"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="FX2000" grid="ne30pg3_ne30pg3_mg17" name="SMS_D_Ln3_Vnuopc" testmods="cam/outfrq3s_edyngrid_320x385">
    <machines>
      <machine name="derecho" compiler="intel" category="waccmx"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="FX2000" grid="ne30pg3_ne30pg3_mg17" name="ERS_Ln3_Vnuopc" testmods="cam/outfrq3s_edyngrid_640x769">
    <machines>
      <machine name="derecho" compiler="intel" category="waccmx"/>
    </machines>
    <options>
      <option name="wallclock">01:00:00</option>
    </options>
  </test>
<!--              730                        -->
  <test compset="FADIAB" grid="ne16_ne16_mg17" name="ERC_D_Ln9_Vnuopc" testmods="cam/terminator">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >730 tsm, ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              735                        -->
  <test compset="QPC5HIST" grid="ne16_ne16_mg17" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s_usecase">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >735 tsm, ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              742                        -->
  <test compset="QPC6HIST" grid="ne16pg3_ne16pg3_mg17" name="ERC_D_Ln9_P144x1_Vnuopc" testmods="cam/outfrq3s_ttrac_usecase">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >742 tsm, ter</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
<!--              001                        -->
  <test compset="QPC5" grid="T42_T42_mg17" name="SCT_D_Ln7_Vnuopc" testmods="cam/scm_prep">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="comment" >001 tsc</option>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>

  <test compset="F2000climo" grid="mpasa120_mpasa120" name="ERS_Ln9_P288x1_Vnuopc" testmods="cam/outfrq9s_mpasa120">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:45:00</option>
    </options>
  </test>

  <test compset="F2000climo" grid="mpasa480_mpasa480" name="ERS_Ln9_P36x1_Vnuopc" testmods="cam/outfrq9s_mpasa480">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:45:00</option>
    </options>
  </test>

  <test compset="FHS94" grid="mpasa480z32_mpasa480" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s_usecase">
    <machines>
      <machine name="derecho" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>

  <test compset="FHS94" grid="mpasa480z32_mpasa480" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s_usecase">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>

  <test compset="F2000dev" grid="ne30pg3_ne30pg3_mg17" name="MGP_D_Ln9" testmods="cam/outfrq3s">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_pumas"/>
    </machines>
    <options>
      <option name="wallclock">01:00:00</option>
      <option name="comment"> Ensuring PUMAS and MG3 config options give the same answers.</option>
    </options>
  </test>

<!--              CAM Simple Models                       -->

  <test compset="FDABIP04" grid="T42z30_T42_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="izumi" compiler="nag" category="prealpha"/>
    </machines>
  </test>
  <test compset="FDABIP04" grid="T85z30_T85_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="izumi" compiler="nag" category="prebeta"/>
    </machines>
  </test>
  <test compset="FDABIP04" grid="T85z60_T85_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="izumi" compiler="nag" category="prebeta"/>
    </machines>
  </test>
  <test compset="FHS94" grid="T42_T42_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="izumi" compiler="nag" category="prealpha"/>
    </machines>
  </test>
  <test compset="FHS94" grid="T85z30_T85_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="izumi" compiler="nag" category="prebeta"/>
    </machines>
  </test>
  <test compset="FHS94" grid="T85z60_T85_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="izumi" compiler="nag" category="prebeta"/>
    </machines>
  </test>
  <test compset="FKESSLER" grid="f19_f19_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="izumi" compiler="nag" category="prealpha"/>
    </machines>
  </test>
  <test compset="FGRAYRAD" grid="f09_f09_mg17" name="ERP_D_Ln9_Vmct" testmods="cam/outfrq9s">
    <machines>
      <machine name="izumi" compiler="nag" category="prebeta"/>
    </machines>
  </test>

  <test compset="FHIST_DARTC6" grid="f09_f09_mg17" name="SMS_C80_P108x1_Lh1_Vnuopc" testmods="cam/dartcambigens">
    <machines>
      <machine name="derecho" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:40:00</option>
      <option name="queue">premium</option>
    </options>
  </test>

<!--              CAM SCAM runs                      -->
  <test compset="FSCAM" grid="T42_T42" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="test_scam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FSCAM" grid="T42_T42" name="SMS_D_Ln9_Vnuopc" testmods="cam/scam_mpace_outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="prealpha"/>
      <machine name="derecho" compiler="intel" category="test_scam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>

<!--              @@@@@@@@@@@@@@@@@@@@@@@@@@@                 -->
<!--              CAM COMPSETS for testing only               -->
<!--                    (unsupported)                         -->
<!--              @@@@@@@@@@@@@@@@@@@@@@@@@@@                 -->

  <test compset="F2000dev" grid="ne30pg3_ne30pg3_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="aux_pumas"/>
      <machine name="derecho" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">01:00:00</option>
    </options>
  </test>
  <test compset="F2000dev" grid="ne30pg3_ne30pg3_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s_pumas_tau" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_pumas"/>
    </machines>
    <options>
      <option name="wallclock">01:00:00</option>
      <option name="comment">Test PUMAS tau warm rain ML option</option>
    </options>
  </test>
  <test compset="F2000dev" grid="ne30pg3_ne30pg3_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s_pumas_sb2001" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_pumas"/>
    </machines>
    <options>
      <option name="wallclock">01:00:00</option>
      <option name="comment">Test PUMAS sb2001 warm rain option</option>
    </options>
  </test>
  <test compset="F2000dev" grid="ne30pg3_ne30pg3_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s_pumas_emulated" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_pumas"/>
    </machines>
    <options>
      <option name="wallclock">01:00:00</option>
      <option name="comment">Test PUMAS ML emulated warm rain option</option>
    </options>
  </test>
  <test compset="F2000dev" grid="f09_f09_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s_mg3" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="aux_pumas"/>
      <machine name="derecho" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">01:00:00</option>
    </options>
  </test>
  <test compset="F2000dev" grid="f19_f19" name="SMS_Ld1_Vnuopc" testmods="cam/outfrq1d" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">01:00:00</option>
    </options>
  </test>
  <test compset="2000_CAM%DEV%GHGMAM4_CLM50%SP_CICE%PRES_DOCN%DOM_MOSART_SGLC_SWAV_SESP" grid="f10_f10_mg37" name="SMS_D_Ln9" testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="izumi" compiler="gnu" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
      <option name="comment" >GHG chemisty with cam_dev physics and year 2000 use case</option>
    </options>
  </test>
  <test compset="F2000climo" grid="f09_f09_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s_wetdep">
    <machines>
      <machine name="derecho" compiler="intel" category="camchem"/>
    </machines>
  </test>
  <test compset="F2000climo" grid="f09_f09_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s_wetdep">
    <machines>
      <machine name="derecho" compiler="intel" category="camchem"/>
    </machines>
  </test>
  <test compset="F2000dev" grid="f09_f09_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s_mg3_default">
    <machines>
      <machine name="casper" compiler="pgi-gpu"   category="casper_gpu"/>
      <machine name="casper" compiler="nvhpc-gpu" category="casper_gpu"/>
    </machines>
    <options>
      <option name="wallclock">00:59:00</option>
    </options>
  </test>
  <test compset="F2000dev" grid="f09_f09_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s_mg2_default">
    <machines>
      <machine name="casper" compiler="pgi-gpu"   category="casper_gpu"/>
      <machine name="casper" compiler="nvhpc-gpu" category="casper_gpu"/>
    </machines>
    <options>
      <option name="wallclock">00:59:00</option>
    </options>
  </test>
  <test compset="F2000dev" grid="f09_f09_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s_mg3_nondefault">
    <machines>
      <machine name="casper" compiler="pgi-gpu"   category="casper_gpu"/>
      <machine name="casper" compiler="nvhpc-gpu" category="casper_gpu"/>
    </machines>
    <options>
      <option name="wallclock">00:59:00</option>
    </options>
  </test>
  <test compset="F2000dev" grid="f09_f09_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s_mg3_pcols1536">
    <machines>
      <machine name="casper" compiler="pgi-gpu"   category="casper_gpu"/>
      <machine name="casper" compiler="nvhpc-gpu" category="casper_gpu"/>
    </machines>
    <options>
      <option name="wallclock">00:59:00</option>
    </options>
  </test>
  <test compset="F2000dev" grid="f09_f09_mg17" name="ERP_Ln9_Vnuopc_G4" testmods="cam/outfrq9s_mg3_default">
    <machines>
      <machine name="casper" compiler="pgi-gpu"   category="casper_gpu"/>
      <machine name="casper" compiler="nvhpc-gpu" category="casper_gpu"/>
    </machines>
    <options>
      <option name="wallclock">00:59:00</option>
    </options>
  </test>
  <test compset="QPC4" grid="f19_f19_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="test_release"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QPC5" grid="f19_f19_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="test_release"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QSC4" grid="f19_f19_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="test_release"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QSC5" grid="f19_f19_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="test_release"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FSD" grid="f19_f19_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s_sd">
    <machines>
      <machine name="derecho" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="F2000climo" grid="f09_f09_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s_contrail">
    <machines>
      <machine name="derecho" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FSD" grid="f09_f09_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FCSD" grid="f09_f09_mg17" name="ERP_Lh12_Vnuopc" testmods="cam/outfrq3h">
    <machines>
      <machine name="derecho" compiler="intel" category="camchem"/>
      <machine name="derecho" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FCnudged" grid="ne30_ne30_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="camchem"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FCnudged" grid="ne30_ne30_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq3s_zmean_nudging">
    <machines>
      <machine name="derecho" compiler="intel" category="zmean_nudging"/>
      <machine name="derecho" compiler="intel" category="camchem"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
      <option name="comment">Zonal Mean Nudged</option>
    </options>
  </test>
 <test compset="FCnudged" grid="f09_f09_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq3s_zmean_nudging">
    <machines>
      <machine name="derecho" compiler="intel" category="prebeta"/>
      <machine name="derecho" compiler="intel" category="zmean_nudging"/>
      <machine name="derecho" compiler="intel" category="camchem"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
      <option name="comment">Zonal Mean Nudged</option>
    </options>
  </test>
  <test compset="FCnudged" grid="ne30_ne30_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq3s_zmean_nudging">
    <machines>
      <machine name="derecho" compiler="intel" category="zmean_nudging"/>
      <machine name="derecho" compiler="intel" category="camchem"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
      <option name="comment">Zonal Mean Nudged</option>
    </options>
  </test>
  <test compset="FCnudged" grid="f09_f09_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq3s_zmean_nudging">
    <machines>
      <machine name="derecho" compiler="intel" category="zmean_nudging"/>
      <machine name="derecho" compiler="intel" category="camchem"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
      <option name="comment">Zonal Mean Nudged</option>
    </options>
  </test>
  <test compset="QPC4" grid="f10_f10_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s_nudging_f10_L26">
    <machines>
      <machine name="izumi" compiler="nag" category="zmean_nudging"/>
      <machine name="izumi" compiler="gnu" category="zmean_nudging"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
      <option name="comment">Zonal Mean Nudged</option>
    </options>
  </test>
  <test compset="QPC4" grid="ne5_ne5_mg37" name="ERC_D_Ln9_Vnuopc" testmods="cam/outfrq3s_nudging_ne5_L26">
    <machines>
      <machine name="izumi" compiler="nag" category="zmean_nudging"/>
      <machine name="izumi" compiler="gnu" category="zmean_nudging"/>
      <machine name="izumi" compiler="gnu" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
      <option name="comment">Zonal Mean Nudged</option>
    </options>
  </test>
  <test compset="FCnudged" grid="ne0CONUSne30x8_ne0CONUSne30x8_mt12" name="SMS_D_Ln9_Vnuopc_P1280x1" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="prealpha"/>
      <machine name="derecho" compiler="intel" category="camchem"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
      <option name="comment">"Nudged CAM-Chem on a regionally refined grid"</option>
    </options>
  </test>
  <test compset="FHIST" grid="ne0CONUSne30x8_ne0CONUSne30x8_mt12" name="SMS_D_Ln9_Vnuopc_P1280x1" testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="prealpha"/>
      <machine name="derecho" compiler="intel" category="cam_refined"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="FHIST" grid="ne0ARCTICne30x4_ne0ARCTICne30x4_mt12" name="SMS_D_Ln9_Vnuopc_P1280x1" testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="cam_refined"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FHIST" grid="ne0ARCTICGRISne30x8_ne0ARCTICGRISne30x8_mt12" name="SMS_D_Ln9_Vnuopc_P1280x1" testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="prebeta"/>
      <machine name="derecho" compiler="intel" category="cam_refined"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FLTHIST" grid="ne30pg3_ne30pg3_mg17" name="SMS_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
      <option name="comment">CAM7 dev low top ~40 km</option>
    </options>
  </test>
  <test compset="FLTHIST" grid="ne30pg3_ne30pg3_mg17" name="ERP_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
      <option name="comment">CAM7 dev low top ~40 km</option>
    </options>
  </test>
  <test compset="FMTHIST" grid="ne30pg3_ne30pg3_mg17" name="SMS_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
      <option name="comment">CAM7 dev mid top ~80 km</option>
    </options>
  </test>
  <test compset="FMTHIST" grid="ne30pg3_ne30pg3_mg17" name="ERP_D_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:40:00</option>
      <option name="comment">CAM7 dev mid top ~80 km</option>
    </options>
  </test>
  <test compset="FCts2nudged" grid="f09_f09_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s_leapday">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="camchem"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FCts2SD" grid="f09_f09_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="camchem"/>
      <machine name="derecho" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FCts2SD" grid="f09_f09_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="camchem"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FC2010climo" grid="f09_f09_mg17" name="ERP_Ld3_Vnuopc" testmods="cam/outfrq1d">
    <machines>
      <machine name="derecho" compiler="intel" category="camchem"/>
      <machine name="derecho" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FC2010climo" grid="ne30_ne30_mg17" name="SMS_Ld1_Vnuopc" testmods="cam/outfrq1d">
    <machines>
      <machine name="derecho" compiler="intel" category="prealpha"/>
      <machine name="derecho" compiler="intel" category="camchem"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FC2010climo" grid="ne30pg3_ne30pg3_mg17" name="SMS_Ld1_Vnuopc" testmods="cam/outfrq1d">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="camchem"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FC2010climo" grid="f09_f09_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="camchem"/>
    </machines>
  </test>
  <test compset="FC2000climo" grid="f09_f09_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s_wetdep">
    <machines>
      <machine name="derecho" compiler="intel" category="camchem"/>
      <machine name="derecho" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FC2000climo" grid="f09_f09_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s_wetdep">
    <machines>
      <machine name="derecho" compiler="intel" category="camchem"/>
    </machines>
  </test>
  <test compset="FC2000climo" grid="f09_f09_mg17" name="ERP_Ld3_Vnuopc" testmods="cam/outfrq1d">
    <machines>
      <machine name="derecho" compiler="intel" category="camchem"/>
    </machines>
  </test>
  <test compset="FCHIST" grid="ne30_ne30_mg17" name="SMS_Ld1_Vnuopc" testmods="cam/outfrq1d">
    <machines>
      <machine name="derecho" compiler="intel" category="prebeta"/>
      <machine name="derecho" compiler="intel" category="camchem"/>
    </machines>
  </test>
  <test compset="FCHIST" grid="f09_f09_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s_ocnemis">
    <machines>
      <machine name="derecho" compiler="intel" category="camchem"/>
      <machine name="derecho" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="FCHIST" grid="f09_f09_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s_ocnemis">
    <machines>
      <machine name="derecho" compiler="intel" category="camchem"/>
    </machines>
  </test>
  <test compset="FCHIST" grid="ne0CONUSne30x8_ne0CONUSne30x8_mt12" name="SMS_D_Ln9_Vnuopc_P1280x1" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="camchem"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
      <option name="comment">"Free running CAM-Chem on a reginally refined grid"</option>
    </options>
  </test>
  <test compset="FCHIST" grid="ne0CONUSne30x8_ne0CONUSne30x8_mt12" name="ERS_Lh3_P1280x1" testmods="cam/outfrq3h">
    <machines>
      <machine name="derecho" compiler="intel" category="camchem"/>
    </machines>
    <options>
      <option name="wallclock">02:00:00</option>
      <option name="comment">"Free running CAM-Chem on a reginally refined grid"</option>
    </options>
  </test>
  <test compset="FCvbsxHIST" grid="f09_f09_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="camchem"/>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
      <option name="comment">Free running CAM-Chem with extended VBS</option>
    </options>
  </test>
  <test compset="FCvbsxHIST" grid="f09_f09_mg17" name="ERP_Ld3_Vnuopc" testmods="cam/outfrq1d">
    <machines>
      <machine name="derecho" compiler="intel" category="camchem"/>
    </machines>
  </test>
  <test compset="FCfireHIST" grid="f09_f09_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="camchem"/>
    </machines>
  </test>
  <test compset="FCfireHIST" grid="f09_f09_mg17" name="ERP_Ld3_Vnuopc" testmods="cam/outfrq1d">
    <machines>
      <machine name="derecho" compiler="intel" category="camchem"/>
      <machine name="derecho" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:40:00</option>
    </options>
  </test>

  <!--  Test of CAM-chem component sets with Harmonized Emissions Component (HEMCO) -->
  <test compset="FCSD_HCO" grid="f09_f09_mg17" name="SMS_Lh12_Vnuopc" testmods="cam/outfrq3h" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="camchem_hco"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
      <option name="comment">FCSD CAM-chem f09 with HEMCO smoke test</option>
    </options>
  </test>
  <test compset="FCSD_HCO" grid="f09_f09_mg17" name="ERS_Ln9_Vnuopc" testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="camchem_hco"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
      <option name="comment">FCSD CAM-chem f19 with HEMCO exact restart</option>
    </options>
  </test>
  <test compset="FCSD_HCO" grid="f09_f09_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="camchem_hco"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
      <option name="comment">FCSD CAM-chem f19 with HEMCO exact restart/PE tests</option>
    </options>
  </test>

  <!--  Test of finite volume CAM-SE grid with CSLAM tracer advection -->
  <test compset="FKESSLER" grid="ne5pg3_ne5pg3_mg37" name="ERS_Ln27_Vnuopc" testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
  </test>
  <!--  DART -->
  <test compset="FHS94" grid="f45_f45_mg37" name="DAE_Vnuopc" testmods="cam/dae">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock"> 00:20:00 </option>
    </options>
  </test>
<!-- SPCAM testing -->
  <test compset="FSPCAMS" grid="C48_C48_mg17" name="ERS_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="fv3_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FSPCAMM" grid="C48_C48_mg17" name="ERS_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="fv3_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FSPCAMCLBM" grid="C48_C48_mg17" name="ERS_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="fv3_cam"/>
    </machines>
  </test>
  <test compset="FSPCAMCLBS" grid="C48_C48_mg17" name="ERS_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="fv3_cam"/>
    </machines>
  </test>
  <test compset="FSPCAMS" grid="f19_f19_mg17" name="ERS_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="izumi" compiler="nag" category="test_spcam"/>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FSPCAMS" grid="f19_f19_mg17" name="ERS_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="test_spcam"/>
      <machine name="derecho" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FSPCAMM" grid="f19_f19_mg17" name="ERS_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="prealpha"/>
      <machine name="derecho" compiler="intel" category="test_spcam"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FSPCAMCLBM" grid="f19_f19_mg17" name="ERS_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="izumi" compiler="intel" category="test_spcam"/>
    </machines>
  </test>
  <test compset="FSPCAMCLBS" grid="f19_f19_mg17" name="ERS_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="izumi" compiler="intel" category="test_spcam"/>
    </machines>
  </test>
<!--              @@@@@@@@@@@@@@@@@@@@@@@@@@@                 -->
<!--              FV3CAM COMPSETS for testing only            -->
<!--                    (unsupported)                         -->
<!--              @@@@@@@@@@@@@@@@@@@@@@@@@@@                 -->

  <test compset="F2000climo" grid="C96_C96_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="fv3_cam"/>
      <machine name="izumi" compiler="intel"   category="fv3_cam"/>
      <machine name="izumi" compiler="gnu"     category="fv3_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="F2010climo" grid="C96_C96_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="fv3_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="F2000climo" grid="C96_C96_mg17" name="SMS_Lm13_Vnuopc" testmods="cam/outfrq1m" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="fv3_cam_long"/>
    </machines>
    <options>
       <option name="wallclock">03:00:00</option>
    </options>
  </test>
  <test compset="F2000climo" grid="C96_C96_mg17" name="PFS_Vnuopc">
    <machines>
      <machine name="derecho" compiler="pgi" category="fv3_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>

  <test compset="FHIST" grid="C96_C96_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="fv3_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>

  <test compset="FHIST_BGC" grid="C96_C96_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="fv3_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>

  <test compset="F1850" grid="C96_C96_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="fv3_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>

<!--              CAM Tests at non-scientific resolutions     -->
  <test compset="F2000climo" grid="C48_C48_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/cosp">
    <machines>
      <machine name="derecho" compiler="intel" category="fv3_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="F2000climo" grid="C48_C48_mg17" name="ERS_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="fv3_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>

  <test compset="F2000climo" grid="C48_C48_mg17" name="SMS_Ln9_Vnuopc" testmods="cam/silhs">
    <machines>
      <machine name="derecho" compiler="intel" category="fv3_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
<!--              CAM Simple Models                       -->

  <test compset="FHS94" grid="C48_C48_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="fv3_cam"/>
    </machines>
  </test>
  <test compset="FHS94" grid="C96_C96_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="fv3_cam"/>
    </machines>
  </test>
  <test compset="FKESSLER" grid="C48_C48_mg17" name="ERP_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="pgi" category="fv3_cam"/>
    </machines>
  </test>
<!--              @@@@@@@@@@@@@@@@@@@@@@                 -->
<!--             WACCM COMPSETS                 -->
<!--              @@@@@@@@@@@@@@@@@@@@@@                 -->

  <test compset="FWsc2000climo" grid="mpasa120_mpasa120" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s_mpasa120">
    <machines>
      <machine name="derecho" compiler="intel" category="frontogw_mpas"/>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="FWsc2000climo" grid="mpasa120_mpasa120" name="ERS_Ln9_Vnuopc" testmods="cam/outfrq9s_mpasa120">
    <machines>
      <machine name="derecho" compiler="intel" category="frontogw_mpas"/>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>

  <test compset="FWSD" grid="f09_f09_mg17" name="ERP_Lh12_Vnuopc" testmods="cam/outfrq3h">
    <machines>
      <machine name="derecho" compiler="intel" category="prebeta"/>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
    <options>
      <option name="wallclock">00:40:00</option>
    </options>
  </test>
  <test compset="FWSD" grid="f09_f09_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="FMOZ" grid="f19_f19_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="camchem"/>
      <machine name="derecho" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FCLTHIST" grid="ne30pg3_ne30pg3_mg17" name="SMS_D_Ln9_Vnuopc_P1280x1" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="camchem"/>
    </machines>
    <options>
      <option name="wallclock">00:40:00</option>
      <option name="comment" >Low-top CAM-Chem with MAM5 aerosols and cam_dev physics</option>
    </options>
  </test>
  <test compset="FCMTHIST" grid="ne30pg3_ne30pg3_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="camchem"/>
    </machines>
    <options>
      <option name="wallclock">00:40:00</option>
      <option name="comment" >Medium-top CAM-Chem with MAM5 aerosols and cam_dev physics</option>
    </options>
  </test>
  <test compset="FW2000climo" grid="f09_f09_mg17" name="SMS_Ld1_Vnuopc" testmods="cam/outfrq1d">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="waccm"/>
      <machine name="derecho" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FW2000climo" grid="f19_f19_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="prebeta"/>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FWma2000climo" grid="f19_f19_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FWma2000climo" grid="f09_f09_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="prealpha"/>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FWma2000climo" grid="ne30pg3_ne30pg3_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="prebeta"/>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FW2000climo" grid="f19_f19_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FWma2000climo" grid="f19_f19_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FWma2000climo" grid="f09_f09_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FWma2000climo" grid="ne30pg3_ne30pg3_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FW2010climo" grid="f09_f09_mg17" name="SMS_Ld1_Vnuopc" testmods="cam/outfrq1d">
    <machines>
      <machine name="derecho" compiler="intel" category="prealpha"/>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="FW1850" grid="f09_f09_mg17" name="SMS_Ld1_Vnuopc" testmods="cam/outfrq1d">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="FW1850" grid="f09_f09_mg17" name="SMS_Ln9_Vnuopc" testmods="cam/reduced_hist3s">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FWHIST_BGC" grid="f09_f09_mg17" name="ERP_Ld3_Vnuopc" testmods="cam/reduced_hist1d">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
      <machine name="derecho" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="FWHIST" grid="f09_f09_mg17" name="ERP_Ld3_Vnuopc" testmods="cam/outfrq1d">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="FWHIST" grid="f09_f09_mg17" name="ERP_Ld3_Vnuopc" testmods="cam/reduced_hist1d">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:40:00</option>
    </options>
  </test>
  <test compset="FWHIST" grid="f09_f09_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/reduced_hist3s">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
      <machine name="derecho" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FX2000" grid="f19_f19_mg17" name="SMS_D_Ln9_Vnuopc"   testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="waccmx"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FX2000" grid="ne16_ne16_mg17" name="SMS_D_Ln9_Vnuopc"   testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="waccmx"/>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FX2000" grid="f09_f09_mg17" name="ERS_Ln9_Vnuopc"   testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="waccmx"/>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="FXHIST" grid="f19_f19_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s_amie">
    <machines>
      <machine name="derecho" compiler="intel" category="waccmx"/>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QPX2000" grid="f19_f19_mg17" name="SMS_D_Ln9_P240x3" testmods="cam/outfrq9s_ltr">
    <machines>
      <machine name="derecho" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FXHIST" grid="f19_f19_mg17" name="ERS_Ld3_Vnuopc"   testmods="cam/outfrq1d_ltr">
    <machines>
      <machine name="derecho" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FXHIST" grid="f19_f19_mg17" name="SMS_C2_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="waccmx"/>
      <machine name="derecho" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="FXHIST" grid="f19_f19_mg17" name="ERS_Ld3_Vnuopc"   testmods="cam/outfrq1d_amie">
    <machines>
      <machine name="derecho" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FXHIST" grid="f09_f09_mg17" name="SMS_D_Ln9_Vnuopc"   testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FXHIST" grid="f19_f19_mg17" name="ERS_Ld3_Vnuopc"   testmods="cam/outfrq1d_newyear">
    <machines>
      <machine name="derecho" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FXHIST" grid="f19_f19_mg17" name="ERS_Ld3_Vnuopc"   testmods="cam/waccmx_weimer">
    <machines>
      <machine name="derecho" compiler="intel" category="waccmx"/>
      <machine name="derecho" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:50:00</option>
    </options>
  </test>
  <test compset="FXHIST" grid="f09_f09_mg17" name="SMS_D_Ln9_Vnuopc_P384x3"   testmods="cam/waccmx_weimer">
    <machines>
      <machine name="derecho" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FXHIST" grid="f19_f19_mg17" name="ERS_Ln9_Vnuopc"   testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="waccmx"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FXmadHIST" grid="f19_f19_mg17" name="ERS_Ln9_Vnuopc"   testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="waccmx"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FXmadHIST" grid="f19_f19_mg17" name="SMS_D_Ln9_Vnuopc"   testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FXmadHIST" grid="f09_f09_mg17" name="SMS_D_Ln9_Vnuopc"   testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FXmadSD" grid="f19_f19_mg17" name="ERS_Ln9_Vnuopc"   testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="waccmx"/>
    </machines>
  </test>
  <test compset="FXmadSD" grid="f19_f19_mg17" name="SMS_D_Ln9_Vnuopc"   testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="waccmx"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FXmadSD" grid="f09_f09_mg17" name="SMS_D_Ln9_Vnuopc"   testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="waccmx"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FXSD" grid="f19_f19_mg17" name="SMS_D_Ln9_Vnuopc"   testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="waccmx"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FXSD" grid="f19_f19_mg17" name="ERS_Ln9_Vnuopc"   testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="waccmx"/>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FXSD" grid="f09_f09_mg17" name="SMS_Lh3_Vnuopc"   testmods="cam/outfrq3h">
    <machines>
      <machine name="derecho" compiler="intel" category="waccmx"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FXSD" grid="f19_f19_mg17" name="SMS_Lh3_Vnuopc"   testmods="cam/outfrq3h">
    <machines>
      <machine name="derecho" compiler="intel" category="waccmx"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FWmaHIST" grid="f09_f09_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="FWmaHIST" grid="f09_f09_mg17" name="ERP_Ld3_Vnuopc" testmods="cam/outfrq3d">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="FWmadHIST" grid="f09_f09_mg17" name="ERP_Ld3_Vnuopc" testmods="cam/outfrq3d">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="FWmadHIST" grid="f19_f19_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="FW4madHIST" grid="f19_f19_mg17" name="ERP_Ld3_Vnuopc" testmods="cam/outfrq3d" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="QPWmadC4" grid="f10_f10_mg37" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
      <machine name="izumi" compiler="nag" category="waccm"/>
      <machine name="izumi" compiler="nag" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FW4madHIST" grid="f19_f19_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="izumi" compiler="nag" category="waccm"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
    </options>
  </test>
  <test compset="FW4madSD" grid="f19_f19_mg17" name="ERP_Lh12_Vnuopc" testmods="cam/outfrq3h" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FW4madSD" grid="f19_f19_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FW4madSD" grid="f19_f19_mg17" name="SMS_P48x1_D_Ln9_Vnuopc" testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="izumi" compiler="nag" category="waccm"/>
      <machine name="izumi" compiler="gnu" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:40:00</option>
    </options>
  </test>
  <test compset="FW4madSD" grid="f19_f19_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
    <options>
      <option name="wallclock">00:40:00</option>
    </options>
  </test>
  <test compset="FWmaSD" grid="f09_f09_mg17" name="ERP_Lh12_Vnuopc" testmods="cam/outfrq3h">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
      <machine name="derecho" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:40:00</option>
    </options>
  </test>
  <test compset="FWmaSD" grid="f19_f19_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
     <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="FWmadSD" grid="f19_f19_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
     <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="FWmaSD" grid="f19_f19_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
     <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="FWmadSD" grid="f09_f09_mg17" name="SMS_Lh3_Vnuopc" testmods="cam/outfrq3h">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
      <machine name="derecho" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:40:00</option>
    </options>
  </test>
  <test compset="FWmaHIST" grid="f19_f19_mg17" name="ERP_Ld3_Vnuopc" testmods="cam/outfrq3d">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="FWmaHIST" grid="f19_f19_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="FWsc1850" grid="f09_f09_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
      <machine name="derecho" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FWscHIST" grid="f09_f09_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
      <machine name="derecho" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FWscHIST" grid="f09_f09_mg17" name="ERP_Ld3_Vnuopc" testmods="cam/outfrq3d">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="FWsc2010climo" grid="f19_f19_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
      <machine name="derecho" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="F1850" grid="f10_f10_mg37" name="ERS_Ld3_Vnuopc" testmods="cam/outfrq1d_14dec_ghg_cam_dev">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="ghg_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
      <option name="comment">Checks that exact restarts occur when crossing the December 16th date boundary with WACCM-SC chemistry in low top configuration</option>
    </options>
  </test>
  <test compset="FWsc2000climo" grid="f10_f10_mg37" name="ERP_Ld3_Vnuopc" testmods="cam/outfrq1d_14dec">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
      <option name="comment">Checks that exact restarts occur when crossing the December 16th date boundary in WACCM-SC</option>
    </options>
  </test>
  <test compset="FWsc2010climo" grid="f19_f19_mg17" name="ERP_Ld3_Vnuopc" testmods="cam/outfrq3d">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
      <machine name="derecho" compiler="intel" category="prebeta"/>
    </machines>
  </test>
  <test compset="FWsc1850" grid="f19_f19_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="FWscHIST" grid="f19_f19_mg17" name="ERP_Ld3_Vnuopc" testmods="cam/outfrq3d">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="FWscHIST" grid="f19_f19_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
  </test>
  <test compset="FW2000climo" grid="ne30pg3_ne30pg3_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:40:00</option>
    </options>
  </test>
  <test compset="FW2000climo" grid="ne30pg3_ne30pg3_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>
  <test compset="FW2000climo" grid="ne30_ne30_mg17" name="SMS_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
      <machine name="derecho" compiler="intel" category="prealpha"/>
    </machines>
  </test>
  <test compset="FC2000climo" grid="f19_f19_mg17" name="SMS_D_Ln9_Vnuopc_P144x3" testmods="cam/outfrq9s_camchem_mam4">
    <machines>
      <machine name="derecho" compiler="intel" category="camchem"/>
      <machine name="derecho" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
      <option name="comment" >CAMChem MAM4</option>
    </options>
  </test>
  <test compset="FWma2000climo" grid="f19_f19_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s_waccm_ma_mam4">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
      <option name="comment" >WACCM MA MAM4</option>
    </options>
  </test>
  <test compset="FW2000climo" grid="f19_f19_mg17" name="SMS_D_Ln9_Vnuopc" testmods="cam/outfrq9s_waccm_mam4">
    <machines>
      <machine name="derecho" compiler="intel" category="waccm"/>
      <machine name="derecho" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock">00:20:00</option>
      <option name="comment" >WACCM TSMLT MAM4</option>
    </options>
  </test>
  <test compset="PC4" grid="f19_f19_mg17" name="SMS_Vnuopc" testmods="cam/cam4_port">
    <machines>
      <machine name="derecho" compiler="intel" category="prealpha"/>
      <machine name="derecho" compiler="intel" category="test_port"/>
      <machine name="derecho" compiler="pgi" category="test_port"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="PC4" grid="f19_f19_mg17" name="SMS_D_Vnuopc" testmods="cam/cam4_port">
    <machines>
      <machine name="derecho" compiler="intel" category="prebeta"/>
      <machine name="derecho" compiler="intel" category="test_port"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="PC5" grid="f45_f45_mg37" name="SMS_D_Vnuopc" testmods="cam/cam5_port_f45">
    <machines>
      <machine name="izumi" compiler="nag" category="prealpha"/>
      <machine name="izumi" compiler="nag" category="test_port"/>
    </machines>
  </test>
  <test compset="PC5" grid="ne30_ne30_mg17" name="SMS_D_Vnuopc" testmods="cam/cam5_port_ne30">
    <machines>
      <machine name="derecho" compiler="intel" category="prealpha"/>
      <machine name="derecho" compiler="intel" category="test_port"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="PC6" grid="f09_f09_mg17" name="SMS_Ld5_Vnuopc" testmods="cam/cam6_port_f09">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
      <machine name="derecho" compiler="intel" category="prealpha"/>
      <machine name="derecho" compiler="intel" category="test_port"/>
    </machines>
    <options>
      <option name="wallclock">00:30:00</option>
    </options>
  </test>

  <test compset="FHS94" grid="ne5_ne5_mg37" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="izumi" compiler="gnu" category="aux_cam"/>
    </machines>
  </test>

  <test compset="FADIAB" grid="ne5_ne5_mg37" name="ERS_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cam"/>
    </machines>
  </test>


  <test compset="FADIAB" grid="ne0TESTONLYne5x4_ne0TESTONLYne5x4_mg37" name="ERS_Ln9_Vnuopc" testmods="cam/outfrq3s_refined" supported="false">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cam"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>

<!--              @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@                -->
<!--                         Release tests                              -->
<!--              @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@                -->


  <test compset="FTJ16" grid="f09_f09_mg17" name="ERP_Ln9_Vnuopc" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="prealpha"/>
    </machines>
  </test>

</testlist>
