git clone --depth 1 --no-tags https://github.com/mattgirard/374.git f:/verilog_sva_gh_scraper/data/full_repos/748380818
git clone --depth 1 --no-tags https://github.com/Revenantx86/uart_v1.git f:/verilog_sva_gh_scraper/data/full_repos/740639837
git clone --depth 1 --no-tags https://github.com/Aggerio/Verilog-Code-Dump.git f:/verilog_sva_gh_scraper/data/full_repos/744083002
git clone --depth 1 --no-tags https://github.com/nycu-caslab/CO2024_source.git f:/verilog_sva_gh_scraper/data/full_repos/743986346
git clone --depth 1 --no-tags https://github.com/shalan/TinyPDP.git f:/verilog_sva_gh_scraper/data/full_repos/739742332
git clone --depth 1 --no-tags https://github.com/146snk/FYP.git f:/verilog_sva_gh_scraper/data/full_repos/744320919
git clone --depth 1 --no-tags https://github.com/WangXinTong1202/RISC-V-pipeline-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/748064516
git clone --depth 1 --no-tags https://github.com/ivansamardzic/CPUDesignProject.git f:/verilog_sva_gh_scraper/data/full_repos/746823915
git clone --depth 1 --no-tags https://github.com/Metaphysicist0/RISC-V-Verilog-Design.git f:/verilog_sva_gh_scraper/data/full_repos/740306615
git clone --depth 1 --no-tags https://github.com/ayaDahbour/Courses.git f:/verilog_sva_gh_scraper/data/full_repos/745638585
git clone --depth 1 --no-tags https://github.com/Coloquinte/locked-tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/744946573
git clone --depth 1 --no-tags https://github.com/xie-1399/ICTools.git f:/verilog_sva_gh_scraper/data/full_repos/741753296
git clone --depth 1 --no-tags https://github.com/mostafa-kermaninia/Accelerator-for-calculation-of-cos-x-.git f:/verilog_sva_gh_scraper/data/full_repos/741938076
git clone --depth 1 --no-tags https://github.com/stringzc/CPUS.git f:/verilog_sva_gh_scraper/data/full_repos/743330588
git clone --depth 1 --no-tags https://github.com/elafatal/Arithmetic-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/743872522
git clone --depth 1 --no-tags https://github.com/Sgnza/HDL-Adders.git f:/verilog_sva_gh_scraper/data/full_repos/742503443
git clone --depth 1 --no-tags https://github.com/Ajeet-18/Computer-Organisation-and-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/747740731
git clone --depth 1 --no-tags https://github.com/M-Burenzaya/RISC_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/745885232
git clone --depth 1 --no-tags https://github.com/SathwikChivukula/openlaneapbmaster.git f:/verilog_sva_gh_scraper/data/full_repos/740846586
git clone --depth 1 --no-tags https://github.com/FaisalShahkar/Processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/745463488
git clone --depth 1 --no-tags https://github.com/ESN2024/FAUGERE_lab2.git f:/verilog_sva_gh_scraper/data/full_repos/744010856
git clone --depth 1 --no-tags https://github.com/ESN2024/DESFRICHES-DORIA_lab1.git f:/verilog_sva_gh_scraper/data/full_repos/740923322
git clone --depth 1 --no-tags https://github.com/MYNAMEHOLO/ChipDev-Second-Largest.git f:/verilog_sva_gh_scraper/data/full_repos/746637584
git clone --depth 1 --no-tags https://github.com/solor-wind/BUAA_CO.git f:/verilog_sva_gh_scraper/data/full_repos/741373182
git clone --depth 1 --no-tags https://github.com/lesc-ufv/RISC-V-Trojan.git f:/verilog_sva_gh_scraper/data/full_repos/746419127
git clone --depth 1 --no-tags https://github.com/kaneflores/Virtual-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/746994673
git clone --depth 1 --no-tags https://github.com/mahallawy1/EDA.git f:/verilog_sva_gh_scraper/data/full_repos/747164788
git clone --depth 1 --no-tags https://github.com/mj1069/xor-puf.git f:/verilog_sva_gh_scraper/data/full_repos/747175985
git clone --depth 1 --no-tags https://github.com/bquoc1010/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/746602886
git clone --depth 1 --no-tags https://github.com/Niyathi3011/Lab01-ClocksAndTestBenches.git f:/verilog_sva_gh_scraper/data/full_repos/742178099
git clone --depth 1 --no-tags https://github.com/LucasLan666666/USTC-VLab.git f:/verilog_sva_gh_scraper/data/full_repos/746275919
git clone --depth 1 --no-tags https://github.com/Nevanp/EE465.git f:/verilog_sva_gh_scraper/data/full_repos/747428434
git clone --depth 1 --no-tags https://github.com/jakos260/WdPM.git f:/verilog_sva_gh_scraper/data/full_repos/745545459
git clone --depth 1 --no-tags https://github.com/kiran-vuksanaj/ov5640-probe.git f:/verilog_sva_gh_scraper/data/full_repos/740736338
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/tb_sensor_emu.git f:/verilog_sva_gh_scraper/data/full_repos/742223530
git clone --depth 1 --no-tags https://github.com/hasankuspinar/DigiHockey.git f:/verilog_sva_gh_scraper/data/full_repos/739842091
git clone --depth 1 --no-tags https://github.com/KennythK/FSM-with-Seven-Segment-Display.git f:/verilog_sva_gh_scraper/data/full_repos/740529857
git clone --depth 1 --no-tags https://github.com/waelmarwan7/PIC_PROJECT_CA.git f:/verilog_sva_gh_scraper/data/full_repos/740178230
git clone --depth 1 --no-tags https://github.com/mohamed1yousef/Verilog-project-add-3-numbers-each-one-4bit.git f:/verilog_sva_gh_scraper/data/full_repos/740206994
git clone --depth 1 --no-tags https://github.com/ptchan/Integrated-Circuit-Design-Project3.git f:/verilog_sva_gh_scraper/data/full_repos/740770474
git clone --depth 1 --no-tags https://github.com/haibao0920/NCNU-project-.git f:/verilog_sva_gh_scraper/data/full_repos/740800428
git clone --depth 1 --no-tags https://github.com/Jonathan684/caravel.git f:/verilog_sva_gh_scraper/data/full_repos/741181444
git clone --depth 1 --no-tags https://github.com/octavius41/Digital-System-Design-Laboratory-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/741920367
git clone --depth 1 --no-tags https://github.com/tumax0512/NYCU-CO.git f:/verilog_sva_gh_scraper/data/full_repos/742006516
git clone --depth 1 --no-tags https://github.com/MeganTsou/Computer-Architecture-Final-Project-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/742023038
git clone --depth 1 --no-tags https://github.com/clwe/vscode-verilog-workflow.git f:/verilog_sva_gh_scraper/data/full_repos/741614544
git clone --depth 1 --no-tags https://github.com/predrag-curcic-bitsolver/bitsolver.git f:/verilog_sva_gh_scraper/data/full_repos/742171931
git clone --depth 1 --no-tags https://github.com/Aneesh-VS/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/742291809
git clone --depth 1 --no-tags https://github.com/jagadishb12/Risc6pipeline-processor.git f:/verilog_sva_gh_scraper/data/full_repos/742751718
git clone --depth 1 --no-tags https://github.com/wyping314/FPGA_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/739838463
git clone --depth 1 --no-tags https://github.com/Hiro-Alter/Neural_Network.git f:/verilog_sva_gh_scraper/data/full_repos/742575764
git clone --depth 1 --no-tags https://github.com/Mingtse-Ma/MWCPU.git f:/verilog_sva_gh_scraper/data/full_repos/739956433
git clone --depth 1 --no-tags https://github.com/BRIANMMARI10/Princeton-University-Computer-PUnC-.git f:/verilog_sva_gh_scraper/data/full_repos/742701766
git clone --depth 1 --no-tags https://github.com/xchinmaydh/Physical-Design-of-Approximate-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/743159007
git clone --depth 1 --no-tags https://github.com/mkkkkkkkqw/8.git f:/verilog_sva_gh_scraper/data/full_repos/743259164
git clone --depth 1 --no-tags https://github.com/Sriram7720/vlsi_lab.git f:/verilog_sva_gh_scraper/data/full_repos/744046483
git clone --depth 1 --no-tags https://github.com/pranavanantharam/TAMU-ECEN651.git f:/verilog_sva_gh_scraper/data/full_repos/744741368
git clone --depth 1 --no-tags https://github.com/KumarPujala/GCD.git f:/verilog_sva_gh_scraper/data/full_repos/745415587
git clone --depth 1 --no-tags https://github.com/rishabh4749/Lemmings_Game1.git f:/verilog_sva_gh_scraper/data/full_repos/745021663
git clone --depth 1 --no-tags https://github.com/NedimDzelilovic/Waste-sorting-using-sensors-on-FPGA-Cyclone-IV.git f:/verilog_sva_gh_scraper/data/full_repos/745551277
git clone --depth 1 --no-tags https://github.com/HoangTu910/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/745842126
git clone --depth 1 --no-tags https://github.com/NedimDzelilovic/Bottle-filling-line-using-FPGA-and-Raspberry-Pi.git f:/verilog_sva_gh_scraper/data/full_repos/745886021
git clone --depth 1 --no-tags https://github.com/SabaEmamjomeh/8-bit-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/746358824
git clone --depth 1 --no-tags https://github.com/omarzalahh/Automatic-Garage-Door-Controller-.git f:/verilog_sva_gh_scraper/data/full_repos/746220462
git clone --depth 1 --no-tags https://github.com/mambahuang/ZedBoard_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/744042542
git clone --depth 1 --no-tags https://github.com/IonutBirjovanu/RISC-V-Processor-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/747718880
git clone --depth 1 --no-tags https://github.com/xmy01/scan-control.git f:/verilog_sva_gh_scraper/data/full_repos/742016339
git clone --depth 1 --no-tags https://github.com/srikala-reddi/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/740410931
git clone --depth 1 --no-tags https://github.com/Vmykfmp/NYCU_CAD_2023F.git f:/verilog_sva_gh_scraper/data/full_repos/747570210
git clone --depth 1 --no-tags https://github.com/wengloon/FPGA_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/744013232
git clone --depth 1 --no-tags https://github.com/ManjuLanjewar/vsd-hdp.git f:/verilog_sva_gh_scraper/data/full_repos/745773269
git clone --depth 1 --no-tags https://github.com/matixmaj100/FPGA-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/748297995
git clone --depth 1 --no-tags https://github.com/ucrdrk/Lab02-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/748403636
git clone --depth 1 --no-tags https://github.com/Cengizhan18/caravel_f.git f:/verilog_sva_gh_scraper/data/full_repos/748118860
git clone --depth 1 --no-tags https://github.com/Miladbaf/CS303-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/748102648
git clone --depth 1 --no-tags https://github.com/amr-elberry/Sequence-detector-using-FSM-finite-state-machine.git f:/verilog_sva_gh_scraper/data/full_repos/741290403
git clone --depth 1 --no-tags https://github.com/RESMIRNAIR/FULL_SUBTRACTOR.git f:/verilog_sva_gh_scraper/data/full_repos/746552995
git clone --depth 1 --no-tags https://github.com/hugodiasg/clock_divider.git f:/verilog_sva_gh_scraper/data/full_repos/744198343
git clone --depth 1 --no-tags https://github.com/seyyedsinangh/Logic_Circuit_Project.git f:/verilog_sva_gh_scraper/data/full_repos/747596999
git clone --depth 1 --no-tags https://github.com/lakpahana/32bit_RISC_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/744902999
git clone --depth 1 --no-tags https://github.com/FlavioRobertoTavares/InfraH.git f:/verilog_sva_gh_scraper/data/full_repos/742637341
git clone --depth 1 --no-tags https://github.com/Thomas180105/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/743834393
git clone --depth 1 --no-tags https://github.com/moisesibanez17/Procesador_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/740757088
git clone --depth 1 --no-tags https://github.com/pocper/112_SOC_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/740096257
git clone --depth 1 --no-tags https://github.com/ahan10/EECS-3201-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/740187894
git clone --depth 1 --no-tags https://github.com/SharathArvapally/Sequence_detector.git f:/verilog_sva_gh_scraper/data/full_repos/743023398
git clone --depth 1 --no-tags https://github.com/woni1213/KAERI-TRBDS100.git f:/verilog_sva_gh_scraper/data/full_repos/741371749
git clone --depth 1 --no-tags https://github.com/adamrt27/ECE241.git f:/verilog_sva_gh_scraper/data/full_repos/741578207
git clone --depth 1 --no-tags https://github.com/YousifEsmail/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/741671089
git clone --depth 1 --no-tags https://github.com/andrewisawesomer/ECE25.git f:/verilog_sva_gh_scraper/data/full_repos/741615695
git clone --depth 1 --no-tags https://github.com/avdssrk/Restoring_divider.git f:/verilog_sva_gh_scraper/data/full_repos/742279814
git clone --depth 1 --no-tags https://github.com/clanza21/VGA_TypingGame.git f:/verilog_sva_gh_scraper/data/full_repos/742149105
git clone --depth 1 --no-tags https://github.com/Trirosmos/adequate-risc.git f:/verilog_sva_gh_scraper/data/full_repos/742122569
git clone --depth 1 --no-tags https://github.com/N4g3stic/Synchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/742005245
git clone --depth 1 --no-tags https://github.com/BPang724/Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/742012631
git clone --depth 1 --no-tags https://github.com/thhongee/SoC_fINAL.git f:/verilog_sva_gh_scraper/data/full_repos/744323765
git clone --depth 1 --no-tags https://github.com/tangleiSA22219069/falcon.git f:/verilog_sva_gh_scraper/data/full_repos/745455538
git clone --depth 1 --no-tags https://github.com/davidsiaw/cpudev.git f:/verilog_sva_gh_scraper/data/full_repos/745828322
git clone --depth 1 --no-tags https://github.com/RithanyaN/HDLBits-Solution.git f:/verilog_sva_gh_scraper/data/full_repos/745061870
git clone --depth 1 --no-tags https://github.com/sidd2423/Multifuctional-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/746045216
