# Compile of top.sv was successful.
# Compile of downStream.sv was successful.
# Compile of sumItUp.sv was successful.
# Compile of TBsimple.sv was successful with warnings.
# 4 compiles, 0 failed with no errors.
vsim -gui work.top
# vsim -gui work.top 
# Start time: 20:11:51 on Oct 06,2024
# Loading sv_std.std
# Loading work.top
# Loading work.sumItUp
# Loading work.downStream
# Loading work.TBsimple
run -all
# ** Fatal: (vsim-7099) Unable to check out a verification license for the randomize() feature.
#    Time: 0 ps  Iteration: 0  Process: /top/TB/#INITIAL#39(#ublk#161498277#39) File: C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/simulation/TBsimple.sv Line: 23
# Fatal error in Task TBsimple/testSumThread::sendPktToThread at C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/simulation/TBsimple.sv line 23
# 
# HDL call sequence:
# Stopped at C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/simulation/TBsimple.sv 23 Task TBsimple/testSumThread::sendPktToThread
# called from  C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/simulation/TBsimple.sv 42 Module TBsimple
# 
# Compile of TBsimple.sv failed with 3 errors.
# Compile of TBsimple.sv was successful with warnings.
vsim -gui work.top
# End time: 20:13:05 on Oct 06,2024, Elapsed time: 0:01:14
# Errors: 1, Warnings: 4
# vsim -gui work.top 
# Start time: 20:13:05 on Oct 06,2024
# Loading sv_std.std
# Loading work.top
# Loading work.sumItUp
# Loading work.downStream
# Loading work.TBsimple
run -all
# ** Fatal: (vsim-7099) Unable to check out a verification license for the randomize() feature.
#    Time: 0 ps  Iteration: 0  Process: /top/TB/#INITIAL#39(#ublk#161498277#39) File: C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/simulation/TBsimple.sv Line: 23
# Fatal error in Task TBsimple/testSumThread::sendPktToThread at C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/simulation/TBsimple.sv line 23
# 
# HDL call sequence:
# Stopped at C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/simulation/TBsimple.sv 23 Task TBsimple/testSumThread::sendPktToThread
# called from  C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/simulation/TBsimple.sv 42 Module TBsimple
# 
# Compile of TBsimple.sv was successful with warnings.
vsim -gui work.top
# End time: 20:13:47 on Oct 06,2024, Elapsed time: 0:00:42
# Errors: 1, Warnings: 2
# vsim -gui work.top 
# Start time: 20:13:47 on Oct 06,2024
# Loading sv_std.std
# Loading work.top
# Loading work.sumItUp
# Loading work.downStream
# Loading work.TBsimple
run -all
# ** Fatal: (vsim-7099) Unable to check out a verification license for the randomize() feature.
#    Time: 0 ps  Iteration: 0  Process: /top/TB/#INITIAL#44(#ublk#161498277#44) File: C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/simulation/TBsimple.sv Line: 27
# Fatal error in Task TBsimple/testSumThread::sendPktToThread at C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/simulation/TBsimple.sv line 27
# 
# HDL call sequence:
# Stopped at C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/simulation/TBsimple.sv 27 Task TBsimple/testSumThread::sendPktToThread
# called from  C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/simulation/TBsimple.sv 49 Module TBsimple
# 
# Compile of TBsimple.sv failed with 2 errors.
# Compile of TBsimple.sv was successful with warnings.
# End time: 20:23:26 on Oct 06,2024, Elapsed time: 0:09:39
# Errors: 1, Warnings: 3
