// Seed: 2417003394
module module_0 (
    input supply1 id_0,
    output wor id_1
);
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output wire id_1,
    input tri1 id_2,
    output tri id_3,
    output supply0 id_4,
    input tri0 id_5,
    output tri1 id_6,
    output supply1 id_7,
    input uwire id_8,
    output wand id_9,
    output supply0 id_10,
    input tri0 id_11,
    input tri id_12,
    input tri1 id_13,
    input tri1 id_14,
    output tri1 id_15
);
  wire id_17;
  assign #id_18 id_15 = id_2;
  module_0 modCall_1 (
      id_14,
      id_9
  );
  logic id_19;
  assign id_10 = -1;
endmodule
