/*
 * Copyright (c) 2024 Nordic Semiconductor ASA
 *
 * SPDX-License-Identifier: Apache-2.0
 */
#include <zephyr/dt-bindings/memory-attr/memory-attr.h>

/ {
	reserved-memory {
		cpuapp_data: memory@2f000000 {
			reg = <0x2f000000 DT_SIZE_K(760)>;
		};

		etr_buffer: memory@2f0be000 {
			reg = <0x2f0be000 DT_SIZE_K(4)>;
		};

		cpuapp_cpurad_ipc_shm: memory@2f0bf000 {
			reg = <0x2f0bf000 DT_SIZE_K(2)>;
		};

		cpurad_cpuapp_ipc_shm: memory@2f0bf800 {
			reg = <0x2f0bf800 DT_SIZE_K(2)>;
		};

		cpuapp_cpusys_ipc_shm: memory@2f88f600 {
			reg = <0x2f88f600 0x80>;
		};

		cpusys_cpuapp_ipc_shm: memory@2f88f680 {
			reg = <0x2f88f680 0x80>;
		};

		cpurad_cpusys_ipc_shm: memory@2f88f700 {
			reg = <0x2f88f700 0x80>;
		};

		cpusys_cpurad_ipc_shm: memory@2f88f780 {
			reg = <0x2f88f780 0x80>;
		};

		cpusec_cpurad_ipc_shm: memory@2f88f800 {
			reg = <0x2f88f800 0x80>;
		};

		cpurad_ironside_se_event_report: memory@2f88f880 {
			reg = <0x2f88f880 0x100>;
		};

		cpurad_ironside_se_boot_report: memory@2f88f980 {
			reg = <0x2f88f980 0x200>;
		};

		cpusec_cpuapp_ipc_shm: memory@2f88fb80 {
			reg = <0x2f88fb80 0x80>;
		};

		cpuapp_ironside_se_event_report: memory@2f88fc00 {
			reg = <0x2f88fc00 0x100>;
		};

		cpuapp_ironside_se_boot_report: memory@2f88fd00 {
			reg = <0x2f88fd00 0x200>;
		};

		cpuflpr_code_data: memory@2f890000 {
			reg = <0x2f890000 DT_SIZE_K(46)>;
		};

		cpuapp_cpuflpr_ipc_shm: memory@2f89b800 {
			reg = <0x2f89b800 DT_SIZE_K(1)>;
		};

		cpuflpr_cpuapp_ipc_shm: memory@2f89bc00 {
			reg = <0x2f89bc00 DT_SIZE_K(1)>;
		};

		dma_fast_region: memory@2f89c000 {
			compatible = "zephyr,memory-region";
			reg = <0x2f89c000 DT_SIZE_K(16)>;
			status = "disabled";
			#memory-region-cells = <0>;
			zephyr,memory-region = "DMA_RAM21";
			zephyr,memory-attr = <( DT_MEM_DMA | DT_MEM_CACHEABLE )>;
		};

		cpuppr_code_data: memory@2fc00000 {
			reg = <0x2fc00000 DT_SIZE_K(62)>;
		};

		cpuapp_cpuppr_ipc_shm: memory@2fc0f800 {
			reg = <0x2fc0f800 DT_SIZE_K(1)>;
		};

		cpuppr_cpuapp_ipc_shm: memory@2fc0fc00 {
			reg = <0x2fc0fc00 DT_SIZE_K(1)>;
		};

		cpuapp_dma_region: memory@2fc12000 {
			compatible = "zephyr,memory-region";
			reg = <0x2fc12000 DT_SIZE_K(4)>;
			status = "disabled";
			#memory-region-cells = <0>;
			zephyr,memory-region = "DMA_RAM3x_APP";
			zephyr,memory-attr = <( DT_MEM_DMA )>;
		};

		cpurad_dma_region: memory@2fc13000 {
			compatible = "zephyr,memory-region";
			reg = <0x2fc13000 DT_SIZE_K(1)>;
			status = "disabled";
			#memory-region-cells = <0>;
			zephyr,memory-region = "DMA_RAM3x_RAD";
			zephyr,memory-attr = <( DT_MEM_DMA )>;
		};

		xip_region: memory@60000000 {
			compatible = "nordic,owned-memory";
			reg = <0x60000000 0x20000000>;
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x0 0x60000000 0x20000000>;
		};
	};
};

&mram1x {
	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		cpuapp_boot_partition: partition@30000 {
			reg = <0x30000 DT_SIZE_K(64)>;
		};

		cpuapp_slot0_partition: partition@40000 {
			reg = <0x40000 DT_SIZE_K(328)>;
		};

		cpurad_slot0_partition: partition@92000 {
			reg = <0x92000 DT_SIZE_K(328)>;
		};

		cpuppr_code_partition: partition@e4000 {
			reg = <0xe4000 DT_SIZE_K(64)>;
		};

		cpuflpr_code_partition: partition@f4000 {
			reg = <0xf4000 DT_SIZE_K(48)>;
		};

		cpuapp_slot1_partition: partition@100000 {
			reg = <0x100000 DT_SIZE_K(328)>;
		};

		cpurad_slot1_partition: partition@152000 {
			reg = <0x152000 DT_SIZE_K(328)>;
		};

		storage_partition: partition@1a4000 {
			reg = <0x1a4000 DT_SIZE_K(40)>;
		};

		periphconf_partition: partition@1ae000 {
			reg = <0x1ae000 DT_SIZE_K(8)>;
		};

		secondary_partition: partition@1b0000 {
			reg = <0x1b0000 DT_SIZE_K(64)>;
		};

		secondary_periphconf_partition: partition@1c0000 {
			reg = <0x1c0000 DT_SIZE_K(8)>;
		};
	};
};
