Partition Merge report for FPGA_control
Sun May 26 23:03:07 2024
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Partition Merge Summary                                                          ;
+------------------------------------+---------------------------------------------+
; Partition Merge Status             ; Successful - Sun May 26 23:03:07 2024       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; FPGA_control                                ;
; Top-level Entity Name              ; FPGA_control                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,632                                       ;
;     Total combinational functions  ; 3,115                                       ;
;     Dedicated logic registers      ; 3,812                                       ;
; Total registers                    ; 3812                                        ;
; Total pins                         ; 49                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 299,136                                     ;
; Embedded Multiplier 9-bit elements ; 12                                          ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Post-Fit               ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Name                                                  ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                    ; Details                                                                                                ;
+-------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|wrusedw[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|op_1~0  ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|wrusedw[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|op_1~0  ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|wrusedw[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|op_1~20 ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|wrusedw[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|op_1~20 ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|wrusedw[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|op_1~22 ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|wrusedw[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|op_1~22 ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|wrusedw[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|op_1~2  ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|wrusedw[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|op_1~2  ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|wrusedw[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|op_1~4  ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|wrusedw[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|op_1~4  ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|wrusedw[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|op_1~6  ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|wrusedw[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|op_1~6  ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|wrusedw[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|op_1~8  ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|wrusedw[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|op_1~8  ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|wrusedw[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|op_1~10 ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|wrusedw[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|op_1~10 ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|wrusedw[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|op_1~12 ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|wrusedw[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|op_1~12 ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|wrusedw[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|op_1~14 ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|wrusedw[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|op_1~14 ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|wrusedw[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|op_1~16 ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|wrusedw[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|op_1~16 ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|wrusedw[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|op_1~18 ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|wrusedw[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|op_1~18 ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[0]                                                                       ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[0]                                                                       ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[10]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[10]                                                                      ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[10]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[10]                                                                      ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[11]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[11]                                                                      ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[11]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[11]                                                                      ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[12]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[12]                                                                      ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[12]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[12]                                                                      ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[13]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[13]                                                                      ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[13]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[13]                                                                      ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[1]                                                                       ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[1]                                                                       ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[2]                                                                       ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[2]                                                                       ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[3]                                                                       ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[3]                                                                       ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[4]                                                                       ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[4]                                                                       ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[5]                                                                       ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[5]                                                                       ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[6]                                                                       ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[6]                                                                       ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[7]                                                                       ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[7]                                                                       ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[8]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[8]                                                                       ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[8]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[8]                                                                       ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[9]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[9]                                                                       ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|count[9]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|count[9]                                                                       ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|rdreq                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_rdreq                                                                                           ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|rdreq                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_rdreq                                                                                           ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|wrreq                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|wrreq                                                                          ; N/A                                                                                                    ;
; ADC0_drive:ADC0_drive|wrreq                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:ADC0_drive|wrreq                                                                          ; N/A                                                                                                    ;
; ADC_FIFO_Data[0]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[0]~reg0                                                                                ; N/A                                                                                                    ;
; ADC_FIFO_Data[0]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[0]~reg0                                                                                ; N/A                                                                                                    ;
; ADC_FIFO_Data[1]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[1]~reg0                                                                                ; N/A                                                                                                    ;
; ADC_FIFO_Data[1]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[1]~reg0                                                                                ; N/A                                                                                                    ;
; ADC_FIFO_Data[2]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[2]~reg0                                                                                ; N/A                                                                                                    ;
; ADC_FIFO_Data[2]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[2]~reg0                                                                                ; N/A                                                                                                    ;
; ADC_FIFO_Data[3]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[3]~reg0                                                                                ; N/A                                                                                                    ;
; ADC_FIFO_Data[3]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[3]~reg0                                                                                ; N/A                                                                                                    ;
; ADC_FIFO_Data[4]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[4]~reg0                                                                                ; N/A                                                                                                    ;
; ADC_FIFO_Data[4]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[4]~reg0                                                                                ; N/A                                                                                                    ;
; ADC_FIFO_Data[5]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[5]~reg0                                                                                ; N/A                                                                                                    ;
; ADC_FIFO_Data[5]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[5]~reg0                                                                                ; N/A                                                                                                    ;
; ADC_FIFO_Data[6]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[6]~reg0                                                                                ; N/A                                                                                                    ;
; ADC_FIFO_Data[6]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[6]~reg0                                                                                ; N/A                                                                                                    ;
; ADC_FIFO_Data[7]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[7]~reg0                                                                                ; N/A                                                                                                    ;
; ADC_FIFO_Data[7]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[7]~reg0                                                                                ; N/A                                                                                                    ;
; Clk                                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Clk                                                                                                  ; N/A                                                                                                    ;
; FIFO_Clk                                              ; post-fitting  ; connected ; Top            ; post-synthesis    ; FIFO_Clk                                                                                             ; N/A                                                                                                    ;
; FIFO_Clk                                              ; post-fitting  ; connected ; Top            ; post-synthesis    ; FIFO_Clk                                                                                             ; N/A                                                                                                    ;
; sclr0                                                 ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND                                                                                                  ; A newer post-synthesis netlist was used.  Recompile again after fitting to succesfully tap the signal. ;
; sclr0                                                 ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND                                                                                                  ; A newer post-synthesis netlist was used.  Recompile again after fitting to succesfully tap the signal. ;
+-------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                      ;
+---------------------------------------------+--------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top    ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------+------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements              ; 3596   ; 141              ; 908                            ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Total combinational functions               ; 2604   ; 117              ; 394                            ; 0                              ;
; Logic element usage by number of LUT inputs ;        ;                  ;                                ;                                ;
;     -- 4 input functions                    ; 550    ; 50               ; 189                            ; 0                              ;
;     -- 3 input functions                    ; 1095   ; 30               ; 101                            ; 0                              ;
;     -- <=2 input functions                  ; 959    ; 37               ; 104                            ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Logic elements by mode                      ;        ;                  ;                                ;                                ;
;     -- normal mode                          ; 1935   ; 109              ; 337                            ; 0                              ;
;     -- arithmetic mode                      ; 669    ; 8                ; 57                             ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Total registers                             ; 2962   ; 86               ; 764                            ; 0                              ;
;     -- Dedicated logic registers            ; 2962   ; 86               ; 764                            ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Virtual pins                                ; 0      ; 0                ; 0                              ; 0                              ;
; I/O pins                                    ; 49     ; 0                ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 12     ; 0                ; 0                              ; 0                              ;
; Total memory bits                           ; 143488 ; 0                ; 155648                         ; 0                              ;
; Total RAM block bits                        ; 0      ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 1      ; 0                ; 0                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Connections                                 ;        ;                  ;                                ;                                ;
;     -- Input Connections                    ; 1      ; 127              ; 1068                           ; 0                              ;
;     -- Registered Input Connections         ; 0      ; 97               ; 868                            ; 0                              ;
;     -- Output Connections                   ; 1038   ; 157              ; 1                              ; 0                              ;
;     -- Registered Output Connections        ; 48     ; 156              ; 0                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Internal Connections                        ;        ;                  ;                                ;                                ;
;     -- Total Connections                    ; 25216  ; 796              ; 4590                           ; 0                              ;
;     -- Registered Connections               ; 12180  ; 581              ; 3354                           ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; External Connections                        ;        ;                  ;                                ;                                ;
;     -- Top                                  ; 0      ; 119              ; 920                            ; 0                              ;
;     -- sld_hub:auto_hub                     ; 119    ; 16               ; 149                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 920    ; 149              ; 0                              ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0      ; 0                ; 0                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Partition Interface                         ;        ;                  ;                                ;                                ;
;     -- Input Ports                          ; 26     ; 19               ; 133                            ; 0                              ;
;     -- Output Ports                         ; 55     ; 37               ; 86                             ; 0                              ;
;     -- Bidir Ports                          ; 0      ; 0                ; 0                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Registered Ports                            ;        ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0      ; 4                ; 81                             ; 0                              ;
;     -- Registered Output Ports              ; 0      ; 26               ; 77                             ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Port Connectivity                           ;        ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0      ; 1                ; 2                              ; 0                              ;
;     -- Output Ports driven by GND           ; 0      ; 1                ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0      ; 0                ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0      ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0      ; 1                ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0      ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0      ; 2                ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0      ; 15               ; 77                             ; 0                              ;
+---------------------------------------------+--------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+--------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                         ;
+---------------------------------------------+-----------+---------------+----------+-------------+
; Name                                        ; Partition ; Type          ; Location ; Status      ;
+---------------------------------------------+-----------+---------------+----------+-------------+
; ADC0_Clk                                    ; Top       ; Output Port   ; n/a      ;             ;
;     -- ADC0_Clk                             ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ADC0_Clk~output                      ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC0_Data[0]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC0_Data[0]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC0_Data[0]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC0_Data[1]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC0_Data[1]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC0_Data[1]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC0_Data[2]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC0_Data[2]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC0_Data[2]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC0_Data[3]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC0_Data[3]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC0_Data[3]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC0_Data[4]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC0_Data[4]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC0_Data[4]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC0_Data[5]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC0_Data[5]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC0_Data[5]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC0_Data[6]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC0_Data[6]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC0_Data[6]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC0_Data[7]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC0_Data[7]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC0_Data[7]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC0_bg                                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC0_bg                              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC0_bg~input                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC1_Clk                                    ; Top       ; Output Port   ; n/a      ;             ;
;     -- ADC1_Clk                             ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ADC1_Clk~output                      ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC1_Data[0]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC1_Data[0]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC1_Data[0]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC1_Data[1]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC1_Data[1]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC1_Data[1]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC1_Data[2]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC1_Data[2]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC1_Data[2]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC1_Data[3]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC1_Data[3]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC1_Data[3]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC1_Data[4]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC1_Data[4]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC1_Data[4]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC1_Data[5]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC1_Data[5]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC1_Data[5]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC1_Data[6]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC1_Data[6]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC1_Data[6]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC1_Data[7]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC1_Data[7]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC1_Data[7]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC1_bg                                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC1_bg                              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC1_bg~input                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC_FIFO_Data[0]                            ; Top       ; Output Port   ; n/a      ;             ;
;     -- ADC_FIFO_Data[0]                     ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ADC_FIFO_Data[0]~output              ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC_FIFO_Data[1]                            ; Top       ; Output Port   ; n/a      ;             ;
;     -- ADC_FIFO_Data[1]                     ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ADC_FIFO_Data[1]~output              ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC_FIFO_Data[2]                            ; Top       ; Output Port   ; n/a      ;             ;
;     -- ADC_FIFO_Data[2]                     ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ADC_FIFO_Data[2]~output              ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC_FIFO_Data[3]                            ; Top       ; Output Port   ; n/a      ;             ;
;     -- ADC_FIFO_Data[3]                     ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ADC_FIFO_Data[3]~output              ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC_FIFO_Data[4]                            ; Top       ; Output Port   ; n/a      ;             ;
;     -- ADC_FIFO_Data[4]                     ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ADC_FIFO_Data[4]~output              ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC_FIFO_Data[5]                            ; Top       ; Output Port   ; n/a      ;             ;
;     -- ADC_FIFO_Data[5]                     ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ADC_FIFO_Data[5]~output              ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC_FIFO_Data[6]                            ; Top       ; Output Port   ; n/a      ;             ;
;     -- ADC_FIFO_Data[6]                     ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ADC_FIFO_Data[6]~output              ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC_FIFO_Data[7]                            ; Top       ; Output Port   ; n/a      ;             ;
;     -- ADC_FIFO_Data[7]                     ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ADC_FIFO_Data[7]~output              ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC_FIFO_O_EN[0]                            ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC_FIFO_O_EN[0]                     ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC_FIFO_O_EN[0]~input               ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; ADC_FIFO_O_EN[1]                            ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC_FIFO_O_EN[1]                     ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC_FIFO_O_EN[1]~input               ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; Clk                                         ; Top       ; Input Port    ; n/a      ;             ;
;     -- Clk                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- Clk~input                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; FFT_O_imag[0]                               ; Top       ; Output Port   ; n/a      ;             ;
;     -- FFT_O_imag[0]                        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- FFT_O_imag[0]~output                 ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; FFT_O_imag[1]                               ; Top       ; Output Port   ; n/a      ;             ;
;     -- FFT_O_imag[1]                        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- FFT_O_imag[1]~output                 ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; FFT_O_imag[2]                               ; Top       ; Output Port   ; n/a      ;             ;
;     -- FFT_O_imag[2]                        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- FFT_O_imag[2]~output                 ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; FFT_O_imag[3]                               ; Top       ; Output Port   ; n/a      ;             ;
;     -- FFT_O_imag[3]                        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- FFT_O_imag[3]~output                 ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; FFT_O_imag[4]                               ; Top       ; Output Port   ; n/a      ;             ;
;     -- FFT_O_imag[4]                        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- FFT_O_imag[4]~output                 ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; FFT_O_imag[5]                               ; Top       ; Output Port   ; n/a      ;             ;
;     -- FFT_O_imag[5]                        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- FFT_O_imag[5]~output                 ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; FFT_O_imag[6]                               ; Top       ; Output Port   ; n/a      ;             ;
;     -- FFT_O_imag[6]                        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- FFT_O_imag[6]~output                 ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; FFT_O_imag[7]                               ; Top       ; Output Port   ; n/a      ;             ;
;     -- FFT_O_imag[7]                        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- FFT_O_imag[7]~output                 ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; FFT_O_real[0]                               ; Top       ; Output Port   ; n/a      ;             ;
;     -- FFT_O_real[0]                        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- FFT_O_real[0]~output                 ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; FFT_O_real[1]                               ; Top       ; Output Port   ; n/a      ;             ;
;     -- FFT_O_real[1]                        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- FFT_O_real[1]~output                 ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; FFT_O_real[2]                               ; Top       ; Output Port   ; n/a      ;             ;
;     -- FFT_O_real[2]                        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- FFT_O_real[2]~output                 ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; FFT_O_real[3]                               ; Top       ; Output Port   ; n/a      ;             ;
;     -- FFT_O_real[3]                        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- FFT_O_real[3]~output                 ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; FFT_O_real[4]                               ; Top       ; Output Port   ; n/a      ;             ;
;     -- FFT_O_real[4]                        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- FFT_O_real[4]~output                 ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; FFT_O_real[5]                               ; Top       ; Output Port   ; n/a      ;             ;
;     -- FFT_O_real[5]                        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- FFT_O_real[5]~output                 ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; FFT_O_real[6]                               ; Top       ; Output Port   ; n/a      ;             ;
;     -- FFT_O_real[6]                        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- FFT_O_real[6]~output                 ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; FFT_O_real[7]                               ; Top       ; Output Port   ; n/a      ;             ;
;     -- FFT_O_real[7]                        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- FFT_O_real[7]~output                 ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; FIFO_Clk                                    ; Top       ; Input Port    ; n/a      ;             ;
;     -- FIFO_Clk                             ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- FIFO_Clk~input                       ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; Reset_n                                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- Reset_n                              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- Reset_n~input                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; altera_reserved_tck                         ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tck                  ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tck~input            ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; altera_reserved_tdi                         ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tdi                  ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdi~input            ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; altera_reserved_tdo                         ; Top       ; Output Port   ; n/a      ;             ;
;     -- altera_reserved_tdo                  ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdo~output           ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; altera_reserved_tms                         ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tms                  ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tms~input            ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_ADC0_FIFO_wrusedw_0_  ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_ADC0_FIFO_wrusedw_10_ ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_ADC0_FIFO_wrusedw_11_ ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_ADC0_FIFO_wrusedw_1_  ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_ADC0_FIFO_wrusedw_2_  ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_ADC0_FIFO_wrusedw_3_  ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_ADC0_FIFO_wrusedw_4_  ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_ADC0_FIFO_wrusedw_5_  ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_ADC0_FIFO_wrusedw_6_  ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_ADC0_FIFO_wrusedw_7_  ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_ADC0_FIFO_wrusedw_8_  ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_ADC0_FIFO_wrusedw_9_  ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_count_0_              ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_count_10_             ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_count_11_             ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_count_12_             ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_count_13_             ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_count_1_              ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_count_2_              ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_count_3_              ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_count_4_              ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_count_5_              ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_count_6_              ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_count_7_              ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_count_8_              ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_count_9_              ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_rdreq                 ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
; pre_syn.bp.ADC0_drive_wrreq                 ; Top       ; Output Port   ; n/a      ;             ;
;                                             ;           ;               ;          ;             ;
+---------------------------------------------+-----------+---------------+----------+-------------+


+---------------------------------------------------------+
; Partition Merge Resource Usage Summary                  ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,632     ;
;                                             ;           ;
; Total combinational functions               ; 3115      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 789       ;
;     -- 3 input functions                    ; 1226      ;
;     -- <=2 input functions                  ; 1100      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2381      ;
;     -- arithmetic mode                      ; 734       ;
;                                             ;           ;
; Total registers                             ; 3812      ;
;     -- Dedicated logic registers            ; 3812      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 49        ;
; Total memory bits                           ; 299136    ;
; Embedded Multiplier 9-bit elements          ; 12        ;
; Maximum fan-out node                        ; Clk~input ;
; Maximum fan-out                             ; 3788      ;
; Total fan-out                               ; 29136     ;
; Average fan-out                             ; 3.92      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+
; Name                                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ALTSYNCRAM                                                                                                                            ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None              ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ALTSYNCRAM                                                                            ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_6491:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; FFT_1n1024cos.hex ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_7491:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; FFT_2n1024cos.hex ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_8491:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; FFT_3n1024cos.hex ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_b491:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; FFT_1n1024sin.hex ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_c491:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; FFT_2n1024sin.hex ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_d491:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; FFT_3n1024sin.hex ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_0tf1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 18           ; 8            ; 18           ; 144    ; None              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3224:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 4096         ; 38           ; 4096         ; 38           ; 155648 ; None              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+


+-----------------------------------------------------+
; Partition Merge DSP Block Usage Summary             ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 12          ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 12          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Sun May 26 23:03:05 2024
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off FPGA_control -c FPGA_control --merge=on
Warning (35010): Previously generated Fitter netlist for partition "Top" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included
    Info (35011): Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 75 of its 77 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5349 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 4909 logic cells
    Info (21064): Implemented 374 RAM segments
    Info (21062): Implemented 12 DSP elements
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4647 megabytes
    Info: Processing ended: Sun May 26 23:03:07 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


