
*** Running vivado
    with args -log selDat.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source selDat.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source selDat.tcl -notrace
Command: synth_design -top selDat -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19399 
WARNING: [Synth 8-2292] literal value truncated to fit in 1 bits [/home/esteban/digitalI/practices/BCDto4SSeg/BCDto4SSeg.srcs/sources_1/new/selAn.v:18]
WARNING: [Synth 8-2292] literal value truncated to fit in 1 bits [/home/esteban/digitalI/practices/BCDto4SSeg/BCDto4SSeg.srcs/sources_1/new/selAn.v:19]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1662.141 ; gain = 187.582 ; free physical = 1094 ; free virtual = 7963
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'selDat' [/home/esteban/digitalI/practices/BCDto4SSeg/BCDto4SSeg.srcs/sources_1/new/selDat.v:3]
INFO: [Synth 8-6157] synthesizing module 'mfreDiv' [/home/esteban/digitalI/practices/BCDto4SSeg/BCDto4SSeg.srcs/sources_1/new/freDiv.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mfreDiv' (1#1) [/home/esteban/digitalI/practices/BCDto4SSeg/BCDto4SSeg.srcs/sources_1/new/freDiv.v:4]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSeg' [/home/esteban/digitalI/practices/BCDto4SSeg/BCDto4SSeg.srcs/sources_1/new/BCDtoSeg.v:3]
INFO: [Synth 8-226] default block is never used [/home/esteban/digitalI/practices/BCDto4SSeg/BCDto4SSeg.srcs/sources_1/new/BCDtoSeg.v:14]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSeg' (2#1) [/home/esteban/digitalI/practices/BCDto4SSeg/BCDto4SSeg.srcs/sources_1/new/BCDtoSeg.v:3]
INFO: [Synth 8-6157] synthesizing module 'selAn' [/home/esteban/digitalI/practices/BCDto4SSeg/BCDto4SSeg.srcs/sources_1/new/selAn.v:3]
WARNING: [Synth 8-151] case item 2'b00 is unreachable [/home/esteban/digitalI/practices/BCDto4SSeg/BCDto4SSeg.srcs/sources_1/new/selAn.v:15]
WARNING: [Synth 8-151] case item 2'b01 is unreachable [/home/esteban/digitalI/practices/BCDto4SSeg/BCDto4SSeg.srcs/sources_1/new/selAn.v:15]
INFO: [Synth 8-6155] done synthesizing module 'selAn' (3#1) [/home/esteban/digitalI/practices/BCDto4SSeg/BCDto4SSeg.srcs/sources_1/new/selAn.v:3]
WARNING: [Synth 8-151] case item 4'b0111 is unreachable [/home/esteban/digitalI/practices/BCDto4SSeg/BCDto4SSeg.srcs/sources_1/new/selDat.v:40]
WARNING: [Synth 8-151] case item 4'b0111 is unreachable [/home/esteban/digitalI/practices/BCDto4SSeg/BCDto4SSeg.srcs/sources_1/new/selDat.v:40]
INFO: [Synth 8-6155] done synthesizing module 'selDat' (4#1) [/home/esteban/digitalI/practices/BCDto4SSeg/BCDto4SSeg.srcs/sources_1/new/selDat.v:3]
WARNING: [Synth 8-3331] design mfreDiv has unconnected port clk
WARNING: [Synth 8-3331] design selDat has unconnected port BCD4[15]
WARNING: [Synth 8-3331] design selDat has unconnected port BCD4[14]
WARNING: [Synth 8-3331] design selDat has unconnected port BCD4[13]
WARNING: [Synth 8-3331] design selDat has unconnected port BCD4[12]
WARNING: [Synth 8-3331] design selDat has unconnected port BCD4[11]
WARNING: [Synth 8-3331] design selDat has unconnected port BCD4[10]
WARNING: [Synth 8-3331] design selDat has unconnected port BCD4[9]
WARNING: [Synth 8-3331] design selDat has unconnected port BCD4[8]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1699.047 ; gain = 224.488 ; free physical = 1132 ; free virtual = 8004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1713.891 ; gain = 239.332 ; free physical = 1128 ; free virtual = 7999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1721.895 ; gain = 247.336 ; free physical = 1124 ; free virtual = 7997
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'freDiv_reg' [/home/esteban/digitalI/practices/BCDto4SSeg/BCDto4SSeg.srcs/sources_1/new/freDiv.v:21]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1738.809 ; gain = 264.250 ; free physical = 1117 ; free virtual = 7990
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module selDat 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
Module mfreDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module BCDtoSeg 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module selAn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design selDat has unconnected port clk
WARNING: [Synth 8-3331] design selDat has unconnected port BCD4[15]
WARNING: [Synth 8-3331] design selDat has unconnected port BCD4[14]
WARNING: [Synth 8-3331] design selDat has unconnected port BCD4[13]
WARNING: [Synth 8-3331] design selDat has unconnected port BCD4[12]
WARNING: [Synth 8-3331] design selDat has unconnected port BCD4[11]
WARNING: [Synth 8-3331] design selDat has unconnected port BCD4[10]
WARNING: [Synth 8-3331] design selDat has unconnected port BCD4[9]
WARNING: [Synth 8-3331] design selDat has unconnected port BCD4[8]
INFO: [Synth 8-3886] merging instance 'auxSelAn/an_reg[0]' (FD) to 'auxSelAn/an_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\auxSelAn/an_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1869.215 ; gain = 394.656 ; free physical = 900 ; free virtual = 7772
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1869.215 ; gain = 394.656 ; free physical = 900 ; free virtual = 7772
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1877.223 ; gain = 402.664 ; free physical = 900 ; free virtual = 7771
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1877.223 ; gain = 402.664 ; free physical = 902 ; free virtual = 7779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1877.223 ; gain = 402.664 ; free physical = 902 ; free virtual = 7779
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1877.223 ; gain = 402.664 ; free physical = 902 ; free virtual = 7779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1877.223 ; gain = 402.664 ; free physical = 902 ; free virtual = 7779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1877.223 ; gain = 402.664 ; free physical = 901 ; free virtual = 7779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1877.223 ; gain = 402.664 ; free physical = 901 ; free virtual = 7779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     7|
|2     |LUT1   |     2|
|3     |LUT2   |     6|
|4     |LUT3   |     4|
|5     |LUT4   |    13|
|6     |LUT5   |     1|
|7     |LUT6   |     2|
|8     |FDRE   |    11|
|9     |FDSE   |     4|
|10    |LD     |     1|
|11    |IBUF   |     8|
|12    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+--------------+---------+------+
|      |Instance      |Module   |Cells |
+------+--------------+---------+------+
|1     |top           |         |    71|
|2     |  auxBCDtoSeg |BCDtoSeg |    14|
|3     |  auxFreDiv   |mfreDiv  |    20|
|4     |  auxSelAn    |selAn    |    13|
+------+--------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1877.223 ; gain = 402.664 ; free physical = 901 ; free virtual = 7779
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1877.223 ; gain = 402.664 ; free physical = 904 ; free virtual = 7782
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1877.230 ; gain = 402.664 ; free physical = 904 ; free virtual = 7782
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1883.160 ; gain = 0.000 ; free physical = 1000 ; free virtual = 7874
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2013.875 ; gain = 0.000 ; free physical = 927 ; free virtual = 7798
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2013.875 ; gain = 539.422 ; free physical = 1061 ; free virtual = 7932
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2013.875 ; gain = 0.000 ; free physical = 1061 ; free virtual = 7932
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/esteban/digitalI/practices/BCDto4SSeg/BCDto4SSeg.runs/synth_1/selDat.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file selDat_utilization_synth.rpt -pb selDat_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 10 15:45:42 2020...
