<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICR_CTLR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">GICR_CTLR, Redistributor Control Register</h1><p>The GICR_CTLR characteristics are:</p><h2>Purpose</h2>
          <p>Controls the operation of a Redistributor, and enables the signaling of LPIs by the Redistributor to the connected PE.</p>
        <p>This 
        register
       is part of the GIC Redistributor registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Security disabled</th><th>Secure</th><th>Non-secure</th></tr><tr><td>RW</td><td>RW</td><td>RW</td></tr></table><h2>Configuration</h2><p>Some or all RW fields of this register have defined reset values.</p>
          <p>A copy of this register is provided for each Redistributor.</p>
        <h2>Attributes</h2>
          <p>GICR_CTLR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The GICR_CTLR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#UWP">UWP</a></td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#DPG1S">DPG1S</a></td><td class="lr" colspan="1"><a href="#DPG1NS">DPG1NS</a></td><td class="lr" colspan="1"><a href="#DPG0">DPG0</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#RWP">RWP</a></td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#Enable_LPIs">Enable_LPIs</a></td></tr></tbody></table><h4 id="UWP">UWP, bit [31]
              </h4>
              <p>Upstream Write Pending. Read-only. Indicates whether all upstream writes have been communicated to the Distributor.</p>
            <table class="valuetable"><tr><th>UWP</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The effects of all upstream writes have been communicated to the Distributor, including any <span class="xref">Generate SGI</span> packets.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Not all the effects of upstream writes, including any <span class="xref">Generate SGI</span> packets, have been communicated to the Distributor.</p>
                </td></tr></table><h4 id="0">
                Bits [30:27]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="DPG1S">DPG1S, bit [26]
              </h4>
              <p>Disable Processor selection for Group 1 Secure interrupts. When <a href="ext-gicr_typer.html">GICR_TYPER</a>.DPGS == 1:</p>
            <table class="valuetable"><tr><th>DPG1S</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>A Group 1 Secure SPI configured to use the 1 of N distribution model can select this PE, if the PE is not asleep and if Secure Group 1 interrupts are enabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>A Group 1 Secure SPI configured to use the 1 of N distribution model cannot select this PE.</p>
                </td></tr></table>
              <p>When <a href="ext-gicr_typer.html">GICR_TYPER</a>.DPGS == 0 this bit is RAZ/WI.</p>
            
              <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==1, this field is RAZ/WI. In GIC implementations that support two Security states, this field is only accessible by Secure accesses, and is RAZ/WI to Non-secure accesses.</p>
            
              <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this bits affect the selection of PEs for interrupts using the 1 of N distribution model when <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.ARE_S==0.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><h4 id="DPG1NS">DPG1NS, bit [25]
              </h4>
              <p>Disable Processor selection for Group 1 Non-secure interrupts. When <a href="ext-gicr_typer.html">GICR_TYPER</a>.DPGS == 1:</p>
            <table class="valuetable"><tr><th>DPG1NS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>A Group 1 Non-secure SPI configured to use the 1 of N distribution model can select this PE, if the PE is not asleep and if Non-secure Group 1 interrupts are enabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>A Group 1 Non-secure SPI configured to use the 1 of N distribution model cannot select this PE.</p>
                </td></tr></table>
              <p>When <a href="ext-gicr_typer.html">GICR_TYPER</a>.DPGS == 0 this bit is RAZ/WI.</p>
            
              <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this bits affect the selection of PEs for interrupts using the 1 of N distribution model when <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.ARE_NS==0.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><h4 id="DPG0">DPG0, bit [24]
              </h4>
              <p>Disable Processor selection for Group 0 interrupts. When <a href="ext-gicr_typer.html">GICR_TYPER</a>.DPGS == 1:</p>
            <table class="valuetable"><tr><th>DPG0</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>A Group 0 SPI configured to use the 1 of N distribution model can select this PE, if the PE is not asleep and if Group 0 interrupts are enabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>A Group 0 SPI configured to use the 1 of N distribution model cannot select this PE.</p>
                </td></tr></table>
              <p>When <a href="ext-gicr_typer.html">GICR_TYPER</a>.DPGS == 0 this bit is RAZ/WI.</p>
            
              <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==1, this field is always accessible. In GIC implementations that support two Security states, this field is RAZ/WI to Non-secure accesses.</p>
            
              <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this bits affect the selection of PEs for interrupts using the 1 of N distribution model when <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.ARE_S==0.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><h4 id="0">
                Bits [23:4]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="RWP">RWP, bit [3]
              </h4>
              <p>Register Write Pending.  This bit indicates whether a register write for the current Security state is in progress or not.</p>
            <table class="valuetable"><tr><th>RWP</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The effect of all previous writes to the following registers are visible to all agents in the system:</p>
                
                  <ul>
                    <li>
                      
                        <a href="ext-gicr_icenabler0.html">GICR_ICENABLER0</a>
                      
                    </li>
                    <li>
                      <a href="ext-gicr_ctlr.html">GICR_CTLR</a>.DPG1S
                    </li>
                    <li>
                      <a href="ext-gicr_ctlr.html">GICR_CTLR</a>.DPG1NS
                    </li>
                    <li>
                      <a href="ext-gicr_ctlr.html">GICR_CTLR</a>.DPG0
                    </li>
                  </ul>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The effect of all previous writes to the following registers are not guaranteed by the architecture to be visible yet to the all agents in the system as the changes are still being propagated:</p>
                
                  <ul>
                    <li>
                      
                        <a href="ext-gicr_icenabler0.html">GICR_ICENABLER0</a>
                      
                    </li>
                    <li>
                      <a href="ext-gicr_ctlr.html">GICR_CTLR</a>.DPG1S
                    </li>
                    <li>
                      <a href="ext-gicr_ctlr.html">GICR_CTLR</a>.DPG1NS
                    </li>
                    <li>
                      <a href="ext-gicr_ctlr.html">GICR_CTLR</a>.DPG0
                    </li>
                  </ul>
                </td></tr></table><h4 id="0">
                Bits [2:1]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="Enable_LPIs">Enable_LPIs, bit [0]
              </h4>
              <p>In implementations where affinity routing is enabled for the Security state:</p>
            <table class="valuetable"><tr><th>Enable_LPIs</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>LPI support is disabled. Any doorbell interrupt generated as a result of a write to a virtual LPI register must be discarded, and any ITS translation requests or commands involving LPIs in this Redistributor are ignored.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>LPI support is enabled.</p>
                </td></tr></table>
              <div class="note"><span class="note-header">Note</span>
                <p>If <a href="ext-gicr_typer.html">GICR_TYPER</a>.LPIS == 0, this field is <span class="arm-defined-word">RES0</span>.</p>
                <p>If <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.ARE_NS is written from 1 to 0 when this bit is 1, behavior is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice between clearing GICR_CTLR.Enable_LPIs to 0 or maintaining its current value.</p>
              </div>
            
              <p>When affinity routing is not enabled for the Non-secure state, this bit is <span class="arm-defined-word">RES0</span>. When a write changes this bit from 0 to 1, this bit becomes <span class="arm-defined-word">RES1</span> and the Redistributor must load the LPI Pending table from memory to check for any pending interrupts.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><div class="text_after_fields">
            <p>The participation of a PE in the 1 of N distribution model for a given interrupt group is governed by the concatenation of <a href="ext-gicr_waker.html">GICR_WAKER</a>.ProcessorSleep, the appropriate <a href="ext-gicr_ctlr.html">GICR_CTLR</a>.DPG{1, 0} bit, and the PE interrupt group enable. The behavior options are:</p>
            <table class="valuetable">
              
                <thead>
                  <tr>
                    <th>PS</th>
                    <th>DPG{1S, 1NS, 0}</th>
                    <th>Enable</th>
                    <th>PE behavior</th>
                  </tr>
                </thead>
                <tbody>
                  <tr>
                    <td>0</td>
                    <td>0</td>
                    <td>0</td>
                    <td>The PE cannot be selected.</td>
                  </tr>
                  <tr>
                    <td>0</td>
                    <td>0</td>
                    <td>1</td>
                    <td>The PE can be selected.</td>
                  </tr>
                  <tr>
                    <td>0</td>
                    <td>1</td>
                    <td>*</td>
                    <td>The PE cannot be selected.</td>
                  </tr>
                  <tr>
                    <td>1</td>
                    <td>*</td>
                    <td>*</td>
                    <td>The PE cannot be selected when <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.E1NWF == 0. When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.E1NWF == 1, the mechanism by which PEs are selected is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</td>
                  </tr>
                </tbody>
              
            </table>
            <p>If an SPI using the 1 of N distribution model has been forwarded to the PE and a write to GICR_CTLR occurs that changes the DPG bit for the interrupt group of the SPI, the IRI must attempt to select a different target PE for the SPI. This might have no effect on the forwarded SPI if it has already been activated.</p>
          </div><h2>Accessing the GICR_CTLR</h2><p>GICR_CTLR can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th></tr><tr><td>GIC Redistributor</td><td>RD_base</td><td>
          <span class="hexnumber">0x0000</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
