ARM GAS  /tmp/ccgSpuCw.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f3xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NMI_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	NMI_Handler
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	NMI_Handler:
  27              	.LFB126:
  28              		.file 1 "Src/stm32f3xx_it.c"
   1:Src/stm32f3xx_it.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f3xx_it.c **** /**
   3:Src/stm32f3xx_it.c ****   ******************************************************************************
   4:Src/stm32f3xx_it.c ****   * @file    stm32f3xx_it.c
   5:Src/stm32f3xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Src/stm32f3xx_it.c ****   ******************************************************************************
   7:Src/stm32f3xx_it.c ****   *
   8:Src/stm32f3xx_it.c ****   * COPYRIGHT(c) 2019 STMicroelectronics
   9:Src/stm32f3xx_it.c ****   *
  10:Src/stm32f3xx_it.c ****   * Redistribution and use in source and binary forms, with or without modification,
  11:Src/stm32f3xx_it.c ****   * are permitted provided that the following conditions are met:
  12:Src/stm32f3xx_it.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  13:Src/stm32f3xx_it.c ****   *      this list of conditions and the following disclaimer.
  14:Src/stm32f3xx_it.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  15:Src/stm32f3xx_it.c ****   *      this list of conditions and the following disclaimer in the documentation
  16:Src/stm32f3xx_it.c ****   *      and/or other materials provided with the distribution.
  17:Src/stm32f3xx_it.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  18:Src/stm32f3xx_it.c ****   *      may be used to endorse or promote products derived from this software
  19:Src/stm32f3xx_it.c ****   *      without specific prior written permission.
  20:Src/stm32f3xx_it.c ****   *
  21:Src/stm32f3xx_it.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Src/stm32f3xx_it.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Src/stm32f3xx_it.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  24:Src/stm32f3xx_it.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  25:Src/stm32f3xx_it.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  26:Src/stm32f3xx_it.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  27:Src/stm32f3xx_it.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  28:Src/stm32f3xx_it.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  29:Src/stm32f3xx_it.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  30:Src/stm32f3xx_it.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
ARM GAS  /tmp/ccgSpuCw.s 			page 2


  31:Src/stm32f3xx_it.c ****   *
  32:Src/stm32f3xx_it.c ****   ******************************************************************************
  33:Src/stm32f3xx_it.c ****   */
  34:Src/stm32f3xx_it.c **** /* USER CODE END Header */
  35:Src/stm32f3xx_it.c **** 
  36:Src/stm32f3xx_it.c **** /* Includes ------------------------------------------------------------------*/
  37:Src/stm32f3xx_it.c **** #include "main.h"
  38:Src/stm32f3xx_it.c **** #include "stm32f3xx_it.h"
  39:Src/stm32f3xx_it.c **** /* Private includes ----------------------------------------------------------*/
  40:Src/stm32f3xx_it.c **** /* USER CODE BEGIN Includes */
  41:Src/stm32f3xx_it.c **** /* USER CODE END Includes */
  42:Src/stm32f3xx_it.c **** 
  43:Src/stm32f3xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  44:Src/stm32f3xx_it.c **** /* USER CODE BEGIN TD */
  45:Src/stm32f3xx_it.c **** 
  46:Src/stm32f3xx_it.c **** /* USER CODE END TD */
  47:Src/stm32f3xx_it.c **** 
  48:Src/stm32f3xx_it.c **** /* Private define ------------------------------------------------------------*/
  49:Src/stm32f3xx_it.c **** /* USER CODE BEGIN PD */
  50:Src/stm32f3xx_it.c ****  
  51:Src/stm32f3xx_it.c **** /* USER CODE END PD */
  52:Src/stm32f3xx_it.c **** 
  53:Src/stm32f3xx_it.c **** /* Private macro -------------------------------------------------------------*/
  54:Src/stm32f3xx_it.c **** /* USER CODE BEGIN PM */
  55:Src/stm32f3xx_it.c **** 
  56:Src/stm32f3xx_it.c **** /* USER CODE END PM */
  57:Src/stm32f3xx_it.c **** 
  58:Src/stm32f3xx_it.c **** /* Private variables ---------------------------------------------------------*/
  59:Src/stm32f3xx_it.c **** /* USER CODE BEGIN PV */
  60:Src/stm32f3xx_it.c **** 
  61:Src/stm32f3xx_it.c **** /* USER CODE END PV */
  62:Src/stm32f3xx_it.c **** 
  63:Src/stm32f3xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  64:Src/stm32f3xx_it.c **** /* USER CODE BEGIN PFP */
  65:Src/stm32f3xx_it.c **** 
  66:Src/stm32f3xx_it.c **** /* USER CODE END PFP */
  67:Src/stm32f3xx_it.c **** 
  68:Src/stm32f3xx_it.c **** /* Private user code ---------------------------------------------------------*/
  69:Src/stm32f3xx_it.c **** /* USER CODE BEGIN 0 */
  70:Src/stm32f3xx_it.c **** 
  71:Src/stm32f3xx_it.c **** /* USER CODE END 0 */
  72:Src/stm32f3xx_it.c **** 
  73:Src/stm32f3xx_it.c **** /* External variables --------------------------------------------------------*/
  74:Src/stm32f3xx_it.c **** extern TIM_HandleTypeDef htim6;
  75:Src/stm32f3xx_it.c **** extern TIM_HandleTypeDef htim7;
  76:Src/stm32f3xx_it.c **** extern DMA_HandleTypeDef hdma_usart1_tx;
  77:Src/stm32f3xx_it.c **** extern DMA_HandleTypeDef hdma_usart2_tx;
  78:Src/stm32f3xx_it.c **** extern DMA_HandleTypeDef hdma_usart3_tx;
  79:Src/stm32f3xx_it.c **** extern UART_HandleTypeDef huart5;
  80:Src/stm32f3xx_it.c **** extern UART_HandleTypeDef huart1;
  81:Src/stm32f3xx_it.c **** extern UART_HandleTypeDef huart2;
  82:Src/stm32f3xx_it.c **** extern UART_HandleTypeDef huart3;
  83:Src/stm32f3xx_it.c **** /* USER CODE BEGIN EV */
  84:Src/stm32f3xx_it.c **** 
  85:Src/stm32f3xx_it.c **** /* USER CODE END EV */
  86:Src/stm32f3xx_it.c **** 
  87:Src/stm32f3xx_it.c **** /******************************************************************************/
ARM GAS  /tmp/ccgSpuCw.s 			page 3


  88:Src/stm32f3xx_it.c **** /*           Cortex-M4 Processor Interruption and Exception Handlers          */ 
  89:Src/stm32f3xx_it.c **** /******************************************************************************/
  90:Src/stm32f3xx_it.c **** /**
  91:Src/stm32f3xx_it.c ****   * @brief This function handles Non maskable interrupt.
  92:Src/stm32f3xx_it.c ****   */
  93:Src/stm32f3xx_it.c **** void NMI_Handler(void)
  94:Src/stm32f3xx_it.c **** {
  29              		.loc 1 94 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  95:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  96:Src/stm32f3xx_it.c **** 
  97:Src/stm32f3xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  98:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  99:Src/stm32f3xx_it.c **** 
 100:Src/stm32f3xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
 101:Src/stm32f3xx_it.c **** }
  34              		.loc 1 101 1 view .LVU1
  35 0000 7047     		bx	lr
  36              		.cfi_endproc
  37              	.LFE126:
  39              		.section	.text.HardFault_Handler,"ax",%progbits
  40              		.align	1
  41              		.global	HardFault_Handler
  42              		.syntax unified
  43              		.thumb
  44              		.thumb_func
  45              		.fpu fpv4-sp-d16
  47              	HardFault_Handler:
  48              	.LFB127:
 102:Src/stm32f3xx_it.c **** 
 103:Src/stm32f3xx_it.c **** /**
 104:Src/stm32f3xx_it.c ****   * @brief This function handles Hard fault interrupt.
 105:Src/stm32f3xx_it.c ****   */
 106:Src/stm32f3xx_it.c **** void HardFault_Handler(void)
 107:Src/stm32f3xx_it.c **** {
  49              		.loc 1 107 1 view -0
  50              		.cfi_startproc
  51              		@ Volatile: function does not return.
  52              		@ args = 0, pretend = 0, frame = 0
  53              		@ frame_needed = 0, uses_anonymous_args = 0
  54              		@ link register save eliminated.
  55              	.L3:
 108:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
 109:Src/stm32f3xx_it.c **** 
 110:Src/stm32f3xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
 111:Src/stm32f3xx_it.c ****   while (1)
  56              		.loc 1 111 3 discriminator 1 view .LVU3
 112:Src/stm32f3xx_it.c ****   {
 113:Src/stm32f3xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
 114:Src/stm32f3xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
 115:Src/stm32f3xx_it.c ****   }
  57              		.loc 1 115 3 discriminator 1 view .LVU4
 111:Src/stm32f3xx_it.c ****   {
  58              		.loc 1 111 9 discriminator 1 view .LVU5
ARM GAS  /tmp/ccgSpuCw.s 			page 4


  59 0000 FEE7     		b	.L3
  60              		.cfi_endproc
  61              	.LFE127:
  63              		.section	.text.MemManage_Handler,"ax",%progbits
  64              		.align	1
  65              		.global	MemManage_Handler
  66              		.syntax unified
  67              		.thumb
  68              		.thumb_func
  69              		.fpu fpv4-sp-d16
  71              	MemManage_Handler:
  72              	.LFB128:
 116:Src/stm32f3xx_it.c **** }
 117:Src/stm32f3xx_it.c **** 
 118:Src/stm32f3xx_it.c **** /**
 119:Src/stm32f3xx_it.c ****   * @brief This function handles Memory management fault.
 120:Src/stm32f3xx_it.c ****   */
 121:Src/stm32f3xx_it.c **** void MemManage_Handler(void)
 122:Src/stm32f3xx_it.c **** {
  73              		.loc 1 122 1 view -0
  74              		.cfi_startproc
  75              		@ Volatile: function does not return.
  76              		@ args = 0, pretend = 0, frame = 0
  77              		@ frame_needed = 0, uses_anonymous_args = 0
  78              		@ link register save eliminated.
  79              	.L5:
 123:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 124:Src/stm32f3xx_it.c **** 
 125:Src/stm32f3xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 126:Src/stm32f3xx_it.c ****   while (1)
  80              		.loc 1 126 3 discriminator 1 view .LVU7
 127:Src/stm32f3xx_it.c ****   {
 128:Src/stm32f3xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 129:Src/stm32f3xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 130:Src/stm32f3xx_it.c ****   }
  81              		.loc 1 130 3 discriminator 1 view .LVU8
 126:Src/stm32f3xx_it.c ****   {
  82              		.loc 1 126 9 discriminator 1 view .LVU9
  83 0000 FEE7     		b	.L5
  84              		.cfi_endproc
  85              	.LFE128:
  87              		.section	.text.BusFault_Handler,"ax",%progbits
  88              		.align	1
  89              		.global	BusFault_Handler
  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  93              		.fpu fpv4-sp-d16
  95              	BusFault_Handler:
  96              	.LFB129:
 131:Src/stm32f3xx_it.c **** }
 132:Src/stm32f3xx_it.c **** 
 133:Src/stm32f3xx_it.c **** /**
 134:Src/stm32f3xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 135:Src/stm32f3xx_it.c ****   */
 136:Src/stm32f3xx_it.c **** void BusFault_Handler(void)
 137:Src/stm32f3xx_it.c **** {
ARM GAS  /tmp/ccgSpuCw.s 			page 5


  97              		.loc 1 137 1 view -0
  98              		.cfi_startproc
  99              		@ Volatile: function does not return.
 100              		@ args = 0, pretend = 0, frame = 0
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102              		@ link register save eliminated.
 103              	.L7:
 138:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 139:Src/stm32f3xx_it.c **** 
 140:Src/stm32f3xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 141:Src/stm32f3xx_it.c ****   while (1)
 104              		.loc 1 141 3 discriminator 1 view .LVU11
 142:Src/stm32f3xx_it.c ****   {
 143:Src/stm32f3xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 144:Src/stm32f3xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 145:Src/stm32f3xx_it.c ****   }
 105              		.loc 1 145 3 discriminator 1 view .LVU12
 141:Src/stm32f3xx_it.c ****   {
 106              		.loc 1 141 9 discriminator 1 view .LVU13
 107 0000 FEE7     		b	.L7
 108              		.cfi_endproc
 109              	.LFE129:
 111              		.section	.text.UsageFault_Handler,"ax",%progbits
 112              		.align	1
 113              		.global	UsageFault_Handler
 114              		.syntax unified
 115              		.thumb
 116              		.thumb_func
 117              		.fpu fpv4-sp-d16
 119              	UsageFault_Handler:
 120              	.LFB130:
 146:Src/stm32f3xx_it.c **** }
 147:Src/stm32f3xx_it.c **** 
 148:Src/stm32f3xx_it.c **** /**
 149:Src/stm32f3xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 150:Src/stm32f3xx_it.c ****   */
 151:Src/stm32f3xx_it.c **** void UsageFault_Handler(void)
 152:Src/stm32f3xx_it.c **** {
 121              		.loc 1 152 1 view -0
 122              		.cfi_startproc
 123              		@ Volatile: function does not return.
 124              		@ args = 0, pretend = 0, frame = 0
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126              		@ link register save eliminated.
 127              	.L9:
 153:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 154:Src/stm32f3xx_it.c **** 
 155:Src/stm32f3xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 156:Src/stm32f3xx_it.c ****   while (1)
 128              		.loc 1 156 3 discriminator 1 view .LVU15
 157:Src/stm32f3xx_it.c ****   {
 158:Src/stm32f3xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 159:Src/stm32f3xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 160:Src/stm32f3xx_it.c ****   }
 129              		.loc 1 160 3 discriminator 1 view .LVU16
 156:Src/stm32f3xx_it.c ****   {
 130              		.loc 1 156 9 discriminator 1 view .LVU17
ARM GAS  /tmp/ccgSpuCw.s 			page 6


 131 0000 FEE7     		b	.L9
 132              		.cfi_endproc
 133              	.LFE130:
 135              		.section	.text.SVC_Handler,"ax",%progbits
 136              		.align	1
 137              		.global	SVC_Handler
 138              		.syntax unified
 139              		.thumb
 140              		.thumb_func
 141              		.fpu fpv4-sp-d16
 143              	SVC_Handler:
 144              	.LFB131:
 161:Src/stm32f3xx_it.c **** }
 162:Src/stm32f3xx_it.c **** 
 163:Src/stm32f3xx_it.c **** /**
 164:Src/stm32f3xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 165:Src/stm32f3xx_it.c ****   */
 166:Src/stm32f3xx_it.c **** void SVC_Handler(void)
 167:Src/stm32f3xx_it.c **** {
 145              		.loc 1 167 1 view -0
 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 0
 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149              		@ link register save eliminated.
 168:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 169:Src/stm32f3xx_it.c **** 
 170:Src/stm32f3xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 171:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 172:Src/stm32f3xx_it.c **** 
 173:Src/stm32f3xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 174:Src/stm32f3xx_it.c **** }
 150              		.loc 1 174 1 view .LVU19
 151 0000 7047     		bx	lr
 152              		.cfi_endproc
 153              	.LFE131:
 155              		.section	.text.DebugMon_Handler,"ax",%progbits
 156              		.align	1
 157              		.global	DebugMon_Handler
 158              		.syntax unified
 159              		.thumb
 160              		.thumb_func
 161              		.fpu fpv4-sp-d16
 163              	DebugMon_Handler:
 164              	.LFB132:
 175:Src/stm32f3xx_it.c **** 
 176:Src/stm32f3xx_it.c **** /**
 177:Src/stm32f3xx_it.c ****   * @brief This function handles Debug monitor.
 178:Src/stm32f3xx_it.c ****   */
 179:Src/stm32f3xx_it.c **** void DebugMon_Handler(void)
 180:Src/stm32f3xx_it.c **** {
 165              		.loc 1 180 1 view -0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 0
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169              		@ link register save eliminated.
 181:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 182:Src/stm32f3xx_it.c **** 
ARM GAS  /tmp/ccgSpuCw.s 			page 7


 183:Src/stm32f3xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 184:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 185:Src/stm32f3xx_it.c **** 
 186:Src/stm32f3xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 187:Src/stm32f3xx_it.c **** }
 170              		.loc 1 187 1 view .LVU21
 171 0000 7047     		bx	lr
 172              		.cfi_endproc
 173              	.LFE132:
 175              		.section	.text.PendSV_Handler,"ax",%progbits
 176              		.align	1
 177              		.global	PendSV_Handler
 178              		.syntax unified
 179              		.thumb
 180              		.thumb_func
 181              		.fpu fpv4-sp-d16
 183              	PendSV_Handler:
 184              	.LFB133:
 188:Src/stm32f3xx_it.c **** 
 189:Src/stm32f3xx_it.c **** /**
 190:Src/stm32f3xx_it.c ****   * @brief This function handles Pendable request for system service.
 191:Src/stm32f3xx_it.c ****   */
 192:Src/stm32f3xx_it.c **** void PendSV_Handler(void)
 193:Src/stm32f3xx_it.c **** {
 185              		.loc 1 193 1 view -0
 186              		.cfi_startproc
 187              		@ args = 0, pretend = 0, frame = 0
 188              		@ frame_needed = 0, uses_anonymous_args = 0
 189              		@ link register save eliminated.
 194:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 195:Src/stm32f3xx_it.c **** 
 196:Src/stm32f3xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 197:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 198:Src/stm32f3xx_it.c **** 
 199:Src/stm32f3xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 200:Src/stm32f3xx_it.c **** }
 190              		.loc 1 200 1 view .LVU23
 191 0000 7047     		bx	lr
 192              		.cfi_endproc
 193              	.LFE133:
 195              		.section	.text.SysTick_Handler,"ax",%progbits
 196              		.align	1
 197              		.global	SysTick_Handler
 198              		.syntax unified
 199              		.thumb
 200              		.thumb_func
 201              		.fpu fpv4-sp-d16
 203              	SysTick_Handler:
 204              	.LFB134:
 201:Src/stm32f3xx_it.c **** 
 202:Src/stm32f3xx_it.c **** /**
 203:Src/stm32f3xx_it.c ****   * @brief This function handles System tick timer.
 204:Src/stm32f3xx_it.c ****   */
 205:Src/stm32f3xx_it.c **** void SysTick_Handler(void)
 206:Src/stm32f3xx_it.c **** {
 205              		.loc 1 206 1 view -0
 206              		.cfi_startproc
ARM GAS  /tmp/ccgSpuCw.s 			page 8


 207              		@ args = 0, pretend = 0, frame = 0
 208              		@ frame_needed = 0, uses_anonymous_args = 0
 209 0000 08B5     		push	{r3, lr}
 210              	.LCFI0:
 211              		.cfi_def_cfa_offset 8
 212              		.cfi_offset 3, -8
 213              		.cfi_offset 14, -4
 207:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 208:Src/stm32f3xx_it.c **** 
 209:Src/stm32f3xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 210:Src/stm32f3xx_it.c ****   HAL_IncTick();
 214              		.loc 1 210 3 view .LVU25
 215 0002 FFF7FEFF 		bl	HAL_IncTick
 216              	.LVL0:
 211:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 212:Src/stm32f3xx_it.c **** 
 213:Src/stm32f3xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 214:Src/stm32f3xx_it.c **** }
 217              		.loc 1 214 1 is_stmt 0 view .LVU26
 218 0006 08BD     		pop	{r3, pc}
 219              		.cfi_endproc
 220              	.LFE134:
 222              		.section	.text.DMA1_Channel2_IRQHandler,"ax",%progbits
 223              		.align	1
 224              		.global	DMA1_Channel2_IRQHandler
 225              		.syntax unified
 226              		.thumb
 227              		.thumb_func
 228              		.fpu fpv4-sp-d16
 230              	DMA1_Channel2_IRQHandler:
 231              	.LFB135:
 215:Src/stm32f3xx_it.c **** 
 216:Src/stm32f3xx_it.c **** /******************************************************************************/
 217:Src/stm32f3xx_it.c **** /* STM32F3xx Peripheral Interrupt Handlers                                    */
 218:Src/stm32f3xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 219:Src/stm32f3xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 220:Src/stm32f3xx_it.c **** /* please refer to the startup file (startup_stm32f3xx.s).                    */
 221:Src/stm32f3xx_it.c **** /******************************************************************************/
 222:Src/stm32f3xx_it.c **** 
 223:Src/stm32f3xx_it.c **** /**
 224:Src/stm32f3xx_it.c ****   * @brief This function handles DMA1 channel2 global interrupt.
 225:Src/stm32f3xx_it.c ****   */
 226:Src/stm32f3xx_it.c **** void DMA1_Channel2_IRQHandler(void)
 227:Src/stm32f3xx_it.c **** {
 232              		.loc 1 227 1 is_stmt 1 view -0
 233              		.cfi_startproc
 234              		@ args = 0, pretend = 0, frame = 0
 235              		@ frame_needed = 0, uses_anonymous_args = 0
 236 0000 08B5     		push	{r3, lr}
 237              	.LCFI1:
 238              		.cfi_def_cfa_offset 8
 239              		.cfi_offset 3, -8
 240              		.cfi_offset 14, -4
 228:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
 229:Src/stm32f3xx_it.c **** 
 230:Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel2_IRQn 0 */
 231:Src/stm32f3xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart3_tx);
ARM GAS  /tmp/ccgSpuCw.s 			page 9


 241              		.loc 1 231 3 view .LVU28
 242 0002 0248     		ldr	r0, .L17
 243 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 244              	.LVL1:
 232:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */
 233:Src/stm32f3xx_it.c **** 
 234:Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel2_IRQn 1 */
 235:Src/stm32f3xx_it.c **** }
 245              		.loc 1 235 1 is_stmt 0 view .LVU29
 246 0008 08BD     		pop	{r3, pc}
 247              	.L18:
 248 000a 00BF     		.align	2
 249              	.L17:
 250 000c 00000000 		.word	hdma_usart3_tx
 251              		.cfi_endproc
 252              	.LFE135:
 254              		.section	.text.DMA1_Channel4_IRQHandler,"ax",%progbits
 255              		.align	1
 256              		.global	DMA1_Channel4_IRQHandler
 257              		.syntax unified
 258              		.thumb
 259              		.thumb_func
 260              		.fpu fpv4-sp-d16
 262              	DMA1_Channel4_IRQHandler:
 263              	.LFB136:
 236:Src/stm32f3xx_it.c **** 
 237:Src/stm32f3xx_it.c **** /**
 238:Src/stm32f3xx_it.c ****   * @brief This function handles DMA1 channel4 global interrupt.
 239:Src/stm32f3xx_it.c ****   */
 240:Src/stm32f3xx_it.c **** void DMA1_Channel4_IRQHandler(void)
 241:Src/stm32f3xx_it.c **** {
 264              		.loc 1 241 1 is_stmt 1 view -0
 265              		.cfi_startproc
 266              		@ args = 0, pretend = 0, frame = 0
 267              		@ frame_needed = 0, uses_anonymous_args = 0
 268 0000 08B5     		push	{r3, lr}
 269              	.LCFI2:
 270              		.cfi_def_cfa_offset 8
 271              		.cfi_offset 3, -8
 272              		.cfi_offset 14, -4
 242:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
 243:Src/stm32f3xx_it.c **** 
 244:Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel4_IRQn 0 */
 245:Src/stm32f3xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart1_tx);
 273              		.loc 1 245 3 view .LVU31
 274 0002 0248     		ldr	r0, .L21
 275 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 276              	.LVL2:
 246:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */
 247:Src/stm32f3xx_it.c **** 
 248:Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel4_IRQn 1 */
 249:Src/stm32f3xx_it.c **** }
 277              		.loc 1 249 1 is_stmt 0 view .LVU32
 278 0008 08BD     		pop	{r3, pc}
 279              	.L22:
 280 000a 00BF     		.align	2
 281              	.L21:
ARM GAS  /tmp/ccgSpuCw.s 			page 10


 282 000c 00000000 		.word	hdma_usart1_tx
 283              		.cfi_endproc
 284              	.LFE136:
 286              		.section	.text.DMA1_Channel7_IRQHandler,"ax",%progbits
 287              		.align	1
 288              		.global	DMA1_Channel7_IRQHandler
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 292              		.fpu fpv4-sp-d16
 294              	DMA1_Channel7_IRQHandler:
 295              	.LFB137:
 250:Src/stm32f3xx_it.c **** 
 251:Src/stm32f3xx_it.c **** /**
 252:Src/stm32f3xx_it.c ****   * @brief This function handles DMA1 channel7 global interrupt.
 253:Src/stm32f3xx_it.c ****   */
 254:Src/stm32f3xx_it.c **** void DMA1_Channel7_IRQHandler(void)
 255:Src/stm32f3xx_it.c **** {
 296              		.loc 1 255 1 is_stmt 1 view -0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 0
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 300 0000 08B5     		push	{r3, lr}
 301              	.LCFI3:
 302              		.cfi_def_cfa_offset 8
 303              		.cfi_offset 3, -8
 304              		.cfi_offset 14, -4
 256:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */
 257:Src/stm32f3xx_it.c **** 
 258:Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel7_IRQn 0 */
 259:Src/stm32f3xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart2_tx);
 305              		.loc 1 259 3 view .LVU34
 306 0002 0248     		ldr	r0, .L25
 307 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 308              	.LVL3:
 260:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */
 261:Src/stm32f3xx_it.c **** 
 262:Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel7_IRQn 1 */
 263:Src/stm32f3xx_it.c **** }
 309              		.loc 1 263 1 is_stmt 0 view .LVU35
 310 0008 08BD     		pop	{r3, pc}
 311              	.L26:
 312 000a 00BF     		.align	2
 313              	.L25:
 314 000c 00000000 		.word	hdma_usart2_tx
 315              		.cfi_endproc
 316              	.LFE137:
 318              		.section	.text.USART1_IRQHandler,"ax",%progbits
 319              		.align	1
 320              		.global	USART1_IRQHandler
 321              		.syntax unified
 322              		.thumb
 323              		.thumb_func
 324              		.fpu fpv4-sp-d16
 326              	USART1_IRQHandler:
 327              	.LFB138:
 264:Src/stm32f3xx_it.c **** 
ARM GAS  /tmp/ccgSpuCw.s 			page 11


 265:Src/stm32f3xx_it.c **** /**
 266:Src/stm32f3xx_it.c ****   * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI li
 267:Src/stm32f3xx_it.c ****   */
 268:Src/stm32f3xx_it.c **** void USART1_IRQHandler(void)
 269:Src/stm32f3xx_it.c **** {
 328              		.loc 1 269 1 is_stmt 1 view -0
 329              		.cfi_startproc
 330              		@ args = 0, pretend = 0, frame = 0
 331              		@ frame_needed = 0, uses_anonymous_args = 0
 332 0000 08B5     		push	{r3, lr}
 333              	.LCFI4:
 334              		.cfi_def_cfa_offset 8
 335              		.cfi_offset 3, -8
 336              		.cfi_offset 14, -4
 270:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 0 */
 271:Src/stm32f3xx_it.c **** 
 272:Src/stm32f3xx_it.c ****   /* USER CODE END USART1_IRQn 0 */
 273:Src/stm32f3xx_it.c ****   HAL_UART_IRQHandler(&huart1);
 337              		.loc 1 273 3 view .LVU37
 338 0002 0248     		ldr	r0, .L29
 339 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 340              	.LVL4:
 274:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 1 */
 275:Src/stm32f3xx_it.c **** 
 276:Src/stm32f3xx_it.c ****   /* USER CODE END USART1_IRQn 1 */
 277:Src/stm32f3xx_it.c **** }
 341              		.loc 1 277 1 is_stmt 0 view .LVU38
 342 0008 08BD     		pop	{r3, pc}
 343              	.L30:
 344 000a 00BF     		.align	2
 345              	.L29:
 346 000c 00000000 		.word	huart1
 347              		.cfi_endproc
 348              	.LFE138:
 350              		.section	.text.USART2_IRQHandler,"ax",%progbits
 351              		.align	1
 352              		.global	USART2_IRQHandler
 353              		.syntax unified
 354              		.thumb
 355              		.thumb_func
 356              		.fpu fpv4-sp-d16
 358              	USART2_IRQHandler:
 359              	.LFB139:
 278:Src/stm32f3xx_it.c **** 
 279:Src/stm32f3xx_it.c **** /**
 280:Src/stm32f3xx_it.c ****   * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI li
 281:Src/stm32f3xx_it.c ****   */
 282:Src/stm32f3xx_it.c **** void USART2_IRQHandler(void)
 283:Src/stm32f3xx_it.c **** {
 360              		.loc 1 283 1 is_stmt 1 view -0
 361              		.cfi_startproc
 362              		@ args = 0, pretend = 0, frame = 0
 363              		@ frame_needed = 0, uses_anonymous_args = 0
 364 0000 08B5     		push	{r3, lr}
 365              	.LCFI5:
 366              		.cfi_def_cfa_offset 8
 367              		.cfi_offset 3, -8
ARM GAS  /tmp/ccgSpuCw.s 			page 12


 368              		.cfi_offset 14, -4
 284:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN USART2_IRQn 0 */
 285:Src/stm32f3xx_it.c **** 
 286:Src/stm32f3xx_it.c ****   /* USER CODE END USART2_IRQn 0 */
 287:Src/stm32f3xx_it.c ****   HAL_UART_IRQHandler(&huart2);
 369              		.loc 1 287 3 view .LVU40
 370 0002 0248     		ldr	r0, .L33
 371 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 372              	.LVL5:
 288:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN USART2_IRQn 1 */
 289:Src/stm32f3xx_it.c **** 
 290:Src/stm32f3xx_it.c ****   /* USER CODE END USART2_IRQn 1 */
 291:Src/stm32f3xx_it.c **** }
 373              		.loc 1 291 1 is_stmt 0 view .LVU41
 374 0008 08BD     		pop	{r3, pc}
 375              	.L34:
 376 000a 00BF     		.align	2
 377              	.L33:
 378 000c 00000000 		.word	huart2
 379              		.cfi_endproc
 380              	.LFE139:
 382              		.section	.text.USART3_IRQHandler,"ax",%progbits
 383              		.align	1
 384              		.global	USART3_IRQHandler
 385              		.syntax unified
 386              		.thumb
 387              		.thumb_func
 388              		.fpu fpv4-sp-d16
 390              	USART3_IRQHandler:
 391              	.LFB140:
 292:Src/stm32f3xx_it.c **** 
 293:Src/stm32f3xx_it.c **** /**
 294:Src/stm32f3xx_it.c ****   * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI li
 295:Src/stm32f3xx_it.c ****   */
 296:Src/stm32f3xx_it.c **** void USART3_IRQHandler(void)
 297:Src/stm32f3xx_it.c **** {
 392              		.loc 1 297 1 is_stmt 1 view -0
 393              		.cfi_startproc
 394              		@ args = 0, pretend = 0, frame = 0
 395              		@ frame_needed = 0, uses_anonymous_args = 0
 396 0000 08B5     		push	{r3, lr}
 397              	.LCFI6:
 398              		.cfi_def_cfa_offset 8
 399              		.cfi_offset 3, -8
 400              		.cfi_offset 14, -4
 298:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN USART3_IRQn 0 */
 299:Src/stm32f3xx_it.c **** 
 300:Src/stm32f3xx_it.c ****   /* USER CODE END USART3_IRQn 0 */
 301:Src/stm32f3xx_it.c ****   HAL_UART_IRQHandler(&huart3);
 401              		.loc 1 301 3 view .LVU43
 402 0002 0248     		ldr	r0, .L37
 403 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 404              	.LVL6:
 302:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN USART3_IRQn 1 */
 303:Src/stm32f3xx_it.c **** 
 304:Src/stm32f3xx_it.c ****   /* USER CODE END USART3_IRQn 1 */
 305:Src/stm32f3xx_it.c **** }
ARM GAS  /tmp/ccgSpuCw.s 			page 13


 405              		.loc 1 305 1 is_stmt 0 view .LVU44
 406 0008 08BD     		pop	{r3, pc}
 407              	.L38:
 408 000a 00BF     		.align	2
 409              	.L37:
 410 000c 00000000 		.word	huart3
 411              		.cfi_endproc
 412              	.LFE140:
 414              		.section	.text.UART5_IRQHandler,"ax",%progbits
 415              		.align	1
 416              		.global	UART5_IRQHandler
 417              		.syntax unified
 418              		.thumb
 419              		.thumb_func
 420              		.fpu fpv4-sp-d16
 422              	UART5_IRQHandler:
 423              	.LFB141:
 306:Src/stm32f3xx_it.c **** 
 307:Src/stm32f3xx_it.c **** /**
 308:Src/stm32f3xx_it.c ****   * @brief This function handles UART5 global interrupt / UART5 wake-up interrupt through EXTI line
 309:Src/stm32f3xx_it.c ****   */
 310:Src/stm32f3xx_it.c **** void UART5_IRQHandler(void)
 311:Src/stm32f3xx_it.c **** {
 424              		.loc 1 311 1 is_stmt 1 view -0
 425              		.cfi_startproc
 426              		@ args = 0, pretend = 0, frame = 0
 427              		@ frame_needed = 0, uses_anonymous_args = 0
 428 0000 08B5     		push	{r3, lr}
 429              	.LCFI7:
 430              		.cfi_def_cfa_offset 8
 431              		.cfi_offset 3, -8
 432              		.cfi_offset 14, -4
 312:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN UART5_IRQn 0 */
 313:Src/stm32f3xx_it.c **** 
 314:Src/stm32f3xx_it.c ****   /* USER CODE END UART5_IRQn 0 */
 315:Src/stm32f3xx_it.c ****   HAL_UART_IRQHandler(&huart5);
 433              		.loc 1 315 3 view .LVU46
 434 0002 0248     		ldr	r0, .L41
 435 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 436              	.LVL7:
 316:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN UART5_IRQn 1 */
 317:Src/stm32f3xx_it.c **** 
 318:Src/stm32f3xx_it.c ****   /* USER CODE END UART5_IRQn 1 */
 319:Src/stm32f3xx_it.c **** }
 437              		.loc 1 319 1 is_stmt 0 view .LVU47
 438 0008 08BD     		pop	{r3, pc}
 439              	.L42:
 440 000a 00BF     		.align	2
 441              	.L41:
 442 000c 00000000 		.word	huart5
 443              		.cfi_endproc
 444              	.LFE141:
 446              		.section	.text.TIM6_DAC_IRQHandler,"ax",%progbits
 447              		.align	1
 448              		.global	TIM6_DAC_IRQHandler
 449              		.syntax unified
 450              		.thumb
ARM GAS  /tmp/ccgSpuCw.s 			page 14


 451              		.thumb_func
 452              		.fpu fpv4-sp-d16
 454              	TIM6_DAC_IRQHandler:
 455              	.LFB142:
 320:Src/stm32f3xx_it.c **** 
 321:Src/stm32f3xx_it.c **** /**
 322:Src/stm32f3xx_it.c ****   * @brief This function handles TIM6 global interrupt and DAC1 underrun interrupt.
 323:Src/stm32f3xx_it.c ****   */
 324:Src/stm32f3xx_it.c **** void TIM6_DAC_IRQHandler(void)
 325:Src/stm32f3xx_it.c **** {
 456              		.loc 1 325 1 is_stmt 1 view -0
 457              		.cfi_startproc
 458              		@ args = 0, pretend = 0, frame = 0
 459              		@ frame_needed = 0, uses_anonymous_args = 0
 460 0000 08B5     		push	{r3, lr}
 461              	.LCFI8:
 462              		.cfi_def_cfa_offset 8
 463              		.cfi_offset 3, -8
 464              		.cfi_offset 14, -4
 326:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
 327:Src/stm32f3xx_it.c **** 
 328:Src/stm32f3xx_it.c ****   /* USER CODE END TIM6_DAC_IRQn 0 */
 329:Src/stm32f3xx_it.c ****   HAL_TIM_IRQHandler(&htim6);
 465              		.loc 1 329 3 view .LVU49
 466 0002 0248     		ldr	r0, .L45
 467 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 468              	.LVL8:
 330:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
 331:Src/stm32f3xx_it.c **** 
 332:Src/stm32f3xx_it.c ****   /* USER CODE END TIM6_DAC_IRQn 1 */
 333:Src/stm32f3xx_it.c **** }
 469              		.loc 1 333 1 is_stmt 0 view .LVU50
 470 0008 08BD     		pop	{r3, pc}
 471              	.L46:
 472 000a 00BF     		.align	2
 473              	.L45:
 474 000c 00000000 		.word	htim6
 475              		.cfi_endproc
 476              	.LFE142:
 478              		.section	.text.TIM7_IRQHandler,"ax",%progbits
 479              		.align	1
 480              		.global	TIM7_IRQHandler
 481              		.syntax unified
 482              		.thumb
 483              		.thumb_func
 484              		.fpu fpv4-sp-d16
 486              	TIM7_IRQHandler:
 487              	.LFB143:
 334:Src/stm32f3xx_it.c **** 
 335:Src/stm32f3xx_it.c **** /**
 336:Src/stm32f3xx_it.c ****   * @brief This function handles TIM7 global interrupt.
 337:Src/stm32f3xx_it.c ****   */
 338:Src/stm32f3xx_it.c **** void TIM7_IRQHandler(void)
 339:Src/stm32f3xx_it.c **** {
 488              		.loc 1 339 1 is_stmt 1 view -0
 489              		.cfi_startproc
 490              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccgSpuCw.s 			page 15


 491              		@ frame_needed = 0, uses_anonymous_args = 0
 492 0000 08B5     		push	{r3, lr}
 493              	.LCFI9:
 494              		.cfi_def_cfa_offset 8
 495              		.cfi_offset 3, -8
 496              		.cfi_offset 14, -4
 340:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN TIM7_IRQn 0 */
 341:Src/stm32f3xx_it.c **** 
 342:Src/stm32f3xx_it.c ****   /* USER CODE END TIM7_IRQn 0 */
 343:Src/stm32f3xx_it.c ****   HAL_TIM_IRQHandler(&htim7);
 497              		.loc 1 343 3 view .LVU52
 498 0002 0248     		ldr	r0, .L49
 499 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 500              	.LVL9:
 344:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN TIM7_IRQn 1 */
 345:Src/stm32f3xx_it.c **** 
 346:Src/stm32f3xx_it.c ****   /* USER CODE END TIM7_IRQn 1 */
 347:Src/stm32f3xx_it.c **** }
 501              		.loc 1 347 1 is_stmt 0 view .LVU53
 502 0008 08BD     		pop	{r3, pc}
 503              	.L50:
 504 000a 00BF     		.align	2
 505              	.L49:
 506 000c 00000000 		.word	htim7
 507              		.cfi_endproc
 508              	.LFE143:
 510              		.text
 511              	.Letext0:
 512              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 513              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 514              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 515              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
 516              		.file 6 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 517              		.file 7 "/usr/include/newlib/sys/_types.h"
 518              		.file 8 "/usr/include/newlib/sys/reent.h"
 519              		.file 9 "/usr/include/newlib/sys/lock.h"
 520              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 521              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 522              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 523              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
 524              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 525              		.file 15 "Inc/ibus.h"
 526              		.file 16 "Inc/ibus_stm32.h"
 527              		.file 17 "Inc/tfmini.h"
 528              		.file 18 "Inc/tfmini_stm32.h"
 529              		.file 19 "Inc/failsafe.h"
 530              		.file 20 "Inc/main.h"
ARM GAS  /tmp/ccgSpuCw.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_it.c
     /tmp/ccgSpuCw.s:18     .text.NMI_Handler:0000000000000000 $t
     /tmp/ccgSpuCw.s:26     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/ccgSpuCw.s:40     .text.HardFault_Handler:0000000000000000 $t
     /tmp/ccgSpuCw.s:47     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/ccgSpuCw.s:64     .text.MemManage_Handler:0000000000000000 $t
     /tmp/ccgSpuCw.s:71     .text.MemManage_Handler:0000000000000000 MemManage_Handler
     /tmp/ccgSpuCw.s:88     .text.BusFault_Handler:0000000000000000 $t
     /tmp/ccgSpuCw.s:95     .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/ccgSpuCw.s:112    .text.UsageFault_Handler:0000000000000000 $t
     /tmp/ccgSpuCw.s:119    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/ccgSpuCw.s:136    .text.SVC_Handler:0000000000000000 $t
     /tmp/ccgSpuCw.s:143    .text.SVC_Handler:0000000000000000 SVC_Handler
     /tmp/ccgSpuCw.s:156    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/ccgSpuCw.s:163    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/ccgSpuCw.s:176    .text.PendSV_Handler:0000000000000000 $t
     /tmp/ccgSpuCw.s:183    .text.PendSV_Handler:0000000000000000 PendSV_Handler
     /tmp/ccgSpuCw.s:196    .text.SysTick_Handler:0000000000000000 $t
     /tmp/ccgSpuCw.s:203    .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/ccgSpuCw.s:223    .text.DMA1_Channel2_IRQHandler:0000000000000000 $t
     /tmp/ccgSpuCw.s:230    .text.DMA1_Channel2_IRQHandler:0000000000000000 DMA1_Channel2_IRQHandler
     /tmp/ccgSpuCw.s:250    .text.DMA1_Channel2_IRQHandler:000000000000000c $d
     /tmp/ccgSpuCw.s:255    .text.DMA1_Channel4_IRQHandler:0000000000000000 $t
     /tmp/ccgSpuCw.s:262    .text.DMA1_Channel4_IRQHandler:0000000000000000 DMA1_Channel4_IRQHandler
     /tmp/ccgSpuCw.s:282    .text.DMA1_Channel4_IRQHandler:000000000000000c $d
     /tmp/ccgSpuCw.s:287    .text.DMA1_Channel7_IRQHandler:0000000000000000 $t
     /tmp/ccgSpuCw.s:294    .text.DMA1_Channel7_IRQHandler:0000000000000000 DMA1_Channel7_IRQHandler
     /tmp/ccgSpuCw.s:314    .text.DMA1_Channel7_IRQHandler:000000000000000c $d
     /tmp/ccgSpuCw.s:319    .text.USART1_IRQHandler:0000000000000000 $t
     /tmp/ccgSpuCw.s:326    .text.USART1_IRQHandler:0000000000000000 USART1_IRQHandler
     /tmp/ccgSpuCw.s:346    .text.USART1_IRQHandler:000000000000000c $d
     /tmp/ccgSpuCw.s:351    .text.USART2_IRQHandler:0000000000000000 $t
     /tmp/ccgSpuCw.s:358    .text.USART2_IRQHandler:0000000000000000 USART2_IRQHandler
     /tmp/ccgSpuCw.s:378    .text.USART2_IRQHandler:000000000000000c $d
     /tmp/ccgSpuCw.s:383    .text.USART3_IRQHandler:0000000000000000 $t
     /tmp/ccgSpuCw.s:390    .text.USART3_IRQHandler:0000000000000000 USART3_IRQHandler
     /tmp/ccgSpuCw.s:410    .text.USART3_IRQHandler:000000000000000c $d
     /tmp/ccgSpuCw.s:415    .text.UART5_IRQHandler:0000000000000000 $t
     /tmp/ccgSpuCw.s:422    .text.UART5_IRQHandler:0000000000000000 UART5_IRQHandler
     /tmp/ccgSpuCw.s:442    .text.UART5_IRQHandler:000000000000000c $d
     /tmp/ccgSpuCw.s:447    .text.TIM6_DAC_IRQHandler:0000000000000000 $t
     /tmp/ccgSpuCw.s:454    .text.TIM6_DAC_IRQHandler:0000000000000000 TIM6_DAC_IRQHandler
     /tmp/ccgSpuCw.s:474    .text.TIM6_DAC_IRQHandler:000000000000000c $d
     /tmp/ccgSpuCw.s:479    .text.TIM7_IRQHandler:0000000000000000 $t
     /tmp/ccgSpuCw.s:486    .text.TIM7_IRQHandler:0000000000000000 TIM7_IRQHandler
     /tmp/ccgSpuCw.s:506    .text.TIM7_IRQHandler:000000000000000c $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_DMA_IRQHandler
hdma_usart3_tx
hdma_usart1_tx
hdma_usart2_tx
HAL_UART_IRQHandler
huart1
huart2
ARM GAS  /tmp/ccgSpuCw.s 			page 17


huart3
huart5
HAL_TIM_IRQHandler
htim6
htim7
