LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY estrutura_OverTheRainbow IS
	PORT(
		clock_est, stop, play	: IN std_logic;
		buzzer : OUT std_logic
	);
END estrutura_OverTheRainbow;

ARCHITECTURE arc_est_frere OF estrutura_OverTheRainbow IS
	SIGNAL Disparo_est, Saida_est : std_logic;
	SIGNAL Overflow_temp_est : std_logic_vector (27 DOWNTO 0);
	SIGNAL overflow_dc_est : std_logic_vector (27 DOWNTO 0);
	SIGNAL inutil : std_logic;
	
	COMPONENT temporizador IS
	PORT(
		 Clock_in, Disparo 	: IN std_logic;
		 Overflow   			: std_logic_vector (27 DOWNTO 0);
		 Saida      			: OUT std_logic
		);
	END COMPONENT;
		
	COMPONENT divisor_clock IS
	PORT(
		clk_in 	 : IN  std_logic;
		overflow  : std_logic_vector (27 DOWNTO 0);
		clk_out	 : OUT std_logic
		);
	END COMPONENT;
	
	COMPONENT FrereJacques IS
	PORT(
			Clk_in, Duracao, Stop_in, Play_in : IN std_logic;
			Clk_out, Disparo                  : OUT std_logic;
         Temp_out, Freq_out                : OUT std_logic_vector (27 DOWNTO 0)
		);
	END COMPONENT;
	
BEGIN
	
	temp	:	temporizador PORT MAP(
		Clock_in => clock_est,
		Disparo => Disparo_est,
		Overflow => Overflow_temp_est,
		Saida => Saida_est
	);
		
		
	div_clk : divisor_clock PORT MAP(
		clk_in => clock_est,
		overflow => overflow_dc_est,
		clk_out => inutil
	);
	
	controle : FrereJacques PORT MAP(
		Clk_in => clock_est,
		stop_in => stop,
		play_in => play,
		Disparo => Disparo_est,
		Duracao => Saida_est,
		Temp_out => Overflow_temp_est,
		Freq_out => overflow_dc_est,
		Clk_out => buzzer
	);
	
END ARCHITECTURE;