module clk_25MHz_generator(
	input clk,
	output reg clk_25MHz

);


always @(posedge clk_25MHz)