--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml full_adder.twx full_adder.ncd -o full_adder.twr
full_adder.pcf -ucf pins.ucf

Design file:              full_adder.ncd
Physical constraint file: full_adder.pcf
Device,package,speed:     xc3s500e,vq100,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 463 paths analyzed, 61 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.445ns.
--------------------------------------------------------------------------------

Paths for end point digit_sel_0 (SLICE_X20Y39.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_counter_14 (FF)
  Destination:          digit_sel_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.406ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.092 - 0.131)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescaler_counter_14 to digit_sel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y83.XQ      Tcko                  0.591   prescaler_counter<14>
                                                       prescaler_counter_14
    SLICE_X30Y83.F1      net (fanout=2)        1.020   prescaler_counter<14>
    SLICE_X30Y83.X       Tilo                  0.759   prescaler_counter_cmp_eq000053
                                                       prescaler_counter_cmp_eq000053
    SLICE_X30Y79.F4      net (fanout=1)        0.275   prescaler_counter_cmp_eq000053
    SLICE_X30Y79.X       Tilo                  0.759   prescaler_counter_cmp_eq0000
                                                       prescaler_counter_cmp_eq000067
    SLICE_X20Y38.G3      net (fanout=10)       2.049   prescaler_counter_cmp_eq0000
    SLICE_X20Y38.Y       Tilo                  0.759   Mrom_anode
                                                       digit_sel_and00001
    SLICE_X20Y39.SR      net (fanout=1)        0.284   digit_sel_and0000
    SLICE_X20Y39.CLK     Tsrck                 0.910   digit_sel<0>
                                                       digit_sel_0
    -------------------------------------------------  ---------------------------
    Total                                      7.406ns (3.778ns logic, 3.628ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_counter_15 (FF)
  Destination:          digit_sel_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.096ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.092 - 0.131)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescaler_counter_15 to digit_sel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y83.YQ      Tcko                  0.587   prescaler_counter<14>
                                                       prescaler_counter_15
    SLICE_X30Y83.F3      net (fanout=2)        0.714   prescaler_counter<15>
    SLICE_X30Y83.X       Tilo                  0.759   prescaler_counter_cmp_eq000053
                                                       prescaler_counter_cmp_eq000053
    SLICE_X30Y79.F4      net (fanout=1)        0.275   prescaler_counter_cmp_eq000053
    SLICE_X30Y79.X       Tilo                  0.759   prescaler_counter_cmp_eq0000
                                                       prescaler_counter_cmp_eq000067
    SLICE_X20Y38.G3      net (fanout=10)       2.049   prescaler_counter_cmp_eq0000
    SLICE_X20Y38.Y       Tilo                  0.759   Mrom_anode
                                                       digit_sel_and00001
    SLICE_X20Y39.SR      net (fanout=1)        0.284   digit_sel_and0000
    SLICE_X20Y39.CLK     Tsrck                 0.910   digit_sel<0>
                                                       digit_sel_0
    -------------------------------------------------  ---------------------------
    Total                                      7.096ns (3.774ns logic, 3.322ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_counter_2 (FF)
  Destination:          digit_sel_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.046ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.092 - 0.123)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescaler_counter_2 to digit_sel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y77.XQ      Tcko                  0.591   prescaler_counter<2>
                                                       prescaler_counter_2
    SLICE_X30Y76.F1      net (fanout=2)        0.526   prescaler_counter<2>
    SLICE_X30Y76.X       Tilo                  0.759   prescaler_counter_cmp_eq000019
                                                       prescaler_counter_cmp_eq000019
    SLICE_X30Y79.F1      net (fanout=1)        0.409   prescaler_counter_cmp_eq000019
    SLICE_X30Y79.X       Tilo                  0.759   prescaler_counter_cmp_eq0000
                                                       prescaler_counter_cmp_eq000067
    SLICE_X20Y38.G3      net (fanout=10)       2.049   prescaler_counter_cmp_eq0000
    SLICE_X20Y38.Y       Tilo                  0.759   Mrom_anode
                                                       digit_sel_and00001
    SLICE_X20Y39.SR      net (fanout=1)        0.284   digit_sel_and0000
    SLICE_X20Y39.CLK     Tsrck                 0.910   digit_sel<0>
                                                       digit_sel_0
    -------------------------------------------------  ---------------------------
    Total                                      7.046ns (3.778ns logic, 3.268ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point digit_sel_1 (SLICE_X20Y39.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_counter_14 (FF)
  Destination:          digit_sel_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.406ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.092 - 0.131)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescaler_counter_14 to digit_sel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y83.XQ      Tcko                  0.591   prescaler_counter<14>
                                                       prescaler_counter_14
    SLICE_X30Y83.F1      net (fanout=2)        1.020   prescaler_counter<14>
    SLICE_X30Y83.X       Tilo                  0.759   prescaler_counter_cmp_eq000053
                                                       prescaler_counter_cmp_eq000053
    SLICE_X30Y79.F4      net (fanout=1)        0.275   prescaler_counter_cmp_eq000053
    SLICE_X30Y79.X       Tilo                  0.759   prescaler_counter_cmp_eq0000
                                                       prescaler_counter_cmp_eq000067
    SLICE_X20Y38.G3      net (fanout=10)       2.049   prescaler_counter_cmp_eq0000
    SLICE_X20Y38.Y       Tilo                  0.759   Mrom_anode
                                                       digit_sel_and00001
    SLICE_X20Y39.SR      net (fanout=1)        0.284   digit_sel_and0000
    SLICE_X20Y39.CLK     Tsrck                 0.910   digit_sel<0>
                                                       digit_sel_1
    -------------------------------------------------  ---------------------------
    Total                                      7.406ns (3.778ns logic, 3.628ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_counter_15 (FF)
  Destination:          digit_sel_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.096ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.092 - 0.131)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescaler_counter_15 to digit_sel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y83.YQ      Tcko                  0.587   prescaler_counter<14>
                                                       prescaler_counter_15
    SLICE_X30Y83.F3      net (fanout=2)        0.714   prescaler_counter<15>
    SLICE_X30Y83.X       Tilo                  0.759   prescaler_counter_cmp_eq000053
                                                       prescaler_counter_cmp_eq000053
    SLICE_X30Y79.F4      net (fanout=1)        0.275   prescaler_counter_cmp_eq000053
    SLICE_X30Y79.X       Tilo                  0.759   prescaler_counter_cmp_eq0000
                                                       prescaler_counter_cmp_eq000067
    SLICE_X20Y38.G3      net (fanout=10)       2.049   prescaler_counter_cmp_eq0000
    SLICE_X20Y38.Y       Tilo                  0.759   Mrom_anode
                                                       digit_sel_and00001
    SLICE_X20Y39.SR      net (fanout=1)        0.284   digit_sel_and0000
    SLICE_X20Y39.CLK     Tsrck                 0.910   digit_sel<0>
                                                       digit_sel_1
    -------------------------------------------------  ---------------------------
    Total                                      7.096ns (3.774ns logic, 3.322ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_counter_2 (FF)
  Destination:          digit_sel_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.046ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.092 - 0.123)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescaler_counter_2 to digit_sel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y77.XQ      Tcko                  0.591   prescaler_counter<2>
                                                       prescaler_counter_2
    SLICE_X30Y76.F1      net (fanout=2)        0.526   prescaler_counter<2>
    SLICE_X30Y76.X       Tilo                  0.759   prescaler_counter_cmp_eq000019
                                                       prescaler_counter_cmp_eq000019
    SLICE_X30Y79.F1      net (fanout=1)        0.409   prescaler_counter_cmp_eq000019
    SLICE_X30Y79.X       Tilo                  0.759   prescaler_counter_cmp_eq0000
                                                       prescaler_counter_cmp_eq000067
    SLICE_X20Y38.G3      net (fanout=10)       2.049   prescaler_counter_cmp_eq0000
    SLICE_X20Y38.Y       Tilo                  0.759   Mrom_anode
                                                       digit_sel_and00001
    SLICE_X20Y39.SR      net (fanout=1)        0.284   digit_sel_and0000
    SLICE_X20Y39.CLK     Tsrck                 0.910   digit_sel<0>
                                                       digit_sel_1
    -------------------------------------------------  ---------------------------
    Total                                      7.046ns (3.778ns logic, 3.268ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point digit_sel_0 (SLICE_X20Y39.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_counter_14 (FF)
  Destination:          digit_sel_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.570ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.092 - 0.131)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescaler_counter_14 to digit_sel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y83.XQ      Tcko                  0.591   prescaler_counter<14>
                                                       prescaler_counter_14
    SLICE_X30Y83.F1      net (fanout=2)        1.020   prescaler_counter<14>
    SLICE_X30Y83.X       Tilo                  0.759   prescaler_counter_cmp_eq000053
                                                       prescaler_counter_cmp_eq000053
    SLICE_X30Y79.F4      net (fanout=1)        0.275   prescaler_counter_cmp_eq000053
    SLICE_X30Y79.X       Tilo                  0.759   prescaler_counter_cmp_eq0000
                                                       prescaler_counter_cmp_eq000067
    SLICE_X20Y39.CE      net (fanout=10)       2.611   prescaler_counter_cmp_eq0000
    SLICE_X20Y39.CLK     Tceck                 0.555   digit_sel<0>
                                                       digit_sel_0
    -------------------------------------------------  ---------------------------
    Total                                      6.570ns (2.664ns logic, 3.906ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_counter_15 (FF)
  Destination:          digit_sel_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.260ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.092 - 0.131)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescaler_counter_15 to digit_sel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y83.YQ      Tcko                  0.587   prescaler_counter<14>
                                                       prescaler_counter_15
    SLICE_X30Y83.F3      net (fanout=2)        0.714   prescaler_counter<15>
    SLICE_X30Y83.X       Tilo                  0.759   prescaler_counter_cmp_eq000053
                                                       prescaler_counter_cmp_eq000053
    SLICE_X30Y79.F4      net (fanout=1)        0.275   prescaler_counter_cmp_eq000053
    SLICE_X30Y79.X       Tilo                  0.759   prescaler_counter_cmp_eq0000
                                                       prescaler_counter_cmp_eq000067
    SLICE_X20Y39.CE      net (fanout=10)       2.611   prescaler_counter_cmp_eq0000
    SLICE_X20Y39.CLK     Tceck                 0.555   digit_sel<0>
                                                       digit_sel_0
    -------------------------------------------------  ---------------------------
    Total                                      6.260ns (2.660ns logic, 3.600ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_counter_2 (FF)
  Destination:          digit_sel_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.210ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.092 - 0.123)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescaler_counter_2 to digit_sel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y77.XQ      Tcko                  0.591   prescaler_counter<2>
                                                       prescaler_counter_2
    SLICE_X30Y76.F1      net (fanout=2)        0.526   prescaler_counter<2>
    SLICE_X30Y76.X       Tilo                  0.759   prescaler_counter_cmp_eq000019
                                                       prescaler_counter_cmp_eq000019
    SLICE_X30Y79.F1      net (fanout=1)        0.409   prescaler_counter_cmp_eq000019
    SLICE_X30Y79.X       Tilo                  0.759   prescaler_counter_cmp_eq0000
                                                       prescaler_counter_cmp_eq000067
    SLICE_X20Y39.CE      net (fanout=10)       2.611   prescaler_counter_cmp_eq0000
    SLICE_X20Y39.CLK     Tceck                 0.555   digit_sel<0>
                                                       digit_sel_0
    -------------------------------------------------  ---------------------------
    Total                                      6.210ns (2.664ns logic, 3.546ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point digit_sel_0 (SLICE_X20Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               digit_sel_0 (FF)
  Destination:          digit_sel_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.422ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: digit_sel_0 to digit_sel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y39.XQ      Tcko                  0.474   digit_sel<0>
                                                       digit_sel_0
    SLICE_X20Y39.BX      net (fanout=7)        0.814   digit_sel<0>
    SLICE_X20Y39.CLK     Tckdi       (-Th)    -0.134   digit_sel<0>
                                                       digit_sel_0
    -------------------------------------------------  ---------------------------
    Total                                      1.422ns (0.608ns logic, 0.814ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point digit_sel_1 (SLICE_X20Y39.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               digit_sel_1 (FF)
  Destination:          digit_sel_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.569ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: digit_sel_1 to digit_sel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y39.YQ      Tcko                  0.522   digit_sel<0>
                                                       digit_sel_1
    SLICE_X20Y39.G4      net (fanout=6)        0.487   digit_sel<1>
    SLICE_X20Y39.CLK     Tckg        (-Th)    -0.560   digit_sel<0>
                                                       Result<1>11
                                                       digit_sel_1
    -------------------------------------------------  ---------------------------
    Total                                      1.569ns (1.082ns logic, 0.487ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------

Paths for end point prescaler_counter_2 (SLICE_X31Y77.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               prescaler_counter_2 (FF)
  Destination:          prescaler_counter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: prescaler_counter_2 to prescaler_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y77.XQ      Tcko                  0.473   prescaler_counter<2>
                                                       prescaler_counter_2
    SLICE_X31Y77.F4      net (fanout=2)        0.344   prescaler_counter<2>
    SLICE_X31Y77.CLK     Tckf        (-Th)    -0.801   prescaler_counter<2>
                                                       prescaler_counter<2>_rt
                                                       Mcount_prescaler_counter_xor<2>
                                                       prescaler_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      1.618ns (1.274ns logic, 0.344ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.598ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: digit_sel<0>/CLK
  Logical resource: digit_sel_0/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.598ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: digit_sel<0>/CLK
  Logical resource: digit_sel_0/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.598ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: digit_sel<0>/CLK
  Logical resource: digit_sel_0/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.445|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 463 paths, 0 nets, and 69 connections

Design statistics:
   Minimum period:   7.445ns{1}   (Maximum frequency: 134.318MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 26 18:12:41 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 344 MB



