Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May  2 16:16:47 2023
| Host         : NAVAL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_module_timing_summary_routed.rpt -pb main_module_timing_summary_routed.pb -rpx main_module_timing_summary_routed.rpx -warn_on_violation
| Design       : main_module
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 23 register/latch pins with no clock driven by root clock pin: F/clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 41 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.310        0.000                      0                   28        0.246        0.000                      0                   28        3.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.310        0.000                      0                   28        0.246        0.000                      0                   28        3.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 F/counterD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F/counterD_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 2.083ns (75.828%)  route 0.664ns (24.172%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.850     5.924    F/clk_in_IBUF_BUFG
    SLICE_X108Y79        FDRE                                         r  F/counterD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDRE (Prop_fdre_C_Q)         0.518     6.442 r  F/counterD_reg[1]/Q
                         net (fo=2, routed)           0.664     7.106    F/counterD_reg_n_0_[1]
    SLICE_X108Y79        LUT2 (Prop_lut2_I1_O)        0.124     7.230 r  F/counterD[0]_i_3/O
                         net (fo=1, routed)           0.000     7.230    F/counterD[0]_i_3_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.763 r  F/counterD_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.763    F/counterD_reg[0]_i_1_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.880 r  F/counterD_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.880    F/counterD_reg[4]_i_1_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.997 r  F/counterD_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.997    F/counterD_reg[8]_i_1_n_0
    SLICE_X108Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.114 r  F/counterD_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    F/counterD_reg[12]_i_1_n_0
    SLICE_X108Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.231 r  F/counterD_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.231    F/counterD_reg[16]_i_1_n_0
    SLICE_X108Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.348 r  F/counterD_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.348    F/counterD_reg[20]_i_1_n_0
    SLICE_X108Y85        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.671 r  F/counterD_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.671    F/counterD_reg[24]_i_1_n_6
    SLICE_X108Y85        FDRE                                         r  F/counterD_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.678    13.442    F/clk_in_IBUF_BUFG
    SLICE_X108Y85        FDRE                                         r  F/counterD_reg[25]/C
                         clock pessimism              0.464    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X108Y85        FDRE (Setup_fdre_C_D)        0.109    13.980    F/counterD_reg[25]
  -------------------------------------------------------------------
                         required time                         13.980    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 F/counterD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F/counterD_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 1.999ns (75.066%)  route 0.664ns (24.934%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.850     5.924    F/clk_in_IBUF_BUFG
    SLICE_X108Y79        FDRE                                         r  F/counterD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDRE (Prop_fdre_C_Q)         0.518     6.442 r  F/counterD_reg[1]/Q
                         net (fo=2, routed)           0.664     7.106    F/counterD_reg_n_0_[1]
    SLICE_X108Y79        LUT2 (Prop_lut2_I1_O)        0.124     7.230 r  F/counterD[0]_i_3/O
                         net (fo=1, routed)           0.000     7.230    F/counterD[0]_i_3_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.763 r  F/counterD_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.763    F/counterD_reg[0]_i_1_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.880 r  F/counterD_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.880    F/counterD_reg[4]_i_1_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.997 r  F/counterD_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.997    F/counterD_reg[8]_i_1_n_0
    SLICE_X108Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.114 r  F/counterD_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    F/counterD_reg[12]_i_1_n_0
    SLICE_X108Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.231 r  F/counterD_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.231    F/counterD_reg[16]_i_1_n_0
    SLICE_X108Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.348 r  F/counterD_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.348    F/counterD_reg[20]_i_1_n_0
    SLICE_X108Y85        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.587 r  F/counterD_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.587    F/counterD_reg[24]_i_1_n_5
    SLICE_X108Y85        FDRE                                         r  F/counterD_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.678    13.442    F/clk_in_IBUF_BUFG
    SLICE_X108Y85        FDRE                                         r  F/counterD_reg[26]/C
                         clock pessimism              0.464    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X108Y85        FDRE (Setup_fdre_C_D)        0.109    13.980    F/counterD_reg[26]
  -------------------------------------------------------------------
                         required time                         13.980    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 F/counterD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F/counterD_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 1.979ns (74.877%)  route 0.664ns (25.123%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.850     5.924    F/clk_in_IBUF_BUFG
    SLICE_X108Y79        FDRE                                         r  F/counterD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDRE (Prop_fdre_C_Q)         0.518     6.442 r  F/counterD_reg[1]/Q
                         net (fo=2, routed)           0.664     7.106    F/counterD_reg_n_0_[1]
    SLICE_X108Y79        LUT2 (Prop_lut2_I1_O)        0.124     7.230 r  F/counterD[0]_i_3/O
                         net (fo=1, routed)           0.000     7.230    F/counterD[0]_i_3_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.763 r  F/counterD_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.763    F/counterD_reg[0]_i_1_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.880 r  F/counterD_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.880    F/counterD_reg[4]_i_1_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.997 r  F/counterD_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.997    F/counterD_reg[8]_i_1_n_0
    SLICE_X108Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.114 r  F/counterD_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    F/counterD_reg[12]_i_1_n_0
    SLICE_X108Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.231 r  F/counterD_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.231    F/counterD_reg[16]_i_1_n_0
    SLICE_X108Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.348 r  F/counterD_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.348    F/counterD_reg[20]_i_1_n_0
    SLICE_X108Y85        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.567 r  F/counterD_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.567    F/counterD_reg[24]_i_1_n_7
    SLICE_X108Y85        FDRE                                         r  F/counterD_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.678    13.442    F/clk_in_IBUF_BUFG
    SLICE_X108Y85        FDRE                                         r  F/counterD_reg[24]/C
                         clock pessimism              0.464    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X108Y85        FDRE (Setup_fdre_C_D)        0.109    13.980    F/counterD_reg[24]
  -------------------------------------------------------------------
                         required time                         13.980    
                         arrival time                          -8.567    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 F/counterD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F/counterD_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 1.966ns (74.753%)  route 0.664ns (25.247%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns = ( 13.441 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.850     5.924    F/clk_in_IBUF_BUFG
    SLICE_X108Y79        FDRE                                         r  F/counterD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDRE (Prop_fdre_C_Q)         0.518     6.442 r  F/counterD_reg[1]/Q
                         net (fo=2, routed)           0.664     7.106    F/counterD_reg_n_0_[1]
    SLICE_X108Y79        LUT2 (Prop_lut2_I1_O)        0.124     7.230 r  F/counterD[0]_i_3/O
                         net (fo=1, routed)           0.000     7.230    F/counterD[0]_i_3_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.763 r  F/counterD_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.763    F/counterD_reg[0]_i_1_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.880 r  F/counterD_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.880    F/counterD_reg[4]_i_1_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.997 r  F/counterD_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.997    F/counterD_reg[8]_i_1_n_0
    SLICE_X108Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.114 r  F/counterD_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    F/counterD_reg[12]_i_1_n_0
    SLICE_X108Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.231 r  F/counterD_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.231    F/counterD_reg[16]_i_1_n_0
    SLICE_X108Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.554 r  F/counterD_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.554    F/counterD_reg[20]_i_1_n_6
    SLICE_X108Y84        FDRE                                         r  F/counterD_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.677    13.441    F/clk_in_IBUF_BUFG
    SLICE_X108Y84        FDRE                                         r  F/counterD_reg[21]/C
                         clock pessimism              0.464    13.906    
                         clock uncertainty           -0.035    13.870    
    SLICE_X108Y84        FDRE (Setup_fdre_C_D)        0.109    13.979    F/counterD_reg[21]
  -------------------------------------------------------------------
                         required time                         13.979    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 F/counterD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F/counterD_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 1.958ns (74.676%)  route 0.664ns (25.324%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns = ( 13.441 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.850     5.924    F/clk_in_IBUF_BUFG
    SLICE_X108Y79        FDRE                                         r  F/counterD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDRE (Prop_fdre_C_Q)         0.518     6.442 r  F/counterD_reg[1]/Q
                         net (fo=2, routed)           0.664     7.106    F/counterD_reg_n_0_[1]
    SLICE_X108Y79        LUT2 (Prop_lut2_I1_O)        0.124     7.230 r  F/counterD[0]_i_3/O
                         net (fo=1, routed)           0.000     7.230    F/counterD[0]_i_3_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.763 r  F/counterD_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.763    F/counterD_reg[0]_i_1_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.880 r  F/counterD_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.880    F/counterD_reg[4]_i_1_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.997 r  F/counterD_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.997    F/counterD_reg[8]_i_1_n_0
    SLICE_X108Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.114 r  F/counterD_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    F/counterD_reg[12]_i_1_n_0
    SLICE_X108Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.231 r  F/counterD_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.231    F/counterD_reg[16]_i_1_n_0
    SLICE_X108Y84        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.546 r  F/counterD_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.546    F/counterD_reg[20]_i_1_n_4
    SLICE_X108Y84        FDRE                                         r  F/counterD_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.677    13.441    F/clk_in_IBUF_BUFG
    SLICE_X108Y84        FDRE                                         r  F/counterD_reg[23]/C
                         clock pessimism              0.464    13.906    
                         clock uncertainty           -0.035    13.870    
    SLICE_X108Y84        FDRE (Setup_fdre_C_D)        0.109    13.979    F/counterD_reg[23]
  -------------------------------------------------------------------
                         required time                         13.979    
                         arrival time                          -8.546    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 F/counterD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F/counterD_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 1.882ns (73.920%)  route 0.664ns (26.080%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns = ( 13.441 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.850     5.924    F/clk_in_IBUF_BUFG
    SLICE_X108Y79        FDRE                                         r  F/counterD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDRE (Prop_fdre_C_Q)         0.518     6.442 r  F/counterD_reg[1]/Q
                         net (fo=2, routed)           0.664     7.106    F/counterD_reg_n_0_[1]
    SLICE_X108Y79        LUT2 (Prop_lut2_I1_O)        0.124     7.230 r  F/counterD[0]_i_3/O
                         net (fo=1, routed)           0.000     7.230    F/counterD[0]_i_3_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.763 r  F/counterD_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.763    F/counterD_reg[0]_i_1_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.880 r  F/counterD_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.880    F/counterD_reg[4]_i_1_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.997 r  F/counterD_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.997    F/counterD_reg[8]_i_1_n_0
    SLICE_X108Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.114 r  F/counterD_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    F/counterD_reg[12]_i_1_n_0
    SLICE_X108Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.231 r  F/counterD_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.231    F/counterD_reg[16]_i_1_n_0
    SLICE_X108Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.470 r  F/counterD_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.470    F/counterD_reg[20]_i_1_n_5
    SLICE_X108Y84        FDRE                                         r  F/counterD_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.677    13.441    F/clk_in_IBUF_BUFG
    SLICE_X108Y84        FDRE                                         r  F/counterD_reg[22]/C
                         clock pessimism              0.464    13.906    
                         clock uncertainty           -0.035    13.870    
    SLICE_X108Y84        FDRE (Setup_fdre_C_D)        0.109    13.979    F/counterD_reg[22]
  -------------------------------------------------------------------
                         required time                         13.979    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 F/counterD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F/counterD_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 1.862ns (73.713%)  route 0.664ns (26.287%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns = ( 13.441 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.850     5.924    F/clk_in_IBUF_BUFG
    SLICE_X108Y79        FDRE                                         r  F/counterD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDRE (Prop_fdre_C_Q)         0.518     6.442 r  F/counterD_reg[1]/Q
                         net (fo=2, routed)           0.664     7.106    F/counterD_reg_n_0_[1]
    SLICE_X108Y79        LUT2 (Prop_lut2_I1_O)        0.124     7.230 r  F/counterD[0]_i_3/O
                         net (fo=1, routed)           0.000     7.230    F/counterD[0]_i_3_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.763 r  F/counterD_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.763    F/counterD_reg[0]_i_1_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.880 r  F/counterD_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.880    F/counterD_reg[4]_i_1_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.997 r  F/counterD_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.997    F/counterD_reg[8]_i_1_n_0
    SLICE_X108Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.114 r  F/counterD_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    F/counterD_reg[12]_i_1_n_0
    SLICE_X108Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.231 r  F/counterD_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.231    F/counterD_reg[16]_i_1_n_0
    SLICE_X108Y84        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.450 r  F/counterD_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.450    F/counterD_reg[20]_i_1_n_7
    SLICE_X108Y84        FDRE                                         r  F/counterD_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.677    13.441    F/clk_in_IBUF_BUFG
    SLICE_X108Y84        FDRE                                         r  F/counterD_reg[20]/C
                         clock pessimism              0.464    13.906    
                         clock uncertainty           -0.035    13.870    
    SLICE_X108Y84        FDRE (Setup_fdre_C_D)        0.109    13.979    F/counterD_reg[20]
  -------------------------------------------------------------------
                         required time                         13.979    
                         arrival time                          -8.450    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 F/counterD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F/counterD_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 1.849ns (73.577%)  route 0.664ns (26.423%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.850     5.924    F/clk_in_IBUF_BUFG
    SLICE_X108Y79        FDRE                                         r  F/counterD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDRE (Prop_fdre_C_Q)         0.518     6.442 r  F/counterD_reg[1]/Q
                         net (fo=2, routed)           0.664     7.106    F/counterD_reg_n_0_[1]
    SLICE_X108Y79        LUT2 (Prop_lut2_I1_O)        0.124     7.230 r  F/counterD[0]_i_3/O
                         net (fo=1, routed)           0.000     7.230    F/counterD[0]_i_3_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.763 r  F/counterD_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.763    F/counterD_reg[0]_i_1_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.880 r  F/counterD_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.880    F/counterD_reg[4]_i_1_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.997 r  F/counterD_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.997    F/counterD_reg[8]_i_1_n_0
    SLICE_X108Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.114 r  F/counterD_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    F/counterD_reg[12]_i_1_n_0
    SLICE_X108Y83        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.437 r  F/counterD_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.437    F/counterD_reg[16]_i_1_n_6
    SLICE_X108Y83        FDRE                                         r  F/counterD_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.676    13.440    F/clk_in_IBUF_BUFG
    SLICE_X108Y83        FDRE                                         r  F/counterD_reg[17]/C
                         clock pessimism              0.464    13.905    
                         clock uncertainty           -0.035    13.869    
    SLICE_X108Y83        FDRE (Setup_fdre_C_D)        0.109    13.978    F/counterD_reg[17]
  -------------------------------------------------------------------
                         required time                         13.978    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 F/counterD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F/counterD_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 1.841ns (73.493%)  route 0.664ns (26.507%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.850     5.924    F/clk_in_IBUF_BUFG
    SLICE_X108Y79        FDRE                                         r  F/counterD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDRE (Prop_fdre_C_Q)         0.518     6.442 r  F/counterD_reg[1]/Q
                         net (fo=2, routed)           0.664     7.106    F/counterD_reg_n_0_[1]
    SLICE_X108Y79        LUT2 (Prop_lut2_I1_O)        0.124     7.230 r  F/counterD[0]_i_3/O
                         net (fo=1, routed)           0.000     7.230    F/counterD[0]_i_3_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.763 r  F/counterD_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.763    F/counterD_reg[0]_i_1_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.880 r  F/counterD_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.880    F/counterD_reg[4]_i_1_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.997 r  F/counterD_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.997    F/counterD_reg[8]_i_1_n_0
    SLICE_X108Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.114 r  F/counterD_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    F/counterD_reg[12]_i_1_n_0
    SLICE_X108Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.429 r  F/counterD_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.429    F/counterD_reg[16]_i_1_n_4
    SLICE_X108Y83        FDRE                                         r  F/counterD_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.676    13.440    F/clk_in_IBUF_BUFG
    SLICE_X108Y83        FDRE                                         r  F/counterD_reg[19]/C
                         clock pessimism              0.464    13.905    
                         clock uncertainty           -0.035    13.869    
    SLICE_X108Y83        FDRE (Setup_fdre_C_D)        0.109    13.978    F/counterD_reg[19]
  -------------------------------------------------------------------
                         required time                         13.978    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 F/counterD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F/counterD_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 1.765ns (72.664%)  route 0.664ns (27.336%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.850     5.924    F/clk_in_IBUF_BUFG
    SLICE_X108Y79        FDRE                                         r  F/counterD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDRE (Prop_fdre_C_Q)         0.518     6.442 r  F/counterD_reg[1]/Q
                         net (fo=2, routed)           0.664     7.106    F/counterD_reg_n_0_[1]
    SLICE_X108Y79        LUT2 (Prop_lut2_I1_O)        0.124     7.230 r  F/counterD[0]_i_3/O
                         net (fo=1, routed)           0.000     7.230    F/counterD[0]_i_3_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.763 r  F/counterD_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.763    F/counterD_reg[0]_i_1_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.880 r  F/counterD_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.880    F/counterD_reg[4]_i_1_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.997 r  F/counterD_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.997    F/counterD_reg[8]_i_1_n_0
    SLICE_X108Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.114 r  F/counterD_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    F/counterD_reg[12]_i_1_n_0
    SLICE_X108Y83        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.353 r  F/counterD_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.353    F/counterD_reg[16]_i_1_n_5
    SLICE_X108Y83        FDRE                                         r  F/counterD_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.676    13.440    F/clk_in_IBUF_BUFG
    SLICE_X108Y83        FDRE                                         r  F/counterD_reg[18]/C
                         clock pessimism              0.464    13.905    
                         clock uncertainty           -0.035    13.869    
    SLICE_X108Y83        FDRE (Setup_fdre_C_D)        0.109    13.978    F/counterD_reg[18]
  -------------------------------------------------------------------
                         required time                         13.978    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  5.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 F/counterD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F/counterD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.313ns (82.368%)  route 0.067ns (17.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.626     1.712    F/clk_in_IBUF_BUFG
    SLICE_X108Y79        FDRE                                         r  F/counterD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDRE (Prop_fdre_C_Q)         0.164     1.876 r  F/counterD_reg[1]/Q
                         net (fo=2, routed)           0.067     1.943    F/counterD_reg_n_0_[1]
    SLICE_X108Y79        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     2.092 r  F/counterD_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.092    F/counterD_reg[0]_i_1_n_5
    SLICE_X108Y79        FDRE                                         r  F/counterD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.894     2.236    F/clk_in_IBUF_BUFG
    SLICE_X108Y79        FDRE                                         r  F/counterD_reg[2]/C
                         clock pessimism             -0.524     1.712    
    SLICE_X108Y79        FDRE (Hold_fdre_C_D)         0.134     1.846    F/counterD_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 F/counterD_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F/counterD_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.631     1.717    F/clk_in_IBUF_BUFG
    SLICE_X108Y84        FDRE                                         r  F/counterD_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y84        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  F/counterD_reg[22]/Q
                         net (fo=1, routed)           0.114     1.996    F/counterD_reg_n_0_[22]
    SLICE_X108Y84        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.106 r  F/counterD_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.106    F/counterD_reg[20]_i_1_n_5
    SLICE_X108Y84        FDRE                                         r  F/counterD_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.899     2.241    F/clk_in_IBUF_BUFG
    SLICE_X108Y84        FDRE                                         r  F/counterD_reg[22]/C
                         clock pessimism             -0.524     1.717    
    SLICE_X108Y84        FDRE (Hold_fdre_C_D)         0.134     1.851    F/counterD_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 F/counterD_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F/counterD_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.628     1.714    F/clk_in_IBUF_BUFG
    SLICE_X108Y81        FDRE                                         r  F/counterD_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDRE (Prop_fdre_C_Q)         0.164     1.878 r  F/counterD_reg[10]/Q
                         net (fo=1, routed)           0.114     1.993    F/counterD_reg_n_0_[10]
    SLICE_X108Y81        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.103 r  F/counterD_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.103    F/counterD_reg[8]_i_1_n_5
    SLICE_X108Y81        FDRE                                         r  F/counterD_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.896     2.238    F/clk_in_IBUF_BUFG
    SLICE_X108Y81        FDRE                                         r  F/counterD_reg[10]/C
                         clock pessimism             -0.524     1.714    
    SLICE_X108Y81        FDRE (Hold_fdre_C_D)         0.134     1.848    F/counterD_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 F/counterD_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F/counterD_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.630     1.716    F/clk_in_IBUF_BUFG
    SLICE_X108Y83        FDRE                                         r  F/counterD_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.164     1.880 r  F/counterD_reg[18]/Q
                         net (fo=1, routed)           0.114     1.995    F/counterD_reg_n_0_[18]
    SLICE_X108Y83        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.105 r  F/counterD_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.105    F/counterD_reg[16]_i_1_n_5
    SLICE_X108Y83        FDRE                                         r  F/counterD_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.898     2.240    F/clk_in_IBUF_BUFG
    SLICE_X108Y83        FDRE                                         r  F/counterD_reg[18]/C
                         clock pessimism             -0.524     1.716    
    SLICE_X108Y83        FDRE (Hold_fdre_C_D)         0.134     1.850    F/counterD_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 F/counterD_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F/counterD_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.629     1.715    F/clk_in_IBUF_BUFG
    SLICE_X108Y82        FDRE                                         r  F/counterD_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDRE (Prop_fdre_C_Q)         0.164     1.879 r  F/counterD_reg[14]/Q
                         net (fo=1, routed)           0.114     1.994    F/counterD_reg_n_0_[14]
    SLICE_X108Y82        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.104 r  F/counterD_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.104    F/counterD_reg[12]_i_1_n_5
    SLICE_X108Y82        FDRE                                         r  F/counterD_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.897     2.239    F/clk_in_IBUF_BUFG
    SLICE_X108Y82        FDRE                                         r  F/counterD_reg[14]/C
                         clock pessimism             -0.524     1.715    
    SLICE_X108Y82        FDRE (Hold_fdre_C_D)         0.134     1.849    F/counterD_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 F/counterD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F/counterD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.627     1.713    F/clk_in_IBUF_BUFG
    SLICE_X108Y80        FDRE                                         r  F/counterD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDRE (Prop_fdre_C_Q)         0.164     1.877 r  F/counterD_reg[6]/Q
                         net (fo=1, routed)           0.114     1.992    F/counterD_reg_n_0_[6]
    SLICE_X108Y80        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.102 r  F/counterD_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.102    F/counterD_reg[4]_i_1_n_5
    SLICE_X108Y80        FDRE                                         r  F/counterD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.895     2.237    F/clk_in_IBUF_BUFG
    SLICE_X108Y80        FDRE                                         r  F/counterD_reg[6]/C
                         clock pessimism             -0.524     1.713    
    SLICE_X108Y80        FDRE (Hold_fdre_C_D)         0.134     1.847    F/counterD_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 F/counterD_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F/counterD_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.560%)  route 0.126ns (31.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.631     1.717    F/clk_in_IBUF_BUFG
    SLICE_X108Y85        FDRE                                         r  F/counterD_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  F/counterD_reg[26]/Q
                         net (fo=2, routed)           0.126     2.007    F/p_0_in
    SLICE_X108Y85        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.117 r  F/counterD_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.117    F/counterD_reg[24]_i_1_n_5
    SLICE_X108Y85        FDRE                                         r  F/counterD_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.900     2.242    F/clk_in_IBUF_BUFG
    SLICE_X108Y85        FDRE                                         r  F/counterD_reg[26]/C
                         clock pessimism             -0.525     1.717    
    SLICE_X108Y85        FDRE (Hold_fdre_C_D)         0.134     1.851    F/counterD_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 F/counterD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F/counterD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.334ns (83.291%)  route 0.067ns (16.709%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.626     1.712    F/clk_in_IBUF_BUFG
    SLICE_X108Y79        FDRE                                         r  F/counterD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDRE (Prop_fdre_C_Q)         0.164     1.876 r  F/counterD_reg[1]/Q
                         net (fo=2, routed)           0.067     1.943    F/counterD_reg_n_0_[1]
    SLICE_X108Y79        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.170     2.113 r  F/counterD_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.113    F/counterD_reg[0]_i_1_n_4
    SLICE_X108Y79        FDRE                                         r  F/counterD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.894     2.236    F/clk_in_IBUF_BUFG
    SLICE_X108Y79        FDRE                                         r  F/counterD_reg[3]/C
                         clock pessimism             -0.524     1.712    
    SLICE_X108Y79        FDRE (Hold_fdre_C_D)         0.134     1.846    F/counterD_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 F/counterD_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.602%)  route 0.188ns (53.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.631     1.717    F/clk_in_IBUF_BUFG
    SLICE_X108Y85        FDRE                                         r  F/counterD_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  F/counterD_reg[26]/Q
                         net (fo=2, routed)           0.188     2.069    F/p_0_in
    SLICE_X109Y85        FDRE                                         r  F/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.900     2.242    F/clk_in_IBUF_BUFG
    SLICE_X109Y85        FDRE                                         r  F/clk_reg/C
                         clock pessimism             -0.512     1.730    
    SLICE_X109Y85        FDRE (Hold_fdre_C_D)         0.070     1.800    F/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 F/counterD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F/counterD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.367ns (84.562%)  route 0.067ns (15.438%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.626     1.712    F/clk_in_IBUF_BUFG
    SLICE_X108Y79        FDRE                                         r  F/counterD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDRE (Prop_fdre_C_Q)         0.164     1.876 r  F/counterD_reg[1]/Q
                         net (fo=2, routed)           0.067     1.943    F/counterD_reg_n_0_[1]
    SLICE_X108Y79        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     2.093 r  F/counterD_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.093    F/counterD_reg[0]_i_1_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.146 r  F/counterD_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.146    F/counterD_reg[4]_i_1_n_7
    SLICE_X108Y80        FDRE                                         r  F/counterD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.895     2.237    F/clk_in_IBUF_BUFG
    SLICE_X108Y80        FDRE                                         r  F/counterD_reg[4]/C
                         clock pessimism             -0.510     1.727    
    SLICE_X108Y80        FDRE (Hold_fdre_C_D)         0.134     1.861    F/counterD_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X52Y42    Diff_led1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y79   Diff_led_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y85   F/clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y79   F/counterD_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y81   F/counterD_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y81   F/counterD_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y82   F/counterD_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y82   F/counterD_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y82   F/counterD_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y79   Diff_led_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y85   F/clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y79   F/counterD_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y81   F/counterD_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y81   F/counterD_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y79   F/counterD_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y85   F/counterD_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y85   F/counterD_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y85   F/counterD_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y79   F/counterD_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X52Y42    Diff_led1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X52Y42    Diff_led1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y79   Diff_led_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y85   F/clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y79   F/counterD_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y81   F/counterD_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y81   F/counterD_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y82   F/counterD_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y82   F/counterD_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y82   F/counterD_reg[13]/C



