/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/bitstream_shift_registerTMR.v                                                 *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 05/12/2022 13:27:59                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/triplicated/mopshub_top_board_16/hdl *
 * cmd     : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/tmrg-master/bin/tmrg -vv -c    *
 *           tmrg.cfg                                                                               *
 * tmrg rev: b25f042058e4e97751df2a0933c24aeadd5a78a5                                               *
 *                                                                                                  *
 * src file: bitstream_shift_register.v                                                             *
 *           Git SHA           : b25f042058e4e97751df2a0933c24aeadd5a78a5 (?? bitstream_shift_register.v) *
 *           Modification time : 2022-12-04 14:01:47                                                *
 *           File Size         : 1613                                                               *
 *           MD5 hash          : f0ef976e1597441e484d5a40d538f869                                   *
 *                                                                                                  *
 ****************************************************************************************************/

`resetall 
`timescale  1ns/10ps
module bitstream_shift_registerTMR(
  input wire [1:0] din ,
  input wire  clk ,
  input wire  rst ,
  output wire [10:0] dout 
);
wire rstC;
wire rstB;
wire rstA;
wire [1:0] dinC;
wire [1:0] dinB;
wire [1:0] dinA;
wire clkC;
wire clkB;
wire clkA;
wor dout_rTmrError;
wire [10:0] dout_r;
reg  [10:0] dout_rA ;
reg  [10:0] dout_rB ;
reg  [10:0] dout_rC ;
initial
  dout_rA =  11'b0;
initial
  dout_rB =  11'b0;
initial
  dout_rC =  11'b0;
assign dout =  dout_r;
wire [10:0] dout_rV =  dout_r;

always @( posedge clkA )
  if (!rstA)
    dout_rA <= 0;
  else
    dout_rA <= {dinA,dout_rA[10:2] };

always @( posedge clkB )
  if (!rstB)
    dout_rB <= 0;
  else
    dout_rB <= {dinB,dout_rB[10:2] };

always @( posedge clkC )
  if (!rstC)
    dout_rC <= 0;
  else
    dout_rC <= {dinC,dout_rC[10:2] };

majorityVoter #(.WIDTH(11)) dout_rVoter (
    .inA(dout_rA),
    .inB(dout_rB),
    .inC(dout_rC),
    .out(dout_r),
    .tmrErr(dout_rTmrError)
    );

fanout clkFanout (
    .in(clk),
    .outA(clkA),
    .outB(clkB),
    .outC(clkC)
    );

fanout #(.WIDTH(2)) dinFanout (
    .in(din),
    .outA(dinA),
    .outB(dinB),
    .outC(dinC)
    );

fanout rstFanout (
    .in(rst),
    .outA(rstA),
    .outB(rstB),
    .outC(rstC)
    );
endmodule

