/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [9:0] _01_;
  wire [12:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [47:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire [10:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [18:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire [2:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [3:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire [5:0] celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_45z = celloutsig_0_24z ? celloutsig_0_42z : celloutsig_0_7z;
  assign celloutsig_0_14z = celloutsig_0_0z ? celloutsig_0_11z : celloutsig_0_7z;
  assign celloutsig_0_24z = !(celloutsig_0_0z ? celloutsig_0_2z : celloutsig_0_3z[9]);
  assign celloutsig_0_33z = ~celloutsig_0_11z;
  assign celloutsig_0_39z = ~celloutsig_0_32z;
  assign celloutsig_0_42z = ~celloutsig_0_6z[4];
  assign celloutsig_0_17z = ~in_data[89];
  assign celloutsig_0_5z = ~((celloutsig_0_4z | celloutsig_0_4z) & (celloutsig_0_3z[9] | celloutsig_0_4z));
  assign celloutsig_0_48z = ~((_00_ | celloutsig_0_45z) & (celloutsig_0_47z[0] | celloutsig_0_28z));
  assign celloutsig_0_7z = ~((celloutsig_0_2z | celloutsig_0_2z) & (celloutsig_0_2z | celloutsig_0_4z));
  assign celloutsig_0_75z = ~((celloutsig_0_32z | celloutsig_0_22z) & (celloutsig_0_48z | celloutsig_0_25z[2]));
  assign celloutsig_0_10z = ~((celloutsig_0_9z[2] | celloutsig_0_3z[8]) & (celloutsig_0_9z[1] | celloutsig_0_6z[8]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_1z[1]) & (celloutsig_0_1z[2] | celloutsig_0_1z[0]));
  assign celloutsig_0_8z = celloutsig_0_0z | celloutsig_0_2z;
  assign celloutsig_1_18z = celloutsig_1_2z | celloutsig_1_10z;
  assign celloutsig_0_38z = celloutsig_0_4z ^ celloutsig_0_5z;
  assign celloutsig_0_16z = ~(celloutsig_0_1z[2] ^ celloutsig_0_3z[1]);
  always_ff @(posedge clkin_data[32], negedge clkin_data[160])
    if (!clkin_data[160]) _01_ <= 10'h000;
    else _01_ <= { in_data[169:164], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z };
  reg [5:0] _21_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _21_ <= 6'h00;
    else _21_ <= { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_14z };
  assign out_data[101:96] = _21_;
  reg [12:0] _22_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _22_ <= 13'h0000;
    else _22_ <= celloutsig_0_15z[13:1];
  assign { _02_[12], _00_, _02_[10:0] } = _22_;
  assign celloutsig_0_9z = { celloutsig_0_6z[12:11], celloutsig_0_4z } / { 1'h1, celloutsig_0_3z[6], celloutsig_0_0z };
  assign celloutsig_0_49z = celloutsig_0_18z[12:9] / { 1'h1, celloutsig_0_39z, celloutsig_0_34z, celloutsig_0_17z };
  assign celloutsig_0_54z = in_data[85:73] === celloutsig_0_6z;
  assign celloutsig_0_32z = in_data[79:75] > { _02_[4:3], celloutsig_0_9z };
  assign celloutsig_1_1z = { in_data[181:179], celloutsig_1_0z, celloutsig_1_0z } > in_data[123:119];
  assign celloutsig_1_4z = in_data[109:104] > in_data[173:168];
  assign celloutsig_0_21z = celloutsig_0_6z[6:2] > celloutsig_0_6z[4:0];
  assign celloutsig_0_22z = celloutsig_0_15z[41:37] && { celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_4z = ! in_data[39:33];
  assign celloutsig_1_0z = in_data[143:134] || in_data[110:101];
  assign celloutsig_0_11z = celloutsig_0_9z || celloutsig_0_1z;
  assign celloutsig_0_15z = { in_data[71:25], celloutsig_0_14z } % { 1'h1, in_data[77:31] };
  assign celloutsig_0_12z = { celloutsig_0_3z[4], celloutsig_0_9z } % { 1'h1, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_26z = { in_data[71:66], celloutsig_0_12z, celloutsig_0_13z } % { 1'h1, celloutsig_0_9z[1], celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_1_3z = - { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_3z = ~ { in_data[80:72], celloutsig_0_2z };
  assign celloutsig_0_47z = { celloutsig_0_12z[1], celloutsig_0_24z, celloutsig_0_17z } | { celloutsig_0_33z, celloutsig_0_20z, celloutsig_0_17z };
  assign celloutsig_0_76z = { celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_22z } | { celloutsig_0_49z, celloutsig_0_38z, celloutsig_0_54z };
  assign celloutsig_0_0z = | in_data[5:3];
  assign celloutsig_1_2z = | in_data[126:110];
  assign celloutsig_1_14z = | { celloutsig_1_12z, _01_, celloutsig_1_6z[6:0], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, in_data[149:133] };
  assign celloutsig_0_13z = | { celloutsig_0_8z, in_data[18:16] };
  assign celloutsig_0_28z = | { celloutsig_0_18z[11], celloutsig_0_8z, in_data[18:16], in_data[5:3] };
  assign celloutsig_0_30z = { celloutsig_0_26z[10:1], celloutsig_0_4z, celloutsig_0_29z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_5z } >> { celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_6z = in_data[50:38] >> { celloutsig_0_3z[8:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_18z = { in_data[34:28], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_7z } >> in_data[52:37];
  assign celloutsig_0_25z = { _02_[12], _00_, _02_[10:9] } >> { celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_1_12z = _01_[4:2] >> { in_data[160:159], celloutsig_1_10z };
  assign celloutsig_0_1z = in_data[55:53] >>> { in_data[21:20], celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z } ^ in_data[129:122];
  assign celloutsig_0_29z = _02_[6:2] ^ { celloutsig_0_12z[3], celloutsig_0_25z };
  assign celloutsig_0_34z = ~((celloutsig_0_30z[16] & celloutsig_0_10z) | celloutsig_0_26z[6]);
  assign celloutsig_1_5z = ~((celloutsig_1_3z[1] & celloutsig_1_2z) | celloutsig_1_4z);
  assign celloutsig_1_10z = ~((celloutsig_1_4z & celloutsig_1_6z[2]) | celloutsig_1_5z);
  assign celloutsig_0_20z = ~((celloutsig_0_17z & celloutsig_0_3z[1]) | celloutsig_0_11z);
  assign celloutsig_0_23z = ~((celloutsig_0_22z & _02_[0]) | (celloutsig_0_17z & celloutsig_0_13z));
  assign _02_[11] = _00_;
  assign { out_data[128], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
