{"sha": "bc02597b70041f3f3d0d5cefbf387bebe41b5504", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YmMwMjU5N2I3MDA0MWYzZjNkMGQ1Y2VmYmYzODdiZWJlNDFiNTUwNA==", "commit": {"author": {"name": "Kazu Hirata", "email": "kazu@cs.umass.edu", "date": "2003-11-24T16:58:30Z"}, "committer": {"name": "Kazu Hirata", "email": "kazu@gcc.gnu.org", "date": "2003-11-24T16:58:30Z"}, "message": "h8300.md: (stm_h8300s_2): Change the name to stm_h8300s_2_advanced.\n\n\t* config/h8300/h8300.md: (stm_h8300s_2): Change the name to\n\tstm_h8300s_2_advanced.\n\t(stm_h8300s_2_normal): New.\n\t(stm_h8300s_2): Likewise.\n\t(stm_h8300s_3): Change the name to stm_h8300s_3_advanced.\n\t(stm_h8300s_3_normal): New.\n\t(stm_h8300s_3): Likewise.\n\t(stm_h8300s_4): Change the name to stm_h8300s_4_advanced.\n\t(stm_h8300s_4_normal): New.\n\t(stm_h8300s_4): Likewise.\n\t(ldm_h8300s_2): Change the name to ldm_h8300s_2_advanced.\n\t(ldm_h8300s_2_normal): New.\n\t(ldm_h8300s_2): Likewise.\n\t(ldm_h8300s_3): Change the name to ldm_h8300s_3_advanced.\n\t(ldm_h8300s_3_normal): New.\n\t(ldm_h8300s_3): Likewise.\n\t(ldm_h8300s_4): Change the name to ldm_h8300s_4_advanced.\n\t(ldm_h8300s_4_normal): New.\n\t(ldm_h8300s_4): Likewise.\n\t(two peephole2's): Enable only with !TARGET_NORMAL_MODE.\n\t(two peephole2's): New.\n\nFrom-SVN: r73879", "tree": {"sha": "60537ee77e078a72510623fa2e1fcb9babd4fe9a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/60537ee77e078a72510623fa2e1fcb9babd4fe9a"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/bc02597b70041f3f3d0d5cefbf387bebe41b5504", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/bc02597b70041f3f3d0d5cefbf387bebe41b5504", "html_url": "https://github.com/Rust-GCC/gccrs/commit/bc02597b70041f3f3d0d5cefbf387bebe41b5504", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/bc02597b70041f3f3d0d5cefbf387bebe41b5504/comments", "author": null, "committer": null, "parents": [{"sha": "3f047028365e08c688ac65a7461c8ace4186591b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3f047028365e08c688ac65a7461c8ace4186591b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3f047028365e08c688ac65a7461c8ace4186591b"}], "stats": {"total": 382, "additions": 365, "deletions": 17}, "files": [{"sha": "61f21cfb85462ed28e014737f6a4ca4585735632", "filename": "gcc/ChangeLog", "status": "modified", "additions": 24, "deletions": 0, "changes": 24, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/bc02597b70041f3f3d0d5cefbf387bebe41b5504/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/bc02597b70041f3f3d0d5cefbf387bebe41b5504/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=bc02597b70041f3f3d0d5cefbf387bebe41b5504", "patch": "@@ -1,3 +1,27 @@\n+2003-11-24  Kazu Hirata  <kazu@cs.umass.edu>\n+\n+\t* config/h8300/h8300.md: (stm_h8300s_2): Change the name to\n+\tstm_h8300s_2_advanced.\n+\t(stm_h8300s_2_normal): New.\n+\t(stm_h8300s_2): Likewise.\n+\t(stm_h8300s_3): Change the name to stm_h8300s_3_advanced.\n+\t(stm_h8300s_3_normal): New.\n+\t(stm_h8300s_3): Likewise.\n+\t(stm_h8300s_4): Change the name to stm_h8300s_4_advanced.\n+\t(stm_h8300s_4_normal): New.\n+\t(stm_h8300s_4): Likewise.\n+\t(ldm_h8300s_2): Change the name to ldm_h8300s_2_advanced.\n+\t(ldm_h8300s_2_normal): New.\n+\t(ldm_h8300s_2): Likewise.\n+\t(ldm_h8300s_3): Change the name to ldm_h8300s_3_advanced.\n+\t(ldm_h8300s_3_normal): New.\n+\t(ldm_h8300s_3): Likewise.\n+\t(ldm_h8300s_4): Change the name to ldm_h8300s_4_advanced.\n+\t(ldm_h8300s_4_normal): New.\n+\t(ldm_h8300s_4): Likewise.\n+\t(two peephole2's): Enable only with !TARGET_NORMAL_MODE.\n+\t(two peephole2's): New.\n+\n 2003-11-24  Zdenek Dvorak  <rakdver@atrey.karlin.mff.cuni.cz>\n \n \t* genattrtab.c (simplify_cond): Update indices correctly."}, {"sha": "5ee68cfb672206bdaf072573237eb061623b908c", "filename": "gcc/config/h8300/h8300.md", "status": "modified", "additions": 341, "deletions": 17, "changes": 358, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/bc02597b70041f3f3d0d5cefbf387bebe41b5504/gcc%2Fconfig%2Fh8300%2Fh8300.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/bc02597b70041f3f3d0d5cefbf387bebe41b5504/gcc%2Fconfig%2Fh8300%2Fh8300.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fh8300%2Fh8300.md?ref=bc02597b70041f3f3d0d5cefbf387bebe41b5504", "patch": "@@ -1897,23 +1897,55 @@\n   \"TARGET_NORMAL_MODE\"\n   \"\")\n \n-(define_insn \"stm_h8300s_2\"\n+(define_insn \"stm_h8300s_2_advanced\"\n   [(parallel\n      [(set (reg:SI SP_REG)\n \t   (plus:SI (reg:SI SP_REG) (const_int -8)))\n       (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int -4)))\n \t   (match_operand:SI 0 \"register_operand\" \"\"))\n       (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int -8)))\n \t   (match_operand:SI 1 \"register_operand\" \"\"))])]\n-  \"TARGET_H8300S\n+  \"TARGET_H8300S && !TARGET_NORMAL_MODE\n+   && ((REGNO (operands[0]) == 0 && REGNO (operands[1]) == 1)\n+       || (REGNO (operands[0]) == 2 && REGNO (operands[1]) == 3)\n+       || (REGNO (operands[0]) == 4 && REGNO (operands[1]) == 5))\"\n+  \"stm.l\\\\t%S0-%S1,@-er7\"\n+  [(set_attr \"cc\" \"none\")\n+   (set_attr \"length\" \"4\")])\n+\n+(define_insn \"stm_h8300s_2_normal\"\n+  [(parallel\n+     [(set (reg:HI SP_REG)\n+\t   (plus:HI (reg:HI SP_REG) (const_int -8)))\n+      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -4)))\n+\t   (match_operand:SI 0 \"register_operand\" \"\"))\n+      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -8)))\n+\t   (match_operand:SI 1 \"register_operand\" \"\"))])]\n+  \"TARGET_H8300S && TARGET_NORMAL_MODE\n    && ((REGNO (operands[0]) == 0 && REGNO (operands[1]) == 1)\n        || (REGNO (operands[0]) == 2 && REGNO (operands[1]) == 3)\n        || (REGNO (operands[0]) == 4 && REGNO (operands[1]) == 5))\"\n   \"stm.l\\\\t%S0-%S1,@-er7\"\n   [(set_attr \"cc\" \"none\")\n    (set_attr \"length\" \"4\")])\n \n-(define_insn \"stm_h8300s_3\"\n+(define_expand \"stm_h8300s_2\"\n+  [(use (match_operand:SI 0 \"register_operand\" \"\"))\n+   (use (match_operand:SI 1 \"register_operand\" \"\"))]\n+  \"TARGET_H8300S\n+   && ((REGNO (operands[0]) == 0 && REGNO (operands[1]) == 1)\n+       || (REGNO (operands[0]) == 2 && REGNO (operands[1]) == 3)\n+       || (REGNO (operands[0]) == 4 && REGNO (operands[1]) == 5))\"\n+  \"\n+{\n+  if (!TARGET_NORMAL_MODE)\n+    emit_insn (gen_stm_h8300s_2_advanced (operands[0], operands[1]));\n+  else\n+    emit_insn (gen_stm_h8300s_2_normal (operands[0], operands[1]));\n+  DONE;\n+}\")\n+\n+(define_insn \"stm_h8300s_3_advanced\"\n   [(parallel\n      [(set (reg:SI SP_REG)\n \t   (plus:SI (reg:SI SP_REG) (const_int -12)))\n@@ -1923,7 +1955,7 @@\n \t   (match_operand:SI 1 \"register_operand\" \"\"))\n       (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int -12)))\n \t   (match_operand:SI 2 \"register_operand\" \"\"))])]\n-  \"TARGET_H8300S\n+  \"TARGET_H8300S && !TARGET_NORMAL_MODE\n    && ((REGNO (operands[0]) == 0\n \t&& REGNO (operands[1]) == 1\n \t&& REGNO (operands[2]) == 2)\n@@ -1934,7 +1966,50 @@\n   [(set_attr \"cc\" \"none\")\n    (set_attr \"length\" \"4\")])\n \n-(define_insn \"stm_h8300s_4\"\n+(define_insn \"stm_h8300s_3_normal\"\n+  [(parallel\n+     [(set (reg:HI SP_REG)\n+\t   (plus:HI (reg:HI SP_REG) (const_int -12)))\n+      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -4)))\n+\t   (match_operand:SI 0 \"register_operand\" \"\"))\n+      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -8)))\n+\t   (match_operand:SI 1 \"register_operand\" \"\"))\n+      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -12)))\n+\t   (match_operand:SI 2 \"register_operand\" \"\"))])]\n+  \"TARGET_H8300S && TARGET_NORMAL_MODE\n+   && ((REGNO (operands[0]) == 0\n+\t&& REGNO (operands[1]) == 1\n+\t&& REGNO (operands[2]) == 2)\n+       || (REGNO (operands[0]) == 4\n+\t   && REGNO (operands[1]) == 5\n+\t   && REGNO (operands[2]) == 6))\"\n+  \"stm.l\\\\t%S0-%S2,@-er7\"\n+  [(set_attr \"cc\" \"none\")\n+   (set_attr \"length\" \"4\")])\n+\n+(define_expand \"stm_h8300s_3\"\n+  [(use (match_operand:SI 0 \"register_operand\" \"\"))\n+   (use (match_operand:SI 1 \"register_operand\" \"\"))\n+   (use (match_operand:SI 2 \"register_operand\" \"\"))]\n+  \"TARGET_H8300S\n+   && ((REGNO (operands[0]) == 0\n+\t&& REGNO (operands[1]) == 1\n+\t&& REGNO (operands[2]) == 2)\n+       || (REGNO (operands[0]) == 4\n+\t   && REGNO (operands[1]) == 5\n+\t   && REGNO (operands[2]) == 6))\"\n+  \"\n+{\n+  if (!TARGET_NORMAL_MODE)\n+    emit_insn (gen_stm_h8300s_3_advanced (operands[0], operands[1],\n+\t\t\t\t\t  operands[2]));\n+  else\n+    emit_insn (gen_stm_h8300s_3_normal (operands[0], operands[1],\n+\t\t\t\t\toperands[2]));\n+  DONE;\n+}\")\n+\n+(define_insn \"stm_h8300s_4_advanced\"\n   [(parallel\n      [(set (reg:SI SP_REG)\n \t   (plus:SI (reg:SI SP_REG) (const_int -16)))\n@@ -1946,7 +2021,7 @@\n \t   (match_operand:SI 2 \"register_operand\" \"\"))\n       (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int -16)))\n \t   (match_operand:SI 3 \"register_operand\" \"\"))])]\n-  \"TARGET_H8300S\n+  \"TARGET_H8300S && !TARGET_NORMAL_MODE\n    && REGNO (operands[0]) == 0\n    && REGNO (operands[1]) == 1\n    && REGNO (operands[2]) == 2\n@@ -1955,23 +2030,97 @@\n   [(set_attr \"cc\" \"none\")\n    (set_attr \"length\" \"4\")])\n \n-(define_insn \"ldm_h8300s_2\"\n+(define_insn \"stm_h8300s_4_normal\"\n+  [(parallel\n+     [(set (reg:HI SP_REG)\n+\t   (plus:HI (reg:HI SP_REG) (const_int -16)))\n+      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -4)))\n+\t   (match_operand:SI 0 \"register_operand\" \"\"))\n+      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -8)))\n+\t   (match_operand:SI 1 \"register_operand\" \"\"))\n+      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -12)))\n+\t   (match_operand:SI 2 \"register_operand\" \"\"))\n+      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -16)))\n+\t   (match_operand:SI 3 \"register_operand\" \"\"))])]\n+  \"TARGET_H8300S && TARGET_NORMAL_MODE\n+   && REGNO (operands[0]) == 0\n+   && REGNO (operands[1]) == 1\n+   && REGNO (operands[2]) == 2\n+   && REGNO (operands[3]) == 3\"\n+  \"stm.l\\\\t%S0-%S3,@-er7\"\n+  [(set_attr \"cc\" \"none\")\n+   (set_attr \"length\" \"4\")])\n+\n+(define_expand \"stm_h8300s_4\"\n+  [(use (match_operand:SI 0 \"register_operand\" \"\"))\n+   (use (match_operand:SI 1 \"register_operand\" \"\"))\n+   (use (match_operand:SI 2 \"register_operand\" \"\"))\n+   (use (match_operand:SI 3 \"register_operand\" \"\"))]\n+  \"TARGET_H8300S\n+   && REGNO (operands[0]) == 0\n+   && REGNO (operands[1]) == 1\n+   && REGNO (operands[2]) == 2\n+   && REGNO (operands[3]) == 3\"\n+  \"\n+{\n+  if (!TARGET_NORMAL_MODE)\n+    emit_insn (gen_stm_h8300s_4_advanced (operands[0], operands[1],\n+\t\t\t\t\t  operands[2], operands[3]));\n+  else\n+    emit_insn (gen_stm_h8300s_4_normal (operands[0], operands[1],\n+\t\t\t\t\toperands[2], operands[3]));\n+  DONE;\n+}\")\n+\n+(define_insn \"ldm_h8300s_2_advanced\"\n   [(parallel\n      [(set (reg:SI SP_REG)\n \t   (plus:SI (reg:SI SP_REG) (const_int 8)))\n       (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int 4)))\n \t   (match_operand:SI 0 \"register_operand\" \"\"))\n       (set (mem:SI (reg:SI SP_REG))\n \t   (match_operand:SI 1 \"register_operand\" \"\"))])]\n-  \"TARGET_H8300S\n+  \"TARGET_H8300S && !TARGET_NORMAL_MODE\n+   && ((REGNO (operands[0]) == 0 && REGNO (operands[1]) == 1)\n+       || (REGNO (operands[0]) == 2 && REGNO (operands[1]) == 3)\n+       || (REGNO (operands[0]) == 4 && REGNO (operands[1]) == 5))\"\n+  \"ldm.l\\\\t@er7+,%S0-%S1\"\n+  [(set_attr \"cc\" \"none\")\n+   (set_attr \"length\" \"4\")])\n+\n+(define_insn \"ldm_h8300s_2_normal\"\n+  [(parallel\n+     [(set (reg:SI SP_REG)\n+\t   (plus:SI (reg:SI SP_REG) (const_int 8)))\n+      (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int 4)))\n+\t   (match_operand:SI 0 \"register_operand\" \"\"))\n+      (set (mem:SI (reg:SI SP_REG))\n+\t   (match_operand:SI 1 \"register_operand\" \"\"))])]\n+  \"TARGET_H8300S && TARGET_NORMAL_MODE\n    && ((REGNO (operands[0]) == 0 && REGNO (operands[1]) == 1)\n        || (REGNO (operands[0]) == 2 && REGNO (operands[1]) == 3)\n        || (REGNO (operands[0]) == 4 && REGNO (operands[1]) == 5))\"\n   \"ldm.l\\\\t@er7+,%S0-%S1\"\n   [(set_attr \"cc\" \"none\")\n    (set_attr \"length\" \"4\")])\n \n-(define_insn \"ldm_h8300s_3\"\n+(define_expand \"ldm_h8300s_2\"\n+  [(use (match_operand:SI 0 \"register_operand\" \"\"))\n+   (use (match_operand:SI 1 \"register_operand\" \"\"))]\n+  \"TARGET_H8300S\n+   && ((REGNO (operands[0]) == 0 && REGNO (operands[1]) == 1)\n+       || (REGNO (operands[0]) == 2 && REGNO (operands[1]) == 3)\n+       || (REGNO (operands[0]) == 4 && REGNO (operands[1]) == 5))\"\n+  \"\n+{\n+  if (!TARGET_NORMAL_MODE)\n+    emit_insn (gen_ldm_h8300s_2_advanced (operands[0], operands[1]));\n+  else\n+    emit_insn (gen_ldm_h8300s_2_normal (operands[0], operands[1]));\n+  DONE;\n+}\")\n+\n+(define_insn \"ldm_h8300s_3_advanced\"\n   [(parallel\n      [(set (reg:SI SP_REG)\n \t   (plus:SI (reg:SI SP_REG) (const_int 12)))\n@@ -1981,7 +2130,7 @@\n \t   (match_operand:SI 1 \"register_operand\" \"\"))\n       (set (mem:SI (reg:SI SP_REG))\n \t   (match_operand:SI 2 \"register_operand\" \"\"))])]\n-  \"TARGET_H8300S\n+  \"TARGET_H8300S && !TARGET_NORMAL_MODE\n    && ((REGNO (operands[0]) == 0\n \t&& REGNO (operands[1]) == 1\n \t&& REGNO (operands[2]) == 2)\n@@ -1992,7 +2141,50 @@\n   [(set_attr \"cc\" \"none\")\n    (set_attr \"length\" \"4\")])\n \n-(define_insn \"ldm_h8300s_4\"\n+(define_insn \"ldm_h8300s_3_normal\"\n+  [(parallel\n+     [(set (reg:HI SP_REG)\n+\t   (plus:HI (reg:HI SP_REG) (const_int 12)))\n+      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int 8)))\n+\t   (match_operand:SI 0 \"register_operand\" \"\"))\n+      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int 4)))\n+\t   (match_operand:SI 1 \"register_operand\" \"\"))\n+      (set (mem:SI (reg:HI SP_REG))\n+\t   (match_operand:SI 2 \"register_operand\" \"\"))])]\n+  \"TARGET_H8300S && TARGET_NORMAL_MODE\n+   && ((REGNO (operands[0]) == 0\n+\t&& REGNO (operands[1]) == 1\n+\t&& REGNO (operands[2]) == 2)\n+       || (REGNO (operands[0]) == 4\n+\t   && REGNO (operands[1]) == 5\n+\t   && REGNO (operands[2]) == 6))\"\n+  \"ldm.l\\\\t@er7+,%S0-%S2\"\n+  [(set_attr \"cc\" \"none\")\n+   (set_attr \"length\" \"4\")])\n+\n+(define_expand \"ldm_h8300s_3\"\n+  [(use (match_operand:SI 0 \"register_operand\" \"\"))\n+   (use (match_operand:SI 1 \"register_operand\" \"\"))\n+   (use (match_operand:SI 2 \"register_operand\" \"\"))]\n+  \"TARGET_H8300S\n+   && ((REGNO (operands[0]) == 0\n+\t&& REGNO (operands[1]) == 1\n+\t&& REGNO (operands[2]) == 2)\n+       || (REGNO (operands[0]) == 4\n+\t   && REGNO (operands[1]) == 5\n+\t   && REGNO (operands[2]) == 6))\"\n+  \"\n+{\n+  if (!TARGET_NORMAL_MODE)\n+    emit_insn (gen_ldm_h8300s_3_advanced (operands[0], operands[1],\n+\t\t\t\t\t  operands[2]));\n+  else\n+    emit_insn (gen_ldm_h8300s_3_normal (operands[0], operands[1],\n+\t\t\t\t\toperands[2]));\n+  DONE;\n+}\")\n+\n+(define_insn \"ldm_h8300s_4_advanced\"\n   [(parallel\n      [(set (reg:SI SP_REG)\n \t   (plus:SI (reg:SI SP_REG) (const_int 16)))\n@@ -2004,7 +2196,28 @@\n \t   (match_operand:SI 2 \"register_operand\" \"\"))\n       (set (mem:SI (reg:SI SP_REG))\n \t   (match_operand:SI 3 \"register_operand\" \"\"))])]\n-  \"TARGET_H8300S\n+  \"TARGET_H8300S && !TARGET_NORMAL_MODE\n+   && REGNO (operands[0]) == 0\n+   && REGNO (operands[1]) == 1\n+   && REGNO (operands[2]) == 2\n+   && REGNO (operands[3]) == 3\"\n+  \"ldm.l\\\\t@er7+,%S0-%S3\"\n+  [(set_attr \"cc\" \"none\")\n+   (set_attr \"length\" \"4\")])\n+\n+(define_insn \"ldm_h8300s_4_normal\"\n+  [(parallel\n+     [(set (reg:HI SP_REG)\n+\t   (plus:HI (reg:HI SP_REG) (const_int 16)))\n+      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int 12)))\n+\t   (match_operand:SI 0 \"register_operand\" \"\"))\n+      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int 8)))\n+\t   (match_operand:SI 1 \"register_operand\" \"\"))\n+      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int 4)))\n+\t   (match_operand:SI 2 \"register_operand\" \"\"))\n+      (set (mem:SI (reg:HI SP_REG))\n+\t   (match_operand:SI 3 \"register_operand\" \"\"))])]\n+  \"TARGET_H8300S && !TARGET_NORMAL_MODE\n    && REGNO (operands[0]) == 0\n    && REGNO (operands[1]) == 1\n    && REGNO (operands[2]) == 2\n@@ -2013,6 +2226,27 @@\n   [(set_attr \"cc\" \"none\")\n    (set_attr \"length\" \"4\")])\n \n+(define_expand \"ldm_h8300s_4\"\n+  [(use (match_operand:SI 0 \"register_operand\" \"\"))\n+   (use (match_operand:SI 1 \"register_operand\" \"\"))\n+   (use (match_operand:SI 2 \"register_operand\" \"\"))\n+   (use (match_operand:SI 3 \"register_operand\" \"\"))]\n+  \"TARGET_H8300S && !TARGET_NORMAL_MODE\n+   && REGNO (operands[0]) == 0\n+   && REGNO (operands[1]) == 1\n+   && REGNO (operands[2]) == 2\n+   && REGNO (operands[3]) == 3\"\n+  \"\n+{\n+  if (!TARGET_NORMAL_MODE)\n+    emit_insn (gen_ldm_h8300s_4_advanced (operands[0], operands[1],\n+\t\t\t\t\t  operands[2], operands[3]));\n+  else\n+    emit_insn (gen_ldm_h8300s_4_normal (operands[0], operands[1],\n+\t\t\t\t\toperands[2], operands[3]));\n+  DONE;\n+}\")\n+\n (define_expand \"return\"\n   [(return)]\n   \"h8300_can_use_return_insn_p ()\"\n@@ -3622,11 +3856,21 @@\n                    (plus:SI (reg:SI SP_REG) (const_int -4)))\n               (set (mem:QI (plus:SI (reg:SI SP_REG) (const_int -3)))\n                    (match_operand:QI 0 \"register_operand\" \"\"))])]\n-  \"TARGET_H8300S\"\n+  \"TARGET_H8300S && !TARGET_NORMAL_MODE\"\n   [(set (mem:SI (pre_dec:SI (reg:SI SP_REG)))\n \t(match_dup 0))]\n   \"operands[0] = gen_rtx_REG (SImode, REGNO (operands[0]));\")\n \n+(define_peephole2\n+  [(parallel [(set (reg:HI SP_REG)\n+                   (plus:HI (reg:HI SP_REG) (const_int -4)))\n+              (set (mem:QI (plus:HI (reg:HI SP_REG) (const_int -3)))\n+                   (match_operand:QI 0 \"register_operand\" \"\"))])]\n+  \"TARGET_H8300S && TARGET_NORMAL_MODE\"\n+  [(set (mem:SI (pre_dec:HI (reg:HI SP_REG)))\n+\t(match_dup 0))]\n+  \"operands[0] = gen_rtx_REG (SImode, REGNO (operands[0]));\")\n+\n ;; Convert a HImode push into an SImode push so that the\n ;; define_peephole2 below can cram multiple pushes into one stm.l.\n \n@@ -3635,11 +3879,21 @@\n                    (plus:SI (reg:SI SP_REG) (const_int -4)))\n               (set (mem:HI (plus:SI (reg:SI SP_REG) (const_int -2)))\n                    (match_operand:HI 0 \"register_operand\" \"\"))])]\n-  \"TARGET_H8300S\"\n+  \"TARGET_H8300S && !TARGET_NORMAL_MODE\"\n   [(set (mem:SI (pre_dec:SI (reg:SI SP_REG)))\n \t(match_dup 0))]\n   \"operands[0] = gen_rtx_REG (SImode, REGNO (operands[0]));\")\n \n+(define_peephole2\n+  [(parallel [(set (reg:HI SP_REG)\n+                   (plus:HI (reg:HI SP_REG) (const_int -4)))\n+              (set (mem:HI (plus:HI (reg:HI SP_REG) (const_int -2)))\n+                   (match_operand:HI 0 \"register_operand\" \"\"))])]\n+  \"TARGET_H8300S && TARGET_NORMAL_MODE\"\n+  [(set (mem:SI (pre_dec:HI (reg:HI SP_REG)))\n+\t(match_dup 0))]\n+  \"operands[0] = gen_rtx_REG (SImode, REGNO (operands[0]));\")\n+\n ;; Cram four pushes into stm.l.\n \n (define_peephole2\n@@ -3651,7 +3905,7 @@\n \t(match_operand:SI 2 \"register_operand\" \"\"))\n    (set (mem:SI (pre_dec:SI (reg:SI SP_REG)))\n \t(match_operand:SI 3 \"register_operand\" \"\"))]\n-  \"TARGET_H8300S\n+  \"TARGET_H8300S && !TARGET_NORMAL_MODE\n    && REGNO (operands[0]) == 0\n    && REGNO (operands[1]) == 1\n    && REGNO (operands[2]) == 2\n@@ -3669,6 +3923,33 @@\n \t\t   (match_dup 3))])]\n   \"\")\n \n+(define_peephole2\n+  [(set (mem:SI (pre_dec:HI (reg:HI SP_REG)))\n+\t(match_operand:SI 0 \"register_operand\" \"\"))\n+   (set (mem:SI (pre_dec:HI (reg:HI SP_REG)))\n+\t(match_operand:SI 1 \"register_operand\" \"\"))\n+   (set (mem:SI (pre_dec:HI (reg:HI SP_REG)))\n+\t(match_operand:SI 2 \"register_operand\" \"\"))\n+   (set (mem:SI (pre_dec:HI (reg:HI SP_REG)))\n+\t(match_operand:SI 3 \"register_operand\" \"\"))]\n+  \"TARGET_H8300S && TARGET_NORMAL_MODE\n+   && REGNO (operands[0]) == 0\n+   && REGNO (operands[1]) == 1\n+   && REGNO (operands[2]) == 2\n+   && REGNO (operands[3]) == 3\"\n+  [(parallel [(set (reg:HI SP_REG)\n+\t\t   (plus:HI (reg:HI SP_REG)\n+\t\t\t    (const_int -16)))\n+\t      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -4)))\n+\t\t   (match_dup 0))\n+\t      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -8)))\n+\t\t   (match_dup 1))\n+\t      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -12)))\n+\t\t   (match_dup 2))\n+\t      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -16)))\n+\t\t   (match_dup 3))])]\n+  \"\")\n+\n ;; Cram three pushes into stm.l.\n \n (define_peephole2\n@@ -3678,7 +3959,7 @@\n \t(match_operand:SI 1 \"register_operand\" \"\"))\n    (set (mem:SI (pre_dec:SI (reg:SI SP_REG)))\n \t(match_operand:SI 2 \"register_operand\" \"\"))]\n-  \"TARGET_H8300S\n+  \"TARGET_H8300S && !TARGET_NORMAL_MODE\n    && ((REGNO (operands[0]) == 0\n \t&& REGNO (operands[1]) == 1\n \t&& REGNO (operands[2]) == 2)\n@@ -3696,14 +3977,39 @@\n \t\t   (match_dup 2))])]\n   \"\")\n \n+(define_peephole2\n+  [(set (mem:SI (pre_dec:HI (reg:HI SP_REG)))\n+\t(match_operand:SI 0 \"register_operand\" \"\"))\n+   (set (mem:SI (pre_dec:HI (reg:HI SP_REG)))\n+\t(match_operand:SI 1 \"register_operand\" \"\"))\n+   (set (mem:SI (pre_dec:HI (reg:HI SP_REG)))\n+\t(match_operand:SI 2 \"register_operand\" \"\"))]\n+  \"TARGET_H8300S && TARGET_NORMAL_MODE\n+   && ((REGNO (operands[0]) == 0\n+\t&& REGNO (operands[1]) == 1\n+\t&& REGNO (operands[2]) == 2)\n+       || (REGNO (operands[0]) == 4\n+\t   && REGNO (operands[1]) == 5\n+\t   && REGNO (operands[2]) == 6))\"\n+  [(parallel [(set (reg:HI SP_REG)\n+\t\t   (plus:HI (reg:HI SP_REG)\n+\t\t\t    (const_int -12)))\n+\t      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -4)))\n+\t\t   (match_dup 0))\n+\t      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -8)))\n+\t\t   (match_dup 1))\n+\t      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -12)))\n+\t\t   (match_dup 2))])]\n+  \"\")\n+\n ;; Cram two pushes into stm.l.\n \n (define_peephole2\n   [(set (mem:SI (pre_dec:SI (reg:SI SP_REG)))\n \t(match_operand:SI 0 \"register_operand\" \"\"))\n    (set (mem:SI (pre_dec:SI (reg:SI SP_REG)))\n \t(match_operand:SI 1 \"register_operand\" \"\"))]\n-  \"TARGET_H8300S\n+  \"TARGET_H8300S && !TARGET_NORMAL_MODE\n    && ((REGNO (operands[0]) == 0 && REGNO (operands[1]) == 1)\n        || (REGNO (operands[0]) == 2 && REGNO (operands[1]) == 3)\n        || (REGNO (operands[0]) == 4 && REGNO (operands[1]) == 5))\"\n@@ -3716,6 +4022,24 @@\n \t\t   (match_dup 1))])]\n   \"\")\n \n+(define_peephole2\n+  [(set (mem:SI (pre_dec:HI (reg:HI SP_REG)))\n+\t(match_operand:SI 0 \"register_operand\" \"\"))\n+   (set (mem:SI (pre_dec:HI (reg:HI SP_REG)))\n+\t(match_operand:SI 1 \"register_operand\" \"\"))]\n+  \"TARGET_H8300S && TARGET_NORMAL_MODE\n+   && ((REGNO (operands[0]) == 0 && REGNO (operands[1]) == 1)\n+       || (REGNO (operands[0]) == 2 && REGNO (operands[1]) == 3)\n+       || (REGNO (operands[0]) == 4 && REGNO (operands[1]) == 5))\"\n+  [(parallel [(set (reg:HI SP_REG)\n+\t\t   (plus:HI (reg:HI SP_REG)\n+\t\t\t    (const_int -8)))\n+\t      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -4)))\n+\t\t   (match_dup 0))\n+\t      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -8)))\n+\t\t   (match_dup 1))])]\n+  \"\")\n+\n ;; Turn\n ;;\n ;;   mov.w #2,r0"}]}