

================================================================
== Vivado HLS Report for 'k2c_dense_3'
================================================================
* Date:           Wed Apr 24 12:32:24 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Resource_optimized
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.609|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|         8|          -|          -|     ?|    no    |
        |- Loop 3     |    ?|    ?|         3|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	15  / (tmp)
2 --> 
	3  / true
3 --> 
	4  / (tmp_i)
	12  / (!tmp_i)
4 --> 
	5  / (!exitcond_i)
	3  / (exitcond_i)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	4  / true
12 --> 
	13  / (!tmp & !exitcond4)
	17  / (tmp & !exitcond1)
13 --> 
	14  / true
14 --> 
	12  / true
15 --> 
	16  / true
16 --> 
	12  / true
17 --> 
	18  / true
18 --> 
	12  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.99>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_dim)"   --->   Operation 19 'read' 'kernel_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 20 'read' 'input_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_dim)"   --->   Operation 21 'read' 'input_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%output_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_numel_read)"   --->   Operation 22 'read' 'output_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0"   --->   Operation 23 'getelementptr' 'input_shape_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.34ns)   --->   "%tmp = icmp ult i64 %input_dim_read, 3" [Group_5/sample.c:1985]   --->   Operation 24 'icmp' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %3" [Group_5/sample.c:1985]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.99ns)   --->   "%tmp_s = add i64 %input_dim_read, -1" [Group_5/sample.c:2014]   --->   Operation 26 'add' 'tmp_s' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%dense_13_kernel_nume_1 = load i64* @dense_13_kernel_nume, align 8" [Group_5/sample.c:2020]   --->   Operation 27 'load' 'dense_13_kernel_nume_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot([128 x float]* @dense_13_output_arra, [128 x float]* %input_array, i64 %input_dim_read, i64 %input_numel_read_1, [5 x i64]* %input_shape, i64 %kernel_dim_read, i64 %dense_13_kernel_nume_1, i64 %tmp_s)" [Group_5/sample.c:2020]   --->   Operation 28 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_50 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_dim_read, i32 1, i32 63)" [Group_5/sample.c:1987]   --->   Operation 29 'partselect' 'tmp_50' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.34ns)   --->   "%icmp = icmp ne i63 %tmp_50, 0" [Group_5/sample.c:1987]   --->   Operation 30 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [2/2] (1.75ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [Group_5/sample.c:1988]   --->   Operation 31 'load' 'outrows' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 32 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot([128 x float]* @dense_13_output_arra, [128 x float]* %input_array, i64 %input_dim_read, i64 %input_numel_read_1, [5 x i64]* %input_shape, i64 %kernel_dim_read, i64 %dense_13_kernel_nume_1, i64 %tmp_s)" [Group_5/sample.c:2020]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%dense_13_bias_numel_s = load i64* @dense_13_bias_numel, align 8" [Group_5/sample.c:2025]   --->   Operation 33 'load' 'dense_13_bias_numel_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.35ns)   --->   "br label %4" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i_i = phi i64 [ 0, %3 ], [ %i_29, %6 ]"   --->   Operation 35 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.34ns)   --->   "%tmp_i = icmp ult i64 %i_i, %output_numel_read_1" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 36 'icmp' 'tmp_i' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.i.preheader, label %.preheader2.preheader" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.35ns)   --->   "br label %.preheader.i" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 38 'br' <Predicate = (tmp_i)> <Delay = 1.35>
ST_3 : Operation 39 [1/1] (1.35ns)   --->   "br label %.preheader2" [Group_5/sample.c:2029]   --->   Operation 39 'br' <Predicate = (!tmp_i)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 4.50>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%j_i = phi i64 [ %j, %5 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 40 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_53 = trunc i64 %j_i to i9" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 41 'trunc' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.34ns)   --->   "%exitcond_i = icmp eq i64 %j_i, %dense_13_bias_numel_s" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 42 'icmp' 'exitcond_i' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (2.99ns)   --->   "%j = add i64 1, %j_i" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 43 'add' 'j' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %6, label %5" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%dense_13_bias_array_s = getelementptr [128 x float]* @dense_13_bias_array, i64 0, i64 %j_i" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 45 'getelementptr' 'dense_13_bias_array_s' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (2.77ns)   --->   "%dense_13_bias_array_1 = load float* %dense_13_bias_array_s, align 4" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 46 'load' 'dense_13_bias_array_1' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_54 = trunc i64 %i_i to i9" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 47 'trunc' 'tmp_54' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.73ns)   --->   "%sum_i = add i9 %tmp_54, %tmp_53" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 48 'add' 'sum_i' <Predicate = (!exitcond_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sum_i_cast = zext i9 %sum_i to i64" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 49 'zext' 'sum_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%dense_13_output_arra_4 = getelementptr [128 x float]* @dense_13_output_arra, i64 0, i64 %sum_i_cast" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 50 'getelementptr' 'dense_13_output_arra_4' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (2.77ns)   --->   "%dense_13_output_arra_5 = load float* %dense_13_output_arra_4, align 4" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 51 'load' 'dense_13_output_arra_5' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 52 [1/1] (2.99ns)   --->   "%i_29 = add i64 %dense_13_bias_numel_s, %i_i" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 52 'add' 'i_29' <Predicate = (exitcond_i)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br label %4" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 53 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 54 [1/2] (2.77ns)   --->   "%dense_13_bias_array_1 = load float* %dense_13_bias_array_s, align 4" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 54 'load' 'dense_13_bias_array_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_5 : Operation 55 [1/2] (2.77ns)   --->   "%dense_13_output_arra_5 = load float* %dense_13_output_arra_4, align 4" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 55 'load' 'dense_13_output_arra_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 6 <SV = 5> <Delay = 6.51>
ST_6 : Operation 56 [5/5] (6.51ns)   --->   "%tmp_i_13 = fadd float %dense_13_output_arra_5, %dense_13_bias_array_1" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 56 'fadd' 'tmp_i_13' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.51>
ST_7 : Operation 57 [4/5] (6.51ns)   --->   "%tmp_i_13 = fadd float %dense_13_output_arra_5, %dense_13_bias_array_1" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 57 'fadd' 'tmp_i_13' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.51>
ST_8 : Operation 58 [3/5] (6.51ns)   --->   "%tmp_i_13 = fadd float %dense_13_output_arra_5, %dense_13_bias_array_1" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 58 'fadd' 'tmp_i_13' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.51>
ST_9 : Operation 59 [2/5] (6.51ns)   --->   "%tmp_i_13 = fadd float %dense_13_output_arra_5, %dense_13_bias_array_1" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 59 'fadd' 'tmp_i_13' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.51>
ST_10 : Operation 60 [1/5] (6.51ns)   --->   "%tmp_i_13 = fadd float %dense_13_output_arra_5, %dense_13_bias_array_1" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 60 'fadd' 'tmp_i_13' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.77>
ST_11 : Operation 61 [1/1] (2.77ns)   --->   "store float %tmp_i_13, float* %dense_13_output_arra_4, align 4" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 61 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader.i" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 2.99>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%i_2 = phi i64 [ %i_30, %._crit_edge8 ], [ 0, %.preheader2.preheader ]"   --->   Operation 63 'phi' 'i_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (2.34ns)   --->   "%exitcond4 = icmp eq i64 %i_2, %output_numel_read_1" [Group_5/sample.c:2029]   --->   Operation 64 'icmp' 'exitcond4' <Predicate = (!tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 65 [1/1] (2.99ns)   --->   "%i_30 = add i64 %i_2, 1" [Group_5/sample.c:2029]   --->   Operation 65 'add' 'i_30' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.loopexit4.loopexit, label %7" [Group_5/sample.c:2029]   --->   Operation 66 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%dense_13_output_arra_6 = getelementptr [128 x float]* @dense_13_output_arra, i64 0, i64 %i_2" [Group_5/sample.c:2030]   --->   Operation 67 'getelementptr' 'dense_13_output_arra_6' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_12 : Operation 68 [2/2] (2.77ns)   --->   "%dense_13_output_arra_7 = load float* %dense_13_output_arra_6, align 4" [Group_5/sample.c:2030]   --->   Operation 68 'load' 'dense_13_output_arra_7' <Predicate = (!tmp & !exitcond4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 69 'br' <Predicate = (!tmp & exitcond4)> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%i = phi i64 [ %i_28, %._crit_edge7 ], [ 0, %_ifconv ]"   --->   Operation 70 'phi' 'i' <Predicate = (tmp)> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (2.34ns)   --->   "%exitcond1 = icmp eq i64 %i, %tmp_51" [Group_5/sample.c:2000]   --->   Operation 71 'icmp' 'exitcond1' <Predicate = (tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 72 [1/1] (2.99ns)   --->   "%i_28 = add i64 %i, 1" [Group_5/sample.c:2000]   --->   Operation 72 'add' 'i_28' <Predicate = (tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit4.loopexit9, label %1" [Group_5/sample.c:2000]   --->   Operation 73 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%dense_13_output_arra_1 = getelementptr [128 x float]* @dense_13_output_arra, i64 0, i64 %i" [Group_5/sample.c:2001]   --->   Operation 74 'getelementptr' 'dense_13_output_arra_1' <Predicate = (tmp & !exitcond1)> <Delay = 0.00>
ST_12 : Operation 75 [2/2] (2.77ns)   --->   "%dense_13_output_arra_2 = load float* %dense_13_output_arra_1, align 4" [Group_5/sample.c:2001]   --->   Operation 75 'load' 'dense_13_output_arra_2' <Predicate = (tmp & !exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 76 'br' <Predicate = (tmp & exitcond1)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "ret void" [Group_5/sample.c:2042]   --->   Operation 77 'ret' <Predicate = (!tmp & exitcond4) | (tmp & exitcond1)> <Delay = 0.00>

State 13 <SV = 4> <Delay = 8.08>
ST_13 : Operation 78 [1/2] (2.77ns)   --->   "%dense_13_output_arra_7 = load float* %dense_13_output_arra_6, align 4" [Group_5/sample.c:2030]   --->   Operation 78 'load' 'dense_13_output_arra_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%dense_13_output_arra_8 = bitcast float %dense_13_output_arra_7 to i32" [Group_5/sample.c:2030]   --->   Operation 79 'bitcast' 'dense_13_output_arra_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_13_output_arra_8, i32 23, i32 30)" [Group_5/sample.c:2030]   --->   Operation 80 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i32 %dense_13_output_arra_8 to i23" [Group_5/sample.c:2030]   --->   Operation 81 'trunc' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (1.24ns)   --->   "%notlhs = icmp ne i8 %tmp_6, -1" [Group_5/sample.c:2030]   --->   Operation 82 'icmp' 'notlhs' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 83 [1/1] (2.03ns)   --->   "%notrhs = icmp eq i23 %tmp_55, 0" [Group_5/sample.c:2030]   --->   Operation 83 'icmp' 'notrhs' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 84 [1/1] (5.30ns)   --->   "%tmp_8 = fcmp ole float %dense_13_output_arra_7, 0.000000e+00" [Group_5/sample.c:2030]   --->   Operation 84 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.30> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 5.30> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 5> <Delay = 2.77>
ST_14 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%tmp_7 = or i1 %notrhs, %notlhs" [Group_5/sample.c:2030]   --->   Operation 85 'or' 'tmp_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 86 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_9 = and i1 %tmp_7, %tmp_8" [Group_5/sample.c:2030]   --->   Operation 86 'and' 'tmp_9' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %8, label %._crit_edge8" [Group_5/sample.c:2030]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %dense_13_output_arra_6, align 4" [Group_5/sample.c:2031]   --->   Operation 88 'store' <Predicate = (tmp_9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "br label %._crit_edge8" [Group_5/sample.c:2032]   --->   Operation 89 'br' <Predicate = (tmp_9)> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader2" [Group_5/sample.c:2029]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 1> <Delay = 2.58>
ST_15 : Operation 91 [1/2] (1.75ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [Group_5/sample.c:1988]   --->   Operation 91 'load' 'outrows' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_15 : Operation 92 [1/1] (0.83ns)   --->   "%outrows1 = select i1 %icmp, i64 %outrows, i64 1" [Group_5/sample.c:1987]   --->   Operation 92 'select' 'outrows1' <Predicate = true> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 93 [2/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul([128 x float]* @dense_13_output_arra, [128 x float]* %input_array, [2560 x float]* @dense_13_kernel_arra, [128 x float]* @dense_13_bias_array, i64 %outrows1)" [Group_5/sample.c:1996]   --->   Operation 93 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 2> <Delay = 1.35>
ST_16 : Operation 94 [1/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul([128 x float]* @dense_13_output_arra, [128 x float]* %input_array, [2560 x float]* @dense_13_kernel_arra, [128 x float]* @dense_13_bias_array, i64 %outrows1)" [Group_5/sample.c:1996]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_51 = shl i64 %outrows1, 7" [Group_5/sample.c:2000]   --->   Operation 95 'shl' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 96 [1/1] (1.35ns)   --->   "br label %.preheader7" [Group_5/sample.c:1998]   --->   Operation 96 'br' <Predicate = true> <Delay = 1.35>

State 17 <SV = 4> <Delay = 8.08>
ST_17 : Operation 97 [1/2] (2.77ns)   --->   "%dense_13_output_arra_2 = load float* %dense_13_output_arra_1, align 4" [Group_5/sample.c:2001]   --->   Operation 97 'load' 'dense_13_output_arra_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_17 : Operation 98 [1/1] (0.00ns)   --->   "%dense_13_output_arra_3 = bitcast float %dense_13_output_arra_2 to i32" [Group_5/sample.c:2001]   --->   Operation 98 'bitcast' 'dense_13_output_arra_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_13_output_arra_3, i32 23, i32 30)" [Group_5/sample.c:2001]   --->   Operation 99 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_52 = trunc i32 %dense_13_output_arra_3 to i23" [Group_5/sample.c:2001]   --->   Operation 100 'trunc' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (1.24ns)   --->   "%notlhs2 = icmp ne i8 %tmp_2, -1" [Group_5/sample.c:2001]   --->   Operation 101 'icmp' 'notlhs2' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 102 [1/1] (2.03ns)   --->   "%notrhs3 = icmp eq i23 %tmp_52, 0" [Group_5/sample.c:2001]   --->   Operation 102 'icmp' 'notrhs3' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 103 [1/1] (5.30ns)   --->   "%tmp_4 = fcmp ole float %dense_13_output_arra_2, 0.000000e+00" [Group_5/sample.c:2001]   --->   Operation 103 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.30> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 5.30> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 5> <Delay = 2.77>
ST_18 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_5)   --->   "%tmp_3 = or i1 %notrhs3, %notlhs2" [Group_5/sample.c:2001]   --->   Operation 104 'or' 'tmp_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 105 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_5 = and i1 %tmp_3, %tmp_4" [Group_5/sample.c:2001]   --->   Operation 105 'and' 'tmp_5' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %2, label %._crit_edge7" [Group_5/sample.c:2001]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 107 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %dense_13_output_arra_1, align 4" [Group_5/sample.c:2002]   --->   Operation 107 'store' <Predicate = (tmp_5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "br label %._crit_edge7" [Group_5/sample.c:2003]   --->   Operation 108 'br' <Predicate = (tmp_5)> <Delay = 0.00>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader7" [Group_5/sample.c:2000]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3ns
The critical path consists of the following:
	wire read on port 'input_dim' [16]  (0 ns)
	'add' operation ('tmp_s', Group_5/sample.c:2014) [22]  (3 ns)
	'call' operation (Group_5/sample.c:2020) to 'k2c_dot' [24]  (0 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', Group_5/sample.c:1767->Group_5/sample.c:2025) [28]  (1.35 ns)

 <State 3>: 2.34ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Group_5/sample.c:1767->Group_5/sample.c:2025) [28]  (0 ns)
	'icmp' operation ('tmp_i', Group_5/sample.c:1767->Group_5/sample.c:2025) [29]  (2.34 ns)

 <State 4>: 4.51ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', Group_5/sample.c:1768->Group_5/sample.c:2025) [34]  (0 ns)
	'add' operation ('sum_i', Group_5/sample.c:1767->Group_5/sample.c:2025) [43]  (1.73 ns)
	'getelementptr' operation ('dense_13_output_arra_4', Group_5/sample.c:1770->Group_5/sample.c:2025) [45]  (0 ns)
	'load' operation ('dense_13_output_arra_5', Group_5/sample.c:1770->Group_5/sample.c:2025) on array 'dense_13_output_arra' [46]  (2.77 ns)

 <State 5>: 2.77ns
The critical path consists of the following:
	'load' operation ('dense_13_bias_array_1', Group_5/sample.c:1770->Group_5/sample.c:2025) on array 'dense_13_bias_array' [41]  (2.77 ns)

 <State 6>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_i_13', Group_5/sample.c:1770->Group_5/sample.c:2025) [47]  (6.51 ns)

 <State 7>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_i_13', Group_5/sample.c:1770->Group_5/sample.c:2025) [47]  (6.51 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_i_13', Group_5/sample.c:1770->Group_5/sample.c:2025) [47]  (6.51 ns)

 <State 9>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_i_13', Group_5/sample.c:1770->Group_5/sample.c:2025) [47]  (6.51 ns)

 <State 10>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_i_13', Group_5/sample.c:1770->Group_5/sample.c:2025) [47]  (6.51 ns)

 <State 11>: 2.77ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:1770->Group_5/sample.c:2025) of variable 'tmp_i_13', Group_5/sample.c:1770->Group_5/sample.c:2025 on array 'dense_13_output_arra' [48]  (2.77 ns)

 <State 12>: 3ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Group_5/sample.c:2029) [56]  (0 ns)
	'add' operation ('i', Group_5/sample.c:2029) [58]  (3 ns)

 <State 13>: 8.08ns
The critical path consists of the following:
	'load' operation ('dense_13_output_arra_7', Group_5/sample.c:2030) on array 'dense_13_output_arra' [62]  (2.77 ns)
	'fcmp' operation ('tmp_8', Group_5/sample.c:2030) [69]  (5.31 ns)

 <State 14>: 2.77ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:2031) of constant 0 on array 'dense_13_output_arra' [73]  (2.77 ns)

 <State 15>: 2.59ns
The critical path consists of the following:
	'load' operation ('outrows', Group_5/sample.c:1988) on array 'input_shape' [82]  (1.75 ns)
	'select' operation ('outrows1', Group_5/sample.c:1987) [83]  (0.831 ns)

 <State 16>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', Group_5/sample.c:2000) [88]  (1.35 ns)

 <State 17>: 8.08ns
The critical path consists of the following:
	'load' operation ('dense_13_output_arra_2', Group_5/sample.c:2001) on array 'dense_13_output_arra' [94]  (2.77 ns)
	'fcmp' operation ('tmp_4', Group_5/sample.c:2001) [101]  (5.31 ns)

 <State 18>: 2.77ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:2002) of constant 0 on array 'dense_13_output_arra' [105]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
