============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Sat Nov 11 14:41:12 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/FOC_Controller_gate.db" in  1.341217s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (50.1%)

RUN-1004 : used memory is 246 MB, reserved memory is 221 MB, peak memory is 250 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (1113 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk" drives clk pins.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_position_clk" drives clk pins.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk to drive 1056 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk to drive 31 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done to drive 24 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 6187 instances
RUN-0007 : 1958 luts, 3425 seqs, 485 mslices, 262 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 7702 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 6041 nets have 2 pins
RUN-1001 : 1241 nets have [3 - 5] pins
RUN-1001 : 172 nets have [6 - 10] pins
RUN-1001 : 128 nets have [11 - 20] pins
RUN-1001 : 104 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     99      
RUN-1001 :   No   |  No   |  Yes  |     661     
RUN-1001 :   No   |  Yes  |  No   |     38      
RUN-1001 :   Yes  |  No   |  No   |    1040     
RUN-1001 :   Yes  |  No   |  Yes  |    1587     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  55   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 65
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6185 instances, 1958 luts, 3425 seqs, 747 slices, 129 macros(747 instances: 485 mslices 262 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 2593 pins
PHY-0007 : Cell area utilization is 60%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 919632
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 60%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 609066, overlap = 87.4062
PHY-3002 : Step(2): len = 578172, overlap = 125
PHY-3002 : Step(3): len = 417911, overlap = 142.719
PHY-3002 : Step(4): len = 386204, overlap = 169.75
PHY-3002 : Step(5): len = 319379, overlap = 178.938
PHY-3002 : Step(6): len = 293251, overlap = 191.312
PHY-3002 : Step(7): len = 270801, overlap = 201.969
PHY-3002 : Step(8): len = 245983, overlap = 232.844
PHY-3002 : Step(9): len = 217334, overlap = 230.125
PHY-3002 : Step(10): len = 202958, overlap = 244.562
PHY-3002 : Step(11): len = 192234, overlap = 257.656
PHY-3002 : Step(12): len = 180812, overlap = 273.438
PHY-3002 : Step(13): len = 170849, overlap = 290.906
PHY-3002 : Step(14): len = 166172, overlap = 302.906
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.3611e-06
PHY-3002 : Step(15): len = 161286, overlap = 302.844
PHY-3002 : Step(16): len = 163049, overlap = 302.375
PHY-3002 : Step(17): len = 167327, overlap = 286.938
PHY-3002 : Step(18): len = 176688, overlap = 237.156
PHY-3002 : Step(19): len = 171707, overlap = 224.375
PHY-3002 : Step(20): len = 172646, overlap = 219.438
PHY-3002 : Step(21): len = 170398, overlap = 218.906
PHY-3002 : Step(22): len = 166795, overlap = 221.844
PHY-3002 : Step(23): len = 165229, overlap = 220.812
PHY-3002 : Step(24): len = 161851, overlap = 221.125
PHY-3002 : Step(25): len = 160067, overlap = 226.75
PHY-3002 : Step(26): len = 158822, overlap = 220.188
PHY-3002 : Step(27): len = 155218, overlap = 221.156
PHY-3002 : Step(28): len = 153189, overlap = 218.531
PHY-3002 : Step(29): len = 150740, overlap = 209.812
PHY-3002 : Step(30): len = 150826, overlap = 203.844
PHY-3002 : Step(31): len = 150112, overlap = 203.125
PHY-3002 : Step(32): len = 148511, overlap = 215.375
PHY-3002 : Step(33): len = 146296, overlap = 205.969
PHY-3002 : Step(34): len = 145852, overlap = 205.125
PHY-3002 : Step(35): len = 145203, overlap = 199.094
PHY-3002 : Step(36): len = 144130, overlap = 198.5
PHY-3002 : Step(37): len = 143834, overlap = 188.75
PHY-3002 : Step(38): len = 143955, overlap = 192.562
PHY-3002 : Step(39): len = 143008, overlap = 192.25
PHY-3002 : Step(40): len = 142928, overlap = 187.719
PHY-3002 : Step(41): len = 141985, overlap = 179.719
PHY-3002 : Step(42): len = 140708, overlap = 178.188
PHY-3002 : Step(43): len = 140647, overlap = 176.875
PHY-3002 : Step(44): len = 139781, overlap = 175.688
PHY-3002 : Step(45): len = 139929, overlap = 175.875
PHY-3002 : Step(46): len = 138969, overlap = 175.438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.67222e-05
PHY-3002 : Step(47): len = 137629, overlap = 174.062
PHY-3002 : Step(48): len = 137671, overlap = 174.188
PHY-3002 : Step(49): len = 138825, overlap = 171.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.70916e-05
PHY-3002 : Step(50): len = 139514, overlap = 174.844
PHY-3002 : Step(51): len = 139977, overlap = 175.812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.38341e-05
PHY-3002 : Step(52): len = 141235, overlap = 173.969
PHY-3002 : Step(53): len = 142572, overlap = 173.812
PHY-3002 : Step(54): len = 150495, overlap = 150.5
PHY-3002 : Step(55): len = 154460, overlap = 142.719
PHY-3002 : Step(56): len = 156012, overlap = 124.344
PHY-3002 : Step(57): len = 159069, overlap = 117.969
PHY-3002 : Step(58): len = 161650, overlap = 115.688
PHY-3002 : Step(59): len = 162371, overlap = 109.25
PHY-3002 : Step(60): len = 163402, overlap = 95.5312
PHY-3002 : Step(61): len = 164126, overlap = 95.0625
PHY-3002 : Step(62): len = 164136, overlap = 91.6875
PHY-3002 : Step(63): len = 163283, overlap = 91.2812
PHY-3002 : Step(64): len = 162339, overlap = 89.2812
PHY-3002 : Step(65): len = 161987, overlap = 88.1875
PHY-3002 : Step(66): len = 162077, overlap = 84.9375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.76683e-05
PHY-3002 : Step(67): len = 162972, overlap = 83.4375
PHY-3002 : Step(68): len = 163110, overlap = 83.9375
PHY-3002 : Step(69): len = 163508, overlap = 81.5938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015788s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7702.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 202120, over cnt = 1048(9%), over = 5672, worst = 30
PHY-1001 : End global iterations;  0.561011s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (39.0%)

PHY-1001 : Congestion index: top1 = 102.99, top5 = 82.07, top10 = 71.72, top15 = 65.31.
PHY-3001 : End congestion estimation;  0.647008s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (36.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.29215e-06
PHY-3002 : Step(70): len = 162315, overlap = 121.5
PHY-3002 : Step(71): len = 160033, overlap = 140.75
PHY-3002 : Step(72): len = 148855, overlap = 173.562
PHY-3002 : Step(73): len = 146128, overlap = 189.562
PHY-3002 : Step(74): len = 137111, overlap = 225
PHY-3002 : Step(75): len = 135777, overlap = 228.219
PHY-3002 : Step(76): len = 133883, overlap = 232.719
PHY-3002 : Step(77): len = 131990, overlap = 226.406
PHY-3002 : Step(78): len = 130071, overlap = 226.094
PHY-3002 : Step(79): len = 127135, overlap = 224.625
PHY-3002 : Step(80): len = 126539, overlap = 222.281
PHY-3002 : Step(81): len = 125191, overlap = 219.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.58429e-06
PHY-3002 : Step(82): len = 126779, overlap = 203.406
PHY-3002 : Step(83): len = 128432, overlap = 199.156
PHY-3002 : Step(84): len = 131308, overlap = 198.656
PHY-3002 : Step(85): len = 132922, overlap = 187.406
PHY-3002 : Step(86): len = 133547, overlap = 181.031
PHY-3002 : Step(87): len = 133305, overlap = 171.625
PHY-3002 : Step(88): len = 131212, overlap = 161.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.31686e-05
PHY-3002 : Step(89): len = 135652, overlap = 154.281
PHY-3002 : Step(90): len = 137701, overlap = 154.625
PHY-3002 : Step(91): len = 140326, overlap = 145.844
PHY-3002 : Step(92): len = 142858, overlap = 138.219
PHY-3002 : Step(93): len = 141346, overlap = 131.312
PHY-3002 : Step(94): len = 141759, overlap = 129.469
PHY-3002 : Step(95): len = 141253, overlap = 127.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.63372e-05
PHY-3002 : Step(96): len = 145200, overlap = 122.312
PHY-3002 : Step(97): len = 147778, overlap = 121.156
PHY-3002 : Step(98): len = 151312, overlap = 113.625
PHY-3002 : Step(99): len = 153875, overlap = 107.625
PHY-3002 : Step(100): len = 154154, overlap = 111.25
PHY-3002 : Step(101): len = 152671, overlap = 114.5
PHY-3002 : Step(102): len = 151165, overlap = 106.906
PHY-3002 : Step(103): len = 150295, overlap = 108.281
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.26743e-05
PHY-3002 : Step(104): len = 154580, overlap = 96.6562
PHY-3002 : Step(105): len = 159259, overlap = 92.9375
PHY-3002 : Step(106): len = 161193, overlap = 87.4375
PHY-3002 : Step(107): len = 163476, overlap = 83.9375
PHY-3002 : Step(108): len = 164188, overlap = 72.3125
PHY-3002 : Step(109): len = 162512, overlap = 66.6562
PHY-3002 : Step(110): len = 161346, overlap = 61.6875
PHY-3002 : Step(111): len = 159521, overlap = 62.3125
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 62/7702.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 190864, over cnt = 989(8%), over = 4501, worst = 33
PHY-1001 : End global iterations;  0.490218s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (38.2%)

PHY-1001 : Congestion index: top1 = 78.26, top5 = 65.50, top10 = 58.04, top15 = 53.30.
PHY-3001 : End congestion estimation;  0.579110s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (40.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.01744e-05
PHY-3002 : Step(112): len = 162581, overlap = 217.844
PHY-3002 : Step(113): len = 165321, overlap = 203.062
PHY-3002 : Step(114): len = 161650, overlap = 179.406
PHY-3002 : Step(115): len = 158293, overlap = 177.625
PHY-3002 : Step(116): len = 153632, overlap = 185.969
PHY-3002 : Step(117): len = 151038, overlap = 206.281
PHY-3002 : Step(118): len = 148888, overlap = 210.531
PHY-3002 : Step(119): len = 146016, overlap = 215.031
PHY-3002 : Step(120): len = 145566, overlap = 214.062
PHY-3002 : Step(121): len = 144590, overlap = 214.375
PHY-3002 : Step(122): len = 143451, overlap = 225.656
PHY-3002 : Step(123): len = 142189, overlap = 228.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.03489e-05
PHY-3002 : Step(124): len = 144923, overlap = 209.938
PHY-3002 : Step(125): len = 146933, overlap = 199.812
PHY-3002 : Step(126): len = 147862, overlap = 191.5
PHY-3002 : Step(127): len = 148317, overlap = 189.406
PHY-3002 : Step(128): len = 148038, overlap = 186.719
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000120698
PHY-3002 : Step(129): len = 150462, overlap = 172.062
PHY-3002 : Step(130): len = 151730, overlap = 169.219
PHY-3002 : Step(131): len = 153336, overlap = 166.688
PHY-3002 : Step(132): len = 154792, overlap = 159
PHY-3002 : Step(133): len = 155754, overlap = 163
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000222839
PHY-3002 : Step(134): len = 157268, overlap = 153.625
PHY-3002 : Step(135): len = 158974, overlap = 154.188
PHY-3002 : Step(136): len = 161431, overlap = 143.438
PHY-3002 : Step(137): len = 163112, overlap = 141.031
PHY-3002 : Step(138): len = 164016, overlap = 136.406
PHY-3002 : Step(139): len = 164738, overlap = 126.625
PHY-3002 : Step(140): len = 165018, overlap = 123.562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000433475
PHY-3002 : Step(141): len = 166324, overlap = 114.938
PHY-3002 : Step(142): len = 168573, overlap = 110.188
PHY-3002 : Step(143): len = 170020, overlap = 111.344
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 111.34 peak overflow 1.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 258/7702.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 208560, over cnt = 1203(10%), over = 4705, worst = 23
PHY-1001 : End global iterations;  0.556718s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (44.9%)

PHY-1001 : Congestion index: top1 = 89.31, top5 = 67.31, top10 = 59.25, top15 = 54.62.
PHY-1001 : End incremental global routing;  0.673872s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (46.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 30762, tnet num: 7700, tinst num: 6185, tnode num: 42826, tedge num: 51434.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.656435s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (30.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.469166s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (37.2%)

OPT-1001 : Current memory(MB): used = 350, reserve = 326, peak = 350.
OPT-1001 : End physical optimization;  1.540445s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (39.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1958 LUT to BLE ...
SYN-4008 : Packed 1958 LUT and 539 SEQ to BLE.
SYN-4003 : Packing 2886 remaining SEQ's ...
SYN-4005 : Packed 1430 SEQ with LUT/SLICE
SYN-4006 : 188 single LUT's are left
SYN-4006 : 1456 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 3414/4288 primitive instances ...
PHY-3001 : End packing;  0.489638s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (44.7%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2700 instances
RUN-1001 : 1321 mslices, 1322 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 7204 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5472 nets have 2 pins
RUN-1001 : 1317 nets have [3 - 5] pins
RUN-1001 : 178 nets have [6 - 10] pins
RUN-1001 : 137 nets have [11 - 20] pins
RUN-1001 : 84 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
PHY-3001 : design contains 2698 instances, 2643 slices, 129 macros(747 instances: 485 mslices 262 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1453 pins
PHY-3001 : Cell area utilization is 92%
PHY-3001 : After packing: Len = 177687, Over = 215
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3557/7204.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 220328, over cnt = 1106(10%), over = 3269, worst = 18
PHY-1002 : len = 241704, over cnt = 874(7%), over = 1657, worst = 10
PHY-1002 : len = 254728, over cnt = 496(4%), over = 737, worst = 9
PHY-1002 : len = 268416, over cnt = 49(0%), over = 50, worst = 2
PHY-1002 : len = 272192, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  1.612562s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (43.6%)

PHY-1001 : Congestion index: top1 = 64.72, top5 = 59.06, top10 = 56.13, top15 = 53.65.
PHY-3001 : End congestion estimation;  1.721567s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (41.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.82385e-05
PHY-3002 : Step(144): len = 161537, overlap = 217.25
PHY-3002 : Step(145): len = 159576, overlap = 233.5
PHY-3002 : Step(146): len = 155033, overlap = 238.75
PHY-3002 : Step(147): len = 153647, overlap = 239.75
PHY-3002 : Step(148): len = 152930, overlap = 240.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.64769e-05
PHY-3002 : Step(149): len = 155085, overlap = 224.25
PHY-3002 : Step(150): len = 156905, overlap = 217.75
PHY-3002 : Step(151): len = 157851, overlap = 213.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.29538e-05
PHY-3002 : Step(152): len = 161384, overlap = 204
PHY-3002 : Step(153): len = 163676, overlap = 199.5
PHY-3002 : Step(154): len = 166952, overlap = 188.75
PHY-3002 : Step(155): len = 166370, overlap = 191.25
PHY-3002 : Step(156): len = 166150, overlap = 190
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000128014
PHY-3002 : Step(157): len = 168159, overlap = 191
PHY-3002 : Step(158): len = 170503, overlap = 190
PHY-3002 : Step(159): len = 173314, overlap = 174.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00024762
PHY-3002 : Step(160): len = 173449, overlap = 174.5
PHY-3002 : Step(161): len = 176429, overlap = 164.5
PHY-3002 : Step(162): len = 181773, overlap = 160.75
PHY-3002 : Step(163): len = 182798, overlap = 160.75
PHY-3002 : Step(164): len = 182854, overlap = 166.25
PHY-3002 : Step(165): len = 182395, overlap = 164.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.178719s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (8.7%)

PHY-3001 : Trial Legalized: Len = 293798
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 280/7204.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 346952, over cnt = 1231(11%), over = 2264, worst = 9
PHY-1002 : len = 358560, over cnt = 766(6%), over = 1052, worst = 7
PHY-1002 : len = 368488, over cnt = 354(3%), over = 410, worst = 4
PHY-1002 : len = 376680, over cnt = 63(0%), over = 63, worst = 1
PHY-1002 : len = 382376, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  1.652741s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (32.1%)

PHY-1001 : Congestion index: top1 = 67.29, top5 = 62.47, top10 = 59.74, top15 = 57.86.
PHY-3001 : End congestion estimation;  1.776674s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (33.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000290369
PHY-3002 : Step(166): len = 249304, overlap = 141
PHY-3002 : Step(167): len = 232643, overlap = 152.75
PHY-3002 : Step(168): len = 228470, overlap = 146.5
PHY-3002 : Step(169): len = 223479, overlap = 137.5
PHY-3002 : Step(170): len = 217353, overlap = 142
PHY-3002 : Step(171): len = 213524, overlap = 140.75
PHY-3002 : Step(172): len = 209808, overlap = 138.25
PHY-3002 : Step(173): len = 206256, overlap = 143.5
PHY-3002 : Step(174): len = 204151, overlap = 135
PHY-3002 : Step(175): len = 202622, overlap = 134.75
PHY-3002 : Step(176): len = 201102, overlap = 136
PHY-3002 : Step(177): len = 199744, overlap = 128.5
PHY-3002 : Step(178): len = 198646, overlap = 131
PHY-3002 : Step(179): len = 197714, overlap = 134.25
PHY-3002 : Step(180): len = 196944, overlap = 136.5
PHY-3002 : Step(181): len = 196503, overlap = 134.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00050668
PHY-3002 : Step(182): len = 197660, overlap = 132.75
PHY-3002 : Step(183): len = 198924, overlap = 130.5
PHY-3002 : Step(184): len = 199796, overlap = 132.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000819808
PHY-3002 : Step(185): len = 200344, overlap = 129.25
PHY-3002 : Step(186): len = 201486, overlap = 125.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00132645
PHY-3002 : Step(187): len = 201939, overlap = 127.5
PHY-3002 : Step(188): len = 204710, overlap = 123
PHY-3002 : Step(189): len = 209119, overlap = 125.75
PHY-3002 : Step(190): len = 209614, overlap = 122
PHY-3002 : Step(191): len = 209859, overlap = 121.5
PHY-3002 : Step(192): len = 210647, overlap = 126.5
PHY-3002 : Step(193): len = 212091, overlap = 122.5
PHY-3002 : Step(194): len = 213242, overlap = 121.5
PHY-3002 : Step(195): len = 214293, overlap = 122.5
PHY-3002 : Step(196): len = 215474, overlap = 121.25
PHY-3002 : Step(197): len = 216453, overlap = 123.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0021462
PHY-3002 : Step(198): len = 216696, overlap = 123.75
PHY-3002 : Step(199): len = 218023, overlap = 121
PHY-3002 : Step(200): len = 220293, overlap = 119.25
PHY-3002 : Step(201): len = 220487, overlap = 118.75
PHY-3002 : Step(202): len = 220648, overlap = 117
PHY-3002 : Step(203): len = 221067, overlap = 118
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00347254
PHY-3002 : Step(204): len = 221453, overlap = 118.75
PHY-3002 : Step(205): len = 223180, overlap = 118
PHY-3002 : Step(206): len = 225408, overlap = 117.5
PHY-3002 : Step(207): len = 226123, overlap = 117.25
PHY-3002 : Step(208): len = 226473, overlap = 118.25
PHY-3002 : Step(209): len = 227090, overlap = 116.25
PHY-3002 : Step(210): len = 228586, overlap = 115.25
PHY-3002 : Step(211): len = 229775, overlap = 114
PHY-3002 : Step(212): len = 230567, overlap = 111.75
PHY-3002 : Step(213): len = 231382, overlap = 111.75
PHY-3002 : Step(214): len = 232633, overlap = 111.5
PHY-3002 : Step(215): len = 234044, overlap = 110
PHY-3002 : Step(216): len = 234634, overlap = 110.75
PHY-3002 : Step(217): len = 235054, overlap = 111.5
PHY-3002 : Step(218): len = 235756, overlap = 110.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00561858
PHY-3002 : Step(219): len = 235914, overlap = 110
PHY-3002 : Step(220): len = 236713, overlap = 111
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009092s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 247253, Over = 0
PHY-3001 : Spreading special nets. 141 overflows in 930 tiles.
PHY-3001 : End spreading;  0.047596s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (32.8%)

PHY-3001 : 238 instances has been re-located, deltaX = 146, deltaY = 178, maxDist = 5.
PHY-3001 : Final: Len = 251125, Over = 0
RUN-1003 : finish command "place" in  16.311510s wall, 6.093750s user + 1.187500s system = 7.281250s CPU (44.6%)

RUN-1004 : used memory is 319 MB, reserved memory is 294 MB, peak memory is 352 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_place.db" in  1.366900s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (69.7%)

RUN-1004 : used memory is 320 MB, reserved memory is 299 MB, peak memory is 396 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 2700 instances
RUN-1001 : 1321 mslices, 1322 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 7204 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5472 nets have 2 pins
RUN-1001 : 1317 nets have [3 - 5] pins
RUN-1001 : 178 nets have [6 - 10] pins
RUN-1001 : 137 nets have [11 - 20] pins
RUN-1001 : 84 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26439, tnet num: 7202, tinst num: 2698, tnode num: 34865, tedge num: 45416.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1321 mslices, 1322 lslices, 27 pads, 11 brams, 10 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7202 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3986 clock pins, and constraint 8424 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 292464, over cnt = 1163(10%), over = 2047, worst = 9
PHY-1002 : len = 301448, over cnt = 791(7%), over = 1153, worst = 9
PHY-1002 : len = 319760, over cnt = 203(1%), over = 216, worst = 2
PHY-1002 : len = 323656, over cnt = 42(0%), over = 43, worst = 2
PHY-1002 : len = 327392, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  1.447477s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (46.4%)

PHY-1001 : Congestion index: top1 = 60.97, top5 = 56.97, top10 = 54.76, top15 = 53.09.
PHY-1001 : End global routing;  1.573384s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (44.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 409, reserve = 387, peak = 409.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_position_clk
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done_syn_10 will be merged with clock u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 495, reserve = 475, peak = 495.
PHY-1001 : End build detailed router design. 2.113119s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (31.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 87152, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.788493s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (31.7%)

PHY-1001 : Current memory(MB): used = 508, reserve = 487, peak = 508.
PHY-1001 : End phase 1; 0.790452s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (33.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 91% nets.
PHY-1022 : len = 776032, over cnt = 1382(0%), over = 1392, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 509, reserve = 489, peak = 509.
PHY-1001 : End initial routed; 7.540520s wall, 2.890625s user + 0.015625s system = 2.906250s CPU (38.5%)

PHY-1001 : Current memory(MB): used = 509, reserve = 489, peak = 509.
PHY-1001 : End phase 2; 7.540611s wall, 2.890625s user + 0.015625s system = 2.906250s CPU (38.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 717144, over cnt = 500(0%), over = 502, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 4.463516s wall, 1.843750s user + 0.000000s system = 1.843750s CPU (41.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 715304, over cnt = 150(0%), over = 150, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.075362s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (37.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 716448, over cnt = 40(0%), over = 40, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.538103s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (26.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 717336, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.267835s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (35.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 717544, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.253645s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (49.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.363915s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (42.9%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.307217s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (25.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.081961s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (19.1%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.131524s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (11.9%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.192574s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (24.3%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.352908s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (39.8%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.350958s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (31.2%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.059945s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (52.1%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 0.089673s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (17.4%)

PHY-1001 : ==== DR Iter 15 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 0.146105s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (21.4%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.271611s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (28.8%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 0.301855s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (25.9%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 0.290630s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (43.0%)

PHY-1001 : ===== DR Iter 19 =====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 19; 0.062425s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (25.0%)

PHY-1001 : ==== DR Iter 20 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 20; 0.088118s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (17.7%)

PHY-1001 : ==== DR Iter 21 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 21; 0.163955s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (47.7%)

PHY-1001 : ==== DR Iter 22 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 22; 0.273893s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (22.8%)

PHY-1001 : ==== DR Iter 23 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 23; 0.328125s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (38.1%)

PHY-1001 : ==== DR Iter 24 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 24; 0.312745s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (15.0%)

PHY-1001 : ==== DR Iter 25 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 25; 0.298368s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (36.7%)

PHY-1001 : ===== DR Iter 26 =====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 26; 0.067796s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (92.2%)

PHY-1001 : ==== DR Iter 27 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 27; 0.084224s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ==== DR Iter 28 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 28; 0.146292s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (10.7%)

PHY-1001 : ==== DR Iter 29 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 29; 0.262570s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (23.8%)

PHY-1001 : ==== DR Iter 30 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 30; 0.317578s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (39.4%)

PHY-1001 : ==== DR Iter 31 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 31; 0.298869s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (26.1%)

PHY-1001 : ==== DR Iter 32 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 32; 0.292787s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (32.0%)

PHY-1001 : ==== DR Iter 33 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 33; 0.300293s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (20.8%)

PHY-1001 : ===== DR Iter 34 =====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 34; 0.062145s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (50.3%)

PHY-1001 : ==== DR Iter 35 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 35; 0.083958s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ==== DR Iter 36 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 36; 0.148663s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (10.5%)

PHY-1001 : ==== DR Iter 37 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 37; 0.245349s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (38.2%)

PHY-1001 : ==== DR Iter 38 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 38; 0.300755s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (41.6%)

PHY-1001 : ==== DR Iter 39 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 39; 0.301513s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (46.6%)

PHY-1001 : ==== DR Iter 40 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 40; 0.299692s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (31.3%)

PHY-1001 : ==== DR Iter 41 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 41; 0.353597s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (30.9%)

PHY-1001 : ==== DR Iter 42 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 42; 0.310288s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (40.3%)

PHY-1001 : ===== DR Iter 43 =====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 43; 0.055050s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (28.4%)

PHY-1001 : ==== DR Iter 44 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 44; 0.085143s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (36.7%)

PHY-1001 : ==== DR Iter 45 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 45; 0.142720s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (21.9%)

PHY-1001 : ==== DR Iter 46 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 46; 0.248170s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (50.4%)

PHY-1001 : ==== DR Iter 47 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 47; 0.298085s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (26.2%)

PHY-1001 : ==== DR Iter 48 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 48; 0.298870s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (20.9%)

PHY-1001 : ==== DR Iter 49 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 49; 0.292697s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (32.0%)

PHY-1001 : ==== DR Iter 50 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 50; 0.294439s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (31.8%)

PHY-1001 : ==== DR Iter 51 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 51; 0.294617s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (42.4%)

PHY-1001 : ==== DR Iter 52 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 52; 0.291497s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (37.5%)

PHY-1001 : ===== DR Iter 53 =====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 53; 0.059162s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (26.4%)

PHY-1001 : ==== DR Iter 54 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 54; 0.083115s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (18.8%)

PHY-1001 : ==== DR Iter 55 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 55; 0.144224s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (32.5%)

PHY-1001 : ==== DR Iter 56 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 56; 0.253651s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (12.3%)

PHY-1001 : ==== DR Iter 57 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 57; 0.295689s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (37.0%)

PHY-1001 : ==== DR Iter 58 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 58; 0.295529s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (31.7%)

PHY-1001 : ==== DR Iter 59 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 59; 0.293844s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (37.2%)

PHY-1001 : ==== DR Iter 60 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 60; 0.293034s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (32.0%)

PHY-1001 : ==== DR Iter 61 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 61; 0.294429s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (58.4%)

PHY-1001 : ==== DR Iter 62 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 62; 0.297079s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (36.8%)

PHY-1001 : ==== DR Iter 63 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 63; 0.302198s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (36.2%)

PHY-1001 : ===== DR Iter 64 =====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 64; 0.058084s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ==== DR Iter 65 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 65; 0.083855s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (93.2%)

PHY-1001 : ==== DR Iter 66 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 66; 0.146299s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (21.4%)

PHY-1001 : ==== DR Iter 67 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 67; 0.245860s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (57.2%)

PHY-1001 : ==== DR Iter 68 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 68; 0.304791s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (41.0%)

PHY-1001 : ==== DR Iter 69 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 69; 0.289796s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (48.5%)

PHY-1001 : ==== DR Iter 70 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 70; 0.292538s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (37.4%)

PHY-1001 : ==== DR Iter 71 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 71; 0.292148s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (32.1%)

PHY-1001 : ==== DR Iter 72 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 72; 0.333886s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (42.1%)

PHY-1001 : ==== DR Iter 73 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 73; 0.316427s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (24.7%)

PHY-1001 : ==== DR Iter 74 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 74; 0.315271s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (34.7%)

PHY-1001 : ==== DR Iter 75 ====
PHY-1022 : len = 717864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 75; 0.307720s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (40.6%)

PHY-1001 : Current memory(MB): used = 512, reserve = 491, peak = 512.
PHY-1001 : End phase 3; 22.953608s wall, 8.078125s user + 0.031250s system = 8.109375s CPU (35.3%)

PHY-1003 : Routed, final wirelength = 717864
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-1001 : 446 feed throughs used by 259 nets
PHY-1001 : Current memory(MB): used = 548, reserve = 528, peak = 548.
PHY-1001 : End export database. 1.061944s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (30.9%)

PHY-1001 : Routing violations:
PHY-8023 ERROR: Location: (x13y15_s2beg4), nets: u_ahb_foc_controller/u_foc_controller/u_foc_top/O_current_id[2] u_ahb_foc_controller/O_ahb_hrdata_b[4]_syn_42
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  37.242412s wall, 13.437500s user + 0.046875s system = 13.484375s CPU (36.2%)

RUN-1004 : used memory is 548 MB, reserved memory is 528 MB, peak memory is 548 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231111_144112.log"
