INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis/2020.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'RicNid' on host 'desktop-t43kdvg' (Windows NT_amd64 version 6.2) on Thu Oct 15 19:28:32 +0800 2020
INFO: [HLS 200-10] In directory 'E:/LtrProjects/SharedProjects/HLS'
Sourcing Tcl script 'E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/using_index_ROM/csynth.tcl'
INFO: [HLS 200-10] Opening project 'E:/LtrProjects/SharedProjects/HLS/CONV_LAYER'.
INFO: [HLS 200-10] Adding design file 'CONV_LAYER/buf2pe_ROM.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'CONV_LAYER/test_buf2pe.cpp' to the project
INFO: [HLS 200-10] Opening solution 'E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/using_index_ROM'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1505.html
INFO: [HLS 200-10] Analyzing design file 'CONV_LAYER/buf2pe_ROM.cpp' ... 
WARNING: [HLS 207-903] extra tokens at end of #include directive: CONV_LAYER/conv.h:8:21
WARNING: [HLS 207-3891] the 'dim' option to 'Stream' pragma is not supported and will be ignored: CONV_LAYER/buf2pe_ROM.cpp:47:60
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe_ROM.cpp:67:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe_ROM.cpp:133:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'init_index_table(ap_uint<8>*)' (CONV_LAYER/buf2pe_ROM.cpp:30:48)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'init_index_table(ap_uint<8>*)' (CONV_LAYER/buf2pe_ROM.cpp:30:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read(ap_int<8>&)' into 'hls::stream<ap_int<8>, 0>::read()' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:40:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:113:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:107:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:104:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:85:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:85:91)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:83:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:81:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:79:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:79:65)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:77:54)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:66:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:66:85)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::stream()' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:46:26)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'top(hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:7:90)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1032.375 ; gain = 918.098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1032.375 ; gain = 918.098
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1032.375 ; gain = 918.098
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1032.375 ; gain = 918.098
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PIPELINE' (CONV_LAYER/buf2pe_ROM.cpp:57) in function 'pe' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'CONCURRENT' (CONV_LAYER/buf2pe_ROM.cpp:57) in function 'pe' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_71_3' (CONV_LAYER/buf2pe_ROM.cpp:57) in function 'pe' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'input_registers.V' (CONV_LAYER/buf2pe_ROM.cpp:40) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_registers.V.0' (CONV_LAYER/buf2pe_ROM.cpp:40) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_registers.V.1' (CONV_LAYER/buf2pe_ROM.cpp:40) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_registers.V.2' (CONV_LAYER/buf2pe_ROM.cpp:40) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'pe_input_stream.V' (CONV_LAYER/buf2pe_ROM.cpp:5) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inner_fifos.V.V' (CONV_LAYER/buf2pe_ROM.cpp:46) .
INFO: [XFORM 203-101] Partitioning array 'input_buffers.V' (CONV_LAYER/buf2pe_ROM.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_input_stream.V' (CONV_LAYER/buf2pe_ROM.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe_ROM.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe_ROM.cpp:46) in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'input_buffers.V' (CONV_LAYER/buf2pe_ROM.cpp:7) accessed through non-constant indices on dimension 1, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-914.html
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1032.375 ; gain = 918.098
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (CONV_LAYER/buf2pe_ROM.cpp:57:17) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (CONV_LAYER/buf2pe_ROM.cpp:57:17) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (CONV_LAYER/buf2pe_ROM.cpp:53:14) in function 'pe'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_registers.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1032.375 ; gain = 918.098
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_VITIS_LOOP_58_2_PIPELINE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.729 seconds; current allocated memory: 229.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 236.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.289 seconds; current allocated memory: 237.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 238.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 239.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 3.02 seconds; current allocated memory: 249.766 MB.
INFO: [RTMG 210-279] Implementing memory 'top_pe_index_table_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'top_pe_weight_registers_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_0_V_V_U(top_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_1_V_V_U(top_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_2_V_V_U(top_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_0_V_V_U(top_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_1_V_V_U(top_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_2_V_V_U(top_fifo_w8_d6_S)' using Shift Registers.
ETP: found array_partition regexp: pe_input_stream_V_\d+ : pe_input_stream_V_0 pe_input_stream_V_1 pe_input_stream_V_2 pe_input_stream_V_3 pe_input_stream_V_4 pe_input_stream_V_5 pe_input_stream_V_6 pe_input_stream_V_7 pe_input_stream_V_8 
ETP: pe_input_stream_V_0 -> pe_input_stream_V_0 -> pe_input_stream_V_0  (ap_fifo virtual)
ETP: pe_input_stream_V_1 -> pe_input_stream_V_1 -> pe_input_stream_V_1  (ap_fifo virtual)
ETP: pe_input_stream_V_2 -> pe_input_stream_V_2 -> pe_input_stream_V_2  (ap_fifo virtual)
ETP: pe_input_stream_V_3 -> pe_input_stream_V_3 -> pe_input_stream_V_3  (ap_fifo virtual)
ETP: pe_input_stream_V_4 -> pe_input_stream_V_4 -> pe_input_stream_V_4  (ap_fifo virtual)
ETP: pe_input_stream_V_5 -> pe_input_stream_V_5 -> pe_input_stream_V_5  (ap_fifo virtual)
ETP: pe_input_stream_V_6 -> pe_input_stream_V_6 -> pe_input_stream_V_6  (ap_fifo virtual)
ETP: pe_input_stream_V_7 -> pe_input_stream_V_7 -> pe_input_stream_V_7  (ap_fifo virtual)
ETP: pe_input_stream_V_8 -> pe_input_stream_V_8 -> pe_input_stream_V_8  (ap_fifo virtual)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1032.375 ; gain = 918.098
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 493.22 MHz
INFO: [HLS 200-112] Total elapsed time: 28.818 seconds; peak allocated memory: 249.766 MB.
