

================================================================
== Vitis HLS Report for 'yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y'
================================================================
* Date:           Sun Mar  2 09:53:35 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        yuv_filter_solution3
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     |                    Pipeline                    |
    |   min   |   max   |    min   |    max    |   min  |   max   |                      Type                      |
    +---------+---------+----------+-----------+--------+---------+------------------------------------------------+
    |   120078|  7372878|  1.201 ms|  73.729 ms|  120003|  7372803|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+-----------+--------+---------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y  |   120076|  7372876|        80|          3|          1|  40000 ~ 2457600|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    4|       -|      -|    -|
|Expression       |        -|    -|       0|    890|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    161|    -|
|Register         |        -|    -|     669|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     669|   1115|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_18s_18_4_1_U37   |mac_muladd_8s_8s_18s_18_4_1   |  i0 + i1 * i2|
    |mac_muladd_9ns_8s_18s_18_4_1_U35  |mac_muladd_9ns_8s_18s_18_4_1  |  i0 * i1 + i2|
    |mac_muladd_9s_8s_18s_18_4_1_U36   |mac_muladd_9s_8s_18s_18_4_1   |  i0 + i1 * i2|
    |mac_muladd_9s_9ns_8ns_18_4_1_U34  |mac_muladd_9s_9ns_8ns_18_4_1  |  i0 * i1 + i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |C_fu_403_p2                     |         +|   0|  0|  14|           9|           6|
    |add_ln115_1_fu_291_p2           |         +|   0|  0|  39|          32|           1|
    |add_ln115_fu_303_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln118_fu_389_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln120_1_fu_354_p2           |         +|   0|  0|  34|          27|          27|
    |add_ln120_fu_377_p2             |         +|   0|  0|  29|          22|          22|
    |add_ln128_1_fu_621_p2           |         +|   0|  0|  19|          19|          19|
    |add_ln128_fu_627_p2             |         +|   0|  0|  19|          19|          19|
    |add_ln129_1_fu_479_p2           |         +|   0|  0|  64|          64|          64|
    |add_ln129_fu_484_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln130_1_fu_524_p2           |         +|   0|  0|  64|          64|          64|
    |add_ln130_fu_529_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln131_1_fu_559_p2           |         +|   0|  0|  64|          64|          64|
    |add_ln131_fu_564_p2             |         +|   0|  0|  64|          64|          64|
    |ap_block_pp0_stage0_11001_grp6  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp4  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001_grp2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln115_fu_286_p2            |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln118_fu_309_p2            |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln126_fu_652_p2            |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln127_fu_731_p2            |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln128_fu_696_p2            |      icmp|   0|  0|  11|           3|           1|
    |ap_block_pp0_stage0_11001       |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_grp3  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001       |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp1  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001       |        or|   0|  0|   2|           1|           1|
    |or_ln126_fu_682_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln127_fu_769_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln128_fu_835_p2              |        or|   0|  0|   2|           1|           1|
    |B_fu_840_p3                     |    select|   0|  0|   8|           1|           8|
    |G_fu_774_p3                     |    select|   0|  0|   8|           1|           8|
    |R_fu_688_p3                     |    select|   0|  0|   8|           1|           8|
    |select_ln115_fu_322_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln126_fu_674_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln127_fu_762_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln128_fu_828_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln98_fu_314_p3           |    select|   0|  0|  16|           1|           1|
    |shl_ln129_2_fu_716_p2           |       shl|   0|  0|  35|          16|          16|
    |shl_ln129_fu_498_p2             |       shl|   0|  0|   6|           1|           2|
    |shl_ln130_2_fu_797_p2           |       shl|   0|  0|  35|          16|          16|
    |shl_ln130_fu_740_p2             |       shl|   0|  0|   6|           1|           2|
    |shl_ln131_2_fu_863_p2           |       shl|   0|  0|  35|          16|          16|
    |shl_ln131_fu_806_p2             |       shl|   0|  0|   6|           1|           2|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln124_fu_463_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln125_fu_437_p2             |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 890|         672|         649|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |gmem_blk_n_AW            |   9|          2|    1|          2|
    |gmem_blk_n_B             |   9|          2|    1|          2|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |indvar_flatten69_fu_150  |   9|          2|   32|         64|
    |m_axi_gmem_0_AWADDR      |  20|          4|   64|        256|
    |m_axi_gmem_0_WDATA       |  20|          4|   16|         64|
    |m_axi_gmem_0_WSTRB       |  20|          4|    2|          8|
    |x_fu_146                 |   9|          2|   16|         32|
    |y_fu_142                 |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 161|         34|  153|        472|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln120_1_reg_963                        |  19|   0|   27|          8|
    |add_ln120_1_reg_963_pp0_iter1_reg          |  19|   0|   27|          8|
    |add_ln127_1_reg_1109                       |  18|   0|   18|          0|
    |add_ln128_reg_1082                         |  19|   0|   19|          0|
    |add_ln128_reg_1082_pp0_iter3_reg           |  19|   0|   19|          0|
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp3_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp6_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp1_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp4_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage2_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg           |   1|   0|    1|          0|
    |bit_sel2_reg_988                           |   1|   0|    1|          0|
    |bit_sel3_reg_1000                          |   1|   0|    1|          0|
    |gmem_addr_1_reg_1058                       |  64|   0|   64|          0|
    |gmem_addr_2_reg_1070                       |  64|   0|   64|          0|
    |gmem_addr_reg_1046                         |  64|   0|   64|          0|
    |icmp_ln115_reg_952                         |   1|   0|    1|          0|
    |icmp_ln127_reg_1115                        |   1|   0|    1|          0|
    |icmp_ln128_reg_1098                        |   1|   0|    1|          0|
    |indvar_flatten69_fu_150                    |  32|   0|   32|          0|
    |select_ln98_reg_956                        |  16|   0|   16|          0|
    |select_ln98_reg_956_pp0_iter1_reg          |  16|   0|   16|          0|
    |shl_ln129_2_reg_1104                       |  16|   0|   16|          0|
    |shl_ln129_reg_1041                         |   2|   0|    2|          0|
    |shl_ln130_2_reg_1126                       |  16|   0|   16|          0|
    |shl_ln130_reg_1121                         |   2|   0|    2|          0|
    |shl_ln131_2_reg_1136                       |  16|   0|   16|          0|
    |shl_ln131_reg_1131                         |   2|   0|    2|          0|
    |tmp_8_reg_1088                             |   3|   0|    3|          0|
    |trunc_ln115_reg_968                        |  14|   0|   22|          8|
    |trunc_ln124_reg_993                        |   7|   0|    7|          0|
    |trunc_ln125_reg_1005                       |   7|   0|    7|          0|
    |trunc_ln129_reg_1036                       |   1|   0|    1|          0|
    |trunc_ln130_reg_1052                       |   1|   0|    1|          0|
    |trunc_ln130_reg_1052_pp0_iter2_reg         |   1|   0|    1|          0|
    |trunc_ln131_reg_1064                       |   1|   0|    1|          0|
    |trunc_ln131_reg_1064_pp0_iter2_reg         |   1|   0|    1|          0|
    |x_fu_146                                   |  16|   0|   16|          0|
    |xor_ln124_reg_1025                         |   1|   0|    1|          0|
    |y_fu_142                                   |  16|   0|   16|          0|
    |gmem_addr_1_reg_1058                       |  64|  32|   64|          0|
    |gmem_addr_2_reg_1070                       |  64|  32|   64|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 669|  64|  693|         24|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|m_axi_gmem_0_AWVALID           |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_AWREADY           |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_AWADDR            |  out|   64|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_AWID              |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_AWLEN             |  out|   32|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_AWSIZE            |  out|    3|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_AWBURST           |  out|    2|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_AWLOCK            |  out|    2|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_AWCACHE           |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_AWPROT            |  out|    3|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_AWQOS             |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_AWREGION          |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_AWUSER            |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_WVALID            |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_WREADY            |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_WDATA             |  out|   16|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_WSTRB             |  out|    2|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_WLAST             |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_WID               |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_WUSER             |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_ARVALID           |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_ARREADY           |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_ARADDR            |  out|   64|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_ARID              |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_ARLEN             |  out|   32|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_ARSIZE            |  out|    3|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_ARBURST           |  out|    2|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_ARLOCK            |  out|    2|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_ARCACHE           |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_ARPROT            |  out|    3|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_ARQOS             |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_ARREGION          |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_ARUSER            |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_RVALID            |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_RREADY            |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_RDATA             |   in|   16|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_RLAST             |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_RID               |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_RFIFONUM          |   in|   10|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_RUSER             |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_RRESP             |   in|    2|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_BVALID            |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_BREADY            |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_BRESP             |   in|    2|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_BID               |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_0_BUSER             |   in|    1|       m_axi|                                               gmem|       pointer|
|mul_ln30                       |   in|   32|     ap_none|                                           mul_ln30|        scalar|
|height                         |   in|   16|     ap_none|                                             height|        scalar|
|p_scale_channels_ch1_address0  |  out|   22|   ap_memory|                               p_scale_channels_ch1|         array|
|p_scale_channels_ch1_ce0       |  out|    1|   ap_memory|                               p_scale_channels_ch1|         array|
|p_scale_channels_ch1_q0        |   in|    8|   ap_memory|                               p_scale_channels_ch1|         array|
|p_scale_channels_ch2_address0  |  out|   22|   ap_memory|                               p_scale_channels_ch2|         array|
|p_scale_channels_ch2_ce0       |  out|    1|   ap_memory|                               p_scale_channels_ch2|         array|
|p_scale_channels_ch2_q0        |   in|    8|   ap_memory|                               p_scale_channels_ch2|         array|
|p_scale_channels_ch3_address0  |  out|   22|   ap_memory|                               p_scale_channels_ch3|         array|
|p_scale_channels_ch3_ce0       |  out|    1|   ap_memory|                               p_scale_channels_ch3|         array|
|p_scale_channels_ch3_q0        |   in|    8|   ap_memory|                               p_scale_channels_ch3|         array|
|out_channels_ch1               |   in|   64|     ap_none|                                   out_channels_ch1|        scalar|
|out_channels_ch2               |   in|   64|     ap_none|                                   out_channels_ch2|        scalar|
|out_channels_ch3               |   in|   64|     ap_none|                                   out_channels_ch3|        scalar|
+-------------------------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 81


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 81
* Pipeline : 1
  Pipeline-0 : II = 3, D = 81, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:98->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 83 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:98->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 84 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%indvar_flatten69 = alloca i32 1"   --->   Operation 85 'alloca' 'indvar_flatten69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%out_channels_ch3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_channels_ch3"   --->   Operation 87 'read' 'out_channels_ch3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%out_channels_ch2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_channels_ch2"   --->   Operation 88 'read' 'out_channels_ch2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%out_channels_ch1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_channels_ch1"   --->   Operation 89 'read' 'out_channels_ch1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %height"   --->   Operation 90 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mul_ln30_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln30"   --->   Operation 91 'read' 'mul_ln30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %indvar_flatten69"   --->   Operation 92 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln98 = store i16 0, i16 %x" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:98->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 93 'store' 'store_ln98' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln98 = store i16 0, i16 %y" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:98->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 94 'store' 'store_ln98' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body10.i"   --->   Operation 95 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.25>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%indvar_flatten69_load = load i32 %indvar_flatten69" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:115->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 96 'load' 'indvar_flatten69_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (2.55ns)   --->   "%icmp_ln115 = icmp_eq  i32 %indvar_flatten69_load, i32 %mul_ln30_read" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:115->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 98 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (2.55ns)   --->   "%add_ln115_1 = add i32 %indvar_flatten69_load, i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:115->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 99 'add' 'add_ln115_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %for.inc174.i.loopexit, void %yuv2rgb.exit.loopexit.exitStub" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:115->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 100 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%y_load = load i16 %y" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 101 'load' 'y_load' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%x_load = load i16 %x" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:115->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 102 'load' 'x_load' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (2.07ns)   --->   "%add_ln115 = add i16 %x_load, i16 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:115->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 103 'add' 'add_ln115' <Predicate = (!icmp_ln115)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (2.07ns)   --->   "%icmp_ln118 = icmp_eq  i16 %y_load, i16 %height_read" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 104 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln115)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.80ns)   --->   "%select_ln98 = select i1 %icmp_ln118, i16 0, i16 %y_load" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:98->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 105 'select' 'select_ln98' <Predicate = (!icmp_ln115)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.80ns)   --->   "%select_ln115 = select i1 %icmp_ln118, i16 %add_ln115, i16 %x_load" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:115->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 106 'select' 'select_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln115, i10 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:120->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 107 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i26 %tmp" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:120->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 108 'zext' 'zext_ln120' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %select_ln115, i8 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:120->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 109 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i24 %tmp_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:120->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 110 'zext' 'zext_ln120_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (2.37ns)   --->   "%add_ln120_1 = add i27 %zext_ln120, i27 %zext_ln120_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:120->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 111 'add' 'add_ln120_1' <Predicate = (!icmp_ln115)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i27 %add_ln120_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:115->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 112 'trunc' 'trunc_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln115 = store i32 %add_ln115_1, i32 %indvar_flatten69" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:115->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 113 'store' 'store_ln115' <Predicate = (!icmp_ln115)> <Delay = 1.58>
ST_2 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln98 = store i16 %select_ln115, i16 %x" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:98->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 114 'store' 'store_ln98' <Predicate = (!icmp_ln115)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.50>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln120_2 = zext i16 %select_ln98" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:120->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 115 'zext' 'zext_ln120_2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (2.25ns)   --->   "%add_ln120 = add i22 %trunc_ln115, i22 %zext_ln120_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:120->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 116 'add' 'add_ln120' <Predicate = (!icmp_ln115)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln120_3 = zext i22 %add_ln120" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:120->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 117 'zext' 'zext_ln120_3' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%p_scale_channels_ch1_addr = getelementptr i8 %p_scale_channels_ch1, i64 0, i64 %zext_ln120_3" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:120->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 118 'getelementptr' 'p_scale_channels_ch1_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%p_scale_channels_ch2_addr = getelementptr i8 %p_scale_channels_ch2, i64 0, i64 %zext_ln120_3" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:121->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 119 'getelementptr' 'p_scale_channels_ch2_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%p_scale_channels_ch3_addr = getelementptr i8 %p_scale_channels_ch3, i64 0, i64 %zext_ln120_3" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:122->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 120 'getelementptr' 'p_scale_channels_ch3_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 121 [2/2] (3.25ns)   --->   "%Y = load i22 %p_scale_channels_ch1_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:120->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 121 'load' 'Y' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 122 [2/2] (3.25ns)   --->   "%U = load i22 %p_scale_channels_ch2_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:121->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 122 'load' 'U' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 123 [2/2] (3.25ns)   --->   "%V = load i22 %p_scale_channels_ch3_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:122->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 123 'load' 'V' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 124 [1/1] (2.07ns)   --->   "%add_ln118 = add i16 %select_ln98, i16 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 124 'add' 'add_ln118' <Predicate = (!icmp_ln115)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (1.58ns)   --->   "%store_ln98 = store i16 %add_ln118, i16 %y" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:98->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 125 'store' 'store_ln98' <Predicate = (!icmp_ln115)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.21>
ST_4 : Operation 126 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Y = load i22 %p_scale_channels_ch1_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:120->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 126 'load' 'Y' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 127 [1/2] ( I:3.25ns O:3.25ns )   --->   "%U = load i22 %p_scale_channels_ch2_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:121->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 127 'load' 'U' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 128 [1/2] ( I:3.25ns O:3.25ns )   --->   "%V = load i22 %p_scale_channels_ch3_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:122->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 128 'load' 'V' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i8 %Y" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:123->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 129 'zext' 'zext_ln123' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (1.91ns)   --->   "%C = add i9 %zext_ln123, i9 496" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:123->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 130 'add' 'C' <Predicate = (!icmp_ln115)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%bit_sel2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i8, i8 %U, i8 7" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:124->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 131 'bitselect' 'bit_sel2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i8 %U" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:124->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 132 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%bit_sel3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i8, i8 %V, i8 7" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:125->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 133 'bitselect' 'bit_sel3' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i8 %V" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:125->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 134 'trunc' 'trunc_ln125' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i9 %C" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:126->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 135 'sext' 'sext_ln126' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_4 : Operation 136 [3/3] (1.05ns) (grouped into DSP with root node add_ln126)   --->   "%mul_ln126 = mul i18 %sext_ln126, i18 298" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:126->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 136 'mul' 'mul_ln126' <Predicate = (!icmp_ln115)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.02>
ST_5 : Operation 137 [1/1] (0.97ns)   --->   "%xor_ln125 = xor i1 %bit_sel3, i1 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:125->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 137 'xor' 'xor_ln125' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%E = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln125, i7 %trunc_ln125" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:125->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 138 'bitconcatenate' 'E' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [2/3] (1.05ns) (grouped into DSP with root node add_ln126)   --->   "%mul_ln126 = mul i18 %sext_ln126, i18 298" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:126->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 139 'mul' 'mul_ln126' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln126_1 = sext i8 %E" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:126->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 140 'sext' 'sext_ln126_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln126_3 = sext i8 %E" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:126->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 141 'sext' 'sext_ln126_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [3/3] (1.05ns) (grouped into DSP with root node add_ln126_1)   --->   "%mul_ln126_1 = mul i18 %sext_ln126_3, i18 409" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:126->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 142 'mul' 'mul_ln126_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 143 [3/3] (1.05ns) (grouped into DSP with root node add_ln127)   --->   "%mul_ln127 = mul i17 %sext_ln126_1, i17 130864" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 143 'mul' 'mul_ln127' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 7.16>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i27 %add_ln120_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 144 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i16 %select_ln98" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 145 'zext' 'zext_ln118_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.97ns)   --->   "%xor_ln124 = xor i1 %bit_sel2, i1 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:124->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 146 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%D = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln124, i7 %trunc_ln124" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:124->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 147 'bitconcatenate' 'D' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/3] (0.00ns) (grouped into DSP with root node add_ln126)   --->   "%mul_ln126 = mul i18 %sext_ln126, i18 298" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:126->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 148 'mul' 'mul_ln126' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 149 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln126 = add i18 %mul_ln126, i18 128" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:126->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 149 'add' 'add_ln126' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 150 [2/3] (1.05ns) (grouped into DSP with root node add_ln126_1)   --->   "%mul_ln126_1 = mul i18 %sext_ln126_3, i18 409" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:126->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 150 'mul' 'mul_ln126_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln127 = sext i8 %D" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 151 'sext' 'sext_ln127' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [2/3] (1.05ns) (grouped into DSP with root node add_ln127)   --->   "%mul_ln127 = mul i17 %sext_ln126_1, i17 130864" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 152 'mul' 'mul_ln127' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 153 [3/3] (1.05ns) (grouped into DSP with root node add_ln127_1)   --->   "%mul_ln127_1 = mul i16 %sext_ln127, i16 65436" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 153 'mul' 'mul_ln127_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_1 = add i64 %zext_ln118_1, i64 %out_channels_ch1_read" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 154 'add' 'add_ln129_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 155 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln129 = add i64 %add_ln129_1, i64 %zext_ln118" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 155 'add' 'add_ln129' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i64 %add_ln129" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 156 'trunc' 'trunc_ln129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln129_1 = zext i1 %trunc_ln129" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 157 'zext' 'zext_ln129_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (1.85ns)   --->   "%shl_ln129 = shl i2 1, i2 %zext_ln129_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 158 'shl' 'shl_ln129' <Predicate = true> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln129_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln129, i32 1, i32 63" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 159 'partselect' 'trunc_ln129_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i63 %trunc_ln129_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 160 'sext' 'sext_ln129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %sext_ln129" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 161 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_1 = add i64 %zext_ln118_1, i64 %out_channels_ch2_read" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 162 'add' 'add_ln130_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 163 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln130 = add i64 %add_ln130_1, i64 %zext_ln118" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 163 'add' 'add_ln130' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i64 %add_ln130" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 164 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln130, i32 1, i32 63" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 165 'partselect' 'trunc_ln130_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i63 %trunc_ln130_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 166 'sext' 'sext_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i64 %sext_ln130" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 167 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln131_1 = add i64 %zext_ln118_1, i64 %out_channels_ch3_read" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 168 'add' 'add_ln131_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 169 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln131 = add i64 %add_ln131_1, i64 %zext_ln118" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 169 'add' 'add_ln131' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln131 = trunc i64 %add_ln131" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 170 'trunc' 'trunc_ln131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln131_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln131, i32 1, i32 63" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 171 'partselect' 'trunc_ln131_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln131 = sext i63 %trunc_ln131_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 172 'sext' 'sext_ln131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i64 %sext_ln131" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 173 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.06>
ST_7 : Operation 174 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln126 = add i18 %mul_ln126, i18 128" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:126->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 174 'add' 'add_ln126' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln126_4 = sext i18 %add_ln126" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:126->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 175 'sext' 'sext_ln126_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/3] (0.00ns) (grouped into DSP with root node add_ln126_1)   --->   "%mul_ln126_1 = mul i18 %sext_ln126_3, i18 409" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:126->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 176 'mul' 'mul_ln126_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 177 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln126_1 = add i18 %mul_ln126_1, i18 %add_ln126" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:126->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 177 'add' 'add_ln126_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 178 [1/3] (0.00ns) (grouped into DSP with root node add_ln127)   --->   "%mul_ln127 = mul i17 %sext_ln126_1, i17 130864" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 178 'mul' 'mul_ln127' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 179 [1/1] (0.00ns) (grouped into DSP with root node add_ln127)   --->   "%sext_ln127_2 = sext i17 %mul_ln127" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 179 'sext' 'sext_ln127_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [2/3] (1.05ns) (grouped into DSP with root node add_ln127_1)   --->   "%mul_ln127_1 = mul i16 %sext_ln127, i16 65436" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 180 'mul' 'mul_ln127_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 181 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln127 = add i18 %add_ln126, i18 %sext_ln127_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 181 'add' 'add_ln127' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i7.i9, i1 %xor_ln124, i7 %trunc_ln124, i9 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 182 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln128_1 = sext i17 %tmp_6" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 183 'sext' 'sext_ln128_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i7.i2, i1 %xor_ln124, i7 %trunc_ln124, i2 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 184 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln128_2 = sext i10 %tmp_7" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 185 'sext' 'sext_ln128_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln128_1 = add i19 %sext_ln128_1, i19 %sext_ln128_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 186 'add' 'add_ln128_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 187 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%add_ln128 = add i19 %add_ln128_1, i19 %sext_ln126_4" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 187 'add' 'add_ln128' <Predicate = true> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i19.i32.i32, i19 %add_ln128, i32 16, i32 18" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 188 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 189 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln126_1 = add i18 %mul_ln126_1, i18 %add_ln126" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:126->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 189 'add' 'add_ln126_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln126_1, i32 16, i32 17" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:126->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 190 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (1.56ns)   --->   "%icmp_ln126 = icmp_eq  i2 %tmp_2, i2 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:126->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 191 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node shl_ln129_2)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln126_1, i32 17" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:126->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 192 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node shl_ln129_2)   --->   "%trunc_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %add_ln126_1, i32 8, i32 15" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:126->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 193 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node shl_ln129_2)   --->   "%select_ln126 = select i1 %icmp_ln126, i8 255, i8 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:126->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 194 'select' 'select_ln126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node shl_ln129_2)   --->   "%or_ln126 = or i1 %icmp_ln126, i1 %tmp_3" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:126->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 195 'or' 'or_ln126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node shl_ln129_2)   --->   "%R = select i1 %or_ln126, i8 %select_ln126, i8 %trunc_ln8" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:126->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 196 'select' 'R' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 197 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_1)   --->   "%mul_ln127_1 = mul i16 %sext_ln127, i16 65436" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 197 'mul' 'mul_ln127_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 198 [1/1] (0.00ns) (grouped into DSP with root node add_ln127_1)   --->   "%sext_ln127_3 = sext i16 %mul_ln127_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 198 'sext' 'sext_ln127_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 199 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln127 = add i18 %add_ln126, i18 %sext_ln127_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 199 'add' 'add_ln127' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 200 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln127_1 = add i18 %add_ln127, i18 %sext_ln127_3" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 200 'add' 'add_ln127_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 201 [1/1] (1.65ns)   --->   "%icmp_ln128 = icmp_sgt  i3 %tmp_8, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 201 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node shl_ln129_2)   --->   "%zext_ln129 = zext i8 %R" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 202 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node shl_ln129_2)   --->   "%shl_ln129_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln129, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 203 'bitconcatenate' 'shl_ln129_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node shl_ln129_2)   --->   "%zext_ln129_2 = zext i4 %shl_ln129_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 204 'zext' 'zext_ln129_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (3.14ns) (out node of the LUT)   --->   "%shl_ln129_2 = shl i16 %zext_ln129, i16 %zext_ln129_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 205 'shl' 'shl_ln129_2' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 206 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 207 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln127_1 = add i18 %add_ln127, i18 %sext_ln127_3" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 207 'add' 'add_ln127_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln127_1, i32 16, i32 17" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 208 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (1.56ns)   --->   "%icmp_ln127 = icmp_eq  i2 %tmp_4, i2 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 209 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (7.30ns)   --->   "%write_ln129 = write void @_ssdm_op_Write.m_axi.p1i16, i64 %gmem_addr, i16 %shl_ln129_2, i2 %shl_ln129" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 210 'write' 'write_ln129' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln130_1 = zext i1 %trunc_ln130" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 211 'zext' 'zext_ln130_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (1.85ns)   --->   "%shl_ln130 = shl i2 1, i2 %zext_ln130_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 212 'shl' 'shl_ln130' <Predicate = true> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node shl_ln130_2)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln127_1, i32 17" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 213 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node shl_ln130_2)   --->   "%trunc_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %add_ln127_1, i32 8, i32 15" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 214 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node shl_ln130_2)   --->   "%select_ln127 = select i1 %icmp_ln127, i8 255, i8 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 215 'select' 'select_ln127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node shl_ln130_2)   --->   "%or_ln127 = or i1 %icmp_ln127, i1 %tmp_5" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 216 'or' 'or_ln127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node shl_ln130_2)   --->   "%G = select i1 %or_ln127, i8 %select_ln127, i8 %trunc_ln9" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 217 'select' 'G' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 218 [68/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 218 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node shl_ln130_2)   --->   "%zext_ln130 = zext i8 %G" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 219 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node shl_ln130_2)   --->   "%shl_ln130_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln130, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 220 'bitconcatenate' 'shl_ln130_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node shl_ln130_2)   --->   "%zext_ln130_2 = zext i4 %shl_ln130_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 221 'zext' 'zext_ln130_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (3.14ns) (out node of the LUT)   --->   "%shl_ln130_2 = shl i16 %zext_ln130, i16 %zext_ln130_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 222 'shl' 'shl_ln130_2' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 223 [1/1] (7.30ns)   --->   "%empty_37 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i64 %gmem_addr_1, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 223 'writereq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i1 %trunc_ln131" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 224 'zext' 'zext_ln131_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 225 [1/1] (1.85ns)   --->   "%shl_ln131 = shl i2 1, i2 %zext_ln131_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 225 'shl' 'shl_ln131' <Predicate = true> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node shl_ln131_2)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln128, i32 18" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 226 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node shl_ln131_2)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln128, i32 8, i32 15" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 227 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node shl_ln131_2)   --->   "%select_ln128 = select i1 %icmp_ln128, i8 255, i8 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 228 'select' 'select_ln128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node shl_ln131_2)   --->   "%or_ln128 = or i1 %icmp_ln128, i1 %tmp_9" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 229 'or' 'or_ln128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node shl_ln131_2)   --->   "%B = select i1 %or_ln128, i8 %select_ln128, i8 %trunc_ln" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 230 'select' 'B' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 231 [67/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 231 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 232 [1/1] (7.30ns)   --->   "%write_ln130 = write void @_ssdm_op_Write.m_axi.p1i16, i64 %gmem_addr_1, i16 %shl_ln130_2, i2 %shl_ln130" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 232 'write' 'write_ln130' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node shl_ln131_2)   --->   "%zext_ln131 = zext i8 %B" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 233 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node shl_ln131_2)   --->   "%shl_ln131_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln131, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 234 'bitconcatenate' 'shl_ln131_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node shl_ln131_2)   --->   "%zext_ln131_2 = zext i4 %shl_ln131_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 235 'zext' 'zext_ln131_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (3.14ns) (out node of the LUT)   --->   "%shl_ln131_2 = shl i16 %zext_ln131, i16 %zext_ln131_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 236 'shl' 'shl_ln131_2' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 237 [66/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 237 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 238 [68/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 238 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 239 [1/1] (7.30ns)   --->   "%empty_39 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i64 %gmem_addr_2, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 239 'writereq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 240 [65/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 240 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 241 [67/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 241 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 242 [1/1] (7.30ns)   --->   "%write_ln131 = write void @_ssdm_op_Write.m_axi.p1i16, i64 %gmem_addr_2, i16 %shl_ln131_2, i2 %shl_ln131" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 242 'write' 'write_ln131' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 243 [64/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 243 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 244 [66/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 244 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 245 [68/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 245 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 246 [63/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 246 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 247 [65/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 247 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 248 [67/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 248 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 249 [62/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 249 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 250 [64/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 250 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 251 [66/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 251 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 252 [61/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 252 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 253 [63/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 253 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 254 [65/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 254 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 255 [60/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 255 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 256 [62/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 256 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 257 [64/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 257 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 258 [59/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 258 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 259 [61/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 259 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 260 [63/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 260 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 261 [58/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 261 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 262 [60/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 262 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 263 [62/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 263 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 264 [57/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 264 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 265 [59/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 265 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 266 [61/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 266 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 267 [56/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 267 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 268 [58/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 268 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 269 [60/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 269 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 270 [55/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 270 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 271 [57/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 271 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 272 [59/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 272 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 273 [54/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 273 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 274 [56/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 274 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 275 [58/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 275 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 276 [53/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 276 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 277 [55/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 277 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 278 [57/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 278 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 279 [52/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 279 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 280 [54/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 280 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 281 [56/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 281 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 282 [51/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 282 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 283 [53/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 283 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 284 [55/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 284 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 285 [50/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 285 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 286 [52/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 286 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 287 [54/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 287 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 288 [49/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 288 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 289 [51/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 289 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 290 [53/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 290 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 291 [48/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 291 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 292 [50/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 292 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 293 [52/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 293 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 294 [47/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 294 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 295 [49/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 295 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 296 [51/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 296 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 297 [46/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 297 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 298 [48/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 298 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 299 [50/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 299 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 300 [45/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 300 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 301 [47/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 301 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 302 [49/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 302 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 303 [44/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 303 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 304 [46/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 304 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 305 [48/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 305 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 306 [43/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 306 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 307 [45/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 307 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 308 [47/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 308 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 309 [42/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 309 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 310 [44/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 310 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 311 [46/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 311 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 312 [41/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 312 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 313 [43/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 313 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 314 [45/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 314 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 315 [40/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 315 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 316 [42/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 316 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 317 [44/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 317 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 318 [39/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 318 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 319 [41/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 319 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 320 [43/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 320 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 321 [38/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 321 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 322 [40/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 322 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 323 [42/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 323 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 324 [37/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 324 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 325 [39/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 325 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 326 [41/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 326 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 327 [36/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 327 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 328 [38/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 328 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 329 [40/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 329 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 330 [35/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 330 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 331 [37/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 331 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 332 [39/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 332 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 333 [34/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 333 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 334 [36/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 334 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 335 [38/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 335 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 336 [33/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 336 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 337 [35/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 337 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 338 [37/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 338 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 339 [32/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 339 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 340 [34/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 340 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 341 [36/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 341 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 342 [31/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 342 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 343 [33/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 343 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 344 [35/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 344 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 345 [30/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 345 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 346 [32/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 346 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 347 [34/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 347 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 348 [29/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 348 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 349 [31/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 349 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 350 [33/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 350 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 351 [28/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 351 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 352 [30/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 352 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 353 [32/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 353 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 354 [27/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 354 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 355 [29/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 355 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 356 [31/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 356 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 357 [26/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 357 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 358 [28/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 358 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 359 [30/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 359 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 360 [25/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 360 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 361 [27/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 361 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 362 [29/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 362 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 363 [24/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 363 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 364 [26/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 364 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 365 [28/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 365 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 366 [23/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 366 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 367 [25/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 367 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 368 [27/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 368 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 369 [22/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 369 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 370 [24/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 370 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 371 [26/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 371 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 372 [21/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 372 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 373 [23/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 373 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 374 [25/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 374 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 375 [20/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 375 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 376 [22/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 376 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 377 [24/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 377 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 378 [19/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 378 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 379 [21/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 379 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 380 [23/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 380 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 381 [18/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 381 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 382 [20/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 382 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 383 [22/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 383 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 384 [17/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 384 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 385 [19/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 385 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 386 [21/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 386 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 387 [16/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 387 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 388 [18/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 388 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 389 [20/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 389 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 390 [15/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 390 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 391 [17/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 391 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 392 [19/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 392 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 393 [14/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 393 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 394 [16/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 394 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 395 [18/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 395 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 396 [13/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 396 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 397 [15/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 397 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 398 [17/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 398 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 399 [12/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 399 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 400 [14/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 400 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 401 [16/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 401 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 402 [11/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 402 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 403 [13/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 403 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 404 [15/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 404 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 405 [10/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 405 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 406 [12/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 406 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 407 [14/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 407 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 408 [9/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 408 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 409 [11/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 409 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 410 [13/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 410 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 411 [8/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 411 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 412 [10/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 412 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 413 [12/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 413 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 414 [7/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 414 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 415 [9/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 415 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 416 [11/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 416 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 417 [6/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 417 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 418 [8/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 418 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 419 [10/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 419 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 420 [5/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 420 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 421 [7/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 421 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 422 [9/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 422 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : Operation 423 [4/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 423 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 424 [6/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 424 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 425 [8/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 425 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 7.30>
ST_75 : Operation 426 [3/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 426 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 427 [5/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 427 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 428 [7/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 428 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 7.30>
ST_76 : Operation 429 [2/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 429 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 430 [4/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 430 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 431 [6/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 431 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 7.30>
ST_77 : Operation 432 [1/68] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 432 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 433 [3/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 433 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 434 [5/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 434 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 7.30>
ST_78 : Operation 435 [2/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 435 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 436 [4/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 436 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 445 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 445 'ret' 'ret_ln0' <Predicate = (icmp_ln115)> <Delay = 1.58>

State 79 <SV = 78> <Delay = 7.30>
ST_79 : Operation 437 [1/68] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 437 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 438 [3/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 438 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 7.30>
ST_80 : Operation 439 [2/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 439 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 7.30>
ST_81 : Operation 440 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_str"   --->   Operation 440 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 441 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40000, i64 2457600, i64 784400"   --->   Operation 441 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 442 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution3/hls_config.cfg:16->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 442 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 443 [1/68] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 443 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.body10.i" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 444 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mul_ln30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_scale_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_scale_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_scale_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_channels_ch1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                         (alloca           ) [ 0111000000000000000000000000000000000000000000000000000000000000000000000000000000]
x                         (alloca           ) [ 0110000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten69          (alloca           ) [ 0110000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_channels_ch3_read     (read             ) [ 0111111000000000000000000000000000000000000000000000000000000000000000000000000000]
out_channels_ch2_read     (read             ) [ 0111111000000000000000000000000000000000000000000000000000000000000000000000000000]
out_channels_ch1_read     (read             ) [ 0111111000000000000000000000000000000000000000000000000000000000000000000000000000]
height_read               (read             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln30_read             (read             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                 (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln98                (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln98                (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                    (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten69_load     (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln115                (icmp             ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111000]
add_ln115_1               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln115                  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_load                    (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_load                    (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln115                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln118                (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln98               (select           ) [ 0111111000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln115              (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln120                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln120_1              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln120_1               (add              ) [ 0111111000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln115               (trunc            ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln115               (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln98                (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln120_2              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln120                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln120_3              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_scale_channels_ch1_addr (getelementptr    ) [ 0100100000000000000000000000000000000000000000000000000000000000000000000000000000]
p_scale_channels_ch2_addr (getelementptr    ) [ 0100100000000000000000000000000000000000000000000000000000000000000000000000000000]
p_scale_channels_ch3_addr (getelementptr    ) [ 0100100000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln118                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln98                (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Y                         (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U                         (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V                         (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln123                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
C                         (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bit_sel2                  (bitselect        ) [ 0011011000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln124               (trunc            ) [ 0111011100000000000000000000000000000000000000000000000000000000000000000000000000]
bit_sel3                  (bitselect        ) [ 0010010000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln125               (trunc            ) [ 0010010000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln126                (sext             ) [ 0011011000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln125                 (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
E                         (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln126_1              (sext             ) [ 0101001100000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln126_3              (sext             ) [ 0101001100000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln118                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln118_1              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln124                 (xor              ) [ 0100000100000000000000000000000000000000000000000000000000000000000000000000000000]
D                         (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln126                 (mul              ) [ 0100000100000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln127                (sext             ) [ 0110000110000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln129_1               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln129                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln129               (trunc            ) [ 0110000110000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln129_1              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln129                 (shl              ) [ 0111000111000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln129_1             (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln129                (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr                 (getelementptr    ) [ 0111000111111111111111111111111111111111111111111111111111111111111111111111110000]
add_ln130_1               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln130                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln130               (trunc            ) [ 0111000111100000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln130_1             (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln130                (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1               (getelementptr    ) [ 0111000111111111111111111111111111111111111111111111111111111111111111111111111100]
add_ln131_1               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln131                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln131               (trunc            ) [ 0111000111110000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln131_1             (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln131                (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2               (getelementptr    ) [ 0111000111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln126                 (add              ) [ 0010000010000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln126_4              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln126_1               (mul              ) [ 0010000010000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln127                 (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln127_2              (sext             ) [ 0010000010000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln128_1              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln128_2              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln128_1               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln128                 (add              ) [ 0111000011110000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                     (partselect       ) [ 0010000010000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln126_1               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                     (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln126                (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                     (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln8                 (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln126              (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln126                  (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
R                         (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln127_1               (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln127_3              (sext             ) [ 0001000001000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln127                 (add              ) [ 0001000001000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln128                (icmp             ) [ 0111000001110000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln129                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln129_1               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln129_2              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln129_2               (shl              ) [ 0001000001000000000000000000000000000000000000000000000000000000000000000000000000]
empty                     (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln127_1               (add              ) [ 0100000000100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                     (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln127                (icmp             ) [ 0100000000100000000000000000000000000000000000000000000000000000000000000000000000]
write_ln129               (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln130_1              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln130                 (shl              ) [ 0110000000110000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                     (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln9                 (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln127              (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln127                  (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
G                         (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln130                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln130_1               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln130_2              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln130_2               (shl              ) [ 0010000000010000000000000000000000000000000000000000000000000000000000000000000000]
empty_37                  (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln131_1              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln131                 (shl              ) [ 0111000000011100000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                     (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln                  (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln128              (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln128                  (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
B                         (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln130               (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln131                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln131_1               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln131_2              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln131_2               (shl              ) [ 0101000000001100000000000000000000000000000000000000000000000000000000000000000000]
empty_39                  (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln131               (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_36                  (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_38                  (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln16         (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_40                  (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln118                  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln0                   (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln30">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln30"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="height">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_scale_channels_ch1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_scale_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_scale_channels_ch2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_scale_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_scale_channels_ch3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_scale_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i1.i7.i9"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="y_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="x_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="indvar_flatten69_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten69/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="out_channels_ch3_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_channels_ch3_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="out_channels_ch2_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_channels_ch2_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="out_channels_ch1_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_channels_ch1_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="height_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="mul_ln30_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln30_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_writeresp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="2"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/8 empty_36/10 "/>
</bind>
</comp>

<comp id="191" class="1004" name="write_ln129_write_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="16" slack="3"/>
<pin id="194" dir="0" index="2" bw="16" slack="1"/>
<pin id="195" dir="0" index="3" bw="2" slack="3"/>
<pin id="196" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln129/9 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_writeresp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="4"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_37/10 empty_38/12 "/>
</bind>
</comp>

<comp id="206" class="1004" name="write_ln130_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="5"/>
<pin id="209" dir="0" index="2" bw="16" slack="1"/>
<pin id="210" dir="0" index="3" bw="2" slack="2"/>
<pin id="211" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln130/11 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_writeresp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="6"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_39/12 empty_40/14 "/>
</bind>
</comp>

<comp id="221" class="1004" name="write_ln131_write_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="7"/>
<pin id="224" dir="0" index="2" bw="16" slack="2"/>
<pin id="225" dir="0" index="3" bw="2" slack="3"/>
<pin id="226" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln131/13 "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_scale_channels_ch1_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="22" slack="0"/>
<pin id="233" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_scale_channels_ch1_addr/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_scale_channels_ch2_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="22" slack="0"/>
<pin id="240" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_scale_channels_ch2_addr/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_scale_channels_ch3_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="22" slack="0"/>
<pin id="247" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_scale_channels_ch3_addr/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="22" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Y/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="22" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="U/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="22" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln0_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln98_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="16" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln98_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="indvar_flatten69_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten69_load/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln115_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="1"/>
<pin id="289" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln115_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="y_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="1"/>
<pin id="299" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="x_load_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="1"/>
<pin id="302" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln115_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln118_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="0" index="1" bw="16" slack="1"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln98_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="0"/>
<pin id="317" dir="0" index="2" bw="16" slack="0"/>
<pin id="318" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="select_ln115_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="16" slack="0"/>
<pin id="325" dir="0" index="2" bw="16" slack="0"/>
<pin id="326" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="26" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln120_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="26" slack="0"/>
<pin id="340" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="24" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln120_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="24" slack="0"/>
<pin id="352" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_1/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln120_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="26" slack="0"/>
<pin id="356" dir="0" index="1" bw="24" slack="0"/>
<pin id="357" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120_1/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="trunc_ln115_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="27" slack="0"/>
<pin id="362" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln115/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln115_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="1"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln98_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="0" index="1" bw="16" slack="1"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln120_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="1"/>
<pin id="376" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_2/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln120_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="22" slack="1"/>
<pin id="379" dir="0" index="1" bw="16" slack="0"/>
<pin id="380" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln120_3_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="22" slack="0"/>
<pin id="384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_3/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln118_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="1"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln98_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="0" index="1" bw="16" slack="2"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln123_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="C_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="5" slack="0"/>
<pin id="406" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="bit_sel2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="8" slack="0"/>
<pin id="412" dir="0" index="2" bw="4" slack="0"/>
<pin id="413" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel2/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="trunc_ln124_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln124/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="bit_sel3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="8" slack="0"/>
<pin id="424" dir="0" index="2" bw="4" slack="0"/>
<pin id="425" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel3/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="trunc_ln125_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="sext_ln126_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="9" slack="0"/>
<pin id="435" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln126/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="xor_ln125_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="1"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln125/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="E_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="7" slack="1"/>
<pin id="446" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="E/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sext_ln126_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="0"/>
<pin id="451" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln126_1/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="sext_ln126_3_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln126_3/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln118_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="27" slack="4"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln118_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="4"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_1/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="xor_ln124_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="2"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="D_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="0" index="2" bw="7" slack="2"/>
<pin id="472" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="D/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sext_ln127_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln127/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln129_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="0"/>
<pin id="481" dir="0" index="1" bw="64" slack="5"/>
<pin id="482" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129_1/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln129_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="0"/>
<pin id="486" dir="0" index="1" bw="27" slack="0"/>
<pin id="487" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="trunc_ln129_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="0"/>
<pin id="492" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln129/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln129_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129_1/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="shl_ln129_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln129/6 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln129_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="63" slack="0"/>
<pin id="506" dir="0" index="1" bw="64" slack="0"/>
<pin id="507" dir="0" index="2" bw="1" slack="0"/>
<pin id="508" dir="0" index="3" bw="7" slack="0"/>
<pin id="509" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln129_1/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sext_ln129_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="63" slack="0"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln129/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="gmem_addr_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="0"/>
<pin id="521" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln130_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="16" slack="0"/>
<pin id="526" dir="0" index="1" bw="64" slack="5"/>
<pin id="527" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_1/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln130_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="0"/>
<pin id="531" dir="0" index="1" bw="27" slack="0"/>
<pin id="532" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="trunc_ln130_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="0"/>
<pin id="537" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="trunc_ln130_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="63" slack="0"/>
<pin id="541" dir="0" index="1" bw="64" slack="0"/>
<pin id="542" dir="0" index="2" bw="1" slack="0"/>
<pin id="543" dir="0" index="3" bw="7" slack="0"/>
<pin id="544" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln130_1/6 "/>
</bind>
</comp>

<comp id="549" class="1004" name="sext_ln130_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="63" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln130/6 "/>
</bind>
</comp>

<comp id="553" class="1004" name="gmem_addr_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="0"/>
<pin id="555" dir="0" index="1" bw="64" slack="0"/>
<pin id="556" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln131_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="16" slack="0"/>
<pin id="561" dir="0" index="1" bw="64" slack="5"/>
<pin id="562" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131_1/6 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln131_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="0"/>
<pin id="566" dir="0" index="1" bw="27" slack="0"/>
<pin id="567" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="trunc_ln131_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="0"/>
<pin id="572" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln131/6 "/>
</bind>
</comp>

<comp id="574" class="1004" name="trunc_ln131_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="63" slack="0"/>
<pin id="576" dir="0" index="1" bw="64" slack="0"/>
<pin id="577" dir="0" index="2" bw="1" slack="0"/>
<pin id="578" dir="0" index="3" bw="7" slack="0"/>
<pin id="579" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln131_1/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="sext_ln131_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="63" slack="0"/>
<pin id="586" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln131/6 "/>
</bind>
</comp>

<comp id="588" class="1004" name="gmem_addr_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="0"/>
<pin id="590" dir="0" index="1" bw="64" slack="0"/>
<pin id="591" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="sext_ln126_4_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="18" slack="0"/>
<pin id="596" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln126_4/7 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_6_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="17" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="1"/>
<pin id="600" dir="0" index="2" bw="7" slack="3"/>
<pin id="601" dir="0" index="3" bw="1" slack="0"/>
<pin id="602" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="605" class="1004" name="sext_ln128_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="17" slack="0"/>
<pin id="607" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln128_1/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_7_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="10" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="1"/>
<pin id="612" dir="0" index="2" bw="7" slack="3"/>
<pin id="613" dir="0" index="3" bw="1" slack="0"/>
<pin id="614" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="617" class="1004" name="sext_ln128_2_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="10" slack="0"/>
<pin id="619" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln128_2/7 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln128_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="17" slack="0"/>
<pin id="623" dir="0" index="1" bw="10" slack="0"/>
<pin id="624" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128_1/7 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln128_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="18" slack="0"/>
<pin id="629" dir="0" index="1" bw="18" slack="0"/>
<pin id="630" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/7 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_8_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="3" slack="0"/>
<pin id="635" dir="0" index="1" bw="19" slack="0"/>
<pin id="636" dir="0" index="2" bw="6" slack="0"/>
<pin id="637" dir="0" index="3" bw="6" slack="0"/>
<pin id="638" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_2_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="2" slack="0"/>
<pin id="645" dir="0" index="1" bw="18" slack="0"/>
<pin id="646" dir="0" index="2" bw="6" slack="0"/>
<pin id="647" dir="0" index="3" bw="6" slack="0"/>
<pin id="648" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="652" class="1004" name="icmp_ln126_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="2" slack="0"/>
<pin id="654" dir="0" index="1" bw="2" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln126/8 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_3_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="18" slack="0"/>
<pin id="661" dir="0" index="2" bw="6" slack="0"/>
<pin id="662" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="665" class="1004" name="trunc_ln8_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="0"/>
<pin id="667" dir="0" index="1" bw="18" slack="0"/>
<pin id="668" dir="0" index="2" bw="5" slack="0"/>
<pin id="669" dir="0" index="3" bw="5" slack="0"/>
<pin id="670" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/8 "/>
</bind>
</comp>

<comp id="674" class="1004" name="select_ln126_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="8" slack="0"/>
<pin id="677" dir="0" index="2" bw="8" slack="0"/>
<pin id="678" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln126/8 "/>
</bind>
</comp>

<comp id="682" class="1004" name="or_ln126_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln126/8 "/>
</bind>
</comp>

<comp id="688" class="1004" name="R_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="8" slack="0"/>
<pin id="691" dir="0" index="2" bw="8" slack="0"/>
<pin id="692" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="R/8 "/>
</bind>
</comp>

<comp id="696" class="1004" name="icmp_ln128_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="3" slack="1"/>
<pin id="698" dir="0" index="1" bw="3" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/8 "/>
</bind>
</comp>

<comp id="701" class="1004" name="zext_ln129_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129/8 "/>
</bind>
</comp>

<comp id="705" class="1004" name="shl_ln129_1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="4" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="2"/>
<pin id="708" dir="0" index="2" bw="1" slack="0"/>
<pin id="709" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln129_1/8 "/>
</bind>
</comp>

<comp id="712" class="1004" name="zext_ln129_2_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="4" slack="0"/>
<pin id="714" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129_2/8 "/>
</bind>
</comp>

<comp id="716" class="1004" name="shl_ln129_2_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="0"/>
<pin id="718" dir="0" index="1" bw="4" slack="0"/>
<pin id="719" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln129_2/8 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_4_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="2" slack="0"/>
<pin id="724" dir="0" index="1" bw="18" slack="0"/>
<pin id="725" dir="0" index="2" bw="6" slack="0"/>
<pin id="726" dir="0" index="3" bw="6" slack="0"/>
<pin id="727" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="731" class="1004" name="icmp_ln127_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="2" slack="0"/>
<pin id="733" dir="0" index="1" bw="2" slack="0"/>
<pin id="734" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127/9 "/>
</bind>
</comp>

<comp id="737" class="1004" name="zext_ln130_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="3"/>
<pin id="739" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_1/9 "/>
</bind>
</comp>

<comp id="740" class="1004" name="shl_ln130_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln130/9 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_5_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="18" slack="1"/>
<pin id="749" dir="0" index="2" bw="6" slack="0"/>
<pin id="750" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="753" class="1004" name="trunc_ln9_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="8" slack="0"/>
<pin id="755" dir="0" index="1" bw="18" slack="1"/>
<pin id="756" dir="0" index="2" bw="5" slack="0"/>
<pin id="757" dir="0" index="3" bw="5" slack="0"/>
<pin id="758" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/10 "/>
</bind>
</comp>

<comp id="762" class="1004" name="select_ln127_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="1"/>
<pin id="764" dir="0" index="1" bw="8" slack="0"/>
<pin id="765" dir="0" index="2" bw="8" slack="0"/>
<pin id="766" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln127/10 "/>
</bind>
</comp>

<comp id="769" class="1004" name="or_ln127_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="1"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln127/10 "/>
</bind>
</comp>

<comp id="774" class="1004" name="G_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="8" slack="0"/>
<pin id="777" dir="0" index="2" bw="8" slack="0"/>
<pin id="778" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="G/10 "/>
</bind>
</comp>

<comp id="782" class="1004" name="zext_ln130_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="0"/>
<pin id="784" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/10 "/>
</bind>
</comp>

<comp id="786" class="1004" name="shl_ln130_1_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="4" slack="0"/>
<pin id="788" dir="0" index="1" bw="1" slack="4"/>
<pin id="789" dir="0" index="2" bw="1" slack="0"/>
<pin id="790" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln130_1/10 "/>
</bind>
</comp>

<comp id="793" class="1004" name="zext_ln130_2_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="4" slack="0"/>
<pin id="795" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_2/10 "/>
</bind>
</comp>

<comp id="797" class="1004" name="shl_ln130_2_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="8" slack="0"/>
<pin id="799" dir="0" index="1" bw="4" slack="0"/>
<pin id="800" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln130_2/10 "/>
</bind>
</comp>

<comp id="803" class="1004" name="zext_ln131_1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="4"/>
<pin id="805" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_1/10 "/>
</bind>
</comp>

<comp id="806" class="1004" name="shl_ln131_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln131/10 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_9_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="0"/>
<pin id="814" dir="0" index="1" bw="19" slack="4"/>
<pin id="815" dir="0" index="2" bw="6" slack="0"/>
<pin id="816" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="819" class="1004" name="trunc_ln_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="8" slack="0"/>
<pin id="821" dir="0" index="1" bw="19" slack="4"/>
<pin id="822" dir="0" index="2" bw="5" slack="0"/>
<pin id="823" dir="0" index="3" bw="5" slack="0"/>
<pin id="824" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/11 "/>
</bind>
</comp>

<comp id="828" class="1004" name="select_ln128_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="3"/>
<pin id="830" dir="0" index="1" bw="8" slack="0"/>
<pin id="831" dir="0" index="2" bw="8" slack="0"/>
<pin id="832" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128/11 "/>
</bind>
</comp>

<comp id="835" class="1004" name="or_ln128_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="3"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln128/11 "/>
</bind>
</comp>

<comp id="840" class="1004" name="B_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="8" slack="0"/>
<pin id="843" dir="0" index="2" bw="8" slack="0"/>
<pin id="844" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="B/11 "/>
</bind>
</comp>

<comp id="848" class="1004" name="zext_ln131_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="8" slack="0"/>
<pin id="850" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/11 "/>
</bind>
</comp>

<comp id="852" class="1004" name="shl_ln131_1_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="4" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="5"/>
<pin id="855" dir="0" index="2" bw="1" slack="0"/>
<pin id="856" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln131_1/11 "/>
</bind>
</comp>

<comp id="859" class="1004" name="zext_ln131_2_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="4" slack="0"/>
<pin id="861" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_2/11 "/>
</bind>
</comp>

<comp id="863" class="1004" name="shl_ln131_2_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="0"/>
<pin id="865" dir="0" index="1" bw="4" slack="0"/>
<pin id="866" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln131_2/11 "/>
</bind>
</comp>

<comp id="869" class="1007" name="grp_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="9" slack="0"/>
<pin id="871" dir="0" index="1" bw="9" slack="0"/>
<pin id="872" dir="0" index="2" bw="8" slack="0"/>
<pin id="873" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln126/4 add_ln126/6 "/>
</bind>
</comp>

<comp id="878" class="1007" name="grp_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="9" slack="0"/>
<pin id="880" dir="0" index="1" bw="8" slack="0"/>
<pin id="881" dir="0" index="2" bw="18" slack="0"/>
<pin id="882" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln126_1/5 add_ln126_1/7 "/>
</bind>
</comp>

<comp id="889" class="1007" name="grp_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="9" slack="0"/>
<pin id="891" dir="0" index="1" bw="8" slack="0"/>
<pin id="892" dir="0" index="2" bw="18" slack="0"/>
<pin id="893" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln127/5 sext_ln127_2/7 add_ln127/7 "/>
</bind>
</comp>

<comp id="897" class="1007" name="grp_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="0"/>
<pin id="899" dir="0" index="1" bw="8" slack="0"/>
<pin id="900" dir="0" index="2" bw="18" slack="0"/>
<pin id="901" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln127_1/6 sext_ln127_3/8 add_ln127_1/8 "/>
</bind>
</comp>

<comp id="906" class="1005" name="y_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="16" slack="0"/>
<pin id="908" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="913" class="1005" name="x_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="16" slack="0"/>
<pin id="915" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="920" class="1005" name="indvar_flatten69_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="0"/>
<pin id="922" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten69 "/>
</bind>
</comp>

<comp id="927" class="1005" name="out_channels_ch3_read_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="64" slack="5"/>
<pin id="929" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="out_channels_ch3_read "/>
</bind>
</comp>

<comp id="932" class="1005" name="out_channels_ch2_read_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="64" slack="5"/>
<pin id="934" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="out_channels_ch2_read "/>
</bind>
</comp>

<comp id="937" class="1005" name="out_channels_ch1_read_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="64" slack="5"/>
<pin id="939" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="out_channels_ch1_read "/>
</bind>
</comp>

<comp id="942" class="1005" name="height_read_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="16" slack="1"/>
<pin id="944" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="947" class="1005" name="mul_ln30_read_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="1"/>
<pin id="949" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln30_read "/>
</bind>
</comp>

<comp id="952" class="1005" name="icmp_ln115_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="1"/>
<pin id="954" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln115 "/>
</bind>
</comp>

<comp id="956" class="1005" name="select_ln98_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="16" slack="1"/>
<pin id="958" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln98 "/>
</bind>
</comp>

<comp id="963" class="1005" name="add_ln120_1_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="27" slack="4"/>
<pin id="965" dir="1" index="1" bw="27" slack="4"/>
</pin_list>
<bind>
<opset="add_ln120_1 "/>
</bind>
</comp>

<comp id="968" class="1005" name="trunc_ln115_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="22" slack="1"/>
<pin id="970" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln115 "/>
</bind>
</comp>

<comp id="973" class="1005" name="p_scale_channels_ch1_addr_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="22" slack="1"/>
<pin id="975" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="p_scale_channels_ch1_addr "/>
</bind>
</comp>

<comp id="978" class="1005" name="p_scale_channels_ch2_addr_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="22" slack="1"/>
<pin id="980" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="p_scale_channels_ch2_addr "/>
</bind>
</comp>

<comp id="983" class="1005" name="p_scale_channels_ch3_addr_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="22" slack="1"/>
<pin id="985" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="p_scale_channels_ch3_addr "/>
</bind>
</comp>

<comp id="988" class="1005" name="bit_sel2_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="2"/>
<pin id="990" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="bit_sel2 "/>
</bind>
</comp>

<comp id="993" class="1005" name="trunc_ln124_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="7" slack="2"/>
<pin id="995" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln124 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="bit_sel3_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="1"/>
<pin id="1002" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bit_sel3 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="trunc_ln125_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="7" slack="1"/>
<pin id="1007" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="sext_ln126_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="18" slack="1"/>
<pin id="1012" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln126 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="sext_ln126_1_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="17" slack="1"/>
<pin id="1017" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln126_1 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="sext_ln126_3_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="18" slack="1"/>
<pin id="1022" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln126_3 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="xor_ln124_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="1"/>
<pin id="1027" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="sext_ln127_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="16" slack="1"/>
<pin id="1033" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln127 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="trunc_ln129_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="2"/>
<pin id="1038" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln129 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="shl_ln129_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="2" slack="3"/>
<pin id="1043" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="shl_ln129 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="gmem_addr_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="16" slack="2"/>
<pin id="1048" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1052" class="1005" name="trunc_ln130_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="3"/>
<pin id="1054" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln130 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="gmem_addr_1_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="16" slack="4"/>
<pin id="1060" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="trunc_ln131_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="4"/>
<pin id="1066" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln131 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="gmem_addr_2_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="16" slack="6"/>
<pin id="1072" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="add_ln126_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="18" slack="1"/>
<pin id="1078" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln126 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="add_ln128_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="19" slack="4"/>
<pin id="1084" dir="1" index="1" bw="19" slack="4"/>
</pin_list>
<bind>
<opset="add_ln128 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="tmp_8_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="3" slack="1"/>
<pin id="1090" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="add_ln127_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="18" slack="1"/>
<pin id="1095" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln127 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="icmp_ln128_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="3"/>
<pin id="1100" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln128 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="shl_ln129_2_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="16" slack="1"/>
<pin id="1106" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln129_2 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="add_ln127_1_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="18" slack="1"/>
<pin id="1111" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln127_1 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="icmp_ln127_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="1"/>
<pin id="1117" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln127 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="shl_ln130_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="2" slack="2"/>
<pin id="1123" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln130 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="shl_ln130_2_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="16" slack="1"/>
<pin id="1128" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln130_2 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="shl_ln131_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="2" slack="3"/>
<pin id="1133" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="shl_ln131 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="shl_ln131_2_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="16" slack="2"/>
<pin id="1138" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln131_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="42" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="116" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="118" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="120" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="122" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="204"><net_src comp="116" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="118" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="212"><net_src comp="120" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="122" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="219"><net_src comp="116" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="118" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="120" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="122" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="58" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="8" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="58" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="10" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="58" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="229" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="236" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="243" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="24" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="44" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="44" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="290"><net_src comp="283" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="283" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="18" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="307"><net_src comp="300" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="48" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="297" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="309" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="44" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="297" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="327"><net_src comp="309" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="303" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="300" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="335"><net_src comp="50" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="322" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="52" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="330" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="54" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="322" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="56" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="353"><net_src comp="342" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="338" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="350" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="291" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="322" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="381"><net_src comp="374" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="377" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="388"><net_src comp="382" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="393"><net_src comp="48" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="250" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="60" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="62" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="256" pin="3"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="64" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="420"><net_src comp="256" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="62" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="262" pin="3"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="64" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="262" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="403" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="68" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="70" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="442" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="442" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="467"><net_src comp="68" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="70" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="463" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="468" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="460" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="457" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="490" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="80" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="494" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="510"><net_src comp="82" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="484" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="18" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="513"><net_src comp="84" pin="0"/><net_sink comp="504" pin=3"/></net>

<net id="517"><net_src comp="504" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="0" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="514" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="460" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="533"><net_src comp="524" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="457" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="529" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="545"><net_src comp="82" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="529" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="18" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="548"><net_src comp="84" pin="0"/><net_sink comp="539" pin=3"/></net>

<net id="552"><net_src comp="539" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="0" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="549" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="460" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="559" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="457" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="580"><net_src comp="82" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="564" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="582"><net_src comp="18" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="583"><net_src comp="84" pin="0"/><net_sink comp="574" pin=3"/></net>

<net id="587"><net_src comp="574" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="0" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="584" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="603"><net_src comp="86" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="88" pin="0"/><net_sink comp="597" pin=3"/></net>

<net id="608"><net_src comp="597" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="615"><net_src comp="90" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="92" pin="0"/><net_sink comp="609" pin=3"/></net>

<net id="620"><net_src comp="609" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="605" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="617" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="594" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="639"><net_src comp="94" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="627" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="641"><net_src comp="34" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="642"><net_src comp="96" pin="0"/><net_sink comp="633" pin=3"/></net>

<net id="649"><net_src comp="98" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="34" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="651"><net_src comp="100" pin="0"/><net_sink comp="643" pin=3"/></net>

<net id="656"><net_src comp="643" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="80" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="663"><net_src comp="102" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="100" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="671"><net_src comp="104" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="106" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="673"><net_src comp="108" pin="0"/><net_sink comp="665" pin=3"/></net>

<net id="679"><net_src comp="652" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="110" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="56" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="686"><net_src comp="652" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="658" pin="3"/><net_sink comp="682" pin=1"/></net>

<net id="693"><net_src comp="682" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="674" pin="3"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="665" pin="4"/><net_sink comp="688" pin=2"/></net>

<net id="700"><net_src comp="112" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="704"><net_src comp="688" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="710"><net_src comp="114" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="112" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="715"><net_src comp="705" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="701" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="712" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="728"><net_src comp="98" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="34" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="730"><net_src comp="100" pin="0"/><net_sink comp="722" pin=3"/></net>

<net id="735"><net_src comp="722" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="80" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="744"><net_src comp="80" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="737" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="751"><net_src comp="102" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="100" pin="0"/><net_sink comp="746" pin=2"/></net>

<net id="759"><net_src comp="104" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="106" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="761"><net_src comp="108" pin="0"/><net_sink comp="753" pin=3"/></net>

<net id="767"><net_src comp="110" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="768"><net_src comp="56" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="773"><net_src comp="746" pin="3"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="769" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="762" pin="3"/><net_sink comp="774" pin=1"/></net>

<net id="781"><net_src comp="753" pin="4"/><net_sink comp="774" pin=2"/></net>

<net id="785"><net_src comp="774" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="791"><net_src comp="114" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="112" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="796"><net_src comp="786" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="801"><net_src comp="782" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="793" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="810"><net_src comp="80" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="803" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="817"><net_src comp="124" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="818"><net_src comp="96" pin="0"/><net_sink comp="812" pin=2"/></net>

<net id="825"><net_src comp="126" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="106" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="827"><net_src comp="108" pin="0"/><net_sink comp="819" pin=3"/></net>

<net id="833"><net_src comp="110" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="834"><net_src comp="56" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="839"><net_src comp="812" pin="3"/><net_sink comp="835" pin=1"/></net>

<net id="845"><net_src comp="835" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="846"><net_src comp="828" pin="3"/><net_sink comp="840" pin=1"/></net>

<net id="847"><net_src comp="819" pin="4"/><net_sink comp="840" pin=2"/></net>

<net id="851"><net_src comp="840" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="857"><net_src comp="114" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="858"><net_src comp="112" pin="0"/><net_sink comp="852" pin=2"/></net>

<net id="862"><net_src comp="852" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="867"><net_src comp="848" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="859" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="874"><net_src comp="433" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="66" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="876"><net_src comp="76" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="877"><net_src comp="869" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="883"><net_src comp="453" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="884"><net_src comp="72" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="885"><net_src comp="869" pin="3"/><net_sink comp="878" pin=2"/></net>

<net id="886"><net_src comp="878" pin="3"/><net_sink comp="643" pin=1"/></net>

<net id="887"><net_src comp="878" pin="3"/><net_sink comp="658" pin=1"/></net>

<net id="888"><net_src comp="878" pin="3"/><net_sink comp="665" pin=1"/></net>

<net id="894"><net_src comp="449" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="895"><net_src comp="74" pin="0"/><net_sink comp="889" pin=1"/></net>

<net id="896"><net_src comp="869" pin="3"/><net_sink comp="889" pin=2"/></net>

<net id="902"><net_src comp="475" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="903"><net_src comp="78" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="904"><net_src comp="889" pin="3"/><net_sink comp="897" pin=2"/></net>

<net id="905"><net_src comp="897" pin="3"/><net_sink comp="722" pin=1"/></net>

<net id="909"><net_src comp="142" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="912"><net_src comp="906" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="916"><net_src comp="146" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="919"><net_src comp="913" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="923"><net_src comp="150" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="926"><net_src comp="920" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="930"><net_src comp="154" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="935"><net_src comp="160" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="940"><net_src comp="166" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="945"><net_src comp="172" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="950"><net_src comp="178" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="955"><net_src comp="286" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="959"><net_src comp="314" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="962"><net_src comp="956" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="966"><net_src comp="354" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="971"><net_src comp="360" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="976"><net_src comp="229" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="981"><net_src comp="236" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="986"><net_src comp="243" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="991"><net_src comp="409" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="996"><net_src comp="417" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="998"><net_src comp="993" pin="1"/><net_sink comp="597" pin=2"/></net>

<net id="999"><net_src comp="993" pin="1"/><net_sink comp="609" pin=2"/></net>

<net id="1003"><net_src comp="421" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1008"><net_src comp="429" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="1013"><net_src comp="433" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1018"><net_src comp="449" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1023"><net_src comp="453" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1028"><net_src comp="463" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="1030"><net_src comp="1025" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="1034"><net_src comp="475" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1039"><net_src comp="490" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="1044"><net_src comp="498" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="191" pin=3"/></net>

<net id="1049"><net_src comp="518" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="1051"><net_src comp="1046" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="1055"><net_src comp="535" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1057"><net_src comp="1052" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="1061"><net_src comp="553" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="1063"><net_src comp="1058" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="1067"><net_src comp="570" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1069"><net_src comp="1064" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="1073"><net_src comp="588" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="1075"><net_src comp="1070" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="1079"><net_src comp="869" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1081"><net_src comp="1076" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1085"><net_src comp="627" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1087"><net_src comp="1082" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="1091"><net_src comp="633" pin="4"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1096"><net_src comp="889" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1101"><net_src comp="696" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1107"><net_src comp="716" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="1112"><net_src comp="897" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="1114"><net_src comp="1109" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="1118"><net_src comp="731" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1120"><net_src comp="1115" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1124"><net_src comp="740" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="206" pin=3"/></net>

<net id="1129"><net_src comp="797" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="1134"><net_src comp="806" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="221" pin=3"/></net>

<net id="1139"><net_src comp="863" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="221" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 }
 - Input state : 
	Port: yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y : gmem | {}
	Port: yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y : mul_ln30 | {1 }
	Port: yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y : height | {1 }
	Port: yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y : p_scale_channels_ch1 | {3 4 }
	Port: yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y : p_scale_channels_ch2 | {3 4 }
	Port: yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y : p_scale_channels_ch3 | {3 4 }
	Port: yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y : out_channels_ch1 | {1 }
	Port: yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y : out_channels_ch2 | {1 }
	Port: yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y : out_channels_ch3 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln98 : 1
		store_ln98 : 1
	State 2
		icmp_ln115 : 1
		add_ln115_1 : 1
		br_ln115 : 2
		add_ln115 : 1
		icmp_ln118 : 1
		select_ln98 : 2
		select_ln115 : 2
		tmp : 3
		zext_ln120 : 4
		tmp_1 : 3
		zext_ln120_1 : 4
		add_ln120_1 : 5
		trunc_ln115 : 6
		store_ln115 : 2
		store_ln98 : 3
	State 3
		add_ln120 : 1
		zext_ln120_3 : 2
		p_scale_channels_ch1_addr : 3
		p_scale_channels_ch2_addr : 3
		p_scale_channels_ch3_addr : 3
		Y : 4
		U : 4
		V : 4
		store_ln98 : 1
	State 4
		zext_ln123 : 1
		C : 2
		bit_sel2 : 1
		trunc_ln124 : 1
		bit_sel3 : 1
		trunc_ln125 : 1
		sext_ln126 : 3
		mul_ln126 : 4
	State 5
		sext_ln126_1 : 1
		sext_ln126_3 : 1
		mul_ln126_1 : 2
		mul_ln127 : 2
	State 6
		add_ln126 : 1
		sext_ln127 : 1
		mul_ln127_1 : 2
		add_ln129_1 : 1
		add_ln129 : 2
		trunc_ln129 : 3
		zext_ln129_1 : 4
		shl_ln129 : 5
		trunc_ln129_1 : 3
		sext_ln129 : 4
		gmem_addr : 5
		add_ln130_1 : 1
		add_ln130 : 2
		trunc_ln130 : 3
		trunc_ln130_1 : 3
		sext_ln130 : 4
		gmem_addr_1 : 5
		add_ln131_1 : 1
		add_ln131 : 2
		trunc_ln131 : 3
		trunc_ln131_1 : 3
		sext_ln131 : 4
		gmem_addr_2 : 5
	State 7
		sext_ln126_4 : 1
		add_ln126_1 : 1
		sext_ln127_2 : 1
		add_ln127 : 2
		sext_ln128_1 : 1
		sext_ln128_2 : 1
		add_ln128_1 : 2
		add_ln128 : 3
		tmp_8 : 4
	State 8
		tmp_2 : 1
		icmp_ln126 : 2
		tmp_3 : 1
		trunc_ln8 : 1
		select_ln126 : 3
		or_ln126 : 3
		R : 3
		sext_ln127_3 : 1
		add_ln127_1 : 2
		zext_ln129 : 4
		zext_ln129_2 : 1
		shl_ln129_2 : 5
	State 9
		tmp_4 : 1
		icmp_ln127 : 2
		shl_ln130 : 1
	State 10
		or_ln127 : 1
		G : 1
		zext_ln130 : 2
		zext_ln130_2 : 1
		shl_ln130_2 : 3
		shl_ln131 : 1
	State 11
		or_ln128 : 1
		B : 1
		zext_ln131 : 2
		zext_ln131_2 : 1
		shl_ln131_2 : 3
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |         add_ln115_1_fu_291        |    0    |    0    |    39   |
|          |          add_ln115_fu_303         |    0    |    0    |    23   |
|          |         add_ln120_1_fu_354        |    0    |    0    |    33   |
|          |          add_ln120_fu_377         |    0    |    0    |    29   |
|          |          add_ln118_fu_389         |    0    |    0    |    23   |
|          |              C_fu_403             |    0    |    0    |    15   |
|    add   |         add_ln129_1_fu_479        |    0    |    0    |    64   |
|          |          add_ln129_fu_484         |    0    |    0    |    64   |
|          |         add_ln130_1_fu_524        |    0    |    0    |    64   |
|          |          add_ln130_fu_529         |    0    |    0    |    64   |
|          |         add_ln131_1_fu_559        |    0    |    0    |    64   |
|          |          add_ln131_fu_564         |    0    |    0    |    64   |
|          |         add_ln128_1_fu_621        |    0    |    0    |    17   |
|          |          add_ln128_fu_627         |    0    |    0    |    18   |
|----------|-----------------------------------|---------|---------|---------|
|          |         icmp_ln115_fu_286         |    0    |    0    |    39   |
|          |         icmp_ln118_fu_309         |    0    |    0    |    23   |
|   icmp   |         icmp_ln126_fu_652         |    0    |    0    |    10   |
|          |         icmp_ln128_fu_696         |    0    |    0    |    11   |
|          |         icmp_ln127_fu_731         |    0    |    0    |    10   |
|----------|-----------------------------------|---------|---------|---------|
|          |         select_ln98_fu_314        |    0    |    0    |    16   |
|          |        select_ln115_fu_322        |    0    |    0    |    16   |
|          |        select_ln126_fu_674        |    0    |    0    |    8    |
|  select  |              R_fu_688             |    0    |    0    |    8    |
|          |        select_ln127_fu_762        |    0    |    0    |    8    |
|          |              G_fu_774             |    0    |    0    |    8    |
|          |        select_ln128_fu_828        |    0    |    0    |    8    |
|          |              B_fu_840             |    0    |    0    |    8    |
|----------|-----------------------------------|---------|---------|---------|
|          |          shl_ln129_fu_498         |    0    |    0    |    6    |
|          |         shl_ln129_2_fu_716        |    0    |    0    |    17   |
|    shl   |          shl_ln130_fu_740         |    0    |    0    |    6    |
|          |         shl_ln130_2_fu_797        |    0    |    0    |    17   |
|          |          shl_ln131_fu_806         |    0    |    0    |    6    |
|          |         shl_ln131_2_fu_863        |    0    |    0    |    17   |
|----------|-----------------------------------|---------|---------|---------|
|          |          or_ln126_fu_682          |    0    |    0    |    2    |
|    or    |          or_ln127_fu_769          |    0    |    0    |    2    |
|          |          or_ln128_fu_835          |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|    xor   |          xor_ln125_fu_437         |    0    |    0    |    2    |
|          |          xor_ln124_fu_463         |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|          |             grp_fu_869            |    1    |    0    |    0    |
|  muladd  |             grp_fu_878            |    1    |    0    |    0    |
|          |             grp_fu_889            |    1    |    0    |    0    |
|          |             grp_fu_897            |    1    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          | out_channels_ch3_read_read_fu_154 |    0    |    0    |    0    |
|          | out_channels_ch2_read_read_fu_160 |    0    |    0    |    0    |
|   read   | out_channels_ch1_read_read_fu_166 |    0    |    0    |    0    |
|          |      height_read_read_fu_172      |    0    |    0    |    0    |
|          |     mul_ln30_read_read_fu_178     |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |        grp_writeresp_fu_184       |    0    |    0    |    0    |
| writeresp|        grp_writeresp_fu_199       |    0    |    0    |    0    |
|          |        grp_writeresp_fu_214       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |      write_ln129_write_fu_191     |    0    |    0    |    0    |
|   write  |      write_ln130_write_fu_206     |    0    |    0    |    0    |
|          |      write_ln131_write_fu_221     |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |             tmp_fu_330            |    0    |    0    |    0    |
|          |            tmp_1_fu_342           |    0    |    0    |    0    |
|          |              E_fu_442             |    0    |    0    |    0    |
|          |              D_fu_468             |    0    |    0    |    0    |
|bitconcatenate|            tmp_6_fu_597           |    0    |    0    |    0    |
|          |            tmp_7_fu_609           |    0    |    0    |    0    |
|          |         shl_ln129_1_fu_705        |    0    |    0    |    0    |
|          |         shl_ln130_1_fu_786        |    0    |    0    |    0    |
|          |         shl_ln131_1_fu_852        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         zext_ln120_fu_338         |    0    |    0    |    0    |
|          |        zext_ln120_1_fu_350        |    0    |    0    |    0    |
|          |        zext_ln120_2_fu_374        |    0    |    0    |    0    |
|          |        zext_ln120_3_fu_382        |    0    |    0    |    0    |
|          |         zext_ln123_fu_399         |    0    |    0    |    0    |
|          |         zext_ln118_fu_457         |    0    |    0    |    0    |
|          |        zext_ln118_1_fu_460        |    0    |    0    |    0    |
|   zext   |        zext_ln129_1_fu_494        |    0    |    0    |    0    |
|          |         zext_ln129_fu_701         |    0    |    0    |    0    |
|          |        zext_ln129_2_fu_712        |    0    |    0    |    0    |
|          |        zext_ln130_1_fu_737        |    0    |    0    |    0    |
|          |         zext_ln130_fu_782         |    0    |    0    |    0    |
|          |        zext_ln130_2_fu_793        |    0    |    0    |    0    |
|          |        zext_ln131_1_fu_803        |    0    |    0    |    0    |
|          |         zext_ln131_fu_848         |    0    |    0    |    0    |
|          |        zext_ln131_2_fu_859        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         trunc_ln115_fu_360        |    0    |    0    |    0    |
|          |         trunc_ln124_fu_417        |    0    |    0    |    0    |
|   trunc  |         trunc_ln125_fu_429        |    0    |    0    |    0    |
|          |         trunc_ln129_fu_490        |    0    |    0    |    0    |
|          |         trunc_ln130_fu_535        |    0    |    0    |    0    |
|          |         trunc_ln131_fu_570        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |          bit_sel2_fu_409          |    0    |    0    |    0    |
|          |          bit_sel3_fu_421          |    0    |    0    |    0    |
| bitselect|            tmp_3_fu_658           |    0    |    0    |    0    |
|          |            tmp_5_fu_746           |    0    |    0    |    0    |
|          |            tmp_9_fu_812           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         sext_ln126_fu_433         |    0    |    0    |    0    |
|          |        sext_ln126_1_fu_449        |    0    |    0    |    0    |
|          |        sext_ln126_3_fu_453        |    0    |    0    |    0    |
|          |         sext_ln127_fu_475         |    0    |    0    |    0    |
|   sext   |         sext_ln129_fu_514         |    0    |    0    |    0    |
|          |         sext_ln130_fu_549         |    0    |    0    |    0    |
|          |         sext_ln131_fu_584         |    0    |    0    |    0    |
|          |        sext_ln126_4_fu_594        |    0    |    0    |    0    |
|          |        sext_ln128_1_fu_605        |    0    |    0    |    0    |
|          |        sext_ln128_2_fu_617        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |        trunc_ln129_1_fu_504       |    0    |    0    |    0    |
|          |        trunc_ln130_1_fu_539       |    0    |    0    |    0    |
|          |        trunc_ln131_1_fu_574       |    0    |    0    |    0    |
|          |            tmp_8_fu_633           |    0    |    0    |    0    |
|partselect|            tmp_2_fu_643           |    0    |    0    |    0    |
|          |          trunc_ln8_fu_665         |    0    |    0    |    0    |
|          |            tmp_4_fu_722           |    0    |    0    |    0    |
|          |          trunc_ln9_fu_753         |    0    |    0    |    0    |
|          |          trunc_ln_fu_819          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    4    |    0    |   833   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|       add_ln120_1_reg_963       |   27   |
|        add_ln126_reg_1076       |   18   |
|       add_ln127_1_reg_1109      |   18   |
|        add_ln127_reg_1093       |   18   |
|        add_ln128_reg_1082       |   19   |
|         bit_sel2_reg_988        |    1   |
|        bit_sel3_reg_1000        |    1   |
|       gmem_addr_1_reg_1058      |   16   |
|       gmem_addr_2_reg_1070      |   16   |
|        gmem_addr_reg_1046       |   16   |
|       height_read_reg_942       |   16   |
|        icmp_ln115_reg_952       |    1   |
|       icmp_ln127_reg_1115       |    1   |
|       icmp_ln128_reg_1098       |    1   |
|     indvar_flatten69_reg_920    |   32   |
|      mul_ln30_read_reg_947      |   32   |
|  out_channels_ch1_read_reg_937  |   64   |
|  out_channels_ch2_read_reg_932  |   64   |
|  out_channels_ch3_read_reg_927  |   64   |
|p_scale_channels_ch1_addr_reg_973|   22   |
|p_scale_channels_ch2_addr_reg_978|   22   |
|p_scale_channels_ch3_addr_reg_983|   22   |
|       select_ln98_reg_956       |   16   |
|      sext_ln126_1_reg_1015      |   17   |
|      sext_ln126_3_reg_1020      |   18   |
|       sext_ln126_reg_1010       |   18   |
|       sext_ln127_reg_1031       |   16   |
|       shl_ln129_2_reg_1104      |   16   |
|        shl_ln129_reg_1041       |    2   |
|       shl_ln130_2_reg_1126      |   16   |
|        shl_ln130_reg_1121       |    2   |
|       shl_ln131_2_reg_1136      |   16   |
|        shl_ln131_reg_1131       |    2   |
|          tmp_8_reg_1088         |    3   |
|       trunc_ln115_reg_968       |   22   |
|       trunc_ln124_reg_993       |    7   |
|       trunc_ln125_reg_1005      |    7   |
|       trunc_ln129_reg_1036      |    1   |
|       trunc_ln130_reg_1052      |    1   |
|       trunc_ln131_reg_1064      |    1   |
|            x_reg_913            |   16   |
|        xor_ln124_reg_1025       |    1   |
|            y_reg_906            |   16   |
+---------------------------------+--------+
|              Total              |   705  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------|------|------|------|--------||---------||---------||---------|
| grp_writeresp_fu_184 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_199 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_214 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_250  |  p0  |   2  |  22  |   44   ||    0    ||    9    |
|   grp_access_fu_256  |  p0  |   2  |  22  |   44   ||    0    ||    9    |
|   grp_access_fu_262  |  p0  |   2  |  22  |   44   ||    0    ||    9    |
|      grp_fu_869      |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|      grp_fu_878      |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|      grp_fu_878      |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|      grp_fu_889      |  p0  |   3  |   9  |   27   ||    0    ||    14   |
|      grp_fu_897      |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|----------------------|------|------|------|--------||---------||---------||---------|
|         Total        |      |      |      |   241  || 17.7066 ||    0    ||    82   |
|----------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   833  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    0   |   82   |
|  Register |    -   |    -   |   705  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   17   |   705  |   915  |
+-----------+--------+--------+--------+--------+
