Analysis & Elaboration report for hdmiImageOverlay
Thu May 31 12:22:23 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for sld_signaltap:auto_signaltap_0
  6. Parameter Settings for User Entity Instance: Top-level Entity: |hdmiImageOverlay
  7. Parameter Settings for User Entity Instance: PixelPll1080p60:pixelPll|PixelPll1080p60_0002:pixelpll1080p60_inst|altera_pll:altera_pll_i
  8. Parameter Settings for User Entity Instance: hdmiInterface:hdmi
  9. Parameter Settings for User Entity Instance: i2cRegisterConfigure:i2cROM
 10. Parameter Settings for User Entity Instance: i2cInterface:i2c
 11. Parameter Settings for User Entity Instance: i2cInterface:i2c|clockGen:clockDivider
 12. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 13. Analysis & Elaboration Settings
 14. Port Connectivity Checks: "PixelPll1080p60:pixelPll"
 15. Signal Tap Logic Analyzer Settings
 16. Analysis & Elaboration Messages
 17. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu May 31 12:22:23 2018       ;
; Quartus Prime Version         ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                 ; hdmiImageOverlay                            ;
; Top-level Entity Name         ; hdmiImageOverlay                            ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                         ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |hdmiImageOverlay|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                   ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |hdmiImageOverlay|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                               ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |hdmiImageOverlay|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                     ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |hdmiImageOverlay|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                   ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |hdmiImageOverlay|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                     ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |hdmiImageOverlay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5kp:auto_generated|sld_reserved_hdmiImageOverlay_auto_signaltap_0_1_4e4b:mgl_prim1 ;                   ;
; Altera ; altera_pll   ; 17.1    ; N/A          ; N/A          ; |hdmiImageOverlay|PixelPll1080p60:pixelPll                                                                                                                                                                                                                                                                                              ; PixelPll1080p60.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |hdmiImageOverlay ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; hPixels        ; 1920  ; Signed Integer                                          ;
; vPixels        ; 1080  ; Signed Integer                                          ;
; refreshRate    ; 60    ; Signed Integer                                          ;
; hPlacement     ; 88    ; Signed Integer                                          ;
; hDuration      ; 44    ; Signed Integer                                          ;
; hDelay         ; 192   ; Signed Integer                                          ;
; hPolarity      ; 1     ; Signed Integer                                          ;
; vPlacement     ; 4     ; Signed Integer                                          ;
; vDuration      ; 5     ; Signed Integer                                          ;
; vDelay         ; 41    ; Signed Integer                                          ;
; vPolarity      ; 1     ; Signed Integer                                          ;
; width          ; 1920  ; Signed Integer                                          ;
; height         ; 1080  ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PixelPll1080p60:pixelPll|PixelPll1080p60_0002:pixelpll1080p60_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                    ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                  ;
; fractional_vco_multiplier            ; true                   ; String                                                                  ;
; pll_type                             ; General                ; String                                                                  ;
; pll_subtype                          ; General                ; String                                                                  ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                          ;
; operation_mode                       ; direct                 ; String                                                                  ;
; deserialization_factor               ; 4                      ; Signed Integer                                                          ;
; data_rate                            ; 0                      ; Signed Integer                                                          ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                          ;
; output_clock_frequency0              ; 148.500000 MHz         ; String                                                                  ;
; phase_shift0                         ; 0 ps                   ; String                                                                  ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                  ;
; phase_shift1                         ; 0 ps                   ; String                                                                  ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                  ;
; phase_shift2                         ; 0 ps                   ; String                                                                  ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                  ;
; phase_shift3                         ; 0 ps                   ; String                                                                  ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                  ;
; phase_shift4                         ; 0 ps                   ; String                                                                  ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                  ;
; phase_shift5                         ; 0 ps                   ; String                                                                  ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                  ;
; phase_shift6                         ; 0 ps                   ; String                                                                  ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                  ;
; phase_shift7                         ; 0 ps                   ; String                                                                  ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                  ;
; phase_shift8                         ; 0 ps                   ; String                                                                  ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                  ;
; phase_shift9                         ; 0 ps                   ; String                                                                  ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                  ;
; phase_shift10                        ; 0 ps                   ; String                                                                  ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                  ;
; phase_shift11                        ; 0 ps                   ; String                                                                  ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                  ;
; phase_shift12                        ; 0 ps                   ; String                                                                  ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                  ;
; phase_shift13                        ; 0 ps                   ; String                                                                  ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                  ;
; phase_shift14                        ; 0 ps                   ; String                                                                  ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                  ;
; phase_shift15                        ; 0 ps                   ; String                                                                  ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                  ;
; phase_shift16                        ; 0 ps                   ; String                                                                  ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                  ;
; phase_shift17                        ; 0 ps                   ; String                                                                  ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                          ;
; clock_name_0                         ;                        ; String                                                                  ;
; clock_name_1                         ;                        ; String                                                                  ;
; clock_name_2                         ;                        ; String                                                                  ;
; clock_name_3                         ;                        ; String                                                                  ;
; clock_name_4                         ;                        ; String                                                                  ;
; clock_name_5                         ;                        ; String                                                                  ;
; clock_name_6                         ;                        ; String                                                                  ;
; clock_name_7                         ;                        ; String                                                                  ;
; clock_name_8                         ;                        ; String                                                                  ;
; clock_name_global_0                  ; false                  ; String                                                                  ;
; clock_name_global_1                  ; false                  ; String                                                                  ;
; clock_name_global_2                  ; false                  ; String                                                                  ;
; clock_name_global_3                  ; false                  ; String                                                                  ;
; clock_name_global_4                  ; false                  ; String                                                                  ;
; clock_name_global_5                  ; false                  ; String                                                                  ;
; clock_name_global_6                  ; false                  ; String                                                                  ;
; clock_name_global_7                  ; false                  ; String                                                                  ;
; clock_name_global_8                  ; false                  ; String                                                                  ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                          ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                          ;
; m_cnt_bypass_en                      ; false                  ; String                                                                  ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                  ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                          ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                          ;
; n_cnt_bypass_en                      ; false                  ; String                                                                  ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                  ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                  ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                  ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                  ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                  ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                  ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                  ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                  ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                  ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                  ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                  ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                  ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                  ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                  ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                  ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                  ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                  ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                  ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                  ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                  ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                  ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                  ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                  ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                  ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                  ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                  ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                  ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                  ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                  ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                  ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                  ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                  ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                  ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                  ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                  ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                  ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                  ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                          ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                          ;
; pll_slf_rst                          ; false                  ; String                                                                  ;
; pll_bw_sel                           ; low                    ; String                                                                  ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                  ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                          ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                          ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                          ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                          ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                  ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                  ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                  ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                  ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                  ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                          ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                  ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                  ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                  ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                  ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                  ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                  ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                          ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                  ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                  ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmiInterface:hdmi ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; hPlacement     ; 88    ; Signed Integer                         ;
; hDuration      ; 44    ; Signed Integer                         ;
; hDelay         ; 192   ; Signed Integer                         ;
; hPolarity      ; 1     ; Signed Integer                         ;
; vPlacement     ; 4     ; Signed Integer                         ;
; vDuration      ; 5     ; Signed Integer                         ;
; vDelay         ; 41    ; Signed Integer                         ;
; vPolarity      ; 1920  ; Signed Integer                         ;
; width          ; 1080  ; Signed Integer                         ;
; height         ; 1080  ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2cRegisterConfigure:i2cROM ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; bitLength      ; 24    ; Signed Integer                                  ;
; addressWidth   ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2cInterface:i2c ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; inputSpeed     ; 50000000 ; Signed Integer                    ;
; sclSpeed       ; 100000   ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2cInterface:i2c|clockGen:clockDivider ;
+----------------+----------+---------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                    ;
+----------------+----------+---------------------------------------------------------+
; inputSpeed     ; 50000000 ; Signed Integer                                          ;
; outputSpeed    ; 400000   ; Signed Integer                                          ;
; busWidth       ; 7        ; Signed Integer                                          ;
+----------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                           ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                  ; Type           ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                          ; String         ;
; sld_node_info                                   ; 805334528                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                      ; Signed Integer ;
; sld_data_bits                                   ; 2                                                      ; Untyped        ;
; sld_trigger_bits                                ; 1                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                      ; Untyped        ;
; sld_sample_depth                                ; 131072                                                 ; Untyped        ;
; sld_segment_size                                ; 131072                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_hdmiImageOverlay_auto_signaltap_0_1_4e4b, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                   ; String         ;
; sld_inversion_mask_length                       ; 31                                                     ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000                        ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 3                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                      ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7DK     ;                    ;
; Top-level entity name                                                           ; hdmiImageOverlay   ; hdmiImageOverlay   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PixelPll1080p60:pixelPll"                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 2                ; 131072       ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu May 31 12:21:47 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hdmiImageOverlay -c hdmiImageOverlay --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/keane/files/2018/advanced digital design/major_project/fpga-hdmi-image-overlay/hdl files/hdmiinterface.v
    Info (12023): Found entity 1: hdmiInterface File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/HDL Files/hdmiInterface.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /users/keane/files/2018/advanced digital design/major_project/fpga-hdmi-image-overlay/hdl files/i2cregisterconfigure.v
    Info (12023): Found entity 1: i2cRegisterConfigure File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/HDL Files/i2cRegisterConfigure.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/keane/files/2018/advanced digital design/major_project/fpga-hdmi-image-overlay/hdl files/vsync.v
    Info (12023): Found entity 1: vsync File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/HDL Files/vsync.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/keane/files/2018/advanced digital design/major_project/fpga-hdmi-image-overlay/hdl files/i2cinterface.v
    Info (12023): Found entity 1: i2cInterface File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/HDL Files/i2cInterface.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /users/keane/files/2018/advanced digital design/major_project/fpga-hdmi-image-overlay/hdl files/hsync.v
    Info (12023): Found entity 1: hsync File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/HDL Files/hsync.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/keane/files/2018/advanced digital design/major_project/fpga-hdmi-image-overlay/hdl files/hdmiimageoverlay.v
    Info (12023): Found entity 1: hdmiImageOverlay File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/HDL Files/hdmiImageOverlay.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /users/keane/files/2018/advanced digital design/major_project/fpga-hdmi-image-overlay/hdl files/de.v
    Info (12023): Found entity 1: DE File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/HDL Files/DE.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/keane/files/2018/advanced digital design/major_project/fpga-hdmi-image-overlay/hdl files/datawrite.v
    Info (12023): Found entity 1: dataWrite File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/HDL Files/dataWrite.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /users/keane/files/2018/advanced digital design/major_project/fpga-hdmi-image-overlay/hdl files/counter.v
    Info (12023): Found entity 1: counter File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/HDL Files/counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /users/keane/files/2018/advanced digital design/major_project/fpga-hdmi-image-overlay/hdl files/clockgen.v
    Info (12023): Found entity 1: clockGen File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/HDL Files/clockGen.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file pixelpll.v
    Info (12023): Found entity 1: pixelPLL File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/pixelPLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pixelpll/pixelpll_0002.v
    Info (12023): Found entity 1: pixelPLL_0002 File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/pixelPLL/pixelPLL_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pixelpll1080p60.v
    Info (12023): Found entity 1: PixelPll1080p60 File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/PixelPll1080p60.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pixelpll1080p60/pixelpll1080p60_0002.v
    Info (12023): Found entity 1: PixelPll1080p60_0002 File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/PixelPll1080p60/PixelPll1080p60_0002.v Line: 2
Info (12127): Elaborating entity "hdmiImageOverlay" for the top level hierarchy
Warning (10034): Output port "sdaSel" at hdmiImageOverlay.v(37) has no driver File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/HDL Files/hdmiImageOverlay.v Line: 37
Warning (10034): Output port "i2cSclDebug" at hdmiImageOverlay.v(38) has no driver File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/HDL Files/hdmiImageOverlay.v Line: 38
Warning (10034): Output port "i2cSdaDebug" at hdmiImageOverlay.v(40) has no driver File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/HDL Files/hdmiImageOverlay.v Line: 40
Info (12128): Elaborating entity "PixelPll1080p60" for hierarchy "PixelPll1080p60:pixelPll" File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/HDL Files/hdmiImageOverlay.v Line: 78
Info (12128): Elaborating entity "PixelPll1080p60_0002" for hierarchy "PixelPll1080p60:pixelPll|PixelPll1080p60_0002:pixelpll1080p60_inst" File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/PixelPll1080p60.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "PixelPll1080p60:pixelPll|PixelPll1080p60_0002:pixelpll1080p60_inst|altera_pll:altera_pll_i" File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/PixelPll1080p60/PixelPll1080p60_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PixelPll1080p60:pixelPll|PixelPll1080p60_0002:pixelpll1080p60_inst|altera_pll:altera_pll_i" File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/PixelPll1080p60/PixelPll1080p60_0002.v Line: 85
Info (12133): Instantiated megafunction "PixelPll1080p60:pixelPll|PixelPll1080p60_0002:pixelpll1080p60_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/PixelPll1080p60/PixelPll1080p60_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "148.500000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "hdmiInterface" for hierarchy "hdmiInterface:hdmi" File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/HDL Files/hdmiImageOverlay.v Line: 102
Info (10264): Verilog HDL Case Statement information at hdmiInterface.v(90): all case item expressions in this case statement are onehot File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/HDL Files/hdmiInterface.v Line: 90
Info (12128): Elaborating entity "dataWrite" for hierarchy "dataWrite:dataWrite_module" File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/HDL Files/hdmiImageOverlay.v Line: 193
Info (12128): Elaborating entity "i2cRegisterConfigure" for hierarchy "i2cRegisterConfigure:i2cROM" File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/HDL Files/hdmiImageOverlay.v Line: 205
Info (12128): Elaborating entity "i2cInterface" for hierarchy "i2cInterface:i2c" File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/HDL Files/hdmiImageOverlay.v Line: 218
Info (12128): Elaborating entity "clockGen" for hierarchy "i2cInterface:i2c|clockGen:clockDivider" File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/HDL Files/i2cInterface.v Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_5kp.tdf
    Info (12023): Found entity 1: sld_ela_trigger_5kp File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/db/sld_ela_trigger_5kp.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_hdmiimageoverlay_auto_signaltap_0_1_4e4b.v
    Info (12023): Found entity 1: sld_reserved_hdmiImageOverlay_auto_signaltap_0_1_4e4b File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/db/sld_reserved_hdmiimageoverlay_auto_signaltap_0_1_4e4b.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ik84.tdf
    Info (12023): Found entity 1: altsyncram_ik84 File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/db/altsyncram_ik84.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tma.tdf
    Info (12023): Found entity 1: decode_tma File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/db/decode_tma.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf
    Info (12023): Found entity 1: mux_7hb File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/db/mux_7hb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_glc.tdf
    Info (12023): Found entity 1: mux_glc File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/db/mux_glc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_85j.tdf
    Info (12023): Found entity 1: cntr_85j File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/db/cntr_85j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/db/cntr_49i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/db/cmpr_e9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.05.31.12:22:14 Progress: Loading sld9845aecd/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9845aecd/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/db/ip/sld9845aecd/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9845aecd/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/db/ip/sld9845aecd/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9845aecd/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/db/ip/sld9845aecd/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9845aecd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/db/ip/sld9845aecd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld9845aecd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/db/ip/sld9845aecd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/db/ip/sld9845aecd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9845aecd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/db/ip/sld9845aecd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (20013): Ignored 16 assignments for entity "pixelPLL" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pixelPLL -sip pixelPLL.sip -library lib_pixelPLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity pixelPLL -sip pixelPLL.sip -library lib_pixelPLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pixelPLL -sip pixelPLL.sip -library lib_pixelPLL was ignored
Warning (20013): Ignored 317 assignments for entity "pixelPLL_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/output_files/hdmiImageOverlay.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4917 megabytes
    Info: Processing ended: Thu May 31 12:22:23 2018
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:01:06


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/Quartus Project Files/output_files/hdmiImageOverlay.map.smsg.


