###############################################################################
#
# IAR ANSI C/C++ Compiler V7.20.5.7591/W32 for ARM        02/Sep/2018  13:33:18
# Copyright 1999-2014 IAR Systems AB.
#
#    Cpu mode     =  thumb
#    Endian       =  little
#    Source file  =  
#        F:\Guardrail Work\Sensor Code\Git Repo\Sensor Code Sequential ADC
#        Reads\Shanit Origional Code\Connectivity
#        Test\PLM\Source\Radio\MC1324x\PHY\PhyPacketProcessor.c
#    Command line =  
#        "F:\Guardrail Work\Sensor Code\Git Repo\Sensor Code Sequential ADC
#        Reads\Shanit Origional Code\Connectivity
#        Test\PLM\Source\Radio\MC1324x\PHY\PhyPacketProcessor.c" -D IAR
#        --preprocess "F:\Guardrail Work\Sensor Code\Git Repo\Sensor Code
#        Sequential ADC Reads\Shanit Origional Code\Connectivity
#        Test\Debug\List\" -lC "F:\Guardrail Work\Sensor Code\Git Repo\Sensor
#        Code Sequential ADC Reads\Shanit Origional Code\Connectivity
#        Test\Debug\List\" -lB "F:\Guardrail Work\Sensor Code\Git Repo\Sensor
#        Code Sequential ADC Reads\Shanit Origional Code\Connectivity
#        Test\Debug\List\" --diag_suppress
#        Pe014,Pe001,Pe991,Pa039,Pe520,Pe550,Pe177,Pa082 -o "F:\Guardrail
#        Work\Sensor Code\Git Repo\Sensor Code Sequential ADC Reads\Shanit
#        Origional Code\Connectivity Test\Debug\Obj\" --no_cse --no_unroll
#        --no_inline --no_code_motion --no_tbaa --no_clustering --no_scheduling
#        --debug --endian=little --cpu=Cortex-M4 -e --fpu=None --dlib_config
#        "C:\Program Files (x86)\IAR Systems\Embedded Workbench
#        7.0\arm\INC\c\DLib_Config_Normal.h" -I "F:\Guardrail Work\Sensor
#        Code\Git Repo\Sensor Code Sequential ADC Reads\Shanit Origional
#        Code\Connectivity Test\PLM\Configure\" -I "F:\Guardrail Work\Sensor
#        Code\Git Repo\Sensor Code Sequential ADC Reads\Shanit Origional
#        Code\Connectivity Test\PLM\Environment\" -I "F:\Guardrail Work\Sensor
#        Code\Git Repo\Sensor Code Sequential ADC Reads\Shanit Origional
#        Code\Connectivity Test\PLM\Interface\" -I "F:\Guardrail Work\Sensor
#        Code\Git Repo\Sensor Code Sequential ADC Reads\Shanit Origional
#        Code\Connectivity Test\Generic Services\Interface\" -I "F:\Guardrail
#        Work\Sensor Code\Git Repo\Sensor Code Sequential ADC Reads\Shanit
#        Origional Code\Connectivity Test\PLM\Source\Uart\" -I "F:\Guardrail
#        Work\Sensor Code\Git Repo\Sensor Code Sequential ADC Reads\Shanit
#        Origional Code\Connectivity Test\PLM\Source\USB\" -I "F:\Guardrail
#        Work\Sensor Code\Git Repo\Sensor Code Sequential ADC Reads\Shanit
#        Origional Code\Connectivity Test\PLM\Source\USB\APP\" -I "F:\Guardrail
#        Work\Sensor Code\Git Repo\Sensor Code Sequential ADC Reads\Shanit
#        Origional Code\Connectivity Test\PLM\Source\USB\APP\CDC\" -I
#        "F:\Guardrail Work\Sensor Code\Git Repo\Sensor Code Sequential ADC
#        Reads\Shanit Origional Code\Connectivity
#        Test\PLM\Source\USB\APP\Descriptor\" -I "F:\Guardrail Work\Sensor
#        Code\Git Repo\Sensor Code Sequential ADC Reads\Shanit Origional
#        Code\Connectivity Test\PLM\Source\USB\Class\" -I "F:\Guardrail
#        Work\Sensor Code\Git Repo\Sensor Code Sequential ADC Reads\Shanit
#        Origional Code\Connectivity Test\PLM\Source\USB\Common\" -I
#        "F:\Guardrail Work\Sensor Code\Git Repo\Sensor Code Sequential ADC
#        Reads\Shanit Origional Code\Connectivity Test\PLM\Source\USB\Driver\"
#        -I "F:\Guardrail Work\Sensor Code\Git Repo\Sensor Code Sequential ADC
#        Reads\Shanit Origional Code\Connectivity Test\PLM\Source\TMR\" -I
#        "F:\Guardrail Work\Sensor Code\Git Repo\Sensor Code Sequential ADC
#        Reads\Shanit Origional Code\Connectivity
#        Test\PLM\Source\Radio\MC1324x\PHY\" -I "F:\Guardrail Work\Sensor
#        Code\Git Repo\Sensor Code Sequential ADC Reads\Shanit Origional
#        Code\Connectivity Test\PLM\Source\Radio\MC1324x\DRV\" -I "F:\Guardrail
#        Work\Sensor Code\Git Repo\Sensor Code Sequential ADC Reads\Shanit
#        Origional Code\Connectivity Test\PLM\Source\Sys Common\" -I
#        "F:\Guardrail Work\Sensor Code\Git Repo\Sensor Code Sequential ADC
#        Reads\Shanit Origional Code\Connectivity Test\SMAC\Source\" -I
#        "F:\Guardrail Work\Sensor Code\Git Repo\Sensor Code Sequential ADC
#        Reads\Shanit Origional Code\Connectivity Test\SMAC\Interface\" -I
#        "F:\Guardrail Work\Sensor Code\Git Repo\Sensor Code Sequential ADC
#        Reads\Shanit Origional Code\Connectivity Test\SMAC\Configure\" -I
#        "F:\Guardrail Work\Sensor Code\Git Repo\Sensor Code Sequential ADC
#        Reads\Shanit Origional Code\Connectivity Test\Application\Source\" -I
#        "F:\Guardrail Work\Sensor Code\Git Repo\Sensor Code Sequential ADC
#        Reads\Shanit Origional Code\Connectivity Test\Application\Configure\"
#        -I "F:\Guardrail Work\Sensor Code\Git Repo\Sensor Code Sequential ADC
#        Reads\Shanit Origional Code\Connectivity Test\PLM\Source\NVM\" -I
#        "C:\Users\Robert\SkyDrive\2018 Spring Semester\Senior Design\Sensor
#        Code\Shanit Origional Code\Connectivity Test\PLM\Source\NVM\" -I
#        "C:\Users\Robert\SkyDrive\2018 Spring Semester\Senior Design\Sensor
#        Code\Shanit Origional Code\Connectivity Test\PLM\Source\ADC\" -I
#        "C:\Users\rfrum\OneDrive\2018 Spring Semester\Senior Design\Sensor
#        Code\Shanit Origional Code\Connectivity Test\PLM\Source\ADC\" -I
#        "F:\Guardrail Work\Sensor Code\Git Repo\Sensor Code Sequential ADC
#        Reads\Shanit Origional Code\Connectivity Test\PLM\Source\LPM\" -On
#    List file    =  
#        F:\Guardrail Work\Sensor Code\Git Repo\Sensor Code Sequential ADC
#        Reads\Shanit Origional Code\Connectivity
#        Test\Debug\List\PhyPacketProcessor.lst
#    Object file  =  
#        F:\Guardrail Work\Sensor Code\Git Repo\Sensor Code Sequential ADC
#        Reads\Shanit Origional Code\Connectivity
#        Test\Debug\Obj\PhyPacketProcessor.o
#
###############################################################################

F:\Guardrail Work\Sensor Code\Git Repo\Sensor Code Sequential ADC Reads\Shanit Origional Code\Connectivity Test\PLM\Source\Radio\MC1324x\PHY\PhyPacketProcessor.c
      1          /*****************************************************************************
      2           *                               INCLUDED HEADERS                            *
      3           *---------------------------------------------------------------------------*
      4           * Add to this section all the headers that this module needs to include.    *
      5           *---------------------------------------------------------------------------*
      6           *****************************************************************************/
      7          #include "EmbeddedTypes.h"
      8          #include "PortConfig.h"
      9          #include "TransceiverDrv.h"
     10          #include "TransceiverReg.h"
     11          #include "Phy.h"
     12          #include "Interrupt.h"
     13          
     14          /*****************************************************************************
     15           *                               PRIVATE VARIABLES                           *
     16           *---------------------------------------------------------------------------*
     17           * Add to this section all the variables and constants that have local       *
     18           * (file) scope.                                                             *
     19           * Each of this declarations shall be preceded by the 'static' keyword.      *
     20           * These variables / constants cannot be accessed outside this module.       *
     21           *---------------------------------------------------------------------------*
     22           *****************************************************************************/
     23          
     24          // Address mode indentifiers. Used for both network and MAC interfaces
     25          #define gPhyAddrModeNoAddr_c        (0)
     26          #define gPhyAddrModeInvalid_c       (1)
     27          #define gPhyAddrMode16BitAddr_c     (2)
     28          #define gPhyAddrMode64BitAddr_c     (3)
     29          
     30          /*****************************************************************************
     31           *                               PUBLIC VARIABLES                            *
     32           *---------------------------------------------------------------------------*
     33           * Add to this section all the variables and constants that have global      *
     34           * (project) scope.                                                          *
     35           * These variables / constants can be accessed outside this module.          *
     36           * These variables / constants shall be preceded by the 'extern' keyword in  *
     37           * the interface header.                                                     *
     38           *---------------------------------------------------------------------------*
     39           *****************************************************************************/
     40          
     41          /*****************************************************************************
     42           *                           PRIVATE FUNCTIONS PROTOTYPES                    *
     43           *---------------------------------------------------------------------------*
     44           * Add to this section all the functions prototypes that have local (file)   *
     45           * scope.                                                                    *
     46           * These functions cannot be accessed outside this module.                   *
     47           * These declarations shall be preceded by the 'static' keyword.             *
     48           *---------------------------------------------------------------------------*
     49           *****************************************************************************/
     50          
     51          /*****************************************************************************
     52           *                                PRIVATE FUNCTIONS                          *
     53           *---------------------------------------------------------------------------*
     54           * Add to this section all the functions that have local (file) scope.       *
     55           * These functions cannot be accessed outside this module.                   *
     56           * These definitions shall be preceded by the 'static' keyword.              *
     57           *---------------------------------------------------------------------------*
     58           *****************************************************************************/
     59          
     60          /*****************************************************************************
     61           *                             PUBLIC FUNCTIONS                              *
     62           *---------------------------------------------------------------------------*
     63           * Add to this section all the functions that have global (project) scope.   *
     64           * These functions can be accessed outside this module.                      *
     65           * These functions shall have their declarations (prototypes) within the     *
     66           * interface header file and shall be preceded by the 'extern' keyword.      *
     67           *---------------------------------------------------------------------------*
     68           *****************************************************************************/
     69          
     70          /*---------------------------------------------------------------------------
     71           * Name: PhyPpSetPromiscuous
     72           * Description: -
     73           * Parameters: -
     74           * Return: -
     75           *---------------------------------------------------------------------------*/

   \                                 In section .text, align 2, keep-with-next
     76          void PhyPpSetPromiscuous
     77          (
     78            bool_t mode
     79          )
     80          {
   \                     PhyPpSetPromiscuous: (+1)
   \   00000000   0xB538             PUSH     {R3-R5,LR}
   \   00000002   0x0004             MOVS     R4,R0
     81            uint8_t phyCtrl4Reg;
     82            
     83            phyCtrl4Reg = MC1324xDrv_DirectAccessSPIRead( (uint8_t) PHY_CTRL4);
   \   00000004   0x2007             MOVS     R0,#+7
   \   00000006   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIRead
   \   0000000A   0x0005             MOVS     R5,R0
     84            
     85            if(TRUE == mode)
   \   0000000C   0xB2E4             UXTB     R4,R4            ;; ZeroExt  R4,R4,#+24,#+24
   \   0000000E   0x2C01             CMP      R4,#+1
   \   00000010   0xD102             BNE.N    ??PhyPpSetPromiscuous_0
     86            {
     87              phyCtrl4Reg |= cPHY_CTRL4_PROMISCUOUS;
   \   00000012   0xF055 0x0502      ORRS     R5,R5,#0x2
   \   00000016   0xE001             B.N      ??PhyPpSetPromiscuous_1
     88            }
     89            else
     90            {
     91              phyCtrl4Reg &= ~cPHY_CTRL4_PROMISCUOUS;
   \                     ??PhyPpSetPromiscuous_0: (+1)
   \   00000018   0xF015 0x05FD      ANDS     R5,R5,#0xFD
     92            }
     93            MC1324xDrv_DirectAccessSPIWrite( (uint8_t) PHY_CTRL4, phyCtrl4Reg);
   \                     ??PhyPpSetPromiscuous_1: (+1)
   \   0000001C   0x0029             MOVS     R1,R5
   \   0000001E   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   00000020   0x2007             MOVS     R0,#+7
   \   00000022   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIWrite
     94          }
   \   00000026   0xBD31             POP      {R0,R4,R5,PC}    ;; return
     95          
     96          /*---------------------------------------------------------------------------
     97           * Name: PhyPpSetPanIdPAN0
     98           * Description: -
     99           * Parameters: -
    100           * Return: -
    101           *---------------------------------------------------------------------------*/

   \                                 In section .text, align 2, keep-with-next
    102          void PhyPpSetPanIdPAN0
    103          (
    104            uint8_t *pPanId
    105          )
    106          {
   \                     PhyPpSetPanIdPAN0: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
   \   00000002   0x0004             MOVS     R4,R0
    107            //PHY_DEBUG_LOG(PDBG_PP_SET_PANID_PAN0); TODO
    108          
    109          #ifdef PHY_PARAMETERS_VALIDATION
    110            if(NULL == pPanId)
    111            {
    112              return;
    113            }
    114          #endif // PHY_PARAMETERS_VALIDATION
    115            
    116            MC1324xDrv_IndirectAccessSPIMultiByteWrite((uint8_t) MACPANID0_LSB, pPanId, 2);
   \   00000004   0x2202             MOVS     R2,#+2
   \   00000006   0x0021             MOVS     R1,R4
   \   00000008   0x2003             MOVS     R0,#+3
   \   0000000A   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIMultiByteWrite
    117          }
   \   0000000E   0xBD10             POP      {R4,PC}          ;; return
    118          
    119          /*---------------------------------------------------------------------------
    120           * Name: PhyPpSetPanIdPAN1
    121           * Description: -
    122           * Parameters: -
    123           * Return: -
    124           *---------------------------------------------------------------------------*/

   \                                 In section .text, align 2, keep-with-next
    125          void PhyPpSetPanIdPAN1
    126          (
    127            uint8_t *pPanId
    128          )
    129          {
   \                     PhyPpSetPanIdPAN1: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
   \   00000002   0x0004             MOVS     R4,R0
    130            //PHY_DEBUG_LOG(PDBG_PP_SET_PANID_PAN1); TODO
    131          
    132          #ifdef PHY_PARAMETERS_VALIDATION
    133            if(NULL == pPanId)
    134            {
    135              return;
    136            }
    137          #endif // PHY_PARAMETERS_VALIDATION
    138          
    139            MC1324xDrv_IndirectAccessSPIMultiByteWrite((uint8_t) MACPANID1_LSB, pPanId, 2);
   \   00000004   0x2202             MOVS     R2,#+2
   \   00000006   0x0021             MOVS     R1,R4
   \   00000008   0x2013             MOVS     R0,#+19
   \   0000000A   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIMultiByteWrite
    140          }
   \   0000000E   0xBD10             POP      {R4,PC}          ;; return
    141          
    142          /*---------------------------------------------------------------------------
    143           * Name: PhyPpSetShortAddrPAN0
    144           * Description: -
    145           * Parameters: -
    146           * Return: -
    147           *---------------------------------------------------------------------------*/

   \                                 In section .text, align 2, keep-with-next
    148          void PhyPpSetShortAddrPAN0
    149          (
    150            uint8_t *pShortAddr
    151          )
    152          {
   \                     PhyPpSetShortAddrPAN0: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
   \   00000002   0x0004             MOVS     R4,R0
    153            //PHY_DEBUG_LOG(PDBG_PP_SET_SHORTADDR_PAN0); TODO
    154            
    155          #ifdef PHY_PARAMETERS_VALIDATION
    156            if(NULL == pShortAddr)
    157            {
    158              return;
    159            }
    160          #endif // PHY_PARAMETERS_VALIDATION
    161          
    162            MC1324xDrv_IndirectAccessSPIMultiByteWrite((uint8_t) MACSHORTADDRS0_LSB, pShortAddr, 2);
   \   00000004   0x2202             MOVS     R2,#+2
   \   00000006   0x0021             MOVS     R1,R4
   \   00000008   0x2005             MOVS     R0,#+5
   \   0000000A   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIMultiByteWrite
    163          }
   \   0000000E   0xBD10             POP      {R4,PC}          ;; return
    164          
    165          /*---------------------------------------------------------------------------
    166           * Name: PhyPpSetShortAddrPAN1
    167           * Description: -
    168           * Parameters: -
    169           * Return: -
    170           *---------------------------------------------------------------------------*/

   \                                 In section .text, align 2, keep-with-next
    171          void PhyPpSetShortAddrPAN1
    172          (
    173            uint8_t *pShortAddr
    174          )
    175          {
   \                     PhyPpSetShortAddrPAN1: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
   \   00000002   0x0004             MOVS     R4,R0
    176            //PHY_DEBUG_LOG(PDBG_PP_SET_SHORTADDR_PAN1); TODO
    177            
    178          #ifdef PHY_PARAMETERS_VALIDATION
    179            if(NULL == pShortAddr)
    180            {
    181              return;
    182            }
    183          #endif // PHY_PARAMETERS_VALIDATION
    184          
    185            MC1324xDrv_IndirectAccessSPIMultiByteWrite((uint8_t) MACSHORTADDRS1_LSB, pShortAddr, 2);
   \   00000004   0x2202             MOVS     R2,#+2
   \   00000006   0x0021             MOVS     R1,R4
   \   00000008   0x2015             MOVS     R0,#+21
   \   0000000A   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIMultiByteWrite
    186          }
   \   0000000E   0xBD10             POP      {R4,PC}          ;; return
    187          
    188          /*---------------------------------------------------------------------------
    189           * Name: PhyPpSetLongAddrPAN0
    190           * Description: -
    191           * Parameters: -
    192           * Return: -
    193           *---------------------------------------------------------------------------*/

   \                                 In section .text, align 2, keep-with-next
    194          void PhyPpSetLongAddrPAN0
    195          (
    196            uint8_t *pLongAddr
    197          )
    198          {
   \                     PhyPpSetLongAddrPAN0: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
   \   00000002   0x0004             MOVS     R4,R0
    199            //PHY_DEBUG_LOG(PDBG_PP_SET_LONGADDR_PAN0); TODO
    200          
    201          #ifdef PHY_PARAMETERS_VALIDATION
    202            if(NULL == pLongAddr)
    203            {
    204              return;
    205            }
    206          #endif // PHY_PARAMETERS_VALIDATION
    207          
    208            MC1324xDrv_IndirectAccessSPIMultiByteWrite((uint8_t) MACLONGADDRS0_0, pLongAddr, 8);
   \   00000004   0x2208             MOVS     R2,#+8
   \   00000006   0x0021             MOVS     R1,R4
   \   00000008   0x2007             MOVS     R0,#+7
   \   0000000A   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIMultiByteWrite
    209          }
   \   0000000E   0xBD10             POP      {R4,PC}          ;; return
    210          
    211          /*---------------------------------------------------------------------------
    212           * Name: PhyPpSetLongAddrPAN1
    213           * Description: -
    214           * Parameters: -
    215           * Return: -
    216           *---------------------------------------------------------------------------*/

   \                                 In section .text, align 2, keep-with-next
    217          void PhyPpSetLongAddrPAN1
    218          (
    219            uint8_t *pLongAddr
    220          )
    221          {
   \                     PhyPpSetLongAddrPAN1: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
   \   00000002   0x0004             MOVS     R4,R0
    222            //PHY_DEBUG_LOG(PDBG_PP_SET_LONGADDR_PAN1); TODO
    223          
    224          #ifdef PHY_PARAMETERS_VALIDATION
    225            if(NULL == pLongAddr)
    226            {
    227              return;
    228            }
    229          #endif // PHY_PARAMETERS_VALIDATION
    230          
    231            MC1324xDrv_IndirectAccessSPIMultiByteWrite((uint8_t) MACLONGADDRS1_0, pLongAddr, 8);
   \   00000004   0x2208             MOVS     R2,#+8
   \   00000006   0x0021             MOVS     R1,R4
   \   00000008   0x2017             MOVS     R0,#+23
   \   0000000A   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIMultiByteWrite
    232          }
   \   0000000E   0xBD10             POP      {R4,PC}          ;; return
    233          
    234          /*---------------------------------------------------------------------------
    235           * Name: PhyPpSetMacRolePAN0
    236           * Description: -
    237           * Parameters: -
    238           * Return: -
    239           *---------------------------------------------------------------------------*/

   \                                 In section .text, align 2, keep-with-next
    240          void PhyPpSetMacRolePAN0
    241          (
    242            bool_t macRole
    243          )
    244          {
   \                     PhyPpSetMacRolePAN0: (+1)
   \   00000000   0xB538             PUSH     {R3-R5,LR}
   \   00000002   0x0004             MOVS     R4,R0
    245            uint8_t phyCtrl4Reg;
    246            
    247            //PHY_DEBUG_LOG(PDBG_PP_SET_MACROLE_PAN0); TODO
    248            
    249            phyCtrl4Reg = MC1324xDrv_DirectAccessSPIRead( (uint8_t) PHY_CTRL4);
   \   00000004   0x2007             MOVS     R0,#+7
   \   00000006   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIRead
   \   0000000A   0x0005             MOVS     R5,R0
    250            
    251            if(gMacRole_PanCoord_c == macRole)
   \   0000000C   0xB2E4             UXTB     R4,R4            ;; ZeroExt  R4,R4,#+24,#+24
   \   0000000E   0x2C01             CMP      R4,#+1
   \   00000010   0xD102             BNE.N    ??PhyPpSetMacRolePAN0_0
    252            {
    253              phyCtrl4Reg |=  cPHY_CTRL4_PANCORDNTR0;
   \   00000012   0xF055 0x0520      ORRS     R5,R5,#0x20
   \   00000016   0xE001             B.N      ??PhyPpSetMacRolePAN0_1
    254            }
    255            else
    256            {
    257              phyCtrl4Reg &= ~cPHY_CTRL4_PANCORDNTR0;
   \                     ??PhyPpSetMacRolePAN0_0: (+1)
   \   00000018   0xF015 0x05DF      ANDS     R5,R5,#0xDF
    258            }
    259            MC1324xDrv_DirectAccessSPIWrite( (uint8_t) PHY_CTRL4, phyCtrl4Reg);
   \                     ??PhyPpSetMacRolePAN0_1: (+1)
   \   0000001C   0x0029             MOVS     R1,R5
   \   0000001E   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   00000020   0x2007             MOVS     R0,#+7
   \   00000022   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIWrite
    260          }
   \   00000026   0xBD31             POP      {R0,R4,R5,PC}    ;; return
    261          
    262          /*---------------------------------------------------------------------------
    263           * Name: PhyPpSetMacRolePAN1
    264           * Description: -
    265           * Parameters: -
    266           * Return: -
    267           *---------------------------------------------------------------------------*/

   \                                 In section .text, align 2, keep-with-next
    268          void PhyPpSetMacRolePAN1
    269          (
    270            bool_t macRole
    271          )
    272          {
   \                     PhyPpSetMacRolePAN1: (+1)
   \   00000000   0xB538             PUSH     {R3-R5,LR}
   \   00000002   0x0004             MOVS     R4,R0
    273            uint8_t dualPanCtrlReg;
    274            
    275            //PHY_DEBUG_LOG(PDBG_PP_SET_MACROLE_PAN1); TODO
    276            
    277            dualPanCtrlReg = MC1324xDrv_IndirectAccessSPIRead( (uint8_t) DUAL_PAN_CTRL);
   \   00000004   0x201F             MOVS     R0,#+31
   \   00000006   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIRead
   \   0000000A   0x0005             MOVS     R5,R0
    278            
    279            if(gMacRole_PanCoord_c == macRole)
   \   0000000C   0xB2E4             UXTB     R4,R4            ;; ZeroExt  R4,R4,#+24,#+24
   \   0000000E   0x2C01             CMP      R4,#+1
   \   00000010   0xD102             BNE.N    ??PhyPpSetMacRolePAN1_0
    280            {
    281              dualPanCtrlReg |=  cDUAL_PAN_CTRL_PANCORDNTR1;
   \   00000012   0xF055 0x0504      ORRS     R5,R5,#0x4
   \   00000016   0xE001             B.N      ??PhyPpSetMacRolePAN1_1
    282            }
    283            else
    284            {
    285              dualPanCtrlReg &= ~cDUAL_PAN_CTRL_PANCORDNTR1;
   \                     ??PhyPpSetMacRolePAN1_0: (+1)
   \   00000018   0xF015 0x05FB      ANDS     R5,R5,#0xFB
    286            }
    287            MC1324xDrv_IndirectAccessSPIWrite( (uint8_t) DUAL_PAN_CTRL, dualPanCtrlReg);
   \                     ??PhyPpSetMacRolePAN1_1: (+1)
   \   0000001C   0x0029             MOVS     R1,R5
   \   0000001E   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   00000020   0x201F             MOVS     R0,#+31
   \   00000022   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    288          }
   \   00000026   0xBD31             POP      {R0,R4,R5,PC}    ;; return
    289          
    290          /*---------------------------------------------------------------------------
    291           * Name: PhyPpIsTxAckDataPending
    292           * Description: -
    293           * Parameters: -
    294           * Return: -
    295           *---------------------------------------------------------------------------*/

   \                                 In section .text, align 2, keep-with-next
    296          bool_t PhyPpIsTxAckDataPending
    297          (
    298            void
    299          )
    300          {
   \                     PhyPpIsTxAckDataPending: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
    301            uint8_t irqsts2Reg;
    302            irqsts2Reg = MC1324xDrv_DirectAccessSPIRead((uint8_t) IRQSTS2);
   \   00000002   0x2001             MOVS     R0,#+1
   \   00000004   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIRead
   \   00000008   0x0004             MOVS     R4,R0
    303            if(irqsts2Reg & cIRQSTS2_SRCADDR)
   \   0000000A   0x06A0             LSLS     R0,R4,#+26
   \   0000000C   0xD501             BPL.N    ??PhyPpIsTxAckDataPending_0
    304            {
    305              return TRUE;
   \   0000000E   0x2001             MOVS     R0,#+1
   \   00000010   0xE000             B.N      ??PhyPpIsTxAckDataPending_1
    306            }
    307            return FALSE;
   \                     ??PhyPpIsTxAckDataPending_0: (+1)
   \   00000012   0x2000             MOVS     R0,#+0
   \                     ??PhyPpIsTxAckDataPending_1: (+1)
   \   00000014   0xBD10             POP      {R4,PC}          ;; return
    308          }
    309          
    310          /*---------------------------------------------------------------------------
    311           * Name: PhyPpIsRxAckDataPending
    312           * Description: -
    313           * Parameters: -
    314           * Return: -
    315           *---------------------------------------------------------------------------*/

   \                                 In section .text, align 2, keep-with-next
    316          bool_t PhyPpIsRxAckDataPending
    317          (
    318            void
    319          )
    320          {
   \                     PhyPpIsRxAckDataPending: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
    321            uint8_t irqsts1Reg;
    322            irqsts1Reg = MC1324xDrv_DirectAccessSPIRead((uint8_t) IRQSTS1);
   \   00000002   0x2000             MOVS     R0,#+0
   \   00000004   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIRead
   \   00000008   0x0004             MOVS     R4,R0
    323            if(irqsts1Reg & cIRQSTS1_RX_FRM_PEND)
   \   0000000A   0x0620             LSLS     R0,R4,#+24
   \   0000000C   0xD501             BPL.N    ??PhyPpIsRxAckDataPending_0
    324            {
    325              return TRUE;
   \   0000000E   0x2001             MOVS     R0,#+1
   \   00000010   0xE000             B.N      ??PhyPpIsRxAckDataPending_1
    326            }
    327            return FALSE;
   \                     ??PhyPpIsRxAckDataPending_0: (+1)
   \   00000012   0x2000             MOVS     R0,#+0
   \                     ??PhyPpIsRxAckDataPending_1: (+1)
   \   00000014   0xBD10             POP      {R4,PC}          ;; return
    328          }
    329          
    330          /*---------------------------------------------------------------------------
    331           * Name: PhyPpIsPollIndication
    332           * Description: -
    333           * Parameters: -
    334           * Return: -
    335           *---------------------------------------------------------------------------*/

   \                                 In section .text, align 2, keep-with-next
    336          bool_t PhyPpIsPollIndication
    337          (
    338            void
    339          )
    340          {
   \                     PhyPpIsPollIndication: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
    341            uint8_t irqsts2Reg;
    342            irqsts2Reg = MC1324xDrv_DirectAccessSPIRead((uint8_t) IRQSTS2);
   \   00000002   0x2001             MOVS     R0,#+1
   \   00000004   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIRead
   \   00000008   0x0004             MOVS     R4,R0
    343            if(irqsts2Reg & cIRQSTS2_PI)
   \   0000000A   0x06E0             LSLS     R0,R4,#+27
   \   0000000C   0xD501             BPL.N    ??PhyPpIsPollIndication_0
    344            {
    345              return TRUE;
   \   0000000E   0x2001             MOVS     R0,#+1
   \   00000010   0xE000             B.N      ??PhyPpIsPollIndication_1
    346            }
    347            return FALSE;
   \                     ??PhyPpIsPollIndication_0: (+1)
   \   00000012   0x2000             MOVS     R0,#+0
   \                     ??PhyPpIsPollIndication_1: (+1)
   \   00000014   0xBD10             POP      {R4,PC}          ;; return
    348          }
    349          
    350          /*---------------------------------------------------------------------------
    351           * Name: PhyPpSetCcaThreshold
    352           * Description: -
    353           * Parameters: -
    354           * Return: -
    355           *---------------------------------------------------------------------------*/

   \                                 In section .text, align 2, keep-with-next
    356          void PhyPpSetCcaThreshold(uint8_t ccaThreshold)
    357          {
   \                     PhyPpSetCcaThreshold: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
   \   00000002   0x0004             MOVS     R4,R0
    358            MC1324xDrv_IndirectAccessSPIWrite((uint8_t) CCA1_THRESH, (uint8_t) ccaThreshold);
   \   00000004   0x0021             MOVS     R1,R4
   \   00000006   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   00000008   0x2022             MOVS     R0,#+34
   \   0000000A   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    359          }
   \   0000000E   0xBD10             POP      {R4,PC}          ;; return
    360          
    361          /*---------------------------------------------------------------------------
    362           * Name: PhyPp_AddToIndirect
    363           * Description: -
    364           * Parameters: -
    365           * Return: -
    366           *---------------------------------------------------------------------------*/

   \                                 In section .text, align 2, keep-with-next
    367          void PhyPp_AddToIndirect
    368          (
    369            uint8_t index,
    370            uint8_t *pPanId,
    371            uint8_t *pAddr,
    372            uint8_t AddrMode
    373          )
    374          {
   \                     PhyPp_AddToIndirect: (+1)
   \   00000000   0xE92D 0x41F0      PUSH     {R4-R8,LR}
   \   00000004   0xB082             SUB      SP,SP,#+8
   \   00000006   0x0004             MOVS     R4,R0
   \   00000008   0x000D             MOVS     R5,R1
   \   0000000A   0x0016             MOVS     R6,R2
   \   0000000C   0x001F             MOVS     R7,R3
    375            uint16_t srcAddressCheckSum;
    376            uint8_t srcCtrlReg;
    377            
    378            //PHY_DEBUG_LOG1(PDBG_PP_ADD_INDIRECT, index); TODO
    379            
    380          #ifdef PHY_PARAMETERS_VALIDATION
    381            if((NULL == pPanId) || (NULL == pAddr))
    382            {
    383              return;
    384            }
    385            if( (gPhyAddrMode64BitAddr_c != AddrMode) && (gPhyAddrMode16BitAddr_c != AddrMode) )
    386            {
    387              return;
    388            }
    389          #endif // PHY_PARAMETERS_VALIDATION
    390          
    391            srcAddressCheckSum = (uint16_t ) ( (uint16_t) pPanId[0] | (uint16_t) (pPanId[1] << 8) );
   \   0000000E   0x7828             LDRB     R0,[R5, #+0]
   \   00000010   0x7869             LDRB     R1,[R5, #+1]
   \   00000012   0xEA50 0x2001      ORRS     R0,R0,R1, LSL #+8
   \   00000016   0xF8AD 0x0000      STRH     R0,[SP, #+0]
    392                srcAddressCheckSum += (uint16_t ) ( (uint16_t) pAddr[0] | (uint16_t) (pAddr[1] << 8) );
   \   0000001A   0xF8BD 0x0000      LDRH     R0,[SP, #+0]
   \   0000001E   0x7831             LDRB     R1,[R6, #+0]
   \   00000020   0x7872             LDRB     R2,[R6, #+1]
   \   00000022   0xEA51 0x2102      ORRS     R1,R1,R2, LSL #+8
   \   00000026   0x1808             ADDS     R0,R1,R0
   \   00000028   0xF8AD 0x0000      STRH     R0,[SP, #+0]
    393          
    394                if(AddrMode == gPhyAddrMode64BitAddr_c)
   \   0000002C   0xB2FF             UXTB     R7,R7            ;; ZeroExt  R7,R7,#+24,#+24
   \   0000002E   0x2F03             CMP      R7,#+3
   \   00000030   0xD11A             BNE.N    ??PhyPp_AddToIndirect_0
    395                {
    396                    srcAddressCheckSum += (uint16_t ) ( (uint16_t) pAddr[2] | (uint16_t) (pAddr[3] << 8) );
   \   00000032   0xF8BD 0x0000      LDRH     R0,[SP, #+0]
   \   00000036   0x78B1             LDRB     R1,[R6, #+2]
   \   00000038   0x78F2             LDRB     R2,[R6, #+3]
   \   0000003A   0xEA51 0x2102      ORRS     R1,R1,R2, LSL #+8
   \   0000003E   0x1808             ADDS     R0,R1,R0
   \   00000040   0xF8AD 0x0000      STRH     R0,[SP, #+0]
    397                    srcAddressCheckSum += (uint16_t ) ( (uint16_t) pAddr[4] | (uint16_t) (pAddr[5] << 8) );
   \   00000044   0xF8BD 0x0000      LDRH     R0,[SP, #+0]
   \   00000048   0x7931             LDRB     R1,[R6, #+4]
   \   0000004A   0x7972             LDRB     R2,[R6, #+5]
   \   0000004C   0xEA51 0x2102      ORRS     R1,R1,R2, LSL #+8
   \   00000050   0x1808             ADDS     R0,R1,R0
   \   00000052   0xF8AD 0x0000      STRH     R0,[SP, #+0]
    398                    srcAddressCheckSum += (uint16_t ) ( (uint16_t) pAddr[6] | (uint16_t) (pAddr[7] << 8) );
   \   00000056   0xF8BD 0x0000      LDRH     R0,[SP, #+0]
   \   0000005A   0x79B1             LDRB     R1,[R6, #+6]
   \   0000005C   0x79F2             LDRB     R2,[R6, #+7]
   \   0000005E   0xEA51 0x2102      ORRS     R1,R1,R2, LSL #+8
   \   00000062   0x1808             ADDS     R0,R1,R0
   \   00000064   0xF8AD 0x0000      STRH     R0,[SP, #+0]
    399                }
    400          
    401                srcCtrlReg = (uint8_t) ( (index & cSRC_CTRL_INDEX) << cSRC_CTRL_INDEX_Shift_c );
   \                     ??PhyPp_AddToIndirect_0: (+1)
   \   00000068   0x0120             LSLS     R0,R4,#+4
   \   0000006A   0x4680             MOV      R8,R0
    402          
    403                MC1324xDrv_DirectAccessSPIWrite( (uint8_t) SRC_CTRL, srcCtrlReg);
   \   0000006C   0x4641             MOV      R1,R8
   \   0000006E   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   00000070   0x2008             MOVS     R0,#+8
   \   00000072   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIWrite
    404          
    405                MC1324xDrv_DirectAccessSPIMultiByteWrite( (uint8_t) SRC_ADDRS_SUM_LSB, (uint8_t *) &srcAddressCheckSum, 2);
   \   00000076   0x2202             MOVS     R2,#+2
   \   00000078   0xA900             ADD      R1,SP,#+0
   \   0000007A   0x2009             MOVS     R0,#+9
   \   0000007C   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIMultiByteWrite
    406          
    407                srcCtrlReg |= ( cSRC_CTRL_SRCADDR_EN | cSRC_CTRL_INDEX_EN );
   \   00000080   0xF058 0x0806      ORRS     R8,R8,#0x6
    408          
    409                MC1324xDrv_DirectAccessSPIWrite( (uint8_t) SRC_CTRL, srcCtrlReg);
   \   00000084   0x4641             MOV      R1,R8
   \   00000086   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   00000088   0x2008             MOVS     R0,#+8
   \   0000008A   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIWrite
    410          }
   \   0000008E   0xE8BD 0x81F3      POP      {R0,R1,R4-R8,PC}  ;; return
    411          
    412          /*---------------------------------------------------------------------------
    413           * Name: PhyPp_RemoveFromIndirect
    414           * Description: -
    415           * Parameters: -
    416           * Return: -
    417           *---------------------------------------------------------------------------*/

   \                                 In section .text, align 2, keep-with-next
    418          void PhyPp_RemoveFromIndirect
    419          (
    420            uint8_t index
    421          )
    422          {
   \                     PhyPp_RemoveFromIndirect: (+1)
   \   00000000   0xB538             PUSH     {R3-R5,LR}
   \   00000002   0x0004             MOVS     R4,R0
    423            uint8_t srcCtrlReg;
    424            
    425            //PHY_DEBUG_LOG1(PDBG_PP_REMOVE_INDIRECT, index); TODO
    426            
    427            srcCtrlReg = (uint8_t)( ( (index & cSRC_CTRL_INDEX) << cSRC_CTRL_INDEX_Shift_c )
    428                                       |( cSRC_CTRL_SRCADDR_EN )
    429                                           |( cSRC_CTRL_INDEX_DISABLE) );
   \   00000004   0x0120             LSLS     R0,R4,#+4
   \   00000006   0xF050 0x0005      ORRS     R0,R0,#0x5
   \   0000000A   0x0005             MOVS     R5,R0
    430            
    431            MC1324xDrv_DirectAccessSPIWrite( (uint8_t) SRC_CTRL, srcCtrlReg);
   \   0000000C   0x0029             MOVS     R1,R5
   \   0000000E   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   00000010   0x2008             MOVS     R0,#+8
   \   00000012   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIWrite
    432          }
   \   00000016   0xBD31             POP      {R0,R4,R5,PC}    ;; return
    433          
    434          /*---------------------------------------------------------------------------
    435           * Name: PhyPpReadLatestIndex
    436           * Description: -
    437           * Parameters: -
    438           * Return: -
    439           *---------------------------------------------------------------------------*/

   \                                 In section .text, align 2, keep-with-next
    440          uint8_t PhyPpReadLatestIndex
    441          (
    442            void
    443          )
    444          {
   \                     PhyPpReadLatestIndex: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
    445          	uint8_t srcCtrlReg;
    446          
    447          	    srcCtrlReg = MC1324xDrv_DirectAccessSPIRead( (uint8_t) SRC_CTRL);
   \   00000002   0x2008             MOVS     R0,#+8
   \   00000004   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIRead
   \   00000008   0x0004             MOVS     R4,R0
    448          
    449          	    srcCtrlReg = (srcCtrlReg >> cSRC_CTRL_INDEX_Shift_c);
   \   0000000A   0xB2E4             UXTB     R4,R4            ;; ZeroExt  R4,R4,#+24,#+24
   \   0000000C   0x0924             LSRS     R4,R4,#+4
    450          
    451          	    //PHY_DEBUG_LOG1(PDBG_PP_READ_LATEST_INDEX, srcCtrlReg); //TODO
    452          
    453          	    return srcCtrlReg;
   \   0000000E   0x0020             MOVS     R0,R4
   \   00000010   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   00000012   0xBD10             POP      {R4,PC}          ;; return
    454          }
    455          
    456          /*---------------------------------------------------------------------------
    457           * Name: PhyPpGetState
    458           * Description: -
    459           * Parameters: -
    460           * Return: -
    461           *---------------------------------------------------------------------------*/

   \                                 In section .text, align 2, keep-with-next
    462          uint8_t PhyPpGetState
    463          (
    464            void
    465          )
    466          {
   \                     PhyPpGetState: (+1)
   \   00000000   0xB580             PUSH     {R7,LR}
    467            return (uint8_t)( MC1324xDrv_DirectAccessSPIRead( (uint8_t) PHY_CTRL1) & cPHY_CTRL1_XCVSEQ );
   \   00000002   0x2003             MOVS     R0,#+3
   \   00000004   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIRead
   \   00000008   0xF010 0x0007      ANDS     R0,R0,#0x7
   \   0000000C   0xBD02             POP      {R1,PC}          ;; return
    468          }
    469          
    470          /*---------------------------------------------------------------------------
    471           * Name: PhyAbort
    472           * Description: -
    473           * Parameters: -
    474           * Return: -
    475           *---------------------------------------------------------------------------*/

   \                                 In section .text, align 4, keep-with-next
    476          void PhyAbort(void)
    477          {
   \                     PhyAbort: (+1)
   \   00000000   0xE92D 0x4FF8      PUSH     {R3-R11,LR}
    478          
    479            uint8_t irqSts1Reg, irqSts2Reg, irqSts3Reg, phyCtrl1Reg, phyCtrl2Reg, phyCtrl3Reg, phyCtrl4Reg;
    480            volatile uint8_t time = 0;
   \   00000004   0x2000             MOVS     R0,#+0
   \   00000006   0xF88D 0x0000      STRB     R0,[SP, #+0]
    481            uint32_t irqMaskRegister;
    482          
    483            asm(" MRS %0,PRIMASK" : "=r" (irqMaskRegister) );
   \   0000000A   0xF3EF 0x8010      MRS R0,PRIMASK
   \   0000000E   0x4681             MOV      R9,R0
    484            asm(" CPSID i");
   \   00000010   0xB672             CPSID i
    485            
    486            //PHY_DEBUG_LOG(PDBG_PHY_ABORT); TODO
    487          
    488            
    489            // disable timer trigger of the already programmed packet processor sequence, if any
    490            phyCtrl1Reg = MC1324xDrv_DirectAccessSPIRead(PHY_CTRL1);
   \   00000012   0x2003             MOVS     R0,#+3
   \   00000014   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIRead
   \   00000018   0x4682             MOV      R10,R0
    491            phyCtrl1Reg &= (uint8_t) ~(cPHY_CTRL1_TMRTRIGEN);
   \   0000001A   0xF01A 0x0A7F      ANDS     R10,R10,#0x7F
    492            MC1324xDrv_DirectAccessSPIWrite(PHY_CTRL1, phyCtrl1Reg);
   \   0000001E   0x4651             MOV      R1,R10
   \   00000020   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   00000022   0x2003             MOVS     R0,#+3
   \   00000024   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIWrite
    493            
    494            // give the FSM enough time to start if it was triggered
    495            time = MC1324xDrv_DirectAccessSPIRead(EVENT_TMR_LSB);
   \   00000028   0x200C             MOVS     R0,#+12
   \   0000002A   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIRead
   \   0000002E   0xF88D 0x0000      STRB     R0,[SP, #+0]
    496            while(MC1324xDrv_DirectAccessSPIRead(EVENT_TMR_LSB) < (uint8_t) (time + 6));//TODO
   \                     ??PhyAbort_0: (+1)
   \   00000032   0x200C             MOVS     R0,#+12
   \   00000034   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIRead
   \   00000038   0xF89D 0x1000      LDRB     R1,[SP, #+0]
   \   0000003C   0x1D89             ADDS     R1,R1,#+6
   \   0000003E   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   00000040   0x4288             CMP      R0,R1
   \   00000042   0xD3F6             BCC.N    ??PhyAbort_0
    497            
    498            // make sure that we abort in HW only if the sequence was actually started (tmr triggered)
    499            if((gIdle_c != PhyGetSeqState()) && ((MC1324xDrv_DirectAccessSPIRead(SEQ_STATE)&0x1F) != 0))
   \   00000044   0x.... 0x....      BL       PhyPpGetState
   \   00000048   0x2800             CMP      R0,#+0
   \   0000004A   0xD012             BEQ.N    ??PhyAbort_1
   \   0000004C   0x2024             MOVS     R0,#+36
   \   0000004E   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIRead
   \   00000052   0x211F             MOVS     R1,#+31
   \   00000054   0x4208             TST      R0,R1
   \   00000056   0xD00C             BEQ.N    ??PhyAbort_1
    500            {
    501              phyCtrl1Reg &= (uint8_t) ~(cPHY_CTRL1_XCVSEQ);
   \   00000058   0xF01A 0x0AF8      ANDS     R10,R10,#0xF8
    502              MC1324xDrv_DirectAccessSPIWrite(PHY_CTRL1, phyCtrl1Reg);
   \   0000005C   0x4651             MOV      R1,R10
   \   0000005E   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   00000060   0x2003             MOVS     R0,#+3
   \   00000062   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIWrite
    503              while ((MC1324xDrv_DirectAccessSPIRead(SEQ_STATE) & 0x1F) != 0);
   \                     ??PhyAbort_2: (+1)
   \   00000066   0x2024             MOVS     R0,#+36
   \   00000068   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIRead
   \   0000006C   0x211F             MOVS     R1,#+31
   \   0000006E   0x4208             TST      R0,R1
   \   00000070   0xD1F9             BNE.N    ??PhyAbort_2
    504            }
    505            
    506           
    507            phyCtrl2Reg = MC1324xDrv_DirectAccessSPIRead(PHY_CTRL2);
   \                     ??PhyAbort_1: (+1)
   \   00000072   0x2004             MOVS     R0,#+4
   \   00000074   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIRead
   \   00000078   0x0006             MOVS     R6,R0
    508            phyCtrl3Reg = MC1324xDrv_DirectAccessSPIRead(PHY_CTRL3);
   \   0000007A   0x2005             MOVS     R0,#+5
   \   0000007C   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIRead
   \   00000080   0x0007             MOVS     R7,R0
    509            phyCtrl4Reg = MC1324xDrv_DirectAccessSPIRead(PHY_CTRL4);
   \   00000082   0x2007             MOVS     R0,#+7
   \   00000084   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIRead
   \   00000088   0x4680             MOV      R8,R0
    510          
    511            // mask SEQ interrupt
    512            phyCtrl2Reg |= (uint8_t) (cPHY_CTRL2_SEQMSK);
   \   0000008A   0xF056 0x0601      ORRS     R6,R6,#0x1
    513            MC1324xDrv_DirectAccessSPIWrite(PHY_CTRL2, phyCtrl2Reg);
   \   0000008E   0x0031             MOVS     R1,R6
   \   00000090   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   00000092   0x2004             MOVS     R0,#+4
   \   00000094   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIWrite
    514           
    515            // stop timers
    516            phyCtrl4Reg &= (uint8_t) ~(cPHY_CTRL4_TC3TMOUT);
   \   00000098   0xF018 0x08BF      ANDS     R8,R8,#0xBF
    517            phyCtrl3Reg &= (uint8_t) ~(cPHY_CTRL3_TMR2CMP_EN | cPHY_CTRL3_TMR3CMP_EN);
   \   0000009C   0xF017 0x079F      ANDS     R7,R7,#0x9F
    518            MC1324xDrv_DirectAccessSPIWrite(PHY_CTRL3, phyCtrl3Reg);
   \   000000A0   0x0039             MOVS     R1,R7
   \   000000A2   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   000000A4   0x2005             MOVS     R0,#+5
   \   000000A6   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIWrite
    519            
    520            PhyPassRxParams(NULL);
   \   000000AA   0x2000             MOVS     R0,#+0
   \   000000AC   0x.... 0x....      BL       PhyPassRxParams
    521            PhyPassRxDataPtr(NULL);
   \   000000B0   0x2000             MOVS     R0,#+0
   \   000000B2   0x.... 0x....      BL       PhyPassRxDataPtr
    522            
    523            // clear all PP IRQ bits to avoid unexpected interrupts
    524            irqSts1Reg = MC1324xDrv_DirectAccessSPIRead(IRQSTS1);
   \   000000B6   0x2000             MOVS     R0,#+0
   \   000000B8   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIRead
   \   000000BC   0x4683             MOV      R11,R0
    525            irqSts2Reg = MC1324xDrv_DirectAccessSPIRead(IRQSTS2);
   \   000000BE   0x2001             MOVS     R0,#+1
   \   000000C0   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIRead
   \   000000C4   0x0004             MOVS     R4,R0
    526            irqSts3Reg = MC1324xDrv_DirectAccessSPIRead(IRQSTS3);
   \   000000C6   0x2002             MOVS     R0,#+2
   \   000000C8   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIRead
   \   000000CC   0x0005             MOVS     R5,R0
    527            
    528            irqSts3Reg |= (uint8_t) (cIRQSTS3_TMR2MSK | cIRQSTS3_TMR3MSK);
   \   000000CE   0xF055 0x0560      ORRS     R5,R5,#0x60
    529            
    530            MC1324xDrv_DirectAccessSPIWrite(IRQSTS1, irqSts1Reg);
   \   000000D2   0x4659             MOV      R1,R11
   \   000000D4   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   000000D6   0x2000             MOVS     R0,#+0
   \   000000D8   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIWrite
    531            MC1324xDrv_DirectAccessSPIWrite(IRQSTS2, irqSts2Reg);
   \   000000DC   0x0021             MOVS     R1,R4
   \   000000DE   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   000000E0   0x2001             MOVS     R0,#+1
   \   000000E2   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIWrite
    532            MC1324xDrv_DirectAccessSPIWrite(IRQSTS3, irqSts3Reg);
   \   000000E6   0x0029             MOVS     R1,R5
   \   000000E8   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   000000EA   0x2002             MOVS     R0,#+2
   \   000000EC   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIWrite
    533          
    534            asm(" MSR PRIMASK, %0" : : "r" (irqMaskRegister) );
   \   000000F0   0xF389 0x8810      MSR PRIMASK, R9
    535          }
   \   000000F4   0xE8BD 0x8FF1      POP      {R0,R4-R11,PC}   ;; return
    536          
    537          /*---------------------------------------------------------------------------
    538           * Name: PhyInit
    539           * Description: -
    540           * Parameters: -
    541           * Return: -
    542           *---------------------------------------------------------------------------*/

   \                                 In section .text, align 2, keep-with-next
    543          void PhyInit(void)
    544          {
   \                     PhyInit: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
    545            uint8_t u8PartId = 0;
   \   00000002   0x2400             MOVS     R4,#+0
    546            PhyPassRxParams(NULL);
   \   00000004   0x2000             MOVS     R0,#+0
   \   00000006   0x.... 0x....      BL       PhyPassRxParams
    547            PhyPassRxDataPtr(NULL);
   \   0000000A   0x2000             MOVS     R0,#+0
   \   0000000C   0x.... 0x....      BL       PhyPassRxDataPtr
    548            
    549            //@AC added: Verify the Radio IC version Indirect register 0x00
    550            
    551            u8PartId = MC1324xDrv_IndirectAccessSPIRead(PART_ID);
   \   00000010   0x2000             MOVS     R0,#+0
   \   00000012   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIRead
   \   00000016   0x0004             MOVS     R4,R0
    552            
    553            if((gRadioPartId_2p0 == u8PartId)|| (gRadioPartId_2p1 == u8PartId))
   \   00000018   0xB2E4             UXTB     R4,R4            ;; ZeroExt  R4,R4,#+24,#+24
   \   0000001A   0x2C18             CMP      R4,#+24
   \   0000001C   0xD002             BEQ.N    ??PhyInit_0
   \   0000001E   0xB2E4             UXTB     R4,R4            ;; ZeroExt  R4,R4,#+24,#+24
   \   00000020   0x2C19             CMP      R4,#+25
   \   00000022   0xD178             BNE.N    ??PhyInit_1
    554            {
    555                // Direct Registers
    556                MC1324xDrv_DirectAccessSPIWrite(OVERWRITE_VER, 0x0C);  //version 0C: new value for ACKDELAY targeting 198us (23 May, 2013, Larry Roshak)
   \                     ??PhyInit_0: (+1)
   \   00000024   0x210C             MOVS     R1,#+12
   \   00000026   0x203B             MOVS     R0,#+59
   \   00000028   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIWrite
    557                MC1324xDrv_DirectAccessSPIWrite(PA_PWR,0x17);          // 9:PA_PWR new default Power Step is "23"  (24 Jan, 2013, Doug Shade)   
   \   0000002C   0x2117             MOVS     R1,#+23
   \   0000002E   0x2023             MOVS     R0,#+35
   \   00000030   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIWrite
    558                
    559                MC1324xDrv_DirectAccessSPIWrite(PHY_CTRL4,0x4B);       // TC3TMOUT, CCATYPE, PROMISCUOUS, TC2PRIME_EN bits set on PHYCTRL4 reg (@SMAC)
   \   00000034   0x214B             MOVS     R1,#+75
   \   00000036   0x2007             MOVS     R0,#+7
   \   00000038   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIWrite
    560                MC1324xDrv_DirectAccessSPIWrite(SRC_CTRL,0x01);        // disable Index for source address table feature (@SMAC)
   \   0000003C   0x2101             MOVS     R1,#+1
   \   0000003E   0x2008             MOVS     R0,#+8
   \   00000040   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIWrite
    561                
    562                // Indirect Registers  
    563                MC1324xDrv_IndirectAccessSPIWrite(RX_FRAME_FILTER, 0x1F); 
   \   00000044   0x211F             MOVS     R1,#+31
   \   00000046   0x200F             MOVS     R0,#+15
   \   00000048   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    564                
    565                /* Overwrites section start */
    566                MC1324xDrv_IndirectAccessSPIWrite(0x31, 0x02);        //clear MISO_HIZ_EN (for single SPI master/slave pair) and SPI_PUL_EN (minimize HIB currents) (17 Apr 2012, D. Brown)
   \   0000004C   0x2102             MOVS     R1,#+2
   \   0000004E   0x2031             MOVS     R0,#+49
   \   00000050   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    567                MC1324xDrv_IndirectAccessSPIWrite(0x91, 0xB3);        //VCO_CTRL1: override VCOALC_REF_TX to 3 (13 Sep 2012, D. Brown)
   \   00000054   0x21B3             MOVS     R1,#+179
   \   00000056   0x2091             MOVS     R0,#+145
   \   00000058   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    568                MC1324xDrv_IndirectAccessSPIWrite(0x92, 0x07);        //VCO_CTRL2: override VCOALC_REF_RX to 3, keep VCO_BUF_BOOST = 1 (13 Sep 2012, D. Brown)
   \   0000005C   0x2107             MOVS     R1,#+7
   \   0000005E   0x2092             MOVS     R0,#+146
   \   00000060   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    569                MC1324xDrv_IndirectAccessSPIWrite(0x8A, 0x71);        //PA_TUNING: override PA_COILTUNING to 001 (27 Nov 2012, D. Brown, on behalf of S. Eid)
   \   00000064   0x2171             MOVS     R1,#+113
   \   00000066   0x208A             MOVS     R0,#+138
   \   00000068   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    570                MC1324xDrv_IndirectAccessSPIWrite(0x79, 0x2F);        //CHF_IBUF  Adjust the gm-C filter gain (+/- 6dB)         (21 Dec, 2012, on behalf of S. Soca) 
   \   0000006C   0x212F             MOVS     R1,#+47
   \   0000006E   0x2079             MOVS     R0,#+121
   \   00000070   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    571                MC1324xDrv_IndirectAccessSPIWrite(0x7A, 0x2F);        //CHF_QBUF  Adjust the gm-C filter gain (+/- 6dB)         (21 Dec, 2012, on behalf of S. Soca) 
   \   00000074   0x212F             MOVS     R1,#+47
   \   00000076   0x207A             MOVS     R0,#+122
   \   00000078   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    572                MC1324xDrv_IndirectAccessSPIWrite(0x7B, 0x24);        //CHF_IRIN  Adjust the filter bandwidth (+/- 0.5MHz)      (21 Dec, 2012, on behalf of S. Soca) 
   \   0000007C   0x2124             MOVS     R1,#+36
   \   0000007E   0x207B             MOVS     R0,#+123
   \   00000080   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    573                MC1324xDrv_IndirectAccessSPIWrite(0x7C, 0x24);        //CHF_QRIN  Adjust the filter bandwidth (+/- 0.5MHz)      (21 Dec, 2012, on behalf of S. Soca) 
   \   00000084   0x2124             MOVS     R1,#+36
   \   00000086   0x207C             MOVS     R0,#+124
   \   00000088   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    574                MC1324xDrv_IndirectAccessSPIWrite(0x7D, 0x24);        //CHF_IL    Adjust the filter bandwidth (+/- 0.5MHz)      (21 Dec, 2012, on behalf of S. Soca) 
   \   0000008C   0x2124             MOVS     R1,#+36
   \   0000008E   0x207D             MOVS     R0,#+125
   \   00000090   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    575                MC1324xDrv_IndirectAccessSPIWrite(0x7E, 0x24);        //CHF_QL    Adjust the filter bandwidth (+/- 0.5MHz)      (21 Dec, 2012, on behalf of S. Soca)
   \   00000094   0x2124             MOVS     R1,#+36
   \   00000096   0x207E             MOVS     R0,#+126
   \   00000098   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    576                MC1324xDrv_IndirectAccessSPIWrite(0x7F, 0x32);        //CHF_CC1   Adjust the filter center frequency (+/- 1MHz) (21 Dec, 2012, on behalf of S. Soca) 
   \   0000009C   0x2132             MOVS     R1,#+50
   \   0000009E   0x207F             MOVS     R0,#+127
   \   000000A0   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    577                MC1324xDrv_IndirectAccessSPIWrite(0x80, 0x1D);        //CHF_CCL   Adjust the filter center frequency (+/- 1MHz) (21 Dec, 2012, on behalf of S. Soca) 
   \   000000A4   0x211D             MOVS     R1,#+29
   \   000000A6   0x2080             MOVS     R0,#+128
   \   000000A8   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    578                MC1324xDrv_IndirectAccessSPIWrite(0x81, 0x2D);        //CHF_CC2   Adjust the filter center frequency (+/- 1MHz) (21 Dec, 2012, on behalf of S. Soca)  
   \   000000AC   0x212D             MOVS     R1,#+45
   \   000000AE   0x2081             MOVS     R0,#+129
   \   000000B0   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    579                MC1324xDrv_IndirectAccessSPIWrite(0x82, 0x24);        //CHF_IROUT Adjust the filter bandwidth (+/- 0.5MHz)      (21 Dec, 2012, on behalf of S. Soca) 
   \   000000B4   0x2124             MOVS     R1,#+36
   \   000000B6   0x2082             MOVS     R0,#+130
   \   000000B8   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    580                MC1324xDrv_IndirectAccessSPIWrite(0x83, 0x24);        //CHF_QROUT Adjust the filter bandwidth (+/- 0.5MHz)      (21 Dec, 2012, on behalf of S. Soca) 
   \   000000BC   0x2124             MOVS     R1,#+36
   \   000000BE   0x2083             MOVS     R0,#+131
   \   000000C0   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    581                MC1324xDrv_IndirectAccessSPIWrite(0x64, 0x28);        //PA_CAL_DIS=1  Disabled PA calibration (3 Jan 2013, Andy Chiang)
   \   000000C4   0x2128             MOVS     R1,#+40
   \   000000C6   0x2064             MOVS     R0,#+100
   \   000000C8   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    582                MC1324xDrv_IndirectAccessSPIWrite(0x52, 0x55);        //AGC_THR1 RSSI tune up (24 Jan 2013, Andy Chiang)
   \   000000CC   0x2155             MOVS     R1,#+85
   \   000000CE   0x2052             MOVS     R0,#+82
   \   000000D0   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    583                MC1324xDrv_IndirectAccessSPIWrite(0x53, 0x2D);        //AGC_THR2 RSSI tune up (7 Jan 2013, Andy Chiang)
   \   000000D4   0x212D             MOVS     R1,#+45
   \   000000D6   0x2053             MOVS     R0,#+83
   \   000000D8   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    584                MC1324xDrv_IndirectAccessSPIWrite(0x66, 0x5F);        //ATT_RSSI1 tune up     (7 Jan 2013, Andy Chiang)
   \   000000DC   0x215F             MOVS     R1,#+95
   \   000000DE   0x2066             MOVS     R0,#+102
   \   000000E0   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    585                MC1324xDrv_IndirectAccessSPIWrite(0x67, 0x8F);        //ATT_RSSI2 tune up     (7 Jan 2013, Andy Chiang)
   \   000000E4   0x218F             MOVS     R1,#+143
   \   000000E6   0x2067             MOVS     R0,#+103
   \   000000E8   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    586                MC1324xDrv_IndirectAccessSPIWrite(0x68, 0x61);        //RSSI_OFFSET (9 Jan 2013, Andy Chiang)
   \   000000EC   0x2161             MOVS     R1,#+97
   \   000000EE   0x2068             MOVS     R0,#+104
   \   000000F0   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    587                MC1324xDrv_IndirectAccessSPIWrite(0x78, 0x03);        //CHF_PMAGAIN (9 Jan 2013, Andy Chiang)
   \   000000F4   0x2103             MOVS     R1,#+3
   \   000000F6   0x2078             MOVS     R0,#+120
   \   000000F8   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    588                MC1324xDrv_IndirectAccessSPIWrite(0x22, 0x50);        //CCA1_THRESH (11 Feb 2013, Andy Chiang)
   \   000000FC   0x2150             MOVS     R1,#+80
   \   000000FE   0x2022             MOVS     R0,#+34
   \   00000100   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    589                MC1324xDrv_IndirectAccessSPIWrite(0x4D, 0x13);        //Moved from 0x14 to 0x13 for 0.5 dB improved Rx Sensitivity (01 Apr 2013, D. Shade)
   \   00000104   0x2113             MOVS     R1,#+19
   \   00000106   0x204D             MOVS     R0,#+77
   \   00000108   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    590                MC1324xDrv_IndirectAccessSPIWrite(0x39, 0x3D);        //ACKDELAY new value targeting a delay of 198us (23 May, 2013, Larry Roshak)
   \   0000010C   0x213D             MOVS     R1,#+61
   \   0000010E   0x2039             MOVS     R0,#+57
   \   00000110   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
   \   00000114   0xE070             B.N      ??PhyInit_2
    591               /* Overwrites section ends */
    592            }
    593            else
    594            {
    595                if((gRadioPartId_TV1 == u8PartId) || (gRadioPartId_TV2 == u8PartId) || (gRadioPartId_TV3 == u8PartId))
   \                     ??PhyInit_1: (+1)
   \   00000116   0xB2E4             UXTB     R4,R4            ;; ZeroExt  R4,R4,#+24,#+24
   \   00000118   0x2C48             CMP      R4,#+72
   \   0000011A   0xD005             BEQ.N    ??PhyInit_3
   \   0000011C   0xB2E4             UXTB     R4,R4            ;; ZeroExt  R4,R4,#+24,#+24
   \   0000011E   0x2C88             CMP      R4,#+136
   \   00000120   0xD002             BEQ.N    ??PhyInit_3
   \   00000122   0xB2E4             UXTB     R4,R4            ;; ZeroExt  R4,R4,#+24,#+24
   \   00000124   0x2CC8             CMP      R4,#+200
   \   00000126   0xD167             BNE.N    ??PhyInit_2
    596                {
    597                    // Direct Registers
    598                    MC1324xDrv_DirectAccessSPIWrite(OVERWRITE_VER, 0x05);   
   \                     ??PhyInit_3: (+1)
   \   00000128   0x2105             MOVS     R1,#+5
   \   0000012A   0x203B             MOVS     R0,#+59
   \   0000012C   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIWrite
    599                    MC1324xDrv_DirectAccessSPIWrite(PHY_CTRL4,0x4B);
   \   00000130   0x214B             MOVS     R1,#+75
   \   00000132   0x2007             MOVS     R0,#+7
   \   00000134   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIWrite
    600                    MC1324xDrv_DirectAccessSPIWrite(SRC_CTRL,0x01); // disable Index for source address table feature
   \   00000138   0x2101             MOVS     R1,#+1
   \   0000013A   0x2008             MOVS     R0,#+8
   \   0000013C   0x.... 0x....      BL       MC1324xDrv_DirectAccessSPIWrite
    601                   
    602                    // Indirect Registers  
    603                    MC1324xDrv_IndirectAccessSPIWrite(RX_FRAME_FILTER, 0x1F); 
   \   00000140   0x211F             MOVS     R1,#+31
   \   00000142   0x200F             MOVS     R0,#+15
   \   00000144   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    604                    
    605                    /* Overwrites section start */
    606                    MC1324xDrv_IndirectAccessSPIWrite(0x31, 0x02); //clear MISO_HIZ_EN (for single SPI master/slave pair) and SPI_PUL_EN (minimize HIB currents) (17 Apr 2012, D. Brown)
   \   00000148   0x2102             MOVS     R1,#+2
   \   0000014A   0x2031             MOVS     R0,#+49
   \   0000014C   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    607                    MC1324xDrv_IndirectAccessSPIWrite(0x79, 0x1B); //fine tune I-Channel gm-C filter gain (+/- 6dB) CHF_IBUF[5:0]=0x1B(23 Apr, 2012, Jalaleddine)
   \   00000150   0x211B             MOVS     R1,#+27
   \   00000152   0x2079             MOVS     R0,#+121
   \   00000154   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    608                    MC1324xDrv_IndirectAccessSPIWrite(0x7A, 0x1B); //fine tune Q-Channel gm-C filter gain (+/- 6dB) CHF_QBUF[5:0]=0x1B(23 Apr, 2012, Jalaleddine)
   \   00000158   0x211B             MOVS     R1,#+27
   \   0000015A   0x207A             MOVS     R0,#+122
   \   0000015C   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    609                    MC1324xDrv_IndirectAccessSPIWrite(0x7B, 0x20); //fine tune I-Channel CHF_IRIN filter bandwidth (+/- 0.5MHz)  CHF_IRIN[5:0]=0x20(23 Apr, 2012, Jalaleddine)
   \   00000160   0x2120             MOVS     R1,#+32
   \   00000162   0x207B             MOVS     R0,#+123
   \   00000164   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    610                    MC1324xDrv_IndirectAccessSPIWrite(0x7C, 0x20); //fine tune Q-Channel CHF_QRIN filter bandwidth (+/- 0.5MHz)  CHF_QRIN[5:0]=0x20(23 Apr, 2012, Jalaleddine)
   \   00000168   0x2120             MOVS     R1,#+32
   \   0000016A   0x207C             MOVS     R0,#+124
   \   0000016C   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    611                    MC1324xDrv_IndirectAccessSPIWrite(0x7D, 0x20); //fine tune I-Channel CHF_IL filter bandwidth (+/- 0.5MHz)  CHF_IL[5:0]=0x20(23 Apr, 2012, Jalaleddine)
   \   00000170   0x2120             MOVS     R1,#+32
   \   00000172   0x207D             MOVS     R0,#+125
   \   00000174   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    612                    MC1324xDrv_IndirectAccessSPIWrite(0x7E, 0x20); //fine tune Q-Channel CHF_QL filter bandwidth (+/- 0.5MHz)  CHF_QL[5:0]=0x20(23 Apr, 2012, Jalaleddine)
   \   00000178   0x2120             MOVS     R1,#+32
   \   0000017A   0x207E             MOVS     R0,#+126
   \   0000017C   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    613                    MC1324xDrv_IndirectAccessSPIWrite(0x82, 0x20); //fine tune I-Channel CHF_IROUT filter bandwidth (+/- 0.5MHz)  CHF_IROUT[5:0]=0x20(23 Apr, 2012, Jalaleddine)
   \   00000180   0x2120             MOVS     R1,#+32
   \   00000182   0x2082             MOVS     R0,#+130
   \   00000184   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    614                    MC1324xDrv_IndirectAccessSPIWrite(0x83, 0x20); //fine tune Q-Channel CHF_QROUT filter bandwidth (+/- 0.5MHz)  CHF_QROUT[5:0]=0x20(23 Apr, 2012, Jalaleddine)
   \   00000188   0x2120             MOVS     R1,#+32
   \   0000018A   0x2083             MOVS     R0,#+131
   \   0000018C   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    615                    MC1324xDrv_IndirectAccessSPIWrite(0x7F, 0x30); //fine tune I-Channel CHF_CC1 center frequency (+/- 1MHz)  CHF_CC1[5:0]=0x30(23 Apr, 2012, Jalaleddine)
   \   00000190   0x2130             MOVS     R1,#+48
   \   00000192   0x207F             MOVS     R0,#+127
   \   00000194   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    616                    MC1324xDrv_IndirectAccessSPIWrite(0x80, 0x1B); //fine tune Q-Channel CHF_CCL center frequency (+/- 1MHz)  CHF_CCL[5:0]=0x1B(23 Apr, 2012, Jalaleddine)
   \   00000198   0x211B             MOVS     R1,#+27
   \   0000019A   0x2080             MOVS     R0,#+128
   \   0000019C   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    617                    MC1324xDrv_IndirectAccessSPIWrite(0x81, 0x2B); //fine tune I-Channel CHF_CC2 center frequency (+/- 1MHz)  CHF_CC2[5:0]=0x2B(23 Apr, 2012, Jalaleddine)
   \   000001A0   0x212B             MOVS     R1,#+43
   \   000001A2   0x2081             MOVS     R0,#+129
   \   000001A4   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    618                    MC1324xDrv_IndirectAccessSPIWrite(0x67, 0x11); //ATT_RSSI2 register: Disable RSSI Auto Calibration (see TKT116800)
   \   000001A8   0x2111             MOVS     R1,#+17
   \   000001AA   0x2067             MOVS     R0,#+103
   \   000001AC   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    619                    MC1324xDrv_IndirectAccessSPIWrite(0x64, 0x28); //set PA_CAL_DIS=1 to reduce current consumption of the PA output stage (25 Apr, 2012, A.Chiang)
   \   000001B0   0x2128             MOVS     R1,#+40
   \   000001B2   0x2064             MOVS     R0,#+100
   \   000001B4   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    620                    MC1324xDrv_IndirectAccessSPIWrite(0x92, 0x01); //VCO_BUF_BOOST = 1
   \   000001B8   0x2101             MOVS     R1,#+1
   \   000001BA   0x2092             MOVS     R0,#+146
   \   000001BC   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    621                    MC1324xDrv_IndirectAccessSPIWrite(0x75, 0x00); //LNA_BIAS_BOOST[1:0] = 00
   \   000001C0   0x2100             MOVS     R1,#+0
   \   000001C2   0x2075             MOVS     R0,#+117
   \   000001C4   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    622                    MC1324xDrv_IndirectAccessSPIWrite(0x52, 0x3C); //AGC_THR1 RSSI response tune up (06 Aug, 2012, Murthy/Delbecq)
   \   000001C8   0x213C             MOVS     R1,#+60
   \   000001CA   0x2052             MOVS     R0,#+82
   \   000001CC   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    623                    MC1324xDrv_IndirectAccessSPIWrite(0x53, 0xFF); //AGC_THR2 RSSI response tune up, basically disables LNA high attenuation mode (06 Aug, 2012, Murthy/Delbecq)
   \   000001D0   0x21FF             MOVS     R1,#+255
   \   000001D2   0x2053             MOVS     R0,#+83
   \   000001D4   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    624                    MC1324xDrv_IndirectAccessSPIWrite(0x66, 0x5F); //ATT_RSS1 RSSI response tune up (06 Aug, 2012, Murthy/Delbecq)
   \   000001D8   0x215F             MOVS     R1,#+95
   \   000001DA   0x2066             MOVS     R0,#+102
   \   000001DC   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    625                    MC1324xDrv_IndirectAccessSPIWrite(0x23, 0x6D); //CCA1_ED_OFFSET_COM RSSI response tune up (06 Aug, 2012, Murthy/Delbecq)
   \   000001E0   0x216D             MOVS     R1,#+109
   \   000001E2   0x2023             MOVS     R0,#+35
   \   000001E4   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    626                    MC1324xDrv_IndirectAccessSPIWrite(0x24, 0x24); //LQI_OFFSET_COMP    RSSI response tune up (06 Aug, 2012, Murthy/Delbecq)
   \   000001E8   0x2124             MOVS     R1,#+36
   \   000001EA   0x2024             MOVS     R0,#+36
   \   000001EC   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    627                    MC1324xDrv_IndirectAccessSPIWrite(0x61, 0x36); //VCO_BIAS Disables ALC, sets VCO_CAL to 0x16 (06 Aug, 2012, Jalaleddine)
   \   000001F0   0x2136             MOVS     R1,#+54
   \   000001F2   0x2061             MOVS     R0,#+97
   \   000001F4   0x.... 0x....      BL       MC1324xDrv_IndirectAccessSPIWrite
    628                   /* Overwrites section ends */
    629                }
    630            }
    631                     
    632                PhyPlmeSetCurrentChannelRequest(0x0B);        // Set Initial freq. at 2405 MHz
   \                     ??PhyInit_2: (+1)
   \   000001F8   0x200B             MOVS     R0,#+11
   \   000001FA   0x.... 0x....      BL       PhyPlmeSetCurrentChannelRequestPAN0
    633                PhyPlmeSetPwrLevelRequest(0x17);              // Set Initial power level to 0dBm
   \   000001FE   0x2017             MOVS     R0,#+23
   \   00000200   0x.... 0x....      BL       PhyPlmeSetPwrLevelRequest
    634                PhyPpSetCcaThreshold(0x4B);                   // set CCA1 threshold to -75 dBm
   \   00000204   0x204B             MOVS     R0,#+75
   \   00000206   0x.... 0x....      BL       PhyPpSetCcaThreshold
    635                
    636                MC1324xDrv_IRQ_Clear();
   \   0000020A   0x.... 0x....      BL       MC1324xDrv_IRQ_Clear
    637                NVIC_ClearPendingIRQ(MC1324x_Irq_Number);
   \   0000020E   0x203C             MOVS     R0,#+60
   \   00000210   0x.... 0x....      BL       NVIC_ClearPendingIRQ
    638            
    639          }
   \   00000214   0xBD10             POP      {R4,PC}          ;; return

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
      40   PhyAbort
        40   -> MC1324xDrv_DirectAccessSPIRead
        40   -> MC1324xDrv_DirectAccessSPIWrite
        40   -> PhyPassRxDataPtr
        40   -> PhyPassRxParams
        40   -> PhyPpGetState
       8   PhyInit
         8   -> MC1324xDrv_DirectAccessSPIWrite
         8   -> MC1324xDrv_IRQ_Clear
         8   -> MC1324xDrv_IndirectAccessSPIRead
         8   -> MC1324xDrv_IndirectAccessSPIWrite
         8   -> NVIC_ClearPendingIRQ
         8   -> PhyPassRxDataPtr
         8   -> PhyPassRxParams
         8   -> PhyPlmeSetCurrentChannelRequestPAN0
         8   -> PhyPlmeSetPwrLevelRequest
         8   -> PhyPpSetCcaThreshold
       8   PhyPpGetState
         8   -> MC1324xDrv_DirectAccessSPIRead
       8   PhyPpIsPollIndication
         8   -> MC1324xDrv_DirectAccessSPIRead
       8   PhyPpIsRxAckDataPending
         8   -> MC1324xDrv_DirectAccessSPIRead
       8   PhyPpIsTxAckDataPending
         8   -> MC1324xDrv_DirectAccessSPIRead
       8   PhyPpReadLatestIndex
         8   -> MC1324xDrv_DirectAccessSPIRead
       8   PhyPpSetCcaThreshold
         8   -> MC1324xDrv_IndirectAccessSPIWrite
       8   PhyPpSetLongAddrPAN0
         8   -> MC1324xDrv_IndirectAccessSPIMultiByteWrite
       8   PhyPpSetLongAddrPAN1
         8   -> MC1324xDrv_IndirectAccessSPIMultiByteWrite
      16   PhyPpSetMacRolePAN0
        16   -> MC1324xDrv_DirectAccessSPIRead
        16   -> MC1324xDrv_DirectAccessSPIWrite
      16   PhyPpSetMacRolePAN1
        16   -> MC1324xDrv_IndirectAccessSPIRead
        16   -> MC1324xDrv_IndirectAccessSPIWrite
       8   PhyPpSetPanIdPAN0
         8   -> MC1324xDrv_IndirectAccessSPIMultiByteWrite
       8   PhyPpSetPanIdPAN1
         8   -> MC1324xDrv_IndirectAccessSPIMultiByteWrite
      16   PhyPpSetPromiscuous
        16   -> MC1324xDrv_DirectAccessSPIRead
        16   -> MC1324xDrv_DirectAccessSPIWrite
       8   PhyPpSetShortAddrPAN0
         8   -> MC1324xDrv_IndirectAccessSPIMultiByteWrite
       8   PhyPpSetShortAddrPAN1
         8   -> MC1324xDrv_IndirectAccessSPIMultiByteWrite
      32   PhyPp_AddToIndirect
        32   -> MC1324xDrv_DirectAccessSPIMultiByteWrite
        32   -> MC1324xDrv_DirectAccessSPIWrite
      16   PhyPp_RemoveFromIndirect
        16   -> MC1324xDrv_DirectAccessSPIWrite


   Section sizes:

   Bytes  Function/Label
   -----  --------------
     248  PhyAbort
     534  PhyInit
      14  PhyPpGetState
      22  PhyPpIsPollIndication
      22  PhyPpIsRxAckDataPending
      22  PhyPpIsTxAckDataPending
      20  PhyPpReadLatestIndex
      16  PhyPpSetCcaThreshold
      16  PhyPpSetLongAddrPAN0
      16  PhyPpSetLongAddrPAN1
      40  PhyPpSetMacRolePAN0
      40  PhyPpSetMacRolePAN1
      16  PhyPpSetPanIdPAN0
      16  PhyPpSetPanIdPAN1
      40  PhyPpSetPromiscuous
      16  PhyPpSetShortAddrPAN0
      16  PhyPpSetShortAddrPAN1
     146  PhyPp_AddToIndirect
      24  PhyPp_RemoveFromIndirect

 
 1 284 bytes in section .text
 
 1 284 bytes of CODE memory

Errors: none
Warnings: none
