==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:36:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.609 seconds; current allocated memory: 233.980 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:43:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:45:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:44:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mul_v2/mul_v2.cl:31:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.47 seconds; current allocated memory: 235.816 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 235.817 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 237.273 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 236.533 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.1.1' (mul_v2/mul_v2.cl:63) in function 'mul_v2' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 257.462 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:31:22) in function 'mul_v2'.
WARNING: [HLS 200-960] Cannot flatten loop 'XCL_WG_DIM_Y' in function 'mul_v2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 260.576 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_XCL_WG_DIM_X_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_X_L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 47, loop 'XCL_WG_DIM_X_L'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 261.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 261.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln31_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln31_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 262.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 263.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_XCL_WG_DIM_X_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_XCL_WG_DIM_X_L' pipeline 'XCL_WG_DIM_X_L' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_XCL_WG_DIM_X_L'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 265.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_K' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_6s_6s_6ns_6_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 268.971 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_L_mul_v2_K' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.2 seconds; current allocated memory: 276.029 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.874 seconds; current allocated memory: 281.834 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 9.089 seconds; current allocated memory: 281.820 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.743 seconds; peak allocated memory: 1.098 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mul_v2/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.991 seconds; current allocated memory: 240.946 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:36:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 234.075 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:43:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:45:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:44:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mul_v2/mul_v2.cl:31:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.53 seconds; current allocated memory: 235.941 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 235.942 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 237.398 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 236.659 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.1.1' (mul_v2/mul_v2.cl:63) in function 'mul_v2' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 257.587 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:31:22) in function 'mul_v2'.
WARNING: [HLS 200-960] Cannot flatten loop 'XCL_WG_DIM_Y' in function 'mul_v2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 260.701 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_XCL_WG_DIM_X_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_X_L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 47, loop 'XCL_WG_DIM_X_L'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 261.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 261.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln31_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln31_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 262.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 263.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_XCL_WG_DIM_X_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_XCL_WG_DIM_X_L' pipeline 'XCL_WG_DIM_X_L' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_XCL_WG_DIM_X_L'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 265.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_K' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_6s_6s_6ns_6_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.578 seconds; current allocated memory: 269.064 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_L_mul_v2_K' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.165 seconds; current allocated memory: 276.110 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.849 seconds; current allocated memory: 282.105 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 9.323 seconds; current allocated memory: 282.091 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.19 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mul_v2/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.315 seconds; current allocated memory: 241.002 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 233.563 MB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
ERROR: [HLS 207-3258] function scope variable cannot be declared in global address space: mul_v2/mul_v2.cl:47:15
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:36:26
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 234.068 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.736 seconds; peak allocated memory: 233.760 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:36:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.582 seconds; current allocated memory: 234.092 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:43:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:45:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:44:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mul_v2/mul_v2.cl:31:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.743 seconds; current allocated memory: 235.943 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 235.944 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 237.400 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 236.660 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.1.1' (mul_v2/mul_v2.cl:63) in function 'mul_v2' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 257.589 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:31:22) in function 'mul_v2'.
WARNING: [HLS 200-960] Cannot flatten loop 'XCL_WG_DIM_Y' in function 'mul_v2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 260.719 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_XCL_WG_DIM_X_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_X_L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 47, loop 'XCL_WG_DIM_X_L'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 261.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 261.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln31_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln31_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 262.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 263.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_XCL_WG_DIM_X_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_XCL_WG_DIM_X_L' pipeline 'XCL_WG_DIM_X_L' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_XCL_WG_DIM_X_L'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 265.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_6s_6s_6ns_6_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 269.129 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_L_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.162 seconds; current allocated memory: 276.118 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.91 seconds; current allocated memory: 282.098 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 9.728 seconds; current allocated memory: 282.085 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.361 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:36:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.579 seconds; current allocated memory: 234.092 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:43:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:45:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:44:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mul_v2/mul_v2.cl:31:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.517 seconds; current allocated memory: 235.943 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 235.944 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 237.400 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 236.660 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.1.1' (mul_v2/mul_v2.cl:63) in function 'mul_v2' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 257.589 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:31:22) in function 'mul_v2'.
WARNING: [HLS 200-960] Cannot flatten loop 'XCL_WG_DIM_Y' in function 'mul_v2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 260.719 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_XCL_WG_DIM_X_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_X_L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 47, loop 'XCL_WG_DIM_X_L'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 261.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 261.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln31_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln31_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 262.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 263.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_XCL_WG_DIM_X_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_XCL_WG_DIM_X_L' pipeline 'XCL_WG_DIM_X_L' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_XCL_WG_DIM_X_L'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 265.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_6s_6s_6ns_6_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 269.129 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_L_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.193 seconds; current allocated memory: 276.130 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.853 seconds; current allocated memory: 282.106 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 9.09 seconds; current allocated memory: 282.092 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.679 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:36:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 234.092 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:43:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:45:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:44:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mul_v2/mul_v2.cl:31:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.469 seconds; current allocated memory: 235.943 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 235.944 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 237.400 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 236.660 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.1.1' (mul_v2/mul_v2.cl:63) in function 'mul_v2' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 257.589 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:31:22) in function 'mul_v2'.
WARNING: [HLS 200-960] Cannot flatten loop 'XCL_WG_DIM_Y' in function 'mul_v2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 260.719 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_XCL_WG_DIM_X_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_X_L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 47, loop 'XCL_WG_DIM_X_L'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 261.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 261.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln31_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln31_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 262.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 263.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_XCL_WG_DIM_X_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_XCL_WG_DIM_X_L' pipeline 'XCL_WG_DIM_X_L' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_XCL_WG_DIM_X_L'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 265.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_6s_6s_6ns_6_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 269.111 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_L_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.121 seconds; current allocated memory: 276.111 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.833 seconds; current allocated memory: 282.090 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 8.93 seconds; current allocated memory: 282.077 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.521 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mul_v2/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.795 seconds; current allocated memory: 241.027 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_unroll mul_v2/mul_v2_label0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:37:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.635 seconds; current allocated memory: 234.155 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:44:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:46:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:45:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mul_v2/mul_v2.cl:32:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.617 seconds; current allocated memory: 236.022 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 236.022 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 237.464 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 236.726 MB.
INFO: [XFORM 203-510] Pipelining loop 'mul_v2_label0' (mul_v2/mul_v2.cl:47) in function 'mul_v2' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 257.655 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:32:22) in function 'mul_v2'.
WARNING: [HLS 200-960] Cannot flatten loop 'XCL_WG_DIM_Y' in function 'mul_v2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 260.789 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_X_mul_v2_label0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 47, loop 'XCL_WG_DIM_X_mul_v2_label0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 261.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 261.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 262.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 263.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0' pipeline 'XCL_WG_DIM_X_mul_v2_label0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 265.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_6s_6s_6ns_6_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 269.207 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.218 seconds; current allocated memory: 276.244 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.873 seconds; current allocated memory: 282.167 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 9.534 seconds; current allocated memory: 282.153 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.401 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_unroll mul_v2/mul_v2_label0 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mul_v2/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 9.334 seconds; current allocated memory: 241.096 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:66:9
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:37:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.658 seconds; current allocated memory: 234.109 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:44:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:46:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:45:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mul_v2/mul_v2.cl:32:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.803 seconds; current allocated memory: 235.944 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 235.945 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 237.402 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 236.664 MB.
INFO: [XFORM 203-510] Pipelining loop 'mul_v2_label0' (mul_v2/mul_v2.cl:47) in function 'mul_v2' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 257.593 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:32:22) in function 'mul_v2'.
WARNING: [HLS 200-960] Cannot flatten loop 'XCL_WG_DIM_Y' in function 'mul_v2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 260.711 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_X_mul_v2_label0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 47, loop 'XCL_WG_DIM_X_mul_v2_label0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 261.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 261.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 262.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 263.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0' pipeline 'XCL_WG_DIM_X_mul_v2_label0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 265.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_6s_6s_6ns_6_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.616 seconds; current allocated memory: 269.121 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.176 seconds; current allocated memory: 276.144 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.927 seconds; current allocated memory: 282.126 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 9.904 seconds; current allocated memory: 282.112 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.726 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
ERROR: [HLS 207-3286] variable length arrays are not supported in OpenCL: mul_v2/mul_v2.cl:47:11
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:66:9
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:37:26
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 234.071 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.434 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:66:9
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:37:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 234.111 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:44:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:46:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:45:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mul_v2/mul_v2.cl:32:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.536 seconds; current allocated memory: 235.975 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 235.976 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 237.432 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 236.693 MB.
INFO: [XFORM 203-510] Pipelining loop 'mul_v2_label0' (mul_v2/mul_v2.cl:64) in function 'mul_v2' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 257.606 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:32:22) in function 'mul_v2'.
WARNING: [HLS 200-960] Cannot flatten loop 'XCL_WG_DIM_Y' in function 'mul_v2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 260.701 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_X_mul_v2_label0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 47, loop 'XCL_WG_DIM_X_mul_v2_label0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 261.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 261.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 262.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 263.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0' pipeline 'XCL_WG_DIM_X_mul_v2_label0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 265.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_6s_6s_6ns_6_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 269.078 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.131 seconds; current allocated memory: 276.062 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.851 seconds; current allocated memory: 282.076 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 9.187 seconds; current allocated memory: 282.062 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.786 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mul_v2/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.372 seconds; current allocated memory: 241.029 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mul_v2/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.833 seconds; current allocated memory: 241.029 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:66:9
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:37:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.614 seconds; current allocated memory: 234.110 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:44:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:46:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:45:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.525 seconds; current allocated memory: 235.843 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 235.844 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 237.255 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 236.512 MB.
INFO: [XFORM 203-510] Pipelining loop 'mul_v2_label0' (mul_v2/mul_v2.cl:64) in function 'mul_v2' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:32)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 257.316 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:32:22) in function 'mul_v2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Y' in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 260.288 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_mul_v2_label0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mul_v2_label0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 46, loop 'mul_v2_label0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 260.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 261.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 261.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 262.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_mul_v2_label0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_mul_v2_label0' pipeline 'mul_v2_label0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_mul_v2_label0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 264.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_6_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 267.242 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_Pipeline_mul_v2_label0_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.14 seconds; current allocated memory: 273.766 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.953 seconds; current allocated memory: 279.770 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 9.042 seconds; current allocated memory: 279.756 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.889 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:37:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 234.109 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:44:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:46:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:45:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.394 seconds; current allocated memory: 235.842 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 235.843 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 237.269 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 236.527 MB.
INFO: [XFORM 203-510] Pipelining loop 'mul_v2_label0' (mul_v2/mul_v2.cl:64) in function 'mul_v2' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:32)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 257.330 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:32:22) in function 'mul_v2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Y' in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 260.302 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_mul_v2_label0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mul_v2_label0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 46, loop 'mul_v2_label0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 260.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 261.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 261.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 262.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_mul_v2_label0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_mul_v2_label0' pipeline 'mul_v2_label0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_mul_v2_label0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 264.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_6_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 267.215 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_Pipeline_mul_v2_label0_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.111 seconds; current allocated memory: 273.740 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.829 seconds; current allocated memory: 279.726 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 8.536 seconds; current allocated memory: 279.712 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.156 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mul_v2/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.197 seconds; current allocated memory: 241.003 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:37:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.612 seconds; current allocated memory: 234.141 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:44:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:46:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:45:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.572 seconds; current allocated memory: 235.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 235.989 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 237.415 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 236.671 MB.
INFO: [XFORM 203-510] Pipelining loop 'mul_v2_label0' (mul_v2/mul_v2.cl:68) in function 'mul_v2' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:32)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 257.474 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:32:22) in function 'mul_v2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Y' in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 260.400 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_mul_v2_label0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mul_v2_label0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 46, loop 'mul_v2_label0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 260.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 261.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 261.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 262.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_mul_v2_label0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_mul_v2_label0' pipeline 'mul_v2_label0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_mul_v2_label0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 264.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_6_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 267.285 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_Pipeline_mul_v2_label0_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.127 seconds; current allocated memory: 273.799 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.834 seconds; current allocated memory: 279.854 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 8.911 seconds; current allocated memory: 279.840 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.754 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mul_v2/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.542 seconds; current allocated memory: 241.010 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:70:9
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:37:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 234.189 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:44:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:46:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:45:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.531 seconds; current allocated memory: 235.989 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 235.990 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 237.416 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 236.672 MB.
INFO: [XFORM 203-510] Pipelining loop 'mul_v2_label0' (mul_v2/mul_v2.cl:68) in function 'mul_v2' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:32)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 257.459 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:32:22) in function 'mul_v2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Y' in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 260.401 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_mul_v2_label0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mul_v2_label0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 46, loop 'mul_v2_label0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 260.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 261.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 261.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 262.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_mul_v2_label0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_mul_v2_label0' pipeline 'mul_v2_label0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_mul_v2_label0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 264.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_6_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 267.306 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_Pipeline_mul_v2_label0_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.116 seconds; current allocated memory: 273.843 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.841 seconds; current allocated memory: 279.879 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 8.941 seconds; current allocated memory: 279.865 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.762 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:37:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.581 seconds; current allocated memory: 234.141 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:44:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:46:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:45:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.402 seconds; current allocated memory: 235.936 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 235.937 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 237.273 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 236.571 MB.
INFO: [XFORM 203-510] Pipelining loop 'XCL_WG_DIM_Z' in function 'mul_v2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'XCL_WG_DIM_Z' in function 'mul_v2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'XCL_WG_DIM_Y' in function 'mul_v2' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:32) in function 'mul_v2' completely with a factor of 6.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 258.638 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 257.504 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_Z'.
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_3_read', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) and bus request operation ('empty_42', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_3_read', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) and bus request operation ('empty_42', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_3_read', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) and bus request operation ('empty_42', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_3_read', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) and bus request operation ('empty_42', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('gmem_addr_19_read', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) and bus request operation ('empty_42', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read operation ('gmem_addr_27_read', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) and bus request operation ('empty_42', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus read operation ('gmem_addr_31_read', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) and bus request operation ('empty_42', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus read operation ('gmem_addr_33_read', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) and bus request operation ('empty_42', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus read operation ('gmem_addr_33_read', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) and bus request operation ('empty_42', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus read operation ('gmem_addr_33_read', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) and bus request operation ('empty_42', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus read operation ('gmem_addr_33_read', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) and bus request operation ('empty_42', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus read operation ('gmem_addr_35_read', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) and bus request operation ('empty_42', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'XCL_WG_DIM_Z': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.703 seconds; current allocated memory: 261.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.636 seconds; current allocated memory: 266.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_6ns_6s_1ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32s_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_32_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32s_32ns_6_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.366 seconds; current allocated memory: 276.820 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.786 seconds; current allocated memory: 293.105 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.902 seconds; current allocated memory: 300.163 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12 seconds. CPU system time: 2 seconds. Elapsed time: 16.539 seconds; current allocated memory: 300.149 MB.
INFO: [HLS 200-112] Total CPU user time: 14 seconds. Total CPU system time: 3 seconds. Total elapsed time: 18.212 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:37:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.587 seconds; current allocated memory: 234.141 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:44:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:46:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:45:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mul_v2/mul_v2.cl:32:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.697 seconds; current allocated memory: 236.545 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 236.545 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 238.619 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 237.584 MB.
INFO: [XFORM 203-510] Pipelining loop 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:32) in function 'mul_v2' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:32)...88 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 259.240 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'XCL_WG_DIM_Y' in function 'mul_v2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 264.349 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_XCL_WG_DIM_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_X'.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_33', mul_v2/mul_v2.cl:78) on port 'gmem' (mul_v2/mul_v2.cl:78) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_34', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_35', mul_v2/mul_v2.cl:80) on port 'gmem' (mul_v2/mul_v2.cl:80) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_36', mul_v2/mul_v2.cl:81) on port 'gmem' (mul_v2/mul_v2.cl:81) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_43', mul_v2/mul_v2.cl:88) on port 'gmem' (mul_v2/mul_v2.cl:88) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_47', mul_v2/mul_v2.cl:92) on port 'gmem' (mul_v2/mul_v2.cl:92) due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_49', mul_v2/mul_v2.cl:94) on port 'gmem' (mul_v2/mul_v2.cl:94) due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 27, loop 'XCL_WG_DIM_X'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 265.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 266.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.605 seconds; current allocated memory: 267.842 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 269.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_XCL_WG_DIM_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_XCL_WG_DIM_X' pipeline 'XCL_WG_DIM_X' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_XCL_WG_DIM_X'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.771 seconds; current allocated memory: 272.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6s_6_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6s_6_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_3ns_32ns_32_7_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_4ns_32ns_32_8_seq_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_32_9_seq_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6ns_32ns_32_10_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_32_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_6_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_32_7_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_32_8_seq_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_32_9_seq_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_32ns_32_10_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.278 seconds; current allocated memory: 280.418 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.731 seconds; current allocated memory: 290.056 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.921 seconds; current allocated memory: 296.905 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 12.694 seconds; current allocated memory: 296.891 MB.
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.389 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:44:9
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:37:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.578 seconds; current allocated memory: 234.189 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:45:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:47:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:46:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mul_v2/mul_v2.cl:32:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.685 seconds; current allocated memory: 236.546 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 236.547 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 238.620 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 237.585 MB.
INFO: [XFORM 203-510] Pipelining loop 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:32) in function 'mul_v2' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:32)...88 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 259.241 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'XCL_WG_DIM_Y' in function 'mul_v2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 264.350 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_XCL_WG_DIM_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_X'.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_33', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_34', mul_v2/mul_v2.cl:80) on port 'gmem' (mul_v2/mul_v2.cl:80) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_35', mul_v2/mul_v2.cl:81) on port 'gmem' (mul_v2/mul_v2.cl:81) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_36', mul_v2/mul_v2.cl:82) on port 'gmem' (mul_v2/mul_v2.cl:82) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_43', mul_v2/mul_v2.cl:89) on port 'gmem' (mul_v2/mul_v2.cl:89) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_47', mul_v2/mul_v2.cl:93) on port 'gmem' (mul_v2/mul_v2.cl:93) due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_49', mul_v2/mul_v2.cl:95) on port 'gmem' (mul_v2/mul_v2.cl:95) due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 27, loop 'XCL_WG_DIM_X'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 265.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 266.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.603 seconds; current allocated memory: 267.858 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 269.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_XCL_WG_DIM_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_XCL_WG_DIM_X' pipeline 'XCL_WG_DIM_X' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_XCL_WG_DIM_X'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.753 seconds; current allocated memory: 272.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6s_6_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6s_6_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_3ns_32ns_32_7_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_4ns_32ns_32_8_seq_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_32_9_seq_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6ns_32ns_32_10_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_32_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_6_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_32_7_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_32_8_seq_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_32_9_seq_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_32ns_32_10_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.277 seconds; current allocated memory: 280.414 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.681 seconds; current allocated memory: 289.977 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.895 seconds; current allocated memory: 296.910 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 12.56 seconds; current allocated memory: 296.896 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.165 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:44:9
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:37:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 234.189 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:45:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:47:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:46:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mul_v2/mul_v2.cl:32:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.691 seconds; current allocated memory: 236.546 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 236.547 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 238.620 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 237.585 MB.
INFO: [XFORM 203-510] Pipelining loop 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:32) in function 'mul_v2' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:32)...88 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 259.241 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'XCL_WG_DIM_Y' in function 'mul_v2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 264.350 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_XCL_WG_DIM_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_X'.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_33', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_34', mul_v2/mul_v2.cl:80) on port 'gmem' (mul_v2/mul_v2.cl:80) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_35', mul_v2/mul_v2.cl:81) on port 'gmem' (mul_v2/mul_v2.cl:81) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_36', mul_v2/mul_v2.cl:82) on port 'gmem' (mul_v2/mul_v2.cl:82) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_43', mul_v2/mul_v2.cl:89) on port 'gmem' (mul_v2/mul_v2.cl:89) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_47', mul_v2/mul_v2.cl:93) on port 'gmem' (mul_v2/mul_v2.cl:93) due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_49', mul_v2/mul_v2.cl:95) on port 'gmem' (mul_v2/mul_v2.cl:95) due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 27, loop 'XCL_WG_DIM_X'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 265.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 266.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.606 seconds; current allocated memory: 267.858 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 269.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_XCL_WG_DIM_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_XCL_WG_DIM_X' pipeline 'XCL_WG_DIM_X' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_XCL_WG_DIM_X'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.764 seconds; current allocated memory: 272.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6s_6_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6s_6_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_3ns_32ns_32_7_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_4ns_32ns_32_8_seq_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_32_9_seq_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6ns_32ns_32_10_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_32_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_6_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_32_7_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_32_8_seq_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_32_9_seq_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_32ns_32_10_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.276 seconds; current allocated memory: 280.395 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.691 seconds; current allocated memory: 289.973 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.892 seconds; current allocated memory: 296.906 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 12.616 seconds; current allocated memory: 296.892 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.27 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:44:9
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:68:9
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:37:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.645 seconds; current allocated memory: 234.195 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:45:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:47:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:46:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.43 seconds; current allocated memory: 236.006 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 236.007 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 237.419 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 236.685 MB.
INFO: [XFORM 203-510] Pipelining loop 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:32) in function 'mul_v2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:32) in function 'mul_v2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'mul_v2_label0' (mul_v2/mul_v2.cl:66) in function 'mul_v2' completely with a factor of 18.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:32)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 258.307 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Y' in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 253.413 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'.
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_61', mul_v2/mul_v2.cl:72) on port 'gmem' (mul_v2/mul_v2.cl:72) and bus request operation ('empty_41', mul_v2/mul_v2.cl:72) on port 'gmem' (mul_v2/mul_v2.cl:72).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_61', mul_v2/mul_v2.cl:72) on port 'gmem' (mul_v2/mul_v2.cl:72) and bus request operation ('empty_41', mul_v2/mul_v2.cl:72) on port 'gmem' (mul_v2/mul_v2.cl:72).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_61', mul_v2/mul_v2.cl:72) on port 'gmem' (mul_v2/mul_v2.cl:72) and bus request operation ('empty_41', mul_v2/mul_v2.cl:72) on port 'gmem' (mul_v2/mul_v2.cl:72).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_61', mul_v2/mul_v2.cl:72) on port 'gmem' (mul_v2/mul_v2.cl:72) and bus request operation ('empty_41', mul_v2/mul_v2.cl:72) on port 'gmem' (mul_v2/mul_v2.cl:72).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus response operation ('empty_61', mul_v2/mul_v2.cl:72) on port 'gmem' (mul_v2/mul_v2.cl:72) and bus request operation ('empty_41', mul_v2/mul_v2.cl:72) on port 'gmem' (mul_v2/mul_v2.cl:72).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus response operation ('empty_61', mul_v2/mul_v2.cl:72) on port 'gmem' (mul_v2/mul_v2.cl:72) and bus request operation ('empty_41', mul_v2/mul_v2.cl:72) on port 'gmem' (mul_v2/mul_v2.cl:72).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus response operation ('empty_61', mul_v2/mul_v2.cl:72) on port 'gmem' (mul_v2/mul_v2.cl:72) and bus request operation ('empty_41', mul_v2/mul_v2.cl:72) on port 'gmem' (mul_v2/mul_v2.cl:72).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between bus response operation ('empty_61', mul_v2/mul_v2.cl:72) on port 'gmem' (mul_v2/mul_v2.cl:72) and bus request operation ('empty_41', mul_v2/mul_v2.cl:72) on port 'gmem' (mul_v2/mul_v2.cl:72).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 33, Depth = 70, loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.812 seconds; current allocated memory: 255.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.689 seconds; current allocated memory: 258.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 43 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_6_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.149 seconds; current allocated memory: 263.946 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.428 seconds; current allocated memory: 276.300 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 283.239 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 11.91 seconds; current allocated memory: 283.225 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.561 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mul_v2/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.904 seconds; current allocated memory: 241.374 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
ERROR: [HLS 207-3259] program scope variable must reside in constant address space: mul_v2/mul_v2.cl:30:6
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:59:9
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:52:26
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 234.134 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.537 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:45:9
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:38:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 234.189 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:46:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:48:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:47:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mul_v2/mul_v2.cl:33:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.806 seconds; current allocated memory: 236.546 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 236.546 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 238.617 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 237.581 MB.
INFO: [XFORM 203-510] Pipelining loop 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:33) in function 'mul_v2' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:33)...88 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 259.235 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'XCL_WG_DIM_Y' in function 'mul_v2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 264.345 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_XCL_WG_DIM_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_X'.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_33', mul_v2/mul_v2.cl:78) on port 'gmem' (mul_v2/mul_v2.cl:78) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_34', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_35', mul_v2/mul_v2.cl:80) on port 'gmem' (mul_v2/mul_v2.cl:80) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_36', mul_v2/mul_v2.cl:81) on port 'gmem' (mul_v2/mul_v2.cl:81) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_43', mul_v2/mul_v2.cl:88) on port 'gmem' (mul_v2/mul_v2.cl:88) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_47', mul_v2/mul_v2.cl:92) on port 'gmem' (mul_v2/mul_v2.cl:92) due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_XCL_WG_DIM_X' (loop 'XCL_WG_DIM_X'): Unable to schedule bus request operation ('empty_49', mul_v2/mul_v2.cl:94) on port 'gmem' (mul_v2/mul_v2.cl:94) due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 27, loop 'XCL_WG_DIM_X'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 265.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 266.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.609 seconds; current allocated memory: 267.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 269.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_XCL_WG_DIM_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_XCL_WG_DIM_X' pipeline 'XCL_WG_DIM_X' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_XCL_WG_DIM_X'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.779 seconds; current allocated memory: 272.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6s_6_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6s_6_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_3ns_32ns_32_7_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_4ns_32ns_32_8_seq_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_32_9_seq_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6ns_32ns_32_10_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_32_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_6_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_32_7_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_32_8_seq_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_32_9_seq_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_32ns_32_10_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.282 seconds; current allocated memory: 280.393 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.703 seconds; current allocated memory: 289.961 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.899 seconds; current allocated memory: 296.921 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 12.945 seconds; current allocated memory: 296.907 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.568 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:45:9
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:70:9
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:38:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.589 seconds; current allocated memory: 234.195 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:46:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:48:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:47:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.382 seconds; current allocated memory: 235.990 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 235.991 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 237.403 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 236.669 MB.
INFO: [XFORM 203-510] Pipelining loop 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:33) in function 'mul_v2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:33) in function 'mul_v2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'mul_v2_label0' (mul_v2/mul_v2.cl:68) in function 'mul_v2' completely with a factor of 18.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:33)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 258.292 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Y' in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 253.397 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'.
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_61', mul_v2/mul_v2.cl:74) on port 'gmem' (mul_v2/mul_v2.cl:74) and bus request operation ('empty_41', mul_v2/mul_v2.cl:74) on port 'gmem' (mul_v2/mul_v2.cl:74).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_61', mul_v2/mul_v2.cl:74) on port 'gmem' (mul_v2/mul_v2.cl:74) and bus request operation ('empty_41', mul_v2/mul_v2.cl:74) on port 'gmem' (mul_v2/mul_v2.cl:74).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_61', mul_v2/mul_v2.cl:74) on port 'gmem' (mul_v2/mul_v2.cl:74) and bus request operation ('empty_41', mul_v2/mul_v2.cl:74) on port 'gmem' (mul_v2/mul_v2.cl:74).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_61', mul_v2/mul_v2.cl:74) on port 'gmem' (mul_v2/mul_v2.cl:74) and bus request operation ('empty_41', mul_v2/mul_v2.cl:74) on port 'gmem' (mul_v2/mul_v2.cl:74).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus response operation ('empty_61', mul_v2/mul_v2.cl:74) on port 'gmem' (mul_v2/mul_v2.cl:74) and bus request operation ('empty_41', mul_v2/mul_v2.cl:74) on port 'gmem' (mul_v2/mul_v2.cl:74).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus response operation ('empty_61', mul_v2/mul_v2.cl:74) on port 'gmem' (mul_v2/mul_v2.cl:74) and bus request operation ('empty_41', mul_v2/mul_v2.cl:74) on port 'gmem' (mul_v2/mul_v2.cl:74).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus response operation ('empty_61', mul_v2/mul_v2.cl:74) on port 'gmem' (mul_v2/mul_v2.cl:74) and bus request operation ('empty_41', mul_v2/mul_v2.cl:74) on port 'gmem' (mul_v2/mul_v2.cl:74).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between bus response operation ('empty_61', mul_v2/mul_v2.cl:74) on port 'gmem' (mul_v2/mul_v2.cl:74) and bus request operation ('empty_41', mul_v2/mul_v2.cl:74) on port 'gmem' (mul_v2/mul_v2.cl:74).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 33, Depth = 70, loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.842 seconds; current allocated memory: 255.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.699 seconds; current allocated memory: 258.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 43 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_6_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.146 seconds; current allocated memory: 263.929 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.433 seconds; current allocated memory: 276.241 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.877 seconds; current allocated memory: 283.231 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 11.81 seconds; current allocated memory: 283.217 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.418 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
ERROR: [HLS 207-3259] program scope variable must reside in constant address space: mul_v2/mul_v2.cl:29:6
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:59:9
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:70:9
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:52:26
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.632 seconds; current allocated memory: 234.119 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.202 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:69:9
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:38:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.576 seconds; current allocated memory: 234.189 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:45:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:47:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:46:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.402 seconds; current allocated memory: 236.005 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 236.006 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 237.418 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 236.684 MB.
INFO: [XFORM 203-510] Pipelining loop 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:33) in function 'mul_v2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:33) in function 'mul_v2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'mul_v2_label0' (mul_v2/mul_v2.cl:67) in function 'mul_v2' completely with a factor of 18.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:33)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 258.322 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Y' in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 253.412 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'.
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_61', mul_v2/mul_v2.cl:73) on port 'gmem' (mul_v2/mul_v2.cl:73) and bus request operation ('empty_41', mul_v2/mul_v2.cl:73) on port 'gmem' (mul_v2/mul_v2.cl:73).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_61', mul_v2/mul_v2.cl:73) on port 'gmem' (mul_v2/mul_v2.cl:73) and bus request operation ('empty_41', mul_v2/mul_v2.cl:73) on port 'gmem' (mul_v2/mul_v2.cl:73).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_61', mul_v2/mul_v2.cl:73) on port 'gmem' (mul_v2/mul_v2.cl:73) and bus request operation ('empty_41', mul_v2/mul_v2.cl:73) on port 'gmem' (mul_v2/mul_v2.cl:73).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_61', mul_v2/mul_v2.cl:73) on port 'gmem' (mul_v2/mul_v2.cl:73) and bus request operation ('empty_41', mul_v2/mul_v2.cl:73) on port 'gmem' (mul_v2/mul_v2.cl:73).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus response operation ('empty_61', mul_v2/mul_v2.cl:73) on port 'gmem' (mul_v2/mul_v2.cl:73) and bus request operation ('empty_41', mul_v2/mul_v2.cl:73) on port 'gmem' (mul_v2/mul_v2.cl:73).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus response operation ('empty_61', mul_v2/mul_v2.cl:73) on port 'gmem' (mul_v2/mul_v2.cl:73) and bus request operation ('empty_41', mul_v2/mul_v2.cl:73) on port 'gmem' (mul_v2/mul_v2.cl:73).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus response operation ('empty_61', mul_v2/mul_v2.cl:73) on port 'gmem' (mul_v2/mul_v2.cl:73) and bus request operation ('empty_41', mul_v2/mul_v2.cl:73) on port 'gmem' (mul_v2/mul_v2.cl:73).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between bus response operation ('empty_61', mul_v2/mul_v2.cl:73) on port 'gmem' (mul_v2/mul_v2.cl:73) and bus request operation ('empty_41', mul_v2/mul_v2.cl:73) on port 'gmem' (mul_v2/mul_v2.cl:73).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 33, Depth = 70, loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.797 seconds; current allocated memory: 255.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.683 seconds; current allocated memory: 258.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 43 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_6_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.122 seconds; current allocated memory: 263.913 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.371 seconds; current allocated memory: 276.232 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.873 seconds; current allocated memory: 283.238 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 11.65 seconds; current allocated memory: 283.224 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.247 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mul_v2/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.336 seconds; current allocated memory: 241.386 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:69:9
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:38:26
INFO: [HLS 200-10] Analyzing design file 'mul_v2.c' ... 
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:7:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:8:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:9:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:10:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:11:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:13:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:14:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:15:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:16:34
ERROR: [HLS 207-3771] use of undeclared identifier 'filter': mul_v2.c:30:137
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.46 seconds; current allocated memory: 234.620 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.228 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:69:9
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:38:26
INFO: [HLS 200-10] Analyzing design file 'mul_v2.c' ... 
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:7:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:8:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:9:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:10:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:11:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:13:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:14:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:15:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:16:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:7:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:8:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:9:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:10:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:11:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:13:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:14:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:15:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:16:34
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.962 seconds; current allocated memory: 235.286 MB.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.148 seconds; current allocated memory: 235.306 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.751 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:69:9
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:38:26
INFO: [HLS 200-10] Analyzing design file 'mul_v2.c' ... 
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:7:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:8:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:9:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:10:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:11:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:13:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:14:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:15:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:16:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:7:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:8:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:9:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:10:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:11:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:13:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:14:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:15:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:16:34
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.788 seconds; current allocated memory: 235.280 MB.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.961 seconds; current allocated memory: 235.300 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.568 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:69:9
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:38:26
INFO: [HLS 200-10] Analyzing design file 'mul_v2.c' ... 
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:7:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:8:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:9:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:10:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:11:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:13:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:14:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:15:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:16:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:7:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:8:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:9:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:10:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:11:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:13:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:14:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:15:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:16:34
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.817 seconds; current allocated memory: 235.280 MB.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.981 seconds; current allocated memory: 235.300 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.603 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
INFO: [HLS 200-10] Analyzing design file 'mul_v2.c' ... 
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:7:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:8:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:9:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:10:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:11:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:13:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:14:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:15:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:16:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:7:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:8:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:9:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:10:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:11:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:13:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:14:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:15:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:16:34
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.784 seconds; current allocated memory: 235.262 MB.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.944 seconds; current allocated memory: 235.297 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.558 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2.c' ... 
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:7:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:8:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:9:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:10:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:11:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:13:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:14:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:15:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:16:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:7:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:8:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:9:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:10:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:11:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:13:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:14:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:15:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:16:34
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.316 seconds; current allocated memory: 235.208 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 50 and bit width 32 in loop 'anonymous'(mul_v2.c:50:3) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mul_v2.c:50:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.467 seconds; current allocated memory: 236.629 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 236.629 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 237.858 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 237.121 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_4' (mul_v2.c:43) in function 'mul_v2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mul_v2' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 257.832 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_3' (mul_v2.c:42:28) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (mul_v2.c:41:27) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (mul_v2.c:40:28) in function 'mul_v2'.
INFO: [HLS 200-472] Inferring partial write operation for 'value' (mul_v2.c:44:38)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 270.316 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_3_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp1_mid123) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_42_3_VITIS_LOOP_43_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'VITIS_LOOP_40_1_VITIS_LOOP_42_3_VITIS_LOOP_43_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 271.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 271.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 271.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 272.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 272.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 272.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_3_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_3_VITIS_LOOP_43_4' pipeline 'VITIS_LOOP_40_1_VITIS_LOOP_42_3_VITIS_LOOP_43_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6s_3ns_6_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6s_6ns_6s_6ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_6s_3ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2s_6s_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_2ns_32ns_32_6_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_6ns_32ns_32_10_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_2ns_32ns_2_6_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_6ns_32ns_32_10_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_3_VITIS_LOOP_43_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 274.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.764 seconds; current allocated memory: 277.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'I' and 'O' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'mul_v2/nk' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 278.724 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_3_VITIS_LOOP_43_4_mul_v2_filter' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mul_v2_value_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.987 seconds; current allocated memory: 284.586 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 290.356 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 9.797 seconds; current allocated memory: 290.342 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.399 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2.c' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'wi': mul_v2.c:7:34
WARNING: [HLS 207-5523] invalid variable expr : mul_v2.c:7:34
ERROR: [HLS 207-3771] use of undeclared identifier 'hi': mul_v2.c:8:34
WARNING: [HLS 207-5523] invalid variable expr : mul_v2.c:8:34
ERROR: [HLS 207-3771] use of undeclared identifier 'ci': mul_v2.c:9:34
WARNING: [HLS 207-5523] invalid variable expr : mul_v2.c:9:34
ERROR: [HLS 207-3771] use of undeclared identifier 'wk': mul_v2.c:10:34
WARNING: [HLS 207-5523] invalid variable expr : mul_v2.c:10:34
ERROR: [HLS 207-3771] use of undeclared identifier 'nk': mul_v2.c:11:34
WARNING: [HLS 207-5523] invalid variable expr : mul_v2.c:11:34
ERROR: [HLS 207-3771] use of undeclared identifier 'wo': mul_v2.c:13:34
WARNING: [HLS 207-5523] invalid variable expr : mul_v2.c:13:34
ERROR: [HLS 207-3771] use of undeclared identifier 'ho': mul_v2.c:14:34
WARNING: [HLS 207-5523] invalid variable expr : mul_v2.c:14:34
ERROR: [HLS 207-3771] use of undeclared identifier 'co': mul_v2.c:15:34
WARNING: [HLS 207-5523] invalid variable expr : mul_v2.c:15:34
ERROR: [HLS 207-3771] use of undeclared identifier 's': mul_v2.c:16:34
WARNING: [HLS 207-5523] invalid variable expr : mul_v2.c:16:34
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:41:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:41:13
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.906 seconds; current allocated memory: 234.605 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.496 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2.c' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'wi': mul_v2.c:7:34
WARNING: [HLS 207-5523] invalid variable expr : mul_v2.c:7:34
ERROR: [HLS 207-3771] use of undeclared identifier 'hi': mul_v2.c:8:34
WARNING: [HLS 207-5523] invalid variable expr : mul_v2.c:8:34
ERROR: [HLS 207-3771] use of undeclared identifier 'ci': mul_v2.c:9:34
WARNING: [HLS 207-5523] invalid variable expr : mul_v2.c:9:34
ERROR: [HLS 207-3771] use of undeclared identifier 'wk': mul_v2.c:10:34
WARNING: [HLS 207-5523] invalid variable expr : mul_v2.c:10:34
ERROR: [HLS 207-3771] use of undeclared identifier 'nk': mul_v2.c:11:34
WARNING: [HLS 207-5523] invalid variable expr : mul_v2.c:11:34
ERROR: [HLS 207-3771] use of undeclared identifier 'wo': mul_v2.c:13:34
WARNING: [HLS 207-5523] invalid variable expr : mul_v2.c:13:34
ERROR: [HLS 207-3771] use of undeclared identifier 'ho': mul_v2.c:14:34
WARNING: [HLS 207-5523] invalid variable expr : mul_v2.c:14:34
ERROR: [HLS 207-3771] use of undeclared identifier 'co': mul_v2.c:15:34
WARNING: [HLS 207-5523] invalid variable expr : mul_v2.c:15:34
ERROR: [HLS 207-3771] use of undeclared identifier 's': mul_v2.c:16:34
WARNING: [HLS 207-5523] invalid variable expr : mul_v2.c:16:34
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:41:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:41:13
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:42:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:42:13
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:43:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:43:13
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:44:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:44:13
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:45:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:45:13
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:46:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:46:13
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:47:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:47:13
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:48:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:48:13
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:49:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:49:12
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.069 seconds; current allocated memory: 234.952 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.668 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2.c' ... 
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:7:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:8:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:9:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:10:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:11:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:13:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:14:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:15:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:16:34
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:41:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:41:13
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:42:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:42:13
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:43:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:43:13
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:44:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:44:13
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:45:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:45:13
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:46:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:46:13
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:47:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:47:13
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:48:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:48:13
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:49:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:49:12
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:7:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:8:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:9:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:10:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:11:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:13:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:14:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:15:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:16:34
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:41:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:41:13
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:42:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:42:13
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:43:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:43:13
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:44:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:44:13
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:45:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:45:13
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:46:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:46:13
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:47:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:47:13
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:48:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:48:13
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'void *': mul_v2.c:49:10
INFO: [HLS 207-4409] passing argument to parameter '_Dst' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:64
WARNING: [HLS 207-4050] incompatible integer to pointer conversion passing 'int' to parameter of type 'const void *': mul_v2.c:49:12
INFO: [HLS 207-4409] passing argument to parameter '_Src' here: G:/dev_tools/xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:95
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.745 seconds; current allocated memory: 235.889 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.408 seconds; current allocated memory: 236.392 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.002 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2.c' ... 
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:7:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:8:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:9:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:10:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:11:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:13:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:14:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:15:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:16:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:7:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:8:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:9:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:10:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:11:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:13:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:14:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:15:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mul_v2.c:16:34
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.283 seconds; current allocated memory: 235.208 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 50 and bit width 32 in loop 'anonymous'(mul_v2.c:62:3) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mul_v2.c:62:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.423 seconds; current allocated memory: 236.629 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 236.630 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 237.853 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 237.138 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_4' (mul_v2.c:55) in function 'mul_v2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mul_v2' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2.c:4)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 257.942 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_3' (mul_v2.c:54:28) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_2' (mul_v2.c:53:27) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_52_1' (mul_v2.c:52:28) in function 'mul_v2'.
INFO: [HLS 200-472] Inferring partial write operation for 'value' (mul_v2.c:56:38)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 270.566 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 271.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 271.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 272.040 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 272.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 272.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 272.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4' pipeline 'VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_5ns_5_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 274.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.799 seconds; current allocated memory: 276.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_wi' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_hi' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_ci' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_wk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_nk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_wo' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_ho' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_co' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'I' and 'O' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_wi' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_hi' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_ci' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_wk' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_nk' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_wo' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_ho' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_co' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_s' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 278.226 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4_mul_v2_filter' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mul_v2_value_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.768 seconds; current allocated memory: 283.166 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.656 seconds; current allocated memory: 289.232 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 9.257 seconds; current allocated memory: 289.219 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.842 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mul_v2/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.932 seconds; current allocated memory: 241.057 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2.c' ... 
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mul_v2.c:6:23
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mul_v2.c:7:23
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mul_v2.c:8:23
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mul_v2.c:9:23
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mul_v2.c:10:23
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mul_v2.c:11:23
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mul_v2.c:12:23
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mul_v2.c:13:23
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mul_v2.c:14:23
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mul_v2.c:15:23
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mul_v2.c:16:23
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mul_v2.c:6:23
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mul_v2.c:7:23
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mul_v2.c:8:23
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mul_v2.c:9:23
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mul_v2.c:10:23
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mul_v2.c:11:23
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mul_v2.c:12:23
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mul_v2.c:13:23
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mul_v2.c:14:23
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mul_v2.c:15:23
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mul_v2.c:16:23
WARNING: [HLS 207-5301] unused parameter '_wi': mul_v2.c:4:75
WARNING: [HLS 207-5301] unused parameter '_hi': mul_v2.c:4:84
WARNING: [HLS 207-5301] unused parameter '_ci': mul_v2.c:4:93
WARNING: [HLS 207-5301] unused parameter '_wk': mul_v2.c:4:102
WARNING: [HLS 207-5301] unused parameter '_nk': mul_v2.c:4:111
WARNING: [HLS 207-5301] unused parameter '_wo': mul_v2.c:4:129
WARNING: [HLS 207-5301] unused parameter '_ho': mul_v2.c:4:138
WARNING: [HLS 207-5301] unused parameter '_co': mul_v2.c:4:147
WARNING: [HLS 207-5301] unused parameter '_s': mul_v2.c:4:156
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.417 seconds; current allocated memory: 235.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.395 seconds; current allocated memory: 236.724 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 236.725 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 237.892 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 237.160 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_4' (mul_v2.c:55) in function 'mul_v2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mul_v2' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 257.849 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_3' (mul_v2.c:54:28) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_2' (mul_v2.c:53:27) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_52_1' (mul_v2.c:52:28) in function 'mul_v2'.
INFO: [HLS 200-472] Inferring partial write operation for 'value' (mul_v2.c:56:38)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 270.057 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 270.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 271.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 271.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 271.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 271.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 271.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4' pipeline 'VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 272.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 274.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_wi' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_hi' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_ci' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_wk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_nk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_wo' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_ho' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_co' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_wi' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_hi' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_ci' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_wk' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_nk' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_wo' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_ho' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_co' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_s' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 274.865 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4_mul_v2_filter' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mul_v2_value_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.544 seconds; current allocated memory: 277.108 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 281.795 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.72 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.399 seconds; current allocated memory: 281.781 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.009 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2.c' ... 
WARNING: [HLS 207-5532] unexpected pragma parameter 'depth': mul_v2.c:6:51
WARNING: [HLS 207-5532] unexpected pragma parameter 'depth': mul_v2.c:7:53
WARNING: [HLS 207-5532] unexpected pragma parameter 'depth': mul_v2.c:8:53
WARNING: [HLS 207-5532] unexpected pragma parameter 'depth': mul_v2.c:9:53
WARNING: [HLS 207-5532] unexpected pragma parameter 'depth': mul_v2.c:10:53
WARNING: [HLS 207-5532] unexpected pragma parameter 'depth': mul_v2.c:11:53
WARNING: [HLS 207-5532] unexpected pragma parameter 'depth': mul_v2.c:12:51
WARNING: [HLS 207-5532] unexpected pragma parameter 'depth': mul_v2.c:13:53
WARNING: [HLS 207-5532] unexpected pragma parameter 'depth': mul_v2.c:14:53
WARNING: [HLS 207-5532] unexpected pragma parameter 'depth': mul_v2.c:15:53
WARNING: [HLS 207-5532] unexpected pragma parameter 'depth': mul_v2.c:16:52
WARNING: [HLS 207-5532] unexpected pragma parameter 'depth': mul_v2.c:6:51
WARNING: [HLS 207-5532] unexpected pragma parameter 'depth': mul_v2.c:7:53
WARNING: [HLS 207-5532] unexpected pragma parameter 'depth': mul_v2.c:8:53
WARNING: [HLS 207-5532] unexpected pragma parameter 'depth': mul_v2.c:9:53
WARNING: [HLS 207-5532] unexpected pragma parameter 'depth': mul_v2.c:10:53
WARNING: [HLS 207-5532] unexpected pragma parameter 'depth': mul_v2.c:11:53
WARNING: [HLS 207-5532] unexpected pragma parameter 'depth': mul_v2.c:12:51
WARNING: [HLS 207-5532] unexpected pragma parameter 'depth': mul_v2.c:13:53
WARNING: [HLS 207-5532] unexpected pragma parameter 'depth': mul_v2.c:14:53
WARNING: [HLS 207-5532] unexpected pragma parameter 'depth': mul_v2.c:15:53
WARNING: [HLS 207-5532] unexpected pragma parameter 'depth': mul_v2.c:16:52
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.377 seconds; current allocated memory: 235.256 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.36 seconds; current allocated memory: 236.627 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 236.628 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 237.794 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 237.063 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_4' (mul_v2.c:55) in function 'mul_v2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mul_v2' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 257.736 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_3' (mul_v2.c:54:28) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_2' (mul_v2.c:53:27) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_52_1' (mul_v2.c:52:28) in function 'mul_v2'.
INFO: [HLS 200-472] Inferring partial write operation for 'value' (mul_v2.c:56:38)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 269.959 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 270.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 270.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 271.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 271.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 271.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 271.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4' pipeline 'VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 272.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 274.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_wi' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_hi' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_ci' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_wk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_nk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_wo' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_ho' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_co' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_wi' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_hi' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_ci' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_wk' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_nk' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_wo' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_ho' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_co' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/p_s' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 274.793 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4_mul_v2_filter' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mul_v2_value_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 277.013 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.467 seconds; current allocated memory: 281.638 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.72 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 8.271 seconds; current allocated memory: 281.624 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.888 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2.c' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mul_v2.c:16:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.227 seconds; current allocated memory: 235.078 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.369 seconds; current allocated memory: 236.465 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 236.466 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 237.643 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 236.925 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'I' (mul_v2.c:4) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'O' (mul_v2.c:4) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_4' (mul_v2.c:55) in function 'mul_v2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mul_v2' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 257.615 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_3' (mul_v2.c:54:28) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_2' (mul_v2.c:53:27) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_52_1' (mul_v2.c:52:28) in function 'mul_v2'.
INFO: [HLS 200-472] Inferring partial write operation for 'value' (mul_v2.c:56:38)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 269.931 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 270.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 270.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 271.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 271.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 271.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 271.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4' pipeline 'VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 272.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 274.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/p_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'I', 'p_wi', 'p_hi', 'p_ci', 'p_wk', 'p_nk', 'O', 'p_wo', 'p_ho', 'p_co' and 'p_s' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 274.887 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4_mul_v2_filter' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mul_v2_value_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 278.150 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.578 seconds; current allocated memory: 282.967 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.72 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 8.272 seconds; current allocated memory: 282.953 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.857 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mul_v2/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.896 seconds; current allocated memory: 240.025 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:8:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.599 seconds; current allocated memory: 234.288 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:16:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:18:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:17:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mul_v2/mul_v2.cl:3:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.448 seconds; current allocated memory: 236.170 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 236.170 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 237.631 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 236.894 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.1.1' (mul_v2/mul_v2.cl:35) in function 'mul_v2' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 257.808 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:3:22) in function 'mul_v2'.
WARNING: [HLS 200-960] Cannot flatten loop 'XCL_WG_DIM_Y' in function 'mul_v2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 260.942 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_XCL_WG_DIM_X_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_X_L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 47, loop 'XCL_WG_DIM_X_L'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 261.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 261.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 262.635 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 263.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_XCL_WG_DIM_X_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_XCL_WG_DIM_X_L' pipeline 'XCL_WG_DIM_X_L' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_XCL_WG_DIM_X_L'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 265.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/lim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's', 'lim' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_6s_6s_6ns_6_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 269.295 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_L_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 276.303 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.894 seconds; current allocated memory: 282.324 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 8.993 seconds; current allocated memory: 282.310 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.619 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:8:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 234.288 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:15:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:17:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:16:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mul_v2/mul_v2.cl:3:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.418 seconds; current allocated memory: 236.186 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 236.186 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 237.626 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 236.895 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.1.1' (mul_v2/mul_v2.cl:34) in function 'mul_v2' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 257.761 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:3:22) in function 'mul_v2'.
WARNING: [HLS 200-960] Cannot flatten loop 'XCL_WG_DIM_Y' (mul_v2/mul_v2.cl:3:22) in function 'mul_v2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 260.700 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_XCL_WG_DIM_X_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_X_L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'XCL_WG_DIM_X_L'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 261.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 261.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 262.111 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 262.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_XCL_WG_DIM_X_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_XCL_WG_DIM_X_L' pipeline 'XCL_WG_DIM_X_L' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_32_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_32_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_XCL_WG_DIM_X_L'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 264.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_6_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 267.109 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_L_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.966 seconds; current allocated memory: 273.244 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.856 seconds; current allocated memory: 279.250 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 8.308 seconds; current allocated memory: 279.236 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.922 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:36:9
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:8:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 234.289 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:15:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:17:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:16:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mul_v2/mul_v2.cl:3:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.398 seconds; current allocated memory: 236.187 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 236.188 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 237.627 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 236.896 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.1.1' (mul_v2/mul_v2.cl:34) in function 'mul_v2' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 257.777 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:3:22) in function 'mul_v2'.
WARNING: [HLS 200-960] Cannot flatten loop 'XCL_WG_DIM_Y' (mul_v2/mul_v2.cl:3:22) in function 'mul_v2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 260.701 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_XCL_WG_DIM_X_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_X_L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'XCL_WG_DIM_X_L'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 261.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 261.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 262.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 262.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_XCL_WG_DIM_X_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_XCL_WG_DIM_X_L' pipeline 'XCL_WG_DIM_X_L' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_32_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_32_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_XCL_WG_DIM_X_L'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 263.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_6_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 267.095 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_L_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.968 seconds; current allocated memory: 273.242 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.855 seconds; current allocated memory: 279.274 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 8.262 seconds; current allocated memory: 279.260 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.873 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:48:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 234.274 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.31 seconds; current allocated memory: 236.067 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 236.067 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 237.438 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 236.709 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.1' (mul_v2/mul_v2.cl:73) in function 'mul_v2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (mul_v2/mul_v2.cl:73) in function 'mul_v2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (mul_v2/mul_v2.cl:74) in function 'mul_v2' completely with a factor of 18.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:43)...21 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 258.268 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (mul_v2/mul_v2.cl:72:3) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (mul_v2/mul_v2.cl:71:2) in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 253.059 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_28', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_28', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_28', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_28', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_28', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_28', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_28', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_28', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 33, Depth = 38, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.771 seconds; current allocated memory: 255.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 257.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.105 seconds; current allocated memory: 262.830 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.421 seconds; current allocated memory: 274.696 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.825 seconds; current allocated memory: 281.451 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 11.406 seconds; current allocated memory: 281.437 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.039 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:72:9
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:74:9
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:76:9
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:78:9
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:48:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 234.278 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.362 seconds; current allocated memory: 236.069 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 236.069 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 237.424 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 236.695 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.1' (mul_v2/mul_v2.cl:75) in function 'mul_v2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (mul_v2/mul_v2.cl:75) in function 'mul_v2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (mul_v2/mul_v2.cl:77) in function 'mul_v2' completely with a factor of 18.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:43)...21 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 258.255 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (mul_v2/mul_v2.cl:73:3) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (mul_v2/mul_v2.cl:71:2) in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 253.046 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79) and bus request operation ('empty_28', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79) and bus request operation ('empty_28', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79) and bus request operation ('empty_28', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79) and bus request operation ('empty_28', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79) and bus request operation ('empty_28', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79) and bus request operation ('empty_28', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79) and bus request operation ('empty_28', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79) and bus request operation ('empty_28', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 33, Depth = 38, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.742 seconds; current allocated memory: 255.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.554 seconds; current allocated memory: 257.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 262.870 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.395 seconds; current allocated memory: 274.650 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.818 seconds; current allocated memory: 281.320 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 11.328 seconds; current allocated memory: 281.306 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.941 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5541] unknown HLS pragma ignored: mul_v2/mul_v2.cl:72:9
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:48:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.576 seconds; current allocated memory: 234.276 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.354 seconds; current allocated memory: 236.051 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 236.052 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 237.407 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 236.678 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.1' (mul_v2/mul_v2.cl:74) in function 'mul_v2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (mul_v2/mul_v2.cl:74) in function 'mul_v2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (mul_v2/mul_v2.cl:75) in function 'mul_v2' completely with a factor of 18.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:43)...21 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 258.253 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (mul_v2/mul_v2.cl:73:3) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (mul_v2/mul_v2.cl:71:2) in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 253.028 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:76) on port 'gmem' (mul_v2/mul_v2.cl:76) and bus request operation ('empty_28', mul_v2/mul_v2.cl:76) on port 'gmem' (mul_v2/mul_v2.cl:76).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:76) on port 'gmem' (mul_v2/mul_v2.cl:76) and bus request operation ('empty_28', mul_v2/mul_v2.cl:76) on port 'gmem' (mul_v2/mul_v2.cl:76).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:76) on port 'gmem' (mul_v2/mul_v2.cl:76) and bus request operation ('empty_28', mul_v2/mul_v2.cl:76) on port 'gmem' (mul_v2/mul_v2.cl:76).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:76) on port 'gmem' (mul_v2/mul_v2.cl:76) and bus request operation ('empty_28', mul_v2/mul_v2.cl:76) on port 'gmem' (mul_v2/mul_v2.cl:76).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:76) on port 'gmem' (mul_v2/mul_v2.cl:76) and bus request operation ('empty_28', mul_v2/mul_v2.cl:76) on port 'gmem' (mul_v2/mul_v2.cl:76).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:76) on port 'gmem' (mul_v2/mul_v2.cl:76) and bus request operation ('empty_28', mul_v2/mul_v2.cl:76) on port 'gmem' (mul_v2/mul_v2.cl:76).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:76) on port 'gmem' (mul_v2/mul_v2.cl:76) and bus request operation ('empty_28', mul_v2/mul_v2.cl:76) on port 'gmem' (mul_v2/mul_v2.cl:76).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:76) on port 'gmem' (mul_v2/mul_v2.cl:76) and bus request operation ('empty_28', mul_v2/mul_v2.cl:76) on port 'gmem' (mul_v2/mul_v2.cl:76).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 33, Depth = 38, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 255.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 257.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 262.831 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.425 seconds; current allocated memory: 274.609 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.825 seconds; current allocated memory: 281.282 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 11.334 seconds; current allocated memory: 281.268 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.006 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: set_directive_pipeline mul_v2/mul_v2_label0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:48:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 234.259 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.337 seconds; current allocated memory: 236.035 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 236.036 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 237.410 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 236.681 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.1' (mul_v2/mul_v2.cl:73) in function 'mul_v2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (mul_v2/mul_v2.cl:73) in function 'mul_v2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (mul_v2/mul_v2.cl:74) in function 'mul_v2' completely with a factor of 18.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:43)...21 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 258.258 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (mul_v2/mul_v2.cl:72:3) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'mul_v2_label0' (mul_v2/mul_v2.cl:72:11) in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 253.037 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mul_v2_label0_L'.
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_L'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_28', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_L'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_28', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_L'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_28', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_L'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_28', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_L'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_28', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_L'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_28', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_L'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_28', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_L'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between bus response operation ('empty_48', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_28', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 33, Depth = 38, loop 'mul_v2_label0_L'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.719 seconds; current allocated memory: 255.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.553 seconds; current allocated memory: 257.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2' pipeline 'mul_v2_label0_L' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.055 seconds; current allocated memory: 262.840 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.379 seconds; current allocated memory: 274.657 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.822 seconds; current allocated memory: 281.317 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 11.245 seconds; current allocated memory: 281.303 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.869 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: set_directive_pipeline mul_v2/mul_v2_label0 
INFO: [HLS 200-1510] Running: set_directive_unroll mul_v2/mul_v2_label1 
INFO: [HLS 200-1510] Running: set_directive_unroll mul_v2/mul_v2_label2 
INFO: [HLS 200-1510] Running: set_directive_unroll mul_v2/mul_v2_label3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:48:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 234.261 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.337 seconds; current allocated memory: 236.068 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 236.069 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 237.434 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 236.705 MB.
INFO: [XFORM 203-510] Pipelining loop 'mul_v2_label2' (mul_v2/mul_v2.cl:73) in function 'mul_v2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mul_v2_label2' (mul_v2/mul_v2.cl:73) in function 'mul_v2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'mul_v2_label3' (mul_v2/mul_v2.cl:74) in function 'mul_v2' completely with a factor of 18.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:43)...21 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 258.283 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'mul_v2_label1' (mul_v2/mul_v2.cl:72:25) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'mul_v2_label0' (mul_v2/mul_v2.cl:71:24) in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 253.087 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'.
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 33, Depth = 38, loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.733 seconds; current allocated memory: 255.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 257.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2' pipeline 'mul_v2_label0_mul_v2_label1_mul_v2_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.048 seconds; current allocated memory: 262.890 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.388 seconds; current allocated memory: 274.711 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.818 seconds; current allocated memory: 281.406 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 11.223 seconds; current allocated memory: 281.392 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.825 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: set_directive_pipeline mul_v2/mul_v2_label0 
INFO: [HLS 200-1510] Running: set_directive_unroll mul_v2/mul_v2_label1 
INFO: [HLS 200-1510] Running: set_directive_unroll mul_v2/mul_v2_label2 
INFO: [HLS 200-1510] Running: set_directive_unroll mul_v2/mul_v2_label3 
INFO: [HLS 200-1510] Running: set_directive_dependence -dependent true -type inter mul_v2/mul_v2_label3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:48:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 234.277 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.346 seconds; current allocated memory: 236.084 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 236.085 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 237.466 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 236.737 MB.
INFO: [XFORM 203-510] Pipelining loop 'mul_v2_label2' (mul_v2/mul_v2.cl:73) in function 'mul_v2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mul_v2_label2' (mul_v2/mul_v2.cl:73) in function 'mul_v2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'mul_v2_label3' (mul_v2/mul_v2.cl:74) in function 'mul_v2' completely with a factor of 18.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:43)...21 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 258.300 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'mul_v2_label1' (mul_v2/mul_v2.cl:72:25) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'mul_v2_label0' (mul_v2/mul_v2.cl:71:24) in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 253.104 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'.
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 33, Depth = 38, loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.725 seconds; current allocated memory: 255.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 257.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2' pipeline 'mul_v2_label0_mul_v2_label1_mul_v2_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.053 seconds; current allocated memory: 262.945 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.372 seconds; current allocated memory: 274.710 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.815 seconds; current allocated memory: 281.418 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 11.24 seconds; current allocated memory: 281.404 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.863 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: set_directive_pipeline mul_v2/mul_v2_label0 
INFO: [HLS 200-1510] Running: set_directive_unroll mul_v2/mul_v2_label1 
INFO: [HLS 200-1510] Running: set_directive_unroll mul_v2/mul_v2_label2 
INFO: [HLS 200-1510] Running: set_directive_unroll mul_v2/mul_v2_label3 
INFO: [HLS 200-1510] Running: set_directive_dependence -dependent true -type inter mul_v2/mul_v2_label3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mul_v2/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.649 seconds; current allocated memory: 241.381 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: set_directive_pipeline mul_v2/mul_v2_label0 
INFO: [HLS 200-1510] Running: set_directive_unroll mul_v2/mul_v2_label1 
INFO: [HLS 200-1510] Running: set_directive_unroll mul_v2/mul_v2_label2 
INFO: [HLS 200-1510] Running: set_directive_unroll mul_v2/mul_v2_label3 
INFO: [HLS 200-1510] Running: set_directive_dependence -dependent true -type inter mul_v2/mul_v2_label3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
ERROR: [HLS 207-3940] implicit declaration of function 'memcpy' is invalid in OpenCL: mul_v2/mul_v2.cl:82:2
ERROR: [HLS 207-3704] casting '__global int *' to type 'int *' changes address space of pointer: mul_v2/mul_v2.cl:82:9
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:48:26
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.696 seconds; current allocated memory: 234.316 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.533 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: set_directive_pipeline mul_v2/mul_v2_label0 
INFO: [HLS 200-1510] Running: set_directive_unroll mul_v2/mul_v2_label1 
INFO: [HLS 200-1510] Running: set_directive_unroll mul_v2/mul_v2_label2 
INFO: [HLS 200-1510] Running: set_directive_unroll mul_v2/mul_v2_label3 
INFO: [HLS 200-1510] Running: set_directive_dependence -dependent true -type inter mul_v2/mul_v2_label3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:48:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.891 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 60 and bit width 32 in loop 'anonymous'(mul_v2/mul_v2.cl:83:2) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mul_v2/mul_v2.cl:83:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.033 seconds; current allocated memory: 236.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 236.181 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 237.586 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 236.842 MB.
INFO: [XFORM 203-510] Pipelining loop 'mul_v2_label2' (mul_v2/mul_v2.cl:75) in function 'mul_v2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (mul_v2/mul_v2.cl:83) in function 'mul_v2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mul_v2_label2' (mul_v2/mul_v2.cl:75) in function 'mul_v2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'mul_v2_label3' (mul_v2/mul_v2.cl:76) in function 'mul_v2' completely with a factor of 18.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:43)...21 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 258.467 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'mul_v2_label1' (mul_v2/mul_v2.cl:74:25) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'mul_v2_label0' (mul_v2/mul_v2.cl:73:24) in function 'mul_v2'.
INFO: [HLS 200-472] Inferring partial write operation for 'value' (mul_v2/mul_v2.cl:77:39)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 272.504 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_mul_v2_label0_mul_v2_label1_mul_v2_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_mul_v2_label0_mul_v2_label1_mul_v2_label2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to schedule bus request operation ('empty_27', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_mul_v2_label0_mul_v2_label1_mul_v2_label2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to schedule bus request operation ('empty_28', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_mul_v2_label0_mul_v2_label1_mul_v2_label2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to schedule bus request operation ('empty_29', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_mul_v2_label0_mul_v2_label1_mul_v2_label2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to schedule bus request operation ('empty_30', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_mul_v2_label0_mul_v2_label1_mul_v2_label2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to schedule bus request operation ('empty_37', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_mul_v2_label0_mul_v2_label1_mul_v2_label2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to schedule bus request operation ('empty_41', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2_Pipeline_mul_v2_label0_mul_v2_label1_mul_v2_label2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to schedule bus request operation ('empty_43', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 47, loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.918 seconds; current allocated memory: 274.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 276.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.791 seconds; current allocated memory: 276.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 276.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 277.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 277.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_mul_v2_label0_mul_v2_label1_mul_v2_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_mul_v2_label0_mul_v2_label1_mul_v2_label2' pipeline 'mul_v2_label0_mul_v2_label1_mul_v2_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6s_3ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_mul_v2_label0_mul_v2_label1_mul_v2_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.808 seconds; current allocated memory: 282.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2_Pipeline_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.482 seconds; current allocated memory: 290.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 291.720 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_Pipeline_mul_v2_label0_mul_v2_label1_mul_v2_label2_mul_v2_filter' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mul_v2_value_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.49 seconds; current allocated memory: 297.445 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.889 seconds; current allocated memory: 304.369 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10 seconds. CPU system time: 2 seconds. Elapsed time: 14.87 seconds; current allocated memory: 304.355 MB.
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 4 seconds. Total elapsed time: 17.223 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: set_directive_pipeline mul_v2/mul_v2_label0 
INFO: [HLS 200-1510] Running: set_directive_unroll mul_v2/mul_v2_label1 
INFO: [HLS 200-1510] Running: set_directive_unroll mul_v2/mul_v2_label2 
INFO: [HLS 200-1510] Running: set_directive_unroll mul_v2/mul_v2_label3 
INFO: [HLS 200-1510] Running: set_directive_dependence -dependent true -type inter mul_v2/mul_v2_label3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:48:26
WARNING: [HLS 207-5301] unused parameter 'O': mul_v2/mul_v2.cl:49:21
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.757 seconds; current allocated memory: 234.339 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.586 seconds; current allocated memory: 236.131 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 236.132 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 237.517 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'mul_v2' (mul_v2/mul_v2.cl:43) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 236.768 MB.
INFO: [XFORM 203-510] Pipelining loop 'mul_v2_label2' (mul_v2/mul_v2.cl:75) in function 'mul_v2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mul_v2_label2' (mul_v2/mul_v2.cl:75) in function 'mul_v2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'mul_v2_label3' (mul_v2/mul_v2.cl:76) in function 'mul_v2' completely with a factor of 18.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:43)...21 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 258.269 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'mul_v2_label1' (mul_v2/mul_v2.cl:74:25) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'mul_v2_label0' (mul_v2/mul_v2.cl:73:24) in function 'mul_v2'.
INFO: [HLS 200-472] Inferring partial write operation for 'value' (mul_v2/mul_v2.cl:77:39)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 253.249 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to schedule bus request operation ('empty_31', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to schedule bus request operation ('empty_32', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to schedule bus request operation ('empty_33', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to schedule bus request operation ('empty_34', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to schedule bus request operation ('empty_41', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to schedule bus request operation ('empty_45', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to schedule bus request operation ('empty_47', mul_v2/mul_v2.cl:77) on port 'gmem' (mul_v2/mul_v2.cl:77) due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 47, loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'
WARNING: [HLS 200-871] Estimated clock period (7.84ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'mul_v2' consists of the following:	wire read operation ('wk') on port 'wk' [25]  (1 ns)
	'mul' operation ('tmp3', mul_v2/mul_v2.cl:74) [84]  (3.42 ns)
	'mul' operation ('mul13', mul_v2/mul_v2.cl:74) [85]  (3.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.916 seconds; current allocated memory: 255.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 257.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2' pipeline 'mul_v2_label0_mul_v2_label1_mul_v2_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6s_3ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.139 seconds; current allocated memory: 262.896 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mul_v2_value_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.511 seconds; current allocated memory: 275.833 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.84 seconds; current allocated memory: 282.481 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 127.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 12.312 seconds; current allocated memory: 282.467 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 3 seconds. Total elapsed time: 14.763 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: set_directive_pipeline mul_v2/mul_v2_label0 
INFO: [HLS 200-1510] Running: set_directive_unroll mul_v2/mul_v2_label1 
INFO: [HLS 200-1510] Running: set_directive_unroll mul_v2/mul_v2_label2 
INFO: [HLS 200-1510] Running: set_directive_unroll mul_v2/mul_v2_label3 
INFO: [HLS 200-1510] Running: set_directive_dependence -dependent true -type inter mul_v2/mul_v2_label3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:48:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.678 seconds; current allocated memory: 234.339 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.691 seconds; current allocated memory: 236.114 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 236.115 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 237.481 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 236.752 MB.
INFO: [XFORM 203-510] Pipelining loop 'mul_v2_label2' (mul_v2/mul_v2.cl:73) in function 'mul_v2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mul_v2_label2' (mul_v2/mul_v2.cl:73) in function 'mul_v2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'mul_v2_label3' (mul_v2/mul_v2.cl:74) in function 'mul_v2' completely with a factor of 18.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:43)...21 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 258.330 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'mul_v2_label1' (mul_v2/mul_v2.cl:72:25) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'mul_v2_label0' (mul_v2/mul_v2.cl:71:24) in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 253.134 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'.
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 33, Depth = 38, loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.772 seconds; current allocated memory: 255.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.589 seconds; current allocated memory: 257.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2' pipeline 'mul_v2_label0_mul_v2_label1_mul_v2_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.084 seconds; current allocated memory: 262.948 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.533 seconds; current allocated memory: 274.758 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.898 seconds; current allocated memory: 281.506 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 12.215 seconds; current allocated memory: 281.492 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.082 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:48:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 234.273 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.471 seconds; current allocated memory: 236.080 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 236.081 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 237.446 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 236.718 MB.
INFO: [XFORM 203-510] Pipelining loop 'mul_v2_label2' (mul_v2/mul_v2.cl:73) in function 'mul_v2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mul_v2_label2' (mul_v2/mul_v2.cl:73) in function 'mul_v2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'mul_v2_label3' (mul_v2/mul_v2.cl:74) in function 'mul_v2' completely with a factor of 18.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:43)...21 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 258.296 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'mul_v2_label1' (mul_v2/mul_v2.cl:72:25) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'mul_v2_label0' (mul_v2/mul_v2.cl:71:24) in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 253.084 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'.
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between bus response operation ('empty_49', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75) and bus request operation ('empty_29', mul_v2/mul_v2.cl:75) on port 'gmem' (mul_v2/mul_v2.cl:75).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 33, Depth = 38, loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.778 seconds; current allocated memory: 255.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 257.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2' pipeline 'mul_v2_label0_mul_v2_label1_mul_v2_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.057 seconds; current allocated memory: 262.892 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.419 seconds; current allocated memory: 274.688 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.826 seconds; current allocated memory: 281.456 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 11.492 seconds; current allocated memory: 281.442 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.127 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:48:26
WARNING: [HLS 207-5301] unused parameter 'O': mul_v2/mul_v2.cl:49:21
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 234.289 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.388 seconds; current allocated memory: 236.081 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 236.082 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 237.483 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'mul_v2' (mul_v2/mul_v2.cl:43) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 236.734 MB.
INFO: [XFORM 203-510] Pipelining loop 'mul_v2_label2' (mul_v2/mul_v2.cl:74) in function 'mul_v2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mul_v2_label2' (mul_v2/mul_v2.cl:74) in function 'mul_v2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'mul_v2_label3' (mul_v2/mul_v2.cl:75) in function 'mul_v2' completely with a factor of 18.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:43)...21 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 258.234 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'mul_v2_label1' (mul_v2/mul_v2.cl:73:25) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'mul_v2_label0' (mul_v2/mul_v2.cl:72:24) in function 'mul_v2'.
INFO: [HLS 200-472] Inferring partial write operation for 'value' (mul_v2/mul_v2.cl:76:39)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 253.215 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to schedule bus request operation ('empty_31', mul_v2/mul_v2.cl:76) on port 'gmem' (mul_v2/mul_v2.cl:76) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to schedule bus request operation ('empty_32', mul_v2/mul_v2.cl:76) on port 'gmem' (mul_v2/mul_v2.cl:76) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to schedule bus request operation ('empty_33', mul_v2/mul_v2.cl:76) on port 'gmem' (mul_v2/mul_v2.cl:76) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to schedule bus request operation ('empty_34', mul_v2/mul_v2.cl:76) on port 'gmem' (mul_v2/mul_v2.cl:76) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to schedule bus request operation ('empty_41', mul_v2/mul_v2.cl:76) on port 'gmem' (mul_v2/mul_v2.cl:76) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to schedule bus request operation ('empty_45', mul_v2/mul_v2.cl:76) on port 'gmem' (mul_v2/mul_v2.cl:76) due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to schedule bus request operation ('empty_47', mul_v2/mul_v2.cl:76) on port 'gmem' (mul_v2/mul_v2.cl:76) due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 47, loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'
WARNING: [HLS 200-871] Estimated clock period (7.84ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'mul_v2' consists of the following:	wire read operation ('wk') on port 'wk' [25]  (1 ns)
	'mul' operation ('tmp3', mul_v2/mul_v2.cl:73) [84]  (3.42 ns)
	'mul' operation ('mul13', mul_v2/mul_v2.cl:73) [85]  (3.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 255.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.579 seconds; current allocated memory: 257.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2' pipeline 'mul_v2_label0_mul_v2_label1_mul_v2_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'I', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6s_3ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_32_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_32ns_32_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.085 seconds; current allocated memory: 262.874 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mul_v2_value_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.501 seconds; current allocated memory: 275.763 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.834 seconds; current allocated memory: 282.421 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 127.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 11.713 seconds; current allocated memory: 282.407 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.357 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-3912] excess elements in array initializer: mul_v2/mul_v2.cl:71:472
WARNING: [HLS 207-5301] unused parameter 'Inp': mul_v2/mul_v2.cl:43:36
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:48:26
WARNING: [HLS 207-5301] unused parameter 'O': mul_v2/mul_v2.cl:49:21
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.609 seconds; current allocated memory: 234.307 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.413 seconds; current allocated memory: 236.114 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 236.115 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 237.487 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'mul_v2' (mul_v2/mul_v2.cl:43) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 236.750 MB.
INFO: [XFORM 203-510] Pipelining loop 'mul_v2_label2' (mul_v2/mul_v2.cl:76) in function 'mul_v2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mul_v2_label2' (mul_v2/mul_v2.cl:76) in function 'mul_v2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'mul_v2_label3' (mul_v2/mul_v2.cl:77) in function 'mul_v2' completely with a factor of 18.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:43)...21 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 258.179 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'mul_v2_label1' (mul_v2/mul_v2.cl:75:25) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'mul_v2_label0' (mul_v2/mul_v2.cl:74:24) in function 'mul_v2'.
INFO: [HLS 200-472] Inferring partial write operation for 'value' (mul_v2/mul_v2.cl:78:39)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 253.536 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln78_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln78_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln78_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln78_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln78_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln78_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln78_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln78_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln78_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln78_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_0) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'.
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('value_addr_write_ln78', mul_v2/mul_v2.cl:78) of variable 'add_ln78_69', mul_v2/mul_v2.cl:78 on array 'value', mul_v2/mul_v2.cl:72 and 'load' operation ('value_load', mul_v2/mul_v2.cl:78) on array 'value', mul_v2/mul_v2.cl:72.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 18, loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 255.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 257.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/Inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_I' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2' pipeline 'mul_v2_label0_mul_v2_label1_mul_v2_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'Inp', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6s_3ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_3ns_8s_8ns_8_4_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_3ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_3ns_6ns_6_4_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_3ns_6_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_1_5_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_3ns_32ns_2_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_4ns_32ns_3_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_4_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6ns_32ns_5_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_1_5_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_2_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_3_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_4_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_32ns_5_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.511 seconds; current allocated memory: 262.549 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_I' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mul_v2_value_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.333 seconds; current allocated memory: 273.761 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.855 seconds; current allocated memory: 280.148 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 151.91 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 11.613 seconds; current allocated memory: 280.134 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.252 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-3912] excess elements in array initializer: mul_v2/mul_v2.cl:72:472
WARNING: [HLS 207-5301] unused parameter 'Inp': mul_v2/mul_v2.cl:44:27
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:49:26
WARNING: [HLS 207-5301] unused parameter 'O': mul_v2/mul_v2.cl:50:21
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.602 seconds; current allocated memory: 234.307 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:75:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:77:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:76:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.337 seconds; current allocated memory: 235.485 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 235.485 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 236.482 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'mul_v2' (mul_v2/mul_v2.cl:44) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 235.961 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 256.047 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 247.904 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 248.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 248.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/Inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Inp', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.644 seconds; current allocated memory: 248.808 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 251.566 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 257.065 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.561 seconds; current allocated memory: 257.051 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.169 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-3912] excess elements in array initializer: mul_v2/mul_v2.cl:72:472
WARNING: [HLS 207-5301] unused parameter 'Inp': mul_v2/mul_v2.cl:44:27
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:49:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 234.291 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:75:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:77:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:76:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.482 seconds; current allocated memory: 236.116 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 236.117 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 237.507 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 236.783 MB.
INFO: [XFORM 203-510] Pipelining loop 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:44) in function 'mul_v2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:44) in function 'mul_v2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'mul_v2_label3' (mul_v2/mul_v2.cl:82) in function 'mul_v2' completely with a factor of 18.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:44)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 258.310 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Y' in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 254.362 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln83_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln83_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln83_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln83_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln83_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln83_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln83_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln83_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln83_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln83_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_0) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'.
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_126', mul_v2/mul_v2.cl:83) on port 'gmem' (mul_v2/mul_v2.cl:83) and bus request operation ('empty_107', mul_v2/mul_v2.cl:83) on port 'gmem' (mul_v2/mul_v2.cl:83).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_126', mul_v2/mul_v2.cl:83) on port 'gmem' (mul_v2/mul_v2.cl:83) and bus request operation ('empty_107', mul_v2/mul_v2.cl:83) on port 'gmem' (mul_v2/mul_v2.cl:83).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_126', mul_v2/mul_v2.cl:83) on port 'gmem' (mul_v2/mul_v2.cl:83) and bus request operation ('empty_107', mul_v2/mul_v2.cl:83) on port 'gmem' (mul_v2/mul_v2.cl:83).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_126', mul_v2/mul_v2.cl:83) on port 'gmem' (mul_v2/mul_v2.cl:83) and bus request operation ('empty_107', mul_v2/mul_v2.cl:83) on port 'gmem' (mul_v2/mul_v2.cl:83).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('empty_126', mul_v2/mul_v2.cl:83) on port 'gmem' (mul_v2/mul_v2.cl:83) and bus request operation ('empty_107', mul_v2/mul_v2.cl:83) on port 'gmem' (mul_v2/mul_v2.cl:83).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('empty_126', mul_v2/mul_v2.cl:83) on port 'gmem' (mul_v2/mul_v2.cl:83) and bus request operation ('empty_107', mul_v2/mul_v2.cl:83) on port 'gmem' (mul_v2/mul_v2.cl:83).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 56, loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.849 seconds; current allocated memory: 257.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.713 seconds; current allocated memory: 259.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/Inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mul_v2_I' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'Inp', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8s_8ns_8_4_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_3ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_3ns_6ns_6_4_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_3ns_6_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_8_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_3ns_32ns_2_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_4ns_32ns_3_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_4_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6ns_32ns_5_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32s_32ns_6_36_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_2_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_3_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_4_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_32ns_5_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.227 seconds; current allocated memory: 266.416 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_I' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.833 seconds; current allocated memory: 280.949 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.922 seconds; current allocated memory: 287.874 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13 seconds. CPU system time: 1 seconds. Elapsed time: 17.659 seconds; current allocated memory: 287.860 MB.
INFO: [HLS 200-112] Total CPU user time: 15 seconds. Total CPU system time: 2 seconds. Total elapsed time: 19.413 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-3912] excess elements in array initializer: mul_v2/mul_v2.cl:72:472
WARNING: [HLS 207-5301] unused parameter 'Inp': mul_v2/mul_v2.cl:44:27
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:49:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.596 seconds; current allocated memory: 234.291 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.385 seconds; current allocated memory: 236.098 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 236.099 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 237.467 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 236.741 MB.
INFO: [XFORM 203-510] Pipelining loop 'mul_v2_label2' (mul_v2/mul_v2.cl:77) in function 'mul_v2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mul_v2_label2' (mul_v2/mul_v2.cl:77) in function 'mul_v2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'mul_v2_label3' (mul_v2/mul_v2.cl:78) in function 'mul_v2' completely with a factor of 18.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:44)...21 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 258.219 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'mul_v2_label1' (mul_v2/mul_v2.cl:76:25) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'mul_v2_label0' (mul_v2/mul_v2.cl:75:24) in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 253.466 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_0) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'.
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_54', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79) and bus request operation ('empty_34', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_54', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79) and bus request operation ('empty_34', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_54', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79) and bus request operation ('empty_34', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_54', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79) and bus request operation ('empty_34', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('empty_54', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79) and bus request operation ('empty_34', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('empty_54', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79) and bus request operation ('empty_34', mul_v2/mul_v2.cl:79) on port 'gmem' (mul_v2/mul_v2.cl:79).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 32, loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.336 seconds; current allocated memory: 255.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 257.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/Inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_I' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2' pipeline 'mul_v2_label0_mul_v2_label1_mul_v2_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'Inp', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_3ns_8s_8ns_8_4_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_3ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_3ns_6ns_6_4_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_3ns_6_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_1_5_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_3ns_32ns_2_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_4ns_32ns_3_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_4_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6ns_32ns_5_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_1_5_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_2_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_3_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_4_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_32ns_5_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.973 seconds; current allocated memory: 263.228 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_I' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.037 seconds; current allocated memory: 275.675 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.836 seconds; current allocated memory: 282.246 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 11.52 seconds; current allocated memory: 282.232 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.169 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-3912] excess elements in array initializer: mul_v2/mul_v2.cl:72:472
WARNING: [HLS 207-5301] unused parameter 'Inp': mul_v2/mul_v2.cl:44:27
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:49:26
WARNING: [HLS 207-5301] unused parameter 'O': mul_v2/mul_v2.cl:50:21
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 234.307 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:74:12)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:76:12)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:75:12)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.328 seconds; current allocated memory: 235.485 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 235.485 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 236.482 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'mul_v2' (mul_v2/mul_v2.cl:44) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 235.961 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 256.047 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 247.904 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 248.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 248.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/Inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Inp', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_v2/m_axi_gmem_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_v2/m_axi_gmem_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 248.808 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 251.570 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.796 seconds; current allocated memory: 257.110 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.428 seconds; current allocated memory: 257.096 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.064 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-3912] excess elements in array initializer: mul_v2/mul_v2.cl:72:472
ERROR: [HLS 207-3704] assigning 'int *' to '__global int *' changes address space of pointer: mul_v2/mul_v2.cl:87:7
WARNING: [HLS 207-5301] unused parameter 'Inp': mul_v2/mul_v2.cl:44:27
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:49:26
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.632 seconds; current allocated memory: 234.267 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.24 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-3912] excess elements in array initializer: mul_v2/mul_v2.cl:72:472
WARNING: [HLS 207-4051] incompatible pointer to integer conversion assigning to '__global int' from 'int [60]': mul_v2/mul_v2.cl:87:8
WARNING: [HLS 207-5301] unused parameter 'Inp': mul_v2/mul_v2.cl:44:27
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:49:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 234.308 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:74:12)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:76:12)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:75:12)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.382 seconds; current allocated memory: 235.485 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 235.486 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 236.526 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 235.978 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 256.118 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 248.075 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 248.357 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 248.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/Inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Inp', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 249.249 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 253.624 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.785 seconds; current allocated memory: 259.282 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.198 seconds; current allocated memory: 259.268 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.797 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-3912] excess elements in array initializer: mul_v2/mul_v2.cl:72:472
WARNING: [HLS 207-4051] incompatible pointer to integer conversion assigning to '__global int' from 'int [60]': mul_v2/mul_v2.cl:87:8
WARNING: [HLS 207-5301] unused parameter 'Inp': mul_v2/mul_v2.cl:44:27
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:49:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 234.308 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:74:12)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:76:12)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:75:12)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.304 seconds; current allocated memory: 235.485 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 235.486 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 236.526 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 235.978 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 256.118 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 248.075 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 248.357 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 248.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/Inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Inp', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 249.249 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 253.624 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.767 seconds; current allocated memory: 259.286 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.056 seconds; current allocated memory: 259.272 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.647 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-3912] excess elements in array initializer: mul_v2/mul_v2.cl:72:472
WARNING: [HLS 207-4051] incompatible pointer to integer conversion assigning to '__global int' from 'int (*)[60]': mul_v2/mul_v2.cl:87:8
WARNING: [HLS 207-5301] unused parameter 'Inp': mul_v2/mul_v2.cl:44:27
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:49:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 234.308 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:74:12)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:76:12)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:75:12)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.306 seconds; current allocated memory: 235.470 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 235.471 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 236.510 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 235.963 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 256.087 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 248.044 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 248.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 248.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/Inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Inp', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 249.217 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 253.620 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.775 seconds; current allocated memory: 259.293 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.088 seconds; current allocated memory: 259.279 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.691 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
ERROR: [HLS 207-2836] pointer arguments to kernel functions must reside in '__global', '__constant' or '__local' address space: mul_v2/mul_v2.cl:50:12
WARNING: [HLS 207-3912] excess elements in array initializer: mul_v2/mul_v2.cl:72:472
WARNING: [HLS 207-4051] incompatible pointer to integer conversion assigning to 'int' from 'int [60]': mul_v2/mul_v2.cl:87:8
WARNING: [HLS 207-5301] unused parameter 'Inp': mul_v2/mul_v2.cl:44:27
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:49:26
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.643 seconds; current allocated memory: 234.284 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.239 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-3912] excess elements in array initializer: mul_v2/mul_v2.cl:72:472
WARNING: [HLS 207-5301] unused parameter 'Inp': mul_v2/mul_v2.cl:44:27
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:49:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.586 seconds; current allocated memory: 234.291 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:74:12)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:76:12)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:75:12)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mul_v2/mul_v2.cl:44:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.417 seconds; current allocated memory: 236.187 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 236.188 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 237.598 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 236.877 MB.
INFO: [XFORM 203-510] Pipelining loop 'mul_v2_label3' (mul_v2/mul_v2.cl:80) in function 'mul_v2' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:44)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 257.782 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:44:27) in function 'mul_v2'.
WARNING: [HLS 200-960] Cannot flatten loop 'XCL_WG_DIM_Y' in function 'mul_v2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 260.800 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_X_mul_v2_label3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'XCL_WG_DIM_X_mul_v2_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 261.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 261.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 262.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 263.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label3' pipeline 'XCL_WG_DIM_X_mul_v2_label3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_8ns_8s_8ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_3ns_8s_8ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_3ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_5_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_5_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 264.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/Inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_I' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'Inp', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_8_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_6_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 267.054 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label3_mul_v2_I' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label3_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 274.039 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.893 seconds; current allocated memory: 279.919 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 8.617 seconds; current allocated memory: 279.905 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.255 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
ERROR: [HLS 207-2580] kernel must have void return type: mul_v2/mul_v2.cl:44:6
WARNING: [HLS 207-3912] excess elements in array initializer: mul_v2/mul_v2.cl:72:472
WARNING: [HLS 207-5155] address of stack memory associated with local variable 'value' returned: mul_v2/mul_v2.cl:88:9
WARNING: [HLS 207-5301] unused parameter 'Inp': mul_v2/mul_v2.cl:44:27
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:49:26
WARNING: [HLS 207-5301] unused parameter 'O': mul_v2/mul_v2.cl:50:21
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 234.284 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.318 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-3912] excess elements in array initializer: mul_v2/mul_v2.cl:72:472
ERROR: [HLS 207-4013] void function 'mul_v2' should not return a value: mul_v2/mul_v2.cl:88:2
WARNING: [HLS 207-5301] unused parameter 'Inp': mul_v2/mul_v2.cl:44:27
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:49:26
WARNING: [HLS 207-5301] unused parameter 'O': mul_v2/mul_v2.cl:50:21
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 234.283 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.227 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-3912] excess elements in array initializer: mul_v2/mul_v2.cl:72:472
WARNING: [HLS 207-5301] unused parameter 'Inp': mul_v2/mul_v2.cl:44:27
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:49:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 234.291 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:74:12)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:76:12)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:75:12)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.4 seconds; current allocated memory: 236.131 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 236.132 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 237.523 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 236.798 MB.
INFO: [XFORM 203-510] Pipelining loop 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:44) in function 'mul_v2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:44) in function 'mul_v2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'mul_v2_label3' (mul_v2/mul_v2.cl:80) in function 'mul_v2' completely with a factor of 18.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:44)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 258.310 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Y' in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 254.378 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln81_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln81_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln81_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln81_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln81_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln81_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln81_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln81_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln81_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln81_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp3_0) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'.
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_126', mul_v2/mul_v2.cl:81) on port 'gmem' (mul_v2/mul_v2.cl:81) and bus request operation ('empty_107', mul_v2/mul_v2.cl:81) on port 'gmem' (mul_v2/mul_v2.cl:81).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_126', mul_v2/mul_v2.cl:81) on port 'gmem' (mul_v2/mul_v2.cl:81) and bus request operation ('empty_107', mul_v2/mul_v2.cl:81) on port 'gmem' (mul_v2/mul_v2.cl:81).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_126', mul_v2/mul_v2.cl:81) on port 'gmem' (mul_v2/mul_v2.cl:81) and bus request operation ('empty_107', mul_v2/mul_v2.cl:81) on port 'gmem' (mul_v2/mul_v2.cl:81).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_126', mul_v2/mul_v2.cl:81) on port 'gmem' (mul_v2/mul_v2.cl:81) and bus request operation ('empty_107', mul_v2/mul_v2.cl:81) on port 'gmem' (mul_v2/mul_v2.cl:81).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('empty_126', mul_v2/mul_v2.cl:81) on port 'gmem' (mul_v2/mul_v2.cl:81) and bus request operation ('empty_107', mul_v2/mul_v2.cl:81) on port 'gmem' (mul_v2/mul_v2.cl:81).
WARNING: [HLS 200-880] The II Violation in module 'mul_v2' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('empty_126', mul_v2/mul_v2.cl:81) on port 'gmem' (mul_v2/mul_v2.cl:81) and bus request operation ('empty_107', mul_v2/mul_v2.cl:81) on port 'gmem' (mul_v2/mul_v2.cl:81).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 56, loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.849 seconds; current allocated memory: 257.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.704 seconds; current allocated memory: 259.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/Inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mul_v2_I' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'Inp', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8s_8ns_8_4_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_3ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_3ns_6ns_6_4_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_3ns_6_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_8_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_3ns_32ns_2_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_4ns_32ns_3_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_4_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6ns_32ns_5_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32s_32ns_6_36_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_2_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_3_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_4_9_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_32ns_5_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.244 seconds; current allocated memory: 266.435 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_I' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.825 seconds; current allocated memory: 280.935 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.921 seconds; current allocated memory: 287.894 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12 seconds. CPU system time: 2 seconds. Elapsed time: 17.47 seconds; current allocated memory: 287.880 MB.
INFO: [HLS 200-112] Total CPU user time: 15 seconds. Total CPU system time: 3 seconds. Total elapsed time: 19.124 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-3912] excess elements in array initializer: mul_v2/mul_v2.cl:72:472
WARNING: [HLS 207-5301] unused parameter 'Inp': mul_v2/mul_v2.cl:44:27
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:49:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.627 seconds; current allocated memory: 234.291 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:74:12)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:76:12)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'mul_v2' (mul_v2/mul_v2.cl:75:12)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 6 and bit width 32 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mul_v2/mul_v2.cl:44:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.648 seconds; current allocated memory: 236.656 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 236.657 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 238.582 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 237.671 MB.
INFO: [XFORM 203-510] Pipelining loop 'XCL_WG_DIM_X' (mul_v2/mul_v2.cl:44) in function 'mul_v2' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:44)...88 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 259.285 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'XCL_WG_DIM_Y' in function 'mul_v2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 265.144 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2_Pipeline_XCL_WG_DIM_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln87_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_X'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'XCL_WG_DIM_X'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 266.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 266.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul600) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul565) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul530) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul495) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul460) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul425) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul390) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul355) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul285) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul40) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 268.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 271.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2_Pipeline_XCL_WG_DIM_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2_Pipeline_XCL_WG_DIM_X' pipeline 'XCL_WG_DIM_X' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_3ns_6ns_6_4_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_3ns_6_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2_Pipeline_XCL_WG_DIM_X'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.793 seconds; current allocated memory: 272.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/Inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mul_v2_I' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'Inp', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8s_2ns_8_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8s_3ns_8_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8s_4ns_8_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_8s_5ns_8_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_1ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6s_6_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6s_6_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_8_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_3ns_32ns_2_7_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_4ns_32ns_3_8_seq_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_4_9_seq_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6ns_32ns_5_10_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_6_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_2_7_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_3_8_seq_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_4_9_seq_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_32ns_5_10_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.037 seconds; current allocated memory: 281.801 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_I' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 3.55 seconds; current allocated memory: 294.077 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.963 seconds; current allocated memory: 300.917 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 13.322 seconds; current allocated memory: 300.903 MB.
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.941 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
ERROR: [HLS 207-1197] expected '(' after 'attribute': mul_v2/mul_v2.cl:43:23
ERROR: [HLS 207-10] expected identifier or '(': mul_v2/mul_v2.cl:185:4
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 234.249 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.231 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-3912] excess elements in array initializer: mul_v2/mul_v2.cl:72:472
WARNING: [HLS 207-5301] unused parameter 'Inp': mul_v2/mul_v2.cl:44:27
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:49:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 234.291 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.572 seconds; current allocated memory: 236.650 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 236.651 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 238.387 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 237.594 MB.
INFO: [XFORM 203-510] Pipelining loop 'mul_v2_label2' (mul_v2/mul_v2.cl:89) in function 'mul_v2' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:44)...88 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 258.992 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'mul_v2_label1' (mul_v2/mul_v2.cl:88:27) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'mul_v2_label0' (mul_v2/mul_v2.cl:87:25) in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 254.160 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul598) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul563) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul528) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul493) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul458) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul423) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul388) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln90_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 256.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 258.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/Inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_I' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'Inp', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8s_2ns_8_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_3ns_6ns_6_4_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8s_3ns_8_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8s_4ns_8_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_8s_5ns_8_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_1ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_3ns_6_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6s_6_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8s_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6s_6_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_1_5_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_3ns_32ns_2_7_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_4ns_32ns_3_8_seq_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_4_9_seq_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6ns_32ns_5_10_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_1_5_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_2_7_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_3_8_seq_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_4_9_seq_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_32ns_5_10_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.974 seconds; current allocated memory: 263.844 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_I' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.63 seconds; current allocated memory: 276.045 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.842 seconds; current allocated memory: 282.393 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 11.518 seconds; current allocated memory: 282.379 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.128 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-3912] excess elements in array initializer: mul_v2/mul_v2.cl:72:472
WARNING: [HLS 207-5301] unused parameter 'Inp': mul_v2/mul_v2.cl:44:27
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:49:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 234.291 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.573 seconds; current allocated memory: 236.650 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 236.651 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 238.387 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 237.594 MB.
INFO: [XFORM 203-510] Pipelining loop 'mul_v2_label2' (mul_v2/mul_v2.cl:89) in function 'mul_v2' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:44)...88 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 258.992 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'mul_v2_label1' (mul_v2/mul_v2.cl:88:27) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'mul_v2_label0' (mul_v2/mul_v2.cl:87:25) in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 254.160 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul598) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul563) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul528) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul493) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul458) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul423) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul388) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln90_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 256.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 258.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/Inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_I' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'Inp', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8s_2ns_8_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_3ns_6ns_6_4_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8s_3ns_8_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8s_4ns_8_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_8s_5ns_8_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_1ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_3ns_6_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6s_6_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8s_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6s_6_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_1_5_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_3ns_32ns_2_7_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_4ns_32ns_3_8_seq_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_32ns_4_9_seq_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6ns_32ns_5_10_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_1_5_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_2_7_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_3_8_seq_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_32ns_4_9_seq_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_32ns_5_10_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.973 seconds; current allocated memory: 263.856 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_I' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.577 seconds; current allocated memory: 276.024 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.853 seconds; current allocated memory: 282.373 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 11.462 seconds; current allocated memory: 282.359 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.084 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mul_v2/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.968 seconds; current allocated memory: 241.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 233.615 MB.
INFO: [HLS 200-10] Analyzing design file 'mul_v2/mul_v2.cl' ... 
WARNING: [HLS 207-3912] excess elements in array initializer: mul_v2/mul_v2.cl:72:472
WARNING: [HLS 207-5301] unused parameter 'Inp': mul_v2/mul_v2.cl:44:27
WARNING: [HLS 207-5301] unused parameter 'nk': mul_v2/mul_v2.cl:49:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.797 seconds; current allocated memory: 234.291 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.856 seconds; current allocated memory: 236.650 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 236.651 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 238.189 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 237.428 MB.
INFO: [XFORM 203-510] Pipelining loop 'mul_v2_label2' (mul_v2/mul_v2.cl:89) in function 'mul_v2' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'mul_v2' (mul_v2/mul_v2.cl:44)...22 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 258.470 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'mul_v2_label1' (mul_v2/mul_v2.cl:88:27) in function 'mul_v2'.
INFO: [XFORM 203-541] Flattening a loop nest 'mul_v2_label0' (mul_v2/mul_v2.cl:87:25) in function 'mul_v2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 252.582 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln91_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln87_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'mul_v2_label0_mul_v2_label1_mul_v2_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 253.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 255.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/Inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/hi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ci' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/O' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/ho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/co' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_v2/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_v2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mul_v2_I' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mul_v2_filter' will not be exposed as RTL port.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_v2' pipeline 'mul_v2_label0_mul_v2_label1_mul_v2_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'Inp', 'wi', 'hi', 'ci', 'wk', 'nk', 'O', 'wo', 'ho', 'co', 's' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_3ns_8ns_8s_8ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_3ns_6ns_6_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8s_8ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_3ns_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_3ns_6_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_v2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.637 seconds; current allocated memory: 258.326 MB.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_I' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mul_v2_mul_v2_filter' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.634 seconds; current allocated memory: 267.882 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.615 seconds; current allocated memory: 273.888 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_v2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 11.262 seconds; current allocated memory: 273.874 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.405 seconds; peak allocated memory: 273.888 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mul_v2/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.936 seconds; current allocated memory: 241.046 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name mul_v2 mul_v2 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mul_v2/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.103 seconds; current allocated memory: 241.042 MB.
