#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Aug 14 23:23:18 2022
# Process ID: 11648
# Current directory: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1
# Command line: vivado.exe -log receiver.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source receiver.tcl
# Log file: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/receiver.vds
# Journal file: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source receiver.tcl -notrace
Command: synth_design -top receiver -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7496 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 363.527 ; gain = 103.355
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'receiver' [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/receiver.v:3]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 9600 - type: integer 
	Parameter div_sample bound to: 4 - type: integer 
	Parameter div_counter bound to: 2604 - type: integer 
	Parameter mid_sample bound to: 2 - type: integer 
	Parameter div_bit bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prime_number_calc' [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/prime_number_calc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'prime_number_calc' (1#1) [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/prime_number_calc.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'sayi' does not match port width (9) of module 'prime_number_calc' [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/receiver.v:54]
INFO: [Synth 8-6157] synthesizing module 'sin_cos_calc' [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sin_cos_calc' (2#1) [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'sayi' does not match port width (9) of module 'sin_cos_calc' [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/receiver.v:55]
WARNING: [Synth 8-689] width (16) of port connection 'sayi' does not match port width (9) of module 'sin_cos_calc' [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/receiver.v:56]
INFO: [Synth 8-6157] synthesizing module 'sqrt_calc' [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/sqrt_calc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sqrt_calc' (3#1) [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/sqrt_calc.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'sayi' does not match port width (9) of module 'sqrt_calc' [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/receiver.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/receiver.v:69]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/receiver.v:94]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/receiver.v:119]
INFO: [Synth 8-226] default block is never used [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/receiver.v:240]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (4#1) [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/receiver.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 626.098 ; gain = 365.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 626.098 ; gain = 365.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 626.098 ; gain = 365.926
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/receiver_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/receiver_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 881.801 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 881.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 881.883 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 881.883 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 882.039 ; gain = 621.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 882.039 ; gain = 621.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 882.039 ; gain = 621.867
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sonuc_tam" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sonuc_tam" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sonuc_tam" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sonuc_tam" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sonuc_tam" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sonuc_tam" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sonuc_tam" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sonuc_tam" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sonuc_isareti" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sonuc_isareti" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sonuc_isareti" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cikti" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cikti_isareti_cos_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cikti_isareti_sin_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "shift" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inc_bitcounter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'sonuc_isareti_reg' [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'sonuc_tam_reg' [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'sonuc_ondalik1_reg' [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'sonuc_ondalik2_reg' [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'sonuc_isareti_reg' [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/sqrt_calc.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'sonuc_tam_reg' [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/sqrt_calc.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'sonuc_ondalik1_reg' [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/sqrt_calc.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'sonuc_ondalik2_reg' [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/sqrt_calc.v:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 882.039 ; gain = 621.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |prime_number_calc__GB0 |           1|     20844|
|2     |prime_number_calc__GB1 |           1|      5395|
|3     |prime_number_calc__GB2 |           1|      7338|
|4     |prime_number_calc__GB3 |           1|      8059|
|5     |prime_number_calc__GB4 |           1|     11528|
|6     |prime_number_calc__GB5 |           1|     16057|
|7     |prime_number_calc__GB6 |           1|     20087|
|8     |prime_number_calc__GB7 |           1|     23385|
|9     |receiver__GC0          |           1|      7760|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	 361 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 58    
	  18 Input      4 Bit        Muxes := 2     
	 357 Input      4 Bit        Muxes := 1     
	 355 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	 359 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 36    
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1034  
	 270 Input      1 Bit        Muxes := 2     
	 361 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 8     
Module prime_number_calc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1018  
Module sin_cos_calc__1 
Detailed RTL Component Info : 
+---Muxes : 
	 361 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 26    
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      2 Bit        Muxes := 1     
	 270 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	 361 Input      1 Bit        Muxes := 2     
Module sin_cos_calc 
Detailed RTL Component Info : 
+---Muxes : 
	 361 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 26    
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      2 Bit        Muxes := 1     
	 270 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	 361 Input      1 Bit        Muxes := 2     
Module sqrt_calc 
Detailed RTL Component Info : 
+---Muxes : 
	 357 Input      4 Bit        Muxes := 1     
	 355 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	 359 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	 361 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'sayi_reg[15:0]' into 'sayi_reg[15:0]' [C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/receiver.v:54]
INFO: [Synth 8-5544] ROM "shift" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cikti_isareti_cos_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cikti" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cikti_isareti_sin_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c/sonuc_isareti" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c/sonuc_isareti" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "shift" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "k/sonuc_isareti" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c/sonuc_isareti" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6040] Register sayi_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register sayi_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register sayi_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register sayi_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register sayi_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register sayi_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register sayi_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-3886] merging instance 'i_0/s/sonuc_tam_reg[1]' (LD) to 'i_0/c/sonuc_tam_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/s/sonuc_tam_reg[2]' (LD) to 'i_0/c/sonuc_tam_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/s/sonuc_tam_reg[3]' (LD) to 'i_0/c/sonuc_tam_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/s/sonuc_tam_reg[4]' (LD) to 'i_0/c/sonuc_tam_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/c/sonuc_tam_reg[1]' (LD) to 'i_0/c/sonuc_tam_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/c/sonuc_tam_reg[2]' (LD) to 'i_0/c/sonuc_tam_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/c/sonuc_tam_reg[3]' (LD) to 'i_0/c/sonuc_tam_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\c/sonuc_tam_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_0/cikti_reg[14]' (FDE_1) to 'i_0/cikti_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cikti_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_0/B[0]' (FDE) to 'i_0/rxshiftreg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/B[1]' (FDE) to 'i_0/rxshiftreg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/B[2]' (FDE) to 'i_0/rxshiftreg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/B[3]' (FDE) to 'i_0/rxshiftreg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/B[4]' (FDE) to 'i_0/rxshiftreg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/B[5]' (FDE) to 'i_0/rxshiftreg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/B[6]' (FDE) to 'i_0/rxshiftreg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/B[7]' (FDE) to 'i_0/rxshiftreg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/B[0]__0' (FDE) to 'i_0/rxshiftreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/B[1]__0' (FDE) to 'i_0/rxshiftreg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/B[2]__0' (FDE) to 'i_0/rxshiftreg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/B[3]__0' (FDE) to 'i_0/rxshiftreg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/B[4]__0' (FDE) to 'i_0/rxshiftreg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/B[5]__0' (FDE) to 'i_0/rxshiftreg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/B[6]__0' (FDE) to 'i_0/rxshiftreg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/B[7]__0' (FDE) to 'i_0/rxshiftreg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/dp_reg' (FD) to 'i_0/an_reg[2]'
INFO: [Synth 8-5545] ROM "sonuc_tam" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sonuc_tam" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sonuc_tam" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sonuc_tam" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sonuc_tam" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sonuc_tam" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sonuc_tam" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sonuc_tam" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:29 ; elapsed = 00:02:49 . Memory (MB): peak = 882.039 ; gain = 621.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|sqrt_calc   | p_0_out    | 512x5         | LUT            | 
|receiver    | p_0_out    | 512x5         | LUT            | 
|receiver    | p_0_out    | 512x4         | LUT            | 
|receiver    | p_0_out    | 512x4         | LUT            | 
|receiver    | p_0_out    | 512x1         | LUT            | 
|receiver    | p_0_out    | 512x4         | LUT            | 
|receiver    | p_0_out    | 512x4         | LUT            | 
|receiver    | p_0_out    | 512x1         | LUT            | 
|receiver    | p_0_out    | 512x4         | LUT            | 
|receiver    | p_0_out    | 512x4         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |prime_number_calc__GB0 |           1|      3759|
|2     |prime_number_calc__GB1 |           1|       384|
|3     |prime_number_calc__GB2 |           1|       484|
|4     |prime_number_calc__GB3 |           1|       211|
|5     |prime_number_calc__GB4 |           1|       804|
|6     |prime_number_calc__GB5 |           1|      2123|
|7     |prime_number_calc__GB6 |           1|      3517|
|8     |prime_number_calc__GB7 |           1|        89|
|9     |receiver__GC0          |           1|      1519|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:40 ; elapsed = 00:03:00 . Memory (MB): peak = 882.039 ; gain = 621.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:42 ; elapsed = 00:03:02 . Memory (MB): peak = 882.039 ; gain = 621.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |prime_number_calc__GB0 |           1|      3759|
|2     |prime_number_calc__GB1 |           1|       384|
|3     |prime_number_calc__GB2 |           1|       484|
|4     |prime_number_calc__GB3 |           1|       211|
|5     |prime_number_calc__GB4 |           1|       804|
|6     |prime_number_calc__GB5 |           1|      2123|
|7     |prime_number_calc__GB6 |           1|      3517|
|8     |prime_number_calc__GB7 |           1|        89|
|9     |receiver__GC0          |           1|      1519|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:46 ; elapsed = 00:03:06 . Memory (MB): peak = 973.891 ; gain = 713.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:49 ; elapsed = 00:03:09 . Memory (MB): peak = 973.891 ; gain = 713.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:49 ; elapsed = 00:03:10 . Memory (MB): peak = 973.891 ; gain = 713.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:50 ; elapsed = 00:03:10 . Memory (MB): peak = 973.891 ; gain = 713.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:50 ; elapsed = 00:03:10 . Memory (MB): peak = 973.891 ; gain = 713.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:50 ; elapsed = 00:03:10 . Memory (MB): peak = 973.891 ; gain = 713.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:50 ; elapsed = 00:03:10 . Memory (MB): peak = 973.891 ; gain = 713.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |  1154|
|3     |LUT1   |   776|
|4     |LUT2   |  2456|
|5     |LUT3   |   372|
|6     |LUT4   |   345|
|7     |LUT5   |   421|
|8     |LUT6   |  1530|
|9     |MUXF7  |    61|
|10    |FDCE   |    20|
|11    |FDRE   |   208|
|12    |LD     |    23|
|13    |LDC    |     5|
|14    |LDP    |     5|
|15    |IBUF   |     3|
|16    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |  7401|
|2     |  c      |sin_cos_calc   |   114|
|3     |  k      |sqrt_calc      |   152|
|4     |  s      |sin_cos_calc_0 |   116|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:50 ; elapsed = 00:03:10 . Memory (MB): peak = 973.891 ; gain = 713.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:14 ; elapsed = 00:03:00 . Memory (MB): peak = 973.891 ; gain = 457.777
Synthesis Optimization Complete : Time (s): cpu = 00:02:50 ; elapsed = 00:03:11 . Memory (MB): peak = 973.891 ; gain = 713.719
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1248 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'receiver' is not ideal for floorplanning, since the cellview 'receiver' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 973.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  LD => LDCE: 23 instances
  LDC => LDCE: 5 instances
  LDP => LDPE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:54 ; elapsed = 00:03:16 . Memory (MB): peak = 973.891 ; gain = 723.371
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 973.891 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/receiver.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file receiver_utilization_synth.rpt -pb receiver_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 14 23:26:38 2022...
