{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1457021719639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457021719639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 03 13:15:19 2016 " "Processing started: Thu Mar 03 13:15:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457021719639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1457021719639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL-2 -c PBL-2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL-2 -c PBL-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1457021719639 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1457021720007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_instrucao.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_instrucao.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_instrucao " "Found entity 1: memoria_instrucao" {  } { { "memoria_instrucao.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/memoria_instrucao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457021720060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457021720060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_dado.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_dado.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_dado " "Found entity 1: memoria_dado" {  } { { "memoria_dado.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/memoria_dado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457021720062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457021720062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl_2.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PBL_2 " "Found entity 1: PBL_2" {  } { { "PBL_2.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/PBL_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457021720064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457021720064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/unidade_de_controle/unidade_de_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file components/unidade_de_controle/unidade_de_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_de_controle " "Found entity 1: unidade_de_controle" {  } { { "Components/unidade_de_controle/unidade_de_controle.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/unidade_de_controle/unidade_de_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457021720068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457021720068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ula_32_bits/ula_32_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file components/ula_32_bits/ula_32_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_32_bits " "Found entity 1: ula_32_bits" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457021720071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457021720071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/pc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file components/pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "Components/pc/pc.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/pc/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457021720073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457021720073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/extensor_de_sinal/extensor_de_sinal.v 1 1 " "Found 1 design units, including 1 entities, in source file components/extensor_de_sinal/extensor_de_sinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor_de_sinal " "Found entity 1: extensor_de_sinal" {  } { { "Components/extensor_de_sinal/extensor_de_sinal.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/extensor_de_sinal/extensor_de_sinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457021720075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457021720075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/detector_de_flags/detector_de_flags.v 1 1 " "Found 1 design units, including 1 entities, in source file components/detector_de_flags/detector_de_flags.v" { { "Info" "ISGN_ENTITY_NAME" "1 detector_de_flags " "Found entity 1: detector_de_flags" {  } { { "Components/detector_de_flags/detector_de_flags.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/detector_de_flags/detector_de_flags.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457021720077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457021720077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/banco_de_registradores/banco_de_registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file components/banco_de_registradores/banco_de_registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 banco_de_registradores " "Found entity 1: banco_de_registradores" {  } { { "Components/banco_de_registradores/banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457021720080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457021720080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_de_controle_ula.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_de_controle_ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_de_controle_ULA " "Found entity 1: unidade_de_controle_ULA" {  } { { "unidade_de_controle_ULA.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/unidade_de_controle_ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457021720082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457021720082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testador_salto.v 1 1 " "Found 1 design units, including 1 entities, in source file testador_salto.v" { { "Info" "ISGN_ENTITY_NAME" "1 testador_salto " "Found entity 1: testador_salto" {  } { { "testador_salto.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/testador_salto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457021720084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457021720084 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PBL_2 " "Elaborating entity \"PBL_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1457021720133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_32_bits ula_32_bits:ULA " "Elaborating entity \"ula_32_bits\" for hierarchy \"ula_32_bits:ULA\"" {  } { { "PBL_2.v" "ULA" { Text "D:/Workspaces/Github/PBL-SD-2/PBL_2.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457021720136 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ula_32_bits.v(184) " "Verilog HDL Case Statement warning at ula_32_bits.v(184): case item expression covers a value already covered by a previous case item" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 184 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1457021720140 "|PBL_2|ula_32_bits:ULA"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ula_32_bits.v(95) " "Verilog HDL Case Statement warning at ula_32_bits.v(95): incomplete case statement has no default case item" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 95 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1457021720140 "|PBL_2|ula_32_bits:ULA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Data_out ula_32_bits.v(91) " "Verilog HDL Always Construct warning at ula_32_bits.v(91): inferring latch(es) for variable \"Data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1457021720140 "|PBL_2|ula_32_bits:ULA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S ula_32_bits.v(91) " "Verilog HDL Always Construct warning at ula_32_bits.v(91): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1457021720140 "|PBL_2|ula_32_bits:ULA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Carry_out ula_32_bits.v(91) " "Verilog HDL Always Construct warning at ula_32_bits.v(91): inferring latch(es) for variable \"Carry_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1457021720140 "|PBL_2|ula_32_bits:ULA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Signal ula_32_bits.v(91) " "Verilog HDL Always Construct warning at ula_32_bits.v(91): inferring latch(es) for variable \"Signal\", which holds its previous value in one or more paths through the always construct" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1457021720141 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Signal ula_32_bits.v(194) " "Inferred latch for \"Signal\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720141 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Carry_out ula_32_bits.v(194) " "Inferred latch for \"Carry_out\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720141 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[0\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[0\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720141 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[1\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[1\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720141 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[2\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[2\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720141 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[3\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[3\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720141 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[4\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[4\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720141 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[5\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[5\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720141 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[6\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[6\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720141 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[7\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[7\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720141 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[8\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[8\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720141 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[9\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[9\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720142 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[10\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[10\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720142 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[11\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[11\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720142 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[12\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[12\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720142 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[13\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[13\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720142 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[14\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[14\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720142 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[15\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[15\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720142 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[16\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[16\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720142 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[17\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[17\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720142 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[18\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[18\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720142 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[19\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[19\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720142 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[20\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[20\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720143 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[21\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[21\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720143 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[22\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[22\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720143 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[23\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[23\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720143 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[24\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[24\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720143 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[25\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[25\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720143 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[26\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[26\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720143 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[27\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[27\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720143 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[28\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[28\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720143 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[29\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[29\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720143 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[30\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[30\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720143 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[31\] ula_32_bits.v(194) " "Inferred latch for \"Data_out\[31\]\" at ula_32_bits.v(194)" {  } { { "Components/ula_32_bits/ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720143 "|PBL_2|ula_32_bits:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detector_de_flags ula_32_bits:ULA\|detector_de_flags:U1 " "Elaborating entity \"detector_de_flags\" for hierarchy \"ula_32_bits:ULA\|detector_de_flags:U1\"" {  } { { "Components/ula_32_bits/ula_32_bits.v" "U1" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457021720145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_de_controle_ULA unidade_de_controle_ULA:UNIDADE_CONTR_ULA " "Elaborating entity \"unidade_de_controle_ULA\" for hierarchy \"unidade_de_controle_ULA:UNIDADE_CONTR_ULA\"" {  } { { "PBL_2.v" "UNIDADE_CONTR_ULA" { Text "D:/Workspaces/Github/PBL-SD-2/PBL_2.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457021720149 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "unidade_de_controle_ULA.v(140) " "Verilog HDL Case Statement warning at unidade_de_controle_ULA.v(140): case item expression covers a value already covered by a previous case item" {  } { { "unidade_de_controle_ULA.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/unidade_de_controle_ULA.v" 140 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1457021720150 "|PBL_2|unidade_de_controle_ULA:UNIDADE_CONTR_ULA"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "unidade_de_controle_ULA.v(66) " "Verilog HDL Case Statement warning at unidade_de_controle_ULA.v(66): incomplete case statement has no default case item" {  } { { "unidade_de_controle_ULA.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/unidade_de_controle_ULA.v" 66 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1457021720150 "|PBL_2|unidade_de_controle_ULA:UNIDADE_CONTR_ULA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Selection unidade_de_controle_ULA.v(66) " "Verilog HDL Always Construct warning at unidade_de_controle_ULA.v(66): inferring latch(es) for variable \"Selection\", which holds its previous value in one or more paths through the always construct" {  } { { "unidade_de_controle_ULA.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/unidade_de_controle_ULA.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1457021720151 "|PBL_2|unidade_de_controle_ULA:UNIDADE_CONTR_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Selection\[0\] unidade_de_controle_ULA.v(66) " "Inferred latch for \"Selection\[0\]\" at unidade_de_controle_ULA.v(66)" {  } { { "unidade_de_controle_ULA.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/unidade_de_controle_ULA.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720151 "|PBL_2|unidade_de_controle_ULA:UNIDADE_CONTR_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Selection\[1\] unidade_de_controle_ULA.v(66) " "Inferred latch for \"Selection\[1\]\" at unidade_de_controle_ULA.v(66)" {  } { { "unidade_de_controle_ULA.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/unidade_de_controle_ULA.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720151 "|PBL_2|unidade_de_controle_ULA:UNIDADE_CONTR_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Selection\[2\] unidade_de_controle_ULA.v(66) " "Inferred latch for \"Selection\[2\]\" at unidade_de_controle_ULA.v(66)" {  } { { "unidade_de_controle_ULA.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/unidade_de_controle_ULA.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720151 "|PBL_2|unidade_de_controle_ULA:UNIDADE_CONTR_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Selection\[3\] unidade_de_controle_ULA.v(66) " "Inferred latch for \"Selection\[3\]\" at unidade_de_controle_ULA.v(66)" {  } { { "unidade_de_controle_ULA.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/unidade_de_controle_ULA.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720151 "|PBL_2|unidade_de_controle_ULA:UNIDADE_CONTR_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Selection\[4\] unidade_de_controle_ULA.v(66) " "Inferred latch for \"Selection\[4\]\" at unidade_de_controle_ULA.v(66)" {  } { { "unidade_de_controle_ULA.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/unidade_de_controle_ULA.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457021720151 "|PBL_2|unidade_de_controle_ULA:UNIDADE_CONTR_ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:PC " "Elaborating entity \"pc\" for hierarchy \"pc:PC\"" {  } { { "PBL_2.v" "PC" { Text "D:/Workspaces/Github/PBL-SD-2/PBL_2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457021720153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_de_sinal extensor_de_sinal:EXTENSOR_DE_SINAL " "Elaborating entity \"extensor_de_sinal\" for hierarchy \"extensor_de_sinal:EXTENSOR_DE_SINAL\"" {  } { { "PBL_2.v" "EXTENSOR_DE_SINAL" { Text "D:/Workspaces/Github/PBL-SD-2/PBL_2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457021720155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_de_registradores banco_de_registradores:BANCO_DE_REGISTRADORES " "Elaborating entity \"banco_de_registradores\" for hierarchy \"banco_de_registradores:BANCO_DE_REGISTRADORES\"" {  } { { "PBL_2.v" "BANCO_DE_REGISTRADORES" { Text "D:/Workspaces/Github/PBL-SD-2/PBL_2.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457021720157 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "banco_de_registradores.v(82) " "Verilog HDL or VHDL warning at the banco_de_registradores.v(82): index expression is not wide enough to address all of the elements in the array" {  } { { "Components/banco_de_registradores/banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 82 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1457021720166 "|PBL_2|banco_de_registradores:BANCO_DE_REGISTRADORES"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "banco_de_registradores.v(83) " "Verilog HDL or VHDL warning at the banco_de_registradores.v(83): index expression is not wide enough to address all of the elements in the array" {  } { { "Components/banco_de_registradores/banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 83 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1457021720166 "|PBL_2|banco_de_registradores:BANCO_DE_REGISTRADORES"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_instrucao memoria_instrucao:MEMORIA_DE_INSTRUCAO " "Elaborating entity \"memoria_instrucao\" for hierarchy \"memoria_instrucao:MEMORIA_DE_INSTRUCAO\"" {  } { { "PBL_2.v" "MEMORIA_DE_INSTRUCAO" { Text "D:/Workspaces/Github/PBL-SD-2/PBL_2.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457021720168 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 memoria_instrucao.v(24) " "Verilog HDL warning at memoria_instrucao.v(24): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "memoria_instrucao.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/memoria_instrucao.v" 24 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1457021720425 "|PBL_2|memoria_instrucao:MEMORIA_DE_INSTRUCAO"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "memoria_instrucao.v(28) " "Verilog HDL warning at memoria_instrucao.v(28): ignoring unsupported system task" {  } { { "memoria_instrucao.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/memoria_instrucao.v" 28 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1457021720425 "|PBL_2|memoria_instrucao:MEMORIA_DE_INSTRUCAO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_dado memoria_dado:MEMORIA_DE_DADOS " "Elaborating entity \"memoria_dado\" for hierarchy \"memoria_dado:MEMORIA_DE_DADOS\"" {  } { { "PBL_2.v" "MEMORIA_DE_DADOS" { Text "D:/Workspaces/Github/PBL-SD-2/PBL_2.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457021720433 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 memoria_dado.v(24) " "Verilog HDL warning at memoria_dado.v(24): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "memoria_dado.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/memoria_dado.v" 24 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1457021720720 "|PBL_2|memoria_dado:MEMORIA_DE_DADOS"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "memoria_dado.v(28) " "Verilog HDL warning at memoria_dado.v(28): ignoring unsupported system task" {  } { { "memoria_dado.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/memoria_dado.v" 28 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1457021720720 "|PBL_2|memoria_dado:MEMORIA_DE_DADOS"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1457021727238 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457021727238 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock_in " "No output dependent on input pin \"Clock_in\"" {  } { { "PBL_2.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/PBL_2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457021727262 "|PBL_2|Clock_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1457021727262 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1457021727262 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1457021727262 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1457021727262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "638 " "Peak virtual memory: 638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457021727281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 03 13:15:27 2016 " "Processing ended: Thu Mar 03 13:15:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457021727281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457021727281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457021727281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457021727281 ""}
