# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Wed Oct 07 20:07:47 2015
# 
# Allegro PCB Router v16-6-112 made 2015/02/02 at 11:09:05
# Running on: hfp-20120615tne, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name E:/material/glass/pcb/test-stm32f429/pcb\f429.dsn
# Batch File Name: pasde.do
# Did File Name: E:/material/glass/pcb/test-stm32f429/pcb/specctra.did
# Current time = Wed Oct 07 20:07:47 2015
# PCB E:/material/glass/pcb/test-stm32f429/pcb
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-100.0500 ylo=-85.0000 xhi=2101.0500 yhi=1785.0000
# Total 83 Images Consolidated.
# Via 'VIA-8-11' z=1, 2 xlo= -5.5000 ylo= -5.5000 xhi=  5.5000 yhi=  5.5000
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'VIA-8-11'
# BOTTOM  'VIA-8-11'  ----------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Layers Processed: Power Layers 2
# Components Placed 101, Images Processed 119, Padstacks Processed 32
# Nets Processed 153, Net Terminals 573
# PCB Area=3401700.000  EIC=45  Area/EIC=75593.333  SMDs=94
# Total Pin Count: 643
# Signal Connections Created 199
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/material/glass/pcb/test-stm32f429/pcb\f429.dsn
# Nets 153 Connections 397 Unroutes 409
# Signal Layers 2 Power Layers 2
# Wire Junctions 12, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 133733.5200 Horizontal 79535.0690 Vertical 54198.4510
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 133733.5200 Horizontal 79000.4900 Vertical 54733.0300
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# Loading Do File pasde.do ...
# Loading Do File E:/material/glass/pcb/test-stm32f429/pcb\f429_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/ADMINI~1/AppData/Local/Temp/#Taaaaas13540.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Component U1 Selected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
fanout 1 (direction Out) (location Inside) (pin_type power) (pin_type signal)
# Fanout away from the component center.
# Fanout inside component outline only.
# Fanout..Signal Nets.
# Fanout..Power Nets.
# Current time = Wed Oct 07 20:08:03 2015
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'VIA-8-11'
# BOTTOM  'VIA-8-11'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- E:/material/glass/pcb/test-stm32f429/pcb\f429.dsn
# Nets 153 Connections 397 Unroutes 409
# Signal Layers 2 Power Layers 2
# Wire Junctions 12, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 131591.7800 Horizontal 78201.3400 Vertical 53390.4400
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 130678.6800 Horizontal 76521.0700 Vertical 54157.6100
# Start Fanout Pass 1 of 1
# Attempts 170 Successes 170 Failures 0 Vias 170
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# 
# Wiring Statistics ----------------- E:/material/glass/pcb/test-stm32f429/pcb\f429.dsn
# Nets 153 Connections 397 Unroutes 371
# Signal Layers 2 Power Layers 2
# Wire Junctions 27, at vias 15 Total Vias 170
# Percent Connected    6.55
# Manhattan Length 131591.7800 Horizontal 78057.0090 Vertical 53534.7710
# Routed Length 2351.2715 Horizontal 1662.6000 Vertical 1662.6000
# Ratio Actual / Manhattan   0.0179
# Unconnected Length 130833.3800 Horizontal 76593.8700 Vertical 54239.5100
write routes (changed_only) (reset_changed) C:/Users/ADMINI~1/AppData/Local/Temp/#Taaaaat13540.tmp
# Routing Written to File C:/Users/ADMINI~1/AppData/Local/Temp/#Taaaaat13540.tmp
# Loading Do File C:/Users/ADMINI~1/AppData/Local/Temp/#Taaaaau13540.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Component U8 Selected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
fanout 1 (direction In) (location Inside) (pin_type power) (pin_type signal)
# Fanout towards the component center.
# Fanout inside component outline only.
# Fanout..Signal Nets.
# Fanout..Power Nets.
# Current time = Wed Oct 07 20:08:35 2015
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'VIA-8-11'
# BOTTOM  'VIA-8-11'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- E:/material/glass/pcb/test-stm32f429/pcb\f429.dsn
# Nets 153 Connections 397 Unroutes 371
# Signal Layers 2 Power Layers 2
# Wire Junctions 27, at vias 27 Total Vias 170
# Percent Connected    6.55
# Manhattan Length 131591.7800 Horizontal 78117.0180 Vertical 53474.7620
# Routed Length 2351.2715 Horizontal 1662.6000 Vertical 1662.6000
# Ratio Actual / Manhattan   0.0179
# Unconnected Length 130276.9400 Horizontal 76355.6300 Vertical 53921.3100
# Start Fanout Pass 1 of 1
# Attempts 57 Successes 49 Failures 8 Vias 219
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# 
# Wiring Statistics ----------------- E:/material/glass/pcb/test-stm32f429/pcb\f429.dsn
# Nets 153 Connections 397 Unroutes 353
# Signal Layers 2 Power Layers 2
# Wire Junctions 40, at vias 40 Total Vias 219
# Percent Connected   11.08
# Manhattan Length 131591.7800 Horizontal 78010.0050 Vertical 53581.7750
# Routed Length 3212.3343 Horizontal 2279.3100 Vertical 2252.5200
# Ratio Actual / Manhattan   0.0244
# Unconnected Length 130470.0200 Horizontal 76491.3200 Vertical 53978.7000
write routes (changed_only) (reset_changed) C:/Users/ADMINI~1/AppData/Local/Temp/#Taaaaav13540.tmp
# Routing Written to File C:/Users/ADMINI~1/AppData/Local/Temp/#Taaaaav13540.tmp
quit
