{
  "circuit_name": "s641",
  "total_implementations": 400,
  "generated_at": "2025-12-27T00:41:38.059893",
  "implementations": [
    {
      "circuit_name": "s641",
      "implementation_id": 1,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "69b64ab051f1e1b9"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 2,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "c3fce0d6952d4b06"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 3,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "46bd7a6a6f044a8b"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 4,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "a7f14e645d3d5d72"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 5,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "82b00dcff1614ae3"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 6,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "14e7e258a51b7892"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 7,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "358ac99d85c7cb8e"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 8,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "9bbffe4eaf2c015c"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 9,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "ae3eed12018098bb"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 10,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "e53f96236370f918"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 11,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "617900295fce0a4e"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 12,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "b6332111275f0076"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 13,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "fa2f3e3fc2d6dc73"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 14,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "9ef8182053fc62e4"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 15,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "f054712a5d1b86ce"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 16,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "46702570b6282833"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 17,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "0035e6314d3b3b60"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 18,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "ba9c873bf08015a0"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 19,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "2b39366463eafc52"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 20,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "04d7326dc91bcf86"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 21,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "a4e140dec1b158d1"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 22,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "7a7ed040b0d038db"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 23,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "c1056fb45b9e2f9d"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 24,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "f8988aa2a56cccd8"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 25,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "91edc9f0aed403c8"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 26,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "c053042213b7714e"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 27,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "48ad249d006dae29"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 28,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "aab54a5fdc105a40"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 29,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "7891564e380442a3"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 30,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "f86c5201532bc9ca"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 31,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "eb0a7432a680b5d2"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 32,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "7aec5ce051635d70"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 33,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "9a2572ab49ae6855"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 34,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "75e8d65db6c31fe9"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 35,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "0365f493b0a373a8"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 36,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "71e067a88d7bc6f9"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 37,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "a35f68fcb887d293"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 38,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "4b162293cd74e551"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 39,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "93a036957d051906"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 40,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "a11d134bc0d740e8"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 41,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "53e08e96b2656590"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 42,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "ac111ae5888e7880"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 43,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "890d896f4b2f2a76"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 44,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "b2abdcdf6ca264b8"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 45,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "3f75a8ec9fb36f26"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 46,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "49ead263a319cf7e"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 47,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "f69f541d258ed6d6"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 48,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "6556aeb03376f416"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 49,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "4a862662ddba83a9"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 50,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "10605feb15656fb7"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 51,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "9e758b250082a74a"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 52,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "fad76f73458d7b09"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 53,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "e0efaece3933750c"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 54,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "1b3635dd43864a06"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 55,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "3843be56a2c800e1"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 56,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "2c60d8212209cb97"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 57,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "ee08a421d6dce579"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 58,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "43031e227acade09"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 59,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "737a6320d16c06f8"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 60,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "47a15456831a8cfb"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 61,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "039f8b98200dfe77"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 62,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "935bbafc4938bd08"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 63,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "8633b2a39079b5fb"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 64,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.055896",
      "config_hash": "81111e47cc35b026"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 65,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "8a9e7e899fe462d1"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 66,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "8c724f7c498421e8"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 67,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "36b665e9a8c60fc7"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 68,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "b8ba4f55d71a465f"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 69,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "742c60e61bf6cfb1"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 70,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "0ab4cc0048d65ff0"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 71,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "e35d55f253f2785b"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 72,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "0157b271b2f31ebd"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 73,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "34b1f60d65976a43"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 74,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "d2fe736c1e60a204"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 75,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "d17a2f38466882a5"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 76,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "66b9dbe9399b801f"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 77,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "937e93812c44fa80"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 78,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "0bd87446efde2e7f"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 79,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "fed1070ebeb739dc"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 80,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "84be1a857c46f5ed"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 81,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "dfb6e664ef1bdaf7"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 82,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "2777382766e308b6"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 83,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "937993f770e0cc0d"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 84,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "07c5bb512418c2bb"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 85,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "9cde65ab461744c6"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 86,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "3d3190e31e72ea54"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 87,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "03212b3bd26eb275"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 88,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "837b746824120909"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 89,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "afa5e122015bd381"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 90,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "eb266bc77b9bf664"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 91,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "6787f78ee839aa65"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 92,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "f5838c2d87f4f011"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 93,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "bfd7c9e9f4c1a581"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 94,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "99568cd2ef1f1229"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 95,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "ee4ee19d802bf83a"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 96,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "9bb9a605a69827ff"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 97,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "52d7332290ccde10"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 98,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "0b6e04648fe01c87"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 99,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "f2894bb1fea76ebe"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 100,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "5af7879717092214"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 101,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "9059b8365ec2db18"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 102,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "bf30153e25b882eb"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 103,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "68a466a6c7921ec5"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 104,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "9bd718d5eb318dc0"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 105,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "1c45c40da04420c6"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 106,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "59a9a6fafe9ee746"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 107,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "ac835ef7e181f937"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 108,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "6438e05c9b347a70"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 109,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "85896487be3b19a2"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 110,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "78f6a43910f1fd59"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 111,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "cd959ea69439a4a3"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 112,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "8bf72a934f3740ef"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 113,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "361d20bc6fd7e4e2"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 114,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "9db4745411296ef6"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 115,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "2a1453a8a2b37f59"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 116,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "f91e0d2eaf14843f"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 117,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "dc7cfe62f843c0cb"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 118,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "5cb373fc5a29b4e6"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 119,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "cc1d2bf2590b8baa"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 120,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "2367e0e7b116cbf9"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 121,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "0605ef570c866fd8"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 122,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "8efcd416d3bbc810"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 123,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "d6f978de9f6ee5e7"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 124,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "e6db015425c27d8b"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 125,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "77e7c91db182e57b"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 126,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "08b4c272e2bb80d1"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 127,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "a85d905593d2f7b7"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 128,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "ee307a6c34c7e492"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 129,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "c2ba5a5abb30b29b"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 130,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "a9ff34ccc00537ce"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 131,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "9ab18f1f18011856"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 132,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "8c8acb2f42dbdf31"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 133,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "79f3cc008c8d964b"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 134,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "3e1a37a95d5db578"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 135,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "a9a41ff6db68dc63"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 136,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "00b664c4895c1816"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 137,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "255b8a6aa798c913"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 138,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "a592f641de75fee8"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 139,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "df0888ca53c7d79d"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 140,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "4e29183ff9e22ad6"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 141,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "ff0a6d2d65031291"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 142,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "5d1e68cb32da799a"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 143,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "434f52dd612b0528"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 144,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "00d64cda92e6ec5d"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 145,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "6fe5df1efdb39f3b"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 146,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "5d632b5ce9ea3322"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 147,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "11f745d2a6b4dc63"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 148,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "269eca6bbbe0c4a3"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 149,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "716b0fcaf2d7975b"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 150,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "403c09348e9e7564"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 151,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "8b60b6308d96498d"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 152,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "a74d7b37ce4f0ee0"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 153,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "3366d9c87727d474"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 154,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "dd8e5ba062d1c78a"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 155,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "b2c3068941434483"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 156,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "a3e9d4e3ea81651c"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 157,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "462333118a1dbb71"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 158,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "3caa72001d9d2258"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 159,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "cc27a996606f72a1"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 160,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "2e77c7225194ed3a"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 161,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "dd03e24d067426e9"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 162,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "f8b7d3094c26a8bd"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 163,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "51c0cb6d09f9d09e"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 164,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "dea090f8ecc46c07"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 165,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "5f05f30ef8bad4c4"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 166,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "71539439256cb6a2"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 167,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "faf77cc308f11568"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 168,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "f38695d330b48e02"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 169,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.056895",
      "config_hash": "dd91538bc8f0bf91"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 170,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "3acd4db9506d9ac6"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 171,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "b4e0356534283758"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 172,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "ec8e0c306c28e74c"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 173,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "6e65d87f8692c59f"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 174,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "7fbd5ae5ea7c5963"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 175,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "b4733f7d6537c97e"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 176,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "db6ab6ab5ad4daac"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 177,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "d0d6889e9768d241"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 178,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "2227bb8b075cbbdb"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 179,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "073f5411ff7bdbbb"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 180,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "739a57f39885838b"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 181,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "0c6bd5daf26722b7"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 182,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "8d67977022ffab5a"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 183,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "4c098256a62f5b74"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 184,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "77aa665447d386d8"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 185,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "c56ef45aebec7d3f"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 186,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "f1fe75385037c769"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 187,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "d7139d2da24b0929"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 188,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "62a5915ff4b82900"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 189,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "db338164748c12f4"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 190,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "d0b9a633d4d6e428"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 191,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "0e895389f104a151"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 192,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "69508856ef634d0d"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 193,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "3c3c5fe438ba1579"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 194,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "10cc38b87d8d8889"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 195,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "77bf37b63d9f858e"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 196,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "e93ad87ab5b507a9"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 197,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "af2be22eabb3bb0a"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 198,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "ee128bcf305bff41"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 199,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "1294d2ce8bf44755"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 200,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "a12f0605fff1d52b"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 201,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "4a68c239ef5fd170"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 202,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "25ad8ef74af0f321"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 203,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "e8e5e3bcf0f4d017"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 204,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "f3a3d95ee33a4228"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 205,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "ec641ed4848c7c41"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 206,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "c8ef2b5f8f200892"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 207,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "42529cff0a93e1cc"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 208,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "50545bfd95fb1b2d"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 209,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "7594f9cb629218d2"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 210,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "07bb14ba28dfb565"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 211,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "5942626f2585e799"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 212,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "2530b6fc2b2cedc0"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 213,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "d179fbf2265de6fd"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 214,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "806a4db42ecfd42e"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 215,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "81aee90f00514db5"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 216,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "9daa5c0d2581aaae"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 217,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "2d27059bcfc536c9"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 218,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "f43241eca97568c5"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 219,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "f4bb3842772ae48e"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 220,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "33398eeae37dc9fc"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 221,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "ad91169d042eb740"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 222,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "d37869f6025bfc22"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 223,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "e4e54a870a0b1a9d"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 224,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "216dfc0280b8e6f6"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 225,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "81cfae89829ba530"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 226,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "01692578c3efc5c0"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 227,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "36c3e104e7b325bc"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 228,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "e33523f5812c9757"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 229,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "923a8df6765ec121"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 230,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "9ccca033da2f2851"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 231,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "14cd1fcbd48e0dfa"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 232,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "5b78c697f9044d4b"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 233,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "5f203c419d4b8e78"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 234,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "7873466ecb890abd"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 235,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "36a5e07a7453a227"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 236,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "88504c7cf4838d2d"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 237,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "2894d83e8e5ea981"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 238,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "81a57a9317322e25"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 239,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "bb63927e8dd068cc"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 240,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "39cab68e0625368f"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 241,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "33304480a51decf1"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 242,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "ebd920dde3a14edf"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 243,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "4a3574959366d1ef"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 244,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "694c6518c2b8a765"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 245,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "2686afcf2b17d94b"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 246,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "d4a49aff3b0290d5"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 247,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "9a2516178b377884"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 248,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "fb49e2791639640f"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 249,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "4032e2ffb1157e76"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 250,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "6c81e7e221e297ca"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 251,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "5f561c95d850a244"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 252,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "ec9d1853e8e9fa1c"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 253,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "b34d3d8056c2b9c9"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 254,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "98f524de2a88296f"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 255,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "cadaca2a2a0a8943"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 256,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "d3702d10687e1b31"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 257,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "966ace292c9d0c15"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 258,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "8a7443b111fd1c7f"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 259,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "335b9175826716de"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 260,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "921f16dd55482696"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 261,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "8000deb83b5fe726"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 262,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "23680ce9be176fdb"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 263,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "53ac699363be70c5"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 264,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "c04970cadeecf2ab"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 265,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "36ff18ea16595ca0"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 266,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "c06ff6bf88113952"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 267,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "465ad19b358506f9"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 268,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "08373ada0c315858"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 269,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.057893",
      "config_hash": "c673cd33f222974e"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 270,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "2371b896a6a55781"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 271,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "19936d1f7ab86f6a"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 272,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "7d1c8308d3575cd0"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 273,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "8a5405e7d4a7ff4f"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 274,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "f047d7b1290ad521"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 275,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "41e3976d75ce1708"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 276,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "92fb31b787df9b80"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 277,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "4a85643161b1d688"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 278,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "10a734cd107f1a3a"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 279,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "5d263cd0b2c31246"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 280,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "6af2dba65bb18b4a"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 281,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "64d51c8aed272a7a"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 282,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "eda81b2ac0b0a2c6"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 283,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "c381ee77492565ea"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 284,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "f39642a63f33bed1"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 285,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "5f090a7041d2c0df"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 286,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "e5f0245bccaba701"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 287,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "f28c7cbbae448f7a"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 288,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "dbcf2c745a7684e2"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 289,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "1986ec4136f55b19"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 290,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "651490ba952cc0f9"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 291,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "a05ba3587bc1f567"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 292,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "edd58ee678bb35ba"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 293,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "3188a536b6a4c141"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 294,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "5750597a46ff8e04"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 295,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "2d6aa71debccb529"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 296,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "71f69a346fa1f012"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 297,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "cddd3a933e4a90ec"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 298,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "ffc5820211ca79be"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 299,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "adceb934ad5616e3"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 300,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "a13e3041a6e3fbc1"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 301,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "a0ee40ade314d371"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 302,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "f3204ee0c4c5b62c"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 303,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "6af9aaa65ea99964"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 304,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "dcc0d4b28272a5da"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 305,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "efd10e46d338d60a"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 306,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "3f81700d4e13f268"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 307,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "6e2e362c87a0dac4"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 308,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "7b0230009ef60815"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 309,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "fb6f9f6137726c6d"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 310,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "e6cf44f9418961c0"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 311,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "bb59882374a63c3e"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 312,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "6ed03e7a026d498b"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 313,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "2854d7726a85af5d"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 314,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "de57f7d1d15b48c5"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 315,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "3bf0535135a5cd78"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 316,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "13572fbda4916de2"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 317,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "5b100b943206d3d2"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 318,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "124b576683a5961d"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 319,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "23d418398d015822"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 320,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "4ff8695a194c6d49"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 321,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "b58f00efd7a2b55d"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 322,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "eeeaa5d137b51aca"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 323,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "697e2015ffd08c86"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 324,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "32b486a6d6737947"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 325,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "e3c2781a29f976ef"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 326,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "30342d4f01d85a9f"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 327,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "9c74ca09ffa72177"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 328,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "1e6069d9a4b541d7"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 329,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "e910fe22f41ba63b"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 330,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "1679009a294c2f1b"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 331,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "cdc99a1f9c97ef07"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 332,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "40d23717bc659868"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 333,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "e3879dc0cf5ad841"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 334,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "0bd22c4f87ed1fa6"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 335,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "f723d3029e6d8471"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 336,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "0832db3d40fd42a4"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 337,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "ee0497afe64128ce"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 338,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "eb1de5428dd2a1f5"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 339,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "cc779780b6a03e9c"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 340,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "8fc2b6a1e6d05e87"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 341,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "b18fb0025d34bcdd"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 342,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "2da57c61faeb22be"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 343,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "407912a7a855fc2a"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 344,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "190ae9029b7d25b6"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 345,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "045bbd7b4b2bf88e"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 346,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "dc841d33c21a9ca3"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 347,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "cc1eb3cd9195d97b"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 348,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "e77493740c62a077"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 349,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "53d35d7ef21dfb65"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 350,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "526ff80311d97693"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 351,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "38b11c1e36c6b9b0"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 352,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "d114fb2acb01d551"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 353,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "6a48b091541178fa"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 354,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "36f8a4619b395e51"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 355,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "f8702cc02e9e47e0"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 356,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "606939674023bb27"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 357,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "a6f8b19b8b98d9c2"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 358,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "0d9cd3c3ad1b3f07"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 359,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "f6d9f4aaaf83bf48"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 360,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "c0417a9c67fa58a2"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 361,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "3cdae41e0370aa2e"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 362,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "20cbd5b610391254"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 363,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "e3ede56bcf704e61"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 364,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "d00774b4385d4b54"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 365,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "e07ae5c94b6ab4d4"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 366,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "4459748c8d601096"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 367,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "e3660e60edf6797d"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 368,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "ecaafc39160584c3"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 369,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.058893",
      "config_hash": "045084b43c419adf"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 370,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "6f7a2ebe2c887be9"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 371,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "e0621e942381bd8d"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 372,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "4be3782c26d6325c"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 373,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "c0215e68300487d2"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 374,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "bd221f7d5703b57d"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 375,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "694d01c41313efcc"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 376,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "2f00d5fa27d92692"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 377,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "762a96e47d10ad83"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 378,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "cefe20a05f9f56d4"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 379,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "e7c8ffe6ea63edf9"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 380,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "5a84b28bb59616a2"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 381,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "d3b6da26b0e082b0"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 382,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "9b57b2bddd50b19b"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 383,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "9ae97767eb8e20b3"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 384,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "ce24471920a94355"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 385,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "7f8eab3b4fabc1ac"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 386,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "81374da6a27b03cf"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 387,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "c92001bdbc44d440"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 388,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "a76c616b26750856"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 389,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "795dfd270fbb26cc"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 390,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "a10215662e48c951"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 391,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "55b9b2e84f3115fa"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 392,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "fbb3fb20406b62ba"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 393,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "9de1551d98b3c62e"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 394,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "2d227032cee33f5a"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 395,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "f05d64633741c5cf"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 396,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "3c95cbd7c1a30745"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 397,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "9fe920b81ae8b31c"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 398,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "d2f32ace205f1c12"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 399,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "06144f2f9e53ded7"
    },
    {
      "circuit_name": "s641",
      "implementation_id": 400,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.059893",
      "config_hash": "1db3da1db5ff9475"
    }
  ]
}