// Seed: 239075649
module module_0;
  bit id_1;
  reg id_2 = id_1;
  id_3 :
  assert property (@(posedge id_2) 1) id_2 <= -1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign id_1 = id_4;
  integer id_5;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4, id_5;
  module_0 modCall_1 ();
endmodule
