PPA Report for tdp_ram_rw_priority_pipeline.v (Module: tdp_ram_rw_priority_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 0
FF Count: 84
IO Count: 117
Cell Count: 312

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 773.99 MHz
Reg-to-Reg Critical Path Delay: 0.990 ns

POWER METRICS:
-------------
Total Power Consumption: 0.539 W
