AArch64 MP+bl-gcsb-rel+dmb.ld
variant=shadowstack
{
SS(x,1);

0:X2=y;
0:GCSPR_EL1=&x[1];

1:X2=y;
1:X4=x;
}

P0                                                            | P1          ;
BL L0        (* GCS (Write) effect                         *) | LDR W1,[X2] ;
L0:                                                           | DMB LD      ;
GCSB DSYNC   (* GCSB effect                                *) | LDR X3,[X4] ;
MOV W1,#1                                                     |             ;
STLR W1,[X2] (* Memory Write effect with Release semantics *) |             ;

exists 1:X1=1 /\ 1:X3=0
