#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002773d980f30 .scope module, "ID_tb" "ID_tb" 2 1;
 .timescale 0 0;
L_000002773da48e70 .functor BUFZ 32, L_000002773d971240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002773d9dd030_0 .net "A", 31 0, v000002773d9dd350_0;  1 drivers
v000002773d9ddd50_0 .net "A_in", 31 0, L_000002773da48e70;  1 drivers
v000002773d9dde90_0 .net "B", 31 0, v000002773d9dd710_0;  1 drivers
v000002773d9ddf30_0 .net "B_in", 31 0, v000002773d9dcf90_0;  1 drivers
v000002773d9ddfd0_0 .var "PC_n", 31 0;
v000002773d9e09b0_0 .net "PC_new", 31 0, v000002773d9de2f0_0;  1 drivers
v000002773d9e0230_0 .net "alu_op", 0 0, v000002773d943290_0;  1 drivers
v000002773d9e0a50_0 .net "alu_sel", 3 0, v000002773d942d90_0;  1 drivers
v000002773d9e0d70_0 .net "alu_select", 3 0, v000002773d9dcef0_0;  1 drivers
v000002773d9e1090_0 .net "alu_src", 0 0, v000002773d943650_0;  1 drivers
v000002773d9e1590_0 .net "branch", 0 0, v000002773d943330_0;  1 drivers
v000002773d9e1310_0 .net "branch_n", 0 0, v000002773d9dda30_0;  1 drivers
v000002773d9e0cd0_0 .var "clk", 0 0;
v000002773d9e0870_0 .net "funct3", 2 0, L_000002773d9e1a90;  1 drivers
v000002773d9e1130_0 .net "funct7", 6 0, L_000002773d9e0e10;  1 drivers
v000002773d9e1630_0 .var "instr", 31 0;
v000002773d9e0410_0 .net "jumpl", 0 0, v000002773d942e30_0;  1 drivers
v000002773d9e1db0_0 .net "jumpl_n", 0 0, v000002773d9de930_0;  1 drivers
v000002773d9e1770_0 .net "mem_read", 0 0, v000002773d942ed0_0;  1 drivers
v000002773d9e1b30_0 .net "mem_read_n", 0 0, v000002773d9dcc70_0;  1 drivers
v000002773d9e0af0_0 .net "mem_to_reg", 0 0, v000002773d942f70_0;  1 drivers
v000002773d9dffb0_0 .net "mem_to_reg_n", 0 0, v000002773d9de390_0;  1 drivers
v000002773d9e13b0_0 .net "mem_write", 0 0, v000002773d943010_0;  1 drivers
v000002773d9e0b90_0 .net "mem_write_n", 0 0, v000002773d9de9d0_0;  1 drivers
v000002773d9e0550_0 .net "opcode", 6 0, L_000002773d9e0eb0;  1 drivers
v000002773d9e0c30_0 .net "rd", 4 0, L_000002773d9e0910;  1 drivers
v000002773d9e1450_0 .net "reg_write", 0 0, v000002773d9430b0_0;  1 drivers
v000002773d9e0ff0_0 .var "reset", 0 0;
v000002773d9e18b0_0 .net "rs1", 4 0, L_000002773d9e0690;  1 drivers
v000002773d9e00f0_0 .net "rs1_data", 31 0, L_000002773d971240;  1 drivers
v000002773d9e1e50_0 .net "rs2", 4 0, L_000002773d9e05f0;  1 drivers
v000002773d9e07d0_0 .net "rs2_data", 31 0, L_000002773d971550;  1 drivers
o000002773d985528 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002773d9e19f0_0 .net "write_data", 31 0, o000002773d985528;  0 drivers
S_000002773d981460 .scope module, "a_c" "alu_ctrl" 2 37, 3 1 0, S_000002773d980f30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "func3";
    .port_info 1 /INPUT 7 "func7";
    .port_info 2 /INPUT 1 "alu_op";
    .port_info 3 /OUTPUT 4 "sel";
v000002773d943a10_0 .net "alu_op", 0 0, v000002773d943290_0;  alias, 1 drivers
v000002773d943ab0_0 .net "func3", 2 0, L_000002773d9e1a90;  alias, 1 drivers
v000002773d943c90_0 .net "func7", 6 0, L_000002773d9e0e10;  alias, 1 drivers
v000002773d942d90_0 .var "sel", 3 0;
E_000002773d97ce30 .event anyedge, v000002773d943a10_0, v000002773d943ab0_0, v000002773d943c90_0;
S_000002773d95d610 .scope module, "controller" "control_unit" 2 24, 4 1 0, S_000002773d980f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /OUTPUT 1 "alu_op";
    .port_info 3 /OUTPUT 1 "reg_write_en";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 1 "mem_to_reg_en";
    .port_info 6 /OUTPUT 1 "mem_read_en";
    .port_info 7 /OUTPUT 1 "mem_write_en";
    .port_info 8 /OUTPUT 1 "jumpl_en";
    .port_info 9 /OUTPUT 1 "branch_en";
v000002773d943290_0 .var "alu_op", 0 0;
v000002773d943650_0 .var "alu_src", 0 0;
v000002773d943330_0 .var "branch_en", 0 0;
v000002773d942e30_0 .var "jumpl_en", 0 0;
v000002773d942ed0_0 .var "mem_read_en", 0 0;
v000002773d942f70_0 .var "mem_to_reg_en", 0 0;
v000002773d943010_0 .var "mem_write_en", 0 0;
v000002773d9433d0_0 .net "opcode", 6 0, L_000002773d9e0eb0;  alias, 1 drivers
v000002773d9430b0_0 .var "reg_write_en", 0 0;
v000002773d943150_0 .net "reset", 0 0, v000002773d9e0ff0_0;  1 drivers
E_000002773d97cc70 .event anyedge, v000002773d943150_0, v000002773d9433d0_0;
S_000002773d95d7a0 .scope module, "decode" "decoder" 2 12, 5 1 0, S_000002773d980f30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "func7";
    .port_info 2 /OUTPUT 5 "rs2";
    .port_info 3 /OUTPUT 5 "rs1";
    .port_info 4 /OUTPUT 3 "func3";
    .port_info 5 /OUTPUT 5 "rd";
    .port_info 6 /OUTPUT 7 "opcode";
v000002773d9431f0_0 .net "func3", 2 0, L_000002773d9e1a90;  alias, 1 drivers
v000002773d943470_0 .net "func7", 6 0, L_000002773d9e0e10;  alias, 1 drivers
v000002773d943510_0 .net "instruction", 31 0, v000002773d9e1630_0;  1 drivers
v000002773d9dd0d0_0 .net "opcode", 6 0, L_000002773d9e0eb0;  alias, 1 drivers
v000002773d9dddf0_0 .net "rd", 4 0, L_000002773d9e0910;  alias, 1 drivers
v000002773d9dd3f0_0 .net "rs1", 4 0, L_000002773d9e0690;  alias, 1 drivers
v000002773d9de070_0 .net "rs2", 4 0, L_000002773d9e05f0;  alias, 1 drivers
L_000002773d9e0e10 .part v000002773d9e1630_0, 25, 7;
L_000002773d9e05f0 .part v000002773d9e1630_0, 20, 5;
L_000002773d9e0690 .part v000002773d9e1630_0, 15, 5;
L_000002773d9e1a90 .part v000002773d9e1630_0, 12, 3;
L_000002773d9e0910 .part v000002773d9e1630_0, 7, 5;
L_000002773d9e0eb0 .part v000002773d9e1630_0, 0, 7;
S_000002773d95d930 .scope module, "imm_values" "imm" 2 55, 6 1 0, S_000002773d980f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "alu_src";
    .port_info 1 /INPUT 1 "mem_write_en";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /OUTPUT 32 "B";
v000002773d9dcf90_0 .var "B", 31 0;
v000002773d9dd530_0 .net "alu_src", 0 0, v000002773d943650_0;  alias, 1 drivers
v000002773d9de4d0_0 .net "instruction", 31 0, v000002773d9e1630_0;  alias, 1 drivers
v000002773d9dd5d0_0 .net "mem_write_en", 0 0, v000002773d943010_0;  alias, 1 drivers
v000002773d9de110_0 .net "rs2_data", 31 0, L_000002773d971550;  alias, 1 drivers
E_000002773d97cab0 .event anyedge, v000002773d943650_0, v000002773d943010_0, v000002773d943510_0, v000002773d9de110_0;
S_000002773d9dec30 .scope module, "registers" "reg_file" 2 44, 7 1 0, S_000002773d980f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 1 "reg_write_en";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "rs1_data";
    .port_info 7 /OUTPUT 32 "rs2_data";
L_000002773d971240 .functor BUFZ 32, L_000002773d9e0050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002773d971550 .functor BUFZ 32, L_000002773d9e14f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002773d9dd8f0_0 .net *"_ivl_0", 31 0, L_000002773d9e0050;  1 drivers
v000002773d9dd990_0 .net *"_ivl_10", 6 0, L_000002773d9e0190;  1 drivers
L_000002773da000d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002773d9dd670_0 .net *"_ivl_13", 1 0, L_000002773da000d0;  1 drivers
v000002773d9dd210_0 .net *"_ivl_2", 6 0, L_000002773d9e1bd0;  1 drivers
L_000002773da00088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002773d9de570_0 .net *"_ivl_5", 1 0, L_000002773da00088;  1 drivers
v000002773d9de430_0 .net *"_ivl_8", 31 0, L_000002773d9e14f0;  1 drivers
v000002773d9de1b0_0 .var/i "i", 31 0;
v000002773d9dd170_0 .net "rd", 4 0, L_000002773d9e0910;  alias, 1 drivers
v000002773d9dce50_0 .net "reg_write_en", 0 0, v000002773d9430b0_0;  alias, 1 drivers
v000002773d9dd490 .array "registers", 0 31, 31 0;
v000002773d9ddc10_0 .net "reset", 0 0, v000002773d9e0ff0_0;  alias, 1 drivers
v000002773d9deb10_0 .net "rs1", 4 0, L_000002773d9e0690;  alias, 1 drivers
v000002773d9de6b0_0 .net "rs1_data", 31 0, L_000002773d971240;  alias, 1 drivers
v000002773d9de750_0 .net "rs2", 4 0, L_000002773d9e05f0;  alias, 1 drivers
v000002773d9dd2b0_0 .net "rs2_data", 31 0, L_000002773d971550;  alias, 1 drivers
v000002773d9de610_0 .net "write_data", 31 0, o000002773d985528;  alias, 0 drivers
E_000002773d97b530 .event anyedge, v000002773d943150_0, v000002773d9430b0_0, v000002773d9dddf0_0, v000002773d9de610_0;
L_000002773d9e0050 .array/port v000002773d9dd490, L_000002773d9e1bd0;
L_000002773d9e1bd0 .concat [ 5 2 0 0], L_000002773d9e0690, L_000002773da00088;
L_000002773d9e14f0 .array/port v000002773d9dd490, L_000002773d9e0190;
L_000002773d9e0190 .concat [ 5 2 0 0], L_000002773d9e05f0, L_000002773da000d0;
S_000002773d9dedc0 .scope module, "uut" "ID_EX" 2 71, 8 1 0, S_000002773d980f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_read_en";
    .port_info 3 /INPUT 1 "mem_write_en";
    .port_info 4 /INPUT 1 "mem_to_reg_en";
    .port_info 5 /INPUT 1 "jumpl_en";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 32 "A_in";
    .port_info 8 /INPUT 32 "B_in";
    .port_info 9 /INPUT 4 "sel";
    .port_info 10 /INPUT 32 "PC_n";
    .port_info 11 /OUTPUT 1 "mem_read_n";
    .port_info 12 /OUTPUT 1 "mem_write_n";
    .port_info 13 /OUTPUT 1 "mem_to_reg_n";
    .port_info 14 /OUTPUT 1 "jumpl_n";
    .port_info 15 /OUTPUT 1 "branch_n";
    .port_info 16 /OUTPUT 32 "A";
    .port_info 17 /OUTPUT 32 "B";
    .port_info 18 /OUTPUT 4 "alu_select";
    .port_info 19 /OUTPUT 32 "PC_new";
v000002773d9dd350_0 .var "A", 31 0;
v000002773d9de250_0 .net "A_in", 31 0, L_000002773da48e70;  alias, 1 drivers
v000002773d9dd710_0 .var "B", 31 0;
v000002773d9de7f0_0 .net "B_in", 31 0, v000002773d9dcf90_0;  alias, 1 drivers
v000002773d9de890_0 .net "PC_n", 31 0, v000002773d9ddfd0_0;  1 drivers
v000002773d9de2f0_0 .var "PC_new", 31 0;
v000002773d9dcef0_0 .var "alu_select", 3 0;
v000002773d9dd7b0_0 .net "branch", 0 0, v000002773d943330_0;  alias, 1 drivers
v000002773d9dda30_0 .var "branch_n", 0 0;
v000002773d9dd850_0 .net "clk", 0 0, v000002773d9e0cd0_0;  1 drivers
v000002773d9dea70_0 .net "jumpl_en", 0 0, v000002773d942e30_0;  alias, 1 drivers
v000002773d9de930_0 .var "jumpl_n", 0 0;
v000002773d9ddb70_0 .net "mem_read_en", 0 0, v000002773d942ed0_0;  alias, 1 drivers
v000002773d9dcc70_0 .var "mem_read_n", 0 0;
v000002773d9ddad0_0 .net "mem_to_reg_en", 0 0, v000002773d942f70_0;  alias, 1 drivers
v000002773d9de390_0 .var "mem_to_reg_n", 0 0;
v000002773d9ddcb0_0 .net "mem_write_en", 0 0, v000002773d943010_0;  alias, 1 drivers
v000002773d9de9d0_0 .var "mem_write_n", 0 0;
v000002773d9dcd10_0 .net "reset", 0 0, v000002773d9e0ff0_0;  alias, 1 drivers
v000002773d9dcdb0_0 .net "sel", 3 0, v000002773d942d90_0;  alias, 1 drivers
E_000002773d97b6b0 .event posedge, v000002773d9dd850_0;
    .scope S_000002773d95d610;
T_0 ;
    %wait E_000002773d97cc70;
    %load/vec4 v000002773d943150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d9430b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d943650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d942ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d943010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d942f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d943290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d942e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d943330_0, 0, 1;
T_0.0 ;
    %load/vec4 v000002773d9433d0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002773d9430b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d943650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d942ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d943010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d942f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002773d943290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d942e30_0, 0, 1;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002773d9430b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002773d943650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d942ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d943010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d942f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002773d943290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d942e30_0, 0, 1;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002773d942f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002773d942ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d943010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002773d9430b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002773d943650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d943290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d942e30_0, 0, 1;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d943290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002773d943010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002773d943650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d942e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002773d942f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002773d942ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002773d9430b0_0, 0, 1;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002773d942e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d942f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d942ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d943010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002773d9430b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d943650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d943290_0, 0, 1;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002773d943330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d943290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d942f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d942ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d943010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d9430b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d943650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d942e30_0, 0, 1;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002773d981460;
T_1 ;
    %wait E_000002773d97ce30;
    %load/vec4 v000002773d943a10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000002773d943ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002773d942d90_0, 0, 4;
    %jmp T_1.11;
T_1.2 ;
    %load/vec4 v000002773d943c90_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002773d942d90_0, 0, 4;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002773d942d90_0, 0, 4;
T_1.13 ;
    %jmp T_1.11;
T_1.3 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002773d942d90_0, 0, 4;
    %jmp T_1.11;
T_1.4 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002773d942d90_0, 0, 4;
    %jmp T_1.11;
T_1.5 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002773d942d90_0, 0, 4;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002773d942d90_0, 0, 4;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v000002773d943c90_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002773d942d90_0, 0, 4;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002773d942d90_0, 0, 4;
T_1.15 ;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002773d942d90_0, 0, 4;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002773d942d90_0, 0, 4;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002773d942d90_0, 0, 4;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002773d9dec30;
T_2 ;
    %wait E_000002773d97b530;
    %load/vec4 v000002773d9ddc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002773d9de1b0_0, 0, 32;
T_2.2 ;
    %load/vec4 v000002773d9de1b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002773d9de1b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002773d9dd490, 0, 4;
    %load/vec4 v000002773d9de1b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002773d9de1b0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002773d9dce50_0;
    %load/vec4 v000002773d9dd170_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000002773d9de610_0;
    %load/vec4 v000002773d9dd170_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002773d9dd490, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002773d95d930;
T_3 ;
    %wait E_000002773d97cab0;
    %load/vec4 v000002773d9dd530_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002773d9dd5d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000002773d9de4d0_0;
    %parti/s 1, 31, 6;
    %replicate 25;
    %load/vec4 v000002773d9de4d0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002773d9dcf90_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002773d9dd530_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000002773d9de4d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002773d9de4d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002773d9dcf90_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000002773d9de110_0;
    %store/vec4 v000002773d9dcf90_0, 0, 32;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002773d9dedc0;
T_4 ;
    %wait E_000002773d97b6b0;
    %load/vec4 v000002773d9dcd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002773d9dcc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002773d9de9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002773d9de390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002773d9de930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002773d9dda30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002773d9dd350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002773d9dd710_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002773d9dcef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002773d9de2f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002773d9ddb70_0;
    %assign/vec4 v000002773d9dcc70_0, 0;
    %load/vec4 v000002773d9ddcb0_0;
    %assign/vec4 v000002773d9de9d0_0, 0;
    %load/vec4 v000002773d9ddad0_0;
    %assign/vec4 v000002773d9de390_0, 0;
    %load/vec4 v000002773d9dea70_0;
    %assign/vec4 v000002773d9de930_0, 0;
    %load/vec4 v000002773d9dd7b0_0;
    %assign/vec4 v000002773d9dda30_0, 0;
    %load/vec4 v000002773d9de250_0;
    %assign/vec4 v000002773d9dd350_0, 0;
    %load/vec4 v000002773d9de7f0_0;
    %assign/vec4 v000002773d9dd710_0, 0;
    %load/vec4 v000002773d9dcdb0_0;
    %assign/vec4 v000002773d9dcef0_0, 0;
    %load/vec4 v000002773d9de890_0;
    %assign/vec4 v000002773d9de2f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002773d980f30;
T_5 ;
    %delay 10, 0;
    %load/vec4 v000002773d9e0cd0_0;
    %inv;
    %store/vec4 v000002773d9e0cd0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000002773d980f30;
T_6 ;
    %vpi_call 2 96 "$dumpfile", "ID_EX_test.vcd" {0 0 0};
    %vpi_call 2 97 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002773d980f30 {0 0 0};
    %vpi_call 2 98 "$monitor", "mem_read = %b , mem_read_n = %b ||", v000002773d9e1770_0, v000002773d9e1b30_0, "mem_write = %b , mem_write_n = %b", v000002773d9e13b0_0, v000002773d9e0b90_0, "mem_to_reg = %b , mem_to_reg_n = %b", v000002773d9e0af0_0, v000002773d9dffb0_0, "jumpl = %b , jumpl_en = %b ", v000002773d9e0410_0, v000002773d9e1db0_0, "branch = %b , branch_n = %b", v000002773d9e1590_0, v000002773d9e1310_0, "A_in = %h , A = %h reg_write =%b", v000002773d9ddd50_0, v000002773d9dd030_0, v000002773d9e1450_0, "B_in = %h , B = %h alusrc = %b regwrite = %b", v000002773d9ddf30_0, v000002773d9dde90_0, v000002773d9e1090_0, v000002773d9e1450_0, "alu_sel = %b", v000002773d9e0a50_0, "                              " {0 0 0};
    %end;
    .thread T_6;
    .scope S_000002773d980f30;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d9e0cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002773d9e0ff0_0, 0, 1;
    %pushi/vec4 73859, 0, 32;
    %store/vec4 v000002773d9e1630_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002773d9e0ff0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 3285027, 0, 32;
    %store/vec4 v000002773d9e1630_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 8594051, 0, 32;
    %store/vec4 v000002773d9e1630_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 8388847, 0, 32;
    %store/vec4 v000002773d9e1630_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 2131555, 0, 32;
    %store/vec4 v000002773d9e1630_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 5374387, 0, 32;
    %store/vec4 v000002773d9e1630_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 10715923, 0, 32;
    %store/vec4 v000002773d9e1630_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 10798131, 0, 32;
    %store/vec4 v000002773d9e1630_0, 0, 32;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v000002773d9ddfd0_0, 0, 32;
    %delay 20, 0;
    %delay 10, 0;
    %vpi_call 2 130 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "ID_tb.v";
    "alu_ctrl.v";
    "control_unit.v";
    "decoder.v";
    "imm.v";
    "reg_file.v";
    "ID_EX.v";
