tdc_ctrl.vhd,vhdl,xil_defaultlib,../../../Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_ctrl.vhd,
tdc_delayline.vhd,vhdl,xil_defaultlib,../../../Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd,
tdc_ordertaps.vhd,vhdl,xil_defaultlib,../../../Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_ordertaps.vhd,
tdc_delayline_tb.vhd,vhdl,xil_defaultlib,../../../Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sim_1/new/tdc_delayline_tb.vhd,
