INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_12/project_12.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_12/project_12.srcs/sources_1/ip/Inst_ROM/sim/Inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_12/project_12.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_12/project_12.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_12/project_12.srcs/sources_1/new/OP_Func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OP_Func
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_12/project_12.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_12/project_12.srcs/sources_1/new/REGS_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGS_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_12/project_12.srcs/sources_1/new/output_val.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_val
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_12/project_12.srcs/sim_1/new/CPU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST
