Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Apr 26 12:23:47 2022
| Host         : xsjlc200178 running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_2_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                        Violations  
---------  ----------------  -----------------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                              2           
LUTAR-1    Warning           LUT drives async reset alert                                       1           
TIMING-9   Warning           Unknown CDC Logic                                                  1           
TIMING-18  Warning           Missing input or output delay                                      6           
TIMING-30  Warning           Sub-optimal master source pin selection for generated clock        2           
TIMING-47  Warning           False path or asynchronous clock group between synchronous clocks  11          
XDCH-2     Warning           Same min and max delay values on IO port                           13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.308        0.000                      0                28257        0.017        0.000                      0                28257        3.750        0.000                       0                  9652  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)       Period(ns)      Frequency(MHz)
-----            ------------       ----------      --------------
clk_fpga_0       {0.000 5.000}      10.000          100.000         
  spi_clk        {0.000 10.000}     20.000          50.000          
    spi_clk_4    {0.000 20.000}     40.000          25.000          
      spi_clk_8  {0.000 40.000}     80.000          12.500          
  txclk          {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0             2.308        0.000                      0                27979        0.017        0.000                      0                27979        3.750        0.000                       0                  9513  
  spi_clk              4.857        0.000                      0                  103        0.092        0.000                      0                  103        9.500        0.000                       0                    55  
    spi_clk_4         38.216        0.000                      0                    1        0.481        0.000                      0                    1       19.500        0.000                       0                     1  
      spi_clk_8       78.745        0.000                      0                    1        0.237        0.000                      0                    1       39.500        0.000                       0                     1  
  txclk                7.064        0.000                      0                  159        0.046        0.000                      0                  159        9.020        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
spi_clk       clk_fpga_0          2.929        0.000                      0                   16        1.658        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.457        0.000                      0                   14        0.108        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    
(none)        txclk         clk_fpga_0    
(none)        clk_fpga_0    spi_clk       
(none)        clk_fpga_0    spi_clk_4     
(none)        clk_fpga_0    spi_clk_8     
(none)                      txclk         
(none)        clk_fpga_0    txclk         


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)        spi_clk                     
(none)        txclk                       
(none)                      spi_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 0.580ns (8.298%)  route 6.410ns (91.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.634     2.928    design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clk
    SLICE_X37Y76         FDRE                                         r  design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=74, routed)          3.087     6.471    design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/Q[1]
    SLICE_X51Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.595 r  design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/bram2_odd_addr_a[5]_INST_0/O
                         net (fo=24, routed)          3.323     9.918    design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X5Y3          RAMB36E1                                     r  design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.652    12.831    design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    12.946    
                         clock uncertainty           -0.154    12.792    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    12.226    design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 2.284ns (33.994%)  route 4.435ns (66.006%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.646     2.940    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y62         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/Q
                         net (fo=6, routed)           1.096     4.492    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[5]
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.616 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=10, routed)          0.877     5.493    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X59Y60         LUT3 (Prop_lut3_I1_O)        0.149     5.642 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6/O
                         net (fo=2, routed)           0.552     6.194    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I2_O)        0.332     6.526 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.526    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.983 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0/CO[1]
                         net (fo=1, routed)           0.303     7.287    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X58Y61         LUT6 (Prop_lut6_I2_O)        0.329     7.616 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=3, routed)           0.427     8.043    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.116     8.159 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.517     8.675    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[25]
    SLICE_X59Y62         LUT2 (Prop_lut2_I1_O)        0.321     8.996 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.662     9.659    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]_0[0]
    SLICE_X59Y64         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.532    12.711    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X59Y64         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[22]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X59Y64         FDRE (Setup_fdre_C_R)       -0.637    12.049    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[22]
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 2.284ns (33.994%)  route 4.435ns (66.006%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.646     2.940    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y62         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/Q
                         net (fo=6, routed)           1.096     4.492    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[5]
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.616 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=10, routed)          0.877     5.493    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X59Y60         LUT3 (Prop_lut3_I1_O)        0.149     5.642 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6/O
                         net (fo=2, routed)           0.552     6.194    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I2_O)        0.332     6.526 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.526    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.983 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0/CO[1]
                         net (fo=1, routed)           0.303     7.287    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X58Y61         LUT6 (Prop_lut6_I2_O)        0.329     7.616 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=3, routed)           0.427     8.043    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.116     8.159 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.517     8.675    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[25]
    SLICE_X59Y62         LUT2 (Prop_lut2_I1_O)        0.321     8.996 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.662     9.659    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]_0[0]
    SLICE_X59Y64         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.532    12.711    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X59Y64         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[23]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X59Y64         FDRE (Setup_fdre_C_R)       -0.637    12.049    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[23]
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 2.284ns (33.994%)  route 4.435ns (66.006%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.646     2.940    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y62         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/Q
                         net (fo=6, routed)           1.096     4.492    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[5]
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.616 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=10, routed)          0.877     5.493    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X59Y60         LUT3 (Prop_lut3_I1_O)        0.149     5.642 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6/O
                         net (fo=2, routed)           0.552     6.194    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I2_O)        0.332     6.526 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.526    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.983 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0/CO[1]
                         net (fo=1, routed)           0.303     7.287    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X58Y61         LUT6 (Prop_lut6_I2_O)        0.329     7.616 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=3, routed)           0.427     8.043    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.116     8.159 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.517     8.675    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[25]
    SLICE_X59Y62         LUT2 (Prop_lut2_I1_O)        0.321     8.996 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.662     9.659    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]_0[0]
    SLICE_X59Y64         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.532    12.711    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X59Y64         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[24]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X59Y64         FDRE (Setup_fdre_C_R)       -0.637    12.049    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[24]
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 2.284ns (33.994%)  route 4.435ns (66.006%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.646     2.940    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y62         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/Q
                         net (fo=6, routed)           1.096     4.492    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[5]
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.616 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=10, routed)          0.877     5.493    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X59Y60         LUT3 (Prop_lut3_I1_O)        0.149     5.642 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6/O
                         net (fo=2, routed)           0.552     6.194    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I2_O)        0.332     6.526 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.526    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.983 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0/CO[1]
                         net (fo=1, routed)           0.303     7.287    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X58Y61         LUT6 (Prop_lut6_I2_O)        0.329     7.616 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=3, routed)           0.427     8.043    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.116     8.159 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.517     8.675    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[25]
    SLICE_X59Y62         LUT2 (Prop_lut2_I1_O)        0.321     8.996 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.662     9.659    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]_0[0]
    SLICE_X59Y64         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.532    12.711    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X59Y64         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X59Y64         FDRE (Setup_fdre_C_R)       -0.637    12.049    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 2.284ns (34.684%)  route 4.301ns (65.316%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.646     2.940    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y62         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/Q
                         net (fo=6, routed)           1.096     4.492    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[5]
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.616 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=10, routed)          0.877     5.493    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X59Y60         LUT3 (Prop_lut3_I1_O)        0.149     5.642 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6/O
                         net (fo=2, routed)           0.552     6.194    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I2_O)        0.332     6.526 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.526    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.983 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0/CO[1]
                         net (fo=1, routed)           0.303     7.287    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X58Y61         LUT6 (Prop_lut6_I2_O)        0.329     7.616 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=3, routed)           0.427     8.043    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.116     8.159 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.517     8.675    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[25]
    SLICE_X59Y62         LUT2 (Prop_lut2_I1_O)        0.321     8.996 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.529     9.525    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]_0[0]
    SLICE_X58Y63         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.532    12.711    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X58Y63         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[18]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X58Y63         FDRE (Setup_fdre_C_R)       -0.732    11.954    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[18]
  -------------------------------------------------------------------
                         required time                         11.954    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 2.284ns (34.684%)  route 4.301ns (65.316%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.646     2.940    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y62         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/Q
                         net (fo=6, routed)           1.096     4.492    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[5]
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.616 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=10, routed)          0.877     5.493    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X59Y60         LUT3 (Prop_lut3_I1_O)        0.149     5.642 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6/O
                         net (fo=2, routed)           0.552     6.194    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I2_O)        0.332     6.526 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.526    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.983 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0/CO[1]
                         net (fo=1, routed)           0.303     7.287    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X58Y61         LUT6 (Prop_lut6_I2_O)        0.329     7.616 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=3, routed)           0.427     8.043    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.116     8.159 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.517     8.675    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[25]
    SLICE_X59Y62         LUT2 (Prop_lut2_I1_O)        0.321     8.996 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.529     9.525    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]_0[0]
    SLICE_X58Y63         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.532    12.711    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X58Y63         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X58Y63         FDRE (Setup_fdre_C_R)       -0.732    11.954    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]
  -------------------------------------------------------------------
                         required time                         11.954    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 2.284ns (34.684%)  route 4.301ns (65.316%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.646     2.940    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y62         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/Q
                         net (fo=6, routed)           1.096     4.492    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[5]
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.616 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=10, routed)          0.877     5.493    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X59Y60         LUT3 (Prop_lut3_I1_O)        0.149     5.642 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6/O
                         net (fo=2, routed)           0.552     6.194    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I2_O)        0.332     6.526 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.526    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.983 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0/CO[1]
                         net (fo=1, routed)           0.303     7.287    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X58Y61         LUT6 (Prop_lut6_I2_O)        0.329     7.616 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=3, routed)           0.427     8.043    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.116     8.159 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.517     8.675    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[25]
    SLICE_X59Y62         LUT2 (Prop_lut2_I1_O)        0.321     8.996 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.529     9.525    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]_0[0]
    SLICE_X58Y63         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.532    12.711    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X58Y63         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[20]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X58Y63         FDRE (Setup_fdre_C_R)       -0.732    11.954    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[20]
  -------------------------------------------------------------------
                         required time                         11.954    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 2.284ns (34.684%)  route 4.301ns (65.316%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.646     2.940    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y62         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[5]/Q
                         net (fo=6, routed)           1.096     4.492    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[5]
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.616 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=10, routed)          0.877     5.493    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X59Y60         LUT3 (Prop_lut3_I1_O)        0.149     5.642 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6/O
                         net (fo=2, routed)           0.552     6.194    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_6_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I2_O)        0.332     6.526 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.526    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0_i_4_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.983 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry__0/CO[1]
                         net (fo=1, routed)           0.303     7.287    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X58Y61         LUT6 (Prop_lut6_I2_O)        0.329     7.616 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=3, routed)           0.427     8.043    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.116     8.159 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.517     8.675    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[25]
    SLICE_X59Y62         LUT2 (Prop_lut2_I1_O)        0.321     8.996 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.529     9.525    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]_0[0]
    SLICE_X58Y63         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.532    12.711    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X58Y63         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[21]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X58Y63         FDRE (Setup_fdre_C_R)       -0.732    11.954    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[21]
  -------------------------------------------------------------------
                         required time                         11.954    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TX_BUFFER/blk0_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.842ns  (logic 0.580ns (8.477%)  route 6.262ns (91.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.634     2.928    design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clk
    SLICE_X37Y76         FDRE                                         r  design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=74, routed)          3.087     6.471    design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/Q[1]
    SLICE_X51Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.595 r  design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/bram2_odd_addr_a[5]_INST_0/O
                         net (fo=24, routed)          3.176     9.770    design_2_i/TX_BUFFER/blk0_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X5Y5          RAMB36E1                                     r  design_2_i/TX_BUFFER/blk0_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.652    12.831    design_2_i/TX_BUFFER/blk0_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y5          RAMB36E1                                     r  design_2_i/TX_BUFFER/blk0_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    12.946    
                         clock uncertainty           -0.154    12.792    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    12.226    design_2_i/TX_BUFFER/blk0_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                          -9.770    
  -------------------------------------------------------------------
                         slack                                  2.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.688%)  route 0.156ns (51.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.547     0.883    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X50Y66         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.148     1.031 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[19]/Q
                         net (fo=1, routed)           0.156     1.187    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/D[23]
    SLICE_X49Y66         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.817     1.183    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y66         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y66         FDRE (Hold_fdre_C_D)         0.022     1.170    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.382%)  route 0.217ns (60.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.545     0.881    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X49Y71         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.217     1.239    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.cdc_handshake_data_out[1]
    SLICE_X53Y69         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.810     1.176    design_2_i/LOOP1/axis_switch_0/inst/aclk
    SLICE_X53Y69         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[1]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X53Y69         FDRE (Hold_fdre_C_D)         0.072     1.213    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.817%)  route 0.222ns (61.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.545     0.881    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X49Y71         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.222     1.244    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.cdc_handshake_data_out[4]
    SLICE_X53Y69         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.810     1.176    design_2_i/LOOP1/axis_switch_0/inst/aclk
    SLICE_X53Y69         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[4]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X53Y69         FDRE (Hold_fdre_C_D)         0.076     1.217    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_req_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.794%)  route 0.171ns (57.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.546     0.882    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/s_axi_ctrl_aclk
    SLICE_X49Y70         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_req_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_req_r_reg/Q
                         net (fo=2, routed)           0.171     1.181    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_send
    SLICE_X50Y69         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.810     1.176    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X50Y69         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y69         FDRE (Hold_fdre_C_D)         0.010     1.151    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.114%)  route 0.219ns (60.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.552     0.888    design_2_i/DMA/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X44Y65         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_2_i/DMA/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[42]/Q
                         net (fo=1, routed)           0.219     1.248    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[35]
    SLICE_X51Y64         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.815     1.181    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y64         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y64         FDRE (Hold_fdre_C_D)         0.071     1.217    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.757%)  route 0.197ns (58.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.545     0.881    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X48Y71         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.197     1.218    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.cdc_handshake_data_out[0]
    SLICE_X53Y69         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.810     1.176    design_2_i/LOOP1/axis_switch_0/inst/aclk
    SLICE_X53Y69         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[0]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X53Y69         FDRE (Hold_fdre_C_D)         0.046     1.187    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.413%)  route 0.199ns (58.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.549     0.885    design_2_i/DMA/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X49Y67         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_2_i/DMA/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[20]/Q
                         net (fo=1, routed)           0.199     1.225    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[20]
    SLICE_X52Y65         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.814     1.180    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X52Y65         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X52Y65         FDRE (Hold_fdre_C_D)         0.047     1.192    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.511%)  route 0.225ns (61.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.551     0.887    design_2_i/DMA/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X47Y66         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_2_i/DMA/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[39]/Q
                         net (fo=1, routed)           0.225     1.253    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[32]
    SLICE_X51Y64         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.815     1.181    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y64         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y64         FDRE (Hold_fdre_C_D)         0.072     1.218    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.362%)  route 0.242ns (59.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X58Y47         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[21]/Q
                         net (fo=1, routed)           0.242     1.326    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[21]
    RAMB36_X3Y8          RAMB36E1                                     r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.892     1.258    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y8          RAMB36E1                                     r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.263     0.995    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.291    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.362%)  route 0.242ns (59.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X58Y47         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[23]/Q
                         net (fo=1, routed)           0.242     1.326    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[23]
    RAMB36_X3Y8          RAMB36E1                                     r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.892     1.258    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y8          RAMB36E1                                     r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.263     0.995    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.291    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y9   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y9   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y55  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y55  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y55  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y55  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y55  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y55  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y55  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y55  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y55  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y55  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y55  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y55  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y55  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y55  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y55  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y55  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y55  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y55  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y55  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y55  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  spi_clk
  To Clock:  spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SPI_DN
                            (output port clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        8.757ns  (logic 3.222ns (36.800%)  route 5.534ns (63.200%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 23.066 - 20.000 ) 
    Source Clock Delay      (SCD):    7.674ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.692     2.986    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.456     3.442 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.157    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.281 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.577     5.858    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.959 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.715     7.674    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X61Y90         FDPE                                         r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDPE (Prop_fdpe_C_Q)         0.456     8.130 r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=40, routed)          1.241     9.371    design_2_i/SPI/SPI_ip_0/inst/cur_state[0]
    SLICE_X59Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.495 f  design_2_i/SPI/SPI_ip_0/inst/spi_oen_INST_0/O
                         net (fo=17, routed)          4.293    13.788    design_2_i/SPI/iobuf_xil_0/inst/IOBUF_inst/T
    A19                  OBUFT (TriStatE_obuft_T_O)
                                                      2.642    16.430 r  design_2_i/SPI/iobuf_xil_0/inst/IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.430    SPI_DN
    A19                                                               r  SPI_DN (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520    22.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.367    23.066 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         clock pessimism              0.376    23.442    
                         clock uncertainty           -0.154    23.288    
                         output delay                -2.000    21.288    
  -------------------------------------------------------------------
                         required time                         21.288    
                         arrival time                         -16.430    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SPI_CSN
                            (output port clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        8.455ns  (logic 3.447ns (40.771%)  route 5.008ns (59.229%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 23.066 - 20.000 ) 
    Source Clock Delay      (SCD):    7.674ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.692     2.986    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.456     3.442 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.157    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.281 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.577     5.858    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.959 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.715     7.674    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X61Y90         FDPE                                         r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDPE (Prop_fdpe_C_Q)         0.456     8.130 r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=40, routed)          0.703     8.832    design_2_i/SPI/SPI_ip_0/inst/cur_state[0]
    SLICE_X61Y90         LUT2 (Prop_lut2_I1_O)        0.152     8.984 r  design_2_i/SPI/SPI_ip_0/inst/SPI_CS_INST_0/O
                         net (fo=1, routed)           4.305    13.290    SPI_CSN_OBUF
    A17                  OBUF (Prop_obuf_I_O)         2.839    16.129 r  SPI_CSN_OBUF_inst/O
                         net (fo=0)                   0.000    16.129    SPI_CSN
    A17                                                               r  SPI_CSN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520    22.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.367    23.066 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         clock pessimism              0.376    23.442    
                         clock uncertainty           -0.154    23.288    
                         output delay                -2.000    21.288    
  -------------------------------------------------------------------
                         required time                         21.288    
                         arrival time                         -16.129    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             15.518ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.101ns (29.107%)  route 2.682ns (70.893%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.680ns = ( 26.680 - 20.000 ) 
    Source Clock Delay      (SCD):    7.673ns
    Clock Pessimism Removal (CPR):    0.861ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.692     2.986    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.456     3.442 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.157    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.281 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.577     5.858    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.959 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.714     7.673    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X59Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.419     8.092 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.780    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]
    SLICE_X59Y91         LUT5 (Prop_lut5_I0_O)        0.322     9.102 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.809     9.912    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X59Y90         LUT3 (Prop_lut3_I0_O)        0.360    10.272 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          1.184    11.455    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520    22.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.367    23.066 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.445    24.511    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.100    24.611 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.511    25.122    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.213 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.468    26.680    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[10]/C
                         clock pessimism              0.861    27.541    
                         clock uncertainty           -0.154    27.387    
    SLICE_X52Y91         FDCE (Setup_fdce_C_CE)      -0.413    26.974    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         26.974    
                         arrival time                         -11.455    
  -------------------------------------------------------------------
                         slack                                 15.518    

Slack (MET) :             15.518ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.101ns (29.107%)  route 2.682ns (70.893%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.680ns = ( 26.680 - 20.000 ) 
    Source Clock Delay      (SCD):    7.673ns
    Clock Pessimism Removal (CPR):    0.861ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.692     2.986    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.456     3.442 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.157    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.281 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.577     5.858    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.959 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.714     7.673    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X59Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.419     8.092 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.780    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]
    SLICE_X59Y91         LUT5 (Prop_lut5_I0_O)        0.322     9.102 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.809     9.912    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X59Y90         LUT3 (Prop_lut3_I0_O)        0.360    10.272 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          1.184    11.455    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520    22.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.367    23.066 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.445    24.511    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.100    24.611 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.511    25.122    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.213 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.468    26.680    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[11]/C
                         clock pessimism              0.861    27.541    
                         clock uncertainty           -0.154    27.387    
    SLICE_X52Y91         FDCE (Setup_fdce_C_CE)      -0.413    26.974    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         26.974    
                         arrival time                         -11.455    
  -------------------------------------------------------------------
                         slack                                 15.518    

Slack (MET) :             15.518ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.101ns (29.107%)  route 2.682ns (70.893%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.680ns = ( 26.680 - 20.000 ) 
    Source Clock Delay      (SCD):    7.673ns
    Clock Pessimism Removal (CPR):    0.861ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.692     2.986    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.456     3.442 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.157    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.281 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.577     5.858    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.959 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.714     7.673    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X59Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.419     8.092 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.780    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]
    SLICE_X59Y91         LUT5 (Prop_lut5_I0_O)        0.322     9.102 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.809     9.912    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X59Y90         LUT3 (Prop_lut3_I0_O)        0.360    10.272 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          1.184    11.455    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520    22.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.367    23.066 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.445    24.511    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.100    24.611 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.511    25.122    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.213 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.468    26.680    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]/C
                         clock pessimism              0.861    27.541    
                         clock uncertainty           -0.154    27.387    
    SLICE_X52Y91         FDCE (Setup_fdce_C_CE)      -0.413    26.974    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         26.974    
                         arrival time                         -11.455    
  -------------------------------------------------------------------
                         slack                                 15.518    

Slack (MET) :             15.518ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.101ns (29.107%)  route 2.682ns (70.893%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.680ns = ( 26.680 - 20.000 ) 
    Source Clock Delay      (SCD):    7.673ns
    Clock Pessimism Removal (CPR):    0.861ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.692     2.986    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.456     3.442 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.157    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.281 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.577     5.858    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.959 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.714     7.673    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X59Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.419     8.092 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.780    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]
    SLICE_X59Y91         LUT5 (Prop_lut5_I0_O)        0.322     9.102 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.809     9.912    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X59Y90         LUT3 (Prop_lut3_I0_O)        0.360    10.272 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          1.184    11.455    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520    22.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.367    23.066 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.445    24.511    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.100    24.611 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.511    25.122    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.213 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.468    26.680    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/C
                         clock pessimism              0.861    27.541    
                         clock uncertainty           -0.154    27.387    
    SLICE_X52Y91         FDCE (Setup_fdce_C_CE)      -0.413    26.974    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         26.974    
                         arrival time                         -11.455    
  -------------------------------------------------------------------
                         slack                                 15.518    

Slack (MET) :             15.518ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.101ns (29.107%)  route 2.682ns (70.893%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.680ns = ( 26.680 - 20.000 ) 
    Source Clock Delay      (SCD):    7.673ns
    Clock Pessimism Removal (CPR):    0.861ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.692     2.986    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.456     3.442 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.157    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.281 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.577     5.858    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.959 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.714     7.673    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X59Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.419     8.092 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.780    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]
    SLICE_X59Y91         LUT5 (Prop_lut5_I0_O)        0.322     9.102 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.809     9.912    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X59Y90         LUT3 (Prop_lut3_I0_O)        0.360    10.272 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          1.184    11.455    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520    22.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.367    23.066 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.445    24.511    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.100    24.611 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.511    25.122    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.213 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.468    26.680    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[14]/C
                         clock pessimism              0.861    27.541    
                         clock uncertainty           -0.154    27.387    
    SLICE_X52Y91         FDCE (Setup_fdce_C_CE)      -0.413    26.974    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         26.974    
                         arrival time                         -11.455    
  -------------------------------------------------------------------
                         slack                                 15.518    

Slack (MET) :             15.518ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.101ns (29.107%)  route 2.682ns (70.893%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.680ns = ( 26.680 - 20.000 ) 
    Source Clock Delay      (SCD):    7.673ns
    Clock Pessimism Removal (CPR):    0.861ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.692     2.986    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.456     3.442 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.157    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.281 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.577     5.858    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.959 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.714     7.673    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X59Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.419     8.092 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.780    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]
    SLICE_X59Y91         LUT5 (Prop_lut5_I0_O)        0.322     9.102 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.809     9.912    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X59Y90         LUT3 (Prop_lut3_I0_O)        0.360    10.272 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          1.184    11.455    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520    22.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.367    23.066 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.445    24.511    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.100    24.611 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.511    25.122    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.213 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.468    26.680    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[7]/C
                         clock pessimism              0.861    27.541    
                         clock uncertainty           -0.154    27.387    
    SLICE_X52Y91         FDCE (Setup_fdce_C_CE)      -0.413    26.974    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         26.974    
                         arrival time                         -11.455    
  -------------------------------------------------------------------
                         slack                                 15.518    

Slack (MET) :             15.518ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.101ns (29.107%)  route 2.682ns (70.893%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.680ns = ( 26.680 - 20.000 ) 
    Source Clock Delay      (SCD):    7.673ns
    Clock Pessimism Removal (CPR):    0.861ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.692     2.986    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.456     3.442 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.157    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.281 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.577     5.858    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.959 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.714     7.673    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X59Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.419     8.092 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.780    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]
    SLICE_X59Y91         LUT5 (Prop_lut5_I0_O)        0.322     9.102 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.809     9.912    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X59Y90         LUT3 (Prop_lut3_I0_O)        0.360    10.272 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          1.184    11.455    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520    22.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.367    23.066 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.445    24.511    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.100    24.611 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.511    25.122    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.213 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.468    26.680    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[8]/C
                         clock pessimism              0.861    27.541    
                         clock uncertainty           -0.154    27.387    
    SLICE_X52Y91         FDCE (Setup_fdce_C_CE)      -0.413    26.974    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         26.974    
                         arrival time                         -11.455    
  -------------------------------------------------------------------
                         slack                                 15.518    

Slack (MET) :             15.518ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.101ns (29.107%)  route 2.682ns (70.893%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.680ns = ( 26.680 - 20.000 ) 
    Source Clock Delay      (SCD):    7.673ns
    Clock Pessimism Removal (CPR):    0.861ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.692     2.986    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.456     3.442 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.157    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.281 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.577     5.858    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.959 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.714     7.673    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X59Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.419     8.092 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.780    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]
    SLICE_X59Y91         LUT5 (Prop_lut5_I0_O)        0.322     9.102 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.809     9.912    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X59Y90         LUT3 (Prop_lut3_I0_O)        0.360    10.272 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          1.184    11.455    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520    22.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.367    23.066 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.445    24.511    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.100    24.611 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.511    25.122    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.213 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.468    26.680    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[9]/C
                         clock pessimism              0.861    27.541    
                         clock uncertainty           -0.154    27.387    
    SLICE_X52Y91         FDCE (Setup_fdce_C_CE)      -0.413    26.974    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         26.974    
                         arrival time                         -11.455    
  -------------------------------------------------------------------
                         slack                                 15.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.666%)  route 0.235ns (61.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.564     0.900    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.722     1.763    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.215     2.022    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.553     2.601    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X50Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.148     2.749 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[7]/Q
                         net (fo=2, routed)           0.235     2.984    design_2_i/SPI/SPI_ip_0/inst/spi_rdata[7]
    SLICE_X49Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.175     1.372 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.838     2.210    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.266 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.239     2.505    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.534 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.825     3.359    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X49Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[8]/C
                         clock pessimism             -0.490     2.868    
    SLICE_X49Y92         FDCE (Hold_fdce_C_D)         0.023     2.891    design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/read_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.564     0.900    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.722     1.763    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.215     2.022    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.580     2.628    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X60Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDCE (Prop_fdce_C_Q)         0.141     2.769 f  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[3]/Q
                         net (fo=3, routed)           0.110     2.879    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/read_count_reg[3]
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.045     2.924 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/FSM_sequential_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.924    design_2_i/SPI/SPI_ip_0/inst/nxt_state[0]
    SLICE_X61Y90         FDPE                                         r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.175     1.372 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.838     2.210    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.266 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.239     2.505    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.534 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.849     3.383    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X61Y90         FDPE                                         r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
                         clock pessimism             -0.742     2.641    
    SLICE_X61Y90         FDPE (Hold_fdpe_C_D)         0.092     2.733    design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.063%)  route 0.115ns (44.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.755ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.564     0.900    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.722     1.763    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.215     2.022    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.556     2.604    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X49Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.141     2.745 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[10]/Q
                         net (fo=2, routed)           0.115     2.860    design_2_i/SPI/SPI_ip_0/inst/spi_rdata[10]
    SLICE_X49Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.175     1.372 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.838     2.210    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.266 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.239     2.505    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.534 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.825     3.359    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X49Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/C
                         clock pessimism             -0.755     2.604    
    SLICE_X49Y92         FDCE (Hold_fdce_C_D)         0.047     2.651    design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.651    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.564     0.900    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.722     1.763    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.215     2.022    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.580     2.628    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X61Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDCE (Prop_fdce_C_Q)         0.141     2.769 r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=10, routed)          0.143     2.912    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/Q[1]
    SLICE_X60Y90         LUT6 (Prop_lut6_I0_O)        0.045     2.957 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/read_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.957    design_2_i/SPI/SPI_ip_0/inst/p_0_in__0[2]
    SLICE_X60Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.175     1.372 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.838     2.210    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.266 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.239     2.505    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.534 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.849     3.383    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X60Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/C
                         clock pessimism             -0.742     2.641    
    SLICE_X60Y90         FDCE (Hold_fdce_C_D)         0.092     2.733    design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.754ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.564     0.900    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.722     1.763    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.215     2.022    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.553     2.601    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X51Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.141     2.742 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[5]/Q
                         net (fo=1, routed)           0.158     2.900    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg_reg[23][5]
    SLICE_X51Y91         LUT3 (Prop_lut3_I2_O)        0.042     2.942 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.942    design_2_i/SPI/SPI_ip_0/inst/shift_reg[6]
    SLICE_X51Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.175     1.372 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.838     2.210    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.266 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.239     2.505    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.534 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.821     3.355    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X51Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[6]/C
                         clock pessimism             -0.754     2.601    
    SLICE_X51Y91         FDCE (Hold_fdce_C_D)         0.107     2.708    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.184ns (53.785%)  route 0.158ns (46.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.754ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.564     0.900    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.722     1.763    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.215     2.022    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.553     2.601    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X51Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.141     2.742 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[21]/Q
                         net (fo=1, routed)           0.158     2.900    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg_reg[23][21]
    SLICE_X51Y91         LUT3 (Prop_lut3_I2_O)        0.043     2.943 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     2.943    design_2_i/SPI/SPI_ip_0/inst/shift_reg[22]
    SLICE_X51Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.175     1.372 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.838     2.210    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.266 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.239     2.505    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.534 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.821     3.355    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X51Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[22]/C
                         clock pessimism             -0.754     2.601    
    SLICE_X51Y91         FDCE (Hold_fdce_C_D)         0.107     2.708    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.232ns (66.934%)  route 0.115ns (33.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.756ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.564     0.900    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.722     1.763    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.215     2.022    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.578     2.626    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X59Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.128     2.754 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[1]/Q
                         net (fo=5, routed)           0.115     2.869    design_2_i/SPI/SPI_ip_0/inst/shift_count[1]
    SLICE_X59Y91         LUT5 (Prop_lut5_I3_O)        0.104     2.973 r  design_2_i/SPI/SPI_ip_0/inst/shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.973    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]_i_1_n_0
    SLICE_X59Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.175     1.372 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.838     2.210    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.266 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.239     2.505    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.534 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.848     3.382    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X59Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                         clock pessimism             -0.756     2.626    
    SLICE_X59Y91         FDCE (Hold_fdce_C_D)         0.107     2.733    design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.226ns (67.929%)  route 0.107ns (32.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.754ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.564     0.900    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.722     1.763    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.215     2.022    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.553     2.601    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDCE (Prop_fdce_C_Q)         0.128     2.729 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]/Q
                         net (fo=1, routed)           0.107     2.836    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg_reg[23][12]
    SLICE_X52Y91         LUT3 (Prop_lut3_I2_O)        0.098     2.934 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     2.934    design_2_i/SPI/SPI_ip_0/inst/shift_reg[13]
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.175     1.372 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.838     2.210    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.266 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.239     2.505    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.534 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.821     3.355    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/C
                         clock pessimism             -0.754     2.601    
    SLICE_X52Y91         FDCE (Hold_fdce_C_D)         0.092     2.693    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.693    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.226ns (67.929%)  route 0.107ns (32.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.754ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.564     0.900    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.722     1.763    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.215     2.022    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.553     2.601    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X52Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.128     2.729 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[18]/Q
                         net (fo=1, routed)           0.107     2.836    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg_reg[23][18]
    SLICE_X52Y90         LUT3 (Prop_lut3_I2_O)        0.098     2.934 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     2.934    design_2_i/SPI/SPI_ip_0/inst/shift_reg[19]
    SLICE_X52Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.175     1.372 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.838     2.210    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.266 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.239     2.505    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.534 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.821     3.355    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X52Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[19]/C
                         clock pessimism             -0.754     2.601    
    SLICE_X52Y90         FDCE (Hold_fdce_C_D)         0.092     2.693    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.693    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_start_s_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.418%)  route 0.131ns (50.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.755ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.564     0.900    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.722     1.763    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.215     2.022    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.580     2.628    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X61Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_start_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDCE (Prop_fdce_C_Q)         0.128     2.756 r  design_2_i/SPI/SPI_ip_0/inst/spi_start_s_reg/Q
                         net (fo=2, routed)           0.131     2.887    design_2_i/SPI/SPI_ip_0/inst/spi_start_s
    SLICE_X61Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.175     1.372 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.838     2.210    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.266 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.239     2.505    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.534 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.849     3.383    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X61Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/C
                         clock pessimism             -0.755     2.628    
    SLICE_X61Y90         FDCE (Hold_fdce_C_D)         0.017     2.645    design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg
  -------------------------------------------------------------------
                         required time                         -2.645    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk_div2 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X61Y90   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X61Y90   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X59Y90   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X59Y90   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X60Y90   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X60Y90   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X59Y91   design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X59Y91   design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X59Y91   design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X61Y90   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X61Y90   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X61Y90   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X61Y90   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X59Y90   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X59Y90   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X59Y90   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X59Y90   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X60Y90   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X60Y90   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X61Y90   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X61Y90   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X61Y90   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X61Y90   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X59Y90   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X59Y90   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X59Y90   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X59Y90   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X60Y90   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X60Y90   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  spi_clk_4
  To Clock:  spi_clk_4

Setup :            0  Failing Endpoints,  Worst Slack       38.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.481ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.216ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_clk_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (spi_clk_4 rise@40.000ns - spi_clk_4 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.580ns (34.929%)  route 1.081ns (65.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 44.268 - 40.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.692     2.986    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.456     3.442 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.567     4.009    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.456     4.465 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.387     4.852    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X55Y75         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDCE (Prop_fdce_C_Q)         0.456     5.308 f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           1.081     6.389    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div8
    SLICE_X55Y75         LUT1 (Prop_lut1_I0_O)        0.124     6.513 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_i_1__0/O
                         net (fo=1, routed)           0.000     6.513    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_i_1__0_n_0
    SLICE_X55Y75         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_4 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520    42.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.367    43.066 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.491    43.557    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.367    43.924 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.344    44.268    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X55Y75         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
                         clock pessimism              0.584    44.852    
                         clock uncertainty           -0.154    44.698    
    SLICE_X55Y75         FDCE (Setup_fdce_C_D)        0.031    44.729    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg
  -------------------------------------------------------------------
                         required time                         44.729    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                 38.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_clk_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk_4 rise@0.000ns - spi_clk_4 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.488%)  route 0.387ns (67.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.564     0.900    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.234     1.274    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.141     1.415 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.181     1.597    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X55Y75         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDCE (Prop_fdce_C_Q)         0.141     1.738 f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.387     2.124    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div8
    SLICE_X55Y75         LUT1 (Prop_lut1_I0_O)        0.045     2.169 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_i_1__0/O
                         net (fo=1, routed)           0.000     2.169    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_i_1__0_n_0
    SLICE_X55Y75         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.175     1.372 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.267     1.639    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.175     1.814 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.202     2.016    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X55Y75         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
                         clock pessimism             -0.419     1.597    
    SLICE_X55Y75         FDCE (Hold_fdce_C_D)         0.092     1.689    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.481    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi_clk_4
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div4 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X55Y75  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X55Y75  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X55Y75  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X55Y75  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X55Y75  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  spi_clk_8
  To Clock:  spi_clk_8

Setup :            0  Failing Endpoints,  Worst Slack       78.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.745ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             spi_clk_8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (spi_clk_8 rise@80.000ns - spi_clk_8 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.642ns (54.393%)  route 0.538ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 85.163 - 80.000 ) 
    Source Clock Delay      (SCD):    5.920ns
    Clock Pessimism Removal (CPR):    0.757ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_8 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.692     2.986    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.456     3.442 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.567     4.009    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.456     4.465 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.387     4.852    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X55Y75         FDCE (Prop_fdce_C_Q)         0.456     5.308 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.612     5.920    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X54Y75         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDCE (Prop_fdce_C_Q)         0.518     6.438 f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/Q
                         net (fo=3, routed)           0.538     6.976    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div16
    SLICE_X54Y75         LUT1 (Prop_lut1_I0_O)        0.124     7.100 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_i_1__2/O
                         net (fo=1, routed)           0.000     7.100    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_i_1__2_n_0
    SLICE_X54Y75         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_8 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    81.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520    82.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.367    83.066 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.491    83.557    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.367    83.924 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.344    84.268    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X55Y75         FDCE (Prop_fdce_C_Q)         0.367    84.635 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.528    85.163    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X54Y75         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
                         clock pessimism              0.757    85.920    
                         clock uncertainty           -0.154    85.766    
    SLICE_X54Y75         FDCE (Setup_fdce_C_D)        0.079    85.845    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg
  -------------------------------------------------------------------
                         required time                         85.845    
                         arrival time                          -7.100    
  -------------------------------------------------------------------
                         slack                                 78.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             spi_clk_8
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk_8 rise@0.000ns - spi_clk_8 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_8 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.564     0.900    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.234     1.274    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.141     1.415 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.181     1.597    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X55Y75         FDCE (Prop_fdce_C_Q)         0.141     1.738 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.237     1.974    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X54Y75         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDCE (Prop_fdce_C_Q)         0.164     2.138 f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/Q
                         net (fo=3, routed)           0.149     2.288    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div16
    SLICE_X54Y75         LUT1 (Prop_lut1_I0_O)        0.045     2.333 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_i_1__2/O
                         net (fo=1, routed)           0.000     2.333    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_i_1__2_n_0
    SLICE_X54Y75         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_8 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.175     1.372 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.267     1.639    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.175     1.814 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.202     2.016    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X55Y75         FDCE (Prop_fdce_C_Q)         0.175     2.191 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.270     2.461    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X54Y75         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
                         clock pessimism             -0.486     1.974    
    SLICE_X54Y75         FDCE (Hold_fdce_C_D)         0.121     2.095    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi_clk_8
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div8 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         80.000      79.000     SLICE_X54Y75  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X54Y75  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X54Y75  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X54Y75  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X54Y75  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  txclk
  To Clock:  txclk

Setup :            0  Failing Endpoints,  Worst Slack        7.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.064ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED7
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        7.148ns  (logic 4.020ns (56.236%)  route 3.128ns (43.764%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 24.623 - 20.000 ) 
    Source Clock Delay      (SCD):    10.221ns
    Clock Pessimism Removal (CPR):    1.965ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.648     2.942    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.379     4.839    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124     4.963 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     4.963    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     5.180 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.715     5.895    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.693     6.588 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.654     8.242    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.343 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          1.878    10.221    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y42        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y42        FDRE (Prop_fdre_C_Q)         0.518    10.739 r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.128    13.868    lopt_5
    U14                  OBUF (Prop_obuf_I_O)         3.502    17.370 r  LED7_OBUF_inst/O
                         net (fo=0)                   0.000    17.370    LED7
    U14                                                               r  LED7 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        2.004    23.184    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.100    23.284 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000    23.284    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.171    23.455 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.610    24.064    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.559    24.623 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.965    26.588    
                         clock uncertainty           -0.154    26.434    
                         output delay                -2.000    24.434    
  -------------------------------------------------------------------
                         required time                         24.434    
                         arrival time                         -17.370    
  -------------------------------------------------------------------
                         slack                                  7.064    

Slack (MET) :             8.360ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED3
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 4.048ns (69.173%)  route 1.804ns (30.827%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 24.623 - 20.000 ) 
    Source Clock Delay      (SCD):    10.222ns
    Clock Pessimism Removal (CPR):    1.965ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.648     2.942    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.379     4.839    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124     4.963 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     4.963    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     5.180 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.715     5.895    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.693     6.588 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.654     8.242    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.343 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          1.879    10.222    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y44        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.518    10.740 r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.804    12.544    lopt_1
    U21                  OBUF (Prop_obuf_I_O)         3.530    16.074 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000    16.074    LED3
    U21                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        2.004    23.184    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.100    23.284 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000    23.284    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.171    23.455 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.610    24.064    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.559    24.623 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.965    26.588    
                         clock uncertainty           -0.154    26.434    
                         output delay                -2.000    24.434    
  -------------------------------------------------------------------
                         required time                         24.434    
                         arrival time                         -16.074    
  -------------------------------------------------------------------
                         slack                                  8.360    

Slack (MET) :             8.371ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED6
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 3.968ns (67.947%)  route 1.872ns (32.053%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 24.623 - 20.000 ) 
    Source Clock Delay      (SCD):    10.222ns
    Clock Pessimism Removal (CPR):    1.965ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.648     2.942    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.379     4.839    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124     4.963 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     4.963    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     5.180 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.715     5.895    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.693     6.588 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.654     8.242    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.343 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          1.879    10.222    design_2_i/led_driver_0/inst/clk
    SLICE_X110Y44        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y44        FDRE (Prop_fdre_C_Q)         0.456    10.678 r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.872    12.550    lopt_4
    U19                  OBUF (Prop_obuf_I_O)         3.512    16.063 r  LED6_OBUF_inst/O
                         net (fo=0)                   0.000    16.063    LED6
    U19                                                               r  LED6 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        2.004    23.184    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.100    23.284 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000    23.284    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.171    23.455 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.610    24.064    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.559    24.623 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.965    26.588    
                         clock uncertainty           -0.154    26.434    
                         output delay                -2.000    24.434    
  -------------------------------------------------------------------
                         required time                         24.434    
                         arrival time                         -16.063    
  -------------------------------------------------------------------
                         slack                                  8.371    

Slack (MET) :             8.484ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED4
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 4.055ns (70.791%)  route 1.673ns (29.209%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 24.623 - 20.000 ) 
    Source Clock Delay      (SCD):    10.222ns
    Clock Pessimism Removal (CPR):    1.965ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.648     2.942    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.379     4.839    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124     4.963 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     4.963    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     5.180 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.715     5.895    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.693     6.588 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.654     8.242    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.343 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          1.879    10.222    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y43        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDRE (Prop_fdre_C_Q)         0.518    10.740 r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.673    12.414    lopt_2
    V22                  OBUF (Prop_obuf_I_O)         3.537    15.950 r  LED4_OBUF_inst/O
                         net (fo=0)                   0.000    15.950    LED4
    V22                                                               r  LED4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        2.004    23.184    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.100    23.284 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000    23.284    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.171    23.455 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.610    24.064    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.559    24.623 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.965    26.588    
                         clock uncertainty           -0.154    26.434    
                         output delay                -2.000    24.434    
  -------------------------------------------------------------------
                         required time                         24.434    
                         arrival time                         -15.950    
  -------------------------------------------------------------------
                         slack                                  8.484    

Slack (MET) :             8.489ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED2
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 4.049ns (70.762%)  route 1.673ns (29.238%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 24.623 - 20.000 ) 
    Source Clock Delay      (SCD):    10.222ns
    Clock Pessimism Removal (CPR):    1.965ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.648     2.942    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.379     4.839    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124     4.963 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     4.963    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     5.180 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.715     5.895    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.693     6.588 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.654     8.242    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.343 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          1.879    10.222    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y44        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.518    10.740 r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.673    12.414    lopt
    U22                  OBUF (Prop_obuf_I_O)         3.531    15.945 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000    15.945    LED2
    U22                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        2.004    23.184    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.100    23.284 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000    23.284    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.171    23.455 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.610    24.064    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.559    24.623 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.965    26.588    
                         clock uncertainty           -0.154    26.434    
                         output delay                -2.000    24.434    
  -------------------------------------------------------------------
                         required time                         24.434    
                         arrival time                         -15.945    
  -------------------------------------------------------------------
                         slack                                  8.489    

Slack (MET) :             8.562ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED5
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 3.987ns (70.576%)  route 1.662ns (29.424%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 24.623 - 20.000 ) 
    Source Clock Delay      (SCD):    10.222ns
    Clock Pessimism Removal (CPR):    1.965ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.648     2.942    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.379     4.839    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124     4.963 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     4.963    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     5.180 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.715     5.895    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.693     6.588 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.654     8.242    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.343 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          1.879    10.222    design_2_i/led_driver_0/inst/clk
    SLICE_X110Y43        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDRE (Prop_fdre_C_Q)         0.456    10.678 r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.662    12.341    lopt_3
    W22                  OBUF (Prop_obuf_I_O)         3.531    15.872 r  LED5_OBUF_inst/O
                         net (fo=0)                   0.000    15.872    LED5
    W22                                                               r  LED5 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        2.004    23.184    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.100    23.284 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000    23.284    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.171    23.455 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.610    24.064    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.559    24.623 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.965    26.588    
                         clock uncertainty           -0.154    26.434    
                         output delay                -2.000    24.434    
  -------------------------------------------------------------------
                         required time                         24.434    
                         arrival time                         -15.872    
  -------------------------------------------------------------------
                         slack                                  8.562    

Slack (MET) :             15.654ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/micro_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/micro_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.828ns (19.741%)  route 3.366ns (80.259%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.820ns = ( 27.820 - 20.000 ) 
    Source Clock Delay      (SCD):    10.222ns
    Clock Pessimism Removal (CPR):    2.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.648     2.942    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.379     4.839    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124     4.963 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     4.963    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     5.180 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.715     5.895    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.693     6.588 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.654     8.242    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.343 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          1.879    10.222    design_2_i/led_driver_0/inst/clk
    SLICE_X111Y45        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456    10.678 f  design_2_i/led_driver_0/inst/micro_count_reg[21]/Q
                         net (fo=2, routed)           0.859    11.537    design_2_i/led_driver_0/inst/micro_count[21]
    SLICE_X111Y45        LUT4 (Prop_lut4_I0_O)        0.124    11.661 r  design_2_i/led_driver_0/inst/micro_count[31]_i_6/O
                         net (fo=1, routed)           0.636    12.297    design_2_i/led_driver_0/inst/micro_count[31]_i_6_n_0
    SLICE_X111Y44        LUT5 (Prop_lut5_I4_O)        0.124    12.421 r  design_2_i/led_driver_0/inst/micro_count[31]_i_2/O
                         net (fo=32, routed)          1.871    14.293    design_2_i/led_driver_0/inst/micro_count[31]_i_2_n_0
    SLICE_X111Y40        LUT5 (Prop_lut5_I0_O)        0.124    14.417 r  design_2_i/led_driver_0/inst/micro_count[1]_i_1/O
                         net (fo=1, routed)           0.000    14.417    design_2_i/led_driver_0/inst/micro_count_0[1]
    SLICE_X111Y40        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        2.004    23.184    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.100    23.284 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000    23.284    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.171    23.455 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.610    24.064    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.559    24.623 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.408    26.032    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.123 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          1.697    27.820    design_2_i/led_driver_0/inst/clk
    SLICE_X111Y40        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[1]/C
                         clock pessimism              2.376    30.195    
                         clock uncertainty           -0.154    30.041    
    SLICE_X111Y40        FDRE (Setup_fdre_C_D)        0.029    30.070    design_2_i/led_driver_0/inst/micro_count_reg[1]
  -------------------------------------------------------------------
                         required time                         30.070    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                 15.654    

Slack (MET) :             15.656ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/micro_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/micro_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.828ns (19.741%)  route 3.366ns (80.259%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.820ns = ( 27.820 - 20.000 ) 
    Source Clock Delay      (SCD):    10.222ns
    Clock Pessimism Removal (CPR):    2.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.648     2.942    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.379     4.839    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124     4.963 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     4.963    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     5.180 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.715     5.895    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.693     6.588 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.654     8.242    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.343 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          1.879    10.222    design_2_i/led_driver_0/inst/clk
    SLICE_X111Y45        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456    10.678 f  design_2_i/led_driver_0/inst/micro_count_reg[21]/Q
                         net (fo=2, routed)           0.859    11.537    design_2_i/led_driver_0/inst/micro_count[21]
    SLICE_X111Y45        LUT4 (Prop_lut4_I0_O)        0.124    11.661 r  design_2_i/led_driver_0/inst/micro_count[31]_i_6/O
                         net (fo=1, routed)           0.636    12.297    design_2_i/led_driver_0/inst/micro_count[31]_i_6_n_0
    SLICE_X111Y44        LUT5 (Prop_lut5_I4_O)        0.124    12.421 r  design_2_i/led_driver_0/inst/micro_count[31]_i_2/O
                         net (fo=32, routed)          1.871    14.293    design_2_i/led_driver_0/inst/micro_count[31]_i_2_n_0
    SLICE_X111Y40        LUT5 (Prop_lut5_I0_O)        0.124    14.417 r  design_2_i/led_driver_0/inst/micro_count[3]_i_1/O
                         net (fo=1, routed)           0.000    14.417    design_2_i/led_driver_0/inst/micro_count_0[3]
    SLICE_X111Y40        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        2.004    23.184    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.100    23.284 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000    23.284    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.171    23.455 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.610    24.064    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.559    24.623 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.408    26.032    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.123 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          1.697    27.820    design_2_i/led_driver_0/inst/clk
    SLICE_X111Y40        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[3]/C
                         clock pessimism              2.376    30.195    
                         clock uncertainty           -0.154    30.041    
    SLICE_X111Y40        FDRE (Setup_fdre_C_D)        0.031    30.072    design_2_i/led_driver_0/inst/micro_count_reg[3]
  -------------------------------------------------------------------
                         required time                         30.072    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                 15.656    

Slack (MET) :             15.657ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/micro_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/micro_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.828ns (19.746%)  route 3.365ns (80.254%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.820ns = ( 27.820 - 20.000 ) 
    Source Clock Delay      (SCD):    10.222ns
    Clock Pessimism Removal (CPR):    2.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.648     2.942    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.379     4.839    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124     4.963 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     4.963    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     5.180 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.715     5.895    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.693     6.588 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.654     8.242    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.343 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          1.879    10.222    design_2_i/led_driver_0/inst/clk
    SLICE_X111Y45        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456    10.678 f  design_2_i/led_driver_0/inst/micro_count_reg[21]/Q
                         net (fo=2, routed)           0.859    11.537    design_2_i/led_driver_0/inst/micro_count[21]
    SLICE_X111Y45        LUT4 (Prop_lut4_I0_O)        0.124    11.661 r  design_2_i/led_driver_0/inst/micro_count[31]_i_6/O
                         net (fo=1, routed)           0.636    12.297    design_2_i/led_driver_0/inst/micro_count[31]_i_6_n_0
    SLICE_X111Y44        LUT5 (Prop_lut5_I4_O)        0.124    12.421 r  design_2_i/led_driver_0/inst/micro_count[31]_i_2/O
                         net (fo=32, routed)          1.870    14.292    design_2_i/led_driver_0/inst/micro_count[31]_i_2_n_0
    SLICE_X111Y40        LUT5 (Prop_lut5_I0_O)        0.124    14.416 r  design_2_i/led_driver_0/inst/micro_count[2]_i_1/O
                         net (fo=1, routed)           0.000    14.416    design_2_i/led_driver_0/inst/micro_count_0[2]
    SLICE_X111Y40        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        2.004    23.184    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.100    23.284 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000    23.284    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.171    23.455 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.610    24.064    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.559    24.623 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.408    26.032    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.123 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          1.697    27.820    design_2_i/led_driver_0/inst/clk
    SLICE_X111Y40        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[2]/C
                         clock pessimism              2.376    30.195    
                         clock uncertainty           -0.154    30.041    
    SLICE_X111Y40        FDRE (Setup_fdre_C_D)        0.031    30.072    design_2_i/led_driver_0/inst/micro_count_reg[2]
  -------------------------------------------------------------------
                         required time                         30.072    
                         arrival time                         -14.416    
  -------------------------------------------------------------------
                         slack                                 15.657    

Slack (MET) :             15.679ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/micro_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/micro_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 0.890ns (21.078%)  route 3.332ns (78.922%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.822ns = ( 27.822 - 20.000 ) 
    Source Clock Delay      (SCD):    10.221ns
    Clock Pessimism Removal (CPR):    2.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.648     2.942    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.379     4.839    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124     4.963 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     4.963    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     5.180 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.715     5.895    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.693     6.588 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.654     8.242    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.343 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          1.878    10.221    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y41        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDRE (Prop_fdre_C_Q)         0.518    10.739 f  design_2_i/led_driver_0/inst/micro_count_reg[6]/Q
                         net (fo=2, routed)           0.817    11.557    design_2_i/led_driver_0/inst/micro_count[6]
    SLICE_X111Y41        LUT4 (Prop_lut4_I2_O)        0.124    11.681 r  design_2_i/led_driver_0/inst/micro_count[31]_i_8/O
                         net (fo=1, routed)           0.636    12.317    design_2_i/led_driver_0/inst/micro_count[31]_i_8_n_0
    SLICE_X111Y40        LUT5 (Prop_lut5_I4_O)        0.124    12.441 r  design_2_i/led_driver_0/inst/micro_count[31]_i_4/O
                         net (fo=32, routed)          1.879    14.320    design_2_i/led_driver_0/inst/micro_count[31]_i_4_n_0
    SLICE_X112Y46        LUT5 (Prop_lut5_I2_O)        0.124    14.444 r  design_2_i/led_driver_0/inst/micro_count[30]_i_1/O
                         net (fo=1, routed)           0.000    14.444    design_2_i/led_driver_0/inst/micro_count_0[30]
    SLICE_X112Y46        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        2.004    23.184    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.100    23.284 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000    23.284    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.171    23.455 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.610    24.064    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.559    24.623 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.408    26.032    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.123 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          1.699    27.822    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y46        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[30]/C
                         clock pessimism              2.376    30.197    
                         clock uncertainty           -0.154    30.043    
    SLICE_X112Y46        FDRE (Setup_fdre_C_D)        0.079    30.122    design_2_i/led_driver_0/inst/micro_count_reg[30]
  -------------------------------------------------------------------
                         required time                         30.122    
                         arrival time                         -14.444    
  -------------------------------------------------------------------
                         slack                                 15.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.625%)  route 0.255ns (64.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.366ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    1.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.774     1.110    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.155 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.155    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.217 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.274     1.491    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.227     1.718 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.620     2.338    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.637     3.001    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X106Y53        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y53        FDRE (Prop_fdre_C_Q)         0.141     3.142 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.255     3.397    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/p_3_in6_in
    SLICE_X106Y49        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.822     1.188    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.204     1.392 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.574     1.966    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.056     2.022 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     2.022    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.081     2.103 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.320     2.423    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.283     2.706 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.720     3.426    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.455 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.911     4.366    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/slowest_sync_clk
    SLICE_X106Y49        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -1.091     3.275    
    SLICE_X106Y49        FDRE (Hold_fdre_C_D)         0.075     3.350    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.350    
                         arrival time                           3.397    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.023%)  route 0.279ns (59.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.366ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    1.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.774     1.110    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.155 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.155    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.217 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.274     1.491    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.227     1.718 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.620     2.338    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.637     3.001    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X106Y53        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y53        FDRE (Prop_fdre_C_Q)         0.141     3.142 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.279     3.421    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_out
    SLICE_X106Y49        LUT5 (Prop_lut5_I3_O)        0.045     3.466 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     3.466    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X106Y49        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.822     1.188    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.204     1.392 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.574     1.966    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.056     2.022 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     2.022    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.081     2.103 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.320     2.423    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.283     2.706 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.720     3.426    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.455 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.911     4.366    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/slowest_sync_clk
    SLICE_X106Y49        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -1.091     3.275    
    SLICE_X106Y49        FDRE (Hold_fdre_C_D)         0.091     3.366    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -3.366    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.362ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    1.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.774     1.110    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.155 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.155    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.217 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.274     1.491    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.227     1.718 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.620     2.338    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.637     3.001    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X106Y53        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y53        FDRE (Prop_fdre_C_Q)         0.141     3.142 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     3.207    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X106Y53        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.822     1.188    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.204     1.392 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.574     1.966    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.056     2.022 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     2.022    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.081     2.103 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.320     2.423    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.283     2.706 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.720     3.426    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.455 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.907     4.362    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X106Y53        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -1.361     3.001    
    SLICE_X106Y53        FDRE (Hold_fdre_C_D)         0.075     3.076    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    1.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.774     1.110    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.155 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.155    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.217 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.274     1.491    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.227     1.718 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.620     2.338    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.641     3.005    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X110Y49        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141     3.146 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     3.211    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X110Y49        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.822     1.188    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.204     1.392 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.574     1.966    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.056     2.022 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     2.022    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.081     2.103 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.320     2.423    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.283     2.706 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.720     3.426    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.455 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.912     4.367    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X110Y49        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -1.363     3.005    
    SLICE_X110Y49        FDRE (Hold_fdre_C_D)         0.075     3.080    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -3.080    
                         arrival time                           3.211    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/SEQ/pr_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.366ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    1.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.774     1.110    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.155 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.155    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.217 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.274     1.491    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.227     1.718 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.620     2.338    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.640     3.004    design_2_i/RESETS/txclk_reset_domain/U0/SEQ/slowest_sync_clk
    SLICE_X106Y47        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/SEQ/pr_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y47        FDRE (Prop_fdre_C_Q)         0.141     3.145 r  design_2_i/RESETS/txclk_reset_domain/U0/SEQ/pr_dec_reg[0]/Q
                         net (fo=1, routed)           0.053     3.198    design_2_i/RESETS/txclk_reset_domain/U0/SEQ/pr_dec_reg_n_0_[0]
    SLICE_X107Y47        LUT2 (Prop_lut2_I1_O)        0.045     3.243 r  design_2_i/RESETS/txclk_reset_domain/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     3.243    design_2_i/RESETS/txclk_reset_domain/U0/SEQ/p_3_out[2]
    SLICE_X107Y47        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.822     1.188    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.204     1.392 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.574     1.966    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.056     2.022 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     2.022    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.081     2.103 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.320     2.423    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.283     2.706 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.720     3.426    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.455 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.911     4.366    design_2_i/RESETS/txclk_reset_domain/U0/SEQ/slowest_sync_clk
    SLICE_X107Y47        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism             -1.350     3.017    
    SLICE_X107Y47        FDRE (Hold_fdre_C_D)         0.092     3.109    design_2_i/RESETS/txclk_reset_domain/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.109    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_2_i/led_driver_0/inst/clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/clk_div_s_reg/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.364ns
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    1.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.774     1.110    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.155 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.155    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.217 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.274     1.491    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.227     1.718 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.620     2.338    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.638     3.002    design_2_i/led_driver_0/inst/clk
    SLICE_X109Y42        FDRE                                         r  design_2_i/led_driver_0/inst/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y42        FDRE (Prop_fdre_C_Q)         0.141     3.143 r  design_2_i/led_driver_0/inst/clk_div_reg/Q
                         net (fo=3, routed)           0.078     3.221    design_2_i/led_driver_0/inst/clk_div_reg_n_0
    SLICE_X109Y42        FDRE                                         r  design_2_i/led_driver_0/inst/clk_div_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.822     1.188    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.204     1.392 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.574     1.966    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.056     2.022 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     2.022    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.081     2.103 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.320     2.423    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.283     2.706 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.720     3.426    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.455 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.909     4.364    design_2_i/led_driver_0/inst/clk
    SLICE_X109Y42        FDRE                                         r  design_2_i/led_driver_0/inst/clk_div_s_reg/C
                         clock pessimism             -1.363     3.002    
    SLICE_X109Y42        FDRE (Hold_fdre_C_D)         0.075     3.077    design_2_i/led_driver_0/inst/clk_div_s_reg
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.221    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.634%)  route 0.127ns (47.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.366ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    1.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.774     1.110    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.155 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.155    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.217 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.274     1.491    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.227     1.718 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.620     2.338    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.641     3.005    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X110Y49        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141     3.146 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.127     3.273    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/p_3_in1_in
    SLICE_X109Y49        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.822     1.188    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.204     1.392 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.574     1.966    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.056     2.022 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     2.022    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.081     2.103 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.320     2.423    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.283     2.706 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.720     3.426    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.455 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.911     4.366    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/slowest_sync_clk
    SLICE_X109Y49        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -1.325     3.042    
    SLICE_X109Y49        FDRE (Hold_fdre_C_D)         0.075     3.117    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.117    
                         arrival time                           3.273    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.366ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    1.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.774     1.110    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.155 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.155    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.217 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.274     1.491    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.227     1.718 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.620     2.338    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.640     3.004    design_2_i/RESETS/txclk_reset_domain/U0/SEQ/slowest_sync_clk
    SLICE_X106Y47        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y47        FDRE (Prop_fdre_C_Q)         0.141     3.145 r  design_2_i/RESETS/txclk_reset_domain/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.086     3.231    design_2_i/RESETS/txclk_reset_domain/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X107Y47        LUT2 (Prop_lut2_I1_O)        0.045     3.276 r  design_2_i/RESETS/txclk_reset_domain/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     3.276    design_2_i/RESETS/txclk_reset_domain/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X107Y47        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.822     1.188    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.204     1.392 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.574     1.966    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.056     2.022 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     2.022    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.081     2.103 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.320     2.423    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.283     2.706 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.720     3.426    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.455 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.911     4.366    design_2_i/RESETS/txclk_reset_domain/U0/SEQ/slowest_sync_clk
    SLICE_X107Y47        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -1.350     3.017    
    SLICE_X107Y47        FDRE (Hold_fdre_C_D)         0.091     3.108    design_2_i/RESETS/txclk_reset_domain/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.108    
                         arrival time                           3.276    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.034%)  route 0.115ns (44.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.366ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    1.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.774     1.110    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.155 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.155    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.217 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.274     1.491    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.227     1.718 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.620     2.338    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.640     3.004    design_2_i/led_driver_0/inst/clk
    SLICE_X110Y43        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDRE (Prop_fdre_C_Q)         0.141     3.145 r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[5]/Q
                         net (fo=2, routed)           0.115     3.260    design_2_i/led_driver_0/inst/D[5]
    SLICE_X112Y44        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.822     1.188    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.204     1.392 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.574     1.966    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.056     2.022 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     2.022    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.081     2.103 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.320     2.423    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.283     2.706 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.720     3.426    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.455 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.911     4.366    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y44        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]/C
                         clock pessimism             -1.347     3.020    
    SLICE_X112Y44        FDRE (Hold_fdre_C_D)         0.063     3.083    design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.083    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.366ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    1.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.774     1.110    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.155 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.155    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.217 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.274     1.491    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.227     1.718 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.620     2.338    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.640     3.004    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/slowest_sync_clk
    SLICE_X109Y49        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDRE (Prop_fdre_C_Q)         0.128     3.132 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.069     3.201    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_2_in
    SLICE_X109Y49        LUT5 (Prop_lut5_I2_O)        0.099     3.300 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     3.300    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X109Y49        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.822     1.188    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.204     1.392 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.574     1.966    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.056     2.022 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     2.022    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.081     2.103 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.320     2.423    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.283     2.706 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.720     3.426    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.455 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.911     4.366    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/slowest_sync_clk
    SLICE_X109Y49        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -1.363     3.004    
    SLICE_X109Y49        FDRE (Hold_fdre_C_D)         0.091     3.095    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -3.095    
                         arrival time                           3.300    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X108Y45  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X109Y49  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X109Y49  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X109Y49  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X106Y49  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X106Y49  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X106Y49  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X109Y49  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X106Y49  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_exr_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X108Y49  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X108Y49  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X108Y45  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X108Y45  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X109Y49  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X109Y49  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X109Y49  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X109Y49  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X109Y49  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X109Y49  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X108Y49  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X108Y49  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X108Y45  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X108Y45  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X109Y49  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X109Y49  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X109Y49  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X109Y49  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X109Y49  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X109Y49  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  spi_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.580ns (28.520%)  route 1.454ns (71.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    7.673ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.692     2.986    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.456     3.442 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.157    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.281 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.577     5.858    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.959 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.714     7.673    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X56Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.456     8.129 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/Q
                         net (fo=2, routed)           1.454     9.582    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[0]
    SLICE_X51Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.706 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     9.706    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X51Y90         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.464    12.643    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X51Y90         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.115    12.758    
                         clock uncertainty           -0.154    12.604    
    SLICE_X51Y90         FDRE (Setup_fdre_C_D)        0.032    12.636    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.636    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.718ns (46.223%)  route 0.835ns (53.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    7.611ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.692     2.986    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.456     3.442 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.157    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.281 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.577     5.858    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.959 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.652     7.611    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X49Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.419     8.030 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[9]/Q
                         net (fo=2, routed)           0.835     8.865    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[9]
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.299     9.164 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     9.164    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X47Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.477    12.656    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X47Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.115    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X47Y91         FDRE (Setup_fdre_C_D)        0.031    12.648    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  3.483    

Slack (MET) :             3.538ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.642ns (42.867%)  route 0.856ns (57.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    7.599ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.692     2.986    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.456     3.442 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.157    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.281 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.577     5.858    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.959 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.640     7.599    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X50Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.518     8.117 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[3]/Q
                         net (fo=2, routed)           0.856     8.972    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[3]
    SLICE_X51Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.096 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     9.096    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X51Y90         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.464    12.643    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X51Y90         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.115    12.758    
                         clock uncertainty           -0.154    12.604    
    SLICE_X51Y90         FDRE (Setup_fdre_C_D)        0.031    12.635    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  3.538    

Slack (MET) :             3.576ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.715ns (49.001%)  route 0.744ns (50.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    7.611ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.692     2.986    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.456     3.442 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.157    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.281 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.577     5.858    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.959 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.652     7.611    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X49Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.419     8.030 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.744     8.774    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[15]
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.296     9.070 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     9.070    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X47Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.477    12.656    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X47Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.115    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X47Y91         FDRE (Setup_fdre_C_D)        0.029    12.646    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         12.646    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.774ns (53.510%)  route 0.672ns (46.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    7.599ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.692     2.986    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.456     3.442 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.157    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.281 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.577     5.858    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.959 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.640     7.599    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X50Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.478     8.077 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[7]/Q
                         net (fo=2, routed)           0.672     8.749    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[7]
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.296     9.045 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     9.045    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X48Y90         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.475    12.654    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X48Y90         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.115    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X48Y90         FDRE (Setup_fdre_C_D)        0.031    12.646    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.646    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.580ns (40.592%)  route 0.849ns (59.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    7.611ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.692     2.986    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.456     3.442 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.157    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.281 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.577     5.858    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.959 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.652     7.611    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X49Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.456     8.067 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[12]/Q
                         net (fo=2, routed)           0.849     8.916    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[12]
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.040 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     9.040    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X48Y90         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.475    12.654    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X48Y90         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.115    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X48Y90         FDRE (Setup_fdre_C_D)        0.029    12.644    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         12.644    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.611ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.580ns (40.713%)  route 0.845ns (59.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    7.611ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.692     2.986    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.456     3.442 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.157    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.281 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.577     5.858    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.959 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.652     7.611    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X49Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.456     8.067 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[13]/Q
                         net (fo=2, routed)           0.845     8.911    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[13]
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.035 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     9.035    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.476    12.655    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.115    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X48Y91         FDRE (Setup_fdre_C_D)        0.031    12.647    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  3.611    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.580ns (41.733%)  route 0.810ns (58.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    7.611ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.692     2.986    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.456     3.442 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.157    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.281 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.577     5.858    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.959 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.652     7.611    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X49Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.456     8.067 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/Q
                         net (fo=2, routed)           0.810     8.877    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[11]
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.001 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     9.001    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.476    12.655    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.115    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X48Y91         FDRE (Setup_fdre_C_D)        0.031    12.647    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.769ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.642ns (48.857%)  route 0.672ns (51.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    7.599ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.692     2.986    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.456     3.442 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.157    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.281 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.577     5.858    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.959 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.640     7.599    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X50Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.518     8.117 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/Q
                         net (fo=2, routed)           0.672     8.789    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[1]
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     8.913    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X50Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.465    12.644    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X50Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.115    12.759    
                         clock uncertainty           -0.154    12.605    
    SLICE_X50Y91         FDRE (Setup_fdre_C_D)        0.077    12.682    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  3.769    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.773ns (61.216%)  route 0.490ns (38.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    7.599ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.692     2.986    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.456     3.442 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.157    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.281 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.577     5.858    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.959 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.640     7.599    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X50Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.478     8.077 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/Q
                         net (fo=2, routed)           0.490     8.567    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[5]
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.295     8.862 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     8.862    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X50Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.465    12.644    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X50Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.115    12.759    
                         clock uncertainty           -0.154    12.605    
    SLICE_X50Y91         FDRE (Setup_fdre_C_D)        0.081    12.686    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  3.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.658ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.564     0.900    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.722     1.763    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.215     2.022    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.553     2.601    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X50Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.164     2.765 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[4]/Q
                         net (fo=2, routed)           0.094     2.859    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[4]
    SLICE_X51Y90         LUT6 (Prop_lut6_I0_O)        0.045     2.904 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     2.904    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X51Y90         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.819     1.185    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X51Y90         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism             -0.030     1.155    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.092     1.247    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.671ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.694%)  route 0.131ns (41.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.564     0.900    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.722     1.763    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.215     2.022    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.556     2.604    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X49Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.141     2.745 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[10]/Q
                         net (fo=2, routed)           0.131     2.876    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[10]
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.045     2.921 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     2.921    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.823     1.189    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism             -0.030     1.159    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.091     1.250    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.701ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.247ns (65.649%)  route 0.129ns (34.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.564     0.900    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.722     1.763    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.215     2.022    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.553     2.601    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X50Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.148     2.749 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/Q
                         net (fo=2, routed)           0.129     2.878    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[6]
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.099     2.977 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     2.977    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X50Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.819     1.185    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X50Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism             -0.030     1.155    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.121     1.276    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.712ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.658%)  route 0.147ns (41.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.564     0.900    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.722     1.763    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.215     2.022    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.553     2.601    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X50Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.164     2.765 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[2]/Q
                         net (fo=2, routed)           0.147     2.912    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[2]
    SLICE_X51Y90         LUT6 (Prop_lut6_I0_O)        0.045     2.957 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     2.957    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X51Y90         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.819     1.185    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X51Y90         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.030     1.155    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.091     1.246    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.737ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.246ns (59.746%)  route 0.166ns (40.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.564     0.900    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.722     1.763    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.215     2.022    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.553     2.601    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X50Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.148     2.749 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/Q
                         net (fo=2, routed)           0.166     2.915    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[5]
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.098     3.013 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     3.013    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X50Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.819     1.185    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X50Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.030     1.155    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.121     1.276    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.738ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.226ns (58.711%)  route 0.159ns (41.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.564     0.900    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.722     1.763    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.215     2.022    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.556     2.604    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X49Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.128     2.732 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[8]/Q
                         net (fo=2, routed)           0.159     2.891    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[8]
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.098     2.989 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     2.989    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X47Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.823     1.189    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X47Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism             -0.030     1.159    
    SLICE_X47Y91         FDRE (Hold_fdre_C_D)         0.092     1.251    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.750ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.227ns (57.201%)  route 0.170ns (42.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.564     0.900    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.722     1.763    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.215     2.022    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.556     2.604    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X49Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.128     2.732 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[14]/Q
                         net (fo=2, routed)           0.170     2.902    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[14]
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.099     3.001 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     3.001    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.823     1.189    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism             -0.030     1.159    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.092     1.251    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.763ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.821%)  route 0.228ns (52.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.564     0.900    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.722     1.763    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.215     2.022    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.553     2.601    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X50Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.164     2.765 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/Q
                         net (fo=2, routed)           0.228     2.993    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[1]
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.045     3.038 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     3.038    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X50Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.819     1.185    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X50Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism             -0.030     1.155    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.120     1.275    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           3.038    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.826ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.341%)  route 0.287ns (60.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.564     0.900    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.722     1.763    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.215     2.022    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.556     2.604    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X49Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.141     2.745 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/Q
                         net (fo=2, routed)           0.287     3.032    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[11]
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.045     3.077 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     3.077    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.823     1.189    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism             -0.030     1.159    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.092     1.251    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.191%)  route 0.289ns (60.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.564     0.900    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.722     1.763    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.215     2.022    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.556     2.604    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X49Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.141     2.745 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[13]/Q
                         net (fo=2, routed)           0.289     3.034    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[13]
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.045     3.079 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     3.079    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.823     1.189    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism             -0.030     1.159    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.092     1.251    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  1.828    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.807ns (21.877%)  route 2.882ns (78.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.645     2.939    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X38Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.478     3.417 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           1.142     4.559    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X47Y82         LUT2 (Prop_lut2_I0_O)        0.329     4.888 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         1.740     6.628    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg_0
    SLICE_X80Y92         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.544    12.723    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X80Y92         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
                         clock pessimism              0.129    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X80Y92         FDCE (Recov_fdce_C_CLR)     -0.613    12.085    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg
  -------------------------------------------------------------------
                         required time                         12.085    
                         arrival time                          -6.628    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.807ns (21.877%)  route 2.882ns (78.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.645     2.939    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X38Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.478     3.417 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           1.142     4.559    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X47Y82         LUT2 (Prop_lut2_I0_O)        0.329     4.888 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         1.740     6.628    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg_0
    SLICE_X80Y92         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.544    12.723    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X80Y92         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[0]/C
                         clock pessimism              0.129    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X80Y92         FDCE (Recov_fdce_C_CLR)     -0.613    12.085    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.085    
                         arrival time                          -6.628    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.807ns (21.877%)  route 2.882ns (78.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.645     2.939    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X38Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.478     3.417 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           1.142     4.559    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X47Y82         LUT2 (Prop_lut2_I0_O)        0.329     4.888 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         1.740     6.628    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg_0
    SLICE_X80Y92         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.544    12.723    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X80Y92         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[1]/C
                         clock pessimism              0.129    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X80Y92         FDCE (Recov_fdce_C_CLR)     -0.613    12.085    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.085    
                         arrival time                          -6.628    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.807ns (21.877%)  route 2.882ns (78.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.645     2.939    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X38Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.478     3.417 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           1.142     4.559    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X47Y82         LUT2 (Prop_lut2_I0_O)        0.329     4.888 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         1.740     6.628    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg_0
    SLICE_X80Y92         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.544    12.723    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X80Y92         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[2]/C
                         clock pessimism              0.129    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X80Y92         FDCE (Recov_fdce_C_CLR)     -0.613    12.085    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.085    
                         arrival time                          -6.628    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.807ns (21.877%)  route 2.882ns (78.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.645     2.939    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X38Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.478     3.417 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           1.142     4.559    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X47Y82         LUT2 (Prop_lut2_I0_O)        0.329     4.888 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         1.740     6.628    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg_0
    SLICE_X80Y92         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.544    12.723    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X80Y92         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[3]/C
                         clock pessimism              0.129    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X80Y92         FDCE (Recov_fdce_C_CLR)     -0.613    12.085    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.085    
                         arrival time                          -6.628    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.610ns (17.905%)  route 2.797ns (82.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.651     2.945    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y95         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.816     5.217    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.154     5.371 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         0.981     6.352    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg_0
    SLICE_X57Y75         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520    12.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/C
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X57Y75         FDCE (Recov_fdce_C_CLR)     -0.608    12.066    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg
  -------------------------------------------------------------------
                         required time                         12.066    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.807ns (28.082%)  route 2.067ns (71.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.645     2.939    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X38Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.478     3.417 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           1.142     4.559    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X47Y82         LUT2 (Prop_lut2_I0_O)        0.329     4.888 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         0.925     5.813    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X44Y87         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.474    12.653    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y87         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[0]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X44Y87         FDCE (Recov_fdce_C_CLR)     -0.613    12.115    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.115    
                         arrival time                          -5.813    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.807ns (28.082%)  route 2.067ns (71.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.645     2.939    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X38Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.478     3.417 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           1.142     4.559    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X47Y82         LUT2 (Prop_lut2_I0_O)        0.329     4.888 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         0.925     5.813    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X44Y87         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.474    12.653    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y87         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[1]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X44Y87         FDCE (Recov_fdce_C_CLR)     -0.613    12.115    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.115    
                         arrival time                          -5.813    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.807ns (28.082%)  route 2.067ns (71.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.645     2.939    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X38Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.478     3.417 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           1.142     4.559    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X47Y82         LUT2 (Prop_lut2_I0_O)        0.329     4.888 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         0.925     5.813    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X44Y87         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.474    12.653    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y87         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[2]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X44Y87         FDCE (Recov_fdce_C_CLR)     -0.613    12.115    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.115    
                         arrival time                          -5.813    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.807ns (28.082%)  route 2.067ns (71.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.645     2.939    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X38Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.478     3.417 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           1.142     4.559    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X47Y82         LUT2 (Prop_lut2_I0_O)        0.329     4.888 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         0.925     5.813    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X44Y87         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.474    12.653    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y87         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[3]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X44Y87         FDCE (Recov_fdce_C_CLR)     -0.613    12.115    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.115    
                         arrival time                          -5.813    
  -------------------------------------------------------------------
                         slack                                  6.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.247ns (23.581%)  route 0.800ns (76.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.552     0.888    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X38Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.148     1.036 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.403     1.438    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X47Y82         LUT2 (Prop_lut2_I0_O)        0.099     1.537 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         0.398     1.935    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_3
    SLICE_X50Y85         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.093     1.459    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.056     1.515 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.515    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.078     1.593 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.320     1.912    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/C
                         clock pessimism             -0.030     1.882    
    SLICE_X50Y85         FDCE (Remov_fdce_C_CLR)     -0.055     1.827    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.247ns (25.937%)  route 0.705ns (74.063%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.552     0.888    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X38Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.148     1.036 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.403     1.438    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X47Y82         LUT2 (Prop_lut2_I0_O)        0.099     1.537 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         0.303     1.840    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X44Y86         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.819     1.185    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X44Y86         FDCE (Remov_fdce_C_CLR)     -0.159     0.762    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.247ns (25.937%)  route 0.705ns (74.063%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.552     0.888    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X38Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.148     1.036 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.403     1.438    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X47Y82         LUT2 (Prop_lut2_I0_O)        0.099     1.537 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         0.303     1.840    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X44Y86         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.819     1.185    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X44Y86         FDCE (Remov_fdce_C_CLR)     -0.159     0.762    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.247ns (24.560%)  route 0.759ns (75.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.552     0.888    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X38Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.148     1.036 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.403     1.438    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X47Y82         LUT2 (Prop_lut2_I0_O)        0.099     1.537 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         0.356     1.893    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X44Y87         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.820     1.186    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y87         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[0]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X44Y87         FDCE (Remov_fdce_C_CLR)     -0.159     0.763    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.247ns (24.560%)  route 0.759ns (75.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.552     0.888    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X38Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.148     1.036 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.403     1.438    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X47Y82         LUT2 (Prop_lut2_I0_O)        0.099     1.537 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         0.356     1.893    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X44Y87         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.820     1.186    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y87         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[1]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X44Y87         FDCE (Remov_fdce_C_CLR)     -0.159     0.763    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.247ns (24.560%)  route 0.759ns (75.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.552     0.888    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X38Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.148     1.036 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.403     1.438    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X47Y82         LUT2 (Prop_lut2_I0_O)        0.099     1.537 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         0.356     1.893    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X44Y87         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.820     1.186    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y87         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[2]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X44Y87         FDCE (Remov_fdce_C_CLR)     -0.159     0.763    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.247ns (24.560%)  route 0.759ns (75.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.552     0.888    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X38Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.148     1.036 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.403     1.438    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X47Y82         LUT2 (Prop_lut2_I0_O)        0.099     1.537 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         0.356     1.893    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X44Y87         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.820     1.186    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y87         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[3]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X44Y87         FDCE (Remov_fdce_C_CLR)     -0.159     0.763    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.247ns (24.560%)  route 0.759ns (75.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.552     0.888    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X38Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.148     1.036 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.403     1.438    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X47Y82         LUT2 (Prop_lut2_I0_O)        0.099     1.537 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         0.356     1.893    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X44Y87         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.820     1.186    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y87         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[4]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X44Y87         FDCE (Remov_fdce_C_CLR)     -0.159     0.763    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.237ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.184ns (13.631%)  route 1.166ns (86.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.556     0.892    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y95         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.773     1.805    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.043     1.848 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         0.393     2.241    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg_0
    SLICE_X57Y75         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/C
                         clock pessimism             -0.035     1.162    
    SLICE_X57Y75         FDCE (Remov_fdce_C_CLR)     -0.157     1.005    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.247ns (17.645%)  route 1.153ns (82.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.552     0.888    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X38Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.148     1.036 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.403     1.438    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X47Y82         LUT2 (Prop_lut2_I0_O)        0.099     1.537 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         0.750     2.287    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg_0
    SLICE_X80Y92         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.851     1.217    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X80Y92         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
                         clock pessimism             -0.035     1.182    
    SLICE_X80Y92         FDCE (Remov_fdce_C_CLR)     -0.159     1.023    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  1.265    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.387ns  (logic 0.124ns (8.942%)  route 1.263ns (91.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.263     1.263    design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.387 r  design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.387    design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X42Y91         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.478     2.657    design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y91         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.045ns (8.097%)  route 0.511ns (91.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           0.511     0.511    design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.556 r  design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.556    design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X42Y91         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.823     1.189    design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y91         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.029ns  (logic 0.580ns (11.534%)  route 4.449ns (88.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.651     2.945    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y95         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          3.706     7.107    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X62Y40         LUT1 (Prop_lut1_I0_O)        0.124     7.231 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.743     7.974    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X68Y37         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.554     2.734    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X68Y37         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.307ns  (logic 0.580ns (13.467%)  route 3.727ns (86.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.726     3.020    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y34         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y34         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.340     6.816    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.940 f  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.387     7.327    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X51Y43         FDCE                                         f  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.482     2.661    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y43         FDCE                                         r  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.307ns  (logic 0.580ns (13.467%)  route 3.727ns (86.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.726     3.020    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y34         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y34         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.340     6.816    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.940 f  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.387     7.327    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X51Y43         FDCE                                         f  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.482     2.661    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y43         FDCE                                         r  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.307ns  (logic 0.580ns (13.467%)  route 3.727ns (86.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.726     3.020    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y34         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y34         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.340     6.816    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.940 f  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.387     7.327    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X51Y43         FDCE                                         f  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.482     2.661    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y43         FDCE                                         r  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.238ns  (logic 0.610ns (14.395%)  route 3.628ns (85.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.726     3.020    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y34         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y34         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.055     6.531    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y44         LUT1 (Prop_lut1_I0_O)        0.154     6.685 f  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.573     7.258    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y44         FDCE                                         f  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.493     2.672    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y44         FDCE                                         r  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.238ns  (logic 0.610ns (14.395%)  route 3.628ns (85.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.726     3.020    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y34         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y34         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.055     6.531    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y44         LUT1 (Prop_lut1_I0_O)        0.154     6.685 f  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.573     7.258    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y44         FDCE                                         f  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.493     2.672    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y44         FDCE                                         r  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.238ns  (logic 0.610ns (14.395%)  route 3.628ns (85.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.726     3.020    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y34         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y34         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.055     6.531    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y44         LUT1 (Prop_lut1_I0_O)        0.154     6.685 f  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.573     7.258    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y44         FDCE                                         f  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.493     2.672    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y44         FDCE                                         r  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.162ns  (logic 0.580ns (13.937%)  route 3.582ns (86.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.726     3.020    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y34         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y34         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.872     6.348    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.472 f  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.710     7.182    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y25         FDCE                                         f  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.562     2.741    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y25         FDCE                                         r  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.162ns  (logic 0.580ns (13.937%)  route 3.582ns (86.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.726     3.020    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y34         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y34         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.872     6.348    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.472 f  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.710     7.182    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y25         FDCE                                         f  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.562     2.741    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y25         FDCE                                         r  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.162ns  (logic 0.580ns (13.937%)  route 3.582ns (86.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.726     3.020    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y34         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y34         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.872     6.348    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.472 f  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.710     7.182    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y25         FDCE                                         f  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.562     2.741    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y25         FDCE                                         r  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.311%)  route 0.114ns (44.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.544     0.880    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X52Y69         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.114     1.135    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X50Y69         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.810     1.176    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X50Y69         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.846%)  route 0.115ns (41.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.546     0.882    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X46Y72         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.115     1.160    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X44Y73         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.809     1.175    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X44Y73         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.923%)  route 0.147ns (51.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.572     0.908    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X61Y81         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.147     1.196    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X61Y81         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.839     1.205    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X61Y81         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.271%)  route 0.157ns (52.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.573     0.909    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X61Y82         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.157     1.207    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X60Y82         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.840     1.206    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X60Y82         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.101%)  route 0.179ns (55.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.567     0.903    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/s_axi_ctrl_aclk
    SLICE_X56Y78         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/Q
                         net (fo=1, routed)           0.179     1.222    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/src_in
    SLICE_X56Y78         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.835     1.201    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/dest_clk
    SLICE_X56Y78         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.265%)  route 0.178ns (55.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.573     0.909    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X61Y82         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.178     1.227    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X60Y83         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.841     1.207    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X60Y83         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.011%)  route 0.187ns (56.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.572     0.908    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X61Y81         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.187     1.235    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X60Y84         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.842     1.208    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X60Y84         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.647%)  route 0.278ns (66.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.572     0.908    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/s_axi_ctrl_aclk
    SLICE_X55Y65         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/Q
                         net (fo=1, routed)           0.278     1.327    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/src_in
    SLICE_X57Y57         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.846     1.212    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/dest_clk
    SLICE_X57Y57         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.490%)  route 0.285ns (63.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.544     0.880    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X50Y69         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.285     1.329    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X52Y69         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.810     1.176    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X52Y69         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.266%)  route 0.288ns (63.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.546     0.882    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X46Y72         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.288     1.334    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X46Y72         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.811     1.177    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X46Y72         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  txclk
  To Clock:  clk_fpga_0

Max Delay           167 Endpoints
Min Delay           167 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.853ns  (logic 0.225ns (3.844%)  route 5.628ns (96.156%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    6.588ns = ( 16.588 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.648    12.942    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518    13.460 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.379    14.839    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124    14.963 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    14.963    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    15.180 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.715    15.895    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.693    16.588 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.654    18.242    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.343 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          2.202    20.545    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X61Y73         LUT2 (Prop_lut2_I0_O)        0.124    20.669 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.772    22.441    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_5_in
    SLICE_X63Y79         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.529     2.708    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X63Y79         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[10]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.853ns  (logic 0.225ns (3.844%)  route 5.628ns (96.156%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    6.588ns = ( 16.588 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.648    12.942    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518    13.460 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.379    14.839    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124    14.963 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    14.963    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    15.180 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.715    15.895    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.693    16.588 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.654    18.242    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.343 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          2.202    20.545    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X61Y73         LUT2 (Prop_lut2_I0_O)        0.124    20.669 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.772    22.441    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_5_in
    SLICE_X63Y79         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.529     2.708    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X63Y79         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[29]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.853ns  (logic 0.225ns (3.844%)  route 5.628ns (96.156%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    6.588ns = ( 16.588 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.648    12.942    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518    13.460 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.379    14.839    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124    14.963 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    14.963    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    15.180 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.715    15.895    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.693    16.588 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.654    18.242    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.343 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          2.202    20.545    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X61Y73         LUT2 (Prop_lut2_I0_O)        0.124    20.669 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.772    22.441    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_5_in
    SLICE_X63Y79         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.529     2.708    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X63Y79         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[9]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.724ns  (logic 0.225ns (3.931%)  route 5.499ns (96.069%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    6.588ns = ( 16.588 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.648    12.942    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518    13.460 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.379    14.839    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124    14.963 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    14.963    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    15.180 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.715    15.895    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.693    16.588 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.654    18.242    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.343 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          2.202    20.545    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X61Y73         LUT2 (Prop_lut2_I0_O)        0.124    20.669 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.643    22.312    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_5_in
    SLICE_X57Y80         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.526     2.705    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X57Y80         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.609ns  (logic 0.225ns (4.011%)  route 5.384ns (95.989%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -2.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.064ns
    Source Clock Delay      (SCD):    6.588ns = ( 16.588 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.648    12.942    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518    13.460 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.379    14.839    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124    14.963 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    14.963    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    15.180 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.715    15.895    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.693    16.588 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.654    18.242    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.343 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          2.359    20.702    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X66Y104        LUT1 (Prop_lut1_I0_O)        0.124    20.826 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/MCK_N_INST_0/O
                         net (fo=2, routed)           1.371    22.197    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/MCK_N
    SLICE_X50Y85         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        2.004     3.184    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.100     3.284 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     3.284    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.171     3.455 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.610     4.064    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.568ns  (logic 0.225ns (4.041%)  route 5.343ns (95.959%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    6.588ns = ( 16.588 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.648    12.942    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518    13.460 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.379    14.839    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124    14.963 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    14.963    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    15.180 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.715    15.895    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.693    16.588 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.654    18.242    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.343 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          2.202    20.545    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X61Y73         LUT2 (Prop_lut2_I0_O)        0.124    20.669 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.487    22.156    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_5_in
    SLICE_X61Y77         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.526     2.705    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X61Y77         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[45]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.451ns  (logic 0.585ns (10.732%)  route 4.866ns (89.268%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -3.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    6.588ns = ( 16.588 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.648    12.942    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518    13.460 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.379    14.839    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124    14.963 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    14.963    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    15.180 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.715    15.895    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.693    16.588 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.654    18.242    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.343 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          2.372    20.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y74         LUT2 (Prop_lut2_I1_O)        0.152    20.867 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/FSM_onehot_cur_state[2]_i_3/O
                         net (fo=1, routed)           0.840    21.707    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/FSM_onehot_cur_state[2]_i_3_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I4_O)        0.332    22.039 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/FSM_onehot_cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000    22.039    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2_n_13
    SLICE_X60Y73         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.525     2.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X60Y73         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.432ns  (logic 0.225ns (4.142%)  route 5.207ns (95.858%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    6.588ns = ( 16.588 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.648    12.942    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518    13.460 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.379    14.839    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124    14.963 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    14.963    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    15.180 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.715    15.895    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.693    16.588 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.654    18.242    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.343 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          2.202    20.545    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X61Y73         LUT2 (Prop_lut2_I0_O)        0.124    20.669 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.351    22.020    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_5_in
    SLICE_X65Y77         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.527     2.706    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X65Y77         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[15]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.426ns  (logic 0.349ns (6.431%)  route 5.077ns (93.569%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -3.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    6.588ns = ( 16.588 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.648    12.942    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518    13.460 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.379    14.839    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124    14.963 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    14.963    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    15.180 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.715    15.895    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.693    16.588 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.654    18.242    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.343 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          2.370    20.713    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y74         LUT3 (Prop_lut3_I0_O)        0.124    20.837 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/fill[2]_i_3/O
                         net (fo=8, routed)           1.054    21.891    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_1
    SLICE_X56Y74         LUT5 (Prop_lut5_I4_O)        0.124    22.015 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/count_48[3]_i_1/O
                         net (fo=1, routed)           0.000    22.015    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2_n_3
    SLICE_X56Y74         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520     2.699    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X56Y74         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[3]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.422ns  (logic 0.225ns (4.150%)  route 5.197ns (95.850%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    6.588ns = ( 16.588 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.648    12.942    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518    13.460 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.379    14.839    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124    14.963 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    14.963    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    15.180 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.715    15.895    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.693    16.588 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.654    18.242    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.343 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          2.202    20.545    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X61Y73         LUT2 (Prop_lut2_I0_O)        0.124    20.669 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.341    22.010    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_5_in
    SLICE_X62Y79         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.529     2.708    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X62Y79         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.026ns (1.985%)  route 1.284ns (98.015%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.774     1.110    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.155 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.155    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.217 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.274     1.491    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.227     1.718 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.620     2.338    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.664     3.028    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/Q_reg
    SLICE_X58Y73         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.832     1.198    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X58Y73         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk_s_reg/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.071ns (5.248%)  route 1.282ns (94.752%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        -0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.774     1.110    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.155 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.155    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.217 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.274     1.491    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.227     1.718 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.620     2.338    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.662     3.026    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X58Y73         LUT6 (Prop_lut6_I3_O)        0.045     3.071 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/FSM_onehot_cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.071    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2_n_14
    SLICE_X58Y73         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.832     1.198    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X58Y73         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.434ns  (logic 0.071ns (4.953%)  route 1.363ns (95.047%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        -0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.774     1.110    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.155 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.155    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.217 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.274     1.491    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.227     1.718 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.620     2.338    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.742     3.107    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X60Y73         LUT6 (Prop_lut6_I3_O)        0.045     3.152 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/FSM_onehot_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.152    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2_n_15
    SLICE_X60Y73         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.833     1.199    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X60Y73         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/rx_testpattern_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.071ns (4.768%)  route 1.418ns (95.232%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        -0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.774     1.110    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.155 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.155    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.217 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.274     1.491    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.227     1.718 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.620     2.338    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.620     2.985    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y75         LUT6 (Prop_lut6_I5_O)        0.045     3.030 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_load_i_1/O
                         net (fo=17, routed)          0.177     3.207    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_load_d
    SLICE_X63Y75         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/rx_testpattern_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.832     1.198    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X63Y75         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/rx_testpattern_reg[4]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/rx_testpattern_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.071ns (4.768%)  route 1.418ns (95.232%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        -0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.774     1.110    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.155 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.155    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.217 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.274     1.491    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.227     1.718 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.620     2.338    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.620     2.985    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y75         LUT6 (Prop_lut6_I5_O)        0.045     3.030 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_load_i_1/O
                         net (fo=17, routed)          0.177     3.207    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_load_d
    SLICE_X63Y75         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/rx_testpattern_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.832     1.198    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X63Y75         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/rx_testpattern_reg[5]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/rx_testpattern_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.071ns (4.768%)  route 1.418ns (95.232%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        -0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.774     1.110    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.155 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.155    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.217 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.274     1.491    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.227     1.718 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.620     2.338    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.620     2.985    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y75         LUT6 (Prop_lut6_I5_O)        0.045     3.030 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_load_i_1/O
                         net (fo=17, routed)          0.177     3.207    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_load_d
    SLICE_X63Y75         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/rx_testpattern_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.832     1.198    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X63Y75         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/rx_testpattern_reg[6]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/rx_testpattern_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.071ns (4.768%)  route 1.418ns (95.232%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        -0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.774     1.110    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.155 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.155    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.217 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.274     1.491    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.227     1.718 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.620     2.338    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.620     2.985    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y75         LUT6 (Prop_lut6_I5_O)        0.045     3.030 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_load_i_1/O
                         net (fo=17, routed)          0.177     3.207    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_load_d
    SLICE_X63Y75         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/rx_testpattern_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.832     1.198    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X63Y75         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/rx_testpattern_reg[7]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/rx_testpattern_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.554ns  (logic 0.071ns (4.569%)  route 1.483ns (95.431%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        -0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.774     1.110    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.155 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.155    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.217 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.274     1.491    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.227     1.718 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.620     2.338    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.620     2.985    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y75         LUT6 (Prop_lut6_I5_O)        0.045     3.030 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_load_i_1/O
                         net (fo=17, routed)          0.242     3.272    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_load_d
    SLICE_X63Y76         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/rx_testpattern_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.833     1.199    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X63Y76         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/rx_testpattern_reg[10]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/rx_testpattern_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.554ns  (logic 0.071ns (4.569%)  route 1.483ns (95.431%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        -0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.774     1.110    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.155 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.155    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.217 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.274     1.491    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.227     1.718 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.620     2.338    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.620     2.985    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y75         LUT6 (Prop_lut6_I5_O)        0.045     3.030 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_load_i_1/O
                         net (fo=17, routed)          0.242     3.272    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_load_d
    SLICE_X63Y76         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/rx_testpattern_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.833     1.199    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X63Y76         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/rx_testpattern_reg[11]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/rx_testpattern_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.554ns  (logic 0.071ns (4.569%)  route 1.483ns (95.431%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        -0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.774     1.110    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.155 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.155    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.217 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.274     1.491    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.227     1.718 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.620     2.338    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.620     2.985    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y75         LUT6 (Prop_lut6_I5_O)        0.045     3.030 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_load_i_1/O
                         net (fo=17, routed)          0.242     3.272    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_load_d
    SLICE_X63Y76         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/rx_testpattern_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.833     1.199    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X63Y76         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/rx_testpattern_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  spi_clk

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.650ns  (logic 0.610ns (13.119%)  route 4.040ns (86.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.679ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.651     2.945    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y95         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.816     5.217    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.154     5.371 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         2.224     7.595    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X50Y90         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520     2.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.367     3.066 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.445     4.511    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.100     4.611 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.511     5.122    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.213 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.467     6.679    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X50Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[2]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.650ns  (logic 0.610ns (13.119%)  route 4.040ns (86.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.679ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.651     2.945    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y95         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.816     5.217    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.154     5.371 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         2.224     7.595    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X50Y90         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520     2.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.367     3.066 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.445     4.511    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.100     4.611 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.511     5.122    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.213 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.467     6.679    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X50Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[3]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.650ns  (logic 0.610ns (13.119%)  route 4.040ns (86.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.679ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.651     2.945    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y95         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.816     5.217    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.154     5.371 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         2.224     7.595    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X50Y90         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520     2.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.367     3.066 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.445     4.511    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.100     4.611 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.511     5.122    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.213 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.467     6.679    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X50Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[3]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[4]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.650ns  (logic 0.610ns (13.119%)  route 4.040ns (86.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.679ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.651     2.945    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y95         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.816     5.217    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.154     5.371 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         2.224     7.595    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X50Y90         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520     2.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.367     3.066 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.445     4.511    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.100     4.611 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.511     5.122    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.213 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.467     6.679    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X50Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[4]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.650ns  (logic 0.610ns (13.119%)  route 4.040ns (86.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.679ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.651     2.945    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y95         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.816     5.217    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.154     5.371 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         2.224     7.595    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X50Y90         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520     2.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.367     3.066 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.445     4.511    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.100     4.611 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.511     5.122    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.213 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.467     6.679    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X50Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.650ns  (logic 0.610ns (13.119%)  route 4.040ns (86.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.679ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.651     2.945    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y95         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.816     5.217    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.154     5.371 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         2.224     7.595    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X50Y90         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520     2.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.367     3.066 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.445     4.511    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.100     4.611 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.511     5.122    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.213 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.467     6.679    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X50Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[7]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.650ns  (logic 0.610ns (13.119%)  route 4.040ns (86.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.679ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.651     2.945    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y95         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.816     5.217    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.154     5.371 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         2.224     7.595    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X50Y90         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520     2.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.367     3.066 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.445     4.511    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.100     4.611 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.511     5.122    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.213 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.467     6.679    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X50Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[7]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[10]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.473ns  (logic 0.610ns (13.637%)  route 3.863ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.691ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.651     2.945    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y95         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.816     5.217    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.154     5.371 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         2.047     7.418    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X49Y92         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520     2.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.367     3.066 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.445     4.511    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.100     4.611 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.511     5.122    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.213 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.479     6.691    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X49Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[10]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.473ns  (logic 0.610ns (13.637%)  route 3.863ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.691ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.651     2.945    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y95         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.816     5.217    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.154     5.371 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         2.047     7.418    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X49Y92         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520     2.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.367     3.066 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.445     4.511    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.100     4.611 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.511     5.122    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.213 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.479     6.691    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X49Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[12]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.473ns  (logic 0.610ns (13.637%)  route 3.863ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.691ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.651     2.945    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y95         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.816     5.217    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.154     5.371 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         2.047     7.418    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X49Y92         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520     2.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.367     3.066 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.445     4.511    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.100     4.611 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.511     5.122    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.213 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.479     6.691    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X49Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.422%)  route 0.109ns (36.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.551     0.887    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X53Y90         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=2, routed)           0.109     1.137    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1[0]
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.048     1.185 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.185    design_2_i/SPI/SPI_ip_0/inst/shift_reg[16]
    SLICE_X52Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.175     1.372 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.838     2.210    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.266 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.239     2.505    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.534 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.821     3.355    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X52Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[16]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.229ns (62.066%)  route 0.140ns (37.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.551     0.887    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X53Y90         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q
                         net (fo=2, routed)           0.140     1.155    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1[5]
    SLICE_X51Y91         LUT3 (Prop_lut3_I0_O)        0.101     1.256 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     1.256    design_2_i/SPI/SPI_ip_0/inst/shift_reg[21]
    SLICE_X51Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.175     1.372 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.838     2.210    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.266 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.239     2.505    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.534 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.821     3.355    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X51Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[21]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.192ns (48.853%)  route 0.201ns (51.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.551     0.887    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X51Y92         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=2, routed)           0.201     1.229    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[2]
    SLICE_X51Y91         LUT3 (Prop_lut3_I0_O)        0.051     1.280 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.280    design_2_i/SPI/SPI_ip_0/inst/shift_reg[2]
    SLICE_X51Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.175     1.372 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.838     2.210    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.266 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.239     2.505    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.534 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.821     3.355    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X51Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.247%)  route 0.216ns (53.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.554     0.890    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X49Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=2, routed)           0.216     1.247    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[11]
    SLICE_X52Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.292 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.292    design_2_i/SPI/SPI_ip_0/inst/shift_reg[11]
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.175     1.372 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.838     2.210    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.266 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.239     2.505    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.534 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.821     3.355    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[11]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.723%)  route 0.203ns (49.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.551     0.887    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X50Y92         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[5]/Q
                         net (fo=2, routed)           0.203     1.254    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[5]
    SLICE_X51Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.299 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.299    design_2_i/SPI/SPI_ip_0/inst/shift_reg[5]
    SLICE_X51Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.175     1.372 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.838     2.210    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.266 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.239     2.505    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.534 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.821     3.355    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X51Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[5]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.213ns (50.815%)  route 0.206ns (49.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.551     0.887    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X50Y92         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[4]/Q
                         net (fo=2, routed)           0.206     1.257    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[4]
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.049     1.306 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.306    design_2_i/SPI/SPI_ip_0/inst/shift_reg[4]
    SLICE_X52Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.175     1.372 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.838     2.210    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.266 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.239     2.505    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.534 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.821     3.355    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X52Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[4]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.536%)  route 0.262ns (58.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.554     0.890    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X49Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[13]/Q
                         net (fo=2, routed)           0.262     1.292    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[13]
    SLICE_X52Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.337 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.337    design_2_i/SPI/SPI_ip_0/inst/shift_reg[13]
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.175     1.372 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.838     2.210    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.266 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.239     2.505    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.534 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.821     3.355    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.230ns (51.179%)  route 0.219ns (48.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.554     0.890    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X49Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[8]/Q
                         net (fo=2, routed)           0.219     1.237    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[8]
    SLICE_X52Y91         LUT3 (Prop_lut3_I0_O)        0.102     1.339 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.339    design_2_i/SPI/SPI_ip_0/inst/shift_reg[8]
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.175     1.372 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.838     2.210    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.266 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.239     2.505    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.534 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.821     3.355    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[8]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.199%)  route 0.265ns (58.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.554     0.890    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X49Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[10]/Q
                         net (fo=2, routed)           0.265     1.296    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[10]
    SLICE_X52Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.341 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.341    design_2_i/SPI/SPI_ip_0/inst/shift_reg[10]
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.175     1.372 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.838     2.210    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.266 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.239     2.505    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.534 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.821     3.355    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X52Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[10]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.566%)  route 0.284ns (60.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.551     0.887    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X53Y90         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=2, routed)           0.284     1.312    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1[1]
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.357 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.357    design_2_i/SPI/SPI_ip_0/inst/shift_reg[17]
    SLICE_X52Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.175     1.372 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.838     2.210    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.266 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.239     2.505    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.534 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.821     3.355    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X52Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[17]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  spi_clk_4

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/CLR
                            (recovery check against rising-edge clock spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.657ns  (logic 0.610ns (16.679%)  route 3.047ns (83.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.651     2.945    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y95         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.816     5.217    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.154     5.371 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.232     6.602    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg_0
    SLICE_X55Y75         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520     2.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.367     3.066 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.491     3.557    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.367     3.924 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.344     4.268    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X55Y75         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/CLR
                            (removal check against rising-edge clock spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.184ns (12.583%)  route 1.278ns (87.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.556     0.892    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y95         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.773     1.805    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.043     1.848 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         0.506     2.354    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg_0
    SLICE_X55Y75         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.175     1.372 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.267     1.639    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.175     1.814 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.202     2.016    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X55Y75         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  spi_clk_8

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/CLR
                            (recovery check against rising-edge clock spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.657ns  (logic 0.610ns (16.679%)  route 3.047ns (83.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.651     2.945    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y95         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.816     5.217    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.154     5.371 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.232     6.602    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg_0
    SLICE_X54Y75         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_8 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520     2.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.367     3.066 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.491     3.557    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.367     3.924 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.344     4.268    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X55Y75         FDCE (Prop_fdce_C_Q)         0.367     4.635 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.528     5.163    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X54Y75         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/CLR
                            (removal check against rising-edge clock spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.184ns (12.583%)  route 1.278ns (87.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.556     0.892    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y95         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.773     1.805    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.043     1.848 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         0.506     2.354    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg_0
    SLICE_X54Y75         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_8 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.175     1.372 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.267     1.639    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.175     1.814 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.202     2.016    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X55Y75         FDCE (Prop_fdce_C_Q)         0.175     2.191 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.270     2.461    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X54Y75         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  txclk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.301ns  (logic 0.124ns (2.883%)  route 4.177ns (97.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           4.177     4.177    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X106Y53        LUT1 (Prop_lut1_I0_O)        0.124     4.301 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.301    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X106Y53        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        2.004     3.184    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.100     3.284 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     3.284    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.171     3.455 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.610     4.064    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.559     4.623 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.408     6.032    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.123 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          1.686     7.808    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X106Y53        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.027ns  (logic 0.045ns (2.220%)  route 1.982ns (97.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.982     1.982    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X106Y53        LUT1 (Prop_lut1_I0_O)        0.045     2.027 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.027    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X106Y53        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.822     1.188    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.204     1.392 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.574     1.966    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.056     2.022 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     2.022    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.081     2.103 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.320     2.423    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.283     2.706 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.720     3.426    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.455 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.907     4.362    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X106Y53        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  txclk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED1
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.025ns  (logic 4.636ns (38.549%)  route 7.390ns (61.451%))
  Logic Levels:           4  (LUT2=2 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.711     3.005    design_2_i/RX_BUFFER/RxFIFO/inst/clk
    SLICE_X54Y94         FDRE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[15]/Q
                         net (fo=48, routed)          1.188     4.711    design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/out[15]
    SLICE_X57Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.835 r  design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rxfifo_full_INST_0_i_4/O
                         net (fo=2, routed)           0.509     5.343    design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_reg_reg[15]
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.124     5.467 r  design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rxfifo_full_INST_0_i_1/O
                         net (fo=3, routed)           1.216     6.683    design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst_n_77
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.153     6.836 r  design_2_i/RX_BUFFER/RxFIFO/inst/rxfifo_full_INST_0/O
                         net (fo=1, routed)           4.478    11.314    LED1_OBUF
    T21                  OBUF (Prop_obuf_I_O)         3.717    15.030 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000    15.030    LED1
    T21                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSYNC
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.157ns  (logic 4.028ns (39.657%)  route 6.129ns (60.343%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.694     2.988    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X58Y76         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.478     3.466 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[3]/Q
                         net (fo=3, routed)           0.863     4.329    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count[3]
    SLICE_X58Y76         LUT4 (Prop_lut4_I3_O)        0.330     4.659 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0_i_1/O
                         net (fo=2, routed)           0.692     5.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0_i_1_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.363     5.714 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0/O
                         net (fo=1, routed)           4.574    10.288    DSYNC_OBUF
    A18                  OBUF (Prop_obuf_I_O)         2.857    13.145 r  DSYNC_OBUF_inst/O
                         net (fo=0)                   0.000    13.145    DSYNC
    A18                                                               r  DSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/TX_BUFFER/TxFIFO/inst/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED0
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.376ns  (logic 4.330ns (51.701%)  route 4.045ns (48.299%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.730     3.024    design_2_i/TX_BUFFER/TxFIFO/inst/clk
    SLICE_X64Y40         FDRE                                         r  design_2_i/TX_BUFFER/TxFIFO/inst/FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.456     3.480 f  design_2_i/TX_BUFFER/TxFIFO/inst/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=6, routed)           0.693     4.173    design_2_i/TX_BUFFER/TxFIFO/inst/cur_state[0]
    SLICE_X64Y41         LUT2 (Prop_lut2_I1_O)        0.150     4.323 r  design_2_i/TX_BUFFER/TxFIFO/inst/txfifo_full_INST_0/O
                         net (fo=5, routed)           3.353     7.675    LED0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.724    11.400 r  LED0_OBUF_inst/O
                         net (fo=0)                   0.000    11.400    LED0
    T22                                                               r  LED0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DTX
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.347ns  (logic 3.292ns (39.442%)  route 5.055ns (60.558%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.694     2.988    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X58Y73         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=7, routed)           1.201     4.707    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]_0
    SLICE_X57Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.831 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DTX_INST_0/O
                         net (fo=1, routed)           3.854     8.685    DTX_OBUF
    E20                  OBUF (Prop_obuf_I_O)         2.650    11.335 r  DTX_OBUF_inst/O
                         net (fo=0)                   0.000    11.335    DTX
    E20                                                               r  DTX (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/TX_BUFFER/TxFIFO/inst/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED0
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.795ns  (logic 1.474ns (52.748%)  route 1.321ns (47.252%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -0.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/TX_BUFFER/TxFIFO/inst/clk
    SLICE_X64Y40         FDRE                                         r  design_2_i/TX_BUFFER/TxFIFO/inst/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_2_i/TX_BUFFER/TxFIFO/inst/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=7, routed)           0.187     1.248    design_2_i/TX_BUFFER/TxFIFO/inst/cur_state[1]
    SLICE_X64Y41         LUT2 (Prop_lut2_I0_O)        0.048     1.296 r  design_2_i/TX_BUFFER/TxFIFO/inst/txfifo_full_INST_0/O
                         net (fo=5, routed)           1.134     2.429    LED0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         1.285     3.715 r  LED0_OBUF_inst/O
                         net (fo=0)                   0.000     3.715    LED0
    T22                                                               r  LED0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DTX
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.170ns  (logic 1.376ns (43.401%)  route 1.794ns (56.599%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -0.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.548     0.884    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X50Y86         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=5, routed)           0.402     1.449    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_0[0]
    SLICE_X57Y80         LUT3 (Prop_lut3_I1_O)        0.045     1.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DTX_INST_0/O
                         net (fo=1, routed)           1.393     2.887    DTX_OBUF
    E20                  OBUF (Prop_obuf_I_O)         1.167     4.054 r  DTX_OBUF_inst/O
                         net (fo=0)                   0.000     4.054    DTX
    E20                                                               r  DTX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED1
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.434ns  (logic 1.472ns (42.855%)  route 1.962ns (57.145%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -0.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.542     0.878    design_2_i/RX_BUFFER/RxFIFO/inst/clk
    SLICE_X52Y78         FDRE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_2_i/RX_BUFFER/RxFIFO/inst/full_reg/Q
                         net (fo=9, routed)           0.228     1.246    design_2_i/RX_BUFFER/RxFIFO/inst/full
    SLICE_X52Y79         LUT2 (Prop_lut2_I1_O)        0.051     1.297 r  design_2_i/RX_BUFFER/RxFIFO/inst/rxfifo_full_INST_0/O
                         net (fo=1, routed)           1.735     3.032    LED1_OBUF
    T21                  OBUF (Prop_obuf_I_O)         1.280     4.312 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000     4.312    LED1
    T21                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSYNC
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.442ns  (logic 1.402ns (40.728%)  route 2.040ns (59.272%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -0.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.565     0.901    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X59Y76         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[4]/Q
                         net (fo=3, routed)           0.292     1.334    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count[4]
    SLICE_X58Y76         LUT5 (Prop_lut5_I1_O)        0.044     1.378 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0/O
                         net (fo=1, routed)           1.748     3.126    DSYNC_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.217     4.343 r  DSYNC_OBUF_inst/O
                         net (fo=0)                   0.000     4.343    DSYNC
    A18                                                               r  DSYNC (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYNC_CK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.691ns  (logic 3.098ns (46.299%)  route 3.593ns (53.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.720     3.014    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X80Y92         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y92         FDCE (Prop_fdce_C_Q)         0.456     3.470 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/Q
                         net (fo=2, routed)           3.593     7.063    SYNC_CK_OBUF
    A21                  OBUF (Prop_obuf_I_O)         2.642     9.705 r  SYNC_CK_OBUF_inst/O
                         net (fo=0)                   0.000     9.705    SYNC_CK
    A21                                                               r  SYNC_CK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYNC_CK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.564ns  (logic 1.299ns (50.673%)  route 1.265ns (49.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.582     0.918    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X80Y92         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y92         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/Q
                         net (fo=2, routed)           1.265     2.323    SYNC_CK_OBUF
    A21                  OBUF (Prop_obuf_I_O)         1.158     3.482 r  SYNC_CK_OBUF_inst/O
                         net (fo=0)                   0.000     3.482    SYNC_CK
    A21                                                               r  SYNC_CK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  spi_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                            (clock source 'spi_clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.765ns  (logic 2.887ns (29.560%)  route 6.878ns (70.440%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk fall edge)   10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.692    12.986    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.456    13.442 f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.715    14.157    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    14.281 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0_i_1/O
                         net (fo=1, routed)           1.582    15.863    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0_i_1_n_0
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.124    15.987 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0/O
                         net (fo=1, routed)           4.581    20.568    SPI_SCK_OBUF
    A16                  OBUF (Prop_obuf_I_O)         2.639    23.207 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000    23.207    SPI_SCK
    A16                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                            (clock source 'spi_clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.079ns  (logic 1.245ns (30.531%)  route 2.833ns (69.469%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.564     0.900    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.338     1.379    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.424 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0_i_1/O
                         net (fo=1, routed)           0.709     2.133    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0_i_1_n_0
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.045     2.178 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0/O
                         net (fo=1, routed)           1.786     3.964    SPI_SCK_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.155     5.119 f  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000     5.119    SPI_SCK
    A16                                                               f  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  txclk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.807ns  (logic 2.854ns (26.412%)  route 7.952ns (73.588%))
  Logic Levels:           3  (BUFG=1 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.648    12.942    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518    13.460 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.379    14.839    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124    14.963 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    14.963    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    15.180 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.715    15.895    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.693    16.588 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.654    18.242    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.343 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          2.359    20.702    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X66Y104        LUT1 (Prop_lut1_I0_O)        0.124    20.826 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/MCK_N_INST_0/O
                         net (fo=2, routed)           3.939    24.765    MCK_N_OBUF
    B15                  OBUF (Prop_obuf_I_O)         2.629    27.395 r  MCK_N_OBUF_inst/O
                         net (fo=0)                   0.000    27.395    MCK_N
    B15                                                               r  MCK_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.740ns  (logic 2.727ns (35.228%)  route 5.013ns (64.772%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.648    12.942    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518    13.460 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.379    14.839    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124    14.963 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    14.963    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    15.180 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.715    15.895    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.693    16.588 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.654    18.242    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.343 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          3.359    21.702    MCK_P_OBUF
    C15                  OBUF (Prop_obuf_I_O)         2.626    24.328 f  MCK_P_OBUF_inst/O
                         net (fo=0)                   0.000    24.328    MCK_P
    C15                                                               f  MCK_P (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.660ns  (logic 1.168ns (43.931%)  route 1.491ns (56.069%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.774     1.110    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.155 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.155    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.217 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.274     1.491    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.227     1.718 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.620     2.338    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.871     3.235    MCK_P_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.142     4.378 r  MCK_P_OBUF_inst/O
                         net (fo=0)                   0.000     4.378    MCK_P
    C15                                                               r  MCK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.065ns  (logic 1.217ns (29.938%)  route 2.848ns (70.062%))
  Logic Levels:           3  (BUFG=1 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.774     1.110    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.155 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.155    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.217 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.274     1.491    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.227     1.718 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.620     2.338    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=97, routed)          0.806     3.170    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X66Y104        LUT1 (Prop_lut1_I0_O)        0.045     3.215 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/MCK_N_INST_0/O
                         net (fo=2, routed)           1.422     4.637    MCK_N_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.146     5.783 f  MCK_N_OBUF_inst/O
                         net (fo=0)                   0.000     5.783    MCK_N
    B15                                                               f  MCK_N (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  spi_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_DN
                            (input port)
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.677ns  (logic 0.964ns (20.617%)  route 3.713ns (79.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A19                                               0.000     0.000 r  SPI_DN (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_2_i/SPI/iobuf_xil_0/inst/IOBUF_inst/IO
    A19                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  design_2_i/SPI/iobuf_xil_0/inst/IOBUF_inst/IBUF/O
                         net (fo=1, routed)           3.713     4.677    design_2_i/SPI/SPI_ip_0/inst/spi_in
    SLICE_X56Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.520     2.699    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.367     3.066 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.445     4.511    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.100     4.611 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.511     5.122    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.213 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.539     6.751    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X56Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_DN
                            (input port)
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.894ns  (logic 0.193ns (10.198%)  route 1.701ns (89.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A19                                               0.000     0.000 r  SPI_DN (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_2_i/SPI/iobuf_xil_0/inst/IOBUF_inst/IO
    A19                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  design_2_i/SPI/iobuf_xil_0/inst/IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.701     1.894    design_2_i/SPI/SPI_ip_0/inst/spi_in
    SLICE_X56Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.831     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.175     1.372 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.838     2.210    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.266 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.239     2.505    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.534 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.848     3.382    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X56Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/C





