0.6
2016.4
Jan 23 2017
19:37:30
Z:/demo/demo.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
Z:/demo/demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1540883197,verilog,,,,clk_wiz_0,,,../../../demo.srcs/sources_1/ip/clk_wiz_0,,,,,
Z:/demo/demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1540883197,verilog,,,,clk_wiz_0_clk_wiz,,,../../../demo.srcs/sources_1/ip/clk_wiz_0,,,,,
Z:/demo/demo.srcs/sources_1/new/main.v,1540890648,verilog,,,,m_top;vga_sync,,,../../../demo.srcs/sources_1/ip/clk_wiz_0,,,,,
