cocci_test_suite() {
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 944 */;
	const struct dc_cursor_mi_param *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 941 */;
	const struct dc_cursor_position *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 940 */;
	struct dc_plane_address cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 889 */;
	struct _vcs_dpi_display_ttu_regs_st *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 80 */;
	struct _vcs_dpi_display_dlg_regs_st *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 79 */;
	const struct dc_plane_address *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 679 */;
	const uint32_t *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 658 */;
	const struct dc_dmdata_attributes *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 606 */;
	enum cursor_lines_per_chunk cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 577 */;
	enum cursor_pitch cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 576 */;
	const struct dc_cursor_attributes *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 573 */;
	enum dc_cursor_color_format cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 537 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 536 */;
	struct plane_size *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 520 */;
	union dc_tiling_info *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 519 */;
	PHYSICAL_ADDRESS_LOC cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 48 */;
	struct vm_system_aperture_param *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 44 */;
	enum surface_pixel_format cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 415 */;
	enum hubp_ind_block_size cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 400 */;
	enum dc_rotation_angle cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 368 */;
	struct dc_plane_dcc_param *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 326 */;
	const struct plane_size *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 325 */;
	const enum surface_pixel_format cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 308 */;
	const union dc_tiling_info *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 307 */;
	struct _vcs_dpi_display_pipe_dest_params_st *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 228 */;
	struct _vcs_dpi_display_rq_regs_st *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 192 */;
	const struct dcn_hubp2_mask *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 1278 */;
	const struct dcn_hubp2_shift *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 1277 */;
	const struct dcn_hubp2_registers *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 1276 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 1274 */;
	struct hubp_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 1246 */;
	struct dcn_hubp_state *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 1219 */;
	struct dcn20_hubp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 1039 */;
	struct hubp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 1037 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 1037 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 1025 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubp.c 1022 */;
}
